Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Thu Apr 14 01:04:06 2022
| Host         : uberbertha running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file soc_timing_summary_routed.rpt -pb soc_timing_summary_routed.pb -rpx soc_timing_summary_routed.rpx -warn_on_violation
| Design       : soc
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                  1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    10          
TIMING-8   Critical Warning  No common period between related clocks                           2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       12          
HPDR-2     Warning           Port pin INOUT inconsistency                                      1           
TIMING-16  Warning           Large setup violation                                             138         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (1028)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vga/horizontal_cntr/value_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1028)
---------------------------------
 There are 1028 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.802     -475.892                    138                 2463        0.047        0.000                      0                 2463        3.000        0.000                       0                  1142  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk100M                        {0.000 5.000}        10.000          100.000         
  clkfbout_clk_gen             {0.000 5.000}        10.000          100.000         
  core_clk_clk_gen             {0.000 50.000}       100.000         10.000          
  ila_clk_clk_gen              {0.000 5.000}        10.000          100.000         
  mem_clk_clk_gen              {0.000 25.000}       50.000          20.000          
sys_clk_pin                    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_gen_1           {0.000 5.000}        10.000          100.000         
  core_clk_clk_gen_1           {0.000 50.000}       100.000         10.000          
  ila_clk_clk_gen_1            {0.000 5.000}        10.000          100.000         
  mem_clk_clk_gen_1            {0.000 25.000}       50.000          20.000          
vga_clk_gen/inst/clk_in1       {0.000 5.000}        10.000          100.000         
  clkfbout_vga_pix_clk_gen     {0.000 35.000}       70.000          14.286          
  vga_clk_vga_pix_clk_gen      {0.000 79.390}       158.780         6.298           
  vga_mem_clk_vga_pix_clk_gen  {0.000 19.867}       39.734          25.167          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100M                                                                                                                                                                          3.000        0.000                       0                     1  
  clkfbout_clk_gen                                                                                                                                                               7.845        0.000                       0                     3  
  core_clk_clk_gen                  34.899        0.000                      0                 1269        0.166        0.000                      0                 1269       49.500        0.000                       0                   926  
  ila_clk_clk_gen                    8.370        0.000                      0                    8        0.122        0.000                      0                    8        4.500        0.000                       0                    11  
  mem_clk_clk_gen                   48.190        0.000                      0                    8        0.189        0.000                      0                    8       24.500        0.000                       0                    97  
sys_clk_pin                                                                                                                                                                      3.000        0.000                       0                     1  
  clkfbout_clk_gen_1                                                                                                                                                             7.845        0.000                       0                     3  
  core_clk_clk_gen_1                34.904        0.000                      0                 1269        0.166        0.000                      0                 1269       49.500        0.000                       0                   926  
  ila_clk_clk_gen_1                  8.371        0.000                      0                    8        0.122        0.000                      0                    8        4.500        0.000                       0                    11  
  mem_clk_clk_gen_1                 48.194        0.000                      0                    8        0.189        0.000                      0                    8       24.500        0.000                       0                    97  
vga_clk_gen/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clkfbout_vga_pix_clk_gen                                                                                                                                                      30.000        0.000                       0                     3  
  vga_clk_vga_pix_clk_gen          151.736        0.000                      0                  125        0.160        0.000                      0                  125       54.580        0.000                       0                    77  
  vga_mem_clk_vga_pix_clk_gen       37.850        0.000                      0                    8        0.122        0.000                      0                    8       19.367        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mem_clk_clk_gen              core_clk_clk_gen                  41.444        0.000                      0                   58        0.167        0.000                      0                   58  
core_clk_clk_gen_1           core_clk_clk_gen                  34.899        0.000                      0                 1269        0.056        0.000                      0                 1269  
mem_clk_clk_gen_1            core_clk_clk_gen                  41.444        0.000                      0                   58        0.167        0.000                      0                   58  
ila_clk_clk_gen_1            ila_clk_clk_gen                    8.370        0.000                      0                    8        0.047        0.000                      0                    8  
core_clk_clk_gen             mem_clk_clk_gen                   39.468        0.000                      0                  893        0.108        0.000                      0                  893  
core_clk_clk_gen_1           mem_clk_clk_gen                   39.472        0.000                      0                  893        0.113        0.000                      0                  893  
mem_clk_clk_gen_1            mem_clk_clk_gen                   48.190        0.000                      0                    8        0.091        0.000                      0                    8  
core_clk_clk_gen             core_clk_clk_gen_1                34.899        0.000                      0                 1269        0.056        0.000                      0                 1269  
mem_clk_clk_gen              core_clk_clk_gen_1                41.448        0.000                      0                   58        0.172        0.000                      0                   58  
mem_clk_clk_gen_1            core_clk_clk_gen_1                41.448        0.000                      0                   58        0.172        0.000                      0                   58  
ila_clk_clk_gen              ila_clk_clk_gen_1                  8.370        0.000                      0                    8        0.047        0.000                      0                    8  
core_clk_clk_gen             mem_clk_clk_gen_1                 39.468        0.000                      0                  893        0.108        0.000                      0                  893  
mem_clk_clk_gen              mem_clk_clk_gen_1                 48.190        0.000                      0                    8        0.091        0.000                      0                    8  
core_clk_clk_gen_1           mem_clk_clk_gen_1                 39.472        0.000                      0                  893        0.113        0.000                      0                  893  
vga_mem_clk_vga_pix_clk_gen  vga_clk_vga_pix_clk_gen           -3.296      -37.657                     12                   12        0.050        0.000                      0                   12  
vga_clk_vga_pix_clk_gen      vga_mem_clk_vga_pix_clk_gen       -3.802     -438.234                    126                  126        0.080        0.000                      0                  126  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       34.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.899ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        14.988ns  (logic 5.000ns (33.359%)  route 9.988ns (66.641%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.325    12.687    hazard_unit/take_branch_target
    SLICE_X28Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.811 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.490    13.301    hazard_unit/state[2]_i_2_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.124    13.425 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.425    hazard_unit/state[2]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    47.867    hazard_unit/clock
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.400    
                         clock uncertainty           -0.111    48.290    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.034    48.324    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         48.324    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                 34.899    

Slack (MET) :             35.084ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        14.807ns  (logic 5.000ns (33.769%)  route 9.807ns (66.231%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 47.870 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.474    12.836    hazard_unit/take_branch_target
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124    12.960 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.159    13.119    hazard_unit/state[0]_i_2_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.243 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.243    hazard_unit/next_state[0]
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    47.870    hazard_unit/clock
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.403    
                         clock uncertainty           -0.111    48.293    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.034    48.327    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         48.327    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                 35.084    

Slack (MET) :             35.228ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        14.657ns  (logic 5.000ns (34.113%)  route 9.657ns (65.887%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.322    12.684    hazard_unit/take_branch_target
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.808 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.162    12.970    hazard_unit/state[1]_i_2_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.094 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.094    hazard_unit/next_state[1]
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    47.867    hazard_unit/clock
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.400    
                         clock uncertainty           -0.111    48.290    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.032    48.322    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         48.322    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 35.228    

Slack (MET) :             35.361ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        14.527ns  (logic 4.876ns (33.565%)  route 9.651ns (66.435%))
  Logic Levels:           19  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 47.870 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.477    12.840    hazard_unit/take_branch_target
    SLICE_X28Y17         LUT6 (Prop_lut6_I2_O)        0.124    12.964 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000    12.964    hazard_unit/next_state[3]
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    47.870    hazard_unit/clock
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.403    
                         clock uncertainty           -0.111    48.293    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.032    48.325    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         48.325    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                 35.361    

Slack (MET) :             43.900ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[12][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.840ns (14.031%)  route 5.147ns (85.969%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 47.866 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 f  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.578     2.434    pipeline/reg_file/wr_addr[1]
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.297     2.731 r  pipeline/reg_file/reg_file[12][7]_i_3/O
                         net (fo=8, routed)           1.569     4.299    pipeline/reg_file/reg_file[12][7]_i_3_n_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.423 r  pipeline/reg_file/reg_file[12][1]_i_1/O
                         net (fo=1, routed)           0.000     4.423    pipeline/reg_file/reg_file[12][1]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.435    47.866    pipeline/reg_file/clock
    SLICE_X43Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.399    
                         clock uncertainty           -0.111    48.289    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)        0.034    48.323    pipeline/reg_file/reg_file_reg[12][1]
  -------------------------------------------------------------------
                         required time                         48.323    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                 43.900    

Slack (MET) :             43.934ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[15][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 0.840ns (14.114%)  route 5.111ns (85.886%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 r  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.442     2.298    pipeline/reg_file/wr_addr[1]
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.297     2.595 r  pipeline/reg_file/reg_file[15][7]_i_2/O
                         net (fo=8, routed)           1.669     4.264    pipeline/reg_file/reg_file[15][7]_i_2_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I1_O)        0.124     4.388 r  pipeline/reg_file/reg_file[15][4]_i_1/O
                         net (fo=1, routed)           0.000     4.388    pipeline/reg_file/reg_file[15][4]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    47.867    pipeline/reg_file/clock
    SLICE_X41Y30         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][4]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.400    
                         clock uncertainty           -0.111    48.290    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.032    48.322    pipeline/reg_file/reg_file_reg[15][4]
  -------------------------------------------------------------------
                         required time                         48.322    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                 43.934    

Slack (MET) :             43.972ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[4][2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.704ns (11.909%)  route 5.207ns (88.091%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 47.863 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.456    -1.108 f  pipeline/mem_wb_register/instruction_out_reg[11]/Q
                         net (fo=34, routed)          3.212     2.105    pipeline/reg_file/wr_addr[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     2.229 r  pipeline/reg_file/reg_file[4][7]_i_3/O
                         net (fo=8, routed)           1.995     4.224    pipeline/reg_file/reg_file[4][7]_i_3_n_0
    SLICE_X43Y26         LUT5 (Prop_lut5_I3_O)        0.124     4.348 r  pipeline/reg_file/reg_file[4][2]_i_1/O
                         net (fo=1, routed)           0.000     4.348    pipeline/reg_file/reg_file[4][2]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  pipeline/reg_file/reg_file_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.432    47.863    pipeline/reg_file/clock
    SLICE_X43Y26         FDRE                                         r  pipeline/reg_file/reg_file_reg[4][2]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.396    
                         clock uncertainty           -0.111    48.286    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.034    48.320    pipeline/reg_file/reg_file_reg[4][2]
  -------------------------------------------------------------------
                         required time                         48.320    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                 43.972    

Slack (MET) :             43.987ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[15][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 0.840ns (14.114%)  route 5.111ns (85.886%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 47.866 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 r  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.442     2.298    pipeline/reg_file/wr_addr[1]
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.297     2.595 r  pipeline/reg_file/reg_file[15][7]_i_2/O
                         net (fo=8, routed)           1.669     4.264    pipeline/reg_file/reg_file[15][7]_i_2_n_0
    SLICE_X42Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.388 r  pipeline/reg_file/reg_file[15][1]_i_1/O
                         net (fo=1, routed)           0.000     4.388    pipeline/reg_file/reg_file[15][1]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.435    47.866    pipeline/reg_file/clock
    SLICE_X42Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.399    
                         clock uncertainty           -0.111    48.289    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.086    48.375    pipeline/reg_file/reg_file_reg[15][1]
  -------------------------------------------------------------------
                         required time                         48.375    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                 43.987    

Slack (MET) :             44.036ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[12][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 0.840ns (14.354%)  route 5.012ns (85.646%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 f  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.578     2.434    pipeline/reg_file/wr_addr[1]
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.297     2.731 r  pipeline/reg_file/reg_file[12][7]_i_3/O
                         net (fo=8, routed)           1.434     4.165    pipeline/reg_file/reg_file[12][7]_i_3_n_0
    SLICE_X43Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.289 r  pipeline/reg_file/reg_file[12][4]_i_1/O
                         net (fo=1, routed)           0.000     4.289    pipeline/reg_file/reg_file[12][4]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.437    47.868    pipeline/reg_file/clock
    SLICE_X43Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][4]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.401    
                         clock uncertainty           -0.111    48.291    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)        0.034    48.325    pipeline/reg_file/reg_file_reg[12][4]
  -------------------------------------------------------------------
                         required time                         48.325    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                 44.036    

Slack (MET) :             44.075ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[9][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.840ns (14.445%)  route 4.975ns (85.555%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 47.869 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 f  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.433     2.288    pipeline/reg_file/wr_addr[1]
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.297     2.585 r  pipeline/reg_file/reg_file[9][7]_i_3/O
                         net (fo=8, routed)           1.542     4.128    pipeline/reg_file/reg_file[9][7]_i_3_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.252 r  pipeline/reg_file/reg_file[9][4]_i_1/O
                         net (fo=1, routed)           0.000     4.252    pipeline/reg_file/reg_file[9][4]_i_1_n_0
    SLICE_X44Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.438    47.869    pipeline/reg_file/clock
    SLICE_X44Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][4]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.402    
                         clock uncertainty           -0.111    48.292    
    SLICE_X44Y31         FDRE (Setup_fdre_C_D)        0.035    48.327    pipeline/reg_file/reg_file_reg[9][4]
  -------------------------------------------------------------------
                         required time                         48.327    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                 44.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.274    pipeline/ex_mem_register/mem_ptr_ctl_in[2]
    SLICE_X30Y15         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/ex_mem_register/clock
    SLICE_X30Y15         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
                         clock pessimism              0.412    -0.516    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.076    -0.440    pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.557    -0.531    pipeline/id_ex_register/clock
    SLICE_X31Y17         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.275    pipeline/id_ex_register/mem_ptr_ctl_signals[2]
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/id_ex_register/clock
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
                         clock pessimism              0.413    -0.515    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.072    -0.443    pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_tm1_bot_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.227ns (43.140%)  route 0.299ns (56.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.559    -0.529    pipeline/mem_wb_register/clock
    SLICE_X36Y14         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/Q
                         net (fo=3, routed)           0.299    -0.102    pipeline/memory_stage/mem_wb_input_mux/mem_wb_tm1_bot[5]
    SLICE_X35Y14         LUT5 (Prop_lut5_I2_O)        0.099    -0.003 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    -0.003    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.661    -0.267    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.091    -0.176    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_wen_out_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.556    -0.532    pipeline/id_ex_register/clock
    SLICE_X31Y18         FDRE                                         r  pipeline/id_ex_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  pipeline/id_ex_register/mem_wen_out_reg/Q
                         net (fo=1, routed)           0.113    -0.278    pipeline/ex_mem_register/mem_wen_in
    SLICE_X30Y17         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.824    -0.930    pipeline/ex_mem_register/clock
    SLICE_X30Y17         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
                         clock pessimism              0.413    -0.517    
    SLICE_X30Y17         FDRE (Hold_fdre_C_D)         0.063    -0.454    pipeline/ex_mem_register/mem_wen_out_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/if_id_register/return_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.251ns (78.568%)  route 0.068ns (21.432%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.560    -0.528    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y17         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/fetch_stage/prog_cntr/value_reg[11]/Q
                         net (fo=18, routed)          0.068    -0.319    pipeline/fetch_stage/prog_cntr/prog_mem_addr_fetch[11]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.209 r  pipeline/fetch_stage/prog_cntr/next_prog_cntr[9]_INST_0/O[2]
                         net (fo=2, routed)           0.000    -0.209    pipeline/if_id_register/return_addr_in[11]
    SLICE_X10Y17         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.828    -0.926    pipeline/if_id_register/clock
    SLICE_X10Y17         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[11]/C
                         clock pessimism              0.411    -0.515    
    SLICE_X10Y17         FDRE (Hold_fdre_C_D)         0.130    -0.385    pipeline/if_id_register/return_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/if_id_register/return_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.251ns (78.568%)  route 0.068ns (21.432%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y15         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[3]/Q
                         net (fo=17, routed)          0.068    -0.317    pipeline/fetch_stage/prog_cntr/prog_mem_addr_fetch[3]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  pipeline/fetch_stage/prog_cntr/next_prog_cntr[1]_INST_0/O[2]
                         net (fo=2, routed)           0.000    -0.207    pipeline/if_id_register/return_addr_in[3]
    SLICE_X10Y15         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.830    -0.924    pipeline/if_id_register/clock
    SLICE_X10Y15         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[3]/C
                         clock pessimism              0.411    -0.513    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.130    -0.383    pipeline/if_id_register/return_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/reg_file_wen_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.553    -0.535    pipeline/id_ex_register/clock
    SLICE_X28Y21         FDRE                                         r  pipeline/id_ex_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  pipeline/id_ex_register/reg_file_wen_out_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.274    pipeline/ex_mem_register/reg_file_wen_in[1]
    SLICE_X29Y23         FDRE                                         r  pipeline/ex_mem_register/reg_file_wen_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.818    -0.936    pipeline/ex_mem_register/clock
    SLICE_X29Y23         FDRE                                         r  pipeline/ex_mem_register/reg_file_wen_out_reg[1]/C
                         clock pessimism              0.412    -0.524    
    SLICE_X29Y23         FDRE (Hold_fdre_C_D)         0.070    -0.454    pipeline/ex_mem_register/reg_file_wen_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/instruction_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.833%)  route 0.121ns (46.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/instruction_out_reg[19]/Q
                         net (fo=4, routed)           0.121    -0.267    pipeline/ex_mem_register/instruction_in[19]
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
                         clock pessimism              0.413    -0.515    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.066    -0.449    pipeline/ex_mem_register/instruction_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/instruction_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.240%)  route 0.145ns (50.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.558    -0.530    pipeline/ex_mem_register/clock
    SLICE_X37Y16         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  pipeline/ex_mem_register/instruction_out_reg[3]/Q
                         net (fo=8, routed)           0.145    -0.244    pipeline/mem_wb_register/instruction_in[3]
    SLICE_X40Y16         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X40Y16         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[3]/C
                         clock pessimism              0.432    -0.496    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.070    -0.426    pipeline/mem_wb_register/instruction_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/id_ex_bot_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.563%)  route 0.352ns (65.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.551    -0.537    pipeline/id_ex_register/clock
    SLICE_X36Y23         FDRE                                         r  pipeline/id_ex_register/id_ex_bot_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  pipeline/id_ex_register/id_ex_bot_out_reg[0]/Q
                         net (fo=2, routed)           0.352    -0.044    pipeline/execute_stage/ex_mem_input_mux/id_ex_bot[0]
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.001 r  pipeline/execute_stage/ex_mem_input_mux/ex_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.001    pipeline/ex_mem_register/data_bot_in[0]
    SLICE_X35Y22         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.818    -0.936    pipeline/ex_mem_register/clock
    SLICE_X35Y22         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[0]/C
                         clock pessimism              0.661    -0.275    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.091    -0.184    pipeline/ex_mem_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk_clk_gen
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    sys_clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y0      sys_clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y17     hazard_unit/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y19     hazard_unit/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y19     hazard_unit/state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y17     hazard_unit/state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y15     int_controller/int_vec_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y15     int_controller/int_vec_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y15     int_controller/interrupt_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y15     int_controller/int_vec_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y15     int_controller/int_vec_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y15     int_controller/int_vec_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y15     int_controller/int_vec_addr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen
  To Clock:  ila_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        8.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.370ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 6.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.895    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.340    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.368     6.708    
                         clock uncertainty           -0.074     6.633    
    BUFGCTRL_X0Y5        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159     6.474    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          6.474    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  8.370    

Slack (MET) :             8.755ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.847    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.265     6.908    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  8.755    

Slack (MET) :             8.758ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.850    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.266     6.907    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  8.758    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.656    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.040     7.133    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.613    -1.683    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.043     7.130    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          7.130    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.951    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.237     6.936    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.176    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.267     6.906    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.190    -2.106    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.047     7.126    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  9.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.744    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075    -0.866    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.758    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.693    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017    -0.924    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.924    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.200    -0.600    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076    -0.865    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.865    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.639    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.712    -1.070    
    BUFGCTRL_X0Y5        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.911    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.568    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078    -0.863    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.863    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.646    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.643    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ila_clk_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    sys_clk_gen/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y2      sys_clk_gen/inst/clkout3_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       48.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.190ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.456ns (44.965%)  route 0.558ns (55.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.558    -1.739    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.098    46.610    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.451    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.451    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                 48.190    

Slack (MET) :             48.610ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.606    -1.728    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266    46.882    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.882    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                 48.610    

Slack (MET) :             48.611ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.845%)  route 0.607ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.607    -1.727    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265    46.883    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.883    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                 48.611    

Slack (MET) :             48.767ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.636    -1.662    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043    47.105    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.105    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                 48.767    

Slack (MET) :             48.773ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.873%)  route 0.633ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.633    -1.664    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040    47.108    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.108    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                 48.773    

Slack (MET) :             48.776ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.265%)  route 0.623ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.623    -1.674    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.047    47.101    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         47.101    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 48.776    

Slack (MET) :             48.863ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.952    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.237    46.911    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.911    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                 48.863    

Slack (MET) :             49.059ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.177    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.267    46.881    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.881    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                 49.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.759    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.948    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.694    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017    -0.925    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.925    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.961%)  route 0.221ns (61.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.580    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.867    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.867    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.230    -0.571    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078    -0.864    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.864    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.569    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076    -0.866    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.706%)  route 0.214ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.587    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.911    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.176%)  route 0.226ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.226    -0.588    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.948    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.922%)  route 0.228ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.228    -0.585    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.948    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  0.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_clk_clk_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y10     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y12     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y13     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y12     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y8      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y9      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y3      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y4      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y29     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y29     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y29     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y29     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen_1
  To Clock:  clkfbout_clk_gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    sys_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       34.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.904ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        14.988ns  (logic 5.000ns (33.359%)  route 9.988ns (66.641%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.325    12.687    hazard_unit/take_branch_target
    SLICE_X28Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.811 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.490    13.301    hazard_unit/state[2]_i_2_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.124    13.425 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.425    hazard_unit/state[2]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    47.867    hazard_unit/clock
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.400    
                         clock uncertainty           -0.106    48.294    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.034    48.328    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         48.328    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                 34.904    

Slack (MET) :             35.088ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        14.807ns  (logic 5.000ns (33.769%)  route 9.807ns (66.231%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 47.870 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.474    12.836    hazard_unit/take_branch_target
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124    12.960 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.159    13.119    hazard_unit/state[0]_i_2_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.243 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.243    hazard_unit/next_state[0]
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    47.870    hazard_unit/clock
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.403    
                         clock uncertainty           -0.106    48.297    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.034    48.331    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         48.331    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                 35.088    

Slack (MET) :             35.233ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        14.657ns  (logic 5.000ns (34.113%)  route 9.657ns (65.887%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.322    12.684    hazard_unit/take_branch_target
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.808 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.162    12.970    hazard_unit/state[1]_i_2_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.094 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.094    hazard_unit/next_state[1]
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    47.867    hazard_unit/clock
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.400    
                         clock uncertainty           -0.106    48.294    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.032    48.326    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         48.326    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 35.233    

Slack (MET) :             35.366ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        14.527ns  (logic 4.876ns (33.565%)  route 9.651ns (66.435%))
  Logic Levels:           19  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 47.870 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.477    12.840    hazard_unit/take_branch_target
    SLICE_X28Y17         LUT6 (Prop_lut6_I2_O)        0.124    12.964 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000    12.964    hazard_unit/next_state[3]
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    47.870    hazard_unit/clock
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.403    
                         clock uncertainty           -0.106    48.297    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.032    48.329    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         48.329    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                 35.366    

Slack (MET) :             43.904ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[12][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.840ns (14.031%)  route 5.147ns (85.969%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 47.866 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 f  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.578     2.434    pipeline/reg_file/wr_addr[1]
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.297     2.731 r  pipeline/reg_file/reg_file[12][7]_i_3/O
                         net (fo=8, routed)           1.569     4.299    pipeline/reg_file/reg_file[12][7]_i_3_n_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.423 r  pipeline/reg_file/reg_file[12][1]_i_1/O
                         net (fo=1, routed)           0.000     4.423    pipeline/reg_file/reg_file[12][1]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.435    47.866    pipeline/reg_file/clock
    SLICE_X43Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.399    
                         clock uncertainty           -0.106    48.293    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)        0.034    48.327    pipeline/reg_file/reg_file_reg[12][1]
  -------------------------------------------------------------------
                         required time                         48.327    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                 43.904    

Slack (MET) :             43.939ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[15][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 0.840ns (14.114%)  route 5.111ns (85.886%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 r  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.442     2.298    pipeline/reg_file/wr_addr[1]
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.297     2.595 r  pipeline/reg_file/reg_file[15][7]_i_2/O
                         net (fo=8, routed)           1.669     4.264    pipeline/reg_file/reg_file[15][7]_i_2_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I1_O)        0.124     4.388 r  pipeline/reg_file/reg_file[15][4]_i_1/O
                         net (fo=1, routed)           0.000     4.388    pipeline/reg_file/reg_file[15][4]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    47.867    pipeline/reg_file/clock
    SLICE_X41Y30         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][4]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.400    
                         clock uncertainty           -0.106    48.294    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.032    48.326    pipeline/reg_file/reg_file_reg[15][4]
  -------------------------------------------------------------------
                         required time                         48.326    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                 43.939    

Slack (MET) :             43.977ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[4][2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.704ns (11.909%)  route 5.207ns (88.091%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 47.863 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.456    -1.108 f  pipeline/mem_wb_register/instruction_out_reg[11]/Q
                         net (fo=34, routed)          3.212     2.105    pipeline/reg_file/wr_addr[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     2.229 r  pipeline/reg_file/reg_file[4][7]_i_3/O
                         net (fo=8, routed)           1.995     4.224    pipeline/reg_file/reg_file[4][7]_i_3_n_0
    SLICE_X43Y26         LUT5 (Prop_lut5_I3_O)        0.124     4.348 r  pipeline/reg_file/reg_file[4][2]_i_1/O
                         net (fo=1, routed)           0.000     4.348    pipeline/reg_file/reg_file[4][2]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  pipeline/reg_file/reg_file_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.432    47.863    pipeline/reg_file/clock
    SLICE_X43Y26         FDRE                                         r  pipeline/reg_file/reg_file_reg[4][2]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.396    
                         clock uncertainty           -0.106    48.290    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.034    48.324    pipeline/reg_file/reg_file_reg[4][2]
  -------------------------------------------------------------------
                         required time                         48.324    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                 43.977    

Slack (MET) :             43.992ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[15][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 0.840ns (14.114%)  route 5.111ns (85.886%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 47.866 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 r  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.442     2.298    pipeline/reg_file/wr_addr[1]
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.297     2.595 r  pipeline/reg_file/reg_file[15][7]_i_2/O
                         net (fo=8, routed)           1.669     4.264    pipeline/reg_file/reg_file[15][7]_i_2_n_0
    SLICE_X42Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.388 r  pipeline/reg_file/reg_file[15][1]_i_1/O
                         net (fo=1, routed)           0.000     4.388    pipeline/reg_file/reg_file[15][1]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.435    47.866    pipeline/reg_file/clock
    SLICE_X42Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.399    
                         clock uncertainty           -0.106    48.293    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.086    48.379    pipeline/reg_file/reg_file_reg[15][1]
  -------------------------------------------------------------------
                         required time                         48.379    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                 43.992    

Slack (MET) :             44.041ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[12][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 0.840ns (14.354%)  route 5.012ns (85.646%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 f  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.578     2.434    pipeline/reg_file/wr_addr[1]
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.297     2.731 r  pipeline/reg_file/reg_file[12][7]_i_3/O
                         net (fo=8, routed)           1.434     4.165    pipeline/reg_file/reg_file[12][7]_i_3_n_0
    SLICE_X43Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.289 r  pipeline/reg_file/reg_file[12][4]_i_1/O
                         net (fo=1, routed)           0.000     4.289    pipeline/reg_file/reg_file[12][4]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.437    47.868    pipeline/reg_file/clock
    SLICE_X43Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][4]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.401    
                         clock uncertainty           -0.106    48.295    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)        0.034    48.329    pipeline/reg_file/reg_file_reg[12][4]
  -------------------------------------------------------------------
                         required time                         48.329    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                 44.041    

Slack (MET) :             44.080ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[9][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.840ns (14.445%)  route 4.975ns (85.555%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 47.869 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 f  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.433     2.288    pipeline/reg_file/wr_addr[1]
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.297     2.585 r  pipeline/reg_file/reg_file[9][7]_i_3/O
                         net (fo=8, routed)           1.542     4.128    pipeline/reg_file/reg_file[9][7]_i_3_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.252 r  pipeline/reg_file/reg_file[9][4]_i_1/O
                         net (fo=1, routed)           0.000     4.252    pipeline/reg_file/reg_file[9][4]_i_1_n_0
    SLICE_X44Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.438    47.869    pipeline/reg_file/clock
    SLICE_X44Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][4]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.402    
                         clock uncertainty           -0.106    48.296    
    SLICE_X44Y31         FDRE (Setup_fdre_C_D)        0.035    48.331    pipeline/reg_file/reg_file_reg[9][4]
  -------------------------------------------------------------------
                         required time                         48.332    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                 44.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.274    pipeline/ex_mem_register/mem_ptr_ctl_in[2]
    SLICE_X30Y15         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/ex_mem_register/clock
    SLICE_X30Y15         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
                         clock pessimism              0.412    -0.516    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.076    -0.440    pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.557    -0.531    pipeline/id_ex_register/clock
    SLICE_X31Y17         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.275    pipeline/id_ex_register/mem_ptr_ctl_signals[2]
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/id_ex_register/clock
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
                         clock pessimism              0.413    -0.515    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.072    -0.443    pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_tm1_bot_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.227ns (43.140%)  route 0.299ns (56.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.559    -0.529    pipeline/mem_wb_register/clock
    SLICE_X36Y14         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/Q
                         net (fo=3, routed)           0.299    -0.102    pipeline/memory_stage/mem_wb_input_mux/mem_wb_tm1_bot[5]
    SLICE_X35Y14         LUT5 (Prop_lut5_I2_O)        0.099    -0.003 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    -0.003    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.661    -0.267    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.091    -0.176    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_wen_out_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.556    -0.532    pipeline/id_ex_register/clock
    SLICE_X31Y18         FDRE                                         r  pipeline/id_ex_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  pipeline/id_ex_register/mem_wen_out_reg/Q
                         net (fo=1, routed)           0.113    -0.278    pipeline/ex_mem_register/mem_wen_in
    SLICE_X30Y17         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.824    -0.930    pipeline/ex_mem_register/clock
    SLICE_X30Y17         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
                         clock pessimism              0.413    -0.517    
    SLICE_X30Y17         FDRE (Hold_fdre_C_D)         0.063    -0.454    pipeline/ex_mem_register/mem_wen_out_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/if_id_register/return_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.251ns (78.568%)  route 0.068ns (21.432%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.560    -0.528    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y17         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/fetch_stage/prog_cntr/value_reg[11]/Q
                         net (fo=18, routed)          0.068    -0.319    pipeline/fetch_stage/prog_cntr/prog_mem_addr_fetch[11]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.209 r  pipeline/fetch_stage/prog_cntr/next_prog_cntr[9]_INST_0/O[2]
                         net (fo=2, routed)           0.000    -0.209    pipeline/if_id_register/return_addr_in[11]
    SLICE_X10Y17         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.828    -0.926    pipeline/if_id_register/clock
    SLICE_X10Y17         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[11]/C
                         clock pessimism              0.411    -0.515    
    SLICE_X10Y17         FDRE (Hold_fdre_C_D)         0.130    -0.385    pipeline/if_id_register/return_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/if_id_register/return_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.251ns (78.568%)  route 0.068ns (21.432%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y15         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[3]/Q
                         net (fo=17, routed)          0.068    -0.317    pipeline/fetch_stage/prog_cntr/prog_mem_addr_fetch[3]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  pipeline/fetch_stage/prog_cntr/next_prog_cntr[1]_INST_0/O[2]
                         net (fo=2, routed)           0.000    -0.207    pipeline/if_id_register/return_addr_in[3]
    SLICE_X10Y15         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.830    -0.924    pipeline/if_id_register/clock
    SLICE_X10Y15         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[3]/C
                         clock pessimism              0.411    -0.513    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.130    -0.383    pipeline/if_id_register/return_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/reg_file_wen_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.553    -0.535    pipeline/id_ex_register/clock
    SLICE_X28Y21         FDRE                                         r  pipeline/id_ex_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  pipeline/id_ex_register/reg_file_wen_out_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.274    pipeline/ex_mem_register/reg_file_wen_in[1]
    SLICE_X29Y23         FDRE                                         r  pipeline/ex_mem_register/reg_file_wen_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.818    -0.936    pipeline/ex_mem_register/clock
    SLICE_X29Y23         FDRE                                         r  pipeline/ex_mem_register/reg_file_wen_out_reg[1]/C
                         clock pessimism              0.412    -0.524    
    SLICE_X29Y23         FDRE (Hold_fdre_C_D)         0.070    -0.454    pipeline/ex_mem_register/reg_file_wen_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/instruction_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.833%)  route 0.121ns (46.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/instruction_out_reg[19]/Q
                         net (fo=4, routed)           0.121    -0.267    pipeline/ex_mem_register/instruction_in[19]
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
                         clock pessimism              0.413    -0.515    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.066    -0.449    pipeline/ex_mem_register/instruction_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/instruction_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.240%)  route 0.145ns (50.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.558    -0.530    pipeline/ex_mem_register/clock
    SLICE_X37Y16         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  pipeline/ex_mem_register/instruction_out_reg[3]/Q
                         net (fo=8, routed)           0.145    -0.244    pipeline/mem_wb_register/instruction_in[3]
    SLICE_X40Y16         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X40Y16         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[3]/C
                         clock pessimism              0.432    -0.496    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.070    -0.426    pipeline/mem_wb_register/instruction_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/id_ex_bot_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.563%)  route 0.352ns (65.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.551    -0.537    pipeline/id_ex_register/clock
    SLICE_X36Y23         FDRE                                         r  pipeline/id_ex_register/id_ex_bot_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  pipeline/id_ex_register/id_ex_bot_out_reg[0]/Q
                         net (fo=2, routed)           0.352    -0.044    pipeline/execute_stage/ex_mem_input_mux/id_ex_bot[0]
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.001 r  pipeline/execute_stage/ex_mem_input_mux/ex_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.001    pipeline/ex_mem_register/data_bot_in[0]
    SLICE_X35Y22         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.818    -0.936    pipeline/ex_mem_register/clock
    SLICE_X35Y22         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[0]/C
                         clock pessimism              0.661    -0.275    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.091    -0.184    pipeline/ex_mem_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk_clk_gen_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    sys_clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y0      sys_clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y17     hazard_unit/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y19     hazard_unit/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y19     hazard_unit/state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y17     hazard_unit/state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y15     int_controller/int_vec_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X29Y15     int_controller/int_vec_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y15     int_controller/interrupt_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y15     int_controller/int_vec_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y15     int_controller/int_vec_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y19     hazard_unit/state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y17     hazard_unit/state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y15     int_controller/int_vec_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y15     int_controller/int_vec_addr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        8.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.371ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 6.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.895    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.340    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.368     6.708    
                         clock uncertainty           -0.074     6.634    
    BUFGCTRL_X0Y5        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159     6.475    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          6.475    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  8.371    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.847    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.174    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.265     6.909    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          6.909    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.759ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.850    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.174    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.266     6.908    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  8.759    

Slack (MET) :             8.790ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.656    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.174    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.040     7.134    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  8.790    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.613    -1.683    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.174    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.043     7.131    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          7.131    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.951    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.174    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.237     6.937    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             9.083ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.176    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.174    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.267     6.907    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  9.083    

Slack (MET) :             9.234ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.190    -2.106    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.174    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.047     7.127    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.127    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  9.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.744    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075    -0.866    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.758    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.693    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017    -0.924    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.924    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.200    -0.600    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076    -0.865    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.865    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.639    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.712    -1.070    
    BUFGCTRL_X0Y5        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.911    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.568    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078    -0.863    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.863    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.646    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.643    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.423    -0.941    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.947    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.947    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ila_clk_clk_gen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    sys_clk_gen/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y2      sys_clk_gen/inst/clkout3_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y47     sys_clk_gen/inst/seq_reg3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       48.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.194ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.456ns (44.965%)  route 0.558ns (55.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.558    -1.739    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.094    46.613    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.454    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.454    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                 48.194    

Slack (MET) :             48.614ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.606    -1.728    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266    46.886    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.886    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                 48.614    

Slack (MET) :             48.615ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.845%)  route 0.607ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.607    -1.727    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265    46.887    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.887    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                 48.615    

Slack (MET) :             48.771ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.636    -1.662    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043    47.109    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.109    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                 48.771    

Slack (MET) :             48.777ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.873%)  route 0.633ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.633    -1.664    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040    47.112    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.112    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                 48.777    

Slack (MET) :             48.780ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.265%)  route 0.623ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.623    -1.674    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.047    47.105    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         47.105    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 48.780    

Slack (MET) :             48.867ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.952    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.237    46.915    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.915    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                 48.867    

Slack (MET) :             49.062ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.177    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.094    47.152    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.267    46.885    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.885    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                 49.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.759    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.948    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.694    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017    -0.925    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.925    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.961%)  route 0.221ns (61.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.580    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.867    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.867    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.230    -0.571    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078    -0.864    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.864    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.569    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076    -0.866    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.866    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.706%)  route 0.214ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.587    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.911    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.911    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.176%)  route 0.226ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.226    -0.588    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.948    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.922%)  route 0.228ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.228    -0.585    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.942    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.948    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  0.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_clk_clk_gen_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y10     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y12     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X1Y13     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y11     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X0Y12     main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y8      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y9      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y3      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         50.000      47.108     RAMB36_X2Y4      main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y29     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y29     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y13     frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X48Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y29     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y29     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y32     prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen/inst/clk_in1
  To Clock:  vga_clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_pix_clk_gen
  To Clock:  clkfbout_vga_pix_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_pix_clk_gen
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { vga_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y6    vga_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_vga_pix_clk_gen
  To Clock:  vga_clk_vga_pix_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack      151.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             151.736ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[10]_replica/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 1.869ns (29.711%)  route 4.422ns (70.289%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 160.229 - 158.780 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.571     1.571    vga/horizontal_cntr/clock
    SLICE_X57Y6          FDRE                                         r  vga/horizontal_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  vga/horizontal_cntr/value_reg[3]/Q
                         net (fo=7, routed)           1.092     3.082    vga/horizontal_cntr/p_0_in3_in
    SLICE_X58Y5          LUT6 (Prop_lut6_I4_O)        0.299     3.381 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.537     3.918    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.124     4.042 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.992     6.034    vga/row_done
    SLICE_X53Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.158 r  vga/memory_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     6.158    vga/memory_addr[3]_i_5_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.708 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.822 r  vga/memory_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.822    vga/memory_addr_reg[7]_i_1_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.061 r  vga/memory_addr_reg[11]_i_1/O[2]
                         net (fo=2, routed)           0.801     7.862    vga/memory_addr_reg[11]_i_1_n_5
    SLICE_X49Y11         FDRE                                         r  vga/memory_addr_reg[10]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.448   160.229    vga/clock
    SLICE_X49Y11         FDRE                                         r  vga/memory_addr_reg[10]_replica/C
                         clock pessimism              0.080   160.309    
                         clock uncertainty           -0.472   159.837    
    SLICE_X49Y11         FDRE (Setup_fdre_C_D)       -0.239   159.598    vga/memory_addr_reg[10]_replica
  -------------------------------------------------------------------
                         required time                        159.598    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                151.736    

Slack (MET) :             151.791ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 1.829ns (29.251%)  route 4.424ns (70.749%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 160.232 - 158.780 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.571     1.571    vga/horizontal_cntr/clock
    SLICE_X57Y6          FDRE                                         r  vga/horizontal_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  vga/horizontal_cntr/value_reg[3]/Q
                         net (fo=7, routed)           1.092     3.082    vga/horizontal_cntr/p_0_in3_in
    SLICE_X58Y5          LUT6 (Prop_lut6_I4_O)        0.299     3.381 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.537     3.918    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.124     4.042 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.992     6.034    vga/row_done
    SLICE_X53Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.158 r  vga/memory_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     6.158    vga/memory_addr[3]_i_5_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.708 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.021 r  vga/memory_addr_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.803     7.824    vga/memory_addr_reg[7]_i_1_n_4
    SLICE_X50Y8          FDRE                                         r  vga/memory_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.451   160.232    vga/clock
    SLICE_X50Y8          FDRE                                         r  vga/memory_addr_reg[7]/C
                         clock pessimism              0.080   160.312    
                         clock uncertainty           -0.472   159.840    
    SLICE_X50Y8          FDRE (Setup_fdre_C_D)       -0.225   159.615    vga/memory_addr_reg[7]
  -------------------------------------------------------------------
                         required time                        159.615    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                151.791    

Slack (MET) :             151.813ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[9]_replica/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.964ns (31.588%)  route 4.253ns (68.412%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 160.231 - 158.780 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.571     1.571    vga/horizontal_cntr/clock
    SLICE_X57Y6          FDRE                                         r  vga/horizontal_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  vga/horizontal_cntr/value_reg[3]/Q
                         net (fo=7, routed)           1.092     3.082    vga/horizontal_cntr/p_0_in3_in
    SLICE_X58Y5          LUT6 (Prop_lut6_I4_O)        0.299     3.381 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.537     3.918    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.124     4.042 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.992     6.034    vga/row_done
    SLICE_X53Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.158 r  vga/memory_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     6.158    vga/memory_addr[3]_i_5_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.708 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.822 r  vga/memory_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.822    vga/memory_addr_reg[7]_i_1_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.156 r  vga/memory_addr_reg[11]_i_1/O[1]
                         net (fo=2, routed)           0.633     7.789    vga/memory_addr_reg[11]_i_1_n_6
    SLICE_X48Y8          FDRE                                         r  vga/memory_addr_reg[9]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.450   160.231    vga/clock
    SLICE_X48Y8          FDRE                                         r  vga/memory_addr_reg[9]_replica/C
                         clock pessimism              0.080   160.311    
                         clock uncertainty           -0.472   159.839    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)       -0.237   159.602    vga/memory_addr_reg[9]_replica
  -------------------------------------------------------------------
                         required time                        159.602    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                151.813    

Slack (MET) :             151.814ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[12]_replica/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 1.966ns (31.603%)  route 4.255ns (68.397%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 160.231 - 158.780 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.571     1.571    vga/horizontal_cntr/clock
    SLICE_X57Y6          FDRE                                         r  vga/horizontal_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  vga/horizontal_cntr/value_reg[3]/Q
                         net (fo=7, routed)           1.092     3.082    vga/horizontal_cntr/p_0_in3_in
    SLICE_X58Y5          LUT6 (Prop_lut6_I4_O)        0.299     3.381 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.537     3.918    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.124     4.042 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.992     6.034    vga/row_done
    SLICE_X53Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.158 r  vga/memory_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     6.158    vga/memory_addr[3]_i_5_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.708 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.822 r  vga/memory_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.822    vga/memory_addr_reg[7]_i_1_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  vga/memory_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    vga/memory_addr_reg[11]_i_1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.158 r  vga/memory_addr_reg[14]_i_3/O[0]
                         net (fo=2, routed)           0.634     7.792    vga/memory_addr_reg[14]_i_3_n_7
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[12]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.450   160.231    vga/clock
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[12]_replica/C
                         clock pessimism              0.080   160.311    
                         clock uncertainty           -0.472   159.839    
    SLICE_X51Y10         FDRE (Setup_fdre_C_D)       -0.233   159.606    vga/memory_addr_reg[12]_replica
  -------------------------------------------------------------------
                         required time                        159.606    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                151.814    

Slack (MET) :             151.877ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[6]_replica/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        6.151ns  (logic 1.755ns (28.532%)  route 4.396ns (71.468%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 160.231 - 158.780 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.571     1.571    vga/horizontal_cntr/clock
    SLICE_X57Y6          FDRE                                         r  vga/horizontal_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  vga/horizontal_cntr/value_reg[3]/Q
                         net (fo=7, routed)           1.092     3.082    vga/horizontal_cntr/p_0_in3_in
    SLICE_X58Y5          LUT6 (Prop_lut6_I4_O)        0.299     3.381 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.537     3.918    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.124     4.042 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.992     6.034    vga/row_done
    SLICE_X53Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.158 r  vga/memory_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     6.158    vga/memory_addr[3]_i_5_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.708 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.947 r  vga/memory_addr_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.775     7.722    vga/memory_addr_reg[7]_i_1_n_5
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[6]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.450   160.231    vga/clock
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[6]_replica/C
                         clock pessimism              0.080   160.311    
                         clock uncertainty           -0.472   159.839    
    SLICE_X51Y10         FDRE (Setup_fdre_C_D)       -0.239   159.600    vga/memory_addr_reg[6]_replica
  -------------------------------------------------------------------
                         required time                        159.600    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                151.877    

Slack (MET) :             151.901ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 1.850ns (30.237%)  route 4.268ns (69.763%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 160.229 - 158.780 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.571     1.571    vga/horizontal_cntr/clock
    SLICE_X57Y6          FDRE                                         r  vga/horizontal_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  vga/horizontal_cntr/value_reg[3]/Q
                         net (fo=7, routed)           1.092     3.082    vga/horizontal_cntr/p_0_in3_in
    SLICE_X58Y5          LUT6 (Prop_lut6_I4_O)        0.299     3.381 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.537     3.918    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.124     4.042 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.992     6.034    vga/row_done
    SLICE_X53Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.158 r  vga/memory_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     6.158    vga/memory_addr[3]_i_5_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.708 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.042 r  vga/memory_addr_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.648     7.690    vga/memory_addr_reg[7]_i_1_n_6
    SLICE_X49Y11         FDRE                                         r  vga/memory_addr_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.448   160.229    vga/clock
    SLICE_X49Y11         FDRE                                         r  vga/memory_addr_reg[5]_replica/C
                         clock pessimism              0.080   160.309    
                         clock uncertainty           -0.472   159.837    
    SLICE_X49Y11         FDRE (Setup_fdre_C_D)       -0.246   159.591    vga/memory_addr_reg[5]_replica
  -------------------------------------------------------------------
                         required time                        159.591    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                151.901    

Slack (MET) :             151.902ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        6.120ns  (logic 1.983ns (32.400%)  route 4.137ns (67.600%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 160.231 - 158.780 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.571     1.571    vga/horizontal_cntr/clock
    SLICE_X57Y6          FDRE                                         r  vga/horizontal_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  vga/horizontal_cntr/value_reg[3]/Q
                         net (fo=7, routed)           1.092     3.082    vga/horizontal_cntr/p_0_in3_in
    SLICE_X58Y5          LUT6 (Prop_lut6_I4_O)        0.299     3.381 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.537     3.918    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.124     4.042 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.992     6.034    vga/row_done
    SLICE_X53Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.158 r  vga/memory_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     6.158    vga/memory_addr[3]_i_5_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.708 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.822 r  vga/memory_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.822    vga/memory_addr_reg[7]_i_1_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  vga/memory_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    vga/memory_addr_reg[11]_i_1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.175 r  vga/memory_addr_reg[14]_i_3/O[2]
                         net (fo=1, routed)           0.517     7.692    vga/memory_addr_reg[14]_i_3_n_5
    SLICE_X51Y9          FDRE                                         r  vga/memory_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.450   160.231    vga/clock
    SLICE_X51Y9          FDRE                                         r  vga/memory_addr_reg[14]/C
                         clock pessimism              0.080   160.311    
                         clock uncertainty           -0.472   159.839    
    SLICE_X51Y9          FDRE (Setup_fdre_C_D)       -0.245   159.594    vga/memory_addr_reg[14]
  -------------------------------------------------------------------
                         required time                        159.594    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                151.902    

Slack (MET) :             151.938ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[8]_replica/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 1.852ns (30.398%)  route 4.240ns (69.602%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 160.230 - 158.780 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.571     1.571    vga/horizontal_cntr/clock
    SLICE_X57Y6          FDRE                                         r  vga/horizontal_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  vga/horizontal_cntr/value_reg[3]/Q
                         net (fo=7, routed)           1.092     3.082    vga/horizontal_cntr/p_0_in3_in
    SLICE_X58Y5          LUT6 (Prop_lut6_I4_O)        0.299     3.381 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.537     3.918    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.124     4.042 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.992     6.034    vga/row_done
    SLICE_X53Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.158 r  vga/memory_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     6.158    vga/memory_addr[3]_i_5_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.708 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.822 r  vga/memory_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.822    vga/memory_addr_reg[7]_i_1_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.044 r  vga/memory_addr_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.620     7.664    vga/memory_addr_reg[11]_i_1_n_7
    SLICE_X51Y11         FDRE                                         r  vga/memory_addr_reg[8]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.449   160.230    vga/clock
    SLICE_X51Y11         FDRE                                         r  vga/memory_addr_reg[8]_replica/C
                         clock pessimism              0.080   160.310    
                         clock uncertainty           -0.472   159.838    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)       -0.236   159.602    vga/memory_addr_reg[8]_replica
  -------------------------------------------------------------------
                         required time                        159.602    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                151.938    

Slack (MET) :             151.952ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 1.966ns (32.555%)  route 4.073ns (67.445%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 160.231 - 158.780 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.571     1.571    vga/horizontal_cntr/clock
    SLICE_X57Y6          FDRE                                         r  vga/horizontal_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  vga/horizontal_cntr/value_reg[3]/Q
                         net (fo=7, routed)           1.092     3.082    vga/horizontal_cntr/p_0_in3_in
    SLICE_X58Y5          LUT6 (Prop_lut6_I4_O)        0.299     3.381 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.537     3.918    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.124     4.042 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.992     6.034    vga/row_done
    SLICE_X53Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.158 r  vga/memory_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     6.158    vga/memory_addr[3]_i_5_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.708 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.822 r  vga/memory_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.822    vga/memory_addr_reg[7]_i_1_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  vga/memory_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    vga/memory_addr_reg[11]_i_1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.158 r  vga/memory_addr_reg[14]_i_3/O[0]
                         net (fo=2, routed)           0.452     7.610    vga/memory_addr_reg[14]_i_3_n_7
    SLICE_X53Y9          FDRE                                         r  vga/memory_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.450   160.231    vga/clock
    SLICE_X53Y9          FDRE                                         r  vga/memory_addr_reg[12]/C
                         clock pessimism              0.080   160.311    
                         clock uncertainty           -0.472   159.839    
    SLICE_X53Y9          FDRE (Setup_fdre_C_D)       -0.276   159.563    vga/memory_addr_reg[12]
  -------------------------------------------------------------------
                         required time                        159.563    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                151.952    

Slack (MET) :             151.959ns  (required time - arrival time)
  Source:                 vga/horizontal_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/memory_addr_reg[11]_replica/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            158.780ns  (vga_clk_vga_pix_clk_gen rise@158.780ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.943ns (32.064%)  route 4.117ns (67.936%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 160.231 - 158.780 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.941ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -0.096    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.571     1.571    vga/horizontal_cntr/clock
    SLICE_X57Y6          FDRE                                         r  vga/horizontal_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.419     1.990 r  vga/horizontal_cntr/value_reg[3]/Q
                         net (fo=7, routed)           1.092     3.082    vga/horizontal_cntr/p_0_in3_in
    SLICE_X58Y5          LUT6 (Prop_lut6_I4_O)        0.299     3.381 r  vga/horizontal_cntr/row_done_INST_0_i_1/O
                         net (fo=2, routed)           0.537     3.918    vga/horizontal_cntr/row_done_INST_0_i_1_n_0
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.124     4.042 r  vga/horizontal_cntr/row_done_INST_0/O
                         net (fo=54, routed)          1.992     6.034    vga/row_done
    SLICE_X53Y6          LUT5 (Prop_lut5_I3_O)        0.124     6.158 r  vga/memory_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     6.158    vga/memory_addr[3]_i_5_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.708 r  vga/memory_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.708    vga/memory_addr_reg[3]_i_1_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.822 r  vga/memory_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.822    vga/memory_addr_reg[7]_i_1_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.135 r  vga/memory_addr_reg[11]_i_1/O[3]
                         net (fo=2, routed)           0.496     7.631    vga/memory_addr_reg[11]_i_1_n_4
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[11]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.236    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   157.102 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   158.689    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.450   160.231    vga/clock
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[11]_replica/C
                         clock pessimism              0.080   160.311    
                         clock uncertainty           -0.472   159.839    
    SLICE_X51Y10         FDRE (Setup_fdre_C_D)       -0.249   159.590    vga/memory_addr_reg[11]_replica
  -------------------------------------------------------------------
                         required time                        159.590    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                151.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga_clk_gen/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272     0.146    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     0.310 r  vga_clk_gen/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     0.366    vga_clk_gen/inst/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497     0.388    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.242     0.146    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060     0.206    vga_clk_gen/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga_clk_gen/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.388ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272     0.146    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     0.294 r  vga_clk_gen/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     0.350    vga_clk_gen/inst/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497     0.388    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen_en_clk
    SLICE_X34Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.242     0.146    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023     0.169    vga_clk_gen/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/row_addr_cache_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.565     0.565    vga/clock
    SLICE_X50Y8          FDRE                                         r  vga/memory_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga/memory_addr_reg[9]/Q
                         net (fo=2, routed)           0.094     0.823    vga/pixel_addr[9]
    SLICE_X51Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.868 r  vga/row_addr_cache[9]_i_1/O
                         net (fo=1, routed)           0.000     0.868    vga/memory_addr[9]
    SLICE_X51Y8          FDRE                                         r  vga/row_addr_cache_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.836     0.836    vga/clock
    SLICE_X51Y8          FDRE                                         r  vga/row_addr_cache_reg[9]/C
                         clock pessimism             -0.258     0.578    
    SLICE_X51Y8          FDRE (Hold_fdre_C_D)         0.092     0.670    vga/row_addr_cache_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/row_addr_cache_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.565     0.565    vga/clock
    SLICE_X50Y8          FDRE                                         r  vga/memory_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga/memory_addr_reg[8]/Q
                         net (fo=2, routed)           0.095     0.824    vga/pixel_addr[8]
    SLICE_X51Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.869 r  vga/row_addr_cache[8]_i_1/O
                         net (fo=1, routed)           0.000     0.869    vga/memory_addr[8]
    SLICE_X51Y8          FDRE                                         r  vga/row_addr_cache_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.836     0.836    vga/clock
    SLICE_X51Y8          FDRE                                         r  vga/row_addr_cache_reg[8]/C
                         clock pessimism             -0.258     0.578    
    SLICE_X51Y8          FDRE (Hold_fdre_C_D)         0.092     0.670    vga/row_addr_cache_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/row_addr_cache_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.247ns (68.381%)  route 0.114ns (31.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.565     0.565    vga/clock
    SLICE_X50Y8          FDRE                                         r  vga/memory_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.148     0.713 r  vga/memory_addr_reg[10]/Q
                         net (fo=2, routed)           0.114     0.827    vga/pixel_addr[10]
    SLICE_X52Y8          LUT4 (Prop_lut4_I0_O)        0.099     0.926 r  vga/row_addr_cache[10]_i_1/O
                         net (fo=1, routed)           0.000     0.926    vga/memory_addr[10]
    SLICE_X52Y8          FDRE                                         r  vga/row_addr_cache_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.836     0.836    vga/clock
    SLICE_X52Y8          FDRE                                         r  vga/row_addr_cache_reg[10]/C
                         clock pessimism             -0.255     0.581    
    SLICE_X52Y8          FDRE (Hold_fdre_C_D)         0.120     0.701    vga/row_addr_cache_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/row_addr_cache_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.253%)  route 0.156ns (42.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.565     0.565    vga/clock
    SLICE_X52Y7          FDRE                                         r  vga/memory_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga/memory_addr_reg[0]/Q
                         net (fo=3, routed)           0.156     0.885    vga/pixel_addr[0]
    SLICE_X52Y6          LUT4 (Prop_lut4_I0_O)        0.045     0.930 r  vga/row_addr_cache[0]_i_1/O
                         net (fo=1, routed)           0.000     0.930    vga/memory_addr[0]
    SLICE_X52Y6          FDRE                                         r  vga/row_addr_cache_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.837     0.837    vga/clock
    SLICE_X52Y6          FDRE                                         r  vga/row_addr_cache_reg[0]/C
                         clock pessimism             -0.255     0.582    
    SLICE_X52Y6          FDRE (Hold_fdre_C_D)         0.121     0.703    vga/row_addr_cache_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga/row_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/row_addr_cache_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.807%)  route 0.180ns (49.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.566     0.566    vga/clock
    SLICE_X51Y5          FDRE                                         r  vga/row_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga/row_cnt_reg[0]/Q
                         net (fo=33, routed)          0.180     0.887    vga/row_cnt_reg_n_0_[0]
    SLICE_X52Y6          LUT4 (Prop_lut4_I2_O)        0.045     0.932 r  vga/row_addr_cache[2]_i_1/O
                         net (fo=1, routed)           0.000     0.932    vga/memory_addr[2]
    SLICE_X52Y6          FDRE                                         r  vga/row_addr_cache_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.837     0.837    vga/clock
    SLICE_X52Y6          FDRE                                         r  vga/row_addr_cache_reg[2]/C
                         clock pessimism             -0.255     0.582    
    SLICE_X52Y6          FDRE (Hold_fdre_C_D)         0.120     0.702    vga/row_addr_cache_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/row_addr_cache_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.560%)  route 0.161ns (43.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.565     0.565    vga/clock
    SLICE_X52Y7          FDRE                                         r  vga/memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga/memory_addr_reg[4]/Q
                         net (fo=2, routed)           0.161     0.889    vga/pixel_addr[4]
    SLICE_X52Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.934 r  vga/row_addr_cache[4]_i_1/O
                         net (fo=1, routed)           0.000     0.934    vga/memory_addr[4]
    SLICE_X52Y8          FDRE                                         r  vga/row_addr_cache_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.836     0.836    vga/clock
    SLICE_X52Y8          FDRE                                         r  vga/row_addr_cache_reg[4]/C
                         clock pessimism             -0.255     0.581    
    SLICE_X52Y8          FDRE (Hold_fdre_C_D)         0.121     0.702    vga/row_addr_cache_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/row_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/row_addr_cache_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.258%)  route 0.184ns (49.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.566     0.566    vga/clock
    SLICE_X51Y5          FDRE                                         r  vga/row_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga/row_cnt_reg[0]/Q
                         net (fo=33, routed)          0.184     0.891    vga/row_cnt_reg_n_0_[0]
    SLICE_X52Y6          LUT4 (Prop_lut4_I2_O)        0.045     0.936 r  vga/row_addr_cache[6]_i_1/O
                         net (fo=1, routed)           0.000     0.936    vga/memory_addr[6]
    SLICE_X52Y6          FDRE                                         r  vga/row_addr_cache_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.837     0.837    vga/clock
    SLICE_X52Y6          FDRE                                         r  vga/row_addr_cache_reg[6]/C
                         clock pessimism             -0.255     0.582    
    SLICE_X52Y6          FDRE (Hold_fdre_C_D)         0.121     0.703    vga/row_addr_cache_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga/row_addr_cache_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            vga/row_addr_cache_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.565     0.565    vga/clock
    SLICE_X52Y8          FDRE                                         r  vga/row_addr_cache_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga/row_addr_cache_reg[5]/Q
                         net (fo=2, routed)           0.149     0.878    vga/row_addr_cache[5]
    SLICE_X52Y8          LUT4 (Prop_lut4_I3_O)        0.045     0.923 r  vga/row_addr_cache[5]_i_1/O
                         net (fo=1, routed)           0.000     0.923    vga/memory_addr[5]
    SLICE_X52Y8          FDRE                                         r  vga/row_addr_cache_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.836     0.836    vga/clock
    SLICE_X52Y8          FDRE                                         r  vga/row_addr_cache_reg[5]/C
                         clock pessimism             -0.271     0.565    
    SLICE_X52Y8          FDRE (Hold_fdre_C_D)         0.121     0.686    vga/row_addr_cache_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_vga_pix_clk_gen
Waveform(ns):       { 0.000 79.390 }
Period(ns):         158.780
Sources:            { vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         158.780     156.625    BUFGCTRL_X0Y1    vga_clk_gen/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         158.780     156.625    BUFHCE_X0Y3      vga_clk_gen/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         158.780     157.531    MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         158.780     157.780    SLICE_X52Y7      vga/memory_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.780     157.780    SLICE_X50Y13     vga/memory_addr_reg[0]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         158.780     157.780    SLICE_X50Y8      vga/memory_addr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.780     157.780    SLICE_X49Y11     vga/memory_addr_reg[10]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         158.780     157.780    SLICE_X50Y8      vga/memory_addr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         158.780     157.780    SLICE_X51Y10     vga/memory_addr_reg[11]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         158.780     157.780    SLICE_X53Y9      vga/memory_addr_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       158.780     54.580     MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X52Y7      vga/memory_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X52Y7      vga/memory_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X50Y13     vga/memory_addr_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X50Y13     vga/memory_addr_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X50Y8      vga/memory_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X50Y8      vga/memory_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X49Y11     vga/memory_addr_reg[10]_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X49Y11     vga/memory_addr_reg[10]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X50Y8      vga/memory_addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X50Y8      vga/memory_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X52Y7      vga/memory_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X52Y7      vga/memory_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X50Y13     vga/memory_addr_reg[0]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X50Y13     vga/memory_addr_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X50Y8      vga/memory_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X50Y8      vga/memory_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X49Y11     vga/memory_addr_reg[10]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X49Y11     vga/memory_addr_reg[10]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X50Y8      vga/memory_addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         79.390      78.890     SLICE_X50Y8      vga/memory_addr_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_mem_clk_vga_pix_clk_gen
  To Clock:  vga_mem_clk_vga_pix_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       37.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.850ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.456ns (52.521%)  route 0.412ns (47.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 39.643 - 39.734 ) 
    Source Clock Delay      (SCD):    0.364ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765     0.364    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     0.820 r  vga_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.412     1.232    vga_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  vga_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    39.643    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  vga_clk_gen/inst/clkout2_buf/I0
                         clock pessimism             -0.084    39.559    
                         clock uncertainty           -0.318    39.240    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    39.081    vga_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         39.081    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                 37.850    

Slack (MET) :             38.155ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.419ns (42.128%)  route 0.576ns (57.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.286ns = ( 40.020 - 39.734 ) 
    Source Clock Delay      (SCD):    0.364ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765     0.364    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419     0.783 r  vga_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.576     1.358    vga_clk_gen/inst/seq_reg2[4]
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.158    39.214    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.081    39.295 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    40.020    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.078    40.098    
                         clock uncertainty           -0.318    39.779    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)       -0.266    39.513    vga_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         39.513    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                 38.155    

Slack (MET) :             38.245ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.286ns = ( 40.020 - 39.734 ) 
    Source Clock Delay      (SCD):    0.364ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765     0.364    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419     0.783 r  vga_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.486     1.269    vga_clk_gen/inst/seq_reg2[2]
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.158    39.214    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.081    39.295 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    40.020    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.078    40.098    
                         clock uncertainty           -0.318    39.779    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)       -0.265    39.514    vga_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         39.514    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                 38.245    

Slack (MET) :             38.310ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.776%)  route 0.610ns (57.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.286ns = ( 40.020 - 39.734 ) 
    Source Clock Delay      (SCD):    0.364ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765     0.364    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     0.820 r  vga_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.610     1.430    vga_clk_gen/inst/seq_reg2[5]
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.158    39.214    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.081    39.295 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    40.020    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.078    40.098    
                         clock uncertainty           -0.318    39.779    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)       -0.040    39.739    vga_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         39.739    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                 38.310    

Slack (MET) :             38.312ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.978%)  route 0.605ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.286ns = ( 40.020 - 39.734 ) 
    Source Clock Delay      (SCD):    0.364ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765     0.364    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     0.820 r  vga_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.605     1.425    vga_clk_gen/inst/seq_reg2[3]
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.158    39.214    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.081    39.295 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    40.020    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.078    40.098    
                         clock uncertainty           -0.318    39.779    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)       -0.043    39.736    vga_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         39.736    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                 38.312    

Slack (MET) :             38.377ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.286ns = ( 40.020 - 39.734 ) 
    Source Clock Delay      (SCD):    0.364ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765     0.364    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419     0.783 r  vga_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.382     1.165    vga_clk_gen/inst/seq_reg2[1]
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.158    39.214    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.081    39.295 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    40.020    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.078    40.098    
                         clock uncertainty           -0.318    39.779    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)       -0.237    39.542    vga_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         39.542    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                 38.377    

Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.286ns = ( 40.020 - 39.734 ) 
    Source Clock Delay      (SCD):    0.364ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765     0.364    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.419     0.783 r  vga_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.157     0.940    vga_clk_gen/inst/seq_reg2[6]
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.158    39.214    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.081    39.295 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    40.020    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.078    40.098    
                         clock uncertainty           -0.318    39.779    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)       -0.267    39.512    vga_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         39.512    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 38.573    

Slack (MET) :             38.723ns  (required time - arrival time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.734ns  (vga_mem_clk_vga_pix_clk_gen rise@39.734ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.286ns = ( 40.020 - 39.734 ) 
    Source Clock Delay      (SCD):    0.364ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.632ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574     1.574    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.234    -0.528    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.127    -0.401 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.765     0.364    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456     0.820 r  vga_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.190     1.009    vga_clk_gen/inst/seq_reg2[0]
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                     39.734    39.734 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000    39.734 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455    41.189    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.056 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.158    39.214    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.081    39.295 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.725    40.020    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.078    40.098    
                         clock uncertainty           -0.318    39.779    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)       -0.047    39.732    vga_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 38.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.147ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     0.147    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     0.288 r  vga_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     0.344    vga_clk_gen/inst/seq_reg2[0]
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498     0.389    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.242     0.147    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.075     0.222    vga_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.147ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     0.147    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     0.275 r  vga_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     0.330    vga_clk_gen/inst/seq_reg2[6]
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498     0.389    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.242     0.147    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)        -0.006     0.141    vga_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.147ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     0.147    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     0.275 r  vga_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119     0.395    vga_clk_gen/inst/seq_reg2[1]
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498     0.389    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.242     0.147    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.017     0.164    vga_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.147ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     0.147    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     0.288 r  vga_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.201     0.489    vga_clk_gen/inst/seq_reg2[5]
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498     0.389    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.242     0.147    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.078     0.225    vga_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.225    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.147ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     0.147    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     0.288 r  vga_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.201     0.489    vga_clk_gen/inst/seq_reg2[3]
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498     0.389    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.242     0.147    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.076     0.223    vga_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.448%)  route 0.176ns (55.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.029ns
    Source Clock Delay      (SCD):    0.147ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     0.147    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     0.288 r  vga_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.176     0.464    vga_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  vga_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  vga_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.048     0.019    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     0.178    vga_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.147ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     0.147    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     0.275 r  vga_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.170     0.445    vga_clk_gen/inst/seq_reg2[2]
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498     0.389    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism             -0.242     0.147    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)        -0.006     0.141    vga_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.313%)  route 0.198ns (60.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.147ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.369    -0.146    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     0.147    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.128     0.275 r  vga_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.198     0.473    vga_clk_gen/inst/seq_reg2[4]
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.411    -0.152    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFHCE_X0Y4          BUFH (Prop_bufh_I_O)         0.043    -0.109 r  vga_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498     0.389    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen_en_clk
    SLICE_X33Y46         FDRE                                         r  vga_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism             -0.242     0.147    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)        -0.006     0.141    vga_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_mem_clk_vga_pix_clk_gen
Waveform(ns):       { 0.000 19.867 }
Period(ns):         39.734
Sources:            { vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB36_X1Y0      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB36_X1Y1      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB18_X1Y4      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB36_X2Y0      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB36_X2Y2      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB18_X2Y2      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB36_X1Y4      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB36_X1Y3      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.734      37.158     RAMB18_X1Y5      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         39.734      37.579     BUFGCTRL_X0Y3    vga_clk_gen/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.734      173.626    MMCME2_ADV_X0Y0  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X50Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X50Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X50Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X50Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X52Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X52Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X33Y46     vga_clk_gen/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X33Y46     vga_clk_gen/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X33Y46     vga_clk_gen/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X33Y46     vga_clk_gen/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X50Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X50Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X50Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X50Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X52Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X52Y9      frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X33Y46     vga_clk_gen/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X33Y46     vga_clk_gen/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X33Y46     vga_clk_gen/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.867      19.367     SLICE_X33Y46     vga_clk_gen/inst/seq_reg2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       41.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.444ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.100ns  (logic 3.448ns (42.568%)  route 4.652ns (57.432%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.612    48.496    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    50.950 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.160    53.110    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[75]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124    53.234 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.234    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    53.446 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.446    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X32Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    53.540 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.461    55.000    mem_buffer/prog_mem_doutb[3]
    SLICE_X33Y16         LUT6 (Prop_lut6_I2_O)        0.316    55.316 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.301    55.617    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.124    55.741 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.731    56.472    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X36Y13         LUT5 (Prop_lut5_I4_O)        0.124    56.596 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000    56.596    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.231    98.009    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.031    98.040    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                         98.040    
                         arrival time                         -56.596    
  -------------------------------------------------------------------
                         slack                                 41.444    

Slack (MET) :             41.467ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.084ns  (logic 3.453ns (42.712%)  route 4.631ns (57.288%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.131    53.073    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[111]
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.124    53.197 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    53.197    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X33Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    53.414 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.414    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X33Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    53.508 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.588    55.096    mem_buffer/prog_mem_doutb[7]
    SLICE_X33Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.412 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.403    55.815    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.124    55.939 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.509    56.448    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I4_O)        0.124    56.572 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000    56.572    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.231    98.009    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.031    98.040    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.040    
                         arrival time                         -56.572    
  -------------------------------------------------------------------
                         slack                                 41.467    

Slack (MET) :             41.575ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.975ns  (logic 3.453ns (43.299%)  route 4.522ns (56.701%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.063    53.005    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[105]
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.124    53.129 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    53.129    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_6_n_0
    SLICE_X32Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    53.346 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.346    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X32Y32         MUXF8 (Prop_muxf8_I1_O)      0.094    53.440 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.288    54.728    mem_buffer/prog_mem_doutb[1]
    SLICE_X35Y16         LUT6 (Prop_lut6_I2_O)        0.316    55.044 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.575    55.619    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X35Y14         LUT6 (Prop_lut6_I3_O)        0.124    55.743 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.595    56.339    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I4_O)        0.124    56.463 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000    56.463    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X36Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X36Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.231    98.009    
    SLICE_X36Y14         FDRE (Setup_fdre_C_D)        0.029    98.038    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.038    
                         arrival time                         -56.463    
  -------------------------------------------------------------------
                         slack                                 41.575    

Slack (MET) :             41.620ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.931ns  (logic 3.448ns (43.476%)  route 4.483ns (56.524%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.603    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.145    53.086    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[80]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    53.210 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.210    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5_n_0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.212    53.422 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.422    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X32Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    53.516 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.424    54.941    mem_buffer/prog_mem_doutb[0]
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.316    55.257 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.443    55.700    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    55.824 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.470    56.294    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X36Y13         LUT5 (Prop_lut5_I4_O)        0.124    56.418 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000    56.418    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.231    98.009    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.029    98.038    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                         98.038    
                         arrival time                         -56.418    
  -------------------------------------------------------------------
                         slack                                 41.620    

Slack (MET) :             41.634ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.908ns  (logic 3.490ns (44.133%)  route 4.418ns (55.867%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 97.870 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.611    48.495    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    50.949 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.125    53.074    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[37]
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.198 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.198    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X34Y33         MUXF7 (Prop_muxf7_I1_O)      0.247    53.445 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.445    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X34Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    53.543 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.451    54.994    mem_buffer/prog_mem_doutb[5]
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.319    55.313 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.295    55.608    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124    55.732 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.547    56.279    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I4_O)        0.124    56.403 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    56.403    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    97.870    pipeline/mem_wb_register/clock
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368    98.238    
                         clock uncertainty           -0.231    98.008    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)        0.029    98.037    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                         98.037    
                         arrival time                         -56.403    
  -------------------------------------------------------------------
                         slack                                 41.634    

Slack (MET) :             41.700ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.840ns  (logic 3.484ns (44.436%)  route 4.356ns (55.564%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.613    48.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    50.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.170    53.121    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[2]
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124    53.245 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.245    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X30Y30         MUXF7 (Prop_muxf7_I0_O)      0.241    53.486 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.486    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X30Y30         MUXF8 (Prop_muxf8_I0_O)      0.098    53.584 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.396    54.981    mem_buffer/prog_mem_doutb[2]
    SLICE_X33Y16         LUT6 (Prop_lut6_I2_O)        0.319    55.300 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.297    55.597    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124    55.721 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.493    56.213    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I4_O)        0.124    56.337 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000    56.337    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X37Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X37Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.231    98.009    
    SLICE_X37Y13         FDRE (Setup_fdre_C_D)        0.029    98.038    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.038    
                         arrival time                         -56.337    
  -------------------------------------------------------------------
                         slack                                 41.700    

Slack (MET) :             42.089ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.467ns  (logic 3.484ns (46.662%)  route 3.983ns (53.338%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.598    48.482    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    50.936 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.123    53.059    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[22]
    SLICE_X31Y30         LUT6 (Prop_lut6_I1_O)        0.124    53.183 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.183    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X31Y30         MUXF7 (Prop_muxf7_I0_O)      0.238    53.421 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.421    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X31Y30         MUXF8 (Prop_muxf8_I0_O)      0.104    53.525 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.398    54.924    mem_buffer/prog_mem_doutb[6]
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.240 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.158    55.398    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X32Y15         LUT6 (Prop_lut6_I3_O)        0.124    55.522 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.303    55.824    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I4_O)        0.124    55.948 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000    55.948    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.231    98.009    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.029    98.038    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                         98.038    
                         arrival time                         -55.948    
  -------------------------------------------------------------------
                         slack                                 42.089    

Slack (MET) :             42.282ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.318ns  (logic 3.491ns (47.705%)  route 3.827ns (52.295%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 97.870 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.600    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.016    52.955    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[44]
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    53.079 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.079    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    53.324 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.324    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X33Y31         MUXF8 (Prop_muxf8_I0_O)      0.104    53.428 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.056    54.483    mem_buffer/prog_mem_doutb[4]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.316    54.799 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.590    55.390    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    55.514 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.165    55.678    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X34Y14         LUT5 (Prop_lut5_I4_O)        0.124    55.802 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000    55.802    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X34Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    97.870    pipeline/mem_wb_register/clock
    SLICE_X34Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368    98.238    
                         clock uncertainty           -0.231    98.008    
    SLICE_X34Y14         FDRE (Setup_fdre_C_D)        0.077    98.085    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.085    
                         arrival time                         -55.802    
  -------------------------------------------------------------------
                         slack                                 42.282    

Slack (MET) :             42.366ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.217ns  (logic 3.236ns (44.836%)  route 3.981ns (55.164%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 97.867 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.614    48.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454    50.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[21]
                         net (fo=1, routed)           2.553    53.505    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[21]
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.629 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.629    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3_n_0
    SLICE_X12Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    53.870 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.870    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1_n_0
    SLICE_X12Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    53.968 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           1.428    55.396    pipeline/fetch_inst_word_sel_mux/mem_inst_word[21]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.319    55.715 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[21]_INST_0/O
                         net (fo=1, routed)           0.000    55.715    pipeline/if_id_register/instruction_in[21]
    SLICE_X12Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    97.867    pipeline/if_id_register/clock
    SLICE_X12Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[21]/C
                         clock pessimism              0.368    98.235    
                         clock uncertainty           -0.231    98.005    
    SLICE_X12Y22         FDRE (Setup_fdre_C_D)        0.077    98.082    pipeline/if_id_register/instruction_out_reg[21]
  -------------------------------------------------------------------
                         required time                         98.082    
                         arrival time                         -55.715    
  -------------------------------------------------------------------
                         slack                                 42.366    

Slack (MET) :             42.399ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.140ns  (logic 3.236ns (45.323%)  route 3.904ns (54.677%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 97.870 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.614    48.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454    50.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[18]
                         net (fo=1, routed)           2.626    53.578    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[18]
    SLICE_X14Y30         LUT6 (Prop_lut6_I5_O)        0.124    53.702 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.702    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3_n_0
    SLICE_X14Y30         MUXF7 (Prop_muxf7_I0_O)      0.241    53.943 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.943    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1_n_0
    SLICE_X14Y30         MUXF8 (Prop_muxf8_I0_O)      0.098    54.041 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=1, routed)           1.278    55.319    pipeline/fetch_inst_word_sel_mux/mem_inst_word[18]
    SLICE_X15Y19         LUT3 (Prop_lut3_I2_O)        0.319    55.638 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[18]_INST_0/O
                         net (fo=1, routed)           0.000    55.638    pipeline/if_id_register/instruction_in[18]
    SLICE_X15Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    97.870    pipeline/if_id_register/clock
    SLICE_X15Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/C
                         clock pessimism              0.368    98.238    
                         clock uncertainty           -0.231    98.008    
    SLICE_X15Y19         FDRE (Setup_fdre_C_D)        0.029    98.037    pipeline/if_id_register/instruction_out_reg[18]
  -------------------------------------------------------------------
                         required time                         98.037    
                         arrival time                         -55.638    
  -------------------------------------------------------------------
                         slack                                 42.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.369ns (46.229%)  route 0.429ns (53.771%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y34         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.200    -0.185    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X15Y35         MUXF7 (Prop_muxf7_S_O)       0.093    -0.092 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.092    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X15Y35         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.069 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.229     0.160    pipeline/fetch_inst_word_sel_mux/mem_inst_word[7]
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.112     0.272 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.272    pipeline/if_id_register/instruction_in[7]
    SLICE_X15Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.825    -0.929    pipeline/if_id_register/clock
    SLICE_X15Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/C
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.231     0.014    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.091     0.105    pipeline/if_id_register/instruction_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.585ns (71.248%)  route 0.236ns (28.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.236     0.339    pipeline/mem_wb_register/ret_addr_in[11]
    SLICE_X8Y11          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.834    -0.920    pipeline/mem_wb_register/clock
    SLICE_X8Y11          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/C
                         clock pessimism              0.712    -0.208    
                         clock uncertainty            0.231     0.023    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.063     0.086    pipeline/mem_wb_register/ret_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.585ns (70.991%)  route 0.239ns (29.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.604    -0.484    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.101 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.239     0.340    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X8Y12          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X8Y12          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.231     0.021    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.063     0.084    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.332ns (36.202%)  route 0.585ns (63.798%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.163    -0.223    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X13Y34         MUXF8 (Prop_muxf8_S_O)       0.080    -0.143 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=1, routed)           0.422     0.279    pipeline/fetch_inst_word_sel_mux/mem_inst_word[31]
    SLICE_X13Y27         LUT2 (Prop_lut2_I0_O)        0.111     0.390 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[31]_INST_0/O
                         net (fo=1, routed)           0.000     0.390    pipeline/if_id_register/instruction_in[31]
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.231     0.012    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.107     0.119    pipeline/if_id_register/instruction_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.585ns (70.645%)  route 0.243ns (29.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.243     0.346    pipeline/mem_wb_register/ret_addr_in[7]
    SLICE_X10Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.834    -0.920    pipeline/mem_wb_register/clock
    SLICE_X10Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/C
                         clock pessimism              0.712    -0.208    
                         clock uncertainty            0.231     0.023    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.052     0.075    pipeline/mem_wb_register/ret_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.361ns (37.904%)  route 0.591ns (62.096%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y34         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.146    -0.239    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X12Y34         MUXF7 (Prop_muxf7_S_O)       0.090    -0.149 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.149    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2_n_0
    SLICE_X12Y34         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.130 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=1, routed)           0.445     0.315    pipeline/fetch_inst_word_sel_mux/mem_inst_word[27]
    SLICE_X12Y27         LUT2 (Prop_lut2_I1_O)        0.111     0.426 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[27]_INST_0/O
                         net (fo=1, routed)           0.000     0.426    pipeline/if_id_register/instruction_in[27]
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.231     0.012    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.131     0.143    pipeline/if_id_register/instruction_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.276ns (30.047%)  route 0.643ns (69.953%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.562    -0.526    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y13         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.168    -0.217    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.045    -0.172 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.295     0.123    mem_buffer/frame_buf_douta[10]
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.168 r  mem_buffer/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.180     0.347    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[2]
    SLICE_X41Y16         LUT5 (Prop_lut5_I2_O)        0.045     0.392 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.392    pipeline/mem_wb_register/data_top_in[2]
    SLICE_X41Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X41Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.092     0.107    pipeline/mem_wb_register/data_top_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.333ns (36.129%)  route 0.589ns (63.871%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.220    -0.166    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X13Y32         MUXF8 (Prop_muxf8_S_O)       0.080    -0.086 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[24]_INST_0/O
                         net (fo=1, routed)           0.369     0.282    pipeline/fetch_inst_word_sel_mux/mem_inst_word[24]
    SLICE_X13Y27         LUT2 (Prop_lut2_I1_O)        0.112     0.394 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[24]_INST_0/O
                         net (fo=1, routed)           0.000     0.394    pipeline/if_id_register/instruction_in[24]
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[24]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.231     0.012    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.091     0.103    pipeline/if_id_register/instruction_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.585ns (68.383%)  route 0.270ns (31.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.604    -0.484    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.101 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.270     0.372    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X10Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.831    -0.923    pipeline/mem_wb_register/clock
    SLICE_X10Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.231     0.020    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.060     0.080    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.405ns (41.895%)  route 0.562ns (58.105%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X14Y29         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.215    -0.152    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.107 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.107    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_6_n_0
    SLICE_X12Y30         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.043 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.043    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_2_n_0
    SLICE_X12Y30         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.024 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           0.346     0.322    pipeline/fetch_inst_word_sel_mux/mem_inst_word[20]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.113     0.435 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[20]_INST_0/O
                         net (fo=1, routed)           0.000     0.435    pipeline/if_id_register/instruction_in[20]
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.231     0.012    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.120     0.132    pipeline/if_id_register/instruction_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       34.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.899ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        14.988ns  (logic 5.000ns (33.359%)  route 9.988ns (66.641%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.325    12.687    hazard_unit/take_branch_target
    SLICE_X28Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.811 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.490    13.301    hazard_unit/state[2]_i_2_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.124    13.425 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.425    hazard_unit/state[2]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    47.867    hazard_unit/clock
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.400    
                         clock uncertainty           -0.111    48.290    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.034    48.324    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         48.324    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                 34.899    

Slack (MET) :             35.084ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        14.807ns  (logic 5.000ns (33.769%)  route 9.807ns (66.231%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 47.870 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.474    12.836    hazard_unit/take_branch_target
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124    12.960 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.159    13.119    hazard_unit/state[0]_i_2_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.243 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.243    hazard_unit/next_state[0]
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    47.870    hazard_unit/clock
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.403    
                         clock uncertainty           -0.111    48.293    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.034    48.327    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         48.327    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                 35.084    

Slack (MET) :             35.228ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        14.657ns  (logic 5.000ns (34.113%)  route 9.657ns (65.887%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.322    12.684    hazard_unit/take_branch_target
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.808 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.162    12.970    hazard_unit/state[1]_i_2_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.094 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.094    hazard_unit/next_state[1]
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    47.867    hazard_unit/clock
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.400    
                         clock uncertainty           -0.111    48.290    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.032    48.322    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         48.322    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 35.228    

Slack (MET) :             35.361ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        14.527ns  (logic 4.876ns (33.565%)  route 9.651ns (66.435%))
  Logic Levels:           19  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 47.870 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.477    12.840    hazard_unit/take_branch_target
    SLICE_X28Y17         LUT6 (Prop_lut6_I2_O)        0.124    12.964 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000    12.964    hazard_unit/next_state[3]
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    47.870    hazard_unit/clock
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.403    
                         clock uncertainty           -0.111    48.293    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.032    48.325    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         48.325    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                 35.361    

Slack (MET) :             43.900ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[12][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.840ns (14.031%)  route 5.147ns (85.969%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 47.866 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 f  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.578     2.434    pipeline/reg_file/wr_addr[1]
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.297     2.731 r  pipeline/reg_file/reg_file[12][7]_i_3/O
                         net (fo=8, routed)           1.569     4.299    pipeline/reg_file/reg_file[12][7]_i_3_n_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.423 r  pipeline/reg_file/reg_file[12][1]_i_1/O
                         net (fo=1, routed)           0.000     4.423    pipeline/reg_file/reg_file[12][1]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.435    47.866    pipeline/reg_file/clock
    SLICE_X43Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.399    
                         clock uncertainty           -0.111    48.289    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)        0.034    48.323    pipeline/reg_file/reg_file_reg[12][1]
  -------------------------------------------------------------------
                         required time                         48.323    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                 43.900    

Slack (MET) :             43.934ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[15][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 0.840ns (14.114%)  route 5.111ns (85.886%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 r  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.442     2.298    pipeline/reg_file/wr_addr[1]
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.297     2.595 r  pipeline/reg_file/reg_file[15][7]_i_2/O
                         net (fo=8, routed)           1.669     4.264    pipeline/reg_file/reg_file[15][7]_i_2_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I1_O)        0.124     4.388 r  pipeline/reg_file/reg_file[15][4]_i_1/O
                         net (fo=1, routed)           0.000     4.388    pipeline/reg_file/reg_file[15][4]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    47.867    pipeline/reg_file/clock
    SLICE_X41Y30         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][4]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.400    
                         clock uncertainty           -0.111    48.290    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.032    48.322    pipeline/reg_file/reg_file_reg[15][4]
  -------------------------------------------------------------------
                         required time                         48.322    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                 43.934    

Slack (MET) :             43.972ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[4][2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.704ns (11.909%)  route 5.207ns (88.091%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 47.863 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.456    -1.108 f  pipeline/mem_wb_register/instruction_out_reg[11]/Q
                         net (fo=34, routed)          3.212     2.105    pipeline/reg_file/wr_addr[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     2.229 r  pipeline/reg_file/reg_file[4][7]_i_3/O
                         net (fo=8, routed)           1.995     4.224    pipeline/reg_file/reg_file[4][7]_i_3_n_0
    SLICE_X43Y26         LUT5 (Prop_lut5_I3_O)        0.124     4.348 r  pipeline/reg_file/reg_file[4][2]_i_1/O
                         net (fo=1, routed)           0.000     4.348    pipeline/reg_file/reg_file[4][2]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  pipeline/reg_file/reg_file_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.432    47.863    pipeline/reg_file/clock
    SLICE_X43Y26         FDRE                                         r  pipeline/reg_file/reg_file_reg[4][2]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.396    
                         clock uncertainty           -0.111    48.286    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.034    48.320    pipeline/reg_file/reg_file_reg[4][2]
  -------------------------------------------------------------------
                         required time                         48.320    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                 43.972    

Slack (MET) :             43.987ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[15][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 0.840ns (14.114%)  route 5.111ns (85.886%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 47.866 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 r  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.442     2.298    pipeline/reg_file/wr_addr[1]
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.297     2.595 r  pipeline/reg_file/reg_file[15][7]_i_2/O
                         net (fo=8, routed)           1.669     4.264    pipeline/reg_file/reg_file[15][7]_i_2_n_0
    SLICE_X42Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.388 r  pipeline/reg_file/reg_file[15][1]_i_1/O
                         net (fo=1, routed)           0.000     4.388    pipeline/reg_file/reg_file[15][1]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.435    47.866    pipeline/reg_file/clock
    SLICE_X42Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.399    
                         clock uncertainty           -0.111    48.289    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.086    48.375    pipeline/reg_file/reg_file_reg[15][1]
  -------------------------------------------------------------------
                         required time                         48.375    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                 43.987    

Slack (MET) :             44.036ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[12][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 0.840ns (14.354%)  route 5.012ns (85.646%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 f  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.578     2.434    pipeline/reg_file/wr_addr[1]
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.297     2.731 r  pipeline/reg_file/reg_file[12][7]_i_3/O
                         net (fo=8, routed)           1.434     4.165    pipeline/reg_file/reg_file[12][7]_i_3_n_0
    SLICE_X43Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.289 r  pipeline/reg_file/reg_file[12][4]_i_1/O
                         net (fo=1, routed)           0.000     4.289    pipeline/reg_file/reg_file[12][4]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.437    47.868    pipeline/reg_file/clock
    SLICE_X43Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][4]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.401    
                         clock uncertainty           -0.111    48.291    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)        0.034    48.325    pipeline/reg_file/reg_file_reg[12][4]
  -------------------------------------------------------------------
                         required time                         48.325    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                 44.036    

Slack (MET) :             44.075ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[9][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen fall@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.840ns (14.445%)  route 4.975ns (85.555%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 47.869 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 f  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.433     2.288    pipeline/reg_file/wr_addr[1]
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.297     2.585 r  pipeline/reg_file/reg_file[9][7]_i_3/O
                         net (fo=8, routed)           1.542     4.128    pipeline/reg_file/reg_file[9][7]_i_3_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.252 r  pipeline/reg_file/reg_file[9][4]_i_1/O
                         net (fo=1, routed)           0.000     4.252    pipeline/reg_file/reg_file[9][4]_i_1_n_0
    SLICE_X44Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.438    47.869    pipeline/reg_file/clock
    SLICE_X44Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][4]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.402    
                         clock uncertainty           -0.111    48.292    
    SLICE_X44Y31         FDRE (Setup_fdre_C_D)        0.035    48.327    pipeline/reg_file/reg_file_reg[9][4]
  -------------------------------------------------------------------
                         required time                         48.327    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                 44.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.274    pipeline/ex_mem_register/mem_ptr_ctl_in[2]
    SLICE_X30Y15         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/ex_mem_register/clock
    SLICE_X30Y15         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
                         clock pessimism              0.412    -0.516    
                         clock uncertainty            0.111    -0.406    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.076    -0.330    pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.557    -0.531    pipeline/id_ex_register/clock
    SLICE_X31Y17         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.275    pipeline/id_ex_register/mem_ptr_ctl_signals[2]
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/id_ex_register/clock
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
                         clock pessimism              0.413    -0.515    
                         clock uncertainty            0.111    -0.405    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.072    -0.333    pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_tm1_bot_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.227ns (43.140%)  route 0.299ns (56.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.559    -0.529    pipeline/mem_wb_register/clock
    SLICE_X36Y14         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/Q
                         net (fo=3, routed)           0.299    -0.102    pipeline/memory_stage/mem_wb_input_mux/mem_wb_tm1_bot[5]
    SLICE_X35Y14         LUT5 (Prop_lut5_I2_O)        0.099    -0.003 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    -0.003    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.661    -0.267    
                         clock uncertainty            0.111    -0.157    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.091    -0.066    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_wen_out_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.556    -0.532    pipeline/id_ex_register/clock
    SLICE_X31Y18         FDRE                                         r  pipeline/id_ex_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  pipeline/id_ex_register/mem_wen_out_reg/Q
                         net (fo=1, routed)           0.113    -0.278    pipeline/ex_mem_register/mem_wen_in
    SLICE_X30Y17         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.824    -0.930    pipeline/ex_mem_register/clock
    SLICE_X30Y17         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
                         clock pessimism              0.413    -0.517    
                         clock uncertainty            0.111    -0.407    
    SLICE_X30Y17         FDRE (Hold_fdre_C_D)         0.063    -0.344    pipeline/ex_mem_register/mem_wen_out_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/if_id_register/return_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.251ns (78.568%)  route 0.068ns (21.432%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.560    -0.528    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y17         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/fetch_stage/prog_cntr/value_reg[11]/Q
                         net (fo=18, routed)          0.068    -0.319    pipeline/fetch_stage/prog_cntr/prog_mem_addr_fetch[11]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.209 r  pipeline/fetch_stage/prog_cntr/next_prog_cntr[9]_INST_0/O[2]
                         net (fo=2, routed)           0.000    -0.209    pipeline/if_id_register/return_addr_in[11]
    SLICE_X10Y17         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.828    -0.926    pipeline/if_id_register/clock
    SLICE_X10Y17         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[11]/C
                         clock pessimism              0.411    -0.515    
                         clock uncertainty            0.111    -0.405    
    SLICE_X10Y17         FDRE (Hold_fdre_C_D)         0.130    -0.275    pipeline/if_id_register/return_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/if_id_register/return_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.251ns (78.568%)  route 0.068ns (21.432%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y15         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[3]/Q
                         net (fo=17, routed)          0.068    -0.317    pipeline/fetch_stage/prog_cntr/prog_mem_addr_fetch[3]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  pipeline/fetch_stage/prog_cntr/next_prog_cntr[1]_INST_0/O[2]
                         net (fo=2, routed)           0.000    -0.207    pipeline/if_id_register/return_addr_in[3]
    SLICE_X10Y15         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.830    -0.924    pipeline/if_id_register/clock
    SLICE_X10Y15         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[3]/C
                         clock pessimism              0.411    -0.513    
                         clock uncertainty            0.111    -0.403    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.130    -0.273    pipeline/if_id_register/return_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/reg_file_wen_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.553    -0.535    pipeline/id_ex_register/clock
    SLICE_X28Y21         FDRE                                         r  pipeline/id_ex_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  pipeline/id_ex_register/reg_file_wen_out_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.274    pipeline/ex_mem_register/reg_file_wen_in[1]
    SLICE_X29Y23         FDRE                                         r  pipeline/ex_mem_register/reg_file_wen_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.818    -0.936    pipeline/ex_mem_register/clock
    SLICE_X29Y23         FDRE                                         r  pipeline/ex_mem_register/reg_file_wen_out_reg[1]/C
                         clock pessimism              0.412    -0.524    
                         clock uncertainty            0.111    -0.414    
    SLICE_X29Y23         FDRE (Hold_fdre_C_D)         0.070    -0.344    pipeline/ex_mem_register/reg_file_wen_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/instruction_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.833%)  route 0.121ns (46.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/instruction_out_reg[19]/Q
                         net (fo=4, routed)           0.121    -0.267    pipeline/ex_mem_register/instruction_in[19]
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
                         clock pessimism              0.413    -0.515    
                         clock uncertainty            0.111    -0.405    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.066    -0.339    pipeline/ex_mem_register/instruction_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/instruction_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.240%)  route 0.145ns (50.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.558    -0.530    pipeline/ex_mem_register/clock
    SLICE_X37Y16         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  pipeline/ex_mem_register/instruction_out_reg[3]/Q
                         net (fo=8, routed)           0.145    -0.244    pipeline/mem_wb_register/instruction_in[3]
    SLICE_X40Y16         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X40Y16         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[3]/C
                         clock pessimism              0.432    -0.496    
                         clock uncertainty            0.111    -0.386    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.070    -0.316    pipeline/mem_wb_register/instruction_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/id_ex_bot_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.563%)  route 0.352ns (65.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.551    -0.537    pipeline/id_ex_register/clock
    SLICE_X36Y23         FDRE                                         r  pipeline/id_ex_register/id_ex_bot_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  pipeline/id_ex_register/id_ex_bot_out_reg[0]/Q
                         net (fo=2, routed)           0.352    -0.044    pipeline/execute_stage/ex_mem_input_mux/id_ex_bot[0]
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.001 r  pipeline/execute_stage/ex_mem_input_mux/ex_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.001    pipeline/ex_mem_register/data_bot_in[0]
    SLICE_X35Y22         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.818    -0.936    pipeline/ex_mem_register/clock
    SLICE_X35Y22         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[0]/C
                         clock pessimism              0.661    -0.275    
                         clock uncertainty            0.111    -0.165    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.091    -0.074    pipeline/ex_mem_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  core_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       41.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.444ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.100ns  (logic 3.448ns (42.568%)  route 4.652ns (57.432%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.612    48.496    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    50.950 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.160    53.110    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[75]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124    53.234 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.234    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    53.446 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.446    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X32Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    53.540 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.461    55.000    mem_buffer/prog_mem_doutb[3]
    SLICE_X33Y16         LUT6 (Prop_lut6_I2_O)        0.316    55.316 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.301    55.617    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.124    55.741 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.731    56.472    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X36Y13         LUT5 (Prop_lut5_I4_O)        0.124    56.596 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000    56.596    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.231    98.009    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.031    98.040    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                         98.040    
                         arrival time                         -56.596    
  -------------------------------------------------------------------
                         slack                                 41.444    

Slack (MET) :             41.467ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.084ns  (logic 3.453ns (42.712%)  route 4.631ns (57.288%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.131    53.073    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[111]
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.124    53.197 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    53.197    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X33Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    53.414 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.414    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X33Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    53.508 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.588    55.096    mem_buffer/prog_mem_doutb[7]
    SLICE_X33Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.412 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.403    55.815    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.124    55.939 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.509    56.448    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I4_O)        0.124    56.572 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000    56.572    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.231    98.009    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.031    98.040    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.040    
                         arrival time                         -56.572    
  -------------------------------------------------------------------
                         slack                                 41.467    

Slack (MET) :             41.575ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.975ns  (logic 3.453ns (43.299%)  route 4.522ns (56.701%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.063    53.005    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[105]
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.124    53.129 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    53.129    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_6_n_0
    SLICE_X32Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    53.346 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.346    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X32Y32         MUXF8 (Prop_muxf8_I1_O)      0.094    53.440 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.288    54.728    mem_buffer/prog_mem_doutb[1]
    SLICE_X35Y16         LUT6 (Prop_lut6_I2_O)        0.316    55.044 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.575    55.619    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X35Y14         LUT6 (Prop_lut6_I3_O)        0.124    55.743 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.595    56.339    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I4_O)        0.124    56.463 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000    56.463    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X36Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X36Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.231    98.009    
    SLICE_X36Y14         FDRE (Setup_fdre_C_D)        0.029    98.038    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.038    
                         arrival time                         -56.463    
  -------------------------------------------------------------------
                         slack                                 41.575    

Slack (MET) :             41.620ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.931ns  (logic 3.448ns (43.476%)  route 4.483ns (56.524%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.603    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.145    53.086    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[80]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    53.210 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.210    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5_n_0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.212    53.422 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.422    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X32Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    53.516 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.424    54.941    mem_buffer/prog_mem_doutb[0]
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.316    55.257 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.443    55.700    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    55.824 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.470    56.294    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X36Y13         LUT5 (Prop_lut5_I4_O)        0.124    56.418 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000    56.418    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.231    98.009    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.029    98.038    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                         98.038    
                         arrival time                         -56.418    
  -------------------------------------------------------------------
                         slack                                 41.620    

Slack (MET) :             41.634ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.908ns  (logic 3.490ns (44.133%)  route 4.418ns (55.867%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 97.870 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.611    48.495    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    50.949 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.125    53.074    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[37]
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.198 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.198    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X34Y33         MUXF7 (Prop_muxf7_I1_O)      0.247    53.445 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.445    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X34Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    53.543 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.451    54.994    mem_buffer/prog_mem_doutb[5]
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.319    55.313 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.295    55.608    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124    55.732 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.547    56.279    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I4_O)        0.124    56.403 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    56.403    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    97.870    pipeline/mem_wb_register/clock
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368    98.238    
                         clock uncertainty           -0.231    98.008    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)        0.029    98.037    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                         98.037    
                         arrival time                         -56.403    
  -------------------------------------------------------------------
                         slack                                 41.634    

Slack (MET) :             41.700ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.840ns  (logic 3.484ns (44.436%)  route 4.356ns (55.564%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.613    48.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    50.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.170    53.121    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[2]
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124    53.245 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.245    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X30Y30         MUXF7 (Prop_muxf7_I0_O)      0.241    53.486 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.486    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X30Y30         MUXF8 (Prop_muxf8_I0_O)      0.098    53.584 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.396    54.981    mem_buffer/prog_mem_doutb[2]
    SLICE_X33Y16         LUT6 (Prop_lut6_I2_O)        0.319    55.300 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.297    55.597    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124    55.721 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.493    56.213    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I4_O)        0.124    56.337 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000    56.337    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X37Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X37Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.231    98.009    
    SLICE_X37Y13         FDRE (Setup_fdre_C_D)        0.029    98.038    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.038    
                         arrival time                         -56.337    
  -------------------------------------------------------------------
                         slack                                 41.700    

Slack (MET) :             42.089ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.467ns  (logic 3.484ns (46.662%)  route 3.983ns (53.338%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.598    48.482    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    50.936 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.123    53.059    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[22]
    SLICE_X31Y30         LUT6 (Prop_lut6_I1_O)        0.124    53.183 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.183    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X31Y30         MUXF7 (Prop_muxf7_I0_O)      0.238    53.421 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.421    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X31Y30         MUXF8 (Prop_muxf8_I0_O)      0.104    53.525 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.398    54.924    mem_buffer/prog_mem_doutb[6]
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.240 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.158    55.398    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X32Y15         LUT6 (Prop_lut6_I3_O)        0.124    55.522 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.303    55.824    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I4_O)        0.124    55.948 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000    55.948    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.231    98.009    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.029    98.038    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                         98.038    
                         arrival time                         -55.948    
  -------------------------------------------------------------------
                         slack                                 42.089    

Slack (MET) :             42.282ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.318ns  (logic 3.491ns (47.705%)  route 3.827ns (52.295%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 97.870 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.600    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.016    52.955    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[44]
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    53.079 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.079    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    53.324 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.324    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X33Y31         MUXF8 (Prop_muxf8_I0_O)      0.104    53.428 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.056    54.483    mem_buffer/prog_mem_doutb[4]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.316    54.799 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.590    55.390    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    55.514 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.165    55.678    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X34Y14         LUT5 (Prop_lut5_I4_O)        0.124    55.802 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000    55.802    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X34Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    97.870    pipeline/mem_wb_register/clock
    SLICE_X34Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368    98.238    
                         clock uncertainty           -0.231    98.008    
    SLICE_X34Y14         FDRE (Setup_fdre_C_D)        0.077    98.085    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.085    
                         arrival time                         -55.802    
  -------------------------------------------------------------------
                         slack                                 42.282    

Slack (MET) :             42.366ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.217ns  (logic 3.236ns (44.836%)  route 3.981ns (55.164%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 97.867 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.614    48.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454    50.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[21]
                         net (fo=1, routed)           2.553    53.505    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[21]
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.629 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.629    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3_n_0
    SLICE_X12Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    53.870 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.870    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1_n_0
    SLICE_X12Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    53.968 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           1.428    55.396    pipeline/fetch_inst_word_sel_mux/mem_inst_word[21]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.319    55.715 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[21]_INST_0/O
                         net (fo=1, routed)           0.000    55.715    pipeline/if_id_register/instruction_in[21]
    SLICE_X12Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    97.867    pipeline/if_id_register/clock
    SLICE_X12Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[21]/C
                         clock pessimism              0.368    98.235    
                         clock uncertainty           -0.231    98.005    
    SLICE_X12Y22         FDRE (Setup_fdre_C_D)        0.077    98.082    pipeline/if_id_register/instruction_out_reg[21]
  -------------------------------------------------------------------
                         required time                         98.082    
                         arrival time                         -55.715    
  -------------------------------------------------------------------
                         slack                                 42.366    

Slack (MET) :             42.399ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.140ns  (logic 3.236ns (45.323%)  route 3.904ns (54.677%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 97.870 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.614    48.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454    50.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[18]
                         net (fo=1, routed)           2.626    53.578    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[18]
    SLICE_X14Y30         LUT6 (Prop_lut6_I5_O)        0.124    53.702 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.702    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3_n_0
    SLICE_X14Y30         MUXF7 (Prop_muxf7_I0_O)      0.241    53.943 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.943    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1_n_0
    SLICE_X14Y30         MUXF8 (Prop_muxf8_I0_O)      0.098    54.041 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=1, routed)           1.278    55.319    pipeline/fetch_inst_word_sel_mux/mem_inst_word[18]
    SLICE_X15Y19         LUT3 (Prop_lut3_I2_O)        0.319    55.638 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[18]_INST_0/O
                         net (fo=1, routed)           0.000    55.638    pipeline/if_id_register/instruction_in[18]
    SLICE_X15Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    97.870    pipeline/if_id_register/clock
    SLICE_X15Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/C
                         clock pessimism              0.368    98.238    
                         clock uncertainty           -0.231    98.008    
    SLICE_X15Y19         FDRE (Setup_fdre_C_D)        0.029    98.037    pipeline/if_id_register/instruction_out_reg[18]
  -------------------------------------------------------------------
                         required time                         98.037    
                         arrival time                         -55.638    
  -------------------------------------------------------------------
                         slack                                 42.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.369ns (46.229%)  route 0.429ns (53.771%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y34         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.200    -0.185    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X15Y35         MUXF7 (Prop_muxf7_S_O)       0.093    -0.092 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.092    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X15Y35         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.069 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.229     0.160    pipeline/fetch_inst_word_sel_mux/mem_inst_word[7]
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.112     0.272 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.272    pipeline/if_id_register/instruction_in[7]
    SLICE_X15Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.825    -0.929    pipeline/if_id_register/clock
    SLICE_X15Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/C
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.231     0.014    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.091     0.105    pipeline/if_id_register/instruction_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.585ns (71.248%)  route 0.236ns (28.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.236     0.339    pipeline/mem_wb_register/ret_addr_in[11]
    SLICE_X8Y11          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.834    -0.920    pipeline/mem_wb_register/clock
    SLICE_X8Y11          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/C
                         clock pessimism              0.712    -0.208    
                         clock uncertainty            0.231     0.023    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.063     0.086    pipeline/mem_wb_register/ret_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.585ns (70.991%)  route 0.239ns (29.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.604    -0.484    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.101 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.239     0.340    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X8Y12          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X8Y12          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.231     0.021    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.063     0.084    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.332ns (36.202%)  route 0.585ns (63.798%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.163    -0.223    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X13Y34         MUXF8 (Prop_muxf8_S_O)       0.080    -0.143 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=1, routed)           0.422     0.279    pipeline/fetch_inst_word_sel_mux/mem_inst_word[31]
    SLICE_X13Y27         LUT2 (Prop_lut2_I0_O)        0.111     0.390 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[31]_INST_0/O
                         net (fo=1, routed)           0.000     0.390    pipeline/if_id_register/instruction_in[31]
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.231     0.012    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.107     0.119    pipeline/if_id_register/instruction_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.585ns (70.645%)  route 0.243ns (29.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.243     0.346    pipeline/mem_wb_register/ret_addr_in[7]
    SLICE_X10Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.834    -0.920    pipeline/mem_wb_register/clock
    SLICE_X10Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/C
                         clock pessimism              0.712    -0.208    
                         clock uncertainty            0.231     0.023    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.052     0.075    pipeline/mem_wb_register/ret_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.361ns (37.904%)  route 0.591ns (62.096%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y34         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.146    -0.239    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X12Y34         MUXF7 (Prop_muxf7_S_O)       0.090    -0.149 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.149    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2_n_0
    SLICE_X12Y34         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.130 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=1, routed)           0.445     0.315    pipeline/fetch_inst_word_sel_mux/mem_inst_word[27]
    SLICE_X12Y27         LUT2 (Prop_lut2_I1_O)        0.111     0.426 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[27]_INST_0/O
                         net (fo=1, routed)           0.000     0.426    pipeline/if_id_register/instruction_in[27]
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.231     0.012    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.131     0.143    pipeline/if_id_register/instruction_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.276ns (30.047%)  route 0.643ns (69.953%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.562    -0.526    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y13         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.168    -0.217    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.045    -0.172 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.295     0.123    mem_buffer/frame_buf_douta[10]
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.168 r  mem_buffer/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.180     0.347    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[2]
    SLICE_X41Y16         LUT5 (Prop_lut5_I2_O)        0.045     0.392 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.392    pipeline/mem_wb_register/data_top_in[2]
    SLICE_X41Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X41Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.092     0.107    pipeline/mem_wb_register/data_top_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.333ns (36.129%)  route 0.589ns (63.871%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.220    -0.166    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X13Y32         MUXF8 (Prop_muxf8_S_O)       0.080    -0.086 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[24]_INST_0/O
                         net (fo=1, routed)           0.369     0.282    pipeline/fetch_inst_word_sel_mux/mem_inst_word[24]
    SLICE_X13Y27         LUT2 (Prop_lut2_I1_O)        0.112     0.394 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[24]_INST_0/O
                         net (fo=1, routed)           0.000     0.394    pipeline/if_id_register/instruction_in[24]
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[24]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.231     0.012    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.091     0.103    pipeline/if_id_register/instruction_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.585ns (68.383%)  route 0.270ns (31.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.604    -0.484    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.101 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.270     0.372    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X10Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.831    -0.923    pipeline/mem_wb_register/clock
    SLICE_X10Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.231     0.020    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.060     0.080    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.405ns (41.895%)  route 0.562ns (58.105%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X14Y29         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.215    -0.152    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.107 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.107    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_6_n_0
    SLICE_X12Y30         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.043 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.043    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_2_n_0
    SLICE_X12Y30         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.024 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           0.346     0.322    pipeline/fetch_inst_word_sel_mux/mem_inst_word[20]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.113     0.435 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[20]_INST_0/O
                         net (fo=1, routed)           0.000     0.435    pipeline/if_id_register/instruction_in[20]
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.231     0.012    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.120     0.132    pipeline/if_id_register/instruction_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen_1
  To Clock:  ila_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        8.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.370ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 6.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.895    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.340    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.368     6.708    
                         clock uncertainty           -0.074     6.633    
    BUFGCTRL_X0Y5        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159     6.474    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          6.474    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  8.370    

Slack (MET) :             8.755ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.847    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.265     6.908    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  8.755    

Slack (MET) :             8.758ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.850    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.266     6.907    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  8.758    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.656    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.040     7.133    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.613    -1.683    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.043     7.130    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          7.130    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.951    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.237     6.936    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.176    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.267     6.906    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen rise@10.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.190    -2.106    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.047     7.126    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  9.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.744    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075    -0.791    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.758    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.872    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.693    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017    -0.849    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.849    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.200    -0.600    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076    -0.790    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.639    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.712    -1.070    
                         clock uncertainty            0.074    -0.996    
    BUFGCTRL_X0Y5        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.837    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.568    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078    -0.788    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.646    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.872    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen rise@0.000ns - ila_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.643    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.872    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       39.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.468ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 0.716ns (7.443%)  route 8.904ns (92.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 47.914 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          7.054     8.069    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.483    47.914    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.282    
                         clock uncertainty           -0.231    48.051    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.536    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.536    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                 39.468    

Slack (MET) :             39.608ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 0.716ns (7.554%)  route 8.763ns (92.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 47.913 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          6.912     7.927    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.482    47.913    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.281    
                         clock uncertainty           -0.231    48.050    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.535    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.535    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                 39.608    

Slack (MET) :             39.789ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 0.866ns (9.445%)  route 8.303ns (90.555%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 47.910 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.419    -1.139 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=29, routed)          1.278     0.140    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I3_O)        0.299     0.439 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          5.407     5.846    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X10Y20         LUT4 (Prop_lut4_I0_O)        0.148     5.994 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           1.617     7.611    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.479    47.910    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.368    48.278    
                         clock uncertainty           -0.231    48.047    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    47.400    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.400    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 39.789    

Slack (MET) :             39.960ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 0.716ns (7.848%)  route 8.407ns (92.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 47.909 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          6.556     7.571    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.478    47.909    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.277    
                         clock uncertainty           -0.231    48.046    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.531    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.531    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                 39.960    

Slack (MET) :             40.008ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 0.842ns (9.195%)  route 8.315ns (90.805%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 47.914 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.419    -1.139 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=29, routed)          1.278     0.140    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I3_O)        0.299     0.439 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          6.152     6.590    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y47          LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.886     7.600    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.483    47.914    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.368    48.282    
                         clock uncertainty           -0.231    48.051    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    47.608    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.608    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                 40.008    

Slack (MET) :             40.089ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 0.580ns (6.482%)  route 8.368ns (93.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.137     1.036    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X33Y4          LUT6 (Prop_lut6_I4_O)        0.124     1.160 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          6.231     7.391    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.231    48.045    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    47.479    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.479    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                 40.089    

Slack (MET) :             40.108ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 0.716ns (7.982%)  route 8.254ns (92.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 47.904 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          6.403     7.418    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.473    47.904    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.272    
                         clock uncertainty           -0.231    48.041    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.526    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.526    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 40.108    

Slack (MET) :             40.229ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 0.718ns (8.152%)  route 8.090ns (91.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.419    -1.139 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=29, routed)          1.278     0.140    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I3_O)        0.299     0.439 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          6.812     7.250    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.231    48.045    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.479    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.479    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                 40.229    

Slack (MET) :             40.266ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 0.580ns (6.613%)  route 8.191ns (93.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.027     0.926    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X32Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.050 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[3]_INST_0/O
                         net (fo=41, routed)          6.163     7.213    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.231    48.045    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    47.479    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.479    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                 40.266    

Slack (MET) :             40.325ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 0.580ns (6.658%)  route 8.131ns (93.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          1.712     0.611    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.124     0.735 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.419     7.154    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.231    48.045    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.479    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.479    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 40.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.164ns (16.484%)  route 0.831ns (83.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X8Y12          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  pipeline/ex_mem_register/call_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.831     0.470    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     0.362    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.164ns (16.438%)  route 0.834ns (83.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X10Y11         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/ex_mem_register/call_addr_out_reg[3]/Q
                         net (fo=1, routed)           0.834     0.473    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.231     0.063    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.359    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.016%)  route 0.865ns (85.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X9Y12          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           0.865     0.481    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.231     0.063    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     0.359    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.141ns (13.795%)  route 0.881ns (86.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X9Y12          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[1]/Q
                         net (fo=1, routed)           0.881     0.497    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.231     0.063    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.359    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.633%)  route 0.893ns (86.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X9Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/ex_mem_register/call_addr_out_reg[10]/Q
                         net (fo=1, routed)           0.893     0.510    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     0.362    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.141ns (13.334%)  route 0.916ns (86.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X9Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/ex_mem_register/call_addr_out_reg[12]/Q
                         net (fo=1, routed)           0.916     0.533    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.362    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.803%)  route 0.812ns (85.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y15         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[2]/Q
                         net (fo=17, routed)          0.812     0.426    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.878    -0.875    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.163    
                         clock uncertainty            0.231     0.068    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.251    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.251    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.701%)  route 0.656ns (82.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.560    -0.528    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y17         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/fetch_stage/prog_cntr/value_reg[13]/Q
                         net (fo=18, routed)          0.656     0.268    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[3]
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.829    -0.925    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.231     0.018    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.072     0.090    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.164ns (15.386%)  route 0.902ns (84.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X8Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/ex_mem_register/call_addr_out_reg[9]/Q
                         net (fo=1, routed)           0.902     0.542    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.362    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.164ns (15.365%)  route 0.903ns (84.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X8Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/ex_mem_register/call_addr_out_reg[2]/Q
                         net (fo=1, routed)           0.903     0.543    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.231     0.063    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.359    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       39.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.472ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 0.716ns (7.443%)  route 8.904ns (92.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 47.914 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          7.054     8.069    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.483    47.914    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.282    
                         clock uncertainty           -0.226    48.056    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.541    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.541    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                 39.472    

Slack (MET) :             39.613ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 0.716ns (7.554%)  route 8.763ns (92.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 47.913 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          6.912     7.927    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.482    47.913    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.281    
                         clock uncertainty           -0.226    48.055    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.540    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.540    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                 39.613    

Slack (MET) :             39.794ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 0.866ns (9.445%)  route 8.303ns (90.555%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 47.910 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.419    -1.139 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=29, routed)          1.278     0.140    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I3_O)        0.299     0.439 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          5.407     5.846    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X10Y20         LUT4 (Prop_lut4_I0_O)        0.148     5.994 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           1.617     7.611    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.479    47.910    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.368    48.278    
                         clock uncertainty           -0.226    48.052    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    47.405    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.405    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 39.794    

Slack (MET) :             39.965ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 0.716ns (7.848%)  route 8.407ns (92.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 47.909 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          6.556     7.571    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.478    47.909    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.277    
                         clock uncertainty           -0.226    48.051    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.536    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.536    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                 39.965    

Slack (MET) :             40.013ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 0.842ns (9.195%)  route 8.315ns (90.805%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 47.914 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.419    -1.139 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=29, routed)          1.278     0.140    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I3_O)        0.299     0.439 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          6.152     6.590    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y47          LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.886     7.600    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.483    47.914    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.368    48.282    
                         clock uncertainty           -0.226    48.056    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    47.613    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.613    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                 40.013    

Slack (MET) :             40.093ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 0.580ns (6.482%)  route 8.368ns (93.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.137     1.036    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X33Y4          LUT6 (Prop_lut6_I4_O)        0.124     1.160 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          6.231     7.391    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.226    48.050    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    47.484    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.484    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                 40.093    

Slack (MET) :             40.113ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 0.716ns (7.982%)  route 8.254ns (92.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 47.904 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          6.403     7.418    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.473    47.904    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.272    
                         clock uncertainty           -0.226    48.046    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.531    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.531    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 40.113    

Slack (MET) :             40.234ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 0.718ns (8.152%)  route 8.090ns (91.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.419    -1.139 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=29, routed)          1.278     0.140    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I3_O)        0.299     0.439 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          6.812     7.250    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.226    48.050    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.484    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.484    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                 40.234    

Slack (MET) :             40.271ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 0.580ns (6.613%)  route 8.191ns (93.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.027     0.926    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X32Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.050 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[3]_INST_0/O
                         net (fo=41, routed)          6.163     7.213    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.226    48.050    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    47.484    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.484    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                 40.271    

Slack (MET) :             40.330ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 0.580ns (6.658%)  route 8.131ns (93.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          1.712     0.611    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.124     0.735 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.419     7.154    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.226    48.050    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.484    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.484    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 40.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.164ns (16.484%)  route 0.831ns (83.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X8Y12          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  pipeline/ex_mem_register/call_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.831     0.470    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     0.357    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.164ns (16.438%)  route 0.834ns (83.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X10Y11         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/ex_mem_register/call_addr_out_reg[3]/Q
                         net (fo=1, routed)           0.834     0.473    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.226     0.058    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.354    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.016%)  route 0.865ns (85.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X9Y12          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           0.865     0.481    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.226     0.058    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     0.354    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.141ns (13.795%)  route 0.881ns (86.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X9Y12          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[1]/Q
                         net (fo=1, routed)           0.881     0.497    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.226     0.058    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.354    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.633%)  route 0.893ns (86.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X9Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/ex_mem_register/call_addr_out_reg[10]/Q
                         net (fo=1, routed)           0.893     0.510    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     0.357    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.141ns (13.334%)  route 0.916ns (86.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X9Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/ex_mem_register/call_addr_out_reg[12]/Q
                         net (fo=1, routed)           0.916     0.533    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.357    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.803%)  route 0.812ns (85.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y15         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[2]/Q
                         net (fo=17, routed)          0.812     0.426    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.878    -0.875    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.163    
                         clock uncertainty            0.226     0.063    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.246    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.246    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.701%)  route 0.656ns (82.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.560    -0.528    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y17         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/fetch_stage/prog_cntr/value_reg[13]/Q
                         net (fo=18, routed)          0.656     0.268    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[3]
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.829    -0.925    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.226     0.013    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.072     0.085    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.164ns (15.386%)  route 0.902ns (84.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X8Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/ex_mem_register/call_addr_out_reg[9]/Q
                         net (fo=1, routed)           0.902     0.542    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.357    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.164ns (15.365%)  route 0.903ns (84.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X8Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/ex_mem_register/call_addr_out_reg[2]/Q
                         net (fo=1, routed)           0.903     0.543    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.226     0.058    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.354    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       48.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.190ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.456ns (44.965%)  route 0.558ns (55.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.558    -1.739    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.098    46.610    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.451    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.451    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                 48.190    

Slack (MET) :             48.610ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.606    -1.728    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266    46.882    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.882    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                 48.610    

Slack (MET) :             48.611ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.845%)  route 0.607ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.607    -1.727    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265    46.883    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.883    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                 48.611    

Slack (MET) :             48.767ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.636    -1.662    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043    47.105    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.105    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                 48.767    

Slack (MET) :             48.773ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.873%)  route 0.633ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.633    -1.664    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040    47.108    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.108    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                 48.773    

Slack (MET) :             48.776ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.265%)  route 0.623ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.623    -1.674    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.047    47.101    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         47.101    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 48.776    

Slack (MET) :             48.863ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.952    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.237    46.911    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.911    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                 48.863    

Slack (MET) :             49.059ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen rise@50.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.177    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.267    46.881    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.881    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                 49.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.759    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.850    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.850    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.694    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017    -0.827    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.827    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.961%)  route 0.221ns (61.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.580    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.769    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.230    -0.571    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078    -0.766    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.569    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076    -0.768    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.706%)  route 0.214ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.587    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
                         clock uncertainty            0.098    -0.972    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.813    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.813    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.176%)  route 0.226ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.226    -0.588    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.850    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.850    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.922%)  route 0.228ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.228    -0.585    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.850    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.850    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       34.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.899ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        14.988ns  (logic 5.000ns (33.359%)  route 9.988ns (66.641%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.325    12.687    hazard_unit/take_branch_target
    SLICE_X28Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.811 r  hazard_unit/state[2]_i_2/O
                         net (fo=1, routed)           0.490    13.301    hazard_unit/state[2]_i_2_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.124    13.425 r  hazard_unit/state[2]_i_1/O
                         net (fo=1, routed)           0.000    13.425    hazard_unit/state[2]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    47.867    hazard_unit/clock
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.400    
                         clock uncertainty           -0.111    48.290    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.034    48.324    hazard_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         48.324    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                 34.899    

Slack (MET) :             35.084ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        14.807ns  (logic 5.000ns (33.769%)  route 9.807ns (66.231%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 47.870 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.474    12.836    hazard_unit/take_branch_target
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124    12.960 r  hazard_unit/state[0]_i_2/O
                         net (fo=1, routed)           0.159    13.119    hazard_unit/state[0]_i_2_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.243 r  hazard_unit/state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.243    hazard_unit/next_state[0]
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    47.870    hazard_unit/clock
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.403    
                         clock uncertainty           -0.111    48.293    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.034    48.327    hazard_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         48.327    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                 35.084    

Slack (MET) :             35.228ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        14.657ns  (logic 5.000ns (34.113%)  route 9.657ns (65.887%))
  Logic Levels:           20  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 f  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.322    12.684    hazard_unit/take_branch_target
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.808 r  hazard_unit/state[1]_i_2/O
                         net (fo=1, routed)           0.162    12.970    hazard_unit/state[1]_i_2_n_0
    SLICE_X28Y19         LUT6 (Prop_lut6_I4_O)        0.124    13.094 r  hazard_unit/state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.094    hazard_unit/next_state[1]
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    47.867    hazard_unit/clock
    SLICE_X28Y19         FDRE                                         r  hazard_unit/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.400    
                         clock uncertainty           -0.111    48.290    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.032    48.322    hazard_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         48.322    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 35.228    

Slack (MET) :             35.361ns  (required time - arrival time)
  Source:                 pipeline/id_ex_register/alu_top_select_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            hazard_unit/state_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        14.527ns  (logic 4.876ns (33.565%)  route 9.651ns (66.435%))
  Logic Levels:           19  (CARRY4=4 LUT2=4 LUT4=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 47.870 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/id_ex_register/clock
    SLICE_X34Y19         FDRE                                         r  pipeline/id_ex_register/alu_top_select_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.046 r  pipeline/id_ex_register/alu_top_select_out_reg[4]/Q
                         net (fo=9, routed)           1.181     0.135    pipeline/execute_stage/alu_mux/alu_input_sel_top[4]
    SLICE_X38Y21         LUT5 (Prop_lut5_I4_O)        0.124     0.259 r  pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1/O
                         net (fo=8, routed)           1.011     1.270    pipeline/execute_stage/alu_mux/alu_data_input_top[7]_INST_0_i_1_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     1.394 r  pipeline/execute_stage/alu_mux/alu_data_input_top[4]_INST_0/O
                         net (fo=1, routed)           0.505     1.900    pipeline/execute_stage/alu_data_in_top[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.024 f  pipeline/execute_stage/alu_i_4/O
                         net (fo=25, routed)          1.069     3.093    pipeline/execute_stage/alu/multiply_unit/primary_operand[4]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.152     3.245 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.658     3.903    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_17_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.229 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.229    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_13_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.609 r  pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.618    pipeline/execute_stage/alu/multiply_unit/mult_out[6]_INST_0_i_3_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.941 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21/O[1]
                         net (fo=2, routed)           0.672     5.613    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_21_n_6
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.335     5.948 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14/O
                         net (fo=3, routed)           0.677     6.625    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_14_n_0
    SLICE_X32Y27         LUT4 (Prop_lut4_I3_O)        0.353     6.978 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.516     7.494    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_5_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.222 r  pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.222    pipeline/execute_stage/alu/multiply_unit/mult_out[14]_INST_0_i_1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.444 f  pipeline/execute_stage/alu/multiply_unit/flags[1]_INST_0_i_1/O[0]
                         net (fo=3, routed)           0.919     9.363    pipeline/execute_stage/alu/multiply_unit/result[15]
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.299     9.662 f  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.154     9.816    pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.940 r  pipeline/execute_stage/alu/multiply_unit/flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.448    10.388    pipeline/execute_stage/alu/multiply_unit_n_2
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.512 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.300    10.811    pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_2_n_0
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    10.935 r  pipeline/execute_stage/alu/alu_flags[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    11.094    pipeline/execute_stage_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.218 r  pipeline/decode_stage_i_3/O
                         net (fo=1, routed)           0.454    11.672    pipeline/decode_stage/branch_resolver/flags[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124    11.796 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2/O
                         net (fo=1, routed)           0.442    12.238    pipeline/decode_stage/branch_resolver/take_branch_target_INST_0_i_2_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.362 r  pipeline/decode_stage/branch_resolver/take_branch_target_INST_0/O
                         net (fo=4, routed)           0.477    12.840    hazard_unit/take_branch_target
    SLICE_X28Y17         LUT6 (Prop_lut6_I2_O)        0.124    12.964 r  hazard_unit/state[3]_i_1/O
                         net (fo=1, routed)           0.000    12.964    hazard_unit/next_state[3]
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    47.870    hazard_unit/clock
    SLICE_X28Y17         FDRE                                         r  hazard_unit/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.403    
                         clock uncertainty           -0.111    48.293    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.032    48.325    hazard_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         48.325    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                 35.361    

Slack (MET) :             43.900ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[12][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.840ns (14.031%)  route 5.147ns (85.969%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 47.866 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 f  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.578     2.434    pipeline/reg_file/wr_addr[1]
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.297     2.731 r  pipeline/reg_file/reg_file[12][7]_i_3/O
                         net (fo=8, routed)           1.569     4.299    pipeline/reg_file/reg_file[12][7]_i_3_n_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.423 r  pipeline/reg_file/reg_file[12][1]_i_1/O
                         net (fo=1, routed)           0.000     4.423    pipeline/reg_file/reg_file[12][1]_i_1_n_0
    SLICE_X43Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.435    47.866    pipeline/reg_file/clock
    SLICE_X43Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.399    
                         clock uncertainty           -0.111    48.289    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)        0.034    48.323    pipeline/reg_file/reg_file_reg[12][1]
  -------------------------------------------------------------------
                         required time                         48.323    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                 43.900    

Slack (MET) :             43.934ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[15][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 0.840ns (14.114%)  route 5.111ns (85.886%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 47.867 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 r  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.442     2.298    pipeline/reg_file/wr_addr[1]
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.297     2.595 r  pipeline/reg_file/reg_file[15][7]_i_2/O
                         net (fo=8, routed)           1.669     4.264    pipeline/reg_file/reg_file[15][7]_i_2_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I1_O)        0.124     4.388 r  pipeline/reg_file/reg_file[15][4]_i_1/O
                         net (fo=1, routed)           0.000     4.388    pipeline/reg_file/reg_file[15][4]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    47.867    pipeline/reg_file/clock
    SLICE_X41Y30         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][4]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.400    
                         clock uncertainty           -0.111    48.290    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.032    48.322    pipeline/reg_file/reg_file_reg[15][4]
  -------------------------------------------------------------------
                         required time                         48.322    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                 43.934    

Slack (MET) :             43.972ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[4][2]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.704ns (11.909%)  route 5.207ns (88.091%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 47.863 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.456    -1.108 f  pipeline/mem_wb_register/instruction_out_reg[11]/Q
                         net (fo=34, routed)          3.212     2.105    pipeline/reg_file/wr_addr[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     2.229 r  pipeline/reg_file/reg_file[4][7]_i_3/O
                         net (fo=8, routed)           1.995     4.224    pipeline/reg_file/reg_file[4][7]_i_3_n_0
    SLICE_X43Y26         LUT5 (Prop_lut5_I3_O)        0.124     4.348 r  pipeline/reg_file/reg_file[4][2]_i_1/O
                         net (fo=1, routed)           0.000     4.348    pipeline/reg_file/reg_file[4][2]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  pipeline/reg_file/reg_file_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.432    47.863    pipeline/reg_file/clock
    SLICE_X43Y26         FDRE                                         r  pipeline/reg_file/reg_file_reg[4][2]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.396    
                         clock uncertainty           -0.111    48.286    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.034    48.320    pipeline/reg_file/reg_file_reg[4][2]
  -------------------------------------------------------------------
                         required time                         48.320    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                 43.972    

Slack (MET) :             43.987ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[15][1]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 0.840ns (14.114%)  route 5.111ns (85.886%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 47.866 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 r  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.442     2.298    pipeline/reg_file/wr_addr[1]
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.297     2.595 r  pipeline/reg_file/reg_file[15][7]_i_2/O
                         net (fo=8, routed)           1.669     4.264    pipeline/reg_file/reg_file[15][7]_i_2_n_0
    SLICE_X42Y28         LUT5 (Prop_lut5_I0_O)        0.124     4.388 r  pipeline/reg_file/reg_file[15][1]_i_1/O
                         net (fo=1, routed)           0.000     4.388    pipeline/reg_file/reg_file[15][1]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.435    47.866    pipeline/reg_file/clock
    SLICE_X42Y28         FDRE                                         r  pipeline/reg_file/reg_file_reg[15][1]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.399    
                         clock uncertainty           -0.111    48.289    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.086    48.375    pipeline/reg_file/reg_file_reg[15][1]
  -------------------------------------------------------------------
                         required time                         48.375    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                 43.987    

Slack (MET) :             44.036ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[12][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 0.840ns (14.354%)  route 5.012ns (85.646%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 47.868 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 f  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.578     2.434    pipeline/reg_file/wr_addr[1]
    SLICE_X50Y27         LUT6 (Prop_lut6_I0_O)        0.297     2.731 r  pipeline/reg_file/reg_file[12][7]_i_3/O
                         net (fo=8, routed)           1.434     4.165    pipeline/reg_file/reg_file[12][7]_i_3_n_0
    SLICE_X43Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.289 r  pipeline/reg_file/reg_file[12][4]_i_1/O
                         net (fo=1, routed)           0.000     4.289    pipeline/reg_file/reg_file[12][4]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.437    47.868    pipeline/reg_file/clock
    SLICE_X43Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[12][4]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.401    
                         clock uncertainty           -0.111    48.291    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)        0.034    48.325    pipeline/reg_file/reg_file_reg[12][4]
  -------------------------------------------------------------------
                         required time                         48.325    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                 44.036    

Slack (MET) :             44.075ns  (required time - arrival time)
  Source:                 pipeline/mem_wb_register/instruction_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/reg_file/reg_file_reg[9][4]/D
                            (falling edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 fall@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.840ns (14.445%)  route 4.975ns (85.555%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns = ( 47.869 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.552    -1.564    pipeline/mem_wb_register/clock
    SLICE_X39Y20         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.419    -1.145 f  pipeline/mem_wb_register/instruction_out_reg[9]/Q
                         net (fo=34, routed)          3.433     2.288    pipeline/reg_file/wr_addr[1]
    SLICE_X52Y30         LUT6 (Prop_lut6_I2_O)        0.297     2.585 r  pipeline/reg_file/reg_file[9][7]_i_3/O
                         net (fo=8, routed)           1.542     4.128    pipeline/reg_file/reg_file[9][7]_i_3_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.252 r  pipeline/reg_file/reg_file[9][4]_i_1/O
                         net (fo=1, routed)           0.000     4.252    pipeline/reg_file/reg_file[9][4]_i_1_n_0
    SLICE_X44Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 fall edge)
                                                     50.000    50.000 f  
    R2                                                0.000    50.000 f  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 f  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    44.759 f  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 f  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.438    47.869    pipeline/reg_file/clock
    SLICE_X44Y31         FDRE                                         r  pipeline/reg_file/reg_file_reg[9][4]/C  (IS_INVERTED)
                         clock pessimism              0.533    48.402    
                         clock uncertainty           -0.111    48.292    
    SLICE_X44Y31         FDRE (Setup_fdre_C_D)        0.035    48.327    pipeline/reg_file/reg_file_reg[9][4]
  -------------------------------------------------------------------
                         required time                         48.327    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                 44.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.274    pipeline/ex_mem_register/mem_ptr_ctl_in[2]
    SLICE_X30Y15         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/ex_mem_register/clock
    SLICE_X30Y15         FDRE                                         r  pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]/C
                         clock pessimism              0.412    -0.516    
                         clock uncertainty            0.111    -0.406    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.076    -0.330    pipeline/ex_mem_register/mem_ptr_ctl_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.557    -0.531    pipeline/id_ex_register/clock
    SLICE_X31Y17         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  pipeline/id_ex_register/mem_ptr_ctl_signals_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.275    pipeline/id_ex_register/mem_ptr_ctl_signals[2]
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/id_ex_register/clock
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]/C
                         clock pessimism              0.413    -0.515    
                         clock uncertainty            0.111    -0.405    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.072    -0.333    pipeline/id_ex_register/mem_ptr_ctl_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pipeline/mem_wb_register/data_tm1_bot_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.227ns (43.140%)  route 0.299ns (56.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.559    -0.529    pipeline/mem_wb_register/clock
    SLICE_X36Y14         FDRE                                         r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.401 r  pipeline/mem_wb_register/data_tm1_bot_reg[5]/Q
                         net (fo=3, routed)           0.299    -0.102    pipeline/memory_stage/mem_wb_input_mux/mem_wb_tm1_bot[5]
    SLICE_X35Y14         LUT5 (Prop_lut5_I2_O)        0.099    -0.003 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    -0.003    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.661    -0.267    
                         clock uncertainty            0.111    -0.157    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.091    -0.066    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/mem_wen_out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/mem_wen_out_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.556    -0.532    pipeline/id_ex_register/clock
    SLICE_X31Y18         FDRE                                         r  pipeline/id_ex_register/mem_wen_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  pipeline/id_ex_register/mem_wen_out_reg/Q
                         net (fo=1, routed)           0.113    -0.278    pipeline/ex_mem_register/mem_wen_in
    SLICE_X30Y17         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.824    -0.930    pipeline/ex_mem_register/clock
    SLICE_X30Y17         FDRE                                         r  pipeline/ex_mem_register/mem_wen_out_reg/C
                         clock pessimism              0.413    -0.517    
                         clock uncertainty            0.111    -0.407    
    SLICE_X30Y17         FDRE (Hold_fdre_C_D)         0.063    -0.344    pipeline/ex_mem_register/mem_wen_out_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/if_id_register/return_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.251ns (78.568%)  route 0.068ns (21.432%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.560    -0.528    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y17         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/fetch_stage/prog_cntr/value_reg[11]/Q
                         net (fo=18, routed)          0.068    -0.319    pipeline/fetch_stage/prog_cntr/prog_mem_addr_fetch[11]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.209 r  pipeline/fetch_stage/prog_cntr/next_prog_cntr[9]_INST_0/O[2]
                         net (fo=2, routed)           0.000    -0.209    pipeline/if_id_register/return_addr_in[11]
    SLICE_X10Y17         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.828    -0.926    pipeline/if_id_register/clock
    SLICE_X10Y17         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[11]/C
                         clock pessimism              0.411    -0.515    
                         clock uncertainty            0.111    -0.405    
    SLICE_X10Y17         FDRE (Hold_fdre_C_D)         0.130    -0.275    pipeline/if_id_register/return_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/if_id_register/return_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.251ns (78.568%)  route 0.068ns (21.432%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y15         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[3]/Q
                         net (fo=17, routed)          0.068    -0.317    pipeline/fetch_stage/prog_cntr/prog_mem_addr_fetch[3]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  pipeline/fetch_stage/prog_cntr/next_prog_cntr[1]_INST_0/O[2]
                         net (fo=2, routed)           0.000    -0.207    pipeline/if_id_register/return_addr_in[3]
    SLICE_X10Y15         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.830    -0.924    pipeline/if_id_register/clock
    SLICE_X10Y15         FDRE                                         r  pipeline/if_id_register/return_addr_out_reg[3]/C
                         clock pessimism              0.411    -0.513    
                         clock uncertainty            0.111    -0.403    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.130    -0.273    pipeline/if_id_register/return_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/reg_file_wen_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/reg_file_wen_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.553    -0.535    pipeline/id_ex_register/clock
    SLICE_X28Y21         FDRE                                         r  pipeline/id_ex_register/reg_file_wen_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  pipeline/id_ex_register/reg_file_wen_out_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.274    pipeline/ex_mem_register/reg_file_wen_in[1]
    SLICE_X29Y23         FDRE                                         r  pipeline/ex_mem_register/reg_file_wen_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.818    -0.936    pipeline/ex_mem_register/clock
    SLICE_X29Y23         FDRE                                         r  pipeline/ex_mem_register/reg_file_wen_out_reg[1]/C
                         clock pessimism              0.412    -0.524    
                         clock uncertainty            0.111    -0.414    
    SLICE_X29Y23         FDRE (Hold_fdre_C_D)         0.070    -0.344    pipeline/ex_mem_register/reg_file_wen_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/instruction_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.833%)  route 0.121ns (46.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.559    -0.529    pipeline/id_ex_register/clock
    SLICE_X31Y15         FDRE                                         r  pipeline/id_ex_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  pipeline/id_ex_register/instruction_out_reg[19]/Q
                         net (fo=4, routed)           0.121    -0.267    pipeline/ex_mem_register/instruction_in[19]
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
                         clock pessimism              0.413    -0.515    
                         clock uncertainty            0.111    -0.405    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.066    -0.339    pipeline/ex_mem_register/instruction_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/mem_wb_register/instruction_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.240%)  route 0.145ns (50.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.558    -0.530    pipeline/ex_mem_register/clock
    SLICE_X37Y16         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  pipeline/ex_mem_register/instruction_out_reg[3]/Q
                         net (fo=8, routed)           0.145    -0.244    pipeline/mem_wb_register/instruction_in[3]
    SLICE_X40Y16         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X40Y16         FDRE                                         r  pipeline/mem_wb_register/instruction_out_reg[3]/C
                         clock pessimism              0.432    -0.496    
                         clock uncertainty            0.111    -0.386    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.070    -0.316    pipeline/mem_wb_register/instruction_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pipeline/id_ex_register/id_ex_bot_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pipeline/ex_mem_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.563%)  route 0.352ns (65.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.661ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.551    -0.537    pipeline/id_ex_register/clock
    SLICE_X36Y23         FDRE                                         r  pipeline/id_ex_register/id_ex_bot_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  pipeline/id_ex_register/id_ex_bot_out_reg[0]/Q
                         net (fo=2, routed)           0.352    -0.044    pipeline/execute_stage/ex_mem_input_mux/id_ex_bot[0]
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.001 r  pipeline/execute_stage/ex_mem_input_mux/ex_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.001    pipeline/ex_mem_register/data_bot_in[0]
    SLICE_X35Y22         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.818    -0.936    pipeline/ex_mem_register/clock
    SLICE_X35Y22         FDRE                                         r  pipeline/ex_mem_register/data_bot_out_reg[0]/C
                         clock pessimism              0.661    -0.275    
                         clock uncertainty            0.111    -0.165    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.091    -0.074    pipeline/ex_mem_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       41.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.448ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.100ns  (logic 3.448ns (42.568%)  route 4.652ns (57.432%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.612    48.496    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    50.950 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.160    53.110    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[75]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124    53.234 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.234    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    53.446 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.446    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X32Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    53.540 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.461    55.000    mem_buffer/prog_mem_doutb[3]
    SLICE_X33Y16         LUT6 (Prop_lut6_I2_O)        0.316    55.316 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.301    55.617    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.124    55.741 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.731    56.472    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X36Y13         LUT5 (Prop_lut5_I4_O)        0.124    56.596 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000    56.596    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.226    98.013    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.031    98.044    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                         98.044    
                         arrival time                         -56.596    
  -------------------------------------------------------------------
                         slack                                 41.448    

Slack (MET) :             41.472ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        8.084ns  (logic 3.453ns (42.712%)  route 4.631ns (57.288%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.131    53.073    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[111]
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.124    53.197 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    53.197    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X33Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    53.414 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.414    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X33Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    53.508 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.588    55.096    mem_buffer/prog_mem_doutb[7]
    SLICE_X33Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.412 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.403    55.815    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.124    55.939 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.509    56.448    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I4_O)        0.124    56.572 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000    56.572    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.226    98.013    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.031    98.044    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.044    
                         arrival time                         -56.572    
  -------------------------------------------------------------------
                         slack                                 41.472    

Slack (MET) :             41.580ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.975ns  (logic 3.453ns (43.299%)  route 4.522ns (56.701%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.063    53.005    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[105]
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.124    53.129 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    53.129    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_6_n_0
    SLICE_X32Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    53.346 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.346    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X32Y32         MUXF8 (Prop_muxf8_I1_O)      0.094    53.440 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.288    54.728    mem_buffer/prog_mem_doutb[1]
    SLICE_X35Y16         LUT6 (Prop_lut6_I2_O)        0.316    55.044 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.575    55.619    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X35Y14         LUT6 (Prop_lut6_I3_O)        0.124    55.743 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.595    56.339    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I4_O)        0.124    56.463 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000    56.463    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X36Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X36Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.226    98.013    
    SLICE_X36Y14         FDRE (Setup_fdre_C_D)        0.029    98.042    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.042    
                         arrival time                         -56.463    
  -------------------------------------------------------------------
                         slack                                 41.580    

Slack (MET) :             41.624ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.931ns  (logic 3.448ns (43.476%)  route 4.483ns (56.524%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.603    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.145    53.086    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[80]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    53.210 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.210    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5_n_0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.212    53.422 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.422    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X32Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    53.516 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.424    54.941    mem_buffer/prog_mem_doutb[0]
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.316    55.257 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.443    55.700    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    55.824 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.470    56.294    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X36Y13         LUT5 (Prop_lut5_I4_O)        0.124    56.418 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000    56.418    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.226    98.013    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.029    98.042    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                         98.042    
                         arrival time                         -56.418    
  -------------------------------------------------------------------
                         slack                                 41.624    

Slack (MET) :             41.638ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.908ns  (logic 3.490ns (44.133%)  route 4.418ns (55.867%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 97.870 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.611    48.495    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    50.949 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.125    53.074    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[37]
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.198 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.198    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X34Y33         MUXF7 (Prop_muxf7_I1_O)      0.247    53.445 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.445    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X34Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    53.543 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.451    54.994    mem_buffer/prog_mem_doutb[5]
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.319    55.313 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.295    55.608    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124    55.732 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.547    56.279    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I4_O)        0.124    56.403 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    56.403    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    97.870    pipeline/mem_wb_register/clock
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368    98.238    
                         clock uncertainty           -0.226    98.012    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)        0.029    98.041    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                         98.041    
                         arrival time                         -56.403    
  -------------------------------------------------------------------
                         slack                                 41.638    

Slack (MET) :             41.705ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.840ns  (logic 3.484ns (44.436%)  route 4.356ns (55.564%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.613    48.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    50.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.170    53.121    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[2]
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124    53.245 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.245    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X30Y30         MUXF7 (Prop_muxf7_I0_O)      0.241    53.486 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.486    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X30Y30         MUXF8 (Prop_muxf8_I0_O)      0.098    53.584 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.396    54.981    mem_buffer/prog_mem_doutb[2]
    SLICE_X33Y16         LUT6 (Prop_lut6_I2_O)        0.319    55.300 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.297    55.597    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124    55.721 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.493    56.213    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I4_O)        0.124    56.337 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000    56.337    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X37Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X37Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.226    98.013    
    SLICE_X37Y13         FDRE (Setup_fdre_C_D)        0.029    98.042    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.042    
                         arrival time                         -56.337    
  -------------------------------------------------------------------
                         slack                                 41.705    

Slack (MET) :             42.094ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.467ns  (logic 3.484ns (46.662%)  route 3.983ns (53.338%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.598    48.482    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    50.936 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.123    53.059    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[22]
    SLICE_X31Y30         LUT6 (Prop_lut6_I1_O)        0.124    53.183 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.183    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X31Y30         MUXF7 (Prop_muxf7_I0_O)      0.238    53.421 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.421    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X31Y30         MUXF8 (Prop_muxf8_I0_O)      0.104    53.525 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.398    54.924    mem_buffer/prog_mem_doutb[6]
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.240 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.158    55.398    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X32Y15         LUT6 (Prop_lut6_I3_O)        0.124    55.522 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.303    55.824    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I4_O)        0.124    55.948 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000    55.948    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.226    98.013    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.029    98.042    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                         98.042    
                         arrival time                         -55.948    
  -------------------------------------------------------------------
                         slack                                 42.094    

Slack (MET) :             42.287ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.318ns  (logic 3.491ns (47.705%)  route 3.827ns (52.295%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 97.870 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.600    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.016    52.955    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[44]
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    53.079 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.079    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    53.324 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.324    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X33Y31         MUXF8 (Prop_muxf8_I0_O)      0.104    53.428 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.056    54.483    mem_buffer/prog_mem_doutb[4]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.316    54.799 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.590    55.390    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    55.514 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.165    55.678    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X34Y14         LUT5 (Prop_lut5_I4_O)        0.124    55.802 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000    55.802    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X34Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    97.870    pipeline/mem_wb_register/clock
    SLICE_X34Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368    98.238    
                         clock uncertainty           -0.226    98.012    
    SLICE_X34Y14         FDRE (Setup_fdre_C_D)        0.077    98.089    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.089    
                         arrival time                         -55.802    
  -------------------------------------------------------------------
                         slack                                 42.287    

Slack (MET) :             42.371ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.217ns  (logic 3.236ns (44.836%)  route 3.981ns (55.164%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 97.867 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.614    48.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454    50.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[21]
                         net (fo=1, routed)           2.553    53.505    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[21]
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.629 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.629    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3_n_0
    SLICE_X12Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    53.870 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.870    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1_n_0
    SLICE_X12Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    53.968 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           1.428    55.396    pipeline/fetch_inst_word_sel_mux/mem_inst_word[21]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.319    55.715 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[21]_INST_0/O
                         net (fo=1, routed)           0.000    55.715    pipeline/if_id_register/instruction_in[21]
    SLICE_X12Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    97.867    pipeline/if_id_register/clock
    SLICE_X12Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[21]/C
                         clock pessimism              0.368    98.235    
                         clock uncertainty           -0.226    98.009    
    SLICE_X12Y22         FDRE (Setup_fdre_C_D)        0.077    98.086    pipeline/if_id_register/instruction_out_reg[21]
  -------------------------------------------------------------------
                         required time                         98.086    
                         arrival time                         -55.715    
  -------------------------------------------------------------------
                         slack                                 42.371    

Slack (MET) :             42.403ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen rise@50.000ns)
  Data Path Delay:        7.140ns  (logic 3.236ns (45.323%)  route 3.904ns (54.677%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 97.870 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.614    48.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454    50.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[18]
                         net (fo=1, routed)           2.626    53.578    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[18]
    SLICE_X14Y30         LUT6 (Prop_lut6_I5_O)        0.124    53.702 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.702    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3_n_0
    SLICE_X14Y30         MUXF7 (Prop_muxf7_I0_O)      0.241    53.943 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.943    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1_n_0
    SLICE_X14Y30         MUXF8 (Prop_muxf8_I0_O)      0.098    54.041 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=1, routed)           1.278    55.319    pipeline/fetch_inst_word_sel_mux/mem_inst_word[18]
    SLICE_X15Y19         LUT3 (Prop_lut3_I2_O)        0.319    55.638 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[18]_INST_0/O
                         net (fo=1, routed)           0.000    55.638    pipeline/if_id_register/instruction_in[18]
    SLICE_X15Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    97.870    pipeline/if_id_register/clock
    SLICE_X15Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/C
                         clock pessimism              0.368    98.238    
                         clock uncertainty           -0.226    98.012    
    SLICE_X15Y19         FDRE (Setup_fdre_C_D)        0.029    98.041    pipeline/if_id_register/instruction_out_reg[18]
  -------------------------------------------------------------------
                         required time                         98.041    
                         arrival time                         -55.638    
  -------------------------------------------------------------------
                         slack                                 42.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.369ns (46.229%)  route 0.429ns (53.771%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y34         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.200    -0.185    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X15Y35         MUXF7 (Prop_muxf7_S_O)       0.093    -0.092 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.092    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X15Y35         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.069 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.229     0.160    pipeline/fetch_inst_word_sel_mux/mem_inst_word[7]
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.112     0.272 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.272    pipeline/if_id_register/instruction_in[7]
    SLICE_X15Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.825    -0.929    pipeline/if_id_register/clock
    SLICE_X15Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/C
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.226     0.009    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.091     0.100    pipeline/if_id_register/instruction_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.585ns (71.248%)  route 0.236ns (28.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.236     0.339    pipeline/mem_wb_register/ret_addr_in[11]
    SLICE_X8Y11          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.834    -0.920    pipeline/mem_wb_register/clock
    SLICE_X8Y11          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/C
                         clock pessimism              0.712    -0.208    
                         clock uncertainty            0.226     0.018    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.063     0.081    pipeline/mem_wb_register/ret_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.585ns (70.991%)  route 0.239ns (29.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.604    -0.484    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.101 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.239     0.340    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X8Y12          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X8Y12          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.226     0.016    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.063     0.079    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.332ns (36.202%)  route 0.585ns (63.798%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.163    -0.223    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X13Y34         MUXF8 (Prop_muxf8_S_O)       0.080    -0.143 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=1, routed)           0.422     0.279    pipeline/fetch_inst_word_sel_mux/mem_inst_word[31]
    SLICE_X13Y27         LUT2 (Prop_lut2_I0_O)        0.111     0.390 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[31]_INST_0/O
                         net (fo=1, routed)           0.000     0.390    pipeline/if_id_register/instruction_in[31]
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.226     0.007    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.107     0.114    pipeline/if_id_register/instruction_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.585ns (70.645%)  route 0.243ns (29.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.243     0.346    pipeline/mem_wb_register/ret_addr_in[7]
    SLICE_X10Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.834    -0.920    pipeline/mem_wb_register/clock
    SLICE_X10Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/C
                         clock pessimism              0.712    -0.208    
                         clock uncertainty            0.226     0.018    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.052     0.070    pipeline/mem_wb_register/ret_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.361ns (37.904%)  route 0.591ns (62.096%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y34         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.146    -0.239    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X12Y34         MUXF7 (Prop_muxf7_S_O)       0.090    -0.149 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.149    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2_n_0
    SLICE_X12Y34         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.130 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=1, routed)           0.445     0.315    pipeline/fetch_inst_word_sel_mux/mem_inst_word[27]
    SLICE_X12Y27         LUT2 (Prop_lut2_I1_O)        0.111     0.426 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[27]_INST_0/O
                         net (fo=1, routed)           0.000     0.426    pipeline/if_id_register/instruction_in[27]
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.226     0.007    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.131     0.138    pipeline/if_id_register/instruction_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.276ns (30.047%)  route 0.643ns (69.953%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.562    -0.526    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y13         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.168    -0.217    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.045    -0.172 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.295     0.123    mem_buffer/frame_buf_douta[10]
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.168 r  mem_buffer/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.180     0.347    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[2]
    SLICE_X41Y16         LUT5 (Prop_lut5_I2_O)        0.045     0.392 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.392    pipeline/mem_wb_register/data_top_in[2]
    SLICE_X41Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X41Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.092     0.102    pipeline/mem_wb_register/data_top_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.333ns (36.129%)  route 0.589ns (63.871%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.220    -0.166    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X13Y32         MUXF8 (Prop_muxf8_S_O)       0.080    -0.086 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[24]_INST_0/O
                         net (fo=1, routed)           0.369     0.282    pipeline/fetch_inst_word_sel_mux/mem_inst_word[24]
    SLICE_X13Y27         LUT2 (Prop_lut2_I1_O)        0.112     0.394 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[24]_INST_0/O
                         net (fo=1, routed)           0.000     0.394    pipeline/if_id_register/instruction_in[24]
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[24]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.226     0.007    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.091     0.098    pipeline/if_id_register/instruction_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.585ns (68.383%)  route 0.270ns (31.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.604    -0.484    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.101 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.270     0.372    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X10Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.831    -0.923    pipeline/mem_wb_register/clock
    SLICE_X10Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.226     0.015    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.060     0.075    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.405ns (41.895%)  route 0.562ns (58.105%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X14Y29         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.215    -0.152    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.107 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.107    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_6_n_0
    SLICE_X12Y30         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.043 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.043    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_2_n_0
    SLICE_X12Y30         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.024 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           0.346     0.322    pipeline/fetch_inst_word_sel_mux/mem_inst_word[20]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.113     0.435 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[20]_INST_0/O
                         net (fo=1, routed)           0.000     0.435    pipeline/if_id_register/instruction_in[20]
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.226     0.007    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.120     0.127    pipeline/if_id_register/instruction_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen_1
  To Clock:  core_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       41.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.448ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.100ns  (logic 3.448ns (42.568%)  route 4.652ns (57.432%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.612    48.496    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    50.950 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.160    53.110    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[75]
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124    53.234 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.234    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X32Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    53.446 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.446    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X32Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    53.540 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.461    55.000    mem_buffer/prog_mem_doutb[3]
    SLICE_X33Y16         LUT6 (Prop_lut6_I2_O)        0.316    55.316 r  mem_buffer/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.301    55.617    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[3]
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.124    55.741 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.731    56.472    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0_i_2_n_0
    SLICE_X36Y13         LUT5 (Prop_lut5_I4_O)        0.124    56.596 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[3]_INST_0/O
                         net (fo=1, routed)           0.000    56.596    pipeline/mem_wb_register/data_bot_in[3]
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[3]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.226    98.013    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.031    98.044    pipeline/mem_wb_register/data_bot_out_reg[3]
  -------------------------------------------------------------------
                         required time                         98.044    
                         arrival time                         -56.596    
  -------------------------------------------------------------------
                         slack                                 41.448    

Slack (MET) :             41.472ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        8.084ns  (logic 3.453ns (42.712%)  route 4.631ns (57.288%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.131    53.073    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[111]
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.124    53.197 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    53.197    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X33Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    53.414 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.414    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X33Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    53.508 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.588    55.096    mem_buffer/prog_mem_doutb[7]
    SLICE_X33Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.412 r  mem_buffer/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.403    55.815    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[7]
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.124    55.939 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.509    56.448    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0_i_3_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I4_O)        0.124    56.572 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[7]_INST_0/O
                         net (fo=1, routed)           0.000    56.572    pipeline/mem_wb_register/data_bot_in[7]
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[7]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.226    98.013    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.031    98.044    pipeline/mem_wb_register/data_bot_out_reg[7]
  -------------------------------------------------------------------
                         required time                         98.044    
                         arrival time                         -56.572    
  -------------------------------------------------------------------
                         slack                                 41.472    

Slack (MET) :             41.580ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.975ns  (logic 3.453ns (43.299%)  route 4.522ns (56.701%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.512ns = ( 48.488 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.604    48.488    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    50.942 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.063    53.005    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[105]
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.124    53.129 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    53.129    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_6_n_0
    SLICE_X32Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    53.346 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.346    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X32Y32         MUXF8 (Prop_muxf8_I1_O)      0.094    53.440 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.288    54.728    mem_buffer/prog_mem_doutb[1]
    SLICE_X35Y16         LUT6 (Prop_lut6_I2_O)        0.316    55.044 r  mem_buffer/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.575    55.619    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[1]
    SLICE_X35Y14         LUT6 (Prop_lut6_I3_O)        0.124    55.743 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.595    56.339    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0_i_2_n_0
    SLICE_X36Y14         LUT5 (Prop_lut5_I4_O)        0.124    56.463 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[1]_INST_0/O
                         net (fo=1, routed)           0.000    56.463    pipeline/mem_wb_register/data_bot_in[1]
    SLICE_X36Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X36Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[1]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.226    98.013    
    SLICE_X36Y14         FDRE (Setup_fdre_C_D)        0.029    98.042    pipeline/mem_wb_register/data_bot_out_reg[1]
  -------------------------------------------------------------------
                         required time                         98.042    
                         arrival time                         -56.463    
  -------------------------------------------------------------------
                         slack                                 41.580    

Slack (MET) :             41.624ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.931ns  (logic 3.448ns (43.476%)  route 4.483ns (56.524%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.513ns = ( 48.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.603    48.487    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    50.941 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.145    53.086    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[80]
    SLICE_X32Y30         LUT6 (Prop_lut6_I1_O)        0.124    53.210 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    53.210    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5_n_0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.212    53.422 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    53.422    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X32Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    53.516 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.424    54.941    mem_buffer/prog_mem_doutb[0]
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.316    55.257 r  mem_buffer/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.443    55.700    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124    55.824 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.470    56.294    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0_i_2_n_0
    SLICE_X36Y13         LUT5 (Prop_lut5_I4_O)        0.124    56.418 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[0]_INST_0/O
                         net (fo=1, routed)           0.000    56.418    pipeline/mem_wb_register/data_bot_in[0]
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X36Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[0]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.226    98.013    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.029    98.042    pipeline/mem_wb_register/data_bot_out_reg[0]
  -------------------------------------------------------------------
                         required time                         98.042    
                         arrival time                         -56.418    
  -------------------------------------------------------------------
                         slack                                 41.624    

Slack (MET) :             41.638ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.908ns  (logic 3.490ns (44.133%)  route 4.418ns (55.867%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 97.870 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.505ns = ( 48.495 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.611    48.495    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    50.949 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.125    53.074    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[37]
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.198 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.198    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X34Y33         MUXF7 (Prop_muxf7_I1_O)      0.247    53.445 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.445    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X34Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    53.543 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.451    54.994    mem_buffer/prog_mem_doutb[5]
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.319    55.313 r  mem_buffer/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.295    55.608    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[5]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124    55.732 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.547    56.279    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0_i_2_n_0
    SLICE_X35Y14         LUT5 (Prop_lut5_I4_O)        0.124    56.403 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[5]_INST_0/O
                         net (fo=1, routed)           0.000    56.403    pipeline/mem_wb_register/data_bot_in[5]
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    97.870    pipeline/mem_wb_register/clock
    SLICE_X35Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[5]/C
                         clock pessimism              0.368    98.238    
                         clock uncertainty           -0.226    98.012    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)        0.029    98.041    pipeline/mem_wb_register/data_bot_out_reg[5]
  -------------------------------------------------------------------
                         required time                         98.041    
                         arrival time                         -56.403    
  -------------------------------------------------------------------
                         slack                                 41.638    

Slack (MET) :             41.705ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.840ns  (logic 3.484ns (44.436%)  route 4.356ns (55.564%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.503ns = ( 48.497 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.613    48.497    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    50.951 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.170    53.121    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[2]
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124    53.245 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.245    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X30Y30         MUXF7 (Prop_muxf7_I0_O)      0.241    53.486 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.486    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X30Y30         MUXF8 (Prop_muxf8_I0_O)      0.098    53.584 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.396    54.981    mem_buffer/prog_mem_doutb[2]
    SLICE_X33Y16         LUT6 (Prop_lut6_I2_O)        0.319    55.300 r  mem_buffer/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.297    55.597    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[2]
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124    55.721 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.493    56.213    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0_i_2_n_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I4_O)        0.124    56.337 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[2]_INST_0/O
                         net (fo=1, routed)           0.000    56.337    pipeline/mem_wb_register/data_bot_in[2]
    SLICE_X37Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X37Y13         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[2]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.226    98.013    
    SLICE_X37Y13         FDRE (Setup_fdre_C_D)        0.029    98.042    pipeline/mem_wb_register/data_bot_out_reg[2]
  -------------------------------------------------------------------
                         required time                         98.042    
                         arrival time                         -56.337    
  -------------------------------------------------------------------
                         slack                                 41.705    

Slack (MET) :             42.094ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.467ns  (logic 3.484ns (46.662%)  route 3.983ns (53.338%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 97.871 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.518ns = ( 48.482 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.598    48.482    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    50.936 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.123    53.059    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[22]
    SLICE_X31Y30         LUT6 (Prop_lut6_I1_O)        0.124    53.183 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.183    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X31Y30         MUXF7 (Prop_muxf7_I0_O)      0.238    53.421 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.421    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X31Y30         MUXF8 (Prop_muxf8_I0_O)      0.104    53.525 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.398    54.924    mem_buffer/prog_mem_doutb[6]
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.316    55.240 r  mem_buffer/data_out[6]_INST_0/O
                         net (fo=1, routed)           0.158    55.398    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[6]
    SLICE_X32Y15         LUT6 (Prop_lut6_I3_O)        0.124    55.522 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.303    55.824    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0_i_2_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I4_O)        0.124    55.948 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[6]_INST_0/O
                         net (fo=1, routed)           0.000    55.948    pipeline/mem_wb_register/data_bot_in[6]
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.440    97.871    pipeline/mem_wb_register/clock
    SLICE_X32Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[6]/C
                         clock pessimism              0.368    98.239    
                         clock uncertainty           -0.226    98.013    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.029    98.042    pipeline/mem_wb_register/data_bot_out_reg[6]
  -------------------------------------------------------------------
                         required time                         98.042    
                         arrival time                         -55.948    
  -------------------------------------------------------------------
                         slack                                 42.094    

Slack (MET) :             42.287ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_bot_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.318ns  (logic 3.491ns (47.705%)  route 3.827ns (52.295%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 97.870 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.515ns = ( 48.485 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.600    48.485    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    50.939 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.016    52.955    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[44]
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    53.079 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    53.079    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X33Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    53.324 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.324    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X33Y31         MUXF8 (Prop_muxf8_I0_O)      0.104    53.428 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.056    54.483    mem_buffer/prog_mem_doutb[4]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.316    54.799 r  mem_buffer/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.590    55.390    pipeline/memory_stage/mem_wb_input_mux/ld_res_bot[4]
    SLICE_X34Y14         LUT6 (Prop_lut6_I3_O)        0.124    55.514 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.165    55.678    pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0_i_2_n_0
    SLICE_X34Y14         LUT5 (Prop_lut5_I4_O)        0.124    55.802 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_bot[4]_INST_0/O
                         net (fo=1, routed)           0.000    55.802    pipeline/mem_wb_register/data_bot_in[4]
    SLICE_X34Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    97.870    pipeline/mem_wb_register/clock
    SLICE_X34Y14         FDRE                                         r  pipeline/mem_wb_register/data_bot_out_reg[4]/C
                         clock pessimism              0.368    98.238    
                         clock uncertainty           -0.226    98.012    
    SLICE_X34Y14         FDRE (Setup_fdre_C_D)        0.077    98.089    pipeline/mem_wb_register/data_bot_out_reg[4]
  -------------------------------------------------------------------
                         required time                         98.089    
                         arrival time                         -55.802    
  -------------------------------------------------------------------
                         slack                                 42.287    

Slack (MET) :             42.371ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.217ns  (logic 3.236ns (44.836%)  route 3.981ns (55.164%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 97.867 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.614    48.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454    50.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[21]
                         net (fo=1, routed)           2.553    53.505    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[21]
    SLICE_X12Y33         LUT6 (Prop_lut6_I5_O)        0.124    53.629 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.629    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_3_n_0
    SLICE_X12Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    53.870 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.870    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0_i_1_n_0
    SLICE_X12Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    53.968 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           1.428    55.396    pipeline/fetch_inst_word_sel_mux/mem_inst_word[21]
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.319    55.715 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[21]_INST_0/O
                         net (fo=1, routed)           0.000    55.715    pipeline/if_id_register/instruction_in[21]
    SLICE_X12Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.436    97.867    pipeline/if_id_register/clock
    SLICE_X12Y22         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[21]/C
                         clock pessimism              0.368    98.235    
                         clock uncertainty           -0.226    98.009    
    SLICE_X12Y22         FDRE (Setup_fdre_C_D)        0.077    98.086    pipeline/if_id_register/instruction_out_reg[21]
  -------------------------------------------------------------------
                         required time                         98.086    
                         arrival time                         -55.715    
  -------------------------------------------------------------------
                         slack                                 42.371    

Slack (MET) :             42.403ns  (required time - arrival time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (core_clk_clk_gen_1 rise@100.000ns - mem_clk_clk_gen_1 rise@50.000ns)
  Data Path Delay:        7.140ns  (logic 3.236ns (45.323%)  route 3.904ns (54.677%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 97.870 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.502ns = ( 48.498 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854    50.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.127 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    46.788    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    46.884 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.614    48.498    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454    50.952 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[18]
                         net (fo=1, routed)           2.626    53.578    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_1_2[18]
    SLICE_X14Y30         LUT6 (Prop_lut6_I5_O)        0.124    53.702 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    53.702    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_3_n_0
    SLICE_X14Y30         MUXF7 (Prop_muxf7_I0_O)      0.241    53.943 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    53.943    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0_i_1_n_0
    SLICE_X14Y30         MUXF8 (Prop_muxf8_I0_O)      0.098    54.041 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[18]_INST_0/O
                         net (fo=1, routed)           1.278    55.319    pipeline/fetch_inst_word_sel_mux/mem_inst_word[18]
    SLICE_X15Y19         LUT3 (Prop_lut3_I2_O)        0.319    55.638 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[18]_INST_0/O
                         net (fo=1, routed)           0.000    55.638    pipeline/if_id_register/instruction_in[18]
    SLICE_X15Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                    100.000   100.000 r  
    R2                                                0.000   100.000 r  clk100M (IN)
                         net (fo=0)                   0.000   100.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   100.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    94.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    96.340    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.431 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.439    97.870    pipeline/if_id_register/clock
    SLICE_X15Y19         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[18]/C
                         clock pessimism              0.368    98.238    
                         clock uncertainty           -0.226    98.012    
    SLICE_X15Y19         FDRE (Setup_fdre_C_D)        0.029    98.041    pipeline/if_id_register/instruction_out_reg[18]
  -------------------------------------------------------------------
                         required time                         98.041    
                         arrival time                         -55.638    
  -------------------------------------------------------------------
                         slack                                 42.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.369ns (46.229%)  route 0.429ns (53.771%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y34         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.200    -0.185    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X15Y35         MUXF7 (Prop_muxf7_S_O)       0.093    -0.092 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.092    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X15Y35         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.069 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.229     0.160    pipeline/fetch_inst_word_sel_mux/mem_inst_word[7]
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.112     0.272 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.272    pipeline/if_id_register/instruction_in[7]
    SLICE_X15Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.825    -0.929    pipeline/if_id_register/clock
    SLICE_X15Y29         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[7]/C
                         clock pessimism              0.712    -0.217    
                         clock uncertainty            0.226     0.009    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.091     0.100    pipeline/if_id_register/instruction_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.585ns (71.248%)  route 0.236ns (28.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.236     0.339    pipeline/mem_wb_register/ret_addr_in[11]
    SLICE_X8Y11          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.834    -0.920    pipeline/mem_wb_register/clock
    SLICE_X8Y11          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[11]/C
                         clock pessimism              0.712    -0.208    
                         clock uncertainty            0.226     0.018    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.063     0.081    pipeline/mem_wb_register/ret_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.585ns (70.991%)  route 0.239ns (29.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.604    -0.484    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.101 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.239     0.340    pipeline/mem_wb_register/ret_addr_in[3]
    SLICE_X8Y12          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.832    -0.922    pipeline/mem_wb_register/clock
    SLICE_X8Y12          FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[3]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.226     0.016    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.063     0.079    pipeline/mem_wb_register/ret_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.332ns (36.202%)  route 0.585ns (63.798%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.163    -0.223    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X13Y34         MUXF8 (Prop_muxf8_S_O)       0.080    -0.143 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=1, routed)           0.422     0.279    pipeline/fetch_inst_word_sel_mux/mem_inst_word[31]
    SLICE_X13Y27         LUT2 (Prop_lut2_I0_O)        0.111     0.390 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[31]_INST_0/O
                         net (fo=1, routed)           0.000     0.390    pipeline/if_id_register/instruction_in[31]
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[31]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.226     0.007    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.107     0.114    pipeline/if_id_register/instruction_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.585ns (70.645%)  route 0.243ns (29.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.606    -0.482    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.103 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.243     0.346    pipeline/mem_wb_register/ret_addr_in[7]
    SLICE_X10Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.834    -0.920    pipeline/mem_wb_register/clock
    SLICE_X10Y11         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[7]/C
                         clock pessimism              0.712    -0.208    
                         clock uncertainty            0.226     0.018    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.052     0.070    pipeline/mem_wb_register/ret_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.361ns (37.904%)  route 0.591ns (62.096%))
  Logic Levels:           3  (LUT2=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.562    -0.526    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y34         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=64, routed)          0.146    -0.239    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X12Y34         MUXF7 (Prop_muxf7_S_O)       0.090    -0.149 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.149    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0_i_2_n_0
    SLICE_X12Y34         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.130 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[27]_INST_0/O
                         net (fo=1, routed)           0.445     0.315    pipeline/fetch_inst_word_sel_mux/mem_inst_word[27]
    SLICE_X12Y27         LUT2 (Prop_lut2_I1_O)        0.111     0.426 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[27]_INST_0/O
                         net (fo=1, routed)           0.000     0.426    pipeline/if_id_register/instruction_in[27]
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[27]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.226     0.007    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.131     0.138    pipeline/if_id_register/instruction_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/data_top_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.276ns (30.047%)  route 0.643ns (69.953%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.562    -0.526    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y13         FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=12, routed)          0.168    -0.217    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X49Y13         LUT6 (Prop_lut6_I4_O)        0.045    -0.172 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.295     0.123    mem_buffer/frame_buf_douta[10]
    SLICE_X42Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.168 r  mem_buffer/data_out[10]_INST_0/O
                         net (fo=1, routed)           0.180     0.347    pipeline/memory_stage/mem_wb_input_mux/ld_res_top[2]
    SLICE_X41Y16         LUT5 (Prop_lut5_I2_O)        0.045     0.392 r  pipeline/memory_stage/mem_wb_input_mux/mem_data_out_top[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.392    pipeline/mem_wb_register/data_top_in[2]
    SLICE_X41Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.826    -0.928    pipeline/mem_wb_register/clock
    SLICE_X41Y16         FDRE                                         r  pipeline/mem_wb_register/data_top_out_reg[2]/C
                         clock pessimism              0.712    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.092     0.102    pipeline/mem_wb_register/data_top_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.333ns (36.129%)  route 0.589ns (63.871%))
  Logic Levels:           2  (LUT2=1 MUXF8=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.561    -0.527    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.220    -0.166    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X13Y32         MUXF8 (Prop_muxf8_S_O)       0.080    -0.086 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[24]_INST_0/O
                         net (fo=1, routed)           0.369     0.282    pipeline/fetch_inst_word_sel_mux/mem_inst_word[24]
    SLICE_X13Y27         LUT2 (Prop_lut2_I1_O)        0.112     0.394 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[24]_INST_0/O
                         net (fo=1, routed)           0.000     0.394    pipeline/if_id_register/instruction_in[24]
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X13Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[24]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.226     0.007    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.091     0.098    pipeline/if_id_register/instruction_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/mem_wb_register/ret_addr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.585ns (68.383%)  route 0.270ns (31.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.604    -0.484    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     0.101 r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.270     0.372    pipeline/mem_wb_register/ret_addr_in[4]
    SLICE_X10Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.831    -0.923    pipeline/mem_wb_register/clock
    SLICE_X10Y13         FDRE                                         r  pipeline/mem_wb_register/ret_addr_out_reg[4]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.226     0.015    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.060     0.075    pipeline/mem_wb_register/ret_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            pipeline/if_id_register/instruction_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             core_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.405ns (41.895%)  route 0.562ns (58.105%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.557    -0.531    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X14Y29         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=128, routed)         0.215    -0.152    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.107 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    -0.107    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_6_n_0
    SLICE_X12Y30         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.043 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    -0.043    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_2_n_0
    SLICE_X12Y30         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.024 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           0.346     0.322    pipeline/fetch_inst_word_sel_mux/mem_inst_word[20]
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.113     0.435 r  pipeline/fetch_inst_word_sel_mux/inst_word_out[20]_INST_0/O
                         net (fo=1, routed)           0.000     0.435    pipeline/if_id_register/instruction_in[20]
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.823    -0.931    pipeline/if_id_register/clock
    SLICE_X12Y27         FDRE                                         r  pipeline/if_id_register/instruction_out_reg[20]/C
                         clock pessimism              0.712    -0.219    
                         clock uncertainty            0.226     0.007    
    SLICE_X12Y27         FDRE (Hold_fdre_C_D)         0.120     0.127    pipeline/if_id_register/instruction_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
From Clock:  ila_clk_clk_gen
  To Clock:  ila_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack        8.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.370ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 6.340 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.895    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.581     6.340    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.368     6.708    
                         clock uncertainty           -0.074     6.633    
    BUFGCTRL_X0Y5        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159     6.474    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          6.474    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  8.370    

Slack (MET) :             8.755ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.847    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.265     6.908    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  8.755    

Slack (MET) :             8.758ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.850    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.266     6.907    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  8.758    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.656    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.040     7.133    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.613    -1.683    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.043     7.130    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          7.130    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.951    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.237     6.936    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.419    -2.333 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.176    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.267     6.906    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ila_clk_clk_gen_1 rise@10.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.283ns = ( 6.717 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.752ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.765    -2.752    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -2.296 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.190    -2.106    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217     4.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.152     5.911    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081     5.992 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.725     6.717    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.531     7.248    
                         clock uncertainty           -0.074     7.173    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.047     7.126    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  9.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.744    sys_clk_gen/inst/seq_reg3[0]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075    -0.791    sys_clk_gen/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.758    sys_clk_gen/inst/seq_reg3[6]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.872    sys_clk_gen/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.693    sys_clk_gen/inst/seq_reg3[1]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017    -0.849    sys_clk_gen/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.849    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.200    -0.600    sys_clk_gen/inst/seq_reg3[3]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076    -0.790    sys_clk_gen/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/clkout3_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.639    sys_clk_gen/inst/seq_reg3[7]
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/ila_clk_clk_gen
    BUFGCTRL_X0Y5        BUFGCTRL                                     r  sys_clk_gen/inst/clkout3_buf/I0
                         clock pessimism              0.712    -1.070    
                         clock uncertainty            0.074    -0.996    
    BUFGCTRL_X0Y5        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.837    sys_clk_gen/inst/clkout3_buf
  -------------------------------------------------------------------
                         required time                          0.837    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.800 r  sys_clk_gen/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.568    sys_clk_gen/inst/seq_reg3[5]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078    -0.788    sys_clk_gen/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.646    sys_clk_gen/inst/seq_reg3[4]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.872    sys_clk_gen/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_clk_gen/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ila_clk_clk_gen_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ila_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ila_clk_clk_gen_1 rise@0.000ns - ila_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ila_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.273    -0.941    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.813 r  sys_clk_gen/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.643    sys_clk_gen/inst/seq_reg3[2]
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ila_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/ila_clk_clk_gen
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.498    -1.364    sys_clk_gen/inst/ila_clk_clk_gen_en_clk
    SLICE_X35Y47         FDRE                                         r  sys_clk_gen/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.423    -0.941    
                         clock uncertainty            0.074    -0.866    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006    -0.872    sys_clk_gen/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.872    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       39.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.468ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 0.716ns (7.443%)  route 8.904ns (92.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 47.914 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          7.054     8.069    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.483    47.914    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.282    
                         clock uncertainty           -0.231    48.051    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.536    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.536    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                 39.468    

Slack (MET) :             39.608ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 0.716ns (7.554%)  route 8.763ns (92.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 47.913 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          6.912     7.927    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.482    47.913    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.281    
                         clock uncertainty           -0.231    48.050    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.535    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.535    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                 39.608    

Slack (MET) :             39.789ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 0.866ns (9.445%)  route 8.303ns (90.555%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 47.910 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.419    -1.139 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=29, routed)          1.278     0.140    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I3_O)        0.299     0.439 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          5.407     5.846    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X10Y20         LUT4 (Prop_lut4_I0_O)        0.148     5.994 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           1.617     7.611    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.479    47.910    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.368    48.278    
                         clock uncertainty           -0.231    48.047    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    47.400    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.400    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 39.789    

Slack (MET) :             39.960ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 0.716ns (7.848%)  route 8.407ns (92.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 47.909 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          6.556     7.571    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.478    47.909    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.277    
                         clock uncertainty           -0.231    48.046    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.531    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.531    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                 39.960    

Slack (MET) :             40.008ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 0.842ns (9.195%)  route 8.315ns (90.805%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 47.914 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.419    -1.139 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=29, routed)          1.278     0.140    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I3_O)        0.299     0.439 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          6.152     6.590    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y47          LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.886     7.600    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.483    47.914    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.368    48.282    
                         clock uncertainty           -0.231    48.051    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    47.608    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.608    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                 40.008    

Slack (MET) :             40.089ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 0.580ns (6.482%)  route 8.368ns (93.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.137     1.036    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X33Y4          LUT6 (Prop_lut6_I4_O)        0.124     1.160 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          6.231     7.391    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.231    48.045    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    47.479    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.479    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                 40.089    

Slack (MET) :             40.108ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 0.716ns (7.982%)  route 8.254ns (92.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 47.904 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          6.403     7.418    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.473    47.904    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.272    
                         clock uncertainty           -0.231    48.041    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.526    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.526    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 40.108    

Slack (MET) :             40.229ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 0.718ns (8.152%)  route 8.090ns (91.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.419    -1.139 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=29, routed)          1.278     0.140    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I3_O)        0.299     0.439 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          6.812     7.250    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.231    48.045    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.479    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.479    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                 40.229    

Slack (MET) :             40.266ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 0.580ns (6.613%)  route 8.191ns (93.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.027     0.926    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X32Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.050 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[3]_INST_0/O
                         net (fo=41, routed)          6.163     7.213    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.231    48.045    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    47.479    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.479    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                 40.266    

Slack (MET) :             40.325ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 0.580ns (6.658%)  route 8.131ns (93.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          1.712     0.611    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.124     0.735 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.419     7.154    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.231    48.045    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.479    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.479    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 40.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.164ns (16.484%)  route 0.831ns (83.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X8Y12          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  pipeline/ex_mem_register/call_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.831     0.470    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     0.362    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.164ns (16.438%)  route 0.834ns (83.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X10Y11         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/ex_mem_register/call_addr_out_reg[3]/Q
                         net (fo=1, routed)           0.834     0.473    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.231     0.063    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.359    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.016%)  route 0.865ns (85.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X9Y12          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           0.865     0.481    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.231     0.063    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     0.359    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.141ns (13.795%)  route 0.881ns (86.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X9Y12          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[1]/Q
                         net (fo=1, routed)           0.881     0.497    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.231     0.063    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.359    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.633%)  route 0.893ns (86.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X9Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/ex_mem_register/call_addr_out_reg[10]/Q
                         net (fo=1, routed)           0.893     0.510    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     0.362    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.141ns (13.334%)  route 0.916ns (86.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X9Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/ex_mem_register/call_addr_out_reg[12]/Q
                         net (fo=1, routed)           0.916     0.533    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.362    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.803%)  route 0.812ns (85.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y15         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[2]/Q
                         net (fo=17, routed)          0.812     0.426    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.878    -0.875    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.163    
                         clock uncertainty            0.231     0.068    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.251    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.251    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.701%)  route 0.656ns (82.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.560    -0.528    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y17         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/fetch_stage/prog_cntr/value_reg[13]/Q
                         net (fo=18, routed)          0.656     0.268    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[3]
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.829    -0.925    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.231     0.018    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.072     0.090    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.164ns (15.386%)  route 0.902ns (84.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X8Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/ex_mem_register/call_addr_out_reg[9]/Q
                         net (fo=1, routed)           0.902     0.542    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.231     0.066    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.362    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.164ns (15.365%)  route 0.903ns (84.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X8Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/ex_mem_register/call_addr_out_reg[2]/Q
                         net (fo=1, routed)           0.903     0.543    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.231     0.063    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.359    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  mem_clk_clk_gen
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       48.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.190ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.456ns (44.965%)  route 0.558ns (55.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.660ns = ( 46.340 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.558    -1.739    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.368    46.708    
                         clock uncertainty           -0.098    46.610    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    46.451    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         46.451    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                 48.190    

Slack (MET) :             48.610ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.606    -1.728    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266    46.882    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         46.882    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                 48.610    

Slack (MET) :             48.611ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.845%)  route 0.607ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.607    -1.727    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265    46.883    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         46.883    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                 48.611    

Slack (MET) :             48.767ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.636    -1.662    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043    47.105    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.105    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                 48.767    

Slack (MET) :             48.773ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.873%)  route 0.633ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.633    -1.664    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040    47.108    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.108    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                 48.773    

Slack (MET) :             48.776ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.265%)  route 0.623ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.297 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.623    -1.674    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.047    47.101    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         47.101    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                 48.776    

Slack (MET) :             48.863ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.952    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.237    46.911    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         46.911    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                 48.863    

Slack (MET) :             49.059ns  (required time - arrival time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.284ns = ( 46.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.753ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.644    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -3.517 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.753    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.334 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.177    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    45.911    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    45.992 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    46.716    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.531    47.247    
                         clock uncertainty           -0.098    47.148    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.267    46.881    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         46.881    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                 49.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.759    sys_clk_gen/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.850    sys_clk_gen/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.850    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.694    sys_clk_gen/inst/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017    -0.827    sys_clk_gen/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.827    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.961%)  route 0.221ns (61.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.580    sys_clk_gen/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.769    sys_clk_gen/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.230    -0.571    sys_clk_gen/inst/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078    -0.766    sys_clk_gen/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.569    sys_clk_gen/inst/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076    -0.768    sys_clk_gen/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.706%)  route 0.214ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.782ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.801 r  sys_clk_gen/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.214    -0.587    sys_clk_gen/inst/seq_reg2[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  sys_clk_gen/inst/clkout2_buf/I0
                         clock pessimism              0.712    -1.070    
                         clock uncertainty            0.098    -0.972    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.813    sys_clk_gen/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          0.813    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.176%)  route 0.226ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.226    -0.588    sys_clk_gen/inst/seq_reg2[2]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.850    sys_clk_gen/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.850    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sys_clk_gen/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sys_clk_gen/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - mem_clk_clk_gen rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.922%)  route 0.228ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_clk_clk_gen rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.234    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.214 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -0.942    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.814 r  sys_clk_gen/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.228    -0.585    sys_clk_gen/inst/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.905    sys_clk_gen/inst/mem_clk_clk_gen
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.862 r  sys_clk_gen/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.365    sys_clk_gen/inst/mem_clk_clk_gen_en_clk
    SLICE_X35Y46         FDRE                                         r  sys_clk_gen/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.423    -0.942    
                         clock uncertainty            0.098    -0.844    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -0.850    sys_clk_gen/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.850    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
From Clock:  core_clk_clk_gen_1
  To Clock:  mem_clk_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       39.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.472ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 0.716ns (7.443%)  route 8.904ns (92.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 47.914 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          7.054     8.069    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.483    47.914    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.282    
                         clock uncertainty           -0.226    48.056    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.541    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.541    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                 39.472    

Slack (MET) :             39.613ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 0.716ns (7.554%)  route 8.763ns (92.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 47.913 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          6.912     7.927    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.482    47.913    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.281    
                         clock uncertainty           -0.226    48.055    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.540    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.540    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                 39.613    

Slack (MET) :             39.794ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 0.866ns (9.445%)  route 8.303ns (90.555%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 47.910 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.419    -1.139 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=29, routed)          1.278     0.140    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I3_O)        0.299     0.439 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          5.407     5.846    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X10Y20         LUT4 (Prop_lut4_I0_O)        0.148     5.994 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           1.617     7.611    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.479    47.910    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.368    48.278    
                         clock uncertainty           -0.226    48.052    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    47.405    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.405    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                 39.794    

Slack (MET) :             39.965ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 0.716ns (7.848%)  route 8.407ns (92.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 47.909 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          6.556     7.571    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.478    47.909    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.368    48.277    
                         clock uncertainty           -0.226    48.051    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.536    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         47.536    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                 39.965    

Slack (MET) :             40.013ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 0.842ns (9.195%)  route 8.315ns (90.805%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.086ns = ( 47.914 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.419    -1.139 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=29, routed)          1.278     0.140    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I3_O)        0.299     0.439 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          6.152     6.590    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y47          LUT4 (Prop_lut4_I0_O)        0.124     6.714 r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.886     7.600    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.483    47.914    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.368    48.282    
                         clock uncertainty           -0.226    48.056    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    47.613    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         47.613    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                 40.013    

Slack (MET) :             40.093ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 0.580ns (6.482%)  route 8.368ns (93.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.137     1.036    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X33Y4          LUT6 (Prop_lut6_I4_O)        0.124     1.160 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[1]_INST_0/O
                         net (fo=41, routed)          6.231     7.391    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.226    48.050    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    47.484    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.484    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                 40.093    

Slack (MET) :             40.113ns  (required time - arrival time)
  Source:                 pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 0.716ns (7.982%)  route 8.254ns (92.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 47.904 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.564    -1.552    pipeline/memory_stage/sf_reg_file/clock
    SLICE_X33Y8          FDRE                                         r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.133 r  pipeline/memory_stage/sf_reg_file/x_ptr_reg[15]/Q
                         net (fo=9, routed)           1.851     0.718    pipeline/memory_stage/mem_addr_in_mux/x_ptr[15]
    SLICE_X14Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.015 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[15]_INST_0/O
                         net (fo=33, routed)          6.403     7.418    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.473    47.904    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.272    
                         clock uncertainty           -0.226    48.046    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    47.531    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.531    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 40.113    

Slack (MET) :             40.234ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 0.718ns (8.152%)  route 8.090ns (91.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.419    -1.139 r  pipeline/ex_mem_register/instruction_out_reg[18]/Q
                         net (fo=29, routed)          1.278     0.140    pipeline/memory_stage/mem_addr_in_mux/sel_signals[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I3_O)        0.299     0.439 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[12]_INST_0/O
                         net (fo=41, routed)          6.812     7.250    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.226    48.050    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    47.484    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.484    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                 40.234    

Slack (MET) :             40.271ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 0.580ns (6.613%)  route 8.191ns (93.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          2.027     0.926    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X32Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.050 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[3]_INST_0/O
                         net (fo=41, routed)          6.163     7.213    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.226    48.050    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    47.484    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.484    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                 40.271    

Slack (MET) :             40.330ns  (required time - arrival time)
  Source:                 pipeline/ex_mem_register/instruction_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (mem_clk_clk_gen_1 rise@50.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 0.580ns (6.658%)  route 8.131ns (93.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 47.908 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -3.212    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -3.116 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         1.558    -1.558    pipeline/ex_mem_register/clock
    SLICE_X32Y15         FDRE                                         r  pipeline/ex_mem_register/instruction_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.456    -1.102 r  pipeline/ex_mem_register/instruction_out_reg[19]/Q
                         net (fo=29, routed)          1.712     0.611    pipeline/memory_stage/mem_addr_in_mux/sel_signals[1]
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.124     0.735 r  pipeline/memory_stage/mem_addr_in_mux/mem_addr[0]_INST_0/O
                         net (fo=41, routed)          6.419     7.154    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    R2                                                0.000    50.000 r  clk100M (IN)
                         net (fo=0)                   0.000    50.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    50.814 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    44.759 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    46.340    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.431 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          1.477    47.908    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.368    48.276    
                         clock uncertainty           -0.226    48.050    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    47.484    main_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         47.484    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                 40.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.164ns (16.484%)  route 0.831ns (83.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X8Y12          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  pipeline/ex_mem_register/call_addr_out_reg[8]/Q
                         net (fo=1, routed)           0.831     0.470    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     0.357    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.164ns (16.438%)  route 0.834ns (83.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X10Y11         FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/ex_mem_register/call_addr_out_reg[3]/Q
                         net (fo=1, routed)           0.834     0.473    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.226     0.058    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.354    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.016%)  route 0.865ns (85.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X9Y12          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[6]/Q
                         net (fo=1, routed)           0.865     0.481    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.226     0.058    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     0.354    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.141ns (13.795%)  route 0.881ns (86.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.563    -0.525    pipeline/ex_mem_register/clock
    SLICE_X9Y12          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  pipeline/ex_mem_register/call_addr_out_reg[1]/Q
                         net (fo=1, routed)           0.881     0.497    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.226     0.058    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.354    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.633%)  route 0.893ns (86.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X9Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/ex_mem_register/call_addr_out_reg[10]/Q
                         net (fo=1, routed)           0.893     0.510    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     0.357    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.141ns (13.334%)  route 0.916ns (86.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X9Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  pipeline/ex_mem_register/call_addr_out_reg[12]/Q
                         net (fo=1, routed)           0.916     0.533    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.357    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.803%)  route 0.812ns (85.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.562    -0.526    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y15         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  pipeline/fetch_stage/prog_cntr/value_reg[2]/Q
                         net (fo=17, routed)          0.812     0.426    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.878    -0.875    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.712    -0.163    
                         clock uncertainty            0.226     0.063    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.246    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.246    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pipeline/fetch_stage/prog_cntr/value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.701%)  route 0.656ns (82.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.560    -0.528    pipeline/fetch_stage/prog_cntr/clock
    SLICE_X11Y17         FDRE                                         r  pipeline/fetch_stage/prog_cntr/value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  pipeline/fetch_stage/prog_cntr/value_reg[13]/Q
                         net (fo=18, routed)          0.656     0.268    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[3]
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.829    -0.925    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X13Y33         FDRE                                         r  prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.226     0.013    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.072     0.085    prog_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.164ns (15.386%)  route 0.902ns (84.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X8Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/ex_mem_register/call_addr_out_reg[9]/Q
                         net (fo=1, routed)           0.902     0.542    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.876    -0.877    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.712    -0.165    
                         clock uncertainty            0.226     0.061    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.357    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pipeline/ex_mem_register/call_addr_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_clk_gen_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mem_clk_clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             mem_clk_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_clk_clk_gen_1 rise@0.000ns - core_clk_clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.164ns (15.365%)  route 0.903ns (84.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.114    sys_clk_gen/inst/core_clk_clk_gen
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.088 r  sys_clk_gen/inst/clkout1_buf/O
                         net (fo=915, routed)         0.564    -0.524    pipeline/ex_mem_register/clock
    SLICE_X8Y11          FDRE                                         r  pipeline/ex_mem_register/call_addr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  pipeline/ex_mem_register/call_addr_out_reg[2]/Q
                         net (fo=1, routed)           0.903     0.543    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mem_clk_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_gen/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  sys_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    sys_clk_gen/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  sys_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.782    sys_clk_gen/inst/mem_clk_clk_gen
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.753 r  sys_clk_gen/inst/clkout2_buf/O
                         net (fo=86, routed)          0.873    -0.880    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.712    -0.168    
                         clock uncertainty            0.226     0.058    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.354    call_stk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  vga_mem_clk_vga_pix_clk_gen
  To Clock:  vga_clk_vga_pix_clk_gen

Setup :           12  Failing Endpoints,  Worst Slack       -3.296ns,  Total Violation      -37.657ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.296ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.818ns  (logic 2.578ns (67.521%)  route 1.240ns (32.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 39537.793 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.615ns = ( 39536.863 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.615 39536.867    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454 39539.320 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.240 39540.559    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_1[1]
    SLICE_X56Y7          LUT6 (Prop_lut6_I5_O)        0.124 39540.684 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000 39540.684    vga/pixel_data[5]
    SLICE_X56Y7          FDRE                                         r  vga/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.452 39537.793    vga/clock
    SLICE_X56Y7          FDRE                                         r  vga/pixel_reg[5]/C
                         clock pessimism             -0.084 39537.707    
                         clock uncertainty           -0.399 39537.309    
    SLICE_X56Y7          FDRE (Setup_fdre_C_D)        0.081 39537.391    vga/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                      39537.391    
                         arrival time                       -39540.684    
  -------------------------------------------------------------------
                         slack                                 -3.296    

Slack (VIOLATED) :        -3.274ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.746ns  (logic 2.578ns (68.820%)  route 1.168ns (31.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 39537.789 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 39536.863 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.613 39536.867    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454 39539.320 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.168 39540.488    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3][1]
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.124 39540.613 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000 39540.613    vga/pixel_data[1]
    SLICE_X48Y10         FDRE                                         r  vga/pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.449 39537.789    vga/clock
    SLICE_X48Y10         FDRE                                         r  vga/pixel_reg[1]/C
                         clock pessimism             -0.084 39537.703    
                         clock uncertainty           -0.399 39537.305    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)        0.031 39537.336    vga/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                      39537.336    
                         arrival time                       -39540.609    
  -------------------------------------------------------------------
                         slack                                 -3.274    

Slack (VIOLATED) :        -3.270ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.747ns  (logic 2.578ns (68.809%)  route 1.169ns (31.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 39537.785 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.605ns = ( 39536.855 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.605 39536.859    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454 39539.312 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.169 39540.480    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_0[1]
    SLICE_X49Y14         LUT6 (Prop_lut6_I3_O)        0.124 39540.605 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000 39540.605    vga/pixel_data[9]
    SLICE_X49Y14         FDRE                                         r  vga/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.446 39537.785    vga/clock
    SLICE_X49Y14         FDRE                                         r  vga/pixel_reg[9]/C
                         clock pessimism             -0.084 39537.699    
                         clock uncertainty           -0.399 39537.301    
    SLICE_X49Y14         FDRE (Setup_fdre_C_D)        0.031 39537.332    vga/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                      39537.332    
                         arrival time                       -39540.602    
  -------------------------------------------------------------------
                         slack                                 -3.270    

Slack (VIOLATED) :        -3.136ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.664ns  (logic 2.578ns (70.363%)  route 1.086ns (29.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 39537.793 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.611ns = ( 39536.859 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.611 39536.863    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454 39539.316 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.086 39540.402    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_0[0]
    SLICE_X56Y5          LUT6 (Prop_lut6_I3_O)        0.124 39540.527 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000 39540.527    vga/pixel_data[4]
    SLICE_X56Y5          FDRE                                         r  vga/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.453 39537.793    vga/clock
    SLICE_X56Y5          FDRE                                         r  vga/pixel_reg[4]/C
                         clock pessimism             -0.084 39537.707    
                         clock uncertainty           -0.399 39537.309    
    SLICE_X56Y5          FDRE (Setup_fdre_C_D)        0.081 39537.391    vga/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                      39537.391    
                         arrival time                       -39540.527    
  -------------------------------------------------------------------
                         slack                                 -3.136    

Slack (VIOLATED) :        -3.129ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.600ns  (logic 2.578ns (71.612%)  route 1.022ns (28.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 39537.789 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.614ns = ( 39536.863 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.614 39536.867    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454 39539.320 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.022 39540.344    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_0[2]
    SLICE_X49Y9          LUT6 (Prop_lut6_I5_O)        0.124 39540.469 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000 39540.469    vga/pixel_data[2]
    SLICE_X49Y9          FDRE                                         r  vga/pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.449 39537.789    vga/clock
    SLICE_X49Y9          FDRE                                         r  vga/pixel_reg[2]/C
                         clock pessimism             -0.084 39537.703    
                         clock uncertainty           -0.399 39537.305    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)        0.031 39537.336    vga/pixel_reg[2]
  -------------------------------------------------------------------
                         required time                      39537.336    
                         arrival time                       -39540.465    
  -------------------------------------------------------------------
                         slack                                 -3.129    

Slack (VIOLATED) :        -3.118ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.589ns  (logic 2.578ns (71.826%)  route 1.011ns (28.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 39537.785 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.610ns = ( 39536.859 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.610 39536.863    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB18_X1Y5          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454 39539.316 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.011 39540.328    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11][3]
    SLICE_X48Y13         LUT6 (Prop_lut6_I1_O)        0.124 39540.453 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000 39540.453    vga/pixel_data[11]
    SLICE_X48Y13         FDRE                                         r  vga/pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.446 39537.785    vga/clock
    SLICE_X48Y13         FDRE                                         r  vga/pixel_reg[11]/C
                         clock pessimism             -0.084 39537.699    
                         clock uncertainty           -0.399 39537.301    
    SLICE_X48Y13         FDRE (Setup_fdre_C_D)        0.031 39537.332    vga/pixel_reg[11]
  -------------------------------------------------------------------
                         required time                      39537.332    
                         arrival time                       -39540.449    
  -------------------------------------------------------------------
                         slack                                 -3.118    

Slack (VIOLATED) :        -3.114ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.583ns  (logic 2.578ns (71.961%)  route 1.005ns (28.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 39537.789 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 39536.863 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.613 39536.867    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454 39539.320 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.005 39540.324    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3][3]
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124 39540.449 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000 39540.449    vga/pixel_data[3]
    SLICE_X48Y11         FDRE                                         r  vga/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.448 39537.789    vga/clock
    SLICE_X48Y11         FDRE                                         r  vga/pixel_reg[3]/C
                         clock pessimism             -0.084 39537.703    
                         clock uncertainty           -0.399 39537.305    
    SLICE_X48Y11         FDRE (Setup_fdre_C_D)        0.029 39537.332    vga/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                      39537.332    
                         arrival time                       -39540.445    
  -------------------------------------------------------------------
                         slack                                 -3.114    

Slack (VIOLATED) :        -3.113ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.656ns  (logic 2.578ns (70.517%)  route 1.078ns (29.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 39537.859 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.611ns = ( 39536.859 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.611 39536.863    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454 39539.316 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.078 39540.395    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_0[2]
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124 39540.520 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000 39540.520    vga/pixel_data[6]
    SLICE_X59Y5          FDRE                                         r  vga/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.518 39537.859    vga/clock
    SLICE_X59Y5          FDRE                                         r  vga/pixel_reg[6]/C
                         clock pessimism             -0.084 39537.773    
                         clock uncertainty           -0.399 39537.375    
    SLICE_X59Y5          FDRE (Setup_fdre_C_D)        0.031 39537.406    vga/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                      39537.406    
                         arrival time                       -39540.520    
  -------------------------------------------------------------------
                         slack                                 -3.113    

Slack (VIOLATED) :        -3.111ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.585ns  (logic 2.578ns (71.905%)  route 1.007ns (28.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 39537.785 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.605ns = ( 39536.855 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.605 39536.859    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454 39539.312 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.007 39540.320    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_0[0]
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124 39540.445 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000 39540.445    vga/pixel_data[8]
    SLICE_X48Y13         FDRE                                         r  vga/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.446 39537.785    vga/clock
    SLICE_X48Y13         FDRE                                         r  vga/pixel_reg[8]/C
                         clock pessimism             -0.084 39537.699    
                         clock uncertainty           -0.399 39537.301    
    SLICE_X48Y13         FDRE (Setup_fdre_C_D)        0.029 39537.328    vga/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                      39537.332    
                         arrival time                       -39540.441    
  -------------------------------------------------------------------
                         slack                                 -3.111    

Slack (VIOLATED) :        -3.102ns  (required time - arrival time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.088ns  (vga_clk_vga_pix_clk_gen rise@39536.340ns - vga_mem_clk_vga_pix_clk_gen rise@39535.250ns)
  Data Path Delay:        3.575ns  (logic 2.578ns (72.120%)  route 0.997ns (27.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 39537.789 - 39536.340 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 39536.863 - 39535.250 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                  39535.250 39535.250 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39535.250 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574 39536.824    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337 39533.488 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 39535.156    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 39535.254 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.613 39536.867    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454 39539.320 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.997 39540.316    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3][0]
    SLICE_X49Y8          LUT6 (Prop_lut6_I3_O)        0.124 39540.441 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000 39540.441    vga/pixel_data[0]
    SLICE_X49Y8          FDRE                                         r  vga/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                  39536.340 39536.340 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000 39536.340 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455 39537.797    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133 39534.664 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 39536.250    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 39536.340 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.450 39537.789    vga/clock
    SLICE_X49Y8          FDRE                                         r  vga/pixel_reg[0]/C
                         clock pessimism             -0.084 39537.703    
                         clock uncertainty           -0.399 39537.305    
    SLICE_X49Y8          FDRE (Setup_fdre_C_D)        0.031 39537.336    vga/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                      39537.336    
                         arrival time                       -39540.438    
  -------------------------------------------------------------------
                         slack                                 -3.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.630ns (74.702%)  route 0.213ns (25.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.610     0.610    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X2Y2          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     1.195 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.213     1.408    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7][3]
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.453 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000     1.453    vga/pixel_data[7]
    SLICE_X56Y5          FDRE                                         r  vga/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.837     0.837    vga/clock
    SLICE_X56Y5          FDRE                                         r  vga/pixel_reg[7]/C
                         clock pessimism              0.048     0.884    
                         clock uncertainty            0.399     1.284    
    SLICE_X56Y5          FDRE (Hold_fdre_C_D)         0.120     1.404    vga/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.209ns (23.926%)  route 0.665ns (76.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.565     0.565    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y9          FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=12, routed)          0.665     1.393    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.438 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000     1.438    vga/pixel_data[8]
    SLICE_X48Y13         FDRE                                         r  vga/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.831     0.831    vga/clock
    SLICE_X48Y13         FDRE                                         r  vga/pixel_reg[8]/C
                         clock pessimism              0.048     0.878    
                         clock uncertainty            0.399     1.278    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.091     1.369    vga/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.813%)  route 0.669ns (76.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.565     0.565    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X52Y9          FDRE                                         r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=12, routed)          0.669     1.397    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X49Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.442 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000     1.442    vga/pixel_data[9]
    SLICE_X49Y14         FDRE                                         r  vga/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.831     0.831    vga/clock
    SLICE_X49Y14         FDRE                                         r  vga/pixel_reg[9]/C
                         clock pessimism              0.048     0.878    
                         clock uncertainty            0.399     1.278    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.092     1.370    vga/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.630ns (72.228%)  route 0.242ns (27.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.610     0.610    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X2Y2          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     1.195 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.242     1.437    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7][1]
    SLICE_X56Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.482 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000     1.482    vga/pixel_data[5]
    SLICE_X56Y7          FDRE                                         r  vga/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.836     0.836    vga/clock
    SLICE_X56Y7          FDRE                                         r  vga/pixel_reg[5]/C
                         clock pessimism              0.048     0.883    
                         clock uncertainty            0.399     1.283    
    SLICE_X56Y7          FDRE (Hold_fdre_C_D)         0.121     1.404    vga/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.630ns (70.779%)  route 0.260ns (29.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.610     0.610    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X2Y2          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.195 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.260     1.455    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7][0]
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.500 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000     1.500    vga/pixel_data[4]
    SLICE_X56Y5          FDRE                                         r  vga/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.837     0.837    vga/clock
    SLICE_X56Y5          FDRE                                         r  vga/pixel_reg[4]/C
                         clock pessimism              0.048     0.884    
                         clock uncertainty            0.399     1.284    
    SLICE_X56Y5          FDRE (Hold_fdre_C_D)         0.121     1.405    vga/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.630ns (72.693%)  route 0.237ns (27.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.606     0.606    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y4          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.191 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.237     1.428    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[0]
    SLICE_X49Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.473 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000     1.473    vga/pixel_data[0]
    SLICE_X49Y8          FDRE                                         r  vga/pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.835     0.835    vga/clock
    SLICE_X49Y8          FDRE                                         r  vga/pixel_reg[0]/C
                         clock pessimism              0.048     0.882    
                         clock uncertainty            0.399     1.282    
    SLICE_X49Y8          FDRE (Hold_fdre_C_D)         0.092     1.374    vga/pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.630ns (72.217%)  route 0.242ns (27.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.606     0.606    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y4          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     1.191 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.242     1.433    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[3]
    SLICE_X48Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.478 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.478    vga/pixel_data[3]
    SLICE_X48Y11         FDRE                                         r  vga/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.834     0.834    vga/clock
    SLICE_X48Y11         FDRE                                         r  vga/pixel_reg[3]/C
                         clock pessimism              0.048     0.881    
                         clock uncertainty            0.399     1.281    
    SLICE_X48Y11         FDRE (Hold_fdre_C_D)         0.091     1.372    vga/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.630ns (69.891%)  route 0.271ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.598     0.598    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     1.183 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.271     1.454    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_1[2]
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.499 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000     1.499    vga/pixel_data[10]
    SLICE_X48Y13         FDRE                                         r  vga/pixel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.831     0.831    vga/clock
    SLICE_X48Y13         FDRE                                         r  vga/pixel_reg[10]/C
                         clock pessimism              0.048     0.878    
                         clock uncertainty            0.399     1.278    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.092     1.370    vga/pixel_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.630ns (69.807%)  route 0.272ns (30.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.606     0.606    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X1Y4          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     1.191 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.272     1.464    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.509 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000     1.509    vga/pixel_data[1]
    SLICE_X48Y10         FDRE                                         r  vga/pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.834     0.834    vga/clock
    SLICE_X48Y10         FDRE                                         r  vga/pixel_reg[1]/C
                         clock pessimism              0.048     0.881    
                         clock uncertainty            0.399     1.281    
    SLICE_X48Y10         FDRE (Hold_fdre_C_D)         0.092     1.373    vga/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Destination:            vga/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Path Group:             vga_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_pix_clk_gen rise@0.000ns - vga_mem_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.630ns (67.407%)  route 0.305ns (32.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.610     0.610    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X2Y2          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     1.195 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.305     1.500    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7][2]
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.545 r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000     1.545    vga/pixel_data[6]
    SLICE_X59Y5          FDRE                                         r  vga/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.864     0.864    vga/clock
    SLICE_X59Y5          FDRE                                         r  vga/pixel_reg[6]/C
                         clock pessimism              0.048     0.911    
                         clock uncertainty            0.399     1.311    
    SLICE_X59Y5          FDRE (Hold_fdre_C_D)         0.092     1.403    vga/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_vga_pix_clk_gen
  To Clock:  vga_mem_clk_vga_pix_clk_gen

Setup :          126  Failing Endpoints,  Worst Slack       -3.802ns,  Total Violation     -438.234ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.802ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.825ns  (logic 0.456ns (16.143%)  route 2.369ns (83.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 160.423 - 158.936 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 160.350 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.569   160.350    vga/clock
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.456   160.806 r  vga/memory_addr_reg[6]_replica/Q
                         net (fo=9, routed)           2.369   163.175    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pixel_addr[6]_repN_alias
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.487   160.423    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.338    
                         clock uncertainty           -0.399   159.939    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   159.373    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.373    
                         arrival time                        -163.175    
  -------------------------------------------------------------------
                         slack                                 -3.802    

Slack (VIOLATED) :        -3.784ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.815ns  (logic 0.456ns (16.198%)  route 2.359ns (83.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 160.430 - 158.936 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 160.349 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.568   160.349    vga/clock
    SLICE_X49Y10         FDRE                                         r  vga/memory_addr_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456   160.805 r  vga/memory_addr_reg[4]_replica/Q
                         net (fo=9, routed)           2.359   163.164    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pixel_addr[4]_repN_alias
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.494   160.430    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.345    
                         clock uncertainty           -0.399   159.946    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   159.380    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.380    
                         arrival time                        -163.164    
  -------------------------------------------------------------------
                         slack                                 -3.784    

Slack (VIOLATED) :        -3.765ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.796ns  (logic 0.456ns (16.311%)  route 2.340ns (83.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 160.431 - 158.936 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 160.350 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.569   160.350    vga/clock
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.456   160.806 r  vga/memory_addr_reg[6]_replica/Q
                         net (fo=9, routed)           2.340   163.146    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pixel_addr[6]_repN_alias
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.495   160.431    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.346    
                         clock uncertainty           -0.399   159.947    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566   159.381    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.381    
                         arrival time                        -163.146    
  -------------------------------------------------------------------
                         slack                                 -3.765    

Slack (VIOLATED) :        -3.755ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.785ns  (logic 0.456ns (16.372%)  route 2.329ns (83.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 160.429 - 158.936 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 160.349 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.568   160.349    vga/clock
    SLICE_X49Y10         FDRE                                         r  vga/memory_addr_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456   160.805 r  vga/memory_addr_reg[2]_replica/Q
                         net (fo=9, routed)           2.329   163.134    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pixel_addr[2]_repN_alias
    RAMB36_X2Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.493   160.429    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.344    
                         clock uncertainty           -0.399   159.945    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   159.379    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.379    
                         arrival time                        -163.134    
  -------------------------------------------------------------------
                         slack                                 -3.755    

Slack (VIOLATED) :        -3.753ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.772ns  (logic 0.456ns (16.452%)  route 2.316ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 160.418 - 158.936 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 160.349 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.568   160.349    vga/clock
    SLICE_X49Y10         FDRE                                         r  vga/memory_addr_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456   160.805 r  vga/memory_addr_reg[4]_replica/Q
                         net (fo=9, routed)           2.316   163.121    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pixel_addr[4]_repN_alias
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.482   160.418    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.333    
                         clock uncertainty           -0.399   159.934    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   159.368    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.368    
                         arrival time                        -163.121    
  -------------------------------------------------------------------
                         slack                                 -3.753    

Slack (VIOLATED) :        -3.751ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.785ns  (logic 0.456ns (16.372%)  route 2.329ns (83.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 160.433 - 158.936 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 160.349 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.568   160.349    vga/clock
    SLICE_X49Y10         FDRE                                         r  vga/memory_addr_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456   160.805 r  vga/memory_addr_reg[2]_replica/Q
                         net (fo=9, routed)           2.329   163.134    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pixel_addr[2]_repN_alias
    RAMB36_X2Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.497   160.433    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.348    
                         clock uncertainty           -0.399   159.949    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   159.383    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.383    
                         arrival time                        -163.134    
  -------------------------------------------------------------------
                         slack                                 -3.751    

Slack (VIOLATED) :        -3.744ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.775ns  (logic 0.456ns (16.431%)  route 2.319ns (83.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 160.430 - 158.936 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 160.349 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.568   160.349    vga/clock
    SLICE_X51Y11         FDRE                                         r  vga/memory_addr_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.456   160.805 r  vga/memory_addr_reg[7]_replica/Q
                         net (fo=9, routed)           2.319   163.124    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pixel_addr[7]_repN_alias
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.494   160.430    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.345    
                         clock uncertainty           -0.399   159.946    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   159.380    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.380    
                         arrival time                        -163.124    
  -------------------------------------------------------------------
                         slack                                 -3.744    

Slack (VIOLATED) :        -3.744ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.767ns  (logic 0.456ns (16.479%)  route 2.311ns (83.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 160.423 - 158.936 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 160.350 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.569   160.350    vga/clock
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.456   160.806 r  vga/memory_addr_reg[11]_replica/Q
                         net (fo=9, routed)           2.311   163.117    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pixel_addr[11]_repN_alias
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.487   160.423    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.338    
                         clock uncertainty           -0.399   159.939    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566   159.373    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.373    
                         arrival time                        -163.117    
  -------------------------------------------------------------------
                         slack                                 -3.744    

Slack (VIOLATED) :        -3.734ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.758ns  (logic 0.456ns (16.535%)  route 2.302ns (83.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 160.423 - 158.936 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 160.349 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.568   160.349    vga/clock
    SLICE_X51Y11         FDRE                                         r  vga/memory_addr_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.456   160.805 r  vga/memory_addr_reg[7]_replica/Q
                         net (fo=9, routed)           2.302   163.107    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pixel_addr[7]_repN_alias
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.487   160.423    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.338    
                         clock uncertainty           -0.399   159.939    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   159.373    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.373    
                         arrival time                        -163.107    
  -------------------------------------------------------------------
                         slack                                 -3.734    

Slack (VIOLATED) :        -3.723ns  (required time - arrival time)
  Source:                 vga/memory_addr_reg[11]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.155ns  (vga_mem_clk_vga_pix_clk_gen rise@158.936ns - vga_clk_vga_pix_clk_gen rise@158.780ns)
  Data Path Delay:        2.754ns  (logic 0.456ns (16.557%)  route 2.298ns (83.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 160.431 - 158.936 ) 
    Source Clock Delay      (SCD):    1.569ns = ( 160.350 - 158.780 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                    158.780   158.780 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.780 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.574   160.355    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   157.018 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   158.684    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   158.780 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          1.569   160.350    vga/clock
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[11]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.456   160.806 r  vga/memory_addr_reg[11]_replica/Q
                         net (fo=9, routed)           2.298   163.104    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pixel_addr[11]_repN_alias
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                    158.936   158.936 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000   158.936 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           1.455   160.391    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133   157.258 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   158.845    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   158.936 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          1.495   160.431    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.084   160.346    
                         clock uncertainty           -0.399   159.947    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566   159.381    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        159.381    
                         arrival time                        -163.104    
  -------------------------------------------------------------------
                         slack                                 -3.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.141ns (13.737%)  route 0.885ns (86.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.564     0.564    vga/clock
    SLICE_X51Y11         FDRE                                         r  vga/memory_addr_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vga/memory_addr_reg[7]_replica/Q
                         net (fo=9, routed)           0.885     1.590    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pixel_addr[7]_repN_alias
    RAMB36_X2Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.880     0.880    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.928    
                         clock uncertainty            0.399     1.327    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.510    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.164ns (15.976%)  route 0.863ns (84.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.562     0.562    vga/clock
    SLICE_X50Y13         FDRE                                         r  vga/memory_addr_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  vga/memory_addr_reg[0]_replica/Q
                         net (fo=9, routed)           0.863     1.588    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pixel_addr[0]_repN_alias
    RAMB36_X2Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.877     0.877    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.925    
                         clock uncertainty            0.399     1.324    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.507    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.141ns (13.737%)  route 0.885ns (86.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.564     0.564    vga/clock
    SLICE_X51Y11         FDRE                                         r  vga/memory_addr_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vga/memory_addr_reg[7]_replica/Q
                         net (fo=9, routed)           0.885     1.590    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pixel_addr[7]_repN_alias
    RAMB36_X2Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.877     0.877    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.925    
                         clock uncertainty            0.399     1.324    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.507    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.141ns (13.620%)  route 0.894ns (86.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.564     0.564    vga/clock
    SLICE_X49Y11         FDRE                                         r  vga/memory_addr_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vga/memory_addr_reg[10]_replica/Q
                         net (fo=9, routed)           0.894     1.599    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pixel_addr[10]_repN_alias
    RAMB18_X2Y2          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.879     0.879    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X2Y2          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.048     0.927    
                         clock uncertainty            0.399     1.326    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.509    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.141ns (13.618%)  route 0.894ns (86.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.564     0.564    vga/clock
    SLICE_X51Y10         FDRE                                         r  vga/memory_addr_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vga/memory_addr_reg[6]_replica/Q
                         net (fo=9, routed)           0.894     1.599    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pixel_addr[6]_repN_alias
    RAMB18_X2Y2          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.879     0.879    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X2Y2          RAMB18E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.048     0.927    
                         clock uncertainty            0.399     1.326    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.509    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.141ns (13.726%)  route 0.886ns (86.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.564     0.564    vga/clock
    SLICE_X51Y11         FDRE                                         r  vga/memory_addr_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vga/memory_addr_reg[8]_replica/Q
                         net (fo=9, routed)           0.886     1.591    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pixel_addr[8]_repN_alias
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.866     0.866    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.914    
                         clock uncertainty            0.399     1.313    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.496    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.540%)  route 0.900ns (86.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.564     0.564    vga/clock
    SLICE_X49Y10         FDRE                                         r  vga/memory_addr_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vga/memory_addr_reg[4]_replica/Q
                         net (fo=9, routed)           0.900     1.605    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pixel_addr[4]_repN_alias
    RAMB36_X2Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.880     0.880    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.928    
                         clock uncertainty            0.399     1.327    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.510    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.141ns (13.705%)  route 0.888ns (86.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.564     0.564    vga/clock
    SLICE_X51Y11         FDRE                                         r  vga/memory_addr_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vga/memory_addr_reg[7]_replica/Q
                         net (fo=9, routed)           0.888     1.592    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pixel_addr[7]_repN_alias
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.866     0.866    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.914    
                         clock uncertainty            0.399     1.313    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.496    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.141ns (13.663%)  route 0.891ns (86.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.564     0.564    vga/clock
    SLICE_X49Y11         FDRE                                         r  vga/memory_addr_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vga/memory_addr_reg[5]_replica/Q
                         net (fo=9, routed)           0.891     1.596    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pixel_addr[5]_repN_alias
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.866     0.866    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.914    
                         clock uncertainty            0.399     1.313    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.496    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vga/memory_addr_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_pix_clk_gen  {rise@0.000ns fall@79.390ns period=158.780ns})
  Destination:            frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_mem_clk_vga_pix_clk_gen  {rise@0.000ns fall@19.867ns period=39.734ns})
  Path Group:             vga_mem_clk_vga_pix_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_mem_clk_vga_pix_clk_gen rise@0.000ns - vga_clk_vga_pix_clk_gen rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.141ns (13.477%)  route 0.905ns (86.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.554ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -0.026    vga_clk_gen/inst/vga_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  vga_clk_gen/inst/clkout1_buf/O
                         net (fo=66, routed)          0.564     0.564    vga/clock
    SLICE_X49Y10         FDRE                                         r  vga/memory_addr_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vga/memory_addr_reg[4]_replica/Q
                         net (fo=9, routed)           0.905     1.610    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pixel_addr[4]_repN_alias
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_mem_clk_vga_pix_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFGCTRL                     0.000     0.000 r  sys_clk_gen/inst/clkout3_buf/O
                         net (fo=1, routed)           0.816     0.816    vga_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  vga_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -0.029    vga_clk_gen/inst/vga_mem_clk_vga_pix_clk_gen
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  vga_clk_gen/inst/clkout2_buf/O
                         net (fo=12, routed)          0.879     0.879    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.048     0.927    
                         clock uncertainty            0.399     1.326    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.509    frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.101    





