$comment
	File created using the following command:
		vcd file OneHotStateMachine.msim.vcd -direction
$end
$date
	Wed May 15 13:08:30 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module onehotstatemachine_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " clr $end
$var wire 1 # hold $end
$var wire 1 $ state [5] $end
$var wire 1 % state [4] $end
$var wire 1 & state [3] $end
$var wire 1 ' state [2] $end
$var wire 1 ( state [1] $end
$var wire 1 ) state [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var wire 1 - devoe $end
$var wire 1 . devclrn $end
$var wire 1 / devpor $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_devclrn $end
$var wire 1 2 ww_devpor $end
$var wire 1 3 ww_clk $end
$var wire 1 4 ww_clr $end
$var wire 1 5 ww_hold $end
$var wire 1 6 ww_state [5] $end
$var wire 1 7 ww_state [4] $end
$var wire 1 8 ww_state [3] $end
$var wire 1 9 ww_state [2] $end
$var wire 1 : ww_state [1] $end
$var wire 1 ; ww_state [0] $end
$var wire 1 < \clr~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 = \clr~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 > \clr~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 ? \clr~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 @ \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 A \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 B \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 C \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 D \state[0]~output_o\ $end
$var wire 1 E \state[1]~output_o\ $end
$var wire 1 F \state[2]~output_o\ $end
$var wire 1 G \state[3]~output_o\ $end
$var wire 1 H \state[4]~output_o\ $end
$var wire 1 I \state[5]~output_o\ $end
$var wire 1 J \clk~input_o\ $end
$var wire 1 K \clk~inputclkctrl_outclk\ $end
$var wire 1 L \Pre_Q~10_combout\ $end
$var wire 1 M \Pre_Q~11_combout\ $end
$var wire 1 N \clr~input_o\ $end
$var wire 1 O \clr~inputclkctrl_outclk\ $end
$var wire 1 P \hold~input_o\ $end
$var wire 1 Q \Pre_Q~8_combout\ $end
$var wire 1 R \Pre_Q~9_combout\ $end
$var wire 1 S \Pre_Q~6_combout\ $end
$var wire 1 T \Pre_Q~7_combout\ $end
$var wire 1 U \Pre_Q~4_combout\ $end
$var wire 1 V \Pre_Q~5_combout\ $end
$var wire 1 W \Pre_Q~0_combout\ $end
$var wire 1 X \Pre_Q~3_combout\ $end
$var wire 1 Y \Pre_Q~1_combout\ $end
$var wire 1 Z \Pre_Q~2_combout\ $end
$var wire 1 [ \state[0]~reg0feeder_combout\ $end
$var wire 1 \ \state[0]~reg0_q\ $end
$var wire 1 ] \state[1]~reg0feeder_combout\ $end
$var wire 1 ^ \state[1]~reg0_q\ $end
$var wire 1 _ \state[2]~reg0feeder_combout\ $end
$var wire 1 ` \state[2]~reg0_q\ $end
$var wire 1 a \state[3]~reg0feeder_combout\ $end
$var wire 1 b \state[3]~reg0_q\ $end
$var wire 1 c \state[4]~reg0_q\ $end
$var wire 1 d \state[5]~reg0_q\ $end
$var wire 1 e Pre_Q [5] $end
$var wire 1 f Pre_Q [4] $end
$var wire 1 g Pre_Q [3] $end
$var wire 1 h Pre_Q [2] $end
$var wire 1 i Pre_Q [1] $end
$var wire 1 j Pre_Q [0] $end
$var wire 1 k \ALT_INV_hold~input_o\ $end
$var wire 1 l \ALT_INV_clr~inputclkctrl_outclk\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0*
1+
x,
1-
1.
1/
10
11
12
03
14
05
0D
0E
0F
0G
0H
0I
xJ
xK
xL
xM
xN
xO
xP
xQ
xR
xS
xT
xU
xV
xW
xX
xY
xZ
x[
0\
x]
0^
x_
0`
xa
0b
0c
0d
xk
xl
06
07
08
09
0:
0;
0e
0f
0g
0h
0i
0j
1@
1A
1B
xC
1<
1=
1>
x?
0$
0%
0&
0'
0(
0)
$end
#516
1N
1?
#568
0a
#570
0[
#670
1O
0l
#681
0P
0J
1k
0C
#684
1Q
#698
0_
#706
0]
#736
1W
#737
1L
#738
0Y
#740
1S
#745
1U
#789
0M
#799
0R
#802
0X
0T
#810
0V
#819
0K
#1068
1Z
#10000
1!
13
#10516
1J
1C
#10670
1K
#20000
0!
0"
03
04
#20681
0N
0J
0?
0C
#20819
0O
0K
1l
#30000
1!
13
#30516
1J
1C
#30670
1K
#32419
1j
#32788
0Z
#32920
0L
#32941
1[
#33076
0S
#33077
0Q
#33079
0U
#33144
1X
#40000
0!
03
#40681
0J
0C
#40819
0K
#50000
1!
13
#50516
1J
1C
#50670
1K
#52419
1\
0j
1i
#52772
1Z
#52989
0[
#53062
1]
#53164
1U
#53221
0X
#53252
0Z
#53469
1V
#55301
1D
1;
1)
#60000
0!
03
#60681
0J
0C
#60819
0K
#70000
1!
13
#70516
1J
1C
#70670
1K
#72419
1^
0\
0i
1h
#72810
1Y
#73046
1_
#73075
0W
#73125
0]
#73138
1S
#73229
0V
#73444
1T
#75328
0D
0;
0)
#75668
1E
1:
1(
#80000
0!
03
#80681
0J
0C
#80819
0K
#90000
1!
13
#90516
1J
1C
#90670
1K
#92419
1`
0^
0h
1g
#92893
1Q
#92936
1a
#93079
0U
#93117
0_
#93198
1R
#93221
0T
#95392
1F
19
1'
#95683
0E
0:
0(
#100000
0!
1#
03
15
#100516
1P
0k
#100681
0J
0C
#100819
0K
#110000
1!
13
#110516
1J
1C
#110670
1K
#120000
0!
0#
03
05
#120681
0P
0J
1k
0C
#120819
0K
#130000
1!
13
#130516
1J
1C
#130670
1K
#132419
1b
0`
0g
1f
#132893
1L
#132920
0S
#132987
0a
#133199
1M
#133218
0R
#135412
0F
09
0'
#135528
1G
18
1&
#140000
0!
03
#140681
0J
0C
#140819
0K
#150000
1!
13
#150516
1J
1C
#150670
1K
#152419
1c
0b
0f
1e
#153043
0Q
#153157
0Y
#153208
0M
#153487
1Z
#155534
0G
08
0&
#155635
1H
17
1%
#160000
0!
03
#160681
0J
0C
#160819
0K
#170000
1!
13
#170516
1J
1C
#170670
1K
#172419
1d
0c
1j
0e
#172876
1W
#172920
0L
#172941
1[
#173191
1X
#173431
0Z
#175619
1I
16
1$
#175658
0H
07
0%
#180000
0!
03
#180681
0J
0C
#180819
0K
#190000
1!
13
#190516
1J
1C
#190670
1K
#192419
0d
1\
0j
1i
#192772
1Z
#192989
0[
#193062
1]
#193164
1U
#193221
0X
#193252
0Z
#193469
1V
#195301
1D
1;
1)
#195633
0I
06
0$
#200000
