

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Thu Nov  2 02:40:12 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  197384332|  197384893|  1.974 sec|  1.974 sec|  197384332|  197384893|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv3_Pipeline_KR_KC_fu_640  |conv3_Pipeline_KR_KC  |       85|       85|  0.850 us|  0.850 us|   85|   85|       no|
        |grp_conv3_Pipeline_RELU_fu_655   |conv3_Pipeline_RELU   |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        |grp_conv3_Pipeline_RELU2_fu_663  |conv3_Pipeline_RELU2  |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+-----------+-----------+-------------------+-----------+-----------+-------+----------+
        |               |    Latency (cycles)   |     Iteration     |  Initiation Interval  |  Trip |          |
        |   Loop Name   |    min    |    max    |      Latency      |  achieved |   target  | Count | Pipelined|
        +---------------+-----------+-----------+-------------------+-----------+-----------+-------+----------+
        |- TILE_ROW     |  197384331|  197384892|  3870281 ~ 3870292|          -|          -|     51|        no|
        | + LOAD_INPUT  |     227008|     227008|               7094|          -|          -|     32|        no|
        |  ++ BH        |       7092|       7092|                788|          -|          -|      9|        no|
        |   +++ PAD     |          2|          2|                  1|          -|          -|      2|        no|
        |   +++ BH.2    |        765|        765|                  3|          -|          -|    255|        no|
        | + IN          |       2784|       2784|                 87|          -|          -|     32|        no|
        |  ++ K         |         85|         85|                 17|          -|          -|      5|        no|
        |   +++ K.1     |         15|         15|                  3|          -|          -|      5|        no|
        | + IN_ROW_COL  |    3631200|    3631200|                 89|          -|          -|  40800|        no|
        | + BH          |       7737|       7744|               2579|          -|          -|      3|        no|
        |  ++ BH.1      |        765|        765|                  3|          -|          -|    255|        no|
        |  ++ BH.2      |        765|        765|                  3|          -|          -|    255|        no|
        | + BH          |       1538|       1540|                769|          -|          -|      2|        no|
        |  ++ BW        |        255|        255|                  1|          -|          -|    255|        no|
        |  ++ BW        |        255|        255|                  1|          -|          -|    255|        no|
        |  ++ BW        |        255|        255|                  1|          -|          -|    255|        no|
        +---------------+-----------+-----------+-------------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 27 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 15 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 4 
25 --> 26 
26 --> 24 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 40 
36 --> 37 35 
37 --> 38 36 
38 --> 39 
39 --> 37 
40 --> 41 44 
41 --> 42 
42 --> 43 
43 --> 40 
44 --> 45 53 
45 --> 46 
46 --> 47 49 
47 --> 48 
48 --> 46 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 63 
54 --> 55 
55 --> 56 58 
56 --> 57 
57 --> 55 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 44 
63 --> 65 64 
64 --> 64 65 
65 --> 65 66 2 
66 --> 66 63 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%h_2 = alloca i32 1"   --->   Operation 67 'alloca' 'h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 68 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val"   --->   Operation 69 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights"   --->   Operation 70 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 71 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 72 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_11, void @empty_23, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_29, void @empty_23, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_28, void @empty_23, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 76 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i62 %trunc_ln" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 77 'sext' 'sext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln111" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 78 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln33 = store i8 0, i8 %h_2" [src/conv3.cpp:33]   --->   Operation 79 'store' 'store_ln33' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln33 = br void %TILE_IN" [src/conv3.cpp:33]   --->   Operation 80 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h_2" [src/conv3.cpp:33]   --->   Operation 81 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.76ns)   --->   "%icmp_ln33 = icmp_eq  i8 %h_3, i8 255" [src/conv3.cpp:33]   --->   Operation 82 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %TILE_IN.split, void %for.end76" [src/conv3.cpp:33]   --->   Operation 83 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i8 %h_3" [src/conv3.cpp:126->src/conv3.cpp:58]   --->   Operation 84 'zext' 'zext_ln126' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i8 %h_3" [src/conv3.cpp:126->src/conv3.cpp:58]   --->   Operation 85 'zext' 'zext_ln126_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 51, i64 51, i64 51" [src/conv3.cpp:33]   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv3.cpp:33]   --->   Operation 87 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.42ns)   --->   "%br_ln80 = br void %BH.i" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 88 'br' 'br_ln80' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [src/conv3.cpp:61]   --->   Operation 89 'ret' 'ret_ln61' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.92>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%bin = phi i6 %add_ln80, void %for.inc45.i, i6 0, void %TILE_IN.split" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 90 'phi' 'bin' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%phi_mul = phi i23 %add_ln80_1, void %for.inc45.i, i23 0, void %TILE_IN.split" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 91 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.92ns)   --->   "%add_ln80_1 = add i23 %phi_mul, i23 260100" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 92 'add' 'add_ln80_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i6 %bin" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 93 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %bin, i3 0" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 94 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i9 %tmp_s" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 95 'zext' 'zext_ln92_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.77ns)   --->   "%add_ln92 = add i10 %zext_ln92_1, i10 %zext_ln92" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 96 'add' 'add_ln92' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.78ns)   --->   "%icmp_ln80 = icmp_eq  i6 %bin, i6 32" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 97 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.78ns)   --->   "%add_ln80 = add i6 %bin, i6 1" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 98 'add' 'add_ln80' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %BH.i.split, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 99 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 101 'specloopname' 'specloopname_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i23 %phi_mul" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 102 'zext' 'zext_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.42ns)   --->   "%br_ln81 = br void %PAD.i" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 103 'br' 'br_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%bh = phi i4 %add_ln81, void %for.inc42.i, i4 0, void %BH.i.split" [src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 104 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i4 %bh" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 105 'zext' 'zext_ln92_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.78ns)   --->   "%add_ln92_1 = add i10 %add_ln92, i10 %zext_ln92_2" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 106 'add' 'add_ln92_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i10 %add_ln92_1" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 107 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.11ns)   --->   "%mul_ln81 = mul i17 %zext_ln81_1, i17 259" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 108 'mul' 'mul_ln81' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.79ns)   --->   "%icmp_ln81 = icmp_eq  i4 %bh, i4 9" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 109 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.79ns)   --->   "%add_ln81 = add i4 %bh, i4 1" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 110 'add' 'add_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %PAD.i.split, void %for.inc45.i" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 111 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.79ns)   --->   "%add_ln84 = add i4 %bh, i4 14" [src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 112 'add' 'add_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i4 %add_ln84" [src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 113 'sext' 'sext_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.76ns)   --->   "%add_ln84_1 = add i10 %sext_ln84, i10 %zext_ln126" [src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 114 'add' 'add_ln84_1' <Predicate = (!icmp_ln81)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln84_1, i32 9" [src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 115 'bitselect' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_sgt  i10 %add_ln84_1, i10 254" [src/srcnn.cpp:56->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 116 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln81)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln84_1, i32 9" [src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 117 'bitselect' 'tmp_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp_3, i10 0, i10 254" [src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 118 'select' 'select_ln55' <Predicate = (!icmp_ln81)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 119 'or' 'or_ln55' <Predicate = (!icmp_ln81)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i10 %select_ln55, i10 %add_ln84_1" [src/srcnn.cpp:55->src/conv3.cpp:84->src/conv3.cpp:36]   --->   Operation 120 'select' 'hclamp' <Predicate = (!icmp_ln81)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 121 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln86_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 122 'bitconcatenate' 'shl_ln86_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i12 %shl_ln86_1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 123 'sext' 'sext_ln86' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.89ns)   --->   "%sub_ln86 = sub i20 %shl_ln, i20 %sext_ln86" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 124 'sub' 'sub_ln86' <Predicate = (!icmp_ln81)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln86_2 = sext i20 %sub_ln86" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 125 'sext' 'sext_ln86_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln86 = add i64 %sext_ln86_2, i64 %input_ftmap_read" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 126 'add' 'add_ln86' <Predicate = (!icmp_ln81)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln86_1 = add i64 %add_ln86, i64 %zext_ln81" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 127 'add' 'add_ln86_1' <Predicate = (!icmp_ln81)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln86_1, i32 2, i32 63" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 128 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i62 %trunc_ln3" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 129 'sext' 'sext_ln86_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln86_1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 130 'getelementptr' 'i3_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.08ns)   --->   "%add_ln87 = add i64 %add_ln86_1, i64 1016" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 131 'add' 'add_ln87' <Predicate = (!icmp_ln81)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln87, i32 2, i32 63" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 132 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i62 %trunc_ln4" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 133 'sext' 'sext_ln87' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln87" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 134 'getelementptr' 'i3_addr_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln80 = br void %BH.i" [src/conv3.cpp:80->src/conv3.cpp:36]   --->   Operation 135 'br' 'br_ln80' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 136 [8/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 136 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 137 [7/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 137 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 138 [8/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 138 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 139 [6/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 139 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 140 [7/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 140 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 141 [5/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 141 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 142 [6/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 142 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 143 [4/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 143 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 144 [5/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 144 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 145 [3/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 145 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 146 [4/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 146 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 147 [2/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 147 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 148 [3/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 148 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 149 [1/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 149 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 150 [2/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 150 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 151 [1/1] (7.30ns)   --->   "%i3_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i3_addr" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 151 'read' 'i3_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 152 [1/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 152 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 154 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i3_addr_read_1" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 155 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (7.30ns)   --->   "%i3_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i3_addr_1" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 156 'read' 'i3_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i3_addr_1_read" [src/conv3.cpp:87->src/conv3.cpp:36]   --->   Operation 157 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.42ns)   --->   "%br_ln90 = br void %for.inc.i" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 158 'br' 'br_ln90' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.87>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%p = phi i2 %add_ln90, void %for.inc.i.split, i2 0, void %PAD.i.split" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 159 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln92_3 = zext i2 %p" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 160 'zext' 'zext_ln92_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.86ns)   --->   "%add_ln92_2 = add i17 %mul_ln81, i17 %zext_ln92_3" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 161 'add' 'add_ln92_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln92_4 = zext i17 %add_ln92_2" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 162 'zext' 'zext_ln92_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln92_4" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 163 'getelementptr' 'input_fm_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i2 %p" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 164 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.54ns)   --->   "%icmp_ln90 = icmp_eq  i2 %p, i2 2" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 165 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/1] (0.54ns)   --->   "%add_ln90 = add i2 %p, i2 1" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 166 'add' 'add_ln90' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc.i.split, void %for.end.i" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 167 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 168 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 169 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (1.23ns)   --->   "%store_ln92 = store i32 %left, i17 %input_fm_buffer_addr" [src/conv3.cpp:92->src/conv3.cpp:36]   --->   Operation 170 'store' 'store_ln92' <Predicate = (!icmp_ln90)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_15 : Operation 171 [1/1] (0.77ns)   --->   "%add_ln93 = add i9 %zext_ln90, i9 257" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 171 'add' 'add_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i9 %add_ln93" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 172 'zext' 'zext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.86ns)   --->   "%add_ln93_1 = add i17 %mul_ln81, i17 %zext_ln93" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 173 'add' 'add_ln93_1' <Predicate = (!icmp_ln90)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i17 %add_ln93_1" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 174 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln93_1" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 175 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (1.23ns)   --->   "%store_ln93 = store i32 %right, i17 %input_fm_buffer_addr_1" [src/conv3.cpp:93->src/conv3.cpp:36]   --->   Operation 176 'store' 'store_ln93' <Predicate = (!icmp_ln90)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.inc.i" [src/conv3.cpp:90->src/conv3.cpp:36]   --->   Operation 177 'br' 'br_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 178 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 179 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 180 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 181 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 181 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 182 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 183 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 183 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 184 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 184 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 185 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 185 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 186 [1/1] (0.42ns)   --->   "%br_ln97 = br void %load-store-loop.i" [src/conv3.cpp:97->src/conv3.cpp:36]   --->   Operation 186 'br' 'br_ln97' <Predicate = true> <Delay = 0.42>

State 24 <SV = 23> <Delay = 1.62>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%loop_index_i = phi i8 0, void %for.end.i, i8 %empty_60, void %load-store-loop.i.split"   --->   Operation 187 'phi' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i8 %loop_index_i"   --->   Operation 188 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.76ns)   --->   "%exitcond257 = icmp_eq  i8 %loop_index_i, i8 255"   --->   Operation 189 'icmp' 'exitcond257' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [1/1] (0.76ns)   --->   "%empty_60 = add i8 %loop_index_i, i8 1"   --->   Operation 190 'add' 'empty_60' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond257, void %load-store-loop.i.split, void %for.inc42.i"   --->   Operation 191 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 2"   --->   Operation 192 'add' 'arrayidx36612_sum_i' <Predicate = (!exitcond257)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_cast147 = zext i9 %arrayidx36612_sum_i"   --->   Operation 193 'zext' 'arrayidx36612_sum_i_cast147' <Predicate = (!exitcond257)> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (0.86ns)   --->   "%empty_62 = add i17 %mul_ln81, i17 %arrayidx36612_sum_i_cast147" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 194 'add' 'empty_62' <Predicate = (!exitcond257)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln81 = br void %PAD.i" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 195 'br' 'br_ln81' <Predicate = (exitcond257)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 196 [1/1] (7.30ns)   --->   "%i3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i3_addr" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 196 'read' 'i3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 197 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%empty_61 = bitcast i32 %i3_addr_read" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 198 'bitcast' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%p_cast157 = zext i17 %empty_62" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 199 'zext' 'p_cast157' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast157" [src/conv3.cpp:81->src/conv3.cpp:36]   --->   Operation 200 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (1.23ns)   --->   "%store_ln86 = store i32 %empty_61, i17 %input_fm_buffer_addr_2" [src/conv3.cpp:86->src/conv3.cpp:36]   --->   Operation 201 'store' 'store_ln86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 202 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 27 <SV = 3> <Delay = 7.30>
ST_27 : Operation 203 [8/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 203 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 4> <Delay = 7.30>
ST_28 : Operation 204 [7/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 204 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 5> <Delay = 7.30>
ST_29 : Operation 205 [6/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 205 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 6> <Delay = 7.30>
ST_30 : Operation 206 [5/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 206 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 7> <Delay = 7.30>
ST_31 : Operation 207 [4/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 207 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 8> <Delay = 7.30>
ST_32 : Operation 208 [3/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 208 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 9> <Delay = 7.30>
ST_33 : Operation 209 [2/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 209 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 10> <Delay = 7.30>
ST_34 : Operation 210 [1/8] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 210 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 211 [1/1] (0.42ns)   --->   "%br_ln111 = br void %K.i" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 211 'br' 'br_ln111' <Predicate = true> <Delay = 0.42>

State 35 <SV = 11> <Delay = 0.78>
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%bin_1 = phi i6 %add_ln111, void %for.inc20.i, i6 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 212 'phi' 'bin_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (0.00ns)   --->   "%bin_1_cast = zext i6 %bin_1" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 213 'zext' 'bin_1_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %bin_1, i2 0" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 214 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i8 %tmp_1" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 215 'zext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 216 [1/1] (0.76ns)   --->   "%empty_64 = add i9 %tmp_12_cast, i9 %bin_1_cast" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 216 'add' 'empty_64' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 217 [1/1] (0.78ns)   --->   "%icmp_ln111 = icmp_eq  i6 %bin_1, i6 32" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 217 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 218 [1/1] (0.78ns)   --->   "%add_ln111 = add i6 %bin_1, i6 1" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 218 'add' 'add_ln111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %K.i.split, void %KR.preheader" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 219 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 220 [1/1] (0.00ns)   --->   "%speclooptripcount_ln111 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 220 'speclooptripcount' 'speclooptripcount_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_35 : Operation 221 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 221 'specloopname' 'specloopname_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_35 : Operation 222 [1/1] (0.42ns)   --->   "%br_ln112 = br void %for.body8.i" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 222 'br' 'br_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.42>
ST_35 : Operation 223 [1/1] (0.42ns)   --->   "%br_ln40 = br void %KR" [src/conv3.cpp:40]   --->   Operation 223 'br' 'br_ln40' <Predicate = (icmp_ln111)> <Delay = 0.42>

State 36 <SV = 12> <Delay = 1.56>
ST_36 : Operation 224 [1/1] (0.00ns)   --->   "%k = phi i3 %add_ln112, void %for.inc.i22, i3 0, void %K.i.split" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 224 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 225 [1/1] (0.00ns)   --->   "%k_cast = zext i3 %k" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 225 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 226 [1/1] (0.77ns)   --->   "%empty_65 = add i9 %empty_64, i9 %k_cast" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 226 'add' 'empty_65' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 227 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %empty_65" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 227 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 228 [1/1] (0.00ns)   --->   "%empty_66 = trunc i9 %empty_65" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 228 'trunc' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 229 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_66, i2 0" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 229 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 230 [1/1] (0.78ns)   --->   "%empty_67 = add i10 %p_shl, i10 %p_cast" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 230 'add' 'empty_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 231 [1/1] (0.67ns)   --->   "%icmp_ln112 = icmp_eq  i3 %k, i3 5" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 231 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 232 [1/1] (0.67ns)   --->   "%add_ln112 = add i3 %k, i3 1" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 232 'add' 'add_ln112' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.body8.i.split, void %for.inc20.i" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 233 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 234 [1/1] (0.00ns)   --->   "%speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 234 'speclooptripcount' 'speclooptripcount_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_36 : Operation 235 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 235 'specloopname' 'specloopname_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_36 : Operation 236 [1/1] (0.42ns)   --->   "%br_ln114 = br void %load-store-loop.i20" [src/conv3.cpp:114->src/conv3.cpp:37]   --->   Operation 236 'br' 'br_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.42>
ST_36 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln111 = br void %K.i" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 237 'br' 'br_ln111' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 37 <SV = 13> <Delay = 0.78>
ST_37 : Operation 238 [1/1] (0.00ns)   --->   "%loop_index_i19 = phi i3 0, void %for.body8.i.split, i3 %empty_69, void %load-store-loop.i20.split"   --->   Operation 238 'phi' 'loop_index_i19' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 239 [1/1] (0.00ns)   --->   "%loop_index_i19_cast146 = zext i3 %loop_index_i19"   --->   Operation 239 'zext' 'loop_index_i19_cast146' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 240 [1/1] (0.78ns)   --->   "%empty_68 = add i10 %empty_67, i10 %loop_index_i19_cast146" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 240 'add' 'empty_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 241 [1/1] (0.00ns)   --->   "%p_cast154 = zext i10 %empty_68" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 241 'zext' 'p_cast154' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 242 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr = getelementptr i32 %weight_buffer_0, i64 0, i64 %p_cast154" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 242 'getelementptr' 'weight_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 243 [1/1] (0.67ns)   --->   "%exitcond3410 = icmp_eq  i3 %loop_index_i19, i3 5"   --->   Operation 243 'icmp' 'exitcond3410' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 244 [1/1] (0.67ns)   --->   "%empty_69 = add i3 %loop_index_i19, i3 1"   --->   Operation 244 'add' 'empty_69' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3410, void %load-store-loop.i20.split, void %for.inc.i22"   --->   Operation 245 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.body8.i" [src/conv3.cpp:112->src/conv3.cpp:37]   --->   Operation 246 'br' 'br_ln112' <Predicate = (exitcond3410)> <Delay = 0.00>

State 38 <SV = 14> <Delay = 7.30>
ST_38 : Operation 247 [1/1] (7.30ns)   --->   "%w3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w3_addr" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 247 'read' 'w3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 15> <Delay = 1.23>
ST_39 : Operation 248 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 248 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 249 [1/1] (0.00ns)   --->   "%empty_70 = bitcast i32 %w3_addr_read" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 249 'bitcast' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 250 [1/1] (1.23ns)   --->   "%store_ln111 = store i32 %empty_70, i10 %weight_buffer_0_addr" [src/conv3.cpp:111->src/conv3.cpp:37]   --->   Operation 250 'store' 'store_ln111' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_39 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i20"   --->   Operation 251 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 40 <SV = 12> <Delay = 4.03>
ST_40 : Operation 252 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i16 %add_ln40_1, void %for.inc62, i16 0, void %KR.preheader" [src/conv3.cpp:40]   --->   Operation 252 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 253 [1/1] (0.00ns)   --->   "%i = phi i6 %select_ln40_1, void %for.inc62, i6 0, void %KR.preheader" [src/conv3.cpp:40]   --->   Operation 253 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 254 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i11 %select_ln42_2, void %for.inc62, i11 0, void %KR.preheader" [src/conv3.cpp:42]   --->   Operation 254 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 255 [1/1] (0.00ns)   --->   "%r = phi i3 %select_ln42_1, void %for.inc62, i3 0, void %KR.preheader" [src/conv3.cpp:42]   --->   Operation 255 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 256 [1/1] (0.00ns)   --->   "%c = phi i8 %add_ln43, void %for.inc62, i8 0, void %KR.preheader" [src/conv3.cpp:43]   --->   Operation 256 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 257 [1/1] (0.85ns)   --->   "%icmp_ln40 = icmp_eq  i16 %indvar_flatten22, i16 40800" [src/conv3.cpp:40]   --->   Operation 257 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 258 [1/1] (0.85ns)   --->   "%add_ln40_1 = add i16 %indvar_flatten22, i16 1" [src/conv3.cpp:40]   --->   Operation 258 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc62, void %RELU.0.i.preheader" [src/conv3.cpp:40]   --->   Operation 259 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 260 [1/1] (0.78ns)   --->   "%add_ln40 = add i6 %i, i6 1" [src/conv3.cpp:40]   --->   Operation 260 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 261 [1/1] (0.79ns)   --->   "%icmp_ln42 = icmp_eq  i11 %indvar_flatten7, i11 1275" [src/conv3.cpp:42]   --->   Operation 261 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 262 [1/1] (0.20ns)   --->   "%select_ln40 = select i1 %icmp_ln42, i3 0, i3 %r" [src/conv3.cpp:40]   --->   Operation 262 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 263 [1/1] (0.38ns)   --->   "%select_ln40_1 = select i1 %icmp_ln42, i6 %add_ln40, i6 %i" [src/conv3.cpp:40]   --->   Operation 263 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%xor_ln40 = xor i1 %icmp_ln42, i1 1" [src/conv3.cpp:40]   --->   Operation 264 'xor' 'xor_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 265 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i8 %c, i8 255" [src/conv3.cpp:43]   --->   Operation 265 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 266 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln40 = and i1 %icmp_ln43, i1 %xor_ln40" [src/conv3.cpp:40]   --->   Operation 266 'and' 'and_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 267 [1/1] (0.67ns)   --->   "%add_ln42 = add i3 %select_ln40, i3 1" [src/conv3.cpp:42]   --->   Operation 267 'add' 'add_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%or_ln42 = or i1 %and_ln40, i1 %icmp_ln42" [src/conv3.cpp:42]   --->   Operation 268 'or' 'or_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 269 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln42 = select i1 %or_ln42, i8 0, i8 %c" [src/conv3.cpp:42]   --->   Operation 269 'select' 'select_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 270 [1/1] (0.20ns)   --->   "%select_ln42_1 = select i1 %and_ln40, i3 %add_ln42, i3 %select_ln40" [src/conv3.cpp:42]   --->   Operation 270 'select' 'select_ln42_1' <Predicate = (!icmp_ln40)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 271 [1/1] (0.00ns)   --->   "%select_ln42_1_cast = zext i3 %select_ln42_1" [src/conv3.cpp:42]   --->   Operation 271 'zext' 'select_ln42_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 272 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %select_ln42_1, i8 0" [src/conv3.cpp:42]   --->   Operation 272 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_71 = sub i11 %p_shl1, i11 %select_ln42_1_cast" [src/conv3.cpp:42]   --->   Operation 273 'sub' 'empty_71' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 274 [1/1] (0.00ns)   --->   "%select_ln42_cast = zext i8 %select_ln42" [src/conv3.cpp:42]   --->   Operation 274 'zext' 'select_ln42_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 275 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%empty_72 = add i11 %empty_71, i11 %select_ln42_cast" [src/conv3.cpp:42]   --->   Operation 275 'add' 'empty_72' <Predicate = (!icmp_ln40)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 276 [1/1] (0.00ns)   --->   "%p_cast153 = zext i11 %empty_72" [src/conv3.cpp:42]   --->   Operation 276 'zext' 'p_cast153' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 277 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast153" [src/conv3.cpp:42]   --->   Operation 277 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_40 : Operation 278 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i11 %output_fm_buffer_0_addr" [src/conv3.cpp:53]   --->   Operation 278 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_40 : Operation 279 [1/1] (0.76ns)   --->   "%add_ln43 = add i8 %select_ln42, i8 1" [src/conv3.cpp:43]   --->   Operation 279 'add' 'add_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 280 [1/1] (0.79ns)   --->   "%add_ln42_1 = add i11 %indvar_flatten7, i11 1" [src/conv3.cpp:42]   --->   Operation 280 'add' 'add_ln42_1' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 281 [1/1] (0.38ns)   --->   "%select_ln42_2 = select i1 %icmp_ln42, i11 1, i11 %add_ln42_1" [src/conv3.cpp:42]   --->   Operation 281 'select' 'select_ln42_2' <Predicate = (!icmp_ln40)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 282 [1/1] (0.42ns)   --->   "%br_ln130 = br void %RELU.0.i" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 282 'br' 'br_ln130' <Predicate = (icmp_ln40)> <Delay = 0.42>

State 41 <SV = 13> <Delay = 4.60>
ST_41 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i6 %select_ln40_1" [src/conv3.cpp:53]   --->   Operation 283 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln53_7 = zext i6 %select_ln40_1" [src/conv3.cpp:53]   --->   Operation 284 'zext' 'zext_ln53_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln40_1, i3 0" [src/conv3.cpp:53]   --->   Operation 285 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln53_8 = zext i9 %tmp_2" [src/conv3.cpp:53]   --->   Operation 286 'zext' 'zext_ln53_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 287 [1/1] (0.77ns)   --->   "%add_ln53 = add i10 %zext_ln53_8, i10 %zext_ln53_7" [src/conv3.cpp:53]   --->   Operation 287 'add' 'add_ln53' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln40_1, i2 0" [src/conv3.cpp:53]   --->   Operation 288 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln53_9 = zext i8 %tmp_4" [src/conv3.cpp:53]   --->   Operation 289 'zext' 'zext_ln53_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 290 [1/1] (0.76ns)   --->   "%add_ln53_1 = add i9 %zext_ln53_9, i9 %zext_ln53" [src/conv3.cpp:53]   --->   Operation 290 'add' 'add_ln53_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 291 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i11 %output_fm_buffer_0_addr" [src/conv3.cpp:53]   --->   Operation 291 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_41 : Operation 292 [2/2] (3.36ns)   --->   "%call_ln53 = call void @conv3_Pipeline_KR_KC, i32 %output_fm_buffer_0_load, i9 %add_ln53_1, i3 %select_ln42_1, i10 %add_ln53, i8 %select_ln42, i32 %p_loc, i32 %weight_buffer_0, i32 %input_fm_buffer" [src/conv3.cpp:53]   --->   Operation 292 'call' 'call_ln53' <Predicate = true> <Delay = 3.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 14> <Delay = 0.00>
ST_42 : Operation 293 [1/2] (0.00ns)   --->   "%call_ln53 = call void @conv3_Pipeline_KR_KC, i32 %output_fm_buffer_0_load, i9 %add_ln53_1, i3 %select_ln42_1, i10 %add_ln53, i8 %select_ln42, i32 %p_loc, i32 %weight_buffer_0, i32 %input_fm_buffer" [src/conv3.cpp:53]   --->   Operation 293 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 15> <Delay = 1.23>
ST_43 : Operation 294 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str"   --->   Operation 294 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 295 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40800, i64 40800, i64 40800"   --->   Operation 295 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 296 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 296 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 297 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv3.cpp:43]   --->   Operation 297 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 298 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 298 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 299 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %p_loc_load, i11 %output_fm_buffer_0_addr" [src/conv3.cpp:53]   --->   Operation 299 'store' 'store_ln53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_43 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln43 = br void %KR" [src/conv3.cpp:43]   --->   Operation 300 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 44 <SV = 13> <Delay = 2.83>
ST_44 : Operation 301 [1/1] (0.00ns)   --->   "%bh_1 = phi i3 %add_ln130, void %for.inc45.1.i, i3 0, void %RELU.0.i.preheader" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 301 'phi' 'bh_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 302 [1/1] (0.67ns)   --->   "%icmp_ln130 = icmp_ult  i3 %bh_1, i3 5" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 302 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 303 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i3 %bh_1" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 304 'zext' 'zext_ln136' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %bh_1, i8 0" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 305 'bitconcatenate' 'tmp_5' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 306 [1/1] (0.79ns)   --->   "%sub_ln136 = sub i11 %tmp_5, i11 %zext_ln136" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 306 'sub' 'sub_ln136' <Predicate = (icmp_ln130)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i3 %bh_1" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 307 'zext' 'zext_ln130' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 308 [2/2] (2.03ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU, i11 %sub_ln136, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 308 'call' 'call_ln136' <Predicate = (icmp_ln130)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 309 [1/1] (0.76ns)   --->   "%add_ln133 = add i9 %zext_ln130, i9 %zext_ln126_1" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 309 'add' 'add_ln133' <Predicate = (icmp_ln130)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln133, i10 0" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 310 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i19 %shl_ln1" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 311 'zext' 'zext_ln133' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 312 [1/1] (0.00ns)   --->   "%shl_ln133_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln133, i2 0" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 312 'bitconcatenate' 'shl_ln133_1' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln133_3 = zext i11 %shl_ln133_1" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 313 'zext' 'zext_ln133_3' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 314 [1/1] (0.88ns)   --->   "%sub_ln133 = sub i20 %zext_ln133, i20 %zext_ln133_3" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 314 'sub' 'sub_ln133' <Predicate = (icmp_ln130)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i20 %sub_ln133" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 315 'sext' 'sext_ln133' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 316 [1/1] (1.08ns)   --->   "%add_ln133_1 = add i64 %sext_ln133, i64 %output_ftmap_read" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 316 'add' 'add_ln133_1' <Predicate = (icmp_ln130)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln133_1, i32 2, i32 63" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 317 'partselect' 'trunc_ln5' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i62 %trunc_ln5" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 318 'sext' 'sext_ln143' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_44 : Operation 319 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln143" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 319 'getelementptr' 'o_addr' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 45 <SV = 14> <Delay = 7.30>
ST_45 : Operation 320 [1/1] (0.00ns)   --->   "%speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 320 'speclooptripcount' 'speclooptripcount_ln130' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 321 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 321 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 322 [1/2] (0.00ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU, i11 %sub_ln136, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 322 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 323 [1/1] (7.30ns)   --->   "%empty_73 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr, i32 255" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 323 'writereq' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 324 [1/1] (0.42ns)   --->   "%br_ln143 = br void %load-store-loop.0.i" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 324 'br' 'br_ln143' <Predicate = true> <Delay = 0.42>

State 46 <SV = 15> <Delay = 2.73>
ST_46 : Operation 325 [1/1] (0.00ns)   --->   "%loop_index_0_i = phi i8 0, void %RELU.0.i.split, i8 %empty_75, void %load-store-loop.0.i.split"   --->   Operation 325 'phi' 'loop_index_0_i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 326 [1/1] (0.00ns)   --->   "%loop_index_0_i_cast148 = zext i8 %loop_index_0_i"   --->   Operation 326 'zext' 'loop_index_0_i_cast148' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 327 [1/1] (0.79ns)   --->   "%empty_74 = add i11 %sub_ln136, i11 %loop_index_0_i_cast148" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 327 'add' 'empty_74' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 328 [1/1] (0.00ns)   --->   "%p_cast158 = zext i11 %empty_74" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 328 'zext' 'p_cast158' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 329 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast158" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 329 'getelementptr' 'output_fm_buffer_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 330 [1/1] (0.76ns)   --->   "%exitcond6119 = icmp_eq  i8 %loop_index_0_i, i8 255"   --->   Operation 330 'icmp' 'exitcond6119' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 331 [1/1] (0.76ns)   --->   "%empty_75 = add i8 %loop_index_0_i, i8 1"   --->   Operation 331 'add' 'empty_75' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6119, void %load-store-loop.0.i.split, void %for.inc45.0.i"   --->   Operation 332 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 333 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i11 %output_fm_buffer_0_addr_1" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 333 'load' 'output_fm_buffer_0_load_1' <Predicate = (!exitcond6119)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_46 : Operation 334 [1/1] (0.00ns)   --->   "%or_ln133 = or i3 %bh_1, i3 1" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 334 'or' 'or_ln133' <Predicate = (exitcond6119)> <Delay = 0.00>
ST_46 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln133_4 = zext i3 %or_ln133" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 335 'zext' 'zext_ln133_4' <Predicate = (exitcond6119)> <Delay = 0.00>
ST_46 : Operation 336 [1/1] (0.76ns)   --->   "%add_ln133_2 = add i9 %zext_ln133_4, i9 %zext_ln126_1" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 336 'add' 'add_ln133_2' <Predicate = (exitcond6119)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 337 [1/1] (0.00ns)   --->   "%shl_ln133_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln133_2, i10 0" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 337 'bitconcatenate' 'shl_ln133_2' <Predicate = (exitcond6119)> <Delay = 0.00>
ST_46 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln133_5 = zext i19 %shl_ln133_2" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 338 'zext' 'zext_ln133_5' <Predicate = (exitcond6119)> <Delay = 0.00>
ST_46 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln133_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln133_2, i2 0" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 339 'bitconcatenate' 'shl_ln133_3' <Predicate = (exitcond6119)> <Delay = 0.00>
ST_46 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln133_6 = zext i11 %shl_ln133_3" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 340 'zext' 'zext_ln133_6' <Predicate = (exitcond6119)> <Delay = 0.00>
ST_46 : Operation 341 [1/1] (0.88ns)   --->   "%sub_ln133_1 = sub i20 %zext_ln133_5, i20 %zext_ln133_6" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 341 'sub' 'sub_ln133_1' <Predicate = (exitcond6119)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln133_1 = sext i20 %sub_ln133_1" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 342 'sext' 'sext_ln133_1' <Predicate = (exitcond6119)> <Delay = 0.00>
ST_46 : Operation 343 [1/1] (1.08ns)   --->   "%add_ln133_3 = add i64 %sext_ln133_1, i64 %output_ftmap_read" [src/conv3.cpp:133->src/conv3.cpp:58]   --->   Operation 343 'add' 'add_ln133_3' <Predicate = (exitcond6119)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 16> <Delay = 1.23>
ST_47 : Operation 344 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i11 %output_fm_buffer_0_addr_1" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 344 'load' 'output_fm_buffer_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>

State 48 <SV = 17> <Delay = 7.30>
ST_48 : Operation 345 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 345 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 346 [1/1] (0.00ns)   --->   "%empty_76 = bitcast i32 %output_fm_buffer_0_load_1" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 346 'bitcast' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 347 [1/1] (7.30ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %o_addr, i32 %empty_76, i4 15" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 347 'write' 'write_ln143' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0.i"   --->   Operation 348 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 49 <SV = 16> <Delay = 7.30>
ST_49 : Operation 349 [5/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 349 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 17> <Delay = 7.30>
ST_50 : Operation 350 [4/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 350 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 18> <Delay = 7.30>
ST_51 : Operation 351 [3/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 351 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 19> <Delay = 7.30>
ST_52 : Operation 352 [2/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 352 'writeresp' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 20> <Delay = 7.30>
ST_53 : Operation 353 [1/5] (7.30ns)   --->   "%empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 353 'writeresp' 'empty_77' <Predicate = (icmp_ln130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln136_3 = zext i3 %or_ln133" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 354 'zext' 'zext_ln136_3' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_53 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %or_ln133, i8 0" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 355 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_53 : Operation 356 [1/1] (0.79ns)   --->   "%sub_ln136_1 = sub i11 %tmp_6, i11 %zext_ln136_3" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 356 'sub' 'sub_ln136_1' <Predicate = (icmp_ln130)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 357 [1/1] (0.67ns)   --->   "%icmp_ln130_1 = icmp_ult  i3 %or_ln133, i3 5" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 357 'icmp' 'icmp_ln130_1' <Predicate = (icmp_ln130)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130_1, void %for.end50.i, void %for.body8.1.i.preheader" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 358 'br' 'br_ln130' <Predicate = (icmp_ln130)> <Delay = 0.00>
ST_53 : Operation 359 [2/2] (2.03ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU2, i11 %sub_ln136_1, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 359 'call' 'call_ln136' <Predicate = (icmp_ln130 & icmp_ln130_1)> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln143_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln133_3, i32 2, i32 63" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 360 'partselect' 'trunc_ln143_1' <Predicate = (icmp_ln130 & icmp_ln130_1)> <Delay = 0.00>
ST_53 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln143_1 = sext i62 %trunc_ln143_1" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 361 'sext' 'sext_ln143_1' <Predicate = (icmp_ln130 & icmp_ln130_1)> <Delay = 0.00>
ST_53 : Operation 362 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln143_1" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 362 'getelementptr' 'o_addr_1' <Predicate = (icmp_ln130 & icmp_ln130_1)> <Delay = 0.00>
ST_53 : Operation 363 [1/1] (0.42ns)   --->   "%br_ln65 = br void %BW.0.i.i" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 363 'br' 'br_ln65' <Predicate = (!icmp_ln130_1) | (!icmp_ln130)> <Delay = 0.42>

State 54 <SV = 21> <Delay = 7.30>
ST_54 : Operation 364 [1/2] (0.00ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU2, i11 %sub_ln136_1, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 364 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 365 [1/1] (7.30ns)   --->   "%empty_78 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr_1, i32 255" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 365 'writereq' 'empty_78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 366 [1/1] (0.42ns)   --->   "%br_ln143 = br void %load-store-loop.1.i" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 366 'br' 'br_ln143' <Predicate = true> <Delay = 0.42>

State 55 <SV = 22> <Delay = 2.03>
ST_55 : Operation 367 [1/1] (0.00ns)   --->   "%loop_index_1_i = phi i8 0, void %for.body8.1.i.preheader, i8 %empty_80, void %load-store-loop.1.i.split"   --->   Operation 367 'phi' 'loop_index_1_i' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 368 [1/1] (0.00ns)   --->   "%loop_index_1_i_cast149 = zext i8 %loop_index_1_i"   --->   Operation 368 'zext' 'loop_index_1_i_cast149' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 369 [1/1] (0.79ns)   --->   "%empty_79 = add i11 %sub_ln136_1, i11 %loop_index_1_i_cast149" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 369 'add' 'empty_79' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 370 [1/1] (0.00ns)   --->   "%p_cast160 = zext i11 %empty_79" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 370 'zext' 'p_cast160' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 371 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_2 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast160" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 371 'getelementptr' 'output_fm_buffer_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 372 [1/1] (0.76ns)   --->   "%exitcond6521 = icmp_eq  i8 %loop_index_1_i, i8 255"   --->   Operation 372 'icmp' 'exitcond6521' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 373 [1/1] (0.76ns)   --->   "%empty_80 = add i8 %loop_index_1_i, i8 1"   --->   Operation 373 'add' 'empty_80' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6521, void %load-store-loop.1.i.split, void %for.inc45.1.i"   --->   Operation 374 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 375 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load_2 = load i11 %output_fm_buffer_0_addr_2" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 375 'load' 'output_fm_buffer_0_load_2' <Predicate = (!exitcond6521)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_55 : Operation 376 [1/1] (0.67ns)   --->   "%add_ln130 = add i3 %bh_1, i3 2" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 376 'add' 'add_ln130' <Predicate = (exitcond6521)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 23> <Delay = 1.23>
ST_56 : Operation 377 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load_2 = load i11 %output_fm_buffer_0_addr_2" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 377 'load' 'output_fm_buffer_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>

State 57 <SV = 24> <Delay = 7.30>
ST_57 : Operation 378 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 378 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 379 [1/1] (0.00ns)   --->   "%empty_81 = bitcast i32 %output_fm_buffer_0_load_2" [src/conv3.cpp:136->src/conv3.cpp:58]   --->   Operation 379 'bitcast' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 380 [1/1] (7.30ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %o_addr_1, i32 %empty_81, i4 15" [src/conv3.cpp:143->src/conv3.cpp:58]   --->   Operation 380 'write' 'write_ln143' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1.i"   --->   Operation 381 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 58 <SV = 23> <Delay = 7.30>
ST_58 : Operation 382 [5/5] (7.30ns)   --->   "%empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 382 'writeresp' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 24> <Delay = 7.30>
ST_59 : Operation 383 [4/5] (7.30ns)   --->   "%empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 383 'writeresp' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 25> <Delay = 7.30>
ST_60 : Operation 384 [3/5] (7.30ns)   --->   "%empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 384 'writeresp' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 26> <Delay = 7.30>
ST_61 : Operation 385 [2/5] (7.30ns)   --->   "%empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 385 'writeresp' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 27> <Delay = 7.30>
ST_62 : Operation 386 [1/5] (7.30ns)   --->   "%empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 386 'writeresp' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln130 = br void %RELU.0.i" [src/conv3.cpp:130->src/conv3.cpp:58]   --->   Operation 387 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>

State 63 <SV = 21> <Delay = 0.79>
ST_63 : Operation 388 [1/1] (0.00ns)   --->   "%h = phi i3 %add_ln65_2, void %for.inc13.2.i.i, i3 0, void %for.end50.i" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 388 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i3 %h" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 389 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %h, i8 0" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 390 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 391 [1/1] (0.79ns)   --->   "%sub_ln69 = sub i11 %tmp_7, i11 %zext_ln69" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 391 'sub' 'sub_ln69' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 392 [1/1] (0.67ns)   --->   "%icmp_ln65 = icmp_ult  i3 %h, i3 5" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 392 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %BW.0.i.i.split" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 393 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 394 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 394 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_63 : Operation 395 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 395 'specloopname' 'specloopname_ln65' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_63 : Operation 396 [1/1] (0.42ns)   --->   "%br_ln67 = br void %for.inc.0.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 396 'br' 'br_ln67' <Predicate = (icmp_ln65)> <Delay = 0.42>

State 64 <SV = 22> <Delay = 2.03>
ST_64 : Operation 397 [1/1] (0.00ns)   --->   "%w = phi i8 %add_ln67, void %for.inc.0.i.i.split, i8 0, void %BW.0.i.i.split" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 397 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i8 %w" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 398 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 399 [1/1] (0.79ns)   --->   "%add_ln69 = add i11 %sub_ln69, i11 %zext_ln69_1" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 399 'add' 'add_ln69' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i11 %add_ln69" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 400 'zext' 'zext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 401 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_3 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln69_2" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 401 'getelementptr' 'output_fm_buffer_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 402 [1/1] (0.76ns)   --->   "%icmp_ln67 = icmp_eq  i8 %w, i8 255" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 402 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 403 [1/1] (0.76ns)   --->   "%add_ln67 = add i8 %w, i8 1" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 403 'add' 'add_ln67' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.inc.0.i.i.split, void %for.inc13.0.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 404 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 405 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 405 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_64 : Operation 406 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 406 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_64 : Operation 407 [1/1] (1.23ns)   --->   "%store_ln69 = store i32 0, i11 %output_fm_buffer_0_addr_3" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 407 'store' 'store_ln69' <Predicate = (!icmp_ln67)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_64 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc.0.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 408 'br' 'br_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_64 : Operation 409 [1/1] (0.67ns)   --->   "%add_ln65 = add i3 %h, i3 1" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 409 'add' 'add_ln65' <Predicate = (icmp_ln67)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln69_3 = zext i3 %add_ln65" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 410 'zext' 'zext_ln69_3' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_64 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %add_ln65, i8 0" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 411 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_64 : Operation 412 [1/1] (0.79ns)   --->   "%sub_ln69_1 = sub i11 %tmp_8, i11 %zext_ln69_3" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 412 'sub' 'sub_ln69_1' <Predicate = (icmp_ln67)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 413 [1/1] (0.42ns)   --->   "%br_ln67 = br void %for.inc.1.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 413 'br' 'br_ln67' <Predicate = (icmp_ln67)> <Delay = 0.42>

State 65 <SV = 23> <Delay = 2.03>
ST_65 : Operation 414 [1/1] (0.00ns)   --->   "%w_3 = phi i8 %add_ln67_1, void %for.inc.1.i.i.split, i8 0, void %for.inc13.0.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 414 'phi' 'w_3' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_65 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln69_4 = zext i8 %w_3" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 415 'zext' 'zext_ln69_4' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_65 : Operation 416 [1/1] (0.79ns)   --->   "%add_ln69_3 = add i11 %sub_ln69_1, i11 %zext_ln69_4" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 416 'add' 'add_ln69_3' <Predicate = (icmp_ln65)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln69_5 = zext i11 %add_ln69_3" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 417 'zext' 'zext_ln69_5' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_65 : Operation 418 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_4 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln69_5" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 418 'getelementptr' 'output_fm_buffer_0_addr_4' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_65 : Operation 419 [1/1] (0.76ns)   --->   "%icmp_ln67_1 = icmp_eq  i8 %w_3, i8 255" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 419 'icmp' 'icmp_ln67_1' <Predicate = (icmp_ln65)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 420 [1/1] (0.76ns)   --->   "%add_ln67_1 = add i8 %w_3, i8 1" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 420 'add' 'add_ln67_1' <Predicate = (icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67_1, void %for.inc.1.i.i.split, void %for.inc13.1.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 421 'br' 'br_ln67' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_65 : Operation 422 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 422 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = (icmp_ln65 & !icmp_ln67_1)> <Delay = 0.00>
ST_65 : Operation 423 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 423 'specloopname' 'specloopname_ln67' <Predicate = (icmp_ln65 & !icmp_ln67_1)> <Delay = 0.00>
ST_65 : Operation 424 [1/1] (1.23ns)   --->   "%store_ln69 = store i32 0, i11 %output_fm_buffer_0_addr_4" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 424 'store' 'store_ln69' <Predicate = (icmp_ln65 & !icmp_ln67_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_65 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc.1.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 425 'br' 'br_ln67' <Predicate = (icmp_ln65 & !icmp_ln67_1)> <Delay = 0.00>
ST_65 : Operation 426 [1/1] (0.67ns)   --->   "%add_ln65_1 = add i3 %h, i3 2" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 426 'add' 'add_ln65_1' <Predicate = (icmp_ln65 & icmp_ln67_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln69_6 = zext i3 %add_ln65_1" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 427 'zext' 'zext_ln69_6' <Predicate = (icmp_ln65 & icmp_ln67_1)> <Delay = 0.00>
ST_65 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %add_ln65_1, i8 0" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 428 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln65 & icmp_ln67_1)> <Delay = 0.00>
ST_65 : Operation 429 [1/1] (0.79ns)   --->   "%sub_ln69_2 = sub i11 %tmp_9, i11 %zext_ln69_6" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 429 'sub' 'sub_ln69_2' <Predicate = (icmp_ln65 & icmp_ln67_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 430 [1/1] (0.67ns)   --->   "%icmp_ln65_1 = icmp_ult  i3 %add_ln65_1, i3 5" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 430 'icmp' 'icmp_ln65_1' <Predicate = (icmp_ln65 & icmp_ln67_1)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65_1, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %for.inc.2.i.i.preheader" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 431 'br' 'br_ln65' <Predicate = (icmp_ln65 & icmp_ln67_1)> <Delay = 0.00>
ST_65 : Operation 432 [1/1] (0.42ns)   --->   "%br_ln69 = br void %for.inc.2.i.i" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 432 'br' 'br_ln69' <Predicate = (icmp_ln65 & icmp_ln67_1 & icmp_ln65_1)> <Delay = 0.42>
ST_65 : Operation 433 [1/1] (0.76ns)   --->   "%add_ln33 = add i8 %h_3, i8 5" [src/conv3.cpp:33]   --->   Operation 433 'add' 'add_ln33' <Predicate = (icmp_ln67_1 & !icmp_ln65_1) | (!icmp_ln65)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 434 [1/1] (0.42ns)   --->   "%store_ln33 = store i8 %add_ln33, i8 %h_2" [src/conv3.cpp:33]   --->   Operation 434 'store' 'store_ln33' <Predicate = (icmp_ln67_1 & !icmp_ln65_1) | (!icmp_ln65)> <Delay = 0.42>
ST_65 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln33 = br void %TILE_IN" [src/conv3.cpp:33]   --->   Operation 435 'br' 'br_ln33' <Predicate = (icmp_ln67_1 & !icmp_ln65_1) | (!icmp_ln65)> <Delay = 0.00>

State 66 <SV = 24> <Delay = 2.03>
ST_66 : Operation 436 [1/1] (0.00ns)   --->   "%w_4 = phi i8 %add_ln67_2, void %for.inc.2.i.i.split, i8 0, void %for.inc.2.i.i.preheader" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 436 'phi' 'w_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln69_7 = zext i8 %w_4" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 437 'zext' 'zext_ln69_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 438 [1/1] (0.79ns)   --->   "%add_ln69_4 = add i11 %sub_ln69_2, i11 %zext_ln69_7" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 438 'add' 'add_ln69_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln69_8 = zext i11 %add_ln69_4" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 439 'zext' 'zext_ln69_8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 440 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_5 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln69_8" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 440 'getelementptr' 'output_fm_buffer_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 441 [1/1] (0.76ns)   --->   "%icmp_ln67_2 = icmp_eq  i8 %w_4, i8 255" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 441 'icmp' 'icmp_ln67_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 442 [1/1] (0.76ns)   --->   "%add_ln67_2 = add i8 %w_4, i8 1" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 442 'add' 'add_ln67_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67_2, void %for.inc.2.i.i.split, void %for.inc13.2.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 443 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 444 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 444 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = (!icmp_ln67_2)> <Delay = 0.00>
ST_66 : Operation 445 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 445 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln67_2)> <Delay = 0.00>
ST_66 : Operation 446 [1/1] (1.23ns)   --->   "%store_ln69 = store i32 0, i11 %output_fm_buffer_0_addr_5" [src/conv3.cpp:69->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 446 'store' 'store_ln69' <Predicate = (!icmp_ln67_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_66 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc.2.i.i" [src/conv3.cpp:67->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 447 'br' 'br_ln67' <Predicate = (!icmp_ln67_2)> <Delay = 0.00>
ST_66 : Operation 448 [1/1] (0.67ns)   --->   "%add_ln65_2 = add i3 %h, i3 3" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 448 'add' 'add_ln65_2' <Predicate = (icmp_ln67_2)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln65 = br void %BW.0.i.i" [src/conv3.cpp:65->src/conv3.cpp:149->src/conv3.cpp:58]   --->   Operation 449 'br' 'br_ln65' <Predicate = (icmp_ln67_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ weight_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h_2                         (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111]
output_ftmap_read           (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
conv3_biases_0_0_val_read   (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
conv3_weights_read          (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
input_ftmap_read            (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
p_loc                       (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln                    (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln111                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
w3_addr                     (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
store_ln33                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln33                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
h_3                         (load             ) [ 0001111111111111111111111111111111111111111111111111111111111111111]
icmp_ln33                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln33                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln126                  (zext             ) [ 0001111111111111111111111110000000000000000000000000000000000000000]
zext_ln126_1                (zext             ) [ 0001111111111111111111111111111111111111111111111111111111111110000]
speclooptripcount_ln33      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln33           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln80                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
ret_ln61                    (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bin                         (phi              ) [ 0001000000000000000000000000000000000000000000000000000000000000000]
phi_mul                     (phi              ) [ 0001000000000000000000000000000000000000000000000000000000000000000]
add_ln80_1                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
zext_ln92                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln92_1                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln92                    (add              ) [ 0000111111111111111111111110000000000000000000000000000000000000000]
icmp_ln80                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln80                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln80                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln80      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln80           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln81                   (zext             ) [ 0000111111111111111111111110000000000000000000000000000000000000000]
br_ln81                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
bh                          (phi              ) [ 0000100000000000000000000000000000000000000000000000000000000000000]
zext_ln92_2                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln92_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln81_1                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
mul_ln81                    (mul              ) [ 0000011111111111111111111110000000000000000000000000000000000000000]
icmp_ln81                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln81                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln81                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln84                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln84                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln84_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp                         (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln56                   (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                       (bitselect        ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
select_ln55                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
or_ln55                     (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
hclamp                      (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
shl_ln86_1                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln86                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sub_ln86                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln86_2                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln86                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln86_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln86_1                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
i3_addr                     (getelementptr    ) [ 0000011111111111111111111110000000000000000000000000000000000000000]
add_ln87                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln87                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
i3_addr_1                   (getelementptr    ) [ 0000011111111110000000000000000000000000000000000000000000000000000]
br_ln80                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
i3_load_req                 (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
i3_addr_read_1              (read             ) [ 0000000000000010000000000000000000000000000000000000000000000000000]
i3_load_1_req               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln81      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln81           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
left                        (bitcast          ) [ 0000000000000001000000000000000000000000000000000000000000000000000]
i3_addr_1_read              (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
right                       (bitcast          ) [ 0000000000000001000000000000000000000000000000000000000000000000000]
br_ln90                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
p                           (phi              ) [ 0000000000000001000000000000000000000000000000000000000000000000000]
zext_ln92_3                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln92_2                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln92_4                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln90                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln90                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln90                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln90                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln90      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln90           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln92                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln93                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln93                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln93_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln93_1                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_1      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln93                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln90                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
empty                       (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln97                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
loop_index_i                (phi              ) [ 0000000000000000000000001000000000000000000000000000000000000000000]
loop_index_i_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
exitcond257                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
empty_60                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln0                      (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
arrayidx36612_sum_i         (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
arrayidx36612_sum_i_cast147 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_62                    (add              ) [ 0000000000000000000000000110000000000000000000000000000000000000000]
br_ln81                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
i3_addr_read                (read             ) [ 0000000000000000000000000010000000000000000000000000000000000000000]
speclooptripcount_ln0       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_61                    (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast157                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
input_fm_buffer_addr_2      (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln86                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                      (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
empty_63                    (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln111                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
bin_1                       (phi              ) [ 0000000000000000000000000000000000010000000000000000000000000000000]
bin_1_cast                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_12_cast                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_64                    (add              ) [ 0000000000000000000000000000000000001111000000000000000000000000000]
icmp_ln111                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln111                   (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln111                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln111     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln111          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln112                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln40                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
k                           (phi              ) [ 0000000000000000000000000000000000001000000000000000000000000000000]
k_cast                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_65                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast                      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_66                    (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_shl                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_67                    (add              ) [ 0000000000000000000000000000000000000111000000000000000000000000000]
icmp_ln112                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln112                   (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln112                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln112     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln112          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln114                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln111                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
loop_index_i19              (phi              ) [ 0000000000000000000000000000000000000100000000000000000000000000000]
loop_index_i19_cast146      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_68                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast154                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
weight_buffer_0_addr        (getelementptr    ) [ 0000000000000000000000000000000000000011000000000000000000000000000]
exitcond3410                (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
empty_69                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln0                      (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln112                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
w3_addr_read                (read             ) [ 0000000000000000000000000000000000000001000000000000000000000000000]
speclooptripcount_ln0       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_70                    (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln111                 (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                      (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
indvar_flatten22            (phi              ) [ 0000000000000000000000000000000000000000100000000000000000000000000]
i                           (phi              ) [ 0000000000000000000000000000000000000000100000000000000000000000000]
indvar_flatten7             (phi              ) [ 0000000000000000000000000000000000000000100000000000000000000000000]
r                           (phi              ) [ 0000000000000000000000000000000000000000100000000000000000000000000]
c                           (phi              ) [ 0000000000000000000000000000000000000000100000000000000000000000000]
icmp_ln40                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln40_1                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln40                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln40                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln42                   (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
select_ln40                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
select_ln40_1               (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
xor_ln40                    (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln43                   (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
and_ln40                    (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln42                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
or_ln42                     (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
select_ln42                 (select           ) [ 0000000000000000000000000000000000000000011000000000000000000000000]
select_ln42_1               (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
select_ln42_1_cast          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_shl1                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_71                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
select_ln42_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_72                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast153                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr     (getelementptr    ) [ 0000000000000000000000000000000000000000011100000000000000000000000]
add_ln43                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln42_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
select_ln42_2               (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln130                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
zext_ln53                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln53_7                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln53_8                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln53                    (add              ) [ 0000000000000000000000000000000000000000001000000000000000000000000]
tmp_4                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln53_9                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln53_1                  (add              ) [ 0000000000000000000000000000000000000000001000000000000000000000000]
output_fm_buffer_0_load     (load             ) [ 0000000000000000000000000000000000000000001000000000000000000000000]
call_ln53                   (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0            (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0            (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln43           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_loc_load                  (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln53                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln43                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
bh_1                        (phi              ) [ 0000000000000000000000000000000000000000000011111111111111000000000]
icmp_ln130                  (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln130                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln136                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sub_ln136                   (sub              ) [ 0000000000000000000000000000000000000000000001111000000000000000000]
zext_ln130                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln133                   (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
shl_ln1                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln133                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
shl_ln133_1                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln133_3                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sub_ln133                   (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln133                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln133_1                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln143                  (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
o_addr                      (getelementptr    ) [ 0000000000000000000000000000000000000000000001111111110000000000000]
speclooptripcount_ln130     (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln130          (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
call_ln136                  (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_73                    (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln143                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
loop_index_0_i              (phi              ) [ 0000000000000000000000000000000000000000000000100000000000000000000]
loop_index_0_i_cast148      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_74                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast158                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr_1   (getelementptr    ) [ 0000000000000000000000000000000000000000000000010000000000000000000]
exitcond6119                (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
empty_75                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln0                      (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
or_ln133                    (or               ) [ 0011111111111111111111111111111111111111111110000111111111111111111]
zext_ln133_4                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln133_2                 (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
shl_ln133_2                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln133_5                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
shl_ln133_3                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln133_6                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sub_ln133_1                 (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln133_1                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln133_3                 (add              ) [ 0011111111111111111111111111111111111111111110000111111111111111111]
output_fm_buffer_0_load_1   (load             ) [ 0000000000000000000000000000000000000000000000001000000000000000000]
speclooptripcount_ln0       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_76                    (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
write_ln143                 (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                      (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
empty_77                    (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln136_3                (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sub_ln136_1                 (sub              ) [ 0000000000000000000000000000000000000000000000000000001111000000000]
icmp_ln130_1                (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln130                    (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln143_1               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln143_1                (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
o_addr_1                    (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000001111111110000]
br_ln65                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
call_ln136                  (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_78                    (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln143                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
loop_index_1_i              (phi              ) [ 0000000000000000000000000000000000000000000000000000000100000000000]
loop_index_1_i_cast149      (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_79                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast160                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr_2   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000010000000000]
exitcond6521                (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
empty_80                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln0                      (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln130                   (add              ) [ 0011111111111111111111111111111111111111111111111111110000111111111]
output_fm_buffer_0_load_2   (load             ) [ 0000000000000000000000000000000000000000000000000000000001000000000]
speclooptripcount_ln0       (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_81                    (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
write_ln143                 (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                      (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
empty_82                    (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln130                    (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
h                           (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000001111]
zext_ln69                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sub_ln69                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000100]
icmp_ln65                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln65                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln65      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln65           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln67                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
w                           (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000100]
zext_ln69_1                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln69                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln69_2                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr_3   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln67                   (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln67                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln67                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln67      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln67           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln69                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln67                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln65                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln69_3                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sub_ln69_1                  (sub              ) [ 0011111111111111111111111111111111111111111111111111111111111111011]
br_ln67                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
w_3                         (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000010]
zext_ln69_4                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln69_3                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln69_5                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr_4   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln67_1                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln67_1                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln67                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln67      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln67           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln69                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln67                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln65_1                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln69_6                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                       (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sub_ln69_2                  (sub              ) [ 0000000000000000000000000000000000000000000000000000000000000000001]
icmp_ln65_1                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln65                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln69                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln33                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln33                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln33                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
w_4                         (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000001]
zext_ln69_7                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln69_4                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln69_8                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
output_fm_buffer_0_addr_5   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln67_2                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln67_2                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln67                     (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln67      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln67           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln69                  (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln67                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln65_2                  (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln65                     (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_buffer_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_KR_KC"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU2"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1004" name="h_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_2/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_loc_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="output_ftmap_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="conv3_biases_0_0_val_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="conv3_weights_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="input_ftmap_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_readreq_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="0" index="2" bw="9" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i3_load_req/5 empty/16 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_readreq_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i3_load_1_req/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="9"/>
<pin id="265" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i3_addr_read_1/13 i3_addr_read/25 "/>
</bind>
</comp>

<comp id="267" class="1004" name="i3_addr_1_read_read_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="10"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i3_addr_1_read/14 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_readreq_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="3"/>
<pin id="278" dir="0" index="2" bw="11" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_63/27 "/>
</bind>
</comp>

<comp id="282" class="1004" name="w3_addr_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="14"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w3_addr_read/38 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_writeresp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="1"/>
<pin id="290" dir="0" index="2" bw="9" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_73/45 empty_77/49 "/>
</bind>
</comp>

<comp id="294" class="1004" name="write_ln143_write_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="4"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="0" index="3" bw="1" slack="0"/>
<pin id="299" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln143/48 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_writeresp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="1"/>
<pin id="306" dir="0" index="2" bw="9" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_78/54 empty_82/58 "/>
</bind>
</comp>

<comp id="310" class="1004" name="write_ln143_write_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="4"/>
<pin id="313" dir="0" index="2" bw="32" slack="0"/>
<pin id="314" dir="0" index="3" bw="1" slack="0"/>
<pin id="315" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln143/57 "/>
</bind>
</comp>

<comp id="319" class="1004" name="input_fm_buffer_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="17" slack="0"/>
<pin id="323" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr/15 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="17" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="0" slack="0"/>
<pin id="331" dir="0" index="4" bw="17" slack="1"/>
<pin id="332" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="334" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/15 store_ln93/15 store_ln86/26 "/>
</bind>
</comp>

<comp id="336" class="1004" name="input_fm_buffer_addr_1_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="17" slack="0"/>
<pin id="340" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_1/15 "/>
</bind>
</comp>

<comp id="344" class="1004" name="input_fm_buffer_addr_2_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="17" slack="0"/>
<pin id="348" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_2/26 "/>
</bind>
</comp>

<comp id="352" class="1004" name="weight_buffer_0_addr_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="10" slack="0"/>
<pin id="356" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buffer_0_addr/37 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln111_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="2"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/39 "/>
</bind>
</comp>

<comp id="364" class="1004" name="output_fm_buffer_0_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="11" slack="0"/>
<pin id="368" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr/40 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_0_load/40 store_ln53/43 output_fm_buffer_0_load_1/46 output_fm_buffer_0_load_2/55 store_ln69/64 store_ln69/65 store_ln69/66 "/>
</bind>
</comp>

<comp id="377" class="1004" name="output_fm_buffer_0_addr_1_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="11" slack="0"/>
<pin id="381" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr_1/46 "/>
</bind>
</comp>

<comp id="385" class="1004" name="output_fm_buffer_0_addr_2_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="11" slack="0"/>
<pin id="389" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr_2/55 "/>
</bind>
</comp>

<comp id="393" class="1004" name="output_fm_buffer_0_addr_3_gep_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="11" slack="0"/>
<pin id="397" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr_3/64 "/>
</bind>
</comp>

<comp id="402" class="1004" name="output_fm_buffer_0_addr_4_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="11" slack="0"/>
<pin id="406" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr_4/65 "/>
</bind>
</comp>

<comp id="410" class="1004" name="output_fm_buffer_0_addr_5_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="11" slack="0"/>
<pin id="414" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr_5/66 "/>
</bind>
</comp>

<comp id="418" class="1005" name="bin_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="1"/>
<pin id="420" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bin (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="bin_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="1" slack="1"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bin/3 "/>
</bind>
</comp>

<comp id="429" class="1005" name="phi_mul_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="23" slack="1"/>
<pin id="431" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="phi_mul_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="23" slack="0"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="1" slack="1"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="440" class="1005" name="bh_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="1"/>
<pin id="442" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="bh_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="1" slack="1"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/4 "/>
</bind>
</comp>

<comp id="451" class="1005" name="p_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="1"/>
<pin id="453" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="0"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="1" slack="1"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/15 "/>
</bind>
</comp>

<comp id="462" class="1005" name="loop_index_i_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="1"/>
<pin id="464" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_i (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="loop_index_i_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="8" slack="0"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_i/24 "/>
</bind>
</comp>

<comp id="473" class="1005" name="bin_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="6" slack="1"/>
<pin id="475" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bin_1 (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="bin_1_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="1" slack="1"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bin_1/35 "/>
</bind>
</comp>

<comp id="484" class="1005" name="k_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="1"/>
<pin id="486" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="k_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="0"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="1" slack="1"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/36 "/>
</bind>
</comp>

<comp id="495" class="1005" name="loop_index_i19_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="3" slack="1"/>
<pin id="497" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_i19 (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="loop_index_i19_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="3" slack="0"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_i19/37 "/>
</bind>
</comp>

<comp id="506" class="1005" name="indvar_flatten22_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="1"/>
<pin id="508" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten22 (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="indvar_flatten22_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="1" slack="1"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten22/40 "/>
</bind>
</comp>

<comp id="517" class="1005" name="i_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="1"/>
<pin id="519" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="521" class="1004" name="i_phi_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="0"/>
<pin id="523" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="524" dir="0" index="2" bw="1" slack="1"/>
<pin id="525" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/40 "/>
</bind>
</comp>

<comp id="528" class="1005" name="indvar_flatten7_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="11" slack="1"/>
<pin id="530" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="532" class="1004" name="indvar_flatten7_phi_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="11" slack="0"/>
<pin id="534" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="1" slack="1"/>
<pin id="536" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="537" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/40 "/>
</bind>
</comp>

<comp id="539" class="1005" name="r_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="1"/>
<pin id="541" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="543" class="1004" name="r_phi_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="0"/>
<pin id="545" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="2" bw="1" slack="1"/>
<pin id="547" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/40 "/>
</bind>
</comp>

<comp id="550" class="1005" name="c_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="1"/>
<pin id="552" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="554" class="1004" name="c_phi_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="557" dir="0" index="2" bw="1" slack="1"/>
<pin id="558" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="559" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/40 "/>
</bind>
</comp>

<comp id="561" class="1005" name="bh_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="1"/>
<pin id="563" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh_1 (phireg) "/>
</bind>
</comp>

<comp id="565" class="1004" name="bh_1_phi_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="1"/>
<pin id="567" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="568" dir="0" index="2" bw="1" slack="1"/>
<pin id="569" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh_1/44 "/>
</bind>
</comp>

<comp id="573" class="1005" name="loop_index_0_i_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="1"/>
<pin id="575" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_0_i (phireg) "/>
</bind>
</comp>

<comp id="577" class="1004" name="loop_index_0_i_phi_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="2" bw="8" slack="0"/>
<pin id="581" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="582" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_0_i/46 "/>
</bind>
</comp>

<comp id="584" class="1005" name="loop_index_1_i_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="1"/>
<pin id="586" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_1_i (phireg) "/>
</bind>
</comp>

<comp id="588" class="1004" name="loop_index_1_i_phi_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="591" dir="0" index="2" bw="8" slack="0"/>
<pin id="592" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="593" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_1_i/55 "/>
</bind>
</comp>

<comp id="595" class="1005" name="h_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="3" slack="1"/>
<pin id="597" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="599" class="1004" name="h_phi_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="1"/>
<pin id="601" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="602" dir="0" index="2" bw="1" slack="1"/>
<pin id="603" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="604" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/63 "/>
</bind>
</comp>

<comp id="607" class="1005" name="w_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="1"/>
<pin id="609" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="611" class="1004" name="w_phi_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="614" dir="0" index="2" bw="1" slack="1"/>
<pin id="615" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="616" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/64 "/>
</bind>
</comp>

<comp id="618" class="1005" name="w_3_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="1"/>
<pin id="620" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_3 (phireg) "/>
</bind>
</comp>

<comp id="622" class="1004" name="w_3_phi_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="625" dir="0" index="2" bw="1" slack="1"/>
<pin id="626" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_3/65 "/>
</bind>
</comp>

<comp id="629" class="1005" name="w_4_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="1"/>
<pin id="631" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_4 (phireg) "/>
</bind>
</comp>

<comp id="633" class="1004" name="w_4_phi_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="636" dir="0" index="2" bw="1" slack="1"/>
<pin id="637" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="638" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_4/66 "/>
</bind>
</comp>

<comp id="640" class="1004" name="grp_conv3_Pipeline_KR_KC_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="0" slack="0"/>
<pin id="642" dir="0" index="1" bw="32" slack="0"/>
<pin id="643" dir="0" index="2" bw="9" slack="0"/>
<pin id="644" dir="0" index="3" bw="3" slack="1"/>
<pin id="645" dir="0" index="4" bw="10" slack="0"/>
<pin id="646" dir="0" index="5" bw="8" slack="1"/>
<pin id="647" dir="0" index="6" bw="32" slack="13"/>
<pin id="648" dir="0" index="7" bw="32" slack="0"/>
<pin id="649" dir="0" index="8" bw="32" slack="0"/>
<pin id="650" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/41 "/>
</bind>
</comp>

<comp id="655" class="1004" name="grp_conv3_Pipeline_RELU_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="0" slack="0"/>
<pin id="657" dir="0" index="1" bw="11" slack="0"/>
<pin id="658" dir="0" index="2" bw="32" slack="13"/>
<pin id="659" dir="0" index="3" bw="32" slack="0"/>
<pin id="660" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln136/44 "/>
</bind>
</comp>

<comp id="663" class="1004" name="grp_conv3_Pipeline_RELU2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="0" slack="0"/>
<pin id="665" dir="0" index="1" bw="11" slack="0"/>
<pin id="666" dir="0" index="2" bw="32" slack="20"/>
<pin id="667" dir="0" index="3" bw="32" slack="0"/>
<pin id="668" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln136/53 "/>
</bind>
</comp>

<comp id="671" class="1005" name="reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_addr_read_1 i3_addr_read "/>
</bind>
</comp>

<comp id="675" class="1005" name="reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_load output_fm_buffer_0_load_1 output_fm_buffer_0_load_2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="trunc_ln_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="62" slack="0"/>
<pin id="682" dir="0" index="1" bw="64" slack="0"/>
<pin id="683" dir="0" index="2" bw="3" slack="0"/>
<pin id="684" dir="0" index="3" bw="7" slack="0"/>
<pin id="685" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sext_ln111_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="62" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="w3_addr_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="62" slack="0"/>
<pin id="697" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w3_addr/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="store_ln33_store_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="8" slack="0"/>
<pin id="703" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="h_3_load_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="1"/>
<pin id="707" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_3/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="icmp_ln33_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln126_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln126_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="1" index="1" bw="9" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_1/2 "/>
</bind>
</comp>

<comp id="722" class="1004" name="add_ln80_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="23" slack="0"/>
<pin id="724" dir="0" index="1" bw="19" slack="0"/>
<pin id="725" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_1/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln92_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="6" slack="0"/>
<pin id="730" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_s_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="9" slack="0"/>
<pin id="734" dir="0" index="1" bw="6" slack="0"/>
<pin id="735" dir="0" index="2" bw="1" slack="0"/>
<pin id="736" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln92_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="9" slack="0"/>
<pin id="742" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_1/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="add_ln92_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="9" slack="0"/>
<pin id="746" dir="0" index="1" bw="6" slack="0"/>
<pin id="747" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="icmp_ln80_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="6" slack="0"/>
<pin id="752" dir="0" index="1" bw="6" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln80_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="6" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln81_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="23" slack="0"/>
<pin id="764" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln92_2_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="0"/>
<pin id="768" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_2/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln92_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="10" slack="1"/>
<pin id="772" dir="0" index="1" bw="4" slack="0"/>
<pin id="773" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln81_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="0"/>
<pin id="777" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_1/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="mul_ln81_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="10" slack="0"/>
<pin id="781" dir="0" index="1" bw="10" slack="0"/>
<pin id="782" dir="1" index="2" bw="17" slack="11"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln81/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="icmp_ln81_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="4" slack="0"/>
<pin id="787" dir="0" index="1" bw="4" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln81_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="4" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/4 "/>
</bind>
</comp>

<comp id="797" class="1004" name="add_ln84_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="0"/>
<pin id="799" dir="0" index="1" bw="2" slack="0"/>
<pin id="800" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="sext_ln84_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="4" slack="0"/>
<pin id="805" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/4 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln84_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="4" slack="0"/>
<pin id="809" dir="0" index="1" bw="8" slack="2"/>
<pin id="810" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="10" slack="0"/>
<pin id="815" dir="0" index="2" bw="5" slack="0"/>
<pin id="816" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="icmp_ln56_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="10" slack="0"/>
<pin id="822" dir="0" index="1" bw="9" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_3_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="10" slack="0"/>
<pin id="829" dir="0" index="2" bw="5" slack="0"/>
<pin id="830" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="834" class="1004" name="select_ln55_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="0" index="2" bw="9" slack="0"/>
<pin id="838" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/4 "/>
</bind>
</comp>

<comp id="842" class="1004" name="or_ln55_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/4 "/>
</bind>
</comp>

<comp id="848" class="1004" name="hclamp_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="9" slack="0"/>
<pin id="851" dir="0" index="2" bw="10" slack="0"/>
<pin id="852" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hclamp/4 "/>
</bind>
</comp>

<comp id="856" class="1004" name="shl_ln_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="20" slack="0"/>
<pin id="858" dir="0" index="1" bw="10" slack="0"/>
<pin id="859" dir="0" index="2" bw="1" slack="0"/>
<pin id="860" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="shl_ln86_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="12" slack="0"/>
<pin id="866" dir="0" index="1" bw="10" slack="0"/>
<pin id="867" dir="0" index="2" bw="1" slack="0"/>
<pin id="868" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln86_1/4 "/>
</bind>
</comp>

<comp id="872" class="1004" name="sext_ln86_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="12" slack="0"/>
<pin id="874" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86/4 "/>
</bind>
</comp>

<comp id="876" class="1004" name="sub_ln86_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="20" slack="0"/>
<pin id="878" dir="0" index="1" bw="12" slack="0"/>
<pin id="879" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln86/4 "/>
</bind>
</comp>

<comp id="882" class="1004" name="sext_ln86_2_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="20" slack="0"/>
<pin id="884" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_2/4 "/>
</bind>
</comp>

<comp id="886" class="1004" name="add_ln86_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="20" slack="0"/>
<pin id="888" dir="0" index="1" bw="64" slack="3"/>
<pin id="889" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/4 "/>
</bind>
</comp>

<comp id="891" class="1004" name="add_ln86_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="64" slack="0"/>
<pin id="893" dir="0" index="1" bw="23" slack="1"/>
<pin id="894" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_1/4 "/>
</bind>
</comp>

<comp id="896" class="1004" name="trunc_ln3_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="62" slack="0"/>
<pin id="898" dir="0" index="1" bw="64" slack="0"/>
<pin id="899" dir="0" index="2" bw="3" slack="0"/>
<pin id="900" dir="0" index="3" bw="7" slack="0"/>
<pin id="901" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/4 "/>
</bind>
</comp>

<comp id="906" class="1004" name="sext_ln86_1_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="62" slack="0"/>
<pin id="908" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_1/4 "/>
</bind>
</comp>

<comp id="910" class="1004" name="i3_addr_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="0"/>
<pin id="912" dir="0" index="1" bw="62" slack="0"/>
<pin id="913" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/4 "/>
</bind>
</comp>

<comp id="916" class="1004" name="add_ln87_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="64" slack="0"/>
<pin id="918" dir="0" index="1" bw="11" slack="0"/>
<pin id="919" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/4 "/>
</bind>
</comp>

<comp id="922" class="1004" name="trunc_ln4_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="62" slack="0"/>
<pin id="924" dir="0" index="1" bw="64" slack="0"/>
<pin id="925" dir="0" index="2" bw="3" slack="0"/>
<pin id="926" dir="0" index="3" bw="7" slack="0"/>
<pin id="927" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/4 "/>
</bind>
</comp>

<comp id="932" class="1004" name="sext_ln87_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="62" slack="0"/>
<pin id="934" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/4 "/>
</bind>
</comp>

<comp id="936" class="1004" name="i3_addr_1_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="0" index="1" bw="62" slack="0"/>
<pin id="939" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr_1/4 "/>
</bind>
</comp>

<comp id="942" class="1004" name="left_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="left/14 "/>
</bind>
</comp>

<comp id="946" class="1004" name="right_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="0"/>
<pin id="948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="right/14 "/>
</bind>
</comp>

<comp id="950" class="1004" name="zext_ln92_3_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="2" slack="0"/>
<pin id="952" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_3/15 "/>
</bind>
</comp>

<comp id="954" class="1004" name="add_ln92_2_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="17" slack="11"/>
<pin id="956" dir="0" index="1" bw="2" slack="0"/>
<pin id="957" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_2/15 "/>
</bind>
</comp>

<comp id="959" class="1004" name="zext_ln92_4_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="17" slack="0"/>
<pin id="961" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_4/15 "/>
</bind>
</comp>

<comp id="964" class="1004" name="zext_ln90_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="2" slack="0"/>
<pin id="966" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/15 "/>
</bind>
</comp>

<comp id="968" class="1004" name="icmp_ln90_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="2" slack="0"/>
<pin id="970" dir="0" index="1" bw="2" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/15 "/>
</bind>
</comp>

<comp id="974" class="1004" name="add_ln90_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="2" slack="0"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/15 "/>
</bind>
</comp>

<comp id="980" class="1004" name="add_ln93_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="2" slack="0"/>
<pin id="982" dir="0" index="1" bw="9" slack="0"/>
<pin id="983" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/15 "/>
</bind>
</comp>

<comp id="986" class="1004" name="zext_ln93_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="9" slack="0"/>
<pin id="988" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/15 "/>
</bind>
</comp>

<comp id="990" class="1004" name="add_ln93_1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="17" slack="11"/>
<pin id="992" dir="0" index="1" bw="9" slack="0"/>
<pin id="993" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/15 "/>
</bind>
</comp>

<comp id="995" class="1004" name="zext_ln93_1_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="17" slack="0"/>
<pin id="997" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/15 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="loop_index_i_cast_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="0"/>
<pin id="1002" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_i_cast/24 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="exitcond257_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond257/24 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="empty_60_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_60/24 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="arrayidx36612_sum_i_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="0"/>
<pin id="1018" dir="0" index="1" bw="3" slack="0"/>
<pin id="1019" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx36612_sum_i/24 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="arrayidx36612_sum_i_cast147_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="9" slack="0"/>
<pin id="1024" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx36612_sum_i_cast147/24 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="empty_62_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="17" slack="20"/>
<pin id="1028" dir="0" index="1" bw="9" slack="0"/>
<pin id="1029" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_62/24 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="empty_61_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_61/26 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="p_cast157_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="17" slack="2"/>
<pin id="1038" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast157/26 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="bin_1_cast_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="6" slack="0"/>
<pin id="1042" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bin_1_cast/35 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="0"/>
<pin id="1046" dir="0" index="1" bw="6" slack="0"/>
<pin id="1047" dir="0" index="2" bw="1" slack="0"/>
<pin id="1048" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/35 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_12_cast_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="0"/>
<pin id="1054" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/35 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="empty_64_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="8" slack="0"/>
<pin id="1058" dir="0" index="1" bw="6" slack="0"/>
<pin id="1059" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_64/35 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="icmp_ln111_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="6" slack="0"/>
<pin id="1064" dir="0" index="1" bw="6" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/35 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="add_ln111_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="6" slack="0"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/35 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="k_cast_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="3" slack="0"/>
<pin id="1076" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/36 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="empty_65_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="9" slack="1"/>
<pin id="1080" dir="0" index="1" bw="3" slack="0"/>
<pin id="1081" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_65/36 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="p_cast_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="9" slack="0"/>
<pin id="1085" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/36 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="empty_66_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="9" slack="0"/>
<pin id="1089" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_66/36 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="p_shl_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="10" slack="0"/>
<pin id="1093" dir="0" index="1" bw="8" slack="0"/>
<pin id="1094" dir="0" index="2" bw="1" slack="0"/>
<pin id="1095" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/36 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="empty_67_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="10" slack="0"/>
<pin id="1101" dir="0" index="1" bw="9" slack="0"/>
<pin id="1102" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_67/36 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="icmp_ln112_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="3" slack="0"/>
<pin id="1107" dir="0" index="1" bw="3" slack="0"/>
<pin id="1108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/36 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="add_ln112_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="3" slack="0"/>
<pin id="1113" dir="0" index="1" bw="1" slack="0"/>
<pin id="1114" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/36 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="loop_index_i19_cast146_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="3" slack="0"/>
<pin id="1119" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_i19_cast146/37 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="empty_68_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="10" slack="1"/>
<pin id="1123" dir="0" index="1" bw="3" slack="0"/>
<pin id="1124" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_68/37 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="p_cast154_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="10" slack="0"/>
<pin id="1128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast154/37 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="exitcond3410_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="3" slack="0"/>
<pin id="1133" dir="0" index="1" bw="3" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3410/37 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="empty_69_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="3" slack="0"/>
<pin id="1139" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_69/37 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="empty_70_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="1"/>
<pin id="1145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_70/39 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="icmp_ln40_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="0"/>
<pin id="1149" dir="0" index="1" bw="16" slack="0"/>
<pin id="1150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/40 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="add_ln40_1_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="16" slack="0"/>
<pin id="1155" dir="0" index="1" bw="1" slack="0"/>
<pin id="1156" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/40 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="add_ln40_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="6" slack="0"/>
<pin id="1161" dir="0" index="1" bw="1" slack="0"/>
<pin id="1162" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/40 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="icmp_ln42_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="11" slack="0"/>
<pin id="1167" dir="0" index="1" bw="11" slack="0"/>
<pin id="1168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/40 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="select_ln40_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="1" slack="0"/>
<pin id="1174" dir="0" index="2" bw="3" slack="0"/>
<pin id="1175" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/40 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="select_ln40_1_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="0"/>
<pin id="1181" dir="0" index="1" bw="6" slack="0"/>
<pin id="1182" dir="0" index="2" bw="6" slack="0"/>
<pin id="1183" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/40 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="xor_ln40_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="0"/>
<pin id="1189" dir="0" index="1" bw="1" slack="0"/>
<pin id="1190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/40 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="icmp_ln43_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="8" slack="0"/>
<pin id="1195" dir="0" index="1" bw="1" slack="0"/>
<pin id="1196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/40 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="and_ln40_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="0"/>
<pin id="1201" dir="0" index="1" bw="1" slack="0"/>
<pin id="1202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40/40 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="add_ln42_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="3" slack="0"/>
<pin id="1207" dir="0" index="1" bw="1" slack="0"/>
<pin id="1208" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/40 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="or_ln42_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="0"/>
<pin id="1213" dir="0" index="1" bw="1" slack="0"/>
<pin id="1214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42/40 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="select_ln42_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="0"/>
<pin id="1219" dir="0" index="1" bw="1" slack="0"/>
<pin id="1220" dir="0" index="2" bw="8" slack="0"/>
<pin id="1221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/40 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="select_ln42_1_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="0" index="1" bw="3" slack="0"/>
<pin id="1228" dir="0" index="2" bw="3" slack="0"/>
<pin id="1229" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_1/40 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="select_ln42_1_cast_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="3" slack="0"/>
<pin id="1235" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln42_1_cast/40 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="p_shl1_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="11" slack="0"/>
<pin id="1239" dir="0" index="1" bw="3" slack="0"/>
<pin id="1240" dir="0" index="2" bw="1" slack="0"/>
<pin id="1241" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/40 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="empty_71_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="11" slack="0"/>
<pin id="1247" dir="0" index="1" bw="3" slack="0"/>
<pin id="1248" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_71/40 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="select_ln42_cast_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="8" slack="0"/>
<pin id="1253" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln42_cast/40 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="empty_72_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="11" slack="0"/>
<pin id="1257" dir="0" index="1" bw="8" slack="0"/>
<pin id="1258" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_72/40 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="p_cast153_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="11" slack="0"/>
<pin id="1263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast153/40 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="add_ln43_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="8" slack="0"/>
<pin id="1268" dir="0" index="1" bw="1" slack="0"/>
<pin id="1269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/40 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="add_ln42_1_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="11" slack="0"/>
<pin id="1274" dir="0" index="1" bw="1" slack="0"/>
<pin id="1275" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/40 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="select_ln42_2_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="0"/>
<pin id="1280" dir="0" index="1" bw="1" slack="0"/>
<pin id="1281" dir="0" index="2" bw="11" slack="0"/>
<pin id="1282" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_2/40 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="zext_ln53_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="6" slack="1"/>
<pin id="1288" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/41 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="zext_ln53_7_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="6" slack="1"/>
<pin id="1291" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_7/41 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="tmp_2_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="9" slack="0"/>
<pin id="1294" dir="0" index="1" bw="6" slack="1"/>
<pin id="1295" dir="0" index="2" bw="1" slack="0"/>
<pin id="1296" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/41 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="zext_ln53_8_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="9" slack="0"/>
<pin id="1301" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_8/41 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="add_ln53_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="9" slack="0"/>
<pin id="1305" dir="0" index="1" bw="6" slack="0"/>
<pin id="1306" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/41 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="tmp_4_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="8" slack="0"/>
<pin id="1312" dir="0" index="1" bw="6" slack="1"/>
<pin id="1313" dir="0" index="2" bw="1" slack="0"/>
<pin id="1314" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/41 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="zext_ln53_9_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="8" slack="0"/>
<pin id="1319" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_9/41 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="add_ln53_1_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="8" slack="0"/>
<pin id="1323" dir="0" index="1" bw="6" slack="0"/>
<pin id="1324" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/41 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="p_loc_load_load_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="15"/>
<pin id="1330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/43 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="icmp_ln130_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="3" slack="0"/>
<pin id="1334" dir="0" index="1" bw="3" slack="0"/>
<pin id="1335" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/44 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="zext_ln136_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="3" slack="0"/>
<pin id="1340" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/44 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="tmp_5_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="11" slack="0"/>
<pin id="1344" dir="0" index="1" bw="3" slack="0"/>
<pin id="1345" dir="0" index="2" bw="1" slack="0"/>
<pin id="1346" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/44 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="sub_ln136_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="11" slack="0"/>
<pin id="1352" dir="0" index="1" bw="3" slack="0"/>
<pin id="1353" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln136/44 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="zext_ln130_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="3" slack="0"/>
<pin id="1359" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/44 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="add_ln133_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="3" slack="0"/>
<pin id="1363" dir="0" index="1" bw="8" slack="12"/>
<pin id="1364" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/44 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="shl_ln1_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="19" slack="0"/>
<pin id="1368" dir="0" index="1" bw="9" slack="0"/>
<pin id="1369" dir="0" index="2" bw="1" slack="0"/>
<pin id="1370" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/44 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="zext_ln133_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="19" slack="0"/>
<pin id="1376" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/44 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="shl_ln133_1_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="11" slack="0"/>
<pin id="1380" dir="0" index="1" bw="9" slack="0"/>
<pin id="1381" dir="0" index="2" bw="1" slack="0"/>
<pin id="1382" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_1/44 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="zext_ln133_3_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="11" slack="0"/>
<pin id="1388" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_3/44 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="sub_ln133_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="19" slack="0"/>
<pin id="1392" dir="0" index="1" bw="11" slack="0"/>
<pin id="1393" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln133/44 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="sext_ln133_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="20" slack="0"/>
<pin id="1398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln133/44 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="add_ln133_1_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="20" slack="0"/>
<pin id="1402" dir="0" index="1" bw="64" slack="13"/>
<pin id="1403" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_1/44 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="trunc_ln5_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="62" slack="0"/>
<pin id="1407" dir="0" index="1" bw="64" slack="0"/>
<pin id="1408" dir="0" index="2" bw="3" slack="0"/>
<pin id="1409" dir="0" index="3" bw="7" slack="0"/>
<pin id="1410" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/44 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="sext_ln143_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="62" slack="0"/>
<pin id="1417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143/44 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="o_addr_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="0"/>
<pin id="1421" dir="0" index="1" bw="62" slack="0"/>
<pin id="1422" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr/44 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="loop_index_0_i_cast148_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="8" slack="0"/>
<pin id="1427" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_0_i_cast148/46 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="empty_74_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="11" slack="2"/>
<pin id="1431" dir="0" index="1" bw="8" slack="0"/>
<pin id="1432" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_74/46 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="p_cast158_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="11" slack="0"/>
<pin id="1436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast158/46 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="exitcond6119_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="8" slack="0"/>
<pin id="1441" dir="0" index="1" bw="1" slack="0"/>
<pin id="1442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6119/46 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="empty_75_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="8" slack="0"/>
<pin id="1447" dir="0" index="1" bw="1" slack="0"/>
<pin id="1448" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_75/46 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="or_ln133_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="3" slack="2"/>
<pin id="1453" dir="0" index="1" bw="1" slack="0"/>
<pin id="1454" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln133/46 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="zext_ln133_4_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="3" slack="0"/>
<pin id="1459" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_4/46 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="add_ln133_2_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="3" slack="0"/>
<pin id="1463" dir="0" index="1" bw="8" slack="14"/>
<pin id="1464" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_2/46 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="shl_ln133_2_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="19" slack="0"/>
<pin id="1468" dir="0" index="1" bw="9" slack="0"/>
<pin id="1469" dir="0" index="2" bw="1" slack="0"/>
<pin id="1470" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_2/46 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="zext_ln133_5_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="19" slack="0"/>
<pin id="1476" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_5/46 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="shl_ln133_3_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="11" slack="0"/>
<pin id="1480" dir="0" index="1" bw="9" slack="0"/>
<pin id="1481" dir="0" index="2" bw="1" slack="0"/>
<pin id="1482" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_3/46 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="zext_ln133_6_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="11" slack="0"/>
<pin id="1488" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_6/46 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="sub_ln133_1_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="19" slack="0"/>
<pin id="1492" dir="0" index="1" bw="11" slack="0"/>
<pin id="1493" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln133_1/46 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="sext_ln133_1_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="20" slack="0"/>
<pin id="1498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln133_1/46 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="add_ln133_3_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="20" slack="0"/>
<pin id="1502" dir="0" index="1" bw="64" slack="15"/>
<pin id="1503" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_3/46 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="empty_76_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="32" slack="1"/>
<pin id="1507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_76/48 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="zext_ln136_3_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="3" slack="5"/>
<pin id="1512" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_3/53 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="tmp_6_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="11" slack="0"/>
<pin id="1515" dir="0" index="1" bw="3" slack="5"/>
<pin id="1516" dir="0" index="2" bw="1" slack="0"/>
<pin id="1517" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/53 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="sub_ln136_1_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="11" slack="0"/>
<pin id="1522" dir="0" index="1" bw="3" slack="0"/>
<pin id="1523" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln136_1/53 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="icmp_ln130_1_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="3" slack="5"/>
<pin id="1529" dir="0" index="1" bw="3" slack="0"/>
<pin id="1530" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130_1/53 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="trunc_ln143_1_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="62" slack="0"/>
<pin id="1534" dir="0" index="1" bw="64" slack="5"/>
<pin id="1535" dir="0" index="2" bw="3" slack="0"/>
<pin id="1536" dir="0" index="3" bw="7" slack="0"/>
<pin id="1537" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln143_1/53 "/>
</bind>
</comp>

<comp id="1541" class="1004" name="sext_ln143_1_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="62" slack="0"/>
<pin id="1543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143_1/53 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="o_addr_1_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="32" slack="0"/>
<pin id="1547" dir="0" index="1" bw="62" slack="0"/>
<pin id="1548" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr_1/53 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="loop_index_1_i_cast149_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="8" slack="0"/>
<pin id="1553" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_1_i_cast149/55 "/>
</bind>
</comp>

<comp id="1555" class="1004" name="empty_79_fu_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="11" slack="2"/>
<pin id="1557" dir="0" index="1" bw="8" slack="0"/>
<pin id="1558" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_79/55 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="p_cast160_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="11" slack="0"/>
<pin id="1562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast160/55 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="exitcond6521_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="8" slack="0"/>
<pin id="1567" dir="0" index="1" bw="1" slack="0"/>
<pin id="1568" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6521/55 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="empty_80_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="8" slack="0"/>
<pin id="1573" dir="0" index="1" bw="1" slack="0"/>
<pin id="1574" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_80/55 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="add_ln130_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="3" slack="9"/>
<pin id="1579" dir="0" index="1" bw="3" slack="0"/>
<pin id="1580" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/55 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="empty_81_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="32" slack="1"/>
<pin id="1585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_81/57 "/>
</bind>
</comp>

<comp id="1588" class="1004" name="zext_ln69_fu_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="3" slack="0"/>
<pin id="1590" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/63 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="tmp_7_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="11" slack="0"/>
<pin id="1594" dir="0" index="1" bw="3" slack="0"/>
<pin id="1595" dir="0" index="2" bw="1" slack="0"/>
<pin id="1596" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/63 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="sub_ln69_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="11" slack="0"/>
<pin id="1602" dir="0" index="1" bw="3" slack="0"/>
<pin id="1603" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69/63 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="icmp_ln65_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="3" slack="0"/>
<pin id="1608" dir="0" index="1" bw="3" slack="0"/>
<pin id="1609" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/63 "/>
</bind>
</comp>

<comp id="1612" class="1004" name="zext_ln69_1_fu_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="8" slack="0"/>
<pin id="1614" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_1/64 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="add_ln69_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="11" slack="1"/>
<pin id="1618" dir="0" index="1" bw="8" slack="0"/>
<pin id="1619" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/64 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="zext_ln69_2_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="11" slack="0"/>
<pin id="1623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_2/64 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="icmp_ln67_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="8" slack="0"/>
<pin id="1628" dir="0" index="1" bw="1" slack="0"/>
<pin id="1629" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/64 "/>
</bind>
</comp>

<comp id="1632" class="1004" name="add_ln67_fu_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="8" slack="0"/>
<pin id="1634" dir="0" index="1" bw="1" slack="0"/>
<pin id="1635" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/64 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="add_ln65_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="3" slack="1"/>
<pin id="1640" dir="0" index="1" bw="1" slack="0"/>
<pin id="1641" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/64 "/>
</bind>
</comp>

<comp id="1644" class="1004" name="zext_ln69_3_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="3" slack="0"/>
<pin id="1646" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_3/64 "/>
</bind>
</comp>

<comp id="1648" class="1004" name="tmp_8_fu_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="11" slack="0"/>
<pin id="1650" dir="0" index="1" bw="3" slack="0"/>
<pin id="1651" dir="0" index="2" bw="1" slack="0"/>
<pin id="1652" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/64 "/>
</bind>
</comp>

<comp id="1656" class="1004" name="sub_ln69_1_fu_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="11" slack="0"/>
<pin id="1658" dir="0" index="1" bw="3" slack="0"/>
<pin id="1659" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69_1/64 "/>
</bind>
</comp>

<comp id="1662" class="1004" name="zext_ln69_4_fu_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="8" slack="0"/>
<pin id="1664" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_4/65 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="add_ln69_3_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="11" slack="1"/>
<pin id="1668" dir="0" index="1" bw="8" slack="0"/>
<pin id="1669" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_3/65 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="zext_ln69_5_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="11" slack="0"/>
<pin id="1673" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_5/65 "/>
</bind>
</comp>

<comp id="1676" class="1004" name="icmp_ln67_1_fu_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="8" slack="0"/>
<pin id="1678" dir="0" index="1" bw="1" slack="0"/>
<pin id="1679" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_1/65 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="add_ln67_1_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="8" slack="0"/>
<pin id="1684" dir="0" index="1" bw="1" slack="0"/>
<pin id="1685" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/65 "/>
</bind>
</comp>

<comp id="1688" class="1004" name="add_ln65_1_fu_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="3" slack="2"/>
<pin id="1690" dir="0" index="1" bw="3" slack="0"/>
<pin id="1691" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/65 "/>
</bind>
</comp>

<comp id="1694" class="1004" name="zext_ln69_6_fu_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="3" slack="0"/>
<pin id="1696" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_6/65 "/>
</bind>
</comp>

<comp id="1698" class="1004" name="tmp_9_fu_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="11" slack="0"/>
<pin id="1700" dir="0" index="1" bw="3" slack="0"/>
<pin id="1701" dir="0" index="2" bw="1" slack="0"/>
<pin id="1702" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/65 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="sub_ln69_2_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="11" slack="0"/>
<pin id="1708" dir="0" index="1" bw="3" slack="0"/>
<pin id="1709" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69_2/65 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="icmp_ln65_1_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="3" slack="0"/>
<pin id="1714" dir="0" index="1" bw="3" slack="0"/>
<pin id="1715" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_1/65 "/>
</bind>
</comp>

<comp id="1718" class="1004" name="add_ln33_fu_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="1720" dir="0" index="1" bw="4" slack="0"/>
<pin id="1721" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/65 "/>
</bind>
</comp>

<comp id="1723" class="1004" name="store_ln33_store_fu_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="8" slack="0"/>
<pin id="1725" dir="0" index="1" bw="8" slack="23"/>
<pin id="1726" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/65 "/>
</bind>
</comp>

<comp id="1728" class="1004" name="zext_ln69_7_fu_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="8" slack="0"/>
<pin id="1730" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_7/66 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="add_ln69_4_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="11" slack="1"/>
<pin id="1734" dir="0" index="1" bw="8" slack="0"/>
<pin id="1735" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_4/66 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="zext_ln69_8_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="11" slack="0"/>
<pin id="1739" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_8/66 "/>
</bind>
</comp>

<comp id="1742" class="1004" name="icmp_ln67_2_fu_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="8" slack="0"/>
<pin id="1744" dir="0" index="1" bw="1" slack="0"/>
<pin id="1745" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_2/66 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="add_ln67_2_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="8" slack="0"/>
<pin id="1750" dir="0" index="1" bw="1" slack="0"/>
<pin id="1751" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_2/66 "/>
</bind>
</comp>

<comp id="1754" class="1004" name="add_ln65_2_fu_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="3" slack="3"/>
<pin id="1756" dir="0" index="1" bw="3" slack="0"/>
<pin id="1757" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_2/66 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="h_2_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="8" slack="0"/>
<pin id="1762" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="output_ftmap_read_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="64" slack="13"/>
<pin id="1769" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1773" class="1005" name="conv3_biases_0_0_val_read_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="32" slack="13"/>
<pin id="1775" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="1779" class="1005" name="input_ftmap_read_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="64" slack="3"/>
<pin id="1781" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1784" class="1005" name="p_loc_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="32" slack="13"/>
<pin id="1786" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="1790" class="1005" name="w3_addr_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="32" slack="3"/>
<pin id="1792" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="w3_addr "/>
</bind>
</comp>

<comp id="1802" class="1005" name="zext_ln126_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="10" slack="2"/>
<pin id="1804" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln126 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="zext_ln126_1_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="9" slack="12"/>
<pin id="1809" dir="1" index="1" bw="9" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln126_1 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="add_ln80_1_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="23" slack="0"/>
<pin id="1815" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="add_ln80_1 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="add_ln92_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="10" slack="1"/>
<pin id="1820" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln92 "/>
</bind>
</comp>

<comp id="1826" class="1005" name="add_ln80_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="6" slack="0"/>
<pin id="1828" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="1831" class="1005" name="zext_ln81_reg_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="64" slack="1"/>
<pin id="1833" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln81 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="mul_ln81_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="17" slack="11"/>
<pin id="1838" dir="1" index="1" bw="17" slack="11"/>
</pin_list>
<bind>
<opset="mul_ln81 "/>
</bind>
</comp>

<comp id="1846" class="1005" name="add_ln81_reg_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="4" slack="0"/>
<pin id="1848" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln81 "/>
</bind>
</comp>

<comp id="1851" class="1005" name="i3_addr_reg_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="32" slack="1"/>
<pin id="1853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="1857" class="1005" name="i3_addr_1_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="32" slack="2"/>
<pin id="1859" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i3_addr_1 "/>
</bind>
</comp>

<comp id="1863" class="1005" name="left_reg_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="32" slack="1"/>
<pin id="1865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left "/>
</bind>
</comp>

<comp id="1868" class="1005" name="right_reg_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="32" slack="1"/>
<pin id="1870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right "/>
</bind>
</comp>

<comp id="1876" class="1005" name="add_ln90_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="2" slack="0"/>
<pin id="1878" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln90 "/>
</bind>
</comp>

<comp id="1884" class="1005" name="empty_60_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="8" slack="0"/>
<pin id="1886" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_60 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="empty_62_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="17" slack="2"/>
<pin id="1891" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="empty_62 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="empty_64_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="9" slack="1"/>
<pin id="1896" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_64 "/>
</bind>
</comp>

<comp id="1902" class="1005" name="add_ln111_reg_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="6" slack="0"/>
<pin id="1904" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln111 "/>
</bind>
</comp>

<comp id="1907" class="1005" name="empty_67_reg_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="10" slack="1"/>
<pin id="1909" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_67 "/>
</bind>
</comp>

<comp id="1915" class="1005" name="add_ln112_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="3" slack="0"/>
<pin id="1917" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="1920" class="1005" name="weight_buffer_0_addr_reg_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="10" slack="2"/>
<pin id="1922" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="weight_buffer_0_addr "/>
</bind>
</comp>

<comp id="1928" class="1005" name="empty_69_reg_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="3" slack="0"/>
<pin id="1930" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="empty_69 "/>
</bind>
</comp>

<comp id="1933" class="1005" name="w3_addr_read_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="32" slack="1"/>
<pin id="1935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w3_addr_read "/>
</bind>
</comp>

<comp id="1941" class="1005" name="add_ln40_1_reg_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="16" slack="0"/>
<pin id="1943" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40_1 "/>
</bind>
</comp>

<comp id="1946" class="1005" name="select_ln40_1_reg_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="6" slack="0"/>
<pin id="1948" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln40_1 "/>
</bind>
</comp>

<comp id="1955" class="1005" name="select_ln42_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="8" slack="1"/>
<pin id="1957" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln42 "/>
</bind>
</comp>

<comp id="1960" class="1005" name="select_ln42_1_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="3" slack="0"/>
<pin id="1962" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln42_1 "/>
</bind>
</comp>

<comp id="1966" class="1005" name="output_fm_buffer_0_addr_reg_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="11" slack="1"/>
<pin id="1968" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_addr "/>
</bind>
</comp>

<comp id="1971" class="1005" name="add_ln43_reg_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="8" slack="0"/>
<pin id="1973" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="1976" class="1005" name="select_ln42_2_reg_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="11" slack="0"/>
<pin id="1978" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln42_2 "/>
</bind>
</comp>

<comp id="1981" class="1005" name="add_ln53_reg_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="10" slack="1"/>
<pin id="1983" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="add_ln53_1_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="9" slack="1"/>
<pin id="1988" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53_1 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="icmp_ln130_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="1" slack="7"/>
<pin id="1993" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln130 "/>
</bind>
</comp>

<comp id="1995" class="1005" name="sub_ln136_reg_1995">
<pin_list>
<pin id="1996" dir="0" index="0" bw="11" slack="1"/>
<pin id="1997" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln136 "/>
</bind>
</comp>

<comp id="2001" class="1005" name="o_addr_reg_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="32" slack="1"/>
<pin id="2003" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_addr "/>
</bind>
</comp>

<comp id="2007" class="1005" name="output_fm_buffer_0_addr_1_reg_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="11" slack="1"/>
<pin id="2009" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_addr_1 "/>
</bind>
</comp>

<comp id="2015" class="1005" name="empty_75_reg_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="8" slack="0"/>
<pin id="2017" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_75 "/>
</bind>
</comp>

<comp id="2020" class="1005" name="or_ln133_reg_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="3" slack="5"/>
<pin id="2022" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="or_ln133 "/>
</bind>
</comp>

<comp id="2027" class="1005" name="add_ln133_3_reg_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="64" slack="5"/>
<pin id="2029" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="add_ln133_3 "/>
</bind>
</comp>

<comp id="2032" class="1005" name="sub_ln136_1_reg_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="11" slack="1"/>
<pin id="2034" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln136_1 "/>
</bind>
</comp>

<comp id="2041" class="1005" name="o_addr_1_reg_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="32" slack="1"/>
<pin id="2043" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_addr_1 "/>
</bind>
</comp>

<comp id="2047" class="1005" name="output_fm_buffer_0_addr_2_reg_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="11" slack="1"/>
<pin id="2049" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_addr_2 "/>
</bind>
</comp>

<comp id="2055" class="1005" name="empty_80_reg_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="8" slack="0"/>
<pin id="2057" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_80 "/>
</bind>
</comp>

<comp id="2060" class="1005" name="add_ln130_reg_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="3" slack="1"/>
<pin id="2062" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="2065" class="1005" name="sub_ln69_reg_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="11" slack="1"/>
<pin id="2067" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln69 "/>
</bind>
</comp>

<comp id="2070" class="1005" name="icmp_ln65_reg_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="1" slack="2"/>
<pin id="2072" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="2077" class="1005" name="add_ln67_reg_2077">
<pin_list>
<pin id="2078" dir="0" index="0" bw="8" slack="0"/>
<pin id="2079" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="2082" class="1005" name="sub_ln69_1_reg_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="11" slack="1"/>
<pin id="2084" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln69_1 "/>
</bind>
</comp>

<comp id="2090" class="1005" name="add_ln67_1_reg_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="8" slack="0"/>
<pin id="2092" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln67_1 "/>
</bind>
</comp>

<comp id="2095" class="1005" name="sub_ln69_2_reg_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="11" slack="1"/>
<pin id="2097" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln69_2 "/>
</bind>
</comp>

<comp id="2106" class="1005" name="add_ln67_2_reg_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="8" slack="0"/>
<pin id="2108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln67_2 "/>
</bind>
</comp>

<comp id="2111" class="1005" name="add_ln65_2_reg_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="3" slack="1"/>
<pin id="2113" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="219"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="2" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="114" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="114" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="116" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="116" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="134" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="273"><net_src comp="136" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="274"><net_src comp="142" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="280"><net_src comp="134" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="146" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="142" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="196" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="136" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="198" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="200" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="302"><net_src comp="202" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="308"><net_src comp="196" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="136" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="316"><net_src comp="198" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="200" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="318"><net_src comp="202" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="324"><net_src comp="14" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="122" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="335"><net_src comp="319" pin="3"/><net_sink comp="326" pin=2"/></net>

<net id="341"><net_src comp="14" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="122" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="336" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="349"><net_src comp="14" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="122" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="344" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="357"><net_src comp="16" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="122" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="369"><net_src comp="18" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="122" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="364" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="18" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="122" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="377" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="390"><net_src comp="18" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="122" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="385" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="398"><net_src comp="18" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="122" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="210" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="401"><net_src comp="393" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="407"><net_src comp="18" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="122" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="402" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="415"><net_src comp="18" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="122" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="410" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="421"><net_src comp="70" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="432"><net_src comp="72" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="443"><net_src comp="88" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="454"><net_src comp="110" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="465"><net_src comp="58" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="70" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="487"><net_src comp="78" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="498"><net_src comp="78" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="162" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="506" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="520"><net_src comp="70" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="517" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="531"><net_src comp="164" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="538"><net_src comp="528" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="542"><net_src comp="78" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="539" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="553"><net_src comp="58" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="550" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="564"><net_src comp="78" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="572"><net_src comp="565" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="576"><net_src comp="58" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="583"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="58" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="78" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="605"><net_src comp="595" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="606"><net_src comp="599" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="610"><net_src comp="58" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="617"><net_src comp="607" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="621"><net_src comp="58" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="628"><net_src comp="618" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="632"><net_src comp="58" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="639"><net_src comp="629" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="651"><net_src comp="178" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="652"><net_src comp="371" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="653"><net_src comp="16" pin="0"/><net_sink comp="640" pin=7"/></net>

<net id="654"><net_src comp="14" pin="0"/><net_sink comp="640" pin=8"/></net>

<net id="661"><net_src comp="188" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="18" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="669"><net_src comp="204" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="18" pin="0"/><net_sink comp="663" pin=3"/></net>

<net id="674"><net_src comp="262" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="371" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="686"><net_src comp="52" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="236" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="54" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="689"><net_src comp="56" pin="0"/><net_sink comp="680" pin=3"/></net>

<net id="693"><net_src comp="680" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="4" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="690" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="58" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="712"><net_src comp="705" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="60" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="705" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="705" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="433" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="74" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="422" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="737"><net_src comp="76" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="422" pin="4"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="78" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="743"><net_src comp="732" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="740" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="728" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="422" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="80" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="422" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="82" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="765"><net_src comp="433" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="444" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="778"><net_src comp="770" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="775" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="90" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="444" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="92" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="444" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="94" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="444" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="96" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="806"><net_src comp="797" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="811"><net_src comp="803" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="817"><net_src comp="98" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="818"><net_src comp="807" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="819"><net_src comp="100" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="824"><net_src comp="807" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="102" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="831"><net_src comp="98" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="807" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="833"><net_src comp="100" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="839"><net_src comp="826" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="840"><net_src comp="104" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="841"><net_src comp="102" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="846"><net_src comp="812" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="820" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="853"><net_src comp="842" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="834" pin="3"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="807" pin="2"/><net_sink comp="848" pin=2"/></net>

<net id="861"><net_src comp="106" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="848" pin="3"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="104" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="869"><net_src comp="108" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="848" pin="3"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="110" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="875"><net_src comp="864" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="880"><net_src comp="856" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="872" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="885"><net_src comp="876" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="890"><net_src comp="882" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="886" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="902"><net_src comp="52" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="891" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="904"><net_src comp="54" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="905"><net_src comp="56" pin="0"/><net_sink comp="896" pin=3"/></net>

<net id="909"><net_src comp="896" pin="4"/><net_sink comp="906" pin=0"/></net>

<net id="914"><net_src comp="0" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="906" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="891" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="112" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="928"><net_src comp="52" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="916" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="930"><net_src comp="54" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="931"><net_src comp="56" pin="0"/><net_sink comp="922" pin=3"/></net>

<net id="935"><net_src comp="922" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="940"><net_src comp="0" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="932" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="945"><net_src comp="671" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="267" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="455" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="958"><net_src comp="950" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="962"><net_src comp="954" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="967"><net_src comp="455" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="972"><net_src comp="455" pin="4"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="124" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="978"><net_src comp="455" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="126" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="984"><net_src comp="964" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="132" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="989"><net_src comp="980" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="994"><net_src comp="986" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="998"><net_src comp="990" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1003"><net_src comp="466" pin="4"/><net_sink comp="1000" pin=0"/></net>

<net id="1008"><net_src comp="466" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="60" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="466" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="138" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="1000" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="140" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1025"><net_src comp="1016" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1030"><net_src comp="1022" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1034"><net_src comp="671" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1039"><net_src comp="1036" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1043"><net_src comp="477" pin="4"/><net_sink comp="1040" pin=0"/></net>

<net id="1049"><net_src comp="148" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1050"><net_src comp="477" pin="4"/><net_sink comp="1044" pin=1"/></net>

<net id="1051"><net_src comp="110" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1055"><net_src comp="1044" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1060"><net_src comp="1052" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="1040" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1066"><net_src comp="477" pin="4"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="80" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1072"><net_src comp="477" pin="4"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="82" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1077"><net_src comp="488" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="1074" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1086"><net_src comp="1078" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="1078" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1096"><net_src comp="152" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1097"><net_src comp="1087" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1098"><net_src comp="110" pin="0"/><net_sink comp="1091" pin=2"/></net>

<net id="1103"><net_src comp="1091" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1083" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1109"><net_src comp="488" pin="4"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="154" pin="0"/><net_sink comp="1105" pin=1"/></net>

<net id="1115"><net_src comp="488" pin="4"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="156" pin="0"/><net_sink comp="1111" pin=1"/></net>

<net id="1120"><net_src comp="499" pin="4"/><net_sink comp="1117" pin=0"/></net>

<net id="1125"><net_src comp="1117" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1129"><net_src comp="1121" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1135"><net_src comp="499" pin="4"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="154" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="499" pin="4"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="156" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1146"><net_src comp="1143" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="1151"><net_src comp="510" pin="4"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="166" pin="0"/><net_sink comp="1147" pin=1"/></net>

<net id="1157"><net_src comp="510" pin="4"/><net_sink comp="1153" pin=0"/></net>

<net id="1158"><net_src comp="168" pin="0"/><net_sink comp="1153" pin=1"/></net>

<net id="1163"><net_src comp="521" pin="4"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="82" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1169"><net_src comp="532" pin="4"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="170" pin="0"/><net_sink comp="1165" pin=1"/></net>

<net id="1176"><net_src comp="1165" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1177"><net_src comp="78" pin="0"/><net_sink comp="1171" pin=1"/></net>

<net id="1178"><net_src comp="543" pin="4"/><net_sink comp="1171" pin=2"/></net>

<net id="1184"><net_src comp="1165" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1185"><net_src comp="1159" pin="2"/><net_sink comp="1179" pin=1"/></net>

<net id="1186"><net_src comp="521" pin="4"/><net_sink comp="1179" pin=2"/></net>

<net id="1191"><net_src comp="1165" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1192"><net_src comp="172" pin="0"/><net_sink comp="1187" pin=1"/></net>

<net id="1197"><net_src comp="554" pin="4"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="60" pin="0"/><net_sink comp="1193" pin=1"/></net>

<net id="1203"><net_src comp="1193" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="1187" pin="2"/><net_sink comp="1199" pin=1"/></net>

<net id="1209"><net_src comp="1171" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="156" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1215"><net_src comp="1199" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="1165" pin="2"/><net_sink comp="1211" pin=1"/></net>

<net id="1222"><net_src comp="1211" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1223"><net_src comp="58" pin="0"/><net_sink comp="1217" pin=1"/></net>

<net id="1224"><net_src comp="554" pin="4"/><net_sink comp="1217" pin=2"/></net>

<net id="1230"><net_src comp="1199" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1231"><net_src comp="1205" pin="2"/><net_sink comp="1225" pin=1"/></net>

<net id="1232"><net_src comp="1171" pin="3"/><net_sink comp="1225" pin=2"/></net>

<net id="1236"><net_src comp="1225" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1242"><net_src comp="174" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1243"><net_src comp="1225" pin="3"/><net_sink comp="1237" pin=1"/></net>

<net id="1244"><net_src comp="58" pin="0"/><net_sink comp="1237" pin=2"/></net>

<net id="1249"><net_src comp="1237" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="1233" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1254"><net_src comp="1217" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1259"><net_src comp="1245" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1260"><net_src comp="1251" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1264"><net_src comp="1255" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1270"><net_src comp="1217" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="138" pin="0"/><net_sink comp="1266" pin=1"/></net>

<net id="1276"><net_src comp="532" pin="4"/><net_sink comp="1272" pin=0"/></net>

<net id="1277"><net_src comp="176" pin="0"/><net_sink comp="1272" pin=1"/></net>

<net id="1283"><net_src comp="1165" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1284"><net_src comp="176" pin="0"/><net_sink comp="1278" pin=1"/></net>

<net id="1285"><net_src comp="1272" pin="2"/><net_sink comp="1278" pin=2"/></net>

<net id="1297"><net_src comp="76" pin="0"/><net_sink comp="1292" pin=0"/></net>

<net id="1298"><net_src comp="78" pin="0"/><net_sink comp="1292" pin=2"/></net>

<net id="1302"><net_src comp="1292" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1307"><net_src comp="1299" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1308"><net_src comp="1289" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1309"><net_src comp="1303" pin="2"/><net_sink comp="640" pin=4"/></net>

<net id="1315"><net_src comp="148" pin="0"/><net_sink comp="1310" pin=0"/></net>

<net id="1316"><net_src comp="110" pin="0"/><net_sink comp="1310" pin=2"/></net>

<net id="1320"><net_src comp="1310" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1325"><net_src comp="1317" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1326"><net_src comp="1286" pin="1"/><net_sink comp="1321" pin=1"/></net>

<net id="1327"><net_src comp="1321" pin="2"/><net_sink comp="640" pin=2"/></net>

<net id="1331"><net_src comp="1328" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="1336"><net_src comp="565" pin="4"/><net_sink comp="1332" pin=0"/></net>

<net id="1337"><net_src comp="154" pin="0"/><net_sink comp="1332" pin=1"/></net>

<net id="1341"><net_src comp="565" pin="4"/><net_sink comp="1338" pin=0"/></net>

<net id="1347"><net_src comp="174" pin="0"/><net_sink comp="1342" pin=0"/></net>

<net id="1348"><net_src comp="565" pin="4"/><net_sink comp="1342" pin=1"/></net>

<net id="1349"><net_src comp="58" pin="0"/><net_sink comp="1342" pin=2"/></net>

<net id="1354"><net_src comp="1342" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1355"><net_src comp="1338" pin="1"/><net_sink comp="1350" pin=1"/></net>

<net id="1356"><net_src comp="1350" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="1360"><net_src comp="565" pin="4"/><net_sink comp="1357" pin=0"/></net>

<net id="1365"><net_src comp="1357" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1371"><net_src comp="190" pin="0"/><net_sink comp="1366" pin=0"/></net>

<net id="1372"><net_src comp="1361" pin="2"/><net_sink comp="1366" pin=1"/></net>

<net id="1373"><net_src comp="104" pin="0"/><net_sink comp="1366" pin=2"/></net>

<net id="1377"><net_src comp="1366" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1383"><net_src comp="192" pin="0"/><net_sink comp="1378" pin=0"/></net>

<net id="1384"><net_src comp="1361" pin="2"/><net_sink comp="1378" pin=1"/></net>

<net id="1385"><net_src comp="110" pin="0"/><net_sink comp="1378" pin=2"/></net>

<net id="1389"><net_src comp="1378" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1394"><net_src comp="1374" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1395"><net_src comp="1386" pin="1"/><net_sink comp="1390" pin=1"/></net>

<net id="1399"><net_src comp="1390" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1404"><net_src comp="1396" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1411"><net_src comp="52" pin="0"/><net_sink comp="1405" pin=0"/></net>

<net id="1412"><net_src comp="1400" pin="2"/><net_sink comp="1405" pin=1"/></net>

<net id="1413"><net_src comp="54" pin="0"/><net_sink comp="1405" pin=2"/></net>

<net id="1414"><net_src comp="56" pin="0"/><net_sink comp="1405" pin=3"/></net>

<net id="1418"><net_src comp="1405" pin="4"/><net_sink comp="1415" pin=0"/></net>

<net id="1423"><net_src comp="10" pin="0"/><net_sink comp="1419" pin=0"/></net>

<net id="1424"><net_src comp="1415" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="1428"><net_src comp="577" pin="4"/><net_sink comp="1425" pin=0"/></net>

<net id="1433"><net_src comp="1425" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="1437"><net_src comp="1429" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1443"><net_src comp="577" pin="4"/><net_sink comp="1439" pin=0"/></net>

<net id="1444"><net_src comp="60" pin="0"/><net_sink comp="1439" pin=1"/></net>

<net id="1449"><net_src comp="577" pin="4"/><net_sink comp="1445" pin=0"/></net>

<net id="1450"><net_src comp="138" pin="0"/><net_sink comp="1445" pin=1"/></net>

<net id="1455"><net_src comp="561" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1456"><net_src comp="156" pin="0"/><net_sink comp="1451" pin=1"/></net>

<net id="1460"><net_src comp="1451" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1465"><net_src comp="1457" pin="1"/><net_sink comp="1461" pin=0"/></net>

<net id="1471"><net_src comp="190" pin="0"/><net_sink comp="1466" pin=0"/></net>

<net id="1472"><net_src comp="1461" pin="2"/><net_sink comp="1466" pin=1"/></net>

<net id="1473"><net_src comp="104" pin="0"/><net_sink comp="1466" pin=2"/></net>

<net id="1477"><net_src comp="1466" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1483"><net_src comp="192" pin="0"/><net_sink comp="1478" pin=0"/></net>

<net id="1484"><net_src comp="1461" pin="2"/><net_sink comp="1478" pin=1"/></net>

<net id="1485"><net_src comp="110" pin="0"/><net_sink comp="1478" pin=2"/></net>

<net id="1489"><net_src comp="1478" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1494"><net_src comp="1474" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="1495"><net_src comp="1486" pin="1"/><net_sink comp="1490" pin=1"/></net>

<net id="1499"><net_src comp="1490" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1504"><net_src comp="1496" pin="1"/><net_sink comp="1500" pin=0"/></net>

<net id="1508"><net_src comp="675" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="1518"><net_src comp="174" pin="0"/><net_sink comp="1513" pin=0"/></net>

<net id="1519"><net_src comp="58" pin="0"/><net_sink comp="1513" pin=2"/></net>

<net id="1524"><net_src comp="1513" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1525"><net_src comp="1510" pin="1"/><net_sink comp="1520" pin=1"/></net>

<net id="1526"><net_src comp="1520" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="1531"><net_src comp="154" pin="0"/><net_sink comp="1527" pin=1"/></net>

<net id="1538"><net_src comp="52" pin="0"/><net_sink comp="1532" pin=0"/></net>

<net id="1539"><net_src comp="54" pin="0"/><net_sink comp="1532" pin=2"/></net>

<net id="1540"><net_src comp="56" pin="0"/><net_sink comp="1532" pin=3"/></net>

<net id="1544"><net_src comp="1532" pin="4"/><net_sink comp="1541" pin=0"/></net>

<net id="1549"><net_src comp="10" pin="0"/><net_sink comp="1545" pin=0"/></net>

<net id="1550"><net_src comp="1541" pin="1"/><net_sink comp="1545" pin=1"/></net>

<net id="1554"><net_src comp="588" pin="4"/><net_sink comp="1551" pin=0"/></net>

<net id="1559"><net_src comp="1551" pin="1"/><net_sink comp="1555" pin=1"/></net>

<net id="1563"><net_src comp="1555" pin="2"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1569"><net_src comp="588" pin="4"/><net_sink comp="1565" pin=0"/></net>

<net id="1570"><net_src comp="60" pin="0"/><net_sink comp="1565" pin=1"/></net>

<net id="1575"><net_src comp="588" pin="4"/><net_sink comp="1571" pin=0"/></net>

<net id="1576"><net_src comp="138" pin="0"/><net_sink comp="1571" pin=1"/></net>

<net id="1581"><net_src comp="561" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="1582"><net_src comp="206" pin="0"/><net_sink comp="1577" pin=1"/></net>

<net id="1586"><net_src comp="675" pin="1"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1591"><net_src comp="599" pin="4"/><net_sink comp="1588" pin=0"/></net>

<net id="1597"><net_src comp="174" pin="0"/><net_sink comp="1592" pin=0"/></net>

<net id="1598"><net_src comp="599" pin="4"/><net_sink comp="1592" pin=1"/></net>

<net id="1599"><net_src comp="58" pin="0"/><net_sink comp="1592" pin=2"/></net>

<net id="1604"><net_src comp="1592" pin="3"/><net_sink comp="1600" pin=0"/></net>

<net id="1605"><net_src comp="1588" pin="1"/><net_sink comp="1600" pin=1"/></net>

<net id="1610"><net_src comp="599" pin="4"/><net_sink comp="1606" pin=0"/></net>

<net id="1611"><net_src comp="154" pin="0"/><net_sink comp="1606" pin=1"/></net>

<net id="1615"><net_src comp="611" pin="4"/><net_sink comp="1612" pin=0"/></net>

<net id="1620"><net_src comp="1612" pin="1"/><net_sink comp="1616" pin=1"/></net>

<net id="1624"><net_src comp="1616" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="1630"><net_src comp="611" pin="4"/><net_sink comp="1626" pin=0"/></net>

<net id="1631"><net_src comp="60" pin="0"/><net_sink comp="1626" pin=1"/></net>

<net id="1636"><net_src comp="611" pin="4"/><net_sink comp="1632" pin=0"/></net>

<net id="1637"><net_src comp="138" pin="0"/><net_sink comp="1632" pin=1"/></net>

<net id="1642"><net_src comp="595" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="1643"><net_src comp="156" pin="0"/><net_sink comp="1638" pin=1"/></net>

<net id="1647"><net_src comp="1638" pin="2"/><net_sink comp="1644" pin=0"/></net>

<net id="1653"><net_src comp="174" pin="0"/><net_sink comp="1648" pin=0"/></net>

<net id="1654"><net_src comp="1638" pin="2"/><net_sink comp="1648" pin=1"/></net>

<net id="1655"><net_src comp="58" pin="0"/><net_sink comp="1648" pin=2"/></net>

<net id="1660"><net_src comp="1648" pin="3"/><net_sink comp="1656" pin=0"/></net>

<net id="1661"><net_src comp="1644" pin="1"/><net_sink comp="1656" pin=1"/></net>

<net id="1665"><net_src comp="622" pin="4"/><net_sink comp="1662" pin=0"/></net>

<net id="1670"><net_src comp="1662" pin="1"/><net_sink comp="1666" pin=1"/></net>

<net id="1674"><net_src comp="1666" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1680"><net_src comp="622" pin="4"/><net_sink comp="1676" pin=0"/></net>

<net id="1681"><net_src comp="60" pin="0"/><net_sink comp="1676" pin=1"/></net>

<net id="1686"><net_src comp="622" pin="4"/><net_sink comp="1682" pin=0"/></net>

<net id="1687"><net_src comp="138" pin="0"/><net_sink comp="1682" pin=1"/></net>

<net id="1692"><net_src comp="595" pin="1"/><net_sink comp="1688" pin=0"/></net>

<net id="1693"><net_src comp="206" pin="0"/><net_sink comp="1688" pin=1"/></net>

<net id="1697"><net_src comp="1688" pin="2"/><net_sink comp="1694" pin=0"/></net>

<net id="1703"><net_src comp="174" pin="0"/><net_sink comp="1698" pin=0"/></net>

<net id="1704"><net_src comp="1688" pin="2"/><net_sink comp="1698" pin=1"/></net>

<net id="1705"><net_src comp="58" pin="0"/><net_sink comp="1698" pin=2"/></net>

<net id="1710"><net_src comp="1698" pin="3"/><net_sink comp="1706" pin=0"/></net>

<net id="1711"><net_src comp="1694" pin="1"/><net_sink comp="1706" pin=1"/></net>

<net id="1716"><net_src comp="1688" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1717"><net_src comp="154" pin="0"/><net_sink comp="1712" pin=1"/></net>

<net id="1722"><net_src comp="212" pin="0"/><net_sink comp="1718" pin=1"/></net>

<net id="1727"><net_src comp="1718" pin="2"/><net_sink comp="1723" pin=0"/></net>

<net id="1731"><net_src comp="633" pin="4"/><net_sink comp="1728" pin=0"/></net>

<net id="1736"><net_src comp="1728" pin="1"/><net_sink comp="1732" pin=1"/></net>

<net id="1740"><net_src comp="1732" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1746"><net_src comp="633" pin="4"/><net_sink comp="1742" pin=0"/></net>

<net id="1747"><net_src comp="60" pin="0"/><net_sink comp="1742" pin=1"/></net>

<net id="1752"><net_src comp="633" pin="4"/><net_sink comp="1748" pin=0"/></net>

<net id="1753"><net_src comp="138" pin="0"/><net_sink comp="1748" pin=1"/></net>

<net id="1758"><net_src comp="595" pin="1"/><net_sink comp="1754" pin=0"/></net>

<net id="1759"><net_src comp="214" pin="0"/><net_sink comp="1754" pin=1"/></net>

<net id="1763"><net_src comp="216" pin="1"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1765"><net_src comp="1760" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1766"><net_src comp="1760" pin="1"/><net_sink comp="1723" pin=1"/></net>

<net id="1770"><net_src comp="224" pin="2"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="1400" pin=1"/></net>

<net id="1772"><net_src comp="1767" pin="1"/><net_sink comp="1500" pin=1"/></net>

<net id="1776"><net_src comp="230" pin="2"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="655" pin=2"/></net>

<net id="1778"><net_src comp="1773" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="1782"><net_src comp="242" pin="2"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1787"><net_src comp="220" pin="1"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="640" pin=6"/></net>

<net id="1789"><net_src comp="1784" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1793"><net_src comp="694" pin="2"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1795"><net_src comp="1790" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1805"><net_src comp="714" pin="1"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1810"><net_src comp="718" pin="1"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1361" pin=1"/></net>

<net id="1812"><net_src comp="1807" pin="1"/><net_sink comp="1461" pin=1"/></net>

<net id="1816"><net_src comp="722" pin="2"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1821"><net_src comp="744" pin="2"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1829"><net_src comp="756" pin="2"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1834"><net_src comp="762" pin="1"/><net_sink comp="1831" pin=0"/></net>

<net id="1835"><net_src comp="1831" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1839"><net_src comp="779" pin="2"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1841"><net_src comp="1836" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1842"><net_src comp="1836" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1849"><net_src comp="791" pin="2"/><net_sink comp="1846" pin=0"/></net>

<net id="1850"><net_src comp="1846" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1854"><net_src comp="910" pin="2"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1856"><net_src comp="1851" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1860"><net_src comp="936" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1862"><net_src comp="1857" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="1866"><net_src comp="942" pin="1"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="326" pin=4"/></net>

<net id="1871"><net_src comp="946" pin="1"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1879"><net_src comp="974" pin="2"/><net_sink comp="1876" pin=0"/></net>

<net id="1880"><net_src comp="1876" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1887"><net_src comp="1010" pin="2"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1892"><net_src comp="1026" pin="2"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1897"><net_src comp="1056" pin="2"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1905"><net_src comp="1068" pin="2"/><net_sink comp="1902" pin=0"/></net>

<net id="1906"><net_src comp="1902" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1910"><net_src comp="1099" pin="2"/><net_sink comp="1907" pin=0"/></net>

<net id="1911"><net_src comp="1907" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1918"><net_src comp="1111" pin="2"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1923"><net_src comp="352" pin="3"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1931"><net_src comp="1137" pin="2"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="1936"><net_src comp="282" pin="2"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1944"><net_src comp="1153" pin="2"/><net_sink comp="1941" pin=0"/></net>

<net id="1945"><net_src comp="1941" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1949"><net_src comp="1179" pin="3"/><net_sink comp="1946" pin=0"/></net>

<net id="1950"><net_src comp="1946" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1951"><net_src comp="1946" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1952"><net_src comp="1946" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1953"><net_src comp="1946" pin="1"/><net_sink comp="1292" pin=1"/></net>

<net id="1954"><net_src comp="1946" pin="1"/><net_sink comp="1310" pin=1"/></net>

<net id="1958"><net_src comp="1217" pin="3"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="640" pin=5"/></net>

<net id="1963"><net_src comp="1225" pin="3"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1965"><net_src comp="1960" pin="1"/><net_sink comp="640" pin=3"/></net>

<net id="1969"><net_src comp="364" pin="3"/><net_sink comp="1966" pin=0"/></net>

<net id="1970"><net_src comp="1966" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1974"><net_src comp="1266" pin="2"/><net_sink comp="1971" pin=0"/></net>

<net id="1975"><net_src comp="1971" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1979"><net_src comp="1278" pin="3"/><net_sink comp="1976" pin=0"/></net>

<net id="1980"><net_src comp="1976" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1984"><net_src comp="1303" pin="2"/><net_sink comp="1981" pin=0"/></net>

<net id="1985"><net_src comp="1981" pin="1"/><net_sink comp="640" pin=4"/></net>

<net id="1989"><net_src comp="1321" pin="2"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="1994"><net_src comp="1332" pin="2"/><net_sink comp="1991" pin=0"/></net>

<net id="1998"><net_src comp="1350" pin="2"/><net_sink comp="1995" pin=0"/></net>

<net id="1999"><net_src comp="1995" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="2000"><net_src comp="1995" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="2004"><net_src comp="1419" pin="2"/><net_sink comp="2001" pin=0"/></net>

<net id="2005"><net_src comp="2001" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="2006"><net_src comp="2001" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="2010"><net_src comp="377" pin="3"/><net_sink comp="2007" pin=0"/></net>

<net id="2011"><net_src comp="2007" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="2018"><net_src comp="1445" pin="2"/><net_sink comp="2015" pin=0"/></net>

<net id="2019"><net_src comp="2015" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="2023"><net_src comp="1451" pin="2"/><net_sink comp="2020" pin=0"/></net>

<net id="2024"><net_src comp="2020" pin="1"/><net_sink comp="1510" pin=0"/></net>

<net id="2025"><net_src comp="2020" pin="1"/><net_sink comp="1513" pin=1"/></net>

<net id="2026"><net_src comp="2020" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="2030"><net_src comp="1500" pin="2"/><net_sink comp="2027" pin=0"/></net>

<net id="2031"><net_src comp="2027" pin="1"/><net_sink comp="1532" pin=1"/></net>

<net id="2035"><net_src comp="1520" pin="2"/><net_sink comp="2032" pin=0"/></net>

<net id="2036"><net_src comp="2032" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="2037"><net_src comp="2032" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="2044"><net_src comp="1545" pin="2"/><net_sink comp="2041" pin=0"/></net>

<net id="2045"><net_src comp="2041" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="2046"><net_src comp="2041" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="2050"><net_src comp="385" pin="3"/><net_sink comp="2047" pin=0"/></net>

<net id="2051"><net_src comp="2047" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="2058"><net_src comp="1571" pin="2"/><net_sink comp="2055" pin=0"/></net>

<net id="2059"><net_src comp="2055" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="2063"><net_src comp="1577" pin="2"/><net_sink comp="2060" pin=0"/></net>

<net id="2064"><net_src comp="2060" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="2068"><net_src comp="1600" pin="2"/><net_sink comp="2065" pin=0"/></net>

<net id="2069"><net_src comp="2065" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="2073"><net_src comp="1606" pin="2"/><net_sink comp="2070" pin=0"/></net>

<net id="2080"><net_src comp="1632" pin="2"/><net_sink comp="2077" pin=0"/></net>

<net id="2081"><net_src comp="2077" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="2085"><net_src comp="1656" pin="2"/><net_sink comp="2082" pin=0"/></net>

<net id="2086"><net_src comp="2082" pin="1"/><net_sink comp="1666" pin=0"/></net>

<net id="2093"><net_src comp="1682" pin="2"/><net_sink comp="2090" pin=0"/></net>

<net id="2094"><net_src comp="2090" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="2098"><net_src comp="1706" pin="2"/><net_sink comp="2095" pin=0"/></net>

<net id="2099"><net_src comp="2095" pin="1"/><net_sink comp="1732" pin=0"/></net>

<net id="2109"><net_src comp="1748" pin="2"/><net_sink comp="2106" pin=0"/></net>

<net id="2110"><net_src comp="2106" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="2114"><net_src comp="1754" pin="2"/><net_sink comp="2111" pin=0"/></net>

<net id="2115"><net_src comp="2111" pin="1"/><net_sink comp="599" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o | {45 48 49 50 51 52 53 54 57 58 59 60 61 62 }
	Port: input_fm_buffer | {15 26 }
	Port: weight_buffer_0 | {39 }
	Port: output_fm_buffer_0 | {43 44 45 53 54 64 65 66 }
 - Input state : 
	Port: conv3 : i3 | {5 6 7 8 9 10 11 12 13 14 16 17 18 19 20 21 22 23 25 }
	Port: conv3 : input_ftmap | {1 }
	Port: conv3 : w3 | {27 28 29 30 31 32 33 34 38 }
	Port: conv3 : conv3_weights | {1 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : output_ftmap | {1 }
	Port: conv3 : input_fm_buffer | {41 42 }
	Port: conv3 : weight_buffer_0 | {41 42 }
	Port: conv3 : output_fm_buffer_0 | {40 41 44 45 46 47 53 54 55 56 }
  - Chain level:
	State 1
		sext_ln111 : 1
		w3_addr : 2
		store_ln33 : 1
	State 2
		icmp_ln33 : 1
		br_ln33 : 2
		zext_ln126 : 1
		zext_ln126_1 : 1
	State 3
		add_ln80_1 : 1
		zext_ln92 : 1
		tmp_s : 1
		zext_ln92_1 : 2
		add_ln92 : 3
		icmp_ln80 : 1
		add_ln80 : 1
		br_ln80 : 2
		zext_ln81 : 1
	State 4
		zext_ln92_2 : 1
		add_ln92_1 : 2
		zext_ln81_1 : 3
		mul_ln81 : 4
		icmp_ln81 : 1
		add_ln81 : 1
		br_ln81 : 2
		add_ln84 : 1
		sext_ln84 : 2
		add_ln84_1 : 3
		tmp : 4
		icmp_ln56 : 4
		tmp_3 : 4
		select_ln55 : 5
		or_ln55 : 5
		hclamp : 6
		shl_ln : 7
		shl_ln86_1 : 7
		sext_ln86 : 8
		sub_ln86 : 9
		sext_ln86_2 : 10
		add_ln86 : 11
		add_ln86_1 : 12
		trunc_ln3 : 13
		sext_ln86_1 : 14
		i3_addr : 15
		add_ln87 : 13
		trunc_ln4 : 14
		sext_ln87 : 15
		i3_addr_1 : 16
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		zext_ln92_3 : 1
		add_ln92_2 : 2
		zext_ln92_4 : 3
		input_fm_buffer_addr : 4
		zext_ln90 : 1
		icmp_ln90 : 1
		add_ln90 : 1
		br_ln90 : 2
		store_ln92 : 5
		add_ln93 : 2
		zext_ln93 : 3
		add_ln93_1 : 4
		zext_ln93_1 : 5
		input_fm_buffer_addr_1 : 6
		store_ln93 : 7
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		loop_index_i_cast : 1
		exitcond257 : 1
		empty_60 : 1
		br_ln0 : 2
		arrayidx36612_sum_i : 2
		arrayidx36612_sum_i_cast147 : 3
		empty_62 : 4
	State 25
	State 26
		input_fm_buffer_addr_2 : 1
		store_ln86 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		bin_1_cast : 1
		tmp_1 : 1
		tmp_12_cast : 2
		empty_64 : 3
		icmp_ln111 : 1
		add_ln111 : 1
		br_ln111 : 2
	State 36
		k_cast : 1
		empty_65 : 2
		p_cast : 3
		empty_66 : 3
		p_shl : 4
		empty_67 : 5
		icmp_ln112 : 1
		add_ln112 : 1
		br_ln112 : 2
	State 37
		loop_index_i19_cast146 : 1
		empty_68 : 2
		p_cast154 : 3
		weight_buffer_0_addr : 4
		exitcond3410 : 1
		empty_69 : 1
		br_ln0 : 2
	State 38
	State 39
		store_ln111 : 1
	State 40
		icmp_ln40 : 1
		add_ln40_1 : 1
		br_ln40 : 2
		add_ln40 : 1
		icmp_ln42 : 1
		select_ln40 : 2
		select_ln40_1 : 2
		xor_ln40 : 2
		icmp_ln43 : 1
		and_ln40 : 2
		add_ln42 : 3
		or_ln42 : 2
		select_ln42 : 2
		select_ln42_1 : 2
		select_ln42_1_cast : 3
		p_shl1 : 3
		empty_71 : 4
		select_ln42_cast : 3
		empty_72 : 5
		p_cast153 : 6
		output_fm_buffer_0_addr : 7
		output_fm_buffer_0_load : 8
		add_ln43 : 3
		add_ln42_1 : 1
		select_ln42_2 : 2
	State 41
		zext_ln53_8 : 1
		add_ln53 : 2
		zext_ln53_9 : 1
		add_ln53_1 : 2
		call_ln53 : 3
	State 42
	State 43
		store_ln53 : 1
	State 44
		icmp_ln130 : 1
		br_ln130 : 2
		zext_ln136 : 1
		tmp_5 : 1
		sub_ln136 : 2
		zext_ln130 : 1
		call_ln136 : 3
		add_ln133 : 2
		shl_ln1 : 3
		zext_ln133 : 4
		shl_ln133_1 : 3
		zext_ln133_3 : 4
		sub_ln133 : 5
		sext_ln133 : 6
		add_ln133_1 : 7
		trunc_ln5 : 8
		sext_ln143 : 9
		o_addr : 10
	State 45
	State 46
		loop_index_0_i_cast148 : 1
		empty_74 : 2
		p_cast158 : 3
		output_fm_buffer_0_addr_1 : 4
		exitcond6119 : 1
		empty_75 : 1
		br_ln0 : 2
		output_fm_buffer_0_load_1 : 5
		add_ln133_2 : 1
		shl_ln133_2 : 2
		zext_ln133_5 : 3
		shl_ln133_3 : 2
		zext_ln133_6 : 3
		sub_ln133_1 : 4
		sext_ln133_1 : 5
		add_ln133_3 : 6
	State 47
	State 48
		write_ln143 : 1
	State 49
	State 50
	State 51
	State 52
	State 53
		sub_ln136_1 : 1
		br_ln130 : 1
		call_ln136 : 2
		sext_ln143_1 : 1
		o_addr_1 : 2
	State 54
	State 55
		loop_index_1_i_cast149 : 1
		empty_79 : 2
		p_cast160 : 3
		output_fm_buffer_0_addr_2 : 4
		exitcond6521 : 1
		empty_80 : 1
		br_ln0 : 2
		output_fm_buffer_0_load_2 : 5
	State 56
	State 57
		write_ln143 : 1
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
		zext_ln69 : 1
		tmp_7 : 1
		sub_ln69 : 2
		icmp_ln65 : 1
		br_ln65 : 2
	State 64
		zext_ln69_1 : 1
		add_ln69 : 2
		zext_ln69_2 : 3
		output_fm_buffer_0_addr_3 : 4
		icmp_ln67 : 1
		add_ln67 : 1
		br_ln67 : 2
		store_ln69 : 5
		zext_ln69_3 : 1
		tmp_8 : 1
		sub_ln69_1 : 2
	State 65
		zext_ln69_4 : 1
		add_ln69_3 : 2
		zext_ln69_5 : 3
		output_fm_buffer_0_addr_4 : 4
		icmp_ln67_1 : 1
		add_ln67_1 : 1
		br_ln67 : 2
		store_ln69 : 5
		zext_ln69_6 : 1
		tmp_9 : 1
		sub_ln69_2 : 2
		icmp_ln65_1 : 1
		br_ln65 : 2
		store_ln33 : 1
	State 66
		zext_ln69_7 : 1
		add_ln69_4 : 2
		zext_ln69_8 : 3
		output_fm_buffer_0_addr_5 : 4
		icmp_ln67_2 : 1
		add_ln67_2 : 1
		br_ln67 : 2
		store_ln69 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |    grp_conv3_Pipeline_KR_KC_fu_640    |    6    |  1.708  |   595   |   522   |
|   call   |     grp_conv3_Pipeline_RELU_fu_655    |    2    |  0.427  |   343   |   352   |
|          |    grp_conv3_Pipeline_RELU2_fu_663    |    2    |  0.427  |   343   |   352   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           add_ln80_1_fu_722           |    0    |    0    |    0    |    30   |
|          |            add_ln92_fu_744            |    0    |    0    |    0    |    16   |
|          |            add_ln80_fu_756            |    0    |    0    |    0    |    13   |
|          |           add_ln92_1_fu_770           |    0    |    0    |    0    |    17   |
|          |            add_ln81_fu_791            |    0    |    0    |    0    |    12   |
|          |            add_ln84_fu_797            |    0    |    0    |    0    |    12   |
|          |           add_ln84_1_fu_807           |    0    |    0    |    0    |    15   |
|          |            add_ln86_fu_886            |    0    |    0    |    0    |    64   |
|          |           add_ln86_1_fu_891           |    0    |    0    |    0    |    64   |
|          |            add_ln87_fu_916            |    0    |    0    |    0    |    71   |
|          |           add_ln92_2_fu_954           |    0    |    0    |    0    |    24   |
|          |            add_ln90_fu_974            |    0    |    0    |    0    |    9    |
|          |            add_ln93_fu_980            |    0    |    0    |    0    |    16   |
|          |           add_ln93_1_fu_990           |    0    |    0    |    0    |    24   |
|          |            empty_60_fu_1010           |    0    |    0    |    0    |    15   |
|          |      arrayidx36612_sum_i_fu_1016      |    0    |    0    |    0    |    15   |
|          |            empty_62_fu_1026           |    0    |    0    |    0    |    24   |
|          |            empty_64_fu_1056           |    0    |    0    |    0    |    15   |
|          |           add_ln111_fu_1068           |    0    |    0    |    0    |    13   |
|          |            empty_65_fu_1078           |    0    |    0    |    0    |    16   |
|          |            empty_67_fu_1099           |    0    |    0    |    0    |    17   |
|          |           add_ln112_fu_1111           |    0    |    0    |    0    |    10   |
|          |            empty_68_fu_1121           |    0    |    0    |    0    |    17   |
|          |            empty_69_fu_1137           |    0    |    0    |    0    |    10   |
|          |           add_ln40_1_fu_1153          |    0    |    0    |    0    |    23   |
|    add   |            add_ln40_fu_1159           |    0    |    0    |    0    |    13   |
|          |            add_ln42_fu_1205           |    0    |    0    |    0    |    10   |
|          |            empty_72_fu_1255           |    0    |    0    |    0    |    17   |
|          |            add_ln43_fu_1266           |    0    |    0    |    0    |    15   |
|          |           add_ln42_1_fu_1272          |    0    |    0    |    0    |    18   |
|          |            add_ln53_fu_1303           |    0    |    0    |    0    |    16   |
|          |           add_ln53_1_fu_1321          |    0    |    0    |    0    |    15   |
|          |           add_ln133_fu_1361           |    0    |    0    |    0    |    15   |
|          |          add_ln133_1_fu_1400          |    0    |    0    |    0    |    71   |
|          |            empty_74_fu_1429           |    0    |    0    |    0    |    18   |
|          |            empty_75_fu_1445           |    0    |    0    |    0    |    15   |
|          |          add_ln133_2_fu_1461          |    0    |    0    |    0    |    15   |
|          |          add_ln133_3_fu_1500          |    0    |    0    |    0    |    71   |
|          |            empty_79_fu_1555           |    0    |    0    |    0    |    18   |
|          |            empty_80_fu_1571           |    0    |    0    |    0    |    15   |
|          |           add_ln130_fu_1577           |    0    |    0    |    0    |    10   |
|          |            add_ln69_fu_1616           |    0    |    0    |    0    |    18   |
|          |            add_ln67_fu_1632           |    0    |    0    |    0    |    15   |
|          |            add_ln65_fu_1638           |    0    |    0    |    0    |    10   |
|          |           add_ln69_3_fu_1666          |    0    |    0    |    0    |    18   |
|          |           add_ln67_1_fu_1682          |    0    |    0    |    0    |    15   |
|          |           add_ln65_1_fu_1688          |    0    |    0    |    0    |    10   |
|          |            add_ln33_fu_1718           |    0    |    0    |    0    |    15   |
|          |           add_ln69_4_fu_1732          |    0    |    0    |    0    |    18   |
|          |           add_ln67_2_fu_1748          |    0    |    0    |    0    |    15   |
|          |           add_ln65_2_fu_1754          |    0    |    0    |    0    |    10   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            icmp_ln33_fu_708           |    0    |    0    |    0    |    15   |
|          |            icmp_ln80_fu_750           |    0    |    0    |    0    |    13   |
|          |            icmp_ln81_fu_785           |    0    |    0    |    0    |    12   |
|          |            icmp_ln56_fu_820           |    0    |    0    |    0    |    17   |
|          |            icmp_ln90_fu_968           |    0    |    0    |    0    |    9    |
|          |          exitcond257_fu_1004          |    0    |    0    |    0    |    15   |
|          |           icmp_ln111_fu_1062          |    0    |    0    |    0    |    13   |
|          |           icmp_ln112_fu_1105          |    0    |    0    |    0    |    10   |
|          |          exitcond3410_fu_1131         |    0    |    0    |    0    |    10   |
|          |           icmp_ln40_fu_1147           |    0    |    0    |    0    |    23   |
|   icmp   |           icmp_ln42_fu_1165           |    0    |    0    |    0    |    18   |
|          |           icmp_ln43_fu_1193           |    0    |    0    |    0    |    15   |
|          |           icmp_ln130_fu_1332          |    0    |    0    |    0    |    10   |
|          |          exitcond6119_fu_1439         |    0    |    0    |    0    |    15   |
|          |          icmp_ln130_1_fu_1527         |    0    |    0    |    0    |    10   |
|          |          exitcond6521_fu_1565         |    0    |    0    |    0    |    15   |
|          |           icmp_ln65_fu_1606           |    0    |    0    |    0    |    10   |
|          |           icmp_ln67_fu_1626           |    0    |    0    |    0    |    15   |
|          |          icmp_ln67_1_fu_1676          |    0    |    0    |    0    |    15   |
|          |          icmp_ln65_1_fu_1712          |    0    |    0    |    0    |    10   |
|          |          icmp_ln67_2_fu_1742          |    0    |    0    |    0    |    15   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            sub_ln86_fu_876            |    0    |    0    |    0    |    27   |
|          |            empty_71_fu_1245           |    0    |    0    |    0    |    17   |
|          |           sub_ln136_fu_1350           |    0    |    0    |    0    |    18   |
|          |           sub_ln133_fu_1390           |    0    |    0    |    0    |    26   |
|    sub   |          sub_ln133_1_fu_1490          |    0    |    0    |    0    |    26   |
|          |          sub_ln136_1_fu_1520          |    0    |    0    |    0    |    18   |
|          |            sub_ln69_fu_1600           |    0    |    0    |    0    |    18   |
|          |           sub_ln69_1_fu_1656          |    0    |    0    |    0    |    18   |
|          |           sub_ln69_2_fu_1706          |    0    |    0    |    0    |    18   |
|----------|---------------------------------------|---------|---------|---------|---------|
|    mul   |            mul_ln81_fu_779            |    0    |    0    |    0    |    62   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           select_ln55_fu_834          |    0    |    0    |    0    |    9    |
|          |             hclamp_fu_848             |    0    |    0    |    0    |    10   |
|          |          select_ln40_fu_1171          |    0    |    0    |    0    |    3    |
|  select  |         select_ln40_1_fu_1179         |    0    |    0    |    0    |    6    |
|          |          select_ln42_fu_1217          |    0    |    0    |    0    |    8    |
|          |         select_ln42_1_fu_1225         |    0    |    0    |    0    |    3    |
|          |         select_ln42_2_fu_1278         |    0    |    0    |    0    |    10   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |             or_ln55_fu_842            |    0    |    0    |    0    |    2    |
|    or    |            or_ln42_fu_1211            |    0    |    0    |    0    |    2    |
|          |            or_ln133_fu_1451           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    xor   |            xor_ln40_fu_1187           |    0    |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    and   |            and_ln40_fu_1199           |    0    |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |     output_ftmap_read_read_fu_224     |    0    |    0    |    0    |    0    |
|          | conv3_biases_0_0_val_read_read_fu_230 |    0    |    0    |    0    |    0    |
|          |     conv3_weights_read_read_fu_236    |    0    |    0    |    0    |    0    |
|   read   |      input_ftmap_read_read_fu_242     |    0    |    0    |    0    |    0    |
|          |            grp_read_fu_262            |    0    |    0    |    0    |    0    |
|          |       i3_addr_1_read_read_fu_267      |    0    |    0    |    0    |    0    |
|          |        w3_addr_read_read_fu_282       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           grp_readreq_fu_248          |    0    |    0    |    0    |    0    |
|  readreq |           grp_readreq_fu_255          |    0    |    0    |    0    |    0    |
|          |           grp_readreq_fu_275          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
| writeresp|          grp_writeresp_fu_287         |    0    |    0    |    0    |    0    |
|          |          grp_writeresp_fu_303         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   write  |        write_ln143_write_fu_294       |    0    |    0    |    0    |    0    |
|          |        write_ln143_write_fu_310       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln_fu_680            |    0    |    0    |    0    |    0    |
|          |            trunc_ln3_fu_896           |    0    |    0    |    0    |    0    |
|partselect|            trunc_ln4_fu_922           |    0    |    0    |    0    |    0    |
|          |           trunc_ln5_fu_1405           |    0    |    0    |    0    |    0    |
|          |         trunc_ln143_1_fu_1532         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           sext_ln111_fu_690           |    0    |    0    |    0    |    0    |
|          |            sext_ln84_fu_803           |    0    |    0    |    0    |    0    |
|          |            sext_ln86_fu_872           |    0    |    0    |    0    |    0    |
|          |           sext_ln86_2_fu_882          |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln86_1_fu_906          |    0    |    0    |    0    |    0    |
|          |            sext_ln87_fu_932           |    0    |    0    |    0    |    0    |
|          |           sext_ln133_fu_1396          |    0    |    0    |    0    |    0    |
|          |           sext_ln143_fu_1415          |    0    |    0    |    0    |    0    |
|          |          sext_ln133_1_fu_1496         |    0    |    0    |    0    |    0    |
|          |          sext_ln143_1_fu_1541         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           zext_ln126_fu_714           |    0    |    0    |    0    |    0    |
|          |          zext_ln126_1_fu_718          |    0    |    0    |    0    |    0    |
|          |            zext_ln92_fu_728           |    0    |    0    |    0    |    0    |
|          |           zext_ln92_1_fu_740          |    0    |    0    |    0    |    0    |
|          |            zext_ln81_fu_762           |    0    |    0    |    0    |    0    |
|          |           zext_ln92_2_fu_766          |    0    |    0    |    0    |    0    |
|          |           zext_ln81_1_fu_775          |    0    |    0    |    0    |    0    |
|          |           zext_ln92_3_fu_950          |    0    |    0    |    0    |    0    |
|          |           zext_ln92_4_fu_959          |    0    |    0    |    0    |    0    |
|          |            zext_ln90_fu_964           |    0    |    0    |    0    |    0    |
|          |            zext_ln93_fu_986           |    0    |    0    |    0    |    0    |
|          |           zext_ln93_1_fu_995          |    0    |    0    |    0    |    0    |
|          |       loop_index_i_cast_fu_1000       |    0    |    0    |    0    |    0    |
|          |  arrayidx36612_sum_i_cast147_fu_1022  |    0    |    0    |    0    |    0    |
|          |           p_cast157_fu_1036           |    0    |    0    |    0    |    0    |
|          |           bin_1_cast_fu_1040          |    0    |    0    |    0    |    0    |
|          |          tmp_12_cast_fu_1052          |    0    |    0    |    0    |    0    |
|          |             k_cast_fu_1074            |    0    |    0    |    0    |    0    |
|          |             p_cast_fu_1083            |    0    |    0    |    0    |    0    |
|          |     loop_index_i19_cast146_fu_1117    |    0    |    0    |    0    |    0    |
|          |           p_cast154_fu_1126           |    0    |    0    |    0    |    0    |
|          |       select_ln42_1_cast_fu_1233      |    0    |    0    |    0    |    0    |
|          |        select_ln42_cast_fu_1251       |    0    |    0    |    0    |    0    |
|          |           p_cast153_fu_1261           |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln53_fu_1286           |    0    |    0    |    0    |    0    |
|          |          zext_ln53_7_fu_1289          |    0    |    0    |    0    |    0    |
|          |          zext_ln53_8_fu_1299          |    0    |    0    |    0    |    0    |
|          |          zext_ln53_9_fu_1317          |    0    |    0    |    0    |    0    |
|          |           zext_ln136_fu_1338          |    0    |    0    |    0    |    0    |
|          |           zext_ln130_fu_1357          |    0    |    0    |    0    |    0    |
|          |           zext_ln133_fu_1374          |    0    |    0    |    0    |    0    |
|          |          zext_ln133_3_fu_1386         |    0    |    0    |    0    |    0    |
|          |     loop_index_0_i_cast148_fu_1425    |    0    |    0    |    0    |    0    |
|          |           p_cast158_fu_1434           |    0    |    0    |    0    |    0    |
|          |          zext_ln133_4_fu_1457         |    0    |    0    |    0    |    0    |
|          |          zext_ln133_5_fu_1474         |    0    |    0    |    0    |    0    |
|          |          zext_ln133_6_fu_1486         |    0    |    0    |    0    |    0    |
|          |          zext_ln136_3_fu_1510         |    0    |    0    |    0    |    0    |
|          |     loop_index_1_i_cast149_fu_1551    |    0    |    0    |    0    |    0    |
|          |           p_cast160_fu_1560           |    0    |    0    |    0    |    0    |
|          |           zext_ln69_fu_1588           |    0    |    0    |    0    |    0    |
|          |          zext_ln69_1_fu_1612          |    0    |    0    |    0    |    0    |
|          |          zext_ln69_2_fu_1621          |    0    |    0    |    0    |    0    |
|          |          zext_ln69_3_fu_1644          |    0    |    0    |    0    |    0    |
|          |          zext_ln69_4_fu_1662          |    0    |    0    |    0    |    0    |
|          |          zext_ln69_5_fu_1671          |    0    |    0    |    0    |    0    |
|          |          zext_ln69_6_fu_1694          |    0    |    0    |    0    |    0    |
|          |          zext_ln69_7_fu_1728          |    0    |    0    |    0    |    0    |
|          |          zext_ln69_8_fu_1737          |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |              tmp_s_fu_732             |    0    |    0    |    0    |    0    |
|          |             shl_ln_fu_856             |    0    |    0    |    0    |    0    |
|          |           shl_ln86_1_fu_864           |    0    |    0    |    0    |    0    |
|          |             tmp_1_fu_1044             |    0    |    0    |    0    |    0    |
|          |             p_shl_fu_1091             |    0    |    0    |    0    |    0    |
|          |             p_shl1_fu_1237            |    0    |    0    |    0    |    0    |
|          |             tmp_2_fu_1292             |    0    |    0    |    0    |    0    |
|          |             tmp_4_fu_1310             |    0    |    0    |    0    |    0    |
|bitconcatenate|             tmp_5_fu_1342             |    0    |    0    |    0    |    0    |
|          |            shl_ln1_fu_1366            |    0    |    0    |    0    |    0    |
|          |          shl_ln133_1_fu_1378          |    0    |    0    |    0    |    0    |
|          |          shl_ln133_2_fu_1466          |    0    |    0    |    0    |    0    |
|          |          shl_ln133_3_fu_1478          |    0    |    0    |    0    |    0    |
|          |             tmp_6_fu_1513             |    0    |    0    |    0    |    0    |
|          |             tmp_7_fu_1592             |    0    |    0    |    0    |    0    |
|          |             tmp_8_fu_1648             |    0    |    0    |    0    |    0    |
|          |             tmp_9_fu_1698             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
| bitselect|               tmp_fu_812              |    0    |    0    |    0    |    0    |
|          |              tmp_3_fu_826             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   trunc  |            empty_66_fu_1087           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    10   |  2.562  |   1281  |   2874  |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        add_ln111_reg_1902        |    6   |
|        add_ln112_reg_1915        |    3   |
|        add_ln130_reg_2060        |    3   |
|       add_ln133_3_reg_2027       |   64   |
|        add_ln40_1_reg_1941       |   16   |
|         add_ln43_reg_1971        |    8   |
|        add_ln53_1_reg_1986       |    9   |
|         add_ln53_reg_1981        |   10   |
|        add_ln65_2_reg_2111       |    3   |
|        add_ln67_1_reg_2090       |    8   |
|        add_ln67_2_reg_2106       |    8   |
|         add_ln67_reg_2077        |    8   |
|        add_ln80_1_reg_1813       |   23   |
|         add_ln80_reg_1826        |    6   |
|         add_ln81_reg_1846        |    4   |
|         add_ln90_reg_1876        |    2   |
|         add_ln92_reg_1818        |   10   |
|           bh_1_reg_561           |    3   |
|            bh_reg_440            |    4   |
|           bin_1_reg_473          |    6   |
|            bin_reg_418           |    6   |
|             c_reg_550            |    8   |
|conv3_biases_0_0_val_read_reg_1773|   32   |
|         empty_60_reg_1884        |    8   |
|         empty_62_reg_1889        |   17   |
|         empty_64_reg_1894        |    9   |
|         empty_67_reg_1907        |   10   |
|         empty_69_reg_1928        |    3   |
|         empty_75_reg_2015        |    8   |
|         empty_80_reg_2055        |    8   |
|           h_2_reg_1760           |    8   |
|             h_reg_595            |    3   |
|        i3_addr_1_reg_1857        |   32   |
|         i3_addr_reg_1851         |   32   |
|             i_reg_517            |    6   |
|        icmp_ln130_reg_1991       |    1   |
|        icmp_ln65_reg_2070        |    1   |
|     indvar_flatten22_reg_506     |   16   |
|      indvar_flatten7_reg_528     |   11   |
|     input_ftmap_read_reg_1779    |   64   |
|             k_reg_484            |    3   |
|           left_reg_1863          |   32   |
|      loop_index_0_i_reg_573      |    8   |
|      loop_index_1_i_reg_584      |    8   |
|      loop_index_i19_reg_495      |    3   |
|       loop_index_i_reg_462       |    8   |
|         mul_ln81_reg_1836        |   17   |
|         o_addr_1_reg_2041        |   32   |
|          o_addr_reg_2001         |   32   |
|         or_ln133_reg_2020        |    3   |
|output_fm_buffer_0_addr_1_reg_2007|   11   |
|output_fm_buffer_0_addr_2_reg_2047|   11   |
| output_fm_buffer_0_addr_reg_1966 |   11   |
|    output_ftmap_read_reg_1767    |   64   |
|          p_loc_reg_1784          |   32   |
|             p_reg_451            |    2   |
|          phi_mul_reg_429         |   23   |
|             r_reg_539            |    3   |
|              reg_671             |   32   |
|              reg_675             |   32   |
|          right_reg_1868          |   32   |
|      select_ln40_1_reg_1946      |    6   |
|      select_ln42_1_reg_1960      |    3   |
|      select_ln42_2_reg_1976      |   11   |
|       select_ln42_reg_1955       |    8   |
|       sub_ln136_1_reg_2032       |   11   |
|        sub_ln136_reg_1995        |   11   |
|        sub_ln69_1_reg_2082       |   11   |
|        sub_ln69_2_reg_2095       |   11   |
|         sub_ln69_reg_2065        |   11   |
|       w3_addr_read_reg_1933      |   32   |
|         w3_addr_reg_1790         |   32   |
|            w_3_reg_618           |    8   |
|            w_4_reg_629           |    8   |
|             w_reg_607            |    8   |
|   weight_buffer_0_addr_reg_1920  |   10   |
|       zext_ln126_1_reg_1807      |    9   |
|        zext_ln126_reg_1802       |   10   |
|        zext_ln81_reg_1831        |   64   |
+----------------------------------+--------+
|               Total              |  1150  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_readreq_fu_248       |  p0  |   2  |   1  |    2   |
|        grp_readreq_fu_248       |  p2  |   2  |   9  |   18   |
|         grp_read_fu_262         |  p0  |   2  |  32  |   64   |
|       grp_writeresp_fu_287      |  p0  |   2  |   1  |    2   |
|       grp_writeresp_fu_303      |  p0  |   2  |   1  |    2   |
|        grp_access_fu_326        |  p0  |   2  |  17  |   34   ||    9    |
|        grp_access_fu_326        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_371        |  p0  |   9  |  11  |   99   ||    49   |
|        grp_access_fu_371        |  p1  |   2  |  32  |   64   ||    9    |
|           bh_1_reg_561          |  p0  |   2  |   3  |    6   ||    9    |
|            h_reg_595            |  p0  |   2  |   3  |    6   ||    9    |
| grp_conv3_Pipeline_KR_KC_fu_640 |  p1  |   2  |  32  |   64   ||    9    |
| grp_conv3_Pipeline_KR_KC_fu_640 |  p2  |   2  |   9  |   18   ||    9    |
| grp_conv3_Pipeline_KR_KC_fu_640 |  p4  |   2  |  10  |   20   ||    9    |
|  grp_conv3_Pipeline_RELU_fu_655 |  p1  |   2  |  11  |   22   ||    9    |
| grp_conv3_Pipeline_RELU2_fu_663 |  p1  |   2  |  11  |   22   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   507  ||  7.175  ||   139   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    2   |  1281  |  2874  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   139  |
|  Register |    -   |    -   |  1150  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    9   |  2431  |  3013  |
+-----------+--------+--------+--------+--------+
