

================================================================
== Vitis HLS Report for 'lab5_z1'
================================================================
* Date:           Tue Nov  7 12:51:12 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol3_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  20.00 ns|  12.697 ns|     5.40 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  2.600 us|  2.600 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- foo_label0  |      128|      128|         2|          1|          1|   128|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    85|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    36|    -|
|Register         |        -|   -|     19|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     19|   121|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     1|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln11_1_fu_170_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln11_fu_164_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln6_fu_137_p2     |         +|   0|  0|  15|           8|           1|
    |d_out_d0              |         +|   0|  0|  16|          16|          16|
    |ap_condition_110      |       and|   0|  0|   2|           1|           1|
    |icmp_ln6_fu_131_p2    |      icmp|   0|  0|  11|           8|           9|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  85|          66|          61|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    8|         16|
    |i_fu_54                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_54                  |  8|   0|    8|          0|
    |zext_ln6_reg_193         |  8|   0|   64|         56|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 19|   0|   75|         56|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|d_in_0_address0    |  out|    7|   ap_memory|        d_in_0|         array|
|d_in_0_ce0         |  out|    1|   ap_memory|        d_in_0|         array|
|d_in_0_q0          |   in|   16|   ap_memory|        d_in_0|         array|
|d_in_1_address0    |  out|    7|   ap_memory|        d_in_1|         array|
|d_in_1_ce0         |  out|    1|   ap_memory|        d_in_1|         array|
|d_in_1_q0          |   in|   16|   ap_memory|        d_in_1|         array|
|d_in_2_address0    |  out|    7|   ap_memory|        d_in_2|         array|
|d_in_2_ce0         |  out|    1|   ap_memory|        d_in_2|         array|
|d_in_2_q0          |   in|   16|   ap_memory|        d_in_2|         array|
|d_in_3_address0    |  out|    7|   ap_memory|        d_in_3|         array|
|d_in_3_ce0         |  out|    1|   ap_memory|        d_in_3|         array|
|d_in_3_q0          |   in|   16|   ap_memory|        d_in_3|         array|
|d_out_address0     |  out|    7|   ap_memory|         d_out|         array|
|d_out_ce0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_we0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_d0           |  out|   16|   ap_memory|         d_out|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.72>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 6 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_in_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_in_0, i64 666, i64 207, i64 4294967295"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_in_0"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_in_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_in_1, i64 666, i64 207, i64 4294967295"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_in_1"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_in_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_in_2, i64 666, i64 207, i64 4294967295"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_in_2"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_in_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_in_3, i64 666, i64 207, i64 4294967295"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_in_3"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_out"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln6 = store i8 0, i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 21 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln6 = br void" [./source/lab5_z1.cpp:6]   --->   Operation 22 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.47ns)   --->   "%icmp_ln6 = icmp_eq  i8 %i_1, i8 128" [./source/lab5_z1.cpp:6]   --->   Operation 24 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.11ns)   --->   "%add_ln6 = add i8 %i_1, i8 1" [./source/lab5_z1.cpp:6]   --->   Operation 26 'add' 'add_ln6' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split, void" [./source/lab5_z1.cpp:6]   --->   Operation 27 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i8 %i_1" [./source/lab5_z1.cpp:6]   --->   Operation 28 'zext' 'zext_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i8 %i_1" [./source/lab5_z1.cpp:6]   --->   Operation 29 'trunc' 'trunc_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%d_in_0_addr = getelementptr i16 %d_in_0, i64 0, i64 %zext_ln6" [./source/lab5_z1.cpp:7]   --->   Operation 30 'getelementptr' 'd_in_0_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%d_in_0_load = load i7 %d_in_0_addr" [./source/lab5_z1.cpp:7]   --->   Operation 31 'load' 'd_in_0_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i7 %trunc_ln6" [./source/lab5_z1.cpp:8]   --->   Operation 32 'zext' 'zext_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%d_in_1_addr = getelementptr i16 %d_in_1, i64 0, i64 %zext_ln8" [./source/lab5_z1.cpp:8]   --->   Operation 33 'getelementptr' 'd_in_1_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%d_in_1_load = load i7 %d_in_1_addr" [./source/lab5_z1.cpp:8]   --->   Operation 34 'load' 'd_in_1_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%d_in_2_addr = getelementptr i16 %d_in_2, i64 0, i64 %zext_ln8" [./source/lab5_z1.cpp:9]   --->   Operation 35 'getelementptr' 'd_in_2_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%d_in_2_load = load i7 %d_in_2_addr" [./source/lab5_z1.cpp:9]   --->   Operation 36 'load' 'd_in_2_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%d_in_3_addr = getelementptr i16 %d_in_3, i64 0, i64 %zext_ln8" [./source/lab5_z1.cpp:10]   --->   Operation 37 'getelementptr' 'd_in_3_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%d_in_3_load = load i7 %d_in_3_addr" [./source/lab5_z1.cpp:10]   --->   Operation 38 'load' 'd_in_3_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln6 = store i8 %add_ln6, i8 %i" [./source/lab5_z1.cpp:6]   --->   Operation 39 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.61>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/lab5_z1.cpp:13]   --->   Operation 52 'ret' 'ret_ln13' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 12.6>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./source/lab5_z1.cpp:4]   --->   Operation 40 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab5_z1.cpp:4]   --->   Operation 41 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%d_in_0_load = load i7 %d_in_0_addr" [./source/lab5_z1.cpp:7]   --->   Operation 42 'load' 'd_in_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%d_in_1_load = load i7 %d_in_1_addr" [./source/lab5_z1.cpp:8]   --->   Operation 43 'load' 'd_in_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%d_in_2_load = load i7 %d_in_2_addr" [./source/lab5_z1.cpp:9]   --->   Operation 44 'load' 'd_in_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%d_in_3_load = load i7 %d_in_3_addr" [./source/lab5_z1.cpp:10]   --->   Operation 45 'load' 'd_in_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11 = add i16 %d_in_1_load, i16 %d_in_0_load" [./source/lab5_z1.cpp:11]   --->   Operation 46 'add' 'add_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (2.14ns)   --->   "%add_ln11_1 = add i16 %d_in_2_load, i16 %d_in_3_load" [./source/lab5_z1.cpp:11]   --->   Operation 47 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln11_2 = add i16 %add_ln11_1, i16 %add_ln11" [./source/lab5_z1.cpp:11]   --->   Operation 48 'add' 'add_ln11_2' <Predicate = true> <Delay = 4.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%d_out_addr = getelementptr i16 %d_out, i64 0, i64 %zext_ln6" [./source/lab5_z1.cpp:11]   --->   Operation 49 'getelementptr' 'd_out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.25ns)   --->   "%store_ln11 = store i16 %add_ln11_2, i7 %d_out_addr" [./source/lab5_z1.cpp:11]   --->   Operation 50 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ d_in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ d_in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ d_in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ d_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010]
spectopmodule_ln0 (spectopmodule    ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specmemcore_ln0   (specmemcore      ) [ 000]
specbitsmap_ln0   (specbitsmap      ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specmemcore_ln0   (specmemcore      ) [ 000]
specbitsmap_ln0   (specbitsmap      ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specmemcore_ln0   (specmemcore      ) [ 000]
specbitsmap_ln0   (specbitsmap      ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specmemcore_ln0   (specmemcore      ) [ 000]
specbitsmap_ln0   (specbitsmap      ) [ 000]
specinterface_ln0 (specinterface    ) [ 000]
specbitsmap_ln0   (specbitsmap      ) [ 000]
store_ln6         (store            ) [ 000]
br_ln6            (br               ) [ 000]
i_1               (load             ) [ 000]
icmp_ln6          (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln6           (add              ) [ 000]
br_ln6            (br               ) [ 000]
zext_ln6          (zext             ) [ 011]
trunc_ln6         (trunc            ) [ 000]
d_in_0_addr       (getelementptr    ) [ 011]
zext_ln8          (zext             ) [ 000]
d_in_1_addr       (getelementptr    ) [ 011]
d_in_2_addr       (getelementptr    ) [ 011]
d_in_3_addr       (getelementptr    ) [ 011]
store_ln6         (store            ) [ 000]
specpipeline_ln4  (specpipeline     ) [ 000]
specloopname_ln4  (specloopname     ) [ 000]
d_in_0_load       (load             ) [ 000]
d_in_1_load       (load             ) [ 000]
d_in_2_load       (load             ) [ 000]
d_in_3_load       (load             ) [ 000]
add_ln11          (add              ) [ 000]
add_ln11_1        (add              ) [ 000]
add_ln11_2        (add              ) [ 000]
d_out_addr        (getelementptr    ) [ 000]
store_ln11        (store            ) [ 000]
br_ln0            (br               ) [ 000]
ret_ln13          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_in_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_in_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_in_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_in_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_in_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_in_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_in_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_in_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="d_in_0_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_in_0_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="7" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_in_0_load/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="d_in_1_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="7" slack="0"/>
<pin id="75" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_in_1_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_in_1_load/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="d_in_2_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="7" slack="0"/>
<pin id="88" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_in_2_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_in_2_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="d_in_3_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_in_3_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_in_3_load/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="d_out_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="1"/>
<pin id="114" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_out_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln11_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln6_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_1_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln6_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln6_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln6_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln6_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln8_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln6_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln11_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln11_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln11_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="193" class="1005" name="zext_ln6_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

<comp id="198" class="1005" name="d_in_0_addr_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="1"/>
<pin id="200" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="d_in_0_addr "/>
</bind>
</comp>

<comp id="203" class="1005" name="d_in_1_addr_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="1"/>
<pin id="205" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="d_in_1_addr "/>
</bind>
</comp>

<comp id="208" class="1005" name="d_in_2_addr_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="1"/>
<pin id="210" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="d_in_2_addr "/>
</bind>
</comp>

<comp id="213" class="1005" name="d_in_3_addr_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="1"/>
<pin id="215" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="d_in_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="46" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="46" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="46" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="128" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="151"><net_src comp="128" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="163"><net_src comp="137" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="78" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="65" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="91" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="104" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="164" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="176" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="186"><net_src comp="54" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="196"><net_src comp="143" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="201"><net_src comp="58" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="206"><net_src comp="71" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="211"><net_src comp="84" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="216"><net_src comp="97" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="104" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_out | {2 }
 - Input state : 
	Port: lab5_z1 : d_in_0 | {1 2 }
	Port: lab5_z1 : d_in_1 | {1 2 }
	Port: lab5_z1 : d_in_2 | {1 2 }
	Port: lab5_z1 : d_in_3 | {1 2 }
  - Chain level:
	State 1
		store_ln6 : 1
		i_1 : 1
		icmp_ln6 : 2
		add_ln6 : 2
		br_ln6 : 3
		zext_ln6 : 2
		trunc_ln6 : 2
		d_in_0_addr : 3
		d_in_0_load : 4
		zext_ln8 : 3
		d_in_1_addr : 4
		d_in_1_load : 5
		d_in_2_addr : 4
		d_in_2_load : 5
		d_in_3_addr : 4
		d_in_3_load : 5
		store_ln6 : 3
	State 2
		add_ln11 : 1
		add_ln11_1 : 1
		add_ln11_2 : 2
		store_ln11 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |   add_ln6_fu_137  |    0    |    15   |
|    add   |  add_ln11_fu_164  |    0    |    16   |
|          | add_ln11_1_fu_170 |    0    |    23   |
|          | add_ln11_2_fu_176 |    0    |    16   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln6_fu_131  |    0    |    11   |
|----------|-------------------|---------|---------|
|   zext   |  zext_ln6_fu_143  |    0    |    0    |
|          |  zext_ln8_fu_152  |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  |  trunc_ln6_fu_148 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    81   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|d_in_0_addr_reg_198|    7   |
|d_in_1_addr_reg_203|    7   |
|d_in_2_addr_reg_208|    7   |
|d_in_3_addr_reg_213|    7   |
|     i_reg_183     |    8   |
|  zext_ln6_reg_193 |   64   |
+-------------------+--------+
|       Total       |   100  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_65 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_78 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_91 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_104 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||   6.44  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   81   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   100  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   100  |   117  |
+-----------+--------+--------+--------+
