Info: Generated by version: 23.3 build 104
Info: Starting: Create simulation model
Info: qsys-generate /home/yerjin0517/m5_impl/hardware_test_design_banking_14_32_noslack_BRAM/common/BRAM/port_1_ram.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=XCELIUM --output-directory=/home/yerjin0517/m5_impl/hardware_test_design_banking_14_32_noslack_BRAM/common/BRAM/port_1_ram --family="Agilex" --part=AGIB027R29A1E2VR3
: port_1_ram.ram_1port_0: Targeting device family: Agilex.
: port_1_ram.ram_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: port_1_ram: "Transforming system: port_1_ram"
Info: port_1_ram: "Naming system components in system: port_1_ram"
Info: port_1_ram: "Processing generation queue"
Info: port_1_ram: "Generating: port_1_ram"
Info: port_1_ram: "Generating: port_1_ram_ram_1port_2011_puertoy"
Info: port_1_ram: Done "port_1_ram" with 2 modules, 2 files
Info: Generating the following file(s) for XCELIUM simulator in /home/yerjin0517/m5_impl/hardware_test_design_banking_14_32_noslack_BRAM/common/BRAM/port_1_ram/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/yerjin0517/m5_impl/hardware_test_design_banking_14_32_noslack_BRAM/common/BRAM/port_1_ram/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/home/yerjin0517/m5_impl/hardware_test_design_banking_14_32_noslack_BRAM/common/BRAM/port_1_ram.ip --simulator=XCELIUM --output-directory=/home/yerjin0517/m5_impl/hardware_test_design_banking_14_32_noslack_BRAM/common/BRAM/port_1_ram/sim/ --use-relative-paths=true
Info: Generating the following file(s) for XCELIUM simulator in /home/yerjin0517/m5_impl/hardware_test_design_banking_14_32_noslack_BRAM/common/BRAM/port_1_ram/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/yerjin0517/m5_impl/hardware_test_design_banking_14_32_noslack_BRAM/common/BRAM/port_1_ram/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/yerjin0517/m5_impl/hardware_test_design_banking_14_32_noslack_BRAM/common/BRAM/port_1_ram.ip --block-symbol-file --output-directory=/home/yerjin0517/m5_impl/hardware_test_design_banking_14_32_noslack_BRAM/common/BRAM/port_1_ram --family="Agilex" --part=AGIB027R29A1E2VR3
: port_1_ram.ram_1port_0: Targeting device family: Agilex.
: port_1_ram.ram_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/yerjin0517/m5_impl/hardware_test_design_banking_14_32_noslack_BRAM/common/BRAM/port_1_ram.ip --synthesis=VERILOG --output-directory=/home/yerjin0517/m5_impl/hardware_test_design_banking_14_32_noslack_BRAM/common/BRAM/port_1_ram --family="Agilex" --part=AGIB027R29A1E2VR3
: port_1_ram.ram_1port_0: Targeting device family: Agilex.
: port_1_ram.ram_1port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: port_1_ram: "Transforming system: port_1_ram"
Info: port_1_ram: "Naming system components in system: port_1_ram"
Info: port_1_ram: "Processing generation queue"
Info: port_1_ram: "Generating: port_1_ram"
Info: port_1_ram: "Generating: port_1_ram_ram_1port_2011_puertoy"
Info: port_1_ram: Done "port_1_ram" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in port_1_ram. No files generated.
Info: Finished: Generate IP Core Documentation
