# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sorter_2.srcs/sources_1/new/sorter.vhd" \
"../../../../sorter_2.srcs/sim_1/new/test_sorter.vhd" \

# Do not sort compile order
nosort
