<profile>
    <ReportVersion>
        <Version>2023.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>test</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>85</Best-caseLatency>
            <Average-caseLatency>85</Average-caseLatency>
            <Worst-caseLatency>85</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.850 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.850 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.850 us</Worst-caseRealTimeLatency>
            <Interval-min>86</Interval-min>
            <Interval-max>86</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <DSP>652</DSP>
            <FF>12813</FF>
            <LUT>34221</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>test</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>test</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>test</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WSTRB</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>test</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_test_Pipeline_ARRAY_1_READ_fu_276</InstName>
                    <ModuleName>test_Pipeline_ARRAY_1_READ</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>276</ID>
                    <BindInstances>add_ln24_fu_325_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_Pipeline_ARRAY_2_READ_fu_299</InstName>
                    <ModuleName>test_Pipeline_ARRAY_2_READ</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>299</ID>
                    <BindInstances>add_ln31_fu_325_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_Pipeline_ARRAY_WRITE_fu_322</InstName>
                    <ModuleName>test_Pipeline_ARRAY_WRITE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>322</ID>
                    <BindInstances>add_ln130_fu_280_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>mul_32ns_32ns_64_1_1_U68 add_ln51_fu_1190_p2 mul_33ns_32ns_64_1_1_U201 add_ln63_fu_1251_p2 mul_33ns_32ns_64_1_1_U202 add_ln65_fu_1268_p2 mul_34ns_32ns_64_1_1_U215 add_ln63_1_fu_1327_p2 mul_33ns_32ns_64_1_1_U203 add_ln65_1_fu_1342_p2 mul_34ns_32ns_64_1_1_U215 add_ln63_2_fu_1391_p2 mul_33ns_32ns_64_1_1_U201 add_ln65_2_fu_1401_p2 mul_34ns_32ns_64_1_1_U216 add_ln63_3_fu_1448_p2 mul_33ns_32ns_64_1_1_U202 add_ln65_3_fu_3589_p2 mul_34ns_32ns_64_1_1_U216 add_ln63_4_fu_1491_p2 mul_33ns_32ns_64_1_1_U204 add_ln65_4_fu_1506_p2 mul_34ns_32ns_64_1_1_U217 add_ln63_5_fu_1548_p2 mul_33ns_32ns_64_1_1_U205 add_ln65_5_fu_1563_p2 mul_34ns_32ns_64_1_1_U217 add_ln63_6_fu_1611_p2 mul_33ns_32ns_64_1_1_U206 add_ln65_6_fu_1626_p2 mul_34ns_32ns_64_1_1_U218 mul_32ns_32ns_64_1_1_U69 mul_32ns_32ns_64_1_1_U70 mul_32ns_32ns_64_1_1_U68 mul_32ns_32ns_64_1_1_U71 mul_32ns_32ns_64_1_1_U72 mul_32ns_32ns_64_1_1_U73 mul_32ns_32ns_64_1_1_U74 mul_32ns_32ns_64_1_1_U75 mul_32ns_32ns_63_1_1_U57 mul_32ns_32ns_64_1_1_U76 mul_32ns_32ns_64_1_1_U77 mul_32ns_32ns_64_1_1_U78 mul_32ns_32ns_64_1_1_U79 mul_32ns_32ns_64_1_1_U80 mul_32ns_32ns_64_1_1_U81 mul_32ns_32ns_64_1_1_U82 mul_32ns_32ns_63_1_1_U58 mul_32ns_32ns_64_1_1_U83 mul_32ns_32ns_64_1_1_U84 mul_32ns_32ns_64_1_1_U85 mul_32ns_32ns_63_1_1_U59 mul_32ns_32ns_64_1_1_U86 mul_32ns_32ns_63_1_1_U60 mul_32ns_32ns_64_1_1_U87 mul_32ns_32ns_64_1_1_U88 mul_32ns_32ns_64_1_1_U89 mul_32ns_32ns_64_1_1_U90 mul_32ns_32ns_64_1_1_U91 mul_32ns_32ns_64_1_1_U92 mul_32ns_32ns_64_1_1_U93 mul_32ns_32ns_63_1_1_U61 mul_32ns_32ns_64_1_1_U94 mul_32ns_32ns_64_1_1_U95 mul_32ns_32ns_64_1_1_U96 mul_32ns_32ns_64_1_1_U97 mul_32ns_32ns_63_1_1_U62 mul_32ns_32ns_64_1_1_U98 mul_32ns_32ns_64_1_1_U99 mul_32ns_32ns_64_1_1_U100 mul_32ns_32ns_64_1_1_U101 mul_32ns_32ns_64_1_1_U102 mul_32ns_32ns_64_1_1_U103 mul_32ns_32ns_64_1_1_U104 mul_32ns_32ns_63_1_1_U63 mul_32ns_32ns_64_1_1_U69 mul_32ns_32ns_64_1_1_U105 mul_32ns_32ns_64_1_1_U106 mul_32ns_32ns_64_1_1_U107 mul_32ns_32ns_64_1_1_U108 mul_32ns_32ns_63_1_1_U64 mul_32ns_32ns_64_1_1_U109 mul_32ns_32ns_64_1_1_U110 mul_32ns_32ns_64_1_1_U111 mul_32ns_32ns_64_1_1_U112 mul_32ns_32ns_64_1_1_U113 mul_32ns_32ns_63_1_1_U65 mul_32ns_32ns_64_1_1_U70 mul_32ns_32ns_64_1_1_U114 mul_32ns_32ns_64_1_1_U115 mul_32ns_32ns_64_1_1_U71 mul_32ns_32ns_64_1_1_U116 mul_32ns_32ns_64_1_1_U117 mul_32ns_32ns_63_1_1_U66 mul_32ns_32ns_64_1_1_U118 mul_32ns_32ns_64_1_1_U119 mul_32ns_32ns_64_1_1_U120 mul_32ns_32ns_63_1_1_U67 mul_32ns_32ns_64_1_1_U72 mul_32ns_32ns_64_1_1_U73 mul_32ns_32ns_64_1_1_U121 mul_32ns_32ns_64_1_1_U74 mul_32ns_32ns_64_1_1_U122 mul_32ns_32ns_64_1_1_U123 mul_32ns_32ns_64_1_1_U124 mul_32ns_32ns_64_1_1_U125 mul_32ns_32ns_64_1_1_U126 mul_32ns_32ns_64_1_1_U127 mul_32ns_32ns_64_1_1_U75 mul_32ns_32ns_64_1_1_U128 mul_32ns_32ns_64_1_1_U76 mul_32ns_32ns_64_1_1_U129 mul_32ns_32ns_64_1_1_U130 mul_32ns_32ns_64_1_1_U131 mul_32ns_32ns_64_1_1_U132 mul_32ns_32ns_64_1_1_U77 mul_32ns_32ns_64_1_1_U78 mul_32ns_32ns_64_1_1_U79 mul_32ns_32ns_64_1_1_U133 mul_32ns_32ns_64_1_1_U134 mul_32ns_32ns_64_1_1_U135 mul_32ns_32ns_64_1_1_U80 mul_32ns_32ns_64_1_1_U81 mul_32ns_32ns_64_1_1_U82 mul_32ns_32ns_64_1_1_U136 mul_32ns_32ns_64_1_1_U137 mul_32ns_32ns_64_1_1_U83 mul_32ns_32ns_64_1_1_U84 mul_32ns_32ns_64_1_1_U138 mul_32ns_32ns_64_1_1_U139 mul_32ns_32ns_64_1_1_U85 mul_32ns_32ns_64_1_1_U140 mul_32ns_32ns_64_1_1_U141 mul_32ns_32ns_64_1_1_U142 mul_32ns_32ns_64_1_1_U143 mul_32ns_32ns_64_1_1_U144 mul_32ns_32ns_64_1_1_U145 mul_32ns_32ns_64_1_1_U146 mul_32ns_32ns_64_1_1_U147 mul_32ns_32ns_64_1_1_U86 tmp2_fu_1936_p2 add_ln87_2_fu_1978_p2 add_ln87_3_fu_1984_p2 add_ln87_6_fu_3615_p2 add_ln87_8_fu_2002_p2 add_ln87_9_fu_2008_p2 add_ln87_11_fu_2022_p2 add_ln87_12_fu_2028_p2 add_ln87_13_fu_2042_p2 add_ln87_15_fu_2048_p2 mul_32ns_32ns_64_1_1_U87 mul_32ns_32ns_64_1_1_U88 mul_32ns_32ns_64_1_1_U148 mul_32ns_32ns_64_1_1_U149 mul_32ns_32ns_64_1_1_U89 mul_32ns_32ns_64_1_1_U90 mul_32ns_32ns_64_1_1_U91 mul_32ns_32ns_64_1_1_U92 mul_32ns_32ns_64_1_1_U93 mul_32ns_32ns_64_1_1_U94 mul_32ns_32ns_64_1_1_U95 mul_32ns_32ns_64_1_1_U150 mul_32ns_32ns_64_1_1_U96 mul_32ns_32ns_64_1_1_U97 mul_32ns_32ns_64_1_1_U98 mul_32ns_32ns_64_1_1_U99 mul_32ns_32ns_64_1_1_U100 mul_32ns_32ns_64_1_1_U101 mul_32ns_32ns_64_1_1_U151 mul_32ns_32ns_64_1_1_U152 mul_32ns_32ns_64_1_1_U153 mul_32ns_32ns_64_1_1_U154 tmp307_fu_2086_p2 mul_33ns_32ns_64_1_1_U207 add_ln97_fu_2100_p2 add_ln97_1_fu_3672_p2 add_ln97_2_fu_3682_p2 add_ln97_3_fu_2110_p2 add_ln97_4_fu_2116_p2 mul_32ns_33ns_64_1_1_U191 add_ln97_5_fu_2129_p2 add_ln97_6_fu_2143_p2 add_ln97_8_fu_2149_p2 add_ln97_10_fu_3692_p2 add_ln97_14_fu_2171_p2 add_ln97_17_fu_2197_p2 add_ln97_19_fu_2203_p2 mul_32ns_32ns_64_1_1_U102 mul_32ns_32ns_64_1_1_U103 mul_32ns_32ns_64_1_1_U104 mul_33ns_32ns_64_1_1_U208 add_ln98_fu_3734_p2 add_ln98_1_fu_3740_p2 add_ln98_2_fu_3754_p2 add_ln98_3_fu_3760_p2 add_ln98_6_fu_3786_p2 add_ln98_7_fu_3792_p2 add_ln98_8_fu_3798_p2 add_ln98_11_fu_2221_p2 mul_32ns_33ns_64_1_1_U191 add_ln98_13_fu_2232_p2 mul_32ns_33ns_64_1_1_U192 add_ln98_14_fu_2246_p2 add_ln98_17_fu_3820_p2 add_ln98_19_fu_3825_p2 mul_32ns_32ns_64_1_1_U105 mul_32ns_32ns_64_1_1_U106 tmp119_fu_2274_p2 add_ln99_fu_3830_p2 add_ln99_1_fu_3836_p2 add_ln99_4_fu_2286_p2 add_ln99_5_fu_2292_p2 add_ln99_6_fu_2306_p2 add_ln99_8_fu_2312_p2 mul_32ns_33ns_64_1_1_U192 mul_32ns_33ns_64_1_1_U193 add_ln99_12_fu_2318_p2 add_ln99_15_fu_3883_p2 add_ln99_17_fu_3893_p2 mul_32ns_32ns_64_1_1_U155 mul_32ns_32ns_64_1_1_U156 add_ln100_1_fu_2368_p2 add_ln100_2_fu_2374_p2 add_ln100_4_fu_2388_p2 add_ln100_5_fu_2394_p2 add_ln100_6_fu_2408_p2 add_ln100_7_fu_3909_p2 add_ln100_8_fu_2414_p2 add_ln100_10_fu_2420_p2 add_ln100_11_fu_2426_p2 add_ln100_13_fu_2440_p2 add_ln100_14_fu_2446_p2 add_ln100_15_fu_2460_p2 add_ln100_17_fu_2466_p2 mul_32ns_32ns_64_1_1_U157 mul_32ns_32ns_64_1_1_U158 mul_32ns_32ns_64_1_1_U159 mul_32ns_32ns_64_1_1_U160 mul_32ns_32ns_64_1_1_U161 add_ln51_1_fu_2476_p2 mul_33ns_32ns_64_1_1_U209 mul_32ns_33ns_64_1_1_U194 add_ln101_fu_2487_p2 add_ln101_5_fu_2517_p2 mul_32ns_33ns_64_1_1_U195 add_ln101_6_fu_2530_p2 add_ln101_7_fu_2544_p2 add_ln101_8_fu_2554_p2 add_ln101_10_fu_2560_p2 add_ln101_18_fu_2618_p2 add_ln101_20_fu_2630_p2 mul_32ns_32ns_64_1_1_U162 mul_32ns_32ns_64_1_1_U163 mul_32ns_32ns_64_1_1_U164 mul_32ns_32ns_64_1_1_U165 mul_32ns_32ns_64_1_1_U166 mul_32ns_32ns_64_1_1_U167 mul_32ns_32ns_64_1_1_U168 mul_32ns_32ns_64_1_1_U169 add_ln102_fu_2642_p2 add_ln102_1_fu_2648_p2 add_ln102_2_fu_2662_p2 add_ln102_3_fu_2668_p2 add_ln102_4_fu_2674_p2 add_ln102_5_fu_2688_p2 add_ln102_6_fu_2694_p2 add_ln102_7_fu_2700_p2 add_ln102_9_fu_2706_p2 add_ln102_10_fu_2712_p2 add_ln102_12_fu_2726_p2 add_ln102_13_fu_2732_p2 add_ln102_14_fu_2746_p2 add_ln102_16_fu_2752_p2 mul_32ns_32ns_64_1_1_U170 mul_32ns_32ns_64_1_1_U171 mul_32ns_32ns_64_1_1_U107 mul_32ns_32ns_64_1_1_U172 mul_32ns_32ns_64_1_1_U108 mul_32ns_32ns_64_1_1_U109 mul_32ns_32ns_64_1_1_U110 mul_32ns_32ns_64_1_1_U173 mul_32ns_32ns_64_1_1_U111 mul_32ns_32ns_64_1_1_U174 mul_32ns_32ns_64_1_1_U112 mul_32ns_32ns_64_1_1_U113 mul_32ns_32ns_64_1_1_U114 mul_32ns_32ns_64_1_1_U175 mul_32ns_32ns_64_1_1_U115 mul_32ns_32ns_64_1_1_U116 mul_32ns_32ns_64_1_1_U117 mul_32ns_32ns_64_1_1_U118 mul_32ns_32ns_64_1_1_U119 mul_32ns_32ns_64_1_1_U120 mul_32ns_32ns_64_1_1_U121 mul_32ns_32ns_64_1_1_U122 mul_32ns_32ns_64_1_1_U176 mul_32ns_32ns_64_1_1_U177 mul_32ns_32ns_64_1_1_U178 mul_32ns_32ns_64_1_1_U179 mul_32ns_32ns_64_1_1_U180 mul_32ns_32ns_64_1_1_U181 mul_33ns_32ns_64_1_1_U210 add_ln109_fu_2758_p2 mul_32ns_33ns_64_1_1_U196 add_ln109_1_fu_2770_p2 add_ln109_4_fu_2788_p2 add_ln109_10_fu_2818_p2 add_ln109_18_fu_2876_p2 add_ln109_20_fu_2888_p2 mul_32ns_32ns_64_1_1_U182 mul_32ns_32ns_64_1_1_U183 mul_32ns_32ns_64_1_1_U184 mul_32ns_32ns_64_1_1_U185 mul_32ns_32ns_64_1_1_U186 mul_32ns_32ns_64_1_1_U187 mul_32ns_32ns_64_1_1_U188 mul_32ns_32ns_64_1_1_U189 mul_32ns_32ns_64_1_1_U190 add_ln111_3_fu_2972_p2 add_ln111_4_fu_2982_p2 add_ln111_5_fu_2988_p2 add_ln111_6_fu_2998_p2 add_ln111_44_fu_4133_p2 add_ln111_7_fu_4137_p2 add_ln111_8_fu_3004_p2 add_ln111_9_fu_3014_p2 add_ln111_13_fu_4170_p2 add_ln111_35_fu_4184_p2 add_ln111_11_fu_4190_p2 mul_32ns_32ns_64_1_1_U123 mul_32ns_32ns_64_1_1_U124 mul_32ns_32ns_64_1_1_U125 mul_32ns_32ns_64_1_1_U126 mul_32ns_32ns_64_1_1_U127 mul_32ns_32ns_64_1_1_U128 mul_32ns_32ns_64_1_1_U129 add_ln111_14_fu_4280_p2 add_ln111_15_fu_4290_p2 add_ln111_16_fu_4300_p2 add_ln111_17_fu_4306_p2 add_ln111_18_fu_4312_p2 add_ln111_20_fu_4322_p2 add_ln111_21_fu_5375_p2 add_ln111_19_fu_5385_p2 mul_32ns_32ns_64_1_1_U130 mul_32ns_32ns_64_1_1_U131 mul_32ns_32ns_64_1_1_U132 mul_32ns_32ns_64_1_1_U133 mul_32ns_32ns_64_1_1_U134 add_ln111_22_fu_4368_p2 add_ln111_23_fu_4378_p2 add_ln111_24_fu_4388_p2 add_ln111_26_fu_5425_p2 add_ln111_45_fu_5435_p2 add_ln111_27_fu_5440_p2 add_ln111_43_fu_5454_p2 add_ln111_25_fu_5459_p2 mul_32ns_32ns_64_1_1_U135 mul_32ns_32ns_64_1_1_U136 mul_32ns_32ns_64_1_1_U137 add_ln111_30_fu_4414_p2 add_ln111_36_fu_5498_p2 add_ln111_37_fu_5754_p2 add_ln111_29_fu_5764_p2 mul_32ns_32ns_64_1_1_U138 add_ln111_39_fu_5804_p2 add_ln111_31_fu_5814_p2 tmp67_fu_3020_p2 mul_34ns_32ns_64_1_1_U219 mul_32ns_33ns_64_1_1_U193 add_ln96_2_fu_4436_p2 add_ln96_8_fu_4483_p2 add_ln96_12_fu_3031_p2 add_ln96_15_fu_3057_p2 add_ln96_17_fu_3063_p2 add_ln63_7_fu_3069_p2 mul_32ns_33ns_64_1_1_U194 add_ln95_2_fu_4547_p2 add_ln95_8_fu_4595_p2 add_ln95_9_fu_4601_p2 add_ln95_11_fu_3075_p2 add_ln95_14_fu_4621_p2 add_ln95_16_fu_3101_p2 add_ln111_34_fu_5913_p2 out1_w_fu_5983_p2 add_ln112_fu_5992_p2 mul_33ns_32ns_64_1_1_U211 add_ln108_fu_3107_p2 mul_32ns_33ns_64_1_1_U197 add_ln108_1_fu_3119_p2 add_ln108_4_fu_3137_p2 add_ln108_10_fu_3167_p2 add_ln108_14_fu_3193_p2 add_ln108_17_fu_3219_p2 add_ln108_19_fu_3225_p2 out1_w_1_fu_6013_p2 mul_33ns_32ns_64_1_1_U212 mul_32ns_33ns_64_1_1_U198 mul_32ns_33ns_64_1_1_U199 add_ln107_fu_3231_p2 add_ln107_1_fu_3237_p2 mul_32ns_33ns_64_1_1_U200 add_ln107_2_fu_3243_p2 add_ln107_6_fu_3279_p2 add_ln107_10_fu_3305_p2 add_ln107_13_fu_3331_p2 add_ln107_15_fu_3337_p2 mul_33ns_32ns_64_1_1_U213 mul_32ns_33ns_64_1_1_U195 add_ln106_2_fu_4823_p2 add_ln106_8_fu_4870_p2 add_ln106_9_fu_4876_p2 add_ln106_11_fu_3349_p2 add_ln106_14_fu_3375_p2 add_ln106_16_fu_3381_p2 mul_33ns_32ns_64_1_1_U214 add_ln105_fu_4940_p2 add_ln105_1_fu_4946_p2 add_ln105_3_fu_3387_p2 add_ln105_4_fu_3393_p2 add_ln105_5_fu_3407_p2 add_ln105_7_fu_3413_p2 add_ln105_9_fu_4976_p2 add_ln105_10_fu_4982_p2 add_ln105_12_fu_3419_p2 add_ln105_15_fu_3445_p2 add_ln105_17_fu_3451_p2 mul_33ns_32ns_64_1_1_U203 add_ln104_fu_5023_p2 add_ln104_1_fu_5029_p2 add_ln104_3_fu_3457_p2 add_ln104_4_fu_3467_p2 add_ln104_6_fu_3473_p2 add_ln104_8_fu_5060_p2 add_ln104_9_fu_5066_p2 add_ln104_11_fu_3479_p2 add_ln104_12_fu_3485_p2 add_ln104_13_fu_3499_p2 add_ln104_15_fu_3505_p2 add_ln103_2_fu_5118_p2 add_ln103_3_fu_3511_p2 add_ln103_7_fu_5148_p2 add_ln103_8_fu_5154_p2 add_ln103_10_fu_3521_p2 add_ln103_11_fu_3527_p2 add_ln103_12_fu_3541_p2 add_ln103_14_fu_3547_p2 out1_w_7_fu_5673_p2 add_ln119_fu_5681_p2 add_ln119_7_fu_3565_p2 add_ln119_10_fu_5227_p2 add_ln120_3_fu_5250_p2 out1_w_9_fu_6068_p2 add_ln121_fu_5304_p2 add_ln121_1_fu_5310_p2 add_ln123_fu_5929_p2 out1_w_15_fu_5962_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>test_Pipeline_ARRAY_1_READ</Name>
            <Loops>
                <ARRAY_1_READ/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ARRAY_1_READ>
                        <Name>ARRAY_1_READ</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ARRAY_1_READ>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>524</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ARRAY_1_READ" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_325_p2" SOURCE="d2.cpp:24" URAM="0" VARIABLE="add_ln24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_Pipeline_ARRAY_2_READ</Name>
            <Loops>
                <ARRAY_2_READ/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ARRAY_2_READ>
                        <Name>ARRAY_2_READ</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ARRAY_2_READ>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>524</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ARRAY_2_READ" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_325_p2" SOURCE="d2.cpp:31" URAM="0" VARIABLE="add_ln31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_Pipeline_ARRAY_WRITE</Name>
            <Loops>
                <ARRAY_WRITE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ARRAY_WRITE>
                        <Name>ARRAY_WRITE</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ARRAY_WRITE>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ARRAY_WRITE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_280_p2" SOURCE="d2.cpp:130" URAM="0" VARIABLE="add_ln130"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>85</Best-caseLatency>
                    <Average-caseLatency>85</Average-caseLatency>
                    <Worst-caseLatency>85</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.850 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.850 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.850 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>86</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>652</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>25</UTIL_DSP>
                    <FF>12813</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>34221</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U68" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1190_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U201" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_1251_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U202" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_1268_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_34ns_32ns_64_1_1_U215" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_1327_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U203" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_1342_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_34ns_32ns_64_1_1_U215" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_2_fu_1391_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="add_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U201" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_1401_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_34ns_32ns_64_1_1_U216" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_3_fu_1448_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="add_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U202" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_3_fu_3589_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_34ns_32ns_64_1_1_U216" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_4_fu_1491_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="add_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U204" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_4_fu_1506_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_34ns_32ns_64_1_1_U217" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_5_fu_1548_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="add_ln63_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U205" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_5_fu_1563_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_34ns_32ns_64_1_1_U217" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_6_fu_1611_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="add_ln63_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U206" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_6_fu_1626_p2" SOURCE="d2.cpp:65" URAM="0" VARIABLE="add_ln65_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_34ns_32ns_64_1_1_U218" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U69" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U70" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U68" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U71" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U72" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U73" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U74" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U75" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_63_1_1_U57" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U76" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U77" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U78" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U79" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U80" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U81" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U82" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_63_1_1_U58" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U83" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U84" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U85" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_63_1_1_U59" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U86" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_63_1_1_U60" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U87" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U88" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U89" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U90" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U91" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U92" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U93" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_63_1_1_U61" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U94" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U95" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U96" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U97" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_63_1_1_U62" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U98" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U99" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U100" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U101" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U102" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U103" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U104" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_63_1_1_U63" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U69" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U105" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U106" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U107" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U108" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_63_1_1_U64" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U109" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U110" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U111" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U112" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U113" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_63_1_1_U65" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U70" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U114" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U115" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U71" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U116" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U117" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_63_1_1_U66" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U118" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U119" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U120" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_63_1_1_U67" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U72" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U73" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U121" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U74" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U122" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U123" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U124" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U125" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U126" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U127" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U75" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U128" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U76" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U129" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U130" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U131" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U132" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U77" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U78" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U79" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U133" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U134" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U135" SOURCE="d2.cpp:63" URAM="0" VARIABLE="mul_ln63_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U80" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U81" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U82" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U136" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U137" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U83" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U84" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U138" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U139" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U85" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U140" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U141" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U142" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U143" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U144" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U145" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U146" SOURCE="d2.cpp:65" URAM="0" VARIABLE="mul_ln65_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U147" SOURCE="d2.cpp:59" URAM="0" VARIABLE="mul_ln59_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U86" SOURCE="d2.cpp:86" URAM="0" VARIABLE="mul_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_1936_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_2_fu_1978_p2" SOURCE="d2.cpp:87" URAM="0" VARIABLE="add_ln87_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_3_fu_1984_p2" SOURCE="d2.cpp:87" URAM="0" VARIABLE="add_ln87_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_6_fu_3615_p2" SOURCE="d2.cpp:87" URAM="0" VARIABLE="add_ln87_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_8_fu_2002_p2" SOURCE="d2.cpp:87" URAM="0" VARIABLE="add_ln87_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_9_fu_2008_p2" SOURCE="d2.cpp:87" URAM="0" VARIABLE="add_ln87_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_11_fu_2022_p2" SOURCE="d2.cpp:87" URAM="0" VARIABLE="add_ln87_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_12_fu_2028_p2" SOURCE="d2.cpp:87" URAM="0" VARIABLE="add_ln87_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_13_fu_2042_p2" SOURCE="d2.cpp:87" URAM="0" VARIABLE="add_ln87_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_15_fu_2048_p2" SOURCE="d2.cpp:87" URAM="0" VARIABLE="add_ln87_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U87" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U88" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U148" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U149" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U89" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U90" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U91" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U92" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U93" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U94" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U95" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U150" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U96" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U97" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U98" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U99" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U100" SOURCE="d2.cpp:97" URAM="0" VARIABLE="mul_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U101" SOURCE="d2.cpp:97" URAM="0" VARIABLE="mul_ln97_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U151" SOURCE="d2.cpp:97" URAM="0" VARIABLE="mul_ln97_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U152" SOURCE="d2.cpp:97" URAM="0" VARIABLE="mul_ln97_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U153" SOURCE="d2.cpp:97" URAM="0" VARIABLE="mul_ln97_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U154" SOURCE="d2.cpp:97" URAM="0" VARIABLE="mul_ln97_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp307_fu_2086_p2" SOURCE="d2.cpp:59" URAM="0" VARIABLE="tmp307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U207" SOURCE="d2.cpp:63" URAM="0" VARIABLE="tmp64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_2100_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_1_fu_3672_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_2_fu_3682_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_3_fu_2110_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_4_fu_2116_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_33ns_64_1_1_U191" SOURCE="d2.cpp:97" URAM="0" VARIABLE="mul_ln97_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_5_fu_2129_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_6_fu_2143_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_8_fu_2149_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_10_fu_3692_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_14_fu_2171_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_17_fu_2197_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_19_fu_2203_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="add_ln97_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U102" SOURCE="d2.cpp:98" URAM="0" VARIABLE="mul_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U103" SOURCE="d2.cpp:98" URAM="0" VARIABLE="mul_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U104" SOURCE="d2.cpp:98" URAM="0" VARIABLE="mul_ln98_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U208" SOURCE="d2.cpp:63" URAM="0" VARIABLE="tmp66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_3734_p2" SOURCE="d2.cpp:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_3740_p2" SOURCE="d2.cpp:98" URAM="0" VARIABLE="add_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_2_fu_3754_p2" SOURCE="d2.cpp:98" URAM="0" VARIABLE="add_ln98_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_3_fu_3760_p2" SOURCE="d2.cpp:98" URAM="0" VARIABLE="add_ln98_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_6_fu_3786_p2" SOURCE="d2.cpp:98" URAM="0" VARIABLE="add_ln98_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_7_fu_3792_p2" SOURCE="d2.cpp:98" URAM="0" VARIABLE="add_ln98_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_8_fu_3798_p2" SOURCE="d2.cpp:98" URAM="0" VARIABLE="add_ln98_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_11_fu_2221_p2" SOURCE="d2.cpp:98" URAM="0" VARIABLE="add_ln98_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_33ns_64_1_1_U191" SOURCE="d2.cpp:98" URAM="0" VARIABLE="mul_ln98_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_13_fu_2232_p2" SOURCE="d2.cpp:98" URAM="0" VARIABLE="add_ln98_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_33ns_64_1_1_U192" SOURCE="d2.cpp:98" URAM="0" VARIABLE="mul_ln98_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_14_fu_2246_p2" SOURCE="d2.cpp:98" URAM="0" VARIABLE="add_ln98_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_17_fu_3820_p2" SOURCE="d2.cpp:98" URAM="0" VARIABLE="add_ln98_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_19_fu_3825_p2" SOURCE="d2.cpp:98" URAM="0" VARIABLE="add_ln98_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U105" SOURCE="d2.cpp:99" URAM="0" VARIABLE="mul_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U106" SOURCE="d2.cpp:99" URAM="0" VARIABLE="mul_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp119_fu_2274_p2" SOURCE="d2.cpp:59" URAM="0" VARIABLE="tmp119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_3830_p2" SOURCE="d2.cpp:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_1_fu_3836_p2" SOURCE="d2.cpp:99" URAM="0" VARIABLE="add_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_4_fu_2286_p2" SOURCE="d2.cpp:99" URAM="0" VARIABLE="add_ln99_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_5_fu_2292_p2" SOURCE="d2.cpp:99" URAM="0" VARIABLE="add_ln99_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_6_fu_2306_p2" SOURCE="d2.cpp:99" URAM="0" VARIABLE="add_ln99_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_8_fu_2312_p2" SOURCE="d2.cpp:99" URAM="0" VARIABLE="add_ln99_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_33ns_64_1_1_U192" SOURCE="d2.cpp:99" URAM="0" VARIABLE="mul_ln99_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_33ns_64_1_1_U193" SOURCE="d2.cpp:99" URAM="0" VARIABLE="mul_ln99_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_12_fu_2318_p2" SOURCE="d2.cpp:99" URAM="0" VARIABLE="add_ln99_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_15_fu_3883_p2" SOURCE="d2.cpp:99" URAM="0" VARIABLE="add_ln99_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_17_fu_3893_p2" SOURCE="d2.cpp:99" URAM="0" VARIABLE="add_ln99_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U155" SOURCE="d2.cpp:100" URAM="0" VARIABLE="mul_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U156" SOURCE="d2.cpp:100" URAM="0" VARIABLE="mul_ln100_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_2368_p2" SOURCE="d2.cpp:100" URAM="0" VARIABLE="add_ln100_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_2_fu_2374_p2" SOURCE="d2.cpp:100" URAM="0" VARIABLE="add_ln100_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_4_fu_2388_p2" SOURCE="d2.cpp:100" URAM="0" VARIABLE="add_ln100_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_5_fu_2394_p2" SOURCE="d2.cpp:100" URAM="0" VARIABLE="add_ln100_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_6_fu_2408_p2" SOURCE="d2.cpp:100" URAM="0" VARIABLE="add_ln100_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_7_fu_3909_p2" SOURCE="d2.cpp:100" URAM="0" VARIABLE="add_ln100_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_8_fu_2414_p2" SOURCE="d2.cpp:100" URAM="0" VARIABLE="add_ln100_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_10_fu_2420_p2" SOURCE="d2.cpp:100" URAM="0" VARIABLE="add_ln100_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_11_fu_2426_p2" SOURCE="d2.cpp:100" URAM="0" VARIABLE="add_ln100_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_13_fu_2440_p2" SOURCE="d2.cpp:100" URAM="0" VARIABLE="add_ln100_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_14_fu_2446_p2" SOURCE="d2.cpp:100" URAM="0" VARIABLE="add_ln100_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_15_fu_2460_p2" SOURCE="d2.cpp:100" URAM="0" VARIABLE="add_ln100_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_17_fu_2466_p2" SOURCE="d2.cpp:100" URAM="0" VARIABLE="add_ln100_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U157" SOURCE="d2.cpp:101" URAM="0" VARIABLE="mul_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U158" SOURCE="d2.cpp:101" URAM="0" VARIABLE="mul_ln101_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U159" SOURCE="d2.cpp:101" URAM="0" VARIABLE="mul_ln101_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U160" SOURCE="d2.cpp:101" URAM="0" VARIABLE="mul_ln101_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U161" SOURCE="d2.cpp:101" URAM="0" VARIABLE="mul_ln101_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_2476_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U209" SOURCE="d2.cpp:51" URAM="0" VARIABLE="mul_ln51_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_33ns_64_1_1_U194" SOURCE="d2.cpp:101" URAM="0" VARIABLE="mul_ln101_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_2487_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_5_fu_2517_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_33ns_64_1_1_U195" SOURCE="d2.cpp:101" URAM="0" VARIABLE="mul_ln101_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_6_fu_2530_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_7_fu_2544_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_8_fu_2554_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_10_fu_2560_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_18_fu_2618_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_20_fu_2630_p2" SOURCE="d2.cpp:101" URAM="0" VARIABLE="add_ln101_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U162" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U163" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U164" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U165" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U166" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U167" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U168" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U169" SOURCE="d2.cpp:102" URAM="0" VARIABLE="mul_ln102_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_2642_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_1_fu_2648_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_2_fu_2662_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_3_fu_2668_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_4_fu_2674_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_5_fu_2688_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_6_fu_2694_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_7_fu_2700_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_9_fu_2706_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_10_fu_2712_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_12_fu_2726_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_13_fu_2732_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_14_fu_2746_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_16_fu_2752_p2" SOURCE="d2.cpp:102" URAM="0" VARIABLE="add_ln102_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U170" SOURCE="d2.cpp:103" URAM="0" VARIABLE="mul_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U171" SOURCE="d2.cpp:103" URAM="0" VARIABLE="mul_ln103_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U107" SOURCE="d2.cpp:103" URAM="0" VARIABLE="mul_ln103_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U172" SOURCE="d2.cpp:103" URAM="0" VARIABLE="mul_ln103_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U108" SOURCE="d2.cpp:103" URAM="0" VARIABLE="mul_ln103_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U109" SOURCE="d2.cpp:103" URAM="0" VARIABLE="mul_ln103_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U110" SOURCE="d2.cpp:103" URAM="0" VARIABLE="mul_ln103_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U173" SOURCE="d2.cpp:104" URAM="0" VARIABLE="mul_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U111" SOURCE="d2.cpp:104" URAM="0" VARIABLE="mul_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U174" SOURCE="d2.cpp:104" URAM="0" VARIABLE="mul_ln104_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U112" SOURCE="d2.cpp:104" URAM="0" VARIABLE="mul_ln104_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U113" SOURCE="d2.cpp:104" URAM="0" VARIABLE="mul_ln104_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U114" SOURCE="d2.cpp:104" URAM="0" VARIABLE="mul_ln104_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U175" SOURCE="d2.cpp:105" URAM="0" VARIABLE="mul_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U115" SOURCE="d2.cpp:105" URAM="0" VARIABLE="mul_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U116" SOURCE="d2.cpp:105" URAM="0" VARIABLE="mul_ln105_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U117" SOURCE="d2.cpp:105" URAM="0" VARIABLE="mul_ln105_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U118" SOURCE="d2.cpp:105" URAM="0" VARIABLE="mul_ln105_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U119" SOURCE="d2.cpp:106" URAM="0" VARIABLE="mul_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U120" SOURCE="d2.cpp:106" URAM="0" VARIABLE="mul_ln106_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U121" SOURCE="d2.cpp:106" URAM="0" VARIABLE="mul_ln106_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U122" SOURCE="d2.cpp:106" URAM="0" VARIABLE="mul_ln106_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U176" SOURCE="d2.cpp:107" URAM="0" VARIABLE="mul_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U177" SOURCE="d2.cpp:107" URAM="0" VARIABLE="mul_ln107_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U178" SOURCE="d2.cpp:107" URAM="0" VARIABLE="mul_ln107_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U179" SOURCE="d2.cpp:108" URAM="0" VARIABLE="mul_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U180" SOURCE="d2.cpp:108" URAM="0" VARIABLE="mul_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U181" SOURCE="d2.cpp:109" URAM="0" VARIABLE="mul_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U210" SOURCE="d2.cpp:61" URAM="0" VARIABLE="mul_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_2758_p2" SOURCE="d2.cpp:109" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_33ns_64_1_1_U196" SOURCE="d2.cpp:109" URAM="0" VARIABLE="mul_ln109_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_1_fu_2770_p2" SOURCE="d2.cpp:109" URAM="0" VARIABLE="add_ln109_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_4_fu_2788_p2" SOURCE="d2.cpp:109" URAM="0" VARIABLE="add_ln109_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_10_fu_2818_p2" SOURCE="d2.cpp:109" URAM="0" VARIABLE="add_ln109_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_18_fu_2876_p2" SOURCE="d2.cpp:109" URAM="0" VARIABLE="add_ln109_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_20_fu_2888_p2" SOURCE="d2.cpp:109" URAM="0" VARIABLE="add_ln109_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U182" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U183" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U184" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U185" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U186" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U187" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U188" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U189" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U190" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_3_fu_2972_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_4_fu_2982_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_5_fu_2988_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_6_fu_2998_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_44_fu_4133_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_7_fu_4137_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_8_fu_3004_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_9_fu_3014_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_13_fu_4170_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_35_fu_4184_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_11_fu_4190_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U123" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U124" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U125" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U126" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U127" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U128" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U129" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_14_fu_4280_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_15_fu_4290_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_16_fu_4300_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_17_fu_4306_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_18_fu_4312_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_20_fu_4322_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_21_fu_5375_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_19_fu_5385_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U130" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U131" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U132" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U133" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U134" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_22_fu_4368_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_23_fu_4378_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_24_fu_4388_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_26_fu_5425_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_45_fu_5435_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_27_fu_5440_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_43_fu_5454_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_25_fu_5459_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U135" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U136" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U137" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_30_fu_4414_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_36_fu_5498_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_37_fu_5754_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_29_fu_5764_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U138" SOURCE="d2.cpp:111" URAM="0" VARIABLE="mul_ln111_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_39_fu_5804_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_31_fu_5814_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp67_fu_3020_p2" SOURCE="d2.cpp:97" URAM="0" VARIABLE="tmp67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_34ns_32ns_64_1_1_U219" SOURCE="d2.cpp:97" URAM="0" VARIABLE="tmp68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_33ns_64_1_1_U193" SOURCE="d2.cpp:96" URAM="0" VARIABLE="mul_ln96_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_2_fu_4436_p2" SOURCE="d2.cpp:96" URAM="0" VARIABLE="add_ln96_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_8_fu_4483_p2" SOURCE="d2.cpp:96" URAM="0" VARIABLE="add_ln96_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_12_fu_3031_p2" SOURCE="d2.cpp:96" URAM="0" VARIABLE="add_ln96_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_15_fu_3057_p2" SOURCE="d2.cpp:96" URAM="0" VARIABLE="add_ln96_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_17_fu_3063_p2" SOURCE="d2.cpp:96" URAM="0" VARIABLE="add_ln96_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_7_fu_3069_p2" SOURCE="d2.cpp:63" URAM="0" VARIABLE="add_ln63_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_33ns_64_1_1_U194" SOURCE="d2.cpp:95" URAM="0" VARIABLE="mul_ln95_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_2_fu_4547_p2" SOURCE="d2.cpp:95" URAM="0" VARIABLE="add_ln95_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_8_fu_4595_p2" SOURCE="d2.cpp:95" URAM="0" VARIABLE="add_ln95_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_9_fu_4601_p2" SOURCE="d2.cpp:95" URAM="0" VARIABLE="add_ln95_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_11_fu_3075_p2" SOURCE="d2.cpp:95" URAM="0" VARIABLE="add_ln95_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_14_fu_4621_p2" SOURCE="d2.cpp:95" URAM="0" VARIABLE="add_ln95_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_16_fu_3101_p2" SOURCE="d2.cpp:95" URAM="0" VARIABLE="add_ln95_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_34_fu_5913_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="add_ln111_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_fu_5983_p2" SOURCE="d2.cpp:111" URAM="0" VARIABLE="out1_w"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_5992_p2" SOURCE="d2.cpp:112" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U211" SOURCE="d2.cpp:61" URAM="0" VARIABLE="mul_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_3107_p2" SOURCE="d2.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_33ns_64_1_1_U197" SOURCE="d2.cpp:108" URAM="0" VARIABLE="mul_ln108_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_1_fu_3119_p2" SOURCE="d2.cpp:108" URAM="0" VARIABLE="add_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_4_fu_3137_p2" SOURCE="d2.cpp:108" URAM="0" VARIABLE="add_ln108_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_10_fu_3167_p2" SOURCE="d2.cpp:108" URAM="0" VARIABLE="add_ln108_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_14_fu_3193_p2" SOURCE="d2.cpp:108" URAM="0" VARIABLE="add_ln108_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_17_fu_3219_p2" SOURCE="d2.cpp:108" URAM="0" VARIABLE="add_ln108_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_19_fu_3225_p2" SOURCE="d2.cpp:108" URAM="0" VARIABLE="add_ln108_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_1_fu_6013_p2" SOURCE="d2.cpp:112" URAM="0" VARIABLE="out1_w_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U212" SOURCE="d2.cpp:61" URAM="0" VARIABLE="mul_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_33ns_64_1_1_U198" SOURCE="d2.cpp:107" URAM="0" VARIABLE="mul_ln107_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_33ns_64_1_1_U199" SOURCE="d2.cpp:107" URAM="0" VARIABLE="mul_ln107_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_3231_p2" SOURCE="d2.cpp:107" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_3237_p2" SOURCE="d2.cpp:107" URAM="0" VARIABLE="add_ln107_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_33ns_64_1_1_U200" SOURCE="d2.cpp:107" URAM="0" VARIABLE="mul_ln107_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_2_fu_3243_p2" SOURCE="d2.cpp:107" URAM="0" VARIABLE="add_ln107_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_6_fu_3279_p2" SOURCE="d2.cpp:107" URAM="0" VARIABLE="add_ln107_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_10_fu_3305_p2" SOURCE="d2.cpp:107" URAM="0" VARIABLE="add_ln107_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_13_fu_3331_p2" SOURCE="d2.cpp:107" URAM="0" VARIABLE="add_ln107_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_15_fu_3337_p2" SOURCE="d2.cpp:107" URAM="0" VARIABLE="add_ln107_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U213" SOURCE="d2.cpp:61" URAM="0" VARIABLE="mul_ln61_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_33ns_64_1_1_U195" SOURCE="d2.cpp:106" URAM="0" VARIABLE="mul_ln106_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_2_fu_4823_p2" SOURCE="d2.cpp:106" URAM="0" VARIABLE="add_ln106_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_8_fu_4870_p2" SOURCE="d2.cpp:106" URAM="0" VARIABLE="add_ln106_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_9_fu_4876_p2" SOURCE="d2.cpp:106" URAM="0" VARIABLE="add_ln106_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_11_fu_3349_p2" SOURCE="d2.cpp:106" URAM="0" VARIABLE="add_ln106_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_14_fu_3375_p2" SOURCE="d2.cpp:106" URAM="0" VARIABLE="add_ln106_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_16_fu_3381_p2" SOURCE="d2.cpp:106" URAM="0" VARIABLE="add_ln106_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U214" SOURCE="d2.cpp:61" URAM="0" VARIABLE="mul_ln61_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_4940_p2" SOURCE="d2.cpp:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_4946_p2" SOURCE="d2.cpp:105" URAM="0" VARIABLE="add_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_3_fu_3387_p2" SOURCE="d2.cpp:105" URAM="0" VARIABLE="add_ln105_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_4_fu_3393_p2" SOURCE="d2.cpp:105" URAM="0" VARIABLE="add_ln105_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_5_fu_3407_p2" SOURCE="d2.cpp:105" URAM="0" VARIABLE="add_ln105_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_7_fu_3413_p2" SOURCE="d2.cpp:105" URAM="0" VARIABLE="add_ln105_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_9_fu_4976_p2" SOURCE="d2.cpp:105" URAM="0" VARIABLE="add_ln105_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_10_fu_4982_p2" SOURCE="d2.cpp:105" URAM="0" VARIABLE="add_ln105_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_12_fu_3419_p2" SOURCE="d2.cpp:105" URAM="0" VARIABLE="add_ln105_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_15_fu_3445_p2" SOURCE="d2.cpp:105" URAM="0" VARIABLE="add_ln105_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_17_fu_3451_p2" SOURCE="d2.cpp:105" URAM="0" VARIABLE="add_ln105_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U203" SOURCE="d2.cpp:61" URAM="0" VARIABLE="mul_ln61_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_5023_p2" SOURCE="d2.cpp:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_1_fu_5029_p2" SOURCE="d2.cpp:104" URAM="0" VARIABLE="add_ln104_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_3_fu_3457_p2" SOURCE="d2.cpp:104" URAM="0" VARIABLE="add_ln104_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_4_fu_3467_p2" SOURCE="d2.cpp:104" URAM="0" VARIABLE="add_ln104_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_6_fu_3473_p2" SOURCE="d2.cpp:104" URAM="0" VARIABLE="add_ln104_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_8_fu_5060_p2" SOURCE="d2.cpp:104" URAM="0" VARIABLE="add_ln104_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_9_fu_5066_p2" SOURCE="d2.cpp:104" URAM="0" VARIABLE="add_ln104_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_11_fu_3479_p2" SOURCE="d2.cpp:104" URAM="0" VARIABLE="add_ln104_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_12_fu_3485_p2" SOURCE="d2.cpp:104" URAM="0" VARIABLE="add_ln104_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_13_fu_3499_p2" SOURCE="d2.cpp:104" URAM="0" VARIABLE="add_ln104_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_15_fu_3505_p2" SOURCE="d2.cpp:104" URAM="0" VARIABLE="add_ln104_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_2_fu_5118_p2" SOURCE="d2.cpp:103" URAM="0" VARIABLE="add_ln103_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_3_fu_3511_p2" SOURCE="d2.cpp:103" URAM="0" VARIABLE="add_ln103_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_7_fu_5148_p2" SOURCE="d2.cpp:103" URAM="0" VARIABLE="add_ln103_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_8_fu_5154_p2" SOURCE="d2.cpp:103" URAM="0" VARIABLE="add_ln103_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_10_fu_3521_p2" SOURCE="d2.cpp:103" URAM="0" VARIABLE="add_ln103_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_11_fu_3527_p2" SOURCE="d2.cpp:103" URAM="0" VARIABLE="add_ln103_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_12_fu_3541_p2" SOURCE="d2.cpp:103" URAM="0" VARIABLE="add_ln103_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_14_fu_3547_p2" SOURCE="d2.cpp:103" URAM="0" VARIABLE="add_ln103_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_7_fu_5673_p2" SOURCE="d2.cpp:118" URAM="0" VARIABLE="out1_w_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_5681_p2" SOURCE="d2.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_7_fu_3565_p2" SOURCE="d2.cpp:119" URAM="0" VARIABLE="add_ln119_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_10_fu_5227_p2" SOURCE="d2.cpp:119" URAM="0" VARIABLE="add_ln119_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_3_fu_5250_p2" SOURCE="d2.cpp:120" URAM="0" VARIABLE="add_ln120_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_9_fu_6068_p2" SOURCE="d2.cpp:120" URAM="0" VARIABLE="out1_w_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_5304_p2" SOURCE="d2.cpp:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_1_fu_5310_p2" SOURCE="d2.cpp:121" URAM="0" VARIABLE="add_ln121_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_5929_p2" SOURCE="d2.cpp:123" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_15_fu_5962_p2" SOURCE="d2.cpp:126" URAM="0" VARIABLE="out1_w_15"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="out1" index="0" direction="inout" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="out1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg1" index="1" direction="inout" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="arg1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="arg1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg2" index="2" direction="inout" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="arg2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="arg2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="out1_1" access="W" description="Data signal of out1" range="32">
                    <fields>
                        <field offset="0" width="32" name="out1" access="W" description="Bit 31 to 0 of out1"/>
                    </fields>
                </register>
                <register offset="0x14" name="out1_2" access="W" description="Data signal of out1" range="32">
                    <fields>
                        <field offset="0" width="32" name="out1" access="W" description="Bit 63 to 32 of out1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="arg1_1" access="W" description="Data signal of arg1" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg1" access="W" description="Bit 31 to 0 of arg1"/>
                    </fields>
                </register>
                <register offset="0x20" name="arg1_2" access="W" description="Data signal of arg1" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg1" access="W" description="Bit 63 to 32 of arg1"/>
                    </fields>
                </register>
                <register offset="0x28" name="arg2_1" access="W" description="Data signal of arg2" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg2" access="W" description="Bit 31 to 0 of arg2"/>
                    </fields>
                </register>
                <register offset="0x2c" name="arg2_2" access="W" description="Data signal of arg2" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg2" access="W" description="Bit 63 to 32 of arg2"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="out1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="arg1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="arg2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_mem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_mem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_mem_" paramPrefix="C_M_AXI_MEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_mem_ARADDR</port>
                <port>m_axi_mem_ARBURST</port>
                <port>m_axi_mem_ARCACHE</port>
                <port>m_axi_mem_ARID</port>
                <port>m_axi_mem_ARLEN</port>
                <port>m_axi_mem_ARLOCK</port>
                <port>m_axi_mem_ARPROT</port>
                <port>m_axi_mem_ARQOS</port>
                <port>m_axi_mem_ARREADY</port>
                <port>m_axi_mem_ARREGION</port>
                <port>m_axi_mem_ARSIZE</port>
                <port>m_axi_mem_ARUSER</port>
                <port>m_axi_mem_ARVALID</port>
                <port>m_axi_mem_AWADDR</port>
                <port>m_axi_mem_AWBURST</port>
                <port>m_axi_mem_AWCACHE</port>
                <port>m_axi_mem_AWID</port>
                <port>m_axi_mem_AWLEN</port>
                <port>m_axi_mem_AWLOCK</port>
                <port>m_axi_mem_AWPROT</port>
                <port>m_axi_mem_AWQOS</port>
                <port>m_axi_mem_AWREADY</port>
                <port>m_axi_mem_AWREGION</port>
                <port>m_axi_mem_AWSIZE</port>
                <port>m_axi_mem_AWUSER</port>
                <port>m_axi_mem_AWVALID</port>
                <port>m_axi_mem_BID</port>
                <port>m_axi_mem_BREADY</port>
                <port>m_axi_mem_BRESP</port>
                <port>m_axi_mem_BUSER</port>
                <port>m_axi_mem_BVALID</port>
                <port>m_axi_mem_RDATA</port>
                <port>m_axi_mem_RID</port>
                <port>m_axi_mem_RLAST</port>
                <port>m_axi_mem_RREADY</port>
                <port>m_axi_mem_RRESP</port>
                <port>m_axi_mem_RUSER</port>
                <port>m_axi_mem_RVALID</port>
                <port>m_axi_mem_WDATA</port>
                <port>m_axi_mem_WID</port>
                <port>m_axi_mem_WLAST</port>
                <port>m_axi_mem_WREADY</port>
                <port>m_axi_mem_WSTRB</port>
                <port>m_axi_mem_WUSER</port>
                <port>m_axi_mem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="out1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="arg1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="arg1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="arg2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="arg2"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_mem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">out1_1, 0x10, 32, W, Data signal of out1, </column>
                    <column name="s_axi_control">out1_2, 0x14, 32, W, Data signal of out1, </column>
                    <column name="s_axi_control">arg1_1, 0x1c, 32, W, Data signal of arg1, </column>
                    <column name="s_axi_control">arg1_2, 0x20, 32, W, Data signal of arg1, </column>
                    <column name="s_axi_control">arg2_1, 0x28, 32, W, Data signal of arg2, </column>
                    <column name="s_axi_control">arg2_2, 0x2c, 32, W, Data signal of arg2, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="out1">inout, unsigned int*</column>
                    <column name="arg1">inout, unsigned int*</column>
                    <column name="arg2">inout, unsigned int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="out1">m_axi_mem, interface, , </column>
                    <column name="out1">s_axi_control, register, offset, name=out1_1 offset=0x10 range=32</column>
                    <column name="out1">s_axi_control, register, offset, name=out1_2 offset=0x14 range=32</column>
                    <column name="arg1">m_axi_mem, interface, , </column>
                    <column name="arg1">s_axi_control, register, offset, name=arg1_1 offset=0x1c range=32</column>
                    <column name="arg1">s_axi_control, register, offset, name=arg1_2 offset=0x20 range=32</column>
                    <column name="arg2">m_axi_mem, interface, , </column>
                    <column name="arg2">s_axi_control, register, offset, name=arg2_1 offset=0x28 range=32</column>
                    <column name="arg2">s_axi_control, register, offset, name=arg2_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_mem">read, 16, 32, ARRAY_1_READ, d2.cpp:24:2</column>
                    <column name="m_axi_mem">read, 16, 32, ARRAY_2_READ, d2.cpp:31:2</column>
                    <column name="m_axi_mem">write, 16, 32, ARRAY_WRITE, d2.cpp:130:2</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_mem">arg1, d2.cpp:26:15, read, Widen Fail, , ARRAY_1_READ, d2.cpp:24:2, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">arg1, d2.cpp:26:15, read, Inferred, 16, ARRAY_1_READ, d2.cpp:24:2, , </column>
                    <column name="m_axi_mem">arg2, d2.cpp:33:15, read, Widen Fail, , ARRAY_2_READ, d2.cpp:31:2, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">arg2, d2.cpp:33:15, read, Inferred, 16, ARRAY_2_READ, d2.cpp:31:2, , </column>
                    <column name="m_axi_mem">out1, d2.cpp:132:11, write, Widen Fail, , ARRAY_WRITE, d2.cpp:130:2, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">out1, d2.cpp:132:11, write, Inferred, 16, ARRAY_WRITE, d2.cpp:130:2, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="d2.cpp:5" status="valid" parentFunction="test" variable="out1" isDirective="0" options="m_axi depth=16 port=out1 offset=slave bundle=mem"/>
        <Pragma type="interface" location="d2.cpp:6" status="valid" parentFunction="test" variable="arg1" isDirective="0" options="m_axi depth=16 port=arg1 offset=slave bundle=mem"/>
        <Pragma type="interface" location="d2.cpp:7" status="valid" parentFunction="test" variable="arg2" isDirective="0" options="m_axi depth=16 port=arg2 offset=slave bundle=mem"/>
        <Pragma type="interface" location="d2.cpp:9" status="valid" parentFunction="test" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="array_partition" location="d2.cpp:17" status="valid" parentFunction="test" variable="out1_w" isDirective="0" options="variable=out1_w type=complete"/>
        <Pragma type="array_partition" location="d2.cpp:18" status="valid" parentFunction="test" variable="arg1_r" isDirective="0" options="variable=arg1_r type=complete"/>
        <Pragma type="array_partition" location="d2.cpp:19" status="valid" parentFunction="test" variable="arg2_r" isDirective="0" options="variable=arg2_r type=complete"/>
        <Pragma type="array_partition" location="d2.cpp:20" status="valid" parentFunction="test" variable="arr" isDirective="0" options="variable=arr type=complete"/>
        <Pragma type="pipeline" location="d2.cpp:44" status="valid" parentFunction="test" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="d2.cpp:47" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d2.cpp:55" status="valid" parentFunction="test" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="d2.cpp:58" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d2.cpp:75" status="valid" parentFunction="test" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="d2.cpp:78" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d2.cpp:82" status="valid" parentFunction="test" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="d2.cpp:85" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

