// Seed: 1107614419
module module_0 (
    input tri0 id_0,
    output supply1 id_1
);
  wire id_3;
  wire id_4;
  assign id_4 = 1 ? 1 : 1;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    output tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri0 id_8,
    output wor id_9,
    output tri id_10
);
  supply1 id_12;
  assign id_12 = id_3;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_5
  );
  assign modCall_1.id_1 = 0;
  wire id_14;
endmodule
