{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478457230074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478457230075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  6 15:33:49 2016 " "Processing started: Sun Nov  6 15:33:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478457230075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478457230075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Registrator -c Registrator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Registrator -c Registrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478457230075 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478457230367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe4 " "Found entity 1: dffe4" {  } { { "dffe4.bdf" "" { Schematic "/home/pedro/projectNibble/Registator/dffe4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478457243844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478457243844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe8 " "Found entity 1: dffe8" {  } { { "dffe8.bdf" "" { Schematic "/home/pedro/projectNibble/Registator/dffe8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478457243857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478457243857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe3 " "Found entity 1: dffe3" {  } { { "dffe3.bdf" "" { Schematic "/home/pedro/projectNibble/Registator/dffe3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478457243858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478457243858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Registrator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registrator " "Found entity 1: Registrator" {  } { { "Registrator.bdf" "" { Schematic "/home/pedro/projectNibble/Registator/Registrator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478457243858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478457243858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe5 " "Found entity 1: dffe5" {  } { { "dffe5.bdf" "" { Schematic "/home/pedro/projectNibble/Registator/dffe5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478457243858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478457243858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe24.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe24 " "Found entity 1: dffe24" {  } { { "dffe24.bdf" "" { Schematic "/home/pedro/projectNibble/Registator/dffe24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478457243859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478457243859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dffe6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffe6 " "Found entity 1: dffe6" {  } { { "dffe6.bdf" "" { Schematic "/home/pedro/projectNibble/Registator/dffe6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478457243859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478457243859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dffe6 " "Elaborating entity \"dffe6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478457243932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe5 dffe5:inst " "Elaborating entity \"dffe5\" for hierarchy \"dffe5:inst\"" {  } { { "dffe6.bdf" "inst" { Schematic "/home/pedro/projectNibble/Registator/dffe6.bdf" { { 496 632 832 624 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478457243937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe4 dffe5:inst\|dffe4:inst " "Elaborating entity \"dffe4\" for hierarchy \"dffe5:inst\|dffe4:inst\"" {  } { { "dffe5.bdf" "inst" { Schematic "/home/pedro/projectNibble/Registator/dffe5.bdf" { { 128 440 640 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478457243955 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst1 inst1~_emulated inst1~1 " "Register \"inst1\" is converted into an equivalent circuit using register \"inst1~_emulated\" and latch \"inst1~1\"" {  } { { "dffe6.bdf" "" { Schematic "/home/pedro/projectNibble/Registator/dffe6.bdf" { { 424 896 960 504 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1478457244299 "|dffe6|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dffe5:inst\|inst1 dffe5:inst\|inst1~_emulated inst1~1 " "Register \"dffe5:inst\|inst1\" is converted into an equivalent circuit using register \"dffe5:inst\|inst1~_emulated\" and latch \"inst1~1\"" {  } { { "dffe5.bdf" "" { Schematic "/home/pedro/projectNibble/Registator/dffe5.bdf" { { 56 704 768 136 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1478457244299 "|dffe6|dffe5:inst|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dffe5:inst\|dffe4:inst\|inst2 dffe5:inst\|dffe4:inst\|inst2~_emulated inst1~1 " "Register \"dffe5:inst\|dffe4:inst\|inst2\" is converted into an equivalent circuit using register \"dffe5:inst\|dffe4:inst\|inst2~_emulated\" and latch \"inst1~1\"" {  } { { "dffe4.bdf" "" { Schematic "/home/pedro/projectNibble/Registator/dffe4.bdf" { { 160 504 568 240 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1478457244299 "|dffe6|dffe5:inst|dffe4:inst|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dffe5:inst\|dffe4:inst\|inst1 dffe5:inst\|dffe4:inst\|inst1~_emulated inst1~1 " "Register \"dffe5:inst\|dffe4:inst\|inst1\" is converted into an equivalent circuit using register \"dffe5:inst\|dffe4:inst\|inst1~_emulated\" and latch \"inst1~1\"" {  } { { "dffe4.bdf" "" { Schematic "/home/pedro/projectNibble/Registator/dffe4.bdf" { { 160 360 424 240 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1478457244299 "|dffe6|dffe5:inst|dffe4:inst|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dffe5:inst\|dffe4:inst\|inst dffe5:inst\|dffe4:inst\|inst~_emulated inst1~1 " "Register \"dffe5:inst\|dffe4:inst\|inst\" is converted into an equivalent circuit using register \"dffe5:inst\|dffe4:inst\|inst~_emulated\" and latch \"inst1~1\"" {  } { { "dffe4.bdf" "" { Schematic "/home/pedro/projectNibble/Registator/dffe4.bdf" { { 160 224 288 240 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1478457244299 "|dffe6|dffe5:inst|dffe4:inst|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dffe5:inst\|dffe4:inst\|inst3 dffe5:inst\|dffe4:inst\|inst3~_emulated inst1~1 " "Register \"dffe5:inst\|dffe4:inst\|inst3\" is converted into an equivalent circuit using register \"dffe5:inst\|dffe4:inst\|inst3~_emulated\" and latch \"inst1~1\"" {  } { { "dffe4.bdf" "" { Schematic "/home/pedro/projectNibble/Registator/dffe4.bdf" { { 160 80 144 240 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1478457244299 "|dffe6|dffe5:inst|dffe4:inst|inst3"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1478457244299 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1478457244372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478457244646 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478457244646 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478457244688 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478457244688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1478457244688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478457244688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1286 " "Peak virtual memory: 1286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478457244695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  6 15:34:04 2016 " "Processing ended: Sun Nov  6 15:34:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478457244695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478457244695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478457244695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478457244695 ""}
