Analysis & Synthesis report for skeleton
Thu Nov 02 15:11:19 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver
 11. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 12. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
 19. Source assignments for processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated
 20. Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated
 21. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_enc1:auto_generated
 22. Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: processor:myprocessor|imem:myimem|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2
 26. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 27. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 29. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 31. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0
 32. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0
 33. altpll Parameter Settings by Entity Instance
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 36. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8"
 37. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7"
 38. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6"
 39. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5"
 40. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4"
 41. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex3"
 42. Port Connectivity Checks: "lcd:mylcd"
 43. Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"
 44. Port Connectivity Checks: "PS2_Interface:myps2"
 45. Port Connectivity Checks: "processor:myprocessor|imem:myimem"
 46. Port Connectivity Checks: "processor:myprocessor|dmem:mydmem"
 47. Port Connectivity Checks: "pll:div"
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 02 15:11:19 2023       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,523                                       ;
;     Total combinational functions  ; 1,393                                       ;
;     Dedicated logic registers      ; 449                                         ;
; Total registers                    ; 449                                         ;
; Total pins                         ; 158                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,463,744                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; imem.mif                         ; yes             ; User Memory Initialization File  ; C:/ECE550/rec_07_08/imem.mif                                                 ;         ;
; dmem.mif                         ; yes             ; User Memory Initialization File  ; C:/ECE550/rec_07_08/dmem.mif                                                 ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File       ; C:/ECE550/rec_07_08/VGA_Audio_PLL.v                                          ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File            ; C:/ECE550/rec_07_08/Reset_Delay.v                                            ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File            ; C:/ECE550/rec_07_08/skeleton.v                                               ;         ;
; PS2_Interface.v                  ; yes             ; User Verilog HDL File            ; C:/ECE550/rec_07_08/PS2_Interface.v                                          ;         ;
; PS2_Controller.v                 ; yes             ; User Verilog HDL File            ; C:/ECE550/rec_07_08/PS2_Controller.v                                         ;         ;
; processor.v                      ; yes             ; User Verilog HDL File            ; C:/ECE550/rec_07_08/processor.v                                              ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File       ; C:/ECE550/rec_07_08/pll.v                                                    ;         ;
; lcd.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/ECE550/rec_07_08/lcd.sv                                                   ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File       ; C:/ECE550/rec_07_08/imem.v                                                   ;         ;
; Hexadecimal_To_Seven_Segment.v   ; yes             ; User Verilog HDL File            ; C:/ECE550/rec_07_08/Hexadecimal_To_Seven_Segment.v                           ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File       ; C:/ECE550/rec_07_08/dmem.v                                                   ;         ;
; Altera_UP_PS2_Data_In.v          ; yes             ; User Verilog HDL File            ; C:/ECE550/rec_07_08/Altera_UP_PS2_Data_In.v                                  ;         ;
; Altera_UP_PS2_Command_Out.v      ; yes             ; User Verilog HDL File            ; C:/ECE550/rec_07_08/Altera_UP_PS2_Command_Out.v                              ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File            ; C:/ECE550/rec_07_08/vga_controller.v                                         ;         ;
; video_sync_generator.v           ; yes             ; User Verilog HDL File            ; C:/ECE550/rec_07_08/video_sync_generator.v                                   ;         ;
; img_index.v                      ; yes             ; User Wizard-Generated File       ; C:/ECE550/rec_07_08/img_index.v                                              ;         ;
; img_data.v                       ; yes             ; User Wizard-Generated File       ; C:/ECE550/rec_07_08/img_data.v                                               ;         ;
; reci8_img_index.mif              ; yes             ; User Memory Initialization File  ; C:/ECE550/rec_07_08/reci8_img_index.mif                                      ;         ;
; reci8_img_data.mif               ; yes             ; User Memory Initialization File  ; C:/ECE550/rec_07_08/reci8_img_data.mif                                       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction      ; C:/ECE550/rec_07_08/db/pll_altpll.v                                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_8vc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf                                   ;         ;
; db/altsyncram_2m81.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf                                   ;         ;
; db/altsyncram_3oc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/ECE550/rec_07_08/db/altsyncram_3oc1.tdf                                   ;         ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/ECE550/rec_07_08/db/decode_aaa.tdf                                        ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/ECE550/rec_07_08/db/mux_1pb.tdf                                           ;         ;
; db/altsyncram_enc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/ECE550/rec_07_08/db/altsyncram_enc1.tdf                                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_lcm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/ECE550/rec_07_08/db/lpm_divide_lcm.tdf                                    ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/ECE550/rec_07_08/db/sign_div_unsign_anh.tdf                               ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/ECE550/rec_07_08/db/alt_u_div_8af.tdf                                     ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/ECE550/rec_07_08/db/add_sub_7pc.tdf                                       ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/ECE550/rec_07_08/db/add_sub_8pc.tdf                                       ;         ;
; db/lpm_divide_ikm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/ECE550/rec_07_08/db/lpm_divide_ikm.tdf                                    ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimated Total logic elements              ; 1,523                                          ;
;                                             ;                                                ;
; Total combinational functions               ; 1393                                           ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 722                                            ;
;     -- 3 input functions                    ; 204                                            ;
;     -- <=2 input functions                  ; 467                                            ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 1148                                           ;
;     -- arithmetic mode                      ; 245                                            ;
;                                             ;                                                ;
; Total registers                             ; 449                                            ;
;     -- Dedicated logic registers            ; 449                                            ;
;     -- I/O registers                        ; 0                                              ;
;                                             ;                                                ;
; I/O pins                                    ; 158                                            ;
; Total memory bits                           ; 2463744                                        ;
;                                             ;                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                              ;
;                                             ;                                                ;
; Total PLLs                                  ; 1                                              ;
;     -- PLLs                                 ; 1                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 442                                            ;
; Total fan-out                               ; 10950                                          ;
; Average fan-out                             ; 4.40                                           ;
+---------------------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Entity Name                  ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |skeleton                                    ; 1393 (0)            ; 449 (0)                   ; 2463744     ; 0            ; 0       ; 0         ; 158  ; 0            ; |skeleton                                                                                                                                     ; skeleton                     ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex1|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex1                                                                                                   ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex2|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex2                                                                                                   ; Hexadecimal_To_Seven_Segment ; work         ;
;    |PS2_Interface:myps2|                     ; 48 (16)             ; 38 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2                                                                                                                 ; PS2_Interface                ; work         ;
;       |PS2_Controller:PS2|                   ; 32 (7)              ; 30 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2                                                                                              ; PS2_Controller               ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In| ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                            ; Altera_UP_PS2_Data_In        ; work         ;
;    |Reset_Delay:r0|                          ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Reset_Delay:r0                                                                                                                      ; Reset_Delay                  ; work         ;
;    |VGA_Audio_PLL:p1|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1                                                                                                                    ; VGA_Audio_PLL                ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                            ; altpll                       ; work         ;
;    |lcd:mylcd|                               ; 392 (392)           ; 278 (278)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lcd:mylcd                                                                                                                           ; lcd                          ; work         ;
;    |vga_controller:vga_ins|                  ; 912 (148)           ; 112 (82)                  ; 2463744     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins                                                                                                              ; vga_controller               ; work         ;
;       |img_data:img_data_inst|               ; 278 (0)             ; 6 (0)                     ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst                                                                                       ; img_data                     ; work         ;
;          |altsyncram:altsyncram_component|   ; 278 (0)             ; 6 (0)                     ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component                                                       ; altsyncram                   ; work         ;
;             |altsyncram_3oc1:auto_generated| ; 278 (0)             ; 6 (6)                     ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated                        ; altsyncram_3oc1              ; work         ;
;                |decode_aaa:rden_decode|      ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|decode_aaa:rden_decode ; decode_aaa                   ; work         ;
;                |mux_1pb:mux2|                ; 234 (234)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|mux_1pb:mux2           ; mux_1pb                      ; work         ;
;       |img_index:img_index_inst|             ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst                                                                                     ; img_index                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                                     ; altsyncram                   ; work         ;
;             |altsyncram_enc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_enc1:auto_generated                      ; altsyncram_enc1              ; work         ;
;       |lpm_divide:Div0|                      ; 202 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_ikm:auto_generated|     ; 202 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated                                                                ; lpm_divide_ikm               ; work         ;
;             |sign_div_unsign_anh:divider|    ; 202 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                                    ; sign_div_unsign_anh          ; work         ;
;                |alt_u_div_8af:divider|       ; 202 (202)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider              ; alt_u_div_8af                ; work         ;
;       |lpm_divide:Mod0|                      ; 240 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_lcm:auto_generated|     ; 240 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_lcm:auto_generated                                                                ; lpm_divide_lcm               ; work         ;
;             |sign_div_unsign_anh:divider|    ; 240 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                                    ; sign_div_unsign_anh          ; work         ;
;                |alt_u_div_8af:divider|       ; 240 (240)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider              ; alt_u_div_8af                ; work         ;
;       |video_sync_generator:LTM_ins|         ; 44 (44)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                 ; video_sync_generator         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+---------------------+
; Name                                                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                 ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+---------------------+
; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM   ; M9K  ; ROM  ; 307200       ; 8            ; --           ; --           ; 2457600 ; reci8_img_data.mif  ;
; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_enc1:auto_generated|ALTSYNCRAM ; M9K  ; ROM  ; 256          ; 24           ; --           ; --           ; 6144    ; reci8_img_index.mif ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |skeleton|pll:div                           ; pll.v           ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|processor:myprocessor|dmem:mydmem ; dmem.v          ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|processor:myprocessor|imem:myimem ; imem.v          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                           ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                      ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[0..7]                                                                             ; Lost fanout                                                                                                 ;
; lcd:mylcd|state2[2..30]                                                                                                               ; Merged with lcd:mylcd|state2[31]                                                                            ;
; lcd:mylcd|state1[2..9,11..31]                                                                                                         ; Merged with lcd:mylcd|state1[10]                                                                            ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                    ; Merged with PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; lcd:mylcd|state2[31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                       ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|state1[10]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[10][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[11][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[8][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[9][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[14][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[15][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[12][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[13][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[2][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[3][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[0][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[1][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[6][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[7][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[4][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[5][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[1][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[0][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[3][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[2][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[5][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[4][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[7][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[6][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[9][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[8][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[11][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[10][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[13][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[12][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[15][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[14][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~2                                                                            ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~3                                                                            ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                               ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                        ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                              ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                       ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Lost fanout                                                                                                 ;
; Total Number of Removed Registers = 184                                                                                               ;                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT,  ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,    ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,   ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                  ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                               ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                               ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                               ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                               ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                      ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                      ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                      ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR, ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                    ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8],                                   ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                ;
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[3]                                                                                ; Lost Fanouts              ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[4],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[5],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[6],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[7]                                                                             ;
; lcd:mylcd|line2[10][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[10][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[11][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[11][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[8][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[8][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[9][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[9][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[14][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[14][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[15][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[15][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[12][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[12][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[13][7]                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[13][7]                                                                                                             ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[2][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[2][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[3][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[3][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[0][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[0][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[1][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[1][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[6][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[6][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[7][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[7][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[4][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[4][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; lcd:mylcd|line2[5][7]                                                                                                                 ; Stuck at GND              ; lcd:mylcd|line1[5][7]                                                                                                              ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                  ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 449   ;
; Number of registers using Synchronous Clear  ; 50    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 318   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 320   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; lcd:mylcd|line1[13][5]                  ; 1       ;
; lcd:mylcd|line1[7][5]                   ; 1       ;
; lcd:mylcd|line1[15][5]                  ; 1       ;
; lcd:mylcd|line1[5][5]                   ; 1       ;
; lcd:mylcd|line1[8][5]                   ; 1       ;
; lcd:mylcd|line1[2][5]                   ; 1       ;
; lcd:mylcd|line1[10][5]                  ; 1       ;
; lcd:mylcd|line1[0][5]                   ; 1       ;
; lcd:mylcd|line1[9][5]                   ; 1       ;
; lcd:mylcd|line1[3][5]                   ; 1       ;
; lcd:mylcd|line1[11][5]                  ; 1       ;
; lcd:mylcd|line1[1][5]                   ; 1       ;
; lcd:mylcd|line1[6][5]                   ; 1       ;
; lcd:mylcd|line1[12][5]                  ; 1       ;
; lcd:mylcd|line1[14][5]                  ; 1       ;
; lcd:mylcd|line1[4][5]                   ; 1       ;
; lcd:mylcd|line2[9][5]                   ; 3       ;
; lcd:mylcd|line2[11][5]                  ; 3       ;
; lcd:mylcd|line2[15][5]                  ; 3       ;
; lcd:mylcd|line2[13][5]                  ; 3       ;
; lcd:mylcd|line2[0][5]                   ; 3       ;
; lcd:mylcd|line2[2][5]                   ; 3       ;
; lcd:mylcd|line2[6][5]                   ; 3       ;
; lcd:mylcd|line2[4][5]                   ; 3       ;
; lcd:mylcd|line2[8][5]                   ; 3       ;
; lcd:mylcd|line2[10][5]                  ; 3       ;
; lcd:mylcd|line2[14][5]                  ; 3       ;
; lcd:mylcd|line2[12][5]                  ; 3       ;
; lcd:mylcd|line2[1][5]                   ; 3       ;
; lcd:mylcd|line2[3][5]                   ; 3       ;
; lcd:mylcd|line2[7][5]                   ; 3       ;
; lcd:mylcd|line2[5][5]                   ; 3       ;
; Total number of inverted registers = 32 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0]                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[15][3]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[14][7]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[13][7]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[12][7]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[11][6]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[10][4]                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[9][7]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[8][7]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[7][0]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[6][2]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[5][1]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[4][2]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[3][1]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[2][4]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[1][2]                                                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[0][2]                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|lcd:mylcd|ptr[0]                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |skeleton|lcd:mylcd|mstart                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|index[3]                                                                                           ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7]         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[6]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|last_data_received[3]                                                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|last_data_received[7]                                                                    ;
; 38:1               ; 8 bits    ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; Yes        ; |skeleton|lcd:mylcd|lcd_data[7]                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_enc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; NONE                  ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 6                     ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; dmem.mif             ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_8vc1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|imem:myimem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; imem.mif             ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_2m81      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2 ;
+------------------+-------+----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                     ;
+------------------+-------+----------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                           ;
+------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                   ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                   ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                   ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                   ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                   ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                   ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                   ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                   ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; reci8_img_data.mif   ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_3oc1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; reci8_img_index.mif  ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_enc1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_lcm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; pll:div|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                               ;
; Entity Instance                           ; processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; processor:myprocessor|imem:myimem|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 307200                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 24                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex3" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "lcd:mylcd"      ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; write_en ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"                                                                                                                               ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2"                                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ps2_key_data    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2_key_pressed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|imem:myimem"                                                                                                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; address[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; clken          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; q              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|dmem:mydmem"                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                        ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; address[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; address[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; data           ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "data[31..1]" will be connected to GND. ;
; wren           ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; q              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:div"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 158                         ;
; cycloneiii_ff         ; 449                         ;
;     CLR               ; 45                          ;
;     CLR SCLR          ; 19                          ;
;     ENA               ; 59                          ;
;     ENA CLR           ; 236                         ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA SCLR          ; 7                           ;
;     SCLR              ; 6                           ;
;     plain             ; 59                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 1397                        ;
;     arith             ; 245                         ;
;         2 data inputs ; 118                         ;
;         3 data inputs ; 127                         ;
;     normal            ; 1152                        ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 318                         ;
;         3 data inputs ; 77                          ;
;         4 data inputs ; 722                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 328                         ;
;                       ;                             ;
; Max LUT depth         ; 27.30                       ;
; Average LUT depth     ; 9.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Nov 02 15:11:09 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/ECE550/rec_07_08/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/ECE550/rec_07_08/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/ECE550/rec_07_08/skeleton.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_interface.v
    Info (12023): Found entity 1: PS2_Interface File: C:/ECE550/rec_07_08/PS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/ECE550/rec_07_08/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/ECE550/rec_07_08/processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/ECE550/rec_07_08/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/ECE550/rec_07_08/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/ECE550/rec_07_08/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/ECE550/rec_07_08/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/ECE550/rec_07_08/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/ECE550/rec_07_08/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/ECE550/rec_07_08/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/ECE550/rec_07_08/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/ECE550/rec_07_08/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/ECE550/rec_07_08/img_index.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/ECE550/rec_07_08/img_data.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(54): created implicit net for "inclock" File: C:/ECE550/rec_07_08/skeleton.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(85): created implicit net for "DLY_RST" File: C:/ECE550/rec_07_08/skeleton.v Line: 85
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(86): created implicit net for "VGA_CTRL_CLK" File: C:/ECE550/rec_07_08/skeleton.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(86): created implicit net for "AUD_CTRL_CLK" File: C:/ECE550/rec_07_08/skeleton.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at processor.v(29): created implicit net for "debug_data" File: C:/ECE550/rec_07_08/processor.v Line: 29
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10034): Output port "VGA_SYNC" at skeleton.v(25) has no driver File: C:/ECE550/rec_07_08/skeleton.v Line: 25
Info (12128): Elaborating entity "pll" for hierarchy "pll:div" File: C:/ECE550/rec_07_08/skeleton.v Line: 54
Info (12128): Elaborating entity "altpll" for hierarchy "pll:div|altpll:altpll_component" File: C:/ECE550/rec_07_08/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:div|altpll:altpll_component" File: C:/ECE550/rec_07_08/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:div|altpll:altpll_component" with the following parameter: File: C:/ECE550/rec_07_08/pll.v Line: 90
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/ECE550/rec_07_08/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:div|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "processor" for hierarchy "processor:myprocessor" File: C:/ECE550/rec_07_08/skeleton.v Line: 61
Info (12128): Elaborating entity "dmem" for hierarchy "processor:myprocessor|dmem:mydmem" File: C:/ECE550/rec_07_08/processor.v Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/ECE550/rec_07_08/dmem.v Line: 85
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/ECE550/rec_07_08/dmem.v Line: 85
Info (12133): Instantiated megafunction "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" with the following parameter: File: C:/ECE550/rec_07_08/dmem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf
    Info (12023): Found entity 1: altsyncram_8vc1 File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8vc1" for hierarchy "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "imem" for hierarchy "processor:myprocessor|imem:myimem" File: C:/ECE550/rec_07_08/processor.v Line: 38
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" File: C:/ECE550/rec_07_08/imem.v Line: 84
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" File: C:/ECE550/rec_07_08/imem.v Line: 84
Info (12133): Instantiated megafunction "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" with the following parameter: File: C:/ECE550/rec_07_08/imem.v Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf
    Info (12023): Found entity 1: altsyncram_2m81 File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2m81" for hierarchy "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 32
Info (12128): Elaborating entity "PS2_Interface" for hierarchy "PS2_Interface:myps2" File: C:/ECE550/rec_07_08/skeleton.v Line: 64
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2" File: C:/ECE550/rec_07_08/PS2_Interface.v Line: 36
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/ECE550/rec_07_08/PS2_Controller.v Line: 248
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/ECE550/rec_07_08/PS2_Controller.v Line: 268
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:mylcd" File: C:/ECE550/rec_07_08/skeleton.v Line: 67
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "Hexadecimal_To_Seven_Segment:hex1" File: C:/ECE550/rec_07_08/skeleton.v Line: 70
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/ECE550/rec_07_08/skeleton.v Line: 85
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/ECE550/rec_07_08/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/ECE550/rec_07_08/skeleton.v Line: 86
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/ECE550/rec_07_08/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/ECE550/rec_07_08/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/ECE550/rec_07_08/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/ECE550/rec_07_08/skeleton.v Line: 98
Warning (10230): Verilog HDL assignment warning at vga_controller.v(49): truncated value with size 32 to match size of target (19) File: C:/ECE550/rec_07_08/vga_controller.v Line: 49
Warning (10230): Verilog HDL assignment warning at vga_controller.v(50): truncated value with size 32 to match size of target (10) File: C:/ECE550/rec_07_08/vga_controller.v Line: 50
Critical Warning (10237): Verilog HDL warning at vga_controller.v(50): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/ECE550/rec_07_08/vga_controller.v Line: 50
Warning (10230): Verilog HDL assignment warning at vga_controller.v(51): truncated value with size 32 to match size of target (10) File: C:/ECE550/rec_07_08/vga_controller.v Line: 51
Critical Warning (10237): Verilog HDL warning at vga_controller.v(51): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/ECE550/rec_07_08/vga_controller.v Line: 51
Warning (10230): Verilog HDL assignment warning at vga_controller.v(98): truncated value with size 32 to match size of target (16) File: C:/ECE550/rec_07_08/vga_controller.v Line: 98
Warning (10230): Verilog HDL assignment warning at vga_controller.v(103): truncated value with size 32 to match size of target (10) File: C:/ECE550/rec_07_08/vga_controller.v Line: 103
Warning (10230): Verilog HDL assignment warning at vga_controller.v(107): truncated value with size 32 to match size of target (10) File: C:/ECE550/rec_07_08/vga_controller.v Line: 107
Warning (10230): Verilog HDL assignment warning at vga_controller.v(111): truncated value with size 32 to match size of target (10) File: C:/ECE550/rec_07_08/vga_controller.v Line: 111
Warning (10230): Verilog HDL assignment warning at vga_controller.v(115): truncated value with size 32 to match size of target (10) File: C:/ECE550/rec_07_08/vga_controller.v Line: 115
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/ECE550/rec_07_08/vga_controller.v Line: 39
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/ECE550/rec_07_08/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/ECE550/rec_07_08/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "img_data" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst" File: C:/ECE550/rec_07_08/vga_controller.v Line: 60
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/ECE550/rec_07_08/img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/ECE550/rec_07_08/img_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/ECE550/rec_07_08/img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "reci8_img_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3oc1.tdf
    Info (12023): Found entity 1: altsyncram_3oc1 File: C:/ECE550/rec_07_08/db/altsyncram_3oc1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_3oc1" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa File: C:/ECE550/rec_07_08/db/decode_aaa.tdf Line: 23
Info (12128): Elaborating entity "decode_aaa" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|decode_aaa:rden_decode" File: C:/ECE550/rec_07_08/db/altsyncram_3oc1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb File: C:/ECE550/rec_07_08/db/mux_1pb.tdf Line: 23
Info (12128): Elaborating entity "mux_1pb" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|mux_1pb:mux2" File: C:/ECE550/rec_07_08/db/altsyncram_3oc1.tdf Line: 41
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/ECE550/rec_07_08/vga_controller.v Line: 70
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/ECE550/rec_07_08/img_index.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/ECE550/rec_07_08/img_index.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/ECE550/rec_07_08/img_index.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "reci8_img_index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_enc1.tdf
    Info (12023): Found entity 1: altsyncram_enc1 File: C:/ECE550/rec_07_08/db/altsyncram_enc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_enc1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_enc1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[0]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 36
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[1]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 56
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[2]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 76
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[3]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 96
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[4]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 116
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[5]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 136
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[6]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 156
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[7]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 176
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[8]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 196
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[9]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 216
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[10]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 236
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[11]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 256
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[12]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 276
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[13]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 296
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[14]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 316
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[15]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 336
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[16]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 356
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[17]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 376
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[18]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 396
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[19]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 416
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[20]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 436
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[21]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 456
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[22]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 476
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[23]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 496
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[24]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 516
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[25]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 536
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[26]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 556
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[27]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 576
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[28]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 596
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[29]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 616
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[30]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 636
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[31]" File: C:/ECE550/rec_07_08/db/altsyncram_2m81.tdf Line: 656
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[0]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 37
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[1]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 61
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[2]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 85
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[3]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 109
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[4]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 133
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[5]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 157
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[6]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 181
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[7]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 205
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[8]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 229
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[9]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 253
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[10]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 277
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[11]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 301
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[12]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 325
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[13]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 349
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[14]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 373
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[15]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 397
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[16]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 421
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[17]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 445
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[18]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 469
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[19]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 493
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[20]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 517
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[21]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 541
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[22]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 565
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[23]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 589
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[24]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 613
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[25]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 637
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[26]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 661
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[27]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 685
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[28]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 709
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[29]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 733
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[30]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 757
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[31]" File: C:/ECE550/rec_07_08/db/altsyncram_8vc1.tdf Line: 781
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:div|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]" File: C:/ECE550/rec_07_08/db/pll_altpll.v Line: 78
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod0" File: C:/ECE550/rec_07_08/vga_controller.v Line: 50
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div0" File: C:/ECE550/rec_07_08/vga_controller.v Line: 51
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod0" File: C:/ECE550/rec_07_08/vga_controller.v Line: 50
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod0" with the following parameter: File: C:/ECE550/rec_07_08/vga_controller.v Line: 50
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf
    Info (12023): Found entity 1: lpm_divide_lcm File: C:/ECE550/rec_07_08/db/lpm_divide_lcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/ECE550/rec_07_08/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: C:/ECE550/rec_07_08/db/alt_u_div_8af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/ECE550/rec_07_08/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/ECE550/rec_07_08/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div0" File: C:/ECE550/rec_07_08/vga_controller.v Line: 51
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div0" with the following parameter: File: C:/ECE550/rec_07_08/vga_controller.v Line: 51
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: C:/ECE550/rec_07_08/db/lpm_divide_ikm.tdf Line: 25
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/ECE550/rec_07_08/lcd.sv Line: 48
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug_data_in[0]" is stuck at VCC File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[1]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[2]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[3]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[4]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[5]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[6]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[7]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[8]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[9]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[10]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[11]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[12]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[13]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[14]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[15]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[16]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[17]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[18]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[19]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[20]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[21]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[22]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[23]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[24]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[25]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[26]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[27]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[28]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[29]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[30]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_data_in[31]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 39
    Warning (13410): Pin "debug_addr[0]" is stuck at VCC File: C:/ECE550/rec_07_08/skeleton.v Line: 40
    Warning (13410): Pin "debug_addr[1]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 40
    Warning (13410): Pin "debug_addr[2]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 40
    Warning (13410): Pin "debug_addr[3]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 40
    Warning (13410): Pin "debug_addr[4]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 40
    Warning (13410): Pin "debug_addr[5]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 40
    Warning (13410): Pin "debug_addr[6]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 40
    Warning (13410): Pin "debug_addr[7]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 40
    Warning (13410): Pin "debug_addr[8]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 40
    Warning (13410): Pin "debug_addr[9]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 40
    Warning (13410): Pin "debug_addr[10]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 40
    Warning (13410): Pin "debug_addr[11]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 40
    Warning (13410): Pin "leds[0]" is stuck at VCC File: C:/ECE550/rec_07_08/skeleton.v Line: 37
    Warning (13410): Pin "leds[1]" is stuck at VCC File: C:/ECE550/rec_07_08/skeleton.v Line: 37
    Warning (13410): Pin "leds[2]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 37
    Warning (13410): Pin "leds[3]" is stuck at VCC File: C:/ECE550/rec_07_08/skeleton.v Line: 37
    Warning (13410): Pin "leds[4]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 37
    Warning (13410): Pin "leds[5]" is stuck at VCC File: C:/ECE550/rec_07_08/skeleton.v Line: 37
    Warning (13410): Pin "leds[6]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 37
    Warning (13410): Pin "leds[7]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 37
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 36
    Warning (13410): Pin "lcd_on" is stuck at VCC File: C:/ECE550/rec_07_08/skeleton.v Line: 36
    Warning (13410): Pin "lcd_blon" is stuck at VCC File: C:/ECE550/rec_07_08/skeleton.v Line: 36
    Warning (13410): Pin "seg3[0]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg3[1]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg3[2]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg3[3]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg3[4]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg3[5]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg3[6]" is stuck at VCC File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg4[0]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg4[1]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg4[2]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg4[3]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg4[4]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg4[5]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg4[6]" is stuck at VCC File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg5[0]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg5[1]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg5[2]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg5[3]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg5[4]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg5[5]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg5[6]" is stuck at VCC File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg6[0]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg6[1]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg6[2]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg6[3]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg6[4]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg6[5]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg6[6]" is stuck at VCC File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg7[0]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg7[1]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg7[2]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg7[3]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg7[4]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg7[5]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg7[6]" is stuck at VCC File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg8[0]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg8[1]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg8[2]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg8[3]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg8[4]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg8[5]" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "seg8[6]" is stuck at VCC File: C:/ECE550/rec_07_08/skeleton.v Line: 38
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/ECE550/rec_07_08/skeleton.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Info (21057): Implemented 2021 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 150 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1534 logic cells
    Info (21064): Implemented 328 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 192 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Thu Nov 02 15:11:19 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:02


