# CPE 487 Lab Guide for SystemVerilog

This GitHub repository has all the necessary starter files for labs 1-6, translated from VHDL to SystemVerilog. If you are unfamiliar with the syntax, a great resource to get started can be found here: https://courses.cs.washington.edu/courses/cse369/24sp/verilog/Verilog_Tutorial.pdf
