Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 56ce9ea1919b4a1b85e599ed9f58544b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_S_ADDER_behav xil_defaultlib.test_S_ADDER xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.PIPO
Compiling module xil_defaultlib.S_ADDER_PIPO_0_0
Compiling module xil_defaultlib.FullAdder_bitslice
Compiling module xil_defaultlib.CLA(MAX_WIDTH=7)
Compiling module xil_defaultlib.SubAdder
Compiling module xil_defaultlib.S_ADDER_SubAdder_0_1
Compiling module xil_defaultlib.ssd_dec
Compiling module xil_defaultlib.S_ADDER_ssd_dec_0_0
Compiling module xil_defaultlib.ssd_mux
Compiling module xil_defaultlib.S_ADDER_ssd_mux_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.S_ADDER_xlslice_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.S_ADDER_xlslice_1_0
Compiling module xil_defaultlib.S_ADDER
Compiling architecture tb of entity xil_defaultlib.test_s_adder
Built simulation snapshot test_S_ADDER_behav
