

================================================================
== Vitis HLS Report for 'spi_master_Pipeline_VITIS_LOOP_30_2'
================================================================
* Date:           Mon Feb 17 22:47:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        spi_master
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.883 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      130|      130|  1.300 us|  1.300 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_2  |      128|      128|         3|          2|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../spi_master.cpp:30]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%received_data_1 = alloca i32 1" [../spi_master.cpp:16]   --->   Operation 7 'alloca' 'received_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %miso, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mosi, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sclk, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%send_data_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %send_data"   --->   Operation 11 'read' 'send_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%received_data_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %received_data"   --->   Operation 12 'read' 'received_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln16 = store i32 %received_data_read, i32 %received_data_1" [../spi_master.cpp:16]   --->   Operation 13 'store' 'store_ln16' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln30 = store i7 0, i7 %i" [../spi_master.cpp:30]   --->   Operation 14 'store' 'store_ln30' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [../spi_master.cpp:30]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.89ns)   --->   "%icmp_ln30 = icmp_eq  i7 %i_1, i7 64" [../spi_master.cpp:30]   --->   Operation 17 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.89ns)   --->   "%i_2 = add i7 %i_1, i7 1" [../spi_master.cpp:30]   --->   Operation 18 'add' 'i_2' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.body.split, void %for.end.exitStub" [../spi_master.cpp:30]   --->   Operation 19 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i7 %i_1" [../spi_master.cpp:30]   --->   Operation 20 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%xor_ln36 = xor i6 %trunc_ln30, i6 63" [../spi_master.cpp:36]   --->   Operation 21 'xor' 'xor_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i6 %xor_ln36" [../spi_master.cpp:36]   --->   Operation 22 'zext' 'zext_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.98ns)   --->   "%tobool = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %send_data_read, i32 %zext_ln36" [../spi_master.cpp:36]   --->   Operation 23 'bitselect' 'tobool' <Predicate = (!icmp_ln30)> <Delay = 0.98> <CoreInst = "BitSelector">   --->   Core 153 'BitSelector' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_vld.i1P0A, i1 %miso, i32 1" [../spi_master.cpp:43]   --->   Operation 24 'nbreadreq' 'tmp_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %tmp_2, void %for.inc, void %if.then15" [../spi_master.cpp:43]   --->   Operation 25 'br' 'br_ln43' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln30 = store i7 %i_2, i7 %i" [../spi_master.cpp:30]   --->   Operation 26 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.body" [../spi_master.cpp:30]   --->   Operation 27 'br' 'br_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%received_data_1_load = load i32 %received_data_1"   --->   Operation 40 'load' 'received_data_1_load' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %received_data_3_out, i32 %received_data_1_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.48>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 0" [../spi_master.cpp:34]   --->   Operation 28 'write' 'write_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %mosi, i1 %tobool" [../spi_master.cpp:36]   --->   Operation 29 'write' 'write_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%received_data_1_load_1 = load i32 %received_data_1" [../spi_master.cpp:44]   --->   Operation 30 'load' 'received_data_1_load_1' <Predicate = (!icmp_ln30 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%miso_read = read i1 @_ssdm_op_Read.ap_vld.volatile.p0i1, i1 %miso" [../spi_master.cpp:44]   --->   Operation 31 'read' 'miso_read' <Predicate = (!icmp_ln30 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %received_data_1_load_1" [../spi_master.cpp:44]   --->   Operation 32 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln30 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%received_data_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %trunc_ln44, i1 %miso_read" [../spi_master.cpp:44]   --->   Operation 33 'bitconcatenate' 'received_data_2' <Predicate = (!icmp_ln30 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln16 = store i32 %received_data_2, i32 %received_data_1" [../spi_master.cpp:16]   --->   Operation 34 'store' 'store_ln16' <Predicate = (!icmp_ln30 & tmp_2)> <Delay = 0.48>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc" [../spi_master.cpp:46]   --->   Operation 35 'br' 'br_ln46' <Predicate = (!icmp_ln30 & tmp_2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../spi_master.cpp:16]   --->   Operation 36 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../spi_master.cpp:16]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../spi_master.cpp:30]   --->   Operation 38 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_none.volatile.p0i1, i1 %sclk, i1 1" [../spi_master.cpp:41]   --->   Operation 39 'write' 'write_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.883ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln30', ../spi_master.cpp:30) of constant 0 on local variable 'i', ../spi_master.cpp:30 [15]  (0.489 ns)
	'load' operation 7 bit ('i', ../spi_master.cpp:30) on local variable 'i', ../spi_master.cpp:30 [18]  (0.000 ns)
	'xor' operation 6 bit ('xor_ln36', ../spi_master.cpp:36) [28]  (0.409 ns)
	blocking operation 0.985 ns on control path)

 <State 2>: 0.489ns
The critical path consists of the following:
	'load' operation 32 bit ('received_data_1_load_1', ../spi_master.cpp:44) on local variable 'received_data', ../spi_master.cpp:16 [36]  (0.000 ns)
	'store' operation 0 bit ('store_ln16', ../spi_master.cpp:16) of variable 'received_data', ../spi_master.cpp:44 on local variable 'received_data', ../spi_master.cpp:16 [40]  (0.489 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
