 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:10:51 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32hvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p7v125c.db)
    saed32rvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v125c.db)
    saed32lvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p7v125c.db)

Number of ports:                          199
Number of nets:                          1636
Number of cells:                         1477
Number of combinational cells:           1282
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                        150
Number of references:                      38

Combinational area:               2982.379822
Buf/Inv area:                      198.994753
Noncombinational area:            1289.018410
Macro/Black Box area:                0.000000
Net Interconnect area:            1069.839339

Total cell area:                  4271.398232
Total area:                       5341.237572
1
