
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: F:\MySoftware\MicroChip\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-R1EC6M9

Implementation : synthesis

# Written on Fri Jan 12 14:52:49 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "F:\MyTemporary\Github\PFSoC\ZDragonFly\designer\ZDragonFly\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                               Requested     Requested     Clock        Clock          Clock
Level     Clock                                                               Frequency     Period        Type         Group          Load 
-------------------------------------------------------------------------------------------------------------------------------------------
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     62   
                                                                                                                                           
0 -       ZDragonFly|iClk                                                     100.0 MHz     10.000        inferred     (multiple)     33   
                                                                                                                                           
0 -       PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock         100.0 MHz     10.000        inferred     (multiple)     26   
===========================================================================================================================================


Clock Load Summary
******************

                                                                    Clock     Source                                                  Clock Pin                                          Non-clock Pin     Non-clock Pin                                
Clock                                                               Load      Pin                                                     Seq Example                                        Seq Example       Comb Example                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     62        PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)            ZSwitch_Module_0.ZSwitch_Detector_3.SwDelay1.C     -                 PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)     
                                                                                                                                                                                                                                                        
ZDragonFly|iClk                                                     33        iClk(port)                                              ZLED_Indicator_1.oLed.C                            -                 I_1.A(CLKINT)                                
                                                                                                                                                                                                                                                        
PF_OSC_C0_PF_OSC_C0_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock         26        PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160.CLK(OSC_RC160MHZ)     PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0       -                 PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160_INT.I(BUFG)
========================================================================================================================================================================================================================================================
