library ieee;
use ieee.std_logic_1164.all;

entity multiplexor_d is
port	(a: in std_logic_vector(2 downto 0);
		 y: out std_logic_vector (7 downto 0)
		 );
end multiplexor_d;

architecture estructura of multiplexor_d is
begin

	with sel select
		y<=			   
		   "00000001"  		  when  "111",
			"00000010"			  when  "110",
			"00000100"			  when  "101",
			"00001000"		     when  "100",
			"00010000"			  when  "011",
			"00100000"		  	  when  "010",
			"01000000"			  when  "001",
			"10000000"			  when  "000",
			
		when others;
	

end estructura;
