m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Drivers/modeltech64_10.4/examples
T_opt
!s110 1680251296
V:@@goilA7n=Fm^3mE5Tih1
04 3 4 work RAM fast 0
=1-002b67983060-642699a0-212-5f40
o-quiet -auto_acc_if_foreign -work work
n@_opt
OL;O;10.4;61
R0
vALU
Z1 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 lAhz7?;Dnj`4@F?P=@7Hl2
Ib906WbXHXKMlBO_?EW3;R0
Z2 dD:/TLProject/Verilog/cpu/TL_RISCV_CPU/sim
w1682407612
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ALU.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ALU.v
L0 1
Z3 OL;L;10.4;61
!s108 1682407701.700000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ALU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ALU.v|
!i113 0
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@a@l@u
vALU_tb
Z5 !s110 1680251225
!i10b 1
!s100 :9VhEiNPUVLNSj9EOz6Ke0
I2JN2d@nS;3?dK:_VkQOB?0
R1
R2
w1680103094
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ALU_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ALU_tb.v
L0 2
R3
r1
!s85 0
31
!s108 1680251225.518000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ALU_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ALU_tb.v|
!i113 0
R4
n@a@l@u_tb
vComp
R1
r1
!s85 0
31
!i10b 1
!s100 Z2S8J<fXl>mo8n_J^]aXe2
IN[mT<NQ_FAfeEZnC>LQmW1
R2
w1682407606
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Comp.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Comp.v
L0 1
R3
!s108 1682407701.994000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Comp.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Comp.v|
!i113 0
R4
n@comp
vControl
R1
r1
!s85 0
31
!i10b 1
!s100 akILVDa_Fj3z_DPO=;Ok73
IDB0fj1j_zCED[QCR;m2aA3
R2
w1682407003
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Control.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Control.v
L0 1
R3
!s108 1682407701.760000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Control.v|
!i113 0
R4
n@control
vControl_tb
R5
!i10b 1
!s100 NRgn_DCjUbh27k[<I_Q1c0
IgM78`8B@AmK[R8C^JMOUI0
R1
R2
w1680104062
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Control _tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Control _tb.v
L0 2
R3
r1
!s85 0
31
!s108 1680251225.574000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Control _tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Control _tb.v|
!i113 0
R4
n@control_tb
vcpu_top
R1
r1
!s85 0
31
!i10b 1
!s100 O5`E1n?ihVb[AzVJfO`fW2
IfzTKQ;kUF;=g_1G[GD:4c0
R2
w1682407622
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/cpu_top.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/cpu_top.v
L0 1
R3
!s108 1682407701.819000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/cpu_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/cpu_top.v|
!i113 0
R4
vcpu_top_tb
R1
r1
!s85 0
31
!i10b 1
!s100 =mZajMX5@hZdPg7h10b=80
IoaRPa_;E[@em5WVBeI?Q82
R2
w1682321141
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/cpu_top_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/cpu_top_tb.v
L0 2
R3
!s108 1682407701.877000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/cpu_top_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/cpu_top_tb.v|
!i113 0
R4
vImmGen
R1
r1
!s85 0
31
!i10b 1
!s100 TO0I]eg3XgiND1a0L^HZ33
Id7heiQJOaLNh9ag8Of:gC1
R2
w1682407205
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ImmGen.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ImmGen.v
L0 1
R3
!s108 1682407701.404000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ImmGen.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ImmGen.v|
!i113 0
R4
n@imm@gen
vImmGen_tb
R5
!i10b 1
!s100 ^m;G?_hgncfecocn>B0dB3
Ih>:UfUM7Mj2ON>G5[`RnP0
R1
R2
w1680147444
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ImmGen_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ImmGen_tb.v
L0 2
R3
r1
!s85 0
31
!s108 1680251225.292000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ImmGen_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ImmGen_tb.v|
!i113 0
R4
n@imm@gen_tb
vMux2to1
R1
r1
!s85 0
31
!i10b 1
!s100 jj9<VHHG_M<>FS[3?Xg>_0
I^_J9z5AkDK1acf@<N_bn;2
R2
w1682407631
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux2to1.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux2to1.v
L0 1
R3
!s108 1682407702.113000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux2to1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux2to1.v|
!i113 0
R4
n@Mux2to1
vMux3to1
R1
r1
!s85 0
31
!i10b 1
!s100 `=o55UYXlU]hzKPH;ZlLB0
IdVh5=RE[I^ihNW=eU37P]0
R2
w1682407637
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux3to1.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux3to1.v
L0 1
R3
!s108 1682407702.055000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux3to1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux3to1.v|
!i113 0
R4
n@mux3to1
vPC
R1
r1
!s85 0
31
!i10b 1
!s100 bi_NkJ1mU^fHbhHJE44U70
I?3bNKVPPC75hha^j6K[he3
R2
w1682407692
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/PC.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/PC.v
L0 1
R3
!s108 1682407701.462000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/PC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/PC.v|
!i113 0
R4
n@p@c
vPC_tb
R5
!i10b 1
!s100 gV4mC]HEf4n7kJDY`i`F50
IHg5;E:40o<b_900`@VQld1
R1
R2
w1680105479
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/PC _tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/PC _tb.v
L0 2
R3
r1
!s85 0
31
!s108 1680251225.349000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/PC _tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/PC _tb.v|
!i113 0
R4
n@p@c_tb
vRam
!s110 1682245236
!i10b 1
!s100 l24TJn@Rj6[6=IbBGdEK;3
IDKenX3abPbcQYLelU6FO40
R1
R2
w1680970340
Z6 8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/RAM.v
Z7 FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/RAM.v
L0 1
R3
r1
!s85 0
31
!s108 1682245236.183000
Z8 !s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/RAM.v|
Z9 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/RAM.v|
!i113 0
R4
n@ram
vRAM
R1
r1
!s85 0
31
!i10b 1
!s100 6E=_8lS9UCLYHVQ0UE[5m0
I=^]eISS_h;fi9m0c]::eM3
R2
w1682407648
R6
R7
L0 1
R3
!s108 1682407701.521000
R8
R9
!i113 0
R4
n@r@a@m
vRAM_tb
!s110 1682407701
!i10b 1
!s100 k3jJXYEZHzgZ_X7lOW>7A3
I7CP5oT?N0AY9Db0zS390A3
R1
R2
w1682254229
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/RAM_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/RAM_tb.v
L0 2
R3
r1
!s85 0
31
!s108 1682407701.936000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/RAM_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/RAM_tb.v|
!i113 0
R4
n@r@a@m_tb
vRegs
R1
r1
!s85 0
31
!i10b 1
!s100 mYUKLn64RzdBe6k1Uz`SX2
IT8dDj<P5I:l6hm9b?6=hD0
R2
w1682407656
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Regs.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Regs.v
L0 1
R3
!s108 1682407701.583000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Regs.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Regs.v|
!i113 0
R4
n@regs
vRegs_tb
R5
!i10b 1
!s100 M;=0?zFAgWEl7Pcikf1PF0
I<4Ah62zGLkQIMTco0l_=V1
R1
R2
w1680102520
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Regs_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Regs_tb.v
L0 2
R3
r1
!s85 0
31
!s108 1680251225.405000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Regs_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Regs_tb.v|
!i113 0
R4
n@regs_tb
vRom
R1
r1
!s85 0
31
!i10b 1
!s100 oiec@5YNjVaiBEG[fNMQE3
IQZ`lZT_H;0ULb74=YP;F30
R2
w1682407696
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ROM.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ROM.v
L0 1
R3
!s108 1682407701.641000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ROM.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ROM.v|
!i113 0
R4
n@rom
vRom_tb
R5
!i10b 1
!s100 b5IjJ1b?BM]cigaOB`Q0F2
IMzV4knSfNCFnRKaRbdZ6H1
R1
R2
w1680140379
8D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ROM_tb.v
FD:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ROM_tb.v
L0 1
R3
r1
!s85 0
31
!s108 1680251225.461000
!s107 D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ROM_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ROM_tb.v|
!i113 0
R4
n@rom_tb
