early_dma_memcpy_done	,	F_42
atomic_set	,	F_4
shift	,	V_79
bfin_write_MDMA_S_X_MODIFY	,	F_66
bfin_read_MDMA_D_IRQ_STATUS	,	F_55
inode	,	V_22
src_ch	,	V_56
bfin_read_MDMA_S_CONFIG	,	F_54
len	,	V_91
dma_size	,	V_92
defined	,	F_5
CH_UART2_RX	,	V_27
KERN_WARNING	,	V_32
device_id	,	V_21
request_irq	,	F_25
"BFIN_UART"	,	L_5
DEFINE_SPINLOCK	,	F_52
dst_ch	,	V_55
dmod	,	V_71
"freedma() : BEGIN\n"	,	L_11
size	,	V_51
channel2irq	,	F_24
DMA_MMR_SIZE_32	,	F_72
bfin_addr_dcacheable	,	F_74
bfin_write_MDMA_D_START_ADDR	,	F_60
free_irq	,	F_30
bfin_write_MDMA_D_X_COUNT	,	F_61
_dma_out	,	F_80
chan_status	,	V_6
_dma_memcpy	,	F_71
seq_printf	,	F_11
bfin_write_MDMA_D_IRQ_STATUS	,	F_63
EBUSY	,	V_38
bfin_write_MDMA_S0_CONFIG	,	F_35
WNR	,	V_68
bfin_write_MDMA_D0_IRQ_STATUS	,	F_47
__builtin_bfin_ssync	,	F_40
"request_dma(%u): no device_id given\n"	,	L_7
atomic_read	,	F_23
DMAEN	,	V_45
cfg	,	V_43
seq_file	,	V_18
saddr	,	V_72
ycnt	,	V_80
i	,	V_1
irq	,	V_39
VERIFY_READ	,	V_88
regs	,	V_7
bfin_write32	,	F_41
m	,	V_19
buf	,	V_90
v	,	V_20
bfin_read_MDMA_S1_CONFIG	,	F_45
DEB3_URGENT	,	V_17
bfin_write_MDMA_D_Y_MODIFY	,	F_58
bfin_write_MDMA_D1_IRQ_STATUS	,	F_48
proc_dma_init	,	F_14
irq_status	,	V_61
"DMA Channel %d failed to suspend\n"	,	L_13
DEB1_URGENT	,	V_15
set_dma_callback	,	F_21
ret	,	V_42
DI_EN_X	,	V_69
bfin_write_MDMA_S_IRQ_STATUS	,	F_67
DI_EN_Y	,	V_81
_dma_in	,	F_81
WDSIZE_32	,	V_67
saved_peripheral_map	,	V_48
bfin_write_MDMA_S_Y_COUNT	,	F_57
bfin_write_MDMA_S_CONFIG	,	F_68
spin_unlock_irqrestore	,	F_70
set_dma_peripheral_map	,	F_16
bfin_write_MDMA_S_START_ADDR	,	F_64
per_map	,	V_26
bfin_read_MDMA_S0_CONFIG	,	F_43
BUG_ON	,	F_22
printk	,	F_2
DMA2D	,	V_78
safe_dma_memcpy	,	F_78
bfin_read_MDMA_D0_IRQ_STATUS	,	F_44
dma_register	,	V_54
blackfin_dma_early_init	,	F_33
early_dma_memcpy	,	F_37
"Request IMDMA failed due to ANOMALY 05000182\n"	,	L_8
get_cclk	,	F_19
"DMA CHANNEL IN USE\n"	,	L_9
CONFIG_BF60x	,	V_10
WDSIZE_16	,	V_83
MAX_DMA_CHANNELS	,	V_4
free_dma	,	F_28
WDSIZE_8	,	V_84
proc_dma_show	,	F_9
CH_MEM_STREAM0_DEST	,	V_12
pr_debug	,	F_18
bfin_write_MDMA_S_Y_MODIFY	,	F_59
mod	,	V_82
channel	,	V_25
conf	,	V_75
clear_dma_buffer	,	F_26
DMA_ERR	,	V_66
CONFIG_DEB_DMA_URGENT	,	V_14
single_open	,	F_13
x_count	,	V_64
x_modify	,	V_65
dma_channel_active	,	F_10
ANOMALY_05000480	,	V_3
CH_MEM_STREAM3_SRC	,	V_9
dma_memcpy_nocache	,	F_77
early_shadow_stamp	,	F_34
atomic_cmpxchg	,	F_20
bulk	,	V_85
psrc	,	V_50
"dma"	,	L_4
proc_dma_operations	,	V_24
flags	,	V_77
MDMA_D1_NEXT_DESC_PTR	,	V_58
bfin_write_EBIU_DDRQUE	,	F_7
file	,	V_23
bfin_write_MDMA_S_X_COUNT	,	F_65
bfin_write_MDMA_S1_CONFIG	,	F_36
u16	,	T_7
proc_create	,	F_15
pdst	,	V_49
MDMA_D0_NEXT_DESC_PTR	,	V_60
bfin_write_DMAC_TC_PER	,	F_3
cnt	,	V_74
EFAULT	,	V_37
bfin_write_MDMA_D0_CONFIG	,	F_49
mdma_lock	,	V_76
"freedma() : END\n"	,	L_12
"%2d: %s\n"	,	L_3
bfin_read_EBIU_DDRQUE	,	F_8
CH_IMEM_STREAM0_DEST	,	V_35
irq_handler_t	,	T_2
__init	,	T_1
access_ok	,	F_79
blackfin_dcache_invalidate_range	,	F_76
VERIFY_WRITE	,	V_87
bfin_write_MDMA_D_X_MODIFY	,	F_62
DEB2_URGENT	,	V_16
data	,	V_41
dma_memcpy	,	F_73
peripheral_map	,	V_31
size_t	,	T_3
disable_dma	,	F_29
"request_dma() : BEGIN\n"	,	L_6
u32	,	T_4
DMA_MMR_SIZE_TYPE	,	T_6
smod	,	V_73
CH_IMEM_STREAM1_DEST	,	V_36
start_addr	,	V_63
__dma_memcpy	,	F_51
blackfin_dma_init	,	F_1
"request_dma() : END\n"	,	L_10
dma_io_base_addr	,	V_8
"Blackfin DMA Controller\n"	,	L_1
MAX_DMA_SUSPEND_CHANNELS	,	V_47
bfin_write_MDMA_D1_CONFIG	,	F_50
proc_dma_open	,	F_12
CONFIG_BF54x	,	F_17
"Blackfin dma_memcpy"	,	L_2
blackfin_dma_resume	,	F_32
spin_lock_irqsave	,	F_53
CONFIG_BF561	,	V_33
bfin_write_MDMA_D_Y_COUNT	,	F_56
CH_UART3_TX	,	V_30
KERN_INFO	,	V_2
dst	,	V_52
DMA_MMR_READ	,	F_38
MDMA_S1_NEXT_DESC_PTR	,	V_59
SSYNC	,	F_27
request_dma	,	F_6
RESTART	,	V_44
s16	,	T_5
CH_UART2_TX	,	V_28
DMA_DONE	,	V_62
addr	,	V_89
blackfin_dcache_flush_range	,	F_75
dma_ch	,	V_5
DMA_MMR_WRITE	,	F_39
rest	,	V_86
src	,	V_53
CH_MEM_STREAM0_SRC	,	V_13
MDMA_S0_NEXT_DESC_PTR	,	V_57
ANOMALY_05000182	,	V_34
bfin_write_MDMA_D_CONFIG	,	F_69
blackfin_dma_suspend	,	F_31
KERN_ERR	,	V_46
CH_MEM_STREAM3_DEST	,	V_11
callback	,	V_40
daddr	,	V_70
CH_UART3_RX	,	V_29
bfin_read_MDMA_D1_IRQ_STATUS	,	F_46
