#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd6fd80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd6ff10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xd612d0 .functor NOT 1, L_0xdcdcd0, C4<0>, C4<0>, C4<0>;
L_0xdcdab0 .functor XOR 2, L_0xdcd970, L_0xdcda10, C4<00>, C4<00>;
L_0xdcdbc0 .functor XOR 2, L_0xdcdab0, L_0xdcdb20, C4<00>, C4<00>;
v0xdc51b0_0 .net *"_ivl_10", 1 0, L_0xdcdb20;  1 drivers
v0xdc52b0_0 .net *"_ivl_12", 1 0, L_0xdcdbc0;  1 drivers
v0xdc5390_0 .net *"_ivl_2", 1 0, L_0xdc84d0;  1 drivers
v0xdc5450_0 .net *"_ivl_4", 1 0, L_0xdcd970;  1 drivers
v0xdc5530_0 .net *"_ivl_6", 1 0, L_0xdcda10;  1 drivers
v0xdc5660_0 .net *"_ivl_8", 1 0, L_0xdcdab0;  1 drivers
v0xdc5740_0 .net "a", 0 0, v0xdbfbd0_0;  1 drivers
v0xdc57e0_0 .net "b", 0 0, v0xdbfc70_0;  1 drivers
v0xdc5880_0 .net "c", 0 0, v0xdbfd10_0;  1 drivers
v0xdc5920_0 .var "clk", 0 0;
v0xdc59c0_0 .net "d", 0 0, v0xdbfe50_0;  1 drivers
v0xdc5a60_0 .net "out_pos_dut", 0 0, L_0xdcd810;  1 drivers
v0xdc5b00_0 .net "out_pos_ref", 0 0, L_0xdc7030;  1 drivers
v0xdc5ba0_0 .net "out_sop_dut", 0 0, L_0xdc9a80;  1 drivers
v0xdc5c40_0 .net "out_sop_ref", 0 0, L_0xd9a380;  1 drivers
v0xdc5ce0_0 .var/2u "stats1", 223 0;
v0xdc5d80_0 .var/2u "strobe", 0 0;
v0xdc5e20_0 .net "tb_match", 0 0, L_0xdcdcd0;  1 drivers
v0xdc5ef0_0 .net "tb_mismatch", 0 0, L_0xd612d0;  1 drivers
v0xdc5f90_0 .net "wavedrom_enable", 0 0, v0xdc0120_0;  1 drivers
v0xdc6060_0 .net "wavedrom_title", 511 0, v0xdc01c0_0;  1 drivers
L_0xdc84d0 .concat [ 1 1 0 0], L_0xdc7030, L_0xd9a380;
L_0xdcd970 .concat [ 1 1 0 0], L_0xdc7030, L_0xd9a380;
L_0xdcda10 .concat [ 1 1 0 0], L_0xdcd810, L_0xdc9a80;
L_0xdcdb20 .concat [ 1 1 0 0], L_0xdc7030, L_0xd9a380;
L_0xdcdcd0 .cmp/eeq 2, L_0xdc84d0, L_0xdcdbc0;
S_0xd700a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xd6ff10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd616b0 .functor AND 1, v0xdbfd10_0, v0xdbfe50_0, C4<1>, C4<1>;
L_0xd61a90 .functor NOT 1, v0xdbfbd0_0, C4<0>, C4<0>, C4<0>;
L_0xd61e70 .functor NOT 1, v0xdbfc70_0, C4<0>, C4<0>, C4<0>;
L_0xd620f0 .functor AND 1, L_0xd61a90, L_0xd61e70, C4<1>, C4<1>;
L_0xd7aa20 .functor AND 1, L_0xd620f0, v0xdbfd10_0, C4<1>, C4<1>;
L_0xd9a380 .functor OR 1, L_0xd616b0, L_0xd7aa20, C4<0>, C4<0>;
L_0xdc64b0 .functor NOT 1, v0xdbfc70_0, C4<0>, C4<0>, C4<0>;
L_0xdc6520 .functor OR 1, L_0xdc64b0, v0xdbfe50_0, C4<0>, C4<0>;
L_0xdc6630 .functor AND 1, v0xdbfd10_0, L_0xdc6520, C4<1>, C4<1>;
L_0xdc66f0 .functor NOT 1, v0xdbfbd0_0, C4<0>, C4<0>, C4<0>;
L_0xdc67c0 .functor OR 1, L_0xdc66f0, v0xdbfc70_0, C4<0>, C4<0>;
L_0xdc6830 .functor AND 1, L_0xdc6630, L_0xdc67c0, C4<1>, C4<1>;
L_0xdc69b0 .functor NOT 1, v0xdbfc70_0, C4<0>, C4<0>, C4<0>;
L_0xdc6a20 .functor OR 1, L_0xdc69b0, v0xdbfe50_0, C4<0>, C4<0>;
L_0xdc6940 .functor AND 1, v0xdbfd10_0, L_0xdc6a20, C4<1>, C4<1>;
L_0xdc6bb0 .functor NOT 1, v0xdbfbd0_0, C4<0>, C4<0>, C4<0>;
L_0xdc6cb0 .functor OR 1, L_0xdc6bb0, v0xdbfe50_0, C4<0>, C4<0>;
L_0xdc6d70 .functor AND 1, L_0xdc6940, L_0xdc6cb0, C4<1>, C4<1>;
L_0xdc6f20 .functor XNOR 1, L_0xdc6830, L_0xdc6d70, C4<0>, C4<0>;
v0xd60c00_0 .net *"_ivl_0", 0 0, L_0xd616b0;  1 drivers
v0xd61000_0 .net *"_ivl_12", 0 0, L_0xdc64b0;  1 drivers
v0xd613e0_0 .net *"_ivl_14", 0 0, L_0xdc6520;  1 drivers
v0xd617c0_0 .net *"_ivl_16", 0 0, L_0xdc6630;  1 drivers
v0xd61ba0_0 .net *"_ivl_18", 0 0, L_0xdc66f0;  1 drivers
v0xd61f80_0 .net *"_ivl_2", 0 0, L_0xd61a90;  1 drivers
v0xd62200_0 .net *"_ivl_20", 0 0, L_0xdc67c0;  1 drivers
v0xdbe140_0 .net *"_ivl_24", 0 0, L_0xdc69b0;  1 drivers
v0xdbe220_0 .net *"_ivl_26", 0 0, L_0xdc6a20;  1 drivers
v0xdbe300_0 .net *"_ivl_28", 0 0, L_0xdc6940;  1 drivers
v0xdbe3e0_0 .net *"_ivl_30", 0 0, L_0xdc6bb0;  1 drivers
v0xdbe4c0_0 .net *"_ivl_32", 0 0, L_0xdc6cb0;  1 drivers
v0xdbe5a0_0 .net *"_ivl_36", 0 0, L_0xdc6f20;  1 drivers
L_0x7f1acb004018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xdbe660_0 .net *"_ivl_38", 0 0, L_0x7f1acb004018;  1 drivers
v0xdbe740_0 .net *"_ivl_4", 0 0, L_0xd61e70;  1 drivers
v0xdbe820_0 .net *"_ivl_6", 0 0, L_0xd620f0;  1 drivers
v0xdbe900_0 .net *"_ivl_8", 0 0, L_0xd7aa20;  1 drivers
v0xdbe9e0_0 .net "a", 0 0, v0xdbfbd0_0;  alias, 1 drivers
v0xdbeaa0_0 .net "b", 0 0, v0xdbfc70_0;  alias, 1 drivers
v0xdbeb60_0 .net "c", 0 0, v0xdbfd10_0;  alias, 1 drivers
v0xdbec20_0 .net "d", 0 0, v0xdbfe50_0;  alias, 1 drivers
v0xdbece0_0 .net "out_pos", 0 0, L_0xdc7030;  alias, 1 drivers
v0xdbeda0_0 .net "out_sop", 0 0, L_0xd9a380;  alias, 1 drivers
v0xdbee60_0 .net "pos0", 0 0, L_0xdc6830;  1 drivers
v0xdbef20_0 .net "pos1", 0 0, L_0xdc6d70;  1 drivers
L_0xdc7030 .functor MUXZ 1, L_0x7f1acb004018, L_0xdc6830, L_0xdc6f20, C4<>;
S_0xdbf0a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xd6ff10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xdbfbd0_0 .var "a", 0 0;
v0xdbfc70_0 .var "b", 0 0;
v0xdbfd10_0 .var "c", 0 0;
v0xdbfdb0_0 .net "clk", 0 0, v0xdc5920_0;  1 drivers
v0xdbfe50_0 .var "d", 0 0;
v0xdbff40_0 .var/2u "fail", 0 0;
v0xdbffe0_0 .var/2u "fail1", 0 0;
v0xdc0080_0 .net "tb_match", 0 0, L_0xdcdcd0;  alias, 1 drivers
v0xdc0120_0 .var "wavedrom_enable", 0 0;
v0xdc01c0_0 .var "wavedrom_title", 511 0;
E_0xd6e6f0/0 .event negedge, v0xdbfdb0_0;
E_0xd6e6f0/1 .event posedge, v0xdbfdb0_0;
E_0xd6e6f0 .event/or E_0xd6e6f0/0, E_0xd6e6f0/1;
S_0xdbf3d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xdbf0a0;
 .timescale -12 -12;
v0xdbf610_0 .var/2s "i", 31 0;
E_0xd6e590 .event posedge, v0xdbfdb0_0;
S_0xdbf710 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xdbf0a0;
 .timescale -12 -12;
v0xdbf910_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xdbf9f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xdbf0a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xdc03a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xd6ff10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xdc71e0 .functor NOT 1, v0xdbfc70_0, C4<0>, C4<0>, C4<0>;
L_0xdc7380 .functor AND 1, v0xdbfbd0_0, L_0xdc71e0, C4<1>, C4<1>;
L_0xdc7460 .functor NOT 1, v0xdbfd10_0, C4<0>, C4<0>, C4<0>;
L_0xdc75e0 .functor AND 1, L_0xdc7380, L_0xdc7460, C4<1>, C4<1>;
L_0xdc7720 .functor NOT 1, v0xdbfe50_0, C4<0>, C4<0>, C4<0>;
L_0xdc78a0 .functor AND 1, L_0xdc75e0, L_0xdc7720, C4<1>, C4<1>;
L_0xdc79f0 .functor NOT 1, v0xdbfbd0_0, C4<0>, C4<0>, C4<0>;
L_0xdc7b70 .functor AND 1, L_0xdc79f0, v0xdbfc70_0, C4<1>, C4<1>;
L_0xdc7c80 .functor NOT 1, v0xdbfd10_0, C4<0>, C4<0>, C4<0>;
L_0xdc7cf0 .functor AND 1, L_0xdc7b70, L_0xdc7c80, C4<1>, C4<1>;
L_0xdc7e60 .functor NOT 1, v0xdbfe50_0, C4<0>, C4<0>, C4<0>;
L_0xdc7ed0 .functor AND 1, L_0xdc7cf0, L_0xdc7e60, C4<1>, C4<1>;
L_0xdc8000 .functor OR 1, L_0xdc78a0, L_0xdc7ed0, C4<0>, C4<0>;
L_0xdc8110 .functor NOT 1, v0xdbfbd0_0, C4<0>, C4<0>, C4<0>;
L_0xdc7f90 .functor NOT 1, v0xdbfc70_0, C4<0>, C4<0>, C4<0>;
L_0xdc8200 .functor AND 1, L_0xdc8110, L_0xdc7f90, C4<1>, C4<1>;
L_0xdc83a0 .functor AND 1, L_0xdc8200, v0xdbfd10_0, C4<1>, C4<1>;
L_0xdc8460 .functor NOT 1, v0xdbfe50_0, C4<0>, C4<0>, C4<0>;
L_0xdc8570 .functor AND 1, L_0xdc83a0, L_0xdc8460, C4<1>, C4<1>;
L_0xdc8680 .functor OR 1, L_0xdc8000, L_0xdc8570, C4<0>, C4<0>;
L_0xdc8840 .functor NOT 1, v0xdbfbd0_0, C4<0>, C4<0>, C4<0>;
L_0xdc88b0 .functor NOT 1, v0xdbfc70_0, C4<0>, C4<0>, C4<0>;
L_0xdc89e0 .functor AND 1, L_0xdc8840, L_0xdc88b0, C4<1>, C4<1>;
L_0xdc8af0 .functor NOT 1, v0xdbfd10_0, C4<0>, C4<0>, C4<0>;
L_0xdc8c30 .functor AND 1, L_0xdc89e0, L_0xdc8af0, C4<1>, C4<1>;
L_0xdc8d40 .functor AND 1, L_0xdc8c30, v0xdbfe50_0, C4<1>, C4<1>;
L_0xdc8ee0 .functor OR 1, L_0xdc8680, L_0xdc8d40, C4<0>, C4<0>;
L_0xdc8ff0 .functor NOT 1, v0xdbfbd0_0, C4<0>, C4<0>, C4<0>;
L_0xdc9150 .functor NOT 1, v0xdbfc70_0, C4<0>, C4<0>, C4<0>;
L_0xdc91c0 .functor AND 1, L_0xdc8ff0, L_0xdc9150, C4<1>, C4<1>;
L_0xdc93d0 .functor NOT 1, v0xdbfd10_0, C4<0>, C4<0>, C4<0>;
L_0xdc9440 .functor AND 1, L_0xdc91c0, L_0xdc93d0, C4<1>, C4<1>;
L_0xdc9660 .functor NOT 1, v0xdbfe50_0, C4<0>, C4<0>, C4<0>;
L_0xdc96d0 .functor AND 1, L_0xdc9440, L_0xdc9660, C4<1>, C4<1>;
L_0xdc9900 .functor OR 1, L_0xdc8ee0, L_0xdc96d0, C4<0>, C4<0>;
L_0xdc9a10 .functor AND 1, v0xdbfbd0_0, v0xdbfc70_0, C4<1>, C4<1>;
L_0xdc9bb0 .functor AND 1, L_0xdc9a10, v0xdbfd10_0, C4<1>, C4<1>;
L_0xdc9c70 .functor AND 1, L_0xdc9bb0, v0xdbfe50_0, C4<1>, C4<1>;
L_0xdc9a80 .functor OR 1, L_0xdc9900, L_0xdc9c70, C4<0>, C4<0>;
L_0xdc9ec0 .functor NOT 1, v0xdbfbd0_0, C4<0>, C4<0>, C4<0>;
L_0xdca080 .functor NOT 1, v0xdbfc70_0, C4<0>, C4<0>, C4<0>;
L_0xdca0f0 .functor OR 1, L_0xdc9ec0, L_0xdca080, C4<0>, C4<0>;
L_0xdca360 .functor NOT 1, v0xdbfd10_0, C4<0>, C4<0>, C4<0>;
L_0xdca3d0 .functor OR 1, L_0xdca0f0, L_0xdca360, C4<0>, C4<0>;
L_0xdca650 .functor NOT 1, v0xdbfe50_0, C4<0>, C4<0>, C4<0>;
L_0xdca6c0 .functor OR 1, L_0xdca3d0, L_0xdca650, C4<0>, C4<0>;
L_0xdca950 .functor NOT 1, v0xdbfbd0_0, C4<0>, C4<0>, C4<0>;
L_0xdca9c0 .functor NOT 1, v0xdbfc70_0, C4<0>, C4<0>, C4<0>;
L_0xdcabc0 .functor OR 1, L_0xdca950, L_0xdca9c0, C4<0>, C4<0>;
L_0xdcacd0 .functor NOT 1, v0xdbfd10_0, C4<0>, C4<0>, C4<0>;
L_0xdcaee0 .functor OR 1, L_0xdcabc0, L_0xdcacd0, C4<0>, C4<0>;
L_0xdcaff0 .functor OR 1, L_0xdcaee0, v0xdbfe50_0, C4<0>, C4<0>;
L_0xdcb260 .functor AND 1, L_0xdca6c0, L_0xdcaff0, C4<1>, C4<1>;
L_0xdcb370 .functor NOT 1, v0xdbfbd0_0, C4<0>, C4<0>, C4<0>;
L_0xdcb5a0 .functor NOT 1, v0xdbfc70_0, C4<0>, C4<0>, C4<0>;
L_0xdcb610 .functor OR 1, L_0xdcb370, L_0xdcb5a0, C4<0>, C4<0>;
L_0xdcb8f0 .functor OR 1, L_0xdcb610, v0xdbfd10_0, C4<0>, C4<0>;
L_0xdcbbc0 .functor NOT 1, v0xdbfe50_0, C4<0>, C4<0>, C4<0>;
L_0xdcc020 .functor OR 1, L_0xdcb8f0, L_0xdcbbc0, C4<0>, C4<0>;
L_0xdcc130 .functor AND 1, L_0xdcb260, L_0xdcc020, C4<1>, C4<1>;
L_0xdcc430 .functor NOT 1, v0xdbfc70_0, C4<0>, C4<0>, C4<0>;
L_0xdcc4a0 .functor OR 1, v0xdbfbd0_0, L_0xdcc430, C4<0>, C4<0>;
L_0xdcc970 .functor OR 1, L_0xdcc4a0, v0xdbfd10_0, C4<0>, C4<0>;
L_0xdcca30 .functor OR 1, L_0xdcc970, v0xdbfe50_0, C4<0>, C4<0>;
L_0xdccd00 .functor AND 1, L_0xdcc130, L_0xdcca30, C4<1>, C4<1>;
L_0xdcce10 .functor NOT 1, v0xdbfbd0_0, C4<0>, C4<0>, C4<0>;
L_0xdcd0a0 .functor OR 1, L_0xdcce10, v0xdbfc70_0, C4<0>, C4<0>;
L_0xdcd160 .functor NOT 1, v0xdbfd10_0, C4<0>, C4<0>, C4<0>;
L_0xdcd400 .functor OR 1, L_0xdcd0a0, L_0xdcd160, C4<0>, C4<0>;
L_0xdcd510 .functor OR 1, L_0xdcd400, v0xdbfe50_0, C4<0>, C4<0>;
L_0xdcd810 .functor AND 1, L_0xdccd00, L_0xdcd510, C4<1>, C4<1>;
v0xdc0560_0 .net *"_ivl_0", 0 0, L_0xdc71e0;  1 drivers
v0xdc0640_0 .net *"_ivl_10", 0 0, L_0xdc78a0;  1 drivers
v0xdc0720_0 .net *"_ivl_100", 0 0, L_0xdcaee0;  1 drivers
v0xdc0810_0 .net *"_ivl_102", 0 0, L_0xdcaff0;  1 drivers
v0xdc08f0_0 .net *"_ivl_104", 0 0, L_0xdcb260;  1 drivers
v0xdc0a20_0 .net *"_ivl_106", 0 0, L_0xdcb370;  1 drivers
v0xdc0b00_0 .net *"_ivl_108", 0 0, L_0xdcb5a0;  1 drivers
v0xdc0be0_0 .net *"_ivl_110", 0 0, L_0xdcb610;  1 drivers
v0xdc0cc0_0 .net *"_ivl_112", 0 0, L_0xdcb8f0;  1 drivers
v0xdc0e30_0 .net *"_ivl_114", 0 0, L_0xdcbbc0;  1 drivers
v0xdc0f10_0 .net *"_ivl_116", 0 0, L_0xdcc020;  1 drivers
v0xdc0ff0_0 .net *"_ivl_118", 0 0, L_0xdcc130;  1 drivers
v0xdc10d0_0 .net *"_ivl_12", 0 0, L_0xdc79f0;  1 drivers
v0xdc11b0_0 .net *"_ivl_120", 0 0, L_0xdcc430;  1 drivers
v0xdc1290_0 .net *"_ivl_122", 0 0, L_0xdcc4a0;  1 drivers
v0xdc1370_0 .net *"_ivl_124", 0 0, L_0xdcc970;  1 drivers
v0xdc1450_0 .net *"_ivl_126", 0 0, L_0xdcca30;  1 drivers
v0xdc1640_0 .net *"_ivl_128", 0 0, L_0xdccd00;  1 drivers
v0xdc1720_0 .net *"_ivl_130", 0 0, L_0xdcce10;  1 drivers
v0xdc1800_0 .net *"_ivl_132", 0 0, L_0xdcd0a0;  1 drivers
v0xdc18e0_0 .net *"_ivl_134", 0 0, L_0xdcd160;  1 drivers
v0xdc19c0_0 .net *"_ivl_136", 0 0, L_0xdcd400;  1 drivers
v0xdc1aa0_0 .net *"_ivl_138", 0 0, L_0xdcd510;  1 drivers
v0xdc1b80_0 .net *"_ivl_14", 0 0, L_0xdc7b70;  1 drivers
v0xdc1c60_0 .net *"_ivl_16", 0 0, L_0xdc7c80;  1 drivers
v0xdc1d40_0 .net *"_ivl_18", 0 0, L_0xdc7cf0;  1 drivers
v0xdc1e20_0 .net *"_ivl_2", 0 0, L_0xdc7380;  1 drivers
v0xdc1f00_0 .net *"_ivl_20", 0 0, L_0xdc7e60;  1 drivers
v0xdc1fe0_0 .net *"_ivl_22", 0 0, L_0xdc7ed0;  1 drivers
v0xdc20c0_0 .net *"_ivl_24", 0 0, L_0xdc8000;  1 drivers
v0xdc21a0_0 .net *"_ivl_26", 0 0, L_0xdc8110;  1 drivers
v0xdc2280_0 .net *"_ivl_28", 0 0, L_0xdc7f90;  1 drivers
v0xdc2360_0 .net *"_ivl_30", 0 0, L_0xdc8200;  1 drivers
v0xdc2650_0 .net *"_ivl_32", 0 0, L_0xdc83a0;  1 drivers
v0xdc2730_0 .net *"_ivl_34", 0 0, L_0xdc8460;  1 drivers
v0xdc2810_0 .net *"_ivl_36", 0 0, L_0xdc8570;  1 drivers
v0xdc28f0_0 .net *"_ivl_38", 0 0, L_0xdc8680;  1 drivers
v0xdc29d0_0 .net *"_ivl_4", 0 0, L_0xdc7460;  1 drivers
v0xdc2ab0_0 .net *"_ivl_40", 0 0, L_0xdc8840;  1 drivers
v0xdc2b90_0 .net *"_ivl_42", 0 0, L_0xdc88b0;  1 drivers
v0xdc2c70_0 .net *"_ivl_44", 0 0, L_0xdc89e0;  1 drivers
v0xdc2d50_0 .net *"_ivl_46", 0 0, L_0xdc8af0;  1 drivers
v0xdc2e30_0 .net *"_ivl_48", 0 0, L_0xdc8c30;  1 drivers
v0xdc2f10_0 .net *"_ivl_50", 0 0, L_0xdc8d40;  1 drivers
v0xdc2ff0_0 .net *"_ivl_52", 0 0, L_0xdc8ee0;  1 drivers
v0xdc30d0_0 .net *"_ivl_54", 0 0, L_0xdc8ff0;  1 drivers
v0xdc31b0_0 .net *"_ivl_56", 0 0, L_0xdc9150;  1 drivers
v0xdc3290_0 .net *"_ivl_58", 0 0, L_0xdc91c0;  1 drivers
v0xdc3370_0 .net *"_ivl_6", 0 0, L_0xdc75e0;  1 drivers
v0xdc3450_0 .net *"_ivl_60", 0 0, L_0xdc93d0;  1 drivers
v0xdc3530_0 .net *"_ivl_62", 0 0, L_0xdc9440;  1 drivers
v0xdc3610_0 .net *"_ivl_64", 0 0, L_0xdc9660;  1 drivers
v0xdc36f0_0 .net *"_ivl_66", 0 0, L_0xdc96d0;  1 drivers
v0xdc37d0_0 .net *"_ivl_68", 0 0, L_0xdc9900;  1 drivers
v0xdc38b0_0 .net *"_ivl_70", 0 0, L_0xdc9a10;  1 drivers
v0xdc3990_0 .net *"_ivl_72", 0 0, L_0xdc9bb0;  1 drivers
v0xdc3a70_0 .net *"_ivl_74", 0 0, L_0xdc9c70;  1 drivers
v0xdc3b50_0 .net *"_ivl_78", 0 0, L_0xdc9ec0;  1 drivers
v0xdc3c30_0 .net *"_ivl_8", 0 0, L_0xdc7720;  1 drivers
v0xdc3d10_0 .net *"_ivl_80", 0 0, L_0xdca080;  1 drivers
v0xdc3df0_0 .net *"_ivl_82", 0 0, L_0xdca0f0;  1 drivers
v0xdc3ed0_0 .net *"_ivl_84", 0 0, L_0xdca360;  1 drivers
v0xdc3fb0_0 .net *"_ivl_86", 0 0, L_0xdca3d0;  1 drivers
v0xdc4090_0 .net *"_ivl_88", 0 0, L_0xdca650;  1 drivers
v0xdc4170_0 .net *"_ivl_90", 0 0, L_0xdca6c0;  1 drivers
v0xdc4660_0 .net *"_ivl_92", 0 0, L_0xdca950;  1 drivers
v0xdc4740_0 .net *"_ivl_94", 0 0, L_0xdca9c0;  1 drivers
v0xdc4820_0 .net *"_ivl_96", 0 0, L_0xdcabc0;  1 drivers
v0xdc4900_0 .net *"_ivl_98", 0 0, L_0xdcacd0;  1 drivers
v0xdc49e0_0 .net "a", 0 0, v0xdbfbd0_0;  alias, 1 drivers
v0xdc4a80_0 .net "b", 0 0, v0xdbfc70_0;  alias, 1 drivers
v0xdc4b70_0 .net "c", 0 0, v0xdbfd10_0;  alias, 1 drivers
v0xdc4c60_0 .net "d", 0 0, v0xdbfe50_0;  alias, 1 drivers
v0xdc4d50_0 .net "out_pos", 0 0, L_0xdcd810;  alias, 1 drivers
v0xdc4e10_0 .net "out_sop", 0 0, L_0xdc9a80;  alias, 1 drivers
S_0xdc4f90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xd6ff10;
 .timescale -12 -12;
E_0xd569f0 .event anyedge, v0xdc5d80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xdc5d80_0;
    %nor/r;
    %assign/vec4 v0xdc5d80_0, 0;
    %wait E_0xd569f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdbf0a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdbff40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdbffe0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xdbf0a0;
T_4 ;
    %wait E_0xd6e6f0;
    %load/vec4 v0xdc0080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdbff40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xdbf0a0;
T_5 ;
    %wait E_0xd6e590;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdbfe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfc70_0, 0;
    %assign/vec4 v0xdbfbd0_0, 0;
    %wait E_0xd6e590;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdbfe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfc70_0, 0;
    %assign/vec4 v0xdbfbd0_0, 0;
    %wait E_0xd6e590;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdbfe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfc70_0, 0;
    %assign/vec4 v0xdbfbd0_0, 0;
    %wait E_0xd6e590;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdbfe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfc70_0, 0;
    %assign/vec4 v0xdbfbd0_0, 0;
    %wait E_0xd6e590;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdbfe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfc70_0, 0;
    %assign/vec4 v0xdbfbd0_0, 0;
    %wait E_0xd6e590;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdbfe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfc70_0, 0;
    %assign/vec4 v0xdbfbd0_0, 0;
    %wait E_0xd6e590;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdbfe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfc70_0, 0;
    %assign/vec4 v0xdbfbd0_0, 0;
    %wait E_0xd6e590;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdbfe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfc70_0, 0;
    %assign/vec4 v0xdbfbd0_0, 0;
    %wait E_0xd6e590;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdbfe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfc70_0, 0;
    %assign/vec4 v0xdbfbd0_0, 0;
    %wait E_0xd6e590;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdbfe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfc70_0, 0;
    %assign/vec4 v0xdbfbd0_0, 0;
    %wait E_0xd6e590;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdbfe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfc70_0, 0;
    %assign/vec4 v0xdbfbd0_0, 0;
    %wait E_0xd6e590;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdbfe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfc70_0, 0;
    %assign/vec4 v0xdbfbd0_0, 0;
    %wait E_0xd6e590;
    %load/vec4 v0xdbff40_0;
    %store/vec4 v0xdbffe0_0, 0, 1;
    %fork t_1, S_0xdbf3d0;
    %jmp t_0;
    .scope S_0xdbf3d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdbf610_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xdbf610_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xd6e590;
    %load/vec4 v0xdbf610_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xdbfe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfc70_0, 0;
    %assign/vec4 v0xdbfbd0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdbf610_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xdbf610_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xdbf0a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd6e6f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xdbfe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfd10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdbfc70_0, 0;
    %assign/vec4 v0xdbfbd0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xdbff40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xdbffe0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd6ff10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdc5920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdc5d80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xd6ff10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xdc5920_0;
    %inv;
    %store/vec4 v0xdc5920_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xd6ff10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdbfdb0_0, v0xdc5ef0_0, v0xdc5740_0, v0xdc57e0_0, v0xdc5880_0, v0xdc59c0_0, v0xdc5c40_0, v0xdc5ba0_0, v0xdc5b00_0, v0xdc5a60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xd6ff10;
T_9 ;
    %load/vec4 v0xdc5ce0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xdc5ce0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdc5ce0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xdc5ce0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xdc5ce0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xdc5ce0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xdc5ce0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdc5ce0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xdc5ce0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdc5ce0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xd6ff10;
T_10 ;
    %wait E_0xd6e6f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdc5ce0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc5ce0_0, 4, 32;
    %load/vec4 v0xdc5e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xdc5ce0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc5ce0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdc5ce0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc5ce0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xdc5c40_0;
    %load/vec4 v0xdc5c40_0;
    %load/vec4 v0xdc5ba0_0;
    %xor;
    %load/vec4 v0xdc5c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xdc5ce0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc5ce0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xdc5ce0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc5ce0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xdc5b00_0;
    %load/vec4 v0xdc5b00_0;
    %load/vec4 v0xdc5a60_0;
    %xor;
    %load/vec4 v0xdc5b00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xdc5ce0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc5ce0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xdc5ce0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdc5ce0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter5/response1/top_module.sv";
