///Register `EMR2` reader
pub type R = crate::R<EMR2rs>;
///Register `EMR2` writer
pub type W = crate::W<EMR2rs>;
///Field `EM32` reader - CPU wake-up with interrupt mask on event input x
pub type EM32_R = crate::BitReader;
///Field `EM32` writer - CPU wake-up with interrupt mask on event input x
pub type EM32_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM33` reader - CPU wake-up with interrupt mask on event input x
pub type EM33_R = crate::BitReader;
///Field `EM33` writer - CPU wake-up with interrupt mask on event input x
pub type EM33_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM34` reader - CPU wake-up with interrupt mask on event input x
pub type EM34_R = crate::BitReader;
///Field `EM34` writer - CPU wake-up with interrupt mask on event input x
pub type EM34_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM35` reader - CPU wake-up with interrupt mask on event input x
pub type EM35_R = crate::BitReader;
///Field `EM35` writer - CPU wake-up with interrupt mask on event input x
pub type EM35_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM36` reader - CPU wake-up with interrupt mask on event input x
pub type EM36_R = crate::BitReader;
///Field `EM36` writer - CPU wake-up with interrupt mask on event input x
pub type EM36_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM37` reader - CPU wake-up with interrupt mask on event input x
pub type EM37_R = crate::BitReader;
///Field `EM37` writer - CPU wake-up with interrupt mask on event input x
pub type EM37_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM38` reader - CPU wake-up with interrupt mask on event input x
pub type EM38_R = crate::BitReader;
///Field `EM38` writer - CPU wake-up with interrupt mask on event input x
pub type EM38_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM39` reader - CPU wake-up with interrupt mask on event input x
pub type EM39_R = crate::BitReader;
///Field `EM39` writer - CPU wake-up with interrupt mask on event input x
pub type EM39_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM40` reader - CPU wake-up with interrupt mask on event input x
pub type EM40_R = crate::BitReader;
///Field `EM40` writer - CPU wake-up with interrupt mask on event input x
pub type EM40_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM41` reader - CPU wake-up with interrupt mask on event input x
pub type EM41_R = crate::BitReader;
///Field `EM41` writer - CPU wake-up with interrupt mask on event input x
pub type EM41_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM42` reader - CPU wake-up with interrupt mask on event input x
pub type EM42_R = crate::BitReader;
///Field `EM42` writer - CPU wake-up with interrupt mask on event input x
pub type EM42_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM43` reader - CPU wake-up with interrupt mask on event input x
pub type EM43_R = crate::BitReader;
///Field `EM43` writer - CPU wake-up with interrupt mask on event input x
pub type EM43_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM44` reader - CPU wake-up with interrupt mask on event input x
pub type EM44_R = crate::BitReader;
///Field `EM44` writer - CPU wake-up with interrupt mask on event input x
pub type EM44_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM45` reader - CPU wake-up with interrupt mask on event input x
pub type EM45_R = crate::BitReader;
///Field `EM45` writer - CPU wake-up with interrupt mask on event input x
pub type EM45_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM46` reader - CPU wake-up with interrupt mask on event input x
pub type EM46_R = crate::BitReader;
///Field `EM46` writer - CPU wake-up with interrupt mask on event input x
pub type EM46_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM47` reader - CPU wake-up with interrupt mask on event input x
pub type EM47_R = crate::BitReader;
///Field `EM47` writer - CPU wake-up with interrupt mask on event input x
pub type EM47_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM48` reader - CPU wake-up with interrupt mask on event input x
pub type EM48_R = crate::BitReader;
///Field `EM48` writer - CPU wake-up with interrupt mask on event input x
pub type EM48_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM49` reader - CPU wake-up with interrupt mask on event input x
pub type EM49_R = crate::BitReader;
///Field `EM49` writer - CPU wake-up with interrupt mask on event input x
pub type EM49_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM50` reader - CPU wake-up with interrupt mask on event input x
pub type EM50_R = crate::BitReader;
///Field `EM50` writer - CPU wake-up with interrupt mask on event input x
pub type EM50_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM51` reader - CPU wake-up with interrupt mask on event input x
pub type EM51_R = crate::BitReader;
///Field `EM51` writer - CPU wake-up with interrupt mask on event input x
pub type EM51_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM52` reader - CPU wake-up with interrupt mask on event input x
pub type EM52_R = crate::BitReader;
///Field `EM52` writer - CPU wake-up with interrupt mask on event input x
pub type EM52_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM53` reader - CPU wake-up with interrupt mask on event input x
pub type EM53_R = crate::BitReader;
///Field `EM53` writer - CPU wake-up with interrupt mask on event input x
pub type EM53_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM54` reader - CPU wake-up with interrupt mask on event input x
pub type EM54_R = crate::BitReader;
///Field `EM54` writer - CPU wake-up with interrupt mask on event input x
pub type EM54_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM55` reader - CPU wake-up with interrupt mask on event input x
pub type EM55_R = crate::BitReader;
///Field `EM55` writer - CPU wake-up with interrupt mask on event input x
pub type EM55_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM56` reader - CPU wake-up with interrupt mask on event input x
pub type EM56_R = crate::BitReader;
///Field `EM56` writer - CPU wake-up with interrupt mask on event input x
pub type EM56_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM57` reader - CPU wake-up with interrupt mask on event input x
pub type EM57_R = crate::BitReader;
///Field `EM57` writer - CPU wake-up with interrupt mask on event input x
pub type EM57_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM58` reader - CPU wake-up with interrupt mask on event input x
pub type EM58_R = crate::BitReader;
///Field `EM58` writer - CPU wake-up with interrupt mask on event input x
pub type EM58_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM60` reader - CPU wake-up with event on event input x
pub type EM60_R = crate::BitReader;
///Field `EM60` writer - CPU wake-up with event on event input x
pub type EM60_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM61` reader - CPU wake-up with event on event input x
pub type EM61_R = crate::BitReader;
///Field `EM61` writer - CPU wake-up with event on event input x
pub type EM61_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM62` reader - CPU wake-up with event on event input x
pub type EM62_R = crate::BitReader;
///Field `EM62` writer - CPU wake-up with event on event input x
pub type EM62_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EM63` reader - CPU wake-up with event on event input x
pub type EM63_R = crate::BitReader;
///Field `EM63` writer - CPU wake-up with event on event input x
pub type EM63_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em32(&self) -> EM32_R {
        EM32_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em33(&self) -> EM33_R {
        EM33_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em34(&self) -> EM34_R {
        EM34_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em35(&self) -> EM35_R {
        EM35_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em36(&self) -> EM36_R {
        EM36_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em37(&self) -> EM37_R {
        EM37_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em38(&self) -> EM38_R {
        EM38_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em39(&self) -> EM39_R {
        EM39_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em40(&self) -> EM40_R {
        EM40_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em41(&self) -> EM41_R {
        EM41_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em42(&self) -> EM42_R {
        EM42_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em43(&self) -> EM43_R {
        EM43_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em44(&self) -> EM44_R {
        EM44_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em45(&self) -> EM45_R {
        EM45_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em46(&self) -> EM46_R {
        EM46_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em47(&self) -> EM47_R {
        EM47_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em48(&self) -> EM48_R {
        EM48_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em49(&self) -> EM49_R {
        EM49_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em50(&self) -> EM50_R {
        EM50_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em51(&self) -> EM51_R {
        EM51_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em52(&self) -> EM52_R {
        EM52_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em53(&self) -> EM53_R {
        EM53_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em54(&self) -> EM54_R {
        EM54_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em55(&self) -> EM55_R {
        EM55_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em56(&self) -> EM56_R {
        EM56_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em57(&self) -> EM57_R {
        EM57_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em58(&self) -> EM58_R {
        EM58_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 28 - CPU wake-up with event on event input x
    #[inline(always)]
    pub fn em60(&self) -> EM60_R {
        EM60_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - CPU wake-up with event on event input x
    #[inline(always)]
    pub fn em61(&self) -> EM61_R {
        EM61_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - CPU wake-up with event on event input x
    #[inline(always)]
    pub fn em62(&self) -> EM62_R {
        EM62_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - CPU wake-up with event on event input x
    #[inline(always)]
    pub fn em63(&self) -> EM63_R {
        EM63_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("EMR2")
            .field("em32", &self.em32())
            .field("em33", &self.em33())
            .field("em34", &self.em34())
            .field("em35", &self.em35())
            .field("em36", &self.em36())
            .field("em37", &self.em37())
            .field("em38", &self.em38())
            .field("em39", &self.em39())
            .field("em40", &self.em40())
            .field("em41", &self.em41())
            .field("em42", &self.em42())
            .field("em43", &self.em43())
            .field("em44", &self.em44())
            .field("em45", &self.em45())
            .field("em46", &self.em46())
            .field("em47", &self.em47())
            .field("em48", &self.em48())
            .field("em49", &self.em49())
            .field("em50", &self.em50())
            .field("em51", &self.em51())
            .field("em52", &self.em52())
            .field("em53", &self.em53())
            .field("em54", &self.em54())
            .field("em55", &self.em55())
            .field("em56", &self.em56())
            .field("em57", &self.em57())
            .field("em58", &self.em58())
            .field("em60", &self.em60())
            .field("em61", &self.em61())
            .field("em62", &self.em62())
            .field("em63", &self.em63())
            .finish()
    }
}
impl W {
    ///Bit 0 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em32(&mut self) -> EM32_W<'_, EMR2rs> {
        EM32_W::new(self, 0)
    }
    ///Bit 1 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em33(&mut self) -> EM33_W<'_, EMR2rs> {
        EM33_W::new(self, 1)
    }
    ///Bit 2 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em34(&mut self) -> EM34_W<'_, EMR2rs> {
        EM34_W::new(self, 2)
    }
    ///Bit 3 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em35(&mut self) -> EM35_W<'_, EMR2rs> {
        EM35_W::new(self, 3)
    }
    ///Bit 4 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em36(&mut self) -> EM36_W<'_, EMR2rs> {
        EM36_W::new(self, 4)
    }
    ///Bit 5 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em37(&mut self) -> EM37_W<'_, EMR2rs> {
        EM37_W::new(self, 5)
    }
    ///Bit 6 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em38(&mut self) -> EM38_W<'_, EMR2rs> {
        EM38_W::new(self, 6)
    }
    ///Bit 7 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em39(&mut self) -> EM39_W<'_, EMR2rs> {
        EM39_W::new(self, 7)
    }
    ///Bit 8 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em40(&mut self) -> EM40_W<'_, EMR2rs> {
        EM40_W::new(self, 8)
    }
    ///Bit 9 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em41(&mut self) -> EM41_W<'_, EMR2rs> {
        EM41_W::new(self, 9)
    }
    ///Bit 10 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em42(&mut self) -> EM42_W<'_, EMR2rs> {
        EM42_W::new(self, 10)
    }
    ///Bit 11 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em43(&mut self) -> EM43_W<'_, EMR2rs> {
        EM43_W::new(self, 11)
    }
    ///Bit 12 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em44(&mut self) -> EM44_W<'_, EMR2rs> {
        EM44_W::new(self, 12)
    }
    ///Bit 13 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em45(&mut self) -> EM45_W<'_, EMR2rs> {
        EM45_W::new(self, 13)
    }
    ///Bit 14 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em46(&mut self) -> EM46_W<'_, EMR2rs> {
        EM46_W::new(self, 14)
    }
    ///Bit 15 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em47(&mut self) -> EM47_W<'_, EMR2rs> {
        EM47_W::new(self, 15)
    }
    ///Bit 16 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em48(&mut self) -> EM48_W<'_, EMR2rs> {
        EM48_W::new(self, 16)
    }
    ///Bit 17 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em49(&mut self) -> EM49_W<'_, EMR2rs> {
        EM49_W::new(self, 17)
    }
    ///Bit 18 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em50(&mut self) -> EM50_W<'_, EMR2rs> {
        EM50_W::new(self, 18)
    }
    ///Bit 19 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em51(&mut self) -> EM51_W<'_, EMR2rs> {
        EM51_W::new(self, 19)
    }
    ///Bit 20 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em52(&mut self) -> EM52_W<'_, EMR2rs> {
        EM52_W::new(self, 20)
    }
    ///Bit 21 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em53(&mut self) -> EM53_W<'_, EMR2rs> {
        EM53_W::new(self, 21)
    }
    ///Bit 22 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em54(&mut self) -> EM54_W<'_, EMR2rs> {
        EM54_W::new(self, 22)
    }
    ///Bit 23 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em55(&mut self) -> EM55_W<'_, EMR2rs> {
        EM55_W::new(self, 23)
    }
    ///Bit 24 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em56(&mut self) -> EM56_W<'_, EMR2rs> {
        EM56_W::new(self, 24)
    }
    ///Bit 25 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em57(&mut self) -> EM57_W<'_, EMR2rs> {
        EM57_W::new(self, 25)
    }
    ///Bit 26 - CPU wake-up with interrupt mask on event input x
    #[inline(always)]
    pub fn em58(&mut self) -> EM58_W<'_, EMR2rs> {
        EM58_W::new(self, 26)
    }
    ///Bit 28 - CPU wake-up with event on event input x
    #[inline(always)]
    pub fn em60(&mut self) -> EM60_W<'_, EMR2rs> {
        EM60_W::new(self, 28)
    }
    ///Bit 29 - CPU wake-up with event on event input x
    #[inline(always)]
    pub fn em61(&mut self) -> EM61_W<'_, EMR2rs> {
        EM61_W::new(self, 29)
    }
    ///Bit 30 - CPU wake-up with event on event input x
    #[inline(always)]
    pub fn em62(&mut self) -> EM62_W<'_, EMR2rs> {
        EM62_W::new(self, 30)
    }
    ///Bit 31 - CPU wake-up with event on event input x
    #[inline(always)]
    pub fn em63(&mut self) -> EM63_W<'_, EMR2rs> {
        EM63_W::new(self, 31)
    }
}
/**EXTI CPU wake-up with event mask register 2

You can [`read`](crate::Reg::read) this register and get [`emr2::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`emr2::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32N645.html#EXTI:EMR2)*/
pub struct EMR2rs;
impl crate::RegisterSpec for EMR2rs {
    type Ux = u32;
}
///`read()` method returns [`emr2::R`](R) reader structure
impl crate::Readable for EMR2rs {}
///`write(|w| ..)` method takes [`emr2::W`](W) writer structure
impl crate::Writable for EMR2rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets EMR2 to value 0
impl crate::Resettable for EMR2rs {}
