Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'SP' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'ADDR' [D:/My Projects/vivado/CPU/CPU.srcs/sources_1/new/CPU.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SPU
Compiling module xil_defaultlib.CFU
Compiling module xil_defaultlib.MAU
Compiling module xil_defaultlib.STACK
Compiling module xil_defaultlib.LINE_SEL
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
