# do demo1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:49 on Oct 06,2019
# vlog -work work demo1.vo 
# -- Compiling module EU1bitTest
# 
# Top level modules:
# 	EU1bitTest
# End time: 01:26:49 on Oct 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:49 on Oct 06,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module EU1bitTest_vlg_vec_tst
# 
# Top level modules:
# 	EU1bitTest_vlg_vec_tst
# End time: 01:26:49 on Oct 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.EU1bitTest_vlg_vec_tst 
# Start time: 01:26:49 on Oct 06,2019
# Loading work.EU1bitTest_vlg_vec_tst
# Loading work.EU1bitTest
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading cyclonev_ver.cyclonev_clkena
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform.vwf.vt(68)
#    Time: 1 us  Iteration: 0  Instance: /EU1bitTest_vlg_vec_tst
# End time: 01:26:50 on Oct 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
