Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: ImageFilter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ImageFilter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ImageFilter"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : ImageFilter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/student/workspace_Xilinx/lena1/FlipFlop.vhd" into library work
Parsing entity <FlipFlop>.
Parsing architecture <Behavioral> of entity <flipflop>.
Parsing VHDL file "/home/student/workspace_Xilinx/lena1/kernel.vhd" into library work
Parsing entity <kernel>.
Parsing architecture <Behavioral> of entity <kernel>.
Parsing VHDL file "/home/student/workspace_Xilinx/lena1/fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <fifo_a> of entity <fifo>.
Parsing VHDL file "/home/student/workspace_Xilinx/lena1/ImageFilter.vhd" into library work
Parsing entity <ImageFilter>.
Parsing architecture <Behavioral> of entity <imagefilter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ImageFilter> (architecture <Behavioral>) from library <work>.

Elaborating entity <FlipFlop> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <fifo> (architecture <fifo_a>) from library <work>.

Elaborating entity <kernel> (architecture <Behavioral>) from library <work>.

Elaborating entity <FlipFlop> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <FlipFlop> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <FlipFlop> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <FlipFlop> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ImageFilter>.
    Related source file is "/home/student/workspace_Xilinx/lena1/ImageFilter.vhd".
INFO:Xst:3210 - "/home/student/workspace_Xilinx/lena1/ImageFilter.vhd" line 143: Output port <full> of the instance <fif0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/workspace_Xilinx/lena1/ImageFilter.vhd" line 143: Output port <almost_full> of the instance <fif0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/workspace_Xilinx/lena1/ImageFilter.vhd" line 143: Output port <empty> of the instance <fif0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/workspace_Xilinx/lena1/ImageFilter.vhd" line 159: Output port <full> of the instance <fif1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/workspace_Xilinx/lena1/ImageFilter.vhd" line 159: Output port <almost_full> of the instance <fif1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/student/workspace_Xilinx/lena1/ImageFilter.vhd" line 159: Output port <empty> of the instance <fif1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ImageFilter> synthesized.

Synthesizing Unit <FlipFlop_1>.
    Related source file is "/home/student/workspace_Xilinx/lena1/FlipFlop.vhd".
        Bus_Width = 8
    Found 8-bit register for signal <temp>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FlipFlop_1> synthesized.

Synthesizing Unit <kernel>.
    Related source file is "/home/student/workspace_Xilinx/lena1/kernel.vhd".
    Found 13-bit register for signal <c2>.
    Found 13-bit register for signal <c3>.
    Found 13-bit register for signal <c4>.
    Found 13-bit register for signal <c5>.
    Found 13-bit register for signal <c6>.
    Found 13-bit register for signal <c7>.
    Found 13-bit register for signal <c8>.
    Found 13-bit register for signal <c9>.
    Found 14-bit register for signal <add12>.
    Found 14-bit register for signal <add34>.
    Found 14-bit register for signal <add56>.
    Found 14-bit register for signal <add78>.
    Found 15-bit register for signal <add1234>.
    Found 15-bit register for signal <add5678>.
    Found 16-bit register for signal <add12345678>.
    Found 17-bit register for signal <add123456789>.
    Found 17-bit register for signal <absRes>.
    Found 13-bit register for signal <c1>.
    Found 14-bit adder for signal <cc1[12]_cc2[12]_add_9_OUT> created at line 169.
    Found 14-bit adder for signal <cc3[12]_cc4[12]_add_10_OUT> created at line 170.
    Found 14-bit adder for signal <cc5[12]_cc6[12]_add_11_OUT> created at line 171.
    Found 14-bit adder for signal <cc7[12]_cc8[12]_add_12_OUT> created at line 172.
    Found 15-bit adder for signal <temp12[13]_temp34[13]_add_13_OUT> created at line 174.
    Found 15-bit adder for signal <temp56[13]_temp78[13]_add_14_OUT> created at line 175.
    Found 16-bit adder for signal <temp1234[14]_temp5678[14]_add_15_OUT> created at line 177.
    Found 17-bit adder for signal <temp12345678[15]_tempc9tempc9tempc9[12]_add_16_OUT> created at line 179.
    Found 17-bit adder for signal <GND_15_o_GND_15_o_add_34_OUT> created at line 186.
    Found 4x9-bit multiplier for signal <m1[3]_GND_15_o_MuLt_0_OUT> created at line 159.
    Found 4x9-bit multiplier for signal <m2[3]_GND_15_o_MuLt_1_OUT> created at line 160.
    Found 4x9-bit multiplier for signal <m3[3]_GND_15_o_MuLt_2_OUT> created at line 161.
    Found 4x9-bit multiplier for signal <m4[3]_GND_15_o_MuLt_3_OUT> created at line 162.
    Found 4x9-bit multiplier for signal <m5[3]_GND_15_o_MuLt_4_OUT> created at line 163.
    Found 4x9-bit multiplier for signal <m6[3]_GND_15_o_MuLt_5_OUT> created at line 164.
    Found 4x9-bit multiplier for signal <m7[3]_GND_15_o_MuLt_6_OUT> created at line 165.
    Found 4x9-bit multiplier for signal <m8[3]_GND_15_o_MuLt_7_OUT> created at line 166.
    Found 4x9-bit multiplier for signal <m9[3]_GND_15_o_MuLt_8_OUT> created at line 167.
    Summary:
	inferred   9 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred 253 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <kernel> synthesized.

Synthesizing Unit <FlipFlop_2>.
    Related source file is "/home/student/workspace_Xilinx/lena1/FlipFlop.vhd".
        Bus_Width = 13
    Found 13-bit register for signal <temp>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FlipFlop_2> synthesized.

Synthesizing Unit <FlipFlop_3>.
    Related source file is "/home/student/workspace_Xilinx/lena1/FlipFlop.vhd".
        Bus_Width = 14
    Found 14-bit register for signal <temp>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FlipFlop_3> synthesized.

Synthesizing Unit <FlipFlop_4>.
    Related source file is "/home/student/workspace_Xilinx/lena1/FlipFlop.vhd".
        Bus_Width = 15
    Found 15-bit register for signal <temp>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FlipFlop_4> synthesized.

Synthesizing Unit <FlipFlop_5>.
    Related source file is "/home/student/workspace_Xilinx/lena1/FlipFlop.vhd".
        Bus_Width = 16
    Found 16-bit register for signal <temp>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <FlipFlop_5> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 9
 9x4-bit multiplier                                    : 9
# Adders/Subtractors                                   : 9
 14-bit adder                                          : 4
 15-bit adder                                          : 2
 16-bit adder                                          : 1
 17-bit adder                                          : 2
# Registers                                            : 49
 13-bit register                                       : 24
 14-bit register                                       : 8
 15-bit register                                       : 4
 16-bit register                                       : 2
 17-bit register                                       : 2
 8-bit register                                        : 9
# Multiplexers                                         : 31
 13-bit 2-to-1 multiplexer                             : 15
 14-bit 2-to-1 multiplexer                             : 4
 15-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 10
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <fifo.ngc>.
Loading core <fifo> for timing and area information for instance <fif0>.
Loading core <fifo> for timing and area information for instance <fif1>.
WARNING:Xst:2677 - Node <absRes_0> of sequential type is unconnected in block <kernel0>.
WARNING:Xst:2677 - Node <absRes_1> of sequential type is unconnected in block <kernel0>.
WARNING:Xst:2677 - Node <absRes_11> of sequential type is unconnected in block <kernel0>.
WARNING:Xst:2677 - Node <absRes_12> of sequential type is unconnected in block <kernel0>.
WARNING:Xst:2677 - Node <absRes_13> of sequential type is unconnected in block <kernel0>.
WARNING:Xst:2677 - Node <absRes_14> of sequential type is unconnected in block <kernel0>.
WARNING:Xst:2677 - Node <absRes_15> of sequential type is unconnected in block <kernel0>.
WARNING:Xst:2677 - Node <absRes_16> of sequential type is unconnected in block <kernel0>.

Synthesizing (advanced) Unit <kernel>.
	Found pipelined multiplier on signal <m2[3]_GND_15_o_MuLt_1_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m1[3]_GND_15_o_MuLt_0_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m3[3]_GND_15_o_MuLt_2_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m4[3]_GND_15_o_MuLt_3_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m5[3]_GND_15_o_MuLt_4_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m7[3]_GND_15_o_MuLt_6_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m6[3]_GND_15_o_MuLt_5_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m8[3]_GND_15_o_MuLt_7_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <m9[3]_GND_15_o_MuLt_8_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <kernel> synthesized (advanced).
WARNING:Xst:2677 - Node <absRes_0> of sequential type is unconnected in block <kernel>.
WARNING:Xst:2677 - Node <absRes_1> of sequential type is unconnected in block <kernel>.
WARNING:Xst:2677 - Node <absRes_11> of sequential type is unconnected in block <kernel>.
WARNING:Xst:2677 - Node <absRes_12> of sequential type is unconnected in block <kernel>.
WARNING:Xst:2677 - Node <absRes_13> of sequential type is unconnected in block <kernel>.
WARNING:Xst:2677 - Node <absRes_14> of sequential type is unconnected in block <kernel>.
WARNING:Xst:2677 - Node <absRes_15> of sequential type is unconnected in block <kernel>.
WARNING:Xst:2677 - Node <absRes_16> of sequential type is unconnected in block <kernel>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 9
 9x4-bit registered multiplier                         : 9
# Adders/Subtractors                                   : 9
 14-bit adder                                          : 4
 15-bit adder                                          : 2
 16-bit adder                                          : 1
 17-bit adder                                          : 2
# Registers                                            : 497
 Flip-Flops                                            : 497
# Multiplexers                                         : 31
 13-bit 2-to-1 multiplexer                             : 15
 14-bit 2-to-1 multiplexer                             : 4
 15-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 10
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <add123456789_11> of sequential type is unconnected in block <kernel>.
WARNING:Xst:2677 - Node <add123456789_12> of sequential type is unconnected in block <kernel>.
WARNING:Xst:2677 - Node <add123456789_13> of sequential type is unconnected in block <kernel>.
WARNING:Xst:2677 - Node <add123456789_14> of sequential type is unconnected in block <kernel>.
WARNING:Xst:2677 - Node <add123456789_15> of sequential type is unconnected in block <kernel>.

Optimizing unit <ImageFilter> ...

Optimizing unit <FlipFlop_5> ...

Optimizing unit <FlipFlop_1> ...

Optimizing unit <kernel> ...

Optimizing unit <FlipFlop_2> ...

Optimizing unit <FlipFlop_3> ...

Optimizing unit <FlipFlop_4> ...
INFO:Xst:2261 - The FF/Latch <kernel0/extra7/temp_11> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/extra7/temp_12> 
INFO:Xst:2261 - The FF/Latch <kernel0/add5678_14> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/add5678_13> 
INFO:Xst:2261 - The FF/Latch <kernel0/extra6/temp_11> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/extra6/temp_12> 
INFO:Xst:2261 - The FF/Latch <kernel0/extra5/temp_11> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/extra5/temp_12> 
INFO:Xst:2261 - The FF/Latch <kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_0> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_1> 
INFO:Xst:2261 - The FF/Latch <kernel0/extra4/temp_11> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/extra4/temp_12> 
INFO:Xst:2261 - The FF/Latch <kernel0/Mmult_m6[3]_GND_15_o_MuLt_5_OUT_0> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/Mmult_m6[3]_GND_15_o_MuLt_5_OUT_1> 
INFO:Xst:2261 - The FF/Latch <kernel0/add34_13> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/add34_12> 
INFO:Xst:2261 - The FF/Latch <kernel0/Mmult_m4[3]_GND_15_o_MuLt_3_OUT_0> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/Mmult_m4[3]_GND_15_o_MuLt_3_OUT_1> 
INFO:Xst:2261 - The FF/Latch <kernel0/extra3/temp_11> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/extra3/temp_12> 
INFO:Xst:2261 - The FF/Latch <kernel0/Mmult_m2[3]_GND_15_o_MuLt_1_OUT_0> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/Mmult_m2[3]_GND_15_o_MuLt_1_OUT_1> 
INFO:Xst:2261 - The FF/Latch <kernel0/sum12345678/temp_14> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/sum12345678/temp_15> 
INFO:Xst:2261 - The FF/Latch <kernel0/sum12/temp_12> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/sum12/temp_13> 
INFO:Xst:2261 - The FF/Latch <kernel0/extraFF9c/temp_12> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/extraFF9c/temp_11> 
INFO:Xst:2261 - The FF/Latch <kernel0/extra2/temp_11> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/extra2/temp_12> 
INFO:Xst:2261 - The FF/Latch <kernel0/sum5678/temp_13> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/sum5678/temp_14> 
INFO:Xst:2261 - The FF/Latch <kernel0/extraFF9b/temp_12> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/extraFF9b/temp_11> 
INFO:Xst:2261 - The FF/Latch <kernel0/extra1/temp_11> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/extra1/temp_12> 
INFO:Xst:2261 - The FF/Latch <kernel0/extraFF9a/temp_12> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/extraFF9a/temp_11> 
INFO:Xst:2261 - The FF/Latch <kernel0/extra9c/temp_11> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/extra9c/temp_12> 
INFO:Xst:2261 - The FF/Latch <kernel0/sum56/temp_12> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/sum56/temp_13> 
INFO:Xst:2261 - The FF/Latch <kernel0/extra9b/temp_12> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/extra9b/temp_11> 
INFO:Xst:2261 - The FF/Latch <kernel0/add12345678_15> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/add12345678_14> 
INFO:Xst:2261 - The FF/Latch <kernel0/add12_13> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/add12_12> 
INFO:Xst:2261 - The FF/Latch <kernel0/extra9a/temp_12> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/extra9a/temp_11> 
INFO:Xst:2261 - The FF/Latch <kernel0/Mmult_m9[3]_GND_15_o_MuLt_8_OUT_0> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/Mmult_m9[3]_GND_15_o_MuLt_8_OUT_1> 
INFO:Xst:2261 - The FF/Latch <kernel0/Mmult_m7[3]_GND_15_o_MuLt_6_OUT_0> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/Mmult_m7[3]_GND_15_o_MuLt_6_OUT_1> 
INFO:Xst:2261 - The FF/Latch <kernel0/Mmult_m5[3]_GND_15_o_MuLt_4_OUT_0> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/Mmult_m5[3]_GND_15_o_MuLt_4_OUT_1> 
INFO:Xst:2261 - The FF/Latch <kernel0/Mmult_m3[3]_GND_15_o_MuLt_2_OUT_0> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/Mmult_m3[3]_GND_15_o_MuLt_2_OUT_1> 
INFO:Xst:2261 - The FF/Latch <kernel0/Mmult_m1[3]_GND_15_o_MuLt_0_OUT_0> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/Mmult_m1[3]_GND_15_o_MuLt_0_OUT_1> 
INFO:Xst:2261 - The FF/Latch <kernel0/add78_13> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/add78_12> 
INFO:Xst:2261 - The FF/Latch <kernel0/sum34/temp_12> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/sum34/temp_13> 
INFO:Xst:2261 - The FF/Latch <kernel0/sum1234/temp_13> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/sum1234/temp_14> 
INFO:Xst:2261 - The FF/Latch <kernel0/sum78/temp_12> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/sum78/temp_13> 
INFO:Xst:2261 - The FF/Latch <kernel0/add1234_14> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/add1234_13> 
INFO:Xst:2261 - The FF/Latch <kernel0/add56_13> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/add56_12> 
INFO:Xst:2261 - The FF/Latch <kernel0/extra9/temp_12> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/extra9/temp_11> 
INFO:Xst:2261 - The FF/Latch <kernel0/extra8/temp_11> in Unit <ImageFilter> is equivalent to the following FF/Latch, which will be removed : <kernel0/extra8/temp_12> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ImageFilter, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fif1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fif1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <fif1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fif0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fif0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <fif0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fif1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fif1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <fif1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fif0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fif0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <fif0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 

Final Macro Processing ...

Processing Unit <ImageFilter> :
	Found 7-bit shift register for signal <kernel0/extra9c/temp_11>.
	Found 7-bit shift register for signal <kernel0/extra9c/temp_10>.
	Found 7-bit shift register for signal <kernel0/extra9c/temp_9>.
	Found 7-bit shift register for signal <kernel0/extra9c/temp_8>.
	Found 7-bit shift register for signal <kernel0/extra9c/temp_7>.
	Found 7-bit shift register for signal <kernel0/extra9c/temp_6>.
	Found 7-bit shift register for signal <kernel0/extra9c/temp_5>.
	Found 7-bit shift register for signal <kernel0/extra9c/temp_4>.
	Found 7-bit shift register for signal <kernel0/extra9c/temp_3>.
	Found 7-bit shift register for signal <kernel0/extra9c/temp_2>.
	Found 7-bit shift register for signal <kernel0/extra9c/temp_1>.
	Found 7-bit shift register for signal <kernel0/extra9c/temp_0>.
Unit <ImageFilter> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 487
 Flip-Flops                                            : 487
# Shift Registers                                      : 12
 7-bit shift register                                  : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ImageFilter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1654
#      GND                         : 5
#      INV                         : 24
#      LUT1                        : 10
#      LUT2                        : 433
#      LUT3                        : 22
#      LUT4                        : 199
#      LUT5                        : 8
#      LUT6                        : 24
#      MUXCY                       : 493
#      VCC                         : 3
#      XORCY                       : 433
# FlipFlops/Latches                : 673
#      FD                          : 223
#      FD_1                        : 9
#      FDC                         : 289
#      FDCE                        : 108
#      FDE                         : 12
#      FDP                         : 30
#      FDPE                        : 2
# RAMS                             : 2
#      RAMB18E1                    : 2
# Shift Registers                  : 12
#      SRLC16E                     : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 54
#      IBUF                        : 46
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             673  out of  126800     0%  
 Number of Slice LUTs:                  732  out of  63400     1%  
    Number used as Logic:               720  out of  63400     1%  
    Number used as Memory:               12  out of  19000     0%  
       Number used as SRL:               12

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1087
   Number with an unused Flip Flop:     414  out of   1087    38%  
   Number with an unused LUT:           355  out of   1087    32%  
   Number of fully used LUT-FF pairs:   318  out of   1087    29%  
   Number of unique control sets:        22

IO Utilization: 
 Number of IOs:                          55
 Number of bonded IOBs:                  55  out of    210    26%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 687   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.768ns (Maximum Frequency: 209.732MHz)
   Minimum input arrival time before clock: 3.806ns
   Maximum output required time after clock: 1.549ns
   Maximum combinational path delay: 1.286ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.768ns (frequency: 209.732MHz)
  Total number of paths / destination ports: 21788 / 962
-------------------------------------------------------------------------
Delay:               2.384ns (Levels of Logic = 11)
  Source:            kernel0/add123456789_1 (FF)
  Destination:       kernel0/absRes_10 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK falling

  Data Path: kernel0/add123456789_1 to kernel0/absRes_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.478   0.536  kernel0/add123456789_1 (kernel0/add123456789_1)
     LUT2:I0->O            1   0.124   0.000  kernel0/Mxor_add123456789[1]_add123456789[16]_XOR_31_o_xo<0>1 (kernel0/add123456789[1]_add123456789[16]_XOR_31_o)
     MUXCY:S->O            1   0.472   0.000  kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<1> (kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<2> (kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<3> (kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<4> (kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<5> (kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<6> (kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7> (kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<8> (kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<8>)
     MUXCY:CI->O           0   0.029   0.000  kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<9> (kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_cy<9>)
     XORCY:CI->O           1   0.510   0.000  kernel0/Madd_GND_15_o_GND_15_o_add_34_OUT_xor<10> (kernel0/GND_15_o_GND_15_o_add_34_OUT<10>)
     FD_1:D                    0.030          kernel0/absRes_10
    ----------------------------------------
    Total                      2.384ns (1.848ns logic, 0.536ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 17788 / 409
-------------------------------------------------------------------------
Offset:              3.806ns (Levels of Logic = 14)
  Source:            m8<3> (PAD)
  Destination:       kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_0 (FF)
  Destination Clock: CLK rising

  Data Path: m8<3> to kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.822  m8_3_IBUF (m8_3_IBUF)
     LUT4:I0->O            1   0.124   0.000  kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_lut<3> (kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_lut<3>)
     MUXCY:S->O            1   0.472   0.000  kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_cy<3> (kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_cy<4> (kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_cy<5> (kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_cy<6> (kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_cy<7> (kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_cy<8> (kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_cy<8>)
     XORCY:CI->O           1   0.510   0.536  kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_xor<9> (kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_9)
     LUT2:I0->O            1   0.124   0.000  kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd2_lut<9> (kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd2_lut<9>)
     MUXCY:S->O            1   0.472   0.000  kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd2_cy<9> (kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd2_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd2_cy<10> (kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd2_cy<10>)
     MUXCY:CI->O           0   0.029   0.000  kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd2_cy<11> (kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd2_cy<11>)
     XORCY:CI->O           1   0.510   0.000  kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd2_xor<12> (kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_Madd_121)
     FD:D                      0.030          kernel0/Mmult_m8[3]_GND_15_o_MuLt_7_OUT_0
    ----------------------------------------
    Total                      3.806ns (2.448ns logic, 1.358ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              1.549ns (Levels of Logic = 2)
  Source:            kernel0/absRes_9 (FF)
  Destination:       Dout<6> (PAD)
  Source Clock:      CLK falling

  Data Path: kernel0/absRes_9 to Dout<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.484   0.542  kernel0/absRes_9 (kernel0/absRes_9)
     LUT3:I1->O            1   0.124   0.399  kernel0/Mmux_OP71 (Dout_6_OBUF)
     OBUF:I->O                 0.000          Dout_6_OBUF (Dout<6>)
    ----------------------------------------
    Total                      1.549ns (0.608ns logic, 0.941ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.286ns (Levels of Logic = 3)
  Source:            divider_selector (PAD)
  Destination:       Dout<7> (PAD)

  Data Path: divider_selector to Dout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.762  divider_selector_IBUF (divider_selector_IBUF)
     LUT3:I0->O            1   0.124   0.399  kernel0/Mmux_OP11 (Dout_0_OBUF)
     OBUF:I->O                 0.000          Dout_0_OBUF (Dout<0>)
    ----------------------------------------
    Total                      1.286ns (0.125ns logic, 1.161ns route)
                                       (9.7% logic, 90.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.037|         |    2.384|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 10.77 secs
 
--> 


Total memory usage is 516040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :   56 (   0 filtered)

