reg_array,field_array,reg_name,field_name,bits,addr,type,rst_val,attr,description
,,DESC,module_type,7:0,0,ro,'0,,
,,DESC,modue_subtype,15:8,0,ro,'0,,
,,DESC,major_rev,19:16,0,ro,'0,,
,,DESC,minor_rev,23:20,0,ro,'0,,
,,PWR_EN,pwr_en,0:0,4,rw,'0,::locked[pwr_en_key==8'hBC],
,,PWR_EN,pwr_en_key,31:24,4,rw,'0,::key,
,,RST_CTRL,rst,0:0,8,rw,'0,::locked[rst_key==8'hBC],
,,RST_CTRL,rst_sts_clr,1:1,8,rw_pulse,'0,::locked[rst_key==8'hBC],
,,RST_CTRL,rst_key,31:24,8,rw,'0,::key,
,,RST_STS,rst_sts,0:0,12,ro,'0,,
,,CLK_CTRL,clk_en,0:0,16,rw,'0,,
,,DBG_CTRL,halt_mode,0:0,20,rw,'0,0: dont use halt 1: use halt,
,,INTR_STS,intr_first,5:0,24,ro,'0,,
,,INTR_EVENT,dma_done_0,0:0,28,rw_w1c,'0,,
,,INTR_EVENT,dma_done_1,1:1,28,rw_w1c,'0,,
,,INTR_EVENT,dma_done_2,2:2,28,rw_w1c,'0,,
,,INTR_EVENT,dma_done_3,3:3,28,rw_w1c,'0,,
,,INTR_EVENT,dma_done_4,4:4,28,rw_w1c,'0,,
,,INTR_EVENT,dma_done_5,5:5,28,rw_w1c,'0,,
,,INTR_EVENT,dma_done_6,6:6,28,rw_w1c,'0,,
,,INTR_EVENT,dma_done_7,7:7,28,rw_w1c,'0,,
,,INTR_EVENT,dma_done_8,8:8,28,rw_w1c,'0,,
,,INTR_EVENT,dma_done_9,9:9,28,rw_w1c,'0,,
,,INTR_EVENT,dma_done_10,10:10,28,rw_w1c,'0,,
,,INTR_EVENT,dma_done_11,11:11,28,rw_w1c,'0,,
,,INTR_EVENT,dma_done_12,12:12,28,rw_w1c,'0,,
,,INTR_EVENT,dma_done_13,13:13,28,rw_w1c,'0,,
,,INTR_EVENT,dma_done_14,14:14,28,rw_w1c,'0,,
,,INTR_EVENT,dma_done_15,15:15,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_0,16:16,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_1,17:17,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_2,18:18,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_3,19:19,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_4,20:20,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_5,21:21,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_6,22:22,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_7,23:23,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_8,24:24,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_9,25:25,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_10,26:26,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_11,27:27,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_12,28:28,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_13,29:29,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_14,30:30,28,rw_w1c,'0,,
,,INTR_EVENT,early_irq_15,31:31,28,rw_w1c,'0,,
,,INTR_EN_0,dma_done_en_0,0:0,32,rw_me,'0,,
,,INTR_EN_0,dma_done_en_1,1:1,32,rw_me,'0,,
,,INTR_EN_0,dma_done_en_2,2:2,32,rw_me,'0,,
,,INTR_EN_0,dma_done_en_3,3:3,32,rw_me,'0,,
,,INTR_EN_0,dma_done_en_4,4:4,32,rw_me,'0,,
,,INTR_EN_0,dma_done_en_5,5:5,32,rw_me,'0,,
,,INTR_EN_0,dma_done_en_6,6:6,32,rw_me,'0,,
,,INTR_EN_0,dma_done_en_7,7:7,32,rw_me,'0,,
,,INTR_EN_0,dma_done_en_8,8:8,32,rw_me,'0,,
,,INTR_EN_0,dma_done_en_9,9:9,32,rw_me,'0,,
,,INTR_EN_0,dma_done_en_10,10:10,32,rw_me,'0,,
,,INTR_EN_0,dma_done_en_11,11:11,32,rw_me,'0,,
,,INTR_EN_0,dma_done_en_12,12:12,32,rw_me,'0,,
,,INTR_EN_0,dma_done_en_13,13:13,32,rw_me,'0,,
,,INTR_EN_0,dma_done_en_14,14:14,32,rw_me,'0,,
,,INTR_EN_0,dma_done_en_15,15:15,32,rw_me,'0,,
,,INTR_EN_1,early_irq_en_0,0:0,36,rw_me,'0,,
,,INTR_EN_1,early_irq_en_1,1:1,36,rw_me,'0,,
,,INTR_EN_1,early_irq_en_2,2:2,36,rw_me,'0,,
,,INTR_EN_1,early_irq_en_3,3:3,36,rw_me,'0,,
,,INTR_EN_1,early_irq_en_4,4:4,36,rw_me,'0,,
,,INTR_EN_1,early_irq_en_5,5:5,36,rw_me,'0,,
,,INTR_EN_1,early_irq_en_6,6:6,36,rw_me,'0,,
,,INTR_EN_1,early_irq_en_7,7:7,36,rw_me,'0,,
,,INTR_EN_1,early_irq_en_8,8:8,36,rw_me,'0,,
,,INTR_EN_1,early_irq_en_9,9:9,36,rw_me,'0,,
,,INTR_EN_1,early_irq_en_10,10:10,36,rw_me,'0,,
,,INTR_EN_1,early_irq_en_11,11:11,36,rw_me,'0,,
,,INTR_EN_1,early_irq_en_12,12:12,36,rw_me,'0,,
,,INTR_EN_1,early_irq_en_13,13:13,36,rw_me,'0,,
,,INTR_EN_1,early_irq_en_14,14:14,36,rw_me,'0,,
,,INTR_EN_1,early_irq_en_15,15:15,36,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_0,0:0,40,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_1,1:1,40,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_2,2:2,40,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_3,3:3,40,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_4,4:4,40,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_5,5:5,40,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_6,6:6,40,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_7,7:7,40,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_8,8:8,40,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_9,9:9,40,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_10,10:10,40,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_11,11:11,40,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_12,12:12,40,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_13,13:13,40,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_14,14:14,40,rw_me,'0,,
,,INTR_NMI_EN_0,dma_done_nmi_en_15,15:15,40,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_0,0:0,44,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_1,1:1,44,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_2,2:2,44,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_3,3:3,44,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_4,4:4,44,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_5,5:5,44,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_6,6:6,44,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_7,7:7,44,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_8,8:8,44,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_9,9:9,44,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_10,10:10,44,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_11,11:11,44,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_12,12:12,44,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_13,13:13,44,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_14,14:14,44,rw_me,'0,,
,,INTR_NMI_EN_1,early_irq_nmi_en_15,15:15,44,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_0,0:0,48,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_1,1:1,48,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_2,2:2,48,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_3,3:3,48,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_4,4:4,48,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_5,5:5,48,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_6,6:6,48,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_7,7:7,48,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_8,8:8,48,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_9,9:9,48,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_10,10:10,48,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_11,11:11,48,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_12,12:12,48,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_13,13:13,48,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_14,14:14,48,rw_me,'0,,
,,EVENT_EN_0,dma_done_event_en_15,15:15,48,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_0,0:0,52,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_1,1:1,52,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_2,2:2,52,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_3,3:3,52,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_4,4:4,52,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_5,5:5,52,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_6,6:6,52,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_7,7:7,52,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_8,8:8,52,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_9,9:9,52,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_10,10:10,52,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_11,11:11,52,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_12,12:12,52,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_13,13:13,52,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_14,14:14,52,rw_me,'0,,
,,EVENT_EN_1,early_irq_event_en_15,15:15,52,rw_me,'0,,
,,INTR_SW_SET,dma_done_sw_set_0,0:0,56,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_sw_set_1,1:1,56,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_sw_set_2,2:2,56,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_sw_set_3,3:3,56,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_sw_set_4,4:4,56,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_sw_set_5,5:5,56,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_sw_set_6,6:6,56,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_sw_set_7,7:7,56,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_sw_set_8,8:8,56,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_sw_set_9,9:9,56,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_sw_set_10,10:10,56,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_sw_set_11,11:11,56,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_sw_set_12,12:12,56,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_sw_set_13,13:13,56,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_sw_set_14,14:14,56,rw_pulse,'0,,
,,INTR_SW_SET,dma_done_sw_set_15,15:15,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_0,16:16,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_1,17:17,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_2,18:18,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_3,19:19,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_4,20:20,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_5,21:21,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_6,22:22,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_7,23:23,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_8,24:24,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_9,25:25,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_10,26:26,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_11,27:27,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_12,28:28,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_13,29:29,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_14,30:30,56,rw_pulse,'0,,
,,INTR_SW_SET,early_irq_sw_set_15,31:31,56,rw_pulse,'0,,
,,DMA_CFG_0,ctrl_base_ptr,31:0,60,rw,'0,Returns the base address of the primary data structure,
,,DMA_CFG_1,alt_ctrl_base_ptr,31:0,64,rw,'0,Returns the base address of the alternate data structure,
,,DMA_CFG_2,chnls_minus_1,4:0,68,rw,'0,Returns the number of the DMA channels minus 1,
,,DMA_CFG_2,master_enable,5:5,68,rw,'0,"1: controller is enabled
0: controller is disabled",
,,DMA_WAITONREQ,waitonreq,15:0,72,rw,255,"when high it prevents dma_active[] from deasserting until 
dma_req[] are low",
,,FILL_MODE,fill_mode_en,0:0,76,rw,'0,enables the fill mode,
,,FILL_MODE_CFG,fill_mode_chnl_no,3:0,80,rw,'0,"specifies the channel number which would be using the fill 
Fill mode. At one time only one channel can make use of this 
Mode",
,,FILL_MODE_CFG,fill_mode_incr_val,11:4,80,rw,'0,value to tbe increemented after every transfer,
,,FILL_MODE_CFG,fill_mode_init_val,19:12,80,rw,'0,value to be initialized with at the start of the transaction,
,,STRIDE_MODE,stride_mode_en,0:0,84,rw,'0,enables the stride mode,
,,STRIDE_MODE_CFG_0,stride_mode_chnl_no,3:0,88,rw,'0,"specifies the channel number which would be using the 
Stride mode, at a time only one channel can use stride mode",
,,STRIDE_MODE_CFG_0,src_stride_val,7:4,88,rw,'0,"specifies the value by which source address would be 
Increemented after every dma transfer",
,,STRIDE_MODE_CFG_0,dst_stride_val,11:8,88,rw,'0,"specifies the value by which destination address would be 
Increemented after every dma transfer",
,,STRIDE_MODE_CFG_0,src_inc,13:12,88,rw,'0,"0: byte
1: half word
2: word",
,,STRIDE_MODE_CFG_0,dst_inc,15:14,88,rw,'0,"0: byte
1: half word
2: word",
,,STRIDE_MODE_CFG_1,stride_mode_src_base_addr,31:0,92,rw,'0,specifies source base address,
,,STRIDE_MODE_CFG_2,stride_mode_dst_base_addr,31:0,96,rw,'0,specifies destination base address,
,,DMA_EARLY_IRQ_0,rem_transaction_chnl0,9:0,100,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_1,rem_transaction_chnl1,9:0,104,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_2,rem_transaction_chnl2,9:0,108,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_3,rem_transaction_chnl3,9:0,112,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_4,rem_transaction_chnl4,9:0,116,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_5,rem_transaction_chnl5,9:0,120,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_6,rem_transaction_chnl6,9:0,124,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_7,rem_transaction_chnl7,9:0,128,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_8,rem_transaction_chnl8,9:0,132,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_9,rem_transaction_chnl9,9:0,136,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_10,rem_transaction_chnl10,9:0,140,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_11,rem_transaction_chnl11,9:0,144,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_12,rem_transaction_chnl12,9:0,148,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_13,rem_transaction_chnl13,9:0,152,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_14,rem_transaction_chnl14,9:0,156,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_15,rem_transaction_chnl15,9:0,160,rw,'0,"remaining transaction for a given dma. Value should be less 
Than total number of transaction",
,,DMA_EARLY_IRQ_CFG,early_irq_alternate_sel,15:0,164,rw,'0,For each channel each bit represents whether to use alternate configuration memory or not,
,,REPEATED_TRANSFER_EN,rptd_trnsfr_en,15:0,168,rw,'0,"Enables repeated transfer, where each bit represents the corresponding channel",
,,REPEATED_TRANSFER_CHNL_0,rptd_trnsfr_total_transaction_chnl0,9:0,172,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_CHNL_1,rptd_trnsfr_total_transaction_chnl1,9:0,176,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_CHNL_2,rptd_trnsfr_total_transaction_chnl2,9:0,180,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_CHNL_3,rptd_trnsfr_total_transaction_chnl3,9:0,184,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_CHNL_4,rptd_trnsfr_total_transaction_chnl4,9:0,188,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_CHNL_5,rptd_trnsfr_total_transaction_chnl5,9:0,192,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_CHNL_6,rptd_trnsfr_total_transaction_chnl6,9:0,196,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_CHNL_7,rptd_trnsfr_total_transaction_chnl7,9:0,200,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_CHNL_8,rptd_trnsfr_total_transaction_chnl8,9:0,204,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_CHNL_9,rptd_trnsfr_total_transaction_chnl9,9:0,208,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_CHNL_10,rptd_trnsfr_total_transaction_chnl10,9:0,212,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_CHNL_11,rptd_trnsfr_total_transaction_chnl11,9:0,216,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_CHNL_12,rptd_trnsfr_total_transaction_chnl12,9:0,220,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_CHNL_13,rptd_trnsfr_total_transaction_chnl13,9:0,224,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_CHNL_14,rptd_trnsfr_total_transaction_chnl14,9:0,228,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_CHNL_15,rptd_trnsfr_total_transaction_chnl15,9:0,232,rw,'0,Total number of transaction for the programmed DMA Transfer,
,,REPEATED_TRANSFER_ALTERNATE_SEL,rptd_trnsfr_alternate_sel,15:0,236,rw,'0,For each channel each bit represents whether to use alternate configuration memory or not,
,,DMA_ARBITRATION,dma_rr_en,0:0,240,rw,'0,"1: Round robin arbitration
0:Basic arbitration",
,,DMA_ARBITRATION_MASK,dma_rr_mask,15:0,244,rw,'0,"for each channel
0: channel req unmasked
1: channel req masked",
