   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"bc62xx_ble.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.align	1
  20              		.code	16
  21              		.thumb_func
  23              	hw_delay:
  24              	.LFB37:
  25              		.file 1 "../../../device/inc/bc62xx.h"
   1:../../../device/inc/bc62xx.h **** #ifndef _BC62XX_H_
   2:../../../device/inc/bc62xx.h **** #define _BC62XX_H_
   3:../../../device/inc/bc62xx.h **** #include <stdio.h>
   4:../../../device/inc/bc62xx.h **** #include "bc62xx_def.h"
   5:../../../device/inc/bc62xx.h **** #include "btreg.h" 
   6:../../../device/inc/bc62xx.h **** 
   7:../../../device/inc/bc62xx.h **** #ifdef __cplusplus
   8:../../../device/inc/bc62xx.h **** extern "C" {
   9:../../../device/inc/bc62xx.h **** #endif
  10:../../../device/inc/bc62xx.h **** 
  11:../../../device/inc/bc62xx.h **** /* -------------------------  Interrupt Number Definition  ------------------------ */
  12:../../../device/inc/bc62xx.h **** typedef enum 
  13:../../../device/inc/bc62xx.h **** {
  14:../../../device/inc/bc62xx.h **** /* -------------------  Cortex-M0 Processor Exceptions Numbers  -------------------                
  15:../../../device/inc/bc62xx.h **** 	Reset_IRQn                    = -15,              /*!<   1  Reset Vector, invoked on Power up and 
  16:../../../device/inc/bc62xx.h **** 	NonMaskableInt_IRQn           = -14,              /*!<   2  Non maskable Interrupt, cannot be stop
  17:../../../device/inc/bc62xx.h ****     	HardFault_IRQn                = -13,              /*!<   3  Hard Fault, all classes of Fault  
  18:../../../device/inc/bc62xx.h ****     	SVCall_IRQn                   =  -5,              /*!<  11  System Service Call via SVC instru
  19:../../../device/inc/bc62xx.h ****     	DebugMonitor_IRQn             =  -4,              /*!<  12  Debug Monitor                     
  20:../../../device/inc/bc62xx.h ****     	PendSV_IRQn                   =  -2,              /*!<  14  Pendable request for system servic
  21:../../../device/inc/bc62xx.h ****     	SysTick_IRQn                  =  -1,              /*!<  15  System Tick Timer                 
  22:../../../device/inc/bc62xx.h **** /* ---------------------  C32F0xx Specific Interrupt Numbers  --------------------                 
  23:../../../device/inc/bc62xx.h **** 	usb_handler_IRQn              =   0,
  24:../../../device/inc/bc62xx.h ****   	iicd_handler_IRQn             =   1,
  25:../../../device/inc/bc62xx.h ****   	qspi_handler_IRQn             =   2,
  26:../../../device/inc/bc62xx.h ****   	spid_handler_IRQn             =   3,
  27:../../../device/inc/bc62xx.h ****   	uart_handler_IRQn             =   4,
  28:../../../device/inc/bc62xx.h ****   	uartb_handler_IRQn            =   5,
  29:../../../device/inc/bc62xx.h ****   	adcd_handler_IRQn             =   6,
  30:../../../device/inc/bc62xx.h ****   	i2s_handler_IRQn              =   7,
  31:../../../device/inc/bc62xx.h ****   	bt_handler_IRQn               =   8,
  32:../../../device/inc/bc62xx.h **** 	GPIO0_intr						=  9,
  33:../../../device/inc/bc62xx.h **** 	GPIO1_intr						=  10,
  34:../../../device/inc/bc62xx.h **** 	GPIO2_intr						=  11,
  35:../../../device/inc/bc62xx.h **** 	GPIO3_intr						=  12,
  36:../../../device/inc/bc62xx.h **** 	GPIO4_intr						=  13,
  37:../../../device/inc/bc62xx.h **** 	GPIO5_intr						=  14,
  38:../../../device/inc/bc62xx.h **** 	GPIO6_intr						=  15,
  39:../../../device/inc/bc62xx.h **** 	GPIO7_intr						=  16,
  40:../../../device/inc/bc62xx.h **** 	GPIO8_intr						=  17,
  41:../../../device/inc/bc62xx.h **** 	GPIO9_intr						=  18,
  42:../../../device/inc/bc62xx.h **** 	GPIO10_intr						=  19,
  43:../../../device/inc/bc62xx.h **** 	GPIO11_intr						=  20,
  44:../../../device/inc/bc62xx.h **** 	GPIO12_intr						=  21,
  45:../../../device/inc/bc62xx.h **** } IRQn_Type;
  46:../../../device/inc/bc62xx.h **** 
  47:../../../device/inc/bc62xx.h **** /** @addtogroup Configuration_of_CMSIS
  48:../../../device/inc/bc62xx.h ****   * @{
  49:../../../device/inc/bc62xx.h ****   */
  50:../../../device/inc/bc62xx.h **** 
  51:../../../device/inc/bc62xx.h **** 
  52:../../../device/inc/bc62xx.h **** /* ================================================================================ */
  53:../../../device/inc/bc62xx.h **** /* ================      Processor and Core Peripheral Section     ================ */
  54:../../../device/inc/bc62xx.h **** /* ================================================================================ */
  55:../../../device/inc/bc62xx.h **** 
  56:../../../device/inc/bc62xx.h **** /* ----------------Configuration of the Cortex-M0 Processor and Core Peripherals---------------- */
  57:../../../device/inc/bc62xx.h **** #define __CM0_REV                 0x0000            /*!< Cortex-M0 Core Revision                   
  58:../../../device/inc/bc62xx.h **** #define __MPU_PRESENT                  0            /*!< MPU present or not                        
  59:../../../device/inc/bc62xx.h **** #define __NVIC_PRIO_BITS               2            /*!< Number of Bits used for Priority Levels   
  60:../../../device/inc/bc62xx.h **** #define __Vendor_SysTickConfig         0            /*!< Set to 1 if different SysTick Config is us
  61:../../../device/inc/bc62xx.h **** /** @} */ /* End of group Configuration_of_CMSIS */
  62:../../../device/inc/bc62xx.h **** 
  63:../../../device/inc/bc62xx.h **** #include <core_cm0.h>                               /*!< Cortex-M0 processor and core peripherals 
  64:../../../device/inc/bc62xx.h **** */
  65:../../../device/inc/bc62xx.h **** 
  66:../../../device/inc/bc62xx.h **** //******************************************************************************************
  67:../../../device/inc/bc62xx.h **** //start define reg address
  68:../../../device/inc/bc62xx.h **** //******************************************************************************************
  69:../../../device/inc/bc62xx.h **** #define CORE_CHIPID							  0x8000
  70:../../../device/inc/bc62xx.h **** #define CORE_KICK                  0x8003
  71:../../../device/inc/bc62xx.h **** #define CORE_LPM_WR                0x8005
  72:../../../device/inc/bc62xx.h **** #define CORE_MISC_CTRL             0x8006
  73:../../../device/inc/bc62xx.h **** #define CORE_OTP_RDATA             0x8007
  74:../../../device/inc/bc62xx.h **** #define CORE_DMA_START             0x800a
  75:../../../device/inc/bc62xx.h **** #define CORE_RESET                 0x8010
  76:../../../device/inc/bc62xx.h **** #define CORE_ENCRYPT               0x8011
  77:../../../device/inc/bc62xx.h **** #define CORE_UART_TXD              0x8015
  78:../../../device/inc/bc62xx.h **** #define CORE_UCODE_HI              0x8022
  79:../../../device/inc/bc62xx.h **** #define CORE_UCODE_CTRL            0x8023
  80:../../../device/inc/bc62xx.h **** #define CORE_UCODE_LOW             0x8024
  81:../../../device/inc/bc62xx.h **** #define CORE_UCODE_DATA            0x8025
  82:../../../device/inc/bc62xx.h **** #define	CORE_SCS_WDATA						0x8026
  83:../../../device/inc/bc62xx.h **** #define	CORE_SCS_ADDR							0x802a
  84:../../../device/inc/bc62xx.h **** #define	CORE_FLASH_OFFSET					0x802c
  85:../../../device/inc/bc62xx.h **** #define	CORE_FLASH_READ_CMD				0x802f
  86:../../../device/inc/bc62xx.h **** #define	CORE_I2S_CTRL							0x8030
  87:../../../device/inc/bc62xx.h **** #define  CORE_I2S_CLKDIV        	0x8031
  88:../../../device/inc/bc62xx.h **** #define	CORE_I2S_RX_SADDR					0x8032
  89:../../../device/inc/bc62xx.h **** #define	CORE_I2S_TX_SADDR					0x8034
  90:../../../device/inc/bc62xx.h **** #define	CORE_I2S_LEN							0x8036
  91:../../../device/inc/bc62xx.h **** #define	CORE_ADCD_MAP						0x8038
  92:../../../device/inc/bc62xx.h **** #define CORE_ADCD_DELAY						0x8039
  93:../../../device/inc/bc62xx.h **** #define CORE_ADCD_CTRL                 	    0x803B
  94:../../../device/inc/bc62xx.h **** #define	CORE_ADCD_SADDR						0x803c
  95:../../../device/inc/bc62xx.h **** #define	CORE_ADCD_EADDR						0x803e
  96:../../../device/inc/bc62xx.h **** #define	CORE_RTHALFSLOT						0x8040
  97:../../../device/inc/bc62xx.h **** #define	CORE_CLKSEL								0x8042
  98:../../../device/inc/bc62xx.h **** #define	CORE_CONFIG								0x8043
  99:../../../device/inc/bc62xx.h **** #define CORE_UART_CLKSEL               		0X8043
 100:../../../device/inc/bc62xx.h **** #define	CORE_OTP_ADDR_SET					0x8044
 101:../../../device/inc/bc62xx.h **** #define	CORE_OTPD_CTRL						0x8046
 102:../../../device/inc/bc62xx.h **** #define	CORE_OTP_CTRL							0x8046
 103:../../../device/inc/bc62xx.h **** #define	CORE_OTPD_RXADDR					0x8048
 104:../../../device/inc/bc62xx.h **** #define	CORE_OTPD_RXLEN						0x804a
 105:../../../device/inc/bc62xx.h **** #define	CORE_LPM_REG							0x804c
 106:../../../device/inc/bc62xx.h **** #define	CORE_CLKOFF								0x8050
 107:../../../device/inc/bc62xx.h **** #define	CORE_UART_BAUD						0x8052
 108:../../../device/inc/bc62xx.h **** #define	CORE_UART_RX_SADDR				0x8054
 109:../../../device/inc/bc62xx.h **** #define	CORE_UART_RX_EADDR				0x8056
 110:../../../device/inc/bc62xx.h **** #define	CORE_UART_RX_RPTR					0x8058
 111:../../../device/inc/bc62xx.h **** #define	CORE_UART_TX_SADDR				0x805a
 112:../../../device/inc/bc62xx.h **** #define	CORE_UART_TX_EADDR				0x805c
 113:../../../device/inc/bc62xx.h **** #define	CORE_UART_TX_WPTR					0x805e
 114:../../../device/inc/bc62xx.h **** #define	CORE_UART_CTRL						0x8060
 115:../../../device/inc/bc62xx.h **** #define	CORE_GPIO_KEY							0x8061
 116:../../../device/inc/bc62xx.h **** #define	CORE_CORDIC_MODE					0x8063
 117:../../../device/inc/bc62xx.h **** #define	CORE_SUM_EN								0x8063
 118:../../../device/inc/bc62xx.h **** #define	CORE_ROWCOLUMN_NUM				0x8064
 119:../../../device/inc/bc62xx.h **** #define	CORE_SCANCYCLE_TIMER			0x8065
 120:../../../device/inc/bc62xx.h **** #define	CORE_U_DEBOUNCE						0x8066
 121:../../../device/inc/bc62xx.h **** #define	CORE_M_DEBOUNCE						0x8067
 122:../../../device/inc/bc62xx.h **** #define	CORE_MODKEY								0x8068
 123:../../../device/inc/bc62xx.h **** #define	CORE_KSCTRL								0x8070
 124:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_CTRL						0x8071
 125:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_BAUD						0x8072
 126:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_RX_SADDR				0x8074
 127:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_RX_EADDR				0x8076
 128:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_RX_RPTR				0x8078
 129:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_TX_SADDR				0x807a
 130:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_TX_EADDR				0x807c
 131:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_TX_WPTR				0x807e
 132:../../../device/inc/bc62xx.h **** #define	CORE_GPIO_CONF						0x8080
 133:../../../device/inc/bc62xx.h **** #define CORE_GPIO0_CONF                 				0X8080
 134:../../../device/inc/bc62xx.h **** #define CORE_GPIO1_CONF                 				0X8081
 135:../../../device/inc/bc62xx.h **** #define CORE_GPIO2_CONF                 				0X8082
 136:../../../device/inc/bc62xx.h **** #define CORE_GPIO3_CONF                 				0X8083
 137:../../../device/inc/bc62xx.h **** #define CORE_GPIO4_CONF                 				0X8084
 138:../../../device/inc/bc62xx.h **** #define CORE_GPIO5_CONF                 				0X8085
 139:../../../device/inc/bc62xx.h **** #define CORE_GPIO6_CONF                 				0X8086
 140:../../../device/inc/bc62xx.h **** #define CORE_GPIO7_CONF                 				0X8087
 141:../../../device/inc/bc62xx.h **** #define CORE_GPIO8_CONF                 				0X8088
 142:../../../device/inc/bc62xx.h **** #define	CORE_QSPI_CTRL						0x80a0
 143:../../../device/inc/bc62xx.h **** #define	CORE_QSPI_DELAY						0x80a1
 144:../../../device/inc/bc62xx.h **** #define	CORE_QSPI_TXLEN						0x80a2
 145:../../../device/inc/bc62xx.h **** #define	CORE_QSPI_TXADDR					0x80a4
 146:../../../device/inc/bc62xx.h **** #define	CORE_QSPI_RXADDR					0x80a6
 147:../../../device/inc/bc62xx.h **** #define	CORE_QSPI_RXLEN						0x80a8
 148:../../../device/inc/bc62xx.h **** #define	CORE_IICD_CTRL						0x80aa
 149:../../../device/inc/bc62xx.h **** #define  CORE_IICD_SCL_LOW              0x80ab
 150:../../../device/inc/bc62xx.h **** #define  CORE_IICD_SCL_HIGH             0x80ac
 151:../../../device/inc/bc62xx.h **** #define  CORE_IICD_START_SETUP          0x80ad
 152:../../../device/inc/bc62xx.h **** #define  CORE_IICD_START_HOLD           0x80ae
 153:../../../device/inc/bc62xx.h **** #define  CORE_IICD_STOP_SETUP           0x80af
 154:../../../device/inc/bc62xx.h **** #define  CORE_IICD_DATA_SETUP           0x80b0
 155:../../../device/inc/bc62xx.h **** #define  CORE_IICD_DATA_HOLD            0x80b1
 156:../../../device/inc/bc62xx.h **** #define	CORE_IICD_TXLEN								0x80b2
 157:../../../device/inc/bc62xx.h **** #define	CORE_IICD_TXADDR							0x80b4
 158:../../../device/inc/bc62xx.h **** #define	CORE_IICD_RXADDR							0x80b6
 159:../../../device/inc/bc62xx.h **** #define	CORE_IICD_RXLEN							0x80b8
 160:../../../device/inc/bc62xx.h **** #define	CORE_SPID_CTRL							0x80ba
 161:../../../device/inc/bc62xx.h **** #define	CORE_SPID_DELAY							0x80bb
 162:../../../device/inc/bc62xx.h **** #define	CORE_SPID_TXLEN						0x80bc
 163:../../../device/inc/bc62xx.h **** #define	CORE_SPID_TXADDR					0x80be
 164:../../../device/inc/bc62xx.h **** #define	CORE_SPID_RXADDR					0x80c0
 165:../../../device/inc/bc62xx.h **** #define	CORE_SPID_RXLEN						0x80c2
 166:../../../device/inc/bc62xx.h **** #define	CORE_CORDIC_A							0x80c4
 167:../../../device/inc/bc62xx.h **** #define	CORE_CORDIC_B							0x80c8
 168:../../../device/inc/bc62xx.h **** #define	CORE_BIST_CTRL_REG				0x80cc
 169:../../../device/inc/bc62xx.h **** #define	CORE_CCNT_BIT							0x80cc
 170:../../../device/inc/bc62xx.h **** #define  CORE_PWM0_PCNT                 0x80cd
 171:../../../device/inc/bc62xx.h **** #define  CORE_PWM0_NCNT                 0x80cf
 172:../../../device/inc/bc62xx.h **** #define	CORE_PWM0_CTRL						0x80d1
 173:../../../device/inc/bc62xx.h **** #define  CORE_PWM1_PCNT                 0x80d2
 174:../../../device/inc/bc62xx.h **** #define  CORE_PWM1_NCNT                 0x80d4
 175:../../../device/inc/bc62xx.h **** #define	CORE_PWM1_CTRL						0x80d6
 176:../../../device/inc/bc62xx.h **** #define  CORE_PWM2_PCNT                 0x80d7
 177:../../../device/inc/bc62xx.h **** #define  CORE_PWM2_NCNT                 0x80d9
 178:../../../device/inc/bc62xx.h **** #define	CORE_PWM2_CTRL						0x80db
 179:../../../device/inc/bc62xx.h **** #define  CORE_PWM3_PCNT                 0x80dc
 180:../../../device/inc/bc62xx.h **** #define  CORE_PWM3_NCNT                 0x80de
 181:../../../device/inc/bc62xx.h **** #define	CORE_PWM3_CTRL						0x80e0
 182:../../../device/inc/bc62xx.h **** #define  CORE_PWM4_PCNT                 0x80e1
 183:../../../device/inc/bc62xx.h **** #define  CORE_PWM4_NCNT                 0x80e3
 184:../../../device/inc/bc62xx.h **** #define	CORE_PWM4_CTRL						0x80e5
 185:../../../device/inc/bc62xx.h **** #define  CORE_PWM5_PCNT                 0x80e6
 186:../../../device/inc/bc62xx.h **** #define  CORE_PWM5_NCNT                 0x80e8
 187:../../../device/inc/bc62xx.h **** #define	CORE_PWM5_CTRL						0x80ea
 188:../../../device/inc/bc62xx.h **** #define  CORE_PWM6_PCNT                 0x80eb
 189:../../../device/inc/bc62xx.h **** #define  CORE_PWM6_NCNT                 0x80ed
 190:../../../device/inc/bc62xx.h **** #define	CORE_PWM6_CTRL						0x80ef
 191:../../../device/inc/bc62xx.h **** #define  CORE_PWM7_PCNT                 0x80f0
 192:../../../device/inc/bc62xx.h **** #define  CORE_PWM7_NCNT                 0x80f2
 193:../../../device/inc/bc62xx.h **** #define	CORE_PWM7_CTRL						0x80f4
 194:../../../device/inc/bc62xx.h **** #define	CORE_CVSD_CTRL						0x80f5
 195:../../../device/inc/bc62xx.h **** #define	CORE_CVSDIN_SADDR					0x80f6
 196:../../../device/inc/bc62xx.h **** #define	CORE_CVSDOUT_SADDR				0x80f8
 197:../../../device/inc/bc62xx.h **** #define	CORE_CVSD_LEN							0x80fa
 198:../../../device/inc/bc62xx.h **** #define	CORE_PCMIN_SADDR					0x80fc
 199:../../../device/inc/bc62xx.h **** #define	CORE_PCMOUT_SADDR					0x80fe
 200:../../../device/inc/bc62xx.h **** #define	CORE_DAC_SADDR						0x8100
 201:../../../device/inc/bc62xx.h **** #define	CORE_DAC_LEN							0x8102
 202:../../../device/inc/bc62xx.h **** #define	CORE_DAC_CTRL							0x8104
 203:../../../device/inc/bc62xx.h **** #define	CORE_VOL_TEST							0x8105
 204:../../../device/inc/bc62xx.h **** #define	CORE_THRESHOLD_GAIN				0x8106
 205:../../../device/inc/bc62xx.h **** #define	CORE_THRESHOLD_MAX				0x8108
 206:../../../device/inc/bc62xx.h **** #define	CORE_VOX_TIMER_WINDOW			0x810a
 207:../../../device/inc/bc62xx.h **** #define	CORE_VOX_CTRL							0x810b
 208:../../../device/inc/bc62xx.h **** #define	CORE_DS_COEF_A						0x810c
 209:../../../device/inc/bc62xx.h **** #define	CORE_CALIBRATION_WINDOW		0x810f
 210:../../../device/inc/bc62xx.h **** #define	CORE_CLKN									0x8300
 211:../../../device/inc/bc62xx.h **** #define	CORE_EXTMCLK							0x8304
 212:../../../device/inc/bc62xx.h **** #define	CORE_MISC_STATUS					0x8308
 213:../../../device/inc/bc62xx.h **** #define	CORE_REG_ZW_COUNTER				0x8309
 214:../../../device/inc/bc62xx.h **** #define	CORE_UART_STATUS					0x830c
 215:../../../device/inc/bc62xx.h **** #define	CORE_UART_RBAUD						0x830c
 216:../../../device/inc/bc62xx.h **** #define	CORE_UART_TX_ITEMS				0x830e
 217:../../../device/inc/bc62xx.h **** #define	CORE_UART_TX_RPTR					0x8310
 218:../../../device/inc/bc62xx.h **** #define	CORE_UART_RX_ITEMS				0x8312
 219:../../../device/inc/bc62xx.h **** #define	CORE_UART_RX_WPTR					0x8314
 220:../../../device/inc/bc62xx.h **** #define	CORE_ADCD_ADDR						0x8316
 221:../../../device/inc/bc62xx.h **** #define	CORE_KEY_STAT							0x8318
 222:../../../device/inc/bc62xx.h **** #define	CORE_KEY_EVENT						0x8319
 223:../../../device/inc/bc62xx.h **** #define	CORE_KEY_EVENT_NUM				0x831a
 224:../../../device/inc/bc62xx.h **** #define	CORE_DEBUG_BAUD						0x831b
 225:../../../device/inc/bc62xx.h **** #define	CORE_GPIO_IN							0x831c
 226:../../../device/inc/bc62xx.h **** #define	CORE_I2S_WRPTR						0x8320
 227:../../../device/inc/bc62xx.h **** #define	CORE_I2S_RDPTR						0x8322
 228:../../../device/inc/bc62xx.h **** #define	CORE_SPID_REMAIN					0x8324
 229:../../../device/inc/bc62xx.h **** #define	CORE_OTPD_REMAIN					0x8326
 230:../../../device/inc/bc62xx.h **** #define	CORE_QSPI_REMAIN					0x8328
 231:../../../device/inc/bc62xx.h **** #define	CORE_IICD_REMAIN					0x832a
 232:../../../device/inc/bc62xx.h **** #define	CORE_SARDATA							0x832c
 233:../../../device/inc/bc62xx.h **** #define	CORE_OTP_ADDR							0x832e
 234:../../../device/inc/bc62xx.h **** #define	CORE_DMA_STATUS						0x8330
 235:../../../device/inc/bc62xx.h **** #define	CORE_PERF_STATUS					0x8331
 236:../../../device/inc/bc62xx.h **** #define	CORE_CORDIC_OUT						0x8332
 237:../../../device/inc/bc62xx.h **** #define	CORE_LPM_CTRL							0x8336
 238:../../../device/inc/bc62xx.h **** #define	CORE_LPM_STATUS						0x8342
 239:../../../device/inc/bc62xx.h **** #define	CORE_CCNT_COUNTER					0x834b
 240:../../../device/inc/bc62xx.h **** #define	CORE_BIST_DONE						0x834e
 241:../../../device/inc/bc62xx.h **** #define	CORE_BIST_FAIL						0x8350
 242:../../../device/inc/bc62xx.h **** #define	CORE_SUMDATA							0x8352
 243:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_STATUS					0x8354
 244:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_RBAUD					0x8354
 245:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_TX_ITEMS				0x8356
 246:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_TX_RPTR				0x8358
 247:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_RX_ITEMS				0x835a
 248:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_RX_WPTR				0x835c
 249:../../../device/inc/bc62xx.h **** #define	CORE_SCS_RDATA						0x835e
 250:../../../device/inc/bc62xx.h **** #define	CORE_PCMIN_PTR						0x8362
 251:../../../device/inc/bc62xx.h **** #define	CORE_PCMOUT_PTR						0x8364
 252:../../../device/inc/bc62xx.h **** #define	CORE_CVSDIN_PTR						0x8366
 253:../../../device/inc/bc62xx.h **** #define	CORE_CVSDOUT_PTR					0x8368
 254:../../../device/inc/bc62xx.h **** #define CORE_DAC_OUTPUT_PTR					0x836a
 255:../../../device/inc/bc62xx.h **** 
 256:../../../device/inc/bc62xx.h **** #define CORE_SARADC_CONFIG1				0x8971
 257:../../../device/inc/bc62xx.h **** #define CORE_SARADC_CONFIG2				0x8972
 258:../../../device/inc/bc62xx.h **** #define CORE_SARADC_CONFIG3				0x8973
 259:../../../device/inc/bc62xx.h **** #define CORE_SARADC_CONFIG4				0x8974
 260:../../../device/inc/bc62xx.h **** #define CORE_RF_ADC_CONFIG				0x8906
 261:../../../device/inc/bc62xx.h **** //high pass filter
 262:../../../device/inc/bc62xx.h **** #define CORE_MIC_HPF   						0x8114
 263:../../../device/inc/bc62xx.h **** #define CORE_MIC_HPF_CTR					0x8115
 264:../../../device/inc/bc62xx.h **** 
 265:../../../device/inc/bc62xx.h **** 
 266:../../../device/inc/bc62xx.h **** #define CORE_SBC_SADDR 0x810a 
 267:../../../device/inc/bc62xx.h **** #define CORE_SBC_DADDR 0x810c 
 268:../../../device/inc/bc62xx.h **** #define CORE_SBC_SLEN  0x810e 
 269:../../../device/inc/bc62xx.h **** #define CORE_SBC_DLEN  0x8110 
 270:../../../device/inc/bc62xx.h **** #define CORE_SBC_SWP   0x8112 
 271:../../../device/inc/bc62xx.h **** #define CORE_SBC_SRP   0x836c 
 272:../../../device/inc/bc62xx.h **** #define CORE_SBC_DWP   0x836e 
 273:../../../device/inc/bc62xx.h **** #define CORE_EXE_ADDR  0x8370 
 274:../../../device/inc/bc62xx.h **** #define CORE_SBC_CTRL    0x8064
 275:../../../device/inc/bc62xx.h **** #define CORE_SBC_CRL    0x800b
 276:../../../device/inc/bc62xx.h **** 
 277:../../../device/inc/bc62xx.h **** 
 278:../../../device/inc/bc62xx.h **** #define CORE_USB_CONFIG 		 0x8c00
 279:../../../device/inc/bc62xx.h **** #define CORE_USB_INT_MASK  		 0x8c01
 280:../../../device/inc/bc62xx.h **** #define CORE_USB_ADDR  			 0x8c04
 281:../../../device/inc/bc62xx.h **** #define CORE_USB_TRIG  			 0x8c10
 282:../../../device/inc/bc62xx.h **** #define CORE_USB_STALL			 0x8c11
 283:../../../device/inc/bc62xx.h **** #define CORE_USB_CLEAR  		 0x8c12
 284:../../../device/inc/bc62xx.h **** #define CORE_USB_EP				 0X8C18
 285:../../../device/inc/bc62xx.h **** #define CORE_USB_DFIFO(x)   			 (0x8c18+x)
 286:../../../device/inc/bc62xx.h **** #define CORE_USB_EP_LEN  		 0x8c20
 287:../../../device/inc/bc62xx.h **** 
 288:../../../device/inc/bc62xx.h **** #define CORE_USB_STATUS 		 0x8c26
 289:../../../device/inc/bc62xx.h **** #define CORE_USB_FIFO_EMPTY 	 0x8c27
 290:../../../device/inc/bc62xx.h **** 
 291:../../../device/inc/bc62xx.h **** 
 292:../../../device/inc/bc62xx.h **** //************************************************************************************************
 293:../../../device/inc/bc62xx.h **** //end define reg address
 294:../../../device/inc/bc62xx.h **** //************************************************************************************************
 295:../../../device/inc/bc62xx.h **** 
 296:../../../device/inc/bc62xx.h **** //*****************************************************************************
 297:../../../device/inc/bc62xx.h **** //config gpio selected function
 298:../../../device/inc/bc62xx.h **** //*****************************************************************************
 299:../../../device/inc/bc62xx.h **** #define  GPCFG_INPUT			0  
 300:../../../device/inc/bc62xx.h **** #define  GPCFG_QSPI_NCS        	2  
 301:../../../device/inc/bc62xx.h **** #define  GPCFG_QSPI_SCK        	3  
 302:../../../device/inc/bc62xx.h **** #define  GPCFG_QSPI_IO0        		4  
 303:../../../device/inc/bc62xx.h **** #define  GPCFG_QSPI_IO1        		5  
 304:../../../device/inc/bc62xx.h **** #define  GPCFG_QSPI_IO2        		6  
 305:../../../device/inc/bc62xx.h **** #define  GPCFG_QSPI_IO3        		7  
 306:../../../device/inc/bc62xx.h **** #define  GPCFG_UART_TXD        	8  
 307:../../../device/inc/bc62xx.h **** #define  GPCFG_UART_RXD        	9  
 308:../../../device/inc/bc62xx.h **** #define  GPCFG_UART_RTS        	10 
 309:../../../device/inc/bc62xx.h **** #define  GPCFG_UART_CTS        	11 
 310:../../../device/inc/bc62xx.h **** #define  GPCFG_UARTB_TXD       	12 
 311:../../../device/inc/bc62xx.h **** #define  GPCFG_UARTB_RXD       	13 
 312:../../../device/inc/bc62xx.h **** #define  GPCFG_UARTB_RTS       	14 
 313:../../../device/inc/bc62xx.h **** #define  GPCFG_UARTB_CTS       	15 
 314:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT0        	16 
 315:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT1        	17 
 316:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT2        	18 
 317:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT3        	19 
 318:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT4        	20 
 319:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT5        	21 
 320:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT6        	22 
 321:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT7        	23 
 322:../../../device/inc/bc62xx.h **** #define  GPCFG_I2S_DOUT        	24 
 323:../../../device/inc/bc62xx.h **** #define  GPCFG_I2S_LRCKOUT     	25 
 324:../../../device/inc/bc62xx.h **** #define  GPCFG_I2S_CLKOUT      	26 
 325:../../../device/inc/bc62xx.h **** #define  GPCFG_I2S_DIN         		28 
 326:../../../device/inc/bc62xx.h **** #define  GPCFG_I2S_LRCKIN      	29 
 327:../../../device/inc/bc62xx.h **** #define  GPCFG_I2S_CLKIN       		30 
 328:../../../device/inc/bc62xx.h **** #define  GPCFG_SPID_MISO       	31 
 329:../../../device/inc/bc62xx.h **** #define  GPCFG_SPID_NCS        	32 
 330:../../../device/inc/bc62xx.h **** #define  GPCFG_SPID_SCK        	33 
 331:../../../device/inc/bc62xx.h **** #define  GPCFG_SPID_MOSI       	34 
 332:../../../device/inc/bc62xx.h **** #define  GPCFG_SPID_SDIO       	35 
 333:../../../device/inc/bc62xx.h **** #define  GPCFG_JTAG_SWCLK      	36 
 334:../../../device/inc/bc62xx.h **** #define  GPCFG_JTAG_SWDAT      	37 
 335:../../../device/inc/bc62xx.h **** #define  GPCFG_QDEC_X0         	38 
 336:../../../device/inc/bc62xx.h **** #define  GPCFG_QDEC_X1         	39 
 337:../../../device/inc/bc62xx.h **** #define  GPCFG_QDEC_Y0         	40 
 338:../../../device/inc/bc62xx.h **** #define  GPCFG_QDEC_Y1         	41 
 339:../../../device/inc/bc62xx.h **** #define  GPCFG_QDEC_Z0         		42 
 340:../../../device/inc/bc62xx.h **** #define  GPCFG_QDEC_Z1         		43 
 341:../../../device/inc/bc62xx.h **** #define  GPCFG_IIC_SCL         		44 
 342:../../../device/inc/bc62xx.h **** #define  GPCFG_IIC_SDA        		45 
 343:../../../device/inc/bc62xx.h **** #define  GPCFG_OUTPUT_LOW      	62 
 344:../../../device/inc/bc62xx.h **** #define  GPCFG_OUTPUT_HIGH     	63
 345:../../../device/inc/bc62xx.h **** #define  GPCFG_PULLUP			0x40 
 346:../../../device/inc/bc62xx.h **** #define  GPCFG_PULLDOWN        	0x80 
 347:../../../device/inc/bc62xx.h **** #define  GPCFG_NO_IE           		0xc0
 348:../../../device/inc/bc62xx.h **** //*****************************************************************************
 349:../../../device/inc/bc62xx.h **** //end config gpio selected function
 350:../../../device/inc/bc62xx.h **** //*****************************************************************************
 351:../../../device/inc/bc62xx.h **** 
 352:../../../device/inc/bc62xx.h **** 
 353:../../../device/inc/bc62xx.h **** //*************************************************************************************
 354:../../../device/inc/bc62xx.h **** //interrupt id
 355:../../../device/inc/bc62xx.h **** //*************************************************************************************
 356:../../../device/inc/bc62xx.h **** #define	USB_INTID		0
 357:../../../device/inc/bc62xx.h **** #define	IICD_INTID		1
 358:../../../device/inc/bc62xx.h **** #define	QSPI_INTID		2
 359:../../../device/inc/bc62xx.h **** #define	SPID_INTID		3
 360:../../../device/inc/bc62xx.h **** #define	KEY_INTID		4
 361:../../../device/inc/bc62xx.h **** #define	UART_INTID		5
 362:../../../device/inc/bc62xx.h **** #define	UARTB_INTID	6
 363:../../../device/inc/bc62xx.h **** #define	ADCD_INTID		7
 364:../../../device/inc/bc62xx.h **** #define	I2S_INTID		8
 365:../../../device/inc/bc62xx.h **** #define	BT_INTID		9
 366:../../../device/inc/bc62xx.h **** #define	RSA_INTID		10
 367:../../../device/inc/bc62xx.h **** //*************************************************************************************
 368:../../../device/inc/bc62xx.h **** //end interrupt id
 369:../../../device/inc/bc62xx.h **** //*************************************************************************************
 370:../../../device/inc/bc62xx.h **** 
 371:../../../device/inc/bc62xx.h **** 
 372:../../../device/inc/bc62xx.h **** #define reg_map(reg)		((int)(reg) | 0x10000000)
 373:../../../device/inc/bc62xx.h **** #define reg_map_m0(reg)	((int)(reg) | 0x10010000)
 374:../../../device/inc/bc62xx.h **** #define PREFETCH_LINE(addr)	*(volatile int*)0x20000000 = addr
 375:../../../device/inc/bc62xx.h **** #define des_ctrl			*(volatile uint8_t*)0x30000002
 376:../../../device/inc/bc62xx.h **** #define des_key(x)		*(volatile uint8_t*)(0x30000003 + x)
 377:../../../device/inc/bc62xx.h **** #define des_in(x)			*(volatile uint8_t*)(0x30000018 + x)
 378:../../../device/inc/bc62xx.h **** #define crypt_status		*(volatile uint8_t*)0x30010000
 379:../../../device/inc/bc62xx.h **** #define des_out(x)			*(volatile uint8_t*)(0x30010004 + x)
 380:../../../device/inc/bc62xx.h **** #define des_start			*(volatile uint8_t*)0x30008000
 381:../../../device/inc/bc62xx.h **** #define rsa_exp(x)			*(volatile int32_t*)(0x30020000 + x*4)
 382:../../../device/inc/bc62xx.h **** #define rsa_out(x)			*(volatile int32_t*)(0x30020000 + x*4)
 383:../../../device/inc/bc62xx.h **** #define rsa_in(x)			*(volatile int32_t*)(0x30020080 + x*4)
 384:../../../device/inc/bc62xx.h **** #define rsa_mod(x)		*(volatile int32_t*)(0x30020100 + x*4)
 385:../../../device/inc/bc62xx.h **** #define rsa_ctrl			*(volatile int32_t*)0x30020180
 386:../../../device/inc/bc62xx.h **** 
 387:../../../device/inc/bc62xx.h **** #define NVIC_SETENA		*(volatile int32_t*)0xe000e100
 388:../../../device/inc/bc62xx.h **** #define NVIC_CLRENA		*(volatile int32_t*)0xe000e180
 389:../../../device/inc/bc62xx.h **** #define NVIC_ISPR		*(volatile int32_t*)0xe000e200
 390:../../../device/inc/bc62xx.h **** #define NVIC_ICPR		*(volatile int32_t*)0xe000e280
 391:../../../device/inc/bc62xx.h **** #define NVIC_SETPEND      *(volatile int32_t*)0xe000e200
 392:../../../device/inc/bc62xx.h **** #define NVIC_CLRPEND      *(volatile int32_t*)0xe000e280
 393:../../../device/inc/bc62xx.h **** #define NVIC_00_03_IPR		*(volatile int32_t*)0xe000e400
 394:../../../device/inc/bc62xx.h **** #define NVIC_04_07_IPR		*(volatile int32_t*)0xe000e404
 395:../../../device/inc/bc62xx.h **** #define NVIC_08_11_IPR		*(volatile int32_t*)0xe000e408
 396:../../../device/inc/bc62xx.h **** #define NVIC_12_15_IPR		*(volatile int32_t*)0xe000e40C
 397:../../../device/inc/bc62xx.h **** #define NVIC_16_19_IPR		*(volatile int32_t*)0xe000e410
 398:../../../device/inc/bc62xx.h **** #define NVIC_20_23_IPR		*(volatile int32_t*)0xe000e414
 399:../../../device/inc/bc62xx.h **** #define NVIC_24_27_IPR		*(volatile int32_t*)0xe000e418
 400:../../../device/inc/bc62xx.h **** #define NVIC_28_31_IPR		*(volatile int32_t*)0xe000e40C
 401:../../../device/inc/bc62xx.h **** 
 402:../../../device/inc/bc62xx.h **** #define CPU_MHZ        (48*1000000)
 403:../../../device/inc/bc62xx.h **** /* SysTick registers */  
 404:../../../device/inc/bc62xx.h **** /* SysTick control & status */ 
 405:../../../device/inc/bc62xx.h **** #define INITCPU_SYST_CSR     ((volatile unsigned int *)0xE000E010)
 406:../../../device/inc/bc62xx.h **** /* SysTick Reload value */ 
 407:../../../device/inc/bc62xx.h **** #define INITCPU_SYST_RVR     ((volatile unsigned int *)0xE000E014)
 408:../../../device/inc/bc62xx.h **** /* SysTick Current value */ 
 409:../../../device/inc/bc62xx.h **** #define INITCPU_SYST_CVR     ((volatile unsigned int *)0xE000E018)
 410:../../../device/inc/bc62xx.h **** /* SysTick CSR register bits */ 
 411:../../../device/inc/bc62xx.h **** #define INITCPU_SYST_CSR_COUNTFLAG (1 << 16)
 412:../../../device/inc/bc62xx.h **** #define INITCPU_SYST_CSR_CLKSOURCE (1 << 2)
 413:../../../device/inc/bc62xx.h **** #define INITCPU_SYST_CSR_TICKINT   (1 << 1)
 414:../../../device/inc/bc62xx.h **** #define INITCPU_SYST_CSR_ENABLE    (1 << 0)
 415:../../../device/inc/bc62xx.h **** 
 416:../../../device/inc/bc62xx.h **** static inline void enable_intr(int intid)   { NVIC_SETENA |= 1 << intid;}
 417:../../../device/inc/bc62xx.h **** static inline void disable_intr(int intid)  { NVIC_CLRENA |= 1 << intid;}
 418:../../../device/inc/bc62xx.h **** 
 419:../../../device/inc/bc62xx.h **** typedef unsigned char byte;
 420:../../../device/inc/bc62xx.h **** typedef unsigned short word;
 421:../../../device/inc/bc62xx.h **** 
 422:../../../device/inc/bc62xx.h **** void _nop() __attribute__((optimize("O0")));
 423:../../../device/inc/bc62xx.h **** 
 424:../../../device/inc/bc62xx.h **** #define TO_16BIT_ADDR(A) (((int)A)&0xFFFF)
 425:../../../device/inc/bc62xx.h **** 
 426:../../../device/inc/bc62xx.h **** #define HREAD(reg)		*(volatile byte*)(reg_map(reg))
 427:../../../device/inc/bc62xx.h **** #define HREADW(reg)		(int)HREAD(reg) | HREAD(reg + 1) << 8
 428:../../../device/inc/bc62xx.h **** #define HWRITE(reg, val)	HREAD(reg) = (byte)(val)
 429:../../../device/inc/bc62xx.h **** #define HWRITEW(reg, val)	do { HWRITE(reg, (int)(val));HWRITE(reg + 1, (int)(val) >> 8); }while(0)
 430:../../../device/inc/bc62xx.h **** 
 431:../../../device/inc/bc62xx.h **** #define HWRITE24BIT(reg,val) do { HWRITE(reg, (int)(val));HWRITE(reg + 1, (int)(val) >> 8); HWRITE(
 432:../../../device/inc/bc62xx.h **** //#define HWOR(reg, val)	HWRITE(reg, HREAD(reg) | (val))
 433:../../../device/inc/bc62xx.h **** 
 434:../../../device/inc/bc62xx.h **** #define HWOR(reg, val)	HWRITE(reg, ((HREAD(reg) )| (val)))
 435:../../../device/inc/bc62xx.h **** #define HWCOR(reg, val)	HWRITE(reg, HREAD(reg) & ~(val))
 436:../../../device/inc/bc62xx.h **** 
 437:../../../device/inc/bc62xx.h **** //#define SETBIT(reg, val)	HWRITE(reg, HREAD(reg) | (val))
 438:../../../device/inc/bc62xx.h **** //#define CLRBIT(reg, val)	HWRITE(reg, HREAD(reg) & ~(val))
 439:../../../device/inc/bc62xx.h **** 
 440:../../../device/inc/bc62xx.h **** #define BW(addr)			(int)*(addr) << 24 | (int)*(addr + 1) << 16 | (int)*(addr + 2) << 8 | *(addr + 3
 441:../../../device/inc/bc62xx.h **** 
 442:../../../device/inc/bc62xx.h **** static inline void hw_delay() 
 443:../../../device/inc/bc62xx.h **** {
  26              		.loc 1 443 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
 444:../../../device/inc/bc62xx.h **** 	__asm__ __volatile__("nop");
  31              		.loc 1 444 0
  32              		.syntax divided
  33              	@ 444 "../../../device/inc/bc62xx.h" 1
  34 0000 C046     		nop
  35              	@ 0 "" 2
 445:../../../device/inc/bc62xx.h **** 	__asm__ __volatile__("nop");
  36              		.loc 1 445 0
  37              	@ 445 "../../../device/inc/bc62xx.h" 1
  38 0002 C046     		nop
  39              	@ 0 "" 2
 446:../../../device/inc/bc62xx.h **** 	__asm__ __volatile__("nop");
  40              		.loc 1 446 0
  41              	@ 446 "../../../device/inc/bc62xx.h" 1
  42 0004 C046     		nop
  43              	@ 0 "" 2
 447:../../../device/inc/bc62xx.h **** 	__asm__ __volatile__("nop");
  44              		.loc 1 447 0
  45              	@ 447 "../../../device/inc/bc62xx.h" 1
  46 0006 C046     		nop
  47              	@ 0 "" 2
 448:../../../device/inc/bc62xx.h **** 	__asm__ __volatile__("nop");
  48              		.loc 1 448 0
  49              	@ 448 "../../../device/inc/bc62xx.h" 1
  50 0008 C046     		nop
  51              	@ 0 "" 2
 449:../../../device/inc/bc62xx.h **** }
  52              		.loc 1 449 0
  53              		.thumb
  54              		.syntax unified
  55              		@ sp needed
  56 000a 7047     		bx	lr
  57              		.cfi_endproc
  58              	.LFE37:
  60              		.align	1
  61              		.code	16
  62              		.thumb_func
  64              	HR_REG_24BIT:
  65              	.LFB40:
  66              		.file 2 "../../../device/inc/common.h"
   1:../../../device/inc/common.h **** #ifndef __COMMON_H__
   2:../../../device/inc/common.h **** #define __COMMON_H__
   3:../../../device/inc/common.h **** 
   4:../../../device/inc/common.h **** #include <stdio.h>
   5:../../../device/inc/common.h **** #include <string.h>
   6:../../../device/inc/common.h **** #include <stdint.h>
   7:../../../device/inc/common.h **** #include <stdbool.h>
   8:../../../device/inc/common.h **** #include <stdlib.h>
   9:../../../device/inc/common.h **** 
  10:../../../device/inc/common.h **** #include "bc62xx.h"
  11:../../../device/inc/common.h **** 
  12:../../../device/inc/common.h **** #ifdef RELEASE
  13:../../../device/inc/common.h **** #define ASSERT(x) 
  14:../../../device/inc/common.h **** #else
  15:../../../device/inc/common.h **** #define ASSERT(x) while(!(x))
  16:../../../device/inc/common.h **** #endif
  17:../../../device/inc/common.h **** 
  18:../../../device/inc/common.h **** #define OS_ENTER_CRITICAL() __disable_irq() 
  19:../../../device/inc/common.h **** #define OS_EXIT_CRITICAL() __enable_irq() 
  20:../../../device/inc/common.h **** 
  21:../../../device/inc/common.h **** 
  22:../../../device/inc/common.h **** static inline void HW_REG_16BIT(uint32_t reg, uint16_t word)
  23:../../../device/inc/common.h **** {
  24:../../../device/inc/common.h ****     HW_REG_8BIT(reg, word & 0x00FF);
  25:../../../device/inc/common.h ****     hw_delay();
  26:../../../device/inc/common.h ****     HW_REG_8BIT(reg + 1,(word >> 8));
  27:../../../device/inc/common.h **** }
  28:../../../device/inc/common.h **** static inline uint16_t HR_REG_16BIT(uint32_t reg)
  29:../../../device/inc/common.h **** {
  30:../../../device/inc/common.h **** 	uint16_t return_data = 0;
  31:../../../device/inc/common.h **** 	uint16_t H_data = 0;
  32:../../../device/inc/common.h **** 	hw_delay();
  33:../../../device/inc/common.h **** 	return_data = HR_REG_8BIT(reg);
  34:../../../device/inc/common.h **** 	hw_delay();
  35:../../../device/inc/common.h **** 	H_data = HR_REG_8BIT(reg + 1);
  36:../../../device/inc/common.h **** 	return_data = (return_data | ((H_data << 8) & 0xFF00));
  37:../../../device/inc/common.h **** 	return return_data;
  38:../../../device/inc/common.h **** }
  39:../../../device/inc/common.h **** 
  40:../../../device/inc/common.h **** static inline uint32_t HR_REG_24BIT(uint32_t reg)
  41:../../../device/inc/common.h **** {
  67              		.loc 2 41 0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              	.LVL0:
  72 000c 70B5     		push	{r4, r5, r6, lr}
  73              	.LCFI0:
  74              		.cfi_def_cfa_offset 16
  75              		.cfi_offset 4, -16
  76              		.cfi_offset 5, -12
  77              		.cfi_offset 6, -8
  78              		.cfi_offset 14, -4
  79              		.loc 2 41 0
  80 000e 0600     		movs	r6, r0
  42:../../../device/inc/common.h **** 	uint32_t return_data = 0;
  43:../../../device/inc/common.h **** 	hw_delay();
  81              		.loc 2 43 0
  82 0010 FFF7F6FF 		bl	hw_delay
  83              	.LVL1:
  44:../../../device/inc/common.h **** 	return_data = HR_REG_8BIT(reg);
  84              		.loc 2 44 0
  85 0014 3478     		ldrb	r4, [r6]
  45:../../../device/inc/common.h **** 	hw_delay();
  86              		.loc 2 45 0
  87 0016 FFF7F3FF 		bl	hw_delay
  88              	.LVL2:
  46:../../../device/inc/common.h **** 	return_data = return_data |(HR_REG_8BIT(reg + 1)<<8);
  89              		.loc 2 46 0
  90 001a 7578     		ldrb	r5, [r6, #1]
  47:../../../device/inc/common.h **** 	hw_delay();
  91              		.loc 2 47 0
  92 001c FFF7F0FF 		bl	hw_delay
  93              	.LVL3:
  48:../../../device/inc/common.h **** 	return_data = return_data | (HR_REG_8BIT(reg + 2)<<16);
  94              		.loc 2 48 0
  95 0020 B378     		ldrb	r3, [r6, #2]
  46:../../../device/inc/common.h **** 	return_data = return_data |(HR_REG_8BIT(reg + 1)<<8);
  96              		.loc 2 46 0
  97 0022 EDB2     		uxtb	r5, r5
  49:../../../device/inc/common.h **** 	
  50:../../../device/inc/common.h **** 	return return_data;
  98              		.loc 2 50 0
  99 0024 2802     		lsls	r0, r5, #8
 100 0026 1B04     		lsls	r3, r3, #16
  44:../../../device/inc/common.h **** 	hw_delay();
 101              		.loc 2 44 0
 102 0028 E4B2     		uxtb	r4, r4
 103              	.LVL4:
 104              		.loc 2 50 0
 105 002a 1843     		orrs	r0, r3
 106 002c 2043     		orrs	r0, r4
  51:../../../device/inc/common.h **** }
 107              		.loc 2 51 0
 108              		@ sp needed
 109              	.LVL5:
 110 002e 70BD     		pop	{r4, r5, r6, pc}
 111              		.cfi_endproc
 112              	.LFE40:
 114              		.comm	ipcReadBuff,200,1
 115              		.comm	ipcSendBuff,30,1
 116              		.comm	gIPC_test,1,1
 117              		.align	1
 118              		.global	IpcDefaultCallBack
 119              		.code	16
 120              		.thumb_func
 122              	IpcDefaultCallBack:
 123              	.LFB41:
 124              		.file 3 "../../../drivers/hal/bc62xx_ble.c"
   1:../../../drivers/hal/bc62xx_ble.c **** /** @file
   2:../../../drivers/hal/bc62xx_ble.c ****  *
   3:../../../drivers/hal/bc62xx_ble.c ****  * IPC Application for c51 devices
   4:../../../drivers/hal/bc62xx_ble.c ****  *
   5:../../../drivers/hal/bc62xx_ble.c ****  */
   6:../../../drivers/hal/bc62xx_ble.c **** #include "bc62xx_ble.h"
   7:../../../drivers/hal/bc62xx_ble.c **** 
   8:../../../drivers/hal/bc62xx_ble.c **** //#define IPC_RX_BUFF_LEN		(30)
   9:../../../drivers/hal/bc62xx_ble.c **** #define IPC_RX_BUFF_LEN		(200)
  10:../../../drivers/hal/bc62xx_ble.c **** #define IPC_TX_BUFF_LEN		(30)
  11:../../../drivers/hal/bc62xx_ble.c **** 
  12:../../../drivers/hal/bc62xx_ble.c **** 
  13:../../../drivers/hal/bc62xx_ble.c **** static tIPCControlBlock ipcCb;
  14:../../../drivers/hal/bc62xx_ble.c **** static tIPCHandleCbArray ipcCbArray;
  15:../../../drivers/hal/bc62xx_ble.c **** 
  16:../../../drivers/hal/bc62xx_ble.c **** uint8_t ipcReadBuff[IPC_RX_BUFF_LEN];
  17:../../../drivers/hal/bc62xx_ble.c **** uint8_t ipcSendBuff[IPC_TX_BUFF_LEN];
  18:../../../drivers/hal/bc62xx_ble.c **** uint8_t gIPC_test;
  19:../../../drivers/hal/bc62xx_ble.c **** 
  20:../../../drivers/hal/bc62xx_ble.c **** 
  21:../../../drivers/hal/bc62xx_ble.c **** void IpcDefaultCallBack(uint8_t len,uint8_t *dataPtr)
  22:../../../drivers/hal/bc62xx_ble.c **** {
 125              		.loc 3 22 0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 0
 128              		@ frame_needed = 0, uses_anonymous_args = 0
 129              		@ link register save eliminated.
 130              	.LVL6:
  23:../../../drivers/hal/bc62xx_ble.c **** 	gIPC_test++;
 131              		.loc 3 23 0
 132 0030 024A     		ldr	r2, .L4
  24:../../../drivers/hal/bc62xx_ble.c **** 	return;
  25:../../../drivers/hal/bc62xx_ble.c **** }
 133              		.loc 3 25 0
 134              		@ sp needed
  23:../../../drivers/hal/bc62xx_ble.c **** 	gIPC_test++;
 135              		.loc 3 23 0
 136 0032 1378     		ldrb	r3, [r2]
 137 0034 0133     		adds	r3, r3, #1
 138 0036 1370     		strb	r3, [r2]
 139              		.loc 3 25 0
 140 0038 7047     		bx	lr
 141              	.L5:
 142 003a C046     		.align	2
 143              	.L4:
 144 003c 00000000 		.word	gIPC_test
 145              		.cfi_endproc
 146              	.LFE41:
 148              		.align	1
 149              		.global	IPC_Initialize
 150              		.code	16
 151              		.thumb_func
 153              	IPC_Initialize:
 154              	.LFB42:
  26:../../../drivers/hal/bc62xx_ble.c **** 
  27:../../../drivers/hal/bc62xx_ble.c **** void IPC_Initialize(tIPCControlBlock *Cb)
  28:../../../drivers/hal/bc62xx_ble.c **** {
 155              		.loc 3 28 0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 0
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159              	.LVL7:
  29:../../../drivers/hal/bc62xx_ble.c **** 	ipcCb = *Cb;
 160              		.loc 3 29 0
 161 0040 054A     		ldr	r2, .L7
  28:../../../drivers/hal/bc62xx_ble.c **** 	ipcCb = *Cb;
 162              		.loc 3 28 0
 163 0042 10B5     		push	{r4, lr}
 164              	.LCFI1:
 165              		.cfi_def_cfa_offset 8
 166              		.cfi_offset 4, -8
 167              		.cfi_offset 14, -4
 168              		.loc 3 29 0
 169 0044 1300     		movs	r3, r2
 170 0046 16C8     		ldmia	r0!, {r1, r2, r4}
 171 0048 16C3     		stmia	r3!, {r1, r2, r4}
 172              	.LVL8:
 173 004a 16C8     		ldmia	r0!, {r1, r2, r4}
 174 004c 16C3     		stmia	r3!, {r1, r2, r4}
 175              	.LVL9:
 176 004e 16C8     		ldmia	r0!, {r1, r2, r4}
 177 0050 16C3     		stmia	r3!, {r1, r2, r4}
 178              	.LVL10:
  30:../../../drivers/hal/bc62xx_ble.c **** }
 179              		.loc 3 30 0
 180              		@ sp needed
  29:../../../drivers/hal/bc62xx_ble.c **** 	ipcCb = *Cb;
 181              		.loc 3 29 0
 182 0052 06C8     		ldmia	r0!, {r1, r2}
 183 0054 06C3     		stmia	r3!, {r1, r2}
 184              	.LVL11:
 185              		.loc 3 30 0
 186 0056 10BD     		pop	{r4, pc}
 187              	.L8:
 188              		.align	2
 189              	.L7:
 190 0058 00000000 		.word	.LANCHOR0
 191              		.cfi_endproc
 192              	.LFE42:
 194              		.align	1
 195              		.global	IPC_init
 196              		.code	16
 197              		.thumb_func
 199              	IPC_init:
 200              	.LFB43:
  31:../../../drivers/hal/bc62xx_ble.c **** 
  32:../../../drivers/hal/bc62xx_ble.c **** void IPC_init(tIPCHandleCbArray cbArrayPtr)
  33:../../../drivers/hal/bc62xx_ble.c **** {
 201              		.loc 3 33 0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205              		@ link register save eliminated.
 206              	.LVL12:
  34:../../../drivers/hal/bc62xx_ble.c **** 	ipcCbArray = cbArrayPtr;
 207              		.loc 3 34 0
 208 005c 014B     		ldr	r3, .L10
  35:../../../drivers/hal/bc62xx_ble.c **** 	return;
  36:../../../drivers/hal/bc62xx_ble.c **** }
 209              		.loc 3 36 0
 210              		@ sp needed
  34:../../../drivers/hal/bc62xx_ble.c **** 	ipcCbArray = cbArrayPtr;
 211              		.loc 3 34 0
 212 005e D862     		str	r0, [r3, #44]
 213              		.loc 3 36 0
 214 0060 7047     		bx	lr
 215              	.L11:
 216 0062 C046     		.align	2
 217              	.L10:
 218 0064 00000000 		.word	.LANCHOR0
 219              		.cfi_endproc
 220              	.LFE43:
 222              		.align	1
 223              		.code	16
 224              		.thumb_func
 226              	ipcRx:
 227              	.LFB44:
  37:../../../drivers/hal/bc62xx_ble.c **** 
  38:../../../drivers/hal/bc62xx_ble.c **** static void ipcRx(uint8_t* Dest, uint16_t Len)
  39:../../../drivers/hal/bc62xx_ble.c **** {
 228              		.loc 3 39 0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              	.LVL13:
 233 0068 70B5     		push	{r4, r5, r6, lr}
 234              	.LCFI2:
 235              		.cfi_def_cfa_offset 16
 236              		.cfi_offset 4, -16
 237              		.cfi_offset 5, -12
 238              		.cfi_offset 6, -8
 239              		.cfi_offset 14, -4
 240              		.loc 3 39 0
 241 006a 0500     		movs	r5, r0
  40:../../../drivers/hal/bc62xx_ble.c **** 	uint32_t RxPtr = HR_REG_24BIT(reg_map(IPC_RX_READ_PTR));
 242              		.loc 3 40 0
 243 006c 1048     		ldr	r0, .L18
 244              	.LVL14:
  39:../../../drivers/hal/bc62xx_ble.c **** 	uint32_t RxPtr = HR_REG_24BIT(reg_map(IPC_RX_READ_PTR));
 245              		.loc 3 39 0
 246 006e 0C00     		movs	r4, r1
 247              		.loc 3 40 0
 248 0070 FFF7CCFF 		bl	HR_REG_24BIT
 249              	.LVL15:
 250              	.LBB2:
  41:../../../drivers/hal/bc62xx_ble.c **** 	for (uint16_t i=0; i<Len; i++) {
  42:../../../drivers/hal/bc62xx_ble.c **** 		Dest[i] = HREAD(RxPtr);
 251              		.loc 3 42 0
 252 0074 8021     		movs	r1, #128
  41:../../../drivers/hal/bc62xx_ble.c **** 	for (uint16_t i=0; i<Len; i++) {
 253              		.loc 3 41 0
 254 0076 0023     		movs	r3, #0
  43:../../../drivers/hal/bc62xx_ble.c **** 		if(++RxPtr >= IPC_RX_END) 
 255              		.loc 3 43 0
 256 0078 0E4E     		ldr	r6, .L18+4
  42:../../../drivers/hal/bc62xx_ble.c **** 		if(++RxPtr >= IPC_RX_END) 
 257              		.loc 3 42 0
 258 007a 4905     		lsls	r1, r1, #21
 259              	.LVL16:
 260              	.L13:
  41:../../../drivers/hal/bc62xx_ble.c **** 	for (uint16_t i=0; i<Len; i++) {
 261              		.loc 3 41 0 discriminator 1
 262 007c 9AB2     		uxth	r2, r3
 263 007e 9442     		cmp	r4, r2
 264 0080 09D9     		bls	.L17
  42:../../../drivers/hal/bc62xx_ble.c **** 		if(++RxPtr >= IPC_RX_END) 
 265              		.loc 3 42 0
 266 0082 0A00     		movs	r2, r1
 267 0084 0243     		orrs	r2, r0
 268 0086 1278     		ldrb	r2, [r2]
 269              		.loc 3 43 0
 270 0088 0130     		adds	r0, r0, #1
 271              	.LVL17:
  42:../../../drivers/hal/bc62xx_ble.c **** 		if(++RxPtr >= IPC_RX_END) 
 272              		.loc 3 42 0
 273 008a EA54     		strb	r2, [r5, r3]
 274              		.loc 3 43 0
 275 008c B042     		cmp	r0, r6
 276 008e 00D9     		bls	.L14
  44:../../../drivers/hal/bc62xx_ble.c **** 			RxPtr = IPC_RX_HEAD;
 277              		.loc 3 44 0
 278 0090 0948     		ldr	r0, .L18+8
 279              	.LVL18:
 280              	.L14:
 281 0092 0133     		adds	r3, r3, #1
 282              	.LVL19:
 283 0094 F2E7     		b	.L13
 284              	.LVL20:
 285              	.L17:
 286              	.LBE2:
  45:../../../drivers/hal/bc62xx_ble.c **** 	}
  46:../../../drivers/hal/bc62xx_ble.c **** 	
  47:../../../drivers/hal/bc62xx_ble.c **** 	HWRITE24BIT(IPC_RX_READ_PTR, RxPtr);
 287              		.loc 3 47 0
 288 0096 064B     		ldr	r3, .L18
 289              	.LVL21:
 290 0098 C2B2     		uxtb	r2, r0
 291              	.LVL22:
 292 009a 1A70     		strb	r2, [r3]
 293 009c 0312     		asrs	r3, r0, #8
 294 009e 074A     		ldr	r2, .L18+12
 295 00a0 DBB2     		uxtb	r3, r3
 296 00a2 1370     		strb	r3, [r2]
 297 00a4 0014     		asrs	r0, r0, #16
 298              	.LVL23:
 299 00a6 064B     		ldr	r3, .L18+16
 300 00a8 C0B2     		uxtb	r0, r0
 301 00aa 1870     		strb	r0, [r3]
  48:../../../drivers/hal/bc62xx_ble.c **** }
 302              		.loc 3 48 0
 303              		@ sp needed
 304              	.LVL24:
 305 00ac 70BD     		pop	{r4, r5, r6, pc}
 306              	.L19:
 307 00ae C046     		.align	2
 308              	.L18:
 309 00b0 0C030110 		.word	268501772
 310 00b4 FF040100 		.word	66815
 311 00b8 50030100 		.word	66384
 312 00bc 0D030110 		.word	268501773
 313 00c0 0E030110 		.word	268501774
 314              		.cfi_endproc
 315              	.LFE44:
 317              		.align	1
 318              		.code	16
 319              		.thumb_func
 321              	ipcTx:
 322              	.LFB45:
  49:../../../drivers/hal/bc62xx_ble.c **** 
  50:../../../drivers/hal/bc62xx_ble.c **** static void ipcTx(uint8_t* Src, uint8_t Len)
  51:../../../drivers/hal/bc62xx_ble.c **** {
 323              		.loc 3 51 0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 0
 326              		@ frame_needed = 0, uses_anonymous_args = 0
 327              	.LVL25:
 328 00c4 70B5     		push	{r4, r5, r6, lr}
 329              	.LCFI3:
 330              		.cfi_def_cfa_offset 16
 331              		.cfi_offset 4, -16
 332              		.cfi_offset 5, -12
 333              		.cfi_offset 6, -8
 334              		.cfi_offset 14, -4
 335              		.loc 3 51 0
 336 00c6 0400     		movs	r4, r0
  52:../../../drivers/hal/bc62xx_ble.c **** 	int me;
  53:../../../drivers/hal/bc62xx_ble.c **** 	uint32_t TxPtr = HR_REG_24BIT(reg_map(IPC_TX_WRITE_PTR));
 337              		.loc 3 53 0
 338 00c8 1048     		ldr	r0, .L25
 339              	.LVL26:
  51:../../../drivers/hal/bc62xx_ble.c **** 	int me;
 340              		.loc 3 51 0
 341 00ca 0D00     		movs	r5, r1
 342              		.loc 3 53 0
 343 00cc FFF79EFF 		bl	HR_REG_24BIT
 344              	.LVL27:
 345              	.LBB3:
  54:../../../drivers/hal/bc62xx_ble.c **** 	for (uint16_t i=0; i<Len; i++) {
  55:../../../drivers/hal/bc62xx_ble.c **** 		HWRITE(TxPtr, Src[i]);
 346              		.loc 3 55 0
 347 00d0 8022     		movs	r2, #128
 348 00d2 2300     		movs	r3, r4
  56:../../../drivers/hal/bc62xx_ble.c **** 		if(++TxPtr >= IPC_TX_END) 
 349              		.loc 3 56 0
 350 00d4 0E49     		ldr	r1, .L25+4
 351 00d6 6519     		adds	r5, r4, r5
  55:../../../drivers/hal/bc62xx_ble.c **** 		if(++TxPtr >= IPC_TX_END) 
 352              		.loc 3 55 0
 353 00d8 5205     		lsls	r2, r2, #21
 354              	.LVL28:
 355              	.L21:
  54:../../../drivers/hal/bc62xx_ble.c **** 	for (uint16_t i=0; i<Len; i++) {
 356              		.loc 3 54 0 discriminator 1
 357 00da 9D42     		cmp	r5, r3
 358 00dc 0AD0     		beq	.L24
  55:../../../drivers/hal/bc62xx_ble.c **** 		if(++TxPtr >= IPC_TX_END) 
 359              		.loc 3 55 0
 360 00de 1400     		movs	r4, r2
 361 00e0 1E78     		ldrb	r6, [r3]
 362 00e2 0443     		orrs	r4, r0
 363              		.loc 3 56 0
 364 00e4 0130     		adds	r0, r0, #1
 365              	.LVL29:
  55:../../../drivers/hal/bc62xx_ble.c **** 		if(++TxPtr >= IPC_TX_END) 
 366              		.loc 3 55 0
 367 00e6 2670     		strb	r6, [r4]
 368              		.loc 3 56 0
 369 00e8 8842     		cmp	r0, r1
 370 00ea 01D9     		bls	.L22
  57:../../../drivers/hal/bc62xx_ble.c **** 			TxPtr = IPC_TX_HEAD;
 371              		.loc 3 57 0
 372 00ec 8020     		movs	r0, #128
 373              	.LVL30:
 374 00ee 4002     		lsls	r0, r0, #9
 375              	.L22:
 376              	.LVL31:
 377 00f0 0133     		adds	r3, r3, #1
 378              	.LVL32:
 379 00f2 F2E7     		b	.L21
 380              	.LVL33:
 381              	.L24:
 382              	.LBE3:
  58:../../../drivers/hal/bc62xx_ble.c **** 		me=100;
  59:../../../drivers/hal/bc62xx_ble.c **** 		while(me--);
  60:../../../drivers/hal/bc62xx_ble.c **** 	}
  61:../../../drivers/hal/bc62xx_ble.c **** 	HWRITE24BIT(IPC_TX_WRITE_PTR, TxPtr);
 383              		.loc 3 61 0
 384 00f4 054B     		ldr	r3, .L25
 385              	.LVL34:
 386 00f6 C2B2     		uxtb	r2, r0
 387 00f8 1A70     		strb	r2, [r3]
 388 00fa 0312     		asrs	r3, r0, #8
 389 00fc 054A     		ldr	r2, .L25+8
 390 00fe DBB2     		uxtb	r3, r3
 391 0100 1370     		strb	r3, [r2]
 392 0102 0014     		asrs	r0, r0, #16
 393              	.LVL35:
 394 0104 044B     		ldr	r3, .L25+12
 395 0106 C0B2     		uxtb	r0, r0
 396 0108 1870     		strb	r0, [r3]
  62:../../../drivers/hal/bc62xx_ble.c **** }
 397              		.loc 3 62 0
 398              		@ sp needed
 399 010a 70BD     		pop	{r4, r5, r6, pc}
 400              	.L26:
 401              		.align	2
 402              	.L25:
 403 010c 00030110 		.word	268501760
 404 0110 FF020100 		.word	66303
 405 0114 01030110 		.word	268501761
 406 0118 02030110 		.word	268501762
 407              		.cfi_endproc
 408              	.LFE45:
 410              		.align	1
 411              		.global	IPC_TxBufferIsEnough
 412              		.code	16
 413              		.thumb_func
 415              	IPC_TxBufferIsEnough:
 416              	.LFB46:
  63:../../../drivers/hal/bc62xx_ble.c **** 
  64:../../../drivers/hal/bc62xx_ble.c **** unsigned char IPC_TxBufferIsEnough(uint8_t Len)
  65:../../../drivers/hal/bc62xx_ble.c **** {
 417              		.loc 3 65 0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 0
 420              		@ frame_needed = 0, uses_anonymous_args = 0
 421              	.LVL36:
 422 011c 70B5     		push	{r4, r5, r6, lr}
 423              	.LCFI4:
 424              		.cfi_def_cfa_offset 16
 425              		.cfi_offset 4, -16
 426              		.cfi_offset 5, -12
 427              		.cfi_offset 6, -8
 428              		.cfi_offset 14, -4
 429              		.loc 3 65 0
 430 011e 0500     		movs	r5, r0
  66:../../../drivers/hal/bc62xx_ble.c **** 	uint32_t TxPtr = HR_REG_24BIT(reg_map(IPC_TX_WRITE_PTR));
 431              		.loc 3 66 0
 432 0120 0C48     		ldr	r0, .L34
 433              	.LVL37:
 434 0122 FFF773FF 		bl	HR_REG_24BIT
 435              	.LVL38:
 436 0126 0400     		movs	r4, r0
 437              	.LVL39:
  67:../../../drivers/hal/bc62xx_ble.c **** 	uint32_t TxReadPtr = HR_REG_24BIT(reg_map(IPC_TX_READ_PTR));
 438              		.loc 3 67 0
 439 0128 0B48     		ldr	r0, .L34+4
 440              	.LVL40:
 441 012a FFF76FFF 		bl	HR_REG_24BIT
 442              	.LVL41:
 443              	.LBB4:
  68:../../../drivers/hal/bc62xx_ble.c **** 
  69:../../../drivers/hal/bc62xx_ble.c **** 	for (uint16_t i=0; i<Len; i++) {
 444              		.loc 3 69 0
 445 012e 0023     		movs	r3, #0
  70:../../../drivers/hal/bc62xx_ble.c **** 		if(++TxPtr >= IPC_TX_END) 
 446              		.loc 3 70 0
 447 0130 0A4A     		ldr	r2, .L34+8
  69:../../../drivers/hal/bc62xx_ble.c **** 		if(++TxPtr >= IPC_TX_END) 
 448              		.loc 3 69 0
 449 0132 ADB2     		uxth	r5, r5
 450              	.LVL42:
 451              	.L28:
  69:../../../drivers/hal/bc62xx_ble.c **** 		if(++TxPtr >= IPC_TX_END) 
 452              		.loc 3 69 0 is_stmt 0 discriminator 1
 453 0134 AB42     		cmp	r3, r5
 454 0136 09D2     		bcs	.L33
 455              		.loc 3 70 0 is_stmt 1
 456 0138 0134     		adds	r4, r4, #1
 457              	.LVL43:
 458 013a 9442     		cmp	r4, r2
 459 013c 01D9     		bls	.L29
  71:../../../drivers/hal/bc62xx_ble.c **** 			TxPtr = IPC_TX_HEAD;
 460              		.loc 3 71 0
 461 013e 8024     		movs	r4, #128
 462              	.LVL44:
 463 0140 6402     		lsls	r4, r4, #9
 464              	.L29:
 465              	.LVL45:
  72:../../../drivers/hal/bc62xx_ble.c **** 
  73:../../../drivers/hal/bc62xx_ble.c **** 		if(TxPtr == TxReadPtr)
 466              		.loc 3 73 0
 467 0142 8442     		cmp	r4, r0
 468 0144 04D0     		beq	.L32
  69:../../../drivers/hal/bc62xx_ble.c **** 		if(++TxPtr >= IPC_TX_END) 
 469              		.loc 3 69 0 discriminator 2
 470 0146 0133     		adds	r3, r3, #1
 471              	.LVL46:
 472 0148 9BB2     		uxth	r3, r3
 473              	.LVL47:
 474 014a F3E7     		b	.L28
 475              	.L33:
 476              	.LBE4:
  74:../../../drivers/hal/bc62xx_ble.c **** 			return 0;
  75:../../../drivers/hal/bc62xx_ble.c **** 
  76:../../../drivers/hal/bc62xx_ble.c **** 	}
  77:../../../drivers/hal/bc62xx_ble.c **** 	return 1;
 477              		.loc 3 77 0
 478 014c 0120     		movs	r0, #1
 479              	.LVL48:
 480              	.LBB5:
 481 014e 00E0     		b	.L30
 482              	.LVL49:
 483              	.L32:
  74:../../../drivers/hal/bc62xx_ble.c **** 			return 0;
 484              		.loc 3 74 0
 485 0150 0020     		movs	r0, #0
 486              	.LVL50:
 487              	.L30:
 488              	.LBE5:
  78:../../../drivers/hal/bc62xx_ble.c **** }
 489              		.loc 3 78 0
 490              		@ sp needed
 491              	.LVL51:
 492 0152 70BD     		pop	{r4, r5, r6, pc}
 493              	.L35:
 494              		.align	2
 495              	.L34:
 496 0154 00030110 		.word	268501760
 497 0158 04030110 		.word	268501764
 498 015c FF020100 		.word	66303
 499              		.cfi_endproc
 500              	.LFE46:
 502              		.align	1
 503              		.global	IPC_WaitBufferEnough
 504              		.code	16
 505              		.thumb_func
 507              	IPC_WaitBufferEnough:
 508              	.LFB47:
  79:../../../drivers/hal/bc62xx_ble.c **** 
  80:../../../drivers/hal/bc62xx_ble.c **** unsigned char IPC_WaitBufferEnough(uint8_t Len)
  81:../../../drivers/hal/bc62xx_ble.c **** {
 509              		.loc 3 81 0
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 0
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 513              	.LVL52:
 514 0160 10B5     		push	{r4, lr}
 515              	.LCFI5:
 516              		.cfi_def_cfa_offset 8
 517              		.cfi_offset 4, -8
 518              		.cfi_offset 14, -4
 519 0162 0400     		movs	r4, r0
 520              	.LVL53:
 521              	.L37:
  82:../../../drivers/hal/bc62xx_ble.c **** 	int m;
  83:../../../drivers/hal/bc62xx_ble.c **** 	while(1){
  84:../../../drivers/hal/bc62xx_ble.c **** 		if(IPC_TxBufferIsEnough(Len))
 522              		.loc 3 84 0
 523 0164 2000     		movs	r0, r4
 524 0166 FFF7FEFF 		bl	IPC_TxBufferIsEnough
 525              	.LVL54:
 526 016a 0028     		cmp	r0, #0
 527 016c FAD0     		beq	.L37
  85:../../../drivers/hal/bc62xx_ble.c **** 		{
  86:../../../drivers/hal/bc62xx_ble.c **** 			return 1;
  87:../../../drivers/hal/bc62xx_ble.c **** 		}
  88:../../../drivers/hal/bc62xx_ble.c **** 		else
  89:../../../drivers/hal/bc62xx_ble.c **** 		{
  90:../../../drivers/hal/bc62xx_ble.c **** 			m = 1000;
  91:../../../drivers/hal/bc62xx_ble.c **** 			while(m--);
  92:../../../drivers/hal/bc62xx_ble.c **** 		}
  93:../../../drivers/hal/bc62xx_ble.c **** 	}
  94:../../../drivers/hal/bc62xx_ble.c **** }
 528              		.loc 3 94 0
 529 016e 0120     		movs	r0, #1
 530              		@ sp needed
 531 0170 10BD     		pop	{r4, pc}
 532              		.cfi_endproc
 533              	.LFE47:
 535              		.align	1
 536              		.global	IPC_TxCommon
 537              		.code	16
 538              		.thumb_func
 540              	IPC_TxCommon:
 541              	.LFB48:
  95:../../../drivers/hal/bc62xx_ble.c **** 
  96:../../../drivers/hal/bc62xx_ble.c **** void IPC_TxCommon(uint8_t Type, uint8_t* Dt, uint8_t Len)
  97:../../../drivers/hal/bc62xx_ble.c **** {
 542              		.loc 3 97 0
 543              		.cfi_startproc
 544              		@ args = 0, pretend = 0, frame = 0
 545              		@ frame_needed = 0, uses_anonymous_args = 0
 546              	.LVL55:
 547 0172 70B5     		push	{r4, r5, r6, lr}
 548              	.LCFI6:
 549              		.cfi_def_cfa_offset 16
 550              		.cfi_offset 4, -16
 551              		.cfi_offset 5, -12
 552              		.cfi_offset 6, -8
 553              		.cfi_offset 14, -4
  98:../../../drivers/hal/bc62xx_ble.c **** 	ipcSendBuff[0] = Type;
 554              		.loc 3 98 0
 555 0174 074D     		ldr	r5, .L42
  99:../../../drivers/hal/bc62xx_ble.c **** 	if (Len == 0 || Len > IPC_TX_BUFF_LEN-2)
 556              		.loc 3 99 0
 557 0176 531E     		subs	r3, r2, #1
  97:../../../drivers/hal/bc62xx_ble.c **** 	ipcSendBuff[0] = Type;
 558              		.loc 3 97 0
 559 0178 1400     		movs	r4, r2
  98:../../../drivers/hal/bc62xx_ble.c **** 	ipcSendBuff[0] = Type;
 560              		.loc 3 98 0
 561 017a 2870     		strb	r0, [r5]
 562              		.loc 3 99 0
 563 017c 1B2B     		cmp	r3, #27
 564 017e 08D8     		bhi	.L40
 100:../../../drivers/hal/bc62xx_ble.c **** 		return;
 101:../../../drivers/hal/bc62xx_ble.c **** 	ipcSendBuff[1] = Len;
 102:../../../drivers/hal/bc62xx_ble.c **** 	memcpy(&ipcSendBuff[2], Dt, Len);
 565              		.loc 3 102 0
 566 0180 0548     		ldr	r0, .L42+4
 567              	.LVL56:
 103:../../../drivers/hal/bc62xx_ble.c **** 	ipcTx(ipcSendBuff, Len + 2);
 568              		.loc 3 103 0
 569 0182 0234     		adds	r4, r4, #2
 101:../../../drivers/hal/bc62xx_ble.c **** 	memcpy(&ipcSendBuff[2], Dt, Len);
 570              		.loc 3 101 0
 571 0184 6A70     		strb	r2, [r5, #1]
 102:../../../drivers/hal/bc62xx_ble.c **** 	ipcTx(ipcSendBuff, Len + 2);
 572              		.loc 3 102 0
 573 0186 FFF7FEFF 		bl	memcpy
 574              	.LVL57:
 575              		.loc 3 103 0
 576 018a E1B2     		uxtb	r1, r4
 577 018c 2800     		movs	r0, r5
 578 018e FFF799FF 		bl	ipcTx
 579              	.LVL58:
 580              	.L40:
 104:../../../drivers/hal/bc62xx_ble.c **** }
 581              		.loc 3 104 0
 582              		@ sp needed
 583 0192 70BD     		pop	{r4, r5, r6, pc}
 584              	.L43:
 585              		.align	2
 586              	.L42:
 587 0194 00000000 		.word	ipcSendBuff
 588 0198 02000000 		.word	ipcSendBuff+2
 589              		.cfi_endproc
 590              	.LFE48:
 592              		.align	1
 593              		.global	IPC_TxPacket
 594              		.code	16
 595              		.thumb_func
 597              	IPC_TxPacket:
 598              	.LFB49:
 105:../../../drivers/hal/bc62xx_ble.c **** 
 106:../../../drivers/hal/bc62xx_ble.c **** void IPC_TxPacket(IPC_DATA_FORMAT *packet)
 107:../../../drivers/hal/bc62xx_ble.c **** {
 599              		.loc 3 107 0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 0
 602              		@ frame_needed = 0, uses_anonymous_args = 0
 603              	.LVL59:
 108:../../../drivers/hal/bc62xx_ble.c **** 	if (packet->len == 0)
 604              		.loc 3 108 0
 605 019c 4178     		ldrb	r1, [r0, #1]
 107:../../../drivers/hal/bc62xx_ble.c **** 	if (packet->len == 0)
 606              		.loc 3 107 0
 607 019e 10B5     		push	{r4, lr}
 608              	.LCFI7:
 609              		.cfi_def_cfa_offset 8
 610              		.cfi_offset 4, -8
 611              		.cfi_offset 14, -4
 612              		.loc 3 108 0
 613 01a0 0029     		cmp	r1, #0
 614 01a2 03D0     		beq	.L44
 109:../../../drivers/hal/bc62xx_ble.c **** 		return;
 110:../../../drivers/hal/bc62xx_ble.c **** 
 111:../../../drivers/hal/bc62xx_ble.c **** 	ipcTx((unsigned char*)packet,  packet->len+ 2);
 615              		.loc 3 111 0
 616 01a4 0231     		adds	r1, r1, #2
 617 01a6 C9B2     		uxtb	r1, r1
 618 01a8 FFF78CFF 		bl	ipcTx
 619              	.LVL60:
 620              	.L44:
 112:../../../drivers/hal/bc62xx_ble.c **** }
 621              		.loc 3 112 0
 622              		@ sp needed
 623 01ac 10BD     		pop	{r4, pc}
 624              		.cfi_endproc
 625              	.LFE49:
 627              		.align	1
 628              		.global	IPC_TxControlCmd
 629              		.code	16
 630              		.thumb_func
 632              	IPC_TxControlCmd:
 633              	.LFB50:
 113:../../../drivers/hal/bc62xx_ble.c **** 
 114:../../../drivers/hal/bc62xx_ble.c **** void IPC_TxControlCmd(uint8_t Cmd)
 115:../../../drivers/hal/bc62xx_ble.c **** {
 634              		.loc 3 115 0
 635              		.cfi_startproc
 636              		@ args = 0, pretend = 0, frame = 8
 637              		@ frame_needed = 0, uses_anonymous_args = 0
 638              	.LVL61:
 639 01ae 73B5     		push	{r0, r1, r4, r5, r6, lr}
 640              	.LCFI8:
 641              		.cfi_def_cfa_offset 24
 642              		.cfi_offset 0, -24
 643              		.cfi_offset 1, -20
 644              		.cfi_offset 4, -16
 645              		.cfi_offset 5, -12
 646              		.cfi_offset 6, -8
 647              		.cfi_offset 14, -4
 116:../../../drivers/hal/bc62xx_ble.c **** #define IPC_CMD_LEN 3
 117:../../../drivers/hal/bc62xx_ble.c **** 	uint8_t cmdBuff[IPC_CMD_LEN] = {IPC_CONTROL_CMD,0x01};
 648              		.loc 3 117 0
 649 01b0 0325     		movs	r5, #3
 650 01b2 01AC     		add	r4, sp, #4
 115:../../../drivers/hal/bc62xx_ble.c **** #define IPC_CMD_LEN 3
 651              		.loc 3 115 0
 652 01b4 0600     		movs	r6, r0
 653              		.loc 3 117 0
 654 01b6 2A00     		movs	r2, r5
 655 01b8 0021     		movs	r1, #0
 656 01ba 2000     		movs	r0, r4
 657              	.LVL62:
 658 01bc FFF7FEFF 		bl	memset
 659              	.LVL63:
 660 01c0 0123     		movs	r3, #1
 118:../../../drivers/hal/bc62xx_ble.c **** 	cmdBuff[IPC_CMD_LEN - 1] = Cmd;
 119:../../../drivers/hal/bc62xx_ble.c **** 	ipcTx(cmdBuff, IPC_CMD_LEN);
 661              		.loc 3 119 0
 662 01c2 2900     		movs	r1, r5
 663 01c4 2000     		movs	r0, r4
 118:../../../drivers/hal/bc62xx_ble.c **** 	cmdBuff[IPC_CMD_LEN - 1] = Cmd;
 664              		.loc 3 118 0
 665 01c6 A670     		strb	r6, [r4, #2]
 117:../../../drivers/hal/bc62xx_ble.c **** 	cmdBuff[IPC_CMD_LEN - 1] = Cmd;
 666              		.loc 3 117 0
 667 01c8 2370     		strb	r3, [r4]
 668 01ca 6370     		strb	r3, [r4, #1]
 120:../../../drivers/hal/bc62xx_ble.c **** }
 669              		.loc 3 120 0
 670              		@ sp needed
 119:../../../drivers/hal/bc62xx_ble.c **** }
 671              		.loc 3 119 0
 672 01cc FFF77AFF 		bl	ipcTx
 673              	.LVL64:
 674              		.loc 3 120 0
 675 01d0 73BD     		pop	{r0, r1, r4, r5, r6, pc}
 676              		.cfi_endproc
 677              	.LFE50:
 679              		.align	1
 680              		.global	IPC_GetBBDIsconnectReason
 681              		.code	16
 682              		.thumb_func
 684              	IPC_GetBBDIsconnectReason:
 685              	.LFB67:
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 0
 688              		@ frame_needed = 0, uses_anonymous_args = 0
 689              		@ link register save eliminated.
 690 01d2 0020     		movs	r0, #0
 691              		@ sp needed
 692 01d4 7047     		bx	lr
 693              		.cfi_endproc
 694              	.LFE67:
 696              		.align	1
 697              		.global	IPC_CheckServerConenct
 698              		.code	16
 699              		.thumb_func
 701              	IPC_CheckServerConenct:
 702              	.LFB52:
 121:../../../drivers/hal/bc62xx_ble.c **** 
 122:../../../drivers/hal/bc62xx_ble.c **** 
 123:../../../drivers/hal/bc62xx_ble.c **** uint8_t IPC_GetBBDIsconnectReason()
 124:../../../drivers/hal/bc62xx_ble.c **** {
 125:../../../drivers/hal/bc62xx_ble.c **** 	return 0;
 126:../../../drivers/hal/bc62xx_ble.c **** }
 127:../../../drivers/hal/bc62xx_ble.c **** 
 128:../../../drivers/hal/bc62xx_ble.c **** uint8_t IPC_CheckServerConenct()
 129:../../../drivers/hal/bc62xx_ble.c **** {
 703              		.loc 3 129 0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 0
 706              		@ frame_needed = 0, uses_anonymous_args = 0
 707              		@ link register save eliminated.
 130:../../../drivers/hal/bc62xx_ble.c **** 	return 0;
 131:../../../drivers/hal/bc62xx_ble.c **** }
 708              		.loc 3 131 0
 709 01d6 0020     		movs	r0, #0
 710              		@ sp needed
 711 01d8 7047     		bx	lr
 712              		.cfi_endproc
 713              	.LFE52:
 715              		.align	1
 716              		.global	IPC_CheckReconnect
 717              		.code	16
 718              		.thumb_func
 720              	IPC_CheckReconnect:
 721              	.LFB53:
 132:../../../drivers/hal/bc62xx_ble.c **** 
 133:../../../drivers/hal/bc62xx_ble.c **** uint8_t IPC_CheckReconnect()
 134:../../../drivers/hal/bc62xx_ble.c **** {
 722              		.loc 3 134 0
 723              		.cfi_startproc
 724              		@ args = 0, pretend = 0, frame = 0
 725              		@ frame_needed = 0, uses_anonymous_args = 0
 726              		@ link register save eliminated.
 135:../../../drivers/hal/bc62xx_ble.c **** 	return 0;
 136:../../../drivers/hal/bc62xx_ble.c **** }
 727              		.loc 3 136 0
 728 01da 0020     		movs	r0, #0
 729              		@ sp needed
 730 01dc 7047     		bx	lr
 731              		.cfi_endproc
 732              	.LFE53:
 734              		.align	1
 735              		.global	IPC_WaitLpm
 736              		.code	16
 737              		.thumb_func
 739              	IPC_WaitLpm:
 740              	.LFB54:
 137:../../../drivers/hal/bc62xx_ble.c **** 
 138:../../../drivers/hal/bc62xx_ble.c **** void IPC_WaitLpm()
 139:../../../drivers/hal/bc62xx_ble.c **** {
 741              		.loc 3 139 0
 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 0
 744              		@ frame_needed = 0, uses_anonymous_args = 0
 745              	.LVL65:
 746 01de 10B5     		push	{r4, lr}
 747              	.LCFI9:
 748              		.cfi_def_cfa_offset 8
 749              		.cfi_offset 4, -8
 750              		.cfi_offset 14, -4
 140:../../../drivers/hal/bc62xx_ble.c **** 	int dayloop = 10000;
 141:../../../drivers/hal/bc62xx_ble.c **** 	while(dayloop--) hw_delay();
 751              		.loc 3 141 0
 752 01e0 034C     		ldr	r4, .L57
 753              	.LVL66:
 754              	.L54:
 755 01e2 013C     		subs	r4, r4, #1
 756              	.LVL67:
 757              		.loc 3 141 0 is_stmt 0 discriminator 1
 758 01e4 002C     		cmp	r4, #0
 759 01e6 02D0     		beq	.L56
 760              	.LVL68:
 761              		.loc 3 141 0 discriminator 2
 762 01e8 FFF70AFF 		bl	hw_delay
 763              	.LVL69:
 764 01ec F9E7     		b	.L54
 765              	.LVL70:
 766              	.L56:
 142:../../../drivers/hal/bc62xx_ble.c **** }
 767              		.loc 3 142 0 is_stmt 1
 768              		@ sp needed
 769              	.LVL71:
 770 01ee 10BD     		pop	{r4, pc}
 771              	.L58:
 772              		.align	2
 773              	.L57:
 774 01f0 11270000 		.word	10001
 775              		.cfi_endproc
 776              	.LFE54:
 778              		.align	1
 779              		.global	IPC_AbandonLpm
 780              		.code	16
 781              		.thumb_func
 783              	IPC_AbandonLpm:
 784              	.LFB55:
 143:../../../drivers/hal/bc62xx_ble.c **** 
 144:../../../drivers/hal/bc62xx_ble.c **** void IPC_AbandonLpm()
 145:../../../drivers/hal/bc62xx_ble.c **** {
 785              		.loc 3 145 0
 786              		.cfi_startproc
 787              		@ args = 0, pretend = 0, frame = 0
 788              		@ frame_needed = 0, uses_anonymous_args = 0
 789 01f4 10B5     		push	{r4, lr}
 790              	.LCFI10:
 791              		.cfi_def_cfa_offset 8
 792              		.cfi_offset 4, -8
 793              		.cfi_offset 14, -4
 146:../../../drivers/hal/bc62xx_ble.c **** 	hw_delay();
 794              		.loc 3 146 0
 795 01f6 FFF703FF 		bl	hw_delay
 796              	.LVL72:
 147:../../../drivers/hal/bc62xx_ble.c **** 	//HW_REG_8BIT(IPC_M0_BUSY_FALG_ADDR, 0);
 148:../../../drivers/hal/bc62xx_ble.c **** }
 797              		.loc 3 148 0
 798              		@ sp needed
 799 01fa 10BD     		pop	{r4, pc}
 800              		.cfi_endproc
 801              	.LFE55:
 803              		.align	1
 804              		.global	IPC_DisableLpm
 805              		.code	16
 806              		.thumb_func
 808              	IPC_DisableLpm:
 809              	.LFB69:
 810              		.cfi_startproc
 811              		@ args = 0, pretend = 0, frame = 0
 812              		@ frame_needed = 0, uses_anonymous_args = 0
 813 01fc 10B5     		push	{r4, lr}
 814              	.LCFI11:
 815              		.cfi_def_cfa_offset 8
 816              		.cfi_offset 4, -8
 817              		.cfi_offset 14, -4
 818 01fe FFF7FFFE 		bl	hw_delay
 819              		@ sp needed
 820 0202 10BD     		pop	{r4, pc}
 821              		.cfi_endproc
 822              	.LFE69:
 824              		.align	1
 825              		.global	IPC_EnableLpm
 826              		.code	16
 827              		.thumb_func
 829              	IPC_EnableLpm:
 830              	.LFB57:
 149:../../../drivers/hal/bc62xx_ble.c **** 
 150:../../../drivers/hal/bc62xx_ble.c **** 
 151:../../../drivers/hal/bc62xx_ble.c **** void IPC_DisableLpm()
 152:../../../drivers/hal/bc62xx_ble.c **** {
 153:../../../drivers/hal/bc62xx_ble.c **** 	hw_delay();
 154:../../../drivers/hal/bc62xx_ble.c **** 	//HW_REG_8BIT(IPC_LPM_FLAG_ADDR, 0);
 155:../../../drivers/hal/bc62xx_ble.c **** }
 156:../../../drivers/hal/bc62xx_ble.c **** 
 157:../../../drivers/hal/bc62xx_ble.c **** void IPC_EnableLpm()
 158:../../../drivers/hal/bc62xx_ble.c **** {
 831              		.loc 3 158 0
 832              		.cfi_startproc
 833              		@ args = 0, pretend = 0, frame = 0
 834              		@ frame_needed = 0, uses_anonymous_args = 0
 835              		.loc 3 158 0
 836 0204 10B5     		push	{r4, lr}
 837              	.LCFI12:
 838              		.cfi_def_cfa_offset 8
 839              		.cfi_offset 4, -8
 840              		.cfi_offset 14, -4
 159:../../../drivers/hal/bc62xx_ble.c **** 	hw_delay();
 841              		.loc 3 159 0
 842 0206 FFF7FBFE 		bl	hw_delay
 843              	.LVL73:
 160:../../../drivers/hal/bc62xx_ble.c **** 	//HW_REG_8BIT(IPC_LPM_FLAG_ADDR, 1);
 161:../../../drivers/hal/bc62xx_ble.c **** }
 844              		.loc 3 161 0
 845              		@ sp needed
 846 020a 10BD     		pop	{r4, pc}
 847              		.cfi_endproc
 848              	.LFE57:
 850              		.align	1
 851              		.global	IPC_IsTxBuffEmpty
 852              		.code	16
 853              		.thumb_func
 855              	IPC_IsTxBuffEmpty:
 856              	.LFB58:
 162:../../../drivers/hal/bc62xx_ble.c **** 
 163:../../../drivers/hal/bc62xx_ble.c **** 
 164:../../../drivers/hal/bc62xx_ble.c **** uint8_t IPC_IsTxBuffEmpty()
 165:../../../drivers/hal/bc62xx_ble.c **** {
 857              		.loc 3 165 0
 858              		.cfi_startproc
 859              		@ args = 0, pretend = 0, frame = 0
 860              		@ frame_needed = 0, uses_anonymous_args = 0
 861 020c 10B5     		push	{r4, lr}
 862              	.LCFI13:
 863              		.cfi_def_cfa_offset 8
 864              		.cfi_offset 4, -8
 865              		.cfi_offset 14, -4
 166:../../../drivers/hal/bc62xx_ble.c **** 	uint32_t TxReadPtr = HR_REG_24BIT(reg_map(IPC_TX_READ_PTR));
 866              		.loc 3 166 0
 867 020e 0648     		ldr	r0, .L63
 868 0210 FFF7FCFE 		bl	HR_REG_24BIT
 869              	.LVL74:
 870 0214 0400     		movs	r4, r0
 871              	.LVL75:
 167:../../../drivers/hal/bc62xx_ble.c **** 	uint32_t TxWritePtr = HR_REG_24BIT(reg_map(IPC_TX_WRITE_PTR));
 872              		.loc 3 167 0
 873 0216 0548     		ldr	r0, .L63+4
 874              	.LVL76:
 875 0218 FFF7F8FE 		bl	HR_REG_24BIT
 876              	.LVL77:
 877 021c 201A     		subs	r0, r4, r0
 878              	.LVL78:
 879 021e 4442     		rsbs	r4, r0, #0
 880 0220 6041     		adcs	r0, r0, r4
 881              	.LVL79:
 168:../../../drivers/hal/bc62xx_ble.c **** 	if (TxWritePtr == TxReadPtr)
 169:../../../drivers/hal/bc62xx_ble.c **** 		return 1;
 170:../../../drivers/hal/bc62xx_ble.c **** 	return 0;
 171:../../../drivers/hal/bc62xx_ble.c **** }
 882              		.loc 3 171 0
 883              		@ sp needed
 884 0222 C0B2     		uxtb	r0, r0
 885 0224 10BD     		pop	{r4, pc}
 886              	.L64:
 887 0226 C046     		.align	2
 888              	.L63:
 889 0228 04030110 		.word	268501764
 890 022c 00030110 		.word	268501760
 891              		.cfi_endproc
 892              	.LFE58:
 894              		.align	1
 895              		.global	IPC_IsRxBuffEmpty
 896              		.code	16
 897              		.thumb_func
 899              	IPC_IsRxBuffEmpty:
 900              	.LFB59:
 172:../../../drivers/hal/bc62xx_ble.c **** 
 173:../../../drivers/hal/bc62xx_ble.c **** uint8_t IPC_IsRxBuffEmpty()
 174:../../../drivers/hal/bc62xx_ble.c **** {
 901              		.loc 3 174 0
 902              		.cfi_startproc
 903              		@ args = 0, pretend = 0, frame = 0
 904              		@ frame_needed = 0, uses_anonymous_args = 0
 905 0230 10B5     		push	{r4, lr}
 906              	.LCFI14:
 907              		.cfi_def_cfa_offset 8
 908              		.cfi_offset 4, -8
 909              		.cfi_offset 14, -4
 175:../../../drivers/hal/bc62xx_ble.c **** 	uint32_t RxReadPtr = HR_REG_24BIT(reg_map(IPC_RX_READ_PTR));
 910              		.loc 3 175 0
 911 0232 0648     		ldr	r0, .L66
 912 0234 FFF7EAFE 		bl	HR_REG_24BIT
 913              	.LVL80:
 914 0238 0400     		movs	r4, r0
 915              	.LVL81:
 176:../../../drivers/hal/bc62xx_ble.c **** 	uint32_t RxWritePtr = HR_REG_24BIT(reg_map(IPC_RX_WRITE_PTR));
 916              		.loc 3 176 0
 917 023a 0548     		ldr	r0, .L66+4
 918              	.LVL82:
 919 023c FFF7E6FE 		bl	HR_REG_24BIT
 920              	.LVL83:
 921 0240 201A     		subs	r0, r4, r0
 922              	.LVL84:
 923 0242 4442     		rsbs	r4, r0, #0
 924 0244 6041     		adcs	r0, r0, r4
 925              	.LVL85:
 177:../../../drivers/hal/bc62xx_ble.c **** //	printf("RxReadPtr = %06x, RxWritePtr = %06x \n",RxReadPtr,RxWritePtr);
 178:../../../drivers/hal/bc62xx_ble.c **** 	if (RxReadPtr == RxWritePtr)
 179:../../../drivers/hal/bc62xx_ble.c **** 		return 1;
 180:../../../drivers/hal/bc62xx_ble.c **** 	return 0;
 181:../../../drivers/hal/bc62xx_ble.c **** }
 926              		.loc 3 181 0
 927              		@ sp needed
 928 0246 C0B2     		uxtb	r0, r0
 929 0248 10BD     		pop	{r4, pc}
 930              	.L67:
 931 024a C046     		.align	2
 932              	.L66:
 933 024c 0C030110 		.word	268501772
 934 0250 08030110 		.word	268501768
 935              		.cfi_endproc
 936              	.LFE59:
 938              		.comm	a2dpLen,2,2
 939              		.align	1
 940              		.global	IPC_HandleRxPacket
 941              		.code	16
 942              		.thumb_func
 944              	IPC_HandleRxPacket:
 945              	.LFB60:
 182:../../../drivers/hal/bc62xx_ble.c **** 
 183:../../../drivers/hal/bc62xx_ble.c **** uint16_t a2dpLen;
 184:../../../drivers/hal/bc62xx_ble.c **** 
 185:../../../drivers/hal/bc62xx_ble.c **** 
 186:../../../drivers/hal/bc62xx_ble.c **** void IPC_HandleRxPacket()
 187:../../../drivers/hal/bc62xx_ble.c **** {
 946              		.loc 3 187 0
 947              		.cfi_startproc
 948              		@ args = 0, pretend = 0, frame = 0
 949              		@ frame_needed = 0, uses_anonymous_args = 0
 950              	.LVL86:
 951 0254 70B5     		push	{r4, r5, r6, lr}
 952              	.LCFI15:
 953              		.cfi_def_cfa_offset 16
 954              		.cfi_offset 4, -16
 955              		.cfi_offset 5, -12
 956              		.cfi_offset 6, -8
 957              		.cfi_offset 14, -4
 188:../../../drivers/hal/bc62xx_ble.c **** 	uint8_t *pbuff = ipcReadBuff;
 189:../../../drivers/hal/bc62xx_ble.c **** 	if (IPC_IsRxBuffEmpty())
 958              		.loc 3 189 0
 959 0256 FFF7FEFF 		bl	IPC_IsRxBuffEmpty
 960              	.LVL87:
 961 025a 0028     		cmp	r0, #0
 962 025c 17D1     		bne	.L68
 190:../../../drivers/hal/bc62xx_ble.c **** 		return;
 191:../../../drivers/hal/bc62xx_ble.c **** 
 192:../../../drivers/hal/bc62xx_ble.c **** 	ipcRx(ipcReadBuff, 2);
 963              		.loc 3 192 0
 964 025e 0C4C     		ldr	r4, .L72
 965 0260 0221     		movs	r1, #2
 966 0262 2000     		movs	r0, r4
 967 0264 FFF700FF 		bl	ipcRx
 968              	.LVL88:
 193:../../../drivers/hal/bc62xx_ble.c **** 	if(*pbuff > IPC_TYPE_START && *pbuff < IPC_TYPE_NUM)
 969              		.loc 3 193 0
 970 0268 2378     		ldrb	r3, [r4]
 971 026a 013B     		subs	r3, r3, #1
 972 026c 0A2B     		cmp	r3, #10
 973 026e 0DD8     		bhi	.L71
 194:../../../drivers/hal/bc62xx_ble.c **** 	{
 195:../../../drivers/hal/bc62xx_ble.c **** 		ipcRx(ipcReadBuff+2, *(pbuff+1));	
 974              		.loc 3 195 0
 975 0270 084D     		ldr	r5, .L72+4
 976 0272 6178     		ldrb	r1, [r4, #1]
 977 0274 2800     		movs	r0, r5
 978 0276 FFF7F7FE 		bl	ipcRx
 979              	.LVL89:
 196:../../../drivers/hal/bc62xx_ble.c **** 		//(*gIPCHandleCb[*pbuff])(*(pbuff+1),pbuff+2);
 197:../../../drivers/hal/bc62xx_ble.c **** 		(*(*ipcCbArray)[*pbuff])(*(pbuff+1),pbuff+2);
 980              		.loc 3 197 0
 981 027a 074B     		ldr	r3, .L72+8
 982 027c 6078     		ldrb	r0, [r4, #1]
 983 027e DA6A     		ldr	r2, [r3, #44]
 984 0280 2378     		ldrb	r3, [r4]
 985 0282 2900     		movs	r1, r5
 986 0284 9B00     		lsls	r3, r3, #2
 987 0286 9B58     		ldr	r3, [r3, r2]
 988 0288 9847     		blx	r3
 989              	.LVL90:
 990 028a 00E0     		b	.L68
 991              	.L71:
 992 028c FEE7     		b	.L71
 993              	.L68:
 198:../../../drivers/hal/bc62xx_ble.c **** 	}
 199:../../../drivers/hal/bc62xx_ble.c **** 	else
 200:../../../drivers/hal/bc62xx_ble.c **** 	{
 201:../../../drivers/hal/bc62xx_ble.c **** 		while(1);
 202:../../../drivers/hal/bc62xx_ble.c **** 	}
 203:../../../drivers/hal/bc62xx_ble.c **** 
 204:../../../drivers/hal/bc62xx_ble.c **** }
 994              		.loc 3 204 0
 995              		@ sp needed
 996 028e 70BD     		pop	{r4, r5, r6, pc}
 997              	.L73:
 998              		.align	2
 999              	.L72:
 1000 0290 00000000 		.word	ipcReadBuff
 1001 0294 02000000 		.word	ipcReadBuff+2
 1002 0298 00000000 		.word	.LANCHOR0
 1003              		.cfi_endproc
 1004              	.LFE60:
 1006              		.align	1
 1007              		.global	IPC_DealSingleStep
 1008              		.code	16
 1009              		.thumb_func
 1011              	IPC_DealSingleStep:
 1012              	.LFB61:
 205:../../../drivers/hal/bc62xx_ble.c **** 
 206:../../../drivers/hal/bc62xx_ble.c **** void IPC_DealSingleStep()
 207:../../../drivers/hal/bc62xx_ble.c **** {
 1013              		.loc 3 207 0
 1014              		.cfi_startproc
 1015              		@ args = 0, pretend = 0, frame = 0
 1016              		@ frame_needed = 0, uses_anonymous_args = 0
 1017              	.LVL91:
 1018 029c 70B5     		push	{r4, r5, r6, lr}
 1019              	.LCFI16:
 1020              		.cfi_def_cfa_offset 16
 1021              		.cfi_offset 4, -16
 1022              		.cfi_offset 5, -12
 1023              		.cfi_offset 6, -8
 1024              		.cfi_offset 14, -4
 208:../../../drivers/hal/bc62xx_ble.c **** #define IPC_FRAME_HEAD_SIZE 3
 209:../../../drivers/hal/bc62xx_ble.c **** 	uint8_t *pbuff = ipcReadBuff;//30
 210:../../../drivers/hal/bc62xx_ble.c **** 	if (IPC_IsRxBuffEmpty())
 1025              		.loc 3 210 0
 1026 029e FFF7FEFF 		bl	IPC_IsRxBuffEmpty
 1027              	.LVL92:
 1028 02a2 0028     		cmp	r0, #0
 1029 02a4 00D0     		beq	.LCB841
 1030 02a6 90E0     		b	.L74	@long jump
 1031              	.LCB841:
 211:../../../drivers/hal/bc62xx_ble.c **** 		return;
 212:../../../drivers/hal/bc62xx_ble.c **** 			
 213:../../../drivers/hal/bc62xx_ble.c **** 	ipcRx(ipcReadBuff, IPC_FRAME_HEAD_SIZE);
 1032              		.loc 3 213 0
 1033 02a8 484D     		ldr	r5, .L113
 1034 02aa 0321     		movs	r1, #3
 1035 02ac 2800     		movs	r0, r5
 1036 02ae FFF7DBFE 		bl	ipcRx
 1037              	.LVL93:
 214:../../../drivers/hal/bc62xx_ble.c ****  		
 215:../../../drivers/hal/bc62xx_ble.c **** 	if (*pbuff == IPC_CONTROL_EVT) {
 1038              		.loc 3 215 0
 1039 02b2 2B78     		ldrb	r3, [r5]
 1040 02b4 022B     		cmp	r3, #2
 1041 02b6 08D1     		bne	.L77
 1042              	.LVL94:
 216:../../../drivers/hal/bc62xx_ble.c **** 		pbuff += 2;
 217:../../../drivers/hal/bc62xx_ble.c **** 		if(ipcCb.evtcb) ipcCb.evtcb(*pbuff);//
 1043              		.loc 3 217 0
 1044 02b8 454B     		ldr	r3, .L113+4
 1045 02ba 464E     		ldr	r6, .L113+8
 1046              	.LVL95:
 1047 02bc 1B68     		ldr	r3, [r3]
 216:../../../drivers/hal/bc62xx_ble.c **** 		pbuff += 2;
 1048              		.loc 3 216 0
 1049 02be 3400     		movs	r4, r6
 1050              		.loc 3 217 0
 1051 02c0 002B     		cmp	r3, #0
 1052 02c2 24D0     		beq	.L78
 1053              		.loc 3 217 0 is_stmt 0 discriminator 1
 1054 02c4 A878     		ldrb	r0, [r5, #2]
 1055 02c6 9847     		blx	r3
 1056              	.LVL96:
 1057 02c8 21E0     		b	.L78
 1058              	.LVL97:
 1059              	.L77:
 218:../../../drivers/hal/bc62xx_ble.c **** 	}
 219:../../../drivers/hal/bc62xx_ble.c **** 	else if(*pbuff ==   IPC_24G_DATA){
 1060              		.loc 3 219 0 is_stmt 1
 1061 02ca 062B     		cmp	r3, #6
 1062 02cc 0ED1     		bne	.L79
 1063              	.LVL98:
 220:../../../drivers/hal/bc62xx_ble.c **** 		pbuff++;
 221:../../../drivers/hal/bc62xx_ble.c **** 		ipcRx(ipcReadBuff+3, *(pbuff)-1);
 1064              		.loc 3 221 0
 1065 02ce 6978     		ldrb	r1, [r5, #1]
 1066 02d0 4148     		ldr	r0, .L113+12
 1067 02d2 0139     		subs	r1, r1, #1
 1068 02d4 89B2     		uxth	r1, r1
 1069 02d6 FFF7C7FE 		bl	ipcRx
 1070              	.LVL99:
 222:../../../drivers/hal/bc62xx_ble.c **** 		if(ipcCb.g24cb) ipcCb.g24cb((pbuff+1), *(pbuff));
 1071              		.loc 3 222 0
 1072 02da 3D4B     		ldr	r3, .L113+4
 1073 02dc 9B6A     		ldr	r3, [r3, #40]
 1074 02de 002B     		cmp	r3, #0
 1075 02e0 14D0     		beq	.L111
 1076              		.loc 3 222 0 is_stmt 0 discriminator 1
 1077 02e2 6978     		ldrb	r1, [r5, #1]
 1078 02e4 3B48     		ldr	r0, .L113+8
 1079 02e6 9847     		blx	r3
 1080              	.LVL100:
 220:../../../drivers/hal/bc62xx_ble.c **** 		pbuff++;
 1081              		.loc 3 220 0 is_stmt 1 discriminator 1
 1082 02e8 3C4C     		ldr	r4, .L113+16
 1083              	.LVL101:
 1084 02ea 10E0     		b	.L78
 1085              	.LVL102:
 1086              	.L79:
 209:../../../drivers/hal/bc62xx_ble.c **** 	if (IPC_IsRxBuffEmpty())
 1087              		.loc 3 209 0
 1088 02ec 2C00     		movs	r4, r5
 223:../../../drivers/hal/bc62xx_ble.c **** 		
 224:../../../drivers/hal/bc62xx_ble.c **** 	}
 225:../../../drivers/hal/bc62xx_ble.c **** 	else if (*pbuff == IPC_SPP_DATA) {
 1089              		.loc 3 225 0
 1090 02ee 042B     		cmp	r3, #4
 1091 02f0 0DD1     		bne	.L78
 1092              	.LVL103:
 226:../../../drivers/hal/bc62xx_ble.c **** 		pbuff++;
 227:../../../drivers/hal/bc62xx_ble.c **** 		ipcRx(ipcReadBuff+IPC_FRAME_HEAD_SIZE, *pbuff -1);
 1093              		.loc 3 227 0
 1094 02f2 6978     		ldrb	r1, [r5, #1]
 1095 02f4 3848     		ldr	r0, .L113+12
 1096 02f6 0139     		subs	r1, r1, #1
 1097 02f8 89B2     		uxth	r1, r1
 1098 02fa FFF7B5FE 		bl	ipcRx
 1099              	.LVL104:
 228:../../../drivers/hal/bc62xx_ble.c **** 		if(ipcCb.sppcb) ipcCb.sppcb(pbuff+1, *pbuff);
 1100              		.loc 3 228 0
 1101 02fe 344B     		ldr	r3, .L113+4
 1102 0300 5B68     		ldr	r3, [r3, #4]
 1103 0302 002B     		cmp	r3, #0
 1104 0304 02D0     		beq	.L111
 1105              		.loc 3 228 0 is_stmt 0 discriminator 1
 1106 0306 6978     		ldrb	r1, [r5, #1]
 1107 0308 3248     		ldr	r0, .L113+8
 1108 030a 9847     		blx	r3
 1109              	.LVL105:
 1110              	.L111:
 226:../../../drivers/hal/bc62xx_ble.c **** 		pbuff++;
 1111              		.loc 3 226 0 is_stmt 1 discriminator 1
 1112 030c 334C     		ldr	r4, .L113+16
 1113              	.LVL106:
 1114              	.L78:
 229:../../../drivers/hal/bc62xx_ble.c **** 	}	
 230:../../../drivers/hal/bc62xx_ble.c **** 	if (*pbuff == IPC_BLE_DATA) {
 1115              		.loc 3 230 0
 1116 030e 2378     		ldrb	r3, [r4]
 1117 0310 052B     		cmp	r3, #5
 1118 0312 0AD1     		bne	.L82
 1119              	.LVL107:
 231:../../../drivers/hal/bc62xx_ble.c **** 		pbuff++;
 232:../../../drivers/hal/bc62xx_ble.c **** 		ipcRx(ipcReadBuff+IPC_FRAME_HEAD_SIZE, *pbuff -1);				
 1120              		.loc 3 232 0
 1121 0314 6178     		ldrb	r1, [r4, #1]
 1122 0316 3048     		ldr	r0, .L113+12
 1123 0318 0139     		subs	r1, r1, #1
 1124 031a 89B2     		uxth	r1, r1
 1125 031c FFF7A4FE 		bl	ipcRx
 1126              	.LVL108:
 233:../../../drivers/hal/bc62xx_ble.c **** 		if(ipcCb.blecb) ipcCb.blecb(pbuff+1, *pbuff);//
 1127              		.loc 3 233 0
 1128 0320 2B4B     		ldr	r3, .L113+4
 1129 0322 1B69     		ldr	r3, [r3, #16]
 1130 0324 002B     		cmp	r3, #0
 1131 0326 4DD1     		bne	.L112
 1132 0328 4FE0     		b	.L74
 1133              	.LVL109:
 1134              	.L82:
 234:../../../drivers/hal/bc62xx_ble.c **** 	}	
 235:../../../drivers/hal/bc62xx_ble.c **** 	else if (*pbuff == IPC_HID_DATA) {
 1135              		.loc 3 235 0
 1136 032a 032B     		cmp	r3, #3
 1137 032c 0AD1     		bne	.L84
 1138              	.LVL110:
 236:../../../drivers/hal/bc62xx_ble.c **** 		pbuff++;
 237:../../../drivers/hal/bc62xx_ble.c **** 		ipcRx(ipcReadBuff+IPC_FRAME_HEAD_SIZE, *pbuff -1);
 1139              		.loc 3 237 0
 1140 032e 6178     		ldrb	r1, [r4, #1]
 1141 0330 2948     		ldr	r0, .L113+12
 1142 0332 0139     		subs	r1, r1, #1
 1143 0334 89B2     		uxth	r1, r1
 1144 0336 FFF797FE 		bl	ipcRx
 1145              	.LVL111:
 238:../../../drivers/hal/bc62xx_ble.c **** 		if(ipcCb.hidcb) ipcCb.hidcb(pbuff+1, *pbuff);
 1146              		.loc 3 238 0
 1147 033a 254B     		ldr	r3, .L113+4
 1148 033c 9B69     		ldr	r3, [r3, #24]
 1149 033e 002B     		cmp	r3, #0
 1150 0340 40D1     		bne	.L112
 1151 0342 42E0     		b	.L74
 1152              	.LVL112:
 1153              	.L84:
 239:../../../drivers/hal/bc62xx_ble.c **** 	}
 240:../../../drivers/hal/bc62xx_ble.c **** 	else if (*pbuff == IPC_MESH_DATA) {
 1154              		.loc 3 240 0
 1155 0344 072B     		cmp	r3, #7
 1156 0346 10D1     		bne	.L85
 1157              	.LVL113:
 241:../../../drivers/hal/bc62xx_ble.c ****  		pbuff++;
 242:../../../drivers/hal/bc62xx_ble.c **** 		ipcRx(ipcReadBuff+IPC_FRAME_HEAD_SIZE, *pbuff -1);
 1158              		.loc 3 242 0
 1159 0348 6178     		ldrb	r1, [r4, #1]
 1160 034a 2348     		ldr	r0, .L113+12
 1161 034c 0139     		subs	r1, r1, #1
 1162 034e 89B2     		uxth	r1, r1
 1163 0350 FFF78AFE 		bl	ipcRx
 1164              	.LVL114:
 243:../../../drivers/hal/bc62xx_ble.c **** 		if(ipcCb.meshcb) ipcCb.meshcb(*(pbuff+1), pbuff+2, *pbuff-1);
 1165              		.loc 3 243 0
 1166 0354 1E4B     		ldr	r3, .L113+4
 1167 0356 DB69     		ldr	r3, [r3, #28]
 1168 0358 002B     		cmp	r3, #0
 1169 035a 36D0     		beq	.L74
 1170              		.loc 3 243 0 is_stmt 0 discriminator 1
 1171 035c 6278     		ldrb	r2, [r4, #1]
 1172 035e E11C     		adds	r1, r4, #3
 1173 0360 013A     		subs	r2, r2, #1
 1174 0362 92B2     		uxth	r2, r2
 1175 0364 A078     		ldrb	r0, [r4, #2]
 1176 0366 9847     		blx	r3
 1177              	.LVL115:
 1178 0368 2FE0     		b	.L74
 1179              	.LVL116:
 1180              	.L85:
 244:../../../drivers/hal/bc62xx_ble.c **** 	}
 245:../../../drivers/hal/bc62xx_ble.c **** 	else if (*pbuff == IPC_A2DP_DATA) {
 1181              		.loc 3 245 0 is_stmt 1
 1182 036a 0A2B     		cmp	r3, #10
 1183 036c 11D1     		bne	.L86
 1184              	.LVL117:
 246:../../../drivers/hal/bc62xx_ble.c **** 		pbuff++;
 247:../../../drivers/hal/bc62xx_ble.c **** 		a2dpLen = pbuff[0]|pbuff[1]<<8;
 1185              		.loc 3 247 0
 1186 036e A178     		ldrb	r1, [r4, #2]
 1187 0370 6378     		ldrb	r3, [r4, #1]
 248:../../../drivers/hal/bc62xx_ble.c **** 		ipcRx(ipcReadBuff+IPC_FRAME_HEAD_SIZE, a2dpLen);
 1188              		.loc 3 248 0
 1189 0372 194C     		ldr	r4, .L113+12
 1190              	.LVL118:
 247:../../../drivers/hal/bc62xx_ble.c **** 		ipcRx(ipcReadBuff+IPC_FRAME_HEAD_SIZE, a2dpLen);
 1191              		.loc 3 247 0
 1192 0374 1A4D     		ldr	r5, .L113+20
 1193 0376 0902     		lsls	r1, r1, #8
 1194 0378 1943     		orrs	r1, r3
 1195              		.loc 3 248 0
 1196 037a 2000     		movs	r0, r4
 247:../../../drivers/hal/bc62xx_ble.c **** 		ipcRx(ipcReadBuff+IPC_FRAME_HEAD_SIZE, a2dpLen);
 1197              		.loc 3 247 0
 1198 037c 2980     		strh	r1, [r5]
 1199              		.loc 3 248 0
 1200 037e FFF773FE 		bl	ipcRx
 1201              	.LVL119:
 249:../../../drivers/hal/bc62xx_ble.c **** 		if(ipcCb.a2dpcb) ipcCb.a2dpcb(ipcReadBuff+IPC_FRAME_HEAD_SIZE,a2dpLen);
 1202              		.loc 3 249 0
 1203 0382 134B     		ldr	r3, .L113+4
 1204 0384 1B6A     		ldr	r3, [r3, #32]
 1205 0386 002B     		cmp	r3, #0
 1206 0388 1FD0     		beq	.L74
 1207              		.loc 3 249 0 is_stmt 0 discriminator 1
 1208 038a 2988     		ldrh	r1, [r5]
 1209 038c 2000     		movs	r0, r4
 1210 038e 9847     		blx	r3
 1211              	.LVL120:
 1212 0390 1BE0     		b	.L74
 1213              	.LVL121:
 1214              	.L86:
 250:../../../drivers/hal/bc62xx_ble.c **** 	}
 251:../../../drivers/hal/bc62xx_ble.c **** 	else if(*pbuff == IPC_MESH_ADV_DATA) {
 1215              		.loc 3 251 0 is_stmt 1
 1216 0392 082B     		cmp	r3, #8
 1217 0394 0AD1     		bne	.L87
 1218              	.LVL122:
 252:../../../drivers/hal/bc62xx_ble.c **** 		pbuff++;
 253:../../../drivers/hal/bc62xx_ble.c **** 		ipcRx(ipcReadBuff+IPC_FRAME_HEAD_SIZE,*pbuff -1);
 1219              		.loc 3 253 0
 1220 0396 6178     		ldrb	r1, [r4, #1]
 1221 0398 0F48     		ldr	r0, .L113+12
 1222 039a 0139     		subs	r1, r1, #1
 1223 039c 89B2     		uxth	r1, r1
 1224 039e FFF763FE 		bl	ipcRx
 1225              	.LVL123:
 254:../../../drivers/hal/bc62xx_ble.c **** 		if(ipcCb.advcb) ipcCb.advcb(pbuff+1,*pbuff);
 1226              		.loc 3 254 0
 1227 03a2 0B4B     		ldr	r3, .L113+4
 1228 03a4 5B69     		ldr	r3, [r3, #20]
 1229 03a6 002B     		cmp	r3, #0
 1230 03a8 0CD1     		bne	.L112
 1231 03aa 0EE0     		b	.L74
 1232              	.LVL124:
 1233              	.L87:
 255:../../../drivers/hal/bc62xx_ble.c **** 	}else if(*pbuff == IPC_READ_CONN_PARA) {
 1234              		.loc 3 255 0
 1235 03ac 0C2B     		cmp	r3, #12
 1236 03ae 0CD1     		bne	.L74
 1237              	.LVL125:
 256:../../../drivers/hal/bc62xx_ble.c **** 		pbuff++;
 257:../../../drivers/hal/bc62xx_ble.c **** 		ipcRx(ipcReadBuff+IPC_FRAME_HEAD_SIZE,*pbuff-1);
 1238              		.loc 3 257 0
 1239 03b0 6178     		ldrb	r1, [r4, #1]
 1240 03b2 0948     		ldr	r0, .L113+12
 1241 03b4 0139     		subs	r1, r1, #1
 1242 03b6 89B2     		uxth	r1, r1
 1243 03b8 FFF756FE 		bl	ipcRx
 1244              	.LVL126:
 258:../../../drivers/hal/bc62xx_ble.c **** 		if(ipcCb.readconnparamcb) ipcCb.readconnparamcb(pbuff+1,*pbuff);//
 1245              		.loc 3 258 0
 1246 03bc 044B     		ldr	r3, .L113+4
 1247 03be 5B6A     		ldr	r3, [r3, #36]
 1248 03c0 002B     		cmp	r3, #0
 1249 03c2 02D0     		beq	.L74
 1250              	.LVL127:
 1251              	.L112:
 1252              		.loc 3 258 0 is_stmt 0 discriminator 1
 1253 03c4 6178     		ldrb	r1, [r4, #1]
 1254 03c6 A01C     		adds	r0, r4, #2
 1255 03c8 9847     		blx	r3
 1256              	.LVL128:
 1257              	.L74:
 259:../../../drivers/hal/bc62xx_ble.c **** 	}
 260:../../../drivers/hal/bc62xx_ble.c **** //	while(1);
 261:../../../drivers/hal/bc62xx_ble.c **** }
 1258              		.loc 3 261 0 is_stmt 1
 1259              		@ sp needed
 1260 03ca 70BD     		pop	{r4, r5, r6, pc}
 1261              	.L114:
 1262              		.align	2
 1263              	.L113:
 1264 03cc 00000000 		.word	ipcReadBuff
 1265 03d0 00000000 		.word	.LANCHOR0
 1266 03d4 02000000 		.word	ipcReadBuff+2
 1267 03d8 03000000 		.word	ipcReadBuff+3
 1268 03dc 01000000 		.word	ipcReadBuff+1
 1269 03e0 00000000 		.word	a2dpLen
 1270              		.cfi_endproc
 1271              	.LFE61:
 1273              		.align	1
 1274              		.global	IPC_set_ack_flag
 1275              		.code	16
 1276              		.thumb_func
 1278              	IPC_set_ack_flag:
 1279              	.LFB62:
 262:../../../drivers/hal/bc62xx_ble.c **** 
 263:../../../drivers/hal/bc62xx_ble.c **** void IPC_set_ack_flag()
 264:../../../drivers/hal/bc62xx_ble.c **** {
 1280              		.loc 3 264 0
 1281              		.cfi_startproc
 1282              		@ args = 0, pretend = 0, frame = 0
 1283              		@ frame_needed = 0, uses_anonymous_args = 0
 265:../../../drivers/hal/bc62xx_ble.c ****   HWRITE(IPC_MCU_PHASE,IPC_MCU_PHASE1_ACK);
 1284              		.loc 3 265 0
 1285 03e4 0223     		movs	r3, #2
 1286 03e6 0B49     		ldr	r1, .L122
 264:../../../drivers/hal/bc62xx_ble.c ****   HWRITE(IPC_MCU_PHASE,IPC_MCU_PHASE1_ACK);
 1287              		.loc 3 264 0
 1288 03e8 70B5     		push	{r4, r5, r6, lr}
 1289              	.LCFI17:
 1290              		.cfi_def_cfa_offset 16
 1291              		.cfi_offset 4, -16
 1292              		.cfi_offset 5, -12
 1293              		.cfi_offset 6, -8
 1294              		.cfi_offset 14, -4
 1295              		.loc 3 265 0
 1296 03ea 0B70     		strb	r3, [r1]
 266:../../../drivers/hal/bc62xx_ble.c ****   HWRITE(IPC_MCU_STATE,IPC_MCU_STATE_RUNNING);
 1297              		.loc 3 266 0
 1298 03ec 0A4B     		ldr	r3, .L122+4
 1299 03ee 0022     		movs	r2, #0
 267:../../../drivers/hal/bc62xx_ble.c ****   while(HREAD(IPC_MCU_STATE))
 1300              		.loc 3 267 0
 1301 03f0 1C00     		movs	r4, r3
 268:../../../drivers/hal/bc62xx_ble.c ****     {
 269:../../../drivers/hal/bc62xx_ble.c ****     HWRITE(0x4ff1,IPC_MCU_STATE_HIBERNATE);
 1302              		.loc 3 269 0
 1303 03f2 0126     		movs	r6, #1
 1304 03f4 094D     		ldr	r5, .L122+8
 266:../../../drivers/hal/bc62xx_ble.c ****   while(HREAD(IPC_MCU_STATE))
 1305              		.loc 3 266 0
 1306 03f6 1A70     		strb	r2, [r3]
 1307              	.L116:
 267:../../../drivers/hal/bc62xx_ble.c ****   while(HREAD(IPC_MCU_STATE))
 1308              		.loc 3 267 0
 1309 03f8 1878     		ldrb	r0, [r3]
 1310 03fa 0028     		cmp	r0, #0
 1311 03fc 02D0     		beq	.L120
 1312              		.loc 3 269 0
 1313 03fe 2E70     		strb	r6, [r5]
 270:../../../drivers/hal/bc62xx_ble.c ****     HWRITE(IPC_MCU_STATE,IPC_MCU_STATE_RUNNING);
 1314              		.loc 3 270 0
 1315 0400 2270     		strb	r2, [r4]
 1316 0402 F9E7     		b	.L116
 1317              	.L120:
 271:../../../drivers/hal/bc62xx_ble.c ****     }
 272:../../../drivers/hal/bc62xx_ble.c ****   while(HREAD(IPC_MCU_PHASE) != IPC_MCU_PHASE1_ACK)
 1318              		.loc 3 272 0
 1319 0404 034A     		ldr	r2, .L122
 273:../../../drivers/hal/bc62xx_ble.c ****     {
 274:../../../drivers/hal/bc62xx_ble.c ****     HWRITE(IPC_MCU_PHASE,IPC_MCU_PHASE1_ACK);
 1320              		.loc 3 274 0
 1321 0406 0230     		adds	r0, r0, #2
 1322              	.L118:
 272:../../../drivers/hal/bc62xx_ble.c ****     {
 1323              		.loc 3 272 0
 1324 0408 0B78     		ldrb	r3, [r1]
 1325 040a 022B     		cmp	r3, #2
 1326 040c 01D0     		beq	.L121
 1327              		.loc 3 274 0
 1328 040e 1070     		strb	r0, [r2]
 1329 0410 FAE7     		b	.L118
 1330              	.L121:
 275:../../../drivers/hal/bc62xx_ble.c ****     }
 276:../../../drivers/hal/bc62xx_ble.c **** }
 1331              		.loc 3 276 0
 1332              		@ sp needed
 1333 0412 70BD     		pop	{r4, r5, r6, pc}
 1334              	.L123:
 1335              		.align	2
 1336              	.L122:
 1337 0414 33430010 		.word	268452659
 1338 0418 34430010 		.word	268452660
 1339 041c F14F0010 		.word	268455921
 1340              		.cfi_endproc
 1341              	.LFE62:
 1343              		.align	1
 1344              		.global	IPC_set_nack_flag
 1345              		.code	16
 1346              		.thumb_func
 1348              	IPC_set_nack_flag:
 1349              	.LFB63:
 277:../../../drivers/hal/bc62xx_ble.c **** 
 278:../../../drivers/hal/bc62xx_ble.c **** void IPC_set_nack_flag()
 279:../../../drivers/hal/bc62xx_ble.c **** {
 1350              		.loc 3 279 0
 1351              		.cfi_startproc
 1352              		@ args = 0, pretend = 0, frame = 0
 1353              		@ frame_needed = 0, uses_anonymous_args = 0
 1354              		@ link register save eliminated.
 280:../../../drivers/hal/bc62xx_ble.c **** 	HWRITE(IPC_MCU_PHASE,IPC_MCU_PHASE1_NACK);
 1355              		.loc 3 280 0
 1356 0420 0122     		movs	r2, #1
 1357 0422 034B     		ldr	r3, .L125
 281:../../../drivers/hal/bc62xx_ble.c **** 	HWRITE(IPC_MCU_STATE,IPC_MCU_STATE_RUNNING);
 282:../../../drivers/hal/bc62xx_ble.c **** }
 1358              		.loc 3 282 0
 1359              		@ sp needed
 280:../../../drivers/hal/bc62xx_ble.c **** 	HWRITE(IPC_MCU_PHASE,IPC_MCU_PHASE1_NACK);
 1360              		.loc 3 280 0
 1361 0424 1A70     		strb	r2, [r3]
 281:../../../drivers/hal/bc62xx_ble.c **** 	HWRITE(IPC_MCU_STATE,IPC_MCU_STATE_RUNNING);
 1362              		.loc 3 281 0
 1363 0426 0022     		movs	r2, #0
 1364 0428 024B     		ldr	r3, .L125+4
 1365 042a 1A70     		strb	r2, [r3]
 1366              		.loc 3 282 0
 1367 042c 7047     		bx	lr
 1368              	.L126:
 1369 042e C046     		.align	2
 1370              	.L125:
 1371 0430 33430010 		.word	268452659
 1372 0434 34430010 		.word	268452660
 1373              		.cfi_endproc
 1374              	.LFE63:
 1376              		.align	1
 1377              		.global	IPC_clear_flag
 1378              		.code	16
 1379              		.thumb_func
 1381              	IPC_clear_flag:
 1382              	.LFB64:
 283:../../../drivers/hal/bc62xx_ble.c **** 
 284:../../../drivers/hal/bc62xx_ble.c **** void IPC_clear_flag()
 285:../../../drivers/hal/bc62xx_ble.c **** {
 1383              		.loc 3 285 0
 1384              		.cfi_startproc
 1385              		@ args = 0, pretend = 0, frame = 0
 1386              		@ frame_needed = 0, uses_anonymous_args = 0
 1387              		@ link register save eliminated.
 286:../../../drivers/hal/bc62xx_ble.c **** 	HWRITE(IPC_MCU_PHASE,IPC_MCU_PHASE_IDLE);
 1388              		.loc 3 286 0
 1389 0438 0023     		movs	r3, #0
 1390 043a 024A     		ldr	r2, .L128
 287:../../../drivers/hal/bc62xx_ble.c **** 	HWRITE(IPC_MCU_STATE,IPC_MCU_STATE_RUNNING);
 288:../../../drivers/hal/bc62xx_ble.c **** }
 1391              		.loc 3 288 0
 1392              		@ sp needed
 286:../../../drivers/hal/bc62xx_ble.c **** 	HWRITE(IPC_MCU_PHASE,IPC_MCU_PHASE_IDLE);
 1393              		.loc 3 286 0
 1394 043c 1370     		strb	r3, [r2]
 287:../../../drivers/hal/bc62xx_ble.c **** 	HWRITE(IPC_MCU_STATE,IPC_MCU_STATE_RUNNING);
 1395              		.loc 3 287 0
 1396 043e 024A     		ldr	r2, .L128+4
 1397 0440 1370     		strb	r3, [r2]
 1398              		.loc 3 288 0
 1399 0442 7047     		bx	lr
 1400              	.L129:
 1401              		.align	2
 1402              	.L128:
 1403 0444 33430010 		.word	268452659
 1404 0448 34430010 		.word	268452660
 1405              		.cfi_endproc
 1406              	.LFE64:
 1408              		.align	1
 1409              		.global	IPC_wait_ack
 1410              		.code	16
 1411              		.thumb_func
 1413              	IPC_wait_ack:
 1414              	.LFB65:
 289:../../../drivers/hal/bc62xx_ble.c **** 
 290:../../../drivers/hal/bc62xx_ble.c **** void IPC_wait_ack()
 291:../../../drivers/hal/bc62xx_ble.c **** {
 1415              		.loc 3 291 0
 1416              		.cfi_startproc
 1417              		@ args = 0, pretend = 0, frame = 0
 1418              		@ frame_needed = 0, uses_anonymous_args = 0
 1419              		@ link register save eliminated.
 292:../../../drivers/hal/bc62xx_ble.c **** 	int i;
 293:../../../drivers/hal/bc62xx_ble.c **** 	while(1)
 294:../../../drivers/hal/bc62xx_ble.c **** 	{
 295:../../../drivers/hal/bc62xx_ble.c **** 		i = 500;
 296:../../../drivers/hal/bc62xx_ble.c **** 		while(i--);
 297:../../../drivers/hal/bc62xx_ble.c **** 		switch (HREAD(IPC_MCU_PHASE))
 1420              		.loc 3 297 0
 1421 044c 024A     		ldr	r2, .L133
 1422              	.L131:
 1423              	.LVL129:
 1424 044e 1378     		ldrb	r3, [r2]
 1425 0450 002B     		cmp	r3, #0
 1426 0452 FCD1     		bne	.L131
 298:../../../drivers/hal/bc62xx_ble.c **** 		{
 299:../../../drivers/hal/bc62xx_ble.c **** 			case IPC_MCU_PHASE2_ACK:
 300:../../../drivers/hal/bc62xx_ble.c **** 				break;
 301:../../../drivers/hal/bc62xx_ble.c **** 			case IPC_MCU_PHASE_IDLE:
 302:../../../drivers/hal/bc62xx_ble.c **** 				return;
 303:../../../drivers/hal/bc62xx_ble.c **** 		}
 304:../../../drivers/hal/bc62xx_ble.c **** 	}
 305:../../../drivers/hal/bc62xx_ble.c **** }
 1427              		.loc 3 305 0
 1428              		@ sp needed
 1429 0454 7047     		bx	lr
 1430              	.L134:
 1431 0456 C046     		.align	2
 1432              	.L133:
 1433 0458 33430010 		.word	268452659
 1434              		.cfi_endproc
 1435              	.LFE65:
 1437              		.bss
 1438              		.align	2
 1439              		.set	.LANCHOR0,. + 0
 1442              	ipcCb:
 1443 0000 00000000 		.space	44
 1443      00000000 
 1443      00000000 
 1443      00000000 
 1443      00000000 
 1446              	ipcCbArray:
 1447 002c 00000000 		.space	4
 1448              		.text
 1449              	.Letext0:
 1450              		.file 4 "d:\\mesh\\meshstack\\bc6218\\tools\\gcc-arm-none-eabi-5_4-2016q3-20160926-win32\\arm-none
 1451              		.file 5 "d:\\mesh\\meshstack\\bc6218\\tools\\gcc-arm-none-eabi-5_4-2016q3-20160926-win32\\arm-none
 1452              		.file 6 "../../../drivers/hal/inc/bc62xx_ble.h"
