

================================================================
== Vitis HLS Report for 'IDCT2B4'
================================================================
* Date:           Mon Dec 22 13:39:38 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct2_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.202 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                        |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_IDCT2B2_fu_50  |IDCT2B2  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +------------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_3_val" [src/IDCT2.cpp:34]   --->   Operation 3 'read' 'in_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_2_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_2_val" [src/IDCT2.cpp:34]   --->   Operation 4 'read' 'in_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_1_val" [src/IDCT2.cpp:34]   --->   Operation 5 'read' 'in_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_0_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_0_val" [src/IDCT2.cpp:34]   --->   Operation 6 'read' 'in_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_1)   --->   "%shl_ln40 = shl i32 %in_1_val_read, i32 6" [src/IDCT2.cpp:40]   --->   Operation 7 'shl' 'shl_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_1)   --->   "%shl_ln40_1 = shl i32 %in_1_val_read, i32 4" [src/IDCT2.cpp:40]   --->   Operation 8 'shl' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln40_1 = add i32 %shl_ln40, i32 %shl_ln40_1" [src/IDCT2.cpp:40]   --->   Operation 9 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln40_2 = shl i32 %in_1_val_read, i32 2" [src/IDCT2.cpp:40]   --->   Operation 10 'shl' 'shl_ln40_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_2 = add i32 %add_ln40_1, i32 %shl_ln40_2" [src/IDCT2.cpp:40]   --->   Operation 11 'add' 'add_ln40_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 12 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln40 = sub i32 %add_ln40_2, i32 %in_1_val_read" [src/IDCT2.cpp:40]   --->   Operation 12 'sub' 'sub_ln40' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln41 = muxlogic i32 %in_3_val_read"   --->   Operation 13 'muxlogic' 'muxLogicI0_to_mul_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln41 = muxlogic i32 4294967213"   --->   Operation 14 'muxlogic' 'muxLogicI1_to_mul_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.15ns)   --->   "%mul_ln41 = mul i32 %in_3_val_read, i32 4294967213" [src/IDCT2.cpp:41]   --->   Operation 15 'mul' 'mul_ln41' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 16 [1/1] (0.84ns)   --->   "%call_ret = call i64 @IDCT2B2, i26 %in_0_val_read, i26 %in_2_val_read" [src/IDCT2.cpp:39]   --->   Operation 16 'call' 'call_ret' <Predicate = true> <Delay = 0.84> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%evens = extractvalue i64 %call_ret" [src/IDCT2.cpp:39]   --->   Operation 17 'extractvalue' 'evens' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%evens_1 = extractvalue i64 %call_ret" [src/IDCT2.cpp:39]   --->   Operation 18 'extractvalue' 'evens_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln40_3 = shl i32 %in_3_val_read, i32 5" [src/IDCT2.cpp:40]   --->   Operation 19 'shl' 'shl_ln40_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln40_4 = shl i32 %in_3_val_read, i32 2" [src/IDCT2.cpp:40]   --->   Operation 20 'shl' 'shl_ln40_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_3 = add i32 %shl_ln40_3, i32 %shl_ln40_4" [src/IDCT2.cpp:40]   --->   Operation 21 'add' 'add_ln40_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 22 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln40 = add i32 %add_ln40_3, i32 %sub_ln40" [src/IDCT2.cpp:40]   --->   Operation 22 'add' 'add_ln40' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln41 = shl i32 %in_1_val_read, i32 5" [src/IDCT2.cpp:41]   --->   Operation 23 'shl' 'shl_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_1 = add i32 %shl_ln41, i32 %shl_ln40_2" [src/IDCT2.cpp:41]   --->   Operation 24 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/2] (0.29ns)   --->   "%mul_ln41 = mul i32 %in_3_val_read, i32 4294967213" [src/IDCT2.cpp:41]   --->   Operation 25 'mul' 'mul_ln41' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln41 = add i32 %mul_ln41, i32 %add_ln41_1" [src/IDCT2.cpp:41]   --->   Operation 26 'add' 'add_ln41' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (0.85ns)   --->   "%add_ln43 = add i32 %evens, i32 %add_ln40" [src/IDCT2.cpp:43]   --->   Operation 27 'add' 'add_ln43' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.85ns)   --->   "%add_ln44 = add i32 %evens_1, i32 %add_ln41" [src/IDCT2.cpp:44]   --->   Operation 28 'add' 'add_ln44' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.85ns)   --->   "%sub_ln45 = sub i32 %evens_1, i32 %add_ln41" [src/IDCT2.cpp:45]   --->   Operation 29 'sub' 'sub_ln45' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%sub_ln46 = sub i32 %evens, i32 %add_ln40" [src/IDCT2.cpp:46]   --->   Operation 30 'sub' 'sub_ln46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %add_ln43" [src/IDCT2.cpp:47]   --->   Operation 31 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %add_ln44" [src/IDCT2.cpp:47]   --->   Operation 32 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %sub_ln45" [src/IDCT2.cpp:47]   --->   Operation 33 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %sub_ln46" [src/IDCT2.cpp:47]   --->   Operation 34 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln47 = ret i128 %mrv_3" [src/IDCT2.cpp:47]   --->   Operation 35 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_3_val_read          (read        ) [ 011]
in_2_val_read          (read        ) [ 011]
in_1_val_read          (read        ) [ 011]
in_0_val_read          (read        ) [ 011]
shl_ln40               (shl         ) [ 000]
shl_ln40_1             (shl         ) [ 000]
add_ln40_1             (add         ) [ 000]
shl_ln40_2             (shl         ) [ 011]
add_ln40_2             (add         ) [ 000]
sub_ln40               (sub         ) [ 011]
muxLogicI0_to_mul_ln41 (muxlogic    ) [ 000]
muxLogicI1_to_mul_ln41 (muxlogic    ) [ 000]
call_ret               (call        ) [ 000]
evens                  (extractvalue) [ 000]
evens_1                (extractvalue) [ 000]
shl_ln40_3             (shl         ) [ 000]
shl_ln40_4             (shl         ) [ 000]
add_ln40_3             (add         ) [ 000]
add_ln40               (add         ) [ 000]
shl_ln41               (shl         ) [ 000]
add_ln41_1             (add         ) [ 000]
mul_ln41               (mul         ) [ 000]
add_ln41               (add         ) [ 000]
add_ln43               (add         ) [ 000]
add_ln44               (add         ) [ 000]
sub_ln45               (sub         ) [ 000]
sub_ln46               (sub         ) [ 000]
mrv                    (insertvalue ) [ 000]
mrv_1                  (insertvalue ) [ 000]
mrv_2                  (insertvalue ) [ 000]
mrv_3                  (insertvalue ) [ 000]
ret_ln47               (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDCT2B2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="in_3_val_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_3_val_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="in_2_val_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="26" slack="0"/>
<pin id="34" dir="0" index="1" bw="26" slack="0"/>
<pin id="35" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_2_val_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="in_1_val_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_1_val_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="in_0_val_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="26" slack="0"/>
<pin id="46" dir="0" index="1" bw="26" slack="0"/>
<pin id="47" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_0_val_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="call_ret_IDCT2B2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="26" slack="1"/>
<pin id="53" dir="0" index="2" bw="26" slack="1"/>
<pin id="54" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="shl_ln40_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="4" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln40/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="shl_ln40_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="4" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln40_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="add_ln40_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="shl_ln40_2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="3" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln40_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="add_ln40_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sub_ln40_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="muxLogicI0_to_mul_ln41_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln41/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="muxLogicI1_to_mul_ln41_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln41/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="evens_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="evens/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="evens_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="evens_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="shl_ln40_3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln40_3/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="shl_ln40_4_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="3" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln40_4/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln40_3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln40_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="shl_ln41_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln41/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln41_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln41_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln43_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln44_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="sub_ln45_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln45/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sub_ln46_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="mrv_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="128" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="mrv_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="128" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="mrv_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="128" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="mrv_3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="128" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="in_3_val_read_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_3_val_read "/>
</bind>
</comp>

<comp id="206" class="1005" name="in_2_val_read_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="26" slack="1"/>
<pin id="208" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="in_2_val_read "/>
</bind>
</comp>

<comp id="211" class="1005" name="in_1_val_read_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_1_val_read "/>
</bind>
</comp>

<comp id="216" class="1005" name="in_0_val_read_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="26" slack="1"/>
<pin id="218" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="in_0_val_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="shl_ln40_2_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln40_2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="sub_ln40_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln40 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="6" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="60"><net_src comp="26" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="38" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="38" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="62" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="68" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="38" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="74" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="80" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="38" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="26" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="50" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="50" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="114" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="119" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="135" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="56" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="106" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="130" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="110" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="145" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="110" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="145" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="106" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="130" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="151" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="157" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="163" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="169" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="26" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="209"><net_src comp="32" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="214"><net_src comp="38" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="219"><net_src comp="44" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="224"><net_src comp="80" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="229"><net_src comp="92" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: IDCT2B4 : in_0_val | {1 }
	Port: IDCT2B4 : in_1_val | {1 }
	Port: IDCT2B4 : in_2_val | {1 }
	Port: IDCT2B4 : in_3_val | {1 }
  - Chain level:
	State 1
		add_ln40_2 : 1
		sub_ln40 : 2
	State 2
		evens : 1
		evens_1 : 1
		add_ln40 : 1
		add_ln41 : 1
		add_ln43 : 2
		add_ln44 : 2
		sub_ln45 : 2
		sub_ln46 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		ret_ln47 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln40_1_fu_74       |    0    |    0    |    32   |
|          |        add_ln40_2_fu_86       |    0    |    0    |    65   |
|          |       add_ln40_3_fu_124       |    0    |    0    |    65   |
|    add   |        add_ln40_fu_130        |    0    |    0    |    65   |
|          |       add_ln41_1_fu_140       |    0    |    0    |    65   |
|          |        add_ln41_fu_145        |    0    |    0    |    65   |
|          |        add_ln43_fu_151        |    0    |    0    |    32   |
|          |        add_ln44_fu_157        |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |         sub_ln40_fu_92        |    0    |    0    |    65   |
|    sub   |        sub_ln45_fu_163        |    0    |    0    |    32   |
|          |        sub_ln46_fu_169        |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|   call   |     call_ret_IDCT2B2_fu_50    |    0    |    0    |    52   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_56           |    2    |    23   |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    in_3_val_read_read_fu_26   |    0    |    0    |    0    |
|   read   |    in_2_val_read_read_fu_32   |    0    |    0    |    0    |
|          |    in_1_val_read_read_fu_38   |    0    |    0    |    0    |
|          |    in_0_val_read_read_fu_44   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln40_fu_62        |    0    |    0    |    0    |
|          |        shl_ln40_1_fu_68       |    0    |    0    |    0    |
|    shl   |        shl_ln40_2_fu_80       |    0    |    0    |    0    |
|          |       shl_ln40_3_fu_114       |    0    |    0    |    0    |
|          |       shl_ln40_4_fu_119       |    0    |    0    |    0    |
|          |        shl_ln41_fu_135        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| muxlogic |  muxLogicI0_to_mul_ln41_fu_98 |    0    |    0    |    0    |
|          | muxLogicI1_to_mul_ln41_fu_102 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|extractvalue|          evens_fu_106         |    0    |    0    |    0    |
|          |         evens_1_fu_110        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           mrv_fu_175          |    0    |    0    |    0    |
|insertvalue|          mrv_1_fu_181         |    0    |    0    |    0    |
|          |          mrv_2_fu_187         |    0    |    0    |    0    |
|          |          mrv_3_fu_193         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    2    |    23   |   602   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|in_0_val_read_reg_216|   26   |
|in_1_val_read_reg_211|   32   |
|in_2_val_read_reg_206|   26   |
|in_3_val_read_reg_199|   32   |
|  shl_ln40_2_reg_221 |   32   |
|   sub_ln40_reg_226  |   32   |
+---------------------+--------+
|        Total        |   180  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------|------|------|------|--------||---------||---------||---------|
| grp_fu_56 |  p0  |   2  |  32  |   64   ||    0    ||    32   |
|-----------|------|------|------|--------||---------||---------||---------|
|   Total   |      |      |      |   64   ||  0.421  ||    0    ||    32   |
|-----------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   23   |   602  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   32   |
|  Register |    -   |    -   |   180  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   203  |   634  |
+-----------+--------+--------+--------+--------+
