CAPI=2:

#-----------------------------------------------------------------------------
# Title      : GPIO Core file
# Project    : Asylum
#-----------------------------------------------------------------------------
# File       : GPIO.core
# Author     : mrosiere
#-----------------------------------------------------------------------------
# Description: 
#-----------------------------------------------------------------------------
# Copyright (c) 2021
#-----------------------------------------------------------------------------
# Revisions  :
# Date        Version  Author   Description
# 2021-10-26  1.0.0    mrosiere Created
# 2022-03-31  1.1.0    mrosiere Update source code
# 2025-03-01  1.2.0    mrosiere Add CSR
# 2025-03-08  1.3.0    mrosiere Use unconstraint pbi
#-----------------------------------------------------------------------------

name        : asylum:component:GPIO:1.3.0
description : GPIO Module

#=========================================
generate:
#=========================================

  #---------------------------------------
  gen_csr:
  #---------------------------------------
    generator : regtool
    parameters:
      file         : src/csr/GPIO.hjson
      name         : GPIO
      copy         : src/csr
      #logical_name : asylum

#=========================================
filesets:
#=========================================

  #---------------------------------------
  hdl:
  #---------------------------------------
    files        :
      - src/GPIO.vhd
      - src/pbi_GPIO.vhd
    file_type    : vhdlSource
    #logical_name : asylum
    depend       :
      - asylum:utils:generators
      - asylum:component:pbi_wrapper_target
      - asylum:package:pbi_pkg      
  #---------------------------------------
  sim:
  #---------------------------------------
    files:
      - src/GPIO_v1.vhd
      - sim/tb_GPIO_bidir.vhd
    file_type : vhdlSource-2008

#=========================================
targets:
#=========================================

  #---------------------------------------
  default: &default
  #---------------------------------------
    description     : Default Target
    filesets        :
      - hdl
    toplevel        : GPIO
    default_tool    : ghdl
    generate        :
      - gen_csr

  #---------------------------------------
  sim_testcase:
  #---------------------------------------
    << : *default
    description     : Simulation of all cases
    filesets_append :
      - sim
    toplevel        : tb_GPIO_bidir
    default_tool    : ghdl
    tools :
      ghdl :
        run_options : ["--vcd=dut.vcd"]

