
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -332.26

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.39

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.39

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[726]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3515.09    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.87    1.53    1.97 ^ gen_regfile_ff.register_file_i.rf_reg_q[726]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.97   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[726]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.52    2.52   library removal time
                                  2.52   data required time
-----------------------------------------------------------------------------
                                  2.52   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.55   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.91    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    5.29    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[726]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3515.09    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.87    1.53    1.97 ^ gen_regfile_ff.register_file_i.rf_reg_q[726]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.97   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[726]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.39    1.81   library recovery time
                                  1.81   data required time
-----------------------------------------------------------------------------
                                  1.81   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/CK (DFF_X1)
     1    1.03    0.01    0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[14] (net)
                  0.01    0.00    0.08 ^ _16591_/A (BUF_X1)
     4   10.46    0.03    0.04    0.13 ^ _16591_/Z (BUF_X1)
                                         _10775_ (net)
                  0.03    0.00    0.13 ^ _16592_/A (BUF_X1)
    10   20.13    0.05    0.07    0.20 ^ _16592_/Z (BUF_X1)
                                         _10776_ (net)
                  0.05    0.00    0.20 ^ _16741_/A (BUF_X1)
    10   26.85    0.06    0.09    0.29 ^ _16741_/Z (BUF_X1)
                                         _10921_ (net)
                  0.06    0.01    0.29 ^ _16742_/A (BUF_X1)
    10   22.44    0.05    0.08    0.37 ^ _16742_/Z (BUF_X1)
                                         _10922_ (net)
                  0.05    0.00    0.38 ^ _16743_/A (BUF_X1)
    10   27.01    0.06    0.09    0.47 ^ _16743_/Z (BUF_X1)
                                         _10923_ (net)
                  0.06    0.00    0.47 ^ _16744_/A (BUF_X1)
    10   30.18    0.07    0.10    0.57 ^ _16744_/Z (BUF_X1)
                                         _10924_ (net)
                  0.07    0.00    0.57 ^ _16761_/B2 (AOI21_X1)
     1    2.00    0.02    0.02    0.59 v _16761_/ZN (AOI21_X1)
                                         _10941_ (net)
                  0.02    0.00    0.59 v _16776_/B1 (AOI221_X1)
     1    1.76    0.04    0.07    0.66 ^ _16776_/ZN (AOI221_X1)
                                         _10956_ (net)
                  0.04    0.00    0.66 ^ _16777_/A2 (NAND2_X1)
     3    9.13    0.02    0.04    0.70 v _16777_/ZN (NAND2_X1)
                                         _15760_ (net)
                  0.02    0.00    0.70 v _30413_/B (HA_X1)
     1    1.15    0.01    0.06    0.76 v _30413_/S (HA_X1)
                                         _15762_ (net)
                  0.01    0.00    0.76 v _17781_/A1 (OR2_X1)
     1    1.62    0.01    0.05    0.81 v _17781_/ZN (OR2_X1)
                                         _11920_ (net)
                  0.01    0.00    0.81 v _17784_/A2 (OAI33_X1)
     2    7.30    0.10    0.10    0.90 ^ _17784_/ZN (OAI33_X1)
                                         _11923_ (net)
                  0.10    0.00    0.90 ^ _17790_/A1 (NAND2_X1)
     5   15.86    0.05    0.07    0.98 v _17790_/ZN (NAND2_X1)
                                         _11929_ (net)
                  0.05    0.00    0.98 v _20108_/A1 (NOR2_X2)
     5   10.18    0.03    0.06    1.03 ^ _20108_/ZN (NOR2_X2)
                                         _03508_ (net)
                  0.03    0.00    1.03 ^ _21306_/A (BUF_X2)
    10   26.95    0.03    0.06    1.09 ^ _21306_/Z (BUF_X2)
                                         _04180_ (net)
                  0.03    0.00    1.09 ^ _21307_/B (XNOR2_X1)
     1    1.75    0.02    0.04    1.14 ^ _21307_/ZN (XNOR2_X1)
                                         _04181_ (net)
                  0.02    0.00    1.14 ^ _21308_/A2 (NOR2_X1)
     1    1.59    0.01    0.01    1.15 v _21308_/ZN (NOR2_X1)
                                         _04182_ (net)
                  0.01    0.00    1.15 v _21314_/A (AOI21_X1)
     2    7.15    0.05    0.07    1.22 ^ _21314_/ZN (AOI21_X1)
                                         _14465_ (net)
                  0.05    0.00    1.22 ^ _30071_/B (FA_X1)
     2    4.09    0.02    0.06    1.28 ^ _30071_/CO (FA_X1)
                                         _14467_ (net)
                  0.02    0.00    1.28 ^ _17048_/A (XOR2_X1)
    10   48.65    0.09    0.11    1.39 v _17048_/Z (XOR2_X1)
                                         alu_adder_result_ex[1] (net)
                  0.09    0.01    1.40 v _17049_/A (INV_X1)
     8   36.07    0.08    0.14    1.53 ^ _17049_/ZN (INV_X1)
                                         _16491_ (net)
                  0.08    0.00    1.53 ^ _30642_/B (HA_X1)
     1    1.00    0.01    0.04    1.57 ^ _30642_/CO (HA_X1)
                                         _16507_ (net)
                  0.01    0.00    1.57 ^ _20314_/A (BUF_X1)
     7   18.84    0.04    0.06    1.64 ^ _20314_/Z (BUF_X1)
                                         _03704_ (net)
                  0.04    0.00    1.64 ^ _20315_/A (INV_X1)
     3    9.72    0.02    0.03    1.67 v _20315_/ZN (INV_X1)
                                         _03705_ (net)
                  0.02    0.00    1.67 v _20320_/A1 (OR4_X1)
     1    5.19    0.02    0.10    1.76 v _20320_/ZN (OR4_X1)
                                         _03708_ (net)
                  0.02    0.00    1.76 v _20321_/A3 (NOR3_X1)
     2    4.78    0.05    0.08    1.84 ^ _20321_/ZN (NOR3_X1)
                                         _03709_ (net)
                  0.05    0.00    1.84 ^ _20322_/A3 (NAND3_X1)
     1    1.57    0.02    0.03    1.87 v _20322_/ZN (NAND3_X1)
                                         _03710_ (net)
                  0.02    0.00    1.87 v _20329_/A3 (NOR4_X1)
     1    4.18    0.07    0.10    1.97 ^ _20329_/ZN (NOR4_X1)
                                         _03716_ (net)
                  0.07    0.00    1.97 ^ _20342_/A1 (NAND3_X1)
     2    6.82    0.03    0.05    2.02 v _20342_/ZN (NAND3_X1)
                                         _03728_ (net)
                  0.03    0.00    2.02 v _20346_/A2 (OR4_X4)
     3   16.97    0.02    0.11    2.13 v _20346_/ZN (OR4_X4)
                                         _03732_ (net)
                  0.02    0.00    2.13 v _25691_/C2 (AOI211_X2)
     5   20.15    0.09    0.11    2.25 ^ _25691_/ZN (AOI211_X2)
                                         _07224_ (net)
                  0.09    0.00    2.25 ^ _26613_/A1 (OR2_X1)
     1    3.43    0.01    0.04    2.29 ^ _26613_/ZN (OR2_X1)
                                         _08042_ (net)
                  0.01    0.00    2.29 ^ _26614_/A (BUF_X4)
     7   29.17    0.02    0.03    2.32 ^ _26614_/Z (BUF_X4)
                                         _08043_ (net)
                  0.02    0.01    2.33 ^ _26625_/A1 (NAND3_X4)
     5    9.26    0.02    0.02    2.35 v _26625_/ZN (NAND3_X4)
                                         _08054_ (net)
                  0.02    0.00    2.35 v _26626_/S (MUX2_X1)
     1    4.35    0.01    0.06    2.41 ^ _26626_/Z (MUX2_X1)
                                         _08055_ (net)
                  0.01    0.00    2.41 ^ _26627_/A (BUF_X2)
     6   18.92    0.02    0.04    2.45 ^ _26627_/Z (BUF_X2)
                                         _08056_ (net)
                  0.02    0.00    2.45 ^ _26896_/A (BUF_X4)
    10   27.19    0.02    0.04    2.49 ^ _26896_/Z (BUF_X4)
                                         _08272_ (net)
                  0.02    0.00    2.49 ^ _26989_/S (MUX2_X1)
     1    1.39    0.01    0.06    2.55 v _26989_/Z (MUX2_X1)
                                         _02475_ (net)
                  0.01    0.00    2.55 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[6]$_DFFE_PP_/D (DFF_X1)
                                  2.55   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[6]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[726]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3515.09    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.87    1.53    1.97 ^ gen_regfile_ff.register_file_i.rf_reg_q[726]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.97   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[726]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.39    1.81   library recovery time
                                  1.81   data required time
-----------------------------------------------------------------------------
                                  1.81   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/CK (DFF_X1)
     1    1.03    0.01    0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[14] (net)
                  0.01    0.00    0.08 ^ _16591_/A (BUF_X1)
     4   10.46    0.03    0.04    0.13 ^ _16591_/Z (BUF_X1)
                                         _10775_ (net)
                  0.03    0.00    0.13 ^ _16592_/A (BUF_X1)
    10   20.13    0.05    0.07    0.20 ^ _16592_/Z (BUF_X1)
                                         _10776_ (net)
                  0.05    0.00    0.20 ^ _16741_/A (BUF_X1)
    10   26.85    0.06    0.09    0.29 ^ _16741_/Z (BUF_X1)
                                         _10921_ (net)
                  0.06    0.01    0.29 ^ _16742_/A (BUF_X1)
    10   22.44    0.05    0.08    0.37 ^ _16742_/Z (BUF_X1)
                                         _10922_ (net)
                  0.05    0.00    0.38 ^ _16743_/A (BUF_X1)
    10   27.01    0.06    0.09    0.47 ^ _16743_/Z (BUF_X1)
                                         _10923_ (net)
                  0.06    0.00    0.47 ^ _16744_/A (BUF_X1)
    10   30.18    0.07    0.10    0.57 ^ _16744_/Z (BUF_X1)
                                         _10924_ (net)
                  0.07    0.00    0.57 ^ _16761_/B2 (AOI21_X1)
     1    2.00    0.02    0.02    0.59 v _16761_/ZN (AOI21_X1)
                                         _10941_ (net)
                  0.02    0.00    0.59 v _16776_/B1 (AOI221_X1)
     1    1.76    0.04    0.07    0.66 ^ _16776_/ZN (AOI221_X1)
                                         _10956_ (net)
                  0.04    0.00    0.66 ^ _16777_/A2 (NAND2_X1)
     3    9.13    0.02    0.04    0.70 v _16777_/ZN (NAND2_X1)
                                         _15760_ (net)
                  0.02    0.00    0.70 v _30413_/B (HA_X1)
     1    1.15    0.01    0.06    0.76 v _30413_/S (HA_X1)
                                         _15762_ (net)
                  0.01    0.00    0.76 v _17781_/A1 (OR2_X1)
     1    1.62    0.01    0.05    0.81 v _17781_/ZN (OR2_X1)
                                         _11920_ (net)
                  0.01    0.00    0.81 v _17784_/A2 (OAI33_X1)
     2    7.30    0.10    0.10    0.90 ^ _17784_/ZN (OAI33_X1)
                                         _11923_ (net)
                  0.10    0.00    0.90 ^ _17790_/A1 (NAND2_X1)
     5   15.86    0.05    0.07    0.98 v _17790_/ZN (NAND2_X1)
                                         _11929_ (net)
                  0.05    0.00    0.98 v _20108_/A1 (NOR2_X2)
     5   10.18    0.03    0.06    1.03 ^ _20108_/ZN (NOR2_X2)
                                         _03508_ (net)
                  0.03    0.00    1.03 ^ _21306_/A (BUF_X2)
    10   26.95    0.03    0.06    1.09 ^ _21306_/Z (BUF_X2)
                                         _04180_ (net)
                  0.03    0.00    1.09 ^ _21307_/B (XNOR2_X1)
     1    1.75    0.02    0.04    1.14 ^ _21307_/ZN (XNOR2_X1)
                                         _04181_ (net)
                  0.02    0.00    1.14 ^ _21308_/A2 (NOR2_X1)
     1    1.59    0.01    0.01    1.15 v _21308_/ZN (NOR2_X1)
                                         _04182_ (net)
                  0.01    0.00    1.15 v _21314_/A (AOI21_X1)
     2    7.15    0.05    0.07    1.22 ^ _21314_/ZN (AOI21_X1)
                                         _14465_ (net)
                  0.05    0.00    1.22 ^ _30071_/B (FA_X1)
     2    4.09    0.02    0.06    1.28 ^ _30071_/CO (FA_X1)
                                         _14467_ (net)
                  0.02    0.00    1.28 ^ _17048_/A (XOR2_X1)
    10   48.65    0.09    0.11    1.39 v _17048_/Z (XOR2_X1)
                                         alu_adder_result_ex[1] (net)
                  0.09    0.01    1.40 v _17049_/A (INV_X1)
     8   36.07    0.08    0.14    1.53 ^ _17049_/ZN (INV_X1)
                                         _16491_ (net)
                  0.08    0.00    1.53 ^ _30642_/B (HA_X1)
     1    1.00    0.01    0.04    1.57 ^ _30642_/CO (HA_X1)
                                         _16507_ (net)
                  0.01    0.00    1.57 ^ _20314_/A (BUF_X1)
     7   18.84    0.04    0.06    1.64 ^ _20314_/Z (BUF_X1)
                                         _03704_ (net)
                  0.04    0.00    1.64 ^ _20315_/A (INV_X1)
     3    9.72    0.02    0.03    1.67 v _20315_/ZN (INV_X1)
                                         _03705_ (net)
                  0.02    0.00    1.67 v _20320_/A1 (OR4_X1)
     1    5.19    0.02    0.10    1.76 v _20320_/ZN (OR4_X1)
                                         _03708_ (net)
                  0.02    0.00    1.76 v _20321_/A3 (NOR3_X1)
     2    4.78    0.05    0.08    1.84 ^ _20321_/ZN (NOR3_X1)
                                         _03709_ (net)
                  0.05    0.00    1.84 ^ _20322_/A3 (NAND3_X1)
     1    1.57    0.02    0.03    1.87 v _20322_/ZN (NAND3_X1)
                                         _03710_ (net)
                  0.02    0.00    1.87 v _20329_/A3 (NOR4_X1)
     1    4.18    0.07    0.10    1.97 ^ _20329_/ZN (NOR4_X1)
                                         _03716_ (net)
                  0.07    0.00    1.97 ^ _20342_/A1 (NAND3_X1)
     2    6.82    0.03    0.05    2.02 v _20342_/ZN (NAND3_X1)
                                         _03728_ (net)
                  0.03    0.00    2.02 v _20346_/A2 (OR4_X4)
     3   16.97    0.02    0.11    2.13 v _20346_/ZN (OR4_X4)
                                         _03732_ (net)
                  0.02    0.00    2.13 v _25691_/C2 (AOI211_X2)
     5   20.15    0.09    0.11    2.25 ^ _25691_/ZN (AOI211_X2)
                                         _07224_ (net)
                  0.09    0.00    2.25 ^ _26613_/A1 (OR2_X1)
     1    3.43    0.01    0.04    2.29 ^ _26613_/ZN (OR2_X1)
                                         _08042_ (net)
                  0.01    0.00    2.29 ^ _26614_/A (BUF_X4)
     7   29.17    0.02    0.03    2.32 ^ _26614_/Z (BUF_X4)
                                         _08043_ (net)
                  0.02    0.01    2.33 ^ _26625_/A1 (NAND3_X4)
     5    9.26    0.02    0.02    2.35 v _26625_/ZN (NAND3_X4)
                                         _08054_ (net)
                  0.02    0.00    2.35 v _26626_/S (MUX2_X1)
     1    4.35    0.01    0.06    2.41 ^ _26626_/Z (MUX2_X1)
                                         _08055_ (net)
                  0.01    0.00    2.41 ^ _26627_/A (BUF_X2)
     6   18.92    0.02    0.04    2.45 ^ _26627_/Z (BUF_X2)
                                         _08056_ (net)
                  0.02    0.00    2.45 ^ _26896_/A (BUF_X4)
    10   27.19    0.02    0.04    2.49 ^ _26896_/Z (BUF_X4)
                                         _08272_ (net)
                  0.02    0.00    2.49 ^ _26989_/S (MUX2_X1)
     1    1.39    0.01    0.06    2.55 v _26989_/Z (MUX2_X1)
                                         _02475_ (net)
                  0.01    0.00    2.55 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[6]$_DFFE_PP_/D (DFF_X1)
                                  2.55   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[6]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.27   -0.07 (VIOLATED)
_17048_/Z                               0.20    0.24   -0.04 (VIOLATED)
_20328_/ZN                              0.20    0.23   -0.03 (VIOLATED)
_22911_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_20147_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_18225_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22344_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_27512_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   49.68  -24.35 (VIOLATED)
_18225_/ZN                             26.02   44.35  -18.33 (VIOLATED)
_22344_/ZN                             23.23   40.38  -17.15 (VIOLATED)
_27512_/ZN                             23.23   39.68  -16.44 (VIOLATED)
_20440_/ZN                             10.47   26.59  -16.12 (VIOLATED)
_18977_/ZN                             26.02   41.80  -15.78 (VIOLATED)
_20328_/ZN                             16.02   31.55  -15.52 (VIOLATED)
_27504_/ZN                             23.23   38.60  -15.37 (VIOLATED)
_19731_/ZN                             26.02   40.04  -14.03 (VIOLATED)
_27522_/ZN                             23.23   37.02  -13.79 (VIOLATED)
_18215_/ZN                             26.02   39.64  -13.62 (VIOLATED)
_19183_/ZN                             26.70   40.26  -13.56 (VIOLATED)
_24776_/ZN                             16.02   29.05  -13.02 (VIOLATED)
_18429_/ZN                             26.02   38.45  -12.43 (VIOLATED)
_18417_/ZN                             26.02   38.43  -12.42 (VIOLATED)
_18358_/ZN                             25.33   37.50  -12.17 (VIOLATED)
_18471_/ZN                             25.33   37.24  -11.91 (VIOLATED)
_22284_/ZN                             23.23   34.48  -11.25 (VIOLATED)
_22217_/ZN                             23.23   34.31  -11.08 (VIOLATED)
_18055_/ZN                             28.99   39.76  -10.77 (VIOLATED)
_22052_/ZN                             23.23   33.44  -10.21 (VIOLATED)
_20890_/ZN                             16.02   26.20  -10.17 (VIOLATED)
_22911_/ZN                             10.47   20.52  -10.05 (VIOLATED)
_20147_/ZN                             10.47   20.25   -9.78 (VIOLATED)
_20319_/Z                              25.33   34.97   -9.64 (VIOLATED)
_19370_/ZN                             26.02   35.54   -9.53 (VIOLATED)
_17534_/ZN                             13.81   23.14   -9.34 (VIOLATED)
_22176_/ZN                             23.23   32.27   -9.04 (VIOLATED)
_20318_/Z                              25.33   34.17   -8.84 (VIOLATED)
_22073_/ZN                             23.23   31.56   -8.33 (VIOLATED)
_22868_/ZN                             10.47   18.19   -7.72 (VIOLATED)
_22089_/ZN                             23.23   30.62   -7.39 (VIOLATED)
_18615_/ZN                             28.99   36.36   -7.37 (VIOLATED)
_19924_/ZN                             25.33   32.70   -7.37 (VIOLATED)
_18028_/ZN                             26.02   33.29   -7.27 (VIOLATED)
_18603_/ZN                             26.02   33.00   -6.99 (VIOLATED)
_22133_/ZN                             23.23   30.07   -6.83 (VIOLATED)
_25831_/ZN                             10.47   17.11   -6.63 (VIOLATED)
_19553_/ZN                             26.02   32.20   -6.18 (VIOLATED)
_20352_/ZN                             16.02   21.76   -5.73 (VIOLATED)
_22363_/ZN                             26.05   31.71   -5.66 (VIOLATED)
_18303_/ZN                             25.33   30.28   -4.95 (VIOLATED)
_27230_/ZN                             25.33   29.73   -4.40 (VIOLATED)
_23513_/ZN                             13.81   18.20   -4.39 (VIOLATED)
_23367_/ZN                             16.02   19.89   -3.86 (VIOLATED)
_17872_/ZN                             25.33   29.02   -3.69 (VIOLATED)
_17917_/ZN                             25.33   28.56   -3.23 (VIOLATED)
_23147_/ZN                             25.33   28.44   -3.11 (VIOLATED)
_26289_/ZN                             13.81   16.87   -3.06 (VIOLATED)
_19384_/ZN                             26.70   29.50   -2.79 (VIOLATED)
_27740_/ZN                             10.47   12.76   -2.29 (VIOLATED)
_17229_/ZN                             16.02   18.29   -2.27 (VIOLATED)
_20148_/ZN                             10.47   12.34   -1.87 (VIOLATED)
_27336_/ZN                             25.33   26.79   -1.46 (VIOLATED)
_28321_/ZN                             16.02   17.33   -1.31 (VIOLATED)
_21836_/ZN                             10.47   11.25   -0.78 (VIOLATED)
_22831_/ZN                             10.47   11.15   -0.68 (VIOLATED)
_23322_/ZN                             10.47   10.94   -0.47 (VIOLATED)
_20630_/ZN                             26.70   26.95   -0.25 (VIOLATED)
_24996_/ZN                             26.70   26.86   -0.16 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.06917575001716614

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3484

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-24.350021362304688

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.9613

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 9

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 60

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1613

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1657

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/CK (DFF_X1)
   0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/Q (DFF_X1)
   0.04    0.13 ^ _16591_/Z (BUF_X1)
   0.07    0.20 ^ _16592_/Z (BUF_X1)
   0.09    0.29 ^ _16741_/Z (BUF_X1)
   0.09    0.37 ^ _16742_/Z (BUF_X1)
   0.09    0.47 ^ _16743_/Z (BUF_X1)
   0.10    0.57 ^ _16744_/Z (BUF_X1)
   0.02    0.59 v _16761_/ZN (AOI21_X1)
   0.07    0.66 ^ _16776_/ZN (AOI221_X1)
   0.04    0.70 v _16777_/ZN (NAND2_X1)
   0.06    0.76 v _30413_/S (HA_X1)
   0.05    0.81 v _17781_/ZN (OR2_X1)
   0.10    0.90 ^ _17784_/ZN (OAI33_X1)
   0.07    0.98 v _17790_/ZN (NAND2_X1)
   0.06    1.03 ^ _20108_/ZN (NOR2_X2)
   0.06    1.09 ^ _21306_/Z (BUF_X2)
   0.04    1.14 ^ _21307_/ZN (XNOR2_X1)
   0.01    1.15 v _21308_/ZN (NOR2_X1)
   0.07    1.22 ^ _21314_/ZN (AOI21_X1)
   0.06    1.28 ^ _30071_/CO (FA_X1)
   0.11    1.39 v _17048_/Z (XOR2_X1)
   0.14    1.53 ^ _17049_/ZN (INV_X1)
   0.04    1.57 ^ _30642_/CO (HA_X1)
   0.06    1.64 ^ _20314_/Z (BUF_X1)
   0.03    1.67 v _20315_/ZN (INV_X1)
   0.10    1.76 v _20320_/ZN (OR4_X1)
   0.08    1.84 ^ _20321_/ZN (NOR3_X1)
   0.03    1.87 v _20322_/ZN (NAND3_X1)
   0.10    1.97 ^ _20329_/ZN (NOR4_X1)
   0.05    2.02 v _20342_/ZN (NAND3_X1)
   0.11    2.13 v _20346_/ZN (OR4_X4)
   0.12    2.25 ^ _25691_/ZN (AOI211_X2)
   0.04    2.29 ^ _26613_/ZN (OR2_X1)
   0.03    2.32 ^ _26614_/Z (BUF_X4)
   0.03    2.35 v _26625_/ZN (NAND3_X4)
   0.06    2.41 ^ _26626_/Z (MUX2_X1)
   0.04    2.45 ^ _26627_/Z (BUF_X2)
   0.04    2.49 ^ _26896_/Z (BUF_X4)
   0.06    2.55 v _26989_/Z (MUX2_X1)
   0.00    2.55 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[6]$_DFFE_PP_/D (DFF_X1)
           2.55   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[6]$_DFFE_PP_/CK (DFF_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.55   data arrival time
---------------------------------------------------------
          -0.39   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.02    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5519

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3926

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-15.384615

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.45e-03   1.56e-04   1.30e-02  16.4%
Combinational          3.00e-02   3.57e-02   4.29e-04   6.61e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.14e-02   3.75e-02   5.85e-04   7.95e-02 100.0%
                          52.1%      47.2%       0.7%
