#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55bfd7e1c4d0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x55bfd7e51e30_0 .var "clk", 0 0;
v0x55bfd7e51ed0_0 .var/i "idx", 31 0;
v0x55bfd7e51fb0_0 .var "reset", 0 0;
S_0x55bfd7e23ac0 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x55bfd7e1c4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x55bfd7e51750_0 .net "clk", 0 0, v0x55bfd7e51e30_0;  1 drivers
v0x55bfd7e51810_0 .net "op_alu", 2 0, v0x55bfd7e50f80_0;  1 drivers
v0x55bfd7e518d0_0 .net "opcode", 5 0, L_0x55bfd7e63830;  1 drivers
v0x55bfd7e519c0_0 .net "reset", 0 0, v0x55bfd7e51fb0_0;  1 drivers
v0x55bfd7e51a60_0 .net "s_inc", 0 0, v0x55bfd7e51170_0;  1 drivers
v0x55bfd7e51b50_0 .net "s_inm", 0 0, v0x55bfd7e51260_0;  1 drivers
v0x55bfd7e51bf0_0 .net "we3", 0 0, v0x55bfd7e51350_0;  1 drivers
v0x55bfd7e51c90_0 .net "wez", 0 0, v0x55bfd7e51490_0;  1 drivers
v0x55bfd7e51d30_0 .net "z", 0 0, v0x55bfd7e4df30_0;  1 drivers
S_0x55bfd7e23760 .scope module, "camino_datos" "cd" 3 6, 4 16 0, S_0x55bfd7e23ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 3 "op_alu"
    .port_info 7 /OUTPUT 1 "z"
    .port_info 8 /OUTPUT 6 "opcode"
v0x55bfd7e4fd40_0 .net "clk", 0 0, v0x55bfd7e51e30_0;  alias, 1 drivers
v0x55bfd7e4fde0_0 .net "instruccion", 15 0, L_0x55bfd7e520f0;  1 drivers
v0x55bfd7e4fed0_0 .net "op_alu", 2 0, v0x55bfd7e50f80_0;  alias, 1 drivers
v0x55bfd7e4ffd0_0 .net "opcode", 5 0, L_0x55bfd7e63830;  alias, 1 drivers
v0x55bfd7e50070_0 .net "rd1", 7 0, L_0x55bfd7e62980;  1 drivers
v0x55bfd7e50180_0 .net "rd2", 7 0, L_0x55bfd7e63090;  1 drivers
v0x55bfd7e50290_0 .net "reset", 0 0, v0x55bfd7e51fb0_0;  alias, 1 drivers
v0x55bfd7e50380_0 .net "s_inc", 0 0, v0x55bfd7e51170_0;  alias, 1 drivers
v0x55bfd7e50420_0 .net "s_inm", 0 0, v0x55bfd7e51260_0;  alias, 1 drivers
v0x55bfd7e504c0_0 .net "sal_ALU", 7 0, v0x55bfd7e4b770_0;  1 drivers
v0x55bfd7e50560_0 .net "sal_PC", 9 0, v0x55bfd7e4bf50_0;  1 drivers
v0x55bfd7e50600_0 .net "sal_muxINC", 9 0, L_0x55bfd7e62170;  1 drivers
v0x55bfd7e50710_0 .net "sal_sum", 9 0, L_0x55bfd7e52050;  1 drivers
v0x55bfd7e50820_0 .net "wd3", 7 0, L_0x55bfd7e63450;  1 drivers
v0x55bfd7e50930_0 .net "we3", 0 0, v0x55bfd7e51350_0;  alias, 1 drivers
v0x55bfd7e509d0_0 .net "wez", 0 0, v0x55bfd7e51490_0;  alias, 1 drivers
v0x55bfd7e50a70_0 .net "z", 0 0, v0x55bfd7e4df30_0;  alias, 1 drivers
v0x55bfd7e50b10_0 .net "zalu", 0 0, L_0x55bfd7e637c0;  1 drivers
L_0x55bfd7e62210 .part L_0x55bfd7e520f0, 0, 10;
L_0x55bfd7e631e0 .part L_0x55bfd7e520f0, 8, 4;
L_0x55bfd7e63310 .part L_0x55bfd7e520f0, 4, 4;
L_0x55bfd7e633b0 .part L_0x55bfd7e520f0, 0, 4;
L_0x55bfd7e63580 .part L_0x55bfd7e520f0, 4, 8;
L_0x55bfd7e63830 .part L_0x55bfd7e520f0, 10, 6;
S_0x55bfd7e23450 .scope module, "ALU" "alu" 4 29, 5 1 0, S_0x55bfd7e23760;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x55bfd7e637c0 .functor NOT 1, L_0x55bfd7e63720, C4<0>, C4<0>, C4<0>;
v0x55bfd7e26780_0 .net *"_s3", 0 0, L_0x55bfd7e63720;  1 drivers
v0x55bfd7e26820_0 .net "a", 7 0, L_0x55bfd7e62980;  alias, 1 drivers
v0x55bfd7e4b5d0_0 .net "b", 7 0, L_0x55bfd7e63090;  alias, 1 drivers
v0x55bfd7e4b690_0 .net "op_alu", 2 0, v0x55bfd7e50f80_0;  alias, 1 drivers
v0x55bfd7e4b770_0 .var "s", 7 0;
v0x55bfd7e4b8a0_0 .net "y", 7 0, v0x55bfd7e4b770_0;  alias, 1 drivers
v0x55bfd7e4b980_0 .net "zero", 0 0, L_0x55bfd7e637c0;  alias, 1 drivers
E_0x55bfd7e2cf70 .event edge, v0x55bfd7e4b690_0, v0x55bfd7e4b5d0_0, v0x55bfd7e26820_0;
L_0x55bfd7e63720 .reduce/or v0x55bfd7e4b770_0;
S_0x55bfd7e4bae0 .scope module, "PC" "registro" 4 23, 6 38 0, S_0x55bfd7e23760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x55bfd7e4bcd0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x55bfd7e4bd90_0 .net "clk", 0 0, v0x55bfd7e51e30_0;  alias, 1 drivers
v0x55bfd7e4be70_0 .net "d", 9 0, L_0x55bfd7e62170;  alias, 1 drivers
v0x55bfd7e4bf50_0 .var "q", 9 0;
v0x55bfd7e4c010_0 .net "reset", 0 0, v0x55bfd7e51fb0_0;  alias, 1 drivers
E_0x55bfd7e2cd20 .event posedge, v0x55bfd7e4c010_0, v0x55bfd7e4bd90_0;
S_0x55bfd7e4c150 .scope module, "banco_registros" "regfile" 4 27, 6 4 0, S_0x55bfd7e23760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x55bfd7e4c460_0 .net *"_s0", 31 0, L_0x55bfd7e62480;  1 drivers
v0x55bfd7e4c560_0 .net *"_s10", 5 0, L_0x55bfd7e62770;  1 drivers
L_0x7fa2f1530138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bfd7e4c640_0 .net *"_s13", 1 0, L_0x7fa2f1530138;  1 drivers
L_0x7fa2f1530180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55bfd7e4c730_0 .net/2u *"_s14", 7 0, L_0x7fa2f1530180;  1 drivers
v0x55bfd7e4c810_0 .net *"_s18", 31 0, L_0x55bfd7e62b10;  1 drivers
L_0x7fa2f15301c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bfd7e4c940_0 .net *"_s21", 27 0, L_0x7fa2f15301c8;  1 drivers
L_0x7fa2f1530210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bfd7e4ca20_0 .net/2u *"_s22", 31 0, L_0x7fa2f1530210;  1 drivers
v0x55bfd7e4cb00_0 .net *"_s24", 0 0, L_0x55bfd7e62c40;  1 drivers
v0x55bfd7e4cbc0_0 .net *"_s26", 7 0, L_0x55bfd7e62d80;  1 drivers
v0x55bfd7e4cca0_0 .net *"_s28", 5 0, L_0x55bfd7e62e70;  1 drivers
L_0x7fa2f15300a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bfd7e4cd80_0 .net *"_s3", 27 0, L_0x7fa2f15300a8;  1 drivers
L_0x7fa2f1530258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bfd7e4ce60_0 .net *"_s31", 1 0, L_0x7fa2f1530258;  1 drivers
L_0x7fa2f15302a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55bfd7e4cf40_0 .net/2u *"_s32", 7 0, L_0x7fa2f15302a0;  1 drivers
L_0x7fa2f15300f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bfd7e4d020_0 .net/2u *"_s4", 31 0, L_0x7fa2f15300f0;  1 drivers
v0x55bfd7e4d100_0 .net *"_s6", 0 0, L_0x55bfd7e62590;  1 drivers
v0x55bfd7e4d1c0_0 .net *"_s8", 7 0, L_0x55bfd7e626d0;  1 drivers
v0x55bfd7e4d2a0_0 .net "clk", 0 0, v0x55bfd7e51e30_0;  alias, 1 drivers
v0x55bfd7e4d340_0 .net "ra1", 3 0, L_0x55bfd7e631e0;  1 drivers
v0x55bfd7e4d400_0 .net "ra2", 3 0, L_0x55bfd7e63310;  1 drivers
v0x55bfd7e4d4e0_0 .net "rd1", 7 0, L_0x55bfd7e62980;  alias, 1 drivers
v0x55bfd7e4d5d0_0 .net "rd2", 7 0, L_0x55bfd7e63090;  alias, 1 drivers
v0x55bfd7e4d6a0 .array "regb", 15 0, 7 0;
v0x55bfd7e4d740_0 .net "wa3", 3 0, L_0x55bfd7e633b0;  1 drivers
v0x55bfd7e4d820_0 .net "wd3", 7 0, L_0x55bfd7e63450;  alias, 1 drivers
v0x55bfd7e4d900_0 .net "we3", 0 0, v0x55bfd7e51350_0;  alias, 1 drivers
E_0x55bfd7e2cdd0 .event posedge, v0x55bfd7e4bd90_0;
L_0x55bfd7e62480 .concat [ 4 28 0 0], L_0x55bfd7e631e0, L_0x7fa2f15300a8;
L_0x55bfd7e62590 .cmp/ne 32, L_0x55bfd7e62480, L_0x7fa2f15300f0;
L_0x55bfd7e626d0 .array/port v0x55bfd7e4d6a0, L_0x55bfd7e62770;
L_0x55bfd7e62770 .concat [ 4 2 0 0], L_0x55bfd7e631e0, L_0x7fa2f1530138;
L_0x55bfd7e62980 .functor MUXZ 8, L_0x7fa2f1530180, L_0x55bfd7e626d0, L_0x55bfd7e62590, C4<>;
L_0x55bfd7e62b10 .concat [ 4 28 0 0], L_0x55bfd7e63310, L_0x7fa2f15301c8;
L_0x55bfd7e62c40 .cmp/ne 32, L_0x55bfd7e62b10, L_0x7fa2f1530210;
L_0x55bfd7e62d80 .array/port v0x55bfd7e4d6a0, L_0x55bfd7e62e70;
L_0x55bfd7e62e70 .concat [ 4 2 0 0], L_0x55bfd7e63310, L_0x7fa2f1530258;
L_0x55bfd7e63090 .functor MUXZ 8, L_0x7fa2f15302a0, L_0x55bfd7e62d80, L_0x55bfd7e62c40, C4<>;
S_0x55bfd7e4dac0 .scope module, "ffz" "ffd" 4 30, 6 61 0, S_0x55bfd7e23760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x55bfd7e4dc70_0 .net "carga", 0 0, v0x55bfd7e51490_0;  alias, 1 drivers
v0x55bfd7e4dd50_0 .net "clk", 0 0, v0x55bfd7e51e30_0;  alias, 1 drivers
v0x55bfd7e4de60_0 .net "d", 0 0, L_0x55bfd7e637c0;  alias, 1 drivers
v0x55bfd7e4df30_0 .var "q", 0 0;
v0x55bfd7e4dfd0_0 .net "reset", 0 0, v0x55bfd7e51fb0_0;  alias, 1 drivers
S_0x55bfd7e4e130 .scope module, "memoria" "memprog" 4 26, 7 3 0, S_0x55bfd7e23760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x55bfd7e520f0 .functor BUFZ 16, L_0x55bfd7e622b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55bfd7e4e3c0_0 .net *"_s0", 15 0, L_0x55bfd7e622b0;  1 drivers
v0x55bfd7e4e4c0_0 .net *"_s2", 11 0, L_0x55bfd7e62370;  1 drivers
L_0x7fa2f1530060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bfd7e4e5a0_0 .net *"_s5", 1 0, L_0x7fa2f1530060;  1 drivers
v0x55bfd7e4e660_0 .net "a", 9 0, v0x55bfd7e4bf50_0;  alias, 1 drivers
v0x55bfd7e4e720_0 .net "clk", 0 0, v0x55bfd7e51e30_0;  alias, 1 drivers
v0x55bfd7e4e810 .array "mem", 1023 0, 15 0;
v0x55bfd7e4e8b0_0 .net "rd", 15 0, L_0x55bfd7e520f0;  alias, 1 drivers
L_0x55bfd7e622b0 .array/port v0x55bfd7e4e810, L_0x55bfd7e62370;
L_0x55bfd7e62370 .concat [ 10 2 0 0], v0x55bfd7e4bf50_0, L_0x7fa2f1530060;
S_0x55bfd7e4ea10 .scope module, "muxINC" "mux2" 4 25, 6 50 0, S_0x55bfd7e23760;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55bfd7e4ebe0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55bfd7e4ecb0_0 .net "d0", 9 0, L_0x55bfd7e62210;  1 drivers
v0x55bfd7e4ed90_0 .net "d1", 9 0, L_0x55bfd7e52050;  alias, 1 drivers
v0x55bfd7e4ee70_0 .net "s", 0 0, v0x55bfd7e51170_0;  alias, 1 drivers
v0x55bfd7e4ef40_0 .net "y", 9 0, L_0x55bfd7e62170;  alias, 1 drivers
L_0x55bfd7e62170 .functor MUXZ 10, L_0x55bfd7e62210, L_0x55bfd7e52050, v0x55bfd7e51170_0, C4<>;
S_0x55bfd7e4f0c0 .scope module, "muxINM" "mux2" 4 28, 6 50 0, S_0x55bfd7e23760;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x55bfd7e4f290 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x55bfd7e4f3d0_0 .net "d0", 7 0, v0x55bfd7e4b770_0;  alias, 1 drivers
v0x55bfd7e4f4e0_0 .net "d1", 7 0, L_0x55bfd7e63580;  1 drivers
v0x55bfd7e4f5a0_0 .net "s", 0 0, v0x55bfd7e51260_0;  alias, 1 drivers
v0x55bfd7e4f670_0 .net "y", 7 0, L_0x55bfd7e63450;  alias, 1 drivers
L_0x55bfd7e63450 .functor MUXZ 8, v0x55bfd7e4b770_0, L_0x55bfd7e63580, v0x55bfd7e51260_0, C4<>;
S_0x55bfd7e4f7f0 .scope module, "sumINC" "sum" 4 24, 6 30 0, S_0x55bfd7e23760;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
L_0x7fa2f1530018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55bfd7e4fa30_0 .net "a", 9 0, L_0x7fa2f1530018;  1 drivers
v0x55bfd7e4fb30_0 .net "b", 9 0, v0x55bfd7e4bf50_0;  alias, 1 drivers
v0x55bfd7e4fc40_0 .net "y", 9 0, L_0x55bfd7e52050;  alias, 1 drivers
L_0x55bfd7e52050 .arith/sum 10, L_0x7fa2f1530018, v0x55bfd7e4bf50_0;
S_0x55bfd7e50d10 .scope module, "unidad_control" "uc" 3 7, 8 1 0, S_0x55bfd7e23ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 3 "op_alu"
v0x55bfd7e50f80_0 .var "op_alu", 2 0;
v0x55bfd7e510b0_0 .net "opcode", 5 0, L_0x55bfd7e63830;  alias, 1 drivers
v0x55bfd7e51170_0 .var "s_inc", 0 0;
v0x55bfd7e51260_0 .var "s_inm", 0 0;
v0x55bfd7e51350_0 .var "we3", 0 0;
v0x55bfd7e51490_0 .var "wez", 0 0;
v0x55bfd7e51580_0 .net "z", 0 0, v0x55bfd7e4df30_0;  alias, 1 drivers
E_0x55bfd7e2cff0 .event edge, v0x55bfd7e4ffd0_0;
    .scope S_0x55bfd7e4bae0;
T_0 ;
    %wait E_0x55bfd7e2cd20;
    %load/vec4 v0x55bfd7e4c010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55bfd7e4bf50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55bfd7e4be70_0;
    %assign/vec4 v0x55bfd7e4bf50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55bfd7e4e130;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x55bfd7e4e810 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55bfd7e4c150;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x55bfd7e4d6a0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55bfd7e4c150;
T_3 ;
    %wait E_0x55bfd7e2cdd0;
    %load/vec4 v0x55bfd7e4d900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55bfd7e4d820_0;
    %load/vec4 v0x55bfd7e4d740_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bfd7e4d6a0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55bfd7e23450;
T_4 ;
    %wait E_0x55bfd7e2cf70;
    %load/vec4 v0x55bfd7e4b690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55bfd7e4b770_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x55bfd7e26820_0;
    %store/vec4 v0x55bfd7e4b770_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x55bfd7e26820_0;
    %inv;
    %store/vec4 v0x55bfd7e4b770_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55bfd7e26820_0;
    %load/vec4 v0x55bfd7e4b5d0_0;
    %add;
    %store/vec4 v0x55bfd7e4b770_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55bfd7e26820_0;
    %load/vec4 v0x55bfd7e4b5d0_0;
    %sub;
    %store/vec4 v0x55bfd7e4b770_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55bfd7e26820_0;
    %load/vec4 v0x55bfd7e4b5d0_0;
    %and;
    %store/vec4 v0x55bfd7e4b770_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55bfd7e26820_0;
    %load/vec4 v0x55bfd7e4b5d0_0;
    %or;
    %store/vec4 v0x55bfd7e4b770_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55bfd7e26820_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55bfd7e4b770_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55bfd7e4b5d0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55bfd7e4b770_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55bfd7e4dac0;
T_5 ;
    %wait E_0x55bfd7e2cd20;
    %load/vec4 v0x55bfd7e4dfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bfd7e4df30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55bfd7e4dc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55bfd7e4de60_0;
    %assign/vec4 v0x55bfd7e4df30_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55bfd7e50d10;
T_6 ;
    %wait E_0x55bfd7e2cff0;
    %load/vec4 v0x55bfd7e510b0_0;
    %dup/vec4;
    %pushi/vec4 35, 3, 6;
    %cmp/x;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 39, 3, 6;
    %cmp/x;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 43, 3, 6;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 47, 3, 6;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 51, 3, 6;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 55, 3, 6;
    %cmp/x;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 59, 3, 6;
    %cmp/x;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 63, 3, 6;
    %cmp/x;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 3, 3, 6;
    %cmp/x;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_6.10, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_6.11, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfd7e50f80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51490_0, 0, 1;
    %jmp T_6.13;
T_6.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfd7e50f80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51490_0, 0, 1;
    %jmp T_6.13;
T_6.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55bfd7e50f80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51490_0, 0, 1;
    %jmp T_6.13;
T_6.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55bfd7e50f80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51490_0, 0, 1;
    %jmp T_6.13;
T_6.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55bfd7e50f80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51490_0, 0, 1;
    %jmp T_6.13;
T_6.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55bfd7e50f80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51490_0, 0, 1;
    %jmp T_6.13;
T_6.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55bfd7e50f80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51490_0, 0, 1;
    %jmp T_6.13;
T_6.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55bfd7e50f80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51490_0, 0, 1;
    %jmp T_6.13;
T_6.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55bfd7e50f80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51490_0, 0, 1;
    %jmp T_6.13;
T_6.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfd7e50f80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51490_0, 0, 1;
    %jmp T_6.13;
T_6.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfd7e50f80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51490_0, 0, 1;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfd7e50f80_0, 0, 3;
    %load/vec4 v0x55bfd7e51580_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %store/vec4 v0x55bfd7e51170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51490_0, 0, 1;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55bfd7e50f80_0, 0, 3;
    %load/vec4 v0x55bfd7e51580_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v0x55bfd7e51170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51490_0, 0, 1;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55bfd7e1c4d0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51e30_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51e30_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55bfd7e1c4d0;
T_8 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55bfd7e51ed0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x55bfd7e51ed0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55bfd7e4d6a0, v0x55bfd7e51ed0_0 > {0 0 0};
    %load/vec4 v0x55bfd7e51ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bfd7e51ed0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bfd7e51fb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bfd7e51fb0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55bfd7e1c4d0;
T_9 ;
    %delay 72000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
