read -sv run_verilog_mid/adder_32b_12_81_3008eba1fde867835854893277466a80.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_81_3008eba1fde867835854893277466a80_yosys.v
