# Reading pref.tcl
# do FAC_P1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1 {C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:41 on Oct 22,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1" C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:26:41 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1 {C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/full_adder_2bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:42 on Oct 22,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1" C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/full_adder_2bit.sv 
# -- Compiling module full_adder_2bit
# 
# Top level modules:
# 	full_adder_2bit
# End time: 15:26:42 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1 {C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/unit_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:42 on Oct 22,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1" C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/unit_adder.sv 
# -- Compiling module unit_adder
# 
# Top level modules:
# 	unit_adder
# End time: 15:26:42 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1 {C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/substractor_2bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:42 on Oct 22,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1" C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/substractor_2bit.sv 
# -- Compiling module substractor_2bit
# 
# Top level modules:
# 	substractor_2bit
# End time: 15:26:42 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1 {C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/ANDoperation_2bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:42 on Oct 22,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1" C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/ANDoperation_2bit.sv 
# -- Compiling module ANDoperation_2bit
# 
# Top level modules:
# 	ANDoperation_2bit
# End time: 15:26:42 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1 {C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/ORoperation_2bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:42 on Oct 22,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1" C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/ORoperation_2bit.sv 
# -- Compiling module ORoperation_2bit
# 
# Top level modules:
# 	ORoperation_2bit
# End time: 15:26:42 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1 {C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/pwm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:42 on Oct 22,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1" C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/pwm.sv 
# -- Compiling module pwm
# 
# Top level modules:
# 	pwm
# End time: 15:26:42 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1 {C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:43 on Oct 22,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1" C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv 
# -- Compiling module top_module
# 
# Top level modules:
# 	top_module
# End time: 15:26:43 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1 {C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/bin_to_7seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:43 on Oct 22,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1" C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/bin_to_7seg.sv 
# -- Compiling module bin_to_7seg
# 
# Top level modules:
# 	bin_to_7seg
# End time: 15:26:43 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1 {C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/FirtsDecoder_4to2bits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:43 on Oct 22,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1" C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/FirtsDecoder_4to2bits.sv 
# -- Compiling module FirtsDecoder_4to2bits
# 
# Top level modules:
# 	FirtsDecoder_4to2bits
# End time: 15:26:43 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1 {C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/reg_2bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:43 on Oct 22,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1" C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/reg_2bit.sv 
# -- Compiling module reg_2bit
# 
# Top level modules:
# 	reg_2bit
# End time: 15:26:43 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1 {C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/uart_rx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:43 on Oct 22,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1" C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 15:26:43 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1 {C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/tb_top_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:26:43 on Oct 22,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1" C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/tb_top_module.sv 
# -- Compiling module tb_top_module
# 
# Top level modules:
# 	tb_top_module
# End time: 15:26:43 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_top_module
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_top_module 
# Start time: 15:26:43 on Oct 22,2024
# Loading sv_std.std
# Loading work.tb_top_module
# Loading work.top_module
# Loading work.FirtsDecoder_4to2bits
# Loading work.uart_rx
# Loading work.alu
# Loading work.full_adder_2bit
# Loading work.unit_adder
# Loading work.substractor_2bit
# Loading work.ANDoperation_2bit
# Loading work.ORoperation_2bit
# Loading work.reg_2bit
# Loading work.pwm
# Loading work.bin_to_7seg
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'uart_receiver'.  Expected 12, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_module/dut/uart_receiver File: C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv Line: 33
# ** Warning: (vsim-3722) C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv(33): [TFMPC] - Missing connection for port 'state_idle'.
# ** Warning: (vsim-3722) C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv(33): [TFMPC] - Missing connection for port 'state_start'.
# ** Warning: (vsim-3722) C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv(33): [TFMPC] - Missing connection for port 'state_data'.
# ** Warning: (vsim-3722) C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv(33): [TFMPC] - Missing connection for port 'state_stop'.
# ** Warning: (vsim-3722) C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv(33): [TFMPC] - Missing connection for port 'baud_count'.
# ** Warning: (vsim-3722) C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv(33): [TFMPC] - Missing connection for port 'bit_count'.
# ** Warning: (vsim-3722) C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv(33): [TFMPC] - Missing connection for port 'shift_reg'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/full_adder_2bit.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_module/dut/alu_inst/add File: C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/alu.sv Line: 25
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'add'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_module/dut/alu_inst/sub/add File: C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/substractor_2bit.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/full_adder_2bit.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_module/dut/alu_inst/sub/add File: C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/substractor_2bit.sv Line: 18
# ** Warning: (vsim-3722) C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/substractor_2bit.sv(18): [TFMPC] - Missing connection for port 'cout'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/full_adder_2bit.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_module/dut/alu_inst/sub/sub File: C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/substractor_2bit.sv Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (2) for port 'bin'. The port definition is at: C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/bin_to_7seg.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top_module/dut/result_to_7seg File: C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/top_module.sv Line: 83
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Dec: 1000, ALU Operation: SUM, ALU IN2: 00, ALU result: 01, Motor speed: 10000000, Flags - Z: 0, C: 0, V: 0, S: 0
# Dec: 1100, ALU Operation: OR, ALU IN2: 00, ALU result: 10, Motor speed: 11000000, Flags - Z: 0, C: 0, V: 0, S: 1
# Dec: 1110, ALU Operation: SUB, ALU IN2: 00, ALU result: 11, Motor speed: 11111111, Flags - Z: 0, C: 0, V: 0, S: 1
# Dec: 1111, ALU Operation: AND, ALU IN2: 00, ALU result: 00, Motor speed: 01000000, Flags - Z: 1, C: 0, V: 0, S: 0
# Flag Test - Z, ALU result: 00, Z: 1
# Flag Test - C, ALU result: 11, C: 0
# Flag Test - V, ALU result: 10, V: 0
# Flag Test - S, ALU result: 01, S: 0
# ** Note: $finish    : C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/tb_top_module.sv(294)
#    Time: 334344 ps  Iteration: 0  Instance: /tb_top_module
# 1
# Break in Module tb_top_module at C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC_P1/tb_top_module.sv line 294
# End time: 15:27:28 on Oct 22,2024, Elapsed time: 0:00:45
# Errors: 0, Warnings: 14
