# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MyCounter.srcs/sources_1/imports/verilog/circuit/Counter4b.v" \
"../../../../MyCounter.srcs/sources_1/imports/verilog/circuit/FD.v" \
"../../../../MyCounter.srcs/sources_1/imports/verilog/gates/NOR_GATE.v" \
"../../../../MyCounter.srcs/sources_1/imports/verilog/gates/NOR_GATE_3_INPUTS.v" \
"../../../../MyCounter.srcs/sources_1/imports/verilog/gates/NOR_GATE_4_INPUTS.v" \
"../../../../MyCounter.srcs/sources_1/imports/verilog/gates/XOR_GATE_ONEHOT.v" \
"../../../../MyCounter.srcs/sim_1/new/Counter4b_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
