--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml core_top.twx core_top.ncd -o core_top.twr core_top.pcf
-ucf Aaron_Nexys3_Master.ucf

Design file:              core_top.ncd
Physical constraint file: core_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1371917 paths analyzed, 3431 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.965ns.
--------------------------------------------------------------------------------

Paths for end point mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram (RAMB8_X1Y3.DIPADIP0), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_0 (FF)
  Destination:          mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.947ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.457 - 0.440)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_0 to mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.447   core1/reg_ndx_2<1>
                                                       core1/reg_ndx_2_0
    SLICE_X19Y43.A3      net (fanout=161)      1.603   core1/reg_ndx_2<0>
    SLICE_X19Y43.A       Tilo                  0.259   core1/rm/r20<15>
                                                       core1/rm/mux22_8
    SLICE_X22Y44.C6      net (fanout=1)        1.059   core1/rm/mux22_8
    SLICE_X22Y44.CMUX    Tilo                  0.361   core1/rm/r8<13>
                                                       core1/rm/mux22_3
                                                       core1/rm/mux22_2_f7
    SLICE_X9Y35.B4       net (fanout=17)       2.462   core1/reg_right_data<15>
    SLICE_X9Y35.B        Tilo                  0.259   core1/rm/r14<3>
                                                       mem_manager1/Mmux_block_data_in171
    RAMB8_X1Y3.DIPADIP0  net (fanout=17)       3.197   mem_manager1/block_data_in1<15>
    RAMB8_X1Y3.CLKAWRCLK Trdck_DIPA            0.300   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.947ns (1.626ns logic, 8.321ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1 (FF)
  Destination:          mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.924ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.457 - 0.440)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1 to mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.BQ      Tcko                  0.447   core1/reg_ndx_2<1>
                                                       core1/reg_ndx_2_1
    SLICE_X19Y43.A1      net (fanout=161)      1.580   core1/reg_ndx_2<1>
    SLICE_X19Y43.A       Tilo                  0.259   core1/rm/r20<15>
                                                       core1/rm/mux22_8
    SLICE_X22Y44.C6      net (fanout=1)        1.059   core1/rm/mux22_8
    SLICE_X22Y44.CMUX    Tilo                  0.361   core1/rm/r8<13>
                                                       core1/rm/mux22_3
                                                       core1/rm/mux22_2_f7
    SLICE_X9Y35.B4       net (fanout=17)       2.462   core1/reg_right_data<15>
    SLICE_X9Y35.B        Tilo                  0.259   core1/rm/r14<3>
                                                       mem_manager1/Mmux_block_data_in171
    RAMB8_X1Y3.DIPADIP0  net (fanout=17)       3.197   mem_manager1/block_data_in1<15>
    RAMB8_X1Y3.CLKAWRCLK Trdck_DIPA            0.300   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.924ns (1.626ns logic, 8.298ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1 (FF)
  Destination:          mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.539ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.457 - 0.440)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1 to mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.BQ      Tcko                  0.447   core1/reg_ndx_2<1>
                                                       core1/reg_ndx_2_1
    SLICE_X22Y41.B2      net (fanout=161)      1.504   core1/reg_ndx_2<1>
    SLICE_X22Y41.B       Tilo                  0.203   core1/rm/r30<15>
                                                       core1/rm/mux22_9
    SLICE_X22Y44.C1      net (fanout=1)        0.806   core1/rm/mux22_9
    SLICE_X22Y44.CMUX    Tilo                  0.361   core1/rm/r8<13>
                                                       core1/rm/mux22_3
                                                       core1/rm/mux22_2_f7
    SLICE_X9Y35.B4       net (fanout=17)       2.462   core1/reg_right_data<15>
    SLICE_X9Y35.B        Tilo                  0.259   core1/rm/r14<3>
                                                       mem_manager1/Mmux_block_data_in171
    RAMB8_X1Y3.DIPADIP0  net (fanout=17)       3.197   mem_manager1/block_data_in1<15>
    RAMB8_X1Y3.CLKAWRCLK Trdck_DIPA            0.300   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/s6_init.ram/TRUE_DP.PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.539ns (1.570ns logic, 7.969ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y28.ADDRB12), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.894ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.458 - 0.489)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOB0     Trcko_DOB             1.850   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X7Y23.D5       net (fanout=1)        1.073   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<0>
    SLICE_X7Y23.D        Tilo                  0.259   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux285
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux286
    SLICE_X16Y30.B4      net (fanout=1)        1.185   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux285
    SLICE_X16Y30.B       Tilo                  0.205   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux287
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux288
    SLICE_X16Y28.D5      net (fanout=2)        0.394   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux287
    SLICE_X16Y28.COUT    Topcyd                0.260   vga/vpg/Mmux_ADDRA3_rs_cy<9>
                                                       vga/vpg/Mmux_ADDRA3_A121
                                                       vga/vpg/Mmux_ADDRA3_rs_cy<9>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   vga/vpg/Mmux_ADDRA3_rs_cy<9>
    SLICE_X16Y29.CMUX    Tcinc                 0.272   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       vga/vpg/Mmux_ADDRA3_rs_xor<13>
    RAMB16_X1Y28.ADDRB12 net (fanout=19)       4.043   vga_mem_addr<12>
    RAMB16_X1Y28.CLKB    Trcck_ADDRB           0.350   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.894ns (3.196ns logic, 6.698ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.899ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.458 - 0.479)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOB0    Trcko_DOB             1.850   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X7Y23.D3       net (fanout=1)        1.078   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<0>
    SLICE_X7Y23.D        Tilo                  0.259   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux285
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux286
    SLICE_X16Y30.B4      net (fanout=1)        1.185   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux285
    SLICE_X16Y30.B       Tilo                  0.205   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux287
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux288
    SLICE_X16Y28.D5      net (fanout=2)        0.394   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux287
    SLICE_X16Y28.COUT    Topcyd                0.260   vga/vpg/Mmux_ADDRA3_rs_cy<9>
                                                       vga/vpg/Mmux_ADDRA3_A121
                                                       vga/vpg/Mmux_ADDRA3_rs_cy<9>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   vga/vpg/Mmux_ADDRA3_rs_cy<9>
    SLICE_X16Y29.CMUX    Tcinc                 0.272   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       vga/vpg/Mmux_ADDRA3_rs_xor<13>
    RAMB16_X1Y28.ADDRB12 net (fanout=19)       4.043   vga_mem_addr<12>
    RAMB16_X1Y28.CLKB    Trcck_ADDRB           0.350   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.899ns (3.196ns logic, 6.703ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.825ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.458 - 0.482)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOB0    Trcko_DOB             1.850   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X7Y23.D6       net (fanout=1)        1.004   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<0>
    SLICE_X7Y23.D        Tilo                  0.259   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux285
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux286
    SLICE_X16Y30.B4      net (fanout=1)        1.185   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux285
    SLICE_X16Y30.B       Tilo                  0.205   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux287
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux288
    SLICE_X16Y28.D5      net (fanout=2)        0.394   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux287
    SLICE_X16Y28.COUT    Topcyd                0.260   vga/vpg/Mmux_ADDRA3_rs_cy<9>
                                                       vga/vpg/Mmux_ADDRA3_A121
                                                       vga/vpg/Mmux_ADDRA3_rs_cy<9>
    SLICE_X16Y29.CIN     net (fanout=1)        0.003   vga/vpg/Mmux_ADDRA3_rs_cy<9>
    SLICE_X16Y29.CMUX    Tcinc                 0.272   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       vga/vpg/Mmux_ADDRA3_rs_xor<13>
    RAMB16_X1Y28.ADDRB12 net (fanout=19)       4.043   vga_mem_addr<12>
    RAMB16_X1Y28.CLKB    Trcck_ADDRB           0.350   mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.825ns (3.196ns logic, 6.629ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point core1/rm/r19_10 (SLICE_X10Y43.CX), 2951 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_0 (FF)
  Destination:          core1/rm/r19_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.921ns (Levels of Logic = 6)
  Clock Path Skew:      0.003ns (0.256 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_0 to core1/rm/r19_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.447   core1/reg_ndx_2<1>
                                                       core1/reg_ndx_2_0
    SLICE_X16Y47.B2      net (fanout=161)      2.115   core1/reg_ndx_2<0>
    SLICE_X16Y47.B       Tilo                  0.205   core1/rm/mux27_7
                                                       core1/rm/mux27_7
    SLICE_X16Y47.C4      net (fanout=1)        0.346   core1/rm/mux27_7
    SLICE_X16Y47.CMUX    Tilo                  0.343   core1/rm/mux27_7
                                                       core1/rm/mux27_3
                                                       core1/rm/mux27_2_f7
    SLICE_X18Y39.B5      net (fanout=20)       1.898   core1/reg_right_data<5>
    SLICE_X18Y39.COUT    Topcyb                0.380   core1/Mmux__n0748_rs_cy<7>
                                                       core1/Mmux__n0748_rs_lut<5>
                                                       core1/Mmux__n0748_rs_cy<7>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   core1/Mmux__n0748_rs_cy<7>
    SLICE_X18Y40.CMUX    Tcinc                 0.261   core1/Mmux__n0748_rs_cy<11>
                                                       core1/Mmux__n0748_rs_cy<11>
    SLICE_X18Y46.A6      net (fanout=1)        1.009   core1/_n0748<10>
    SLICE_X18Y46.A       Tilo                  0.203   core1/Mmux_w_data102
                                                       core1/Mmux_w_data106
    SLICE_X13Y42.C5      net (fanout=1)        0.891   core1/Mmux_w_data105
    SLICE_X13Y42.C       Tilo                  0.259   core1/rm/r3<11>
                                                       core1/Mmux_w_data107
    SLICE_X10Y43.CX      net (fanout=31)       1.396   core1/w_data<10>
    SLICE_X10Y43.CLK     Tdick                 0.086   core1/rm/r19<11>
                                                       core1/rm/r19_10
    -------------------------------------------------  ---------------------------
    Total                                      9.921ns (2.184ns logic, 7.737ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_0 (FF)
  Destination:          core1/rm/r19_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.911ns (Levels of Logic = 6)
  Clock Path Skew:      0.003ns (0.256 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_0 to core1/rm/r19_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.447   core1/reg_ndx_2<1>
                                                       core1/reg_ndx_2_0
    SLICE_X11Y46.A3      net (fanout=161)      1.647   core1/reg_ndx_2<0>
    SLICE_X11Y46.A       Tilo                  0.259   core1/rm/r21<7>
                                                       core1/rm/mux27_8
    SLICE_X16Y47.C3      net (fanout=1)        0.750   core1/rm/mux27_8
    SLICE_X16Y47.CMUX    Tilo                  0.343   core1/rm/mux27_7
                                                       core1/rm/mux27_3
                                                       core1/rm/mux27_2_f7
    SLICE_X18Y39.B5      net (fanout=20)       1.898   core1/reg_right_data<5>
    SLICE_X18Y39.COUT    Topcyb                0.380   core1/Mmux__n0748_rs_cy<7>
                                                       core1/Mmux__n0748_rs_lut<5>
                                                       core1/Mmux__n0748_rs_cy<7>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   core1/Mmux__n0748_rs_cy<7>
    SLICE_X18Y40.CMUX    Tcinc                 0.261   core1/Mmux__n0748_rs_cy<11>
                                                       core1/Mmux__n0748_rs_cy<11>
    SLICE_X18Y46.A6      net (fanout=1)        1.009   core1/_n0748<10>
    SLICE_X18Y46.A       Tilo                  0.203   core1/Mmux_w_data102
                                                       core1/Mmux_w_data106
    SLICE_X13Y42.C5      net (fanout=1)        0.891   core1/Mmux_w_data105
    SLICE_X13Y42.C       Tilo                  0.259   core1/rm/r3<11>
                                                       core1/Mmux_w_data107
    SLICE_X10Y43.CX      net (fanout=31)       1.396   core1/w_data<10>
    SLICE_X10Y43.CLK     Tdick                 0.086   core1/rm/r19<11>
                                                       core1/rm/r19_10
    -------------------------------------------------  ---------------------------
    Total                                      9.911ns (2.238ns logic, 7.673ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core1/reg_ndx_2_1 (FF)
  Destination:          core1/rm/r19_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.895ns (Levels of Logic = 6)
  Clock Path Skew:      0.003ns (0.256 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core1/reg_ndx_2_1 to core1/rm/r19_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.BQ      Tcko                  0.447   core1/reg_ndx_2<1>
                                                       core1/reg_ndx_2_1
    SLICE_X12Y47.C5      net (fanout=161)      1.611   core1/reg_ndx_2<1>
    SLICE_X12Y47.C       Tilo                  0.205   core1/rm/r12<7>
                                                       core1/rm/mux28_10
    SLICE_X14Y49.D2      net (fanout=1)        0.885   core1/rm/mux28_10
    SLICE_X14Y49.CMUX    Topdc                 0.368   core1/rm/mux28_7
                                                       core1/rm/mux28_4
                                                       core1/rm/mux28_2_f7
    SLICE_X18Y39.C3      net (fanout=20)       1.915   core1/reg_right_data<6>
    SLICE_X18Y39.COUT    Topcyc                0.277   core1/Mmux__n0748_rs_cy<7>
                                                       core1/Mmux__n0748_rs_lut<6>
                                                       core1/Mmux__n0748_rs_cy<7>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   core1/Mmux__n0748_rs_cy<7>
    SLICE_X18Y40.CMUX    Tcinc                 0.261   core1/Mmux__n0748_rs_cy<11>
                                                       core1/Mmux__n0748_rs_cy<11>
    SLICE_X18Y46.A6      net (fanout=1)        1.009   core1/_n0748<10>
    SLICE_X18Y46.A       Tilo                  0.203   core1/Mmux_w_data102
                                                       core1/Mmux_w_data106
    SLICE_X13Y42.C5      net (fanout=1)        0.891   core1/Mmux_w_data105
    SLICE_X13Y42.C       Tilo                  0.259   core1/rm/r3<11>
                                                       core1/Mmux_w_data107
    SLICE_X10Y43.CX      net (fanout=31)       1.396   core1/w_data<10>
    SLICE_X10Y43.CLK     Tdick                 0.086   core1/rm/r19<11>
                                                       core1/rm/r19_10
    -------------------------------------------------  ---------------------------
    Total                                      9.895ns (2.106ns logic, 7.789ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga/vpg/Mshreg_seed_27 (SLICE_X14Y20.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/vpg/seed_7 (FF)
  Destination:          vga/vpg/Mshreg_seed_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga/vpg/seed_7 to vga/vpg/Mshreg_seed_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y21.DQ      Tcko                  0.234   vga/vpg/seed<7>
                                                       vga/vpg/seed_7
    SLICE_X14Y20.AI      net (fanout=3)        0.142   vga/vpg/seed<7>
    SLICE_X14Y20.CLK     Tdh         (-Th)    -0.030   vga/vpg/seed<30>
                                                       vga/vpg/Mshreg_seed_27
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.264ns logic, 0.142ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Paths for end point servo/pwm (SLICE_X9Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               servo/pwm (FF)
  Destination:          servo/pwm (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: servo/pwm to servo/pwm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.AQ       Tcko                  0.198   servo/pwm
                                                       servo/pwm
    SLICE_X9Y10.A6       net (fanout=2)        0.027   servo/pwm
    SLICE_X9Y10.CLK      Tah         (-Th)    -0.215   servo/pwm
                                                       servo/pwm_glue_rst
                                                       servo/pwm
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point core1/reg_ndx_1_3 (SLICE_X16Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core1/reg_ndx_1_3 (FF)
  Destination:          core1/reg_ndx_1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core1/reg_ndx_1_3 to core1/reg_ndx_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.DQ      Tcko                  0.200   core1/reg_ndx_1<3>
                                                       core1/reg_ndx_1_3
    SLICE_X16Y38.D6      net (fanout=34)       0.050   core1/reg_ndx_1<3>
    SLICE_X16Y38.CLK     Tah         (-Th)    -0.190   core1/reg_ndx_1<3>
                                                       core1/reg_ndx_1_3_rstpot
                                                       core1/reg_ndx_1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.390ns logic, 0.050ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: mem_manager1/b_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.965|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1371917 paths, 0 nets, and 7650 connections

Design statistics:
   Minimum period:   9.965ns{1}   (Maximum frequency: 100.351MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 30 09:48:43 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



