--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf KNN_UCF.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1881 paths analyzed, 330 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.108ns.
--------------------------------------------------------------------------------

Paths for end point u_nearest_neighbour/k5_4 (SLICE_X17Y22.B2), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               distance_reg_1 (FF)
  Destination:          u_nearest_neighbour/k5_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.036ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.409 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: distance_reg_1 to u_nearest_neighbour/k5_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.BMUX    Tshcko                0.518   distance_reg<3>
                                                       distance_reg_1
    SLICE_X15Y26.C1      net (fanout=10)       2.058   distance_reg<1>
    SLICE_X15Y26.C       Tilo                  0.259   u_nearest_neighbour/k1<3>
                                                       u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o2
    SLICE_X15Y26.B4      net (fanout=1)        0.352   u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o1
    SLICE_X15Y26.B       Tilo                  0.259   u_nearest_neighbour/k1<3>
                                                       u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o11
    SLICE_X13Y25.B5      net (fanout=18)       0.499   u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o
    SLICE_X13Y25.B       Tilo                  0.259   u_nearest_neighbour/k4<2>
                                                       u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT11
    SLICE_X17Y22.B2      net (fanout=10)       1.459   u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT11
    SLICE_X17Y22.CLK     Tas                   0.373   u_nearest_neighbour/k5<4>
                                                       u_nearest_neighbour/k5_4_dpot
                                                       u_nearest_neighbour/k5_4
    -------------------------------------------------  ---------------------------
    Total                                      6.036ns (1.668ns logic, 4.368ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               distance_reg_2 (FF)
  Destination:          u_nearest_neighbour/k5_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.561ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.409 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: distance_reg_2 to u_nearest_neighbour/k5_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.CQ      Tcko                  0.430   distance_reg<3>
                                                       distance_reg_2
    SLICE_X14Y26.D1      net (fanout=10)       1.788   distance_reg<2>
    SLICE_X14Y26.D       Tilo                  0.254   u_nearest_neighbour/k1<4>
                                                       u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o2
    SLICE_X14Y26.C6      net (fanout=3)        0.156   u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o1
    SLICE_X14Y26.C       Tilo                  0.255   u_nearest_neighbour/k1<4>
                                                       u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o11_1
    SLICE_X13Y25.B4      net (fanout=1)        0.587   u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o11
    SLICE_X13Y25.B       Tilo                  0.259   u_nearest_neighbour/k4<2>
                                                       u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT11
    SLICE_X17Y22.B2      net (fanout=10)       1.459   u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT11
    SLICE_X17Y22.CLK     Tas                   0.373   u_nearest_neighbour/k5<4>
                                                       u_nearest_neighbour/k5_4_dpot
                                                       u_nearest_neighbour/k5_4
    -------------------------------------------------  ---------------------------
    Total                                      5.561ns (1.571ns logic, 3.990ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               distance_reg_0 (FF)
  Destination:          u_nearest_neighbour/k5_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.409 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: distance_reg_0 to u_nearest_neighbour/k5_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.AQ      Tcko                  0.430   distance_reg<3>
                                                       distance_reg_0
    SLICE_X15Y26.C3      net (fanout=10)       1.574   distance_reg<0>
    SLICE_X15Y26.C       Tilo                  0.259   u_nearest_neighbour/k1<3>
                                                       u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o2
    SLICE_X15Y26.B4      net (fanout=1)        0.352   u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o1
    SLICE_X15Y26.B       Tilo                  0.259   u_nearest_neighbour/k1<3>
                                                       u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o11
    SLICE_X13Y25.B5      net (fanout=18)       0.499   u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o
    SLICE_X13Y25.B       Tilo                  0.259   u_nearest_neighbour/k4<2>
                                                       u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT11
    SLICE_X17Y22.B2      net (fanout=10)       1.459   u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT11
    SLICE_X17Y22.CLK     Tas                   0.373   u_nearest_neighbour/k5<4>
                                                       u_nearest_neighbour/k5_4_dpot
                                                       u_nearest_neighbour/k5_4
    -------------------------------------------------  ---------------------------
    Total                                      5.464ns (1.580ns logic, 3.884ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point u_nearest_neighbour/label_3_1 (SLICE_X19Y21.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               distance_reg_2 (FF)
  Destination:          u_nearest_neighbour/label_3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.410 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: distance_reg_2 to u_nearest_neighbour/label_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.CQ      Tcko                  0.430   distance_reg<3>
                                                       distance_reg_2
    SLICE_X14Y26.D1      net (fanout=10)       1.788   distance_reg<2>
    SLICE_X14Y26.D       Tilo                  0.254   u_nearest_neighbour/k1<4>
                                                       u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o2
    SLICE_X15Y25.D3      net (fanout=3)        0.587   u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o1
    SLICE_X15Y25.D       Tilo                  0.259   u_nearest_neighbour/k2<4>
                                                       u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o11
    SLICE_X13Y22.A3      net (fanout=18)       0.913   u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o
    SLICE_X13Y22.A       Tilo                  0.259   u_nearest_neighbour/k5<2>
                                                       u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT11_1
    SLICE_X19Y21.CE      net (fanout=7)        1.075   u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT111
    SLICE_X19Y21.CLK     Tceck                 0.390   u_nearest_neighbour/label_3<1>
                                                       u_nearest_neighbour/label_3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.955ns (1.592ns logic, 4.363ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               distance_reg_1 (FF)
  Destination:          u_nearest_neighbour/label_3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.410 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: distance_reg_1 to u_nearest_neighbour/label_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.BMUX    Tshcko                0.518   distance_reg<3>
                                                       distance_reg_1
    SLICE_X14Y26.D5      net (fanout=10)       1.571   distance_reg<1>
    SLICE_X14Y26.D       Tilo                  0.254   u_nearest_neighbour/k1<4>
                                                       u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o2
    SLICE_X15Y25.D3      net (fanout=3)        0.587   u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o1
    SLICE_X15Y25.D       Tilo                  0.259   u_nearest_neighbour/k2<4>
                                                       u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o11
    SLICE_X13Y22.A3      net (fanout=18)       0.913   u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o
    SLICE_X13Y22.A       Tilo                  0.259   u_nearest_neighbour/k5<2>
                                                       u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT11_1
    SLICE_X19Y21.CE      net (fanout=7)        1.075   u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT111
    SLICE_X19Y21.CLK     Tceck                 0.390   u_nearest_neighbour/label_3<1>
                                                       u_nearest_neighbour/label_3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.826ns (1.680ns logic, 4.146ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               distance_reg_1 (FF)
  Destination:          u_nearest_neighbour/label_3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.812ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.410 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: distance_reg_1 to u_nearest_neighbour/label_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.BMUX    Tshcko                0.518   distance_reg<3>
                                                       distance_reg_1
    SLICE_X15Y26.C1      net (fanout=10)       2.058   distance_reg<1>
    SLICE_X15Y26.C       Tilo                  0.259   u_nearest_neighbour/k1<3>
                                                       u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o2
    SLICE_X15Y26.B4      net (fanout=1)        0.352   u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o1
    SLICE_X15Y26.B       Tilo                  0.259   u_nearest_neighbour/k1<3>
                                                       u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o11
    SLICE_X13Y22.A6      net (fanout=18)       0.642   u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o
    SLICE_X13Y22.A       Tilo                  0.259   u_nearest_neighbour/k5<2>
                                                       u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT11_1
    SLICE_X19Y21.CE      net (fanout=7)        1.075   u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT111
    SLICE_X19Y21.CLK     Tceck                 0.390   u_nearest_neighbour/label_3<1>
                                                       u_nearest_neighbour/label_3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.812ns (1.685ns logic, 4.127ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point u_nearest_neighbour/label_3_0 (SLICE_X19Y21.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               distance_reg_2 (FF)
  Destination:          u_nearest_neighbour/label_3_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.930ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.410 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: distance_reg_2 to u_nearest_neighbour/label_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.CQ      Tcko                  0.430   distance_reg<3>
                                                       distance_reg_2
    SLICE_X14Y26.D1      net (fanout=10)       1.788   distance_reg<2>
    SLICE_X14Y26.D       Tilo                  0.254   u_nearest_neighbour/k1<4>
                                                       u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o2
    SLICE_X15Y25.D3      net (fanout=3)        0.587   u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o1
    SLICE_X15Y25.D       Tilo                  0.259   u_nearest_neighbour/k2<4>
                                                       u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o11
    SLICE_X13Y22.A3      net (fanout=18)       0.913   u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o
    SLICE_X13Y22.A       Tilo                  0.259   u_nearest_neighbour/k5<2>
                                                       u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT11_1
    SLICE_X19Y21.CE      net (fanout=7)        1.075   u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT111
    SLICE_X19Y21.CLK     Tceck                 0.365   u_nearest_neighbour/label_3<1>
                                                       u_nearest_neighbour/label_3_0
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (1.567ns logic, 4.363ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               distance_reg_1 (FF)
  Destination:          u_nearest_neighbour/label_3_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.801ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.410 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: distance_reg_1 to u_nearest_neighbour/label_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.BMUX    Tshcko                0.518   distance_reg<3>
                                                       distance_reg_1
    SLICE_X14Y26.D5      net (fanout=10)       1.571   distance_reg<1>
    SLICE_X14Y26.D       Tilo                  0.254   u_nearest_neighbour/k1<4>
                                                       u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o2
    SLICE_X15Y25.D3      net (fanout=3)        0.587   u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o1
    SLICE_X15Y25.D       Tilo                  0.259   u_nearest_neighbour/k2<4>
                                                       u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o11
    SLICE_X13Y22.A3      net (fanout=18)       0.913   u_nearest_neighbour/data_in[4]_k1[4]_LessThan_1_o
    SLICE_X13Y22.A       Tilo                  0.259   u_nearest_neighbour/k5<2>
                                                       u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT11_1
    SLICE_X19Y21.CE      net (fanout=7)        1.075   u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT111
    SLICE_X19Y21.CLK     Tceck                 0.365   u_nearest_neighbour/label_3<1>
                                                       u_nearest_neighbour/label_3_0
    -------------------------------------------------  ---------------------------
    Total                                      5.801ns (1.655ns logic, 4.146ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               distance_reg_1 (FF)
  Destination:          u_nearest_neighbour/label_3_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.787ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.410 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: distance_reg_1 to u_nearest_neighbour/label_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.BMUX    Tshcko                0.518   distance_reg<3>
                                                       distance_reg_1
    SLICE_X15Y26.C1      net (fanout=10)       2.058   distance_reg<1>
    SLICE_X15Y26.C       Tilo                  0.259   u_nearest_neighbour/k1<3>
                                                       u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o2
    SLICE_X15Y26.B4      net (fanout=1)        0.352   u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o1
    SLICE_X15Y26.B       Tilo                  0.259   u_nearest_neighbour/k1<3>
                                                       u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o11
    SLICE_X13Y22.A6      net (fanout=18)       0.642   u_nearest_neighbour/data_in[4]_k2[4]_LessThan_2_o
    SLICE_X13Y22.A       Tilo                  0.259   u_nearest_neighbour/k5<2>
                                                       u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT11_1
    SLICE_X19Y21.CE      net (fanout=7)        1.075   u_nearest_neighbour/Mmux_k4[4]_k3[4]_mux_27_OUT111
    SLICE_X19Y21.CLK     Tceck                 0.365   u_nearest_neighbour/label_3<1>
                                                       u_nearest_neighbour/label_3_0
    -------------------------------------------------  ---------------------------
    Total                                      5.787ns (1.660ns logic, 4.127ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_FSM_Control/counter_3 (SLICE_X16Y13.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FSM_Control/counter_2 (FF)
  Destination:          u_FSM_Control/counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FSM_Control/counter_2 to u_FSM_Control/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y13.CQ      Tcko                  0.200   u_FSM_Control/counter<5>
                                                       u_FSM_Control/counter_2
    SLICE_X16Y13.C5      net (fanout=8)        0.098   u_FSM_Control/counter<2>
    SLICE_X16Y13.CLK     Tah         (-Th)    -0.121   u_FSM_Control/counter<5>
                                                       u_FSM_Control/Mcount_counter_xor<3>11
                                                       u_FSM_Control/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.321ns logic, 0.098ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Paths for end point u_nearest_neighbour/label_4_0 (SLICE_X12Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_nearest_neighbour/label_4_0 (FF)
  Destination:          u_nearest_neighbour/label_4_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_nearest_neighbour/label_4_0 to u_nearest_neighbour/label_4_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.200   u_nearest_neighbour/label_4<1>
                                                       u_nearest_neighbour/label_4_0
    SLICE_X12Y22.A6      net (fanout=12)       0.034   u_nearest_neighbour/label_4<0>
    SLICE_X12Y22.CLK     Tah         (-Th)    -0.190   u_nearest_neighbour/label_4<1>
                                                       u_nearest_neighbour/label_4_0_dpot
                                                       u_nearest_neighbour/label_4_0
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point u_FSM_Control/currentState_FSM_FFd1 (SLICE_X16Y15.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FSM_Control/currentState_FSM_FFd1 (FF)
  Destination:          u_FSM_Control/currentState_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FSM_Control/currentState_FSM_FFd1 to u_FSM_Control/currentState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y15.AQ      Tcko                  0.200   u_FSM_Control/currentState_FSM_FFd2
                                                       u_FSM_Control/currentState_FSM_FFd1
    SLICE_X16Y15.A6      net (fanout=6)        0.038   u_FSM_Control/currentState_FSM_FFd1
    SLICE_X16Y15.CLK     Tah         (-Th)    -0.190   u_FSM_Control/currentState_FSM_FFd2
                                                       u_FSM_Control/currentState_FSM_FFd1-In1
                                                       u_FSM_Control/currentState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u_dist_calc/Madd_n0026_lut<2>/CLK
  Logical resource: u_dist_calc/dist_2/CK
  Location pin: SLICE_X14Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: u_dist_calc/Madd_n0026_lut<2>/SR
  Logical resource: u_dist_calc/dist_2/SR
  Location pin: SLICE_X14Y10.SR
  Clock network: rst_led_OBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.108|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1881 paths, 0 nets, and 519 connections

Design statistics:
   Minimum period:   6.108ns{1}   (Maximum frequency: 163.720MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 23 16:21:39 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4555 MB



