{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507165506645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507165506647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 04 21:05:06 2017 " "Processing started: Wed Oct 04 21:05:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507165506647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507165506647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Receiver_TOP_level -c Receiver_TOP_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off Receiver_TOP_level -c Receiver_TOP_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507165506648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507165506937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507165506937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synchronizer-Together " "Found design unit 1: Synchronizer-Together" {  } { { "Synchronizer.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Synchronizer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514123 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synchronizer " "Found entity 1: Synchronizer" {  } { { "Synchronizer.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Synchronizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507165514123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 storage-arc " "Found design unit 1: storage-arc" {  } { { "storage.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/storage.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514127 ""} { "Info" "ISGN_ENTITY_NAME" "1 storage " "Found entity 1: storage" {  } { { "storage.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/storage.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507165514127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-rtl " "Found design unit 1: shift_reg-rtl" {  } { { "Shift_Reg.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Shift_Reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514138 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Reg " "Found entity 1: Shift_Reg" {  } { { "Shift_Reg.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Shift_Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507165514138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receiver_TOP_level-TOPS " "Found design unit 1: Receiver_TOP_level-TOPS" {  } { { "Receiver_TOP_level.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Receiver_TOP_level.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514139 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receiver_TOP_level " "Found entity 1: Receiver_TOP_level" {  } { { "Receiver_TOP_level.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Receiver_TOP_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507165514139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver_tb-test " "Found design unit 1: receiver_tb-test" {  } { { "receiver_tb.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/receiver_tb.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514151 ""} { "Info" "ISGN_ENTITY_NAME" "1 receiver_tb " "Found entity 1: receiver_tb" {  } { { "receiver_tb.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/receiver_tb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507165514151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receiver_state-Behavioral " "Found design unit 1: Receiver_state-Behavioral" {  } { { "Receiver_state.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Receiver_state.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514160 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receiver_state " "Found entity 1: Receiver_state" {  } { { "Receiver_state.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Receiver_state.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507165514160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mod8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOD8-Counter " "Found design unit 1: MOD8-Counter" {  } { { "MOD8.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/MOD8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514168 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOD8 " "Found entity 1: MOD8" {  } { { "MOD8.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/MOD8.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507165514168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypt_decrypt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encrypt_decrypt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encrypt_Decrypt-arc " "Found design unit 1: Encrypt_Decrypt-arc" {  } { { "Encrypt_Decrypt.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Encrypt_Decrypt.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514178 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encrypt_Decrypt " "Found entity 1: Encrypt_Decrypt" {  } { { "Encrypt_Decrypt.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Encrypt_Decrypt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507165514178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Delay-Clock " "Found design unit 1: Delay-Clock" {  } { { "Delay.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Delay.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514182 ""} { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Delay.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507165514182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD2SSD-arc " "Found design unit 1: BCD2SSD-arc" {  } { { "BCD2SSD.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/BCD2SSD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514192 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD2SSD " "Found entity 1: BCD2SSD" {  } { { "BCD2SSD.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/BCD2SSD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507165514192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507165514192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Receiver_TOP_level " "Elaborating entity \"Receiver_TOP_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507165514211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2SSD BCD2SSD:Display0 " "Elaborating entity \"BCD2SSD\" for hierarchy \"BCD2SSD:Display0\"" {  } { { "Receiver_TOP_level.vhd" "Display0" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Receiver_TOP_level.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507165514230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronizer Synchronizer:Port_Mapping_Synchronizer " "Elaborating entity \"Synchronizer\" for hierarchy \"Synchronizer:Port_Mapping_Synchronizer\"" {  } { { "Receiver_TOP_level.vhd" "Port_Mapping_Synchronizer" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Receiver_TOP_level.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507165514238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encrypt_Decrypt Encrypt_Decrypt:Port_Mapping_ED " "Elaborating entity \"Encrypt_Decrypt\" for hierarchy \"Encrypt_Decrypt:Port_Mapping_ED\"" {  } { { "Receiver_TOP_level.vhd" "Port_Mapping_ED" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Receiver_TOP_level.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507165514245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Reg Shift_Reg:Port_Mapping_Shifter " "Elaborating entity \"Shift_Reg\" for hierarchy \"Shift_Reg:Port_Mapping_Shifter\"" {  } { { "Receiver_TOP_level.vhd" "Port_Mapping_Shifter" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Receiver_TOP_level.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507165514277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay Delay:Port_Mapping_Delay " "Elaborating entity \"Delay\" for hierarchy \"Delay:Port_Mapping_Delay\"" {  } { { "Receiver_TOP_level.vhd" "Port_Mapping_Delay" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Receiver_TOP_level.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507165514285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver_state Receiver_state:Port_Mapping_statemachine " "Elaborating entity \"Receiver_state\" for hierarchy \"Receiver_state:Port_Mapping_statemachine\"" {  } { { "Receiver_TOP_level.vhd" "Port_Mapping_statemachine" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Receiver_TOP_level.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507165514295 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Decrypt_EN Receiver_state.vhd(9) " "VHDL Signal Declaration warning at Receiver_state.vhd(9): used implicit default value for signal \"Decrypt_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Receiver_state.vhd" "" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Receiver_state.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1507165514296 "|Receiver_TOP_level|Receiver_state:Port_Mapping_statemachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOD8 MOD8:Port_Mapping_MOD " "Elaborating entity \"MOD8\" for hierarchy \"MOD8:Port_Mapping_MOD\"" {  } { { "Receiver_TOP_level.vhd" "Port_Mapping_MOD" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Receiver_TOP_level.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507165514321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "storage storage:Port_Mapping_FlipFlop2 " "Elaborating entity \"storage\" for hierarchy \"storage:Port_Mapping_FlipFlop2\"" {  } { { "Receiver_TOP_level.vhd" "Port_Mapping_FlipFlop2" { Text "D:/Trash or treasure/Backups_Drive_C/Doc_BackUp/Junk/Pin Planned Receiver/RECEIVER/Receiver_TOP_level.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507165514388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507165514937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507165515184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507165515184 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507165515225 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507165515225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507165515225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507165515225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507165515245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 04 21:05:15 2017 " "Processing ended: Wed Oct 04 21:05:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507165515245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507165515245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507165515245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507165515245 ""}
