<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/Mips/MipsRegisterBankInfo.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L90'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- MipsRegisterBankInfo.h -----------------------------------*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This file declares the targeting of the RegisterBankInfo class for Mips.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \todo This should be generated by TableGen.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_LIB_TARGET_MIPS_MIPSREGISTERBANKINFO_H</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_LIB_TARGET_MIPS_MIPSREGISTERBANKINFO_H</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/RegisterBankInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_REGBANK_DECLARATIONS</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsGenRegisterBank.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class TargetRegisterInfo;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MipsGenRegisterBankInfo : public RegisterBankInfo {</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_TARGET_REGBANK_CLASS</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MipsGenRegisterBank.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This class provides the information for the target register banks.</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MipsRegisterBankInfo final : public MipsGenRegisterBankInfo {</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MipsRegisterBankInfo(const TargetRegisterInfo &amp;TRI);</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const RegisterBank &amp;getRegBankFromRegClass(const TargetRegisterClass &amp;RC,</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             LLT) const override;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const InstructionMapping &amp;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getInstrMapping(const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Here we have to narrowScalar s64 operands to s32, combine away G_MERGE or</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// G_UNMERGE and erase instructions that became dead in the process. We</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// manually assign bank to def operand of all new instructions that were</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// created in the process since they will not end up in RegBankSelect loop.</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void applyMappingImpl(MachineIRBuilder &amp;Builder,</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        const OperandsMapper &amp;OpdMapper) const override;</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// RegBankSelect determined that s64 operand is better to be split into two</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// s32 operands in gprb. Here we manually set register banks of def operands</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// of newly created instructions since they will not get regbankselected.</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void setRegBank(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI) const;</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Some instructions are used with both floating point and integer operands.</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// We assign InstType to such instructions as it helps us to avoid cross bank</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// copies. InstType deppends on context.</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  enum InstType {</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Temporary type, when visit(..., nullptr) finishes will convert to one of</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// the remaining types: Integer, FloatingPoint or Ambiguous.</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    NotDetermined,</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Connected with instruction that interprets &apos;bags of bits&apos; as integers.</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Select gprb to avoid cross bank copies.</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Integer,</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Connected with instruction that interprets &apos;bags of bits&apos; as floating</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// point numbers. Select fprb to avoid cross bank copies.</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    FloatingPoint,</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Represents moving &apos;bags of bits&apos; around. Select same bank for entire</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// chain to avoid cross bank copies. Currently we select fprb for s64 and</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// gprb for s32 Ambiguous operands.</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Ambiguous,</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Only used for s64. Unlike Ambiguous s64, AmbiguousWithMergeOrUnmerge s64</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// is mapped to gprb (legalized using narrow scalar to s32).</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    AmbiguousWithMergeOrUnmerge</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>619</pre></td><td class='code'><pre>  bool isAmbiguous_64(InstType InstTy, unsigned OpSize) const {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>619</pre></td><td class='code'><pre>    if (InstTy == InstType::Ambiguous &amp;&amp; <div class='tooltip'>OpSize == 64<span class='tooltip-content'>140</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='None'>False</span>: <span class='covered-line'>479</span>]
  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L77'><span>77:9</span></a></span>) to (<span class='line-number'><a href='#L77'><span>77:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (77:9)
     Condition C2 --> (77:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>619</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>  bool isAmbiguous_32(InstType InstTy, unsigned OpSize) const {</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>    if (InstTy == InstType::Ambiguous &amp;&amp; <div class='tooltip'>OpSize == 32<span class='tooltip-content'>56</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L83'><span>83:9</span></a></span>) to (<span class='line-number'><a href='#L83'><span>83:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (83:9)
     Condition C2 --> (83:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  bool isAmbiguous_32or64(InstType InstTy, unsigned OpSize) const {</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    if (InstTy == InstType::Ambiguous &amp;&amp; (OpSize == 32 || <div class='tooltip'>OpSize == 64<span class='tooltip-content'>26</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:59</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L89'><span>89:9</span></a></span>) to (<span class='line-number'><a href='#L89'><span>89:72</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (89:9)
     Condition C2 --> (89:43)
     Condition C3 --> (89:59)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  T,  -  = T      }
  2 { T,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isAmbiguousWithMergeOrUnmerge_64(InstType InstTy,</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>                                        unsigned OpSize) const {</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>    if (InstTy == InstType::AmbiguousWithMergeOrUnmerge &amp;&amp; <div class='tooltip'>OpSize == 64<span class='tooltip-content'>150</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150</span>, <span class='None'>False</span>: <span class='covered-line'>121</span>]
  Branch (<span class='line-number'><a name='L96' href='#L96'><span>96:60</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L96'><span>96:9</span></a></span>) to (<span class='line-number'><a href='#L96'><span>96:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (96:9)
     Condition C2 --> (96:60)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>271</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>812</pre></td><td class='code'><pre>  bool isFloatingPoint_32or64(InstType InstTy, unsigned OpSize) const {</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>812</pre></td><td class='code'><pre>    if (InstTy == InstType::FloatingPoint &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>145</span></div><div class='tooltip'>OpSize == 32<span class='tooltip-content'>145</span></div> || <div class='tooltip'>OpSize == 64<span class='tooltip-content'>72</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L102' href='#L102'><span>102:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>145</span>, <span class='None'>False</span>: <span class='covered-line'>667</span>]
  Branch (<span class='line-number'><a name='L102' href='#L102'><span>102:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
  Branch (<span class='line-number'><a name='L102' href='#L102'><span>102:63</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L102'><span>102:9</span></a></span>) to (<span class='line-number'><a href='#L102'><span>102:76</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (102:9)
     Condition C2 --> (102:47)
     Condition C3 --> (102:63)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  -  = T      }
  3 { T,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>667</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>812</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  bool isFloatingPoint_64(InstType InstTy, unsigned OpSize) const {</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    if (InstTy == InstType::FloatingPoint &amp;&amp; OpSize == 64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L108'><span>108:9</span></a></span>) to (<span class='line-number'><a href='#L108'><span>108:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (108:9)
     Condition C2 --> (108:46)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>612</pre></td><td class='code'><pre>  bool isInteger_32(InstType InstTy, unsigned OpSize) const {</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>612</pre></td><td class='code'><pre>    if (InstTy == InstType::Integer &amp;&amp; <div class='tooltip'>OpSize == 32<span class='tooltip-content'>448</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>448</span>, <span class='None'>False</span>: <span class='covered-line'>164</span>]
  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>448</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L114'><span>114:9</span></a></span>) to (<span class='line-number'><a href='#L114'><span>114:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (114:9)
     Condition C2 --> (114:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>448</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>612</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Some generic instructions have operands that can be mapped to either fprb</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// or gprb e.g. for G_LOAD we consider only operand 0 as ambiguous, operand 1</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// is always gprb since it is a pointer.</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This class provides containers for MI&apos;s ambiguous:</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// DefUses : MachineInstrs that use one of MI&apos;s ambiguous def operands.</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// UseDefs : MachineInstrs that define MI&apos;s ambiguous use operands.</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  class AmbiguousRegDefUseContainer {</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SmallVector&lt;MachineInstr *, 2&gt; DefUses;</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SmallVector&lt;MachineInstr *, 2&gt; UseDefs;</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    void addDefUses(Register Reg, const MachineRegisterInfo &amp;MRI);</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    void addUseDef(Register Reg, const MachineRegisterInfo &amp;MRI);</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Skip copy instructions until we get to a non-copy instruction or to a</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// copy with phys register as def. Used during search for DefUses.</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// MI :  %5 = COPY %4</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ///       %6 = COPY %5</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ///       $v0 = COPY %6 &lt;- we want this one.</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstr *skipCopiesOutgoing(MachineInstr *MI) const;</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Skip copy instructions until we get to a non-copy instruction or to a</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// copy with phys register as use. Used during search for UseDefs.</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ///       %1 = COPY $a1 &lt;- we want this one.</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ///       %2 = COPY %1</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// MI =  %3 = COPY %2</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstr *skipCopiesIncoming(MachineInstr *MI) const;</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  public:</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    AmbiguousRegDefUseContainer(const MachineInstr *MI);</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>795</pre></td><td class='code'><pre>    SmallVectorImpl&lt;MachineInstr *&gt; &amp;getDefUses() { return DefUses; }</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>413</pre></td><td class='code'><pre>    SmallVectorImpl&lt;MachineInstr *&gt; &amp;getUseDefs() { return UseDefs; }</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  class TypeInfoForMF {</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// MachineFunction name is used to recognise when MF changes.</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    std::string MFName;</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// &lt;key, value&gt; : value is vector of all MachineInstrs that are waiting for</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// key to figure out type of some of its ambiguous operands.</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    DenseMap&lt;const MachineInstr *, SmallVector&lt;const MachineInstr *, 2&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        WaitingQueues;</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Recorded InstTypes for visited instructions.</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    DenseMap&lt;const MachineInstr *, InstType&gt; Types;</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Recursively visit MI&apos;s adjacent instructions and find MI&apos;s InstType.</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool visit(const MachineInstr *MI, const MachineInstr *WaitingForTypeOfMI,</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>               InstType &amp;AmbiguousTy);</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Visit MI&apos;s adjacent UseDefs or DefUses.</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool visitAdjacentInstrs(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             SmallVectorImpl&lt;MachineInstr *&gt; &amp;AdjacentInstrs,</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             bool isDefUse, InstType &amp;AmbiguousTy);</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Set type for MI, and recursively for all instructions that are</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// waiting for MI&apos;s type.</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    void setTypes(const MachineInstr *MI, InstType ITy);</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// InstType for MI is determined, set it to InstType that corresponds to</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// physical regisiter that is operand number Op in CopyInst.</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    void setTypesAccordingToPhysicalRegister(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             const MachineInstr *CopyInst,</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             unsigned Op);</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Set default values for MI in order to start visit.</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>    void startVisit(const MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>      Types.try_emplace(MI, InstType::NotDetermined);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>      WaitingQueues.try_emplace(MI);</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Returns true if instruction was already visited. Type might not be</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// determined at this point but will be when visit(..., nullptr) finishes.</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>3.79k</pre></td><td class='code'><pre>    bool wasVisited(const MachineInstr *MI) const { return Types.count(MI); };</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Returns recorded type for instruction.</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    const InstType &amp;getRecordedTypeForInstr(const MachineInstr *MI) const {</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>      assert(wasVisited(MI) &amp;&amp; &quot;Instruction was not visited!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>      return Types.find(MI)-&gt;getSecond();</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Change recorded type for instruction.</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>    void changeRecordedTypeForInstr(const MachineInstr *MI, InstType InstTy) {</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>      assert(wasVisited(MI) &amp;&amp; &quot;Instruction was not visited!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>      Types.find(MI)-&gt;getSecond() = InstTy;</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Returns WaitingQueue for instruction.</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const SmallVectorImpl&lt;const MachineInstr *&gt; &amp;</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>    getWaitingQueueFor(const MachineInstr *MI) const {</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>      assert(WaitingQueues.count(MI) &amp;&amp; &quot;Instruction was not visited!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>      return WaitingQueues.find(MI)-&gt;getSecond();</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>838</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Add WaitingForMI to MI&apos;s WaitingQueue.</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    void addToWaitingQueue(const MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>                           const MachineInstr *WaitingForMI) {</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>      assert(WaitingQueues.count(MI) &amp;&amp; &quot;Instruction was not visited!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>      WaitingQueues.find(MI)-&gt;getSecond().push_back(WaitingForMI);</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>191</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  public:</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    InstType determineInstType(const MachineInstr *MI);</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    void cleanupIfNewFunction(llvm::StringRef FunctionName);</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// MI is about to get destroyed (using narrow scalar). Internal data is</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// saved based on MI&apos;s address, clear it since it is no longer valid.</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    void clearTypeInfoData(const MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>      Types.erase(MI);</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>      WaitingQueues.erase(MI);</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr></table></div></body></html>