#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Aug 29 19:23:38 2019
# Process ID: 2604
# Current directory: C:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_TIMMING_CONTROLELR_0_synth_1
# Command line: vivado.exe -log zynq_soc_TIMMING_CONTROLELR_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_soc_TIMMING_CONTROLELR_0.tcl
# Log file: C:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_TIMMING_CONTROLELR_0_synth_1/zynq_soc_TIMMING_CONTROLELR_0.vds
# Journal file: C:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_TIMMING_CONTROLELR_0_synth_1\vivado.jou
#-----------------------------------------------------------
source zynq_soc_TIMMING_CONTROLELR_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 375.402 ; gain = 80.289
INFO: [Synth 8-638] synthesizing module 'zynq_soc_TIMMING_CONTROLELR_0' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_TIMMING_CONTROLELR_0/synth/zynq_soc_TIMMING_CONTROLELR_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc_TIMMING_CONTROLELR_0' (11#1) [c:/Users/GATE/Documents/GitHub/D5MWEB/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_TIMMING_CONTROLELR_0/synth/zynq_soc_TIMMING_CONTROLELR_0.vhd:96]
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 537.383 ; gain = 242.270
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 537.383 ; gain = 242.270
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1119.211 ; gain = 0.375
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 1119.211 ; gain = 824.098
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 1119.211 ; gain = 824.098
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:15 . Memory (MB): peak = 1119.211 ; gain = 824.098
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 1119.211 ; gain = 824.098
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:41 . Memory (MB): peak = 1119.211 ; gain = 824.098
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:13 . Memory (MB): peak = 1119.211 ; gain = 824.098
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:16 . Memory (MB): peak = 1119.211 ; gain = 824.098
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:21 . Memory (MB): peak = 1119.211 ; gain = 824.098
Finished IO Insertion : Time (s): cpu = 00:02:05 ; elapsed = 00:02:23 . Memory (MB): peak = 1119.211 ; gain = 824.098
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:02:23 . Memory (MB): peak = 1119.211 ; gain = 824.098
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:02:24 . Memory (MB): peak = 1119.211 ; gain = 824.098
Finished Renaming Generated Ports : Time (s): cpu = 00:02:07 ; elapsed = 00:02:24 . Memory (MB): peak = 1119.211 ; gain = 824.098
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:02:24 . Memory (MB): peak = 1119.211 ; gain = 824.098
Finished Renaming Generated Nets : Time (s): cpu = 00:02:07 ; elapsed = 00:02:24 . Memory (MB): peak = 1119.211 ; gain = 824.098

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    31|
|2     |LUT1   |    84|
|3     |LUT2   |    47|
|4     |LUT3   |   540|
|5     |LUT4   |    78|
|6     |LUT5   |    99|
|7     |LUT6   |   424|
|8     |MUXF7  |   134|
|9     |SRL16E |     6|
|10    |FDRE   |  2736|
|11    |FDSE   |   188|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:07 ; elapsed = 00:02:24 . Memory (MB): peak = 1119.211 ; gain = 824.098
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:31 . Memory (MB): peak = 1119.211 ; gain = 824.723
