# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"nn_t_time_synth.v" \
"../../../../../Handwritten-Digit-Recognition-Painter.srcs/sources_1/new/canvas_mem_addr_gen.v" \
"../../../../../Handwritten-Digit-Recognition-Painter.srcs/sources_1/new/clock_divisor.v" \
"../../../../../Handwritten-Digit-Recognition-Painter.srcs/sources_1/new/neural_net.v" \
"../../../../../Handwritten-Digit-Recognition-Painter.srcs/sources_1/new/pixel_gen.v" \
"../../../../../Handwritten-Digit-Recognition-Painter.srcs/sources_1/new/vga.v" \
"../../../../../Handwritten-Digit-Recognition-Painter.srcs/sim_1/new/nn_t.v" \

# Do not sort compile order
nosort
