Inner Relation Size (MiTuples) & Additional Pipeline Cost & BF size (Mbits) & w & s & z & k & tw & Device \\ \cmidrule(l){2-9} 
512 & 0 & 256 & 16 & 1 & 1 & 3 & 3629 & CPU \\ \cmidrule(l){2-9} 
512 & 0 & 512 & 16 & 1 & 1 & 5 & 3629 & GPU \\ \cmidrule(l){2-9} 
512 & 50 & 256 & 16 & 1 & 1 & 3 & 5953 & CPU \\ \cmidrule(l){2-9} 
512 & 50 & 512 & 16 & 1 & 1 & 5 & 5953 & GPU \\ \cmidrule(l){2-9} 
512 & 100 & 320 & 8 & 8 & 2 & 4 & 8757 & CPU \\ \cmidrule(l){2-9} 
512 & 100 & 512 & 16 & 1 & 1 & 5 & 8757 & GPU \\ \cmidrule(l){2-9} 
512 & 200 & 407 & 8 & 8 & 2 & 6 & 14376 & CPU \\ \cmidrule(l){2-9} 
512 & 200 & 512 & 32 & 1 & 1 & 5 & 14376 & GPU \\ \cmidrule(l){2-9} 
512 & 400 & 434 & 32 & 32 & 2 & 4 & 25807 & CPU \\ \cmidrule(l){2-9} 
512 & 400 & 512 & 32 & 1 & 1 & 5 & 25807 & GPU \\ \cmidrule(l){2-9} 
512 & 800 & 434 & 32 & 32 & 2 & 4 & 48795 & CPU \\ \cmidrule(l){2-9} 
512 & 800 & 512 & 32 & 1 & 1 & 5 & 48795 & GPU \\ \cmidrule(l){2-9} 
256 & 0 & 64 & 8 & 1 & 1 & 2 & 3098 & CPU \\ \cmidrule(l){2-9} 
256 & 0 & 512 & 16 & 4 & 4 & 12 & 3098 & GPU \\ \cmidrule(l){2-9} 
256 & 50 & 256 & 16 & 16 & 2 & 6 & 5341 & CPU \\ \cmidrule(l){2-9} 
256 & 50 & 512 & 16 & 4 & 4 & 12 & 5341 & GPU \\ \cmidrule(l){2-9} 
256 & 100 & 256 & 16 & 16 & 2 & 6 & 8182 & CPU \\ \cmidrule(l){2-9} 
256 & 100 & 512 & 16 & 4 & 4 & 12 & 8182 & GPU \\ \cmidrule(l){2-9} 
256 & 200 & 256 & 16 & 16 & 2 & 6 & 13886 & CPU \\ \cmidrule(l){2-9} 
256 & 200 & 512 & 16 & 4 & 4 & 12 & 13886 & GPU \\ \cmidrule(l){2-9} 
256 & 400 & 256 & 16 & 16 & 2 & 6 & 25299 & CPU \\ \cmidrule(l){2-9} 
256 & 400 & 512 & 16 & 1 & 1 & 10 & 25299 & GPU \\ \cmidrule(l){2-9} 
256 & 800 & 320 & 16 & 16 & 2 & 6 & 48765 & CPU \\ \cmidrule(l){2-9} 
256 & 800 & 512 & 32 & 1 & 1 & 10 & 48765 & GPU \\ \cmidrule(l){2-9} 
128 & 0 & 16 & 8 & 1 & 1 & 1 & 2936 & CPU \\ \cmidrule(l){2-9} 
128 & 0 & 256 & 16 & 2 & 2 & 10 & 2936 & GPU \\ \cmidrule(l){2-9} 
128 & 50 & 64 & 8 & 1 & 1 & 2 & 5131 & CPU \\ \cmidrule(l){2-9} 
128 & 50 & 256 & 16 & 1 & 1 & 10 & 5131 & GPU \\ \cmidrule(l){2-9} 
128 & 100 & 80 & 16 & 16 & 2 & 4 & 8001 & CPU \\ \cmidrule(l){2-9} 
128 & 100 & 256 & 16 & 1 & 1 & 10 & 8001 & GPU \\ \cmidrule(l){2-9} 
128 & 200 & 128 & 16 & 16 & 2 & 4 & 13681 & CPU \\ \cmidrule(l){2-9} 
128 & 200 & 256 & 16 & 1 & 1 & 10 & 13681 & GPU \\ \cmidrule(l){2-9} 
128 & 400 & 256 & 16 & 16 & 2 & 6 & 25153 & CPU \\ \cmidrule(l){2-9} 
128 & 400 & 256 & 16 & 1 & 1 & 10 & 25153 & GPU \\ \cmidrule(l){2-9} 
128 & 800 & 256 & 16 & 16 & 2 & 6 & 47903 & CPU \\ \cmidrule(l){2-9} 
128 & 800 & 512 & 16 & 4 & 4 & 12 & 47903 & GPU \\ \cmidrule(l){2-9} 
64 & 0 & 8 & 16 & 1 & 1 & 1 & 2897 & CPU \\ \cmidrule(l){2-9} 
64 & 0 & 128 & 16 & 2 & 2 & 10 & 2897 & GPU \\ \cmidrule(l){2-9} 
64 & 50 & 64 & 16 & 16 & 2 & 4 & 5038 & CPU \\ \cmidrule(l){2-9} 
64 & 50 & 128 & 16 & 2 & 2 & 10 & 5038 & GPU \\ \cmidrule(l){2-9} 
64 & 100 & 64 & 16 & 16 & 2 & 4 & 7860 & CPU \\ \cmidrule(l){2-9} 
64 & 100 & 128 & 16 & 2 & 2 & 10 & 7860 & GPU \\ \cmidrule(l){2-9} 
64 & 200 & 64 & 16 & 16 & 2 & 4 & 13565 & CPU \\ \cmidrule(l){2-9} 
64 & 200 & 128 & 16 & 1 & 1 & 10 & 13565 & GPU \\ \cmidrule(l){2-9} 
64 & 400 & 64 & 16 & 16 & 2 & 4 & 25153 & CPU \\ \cmidrule(l){2-9} 
64 & 400 & 256 & 16 & 2 & 2 & 14 & 25153 & GPU \\ \cmidrule(l){2-9} 
64 & 800 & 128 & 16 & 16 & 2 & 6 & 48965 & CPU \\ \cmidrule(l){2-9} 
64 & 800 & 256 & 16 & 2 & 2 & 14 & 48965 & GPU \\ \cmidrule(l){2-9} 
32 & 0 & 7 & 1 & 1 & 1 & 1 & 2878 & CPU \\ \cmidrule(l){2-9} 
32 & 0 & 64 & 16 & 2 & 2 & 8 & 2878 & GPU \\ \cmidrule(l){2-9} 
32 & 50 & 8 & 16 & 1 & 1 & 1 & 4950 & CPU \\ \cmidrule(l){2-9} 
32 & 50 & 64 & 16 & 2 & 2 & 10 & 4950 & GPU \\ \cmidrule(l){2-9} 
32 & 100 & 16 & 16 & 16 & 2 & 2 & 7762 & CPU \\ \cmidrule(l){2-9} 
32 & 100 & 64 & 16 & 2 & 2 & 10 & 7762 & GPU \\ \cmidrule(l){2-9} 
32 & 200 & 32 & 16 & 16 & 2 & 4 & 13532 & CPU \\ \cmidrule(l){2-9} 
32 & 200 & 128 & 16 & 2 & 2 & 14 & 13532 & GPU \\ \cmidrule(l){2-9} 
32 & 400 & 40 & 16 & 16 & 2 & 4 & 24988 & CPU \\ \cmidrule(l){2-9} 
32 & 400 & 128 & 16 & 2 & 2 & 14 & 24988 & GPU \\ \cmidrule(l){2-9} 
32 & 800 & 64 & 16 & 16 & 2 & 6 & 48056 & CPU \\ \cmidrule(l){2-9} 
32 & 800 & 128 & 16 & 2 & 2 & 14 & 48056 & GPU \\ \cmidrule(l){2-9} 
16 & 0 & 7 & 1 & 1 & 1 & 2 & 2813 & CPU \\ \cmidrule(l){2-9} 
16 & 0 & 16 & 16 & 1 & 1 & 5 & 2813 & GPU \\ \cmidrule(l){2-9} 
16 & 50 & 8 & 1 & 1 & 1 & 3 & 4804 & CPU \\ \cmidrule(l){2-9} 
16 & 50 & 32 & 16 & 2 & 2 & 10 & 4804 & GPU \\ \cmidrule(l){2-9} 
16 & 100 & 8 & 1 & 1 & 1 & 3 & 7669 & CPU \\ \cmidrule(l){2-9} 
16 & 100 & 64 & 16 & 2 & 2 & 8 & 7669 & GPU \\ \cmidrule(l){2-9} 
16 & 200 & 12 & 16 & 16 & 2 & 4 & 13400 & CPU \\ \cmidrule(l){2-9} 
16 & 200 & 64 & 16 & 2 & 2 & 14 & 13400 & GPU \\ \cmidrule(l){2-9} 
16 & 400 & 16 & 32 & 32 & 2 & 4 & 24849 & CPU \\ \cmidrule(l){2-9} 
16 & 400 & 64 & 16 & 2 & 2 & 14 & 24849 & GPU \\ \cmidrule(l){2-9} 
16 & 800 & 20 & 32 & 32 & 2 & 6 & 47603 & CPU \\ \cmidrule(l){2-9} 
16 & 800 & 64 & 16 & 2 & 2 & 14 & 47603 & GPU \\ \cmidrule(l){2-9} 
8 & 0 & 6 & 1 & 1 & 1 & 4 & 2665 & CPU \\ \cmidrule(l){2-9} 
8 & 0 & 8 & 16 & 1 & 1 & 5 & 2665 & GPU \\ \cmidrule(l){2-9} 
8 & 50 & 6 & 1 & 1 & 1 & 4 & 4728 & CPU \\ \cmidrule(l){2-9} 
8 & 50 & 8 & 16 & 1 & 1 & 5 & 4728 & GPU \\ \cmidrule(l){2-9} 
8 & 100 & 8 & 1 & 1 & 1 & 4 & 7474 & CPU \\ \cmidrule(l){2-9} 
8 & 100 & 16 & 16 & 1 & 1 & 9 & 7474 & GPU \\ \cmidrule(l){2-9} 
8 & 200 & 8 & 16 & 16 & 2 & 4 & 13273 & CPU \\ \cmidrule(l){2-9} 
8 & 200 & 16 & 16 & 1 & 1 & 10 & 13273 & GPU \\ \cmidrule(l){2-9} 
8 & 400 & 8 & 32 & 32 & 2 & 4 & 24563 & CPU \\ \cmidrule(l){2-9} 
8 & 400 & 16 & 16 & 1 & 1 & 10 & 24563 & GPU \\ \cmidrule(l){2-9} 
8 & 800 & 10 & 32 & 32 & 2 & 6 & 47913 & CPU \\ \cmidrule(l){2-9} 
8 & 800 & 16 & 32 & 1 & 1 & 10 & 47913 & GPU \\ \cmidrule(l){2-9} 
4 & 0 & 4 & 1 & 1 & 1 & 4 & 2361 & CPU \\ \cmidrule(l){2-9} 
4 & 0 & 4 & 16 & 1 & 1 & 5 & 2361 & GPU \\ \cmidrule(l){2-9} 
4 & 50 & 4 & 1 & 1 & 1 & 4 & 4464 & CPU \\ \cmidrule(l){2-9} 
4 & 50 & 4 & 16 & 1 & 1 & 5 & 4464 & GPU \\ \cmidrule(l){2-9} 
4 & 100 & 6 & 1 & 1 & 1 & 3 & 7294 & CPU \\ \cmidrule(l){2-9} 
4 & 100 & 4 & 16 & 1 & 1 & 5 & 7294 & GPU \\ \cmidrule(l){2-9} 
4 & 200 & 6 & 1 & 1 & 1 & 4 & 12959 & CPU \\ \cmidrule(l){2-9} 
4 & 200 & 8 & 16 & 1 & 1 & 9 & 12959 & GPU \\ \cmidrule(l){2-9} 
4 & 400 & 6 & 16 & 16 & 2 & 6 & 24600 & CPU \\ \cmidrule(l){2-9} 
4 & 400 & 8 & 16 & 1 & 1 & 10 & 24600 & GPU \\ \cmidrule(l){2-9} 
4 & 800 & 8 & 16 & 16 & 2 & 6 & 47398 & CPU \\ \cmidrule(l){2-9} 
4 & 800 & 8 & 16 & 1 & 1 & 10 & 47398 & GPU \\ \cmidrule(l){2-9} 
2 & 0 & 4 & 1 & 1 & 1 & 7 & 1884 & CPU \\ \cmidrule(l){2-9} 
2 & 0 & 4 & 16 & 1 & 1 & 10 & 1884 & GPU \\ \cmidrule(l){2-9} 
2 & 50 & 4 & 1 & 1 & 1 & 4 & 4245 & CPU \\ \cmidrule(l){2-9} 
2 & 50 & 4 & 16 & 1 & 1 & 10 & 4245 & GPU \\ \cmidrule(l){2-9} 
2 & 100 & 4 & 1 & 1 & 1 & 4 & 7136 & CPU \\ \cmidrule(l){2-9} 
2 & 100 & 4 & 16 & 1 & 1 & 10 & 7136 & GPU \\ \cmidrule(l){2-9} 
2 & 200 & 4 & 1 & 1 & 1 & 4 & 12856 & CPU \\ \cmidrule(l){2-9} 
2 & 200 & 4 & 16 & 1 & 1 & 10 & 12856 & GPU \\ \cmidrule(l){2-9} 
2 & 400 & 4 & 32 & 32 & 2 & 8 & 24237 & CPU \\ \cmidrule(l){2-9} 
2 & 400 & 4 & 16 & 1 & 1 & 10 & 24237 & GPU \\ \cmidrule(l){2-9} 
2 & 800 & 4 & 32 & 32 & 2 & 8 & 47244 & CPU \\ \cmidrule(l){2-9} 
2 & 800 & 4 & 16 & 1 & 1 & 10 & 47244 & GPU \\ \cmidrule(l){2-9} 
1 & 0 & 2 & 1 & 1 & 1 & 4 & 1280 & CPU \\ \cmidrule(l){2-9} 
1 & 0 & 4 & 16 & 1 & 1 & 15 & 1280 & GPU \\ \cmidrule(l){2-9} 
1 & 50 & 4 & 1 & 1 & 1 & 7 & 4019 & CPU \\ \cmidrule(l){2-9} 
1 & 50 & 4 & 16 & 1 & 1 & 15 & 4019 & GPU \\ \cmidrule(l){2-9} 
1 & 100 & 4 & 1 & 1 & 1 & 7 & 6889 & CPU \\ \cmidrule(l){2-9} 
1 & 100 & 4 & 16 & 1 & 1 & 15 & 6889 & GPU \\ \cmidrule(l){2-9} 
1 & 200 & 4 & 1 & 1 & 1 & 7 & 12602 & CPU \\ \cmidrule(l){2-9} 
1 & 200 & 4 & 16 & 1 & 1 & 15 & 12602 & GPU \\ \cmidrule(l){2-9} 
1 & 400 & 4 & 1 & 1 & 1 & 7 & 24078 & CPU \\ \cmidrule(l){2-9} 
1 & 400 & 4 & 16 & 1 & 1 & 15 & 24078 & GPU \\ \cmidrule(l){2-9} 
1 & 800 & 4 & 1 & 1 & 1 & 7 & 47634 & CPU \\ \cmidrule(l){2-9} 
1 & 800 & 4 & 16 & 1 & 1 & 15 & 47634 & GPU \\ \cmidrule(l){2-9} 
