################################################################################
### SPEC 2000 and SPEC 2006 Validation Results
################################################################################
Begin
plot_filename=Validation_SPEC_CPU2000_x86_32
benchmark=spec_cpu2000_x86_32
plot_type=stacked_bars
results_filename=Validation_x86_32
parameter=PROCESSOR.CPU0.opcode_per_cycle_ratio_warm
parameter=PROCESSOR.CPU0.fetch_opcode_counter_warm
parameter=BRANCH_PREDICTOR.Branch_Predictor_CPU0.stat_branch_predictor_miss_ratio
parameter=CACHE_MEMORY.L1_DATA_CACHE0.stat_read_miss
parameter=CACHE_MEMORY.L1_DATA_CACHE0.stat_write_miss
parameter=CACHE_MEMORY.L1_DATA_CACHE0.stat_prefetch_miss
parameter=CACHE_MEMORY.L2_DATA_CACHE0.stat_read_miss
parameter=CACHE_MEMORY.L2_DATA_CACHE0.stat_prefetch_miss
End
################################################################################
Begin
plot_filename=Validation_SPEC_CPU2006_x86_32
benchmark=spec_cpu2006_x86_32
plot_type=stacked_bars
results_filename=Validation_x86_32
parameter=PROCESSOR.CPU0.opcode_per_cycle_ratio_warm
parameter=PROCESSOR.CPU0.fetch_opcode_counter_warm
parameter=BRANCH_PREDICTOR.Branch_Predictor_CPU0.stat_branch_predictor_miss_ratio
parameter=CACHE_MEMORY.L1_DATA_CACHE0.stat_read_miss
parameter=CACHE_MEMORY.L1_DATA_CACHE0.stat_write_miss
parameter=CACHE_MEMORY.L1_DATA_CACHE0.stat_prefetch_miss
parameter=CACHE_MEMORY.L2_DATA_CACHE0.stat_read_miss
parameter=CACHE_MEMORY.L2_DATA_CACHE0.stat_prefetch_miss
End
