{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714703425928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714703425932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 20:30:25 2024 " "Processing started: Thu May 02 20:30:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714703425932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703425932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off acelerometer -c acelerometer " "Command: quartus_map --read_settings_files=on --write_settings_files=off acelerometer -c acelerometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703425932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714703427214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714703427214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "uart.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/uart.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452779 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/uart.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703452779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_control-rtl " "Found design unit 1: display_control-rtl" {  } { { "display_control.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/display_control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452821 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_control " "Found entity 1: display_control" {  } { { "display_control.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/display_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703452821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayController-Behavioral " "Found design unit 1: DisplayController-Behavioral" {  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452860 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayController " "Found entity 1: DisplayController" {  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703452860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavior " "Found design unit 1: debounce-Behavior" {  } { { "debounce.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/debounce.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452907 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703452907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_lite-Structural " "Found design unit 1: de10_lite-Structural" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10_lite.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452954 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_lite " "Found entity 1: de10_lite" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10_lite.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703452954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_pll " "Found entity 1: spi_pll" {  } { { "v/spi_pll.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703452997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703452997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ee_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ee_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "v/spi_ee_config.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_ee_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_MODE read_mode spi_param.h(8) " "Verilog HDL Declaration information at spi_param.h(8): object \"READ_MODE\" differs only in case from object \"read_mode\" in the same scope" {  } { { "v/spi_param.h" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_param.h" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714703453148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "v/spi_controller.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "v/reset_delay.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453186 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 led_driver.v(44) " "Verilog HDL Expression warning at led_driver.v(44): truncated literal to match 3 bits" {  } { { "v/led_driver.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/led_driver.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714703453205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file v/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "v/led_driver.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10litegum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10litegum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10litegum-Structural " "Found design unit 1: de10litegum-Structural" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453218 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10litegum " "Found entity 1: de10litegum" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_with_mem.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut_with_mem.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut_with_mem " "Found entity 1: gumnut_with_mem" {  } { { "gumnut_with_mem.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_defs.vhd 2 0 " "Found 2 design units, including 0 entities, in source file gumnut_defs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_defs " "Found design unit 1: gumnut_defs" {  } { { "gumnut_defs.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_defs.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453250 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gumnut_defs-body " "Found design unit 2: gumnut_defs-body" {  } { { "gumnut_defs.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_defs.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut-rtl_unpipelined.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut-rtl_unpipelined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut-rtl_unpipelined " "Found design unit 1: gumnut-rtl_unpipelined" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut " "Found entity 1: gumnut" {  } { { "gumnut.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_with_mem-struct.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut_with_mem-struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_with_mem-struct " "Found design unit 1: gumnut_with_mem-struct" {  } { { "gumnut_with_mem-struct.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem-struct.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703453386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453386 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10litegum " "Elaborating entity \"de10litegum\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714703453819 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_i de10litegum.vhd(133) " "VHDL Signal Declaration warning at de10litegum.vhd(133): used implicit default value for signal \"clk_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714703453843 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_req de10litegum.vhd(136) " "VHDL Signal Declaration warning at de10litegum.vhd(136): used implicit default value for signal \"int_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714703453843 "|de10litegum"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ack de10litegum.vhd(136) " "Verilog HDL or VHDL warning at de10litegum.vhd(136): object \"int_ack\" assigned a value but never read" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714703453843 "|de10litegum"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_busy_de10 de10litegum.vhd(142) " "Verilog HDL or VHDL warning at de10litegum.vhd(142): object \"rx_busy_de10\" assigned a value but never read" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714703453843 "|de10litegum"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_error_de10 de10litegum.vhd(142) " "Verilog HDL or VHDL warning at de10litegum.vhd(142): object \"rx_error_de10\" assigned a value but never read" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714703453843 "|de10litegum"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_busy_de10 de10litegum.vhd(143) " "Verilog HDL or VHDL warning at de10litegum.vhd(143): object \"tx_busy_de10\" assigned a value but never read" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dec_inp de10litegum.vhd(154) " "Verilog HDL or VHDL warning at de10litegum.vhd(154): object \"dec_inp\" assigned a value but never read" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_adr_o de10litegum.vhd(297) " "VHDL Process Statement warning at de10litegum.vhd(297): signal \"port_adr_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_cyc_o de10litegum.vhd(298) " "VHDL Process Statement warning at de10litegum.vhd(298): signal \"port_cyc_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_stb_o de10litegum.vhd(299) " "VHDL Process Statement warning at de10litegum.vhd(299): signal \"port_stb_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_we_o de10litegum.vhd(300) " "VHDL Process Statement warning at de10litegum.vhd(300): signal \"port_we_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW de10litegum.vhd(302) " "VHDL Process Statement warning at de10litegum.vhd(302): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "switch_inp de10litegum.vhd(293) " "VHDL Process Statement warning at de10litegum.vhd(293): inferring latch(es) for signal or variable \"switch_inp\", which holds its previous value in one or more paths through the process" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_adr_o de10litegum.vhd(311) " "VHDL Process Statement warning at de10litegum.vhd(311): signal \"port_adr_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_cyc_o de10litegum.vhd(312) " "VHDL Process Statement warning at de10litegum.vhd(312): signal \"port_cyc_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_stb_o de10litegum.vhd(313) " "VHDL Process Statement warning at de10litegum.vhd(313): signal \"port_stb_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "port_we_o de10litegum.vhd(314) " "VHDL Process Statement warning at de10litegum.vhd(314): signal \"port_we_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDR de10litegum.vhd(317) " "VHDL Process Statement warning at de10litegum.vhd(317): signal \"LEDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acc_inp de10litegum.vhd(306) " "VHDL Process Statement warning at de10litegum.vhd(306): inferring latch(es) for signal or variable \"acc_inp\", which holds its previous value in one or more paths through the process" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[0\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[0\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[1\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[1\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[2\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[2\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[3\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[3\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[4\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[4\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[5\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[5\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[6\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[6\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_dat_i\[7\] de10litegum.vhd(354) " "Inferred latch for \"port_dat_i\[7\]\" at de10litegum.vhd(354)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[0\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[0\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[1\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[1\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[2\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[2\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[3\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[3\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[4\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[4\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[5\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[5\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[6\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[6\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_inp\[7\] de10litegum.vhd(306) " "Inferred latch for \"acc_inp\[7\]\" at de10litegum.vhd(306)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 306 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[0\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[0\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[1\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[1\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[2\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[2\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[3\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[3\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[4\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[4\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[5\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[5\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[6\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[6\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "switch_inp\[7\] de10litegum.vhd(293) " "Inferred latch for \"switch_inp\[7\]\" at de10litegum.vhd(293)" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703453848 "|de10litegum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut_with_mem gumnut_with_mem:gumnut " "Elaborating entity \"gumnut_with_mem\" for hierarchy \"gumnut_with_mem:gumnut\"" {  } { { "de10litegum.vhd" "gumnut" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703453854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut gumnut_with_mem:gumnut\|gumnut:core " "Elaborating entity \"gumnut\" for hierarchy \"gumnut_with_mem:gumnut\|gumnut:core\"" {  } { { "gumnut_with_mem-struct.vhd" "core" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem-struct.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703453871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem gumnut_with_mem:gumnut\|inst_mem:core_inst_mem " "Elaborating entity \"inst_mem\" for hierarchy \"gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\"" {  } { { "gumnut_with_mem-struct.vhd" "core_inst_mem" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem-struct.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703453899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(1) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(1): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(18) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(18): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(19) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(19): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(20) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(20): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(21) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(21): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(22) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(22): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(23) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(23): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(24) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(24): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(25) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(25): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(26) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(26): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(27) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(27): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(28) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(28): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(29) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(29): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(30) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(30): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(31) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(31): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(32) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(32): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(33) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(33): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(34) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(34): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(35) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(35): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(36) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(36): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(37) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(37): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(38) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(38): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(39) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(39): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(40) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(40): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(41) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(41): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(42) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(42): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(43) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(43): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(44) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(44): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(45) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(45): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(46) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(46): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453914 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(47) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(47): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(48) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(48): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(49) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(49): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(50) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(50): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(51) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(51): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(52) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(52): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(53) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(53): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(54) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(54): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(56) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(56): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(57) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(57): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(58) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(58): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(59) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(59): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(60) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(60): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(61) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(61): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(63) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(63): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(64) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(64): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(65) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(65): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(66) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(66): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(67) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(67): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(68) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(68): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(70) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(70): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(71) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(71): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(72) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(72): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(73) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(73): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(74) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(74): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(75) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(75): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(77) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(77): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(78) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(78): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(79) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(79): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(80) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(80): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(81) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(81): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(82) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(82): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(84) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(84): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(85) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(85): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(86) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(86): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(87) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(87): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(88) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(88): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(89) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(89): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(90) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(90): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(91) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(91): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(97) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(97): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(100) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(100): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(103) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(103): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gumnutproyecto_text.dat(104) " "Verilog HDL assignment warning at gumnutproyecto_text.dat(104): truncated value with size 20 to match size of target (18)" {  } { { "gumnutproyecto_text.dat" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnutproyecto_text.dat" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.data_a 0 inst_mem.v(8) " "Net \"IMem.data_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.waddr_a 0 inst_mem.v(8) " "Net \"IMem.waddr_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.we_a 0 inst_mem.v(8) " "Net \"IMem.we_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714703453917 "|de10litegum|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem gumnut_with_mem:gumnut\|data_mem:core_data_mem " "Elaborating entity \"data_mem\" for hierarchy \"gumnut_with_mem:gumnut\|data_mem:core_data_mem\"" {  } { { "gumnut_with_mem-struct.vhd" "core_data_mem" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut_with_mem-struct.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703453922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_de10 " "Elaborating entity \"uart\" for hierarchy \"uart:uart_de10\"" {  } { { "de10litegum.vhd" "uart_de10" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703453946 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "os_pulse uart.vhd(106) " "VHDL Process Statement warning at uart.vhd(106): signal \"os_pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/uart.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714703453964 "|de10_lite|uart:uart_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:button_de10 " "Elaborating entity \"debounce\" for hierarchy \"debounce:button_de10\"" {  } { { "de10litegum.vhd" "button_de10" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703453964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:reset " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:reset\"" {  } { { "de10litegum.vhd" "reset" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703453983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_pll spi_pll:pll " "Elaborating entity \"spi_pll\" for hierarchy \"spi_pll:pll\"" {  } { { "de10litegum.vhd" "pll" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll spi_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"spi_pll:pll\|altpll:altpll_component\"" {  } { { "v/spi_pll.v" "altpll_component" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"spi_pll:pll\|altpll:altpll_component\"" {  } { { "v/spi_pll.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"spi_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 277778 " "Parameter \"clk0_phase_shift\" = \"277778\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 166667 " "Parameter \"clk1_phase_shift\" = \"166667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=spi_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=spi_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703454321 ""}  } { { "v/spi_pll.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714703454321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/spi_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/spi_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_pll_altpll " "Found entity 1: spi_pll_altpll" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/spi_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703454450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703454450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_pll_altpll spi_pll:pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated " "Elaborating entity \"spi_pll_altpll\" for hierarchy \"spi_pll:pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ee_config spi_ee_config:spi_config " "Elaborating entity \"spi_ee_config\" for hierarchy \"spi_ee_config:spi_config\"" {  } { { "de10litegum.vhd" "spi_config" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 spi_ee_config.v(113) " "Verilog HDL assignment warning at spi_ee_config.v(113): truncated value with size 32 to match size of target (15)" {  } { { "v/spi_ee_config.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_ee_config.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703454501 "|de10litegum|spi_ee_config:spi_config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller spi_ee_config:spi_config\|spi_controller:u_spi_controller " "Elaborating entity \"spi_controller\" for hierarchy \"spi_ee_config:spi_config\|spi_controller:u_spi_controller\"" {  } { { "v/spi_ee_config.v" "u_spi_controller" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_ee_config.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayController DisplayController:display_ctrl " "Elaborating entity \"DisplayController\" for hierarchy \"DisplayController:display_ctrl\"" {  } { { "de10litegum.vhd" "display_ctrl" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_control DisplayController:display_ctrl\|display_control:Decoder_ones " "Elaborating entity \"display_control\" for hierarchy \"DisplayController:display_ctrl\|display_control:Decoder_ones\"" {  } { { "DisplayController.vhd" "Decoder_ones" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:led " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:led\"" {  } { { "de10litegum.vhd" "led" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703454562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int2_count_en led_driver.v(16) " "Verilog HDL or VHDL warning at led_driver.v(16): object \"int2_count_en\" assigned a value but never read" {  } { { "v/led_driver.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/led_driver.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714703454576 "|de10litegum|led_driver:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 led_driver.v(69) " "Verilog HDL assignment warning at led_driver.v(69): truncated value with size 32 to match size of target (24)" {  } { { "v/led_driver.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/led_driver.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714703454576 "|de10litegum|led_driver:led"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem " "RAM logic \"gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem\" is uninferred because MIF is not supported for the selected family" {  } { { "inst_mem.v" "IMem" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/inst_mem.v" 8 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714703456467 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack " "RAM logic \"gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack\" is uninferred due to inappropriate RAM size" {  } {  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1714703456467 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem " "RAM logic \"gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem\" is uninferred because MIF is not supported for the selected family" {  } { { "data_mem.v" "DMem" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/data_mem.v" 10 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714703456467 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714703456467 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayController:display_ctrl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayController:display_ctrl\|Mod1\"" {  } { { "DisplayController.vhd" "Mod1" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703459026 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayController:display_ctrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayController:display_ctrl\|Mod0\"" {  } { { "DisplayController.vhd" "Mod0" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703459026 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayController:display_ctrl\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayController:display_ctrl\|Div1\"" {  } { { "DisplayController.vhd" "Div1" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703459026 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayController:display_ctrl\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayController:display_ctrl\|Div0\"" {  } { { "DisplayController.vhd" "Div0" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703459026 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714703459026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayController:display_ctrl\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"DisplayController:display_ctrl\|lpm_divide:Mod1\"" {  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703459292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayController:display_ctrl\|lpm_divide:Mod1 " "Instantiated megafunction \"DisplayController:display_ctrl\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459292 ""}  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714703459292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2nl " "Found entity 1: lpm_divide_2nl" {  } { { "db/lpm_divide_2nl.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/lpm_divide_2nl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703459541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703459541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703459602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703459602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cke " "Found entity 1: alt_u_div_cke" {  } { { "db/alt_u_div_cke.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_cke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703459662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703459662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703459768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703459768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703459870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703459870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayController:display_ctrl\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DisplayController:display_ctrl\|lpm_divide:Mod0\"" {  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703459934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayController:display_ctrl\|lpm_divide:Mod0 " "Instantiated megafunction \"DisplayController:display_ctrl\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703459934 ""}  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714703459934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayController:display_ctrl\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"DisplayController:display_ctrl\|lpm_divide:Div1\"" {  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703460001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayController:display_ctrl\|lpm_divide:Div1 " "Instantiated megafunction \"DisplayController:display_ctrl\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460001 ""}  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714703460001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/lpm_divide_itl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703460068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703460068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703460451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703460451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_ihe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703460611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703460611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayController:display_ctrl\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DisplayController:display_ctrl\|lpm_divide:Div0\"" {  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703460737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayController:display_ctrl\|lpm_divide:Div0 " "Instantiated megafunction \"DisplayController:display_ctrl\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714703460737 ""}  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714703460737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/lpm_divide_ltl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703460812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703460812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703460863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703460863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_ohe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714703461084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703461084 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714703462345 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1714703462345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[0\] " "Latch port_dat_i\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[1\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[1\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[5\] " "Latch port_dat_i\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[6\] " "Latch port_dat_i\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[7\] " "Latch port_dat_i\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[1\] " "Latch port_dat_i\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[2\] " "Latch port_dat_i\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[3\] " "Latch port_dat_i\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "port_dat_i\[4\] " "Latch port_dat_i\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\] " "Ports D and ENA on the latch are fed by the same signal gumnut_with_mem:gumnut\|gumnut:core\|IR\[6\]" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/gumnut-rtl_unpipelined.vhd" 224 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1714703462358 ""}  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 354 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1714703462358 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/uart.vhd" 46 -1 0 } } { "v/led_driver.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/led_driver.v" 59 -1 0 } } { "v/reset_delay.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/reset_delay.v" 4 -1 0 } } { "v/spi_controller.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_controller.v" 56 -1 0 } } { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 140 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714703462372 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714703462372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714703465739 "|de10litegum|HEX2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714703465739 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714703466167 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714703471723 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "DisplayController:display_ctrl\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[1\]~16 " "Logic cell \"DisplayController:display_ctrl\|lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[1\]~16\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_8_result_int\[1\]~16" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_cke.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703471828 ""} { "Info" "ISCL_SCL_CELL_NAME" "DisplayController:display_ctrl\|lpm_divide:Div0\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_8_result_int\[1\]~14 " "Logic cell \"DisplayController:display_ctrl\|lpm_divide:Div0\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_8_result_int\[1\]~14\"" {  } { { "db/alt_u_div_ohe.tdf" "add_sub_8_result_int\[1\]~14" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/db/alt_u_div_ohe.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703471828 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1714703471828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/output_files/acelerometer.map.smsg " "Generated suppressed messages file C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/output_files/acelerometer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703472069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714703472612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714703472612 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703473200 "|de10litegum|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703473200 "|de10litegum|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[0\] " "No output dependent on input pin \"GSENSOR_INT\[0\]\"" {  } { { "de10litegum.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10litegum.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714703473200 "|de10litegum|GSENSOR_INT[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714703473200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5333 " "Implemented 5333 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714703473200 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714703473200 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714703473200 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5280 " "Implemented 5280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714703473200 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1714703473200 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714703473200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714703473242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 20:31:13 2024 " "Processing ended: Thu May 02 20:31:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714703473242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714703473242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714703473242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714703473242 ""}
