
teste.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019508  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00089794  080197e0  080197e0  0001a7e0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080a2f74  080a2f74  000a3f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080a2f7c  080a2f7c  000a3f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080a2f80  080a2f80  000a3f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00007858  24000000  080a2f84  000a4000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RAM_D2       00012c00  24007860  080aa7dc  000ab860  2**5
                  CONTENTS, ALLOC, LOAD, DATA
  8 .DtcmRam      00026608  2401a460  080bd3dc  000be460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000df0  24040a68  080e39e4  000e4a68  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  20000000  20000000  000e5000  2**0
                  ALLOC
 11 .camera_buffer 00000000  30000000  30000000  000e4a68  2**0
                  CONTENTS
 12 .ARM.attributes 0000002e  00000000  00000000  000e4a68  2**0
                  CONTENTS, READONLY
 13 .debug_info   000292d4  00000000  00000000  000e4a96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000571e  00000000  00000000  0010dd6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ab8  00000000  00000000  00113488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001409  00000000  00000000  00114f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003c21d  00000000  00000000  00116349  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00029d48  00000000  00000000  00152566  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0016a429  00000000  00000000  0017c2ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000086  00000000  00000000  002e66d7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000070fc  00000000  00000000  002e6760  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008b  00000000  00000000  002ed85c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24040a68 	.word	0x24040a68
 80002ec:	00000000 	.word	0x00000000
 80002f0:	080197c0 	.word	0x080197c0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24040a6c 	.word	0x24040a6c
 800030c:	080197c0 	.word	0x080197c0

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_f2lz>:
 80003b0:	ee07 0a90 	vmov	s15, r0
 80003b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80003b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80003bc:	d401      	bmi.n	80003c2 <__aeabi_f2lz+0x12>
 80003be:	f000 b80b 	b.w	80003d8 <__aeabi_f2ulz>
 80003c2:	eef1 7a67 	vneg.f32	s15, s15
 80003c6:	b508      	push	{r3, lr}
 80003c8:	ee17 0a90 	vmov	r0, s15
 80003cc:	f000 f804 	bl	80003d8 <__aeabi_f2ulz>
 80003d0:	4240      	negs	r0, r0
 80003d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003d6:	bd08      	pop	{r3, pc}

080003d8 <__aeabi_f2ulz>:
 80003d8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000408 <__aeabi_f2ulz+0x30>
 80003dc:	ee07 0a10 	vmov	s14, r0
 80003e0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000410 <__aeabi_f2ulz+0x38>
 80003e4:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80003e8:	ee27 6b06 	vmul.f64	d6, d7, d6
 80003ec:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80003f0:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80003f4:	eea4 7b45 	vfms.f64	d7, d4, d5
 80003f8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80003fc:	ee16 1a10 	vmov	r1, s12
 8000400:	ee17 0a90 	vmov	r0, s15
 8000404:	4770      	bx	lr
 8000406:	bf00      	nop
 8000408:	00000000 	.word	0x00000000
 800040c:	3df00000 	.word	0x3df00000
 8000410:	00000000 	.word	0x00000000
 8000414:	41f00000 	.word	0x41f00000

08000418 <Camera_WriteReg>:
	{1280, 960},  /* 960P      */
	{2592, 1944}, /* 5MP       */
};

int32_t Camera_WriteReg(Camera_HandleTypeDef *hov, uint8_t regAddr, const uint8_t *pData)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b088      	sub	sp, #32
 800041c:	af02      	add	r7, sp, #8
 800041e:	60f8      	str	r0, [r7, #12]
 8000420:	460b      	mov	r3, r1
 8000422:	607a      	str	r2, [r7, #4]
 8000424:	72fb      	strb	r3, [r7, #11]
	uint8_t tt[2];
	tt[0] = regAddr;
 8000426:	7afb      	ldrb	r3, [r7, #11]
 8000428:	753b      	strb	r3, [r7, #20]
	tt[1] = pData[0];
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	781b      	ldrb	r3, [r3, #0]
 800042e:	757b      	strb	r3, [r7, #21]
	if (HAL_I2C_Master_Transmit(hov->hi2c, hov->addr, tt, 2, hov->timeout) == HAL_OK)
 8000430:	68fb      	ldr	r3, [r7, #12]
 8000432:	6818      	ldr	r0, [r3, #0]
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	791b      	ldrb	r3, [r3, #4]
 8000438:	4619      	mov	r1, r3
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	689b      	ldr	r3, [r3, #8]
 800043e:	f107 0214 	add.w	r2, r7, #20
 8000442:	9300      	str	r3, [sp, #0]
 8000444:	2302      	movs	r3, #2
 8000446:	f008 ffbb 	bl	80093c0 <HAL_I2C_Master_Transmit>
 800044a:	4603      	mov	r3, r0
 800044c:	2b00      	cmp	r3, #0
 800044e:	d101      	bne.n	8000454 <Camera_WriteReg+0x3c>
	{
		return Camera_OK;
 8000450:	2300      	movs	r3, #0
 8000452:	e000      	b.n	8000456 <Camera_WriteReg+0x3e>
	}
	else
	{
		return camera_ERROR;
 8000454:	2301      	movs	r3, #1
	}
}
 8000456:	4618      	mov	r0, r3
 8000458:	3718      	adds	r7, #24
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}

0800045e <Camera_ReadReg>:

int32_t Camera_ReadReg(Camera_HandleTypeDef *hov, uint8_t regAddr, uint8_t *pData)
{
 800045e:	b580      	push	{r7, lr}
 8000460:	b086      	sub	sp, #24
 8000462:	af02      	add	r7, sp, #8
 8000464:	60f8      	str	r0, [r7, #12]
 8000466:	460b      	mov	r3, r1
 8000468:	607a      	str	r2, [r7, #4]
 800046a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(hov->hi2c, hov->addr + 1, &regAddr, 1, hov->timeout);
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	6818      	ldr	r0, [r3, #0]
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	791b      	ldrb	r3, [r3, #4]
 8000474:	3301      	adds	r3, #1
 8000476:	b299      	uxth	r1, r3
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	689b      	ldr	r3, [r3, #8]
 800047c:	f107 020b 	add.w	r2, r7, #11
 8000480:	9300      	str	r3, [sp, #0]
 8000482:	2301      	movs	r3, #1
 8000484:	f008 ff9c 	bl	80093c0 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hov->hi2c, hov->addr + 1, pData, 1, hov->timeout) == HAL_OK)
 8000488:	68fb      	ldr	r3, [r7, #12]
 800048a:	6818      	ldr	r0, [r3, #0]
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	791b      	ldrb	r3, [r3, #4]
 8000490:	3301      	adds	r3, #1
 8000492:	b299      	uxth	r1, r3
 8000494:	68fb      	ldr	r3, [r7, #12]
 8000496:	689b      	ldr	r3, [r3, #8]
 8000498:	9300      	str	r3, [sp, #0]
 800049a:	2301      	movs	r3, #1
 800049c:	687a      	ldr	r2, [r7, #4]
 800049e:	f009 f8a7 	bl	80095f0 <HAL_I2C_Master_Receive>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d101      	bne.n	80004ac <Camera_ReadReg+0x4e>
	{
		return Camera_OK;
 80004a8:	2300      	movs	r3, #0
 80004aa:	e000      	b.n	80004ae <Camera_ReadReg+0x50>
	}
	else
	{
		return camera_ERROR;
 80004ac:	2301      	movs	r3, #1
	}
}
 80004ae:	4618      	mov	r0, r3
 80004b0:	3710      	adds	r7, #16
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}

080004b6 <Camera_WriteRegb2>:

int32_t Camera_WriteRegb2(Camera_HandleTypeDef *hov, uint16_t reg_addr, uint8_t reg_data)
{
 80004b6:	b580      	push	{r7, lr}
 80004b8:	b086      	sub	sp, #24
 80004ba:	af04      	add	r7, sp, #16
 80004bc:	6078      	str	r0, [r7, #4]
 80004be:	460b      	mov	r3, r1
 80004c0:	807b      	strh	r3, [r7, #2]
 80004c2:	4613      	mov	r3, r2
 80004c4:	707b      	strb	r3, [r7, #1]
	if (HAL_I2C_Mem_Write(hov->hi2c, hov->addr + 1, reg_addr,
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	6818      	ldr	r0, [r3, #0]
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	791b      	ldrb	r3, [r3, #4]
 80004ce:	3301      	adds	r3, #1
 80004d0:	b299      	uxth	r1, r3
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	689b      	ldr	r3, [r3, #8]
 80004d6:	887a      	ldrh	r2, [r7, #2]
 80004d8:	9302      	str	r3, [sp, #8]
 80004da:	2301      	movs	r3, #1
 80004dc:	9301      	str	r3, [sp, #4]
 80004de:	1c7b      	adds	r3, r7, #1
 80004e0:	9300      	str	r3, [sp, #0]
 80004e2:	2302      	movs	r3, #2
 80004e4:	f009 f97a 	bl	80097dc <HAL_I2C_Mem_Write>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d101      	bne.n	80004f2 <Camera_WriteRegb2+0x3c>
						  I2C_MEMADD_SIZE_16BIT, &reg_data, 1, hov->timeout) == HAL_OK)
	{
		return Camera_OK;
 80004ee:	2300      	movs	r3, #0
 80004f0:	e000      	b.n	80004f4 <Camera_WriteRegb2+0x3e>
	}
	else
	{
		return camera_ERROR;
 80004f2:	2301      	movs	r3, #1
	}
}
 80004f4:	4618      	mov	r0, r3
 80004f6:	3708      	adds	r7, #8
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}

080004fc <Camera_ReadRegb2>:

int32_t Camera_ReadRegb2(Camera_HandleTypeDef *hov, uint16_t reg_addr, uint8_t *reg_data)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b088      	sub	sp, #32
 8000500:	af04      	add	r7, sp, #16
 8000502:	60f8      	str	r0, [r7, #12]
 8000504:	460b      	mov	r3, r1
 8000506:	607a      	str	r2, [r7, #4]
 8000508:	817b      	strh	r3, [r7, #10]
	if (HAL_I2C_Mem_Read(hov->hi2c, hov->addr + 1, reg_addr,
 800050a:	68fb      	ldr	r3, [r7, #12]
 800050c:	6818      	ldr	r0, [r3, #0]
 800050e:	68fb      	ldr	r3, [r7, #12]
 8000510:	791b      	ldrb	r3, [r3, #4]
 8000512:	3301      	adds	r3, #1
 8000514:	b299      	uxth	r1, r3
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	689b      	ldr	r3, [r3, #8]
 800051a:	897a      	ldrh	r2, [r7, #10]
 800051c:	9302      	str	r3, [sp, #8]
 800051e:	2301      	movs	r3, #1
 8000520:	9301      	str	r3, [sp, #4]
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	9300      	str	r3, [sp, #0]
 8000526:	2302      	movs	r3, #2
 8000528:	f009 fa6c 	bl	8009a04 <HAL_I2C_Mem_Read>
 800052c:	4603      	mov	r3, r0
 800052e:	2b00      	cmp	r3, #0
 8000530:	d101      	bne.n	8000536 <Camera_ReadRegb2+0x3a>
						 I2C_MEMADD_SIZE_16BIT, reg_data, 1, hov->timeout) == HAL_OK)
	{
		return Camera_OK;
 8000532:	2300      	movs	r3, #0
 8000534:	e000      	b.n	8000538 <Camera_ReadRegb2+0x3c>
	}
	else
	{
		return camera_ERROR;
 8000536:	2301      	movs	r3, #1
	}
}
 8000538:	4618      	mov	r0, r3
 800053a:	3710      	adds	r7, #16
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}

08000540 <Camera_read_id>:
	}
	return Camera_OK;
}

int32_t Camera_read_id(Camera_HandleTypeDef *hov)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b084      	sub	sp, #16
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
	uint8_t temp[2];
	temp[0] = 0x01;
 8000548:	2301      	movs	r3, #1
 800054a:	733b      	strb	r3, [r7, #12]
	if (hov->addr != OV5640_ADDRESS)
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	791b      	ldrb	r3, [r3, #4]
 8000550:	2b78      	cmp	r3, #120	@ 0x78
 8000552:	d030      	beq.n	80005b6 <Camera_read_id+0x76>
	{
		Camera_WriteReg(hov, 0xFF, temp);
 8000554:	f107 030c 	add.w	r3, r7, #12
 8000558:	461a      	mov	r2, r3
 800055a:	21ff      	movs	r1, #255	@ 0xff
 800055c:	6878      	ldr	r0, [r7, #4]
 800055e:	f7ff ff5b 	bl	8000418 <Camera_WriteReg>
		Camera_ReadReg(hov, 0x1C, &temp[0]);
 8000562:	f107 030c 	add.w	r3, r7, #12
 8000566:	461a      	mov	r2, r3
 8000568:	211c      	movs	r1, #28
 800056a:	6878      	ldr	r0, [r7, #4]
 800056c:	f7ff ff77 	bl	800045e <Camera_ReadReg>
		Camera_ReadReg(hov, 0x1D, &temp[1]);
 8000570:	f107 030c 	add.w	r3, r7, #12
 8000574:	3301      	adds	r3, #1
 8000576:	461a      	mov	r2, r3
 8000578:	211d      	movs	r1, #29
 800057a:	6878      	ldr	r0, [r7, #4]
 800057c:	f7ff ff6f 	bl	800045e <Camera_ReadReg>
		hov->manuf_id = ((uint16_t)temp[0] << 8) | temp[1];
 8000580:	7b3b      	ldrb	r3, [r7, #12]
 8000582:	b21b      	sxth	r3, r3
 8000584:	021b      	lsls	r3, r3, #8
 8000586:	b21a      	sxth	r2, r3
 8000588:	7b7b      	ldrb	r3, [r7, #13]
 800058a:	b21b      	sxth	r3, r3
 800058c:	4313      	orrs	r3, r2
 800058e:	b21b      	sxth	r3, r3
 8000590:	b29a      	uxth	r2, r3
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	819a      	strh	r2, [r3, #12]
		Camera_ReadReg(hov, 0x0A, &temp[0]);
 8000596:	f107 030c 	add.w	r3, r7, #12
 800059a:	461a      	mov	r2, r3
 800059c:	210a      	movs	r1, #10
 800059e:	6878      	ldr	r0, [r7, #4]
 80005a0:	f7ff ff5d 	bl	800045e <Camera_ReadReg>
		Camera_ReadReg(hov, 0x0B, &temp[1]);
 80005a4:	f107 030c 	add.w	r3, r7, #12
 80005a8:	3301      	adds	r3, #1
 80005aa:	461a      	mov	r2, r3
 80005ac:	210b      	movs	r1, #11
 80005ae:	6878      	ldr	r0, [r7, #4]
 80005b0:	f7ff ff55 	bl	800045e <Camera_ReadReg>
 80005b4:	e013      	b.n	80005de <Camera_read_id+0x9e>
	}
	else
	{
#define OV5640_CHIP_IDH 0x300A
#define OV5640_CHIP_IDL 0x300B
		Camera_ReadRegb2(&hcamera, OV5640_CHIP_IDH, &temp[0]);
 80005b6:	f107 030c 	add.w	r3, r7, #12
 80005ba:	461a      	mov	r2, r3
 80005bc:	f243 010a 	movw	r1, #12298	@ 0x300a
 80005c0:	480f      	ldr	r0, [pc, #60]	@ (8000600 <Camera_read_id+0xc0>)
 80005c2:	f7ff ff9b 	bl	80004fc <Camera_ReadRegb2>
		Camera_ReadRegb2(&hcamera, OV5640_CHIP_IDL, &temp[1]);
 80005c6:	f107 030c 	add.w	r3, r7, #12
 80005ca:	3301      	adds	r3, #1
 80005cc:	461a      	mov	r2, r3
 80005ce:	f243 010b 	movw	r1, #12299	@ 0x300b
 80005d2:	480b      	ldr	r0, [pc, #44]	@ (8000600 <Camera_read_id+0xc0>)
 80005d4:	f7ff ff92 	bl	80004fc <Camera_ReadRegb2>
		hov->manuf_id = 0;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	2200      	movs	r2, #0
 80005dc:	819a      	strh	r2, [r3, #12]
	}
	hov->device_id = ((uint16_t)temp[0] << 8) | temp[1];
 80005de:	7b3b      	ldrb	r3, [r7, #12]
 80005e0:	b21b      	sxth	r3, r3
 80005e2:	021b      	lsls	r3, r3, #8
 80005e4:	b21a      	sxth	r2, r3
 80005e6:	7b7b      	ldrb	r3, [r7, #13]
 80005e8:	b21b      	sxth	r3, r3
 80005ea:	4313      	orrs	r3, r2
 80005ec:	b21b      	sxth	r3, r3
 80005ee:	b29a      	uxth	r2, r3
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	81da      	strh	r2, [r3, #14]
	return 0;
 80005f4:	2300      	movs	r3, #0
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	3710      	adds	r7, #16
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	24040a84 	.word	0x24040a84

08000604 <Camera_Init_Device>:
	Camera_WriteReg(hov, 0x12, &temp);
	HAL_Delay(100);
}

void Camera_Init_Device(I2C_HandleTypeDef *hi2c, framesize_t framesize)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	460b      	mov	r3, r1
 800060e:	70fb      	strb	r3, [r7, #3]
	hcamera.hi2c = hi2c;
 8000610:	4a32      	ldr	r2, [pc, #200]	@ (80006dc <Camera_Init_Device+0xd8>)
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	6013      	str	r3, [r2, #0]
	hcamera.addr = OV7670_ADDRESS;
 8000616:	4b31      	ldr	r3, [pc, #196]	@ (80006dc <Camera_Init_Device+0xd8>)
 8000618:	2242      	movs	r2, #66	@ 0x42
 800061a:	711a      	strb	r2, [r3, #4]
	hcamera.timeout = 100;
 800061c:	4b2f      	ldr	r3, [pc, #188]	@ (80006dc <Camera_Init_Device+0xd8>)
 800061e:	2264      	movs	r2, #100	@ 0x64
 8000620:	609a      	str	r2, [r3, #8]

	Camera_read_id(&hcamera);
 8000622:	482e      	ldr	r0, [pc, #184]	@ (80006dc <Camera_Init_Device+0xd8>)
 8000624:	f7ff ff8c 	bl	8000540 <Camera_read_id>
	if (hcamera.manuf_id == 0x7fa2 && hcamera.device_id == 0x7673)
 8000628:	4b2c      	ldr	r3, [pc, #176]	@ (80006dc <Camera_Init_Device+0xd8>)
 800062a:	899b      	ldrh	r3, [r3, #12]
 800062c:	f647 72a2 	movw	r2, #32674	@ 0x7fa2
 8000630:	4293      	cmp	r3, r2
 8000632:	d108      	bne.n	8000646 <Camera_Init_Device+0x42>
 8000634:	4b29      	ldr	r3, [pc, #164]	@ (80006dc <Camera_Init_Device+0xd8>)
 8000636:	89db      	ldrh	r3, [r3, #14]
 8000638:	f247 6273 	movw	r2, #30323	@ 0x7673
 800063c:	4293      	cmp	r3, r2
 800063e:	d102      	bne.n	8000646 <Camera_Init_Device+0x42>
		OV7670_Config();
 8000640:	f001 f92e 	bl	80018a0 <OV7670_Config>
 8000644:	e045      	b.n	80006d2 <Camera_Init_Device+0xce>
	else
	{
		hcamera.addr = OV2640_ADDRESS;
 8000646:	4b25      	ldr	r3, [pc, #148]	@ (80006dc <Camera_Init_Device+0xd8>)
 8000648:	2260      	movs	r2, #96	@ 0x60
 800064a:	711a      	strb	r2, [r3, #4]
		Camera_read_id(&hcamera);
 800064c:	4823      	ldr	r0, [pc, #140]	@ (80006dc <Camera_Init_Device+0xd8>)
 800064e:	f7ff ff77 	bl	8000540 <Camera_read_id>
		if (hcamera.manuf_id == 0x7fa2 && ((hcamera.device_id - 0x2641) <= 2))
 8000652:	4b22      	ldr	r3, [pc, #136]	@ (80006dc <Camera_Init_Device+0xd8>)
 8000654:	899b      	ldrh	r3, [r3, #12]
 8000656:	f647 72a2 	movw	r2, #32674	@ 0x7fa2
 800065a:	4293      	cmp	r3, r2
 800065c:	d10a      	bne.n	8000674 <Camera_Init_Device+0x70>
 800065e:	4b1f      	ldr	r3, [pc, #124]	@ (80006dc <Camera_Init_Device+0xd8>)
 8000660:	89db      	ldrh	r3, [r3, #14]
 8000662:	f242 6243 	movw	r2, #9795	@ 0x2643
 8000666:	4293      	cmp	r3, r2
 8000668:	d804      	bhi.n	8000674 <Camera_Init_Device+0x70>
		{
			ov2640_init(framesize);
 800066a:	78fb      	ldrb	r3, [r7, #3]
 800066c:	4618      	mov	r0, r3
 800066e:	f000 f9b5 	bl	80009dc <ov2640_init>
 8000672:	e02e      	b.n	80006d2 <Camera_Init_Device+0xce>
		}
		else
		{
			hcamera.addr = OV7725_ADDRESS;
 8000674:	4b19      	ldr	r3, [pc, #100]	@ (80006dc <Camera_Init_Device+0xd8>)
 8000676:	2242      	movs	r2, #66	@ 0x42
 8000678:	711a      	strb	r2, [r3, #4]
			Camera_read_id(&hcamera);
 800067a:	4818      	ldr	r0, [pc, #96]	@ (80006dc <Camera_Init_Device+0xd8>)
 800067c:	f7ff ff60 	bl	8000540 <Camera_read_id>
			if (hcamera.manuf_id == 0x7fa2 && ((hcamera.device_id - 0x7721) <= 2))
 8000680:	4b16      	ldr	r3, [pc, #88]	@ (80006dc <Camera_Init_Device+0xd8>)
 8000682:	899b      	ldrh	r3, [r3, #12]
 8000684:	f647 72a2 	movw	r2, #32674	@ 0x7fa2
 8000688:	4293      	cmp	r3, r2
 800068a:	d10a      	bne.n	80006a2 <Camera_Init_Device+0x9e>
 800068c:	4b13      	ldr	r3, [pc, #76]	@ (80006dc <Camera_Init_Device+0xd8>)
 800068e:	89db      	ldrh	r3, [r3, #14]
 8000690:	f247 7223 	movw	r2, #30499	@ 0x7723
 8000694:	4293      	cmp	r3, r2
 8000696:	d804      	bhi.n	80006a2 <Camera_Init_Device+0x9e>
			{
				ov7725_init(framesize);
 8000698:	78fb      	ldrb	r3, [r7, #3]
 800069a:	4618      	mov	r0, r3
 800069c:	f001 fbe6 	bl	8001e6c <ov7725_init>
 80006a0:	e017      	b.n	80006d2 <Camera_Init_Device+0xce>
			}
			else
			{

				hcamera.addr = OV5640_ADDRESS;
 80006a2:	4b0e      	ldr	r3, [pc, #56]	@ (80006dc <Camera_Init_Device+0xd8>)
 80006a4:	2278      	movs	r2, #120	@ 0x78
 80006a6:	711a      	strb	r2, [r3, #4]
				Camera_read_id(&hcamera);
 80006a8:	480c      	ldr	r0, [pc, #48]	@ (80006dc <Camera_Init_Device+0xd8>)
 80006aa:	f7ff ff49 	bl	8000540 <Camera_read_id>
				if (hcamera.device_id == 0x5640)
 80006ae:	4b0b      	ldr	r3, [pc, #44]	@ (80006dc <Camera_Init_Device+0xd8>)
 80006b0:	89db      	ldrh	r3, [r3, #14]
 80006b2:	f245 6240 	movw	r2, #22080	@ 0x5640
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d104      	bne.n	80006c4 <Camera_Init_Device+0xc0>
				{
					// 自动对焦 AF 未实现
					ov5640_init(framesize);
 80006ba:	78fb      	ldrb	r3, [r7, #3]
 80006bc:	4618      	mov	r0, r3
 80006be:	f001 f83b 	bl	8001738 <ov5640_init>
					hcamera.device_id = 0;
				}
			}
		}
	}
}
 80006c2:	e006      	b.n	80006d2 <Camera_Init_Device+0xce>
					hcamera.addr = 0;
 80006c4:	4b05      	ldr	r3, [pc, #20]	@ (80006dc <Camera_Init_Device+0xd8>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	711a      	strb	r2, [r3, #4]
					hcamera.device_id = 0;
 80006ca:	4b04      	ldr	r3, [pc, #16]	@ (80006dc <Camera_Init_Device+0xd8>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	81da      	strh	r2, [r3, #14]
}
 80006d0:	e7ff      	b.n	80006d2 <Camera_Init_Device+0xce>
 80006d2:	bf00      	nop
 80006d4:	3708      	adds	r7, #8
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	24040a84 	.word	0x24040a84

080006e0 <OV2640_WR_Reg>:
    {0x00, 0x80, 0x80}, // Normal
};

//-----------------------------------------------------
static uint8_t OV2640_WR_Reg(uint8_t reg, uint8_t data)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	460a      	mov	r2, r1
 80006ea:	71fb      	strb	r3, [r7, #7]
 80006ec:	4613      	mov	r3, r2
 80006ee:	71bb      	strb	r3, [r7, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 80006f0:	1dba      	adds	r2, r7, #6
 80006f2:	79fb      	ldrb	r3, [r7, #7]
 80006f4:	4619      	mov	r1, r3
 80006f6:	4804      	ldr	r0, [pc, #16]	@ (8000708 <OV2640_WR_Reg+0x28>)
 80006f8:	f7ff fe8e 	bl	8000418 <Camera_WriteReg>
    return 0;
 80006fc:	2300      	movs	r3, #0
}
 80006fe:	4618      	mov	r0, r3
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	24040a84 	.word	0x24040a84

0800070c <OV2640_RD_Reg>:

//---------------------------------------
static uint8_t OV2640_RD_Reg(uint8_t reg)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b084      	sub	sp, #16
 8000710:	af00      	add	r7, sp, #0
 8000712:	4603      	mov	r3, r0
 8000714:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
  Camera_ReadReg(&hcamera,reg,&data);
 8000716:	f107 020f 	add.w	r2, r7, #15
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	4619      	mov	r1, r3
 800071e:	4804      	ldr	r0, [pc, #16]	@ (8000730 <OV2640_RD_Reg+0x24>)
 8000720:	f7ff fe9d 	bl	800045e <Camera_ReadReg>
    return data;
 8000724:	7bfb      	ldrb	r3, [r7, #15]
}
 8000726:	4618      	mov	r0, r3
 8000728:	3710      	adds	r7, #16
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	24040a84 	.word	0x24040a84

08000734 <wrSensorRegs>:

//------------------------------------------------
static void wrSensorRegs(const uint8_t (*regs)[2])
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
    for (int i = 0; regs[i][0]; i++) {
 800073c:	2300      	movs	r3, #0
 800073e:	60fb      	str	r3, [r7, #12]
 8000740:	e010      	b.n	8000764 <wrSensorRegs+0x30>
        Camera_WriteReg(&hcamera, regs[i][0], &regs[i][1]);
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	005b      	lsls	r3, r3, #1
 8000746:	687a      	ldr	r2, [r7, #4]
 8000748:	4413      	add	r3, r2
 800074a:	7819      	ldrb	r1, [r3, #0]
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	005b      	lsls	r3, r3, #1
 8000750:	687a      	ldr	r2, [r7, #4]
 8000752:	4413      	add	r3, r2
 8000754:	3301      	adds	r3, #1
 8000756:	461a      	mov	r2, r3
 8000758:	4808      	ldr	r0, [pc, #32]	@ (800077c <wrSensorRegs+0x48>)
 800075a:	f7ff fe5d 	bl	8000418 <Camera_WriteReg>
    for (int i = 0; regs[i][0]; i++) {
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	3301      	adds	r3, #1
 8000762:	60fb      	str	r3, [r7, #12]
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	005b      	lsls	r3, r3, #1
 8000768:	687a      	ldr	r2, [r7, #4]
 800076a:	4413      	add	r3, r2
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d1e7      	bne.n	8000742 <wrSensorRegs+0xe>
    }
}
 8000772:	bf00      	nop
 8000774:	bf00      	nop
 8000776:	3710      	adds	r7, #16
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	24040a84 	.word	0x24040a84

08000780 <reset>:

//----------------
static int reset()
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
	  ov2640_delay(100);
 8000784:	2064      	movs	r0, #100	@ 0x64
 8000786:	f004 ff7b 	bl	8005680 <HAL_Delay>
    // Reset all registers
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 800078a:	2101      	movs	r1, #1
 800078c:	20ff      	movs	r0, #255	@ 0xff
 800078e:	f7ff ffa7 	bl	80006e0 <OV2640_WR_Reg>
    OV2640_WR_Reg(COM7, COM7_SRST);
 8000792:	2180      	movs	r1, #128	@ 0x80
 8000794:	2012      	movs	r0, #18
 8000796:	f7ff ffa3 	bl	80006e0 <OV2640_WR_Reg>
    // Delay 5 ms
    ov2640_delay(5);
 800079a:	2005      	movs	r0, #5
 800079c:	f004 ff70 	bl	8005680 <HAL_Delay>
    wrSensorRegs(ov2640_Slow_regs);
 80007a0:	4804      	ldr	r0, [pc, #16]	@ (80007b4 <reset+0x34>)
 80007a2:	f7ff ffc7 	bl	8000734 <wrSensorRegs>
    // 30 ms
    ov2640_delay(30);
 80007a6:	201e      	movs	r0, #30
 80007a8:	f004 ff6a 	bl	8005680 <HAL_Delay>

    return 0;
 80007ac:	2300      	movs	r3, #0
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	080199a8 	.word	0x080199a8

080007b8 <_set_framesize>:
    return ret;
}

//-------------------------------------------
static void _set_framesize(uint8_t framesize)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b086      	sub	sp, #24
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	71fb      	strb	r3, [r7, #7]
    uint8_t cbar, qsreg, com7;

    // save color bar status and qs register
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 80007c2:	2101      	movs	r1, #1
 80007c4:	20ff      	movs	r0, #255	@ 0xff
 80007c6:	f7ff ff8b 	bl	80006e0 <OV2640_WR_Reg>
    cbar = OV2640_RD_Reg(COM7) & COM7_COLOR_BAR;
 80007ca:	2012      	movs	r0, #18
 80007cc:	f7ff ff9e 	bl	800070c <OV2640_RD_Reg>
 80007d0:	4603      	mov	r3, r0
 80007d2:	f003 0302 	and.w	r3, r3, #2
 80007d6:	74fb      	strb	r3, [r7, #19]
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 80007d8:	2100      	movs	r1, #0
 80007da:	20ff      	movs	r0, #255	@ 0xff
 80007dc:	f7ff ff80 	bl	80006e0 <OV2640_WR_Reg>
    qsreg = OV2640_RD_Reg(QS);
 80007e0:	2044      	movs	r0, #68	@ 0x44
 80007e2:	f7ff ff93 	bl	800070c <OV2640_RD_Reg>
 80007e6:	4603      	mov	r3, r0
 80007e8:	74bb      	strb	r3, [r7, #18]

    uint16_t w = dvp_cam_resolution[framesize][0];
 80007ea:	79fb      	ldrb	r3, [r7, #7]
 80007ec:	4a35      	ldr	r2, [pc, #212]	@ (80008c4 <_set_framesize+0x10c>)
 80007ee:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80007f2:	823b      	strh	r3, [r7, #16]
    uint16_t h = dvp_cam_resolution[framesize][1];
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	4a33      	ldr	r2, [pc, #204]	@ (80008c4 <_set_framesize+0x10c>)
 80007f8:	009b      	lsls	r3, r3, #2
 80007fa:	4413      	add	r3, r2
 80007fc:	885b      	ldrh	r3, [r3, #2]
 80007fe:	81fb      	strh	r3, [r7, #14]
    const uint8_t (*regs)[2];

    if (w <= dvp_cam_resolution[FRAMESIZE_SVGA][0]) regs = OV2640_svga_regs;
 8000800:	4b30      	ldr	r3, [pc, #192]	@ (80008c4 <_set_framesize+0x10c>)
 8000802:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8000806:	8a3a      	ldrh	r2, [r7, #16]
 8000808:	429a      	cmp	r2, r3
 800080a:	d802      	bhi.n	8000812 <_set_framesize+0x5a>
 800080c:	4b2e      	ldr	r3, [pc, #184]	@ (80008c8 <_set_framesize+0x110>)
 800080e:	617b      	str	r3, [r7, #20]
 8000810:	e001      	b.n	8000816 <_set_framesize+0x5e>
    else regs = OV2640_uxga_regs;
 8000812:	4b2e      	ldr	r3, [pc, #184]	@ (80008cc <_set_framesize+0x114>)
 8000814:	617b      	str	r3, [r7, #20]

    // Disable DSP
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 8000816:	2100      	movs	r1, #0
 8000818:	20ff      	movs	r0, #255	@ 0xff
 800081a:	f7ff ff61 	bl	80006e0 <OV2640_WR_Reg>
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_BYPAS);
 800081e:	2101      	movs	r1, #1
 8000820:	2005      	movs	r0, #5
 8000822:	f7ff ff5d 	bl	80006e0 <OV2640_WR_Reg>

    // Write output width
    OV2640_WR_Reg(ZMOW, (w>>2)&0xFF); // OUTW[7:0] (real/4)
 8000826:	8a3b      	ldrh	r3, [r7, #16]
 8000828:	089b      	lsrs	r3, r3, #2
 800082a:	b29b      	uxth	r3, r3
 800082c:	b2db      	uxtb	r3, r3
 800082e:	4619      	mov	r1, r3
 8000830:	205a      	movs	r0, #90	@ 0x5a
 8000832:	f7ff ff55 	bl	80006e0 <OV2640_WR_Reg>
    OV2640_WR_Reg(ZMOH, (h>>2)&0xFF); // OUTH[7:0] (real/4)
 8000836:	89fb      	ldrh	r3, [r7, #14]
 8000838:	089b      	lsrs	r3, r3, #2
 800083a:	b29b      	uxth	r3, r3
 800083c:	b2db      	uxtb	r3, r3
 800083e:	4619      	mov	r1, r3
 8000840:	205b      	movs	r0, #91	@ 0x5b
 8000842:	f7ff ff4d 	bl	80006e0 <OV2640_WR_Reg>
    OV2640_WR_Reg(ZMHH, ((h>>8)&0x04)|((w>>10)&0x03)); // OUTH[8]/OUTW[9:8]
 8000846:	89fb      	ldrh	r3, [r7, #14]
 8000848:	0a1b      	lsrs	r3, r3, #8
 800084a:	b29b      	uxth	r3, r3
 800084c:	b25b      	sxtb	r3, r3
 800084e:	f003 0304 	and.w	r3, r3, #4
 8000852:	b25a      	sxtb	r2, r3
 8000854:	8a3b      	ldrh	r3, [r7, #16]
 8000856:	0a9b      	lsrs	r3, r3, #10
 8000858:	b29b      	uxth	r3, r3
 800085a:	b25b      	sxtb	r3, r3
 800085c:	f003 0303 	and.w	r3, r3, #3
 8000860:	b25b      	sxtb	r3, r3
 8000862:	4313      	orrs	r3, r2
 8000864:	b25b      	sxtb	r3, r3
 8000866:	b2db      	uxtb	r3, r3
 8000868:	4619      	mov	r1, r3
 800086a:	205c      	movs	r0, #92	@ 0x5c
 800086c:	f7ff ff38 	bl	80006e0 <OV2640_WR_Reg>

    // Set CLKRC
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 8000870:	2101      	movs	r1, #1
 8000872:	20ff      	movs	r0, #255	@ 0xff
 8000874:	f7ff ff34 	bl	80006e0 <OV2640_WR_Reg>
    //OV2640_WR_Reg(CLKRC, ov2640_sensor->night_mode);

    // Write DSP input regsiters
    wrSensorRegs(regs);
 8000878:	6978      	ldr	r0, [r7, #20]
 800087a:	f7ff ff5b 	bl	8000734 <wrSensorRegs>

    // restore color bar status
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 800087e:	2101      	movs	r1, #1
 8000880:	20ff      	movs	r0, #255	@ 0xff
 8000882:	f7ff ff2d 	bl	80006e0 <OV2640_WR_Reg>
    com7 = OV2640_RD_Reg(COM7) | cbar;
 8000886:	2012      	movs	r0, #18
 8000888:	f7ff ff40 	bl	800070c <OV2640_RD_Reg>
 800088c:	4603      	mov	r3, r0
 800088e:	461a      	mov	r2, r3
 8000890:	7cfb      	ldrb	r3, [r7, #19]
 8000892:	4313      	orrs	r3, r2
 8000894:	737b      	strb	r3, [r7, #13]
    OV2640_WR_Reg(COM7, com7);
 8000896:	7b7b      	ldrb	r3, [r7, #13]
 8000898:	4619      	mov	r1, r3
 800089a:	2012      	movs	r0, #18
 800089c:	f7ff ff20 	bl	80006e0 <OV2640_WR_Reg>

    // restore qs register
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 80008a0:	2100      	movs	r1, #0
 80008a2:	20ff      	movs	r0, #255	@ 0xff
 80008a4:	f7ff ff1c 	bl	80006e0 <OV2640_WR_Reg>
    OV2640_WR_Reg(QS, qsreg);
 80008a8:	7cbb      	ldrb	r3, [r7, #18]
 80008aa:	4619      	mov	r1, r3
 80008ac:	2044      	movs	r0, #68	@ 0x44
 80008ae:	f7ff ff17 	bl	80006e0 <OV2640_WR_Reg>

    // Enable DSP
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_EN);
 80008b2:	2100      	movs	r1, #0
 80008b4:	2005      	movs	r0, #5
 80008b6:	f7ff ff13 	bl	80006e0 <OV2640_WR_Reg>
}
 80008ba:	bf00      	nop
 80008bc:	3718      	adds	r7, #24
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	080198f4 	.word	0x080198f4
 80008c8:	08019b1c 	.word	0x08019b1c
 80008cc:	08019b64 	.word	0x08019b64

080008d0 <set_pixformat>:

//---------------------------------------------
static int set_pixformat(pixformat_t pixformat)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	4603      	mov	r3, r0
 80008d8:	71fb      	strb	r3, [r7, #7]
    // Disable DSP
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 80008da:	2100      	movs	r1, #0
 80008dc:	20ff      	movs	r0, #255	@ 0xff
 80008de:	f7ff feff 	bl	80006e0 <OV2640_WR_Reg>
    OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_BYPAS);
 80008e2:	2101      	movs	r1, #1
 80008e4:	2005      	movs	r0, #5
 80008e6:	f7ff fefb 	bl	80006e0 <OV2640_WR_Reg>

    switch (pixformat) {
 80008ea:	79fb      	ldrb	r3, [r7, #7]
 80008ec:	2b03      	cmp	r3, #3
 80008ee:	d00e      	beq.n	800090e <set_pixformat+0x3e>
 80008f0:	2b03      	cmp	r3, #3
 80008f2:	dc10      	bgt.n	8000916 <set_pixformat+0x46>
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	d002      	beq.n	80008fe <set_pixformat+0x2e>
 80008f8:	2b02      	cmp	r3, #2
 80008fa:	d004      	beq.n	8000906 <set_pixformat+0x36>
 80008fc:	e00b      	b.n	8000916 <set_pixformat+0x46>
        case PIXFORMAT_RGB565:
            //OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
            //OV2640_WR_Reg(COM8, COM8_SET(COM8_BNDF_EN | COM8_AGC_EN | COM8_AEC_EN));
            wrSensorRegs(rgb565_regs);
 80008fe:	4810      	ldr	r0, [pc, #64]	@ (8000940 <set_pixformat+0x70>)
 8000900:	f7ff ff18 	bl	8000734 <wrSensorRegs>
            break;
 8000904:	e012      	b.n	800092c <set_pixformat+0x5c>
        case PIXFORMAT_JPEG:
            //OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
            //OV2640_WR_Reg(COM8, COM8_SET(COM8_BNDF_EN));
            wrSensorRegs(jpeg_regs);
 8000906:	480f      	ldr	r0, [pc, #60]	@ (8000944 <set_pixformat+0x74>)
 8000908:	f7ff ff14 	bl	8000734 <wrSensorRegs>
            break;
 800090c:	e00e      	b.n	800092c <set_pixformat+0x5c>
				case PIXFORMAT_YUV422:
					 wrSensorRegs(yuyv_regs);
 800090e:	480e      	ldr	r0, [pc, #56]	@ (8000948 <set_pixformat+0x78>)
 8000910:	f7ff ff10 	bl	8000734 <wrSensorRegs>
						break;
 8000914:	e00a      	b.n	800092c <set_pixformat+0x5c>
        default:
            // Enable DSP
            OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
 8000916:	2100      	movs	r1, #0
 8000918:	20ff      	movs	r0, #255	@ 0xff
 800091a:	f7ff fee1 	bl	80006e0 <OV2640_WR_Reg>
            OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_EN);
 800091e:	2100      	movs	r1, #0
 8000920:	2005      	movs	r0, #5
 8000922:	f7ff fedd 	bl	80006e0 <OV2640_WR_Reg>
            return -1;
 8000926:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800092a:	e005      	b.n	8000938 <set_pixformat+0x68>
    }
    _set_framesize(hcamera.framesize);
 800092c:	4b07      	ldr	r3, [pc, #28]	@ (800094c <set_pixformat+0x7c>)
 800092e:	7c1b      	ldrb	r3, [r3, #16]
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff ff41 	bl	80007b8 <_set_framesize>
    //OV2640_WR_Reg(BANK_SEL, BANK_SEL_DSP);
    //OV2640_WR_Reg(R_BYPASS, R_BYPASS_DSP_EN);
    // Delay 30 ms
    //ov2640_delay(30);

    return 0;
 8000936:	2300      	movs	r3, #0
}
 8000938:	4618      	mov	r0, r3
 800093a:	3708      	adds	r7, #8
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	08019974 	.word	0x08019974
 8000944:	08019984 	.word	0x08019984
 8000948:	08019994 	.word	0x08019994
 800094c:	24040a84 	.word	0x24040a84

08000950 <set_hmirror>:
    return OV2640_WR_Reg(COM7, reg);
}

//--------------------------------
static int set_hmirror(int enable)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
    uint8_t reg;
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 8000958:	2101      	movs	r1, #1
 800095a:	20ff      	movs	r0, #255	@ 0xff
 800095c:	f7ff fec0 	bl	80006e0 <OV2640_WR_Reg>
    reg = OV2640_RD_Reg(REG04);
 8000960:	2004      	movs	r0, #4
 8000962:	f7ff fed3 	bl	800070c <OV2640_RD_Reg>
 8000966:	4603      	mov	r3, r0
 8000968:	73fb      	strb	r3, [r7, #15]

    if (!enable) { // Already mirrored.
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d104      	bne.n	800097a <set_hmirror+0x2a>
        reg |= REG04_HFLIP_IMG;
 8000970:	7bfb      	ldrb	r3, [r7, #15]
 8000972:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000976:	73fb      	strb	r3, [r7, #15]
 8000978:	e003      	b.n	8000982 <set_hmirror+0x32>
    }
    else {
        reg &= ~REG04_HFLIP_IMG;
 800097a:	7bfb      	ldrb	r3, [r7, #15]
 800097c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000980:	73fb      	strb	r3, [r7, #15]
    }

    return OV2640_WR_Reg(REG04, reg);
 8000982:	7bfb      	ldrb	r3, [r7, #15]
 8000984:	4619      	mov	r1, r3
 8000986:	2004      	movs	r0, #4
 8000988:	f7ff feaa 	bl	80006e0 <OV2640_WR_Reg>
 800098c:	4603      	mov	r3, r0
}
 800098e:	4618      	mov	r0, r3
 8000990:	3710      	adds	r7, #16
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}

08000996 <set_vflip>:

//------------------------------
static int set_vflip(int enable)
{
 8000996:	b580      	push	{r7, lr}
 8000998:	b084      	sub	sp, #16
 800099a:	af00      	add	r7, sp, #0
 800099c:	6078      	str	r0, [r7, #4]
    uint8_t reg;
    OV2640_WR_Reg(BANK_SEL, BANK_SEL_SENSOR);
 800099e:	2101      	movs	r1, #1
 80009a0:	20ff      	movs	r0, #255	@ 0xff
 80009a2:	f7ff fe9d 	bl	80006e0 <OV2640_WR_Reg>
    reg = OV2640_RD_Reg(REG04);
 80009a6:	2004      	movs	r0, #4
 80009a8:	f7ff feb0 	bl	800070c <OV2640_RD_Reg>
 80009ac:	4603      	mov	r3, r0
 80009ae:	73fb      	strb	r3, [r7, #15]

    if (!enable) { // Already flipped.
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d104      	bne.n	80009c0 <set_vflip+0x2a>
        reg |= REG04_VFLIP_IMG | REG04_VREF_EN;
 80009b6:	7bfb      	ldrb	r3, [r7, #15]
 80009b8:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 80009bc:	73fb      	strb	r3, [r7, #15]
 80009be:	e003      	b.n	80009c8 <set_vflip+0x32>
    }
    else {
        reg &= ~(REG04_VFLIP_IMG | REG04_VREF_EN);
 80009c0:	7bfb      	ldrb	r3, [r7, #15]
 80009c2:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 80009c6:	73fb      	strb	r3, [r7, #15]
    }

    return OV2640_WR_Reg(REG04, reg);
 80009c8:	7bfb      	ldrb	r3, [r7, #15]
 80009ca:	4619      	mov	r1, r3
 80009cc:	2004      	movs	r0, #4
 80009ce:	f7ff fe87 	bl	80006e0 <OV2640_WR_Reg>
 80009d2:	4603      	mov	r3, r0
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	3710      	adds	r7, #16
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}

080009dc <ov2640_init>:
    return 0;
}

//===============================
int ov2640_init(framesize_t framesize)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	71fb      	strb	r3, [r7, #7]
	reset();
 80009e6:	f7ff fecb 	bl	8000780 <reset>
	hcamera.framesize = framesize;
 80009ea:	4a0b      	ldr	r2, [pc, #44]	@ (8000a18 <ov2640_init+0x3c>)
 80009ec:	79fb      	ldrb	r3, [r7, #7]
 80009ee:	7413      	strb	r3, [r2, #16]
	hcamera.pixformat = PIXFORMAT_RGB565;
 80009f0:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <ov2640_init+0x3c>)
 80009f2:	2201      	movs	r2, #1
 80009f4:	745a      	strb	r2, [r3, #17]
	//set_framesize(FRAMESIZE_QQVGA);
	set_pixformat(hcamera.pixformat);
 80009f6:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <ov2640_init+0x3c>)
 80009f8:	7c5b      	ldrb	r3, [r3, #17]
 80009fa:	4618      	mov	r0, r3
 80009fc:	f7ff ff68 	bl	80008d0 <set_pixformat>
	set_hmirror(0);
 8000a00:	2000      	movs	r0, #0
 8000a02:	f7ff ffa5 	bl	8000950 <set_hmirror>
	set_vflip(0);
 8000a06:	2000      	movs	r0, #0
 8000a08:	f7ff ffc5 	bl	8000996 <set_vflip>
  return 0;
 8000a0c:	2300      	movs	r3, #0
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	24040a84 	.word	0x24040a84

08000a1c <ov5640_WR_Reg>:

static uint16_t readout_w = ACTIVE_SENSOR_WIDTH;
static uint16_t readout_h = ACTIVE_SENSOR_HEIGHT;

static uint8_t ov5640_WR_Reg(uint16_t reg, uint8_t data)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	4603      	mov	r3, r0
 8000a24:	460a      	mov	r2, r1
 8000a26:	80fb      	strh	r3, [r7, #6]
 8000a28:	4613      	mov	r3, r2
 8000a2a:	717b      	strb	r3, [r7, #5]
    Camera_WriteRegb2(&hcamera, reg, data);
 8000a2c:	797a      	ldrb	r2, [r7, #5]
 8000a2e:	88fb      	ldrh	r3, [r7, #6]
 8000a30:	4619      	mov	r1, r3
 8000a32:	4804      	ldr	r0, [pc, #16]	@ (8000a44 <ov5640_WR_Reg+0x28>)
 8000a34:	f7ff fd3f 	bl	80004b6 <Camera_WriteRegb2>
    return 0;
 8000a38:	2300      	movs	r3, #0
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3708      	adds	r7, #8
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	24040a84 	.word	0x24040a84

08000a48 <ov5640_RD_Reg>:

static uint8_t ov5640_RD_Reg(uint16_t reg, uint8_t *data)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	4603      	mov	r3, r0
 8000a50:	6039      	str	r1, [r7, #0]
 8000a52:	80fb      	strh	r3, [r7, #6]

    return Camera_ReadRegb2(&hcamera, reg, data);
 8000a54:	88fb      	ldrh	r3, [r7, #6]
 8000a56:	683a      	ldr	r2, [r7, #0]
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4804      	ldr	r0, [pc, #16]	@ (8000a6c <ov5640_RD_Reg+0x24>)
 8000a5c:	f7ff fd4e 	bl	80004fc <Camera_ReadRegb2>
 8000a60:	4603      	mov	r3, r0
 8000a62:	b2db      	uxtb	r3, r3
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	3708      	adds	r7, #8
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	24040a84 	.word	0x24040a84

08000a70 <ov5640_reset>:

static int ov5640_reset(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
    // Reset all registers
    int ret = ov5640_WR_Reg(SCCB_SYSTEM_CTRL_1, 0x11);
 8000a76:	2111      	movs	r1, #17
 8000a78:	f243 1003 	movw	r0, #12547	@ 0x3103
 8000a7c:	f7ff ffce 	bl	8000a1c <ov5640_WR_Reg>
 8000a80:	4603      	mov	r3, r0
 8000a82:	607b      	str	r3, [r7, #4]
    ret |= ov5640_WR_Reg(SYSTEM_CTROL0, 0x82);
 8000a84:	2182      	movs	r1, #130	@ 0x82
 8000a86:	f243 0008 	movw	r0, #12296	@ 0x3008
 8000a8a:	f7ff ffc7 	bl	8000a1c <ov5640_WR_Reg>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	461a      	mov	r2, r3
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	607b      	str	r3, [r7, #4]

    // Delay 5 ms
    Camera_delay(5);
 8000a98:	2005      	movs	r0, #5
 8000a9a:	f004 fdf1 	bl	8005680 <HAL_Delay>

    // Write default regsiters
    for (int i = 0; ov5640_default_regs[i][0]; i++)
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	603b      	str	r3, [r7, #0]
 8000aa2:	e028      	b.n	8000af6 <ov5640_reset+0x86>
    {
        ret |= ov5640_WR_Reg((ov5640_default_regs[i][0] << 8) | (ov5640_default_regs[i][1] << 0), ov5640_default_regs[i][2]);
 8000aa4:	491d      	ldr	r1, [pc, #116]	@ (8000b1c <ov5640_reset+0xac>)
 8000aa6:	683a      	ldr	r2, [r7, #0]
 8000aa8:	4613      	mov	r3, r2
 8000aaa:	005b      	lsls	r3, r3, #1
 8000aac:	4413      	add	r3, r2
 8000aae:	440b      	add	r3, r1
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	b21b      	sxth	r3, r3
 8000ab4:	021b      	lsls	r3, r3, #8
 8000ab6:	b219      	sxth	r1, r3
 8000ab8:	4818      	ldr	r0, [pc, #96]	@ (8000b1c <ov5640_reset+0xac>)
 8000aba:	683a      	ldr	r2, [r7, #0]
 8000abc:	4613      	mov	r3, r2
 8000abe:	005b      	lsls	r3, r3, #1
 8000ac0:	4413      	add	r3, r2
 8000ac2:	4403      	add	r3, r0
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	b21b      	sxth	r3, r3
 8000aca:	430b      	orrs	r3, r1
 8000acc:	b21b      	sxth	r3, r3
 8000ace:	b298      	uxth	r0, r3
 8000ad0:	4912      	ldr	r1, [pc, #72]	@ (8000b1c <ov5640_reset+0xac>)
 8000ad2:	683a      	ldr	r2, [r7, #0]
 8000ad4:	4613      	mov	r3, r2
 8000ad6:	005b      	lsls	r3, r3, #1
 8000ad8:	4413      	add	r3, r2
 8000ada:	440b      	add	r3, r1
 8000adc:	3302      	adds	r3, #2
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	f7ff ff9b 	bl	8000a1c <ov5640_WR_Reg>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	461a      	mov	r2, r3
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	607b      	str	r3, [r7, #4]
    for (int i = 0; ov5640_default_regs[i][0]; i++)
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	3301      	adds	r3, #1
 8000af4:	603b      	str	r3, [r7, #0]
 8000af6:	4909      	ldr	r1, [pc, #36]	@ (8000b1c <ov5640_reset+0xac>)
 8000af8:	683a      	ldr	r2, [r7, #0]
 8000afa:	4613      	mov	r3, r2
 8000afc:	005b      	lsls	r3, r3, #1
 8000afe:	4413      	add	r3, r2
 8000b00:	440b      	add	r3, r1
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d1cd      	bne.n	8000aa4 <ov5640_reset+0x34>
    }

    // Delay 300 ms
    Camera_delay(300);
 8000b08:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000b0c:	f004 fdb8 	bl	8005680 <HAL_Delay>

    return ret;
 8000b10:	687b      	ldr	r3, [r7, #4]
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	08019bac 	.word	0x08019bac

08000b20 <calculate_hts>:
// Additionally, when the image width gets too large we need to slow down the line transfer rate by
// increasing HTS so that DCMI_DMAConvCpltUser() can keep up with the data rate.
//
// WARNING! IF YOU CHANGE ANYTHING HERE RETEST WITH **ALL** RESOLUTIONS FOR THE AFFECTED MODE!
static int calculate_hts(uint16_t width)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b08b      	sub	sp, #44	@ 0x2c
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	4603      	mov	r3, r0
 8000b28:	80fb      	strh	r3, [r7, #6]
    uint16_t hts = hts_target;
 8000b2a:	4b21      	ldr	r3, [pc, #132]	@ (8000bb0 <calculate_hts+0x90>)
 8000b2c:	881b      	ldrh	r3, [r3, #0]
 8000b2e:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if ((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG))
 8000b30:	4b20      	ldr	r3, [pc, #128]	@ (8000bb4 <calculate_hts+0x94>)
 8000b32:	7c5b      	ldrb	r3, [r3, #17]
 8000b34:	2b04      	cmp	r3, #4
 8000b36:	d007      	beq.n	8000b48 <calculate_hts+0x28>
 8000b38:	4b1e      	ldr	r3, [pc, #120]	@ (8000bb4 <calculate_hts+0x94>)
 8000b3a:	7c5b      	ldrb	r3, [r3, #17]
 8000b3c:	2b05      	cmp	r3, #5
 8000b3e:	d003      	beq.n	8000b48 <calculate_hts+0x28>
 8000b40:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb4 <calculate_hts+0x94>)
 8000b42:	7c5b      	ldrb	r3, [r3, #17]
 8000b44:	2b02      	cmp	r3, #2
 8000b46:	d111      	bne.n	8000b6c <calculate_hts+0x4c>
    {
        if (width <= 1280)
 8000b48:	88fb      	ldrh	r3, [r7, #6]
 8000b4a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8000b4e:	d81e      	bhi.n	8000b8e <calculate_hts+0x6e>
            hts = IM_MAX((width * 2) + 8, hts_target);
 8000b50:	88fb      	ldrh	r3, [r7, #6]
 8000b52:	3304      	adds	r3, #4
 8000b54:	005b      	lsls	r3, r3, #1
 8000b56:	61bb      	str	r3, [r7, #24]
 8000b58:	4b15      	ldr	r3, [pc, #84]	@ (8000bb0 <calculate_hts+0x90>)
 8000b5a:	881b      	ldrh	r3, [r3, #0]
 8000b5c:	82fb      	strh	r3, [r7, #22]
 8000b5e:	8afa      	ldrh	r2, [r7, #22]
 8000b60:	69bb      	ldr	r3, [r7, #24]
 8000b62:	4293      	cmp	r3, r2
 8000b64:	bfb8      	it	lt
 8000b66:	4613      	movlt	r3, r2
 8000b68:	84fb      	strh	r3, [r7, #38]	@ 0x26
        if (width <= 1280)
 8000b6a:	e010      	b.n	8000b8e <calculate_hts+0x6e>
    }
    else
    {
        if (width > 640)
 8000b6c:	88fb      	ldrh	r3, [r7, #6]
 8000b6e:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8000b72:	d90c      	bls.n	8000b8e <calculate_hts+0x6e>
            hts = IM_MAX((width * 2) + 8, hts_target);
 8000b74:	88fb      	ldrh	r3, [r7, #6]
 8000b76:	3304      	adds	r3, #4
 8000b78:	005b      	lsls	r3, r3, #1
 8000b7a:	623b      	str	r3, [r7, #32]
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <calculate_hts+0x90>)
 8000b7e:	881b      	ldrh	r3, [r3, #0]
 8000b80:	83fb      	strh	r3, [r7, #30]
 8000b82:	8bfa      	ldrh	r2, [r7, #30]
 8000b84:	6a3b      	ldr	r3, [r7, #32]
 8000b86:	4293      	cmp	r3, r2
 8000b88:	bfb8      	it	lt
 8000b8a:	4613      	movlt	r3, r2
 8000b8c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    }

    return IM_MAX(hts + HSYNC_TIME, (SENSOR_WIDTH + HSYNC_TIME) / 2); // Fix to prevent crashing.
 8000b8e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000b90:	33fc      	adds	r3, #252	@ 0xfc
 8000b92:	613b      	str	r3, [r7, #16]
 8000b94:	f240 539e 	movw	r3, #1438	@ 0x59e
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	68fa      	ldr	r2, [r7, #12]
 8000b9c:	693b      	ldr	r3, [r7, #16]
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	bfb8      	it	lt
 8000ba2:	4613      	movlt	r3, r2
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	372c      	adds	r7, #44	@ 0x2c
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	24040a98 	.word	0x24040a98
 8000bb4:	24040a84 	.word	0x24040a84

08000bb8 <calculate_vts>:
// VTS (Vertical Time) is the readout height plus the VYSNC_TIME time. However, if this value gets
// too low the OV5640 will crash. The minimum was determined empirically with testing...
//
// WARNING! IF YOU CHANGE ANYTHING HERE RETEST WITH **ALL** RESOLUTIONS FOR THE AFFECTED MODE!
static int calculate_vts(uint16_t readout_height)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b085      	sub	sp, #20
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	80fb      	strh	r3, [r7, #6]
    return IM_MAX(readout_height + VYSNC_TIME, (SENSOR_HEIGHT + VYSNC_TIME) / 8); // Fix to prevent crashing.
 8000bc2:	88fb      	ldrh	r3, [r7, #6]
 8000bc4:	3318      	adds	r3, #24
 8000bc6:	60fb      	str	r3, [r7, #12]
 8000bc8:	23f8      	movs	r3, #248	@ 0xf8
 8000bca:	60bb      	str	r3, [r7, #8]
 8000bcc:	68ba      	ldr	r2, [r7, #8]
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	4293      	cmp	r3, r2
 8000bd2:	bfb8      	it	lt
 8000bd4:	4613      	movlt	r3, r2
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3714      	adds	r7, #20
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr
	...

08000be4 <ov5640_set_pixformat>:

static int ov5640_set_pixformat(pixformat_t pixformat)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	71fb      	strb	r3, [r7, #7]
    uint8_t reg;
    int ret = 0;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	60fb      	str	r3, [r7, #12]

    // Not a multiple of 8. The JPEG encoder on the OV5640 can't handle this.
    if ((pixformat == PIXFORMAT_JPEG) && ((dvp_cam_resolution[hcamera.framesize][0] % 8) || (dvp_cam_resolution[hcamera.framesize][1] % 8)))
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	2b02      	cmp	r3, #2
 8000bf6:	d118      	bne.n	8000c2a <ov5640_set_pixformat+0x46>
 8000bf8:	4ba5      	ldr	r3, [pc, #660]	@ (8000e90 <ov5640_set_pixformat+0x2ac>)
 8000bfa:	7c1b      	ldrb	r3, [r3, #16]
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	4ba5      	ldr	r3, [pc, #660]	@ (8000e94 <ov5640_set_pixformat+0x2b0>)
 8000c00:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8000c04:	f003 0307 	and.w	r3, r3, #7
 8000c08:	b29b      	uxth	r3, r3
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d10a      	bne.n	8000c24 <ov5640_set_pixformat+0x40>
 8000c0e:	4ba0      	ldr	r3, [pc, #640]	@ (8000e90 <ov5640_set_pixformat+0x2ac>)
 8000c10:	7c1b      	ldrb	r3, [r3, #16]
 8000c12:	4aa0      	ldr	r2, [pc, #640]	@ (8000e94 <ov5640_set_pixformat+0x2b0>)
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	4413      	add	r3, r2
 8000c18:	885b      	ldrh	r3, [r3, #2]
 8000c1a:	f003 0307 	and.w	r3, r3, #7
 8000c1e:	b29b      	uxth	r3, r3
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d002      	beq.n	8000c2a <ov5640_set_pixformat+0x46>
    {
        return -1;
 8000c24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c28:	e12e      	b.n	8000e88 <ov5640_set_pixformat+0x2a4>
    // If we were to slow the pixclk down these resolutions would work. As of right now, the image shakes and scrolls with
    // the current line transfer speed. Note that there's an overhead to the DCMI_DMAConvCpltUser() function. It's not the
    // memory copy operation that's too slow. It's that there's too much overhead in the DCMI_DMAConvCpltUser() method
    // to even have time to start the line transfer. If it were possible to slow the line readout speed of the OV5640
    // this would enable these resolutions below. However, there's nothing in the datasheet that when modified does this.
    if (((pixformat == PIXFORMAT_GRAYSCALE) || (pixformat == PIXFORMAT_BAYER) || (pixformat == PIXFORMAT_JPEG)) && ((hcamera.framesize == FRAMESIZE_QQCIF) || (hcamera.framesize == FRAMESIZE_QQSIF) || (hcamera.framesize == FRAMESIZE_HQQQVGA) || (hcamera.framesize == FRAMESIZE_HQQVGA)))
 8000c2a:	79fb      	ldrb	r3, [r7, #7]
 8000c2c:	2b04      	cmp	r3, #4
 8000c2e:	d005      	beq.n	8000c3c <ov5640_set_pixformat+0x58>
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	2b05      	cmp	r3, #5
 8000c34:	d002      	beq.n	8000c3c <ov5640_set_pixformat+0x58>
 8000c36:	79fb      	ldrb	r3, [r7, #7]
 8000c38:	2b02      	cmp	r3, #2
 8000c3a:	d112      	bne.n	8000c62 <ov5640_set_pixformat+0x7e>
 8000c3c:	4b94      	ldr	r3, [pc, #592]	@ (8000e90 <ov5640_set_pixformat+0x2ac>)
 8000c3e:	7c1b      	ldrb	r3, [r3, #16]
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d00b      	beq.n	8000c5c <ov5640_set_pixformat+0x78>
 8000c44:	4b92      	ldr	r3, [pc, #584]	@ (8000e90 <ov5640_set_pixformat+0x2ac>)
 8000c46:	7c1b      	ldrb	r3, [r3, #16]
 8000c48:	2b04      	cmp	r3, #4
 8000c4a:	d007      	beq.n	8000c5c <ov5640_set_pixformat+0x78>
 8000c4c:	4b90      	ldr	r3, [pc, #576]	@ (8000e90 <ov5640_set_pixformat+0x2ac>)
 8000c4e:	7c1b      	ldrb	r3, [r3, #16]
 8000c50:	2b0c      	cmp	r3, #12
 8000c52:	d003      	beq.n	8000c5c <ov5640_set_pixformat+0x78>
 8000c54:	4b8e      	ldr	r3, [pc, #568]	@ (8000e90 <ov5640_set_pixformat+0x2ac>)
 8000c56:	7c1b      	ldrb	r3, [r3, #16]
 8000c58:	2b0d      	cmp	r3, #13
 8000c5a:	d102      	bne.n	8000c62 <ov5640_set_pixformat+0x7e>
    {
        return -1;
 8000c5c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c60:	e112      	b.n	8000e88 <ov5640_set_pixformat+0x2a4>
    }

    switch (pixformat)
 8000c62:	79fb      	ldrb	r3, [r7, #7]
 8000c64:	3b01      	subs	r3, #1
 8000c66:	2b04      	cmp	r3, #4
 8000c68:	d875      	bhi.n	8000d56 <ov5640_set_pixformat+0x172>
 8000c6a:	a201      	add	r2, pc, #4	@ (adr r2, 8000c70 <ov5640_set_pixformat+0x8c>)
 8000c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c70:	08000caf 	.word	0x08000caf
 8000c74:	08000d2d 	.word	0x08000d2d
 8000c78:	08000cd9 	.word	0x08000cd9
 8000c7c:	08000c85 	.word	0x08000c85
 8000c80:	08000d03 	.word	0x08000d03
    {
    case PIXFORMAT_GRAYSCALE:
        ret |= ov5640_WR_Reg(FORMAT_CONTROL, 0x10);
 8000c84:	2110      	movs	r1, #16
 8000c86:	f44f 4086 	mov.w	r0, #17152	@ 0x4300
 8000c8a:	f7ff fec7 	bl	8000a1c <ov5640_WR_Reg>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	461a      	mov	r2, r3
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	60fb      	str	r3, [r7, #12]
        ret |= ov5640_WR_Reg(FORMAT_CONTROL_MUX, 0x00);
 8000c98:	2100      	movs	r1, #0
 8000c9a:	f245 001f 	movw	r0, #20511	@ 0x501f
 8000c9e:	f7ff febd 	bl	8000a1c <ov5640_WR_Reg>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	60fb      	str	r3, [r7, #12]
        break;
 8000cac:	e056      	b.n	8000d5c <ov5640_set_pixformat+0x178>
    case PIXFORMAT_RGB565:
        ret |= ov5640_WR_Reg(FORMAT_CONTROL, 0x61);
 8000cae:	2161      	movs	r1, #97	@ 0x61
 8000cb0:	f44f 4086 	mov.w	r0, #17152	@ 0x4300
 8000cb4:	f7ff feb2 	bl	8000a1c <ov5640_WR_Reg>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	461a      	mov	r2, r3
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	60fb      	str	r3, [r7, #12]
        ret |= ov5640_WR_Reg(FORMAT_CONTROL_MUX, 0x01);
 8000cc2:	2101      	movs	r1, #1
 8000cc4:	f245 001f 	movw	r0, #20511	@ 0x501f
 8000cc8:	f7ff fea8 	bl	8000a1c <ov5640_WR_Reg>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	461a      	mov	r2, r3
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	60fb      	str	r3, [r7, #12]
        break;
 8000cd6:	e041      	b.n	8000d5c <ov5640_set_pixformat+0x178>
    case PIXFORMAT_YUV422:
        ret |= ov5640_WR_Reg(FORMAT_CONTROL, 0x30);
 8000cd8:	2130      	movs	r1, #48	@ 0x30
 8000cda:	f44f 4086 	mov.w	r0, #17152	@ 0x4300
 8000cde:	f7ff fe9d 	bl	8000a1c <ov5640_WR_Reg>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	60fb      	str	r3, [r7, #12]
        ret |= ov5640_WR_Reg(FORMAT_CONTROL_MUX, 0x00);
 8000cec:	2100      	movs	r1, #0
 8000cee:	f245 001f 	movw	r0, #20511	@ 0x501f
 8000cf2:	f7ff fe93 	bl	8000a1c <ov5640_WR_Reg>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	60fb      	str	r3, [r7, #12]
        break;
 8000d00:	e02c      	b.n	8000d5c <ov5640_set_pixformat+0x178>
    case PIXFORMAT_BAYER:
        ret |= ov5640_WR_Reg(FORMAT_CONTROL, 0x00);
 8000d02:	2100      	movs	r1, #0
 8000d04:	f44f 4086 	mov.w	r0, #17152	@ 0x4300
 8000d08:	f7ff fe88 	bl	8000a1c <ov5640_WR_Reg>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	461a      	mov	r2, r3
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	4313      	orrs	r3, r2
 8000d14:	60fb      	str	r3, [r7, #12]
        ret |= ov5640_WR_Reg(FORMAT_CONTROL_MUX, 0x01);
 8000d16:	2101      	movs	r1, #1
 8000d18:	f245 001f 	movw	r0, #20511	@ 0x501f
 8000d1c:	f7ff fe7e 	bl	8000a1c <ov5640_WR_Reg>
 8000d20:	4603      	mov	r3, r0
 8000d22:	461a      	mov	r2, r3
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	4313      	orrs	r3, r2
 8000d28:	60fb      	str	r3, [r7, #12]
        break;
 8000d2a:	e017      	b.n	8000d5c <ov5640_set_pixformat+0x178>
    case PIXFORMAT_JPEG:
        ret |= ov5640_WR_Reg(FORMAT_CONTROL, 0x30);
 8000d2c:	2130      	movs	r1, #48	@ 0x30
 8000d2e:	f44f 4086 	mov.w	r0, #17152	@ 0x4300
 8000d32:	f7ff fe73 	bl	8000a1c <ov5640_WR_Reg>
 8000d36:	4603      	mov	r3, r0
 8000d38:	461a      	mov	r2, r3
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	60fb      	str	r3, [r7, #12]
        ret |= ov5640_WR_Reg(FORMAT_CONTROL_MUX, 0x00);
 8000d40:	2100      	movs	r1, #0
 8000d42:	f245 001f 	movw	r0, #20511	@ 0x501f
 8000d46:	f7ff fe69 	bl	8000a1c <ov5640_WR_Reg>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	60fb      	str	r3, [r7, #12]
        break;
 8000d54:	e002      	b.n	8000d5c <ov5640_set_pixformat+0x178>
    default:
        return -1;
 8000d56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d5a:	e095      	b.n	8000e88 <ov5640_set_pixformat+0x2a4>
    }

    ret |= ov5640_RD_Reg(TIMING_TC_REG_21, &reg);
 8000d5c:	f107 0309 	add.w	r3, r7, #9
 8000d60:	4619      	mov	r1, r3
 8000d62:	f643 0021 	movw	r0, #14369	@ 0x3821
 8000d66:	f7ff fe6f 	bl	8000a48 <ov5640_RD_Reg>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	60fb      	str	r3, [r7, #12]
    ret |= ov5640_WR_Reg(TIMING_TC_REG_21, (reg & 0xDF) | ((pixformat == PIXFORMAT_JPEG) ? 0x20 : 0x00));
 8000d74:	7a7b      	ldrb	r3, [r7, #9]
 8000d76:	b25b      	sxtb	r3, r3
 8000d78:	f023 0320 	bic.w	r3, r3, #32
 8000d7c:	b25b      	sxtb	r3, r3
 8000d7e:	79fa      	ldrb	r2, [r7, #7]
 8000d80:	2a02      	cmp	r2, #2
 8000d82:	d101      	bne.n	8000d88 <ov5640_set_pixformat+0x1a4>
 8000d84:	2220      	movs	r2, #32
 8000d86:	e000      	b.n	8000d8a <ov5640_set_pixformat+0x1a6>
 8000d88:	2200      	movs	r2, #0
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	b25b      	sxtb	r3, r3
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	4619      	mov	r1, r3
 8000d92:	f643 0021 	movw	r0, #14369	@ 0x3821
 8000d96:	f7ff fe41 	bl	8000a1c <ov5640_WR_Reg>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	4313      	orrs	r3, r2
 8000da2:	60fb      	str	r3, [r7, #12]

    ret |= ov5640_RD_Reg(SYSTEM_RESET_02, &reg);
 8000da4:	f107 0309 	add.w	r3, r7, #9
 8000da8:	4619      	mov	r1, r3
 8000daa:	f243 0002 	movw	r0, #12290	@ 0x3002
 8000dae:	f7ff fe4b 	bl	8000a48 <ov5640_RD_Reg>
 8000db2:	4603      	mov	r3, r0
 8000db4:	461a      	mov	r2, r3
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	60fb      	str	r3, [r7, #12]
    ret |= ov5640_WR_Reg(SYSTEM_RESET_02, (reg & 0xE3) | ((pixformat == PIXFORMAT_JPEG) ? 0x00 : 0x1C));
 8000dbc:	7a7b      	ldrb	r3, [r7, #9]
 8000dbe:	b25b      	sxtb	r3, r3
 8000dc0:	f023 031c 	bic.w	r3, r3, #28
 8000dc4:	b25b      	sxtb	r3, r3
 8000dc6:	79fa      	ldrb	r2, [r7, #7]
 8000dc8:	2a02      	cmp	r2, #2
 8000dca:	d101      	bne.n	8000dd0 <ov5640_set_pixformat+0x1ec>
 8000dcc:	2200      	movs	r2, #0
 8000dce:	e000      	b.n	8000dd2 <ov5640_set_pixformat+0x1ee>
 8000dd0:	221c      	movs	r2, #28
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	b25b      	sxtb	r3, r3
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	4619      	mov	r1, r3
 8000dda:	f243 0002 	movw	r0, #12290	@ 0x3002
 8000dde:	f7ff fe1d 	bl	8000a1c <ov5640_WR_Reg>
 8000de2:	4603      	mov	r3, r0
 8000de4:	461a      	mov	r2, r3
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	60fb      	str	r3, [r7, #12]

    ret |= ov5640_RD_Reg(CLOCK_ENABLE_02, &reg);
 8000dec:	f107 0309 	add.w	r3, r7, #9
 8000df0:	4619      	mov	r1, r3
 8000df2:	f243 0006 	movw	r0, #12294	@ 0x3006
 8000df6:	f7ff fe27 	bl	8000a48 <ov5640_RD_Reg>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	60fb      	str	r3, [r7, #12]
    ret |= ov5640_WR_Reg(CLOCK_ENABLE_02, (reg & 0xD7) | ((pixformat == PIXFORMAT_JPEG) ? 0x28 : 0x00));
 8000e04:	7a7b      	ldrb	r3, [r7, #9]
 8000e06:	b25b      	sxtb	r3, r3
 8000e08:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8000e0c:	b25b      	sxtb	r3, r3
 8000e0e:	79fa      	ldrb	r2, [r7, #7]
 8000e10:	2a02      	cmp	r2, #2
 8000e12:	d101      	bne.n	8000e18 <ov5640_set_pixformat+0x234>
 8000e14:	2228      	movs	r2, #40	@ 0x28
 8000e16:	e000      	b.n	8000e1a <ov5640_set_pixformat+0x236>
 8000e18:	2200      	movs	r2, #0
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	b25b      	sxtb	r3, r3
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	4619      	mov	r1, r3
 8000e22:	f243 0006 	movw	r0, #12294	@ 0x3006
 8000e26:	f7ff fdf9 	bl	8000a1c <ov5640_WR_Reg>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	4313      	orrs	r3, r2
 8000e32:	60fb      	str	r3, [r7, #12]

    if (hts_target)
 8000e34:	4b18      	ldr	r3, [pc, #96]	@ (8000e98 <ov5640_set_pixformat+0x2b4>)
 8000e36:	881b      	ldrh	r3, [r3, #0]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d024      	beq.n	8000e86 <ov5640_set_pixformat+0x2a2>
    {
        uint16_t sensor_hts = calculate_hts(dvp_cam_resolution[hcamera.framesize][0]);
 8000e3c:	4b14      	ldr	r3, [pc, #80]	@ (8000e90 <ov5640_set_pixformat+0x2ac>)
 8000e3e:	7c1b      	ldrb	r3, [r3, #16]
 8000e40:	461a      	mov	r2, r3
 8000e42:	4b14      	ldr	r3, [pc, #80]	@ (8000e94 <ov5640_set_pixformat+0x2b0>)
 8000e44:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff fe69 	bl	8000b20 <calculate_hts>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	817b      	strh	r3, [r7, #10]

        ret |= ov5640_WR_Reg(TIMING_HTS_H, sensor_hts >> 8);
 8000e52:	897b      	ldrh	r3, [r7, #10]
 8000e54:	0a1b      	lsrs	r3, r3, #8
 8000e56:	b29b      	uxth	r3, r3
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	f643 000c 	movw	r0, #14348	@ 0x380c
 8000e60:	f7ff fddc 	bl	8000a1c <ov5640_WR_Reg>
 8000e64:	4603      	mov	r3, r0
 8000e66:	461a      	mov	r2, r3
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	60fb      	str	r3, [r7, #12]
        ret |= ov5640_WR_Reg(TIMING_HTS_L, sensor_hts);
 8000e6e:	897b      	ldrh	r3, [r7, #10]
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	4619      	mov	r1, r3
 8000e74:	f643 000d 	movw	r0, #14349	@ 0x380d
 8000e78:	f7ff fdd0 	bl	8000a1c <ov5640_WR_Reg>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	461a      	mov	r2, r3
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	4313      	orrs	r3, r2
 8000e84:	60fb      	str	r3, [r7, #12]
    }

    return ret;
 8000e86:	68fb      	ldr	r3, [r7, #12]
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3710      	adds	r7, #16
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	24040a84 	.word	0x24040a84
 8000e94:	080198f4 	.word	0x080198f4
 8000e98:	24040a98 	.word	0x24040a98

08000e9c <ov5640_set_framesize>:

static int ov5640_set_framesize(framesize_t framesize)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b0a4      	sub	sp, #144	@ 0x90
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	71fb      	strb	r3, [r7, #7]
    uint8_t reg;
    int ret = 0;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    uint16_t w = dvp_cam_resolution[framesize][0];
 8000eac:	79fb      	ldrb	r3, [r7, #7]
 8000eae:	4a67      	ldr	r2, [pc, #412]	@ (800104c <ov5640_set_framesize+0x1b0>)
 8000eb0:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8000eb4:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    uint16_t h = dvp_cam_resolution[framesize][1];
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	4a64      	ldr	r2, [pc, #400]	@ (800104c <ov5640_set_framesize+0x1b0>)
 8000ebc:	009b      	lsls	r3, r3, #2
 8000ebe:	4413      	add	r3, r2
 8000ec0:	885b      	ldrh	r3, [r3, #2]
 8000ec2:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84

    // Not a multiple of 8. The JPEG encoder on the OV5640 can't handle this.
    if ((hcamera.pixformat == PIXFORMAT_JPEG) && ((w % 8) || (h % 8)))
 8000ec6:	4b62      	ldr	r3, [pc, #392]	@ (8001050 <ov5640_set_framesize+0x1b4>)
 8000ec8:	7c5b      	ldrb	r3, [r3, #17]
 8000eca:	2b02      	cmp	r3, #2
 8000ecc:	d110      	bne.n	8000ef0 <ov5640_set_framesize+0x54>
 8000ece:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8000ed2:	f003 0307 	and.w	r3, r3, #7
 8000ed6:	b29b      	uxth	r3, r3
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d106      	bne.n	8000eea <ov5640_set_framesize+0x4e>
 8000edc:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8000ee0:	f003 0307 	and.w	r3, r3, #7
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d002      	beq.n	8000ef0 <ov5640_set_framesize+0x54>
    {
        return -1;
 8000eea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000eee:	e3bb      	b.n	8001668 <ov5640_set_framesize+0x7cc>
    // If we were to slow the pixclk down these resolutions would work. As of right now, the image shakes and scrolls with
    // the current line transfer speed. Note that there's an overhead to the DCMI_DMAConvCpltUser() function. It's not the
    // memory copy operation that's too slow. It's that there's too much overhead in the DCMI_DMAConvCpltUser() method
    // to even have time to start the line transfer. If it were possible to slow the line readout speed of the OV5640
    // this would enable these resolutions below. However, there's nothing in the datasheet that when modified does this.
    if (((hcamera.pixformat == PIXFORMAT_GRAYSCALE) || (hcamera.pixformat == PIXFORMAT_BAYER) || (hcamera.pixformat == PIXFORMAT_JPEG)) && ((framesize == FRAMESIZE_QQCIF) || (framesize == FRAMESIZE_QQSIF) || (framesize == FRAMESIZE_HQQQVGA) || (framesize == FRAMESIZE_HQQVGA)))
 8000ef0:	4b57      	ldr	r3, [pc, #348]	@ (8001050 <ov5640_set_framesize+0x1b4>)
 8000ef2:	7c5b      	ldrb	r3, [r3, #17]
 8000ef4:	2b04      	cmp	r3, #4
 8000ef6:	d007      	beq.n	8000f08 <ov5640_set_framesize+0x6c>
 8000ef8:	4b55      	ldr	r3, [pc, #340]	@ (8001050 <ov5640_set_framesize+0x1b4>)
 8000efa:	7c5b      	ldrb	r3, [r3, #17]
 8000efc:	2b05      	cmp	r3, #5
 8000efe:	d003      	beq.n	8000f08 <ov5640_set_framesize+0x6c>
 8000f00:	4b53      	ldr	r3, [pc, #332]	@ (8001050 <ov5640_set_framesize+0x1b4>)
 8000f02:	7c5b      	ldrb	r3, [r3, #17]
 8000f04:	2b02      	cmp	r3, #2
 8000f06:	d10e      	bne.n	8000f26 <ov5640_set_framesize+0x8a>
 8000f08:	79fb      	ldrb	r3, [r7, #7]
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d008      	beq.n	8000f20 <ov5640_set_framesize+0x84>
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	2b04      	cmp	r3, #4
 8000f12:	d005      	beq.n	8000f20 <ov5640_set_framesize+0x84>
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	2b0c      	cmp	r3, #12
 8000f18:	d002      	beq.n	8000f20 <ov5640_set_framesize+0x84>
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	2b0d      	cmp	r3, #13
 8000f1e:	d102      	bne.n	8000f26 <ov5640_set_framesize+0x8a>
    {
        return -1;
 8000f20:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f24:	e3a0      	b.n	8001668 <ov5640_set_framesize+0x7cc>
    }

    // Generally doesn't work for anything.
    if (framesize == FRAMESIZE_QQQQVGA)
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	2b07      	cmp	r3, #7
 8000f2a:	d102      	bne.n	8000f32 <ov5640_set_framesize+0x96>
    {
        return -1;
 8000f2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f30:	e39a      	b.n	8001668 <ov5640_set_framesize+0x7cc>
    }

    // Invalid resolution.
    if ((w > ACTIVE_SENSOR_WIDTH) || (h > ACTIVE_SENSOR_HEIGHT))
 8000f32:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8000f36:	f5b3 6f22 	cmp.w	r3, #2592	@ 0xa20
 8000f3a:	d804      	bhi.n	8000f46 <ov5640_set_framesize+0xaa>
 8000f3c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8000f40:	f5b3 6ff3 	cmp.w	r3, #1944	@ 0x798
 8000f44:	d902      	bls.n	8000f4c <ov5640_set_framesize+0xb0>
    {
        return -1;
 8000f46:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f4a:	e38d      	b.n	8001668 <ov5640_set_framesize+0x7cc>
    }

    // Step 0: Clamp readout settings.

    readout_w = IM_MAX(readout_w, w);
 8000f4c:	4b41      	ldr	r3, [pc, #260]	@ (8001054 <ov5640_set_framesize+0x1b8>)
 8000f4e:	881b      	ldrh	r3, [r3, #0]
 8000f50:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8000f54:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8000f58:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
 8000f5c:	f8b7 2080 	ldrh.w	r2, [r7, #128]	@ 0x80
 8000f60:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8000f64:	4293      	cmp	r3, r2
 8000f66:	bf38      	it	cc
 8000f68:	4613      	movcc	r3, r2
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	b29a      	uxth	r2, r3
 8000f6e:	4b39      	ldr	r3, [pc, #228]	@ (8001054 <ov5640_set_framesize+0x1b8>)
 8000f70:	801a      	strh	r2, [r3, #0]
    readout_h = IM_MAX(readout_h, h);
 8000f72:	4b39      	ldr	r3, [pc, #228]	@ (8001058 <ov5640_set_framesize+0x1bc>)
 8000f74:	881b      	ldrh	r3, [r3, #0]
 8000f76:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 8000f7a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8000f7e:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
 8000f82:	f8b7 207c 	ldrh.w	r2, [r7, #124]	@ 0x7c
 8000f86:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	bf38      	it	cc
 8000f8e:	4613      	movcc	r3, r2
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	b29a      	uxth	r2, r3
 8000f94:	4b30      	ldr	r3, [pc, #192]	@ (8001058 <ov5640_set_framesize+0x1bc>)
 8000f96:	801a      	strh	r2, [r3, #0]

    int readout_x_max = (ACTIVE_SENSOR_WIDTH - readout_w) / 2;
 8000f98:	4b2e      	ldr	r3, [pc, #184]	@ (8001054 <ov5640_set_framesize+0x1b8>)
 8000f9a:	881b      	ldrh	r3, [r3, #0]
 8000f9c:	f5c3 6322 	rsb	r3, r3, #2592	@ 0xa20
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	da00      	bge.n	8000fa6 <ov5640_set_framesize+0x10a>
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	105b      	asrs	r3, r3, #1
 8000fa8:	67bb      	str	r3, [r7, #120]	@ 0x78
    int readout_y_max = (ACTIVE_SENSOR_HEIGHT - readout_h) / 2;
 8000faa:	4b2b      	ldr	r3, [pc, #172]	@ (8001058 <ov5640_set_framesize+0x1bc>)
 8000fac:	881b      	ldrh	r3, [r3, #0]
 8000fae:	f5c3 63f3 	rsb	r3, r3, #1944	@ 0x798
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	da00      	bge.n	8000fb8 <ov5640_set_framesize+0x11c>
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	105b      	asrs	r3, r3, #1
 8000fba:	677b      	str	r3, [r7, #116]	@ 0x74
    readout_x = IM_MAX(IM_MIN(readout_x, readout_x_max), -readout_x_max);
 8000fbc:	4b27      	ldr	r3, [pc, #156]	@ (800105c <ov5640_set_framesize+0x1c0>)
 8000fbe:	881b      	ldrh	r3, [r3, #0]
 8000fc0:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
 8000fc4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000fc6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000fc8:	f9b7 2072 	ldrsh.w	r2, [r7, #114]	@ 0x72
 8000fcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	bfa8      	it	ge
 8000fd2:	4613      	movge	r3, r2
 8000fd4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000fd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000fd8:	425b      	negs	r3, r3
 8000fda:	667b      	str	r3, [r7, #100]	@ 0x64
 8000fdc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000fde:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	bfb8      	it	lt
 8000fe4:	4613      	movlt	r3, r2
 8000fe6:	b21a      	sxth	r2, r3
 8000fe8:	4b1c      	ldr	r3, [pc, #112]	@ (800105c <ov5640_set_framesize+0x1c0>)
 8000fea:	801a      	strh	r2, [r3, #0]
    readout_y = IM_MAX(IM_MIN(readout_y, readout_y_max), -readout_y_max);
 8000fec:	4b1c      	ldr	r3, [pc, #112]	@ (8001060 <ov5640_set_framesize+0x1c4>)
 8000fee:	881b      	ldrh	r3, [r3, #0]
 8000ff0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8000ff4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000ff6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000ff8:	f9b7 2062 	ldrsh.w	r2, [r7, #98]	@ 0x62
 8000ffc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ffe:	4293      	cmp	r3, r2
 8001000:	bfa8      	it	ge
 8001002:	4613      	movge	r3, r2
 8001004:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001006:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001008:	425b      	negs	r3, r3
 800100a:	657b      	str	r3, [r7, #84]	@ 0x54
 800100c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800100e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001010:	4293      	cmp	r3, r2
 8001012:	bfb8      	it	lt
 8001014:	4613      	movlt	r3, r2
 8001016:	b21a      	sxth	r2, r3
 8001018:	4b11      	ldr	r3, [pc, #68]	@ (8001060 <ov5640_set_framesize+0x1c4>)
 800101a:	801a      	strh	r2, [r3, #0]

    // Step 1: Determine readout area and subsampling amount.

    uint16_t sensor_div = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e

    if ((w > (readout_w / 2)) || (h > (readout_h / 2)))
 8001022:	4b0c      	ldr	r3, [pc, #48]	@ (8001054 <ov5640_set_framesize+0x1b8>)
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	085b      	lsrs	r3, r3, #1
 8001028:	b29b      	uxth	r3, r3
 800102a:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 800102e:	429a      	cmp	r2, r3
 8001030:	d807      	bhi.n	8001042 <ov5640_set_framesize+0x1a6>
 8001032:	4b09      	ldr	r3, [pc, #36]	@ (8001058 <ov5640_set_framesize+0x1bc>)
 8001034:	881b      	ldrh	r3, [r3, #0]
 8001036:	085b      	lsrs	r3, r3, #1
 8001038:	b29b      	uxth	r3, r3
 800103a:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 800103e:	429a      	cmp	r2, r3
 8001040:	d910      	bls.n	8001064 <ov5640_set_framesize+0x1c8>
    {
        sensor_div = 1;
 8001042:	2301      	movs	r3, #1
 8001044:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8001048:	e00f      	b.n	800106a <ov5640_set_framesize+0x1ce>
 800104a:	bf00      	nop
 800104c:	080198f4 	.word	0x080198f4
 8001050:	24040a84 	.word	0x24040a84
 8001054:	24000000 	.word	0x24000000
 8001058:	24000002 	.word	0x24000002
 800105c:	24040a9a 	.word	0x24040a9a
 8001060:	24040a9c 	.word	0x24040a9c
    }
    else
    {
        sensor_div = 2;
 8001064:	2302      	movs	r3, #2
 8001066:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    }

    // Step 2: Determine horizontal and vertical start and end points.

    uint16_t sensor_w = readout_w + DUMMY_WIDTH_BUFFER;  // camera hardware needs dummy pixels to sync
 800106a:	4b50      	ldr	r3, [pc, #320]	@ (80011ac <ov5640_set_framesize+0x310>)
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	3310      	adds	r3, #16
 8001070:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    uint16_t sensor_h = readout_h + DUMMY_HEIGHT_BUFFER; // camera hardware needs dummy lines to sync
 8001074:	4b4e      	ldr	r3, [pc, #312]	@ (80011b0 <ov5640_set_framesize+0x314>)
 8001076:	881b      	ldrh	r3, [r3, #0]
 8001078:	3308      	adds	r3, #8
 800107a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

    uint16_t sensor_ws = IM_MAX(IM_MIN((((ACTIVE_SENSOR_WIDTH - sensor_w) / 4) + (readout_x / 2)) * 2, ACTIVE_SENSOR_WIDTH - sensor_w), -(DUMMY_WIDTH_BUFFER / 2)) + DUMMY_COLUMNS; // must be multiple of 2
 800107e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001082:	f5c3 6322 	rsb	r3, r3, #2592	@ 0xa20
 8001086:	2b00      	cmp	r3, #0
 8001088:	da00      	bge.n	800108c <ov5640_set_framesize+0x1f0>
 800108a:	3303      	adds	r3, #3
 800108c:	109b      	asrs	r3, r3, #2
 800108e:	461a      	mov	r2, r3
 8001090:	4b48      	ldr	r3, [pc, #288]	@ (80011b4 <ov5640_set_framesize+0x318>)
 8001092:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001096:	2b00      	cmp	r3, #0
 8001098:	da00      	bge.n	800109c <ov5640_set_framesize+0x200>
 800109a:	3301      	adds	r3, #1
 800109c:	105b      	asrs	r3, r3, #1
 800109e:	b21b      	sxth	r3, r3
 80010a0:	4413      	add	r3, r2
 80010a2:	005b      	lsls	r3, r3, #1
 80010a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80010a6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80010aa:	f5c3 6322 	rsb	r3, r3, #2592	@ 0xa20
 80010ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80010b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80010b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010b4:	4293      	cmp	r3, r2
 80010b6:	bfa8      	it	ge
 80010b8:	4613      	movge	r3, r2
 80010ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80010bc:	f06f 0307 	mvn.w	r3, #7
 80010c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80010c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80010c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010c6:	4293      	cmp	r3, r2
 80010c8:	bfb8      	it	lt
 80010ca:	4613      	movlt	r3, r2
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	3310      	adds	r3, #16
 80010d0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint16_t sensor_we = sensor_ws + sensor_w - 1;
 80010d2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80010d4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80010d8:	4413      	add	r3, r2
 80010da:	b29b      	uxth	r3, r3
 80010dc:	3b01      	subs	r3, #1
 80010de:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    uint16_t sensor_hs = IM_MAX(IM_MIN((((ACTIVE_SENSOR_HEIGHT - sensor_h) / 4) - (readout_y / 2)) * 2, ACTIVE_SENSOR_HEIGHT - sensor_h), -(DUMMY_HEIGHT_BUFFER / 2)) + DUMMY_LINES; // must be multiple of 2
 80010e0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80010e4:	f5c3 63f3 	rsb	r3, r3, #1944	@ 0x798
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	da00      	bge.n	80010ee <ov5640_set_framesize+0x252>
 80010ec:	3303      	adds	r3, #3
 80010ee:	109b      	asrs	r3, r3, #2
 80010f0:	461a      	mov	r2, r3
 80010f2:	4b31      	ldr	r3, [pc, #196]	@ (80011b8 <ov5640_set_framesize+0x31c>)
 80010f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	da00      	bge.n	80010fe <ov5640_set_framesize+0x262>
 80010fc:	3301      	adds	r3, #1
 80010fe:	105b      	asrs	r3, r3, #1
 8001100:	b21b      	sxth	r3, r3
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001108:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800110c:	f5c3 63f3 	rsb	r3, r3, #1944	@ 0x798
 8001110:	637b      	str	r3, [r7, #52]	@ 0x34
 8001112:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001116:	4293      	cmp	r3, r2
 8001118:	bfa8      	it	ge
 800111a:	4613      	movge	r3, r2
 800111c:	633b      	str	r3, [r7, #48]	@ 0x30
 800111e:	f06f 0303 	mvn.w	r3, #3
 8001122:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001124:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001128:	4293      	cmp	r3, r2
 800112a:	bfb8      	it	lt
 800112c:	4613      	movlt	r3, r2
 800112e:	b29b      	uxth	r3, r3
 8001130:	3306      	adds	r3, #6
 8001132:	857b      	strh	r3, [r7, #42]	@ 0x2a
    uint16_t sensor_he = sensor_hs + sensor_h - 1;
 8001134:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001136:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800113a:	4413      	add	r3, r2
 800113c:	b29b      	uxth	r3, r3
 800113e:	3b01      	subs	r3, #1
 8001140:	853b      	strh	r3, [r7, #40]	@ 0x28

    // Step 3: Determine scaling window offset.

    float ratio = IM_MIN((readout_w / sensor_div) / ((float)w), (readout_h / sensor_div) / ((float)h));
 8001142:	4b1a      	ldr	r3, [pc, #104]	@ (80011ac <ov5640_set_framesize+0x310>)
 8001144:	881a      	ldrh	r2, [r3, #0]
 8001146:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800114a:	fbb2 f3f3 	udiv	r3, r2, r3
 800114e:	b29b      	uxth	r3, r3
 8001150:	ee07 3a90 	vmov	s15, r3
 8001154:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001158:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800115c:	ee07 3a90 	vmov	s15, r3
 8001160:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001164:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001168:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 800116c:	4b10      	ldr	r3, [pc, #64]	@ (80011b0 <ov5640_set_framesize+0x314>)
 800116e:	881a      	ldrh	r2, [r3, #0]
 8001170:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001174:	fbb2 f3f3 	udiv	r3, r2, r3
 8001178:	b29b      	uxth	r3, r3
 800117a:	ee07 3a90 	vmov	s15, r3
 800117e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001182:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8001186:	ee07 3a90 	vmov	s15, r3
 800118a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800118e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001192:	edc7 7a08 	vstr	s15, [r7, #32]
 8001196:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800119a:	edd7 7a08 	vldr	s15, [r7, #32]
 800119e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a6:	d509      	bpl.n	80011bc <ov5640_set_framesize+0x320>
 80011a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011aa:	e008      	b.n	80011be <ov5640_set_framesize+0x322>
 80011ac:	24000000 	.word	0x24000000
 80011b0:	24000002 	.word	0x24000002
 80011b4:	24040a9a 	.word	0x24040a9a
 80011b8:	24040a9c 	.word	0x24040a9c
 80011bc:	6a3b      	ldr	r3, [r7, #32]
 80011be:	61fb      	str	r3, [r7, #28]

    uint16_t w_mul = w * ratio;
 80011c0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80011c4:	ee07 3a90 	vmov	s15, r3
 80011c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011cc:	edd7 7a07 	vldr	s15, [r7, #28]
 80011d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011d8:	ee17 3a90 	vmov	r3, s15
 80011dc:	837b      	strh	r3, [r7, #26]
    uint16_t h_mul = h * ratio;
 80011de:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80011e2:	ee07 3a90 	vmov	s15, r3
 80011e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80011ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011f6:	ee17 3a90 	vmov	r3, s15
 80011fa:	833b      	strh	r3, [r7, #24]
    uint16_t x_off = ((sensor_w / sensor_div) - w_mul) / 2;
 80011fc:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8001200:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001204:	fbb2 f3f3 	udiv	r3, r2, r3
 8001208:	b29b      	uxth	r3, r3
 800120a:	461a      	mov	r2, r3
 800120c:	8b7b      	ldrh	r3, [r7, #26]
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	2b00      	cmp	r3, #0
 8001212:	da00      	bge.n	8001216 <ov5640_set_framesize+0x37a>
 8001214:	3301      	adds	r3, #1
 8001216:	105b      	asrs	r3, r3, #1
 8001218:	82fb      	strh	r3, [r7, #22]
    uint16_t y_off = ((sensor_h / sensor_div) - h_mul) / 2;
 800121a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 800121e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001222:	fbb2 f3f3 	udiv	r3, r2, r3
 8001226:	b29b      	uxth	r3, r3
 8001228:	461a      	mov	r2, r3
 800122a:	8b3b      	ldrh	r3, [r7, #24]
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	2b00      	cmp	r3, #0
 8001230:	da00      	bge.n	8001234 <ov5640_set_framesize+0x398>
 8001232:	3301      	adds	r3, #1
 8001234:	105b      	asrs	r3, r3, #1
 8001236:	82bb      	strh	r3, [r7, #20]

    // Step 4: Compute total frame time.

    hts_target = sensor_w / sensor_div;
 8001238:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 800123c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001240:	fbb2 f3f3 	udiv	r3, r2, r3
 8001244:	b29a      	uxth	r2, r3
 8001246:	4bd9      	ldr	r3, [pc, #868]	@ (80015ac <ov5640_set_framesize+0x710>)
 8001248:	801a      	strh	r2, [r3, #0]

    uint16_t sensor_hts = calculate_hts(w);
 800124a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff fc66 	bl	8000b20 <calculate_hts>
 8001254:	4603      	mov	r3, r0
 8001256:	827b      	strh	r3, [r7, #18]
    uint16_t sensor_vts = calculate_vts(sensor_h / sensor_div);
 8001258:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 800125c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001260:	fbb2 f3f3 	udiv	r3, r2, r3
 8001264:	b29b      	uxth	r3, r3
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff fca6 	bl	8000bb8 <calculate_vts>
 800126c:	4603      	mov	r3, r0
 800126e:	823b      	strh	r3, [r7, #16]

    uint16_t sensor_x_inc = (((sensor_div * 2) - 1) << 4) | (1 << 0); // odd[7:4]/even[3:0] pixel inc on the bayer pattern
 8001270:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	3b01      	subs	r3, #1
 8001278:	b21b      	sxth	r3, r3
 800127a:	011b      	lsls	r3, r3, #4
 800127c:	b21b      	sxth	r3, r3
 800127e:	f043 0301 	orr.w	r3, r3, #1
 8001282:	b21b      	sxth	r3, r3
 8001284:	81fb      	strh	r3, [r7, #14]
    uint16_t sensor_y_inc = (((sensor_div * 2) - 1) << 4) | (1 << 0); // odd[7:4]/even[3:0] pixel inc on the bayer pattern
 8001286:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	3b01      	subs	r3, #1
 800128e:	b21b      	sxth	r3, r3
 8001290:	011b      	lsls	r3, r3, #4
 8001292:	b21b      	sxth	r3, r3
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	b21b      	sxth	r3, r3
 800129a:	81bb      	strh	r3, [r7, #12]

    // Step 5: Write regs.

    ret |= ov5640_WR_Reg(TIMING_HS_H, sensor_ws >> 8);
 800129c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800129e:	0a1b      	lsrs	r3, r3, #8
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	4619      	mov	r1, r3
 80012a6:	f44f 5060 	mov.w	r0, #14336	@ 0x3800
 80012aa:	f7ff fbb7 	bl	8000a1c <ov5640_WR_Reg>
 80012ae:	4603      	mov	r3, r0
 80012b0:	461a      	mov	r2, r3
 80012b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80012b6:	4313      	orrs	r3, r2
 80012b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_HS_L, sensor_ws);
 80012bc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	4619      	mov	r1, r3
 80012c2:	f643 0001 	movw	r0, #14337	@ 0x3801
 80012c6:	f7ff fba9 	bl	8000a1c <ov5640_WR_Reg>
 80012ca:	4603      	mov	r3, r0
 80012cc:	461a      	mov	r2, r3
 80012ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80012d2:	4313      	orrs	r3, r2
 80012d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_VS_H, sensor_hs >> 8);
 80012d8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80012da:	0a1b      	lsrs	r3, r3, #8
 80012dc:	b29b      	uxth	r3, r3
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	4619      	mov	r1, r3
 80012e2:	f643 0002 	movw	r0, #14338	@ 0x3802
 80012e6:	f7ff fb99 	bl	8000a1c <ov5640_WR_Reg>
 80012ea:	4603      	mov	r3, r0
 80012ec:	461a      	mov	r2, r3
 80012ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80012f2:	4313      	orrs	r3, r2
 80012f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_VS_L, sensor_hs);
 80012f8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	4619      	mov	r1, r3
 80012fe:	f643 0003 	movw	r0, #14339	@ 0x3803
 8001302:	f7ff fb8b 	bl	8000a1c <ov5640_WR_Reg>
 8001306:	4603      	mov	r3, r0
 8001308:	461a      	mov	r2, r3
 800130a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800130e:	4313      	orrs	r3, r2
 8001310:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_HW_H, sensor_we >> 8);
 8001314:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001316:	0a1b      	lsrs	r3, r3, #8
 8001318:	b29b      	uxth	r3, r3
 800131a:	b2db      	uxtb	r3, r3
 800131c:	4619      	mov	r1, r3
 800131e:	f643 0004 	movw	r0, #14340	@ 0x3804
 8001322:	f7ff fb7b 	bl	8000a1c <ov5640_WR_Reg>
 8001326:	4603      	mov	r3, r0
 8001328:	461a      	mov	r2, r3
 800132a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800132e:	4313      	orrs	r3, r2
 8001330:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_HW_L, sensor_we);
 8001334:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001336:	b2db      	uxtb	r3, r3
 8001338:	4619      	mov	r1, r3
 800133a:	f643 0005 	movw	r0, #14341	@ 0x3805
 800133e:	f7ff fb6d 	bl	8000a1c <ov5640_WR_Reg>
 8001342:	4603      	mov	r3, r0
 8001344:	461a      	mov	r2, r3
 8001346:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800134a:	4313      	orrs	r3, r2
 800134c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_VH_H, sensor_he >> 8);
 8001350:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001352:	0a1b      	lsrs	r3, r3, #8
 8001354:	b29b      	uxth	r3, r3
 8001356:	b2db      	uxtb	r3, r3
 8001358:	4619      	mov	r1, r3
 800135a:	f643 0006 	movw	r0, #14342	@ 0x3806
 800135e:	f7ff fb5d 	bl	8000a1c <ov5640_WR_Reg>
 8001362:	4603      	mov	r3, r0
 8001364:	461a      	mov	r2, r3
 8001366:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800136a:	4313      	orrs	r3, r2
 800136c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_VH_L, sensor_he);
 8001370:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001372:	b2db      	uxtb	r3, r3
 8001374:	4619      	mov	r1, r3
 8001376:	f643 0007 	movw	r0, #14343	@ 0x3807
 800137a:	f7ff fb4f 	bl	8000a1c <ov5640_WR_Reg>
 800137e:	4603      	mov	r3, r0
 8001380:	461a      	mov	r2, r3
 8001382:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001386:	4313      	orrs	r3, r2
 8001388:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_DVPHO_H, w >> 8);
 800138c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8001390:	0a1b      	lsrs	r3, r3, #8
 8001392:	b29b      	uxth	r3, r3
 8001394:	b2db      	uxtb	r3, r3
 8001396:	4619      	mov	r1, r3
 8001398:	f643 0008 	movw	r0, #14344	@ 0x3808
 800139c:	f7ff fb3e 	bl	8000a1c <ov5640_WR_Reg>
 80013a0:	4603      	mov	r3, r0
 80013a2:	461a      	mov	r2, r3
 80013a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80013a8:	4313      	orrs	r3, r2
 80013aa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_DVPHO_L, w);
 80013ae:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	4619      	mov	r1, r3
 80013b6:	f643 0009 	movw	r0, #14345	@ 0x3809
 80013ba:	f7ff fb2f 	bl	8000a1c <ov5640_WR_Reg>
 80013be:	4603      	mov	r3, r0
 80013c0:	461a      	mov	r2, r3
 80013c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80013c6:	4313      	orrs	r3, r2
 80013c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_DVPVO_H, h >> 8);
 80013cc:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80013d0:	0a1b      	lsrs	r3, r3, #8
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	4619      	mov	r1, r3
 80013d8:	f643 000a 	movw	r0, #14346	@ 0x380a
 80013dc:	f7ff fb1e 	bl	8000a1c <ov5640_WR_Reg>
 80013e0:	4603      	mov	r3, r0
 80013e2:	461a      	mov	r2, r3
 80013e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80013e8:	4313      	orrs	r3, r2
 80013ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_DVPVO_L, h);
 80013ee:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	4619      	mov	r1, r3
 80013f6:	f643 000b 	movw	r0, #14347	@ 0x380b
 80013fa:	f7ff fb0f 	bl	8000a1c <ov5640_WR_Reg>
 80013fe:	4603      	mov	r3, r0
 8001400:	461a      	mov	r2, r3
 8001402:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001406:	4313      	orrs	r3, r2
 8001408:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_HTS_H, sensor_hts >> 8);
 800140c:	8a7b      	ldrh	r3, [r7, #18]
 800140e:	0a1b      	lsrs	r3, r3, #8
 8001410:	b29b      	uxth	r3, r3
 8001412:	b2db      	uxtb	r3, r3
 8001414:	4619      	mov	r1, r3
 8001416:	f643 000c 	movw	r0, #14348	@ 0x380c
 800141a:	f7ff faff 	bl	8000a1c <ov5640_WR_Reg>
 800141e:	4603      	mov	r3, r0
 8001420:	461a      	mov	r2, r3
 8001422:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001426:	4313      	orrs	r3, r2
 8001428:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_HTS_L, sensor_hts);
 800142c:	8a7b      	ldrh	r3, [r7, #18]
 800142e:	b2db      	uxtb	r3, r3
 8001430:	4619      	mov	r1, r3
 8001432:	f643 000d 	movw	r0, #14349	@ 0x380d
 8001436:	f7ff faf1 	bl	8000a1c <ov5640_WR_Reg>
 800143a:	4603      	mov	r3, r0
 800143c:	461a      	mov	r2, r3
 800143e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001442:	4313      	orrs	r3, r2
 8001444:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_VTS_H, sensor_vts >> 8);
 8001448:	8a3b      	ldrh	r3, [r7, #16]
 800144a:	0a1b      	lsrs	r3, r3, #8
 800144c:	b29b      	uxth	r3, r3
 800144e:	b2db      	uxtb	r3, r3
 8001450:	4619      	mov	r1, r3
 8001452:	f643 000e 	movw	r0, #14350	@ 0x380e
 8001456:	f7ff fae1 	bl	8000a1c <ov5640_WR_Reg>
 800145a:	4603      	mov	r3, r0
 800145c:	461a      	mov	r2, r3
 800145e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001462:	4313      	orrs	r3, r2
 8001464:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_VTS_L, sensor_vts);
 8001468:	8a3b      	ldrh	r3, [r7, #16]
 800146a:	b2db      	uxtb	r3, r3
 800146c:	4619      	mov	r1, r3
 800146e:	f643 000f 	movw	r0, #14351	@ 0x380f
 8001472:	f7ff fad3 	bl	8000a1c <ov5640_WR_Reg>
 8001476:	4603      	mov	r3, r0
 8001478:	461a      	mov	r2, r3
 800147a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800147e:	4313      	orrs	r3, r2
 8001480:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_HOFFSET_H, x_off >> 8);
 8001484:	8afb      	ldrh	r3, [r7, #22]
 8001486:	0a1b      	lsrs	r3, r3, #8
 8001488:	b29b      	uxth	r3, r3
 800148a:	b2db      	uxtb	r3, r3
 800148c:	4619      	mov	r1, r3
 800148e:	f643 0010 	movw	r0, #14352	@ 0x3810
 8001492:	f7ff fac3 	bl	8000a1c <ov5640_WR_Reg>
 8001496:	4603      	mov	r3, r0
 8001498:	461a      	mov	r2, r3
 800149a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800149e:	4313      	orrs	r3, r2
 80014a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_HOFFSET_L, x_off);
 80014a4:	8afb      	ldrh	r3, [r7, #22]
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	4619      	mov	r1, r3
 80014aa:	f643 0011 	movw	r0, #14353	@ 0x3811
 80014ae:	f7ff fab5 	bl	8000a1c <ov5640_WR_Reg>
 80014b2:	4603      	mov	r3, r0
 80014b4:	461a      	mov	r2, r3
 80014b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80014ba:	4313      	orrs	r3, r2
 80014bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_VOFFSET_H, y_off >> 8);
 80014c0:	8abb      	ldrh	r3, [r7, #20]
 80014c2:	0a1b      	lsrs	r3, r3, #8
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	4619      	mov	r1, r3
 80014ca:	f643 0012 	movw	r0, #14354	@ 0x3812
 80014ce:	f7ff faa5 	bl	8000a1c <ov5640_WR_Reg>
 80014d2:	4603      	mov	r3, r0
 80014d4:	461a      	mov	r2, r3
 80014d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80014da:	4313      	orrs	r3, r2
 80014dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_VOFFSET_L, y_off);
 80014e0:	8abb      	ldrh	r3, [r7, #20]
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	4619      	mov	r1, r3
 80014e6:	f643 0013 	movw	r0, #14355	@ 0x3813
 80014ea:	f7ff fa97 	bl	8000a1c <ov5640_WR_Reg>
 80014ee:	4603      	mov	r3, r0
 80014f0:	461a      	mov	r2, r3
 80014f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80014f6:	4313      	orrs	r3, r2
 80014f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(TIMING_X_INC, sensor_x_inc);
 80014fc:	89fb      	ldrh	r3, [r7, #14]
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	4619      	mov	r1, r3
 8001502:	f643 0014 	movw	r0, #14356	@ 0x3814
 8001506:	f7ff fa89 	bl	8000a1c <ov5640_WR_Reg>
 800150a:	4603      	mov	r3, r0
 800150c:	461a      	mov	r2, r3
 800150e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001512:	4313      	orrs	r3, r2
 8001514:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_Y_INC, sensor_y_inc);
 8001518:	89bb      	ldrh	r3, [r7, #12]
 800151a:	b2db      	uxtb	r3, r3
 800151c:	4619      	mov	r1, r3
 800151e:	f643 0015 	movw	r0, #14357	@ 0x3815
 8001522:	f7ff fa7b 	bl	8000a1c <ov5640_WR_Reg>
 8001526:	4603      	mov	r3, r0
 8001528:	461a      	mov	r2, r3
 800152a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800152e:	4313      	orrs	r3, r2
 8001530:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_RD_Reg(TIMING_TC_REG_20, &reg);
 8001534:	f107 030b 	add.w	r3, r7, #11
 8001538:	4619      	mov	r1, r3
 800153a:	f643 0020 	movw	r0, #14368	@ 0x3820
 800153e:	f7ff fa83 	bl	8000a48 <ov5640_RD_Reg>
 8001542:	4603      	mov	r3, r0
 8001544:	461a      	mov	r2, r3
 8001546:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800154a:	4313      	orrs	r3, r2
 800154c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_TC_REG_20, (reg & 0xFE) | (sensor_div > 1));
 8001550:	7afb      	ldrb	r3, [r7, #11]
 8001552:	b25b      	sxtb	r3, r3
 8001554:	f023 0301 	bic.w	r3, r3, #1
 8001558:	b25a      	sxtb	r2, r3
 800155a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800155e:	2b01      	cmp	r3, #1
 8001560:	bf8c      	ite	hi
 8001562:	2301      	movhi	r3, #1
 8001564:	2300      	movls	r3, #0
 8001566:	b2db      	uxtb	r3, r3
 8001568:	b25b      	sxtb	r3, r3
 800156a:	4313      	orrs	r3, r2
 800156c:	b25b      	sxtb	r3, r3
 800156e:	b2db      	uxtb	r3, r3
 8001570:	4619      	mov	r1, r3
 8001572:	f643 0020 	movw	r0, #14368	@ 0x3820
 8001576:	f7ff fa51 	bl	8000a1c <ov5640_WR_Reg>
 800157a:	4603      	mov	r3, r0
 800157c:	461a      	mov	r2, r3
 800157e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001582:	4313      	orrs	r3, r2
 8001584:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_RD_Reg(TIMING_TC_REG_21, &reg);
 8001588:	f107 030b 	add.w	r3, r7, #11
 800158c:	4619      	mov	r1, r3
 800158e:	f643 0021 	movw	r0, #14369	@ 0x3821
 8001592:	f7ff fa59 	bl	8000a48 <ov5640_RD_Reg>
 8001596:	4603      	mov	r3, r0
 8001598:	461a      	mov	r2, r3
 800159a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800159e:	4313      	orrs	r3, r2
 80015a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(TIMING_TC_REG_21, (reg & 0xFE) | (sensor_div > 1));
 80015a4:	7afb      	ldrb	r3, [r7, #11]
 80015a6:	b25b      	sxtb	r3, r3
 80015a8:	e002      	b.n	80015b0 <ov5640_set_framesize+0x714>
 80015aa:	bf00      	nop
 80015ac:	24040a98 	.word	0x24040a98
 80015b0:	f023 0301 	bic.w	r3, r3, #1
 80015b4:	b25a      	sxtb	r2, r3
 80015b6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	bf8c      	ite	hi
 80015be:	2301      	movhi	r3, #1
 80015c0:	2300      	movls	r3, #0
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	b25b      	sxtb	r3, r3
 80015c6:	4313      	orrs	r3, r2
 80015c8:	b25b      	sxtb	r3, r3
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	4619      	mov	r1, r3
 80015ce:	f643 0021 	movw	r0, #14369	@ 0x3821
 80015d2:	f7ff fa23 	bl	8000a1c <ov5640_WR_Reg>
 80015d6:	4603      	mov	r3, r0
 80015d8:	461a      	mov	r2, r3
 80015da:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80015de:	4313      	orrs	r3, r2
 80015e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(VFIFO_HSIZE_H, w >> 8);
 80015e4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80015e8:	0a1b      	lsrs	r3, r3, #8
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	4619      	mov	r1, r3
 80015f0:	f244 6002 	movw	r0, #17922	@ 0x4602
 80015f4:	f7ff fa12 	bl	8000a1c <ov5640_WR_Reg>
 80015f8:	4603      	mov	r3, r0
 80015fa:	461a      	mov	r2, r3
 80015fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001600:	4313      	orrs	r3, r2
 8001602:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(VFIFO_HSIZE_L, w);
 8001606:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800160a:	b2db      	uxtb	r3, r3
 800160c:	4619      	mov	r1, r3
 800160e:	f244 6003 	movw	r0, #17923	@ 0x4603
 8001612:	f7ff fa03 	bl	8000a1c <ov5640_WR_Reg>
 8001616:	4603      	mov	r3, r0
 8001618:	461a      	mov	r2, r3
 800161a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800161e:	4313      	orrs	r3, r2
 8001620:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    ret |= ov5640_WR_Reg(VFIFO_VSIZE_H, h >> 8);
 8001624:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8001628:	0a1b      	lsrs	r3, r3, #8
 800162a:	b29b      	uxth	r3, r3
 800162c:	b2db      	uxtb	r3, r3
 800162e:	4619      	mov	r1, r3
 8001630:	f244 6004 	movw	r0, #17924	@ 0x4604
 8001634:	f7ff f9f2 	bl	8000a1c <ov5640_WR_Reg>
 8001638:	4603      	mov	r3, r0
 800163a:	461a      	mov	r2, r3
 800163c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001640:	4313      	orrs	r3, r2
 8001642:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    ret |= ov5640_WR_Reg(VFIFO_VSIZE_L, h);
 8001646:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800164a:	b2db      	uxtb	r3, r3
 800164c:	4619      	mov	r1, r3
 800164e:	f244 6005 	movw	r0, #17925	@ 0x4605
 8001652:	f7ff f9e3 	bl	8000a1c <ov5640_WR_Reg>
 8001656:	4603      	mov	r3, r0
 8001658:	461a      	mov	r2, r3
 800165a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800165e:	4313      	orrs	r3, r2
 8001660:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    return ret;
 8001664:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 8001668:	4618      	mov	r0, r3
 800166a:	3790      	adds	r7, #144	@ 0x90
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <ov5640_set_hmirror>:

static int ov5640_set_hmirror(int enable)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
    uint8_t reg;
    int ret = ov5640_RD_Reg(TIMING_TC_REG_21, &reg);
 8001678:	f107 030b 	add.w	r3, r7, #11
 800167c:	4619      	mov	r1, r3
 800167e:	f643 0021 	movw	r0, #14369	@ 0x3821
 8001682:	f7ff f9e1 	bl	8000a48 <ov5640_RD_Reg>
 8001686:	4603      	mov	r3, r0
 8001688:	60fb      	str	r3, [r7, #12]
    if (enable)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d00e      	beq.n	80016ae <ov5640_set_hmirror+0x3e>
    {
        ret |= ov5640_WR_Reg(TIMING_TC_REG_21, reg | 0x06);
 8001690:	7afb      	ldrb	r3, [r7, #11]
 8001692:	f043 0306 	orr.w	r3, r3, #6
 8001696:	b2db      	uxtb	r3, r3
 8001698:	4619      	mov	r1, r3
 800169a:	f643 0021 	movw	r0, #14369	@ 0x3821
 800169e:	f7ff f9bd 	bl	8000a1c <ov5640_WR_Reg>
 80016a2:	4603      	mov	r3, r0
 80016a4:	461a      	mov	r2, r3
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	e00d      	b.n	80016ca <ov5640_set_hmirror+0x5a>
    }
    else
    {
        ret |= ov5640_WR_Reg(TIMING_TC_REG_21, reg & 0xF9);
 80016ae:	7afb      	ldrb	r3, [r7, #11]
 80016b0:	f023 0306 	bic.w	r3, r3, #6
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	4619      	mov	r1, r3
 80016b8:	f643 0021 	movw	r0, #14369	@ 0x3821
 80016bc:	f7ff f9ae 	bl	8000a1c <ov5640_WR_Reg>
 80016c0:	4603      	mov	r3, r0
 80016c2:	461a      	mov	r2, r3
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	60fb      	str	r3, [r7, #12]
    }
    return ret;
 80016ca:	68fb      	ldr	r3, [r7, #12]
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3710      	adds	r7, #16
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <ov5640_set_vflip>:

static int ov5640_set_vflip(int enable)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
    uint8_t reg;
    int ret = ov5640_RD_Reg(TIMING_TC_REG_20, &reg);
 80016dc:	f107 030b 	add.w	r3, r7, #11
 80016e0:	4619      	mov	r1, r3
 80016e2:	f643 0020 	movw	r0, #14368	@ 0x3820
 80016e6:	f7ff f9af 	bl	8000a48 <ov5640_RD_Reg>
 80016ea:	4603      	mov	r3, r0
 80016ec:	60fb      	str	r3, [r7, #12]
    if (!enable)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d10e      	bne.n	8001712 <ov5640_set_vflip+0x3e>
    {
        ret |= ov5640_WR_Reg(TIMING_TC_REG_20, reg | 0x06);
 80016f4:	7afb      	ldrb	r3, [r7, #11]
 80016f6:	f043 0306 	orr.w	r3, r3, #6
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	4619      	mov	r1, r3
 80016fe:	f643 0020 	movw	r0, #14368	@ 0x3820
 8001702:	f7ff f98b 	bl	8000a1c <ov5640_WR_Reg>
 8001706:	4603      	mov	r3, r0
 8001708:	461a      	mov	r2, r3
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	4313      	orrs	r3, r2
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	e00d      	b.n	800172e <ov5640_set_vflip+0x5a>
    }
    else
    {
        ret |= ov5640_WR_Reg(TIMING_TC_REG_20, reg & 0xF9);
 8001712:	7afb      	ldrb	r3, [r7, #11]
 8001714:	f023 0306 	bic.w	r3, r3, #6
 8001718:	b2db      	uxtb	r3, r3
 800171a:	4619      	mov	r1, r3
 800171c:	f643 0020 	movw	r0, #14368	@ 0x3820
 8001720:	f7ff f97c 	bl	8000a1c <ov5640_WR_Reg>
 8001724:	4603      	mov	r3, r0
 8001726:	461a      	mov	r2, r3
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	4313      	orrs	r3, r2
 800172c:	60fb      	str	r3, [r7, #12]
    }
    return ret;
 800172e:	68fb      	ldr	r3, [r7, #12]
}
 8001730:	4618      	mov	r0, r3
 8001732:	3710      	adds	r7, #16
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}

08001738 <ov5640_init>:

int ov5640_init(framesize_t framesize)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
    ov5640_reset();
 8001742:	f7ff f995 	bl	8000a70 <ov5640_reset>
    hcamera.framesize = framesize;
 8001746:	4a0d      	ldr	r2, [pc, #52]	@ (800177c <ov5640_init+0x44>)
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	7413      	strb	r3, [r2, #16]
    hcamera.pixformat = PIXFORMAT_RGB565;
 800174c:	4b0b      	ldr	r3, [pc, #44]	@ (800177c <ov5640_init+0x44>)
 800174e:	2201      	movs	r2, #1
 8001750:	745a      	strb	r2, [r3, #17]
    ov5640_set_pixformat(hcamera.pixformat);
 8001752:	4b0a      	ldr	r3, [pc, #40]	@ (800177c <ov5640_init+0x44>)
 8001754:	7c5b      	ldrb	r3, [r3, #17]
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff fa44 	bl	8000be4 <ov5640_set_pixformat>
    ov5640_set_framesize(hcamera.framesize);
 800175c:	4b07      	ldr	r3, [pc, #28]	@ (800177c <ov5640_init+0x44>)
 800175e:	7c1b      	ldrb	r3, [r3, #16]
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff fb9b 	bl	8000e9c <ov5640_set_framesize>
    ov5640_set_hmirror(0);
 8001766:	2000      	movs	r0, #0
 8001768:	f7ff ff82 	bl	8001670 <ov5640_set_hmirror>
    ov5640_set_vflip(0);
 800176c:	2000      	movs	r0, #0
 800176e:	f7ff ffb1 	bl	80016d4 <ov5640_set_vflip>

    return 1;
 8001772:	2301      	movs	r3, #1
}
 8001774:	4618      	mov	r0, r3
 8001776:	3708      	adds	r7, #8
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	24040a84 	.word	0x24040a84

08001780 <OV7670_WriteReg>:
#include "ov7670.h"
#include "ov7670_regs.h"

int OV7670_WriteReg(uint8_t regAddr, const uint8_t *pData)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af02      	add	r7, sp, #8
 8001786:	4603      	mov	r3, r0
 8001788:	6039      	str	r1, [r7, #0]
 800178a:	71fb      	strb	r3, [r7, #7]
	uint8_t tt[2];
	tt[0] = regAddr;
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	733b      	strb	r3, [r7, #12]
	tt[1] = pData[0];
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	737b      	strb	r3, [r7, #13]
	if (HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr,tt,2,hcamera.timeout) == HAL_OK)
 8001796:	4b0b      	ldr	r3, [pc, #44]	@ (80017c4 <OV7670_WriteReg+0x44>)
 8001798:	6818      	ldr	r0, [r3, #0]
 800179a:	4b0a      	ldr	r3, [pc, #40]	@ (80017c4 <OV7670_WriteReg+0x44>)
 800179c:	791b      	ldrb	r3, [r3, #4]
 800179e:	4619      	mov	r1, r3
 80017a0:	4b08      	ldr	r3, [pc, #32]	@ (80017c4 <OV7670_WriteReg+0x44>)
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f107 020c 	add.w	r2, r7, #12
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	2302      	movs	r3, #2
 80017ac:	f007 fe08 	bl	80093c0 <HAL_I2C_Master_Transmit>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d101      	bne.n	80017ba <OV7670_WriteReg+0x3a>
	{
		return OV7670_OK;
 80017b6:	2300      	movs	r3, #0
 80017b8:	e000      	b.n	80017bc <OV7670_WriteReg+0x3c>
	}
	else
	{
		return OV7670_ERROR;
 80017ba:	2301      	movs	r3, #1
	}
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3710      	adds	r7, #16
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	24040a84 	.word	0x24040a84

080017c8 <OV7670_ReadReg>:

int OV7670_ReadReg(uint8_t regAddr, uint8_t *pData)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af02      	add	r7, sp, #8
 80017ce:	4603      	mov	r3, r0
 80017d0:	6039      	str	r1, [r7, #0]
 80017d2:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(hcamera.hi2c, hcamera.addr+1,&regAddr,1,hcamera.timeout);
 80017d4:	4b11      	ldr	r3, [pc, #68]	@ (800181c <OV7670_ReadReg+0x54>)
 80017d6:	6818      	ldr	r0, [r3, #0]
 80017d8:	4b10      	ldr	r3, [pc, #64]	@ (800181c <OV7670_ReadReg+0x54>)
 80017da:	791b      	ldrb	r3, [r3, #4]
 80017dc:	3301      	adds	r3, #1
 80017de:	b299      	uxth	r1, r3
 80017e0:	4b0e      	ldr	r3, [pc, #56]	@ (800181c <OV7670_ReadReg+0x54>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	1dfa      	adds	r2, r7, #7
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	2301      	movs	r3, #1
 80017ea:	f007 fde9 	bl	80093c0 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(hcamera.hi2c, hcamera.addr+1,pData,1,hcamera.timeout) == HAL_OK)
 80017ee:	4b0b      	ldr	r3, [pc, #44]	@ (800181c <OV7670_ReadReg+0x54>)
 80017f0:	6818      	ldr	r0, [r3, #0]
 80017f2:	4b0a      	ldr	r3, [pc, #40]	@ (800181c <OV7670_ReadReg+0x54>)
 80017f4:	791b      	ldrb	r3, [r3, #4]
 80017f6:	3301      	adds	r3, #1
 80017f8:	b299      	uxth	r1, r3
 80017fa:	4b08      	ldr	r3, [pc, #32]	@ (800181c <OV7670_ReadReg+0x54>)
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	2301      	movs	r3, #1
 8001802:	683a      	ldr	r2, [r7, #0]
 8001804:	f007 fef4 	bl	80095f0 <HAL_I2C_Master_Receive>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d101      	bne.n	8001812 <OV7670_ReadReg+0x4a>
	{
		return OV7670_OK;
 800180e:	2300      	movs	r3, #0
 8001810:	e000      	b.n	8001814 <OV7670_ReadReg+0x4c>
	}
	else
	{
		return OV7670_ERROR;
 8001812:	2301      	movs	r3, #1
	}
}
 8001814:	4618      	mov	r0, r3
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	24040a84 	.word	0x24040a84

08001820 <OV7670_Reset>:

int OV7670_Reset(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8001826:	2064      	movs	r0, #100	@ 0x64
 8001828:	f003 ff2a 	bl	8005680 <HAL_Delay>
	uint8_t data = COM7_RESET;
 800182c:	2380      	movs	r3, #128	@ 0x80
 800182e:	71fb      	strb	r3, [r7, #7]
	if (OV7670_WriteReg(REG_COM7, &data) != OV7670_OK)
 8001830:	1dfb      	adds	r3, r7, #7
 8001832:	4619      	mov	r1, r3
 8001834:	2012      	movs	r0, #18
 8001836:	f7ff ffa3 	bl	8001780 <OV7670_WriteReg>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <OV7670_Reset+0x24>
	{
		return OV7670_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e003      	b.n	800184c <OV7670_Reset+0x2c>
	}
	HAL_Delay(100);
 8001844:	2064      	movs	r0, #100	@ 0x64
 8001846:	f003 ff1b 	bl	8005680 <HAL_Delay>
	return OV7670_OK;
 800184a:	2300      	movs	r3, #0
}
 800184c:	4618      	mov	r0, r3
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}

08001854 <OV7670_WriteRegList>:

int OV7670_WriteRegList(const struct regval_t *reg_list)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
	const struct regval_t *pReg = reg_list;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	60fb      	str	r3, [r7, #12]
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 8001860:	e010      	b.n	8001884 <OV7670_WriteRegList+0x30>
	{
		int write_result = OV7670_WriteReg( pReg->reg_addr, &(pReg->value));
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	781a      	ldrb	r2, [r3, #0]
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	3301      	adds	r3, #1
 800186a:	4619      	mov	r1, r3
 800186c:	4610      	mov	r0, r2
 800186e:	f7ff ff87 	bl	8001780 <OV7670_WriteReg>
 8001872:	60b8      	str	r0, [r7, #8]
		if (write_result != OV7670_OK)
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <OV7670_WriteRegList+0x2a>
		{
			return write_result;
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	e00b      	b.n	8001896 <OV7670_WriteRegList+0x42>
		}
		pReg++;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	3302      	adds	r3, #2
 8001882:	60fb      	str	r3, [r7, #12]
	while (pReg->reg_addr != 0xFF && pReg->value != 0xFF)
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	2bff      	cmp	r3, #255	@ 0xff
 800188a:	d003      	beq.n	8001894 <OV7670_WriteRegList+0x40>
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	785b      	ldrb	r3, [r3, #1]
 8001890:	2bff      	cmp	r3, #255	@ 0xff
 8001892:	d1e6      	bne.n	8001862 <OV7670_WriteRegList+0xe>
	}
	return OV7670_OK;
 8001894:	2300      	movs	r3, #0
}
 8001896:	4618      	mov	r0, r3
 8001898:	3710      	adds	r7, #16
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
	...

080018a0 <OV7670_Config>:
	endy = (endy>>3)&0xFF;
	OV7670_WriteReg(0X18,(uint8_t *)&endy);			//Hrefendĸ8λ
}

int OV7670_Config(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
	int ov_reset_result = OV7670_Reset();
 80018a6:	f7ff ffbb 	bl	8001820 <OV7670_Reset>
 80018aa:	60f8      	str	r0, [r7, #12]
	if (ov_reset_result != OV7670_OK)
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <OV7670_Config+0x16>
	{
		return ov_reset_result;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	e073      	b.n	800199e <OV7670_Config+0xfe>
	}
	int ov_read_reg_result = OV7670_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	60bb      	str	r3, [r7, #8]
	int ov_write_reg_result = OV7670_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	607b      	str	r3, [r7, #4]

	ov_write_reg_result = OV7670_WriteRegList( ov7670_default_regs);
 80018be:	483a      	ldr	r0, [pc, #232]	@ (80019a8 <OV7670_Config+0x108>)
 80018c0:	f7ff ffc8 	bl	8001854 <OV7670_WriteRegList>
 80018c4:	6078      	str	r0, [r7, #4]
	if (ov_write_reg_result != OV7670_OK)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <OV7670_Config+0x30>
	{
		return ov_write_reg_result;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	e066      	b.n	800199e <OV7670_Config+0xfe>
	}

	uint8_t ov_com3 = 0x04; // REG_COM3 enable scaling
 80018d0:	2304      	movs	r3, #4
 80018d2:	70fb      	strb	r3, [r7, #3]
	ov_write_reg_result = OV7670_WriteReg( REG_COM3, &ov_com3);
 80018d4:	1cfb      	adds	r3, r7, #3
 80018d6:	4619      	mov	r1, r3
 80018d8:	200c      	movs	r0, #12
 80018da:	f7ff ff51 	bl	8001780 <OV7670_WriteReg>
 80018de:	6078      	str	r0, [r7, #4]
	if (ov_write_reg_result != OV7670_OK)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <OV7670_Config+0x4a>
	{
		return ov_write_reg_result;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	e059      	b.n	800199e <OV7670_Config+0xfe>
	}

	ov_write_reg_result = OV7670_WriteRegList( qqvga_ov7670);
 80018ea:	4830      	ldr	r0, [pc, #192]	@ (80019ac <OV7670_Config+0x10c>)
 80018ec:	f7ff ffb2 	bl	8001854 <OV7670_WriteRegList>
 80018f0:	6078      	str	r0, [r7, #4]
	if (ov_write_reg_result != OV7670_OK)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <OV7670_Config+0x5c>
	{
		return ov_write_reg_result;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	e050      	b.n	800199e <OV7670_Config+0xfe>
	}

	ov_write_reg_result = OV7670_WriteRegList( rgb565_ov7670);
 80018fc:	482c      	ldr	r0, [pc, #176]	@ (80019b0 <OV7670_Config+0x110>)
 80018fe:	f7ff ffa9 	bl	8001854 <OV7670_WriteRegList>
 8001902:	6078      	str	r0, [r7, #4]
	if (ov_write_reg_result != OV7670_OK)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <OV7670_Config+0x6e>
	{
		return ov_write_reg_result;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	e047      	b.n	800199e <OV7670_Config+0xfe>
	}
	
	// configure PCLK to 24MHz, input clk 12MHz

	uint8_t ov_clk_rc = 0;
 800190e:	2300      	movs	r3, #0
 8001910:	70bb      	strb	r3, [r7, #2]
	ov_read_reg_result = OV7670_ReadReg( REG_CLKRC, &ov_clk_rc);
 8001912:	1cbb      	adds	r3, r7, #2
 8001914:	4619      	mov	r1, r3
 8001916:	2011      	movs	r0, #17
 8001918:	f7ff ff56 	bl	80017c8 <OV7670_ReadReg>
 800191c:	60b8      	str	r0, [r7, #8]
	if (ov_read_reg_result != OV7670_OK)
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <OV7670_Config+0x88>
	{
		return ov_read_reg_result;
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	e03a      	b.n	800199e <OV7670_Config+0xfe>
	}
	ov_clk_rc = (ov_clk_rc & 0x80) | 0x01; // to enable prescaler by 2
 8001928:	78bb      	ldrb	r3, [r7, #2]
 800192a:	b25b      	sxtb	r3, r3
 800192c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001930:	b25b      	sxtb	r3, r3
 8001932:	f043 0301 	orr.w	r3, r3, #1
 8001936:	b25b      	sxtb	r3, r3
 8001938:	b2db      	uxtb	r3, r3
 800193a:	70bb      	strb	r3, [r7, #2]
	ov_write_reg_result = OV7670_WriteReg( REG_CLKRC, &ov_clk_rc);
 800193c:	1cbb      	adds	r3, r7, #2
 800193e:	4619      	mov	r1, r3
 8001940:	2011      	movs	r0, #17
 8001942:	f7ff ff1d 	bl	8001780 <OV7670_WriteReg>
 8001946:	6078      	str	r0, [r7, #4]
	if (ov_write_reg_result != OV7670_OK)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <OV7670_Config+0xb2>
	{
		return ov_write_reg_result;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	e025      	b.n	800199e <OV7670_Config+0xfe>
	}

	uint8_t ov_dblv = 0;
 8001952:	2300      	movs	r3, #0
 8001954:	707b      	strb	r3, [r7, #1]
	ov_read_reg_result = OV7670_ReadReg( REG_DBLV, &ov_dblv);
 8001956:	1c7b      	adds	r3, r7, #1
 8001958:	4619      	mov	r1, r3
 800195a:	206b      	movs	r0, #107	@ 0x6b
 800195c:	f7ff ff34 	bl	80017c8 <OV7670_ReadReg>
 8001960:	60b8      	str	r0, [r7, #8]
	if (ov_read_reg_result != OV7670_OK)
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <OV7670_Config+0xcc>
	{
		return ov_read_reg_result;
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	e018      	b.n	800199e <OV7670_Config+0xfe>
	}
	ov_dblv = (ov_dblv & 0x3F) | DBLV_PLL4; // to enable PLL x4
 800196c:	787b      	ldrb	r3, [r7, #1]
 800196e:	b25b      	sxtb	r3, r3
 8001970:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001974:	b25b      	sxtb	r3, r3
 8001976:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800197a:	b25b      	sxtb	r3, r3
 800197c:	b2db      	uxtb	r3, r3
 800197e:	707b      	strb	r3, [r7, #1]
	ov_write_reg_result = OV7670_WriteReg( REG_DBLV, &ov_dblv);
 8001980:	1c7b      	adds	r3, r7, #1
 8001982:	4619      	mov	r1, r3
 8001984:	206b      	movs	r0, #107	@ 0x6b
 8001986:	f7ff fefb 	bl	8001780 <OV7670_WriteReg>
 800198a:	6078      	str	r0, [r7, #4]
	if (ov_write_reg_result != OV7670_OK)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <OV7670_Config+0xf6>
	{
		return ov_write_reg_result;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	e003      	b.n	800199e <OV7670_Config+0xfe>
	}
	
	HAL_Delay(100);
 8001996:	2064      	movs	r0, #100	@ 0x64
 8001998:	f003 fe72 	bl	8005680 <HAL_Delay>
//	OV7670_Brightness(2);
//	OV7670_Contrast(2);
//	OV7670_Special_Effects(0);
//	ov7670_Window_Set(0,320,160,120);
	
	return OV7670_OK;
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3710      	adds	r7, #16
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	08019f34 	.word	0x08019f34
 80019ac:	08019f04 	.word	0x08019f04
 80019b0:	08019f18 	.word	0x08019f18

080019b4 <ov7725_WR_Reg>:
#include "ov7725.h"
#include "ov7725_regs.h"
#include <stdbool.h>

static uint8_t ov7725_WR_Reg(uint8_t reg, uint8_t data)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	460a      	mov	r2, r1
 80019be:	71fb      	strb	r3, [r7, #7]
 80019c0:	4613      	mov	r3, r2
 80019c2:	71bb      	strb	r3, [r7, #6]
    Camera_WriteReg(&hcamera, reg, &data);
 80019c4:	1dba      	adds	r2, r7, #6
 80019c6:	79fb      	ldrb	r3, [r7, #7]
 80019c8:	4619      	mov	r1, r3
 80019ca:	4804      	ldr	r0, [pc, #16]	@ (80019dc <ov7725_WR_Reg+0x28>)
 80019cc:	f7fe fd24 	bl	8000418 <Camera_WriteReg>
    return 0;
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	24040a84 	.word	0x24040a84

080019e0 <ov7725_RD_Reg>:

static uint8_t ov7725_RD_Reg(uint8_t reg,uint8_t *data)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	6039      	str	r1, [r7, #0]
 80019ea:	71fb      	strb	r3, [r7, #7]
    return Camera_ReadReg(&hcamera,reg,data);
 80019ec:	79fb      	ldrb	r3, [r7, #7]
 80019ee:	683a      	ldr	r2, [r7, #0]
 80019f0:	4619      	mov	r1, r3
 80019f2:	4804      	ldr	r0, [pc, #16]	@ (8001a04 <ov7725_RD_Reg+0x24>)
 80019f4:	f7fe fd33 	bl	800045e <Camera_ReadReg>
 80019f8:	4603      	mov	r3, r0
 80019fa:	b2db      	uxtb	r3, r3
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3708      	adds	r7, #8
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	24040a84 	.word	0x24040a84

08001a08 <ov7725_reset>:

static int ov7725_reset(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
    // Reset all registers
    int ret = ov7725_WR_Reg( COM7, COM7_RESET);
 8001a0e:	2180      	movs	r1, #128	@ 0x80
 8001a10:	2012      	movs	r0, #18
 8001a12:	f7ff ffcf 	bl	80019b4 <ov7725_WR_Reg>
 8001a16:	4603      	mov	r3, r0
 8001a18:	607b      	str	r3, [r7, #4]

    // Delay 2 ms
    Camera_delay(2);
 8001a1a:	2002      	movs	r0, #2
 8001a1c:	f003 fe30 	bl	8005680 <HAL_Delay>

    // Write default regsiters
    for (int i = 0; ov7725_default_regs[i][0]; i++) {
 8001a20:	2300      	movs	r3, #0
 8001a22:	603b      	str	r3, [r7, #0]
 8001a24:	e014      	b.n	8001a50 <ov7725_reset+0x48>
        ret |= ov7725_WR_Reg(ov7725_default_regs[i][0], ov7725_default_regs[i][1]);
 8001a26:	4a12      	ldr	r2, [pc, #72]	@ (8001a70 <ov7725_reset+0x68>)
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8001a2e:	4910      	ldr	r1, [pc, #64]	@ (8001a70 <ov7725_reset+0x68>)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	440b      	add	r3, r1
 8001a36:	785b      	ldrb	r3, [r3, #1]
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4610      	mov	r0, r2
 8001a3c:	f7ff ffba 	bl	80019b4 <ov7725_WR_Reg>
 8001a40:	4603      	mov	r3, r0
 8001a42:	461a      	mov	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	607b      	str	r3, [r7, #4]
    for (int i = 0; ov7725_default_regs[i][0]; i++) {
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	603b      	str	r3, [r7, #0]
 8001a50:	4a07      	ldr	r2, [pc, #28]	@ (8001a70 <ov7725_reset+0x68>)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d1e4      	bne.n	8001a26 <ov7725_reset+0x1e>
    }

    // Delay 300 ms
    Camera_delay(300);
 8001a5c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001a60:	f003 fe0e 	bl	8005680 <HAL_Delay>

    return ret;
 8001a64:	687b      	ldr	r3, [r7, #4]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	0801a050 	.word	0x0801a050

08001a74 <ov7725_set_pixformat>:

static int ov7725_set_pixformat(pixformat_t pixformat)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	71fb      	strb	r3, [r7, #7]
    uint8_t reg;
    int ret = ov7725_RD_Reg( COM7, &reg);
 8001a7e:	f107 030b 	add.w	r3, r7, #11
 8001a82:	4619      	mov	r1, r3
 8001a84:	2012      	movs	r0, #18
 8001a86:	f7ff ffab 	bl	80019e0 <ov7725_RD_Reg>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	60fb      	str	r3, [r7, #12]

    switch (pixformat) {
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	2b05      	cmp	r3, #5
 8001a92:	d02c      	beq.n	8001aee <ov7725_set_pixformat+0x7a>
 8001a94:	2b05      	cmp	r3, #5
 8001a96:	dc3e      	bgt.n	8001b16 <ov7725_set_pixformat+0xa2>
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d005      	beq.n	8001aa8 <ov7725_set_pixformat+0x34>
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	dd3a      	ble.n	8001b16 <ov7725_set_pixformat+0xa2>
 8001aa0:	3b03      	subs	r3, #3
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d837      	bhi.n	8001b16 <ov7725_set_pixformat+0xa2>
 8001aa6:	e013      	b.n	8001ad0 <ov7725_set_pixformat+0x5c>
        case PIXFORMAT_RGB565:
            reg = COM7_SET_FMT(reg, COM7_FMT_RGB);
 8001aa8:	7afb      	ldrb	r3, [r7, #11]
 8001aaa:	b25b      	sxtb	r3, r3
 8001aac:	f023 0303 	bic.w	r3, r3, #3
 8001ab0:	b25b      	sxtb	r3, r3
 8001ab2:	f043 0302 	orr.w	r3, r3, #2
 8001ab6:	b25b      	sxtb	r3, r3
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	72fb      	strb	r3, [r7, #11]
            ret |= ov7725_WR_Reg( DSP_CTRL4, DSP_CTRL4_YUV_RGB);
 8001abc:	2100      	movs	r1, #0
 8001abe:	2067      	movs	r0, #103	@ 0x67
 8001ac0:	f7ff ff78 	bl	80019b4 <ov7725_WR_Reg>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	60fb      	str	r3, [r7, #12]
            break;
 8001ace:	e025      	b.n	8001b1c <ov7725_set_pixformat+0xa8>
        case PIXFORMAT_YUV422:
        case PIXFORMAT_GRAYSCALE:
            reg = COM7_SET_FMT(reg, COM7_FMT_YUV);
 8001ad0:	7afb      	ldrb	r3, [r7, #11]
 8001ad2:	f023 0303 	bic.w	r3, r3, #3
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	72fb      	strb	r3, [r7, #11]
            ret |= ov7725_WR_Reg(DSP_CTRL4, DSP_CTRL4_YUV_RGB);
 8001ada:	2100      	movs	r1, #0
 8001adc:	2067      	movs	r0, #103	@ 0x67
 8001ade:	f7ff ff69 	bl	80019b4 <ov7725_WR_Reg>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	60fb      	str	r3, [r7, #12]
            break;
 8001aec:	e016      	b.n	8001b1c <ov7725_set_pixformat+0xa8>
        case PIXFORMAT_BAYER:
            reg = COM7_SET_FMT(reg, COM7_FMT_P_BAYER);
 8001aee:	7afb      	ldrb	r3, [r7, #11]
 8001af0:	b25b      	sxtb	r3, r3
 8001af2:	f023 0303 	bic.w	r3, r3, #3
 8001af6:	b25b      	sxtb	r3, r3
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	b25b      	sxtb	r3, r3
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	72fb      	strb	r3, [r7, #11]
            ret |= ov7725_WR_Reg(DSP_CTRL4, DSP_CTRL4_RAW8);
 8001b02:	2102      	movs	r1, #2
 8001b04:	2067      	movs	r0, #103	@ 0x67
 8001b06:	f7ff ff55 	bl	80019b4 <ov7725_WR_Reg>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	60fb      	str	r3, [r7, #12]
            break;
 8001b14:	e002      	b.n	8001b1c <ov7725_set_pixformat+0xa8>
        default:
            return -1;
 8001b16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b1a:	e008      	b.n	8001b2e <ov7725_set_pixformat+0xba>
    }

    // Write back register
    return ov7725_WR_Reg(COM7, reg) | ret;
 8001b1c:	7afb      	ldrb	r3, [r7, #11]
 8001b1e:	4619      	mov	r1, r3
 8001b20:	2012      	movs	r0, #18
 8001b22:	f7ff ff47 	bl	80019b4 <ov7725_WR_Reg>
 8001b26:	4603      	mov	r3, r0
 8001b28:	461a      	mov	r2, r3
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	4313      	orrs	r3, r2
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
	...

08001b38 <ov7725_set_framesize>:

static int ov7725_set_framesize(framesize_t framesize)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b088      	sub	sp, #32
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	4603      	mov	r3, r0
 8001b40:	71fb      	strb	r3, [r7, #7]
    uint8_t reg;
    int ret=0;
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
    uint16_t w = dvp_cam_resolution[framesize][0];
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	4a99      	ldr	r2, [pc, #612]	@ (8001db0 <ov7725_set_framesize+0x278>)
 8001b4a:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8001b4e:	837b      	strh	r3, [r7, #26]
    uint16_t h = dvp_cam_resolution[framesize][1];
 8001b50:	79fb      	ldrb	r3, [r7, #7]
 8001b52:	4a97      	ldr	r2, [pc, #604]	@ (8001db0 <ov7725_set_framesize+0x278>)
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	4413      	add	r3, r2
 8001b58:	885b      	ldrh	r3, [r3, #2]
 8001b5a:	833b      	strh	r3, [r7, #24]
    bool vflip;

    if ((w > 640) || (h > 480)) {
 8001b5c:	8b7b      	ldrh	r3, [r7, #26]
 8001b5e:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8001b62:	d803      	bhi.n	8001b6c <ov7725_set_framesize+0x34>
 8001b64:	8b3b      	ldrh	r3, [r7, #24]
 8001b66:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001b6a:	d902      	bls.n	8001b72 <ov7725_set_framesize+0x3a>
        return -1;
 8001b6c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b70:	e11a      	b.n	8001da8 <ov7725_set_framesize+0x270>
    }

    // Write MSBs
    ret |= ov7725_WR_Reg(HOUTSIZE, w>>2);
 8001b72:	8b7b      	ldrh	r3, [r7, #26]
 8001b74:	089b      	lsrs	r3, r3, #2
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	2029      	movs	r0, #41	@ 0x29
 8001b7e:	f7ff ff19 	bl	80019b4 <ov7725_WR_Reg>
 8001b82:	4603      	mov	r3, r0
 8001b84:	461a      	mov	r2, r3
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	61fb      	str	r3, [r7, #28]
    ret |= ov7725_WR_Reg(VOUTSIZE, h>>1);
 8001b8c:	8b3b      	ldrh	r3, [r7, #24]
 8001b8e:	085b      	lsrs	r3, r3, #1
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	4619      	mov	r1, r3
 8001b96:	202c      	movs	r0, #44	@ 0x2c
 8001b98:	f7ff ff0c 	bl	80019b4 <ov7725_WR_Reg>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	61fb      	str	r3, [r7, #28]

    // Write LSBs
    ret |= ov7725_WR_Reg(EXHCH, ((w&0x3) | ((h&0x1) << 2)));
 8001ba6:	8b7b      	ldrh	r3, [r7, #26]
 8001ba8:	b25b      	sxtb	r3, r3
 8001baa:	f003 0303 	and.w	r3, r3, #3
 8001bae:	b25a      	sxtb	r2, r3
 8001bb0:	8b3b      	ldrh	r3, [r7, #24]
 8001bb2:	b25b      	sxtb	r3, r3
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	b25b      	sxtb	r3, r3
 8001bb8:	f003 0304 	and.w	r3, r3, #4
 8001bbc:	b25b      	sxtb	r3, r3
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	b25b      	sxtb	r3, r3
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	202a      	movs	r0, #42	@ 0x2a
 8001bc8:	f7ff fef4 	bl	80019b4 <ov7725_WR_Reg>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	461a      	mov	r2, r3
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	61fb      	str	r3, [r7, #28]

    // Sample VFLIP
    ret |= ov7725_RD_Reg(COM3, &reg);
 8001bd6:	f107 030b 	add.w	r3, r7, #11
 8001bda:	4619      	mov	r1, r3
 8001bdc:	200c      	movs	r0, #12
 8001bde:	f7ff feff 	bl	80019e0 <ov7725_RD_Reg>
 8001be2:	4603      	mov	r3, r0
 8001be4:	461a      	mov	r2, r3
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	61fb      	str	r3, [r7, #28]
    vflip = reg & COM3_VFLIP;
 8001bec:	7afb      	ldrb	r3, [r7, #11]
 8001bee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	bf14      	ite	ne
 8001bf6:	2301      	movne	r3, #1
 8001bf8:	2300      	moveq	r3, #0
 8001bfa:	75fb      	strb	r3, [r7, #23]
    ret |= ov7725_RD_Reg(HREF, &reg);
 8001bfc:	f107 030b 	add.w	r3, r7, #11
 8001c00:	4619      	mov	r1, r3
 8001c02:	2032      	movs	r0, #50	@ 0x32
 8001c04:	f7ff feec 	bl	80019e0 <ov7725_RD_Reg>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	61fb      	str	r3, [r7, #28]
    ret |= ov7725_WR_Reg(HREF, (reg & 0xBF) | (vflip ? 0x40 : 0x00));
 8001c12:	7afb      	ldrb	r3, [r7, #11]
 8001c14:	b25b      	sxtb	r3, r3
 8001c16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001c1a:	b25b      	sxtb	r3, r3
 8001c1c:	7dfa      	ldrb	r2, [r7, #23]
 8001c1e:	2a00      	cmp	r2, #0
 8001c20:	d001      	beq.n	8001c26 <ov7725_set_framesize+0xee>
 8001c22:	2240      	movs	r2, #64	@ 0x40
 8001c24:	e000      	b.n	8001c28 <ov7725_set_framesize+0xf0>
 8001c26:	2200      	movs	r2, #0
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	b25b      	sxtb	r3, r3
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	4619      	mov	r1, r3
 8001c30:	2032      	movs	r0, #50	@ 0x32
 8001c32:	f7ff febf 	bl	80019b4 <ov7725_WR_Reg>
 8001c36:	4603      	mov	r3, r0
 8001c38:	461a      	mov	r2, r3
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	61fb      	str	r3, [r7, #28]

    if ((w <= 320) && (h <= 240)) {
 8001c40:	8b7b      	ldrh	r3, [r7, #26]
 8001c42:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001c46:	d84b      	bhi.n	8001ce0 <ov7725_set_framesize+0x1a8>
 8001c48:	8b3b      	ldrh	r3, [r7, #24]
 8001c4a:	2bf0      	cmp	r3, #240	@ 0xf0
 8001c4c:	d848      	bhi.n	8001ce0 <ov7725_set_framesize+0x1a8>
        // Set QVGA Resolution
        uint8_t reg;
        int ret = ov7725_RD_Reg(COM7, &reg);
 8001c4e:	f107 030a 	add.w	r3, r7, #10
 8001c52:	4619      	mov	r1, r3
 8001c54:	2012      	movs	r0, #18
 8001c56:	f7ff fec3 	bl	80019e0 <ov7725_RD_Reg>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	613b      	str	r3, [r7, #16]
        reg = COM7_SET_RES(reg, COM7_RES_QVGA);
 8001c5e:	7abb      	ldrb	r3, [r7, #10]
 8001c60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	72bb      	strb	r3, [r7, #10]
        ret |= ov7725_WR_Reg(COM7, reg);
 8001c68:	7abb      	ldrb	r3, [r7, #10]
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	2012      	movs	r0, #18
 8001c6e:	f7ff fea1 	bl	80019b4 <ov7725_WR_Reg>
 8001c72:	4603      	mov	r3, r0
 8001c74:	461a      	mov	r2, r3
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	613b      	str	r3, [r7, #16]

        // Set QVGA Window Size
        ret |= ov7725_WR_Reg(HSTART, 0x3F);
 8001c7c:	213f      	movs	r1, #63	@ 0x3f
 8001c7e:	2017      	movs	r0, #23
 8001c80:	f7ff fe98 	bl	80019b4 <ov7725_WR_Reg>
 8001c84:	4603      	mov	r3, r0
 8001c86:	461a      	mov	r2, r3
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	613b      	str	r3, [r7, #16]
        ret |= ov7725_WR_Reg(HSIZE,  0x50);
 8001c8e:	2150      	movs	r1, #80	@ 0x50
 8001c90:	2018      	movs	r0, #24
 8001c92:	f7ff fe8f 	bl	80019b4 <ov7725_WR_Reg>
 8001c96:	4603      	mov	r3, r0
 8001c98:	461a      	mov	r2, r3
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]
        ret |= ov7725_WR_Reg(VSTART, 0x03 - vflip);
 8001ca0:	7dfb      	ldrb	r3, [r7, #23]
 8001ca2:	f1c3 0303 	rsb	r3, r3, #3
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	4619      	mov	r1, r3
 8001caa:	2019      	movs	r0, #25
 8001cac:	f7ff fe82 	bl	80019b4 <ov7725_WR_Reg>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	613b      	str	r3, [r7, #16]
        ret |= ov7725_WR_Reg(VSIZE,  0x78);
 8001cba:	2178      	movs	r1, #120	@ 0x78
 8001cbc:	201a      	movs	r0, #26
 8001cbe:	f7ff fe79 	bl	80019b4 <ov7725_WR_Reg>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	613b      	str	r3, [r7, #16]

        // Enable auto-scaling/zooming factors
        ret |= ov7725_WR_Reg(DSPAUTO, 0xFF);
 8001ccc:	21ff      	movs	r1, #255	@ 0xff
 8001cce:	20ac      	movs	r0, #172	@ 0xac
 8001cd0:	f7ff fe70 	bl	80019b4 <ov7725_WR_Reg>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
    if ((w <= 320) && (h <= 240)) {
 8001cde:	e062      	b.n	8001da6 <ov7725_set_framesize+0x26e>
    } else {
        // Set VGA Resolution
        uint8_t reg;
        int ret = ov7725_RD_Reg(COM7, &reg);
 8001ce0:	f107 0309 	add.w	r3, r7, #9
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	2012      	movs	r0, #18
 8001ce8:	f7ff fe7a 	bl	80019e0 <ov7725_RD_Reg>
 8001cec:	4603      	mov	r3, r0
 8001cee:	60fb      	str	r3, [r7, #12]
        reg = COM7_SET_RES(reg, COM7_RES_VGA);
 8001cf0:	7a7b      	ldrb	r3, [r7, #9]
 8001cf2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	727b      	strb	r3, [r7, #9]
        ret |= ov7725_WR_Reg(COM7, reg);
 8001cfa:	7a7b      	ldrb	r3, [r7, #9]
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	2012      	movs	r0, #18
 8001d00:	f7ff fe58 	bl	80019b4 <ov7725_WR_Reg>
 8001d04:	4603      	mov	r3, r0
 8001d06:	461a      	mov	r2, r3
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	60fb      	str	r3, [r7, #12]

        // Set VGA Window Size
        ret |= ov7725_WR_Reg(HSTART, 0x23);
 8001d0e:	2123      	movs	r1, #35	@ 0x23
 8001d10:	2017      	movs	r0, #23
 8001d12:	f7ff fe4f 	bl	80019b4 <ov7725_WR_Reg>
 8001d16:	4603      	mov	r3, r0
 8001d18:	461a      	mov	r2, r3
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	60fb      	str	r3, [r7, #12]
        ret |= ov7725_WR_Reg(HSIZE,  0xA0);
 8001d20:	21a0      	movs	r1, #160	@ 0xa0
 8001d22:	2018      	movs	r0, #24
 8001d24:	f7ff fe46 	bl	80019b4 <ov7725_WR_Reg>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	60fb      	str	r3, [r7, #12]
        ret |= ov7725_WR_Reg(VSTART, 0x07 - vflip);
 8001d32:	7dfb      	ldrb	r3, [r7, #23]
 8001d34:	f1c3 0307 	rsb	r3, r3, #7
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	2019      	movs	r0, #25
 8001d3e:	f7ff fe39 	bl	80019b4 <ov7725_WR_Reg>
 8001d42:	4603      	mov	r3, r0
 8001d44:	461a      	mov	r2, r3
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	60fb      	str	r3, [r7, #12]
        ret |= ov7725_WR_Reg(VSIZE,  0xF0);
 8001d4c:	21f0      	movs	r1, #240	@ 0xf0
 8001d4e:	201a      	movs	r0, #26
 8001d50:	f7ff fe30 	bl	80019b4 <ov7725_WR_Reg>
 8001d54:	4603      	mov	r3, r0
 8001d56:	461a      	mov	r2, r3
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	60fb      	str	r3, [r7, #12]

        // Disable auto-scaling/zooming factors
        ret |= ov7725_WR_Reg(DSPAUTO, 0xF3);
 8001d5e:	21f3      	movs	r1, #243	@ 0xf3
 8001d60:	20ac      	movs	r0, #172	@ 0xac
 8001d62:	f7ff fe27 	bl	80019b4 <ov7725_WR_Reg>
 8001d66:	4603      	mov	r3, r0
 8001d68:	461a      	mov	r2, r3
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	60fb      	str	r3, [r7, #12]

        // Clear auto-scaling/zooming factors
        ret |= ov7725_WR_Reg(SCAL0, 0x00);
 8001d70:	2100      	movs	r1, #0
 8001d72:	20a0      	movs	r0, #160	@ 0xa0
 8001d74:	f7ff fe1e 	bl	80019b4 <ov7725_WR_Reg>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	60fb      	str	r3, [r7, #12]
        ret |= ov7725_WR_Reg(SCAL1, 0x40);
 8001d82:	2140      	movs	r1, #64	@ 0x40
 8001d84:	20a1      	movs	r0, #161	@ 0xa1
 8001d86:	f7ff fe15 	bl	80019b4 <ov7725_WR_Reg>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	60fb      	str	r3, [r7, #12]
        ret |= ov7725_WR_Reg(SCAL2, 0x40);
 8001d94:	2140      	movs	r1, #64	@ 0x40
 8001d96:	20a2      	movs	r0, #162	@ 0xa2
 8001d98:	f7ff fe0c 	bl	80019b4 <ov7725_WR_Reg>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	461a      	mov	r2, r3
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	60fb      	str	r3, [r7, #12]
    }

    return ret;
 8001da6:	69fb      	ldr	r3, [r7, #28]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3720      	adds	r7, #32
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	080198f4 	.word	0x080198f4

08001db4 <ov7725_set_hmirror>:
static int ov7725_set_hmirror(int enable)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
    uint8_t reg;
    int ret = ov7725_RD_Reg(COM3, &reg);
 8001dbc:	f107 030b 	add.w	r3, r7, #11
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	200c      	movs	r0, #12
 8001dc4:	f7ff fe0c 	bl	80019e0 <ov7725_RD_Reg>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	60fb      	str	r3, [r7, #12]
    ret |= ov7725_WR_Reg(COM3, COM3_SET_MIRROR(reg, enable)) ;
 8001dcc:	7afb      	ldrb	r3, [r7, #11]
 8001dce:	b25b      	sxtb	r3, r3
 8001dd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001dd4:	b25a      	sxtb	r2, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	b25b      	sxtb	r3, r3
 8001dda:	019b      	lsls	r3, r3, #6
 8001ddc:	b25b      	sxtb	r3, r3
 8001dde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001de2:	b25b      	sxtb	r3, r3
 8001de4:	4313      	orrs	r3, r2
 8001de6:	b25b      	sxtb	r3, r3
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	4619      	mov	r1, r3
 8001dec:	200c      	movs	r0, #12
 8001dee:	f7ff fde1 	bl	80019b4 <ov7725_WR_Reg>
 8001df2:	4603      	mov	r3, r0
 8001df4:	461a      	mov	r2, r3
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	60fb      	str	r3, [r7, #12]

    return ret;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <ov7725_set_vflip>:

static int ov7725_set_vflip(int enable)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
    uint8_t reg;
    int ret = ov7725_RD_Reg(COM3, &reg);
 8001e10:	f107 030b 	add.w	r3, r7, #11
 8001e14:	4619      	mov	r1, r3
 8001e16:	200c      	movs	r0, #12
 8001e18:	f7ff fde2 	bl	80019e0 <ov7725_RD_Reg>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	60fb      	str	r3, [r7, #12]
    ret |= ov7725_WR_Reg(COM3, COM3_SET_FLIP(reg, enable));
 8001e20:	7afb      	ldrb	r3, [r7, #11]
 8001e22:	b25b      	sxtb	r3, r3
 8001e24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001e28:	b25a      	sxtb	r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	b25b      	sxtb	r3, r3
 8001e2e:	01db      	lsls	r3, r3, #7
 8001e30:	b25b      	sxtb	r3, r3
 8001e32:	4313      	orrs	r3, r2
 8001e34:	b25b      	sxtb	r3, r3
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	4619      	mov	r1, r3
 8001e3a:	200c      	movs	r0, #12
 8001e3c:	f7ff fdba 	bl	80019b4 <ov7725_WR_Reg>
 8001e40:	4603      	mov	r3, r0
 8001e42:	461a      	mov	r2, r3
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	60fb      	str	r3, [r7, #12]
    // Apply new vertical flip setting.
    ret |= ov7725_set_framesize(hcamera.framesize);
 8001e4a:	4b07      	ldr	r3, [pc, #28]	@ (8001e68 <ov7725_set_vflip+0x60>)
 8001e4c:	7c1b      	ldrb	r3, [r3, #16]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7ff fe72 	bl	8001b38 <ov7725_set_framesize>
 8001e54:	4602      	mov	r2, r0
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	60fb      	str	r3, [r7, #12]

    return ret;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3710      	adds	r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	24040a84 	.word	0x24040a84

08001e6c <ov7725_init>:

int ov7725_init(framesize_t framesize)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	4603      	mov	r3, r0
 8001e74:	71fb      	strb	r3, [r7, #7]
    ov7725_reset();
 8001e76:	f7ff fdc7 	bl	8001a08 <ov7725_reset>

    hcamera.framesize = framesize;
 8001e7a:	4a0d      	ldr	r2, [pc, #52]	@ (8001eb0 <ov7725_init+0x44>)
 8001e7c:	79fb      	ldrb	r3, [r7, #7]
 8001e7e:	7413      	strb	r3, [r2, #16]
    hcamera.pixformat = PIXFORMAT_RGB565;
 8001e80:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb0 <ov7725_init+0x44>)
 8001e82:	2201      	movs	r2, #1
 8001e84:	745a      	strb	r2, [r3, #17]

    ov7725_set_pixformat(hcamera.pixformat);
 8001e86:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb0 <ov7725_init+0x44>)
 8001e88:	7c5b      	ldrb	r3, [r3, #17]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7ff fdf2 	bl	8001a74 <ov7725_set_pixformat>
    ov7725_set_framesize(hcamera.framesize);
 8001e90:	4b07      	ldr	r3, [pc, #28]	@ (8001eb0 <ov7725_init+0x44>)
 8001e92:	7c1b      	ldrb	r3, [r3, #16]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff fe4f 	bl	8001b38 <ov7725_set_framesize>

    ov7725_set_hmirror(1);
 8001e9a:	2001      	movs	r0, #1
 8001e9c:	f7ff ff8a 	bl	8001db4 <ov7725_set_hmirror>
    ov7725_set_vflip(1);
 8001ea0:	2001      	movs	r0, #1
 8001ea2:	f7ff ffb1 	bl	8001e08 <ov7725_set_vflip>

    return 1;
 8001ea6:	2301      	movs	r3, #1
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	24040a84 	.word	0x24040a84

08001eb4 <LCD_Test>:

ST7735_Object_t st7735_pObj;
uint32_t st7735_id;

void LCD_Test(void)
{
 8001eb4:	b5b0      	push	{r4, r5, r7, lr}
 8001eb6:	b088      	sub	sp, #32
 8001eb8:	af02      	add	r7, sp, #8
	uint8_t text[20];
	
	#ifdef TFT96
	ST7735Ctx.Orientation = ST7735_ORIENTATION_LANDSCAPE_ROT180;
 8001eba:	4b7d      	ldr	r3, [pc, #500]	@ (80020b0 <LCD_Test+0x1fc>)
 8001ebc:	2203      	movs	r2, #3
 8001ebe:	609a      	str	r2, [r3, #8]
	ST7735Ctx.Panel = HannStar_Panel;
 8001ec0:	4b7b      	ldr	r3, [pc, #492]	@ (80020b0 <LCD_Test+0x1fc>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = ST7735_0_9_inch_screen;
 8001ec6:	4b7a      	ldr	r3, [pc, #488]	@ (80020b0 <LCD_Test+0x1fc>)
 8001ec8:	2201      	movs	r2, #1
 8001eca:	735a      	strb	r2, [r3, #13]
	#else
//	error "Unknown Screen"
	
	#endif
	
	ST7735_RegisterBusIO(&st7735_pObj,&st7735_pIO);
 8001ecc:	4979      	ldr	r1, [pc, #484]	@ (80020b4 <LCD_Test+0x200>)
 8001ece:	487a      	ldr	r0, [pc, #488]	@ (80020b8 <LCD_Test+0x204>)
 8001ed0:	f000 fcfe 	bl	80028d0 <ST7735_RegisterBusIO>
	ST7735_LCD_Driver.Init(&st7735_pObj,ST7735_FORMAT_RBG565,&ST7735Ctx);
 8001ed4:	4b79      	ldr	r3, [pc, #484]	@ (80020bc <LCD_Test+0x208>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a75      	ldr	r2, [pc, #468]	@ (80020b0 <LCD_Test+0x1fc>)
 8001eda:	2105      	movs	r1, #5
 8001edc:	4876      	ldr	r0, [pc, #472]	@ (80020b8 <LCD_Test+0x204>)
 8001ede:	4798      	blx	r3
	ST7735_LCD_Driver.ReadID(&st7735_pObj,&st7735_id);
 8001ee0:	4b76      	ldr	r3, [pc, #472]	@ (80020bc <LCD_Test+0x208>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	4976      	ldr	r1, [pc, #472]	@ (80020c0 <LCD_Test+0x20c>)
 8001ee6:	4874      	ldr	r0, [pc, #464]	@ (80020b8 <LCD_Test+0x204>)
 8001ee8:	4798      	blx	r3
	
	LCD_SetBrightness(0);
 8001eea:	2000      	movs	r0, #0
 8001eec:	f000 f8fa 	bl	80020e4 <LCD_SetBrightness>
	
	#ifdef TFT96
	extern unsigned char WeActStudiologo_160_80[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_160_80);
 8001ef0:	4b72      	ldr	r3, [pc, #456]	@ (80020bc <LCD_Test+0x208>)
 8001ef2:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8001ef4:	4b73      	ldr	r3, [pc, #460]	@ (80020c4 <LCD_Test+0x210>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	2100      	movs	r1, #0
 8001efa:	486f      	ldr	r0, [pc, #444]	@ (80020b8 <LCD_Test+0x204>)
 8001efc:	47a0      	blx	r4
	#elif TFT18
	extern unsigned char WeActStudiologo_128_160[];
	ST7735_LCD_Driver.DrawBitmap(&st7735_pObj,0,0,WeActStudiologo_128_160);	
	#endif
	
  uint32_t tick = get_tick();
 8001efe:	f003 fbb3 	bl	8005668 <HAL_GetTick>
 8001f02:	6178      	str	r0, [r7, #20]
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 8001f04:	e06a      	b.n	8001fdc <LCD_Test+0x128>
	{
		delay_ms(10);
 8001f06:	200a      	movs	r0, #10
 8001f08:	f003 fbba 	bl	8005680 <HAL_Delay>

		if (get_tick() - tick <= 1000)
 8001f0c:	f003 fbac 	bl	8005668 <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f1a:	d80f      	bhi.n	8001f3c <LCD_Test+0x88>
			LCD_SetBrightness((get_tick() - tick) * 100 / 1000);
 8001f1c:	f003 fba4 	bl	8005668 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2264      	movs	r2, #100	@ 0x64
 8001f28:	fb02 f303 	mul.w	r3, r2, r3
 8001f2c:	4a66      	ldr	r2, [pc, #408]	@ (80020c8 <LCD_Test+0x214>)
 8001f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f32:	099b      	lsrs	r3, r3, #6
 8001f34:	4618      	mov	r0, r3
 8001f36:	f000 f8d5 	bl	80020e4 <LCD_SetBrightness>
 8001f3a:	e04f      	b.n	8001fdc <LCD_Test+0x128>
		else if (get_tick() - tick <= 3000)
 8001f3c:	f003 fb94 	bl	8005668 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d83d      	bhi.n	8001fca <LCD_Test+0x116>
		{
			sprintf((char *)&text, "%03d", (get_tick() - tick - 1000) / 10);
 8001f4e:	f003 fb8b 	bl	8005668 <HAL_GetTick>
 8001f52:	4602      	mov	r2, r0
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8001f5c:	4a5b      	ldr	r2, [pc, #364]	@ (80020cc <LCD_Test+0x218>)
 8001f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f62:	08da      	lsrs	r2, r3, #3
 8001f64:	463b      	mov	r3, r7
 8001f66:	495a      	ldr	r1, [pc, #360]	@ (80020d0 <LCD_Test+0x21c>)
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f017 f865 	bl	8019038 <siprintf>
			LCD_ShowString(ST7735Ctx.Width - 30, 1, ST7735Ctx.Width, 16, 16, text);
 8001f6e:	4b50      	ldr	r3, [pc, #320]	@ (80020b0 <LCD_Test+0x1fc>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	3b1e      	subs	r3, #30
 8001f76:	b298      	uxth	r0, r3
 8001f78:	4b4d      	ldr	r3, [pc, #308]	@ (80020b0 <LCD_Test+0x1fc>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	b29a      	uxth	r2, r3
 8001f7e:	463b      	mov	r3, r7
 8001f80:	9301      	str	r3, [sp, #4]
 8001f82:	2310      	movs	r3, #16
 8001f84:	9300      	str	r3, [sp, #0]
 8001f86:	2310      	movs	r3, #16
 8001f88:	2101      	movs	r1, #1
 8001f8a:	f000 fb53 	bl	8002634 <LCD_ShowString>
			ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, ST7735Ctx.Height - 3, (get_tick() - tick - 1000) * ST7735Ctx.Width / 2000, 3, 0xFFFF);
 8001f8e:	4b4b      	ldr	r3, [pc, #300]	@ (80020bc <LCD_Test+0x208>)
 8001f90:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8001f92:	4b47      	ldr	r3, [pc, #284]	@ (80020b0 <LCD_Test+0x1fc>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	1edd      	subs	r5, r3, #3
 8001f98:	f003 fb66 	bl	8005668 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8001fa6:	4a42      	ldr	r2, [pc, #264]	@ (80020b0 <LCD_Test+0x1fc>)
 8001fa8:	6812      	ldr	r2, [r2, #0]
 8001faa:	fb02 f303 	mul.w	r3, r2, r3
 8001fae:	4a46      	ldr	r2, [pc, #280]	@ (80020c8 <LCD_Test+0x214>)
 8001fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb4:	09db      	lsrs	r3, r3, #7
 8001fb6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fba:	9201      	str	r2, [sp, #4]
 8001fbc:	2203      	movs	r2, #3
 8001fbe:	9200      	str	r2, [sp, #0]
 8001fc0:	462a      	mov	r2, r5
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	483c      	ldr	r0, [pc, #240]	@ (80020b8 <LCD_Test+0x204>)
 8001fc6:	47a0      	blx	r4
 8001fc8:	e008      	b.n	8001fdc <LCD_Test+0x128>
		}
		else if (get_tick() - tick > 3000)
 8001fca:	f003 fb4d 	bl	8005668 <HAL_GetTick>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d808      	bhi.n	8001fee <LCD_Test+0x13a>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) != GPIO_PIN_SET)
 8001fdc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001fe0:	483c      	ldr	r0, [pc, #240]	@ (80020d4 <LCD_Test+0x220>)
 8001fe2:	f007 f905 	bl	80091f0 <HAL_GPIO_ReadPin>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d18c      	bne.n	8001f06 <LCD_Test+0x52>
 8001fec:	e004      	b.n	8001ff8 <LCD_Test+0x144>
			break;
 8001fee:	bf00      	nop
	}
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 8001ff0:	e002      	b.n	8001ff8 <LCD_Test+0x144>
	{
		delay_ms(10);
 8001ff2:	200a      	movs	r0, #10
 8001ff4:	f003 fb44 	bl	8005680 <HAL_Delay>
	while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_SET)
 8001ff8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ffc:	4835      	ldr	r0, [pc, #212]	@ (80020d4 <LCD_Test+0x220>)
 8001ffe:	f007 f8f7 	bl	80091f0 <HAL_GPIO_ReadPin>
 8002002:	4603      	mov	r3, r0
 8002004:	2b01      	cmp	r3, #1
 8002006:	d0f4      	beq.n	8001ff2 <LCD_Test+0x13e>
	}
	LCD_Light(0, 300);
 8002008:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 800200c:	2000      	movs	r0, #0
 800200e:	f000 f885 	bl	800211c <LCD_Light>

	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 0, ST7735Ctx.Width,ST7735Ctx.Height, BLACK);
 8002012:	4b2a      	ldr	r3, [pc, #168]	@ (80020bc <LCD_Test+0x208>)
 8002014:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8002016:	4b26      	ldr	r3, [pc, #152]	@ (80020b0 <LCD_Test+0x1fc>)
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	4b25      	ldr	r3, [pc, #148]	@ (80020b0 <LCD_Test+0x1fc>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	2100      	movs	r1, #0
 8002020:	9101      	str	r1, [sp, #4]
 8002022:	9300      	str	r3, [sp, #0]
 8002024:	4613      	mov	r3, r2
 8002026:	2200      	movs	r2, #0
 8002028:	2100      	movs	r1, #0
 800202a:	4823      	ldr	r0, [pc, #140]	@ (80020b8 <LCD_Test+0x204>)
 800202c:	47a0      	blx	r4

	sprintf((char *)&text, "WeAct Studio");
 800202e:	463b      	mov	r3, r7
 8002030:	4929      	ldr	r1, [pc, #164]	@ (80020d8 <LCD_Test+0x224>)
 8002032:	4618      	mov	r0, r3
 8002034:	f017 f800 	bl	8019038 <siprintf>
	LCD_ShowString(4, 4, ST7735Ctx.Width, 16, 16, text);
 8002038:	4b1d      	ldr	r3, [pc, #116]	@ (80020b0 <LCD_Test+0x1fc>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	b29a      	uxth	r2, r3
 800203e:	463b      	mov	r3, r7
 8002040:	9301      	str	r3, [sp, #4]
 8002042:	2310      	movs	r3, #16
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	2310      	movs	r3, #16
 8002048:	2104      	movs	r1, #4
 800204a:	2004      	movs	r0, #4
 800204c:	f000 faf2 	bl	8002634 <LCD_ShowString>
	sprintf((char *)&text, "STM32H7xx 0x%X", HAL_GetDEVID());
 8002050:	f003 fb3a 	bl	80056c8 <HAL_GetDEVID>
 8002054:	4602      	mov	r2, r0
 8002056:	463b      	mov	r3, r7
 8002058:	4920      	ldr	r1, [pc, #128]	@ (80020dc <LCD_Test+0x228>)
 800205a:	4618      	mov	r0, r3
 800205c:	f016 ffec 	bl	8019038 <siprintf>
	LCD_ShowString(4, 22, ST7735Ctx.Width, 16, 16, text);
 8002060:	4b13      	ldr	r3, [pc, #76]	@ (80020b0 <LCD_Test+0x1fc>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	b29a      	uxth	r2, r3
 8002066:	463b      	mov	r3, r7
 8002068:	9301      	str	r3, [sp, #4]
 800206a:	2310      	movs	r3, #16
 800206c:	9300      	str	r3, [sp, #0]
 800206e:	2310      	movs	r3, #16
 8002070:	2116      	movs	r1, #22
 8002072:	2004      	movs	r0, #4
 8002074:	f000 fade 	bl	8002634 <LCD_ShowString>
	sprintf((char *)&text, "LCD ID:0x%X", st7735_id);
 8002078:	4b11      	ldr	r3, [pc, #68]	@ (80020c0 <LCD_Test+0x20c>)
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	463b      	mov	r3, r7
 800207e:	4918      	ldr	r1, [pc, #96]	@ (80020e0 <LCD_Test+0x22c>)
 8002080:	4618      	mov	r0, r3
 8002082:	f016 ffd9 	bl	8019038 <siprintf>
	LCD_ShowString(4, 40, ST7735Ctx.Width, 16, 16, text);
 8002086:	4b0a      	ldr	r3, [pc, #40]	@ (80020b0 <LCD_Test+0x1fc>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	b29a      	uxth	r2, r3
 800208c:	463b      	mov	r3, r7
 800208e:	9301      	str	r3, [sp, #4]
 8002090:	2310      	movs	r3, #16
 8002092:	9300      	str	r3, [sp, #0]
 8002094:	2310      	movs	r3, #16
 8002096:	2128      	movs	r1, #40	@ 0x28
 8002098:	2004      	movs	r0, #4
 800209a:	f000 facb 	bl	8002634 <LCD_ShowString>

	LCD_Light(100, 200);
 800209e:	21c8      	movs	r1, #200	@ 0xc8
 80020a0:	2064      	movs	r0, #100	@ 0x64
 80020a2:	f000 f83b 	bl	800211c <LCD_Light>
}
 80020a6:	bf00      	nop
 80020a8:	3718      	adds	r7, #24
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bdb0      	pop	{r4, r5, r7, pc}
 80020ae:	bf00      	nop
 80020b0:	24040ae0 	.word	0x24040ae0
 80020b4:	24000004 	.word	0x24000004
 80020b8:	24040aa0 	.word	0x24040aa0
 80020bc:	24000028 	.word	0x24000028
 80020c0:	24040ad8 	.word	0x24040ad8
 80020c4:	0801ab44 	.word	0x0801ab44
 80020c8:	10624dd3 	.word	0x10624dd3
 80020cc:	cccccccd 	.word	0xcccccccd
 80020d0:	080197e0 	.word	0x080197e0
 80020d4:	58020800 	.word	0x58020800
 80020d8:	080197e8 	.word	0x080197e8
 80020dc:	080197f8 	.word	0x080197f8
 80020e0:	08019808 	.word	0x08019808

080020e4 <LCD_SetBrightness>:

void LCD_SetBrightness(uint32_t Brightness)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(LCD_Brightness_timer, LCD_Brightness_channel, Brightness);
 80020ec:	4b04      	ldr	r3, [pc, #16]	@ (8002100 <LCD_SetBrightness+0x1c>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80020f4:	bf00      	nop
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	2404120c 	.word	0x2404120c

08002104 <LCD_GetBrightness>:

uint32_t LCD_GetBrightness(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
		return __HAL_TIM_GetCompare(LCD_Brightness_timer, LCD_Brightness_channel);
 8002108:	4b03      	ldr	r3, [pc, #12]	@ (8002118 <LCD_GetBrightness+0x14>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
}
 800210e:	4618      	mov	r0, r3
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr
 8002118:	2404120c 	.word	0x2404120c

0800211c <LCD_Light>:

// ��Ļ�𽥱������߱䰵
// Brightness_Dis: Ŀ��ֵ
// time: �ﵽĿ��ֵ��ʱ��,��λ: ms
void LCD_Light(uint32_t Brightness_Dis,uint32_t time)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b08a      	sub	sp, #40	@ 0x28
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
	uint32_t Brightness_Now;
	uint32_t time_now;
	float temp1,temp2;
	float k,set;
	
	Brightness_Now = LCD_GetBrightness();
 8002126:	f7ff ffed 	bl	8002104 <LCD_GetBrightness>
 800212a:	6278      	str	r0, [r7, #36]	@ 0x24
	time_now = 0;
 800212c:	2300      	movs	r3, #0
 800212e:	623b      	str	r3, [r7, #32]
	if(Brightness_Now == Brightness_Dis)
 8002130:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	429a      	cmp	r2, r3
 8002136:	d05e      	beq.n	80021f6 <LCD_Light+0xda>
		return;
	
	if(time == time_now)
 8002138:	683a      	ldr	r2, [r7, #0]
 800213a:	6a3b      	ldr	r3, [r7, #32]
 800213c:	429a      	cmp	r2, r3
 800213e:	d05c      	beq.n	80021fa <LCD_Light+0xde>
		return;
	
	temp1 = Brightness_Now;
 8002140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002142:	ee07 3a90 	vmov	s15, r3
 8002146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800214a:	edc7 7a07 	vstr	s15, [r7, #28]
	temp1 = temp1 - Brightness_Dis;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	ee07 3a90 	vmov	s15, r3
 8002154:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002158:	ed97 7a07 	vldr	s14, [r7, #28]
 800215c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002160:	edc7 7a07 	vstr	s15, [r7, #28]
	temp2 = time_now;
 8002164:	6a3b      	ldr	r3, [r7, #32]
 8002166:	ee07 3a90 	vmov	s15, r3
 800216a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800216e:	edc7 7a06 	vstr	s15, [r7, #24]
	temp2 = temp2 - time;
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	ee07 3a90 	vmov	s15, r3
 8002178:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800217c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002180:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002184:	edc7 7a06 	vstr	s15, [r7, #24]
	
	k = temp1 / temp2;
 8002188:	edd7 6a07 	vldr	s13, [r7, #28]
 800218c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002190:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002194:	edc7 7a05 	vstr	s15, [r7, #20]
	
	uint32_t tick=get_tick();
 8002198:	f003 fa66 	bl	8005668 <HAL_GetTick>
 800219c:	6138      	str	r0, [r7, #16]
	while(1)
	{
		delay_ms(1);
 800219e:	2001      	movs	r0, #1
 80021a0:	f003 fa6e 	bl	8005680 <HAL_Delay>
		
		time_now = get_tick()-tick;
 80021a4:	f003 fa60 	bl	8005668 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	623b      	str	r3, [r7, #32]
		
		temp2 = time_now - 0;
 80021b0:	6a3b      	ldr	r3, [r7, #32]
 80021b2:	ee07 3a90 	vmov	s15, r3
 80021b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021ba:	edc7 7a06 	vstr	s15, [r7, #24]
		
		set = temp2*k + Brightness_Now;
 80021be:	ed97 7a06 	vldr	s14, [r7, #24]
 80021c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80021c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021cc:	ee07 3a90 	vmov	s15, r3
 80021d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021d8:	edc7 7a03 	vstr	s15, [r7, #12]
		
		LCD_SetBrightness((uint32_t)set);
 80021dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80021e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021e4:	ee17 0a90 	vmov	r0, s15
 80021e8:	f7ff ff7c 	bl	80020e4 <LCD_SetBrightness>
		
		if(time_now >= time) break;
 80021ec:	6a3a      	ldr	r2, [r7, #32]
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d204      	bcs.n	80021fe <LCD_Light+0xe2>
		delay_ms(1);
 80021f4:	e7d3      	b.n	800219e <LCD_Light+0x82>
		return;
 80021f6:	bf00      	nop
 80021f8:	e002      	b.n	8002200 <LCD_Light+0xe4>
		return;
 80021fa:	bf00      	nop
 80021fc:	e000      	b.n	8002200 <LCD_Light+0xe4>
		if(time_now >= time) break;
 80021fe:	bf00      	nop
		
	}
}
 8002200:	3728      	adds	r7, #40	@ 0x28
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
	...

08002208 <LCD_ShowChar>:
//num:Ҫ��ʾ���ַ�:" "--->"~"
//size:�����С 12/16
//mode:���ӷ�ʽ(1)���Ƿǵ��ӷ�ʽ(0)  

void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint8_t size,uint8_t mode)
{  							  
 8002208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800220c:	b097      	sub	sp, #92	@ 0x5c
 800220e:	af02      	add	r7, sp, #8
 8002210:	461e      	mov	r6, r3
 8002212:	4603      	mov	r3, r0
 8002214:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8002216:	460b      	mov	r3, r1
 8002218:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800221a:	4613      	mov	r3, r2
 800221c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002220:	4633      	mov	r3, r6
 8002222:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002226:	466b      	mov	r3, sp
 8002228:	607b      	str	r3, [r7, #4]
  uint8_t temp,t1,t;
	uint16_t y0=y;
 800222a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800222c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	uint16_t x0=x;
 8002230:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002232:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	uint16_t colortemp=POINT_COLOR; 
 8002236:	4bb0      	ldr	r3, [pc, #704]	@ (80024f8 <LCD_ShowChar+0x2f0>)
 8002238:	881b      	ldrh	r3, [r3, #0]
 800223a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
  uint32_t h,w;
	
	uint16_t write[size][size==12?6:8];
 800223e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8002242:	2b0c      	cmp	r3, #12
 8002244:	d101      	bne.n	800224a <LCD_ShowChar+0x42>
 8002246:	2106      	movs	r1, #6
 8002248:	e000      	b.n	800224c <LCD_ShowChar+0x44>
 800224a:	2108      	movs	r1, #8
 800224c:	f897 002a 	ldrb.w	r0, [r7, #42]	@ 0x2a
 8002250:	1e4b      	subs	r3, r1, #1
 8002252:	643b      	str	r3, [r7, #64]	@ 0x40
 8002254:	460a      	mov	r2, r1
 8002256:	2300      	movs	r3, #0
 8002258:	4692      	mov	sl, r2
 800225a:	469b      	mov	fp, r3
 800225c:	f04f 0200 	mov.w	r2, #0
 8002260:	f04f 0300 	mov.w	r3, #0
 8002264:	ea4f 130b 	mov.w	r3, fp, lsl #4
 8002268:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 800226c:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8002270:	460b      	mov	r3, r1
 8002272:	005e      	lsls	r6, r3, #1
 8002274:	4603      	mov	r3, r0
 8002276:	3b01      	subs	r3, #1
 8002278:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800227a:	460a      	mov	r2, r1
 800227c:	2300      	movs	r3, #0
 800227e:	61ba      	str	r2, [r7, #24]
 8002280:	61fb      	str	r3, [r7, #28]
 8002282:	b2c3      	uxtb	r3, r0
 8002284:	2200      	movs	r2, #0
 8002286:	623b      	str	r3, [r7, #32]
 8002288:	627a      	str	r2, [r7, #36]	@ 0x24
 800228a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800228e:	465b      	mov	r3, fp
 8002290:	6a3a      	ldr	r2, [r7, #32]
 8002292:	fb02 fc03 	mul.w	ip, r2, r3
 8002296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002298:	4652      	mov	r2, sl
 800229a:	fb02 f303 	mul.w	r3, r2, r3
 800229e:	449c      	add	ip, r3
 80022a0:	4652      	mov	r2, sl
 80022a2:	6a3b      	ldr	r3, [r7, #32]
 80022a4:	fba2 8903 	umull	r8, r9, r2, r3
 80022a8:	eb0c 0309 	add.w	r3, ip, r9
 80022ac:	4699      	mov	r9, r3
 80022ae:	f04f 0200 	mov.w	r2, #0
 80022b2:	f04f 0300 	mov.w	r3, #0
 80022b6:	ea4f 1309 	mov.w	r3, r9, lsl #4
 80022ba:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 80022be:	ea4f 1208 	mov.w	r2, r8, lsl #4
 80022c2:	460a      	mov	r2, r1
 80022c4:	2300      	movs	r3, #0
 80022c6:	613a      	str	r2, [r7, #16]
 80022c8:	617b      	str	r3, [r7, #20]
 80022ca:	b2c3      	uxtb	r3, r0
 80022cc:	2200      	movs	r2, #0
 80022ce:	60bb      	str	r3, [r7, #8]
 80022d0:	60fa      	str	r2, [r7, #12]
 80022d2:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80022d6:	464b      	mov	r3, r9
 80022d8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80022dc:	4652      	mov	r2, sl
 80022de:	fb02 fc03 	mul.w	ip, r2, r3
 80022e2:	465b      	mov	r3, fp
 80022e4:	4642      	mov	r2, r8
 80022e6:	fb02 f303 	mul.w	r3, r2, r3
 80022ea:	449c      	add	ip, r3
 80022ec:	4642      	mov	r2, r8
 80022ee:	4653      	mov	r3, sl
 80022f0:	fba2 4503 	umull	r4, r5, r2, r3
 80022f4:	eb0c 0305 	add.w	r3, ip, r5
 80022f8:	461d      	mov	r5, r3
 80022fa:	f04f 0200 	mov.w	r2, #0
 80022fe:	f04f 0300 	mov.w	r3, #0
 8002302:	012b      	lsls	r3, r5, #4
 8002304:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8002308:	0122      	lsls	r2, r4, #4
 800230a:	460b      	mov	r3, r1
 800230c:	4602      	mov	r2, r0
 800230e:	fb02 f303 	mul.w	r3, r2, r3
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	3307      	adds	r3, #7
 8002316:	08db      	lsrs	r3, r3, #3
 8002318:	00db      	lsls	r3, r3, #3
 800231a:	ebad 0d03 	sub.w	sp, sp, r3
 800231e:	ab02      	add	r3, sp, #8
 8002320:	3301      	adds	r3, #1
 8002322:	085b      	lsrs	r3, r3, #1
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint16_t count;
	
  ST7735_GetXSize(&st7735_pObj,&w);
 8002328:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800232c:	4619      	mov	r1, r3
 800232e:	4873      	ldr	r0, [pc, #460]	@ (80024fc <LCD_ShowChar+0x2f4>)
 8002330:	f001 fc2a 	bl	8003b88 <ST7735_GetXSize>
	ST7735_GetYSize(&st7735_pObj,&h);
 8002334:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002338:	4619      	mov	r1, r3
 800233a:	4870      	ldr	r0, [pc, #448]	@ (80024fc <LCD_ShowChar+0x2f4>)
 800233c:	f001 fc36 	bl	8003bac <ST7735_GetYSize>
	
	//���ô���		   
	num=num-' ';//�õ�ƫ�ƺ��ֵ
 8002340:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002344:	3b20      	subs	r3, #32
 8002346:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	count = 0;
 800234a:	2300      	movs	r3, #0
 800234c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
	
	if(!mode) //�ǵ��ӷ�ʽ
 8002350:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8002354:	2b00      	cmp	r3, #0
 8002356:	f040 80a8 	bne.w	80024aa <LCD_ShowChar+0x2a2>
	{
		for(t=0;t<size;t++)
 800235a:	2300      	movs	r3, #0
 800235c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 8002360:	e09b      	b.n	800249a <LCD_ShowChar+0x292>
		{   
			if(size==12)temp=asc2_1206[num][t];  //����1206����
 8002362:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8002366:	2b0c      	cmp	r3, #12
 8002368:	d10e      	bne.n	8002388 <LCD_ShowChar+0x180>
 800236a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800236e:	f897 104d 	ldrb.w	r1, [r7, #77]	@ 0x4d
 8002372:	4863      	ldr	r0, [pc, #396]	@ (8002500 <LCD_ShowChar+0x2f8>)
 8002374:	4613      	mov	r3, r2
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	4413      	add	r3, r2
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	4403      	add	r3, r0
 800237e:	440b      	add	r3, r1
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8002386:	e00a      	b.n	800239e <LCD_ShowChar+0x196>
			else temp=asc2_1608[num][t];		 //����1608����
 8002388:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800238c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002390:	495c      	ldr	r1, [pc, #368]	@ (8002504 <LCD_ShowChar+0x2fc>)
 8002392:	0112      	lsls	r2, r2, #4
 8002394:	440a      	add	r2, r1
 8002396:	4413      	add	r3, r2
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			
			for(t1=0;t1<8;t1++)
 800239e:	2300      	movs	r3, #0
 80023a0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80023a4:	e06e      	b.n	8002484 <LCD_ShowChar+0x27c>
			{			    
				if(temp&0x80)
 80023a6:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	da0e      	bge.n	80023cc <LCD_ShowChar+0x1c4>
					POINT_COLOR=(colortemp&0xFF)<<8|colortemp>>8;
 80023ae:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 80023b2:	021b      	lsls	r3, r3, #8
 80023b4:	b21a      	sxth	r2, r3
 80023b6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80023ba:	0a1b      	lsrs	r3, r3, #8
 80023bc:	b29b      	uxth	r3, r3
 80023be:	b21b      	sxth	r3, r3
 80023c0:	4313      	orrs	r3, r2
 80023c2:	b21b      	sxth	r3, r3
 80023c4:	b29a      	uxth	r2, r3
 80023c6:	4b4c      	ldr	r3, [pc, #304]	@ (80024f8 <LCD_ShowChar+0x2f0>)
 80023c8:	801a      	strh	r2, [r3, #0]
 80023ca:	e00e      	b.n	80023ea <LCD_ShowChar+0x1e2>
				else 
					POINT_COLOR=(BACK_COLOR&0xFF)<<8|BACK_COLOR>>8;
 80023cc:	4b4e      	ldr	r3, [pc, #312]	@ (8002508 <LCD_ShowChar+0x300>)
 80023ce:	881b      	ldrh	r3, [r3, #0]
 80023d0:	b21b      	sxth	r3, r3
 80023d2:	021b      	lsls	r3, r3, #8
 80023d4:	b21a      	sxth	r2, r3
 80023d6:	4b4c      	ldr	r3, [pc, #304]	@ (8002508 <LCD_ShowChar+0x300>)
 80023d8:	881b      	ldrh	r3, [r3, #0]
 80023da:	0a1b      	lsrs	r3, r3, #8
 80023dc:	b29b      	uxth	r3, r3
 80023de:	b21b      	sxth	r3, r3
 80023e0:	4313      	orrs	r3, r2
 80023e2:	b21b      	sxth	r3, r3
 80023e4:	b29a      	uxth	r2, r3
 80023e6:	4b44      	ldr	r3, [pc, #272]	@ (80024f8 <LCD_ShowChar+0x2f0>)
 80023e8:	801a      	strh	r2, [r3, #0]
				
				write[count][t/2]=POINT_COLOR;
 80023ea:	0872      	lsrs	r2, r6, #1
 80023ec:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 80023f0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80023f4:	085b      	lsrs	r3, r3, #1
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	461c      	mov	r4, r3
 80023fa:	4b3f      	ldr	r3, [pc, #252]	@ (80024f8 <LCD_ShowChar+0x2f0>)
 80023fc:	8818      	ldrh	r0, [r3, #0]
 80023fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002400:	fb01 f202 	mul.w	r2, r1, r2
 8002404:	4422      	add	r2, r4
 8002406:	4601      	mov	r1, r0
 8002408:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 800240c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002410:	3301      	adds	r3, #1
 8002412:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				if(count >= size) count =0;
 8002416:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800241a:	b29b      	uxth	r3, r3
 800241c:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8002420:	429a      	cmp	r2, r3
 8002422:	d302      	bcc.n	800242a <LCD_ShowChar+0x222>
 8002424:	2300      	movs	r3, #0
 8002426:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				
				temp<<=1;
 800242a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				y++;
 8002434:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002436:	3301      	adds	r3, #1
 8002438:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800243a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800243c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800243e:	429a      	cmp	r2, r3
 8002440:	d304      	bcc.n	800244c <LCD_ShowChar+0x244>
 8002442:	4a2d      	ldr	r2, [pc, #180]	@ (80024f8 <LCD_ShowChar+0x2f0>)
 8002444:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002448:	8013      	strh	r3, [r2, #0]
 800244a:	e0e8      	b.n	800261e <LCD_ShowChar+0x416>
				if((y-y0)==size)
 800244c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800244e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002452:	1ad2      	subs	r2, r2, r3
 8002454:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8002458:	429a      	cmp	r2, r3
 800245a:	d10e      	bne.n	800247a <LCD_ShowChar+0x272>
				{
					y=y0;
 800245c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002460:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					x++;
 8002462:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002464:	3301      	adds	r3, #1
 8002466:	85fb      	strh	r3, [r7, #46]	@ 0x2e
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 8002468:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800246a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800246c:	429a      	cmp	r2, r3
 800246e:	d30e      	bcc.n	800248e <LCD_ShowChar+0x286>
 8002470:	4a21      	ldr	r2, [pc, #132]	@ (80024f8 <LCD_ShowChar+0x2f0>)
 8002472:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002476:	8013      	strh	r3, [r2, #0]
 8002478:	e0d1      	b.n	800261e <LCD_ShowChar+0x416>
			for(t1=0;t1<8;t1++)
 800247a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800247e:	3301      	adds	r3, #1
 8002480:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8002484:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8002488:	2b07      	cmp	r3, #7
 800248a:	d98c      	bls.n	80023a6 <LCD_ShowChar+0x19e>
 800248c:	e000      	b.n	8002490 <LCD_ShowChar+0x288>
					break;
 800248e:	bf00      	nop
		for(t=0;t<size;t++)
 8002490:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002494:	3301      	adds	r3, #1
 8002496:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800249a:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800249e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80024a2:	429a      	cmp	r2, r3
 80024a4:	f4ff af5d 	bcc.w	8002362 <LCD_ShowChar+0x15a>
 80024a8:	e09e      	b.n	80025e8 <LCD_ShowChar+0x3e0>
			}
		}
	}
	else//���ӷ�ʽ
	{
		for(t=0;t<size;t++)
 80024aa:	2300      	movs	r3, #0
 80024ac:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80024b0:	e093      	b.n	80025da <LCD_ShowChar+0x3d2>
		{   
			if(size==12)temp=asc2_1206[num][t];  //����1206����
 80024b2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80024b6:	2b0c      	cmp	r3, #12
 80024b8:	d10e      	bne.n	80024d8 <LCD_ShowChar+0x2d0>
 80024ba:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80024be:	f897 104d 	ldrb.w	r1, [r7, #77]	@ 0x4d
 80024c2:	480f      	ldr	r0, [pc, #60]	@ (8002500 <LCD_ShowChar+0x2f8>)
 80024c4:	4613      	mov	r3, r2
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	4413      	add	r3, r2
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	4403      	add	r3, r0
 80024ce:	440b      	add	r3, r1
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80024d6:	e00a      	b.n	80024ee <LCD_ShowChar+0x2e6>
			else temp=asc2_1608[num][t];		 //����1608���� 	                          
 80024d8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80024dc:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80024e0:	4908      	ldr	r1, [pc, #32]	@ (8002504 <LCD_ShowChar+0x2fc>)
 80024e2:	0112      	lsls	r2, r2, #4
 80024e4:	440a      	add	r2, r1
 80024e6:	4413      	add	r3, r2
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			for(t1=0;t1<8;t1++)
 80024ee:	2300      	movs	r3, #0
 80024f0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80024f4:	e066      	b.n	80025c4 <LCD_ShowChar+0x3bc>
 80024f6:	bf00      	nop
 80024f8:	24000024 	.word	0x24000024
 80024fc:	24040aa0 	.word	0x24040aa0
 8002500:	0801a0e0 	.word	0x0801a0e0
 8002504:	0801a554 	.word	0x0801a554
 8002508:	24040adc 	.word	0x24040adc
			{			    
				if(temp&0x80)
 800250c:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8002510:	2b00      	cmp	r3, #0
 8002512:	da1b      	bge.n	800254c <LCD_ShowChar+0x344>
					write[count][t/2]=(POINT_COLOR&0xFF)<<8|POINT_COLOR>>8;
 8002514:	4b45      	ldr	r3, [pc, #276]	@ (800262c <LCD_ShowChar+0x424>)
 8002516:	881b      	ldrh	r3, [r3, #0]
 8002518:	b21b      	sxth	r3, r3
 800251a:	021b      	lsls	r3, r3, #8
 800251c:	b21a      	sxth	r2, r3
 800251e:	4b43      	ldr	r3, [pc, #268]	@ (800262c <LCD_ShowChar+0x424>)
 8002520:	881b      	ldrh	r3, [r3, #0]
 8002522:	0a1b      	lsrs	r3, r3, #8
 8002524:	b29b      	uxth	r3, r3
 8002526:	b21b      	sxth	r3, r3
 8002528:	4313      	orrs	r3, r2
 800252a:	b218      	sxth	r0, r3
 800252c:	0872      	lsrs	r2, r6, #1
 800252e:	f8b7 104a 	ldrh.w	r1, [r7, #74]	@ 0x4a
 8002532:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002536:	085b      	lsrs	r3, r3, #1
 8002538:	b2db      	uxtb	r3, r3
 800253a:	461c      	mov	r4, r3
 800253c:	b280      	uxth	r0, r0
 800253e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002540:	fb01 f202 	mul.w	r2, r1, r2
 8002544:	4422      	add	r2, r4
 8002546:	4601      	mov	r1, r0
 8002548:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				count ++;
 800254c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002550:	3301      	adds	r3, #1
 8002552:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				if(count >= size) count =0;
 8002556:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800255a:	b29b      	uxth	r3, r3
 800255c:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8002560:	429a      	cmp	r2, r3
 8002562:	d302      	bcc.n	800256a <LCD_ShowChar+0x362>
 8002564:	2300      	movs	r3, #0
 8002566:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				
				temp<<=1;
 800256a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				y++;
 8002574:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002576:	3301      	adds	r3, #1
 8002578:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800257a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800257c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800257e:	429a      	cmp	r2, r3
 8002580:	d304      	bcc.n	800258c <LCD_ShowChar+0x384>
 8002582:	4a2a      	ldr	r2, [pc, #168]	@ (800262c <LCD_ShowChar+0x424>)
 8002584:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002588:	8013      	strh	r3, [r2, #0]
 800258a:	e048      	b.n	800261e <LCD_ShowChar+0x416>
				if((y-y0)==size)
 800258c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800258e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002592:	1ad2      	subs	r2, r2, r3
 8002594:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8002598:	429a      	cmp	r2, r3
 800259a:	d10e      	bne.n	80025ba <LCD_ShowChar+0x3b2>
				{
					y=y0;
 800259c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80025a0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					x++;
 80025a2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80025a4:	3301      	adds	r3, #1
 80025a6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
					if(x>=w){POINT_COLOR=colortemp;return;}//��������
 80025a8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80025aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d30e      	bcc.n	80025ce <LCD_ShowChar+0x3c6>
 80025b0:	4a1e      	ldr	r2, [pc, #120]	@ (800262c <LCD_ShowChar+0x424>)
 80025b2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80025b6:	8013      	strh	r3, [r2, #0]
 80025b8:	e031      	b.n	800261e <LCD_ShowChar+0x416>
			for(t1=0;t1<8;t1++)
 80025ba:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80025be:	3301      	adds	r3, #1
 80025c0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80025c4:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80025c8:	2b07      	cmp	r3, #7
 80025ca:	d99f      	bls.n	800250c <LCD_ShowChar+0x304>
 80025cc:	e000      	b.n	80025d0 <LCD_ShowChar+0x3c8>
					break;
 80025ce:	bf00      	nop
		for(t=0;t<size;t++)
 80025d0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80025d4:	3301      	adds	r3, #1
 80025d6:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 80025da:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80025de:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80025e2:	429a      	cmp	r2, r3
 80025e4:	f4ff af65 	bcc.w	80024b2 <LCD_ShowChar+0x2aa>
				}
			}  	 
		}     
	}
	ST7735_FillRGBRect(&st7735_pObj,x0,y0,(uint8_t *)&write,size==12?6:8,size); 
 80025e8:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 80025ec:	f8b7 0048 	ldrh.w	r0, [r7, #72]	@ 0x48
 80025f0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80025f4:	2b0c      	cmp	r3, #12
 80025f6:	d101      	bne.n	80025fc <LCD_ShowChar+0x3f4>
 80025f8:	2306      	movs	r3, #6
 80025fa:	e000      	b.n	80025fe <LCD_ShowChar+0x3f6>
 80025fc:	2308      	movs	r3, #8
 80025fe:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 8002602:	9201      	str	r2, [sp, #4]
 8002604:	9300      	str	r3, [sp, #0]
 8002606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002608:	4602      	mov	r2, r0
 800260a:	4809      	ldr	r0, [pc, #36]	@ (8002630 <LCD_ShowChar+0x428>)
 800260c:	f001 f90e 	bl	800382c <ST7735_FillRGBRect>
	POINT_COLOR=colortemp;	    	   	 	  
 8002610:	4a06      	ldr	r2, [pc, #24]	@ (800262c <LCD_ShowChar+0x424>)
 8002612:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8002616:	8013      	strh	r3, [r2, #0]
 8002618:	f8d7 d004 	ldr.w	sp, [r7, #4]
 800261c:	e001      	b.n	8002622 <LCD_ShowChar+0x41a>
				if(y>=h){POINT_COLOR=colortemp;return;}//��������
 800261e:	f8d7 d004 	ldr.w	sp, [r7, #4]
}   
 8002622:	3754      	adds	r7, #84	@ 0x54
 8002624:	46bd      	mov	sp, r7
 8002626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800262a:	bf00      	nop
 800262c:	24000024 	.word	0x24000024
 8002630:	24040aa0 	.word	0x24040aa0

08002634 <LCD_ShowString>:
//x,y:�������
//width,height:�����С  
//size:�����С
//*p:�ַ�����ʼ��ַ
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
{         
 8002634:	b590      	push	{r4, r7, lr}
 8002636:	b087      	sub	sp, #28
 8002638:	af02      	add	r7, sp, #8
 800263a:	4604      	mov	r4, r0
 800263c:	4608      	mov	r0, r1
 800263e:	4611      	mov	r1, r2
 8002640:	461a      	mov	r2, r3
 8002642:	4623      	mov	r3, r4
 8002644:	80fb      	strh	r3, [r7, #6]
 8002646:	4603      	mov	r3, r0
 8002648:	80bb      	strh	r3, [r7, #4]
 800264a:	460b      	mov	r3, r1
 800264c:	807b      	strh	r3, [r7, #2]
 800264e:	4613      	mov	r3, r2
 8002650:	803b      	strh	r3, [r7, #0]
	uint8_t x0=x;
 8002652:	88fb      	ldrh	r3, [r7, #6]
 8002654:	73fb      	strb	r3, [r7, #15]
	width+=x;
 8002656:	887a      	ldrh	r2, [r7, #2]
 8002658:	88fb      	ldrh	r3, [r7, #6]
 800265a:	4413      	add	r3, r2
 800265c:	807b      	strh	r3, [r7, #2]
	height+=y;
 800265e:	883a      	ldrh	r2, [r7, #0]
 8002660:	88bb      	ldrh	r3, [r7, #4]
 8002662:	4413      	add	r3, r2
 8002664:	803b      	strh	r3, [r7, #0]
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 8002666:	e024      	b.n	80026b2 <LCD_ShowString+0x7e>
    {       
        if(x>=width){x=x0;y+=size;}
 8002668:	88fa      	ldrh	r2, [r7, #6]
 800266a:	887b      	ldrh	r3, [r7, #2]
 800266c:	429a      	cmp	r2, r3
 800266e:	d307      	bcc.n	8002680 <LCD_ShowString+0x4c>
 8002670:	7bfb      	ldrb	r3, [r7, #15]
 8002672:	80fb      	strh	r3, [r7, #6]
 8002674:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002678:	b29a      	uxth	r2, r3
 800267a:	88bb      	ldrh	r3, [r7, #4]
 800267c:	4413      	add	r3, r2
 800267e:	80bb      	strh	r3, [r7, #4]
        if(y>=height)break;//�˳�
 8002680:	88ba      	ldrh	r2, [r7, #4]
 8002682:	883b      	ldrh	r3, [r7, #0]
 8002684:	429a      	cmp	r2, r3
 8002686:	d21d      	bcs.n	80026c4 <LCD_ShowString+0x90>
        LCD_ShowChar(x,y,*p,size,0);
 8002688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800268a:	781a      	ldrb	r2, [r3, #0]
 800268c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002690:	88b9      	ldrh	r1, [r7, #4]
 8002692:	88f8      	ldrh	r0, [r7, #6]
 8002694:	2400      	movs	r4, #0
 8002696:	9400      	str	r4, [sp, #0]
 8002698:	f7ff fdb6 	bl	8002208 <LCD_ShowChar>
        x+=size/2;
 800269c:	f897 3020 	ldrb.w	r3, [r7, #32]
 80026a0:	085b      	lsrs	r3, r3, #1
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	461a      	mov	r2, r3
 80026a6:	88fb      	ldrh	r3, [r7, #6]
 80026a8:	4413      	add	r3, r2
 80026aa:	80fb      	strh	r3, [r7, #6]
        p++;
 80026ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ae:	3301      	adds	r3, #1
 80026b0:	627b      	str	r3, [r7, #36]	@ 0x24
    while((*p<='~')&&(*p>=' '))//�ж��ǲ��ǷǷ��ַ�!
 80026b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	2b7e      	cmp	r3, #126	@ 0x7e
 80026b8:	d805      	bhi.n	80026c6 <LCD_ShowString+0x92>
 80026ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	2b1f      	cmp	r3, #31
 80026c0:	d8d2      	bhi.n	8002668 <LCD_ShowString+0x34>
    }  
}
 80026c2:	e000      	b.n	80026c6 <LCD_ShowString+0x92>
        if(y>=height)break;//�˳�
 80026c4:	bf00      	nop
}
 80026c6:	bf00      	nop
 80026c8:	3714      	adds	r7, #20
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd90      	pop	{r4, r7, pc}
	...

080026d0 <lcd_init>:

static int32_t lcd_init(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
	int32_t result = ST7735_OK;
 80026d6:	2300      	movs	r3, #0
 80026d8:	607b      	str	r3, [r7, #4]
	HAL_TIMEx_PWMN_Start(LCD_Brightness_timer,LCD_Brightness_channel);
 80026da:	2104      	movs	r1, #4
 80026dc:	4803      	ldr	r0, [pc, #12]	@ (80026ec <lcd_init+0x1c>)
 80026de:	f00b fefb 	bl	800e4d8 <HAL_TIMEx_PWMN_Start>
	return result;
 80026e2:	687b      	ldr	r3, [r7, #4]
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3708      	adds	r7, #8
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	2404120c 	.word	0x2404120c

080026f0 <lcd_gettick>:

static int32_t lcd_gettick(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 80026f4:	f002 ffb8 	bl	8005668 <HAL_GetTick>
 80026f8:	4603      	mov	r3, r0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	bd80      	pop	{r7, pc}
	...

08002700 <lcd_writereg>:

static int32_t lcd_writereg(uint8_t reg,uint8_t* pdata,uint32_t length)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	4603      	mov	r3, r0
 8002708:	60b9      	str	r1, [r7, #8]
 800270a:	607a      	str	r2, [r7, #4]
 800270c:	73fb      	strb	r3, [r7, #15]
	int32_t result;
	LCD_CS_RESET;
 800270e:	2200      	movs	r2, #0
 8002710:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002714:	481d      	ldr	r0, [pc, #116]	@ (800278c <lcd_writereg+0x8c>)
 8002716:	f006 fd83 	bl	8009220 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 800271a:	2200      	movs	r2, #0
 800271c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002720:	481a      	ldr	r0, [pc, #104]	@ (800278c <lcd_writereg+0x8c>)
 8002722:	f006 fd7d 	bl	8009220 <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 8002726:	f107 010f 	add.w	r1, r7, #15
 800272a:	2364      	movs	r3, #100	@ 0x64
 800272c:	2201      	movs	r2, #1
 800272e:	4818      	ldr	r0, [pc, #96]	@ (8002790 <lcd_writereg+0x90>)
 8002730:	f00a fc9c 	bl	800d06c <HAL_SPI_Transmit>
 8002734:	4603      	mov	r3, r0
 8002736:	617b      	str	r3, [r7, #20]
	LCD_RS_SET;
 8002738:	2201      	movs	r2, #1
 800273a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800273e:	4813      	ldr	r0, [pc, #76]	@ (800278c <lcd_writereg+0x8c>)
 8002740:	f006 fd6e 	bl	8009220 <HAL_GPIO_WritePin>
	if(length > 0)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d00c      	beq.n	8002764 <lcd_writereg+0x64>
		result += HAL_SPI_Transmit(SPI_Drv,pdata,length,500);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	b29a      	uxth	r2, r3
 800274e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002752:	68b9      	ldr	r1, [r7, #8]
 8002754:	480e      	ldr	r0, [pc, #56]	@ (8002790 <lcd_writereg+0x90>)
 8002756:	f00a fc89 	bl	800d06c <HAL_SPI_Transmit>
 800275a:	4603      	mov	r3, r0
 800275c:	461a      	mov	r2, r3
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	4413      	add	r3, r2
 8002762:	617b      	str	r3, [r7, #20]
	LCD_CS_SET;
 8002764:	2201      	movs	r2, #1
 8002766:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800276a:	4808      	ldr	r0, [pc, #32]	@ (800278c <lcd_writereg+0x8c>)
 800276c:	f006 fd58 	bl	8009220 <HAL_GPIO_WritePin>
	if(result>0){
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	2b00      	cmp	r3, #0
 8002774:	dd03      	ble.n	800277e <lcd_writereg+0x7e>
		result = -1;}
 8002776:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800277a:	617b      	str	r3, [r7, #20]
 800277c:	e001      	b.n	8002782 <lcd_writereg+0x82>
	else{
		result = 0;}
 800277e:	2300      	movs	r3, #0
 8002780:	617b      	str	r3, [r7, #20]
	return result;
 8002782:	697b      	ldr	r3, [r7, #20]
}
 8002784:	4618      	mov	r0, r3
 8002786:	3718      	adds	r7, #24
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	58021000 	.word	0x58021000
 8002790:	24041180 	.word	0x24041180

08002794 <lcd_readreg>:

static int32_t lcd_readreg(uint8_t reg,uint8_t* pdata)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	6039      	str	r1, [r7, #0]
 800279e:	71fb      	strb	r3, [r7, #7]
	int32_t result;
	LCD_CS_RESET;
 80027a0:	2200      	movs	r2, #0
 80027a2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80027a6:	481b      	ldr	r0, [pc, #108]	@ (8002814 <lcd_readreg+0x80>)
 80027a8:	f006 fd3a 	bl	8009220 <HAL_GPIO_WritePin>
	LCD_RS_RESET;
 80027ac:	2200      	movs	r2, #0
 80027ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80027b2:	4818      	ldr	r0, [pc, #96]	@ (8002814 <lcd_readreg+0x80>)
 80027b4:	f006 fd34 	bl	8009220 <HAL_GPIO_WritePin>
	
	result = HAL_SPI_Transmit(SPI_Drv,&reg,1,100);
 80027b8:	1df9      	adds	r1, r7, #7
 80027ba:	2364      	movs	r3, #100	@ 0x64
 80027bc:	2201      	movs	r2, #1
 80027be:	4816      	ldr	r0, [pc, #88]	@ (8002818 <lcd_readreg+0x84>)
 80027c0:	f00a fc54 	bl	800d06c <HAL_SPI_Transmit>
 80027c4:	4603      	mov	r3, r0
 80027c6:	60fb      	str	r3, [r7, #12]
	LCD_RS_SET;
 80027c8:	2201      	movs	r2, #1
 80027ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80027ce:	4811      	ldr	r0, [pc, #68]	@ (8002814 <lcd_readreg+0x80>)
 80027d0:	f006 fd26 	bl	8009220 <HAL_GPIO_WritePin>
	result += HAL_SPI_Receive(SPI_Drv,pdata,1,500);
 80027d4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80027d8:	2201      	movs	r2, #1
 80027da:	6839      	ldr	r1, [r7, #0]
 80027dc:	480e      	ldr	r0, [pc, #56]	@ (8002818 <lcd_readreg+0x84>)
 80027de:	f00a fe33 	bl	800d448 <HAL_SPI_Receive>
 80027e2:	4603      	mov	r3, r0
 80027e4:	461a      	mov	r2, r3
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	4413      	add	r3, r2
 80027ea:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 80027ec:	2201      	movs	r2, #1
 80027ee:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80027f2:	4808      	ldr	r0, [pc, #32]	@ (8002814 <lcd_readreg+0x80>)
 80027f4:	f006 fd14 	bl	8009220 <HAL_GPIO_WritePin>
	if(result>0){
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	dd03      	ble.n	8002806 <lcd_readreg+0x72>
		result = -1;}
 80027fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002802:	60fb      	str	r3, [r7, #12]
 8002804:	e001      	b.n	800280a <lcd_readreg+0x76>
	else{
		result = 0;}
 8002806:	2300      	movs	r3, #0
 8002808:	60fb      	str	r3, [r7, #12]
	return result;
 800280a:	68fb      	ldr	r3, [r7, #12]
}
 800280c:	4618      	mov	r0, r3
 800280e:	3710      	adds	r7, #16
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	58021000 	.word	0x58021000
 8002818:	24041180 	.word	0x24041180

0800281c <lcd_senddata>:

static int32_t lcd_senddata(uint8_t* pdata,uint32_t length)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 8002826:	2200      	movs	r2, #0
 8002828:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800282c:	480f      	ldr	r0, [pc, #60]	@ (800286c <lcd_senddata+0x50>)
 800282e:	f006 fcf7 	bl	8009220 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result =HAL_SPI_Transmit(SPI_Drv,pdata,length,100);
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	b29a      	uxth	r2, r3
 8002836:	2364      	movs	r3, #100	@ 0x64
 8002838:	6879      	ldr	r1, [r7, #4]
 800283a:	480d      	ldr	r0, [pc, #52]	@ (8002870 <lcd_senddata+0x54>)
 800283c:	f00a fc16 	bl	800d06c <HAL_SPI_Transmit>
 8002840:	4603      	mov	r3, r0
 8002842:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 8002844:	2201      	movs	r2, #1
 8002846:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800284a:	4808      	ldr	r0, [pc, #32]	@ (800286c <lcd_senddata+0x50>)
 800284c:	f006 fce8 	bl	8009220 <HAL_GPIO_WritePin>
	if(result>0){
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2b00      	cmp	r3, #0
 8002854:	dd03      	ble.n	800285e <lcd_senddata+0x42>
		result = -1;}
 8002856:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	e001      	b.n	8002862 <lcd_senddata+0x46>
	else{
		result = 0;}
 800285e:	2300      	movs	r3, #0
 8002860:	60fb      	str	r3, [r7, #12]
	return result;
 8002862:	68fb      	ldr	r3, [r7, #12]
}
 8002864:	4618      	mov	r0, r3
 8002866:	3710      	adds	r7, #16
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	58021000 	.word	0x58021000
 8002870:	24041180 	.word	0x24041180

08002874 <lcd_recvdata>:

static int32_t lcd_recvdata(uint8_t* pdata,uint32_t length)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
	int32_t result;
	LCD_CS_RESET;
 800287e:	2200      	movs	r2, #0
 8002880:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002884:	4810      	ldr	r0, [pc, #64]	@ (80028c8 <lcd_recvdata+0x54>)
 8002886:	f006 fccb 	bl	8009220 <HAL_GPIO_WritePin>
	//LCD_RS_SET;
	result = HAL_SPI_Receive(SPI_Drv,pdata,length,500);
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	b29a      	uxth	r2, r3
 800288e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002892:	6879      	ldr	r1, [r7, #4]
 8002894:	480d      	ldr	r0, [pc, #52]	@ (80028cc <lcd_recvdata+0x58>)
 8002896:	f00a fdd7 	bl	800d448 <HAL_SPI_Receive>
 800289a:	4603      	mov	r3, r0
 800289c:	60fb      	str	r3, [r7, #12]
	LCD_CS_SET;
 800289e:	2201      	movs	r2, #1
 80028a0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80028a4:	4808      	ldr	r0, [pc, #32]	@ (80028c8 <lcd_recvdata+0x54>)
 80028a6:	f006 fcbb 	bl	8009220 <HAL_GPIO_WritePin>
	if(result>0){
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	dd03      	ble.n	80028b8 <lcd_recvdata+0x44>
		result = -1;}
 80028b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80028b4:	60fb      	str	r3, [r7, #12]
 80028b6:	e001      	b.n	80028bc <lcd_recvdata+0x48>
	else{
		result = 0;}
 80028b8:	2300      	movs	r3, #0
 80028ba:	60fb      	str	r3, [r7, #12]
	return result;
 80028bc:	68fb      	ldr	r3, [r7, #12]
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3710      	adds	r7, #16
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	58021000 	.word	0x58021000
 80028cc:	24041180 	.word	0x24041180

080028d0 <ST7735_RegisterBusIO>:
  * @param  pObj Component object pointer
  * @param  pIO  Component IO structure pointer
  * @retval Component status
  */
int32_t ST7735_RegisterBusIO (ST7735_Object_t *pObj, ST7735_IO_t *pIO)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d103      	bne.n	80028e8 <ST7735_RegisterBusIO+0x18>
  {
    ret = ST7735_ERROR;
 80028e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80028e4:	60fb      	str	r3, [r7, #12]
 80028e6:	e03a      	b.n	800295e <ST7735_RegisterBusIO+0x8e>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685a      	ldr	r2, [r3, #4]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	891a      	ldrh	r2, [r3, #8]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	68da      	ldr	r2, [r3, #12]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	691a      	ldr	r2, [r3, #16]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	611a      	str	r2, [r3, #16]
    pObj->IO.SendData  = pIO->SendData;
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	695a      	ldr	r2, [r3, #20]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	615a      	str	r2, [r3, #20]
    pObj->IO.RecvData  = pIO->RecvData;
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	699a      	ldr	r2, [r3, #24]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	619a      	str	r2, [r3, #24]
    pObj->IO.GetTick   = pIO->GetTick;
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	69da      	ldr	r2, [r3, #28]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	61da      	str	r2, [r3, #28]

    pObj->Ctx.ReadReg   = ST7735_ReadRegWrap;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	4a0f      	ldr	r2, [pc, #60]	@ (8002968 <ST7735_RegisterBusIO+0x98>)
 800292c:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.WriteReg  = ST7735_WriteRegWrap;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a0e      	ldr	r2, [pc, #56]	@ (800296c <ST7735_RegisterBusIO+0x9c>)
 8002932:	621a      	str	r2, [r3, #32]
    pObj->Ctx.SendData  = ST7735_SendDataWrap;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a0e      	ldr	r2, [pc, #56]	@ (8002970 <ST7735_RegisterBusIO+0xa0>)
 8002938:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.RecvData  = ST7735_RecvDataWrap;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a0d      	ldr	r2, [pc, #52]	@ (8002974 <ST7735_RegisterBusIO+0xa4>)
 800293e:	62da      	str	r2, [r3, #44]	@ 0x2c
    pObj->Ctx.handle    = pObj;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	631a      	str	r2, [r3, #48]	@ 0x30

    if(pObj->IO.Init != NULL)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d004      	beq.n	8002958 <ST7735_RegisterBusIO+0x88>
    {
      ret = pObj->IO.Init();
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4798      	blx	r3
 8002954:	60f8      	str	r0, [r7, #12]
 8002956:	e002      	b.n	800295e <ST7735_RegisterBusIO+0x8e>
    }
    else
    {
      ret = ST7735_ERROR;
 8002958:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800295c:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800295e:	68fb      	ldr	r3, [r7, #12]
}
 8002960:	4618      	mov	r0, r3
 8002962:	3710      	adds	r7, #16
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	08003dd9 	.word	0x08003dd9
 800296c:	08003e01 	.word	0x08003e01
 8002970:	08003e2b 	.word	0x08003e2b
 8002974:	08003e4f 	.word	0x08003e4f

08002978 <ST7735_Init>:
  * @param  ColorCoding RGB mode
  * @param  Orientation Display orientation
  * @retval Component status
  */
int32_t ST7735_Init(ST7735_Object_t *pObj, uint32_t ColorCoding, ST7735_Ctx_t *pDriver)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b086      	sub	sp, #24
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
  uint8_t tmp;
  int32_t ret;

  if(pObj == NULL)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d103      	bne.n	8002992 <ST7735_Init+0x1a>
  {
    ret = ST7735_ERROR;
 800298a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800298e:	617b      	str	r3, [r7, #20]
 8002990:	e3a6      	b.n	80030e0 <ST7735_Init+0x768>
  }
  else
  {
		/* Out of sleep mode, 0 args, delay 120ms */
    tmp = 0x00U;
 8002992:	2300      	movs	r3, #0
 8002994:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f103 0020 	add.w	r0, r3, #32
 800299c:	f107 0213 	add.w	r2, r7, #19
 80029a0:	2300      	movs	r3, #0
 80029a2:	2101      	movs	r1, #1
 80029a4:	f001 fa92 	bl	8003ecc <st7735_write_reg>
 80029a8:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 80029aa:	2178      	movs	r1, #120	@ 0x78
 80029ac:	68f8      	ldr	r0, [r7, #12]
 80029ae:	f001 fa60 	bl	8003e72 <ST7735_IO_Delay>
		
		tmp = 0x00U;
 80029b2:	2300      	movs	r3, #0
 80029b4:	74fb      	strb	r3, [r7, #19]
    ret = st7735_write_reg(&pObj->Ctx, ST7735_SW_RESET, &tmp, 0);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f103 0020 	add.w	r0, r3, #32
 80029bc:	f107 0213 	add.w	r2, r7, #19
 80029c0:	2300      	movs	r3, #0
 80029c2:	2101      	movs	r1, #1
 80029c4:	f001 fa82 	bl	8003ecc <st7735_write_reg>
 80029c8:	6178      	str	r0, [r7, #20]
		(void)ST7735_IO_Delay(pObj, 120);
 80029ca:	2178      	movs	r1, #120	@ 0x78
 80029cc:	68f8      	ldr	r0, [r7, #12]
 80029ce:	f001 fa50 	bl	8003e72 <ST7735_IO_Delay>
		
    /* Out of sleep mode, 0 args, no delay */
    tmp = 0x00U;
 80029d2:	2300      	movs	r3, #0
 80029d4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_SLEEP_OUT, &tmp, 1);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	f103 0020 	add.w	r0, r3, #32
 80029dc:	f107 0213 	add.w	r2, r7, #19
 80029e0:	2301      	movs	r3, #1
 80029e2:	2111      	movs	r1, #17
 80029e4:	f001 fa72 	bl	8003ecc <st7735_write_reg>
 80029e8:	4602      	mov	r2, r0
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	4413      	add	r3, r2
 80029ee:	617b      	str	r3, [r7, #20]
    
		/* Frame rate ctrl - normal mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D)*/
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL1, &tmp, 0);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f103 0020 	add.w	r0, r3, #32
 80029f6:	f107 0213 	add.w	r2, r7, #19
 80029fa:	2300      	movs	r3, #0
 80029fc:	21b1      	movs	r1, #177	@ 0xb1
 80029fe:	f001 fa65 	bl	8003ecc <st7735_write_reg>
 8002a02:	4602      	mov	r2, r0
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	4413      	add	r3, r2
 8002a08:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	3320      	adds	r3, #32
 8002a12:	f107 0113 	add.w	r1, r7, #19
 8002a16:	2201      	movs	r2, #1
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f001 fa6c 	bl	8003ef6 <st7735_send_data>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	4413      	add	r3, r2
 8002a24:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8002a26:	232c      	movs	r3, #44	@ 0x2c
 8002a28:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	3320      	adds	r3, #32
 8002a2e:	f107 0113 	add.w	r1, r7, #19
 8002a32:	2201      	movs	r2, #1
 8002a34:	4618      	mov	r0, r3
 8002a36:	f001 fa5e 	bl	8003ef6 <st7735_send_data>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	4413      	add	r3, r2
 8002a40:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8002a42:	232d      	movs	r3, #45	@ 0x2d
 8002a44:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	3320      	adds	r3, #32
 8002a4a:	f107 0113 	add.w	r1, r7, #19
 8002a4e:	2201      	movs	r2, #1
 8002a50:	4618      	mov	r0, r3
 8002a52:	f001 fa50 	bl	8003ef6 <st7735_send_data>
 8002a56:	4602      	mov	r2, r0
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	617b      	str	r3, [r7, #20]

    /* Frame rate control - idle mode, 3 args:Rate = fosc/(1x2+40) * (LINE+2C+2D) */
    tmp = 0x01U;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL2, &tmp, 1);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	f103 0020 	add.w	r0, r3, #32
 8002a68:	f107 0213 	add.w	r2, r7, #19
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	21b2      	movs	r1, #178	@ 0xb2
 8002a70:	f001 fa2c 	bl	8003ecc <st7735_write_reg>
 8002a74:	4602      	mov	r2, r0
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	4413      	add	r3, r2
 8002a7a:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8002a7c:	232c      	movs	r3, #44	@ 0x2c
 8002a7e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	3320      	adds	r3, #32
 8002a84:	f107 0113 	add.w	r1, r7, #19
 8002a88:	2201      	movs	r2, #1
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f001 fa33 	bl	8003ef6 <st7735_send_data>
 8002a90:	4602      	mov	r2, r0
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	4413      	add	r3, r2
 8002a96:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8002a98:	232d      	movs	r3, #45	@ 0x2d
 8002a9a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	3320      	adds	r3, #32
 8002aa0:	f107 0113 	add.w	r1, r7, #19
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f001 fa25 	bl	8003ef6 <st7735_send_data>
 8002aac:	4602      	mov	r2, r0
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	617b      	str	r3, [r7, #20]

    /* Frame rate ctrl - partial mode, 6 args: Dot inversion mode, Line inversion mode */
    tmp = 0x01U;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_RATE_CTRL3, &tmp, 1);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f103 0020 	add.w	r0, r3, #32
 8002abe:	f107 0213 	add.w	r2, r7, #19
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	21b3      	movs	r1, #179	@ 0xb3
 8002ac6:	f001 fa01 	bl	8003ecc <st7735_write_reg>
 8002aca:	4602      	mov	r2, r0
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	4413      	add	r3, r2
 8002ad0:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8002ad2:	232c      	movs	r3, #44	@ 0x2c
 8002ad4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	3320      	adds	r3, #32
 8002ada:	f107 0113 	add.w	r1, r7, #19
 8002ade:	2201      	movs	r2, #1
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f001 fa08 	bl	8003ef6 <st7735_send_data>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	4413      	add	r3, r2
 8002aec:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8002aee:	232d      	movs	r3, #45	@ 0x2d
 8002af0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	3320      	adds	r3, #32
 8002af6:	f107 0113 	add.w	r1, r7, #19
 8002afa:	2201      	movs	r2, #1
 8002afc:	4618      	mov	r0, r3
 8002afe:	f001 f9fa 	bl	8003ef6 <st7735_send_data>
 8002b02:	4602      	mov	r2, r0
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	4413      	add	r3, r2
 8002b08:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	3320      	adds	r3, #32
 8002b12:	f107 0113 	add.w	r1, r7, #19
 8002b16:	2201      	movs	r2, #1
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f001 f9ec 	bl	8003ef6 <st7735_send_data>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	4413      	add	r3, r2
 8002b24:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8002b26:	232c      	movs	r3, #44	@ 0x2c
 8002b28:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	3320      	adds	r3, #32
 8002b2e:	f107 0113 	add.w	r1, r7, #19
 8002b32:	2201      	movs	r2, #1
 8002b34:	4618      	mov	r0, r3
 8002b36:	f001 f9de 	bl	8003ef6 <st7735_send_data>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	4413      	add	r3, r2
 8002b40:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8002b42:	232d      	movs	r3, #45	@ 0x2d
 8002b44:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	3320      	adds	r3, #32
 8002b4a:	f107 0113 	add.w	r1, r7, #19
 8002b4e:	2201      	movs	r2, #1
 8002b50:	4618      	mov	r0, r3
 8002b52:	f001 f9d0 	bl	8003ef6 <st7735_send_data>
 8002b56:	4602      	mov	r2, r0
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	4413      	add	r3, r2
 8002b5c:	617b      	str	r3, [r7, #20]

    /* Display inversion ctrl, 1 arg, no delay: No inversion */
    tmp = 0x07U;
 8002b5e:	2307      	movs	r3, #7
 8002b60:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_FRAME_INVERSION_CTRL, &tmp, 1);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	f103 0020 	add.w	r0, r3, #32
 8002b68:	f107 0213 	add.w	r2, r7, #19
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	21b4      	movs	r1, #180	@ 0xb4
 8002b70:	f001 f9ac 	bl	8003ecc <st7735_write_reg>
 8002b74:	4602      	mov	r2, r0
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	4413      	add	r3, r2
 8002b7a:	617b      	str	r3, [r7, #20]

    /* Power control, 3 args, no delay: -4.6V , AUTO mode */
    tmp = 0xA2U;
 8002b7c:	23a2      	movs	r3, #162	@ 0xa2
 8002b7e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL1, &tmp, 1);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f103 0020 	add.w	r0, r3, #32
 8002b86:	f107 0213 	add.w	r2, r7, #19
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	21c0      	movs	r1, #192	@ 0xc0
 8002b8e:	f001 f99d 	bl	8003ecc <st7735_write_reg>
 8002b92:	4602      	mov	r2, r0
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	4413      	add	r3, r2
 8002b98:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	3320      	adds	r3, #32
 8002ba2:	f107 0113 	add.w	r1, r7, #19
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f001 f9a4 	bl	8003ef6 <st7735_send_data>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	4413      	add	r3, r2
 8002bb4:	617b      	str	r3, [r7, #20]
    tmp = 0x84U;
 8002bb6:	2384      	movs	r3, #132	@ 0x84
 8002bb8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	3320      	adds	r3, #32
 8002bbe:	f107 0113 	add.w	r1, r7, #19
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f001 f996 	bl	8003ef6 <st7735_send_data>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	4413      	add	r3, r2
 8002bd0:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay: VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD */
    tmp = 0xC5U;
 8002bd2:	23c5      	movs	r3, #197	@ 0xc5
 8002bd4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL2, &tmp, 1);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f103 0020 	add.w	r0, r3, #32
 8002bdc:	f107 0213 	add.w	r2, r7, #19
 8002be0:	2301      	movs	r3, #1
 8002be2:	21c1      	movs	r1, #193	@ 0xc1
 8002be4:	f001 f972 	bl	8003ecc <st7735_write_reg>
 8002be8:	4602      	mov	r2, r0
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	4413      	add	r3, r2
 8002bee:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: Opamp current small, Boost frequency */
    tmp = 0x0AU;
 8002bf0:	230a      	movs	r3, #10
 8002bf2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL3, &tmp, 1);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f103 0020 	add.w	r0, r3, #32
 8002bfa:	f107 0213 	add.w	r2, r7, #19
 8002bfe:	2301      	movs	r3, #1
 8002c00:	21c2      	movs	r1, #194	@ 0xc2
 8002c02:	f001 f963 	bl	8003ecc <st7735_write_reg>
 8002c06:	4602      	mov	r2, r0
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	3320      	adds	r3, #32
 8002c16:	f107 0113 	add.w	r1, r7, #19
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f001 f96a 	bl	8003ef6 <st7735_send_data>
 8002c22:	4602      	mov	r2, r0
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	4413      	add	r3, r2
 8002c28:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay: BCLK/2, Opamp current small & Medium low */
    tmp = 0x8AU;
 8002c2a:	238a      	movs	r3, #138	@ 0x8a
 8002c2c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL4, &tmp, 1);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	f103 0020 	add.w	r0, r3, #32
 8002c34:	f107 0213 	add.w	r2, r7, #19
 8002c38:	2301      	movs	r3, #1
 8002c3a:	21c3      	movs	r1, #195	@ 0xc3
 8002c3c:	f001 f946 	bl	8003ecc <st7735_write_reg>
 8002c40:	4602      	mov	r2, r0
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	4413      	add	r3, r2
 8002c46:	617b      	str	r3, [r7, #20]
    tmp = 0x2AU;
 8002c48:	232a      	movs	r3, #42	@ 0x2a
 8002c4a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	3320      	adds	r3, #32
 8002c50:	f107 0113 	add.w	r1, r7, #19
 8002c54:	2201      	movs	r2, #1
 8002c56:	4618      	mov	r0, r3
 8002c58:	f001 f94d 	bl	8003ef6 <st7735_send_data>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	4413      	add	r3, r2
 8002c62:	617b      	str	r3, [r7, #20]

    /* Power control, 2 args, no delay */
    tmp = 0x8AU;
 8002c64:	238a      	movs	r3, #138	@ 0x8a
 8002c66:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PWR_CTRL5, &tmp, 1);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f103 0020 	add.w	r0, r3, #32
 8002c6e:	f107 0213 	add.w	r2, r7, #19
 8002c72:	2301      	movs	r3, #1
 8002c74:	21c4      	movs	r1, #196	@ 0xc4
 8002c76:	f001 f929 	bl	8003ecc <st7735_write_reg>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	4413      	add	r3, r2
 8002c80:	617b      	str	r3, [r7, #20]
    tmp = 0xEEU;
 8002c82:	23ee      	movs	r3, #238	@ 0xee
 8002c84:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	3320      	adds	r3, #32
 8002c8a:	f107 0113 	add.w	r1, r7, #19
 8002c8e:	2201      	movs	r2, #1
 8002c90:	4618      	mov	r0, r3
 8002c92:	f001 f930 	bl	8003ef6 <st7735_send_data>
 8002c96:	4602      	mov	r2, r0
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	4413      	add	r3, r2
 8002c9c:	617b      	str	r3, [r7, #20]

    /* Power control, 1 arg, no delay */
    tmp = 0x0EU;
 8002c9e:	230e      	movs	r3, #14
 8002ca0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_VCOMH_VCOML_CTRL1, &tmp, 1);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f103 0020 	add.w	r0, r3, #32
 8002ca8:	f107 0213 	add.w	r2, r7, #19
 8002cac:	2301      	movs	r3, #1
 8002cae:	21c5      	movs	r1, #197	@ 0xc5
 8002cb0:	f001 f90c 	bl	8003ecc <st7735_write_reg>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	4413      	add	r3, r2
 8002cba:	617b      	str	r3, [r7, #20]

		/* choose panel*/
		if (pDriver->Panel == HannStar_Panel) {
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	7b1b      	ldrb	r3, [r3, #12]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d10d      	bne.n	8002ce0 <ST7735_Init+0x368>
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_ON, &tmp, 0);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f103 0020 	add.w	r0, r3, #32
 8002cca:	f107 0213 	add.w	r2, r7, #19
 8002cce:	2300      	movs	r3, #0
 8002cd0:	2121      	movs	r1, #33	@ 0x21
 8002cd2:	f001 f8fb 	bl	8003ecc <st7735_write_reg>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	4413      	add	r3, r2
 8002cdc:	617b      	str	r3, [r7, #20]
 8002cde:	e00c      	b.n	8002cfa <ST7735_Init+0x382>
		} else {
			ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_INVERSION_OFF, &tmp, 0);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f103 0020 	add.w	r0, r3, #32
 8002ce6:	f107 0213 	add.w	r2, r7, #19
 8002cea:	2300      	movs	r3, #0
 8002cec:	2120      	movs	r1, #32
 8002cee:	f001 f8ed 	bl	8003ecc <st7735_write_reg>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	4413      	add	r3, r2
 8002cf8:	617b      	str	r3, [r7, #20]
		}
    /* Set color mode, 1 arg, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_COLOR_MODE, (uint8_t*)&ColorCoding, 1);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f103 0020 	add.w	r0, r3, #32
 8002d00:	f107 0208 	add.w	r2, r7, #8
 8002d04:	2301      	movs	r3, #1
 8002d06:	213a      	movs	r1, #58	@ 0x3a
 8002d08:	f001 f8e0 	bl	8003ecc <st7735_write_reg>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	4413      	add	r3, r2
 8002d12:	617b      	str	r3, [r7, #20]

    /* Magical unicorn dust, 16 args, no delay */
    tmp = 0x02U;
 8002d14:	2302      	movs	r3, #2
 8002d16:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_PV_GAMMA_CTRL, &tmp, 1);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f103 0020 	add.w	r0, r3, #32
 8002d1e:	f107 0213 	add.w	r2, r7, #19
 8002d22:	2301      	movs	r3, #1
 8002d24:	21e0      	movs	r1, #224	@ 0xe0
 8002d26:	f001 f8d1 	bl	8003ecc <st7735_write_reg>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	4413      	add	r3, r2
 8002d30:	617b      	str	r3, [r7, #20]
    tmp = 0x1CU;
 8002d32:	231c      	movs	r3, #28
 8002d34:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	3320      	adds	r3, #32
 8002d3a:	f107 0113 	add.w	r1, r7, #19
 8002d3e:	2201      	movs	r2, #1
 8002d40:	4618      	mov	r0, r3
 8002d42:	f001 f8d8 	bl	8003ef6 <st7735_send_data>
 8002d46:	4602      	mov	r2, r0
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	4413      	add	r3, r2
 8002d4c:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 8002d4e:	2307      	movs	r3, #7
 8002d50:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	3320      	adds	r3, #32
 8002d56:	f107 0113 	add.w	r1, r7, #19
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f001 f8ca 	bl	8003ef6 <st7735_send_data>
 8002d62:	4602      	mov	r2, r0
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	4413      	add	r3, r2
 8002d68:	617b      	str	r3, [r7, #20]
    tmp = 0x12U;
 8002d6a:	2312      	movs	r3, #18
 8002d6c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	3320      	adds	r3, #32
 8002d72:	f107 0113 	add.w	r1, r7, #19
 8002d76:	2201      	movs	r2, #1
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f001 f8bc 	bl	8003ef6 <st7735_send_data>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	4413      	add	r3, r2
 8002d84:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 8002d86:	2337      	movs	r3, #55	@ 0x37
 8002d88:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	3320      	adds	r3, #32
 8002d8e:	f107 0113 	add.w	r1, r7, #19
 8002d92:	2201      	movs	r2, #1
 8002d94:	4618      	mov	r0, r3
 8002d96:	f001 f8ae 	bl	8003ef6 <st7735_send_data>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	4413      	add	r3, r2
 8002da0:	617b      	str	r3, [r7, #20]
    tmp = 0x32U;
 8002da2:	2332      	movs	r3, #50	@ 0x32
 8002da4:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	3320      	adds	r3, #32
 8002daa:	f107 0113 	add.w	r1, r7, #19
 8002dae:	2201      	movs	r2, #1
 8002db0:	4618      	mov	r0, r3
 8002db2:	f001 f8a0 	bl	8003ef6 <st7735_send_data>
 8002db6:	4602      	mov	r2, r0
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	4413      	add	r3, r2
 8002dbc:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8002dbe:	2329      	movs	r3, #41	@ 0x29
 8002dc0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	3320      	adds	r3, #32
 8002dc6:	f107 0113 	add.w	r1, r7, #19
 8002dca:	2201      	movs	r2, #1
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f001 f892 	bl	8003ef6 <st7735_send_data>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8002dda:	232d      	movs	r3, #45	@ 0x2d
 8002ddc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	3320      	adds	r3, #32
 8002de2:	f107 0113 	add.w	r1, r7, #19
 8002de6:	2201      	movs	r2, #1
 8002de8:	4618      	mov	r0, r3
 8002dea:	f001 f884 	bl	8003ef6 <st7735_send_data>
 8002dee:	4602      	mov	r2, r0
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	4413      	add	r3, r2
 8002df4:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8002df6:	2329      	movs	r3, #41	@ 0x29
 8002df8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	3320      	adds	r3, #32
 8002dfe:	f107 0113 	add.w	r1, r7, #19
 8002e02:	2201      	movs	r2, #1
 8002e04:	4618      	mov	r0, r3
 8002e06:	f001 f876 	bl	8003ef6 <st7735_send_data>
 8002e0a:	4602      	mov	r2, r0
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	4413      	add	r3, r2
 8002e10:	617b      	str	r3, [r7, #20]
    tmp = 0x25U;
 8002e12:	2325      	movs	r3, #37	@ 0x25
 8002e14:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	3320      	adds	r3, #32
 8002e1a:	f107 0113 	add.w	r1, r7, #19
 8002e1e:	2201      	movs	r2, #1
 8002e20:	4618      	mov	r0, r3
 8002e22:	f001 f868 	bl	8003ef6 <st7735_send_data>
 8002e26:	4602      	mov	r2, r0
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	4413      	add	r3, r2
 8002e2c:	617b      	str	r3, [r7, #20]
    tmp = 0x2BU;
 8002e2e:	232b      	movs	r3, #43	@ 0x2b
 8002e30:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	3320      	adds	r3, #32
 8002e36:	f107 0113 	add.w	r1, r7, #19
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f001 f85a 	bl	8003ef6 <st7735_send_data>
 8002e42:	4602      	mov	r2, r0
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	4413      	add	r3, r2
 8002e48:	617b      	str	r3, [r7, #20]
    tmp = 0x39U;
 8002e4a:	2339      	movs	r3, #57	@ 0x39
 8002e4c:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	3320      	adds	r3, #32
 8002e52:	f107 0113 	add.w	r1, r7, #19
 8002e56:	2201      	movs	r2, #1
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f001 f84c 	bl	8003ef6 <st7735_send_data>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	4413      	add	r3, r2
 8002e64:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8002e66:	2300      	movs	r3, #0
 8002e68:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	3320      	adds	r3, #32
 8002e6e:	f107 0113 	add.w	r1, r7, #19
 8002e72:	2201      	movs	r2, #1
 8002e74:	4618      	mov	r0, r3
 8002e76:	f001 f83e 	bl	8003ef6 <st7735_send_data>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	4413      	add	r3, r2
 8002e80:	617b      	str	r3, [r7, #20]
    tmp = 0x01U;
 8002e82:	2301      	movs	r3, #1
 8002e84:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	3320      	adds	r3, #32
 8002e8a:	f107 0113 	add.w	r1, r7, #19
 8002e8e:	2201      	movs	r2, #1
 8002e90:	4618      	mov	r0, r3
 8002e92:	f001 f830 	bl	8003ef6 <st7735_send_data>
 8002e96:	4602      	mov	r2, r0
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	617b      	str	r3, [r7, #20]
    tmp = 0x03U;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	3320      	adds	r3, #32
 8002ea6:	f107 0113 	add.w	r1, r7, #19
 8002eaa:	2201      	movs	r2, #1
 8002eac:	4618      	mov	r0, r3
 8002eae:	f001 f822 	bl	8003ef6 <st7735_send_data>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	4413      	add	r3, r2
 8002eb8:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 8002eba:	2310      	movs	r3, #16
 8002ebc:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	3320      	adds	r3, #32
 8002ec2:	f107 0113 	add.w	r1, r7, #19
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f001 f814 	bl	8003ef6 <st7735_send_data>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	617b      	str	r3, [r7, #20]

    /* Sparkles and rainbows, 16 args, no delay */
    tmp = 0x03U;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NV_GAMMA_CTRL, &tmp, 1);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f103 0020 	add.w	r0, r3, #32
 8002ee0:	f107 0213 	add.w	r2, r7, #19
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	21e1      	movs	r1, #225	@ 0xe1
 8002ee8:	f000 fff0 	bl	8003ecc <st7735_write_reg>
 8002eec:	4602      	mov	r2, r0
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	617b      	str	r3, [r7, #20]
    tmp = 0x1DU;
 8002ef4:	231d      	movs	r3, #29
 8002ef6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	3320      	adds	r3, #32
 8002efc:	f107 0113 	add.w	r1, r7, #19
 8002f00:	2201      	movs	r2, #1
 8002f02:	4618      	mov	r0, r3
 8002f04:	f000 fff7 	bl	8003ef6 <st7735_send_data>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	4413      	add	r3, r2
 8002f0e:	617b      	str	r3, [r7, #20]
    tmp = 0x07U;
 8002f10:	2307      	movs	r3, #7
 8002f12:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	3320      	adds	r3, #32
 8002f18:	f107 0113 	add.w	r1, r7, #19
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f000 ffe9 	bl	8003ef6 <st7735_send_data>
 8002f24:	4602      	mov	r2, r0
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	4413      	add	r3, r2
 8002f2a:	617b      	str	r3, [r7, #20]
    tmp = 0x06U;
 8002f2c:	2306      	movs	r3, #6
 8002f2e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	3320      	adds	r3, #32
 8002f34:	f107 0113 	add.w	r1, r7, #19
 8002f38:	2201      	movs	r2, #1
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f000 ffdb 	bl	8003ef6 <st7735_send_data>
 8002f40:	4602      	mov	r2, r0
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	4413      	add	r3, r2
 8002f46:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8002f48:	232e      	movs	r3, #46	@ 0x2e
 8002f4a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	3320      	adds	r3, #32
 8002f50:	f107 0113 	add.w	r1, r7, #19
 8002f54:	2201      	movs	r2, #1
 8002f56:	4618      	mov	r0, r3
 8002f58:	f000 ffcd 	bl	8003ef6 <st7735_send_data>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	4413      	add	r3, r2
 8002f62:	617b      	str	r3, [r7, #20]
    tmp = 0x2CU;
 8002f64:	232c      	movs	r3, #44	@ 0x2c
 8002f66:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	3320      	adds	r3, #32
 8002f6c:	f107 0113 	add.w	r1, r7, #19
 8002f70:	2201      	movs	r2, #1
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 ffbf 	bl	8003ef6 <st7735_send_data>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	4413      	add	r3, r2
 8002f7e:	617b      	str	r3, [r7, #20]
    tmp = 0x29U;
 8002f80:	2329      	movs	r3, #41	@ 0x29
 8002f82:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	3320      	adds	r3, #32
 8002f88:	f107 0113 	add.w	r1, r7, #19
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f000 ffb1 	bl	8003ef6 <st7735_send_data>
 8002f94:	4602      	mov	r2, r0
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	4413      	add	r3, r2
 8002f9a:	617b      	str	r3, [r7, #20]
    tmp = 0x2DU;
 8002f9c:	232d      	movs	r3, #45	@ 0x2d
 8002f9e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	3320      	adds	r3, #32
 8002fa4:	f107 0113 	add.w	r1, r7, #19
 8002fa8:	2201      	movs	r2, #1
 8002faa:	4618      	mov	r0, r3
 8002fac:	f000 ffa3 	bl	8003ef6 <st7735_send_data>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	4413      	add	r3, r2
 8002fb6:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8002fb8:	232e      	movs	r3, #46	@ 0x2e
 8002fba:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	3320      	adds	r3, #32
 8002fc0:	f107 0113 	add.w	r1, r7, #19
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f000 ff95 	bl	8003ef6 <st7735_send_data>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	4413      	add	r3, r2
 8002fd2:	617b      	str	r3, [r7, #20]
    tmp = 0x2EU;
 8002fd4:	232e      	movs	r3, #46	@ 0x2e
 8002fd6:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	3320      	adds	r3, #32
 8002fdc:	f107 0113 	add.w	r1, r7, #19
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f000 ff87 	bl	8003ef6 <st7735_send_data>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	4413      	add	r3, r2
 8002fee:	617b      	str	r3, [r7, #20]
    tmp = 0x37U;
 8002ff0:	2337      	movs	r3, #55	@ 0x37
 8002ff2:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	3320      	adds	r3, #32
 8002ff8:	f107 0113 	add.w	r1, r7, #19
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	4618      	mov	r0, r3
 8003000:	f000 ff79 	bl	8003ef6 <st7735_send_data>
 8003004:	4602      	mov	r2, r0
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	4413      	add	r3, r2
 800300a:	617b      	str	r3, [r7, #20]
    tmp = 0x3FU;
 800300c:	233f      	movs	r3, #63	@ 0x3f
 800300e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	3320      	adds	r3, #32
 8003014:	f107 0113 	add.w	r1, r7, #19
 8003018:	2201      	movs	r2, #1
 800301a:	4618      	mov	r0, r3
 800301c:	f000 ff6b 	bl	8003ef6 <st7735_send_data>
 8003020:	4602      	mov	r2, r0
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	4413      	add	r3, r2
 8003026:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8003028:	2300      	movs	r3, #0
 800302a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	3320      	adds	r3, #32
 8003030:	f107 0113 	add.w	r1, r7, #19
 8003034:	2201      	movs	r2, #1
 8003036:	4618      	mov	r0, r3
 8003038:	f000 ff5d 	bl	8003ef6 <st7735_send_data>
 800303c:	4602      	mov	r2, r0
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	4413      	add	r3, r2
 8003042:	617b      	str	r3, [r7, #20]
    tmp = 0x00U;
 8003044:	2300      	movs	r3, #0
 8003046:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	3320      	adds	r3, #32
 800304c:	f107 0113 	add.w	r1, r7, #19
 8003050:	2201      	movs	r2, #1
 8003052:	4618      	mov	r0, r3
 8003054:	f000 ff4f 	bl	8003ef6 <st7735_send_data>
 8003058:	4602      	mov	r2, r0
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	4413      	add	r3, r2
 800305e:	617b      	str	r3, [r7, #20]
    tmp = 0x02U;
 8003060:	2302      	movs	r3, #2
 8003062:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	3320      	adds	r3, #32
 8003068:	f107 0113 	add.w	r1, r7, #19
 800306c:	2201      	movs	r2, #1
 800306e:	4618      	mov	r0, r3
 8003070:	f000 ff41 	bl	8003ef6 <st7735_send_data>
 8003074:	4602      	mov	r2, r0
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	4413      	add	r3, r2
 800307a:	617b      	str	r3, [r7, #20]
    tmp = 0x10U;
 800307c:	2310      	movs	r3, #16
 800307e:	74fb      	strb	r3, [r7, #19]
    ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	3320      	adds	r3, #32
 8003084:	f107 0113 	add.w	r1, r7, #19
 8003088:	2201      	movs	r2, #1
 800308a:	4618      	mov	r0, r3
 800308c:	f000 ff33 	bl	8003ef6 <st7735_send_data>
 8003090:	4602      	mov	r2, r0
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	4413      	add	r3, r2
 8003096:	617b      	str	r3, [r7, #20]

    /* Normal display on, no args, no delay */
    tmp  = 0x00U;
 8003098:	2300      	movs	r3, #0
 800309a:	74fb      	strb	r3, [r7, #19]
    ret += st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 1);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f103 0020 	add.w	r0, r3, #32
 80030a2:	f107 0213 	add.w	r2, r7, #19
 80030a6:	2301      	movs	r3, #1
 80030a8:	2113      	movs	r1, #19
 80030aa:	f000 ff0f 	bl	8003ecc <st7735_write_reg>
 80030ae:	4602      	mov	r2, r0
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	4413      	add	r3, r2
 80030b4:	617b      	str	r3, [r7, #20]

    /* Main screen turn on, no delay */
    ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 1);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f103 0020 	add.w	r0, r3, #32
 80030bc:	f107 0213 	add.w	r2, r7, #19
 80030c0:	2301      	movs	r3, #1
 80030c2:	2129      	movs	r1, #41	@ 0x29
 80030c4:	f000 ff02 	bl	8003ecc <st7735_write_reg>
 80030c8:	4602      	mov	r2, r0
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	4413      	add	r3, r2
 80030ce:	617b      	str	r3, [r7, #20]

    /* Set the display Orientation and the default display window */
    ret += ST7735_SetOrientation(pObj, pDriver);
 80030d0:	6879      	ldr	r1, [r7, #4]
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f000 f944 	bl	8003360 <ST7735_SetOrientation>
 80030d8:	4602      	mov	r2, r0
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	4413      	add	r3, r2
 80030de:	617b      	str	r3, [r7, #20]
  }

  if(ret != ST7735_OK)
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d002      	beq.n	80030ec <ST7735_Init+0x774>
  {
    ret = ST7735_ERROR;
 80030e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80030ea:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80030ec:	697b      	ldr	r3, [r7, #20]
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3718      	adds	r7, #24
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <ST7735_DeInit>:
  * @brief  De-Initialize the st7735 LCD Component.
  * @param  pObj Component object
  * @retval Component status
  */
int32_t ST7735_DeInit(ST7735_Object_t *pObj)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b083      	sub	sp, #12
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
  (void)(pObj);

  return ST7735_OK;
 80030fe:	2300      	movs	r3, #0
}
 8003100:	4618      	mov	r0, r3
 8003102:	370c      	adds	r7, #12
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr

0800310c <ST7735_ReadID>:
  * @param  pObj Component object
  * @param  Id Component ID
  * @retval The component status
  */
int32_t ST7735_ReadID(ST7735_Object_t *pObj, uint32_t *Id)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp[3];

  if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID1, &tmp[0]) != ST7735_OK)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	3320      	adds	r3, #32
 800311a:	f107 0208 	add.w	r2, r7, #8
 800311e:	21da      	movs	r1, #218	@ 0xda
 8003120:	4618      	mov	r0, r3
 8003122:	f000 fec0 	bl	8003ea6 <st7735_read_reg>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d003      	beq.n	8003134 <ST7735_ReadID+0x28>
  {
    ret = ST7735_ERROR;
 800312c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003130:	60fb      	str	r3, [r7, #12]
 8003132:	e02d      	b.n	8003190 <ST7735_ReadID+0x84>
  }
  else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID2, &tmp[1]) != ST7735_OK)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f103 0020 	add.w	r0, r3, #32
 800313a:	f107 0308 	add.w	r3, r7, #8
 800313e:	3301      	adds	r3, #1
 8003140:	461a      	mov	r2, r3
 8003142:	21db      	movs	r1, #219	@ 0xdb
 8003144:	f000 feaf 	bl	8003ea6 <st7735_read_reg>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d003      	beq.n	8003156 <ST7735_ReadID+0x4a>
  {
    ret = ST7735_ERROR;
 800314e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003152:	60fb      	str	r3, [r7, #12]
 8003154:	e01c      	b.n	8003190 <ST7735_ReadID+0x84>
  }	
	else if(st7735_read_reg(&pObj->Ctx, ST7735_READ_ID3, &tmp[2]) != ST7735_OK)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f103 0020 	add.w	r0, r3, #32
 800315c:	f107 0308 	add.w	r3, r7, #8
 8003160:	3302      	adds	r3, #2
 8003162:	461a      	mov	r2, r3
 8003164:	21dc      	movs	r1, #220	@ 0xdc
 8003166:	f000 fe9e 	bl	8003ea6 <st7735_read_reg>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d003      	beq.n	8003178 <ST7735_ReadID+0x6c>
  {
    ret = ST7735_ERROR;
 8003170:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003174:	60fb      	str	r3, [r7, #12]
 8003176:	e00b      	b.n	8003190 <ST7735_ReadID+0x84>
  }	
  else
  {
		
    *Id = ((uint32_t)tmp[2])<<0| ((uint32_t)tmp[1])<<8 | ((uint32_t)tmp[0])<<16;
 8003178:	7abb      	ldrb	r3, [r7, #10]
 800317a:	461a      	mov	r2, r3
 800317c:	7a7b      	ldrb	r3, [r7, #9]
 800317e:	021b      	lsls	r3, r3, #8
 8003180:	431a      	orrs	r2, r3
 8003182:	7a3b      	ldrb	r3, [r7, #8]
 8003184:	041b      	lsls	r3, r3, #16
 8003186:	431a      	orrs	r2, r3
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	601a      	str	r2, [r3, #0]
		//*Id = __rbit(*Id);
    ret = ST7735_OK;
 800318c:	2300      	movs	r3, #0
 800318e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003190:	68fb      	ldr	r3, [r7, #12]
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
	...

0800319c <ST7735_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOn(ST7735_Object_t *pObj)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 80031a4:	2300      	movs	r3, #0
 80031a6:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f103 0020 	add.w	r0, r3, #32
 80031ae:	f107 020b 	add.w	r2, r7, #11
 80031b2:	2300      	movs	r3, #0
 80031b4:	2113      	movs	r1, #19
 80031b6:	f000 fe89 	bl	8003ecc <st7735_write_reg>
 80031ba:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 80031bc:	210a      	movs	r1, #10
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f000 fe57 	bl	8003e72 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_ON, &tmp, 0);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f103 0020 	add.w	r0, r3, #32
 80031ca:	f107 020b 	add.w	r2, r7, #11
 80031ce:	2300      	movs	r3, #0
 80031d0:	2129      	movs	r1, #41	@ 0x29
 80031d2:	f000 fe7b 	bl	8003ecc <st7735_write_reg>
 80031d6:	4602      	mov	r2, r0
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	4413      	add	r3, r2
 80031dc:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 80031de:	210a      	movs	r1, #10
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f000 fe46 	bl	8003e72 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	f103 0020 	add.w	r0, r3, #32
 80031ec:	f107 020b 	add.w	r2, r7, #11
 80031f0:	2300      	movs	r3, #0
 80031f2:	2136      	movs	r1, #54	@ 0x36
 80031f4:	f000 fe6a 	bl	8003ecc <st7735_write_reg>
 80031f8:	4602      	mov	r2, r0
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	4413      	add	r3, r2
 80031fe:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003200:	4b16      	ldr	r3, [pc, #88]	@ (800325c <ST7735_DisplayOn+0xc0>)
 8003202:	7b1b      	ldrb	r3, [r3, #12]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d10a      	bne.n	800321e <ST7735_DisplayOn+0x82>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 8003208:	4b14      	ldr	r3, [pc, #80]	@ (800325c <ST7735_DisplayOn+0xc0>)
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	4a14      	ldr	r2, [pc, #80]	@ (8003260 <ST7735_DisplayOn+0xc4>)
 800320e:	00db      	lsls	r3, r3, #3
 8003210:	4413      	add	r3, r2
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003216:	f043 0308 	orr.w	r3, r3, #8
 800321a:	b2db      	uxtb	r3, r3
 800321c:	e006      	b.n	800322c <ST7735_DisplayOn+0x90>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 800321e:	4b0f      	ldr	r3, [pc, #60]	@ (800325c <ST7735_DisplayOn+0xc0>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	4a0f      	ldr	r2, [pc, #60]	@ (8003260 <ST7735_DisplayOn+0xc4>)
 8003224:	00db      	lsls	r3, r3, #3
 8003226:	4413      	add	r3, r2
 8003228:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800322a:	b2db      	uxtb	r3, r3
 800322c:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	3320      	adds	r3, #32
 8003232:	f107 010b 	add.w	r1, r7, #11
 8003236:	2201      	movs	r2, #1
 8003238:	4618      	mov	r0, r3
 800323a:	f000 fe5c 	bl	8003ef6 <st7735_send_data>
 800323e:	4602      	mov	r2, r0
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	4413      	add	r3, r2
 8003244:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d002      	beq.n	8003252 <ST7735_DisplayOn+0xb6>
  {
    ret = ST7735_ERROR;
 800324c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003250:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003252:	68fb      	ldr	r3, [r7, #12]
}
 8003254:	4618      	mov	r0, r3
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	24040ae0 	.word	0x24040ae0
 8003260:	24000074 	.word	0x24000074

08003264 <ST7735_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object
  * @retval The component status
  */
int32_t ST7735_DisplayOff(ST7735_Object_t *pObj)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t tmp = 0;
 800326c:	2300      	movs	r3, #0
 800326e:	72fb      	strb	r3, [r7, #11]

  ret = st7735_write_reg(&pObj->Ctx, ST7735_NORMAL_DISPLAY_OFF, &tmp, 0);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f103 0020 	add.w	r0, r3, #32
 8003276:	f107 020b 	add.w	r2, r7, #11
 800327a:	2300      	movs	r3, #0
 800327c:	2113      	movs	r1, #19
 800327e:	f000 fe25 	bl	8003ecc <st7735_write_reg>
 8003282:	60f8      	str	r0, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 8003284:	210a      	movs	r1, #10
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 fdf3 	bl	8003e72 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_DISPLAY_OFF, &tmp, 0);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f103 0020 	add.w	r0, r3, #32
 8003292:	f107 020b 	add.w	r2, r7, #11
 8003296:	2300      	movs	r3, #0
 8003298:	2128      	movs	r1, #40	@ 0x28
 800329a:	f000 fe17 	bl	8003ecc <st7735_write_reg>
 800329e:	4602      	mov	r2, r0
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	4413      	add	r3, r2
 80032a4:	60fb      	str	r3, [r7, #12]
  (void)ST7735_IO_Delay(pObj, 10);
 80032a6:	210a      	movs	r1, #10
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 fde2 	bl	8003e72 <ST7735_IO_Delay>
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 0);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f103 0020 	add.w	r0, r3, #32
 80032b4:	f107 020b 	add.w	r2, r7, #11
 80032b8:	2300      	movs	r3, #0
 80032ba:	2136      	movs	r1, #54	@ 0x36
 80032bc:	f000 fe06 	bl	8003ecc <st7735_write_reg>
 80032c0:	4602      	mov	r2, r0
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	4413      	add	r3, r2
 80032c6:	60fb      	str	r3, [r7, #12]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80032c8:	4b16      	ldr	r3, [pc, #88]	@ (8003324 <ST7735_DisplayOff+0xc0>)
 80032ca:	7b1b      	ldrb	r3, [r3, #12]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d10a      	bne.n	80032e6 <ST7735_DisplayOff+0x82>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80032d0:	4b14      	ldr	r3, [pc, #80]	@ (8003324 <ST7735_DisplayOff+0xc0>)
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	4a14      	ldr	r2, [pc, #80]	@ (8003328 <ST7735_DisplayOff+0xc4>)
 80032d6:	00db      	lsls	r3, r3, #3
 80032d8:	4413      	add	r3, r2
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80032de:	f043 0308 	orr.w	r3, r3, #8
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	e006      	b.n	80032f4 <ST7735_DisplayOff+0x90>
		(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80032e6:	4b0f      	ldr	r3, [pc, #60]	@ (8003324 <ST7735_DisplayOff+0xc0>)
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	4a0f      	ldr	r2, [pc, #60]	@ (8003328 <ST7735_DisplayOff+0xc4>)
 80032ec:	00db      	lsls	r3, r3, #3
 80032ee:	4413      	add	r3, r2
 80032f0:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	72fb      	strb	r3, [r7, #11]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	3320      	adds	r3, #32
 80032fa:	f107 010b 	add.w	r1, r7, #11
 80032fe:	2201      	movs	r2, #1
 8003300:	4618      	mov	r0, r3
 8003302:	f000 fdf8 	bl	8003ef6 <st7735_send_data>
 8003306:	4602      	mov	r2, r0
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	4413      	add	r3, r2
 800330c:	60fb      	str	r3, [r7, #12]
  if(ret != ST7735_OK)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d002      	beq.n	800331a <ST7735_DisplayOff+0xb6>
  {
    ret = ST7735_ERROR;
 8003314:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003318:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800331a:	68fb      	ldr	r3, [r7, #12]
}
 800331c:	4618      	mov	r0, r3
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	24040ae0 	.word	0x24040ae0
 8003328:	24000074 	.word	0x24000074

0800332c <ST7735_SetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be set
  * @retval Component status
  */
int32_t ST7735_SetBrightness(ST7735_Object_t *pObj, uint32_t Brightness)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);
	
  /* Feature not supported */
  return ST7735_ERROR;
 8003336:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800333a:	4618      	mov	r0, r3
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr

08003346 <ST7735_GetBrightness>:
  * @param  pObj Component object
  * @param  Brightness   display brightness to be returned
  * @retval Component status
  */
int32_t ST7735_GetBrightness(ST7735_Object_t *pObj, uint32_t *Brightness)
{
 8003346:	b480      	push	{r7}
 8003348:	b083      	sub	sp, #12
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
 800334e:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(Brightness);

  /* Feature not supported */
  return ST7735_ERROR;
 8003350:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003354:	4618      	mov	r0, r3
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <ST7735_SetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_PORTRAIT_ROT180
  *                     ST7735_ORIENTATION_LANDSCAPE or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_SetOrientation(ST7735_Object_t *pObj, ST7735_Ctx_t *pDriver)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b086      	sub	sp, #24
 8003364:	af02      	add	r7, sp, #8
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  if((pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT) || (pDriver->Orientation == ST7735_ORIENTATION_PORTRAIT_ROT180))
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d003      	beq.n	800337a <ST7735_SetOrientation+0x1a>
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d119      	bne.n	80033ae <ST7735_SetOrientation+0x4e>
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	7b5b      	ldrb	r3, [r3, #13]
 800337e:	2b01      	cmp	r3, #1
 8003380:	d106      	bne.n	8003390 <ST7735_SetOrientation+0x30>
			ST7735Ctx.Width  = ST7735_0_9_WIDTH;
 8003382:	4b3c      	ldr	r3, [pc, #240]	@ (8003474 <ST7735_SetOrientation+0x114>)
 8003384:	2250      	movs	r2, #80	@ 0x50
 8003386:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_HEIGHT;
 8003388:	4b3a      	ldr	r3, [pc, #232]	@ (8003474 <ST7735_SetOrientation+0x114>)
 800338a:	22a0      	movs	r2, #160	@ 0xa0
 800338c:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 800338e:	e028      	b.n	80033e2 <ST7735_SetOrientation+0x82>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	7b5b      	ldrb	r3, [r3, #13]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d003      	beq.n	80033a0 <ST7735_SetOrientation+0x40>
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	7b5b      	ldrb	r3, [r3, #13]
 800339c:	2b02      	cmp	r3, #2
 800339e:	d120      	bne.n	80033e2 <ST7735_SetOrientation+0x82>
			ST7735Ctx.Width  = ST7735_1_8_WIDTH;
 80033a0:	4b34      	ldr	r3, [pc, #208]	@ (8003474 <ST7735_SetOrientation+0x114>)
 80033a2:	2280      	movs	r2, #128	@ 0x80
 80033a4:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_HEIGHT;
 80033a6:	4b33      	ldr	r3, [pc, #204]	@ (8003474 <ST7735_SetOrientation+0x114>)
 80033a8:	22a0      	movs	r2, #160	@ 0xa0
 80033aa:	605a      	str	r2, [r3, #4]
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80033ac:	e019      	b.n	80033e2 <ST7735_SetOrientation+0x82>
		}
  }
  else
  {
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	7b5b      	ldrb	r3, [r3, #13]
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d106      	bne.n	80033c4 <ST7735_SetOrientation+0x64>
			ST7735Ctx.Width  = ST7735_0_9_HEIGHT;
 80033b6:	4b2f      	ldr	r3, [pc, #188]	@ (8003474 <ST7735_SetOrientation+0x114>)
 80033b8:	22a0      	movs	r2, #160	@ 0xa0
 80033ba:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_0_9_WIDTH;
 80033bc:	4b2d      	ldr	r3, [pc, #180]	@ (8003474 <ST7735_SetOrientation+0x114>)
 80033be:	2250      	movs	r2, #80	@ 0x50
 80033c0:	605a      	str	r2, [r3, #4]
 80033c2:	e00f      	b.n	80033e4 <ST7735_SetOrientation+0x84>
		} else if (pDriver->Type == ST7735_1_8_inch_screen || pDriver->Type == ST7735_1_8a_inch_screen){
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	7b5b      	ldrb	r3, [r3, #13]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d003      	beq.n	80033d4 <ST7735_SetOrientation+0x74>
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	7b5b      	ldrb	r3, [r3, #13]
 80033d0:	2b02      	cmp	r3, #2
 80033d2:	d107      	bne.n	80033e4 <ST7735_SetOrientation+0x84>
			ST7735Ctx.Width  = ST7735_1_8_HEIGHT;
 80033d4:	4b27      	ldr	r3, [pc, #156]	@ (8003474 <ST7735_SetOrientation+0x114>)
 80033d6:	22a0      	movs	r2, #160	@ 0xa0
 80033d8:	601a      	str	r2, [r3, #0]
			ST7735Ctx.Height = ST7735_1_8_WIDTH;
 80033da:	4b26      	ldr	r3, [pc, #152]	@ (8003474 <ST7735_SetOrientation+0x114>)
 80033dc:	2280      	movs	r2, #128	@ 0x80
 80033de:	605a      	str	r2, [r3, #4]
 80033e0:	e000      	b.n	80033e4 <ST7735_SetOrientation+0x84>
		if (pDriver->Type == ST7735_0_9_inch_screen) {
 80033e2:	bf00      	nop
		}
  }
	
	ST7735Ctx.Orientation = pDriver->Orientation;
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	4a22      	ldr	r2, [pc, #136]	@ (8003474 <ST7735_SetOrientation+0x114>)
 80033ea:	6093      	str	r3, [r2, #8]
	ST7735Ctx.Panel = pDriver->Panel;
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	7b1a      	ldrb	r2, [r3, #12]
 80033f0:	4b20      	ldr	r3, [pc, #128]	@ (8003474 <ST7735_SetOrientation+0x114>)
 80033f2:	731a      	strb	r2, [r3, #12]
	ST7735Ctx.Type = pDriver->Type;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	7b5a      	ldrb	r2, [r3, #13]
 80033f8:	4b1e      	ldr	r3, [pc, #120]	@ (8003474 <ST7735_SetOrientation+0x114>)
 80033fa:	735a      	strb	r2, [r3, #13]
	
  ret = ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height);
 80033fc:	4b1d      	ldr	r3, [pc, #116]	@ (8003474 <ST7735_SetOrientation+0x114>)
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	4b1c      	ldr	r3, [pc, #112]	@ (8003474 <ST7735_SetOrientation+0x114>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	9300      	str	r3, [sp, #0]
 8003406:	4613      	mov	r3, r2
 8003408:	2200      	movs	r2, #0
 800340a:	2100      	movs	r1, #0
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f000 fbdf 	bl	8003bd0 <ST7735_SetDisplayWindow>
 8003412:	60f8      	str	r0, [r7, #12]

	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003414:	4b17      	ldr	r3, [pc, #92]	@ (8003474 <ST7735_SetOrientation+0x114>)
 8003416:	7b1b      	ldrb	r3, [r3, #12]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d10a      	bne.n	8003432 <ST7735_SetOrientation+0xd2>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 800341c:	4b15      	ldr	r3, [pc, #84]	@ (8003474 <ST7735_SetOrientation+0x114>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	4a15      	ldr	r2, [pc, #84]	@ (8003478 <ST7735_SetOrientation+0x118>)
 8003422:	00db      	lsls	r3, r3, #3
 8003424:	4413      	add	r3, r2
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	b2db      	uxtb	r3, r3
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800342a:	f043 0308 	orr.w	r3, r3, #8
 800342e:	b2db      	uxtb	r3, r3
 8003430:	e006      	b.n	8003440 <ST7735_SetOrientation+0xe0>
			(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 8003432:	4b10      	ldr	r3, [pc, #64]	@ (8003474 <ST7735_SetOrientation+0x114>)
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	4a10      	ldr	r2, [pc, #64]	@ (8003478 <ST7735_SetOrientation+0x118>)
 8003438:	00db      	lsls	r3, r3, #3
 800343a:	4413      	add	r3, r2
 800343c:	685b      	ldr	r3, [r3, #4]
	tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800343e:	b2db      	uxtb	r3, r3
 8003440:	72fb      	strb	r3, [r7, #11]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f103 0020 	add.w	r0, r3, #32
 8003448:	f107 020b 	add.w	r2, r7, #11
 800344c:	2301      	movs	r3, #1
 800344e:	2136      	movs	r1, #54	@ 0x36
 8003450:	f000 fd3c 	bl	8003ecc <st7735_write_reg>
 8003454:	4602      	mov	r2, r0
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	4413      	add	r3, r2
 800345a:	60fb      	str	r3, [r7, #12]

  

  if(ret != ST7735_OK)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d002      	beq.n	8003468 <ST7735_SetOrientation+0x108>
  {
    ret = ST7735_ERROR;
 8003462:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003466:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003468:	68fb      	ldr	r3, [r7, #12]
}
 800346a:	4618      	mov	r0, r3
 800346c:	3710      	adds	r7, #16
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	24040ae0 	.word	0x24040ae0
 8003478:	24000074 	.word	0x24000074

0800347c <ST7735_GetOrientation>:
  * @param  Orientation ST7735_ORIENTATION_PORTRAIT, ST7735_ORIENTATION_LANDSCAPE
  *                      or ST7735_ORIENTATION_LANDSCAPE_ROT180
  * @retval The component status
  */
int32_t ST7735_GetOrientation(ST7735_Object_t *pObj, uint32_t *Orientation)
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	6039      	str	r1, [r7, #0]

  *Orientation = ST7735Ctx.Orientation;
 8003486:	4b05      	ldr	r3, [pc, #20]	@ (800349c <ST7735_GetOrientation+0x20>)
 8003488:	689a      	ldr	r2, [r3, #8]
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 800348e:	2300      	movs	r3, #0
}
 8003490:	4618      	mov	r0, r3
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	24040ae0 	.word	0x24040ae0

080034a0 <ST7735_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status
  */
int32_t ST7735_SetCursor(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b086      	sub	sp, #24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  int32_t ret;
  uint8_t tmp;
	
	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 80034ac:	4b59      	ldr	r3, [pc, #356]	@ (8003614 <ST7735_SetCursor+0x174>)
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d821      	bhi.n	80034f8 <ST7735_SetCursor+0x58>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 80034b4:	4b57      	ldr	r3, [pc, #348]	@ (8003614 <ST7735_SetCursor+0x174>)
 80034b6:	7b5b      	ldrb	r3, [r3, #13]
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d10e      	bne.n	80034da <ST7735_SetCursor+0x3a>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 80034bc:	4b55      	ldr	r3, [pc, #340]	@ (8003614 <ST7735_SetCursor+0x174>)
 80034be:	7b1b      	ldrb	r3, [r3, #12]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d106      	bne.n	80034d2 <ST7735_SetCursor+0x32>
				Xpos += 26;
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	331a      	adds	r3, #26
 80034c8:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	3301      	adds	r3, #1
 80034ce:	607b      	str	r3, [r7, #4]
 80034d0:	e033      	b.n	800353a <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 24;
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	3318      	adds	r3, #24
 80034d6:	60bb      	str	r3, [r7, #8]
 80034d8:	e02f      	b.n	800353a <ST7735_SetCursor+0x9a>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 80034da:	4b4e      	ldr	r3, [pc, #312]	@ (8003614 <ST7735_SetCursor+0x174>)
 80034dc:	7b5b      	ldrb	r3, [r3, #13]
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d12b      	bne.n	800353a <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 80034e2:	4b4c      	ldr	r3, [pc, #304]	@ (8003614 <ST7735_SetCursor+0x174>)
 80034e4:	7b1b      	ldrb	r3, [r3, #12]
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d127      	bne.n	800353a <ST7735_SetCursor+0x9a>
				Xpos += 2;
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	3302      	adds	r3, #2
 80034ee:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	3301      	adds	r3, #1
 80034f4:	607b      	str	r3, [r7, #4]
 80034f6:	e020      	b.n	800353a <ST7735_SetCursor+0x9a>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 80034f8:	4b46      	ldr	r3, [pc, #280]	@ (8003614 <ST7735_SetCursor+0x174>)
 80034fa:	7b5b      	ldrb	r3, [r3, #13]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d10e      	bne.n	800351e <ST7735_SetCursor+0x7e>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8003500:	4b44      	ldr	r3, [pc, #272]	@ (8003614 <ST7735_SetCursor+0x174>)
 8003502:	7b1b      	ldrb	r3, [r3, #12]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d106      	bne.n	8003516 <ST7735_SetCursor+0x76>
				Xpos += 1;
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	3301      	adds	r3, #1
 800350c:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	331a      	adds	r3, #26
 8003512:	607b      	str	r3, [r7, #4]
 8003514:	e011      	b.n	800353a <ST7735_SetCursor+0x9a>
			} else {		//BOE Panel
				Xpos += 0;
				Ypos += 24;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	3318      	adds	r3, #24
 800351a:	607b      	str	r3, [r7, #4]
 800351c:	e00d      	b.n	800353a <ST7735_SetCursor+0x9a>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 800351e:	4b3d      	ldr	r3, [pc, #244]	@ (8003614 <ST7735_SetCursor+0x174>)
 8003520:	7b5b      	ldrb	r3, [r3, #13]
 8003522:	2b02      	cmp	r3, #2
 8003524:	d109      	bne.n	800353a <ST7735_SetCursor+0x9a>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8003526:	4b3b      	ldr	r3, [pc, #236]	@ (8003614 <ST7735_SetCursor+0x174>)
 8003528:	7b1b      	ldrb	r3, [r3, #12]
 800352a:	2b01      	cmp	r3, #1
 800352c:	d105      	bne.n	800353a <ST7735_SetCursor+0x9a>
				Xpos += 1;
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	3301      	adds	r3, #1
 8003532:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	3302      	adds	r3, #2
 8003538:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f103 0020 	add.w	r0, r3, #32
 8003540:	f107 0213 	add.w	r2, r7, #19
 8003544:	2300      	movs	r3, #0
 8003546:	212a      	movs	r1, #42	@ 0x2a
 8003548:	f000 fcc0 	bl	8003ecc <st7735_write_reg>
 800354c:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	0a1b      	lsrs	r3, r3, #8
 8003552:	b2db      	uxtb	r3, r3
 8003554:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	3320      	adds	r3, #32
 800355a:	f107 0113 	add.w	r1, r7, #19
 800355e:	2201      	movs	r2, #1
 8003560:	4618      	mov	r0, r3
 8003562:	f000 fcc8 	bl	8003ef6 <st7735_send_data>
 8003566:	4602      	mov	r2, r0
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	4413      	add	r3, r2
 800356c:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	b2db      	uxtb	r3, r3
 8003572:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	3320      	adds	r3, #32
 8003578:	f107 0113 	add.w	r1, r7, #19
 800357c:	2201      	movs	r2, #1
 800357e:	4618      	mov	r0, r3
 8003580:	f000 fcb9 	bl	8003ef6 <st7735_send_data>
 8003584:	4602      	mov	r2, r0
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	4413      	add	r3, r2
 800358a:	617b      	str	r3, [r7, #20]

  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f103 0020 	add.w	r0, r3, #32
 8003592:	f107 0213 	add.w	r2, r7, #19
 8003596:	2300      	movs	r3, #0
 8003598:	212b      	movs	r1, #43	@ 0x2b
 800359a:	f000 fc97 	bl	8003ecc <st7735_write_reg>
 800359e:	4602      	mov	r2, r0
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	4413      	add	r3, r2
 80035a4:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	0a1b      	lsrs	r3, r3, #8
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	3320      	adds	r3, #32
 80035b2:	f107 0113 	add.w	r1, r7, #19
 80035b6:	2201      	movs	r2, #1
 80035b8:	4618      	mov	r0, r3
 80035ba:	f000 fc9c 	bl	8003ef6 <st7735_send_data>
 80035be:	4602      	mov	r2, r0
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	4413      	add	r3, r2
 80035c4:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	3320      	adds	r3, #32
 80035d0:	f107 0113 	add.w	r1, r7, #19
 80035d4:	2201      	movs	r2, #1
 80035d6:	4618      	mov	r0, r3
 80035d8:	f000 fc8d 	bl	8003ef6 <st7735_send_data>
 80035dc:	4602      	mov	r2, r0
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	4413      	add	r3, r2
 80035e2:	617b      	str	r3, [r7, #20]
  ret += st7735_write_reg(&pObj->Ctx, ST7735_WRITE_RAM, &tmp, 0);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f103 0020 	add.w	r0, r3, #32
 80035ea:	f107 0213 	add.w	r2, r7, #19
 80035ee:	2300      	movs	r3, #0
 80035f0:	212c      	movs	r1, #44	@ 0x2c
 80035f2:	f000 fc6b 	bl	8003ecc <st7735_write_reg>
 80035f6:	4602      	mov	r2, r0
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	4413      	add	r3, r2
 80035fc:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d002      	beq.n	800360a <ST7735_SetCursor+0x16a>
  {
    ret = ST7735_ERROR;
 8003604:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003608:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800360a:	697b      	ldr	r3, [r7, #20]
}
 800360c:	4618      	mov	r0, r3
 800360e:	3718      	adds	r7, #24
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	24040ae0 	.word	0x24040ae0

08003618 <ST7735_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Bmp picture address.
  * @retval The component status
  */
int32_t ST7735_DrawBitmap(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b090      	sub	sp, #64	@ 0x40
 800361c:	af02      	add	r7, sp, #8
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
 8003624:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8003626:	2300      	movs	r3, #0
 8003628:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t index, size, width, height, y_pos;
  uint8_t pixel_val[2], tmp;
  uint8_t *pbmp;
  uint32_t counter = 0;
 800362a:	2300      	movs	r3, #0
 800362c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get bitmap data address offset */
  index = (uint32_t)pBmp[10] + ((uint32_t)pBmp[11] << 8) + ((uint32_t)pBmp[12] << 16)  + ((uint32_t)pBmp[13] << 24);
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	330a      	adds	r3, #10
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	461a      	mov	r2, r3
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	330b      	adds	r3, #11
 800363a:	781b      	ldrb	r3, [r3, #0]
 800363c:	021b      	lsls	r3, r3, #8
 800363e:	441a      	add	r2, r3
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	330c      	adds	r3, #12
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	041b      	lsls	r3, r3, #16
 8003648:	441a      	add	r2, r3
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	330d      	adds	r3, #13
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	061b      	lsls	r3, r3, #24
 8003652:	4413      	add	r3, r2
 8003654:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Read bitmap width */
  width = (uint32_t)pBmp[18] + ((uint32_t)pBmp[19] << 8) + ((uint32_t)pBmp[20] << 16)  + ((uint32_t)pBmp[21] << 24);
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	3312      	adds	r3, #18
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	461a      	mov	r2, r3
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	3313      	adds	r3, #19
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	021b      	lsls	r3, r3, #8
 8003666:	441a      	add	r2, r3
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	3314      	adds	r3, #20
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	041b      	lsls	r3, r3, #16
 8003670:	441a      	add	r2, r3
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	3315      	adds	r3, #21
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	061b      	lsls	r3, r3, #24
 800367a:	4413      	add	r3, r2
 800367c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Read bitmap height */
  height = (uint32_t)pBmp[22] + ((uint32_t)pBmp[23] << 8) + ((uint32_t)pBmp[24] << 16)  + ((uint32_t)pBmp[25] << 24);
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	3316      	adds	r3, #22
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	461a      	mov	r2, r3
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	3317      	adds	r3, #23
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	021b      	lsls	r3, r3, #8
 800368e:	441a      	add	r2, r3
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	3318      	adds	r3, #24
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	041b      	lsls	r3, r3, #16
 8003698:	441a      	add	r2, r3
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	3319      	adds	r3, #25
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	061b      	lsls	r3, r3, #24
 80036a2:	4413      	add	r3, r2
 80036a4:	623b      	str	r3, [r7, #32]

  /* Read bitmap size */
  size = (uint32_t)pBmp[2] + ((uint32_t)pBmp[3] << 8) + ((uint32_t)pBmp[4] << 16)  + ((uint32_t)pBmp[5] << 24);
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	3302      	adds	r3, #2
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	461a      	mov	r2, r3
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	3303      	adds	r3, #3
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	021b      	lsls	r3, r3, #8
 80036b6:	441a      	add	r2, r3
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	3304      	adds	r3, #4
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	041b      	lsls	r3, r3, #16
 80036c0:	441a      	add	r2, r3
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	3305      	adds	r3, #5
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	061b      	lsls	r3, r3, #24
 80036ca:	4413      	add	r3, r2
 80036cc:	61fb      	str	r3, [r7, #28]
  size = size - index;
 80036ce:	69fa      	ldr	r2, [r7, #28]
 80036d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	61fb      	str	r3, [r7, #28]

  pbmp = pBmp + index;
 80036d6:	683a      	ldr	r2, [r7, #0]
 80036d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036da:	4413      	add	r3, r2
 80036dc:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Remap Ypos, st7735 works with inverted X in case of bitmap */
  /* X = 0, cursor is on Top corner */
  y_pos = ST7735Ctx.Height - Ypos - height;
 80036de:	4b51      	ldr	r3, [pc, #324]	@ (8003824 <ST7735_DrawBitmap+0x20c>)
 80036e0:	685a      	ldr	r2, [r3, #4]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	1ad2      	subs	r2, r2, r3
 80036e6:	6a3b      	ldr	r3, [r7, #32]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	61bb      	str	r3, [r7, #24]

  if(ST7735_SetDisplayWindow(pObj, Xpos, y_pos, width, height) != ST7735_OK)
 80036ec:	6a3b      	ldr	r3, [r7, #32]
 80036ee:	9300      	str	r3, [sp, #0]
 80036f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f2:	69ba      	ldr	r2, [r7, #24]
 80036f4:	68b9      	ldr	r1, [r7, #8]
 80036f6:	68f8      	ldr	r0, [r7, #12]
 80036f8:	f000 fa6a 	bl	8003bd0 <ST7735_SetDisplayWindow>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d003      	beq.n	800370a <ST7735_DrawBitmap+0xf2>
  {
    ret = ST7735_ERROR;
 8003702:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003706:	637b      	str	r3, [r7, #52]	@ 0x34
 8003708:	e087      	b.n	800381a <ST7735_DrawBitmap+0x202>
  }
  else
  {
    /* Set GRAM write direction and BGR = 0 */
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800370a:	4b46      	ldr	r3, [pc, #280]	@ (8003824 <ST7735_DrawBitmap+0x20c>)
 800370c:	7b1b      	ldrb	r3, [r3, #12]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d109      	bne.n	8003726 <ST7735_DrawBitmap+0x10e>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_BGR :
 8003712:	4b44      	ldr	r3, [pc, #272]	@ (8003824 <ST7735_DrawBitmap+0x20c>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	4a44      	ldr	r2, [pc, #272]	@ (8003828 <ST7735_DrawBitmap+0x210>)
 8003718:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800371c:	b2db      	uxtb	r3, r3
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 800371e:	f043 0308 	orr.w	r3, r3, #8
 8003722:	b2db      	uxtb	r3, r3
 8003724:	e005      	b.n	8003732 <ST7735_DrawBitmap+0x11a>
					(uint8_t)OrientationTab[ST7735Ctx.Orientation][0] | LCD_RGB;
 8003726:	4b3f      	ldr	r3, [pc, #252]	@ (8003824 <ST7735_DrawBitmap+0x20c>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	4a3f      	ldr	r2, [pc, #252]	@ (8003828 <ST7735_DrawBitmap+0x210>)
 800372c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 8003730:	b2db      	uxtb	r3, r3
 8003732:	74fb      	strb	r3, [r7, #19]

    if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	f103 0020 	add.w	r0, r3, #32
 800373a:	f107 0213 	add.w	r2, r7, #19
 800373e:	2301      	movs	r3, #1
 8003740:	2136      	movs	r1, #54	@ 0x36
 8003742:	f000 fbc3 	bl	8003ecc <st7735_write_reg>
 8003746:	4603      	mov	r3, r0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d003      	beq.n	8003754 <ST7735_DrawBitmap+0x13c>
    {
      ret = ST7735_ERROR;
 800374c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003750:	637b      	str	r3, [r7, #52]	@ 0x34
 8003752:	e062      	b.n	800381a <ST7735_DrawBitmap+0x202>
    }/* Set Cursor */
    else if(ST7735_SetCursor(pObj, Xpos, y_pos) != ST7735_OK)
 8003754:	69ba      	ldr	r2, [r7, #24]
 8003756:	68b9      	ldr	r1, [r7, #8]
 8003758:	68f8      	ldr	r0, [r7, #12]
 800375a:	f7ff fea1 	bl	80034a0 <ST7735_SetCursor>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d003      	beq.n	800376c <ST7735_DrawBitmap+0x154>
    {
      ret = ST7735_ERROR;
 8003764:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003768:	637b      	str	r3, [r7, #52]	@ 0x34
 800376a:	e056      	b.n	800381a <ST7735_DrawBitmap+0x202>
    }
    else
    {
      do
      {
        pixel_val[0] = *(pbmp + 1);
 800376c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800376e:	785b      	ldrb	r3, [r3, #1]
 8003770:	753b      	strb	r3, [r7, #20]
        pixel_val[1] = *(pbmp);
 8003772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	757b      	strb	r3, [r7, #21]
        if(st7735_send_data(&pObj->Ctx, pixel_val, 2U) != ST7735_OK)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	3320      	adds	r3, #32
 800377c:	f107 0114 	add.w	r1, r7, #20
 8003780:	2202      	movs	r2, #2
 8003782:	4618      	mov	r0, r3
 8003784:	f000 fbb7 	bl	8003ef6 <st7735_send_data>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d003      	beq.n	8003796 <ST7735_DrawBitmap+0x17e>
        {
          ret = ST7735_ERROR;
 800378e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003792:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8003794:	e009      	b.n	80037aa <ST7735_DrawBitmap+0x192>
        }
        counter +=2U;
 8003796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003798:	3302      	adds	r3, #2
 800379a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        pbmp += 2;
 800379c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800379e:	3302      	adds	r3, #2
 80037a0:	633b      	str	r3, [r7, #48]	@ 0x30
      }while(counter < size);
 80037a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d3e0      	bcc.n	800376c <ST7735_DrawBitmap+0x154>

			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80037aa:	4b1e      	ldr	r3, [pc, #120]	@ (8003824 <ST7735_DrawBitmap+0x20c>)
 80037ac:	7b1b      	ldrb	r3, [r3, #12]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d10a      	bne.n	80037c8 <ST7735_DrawBitmap+0x1b0>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_BGR :
 80037b2:	4b1c      	ldr	r3, [pc, #112]	@ (8003824 <ST7735_DrawBitmap+0x20c>)
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	4a1c      	ldr	r2, [pc, #112]	@ (8003828 <ST7735_DrawBitmap+0x210>)
 80037b8:	00db      	lsls	r3, r3, #3
 80037ba:	4413      	add	r3, r2
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	b2db      	uxtb	r3, r3
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80037c0:	f043 0308 	orr.w	r3, r3, #8
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	e006      	b.n	80037d6 <ST7735_DrawBitmap+0x1be>
						(uint8_t)OrientationTab[ST7735Ctx.Orientation][1] | LCD_RGB;
 80037c8:	4b16      	ldr	r3, [pc, #88]	@ (8003824 <ST7735_DrawBitmap+0x20c>)
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	4a16      	ldr	r2, [pc, #88]	@ (8003828 <ST7735_DrawBitmap+0x210>)
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	4413      	add	r3, r2
 80037d2:	685b      	ldr	r3, [r3, #4]
			tmp = ST7735Ctx.Panel == HannStar_Panel ? 
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	74fb      	strb	r3, [r7, #19]
      if(st7735_write_reg(&pObj->Ctx, ST7735_MADCTL, &tmp, 1) != ST7735_OK)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f103 0020 	add.w	r0, r3, #32
 80037de:	f107 0213 	add.w	r2, r7, #19
 80037e2:	2301      	movs	r3, #1
 80037e4:	2136      	movs	r1, #54	@ 0x36
 80037e6:	f000 fb71 	bl	8003ecc <st7735_write_reg>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d003      	beq.n	80037f8 <ST7735_DrawBitmap+0x1e0>
      {
        ret = ST7735_ERROR;
 80037f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80037f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80037f6:	e010      	b.n	800381a <ST7735_DrawBitmap+0x202>
      }
      else
      {
        if(ST7735_SetDisplayWindow(pObj, 0U, 0U, ST7735Ctx.Width, ST7735Ctx.Height) != ST7735_OK)
 80037f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003824 <ST7735_DrawBitmap+0x20c>)
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	4b09      	ldr	r3, [pc, #36]	@ (8003824 <ST7735_DrawBitmap+0x20c>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	9300      	str	r3, [sp, #0]
 8003802:	4613      	mov	r3, r2
 8003804:	2200      	movs	r2, #0
 8003806:	2100      	movs	r1, #0
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f000 f9e1 	bl	8003bd0 <ST7735_SetDisplayWindow>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d002      	beq.n	800381a <ST7735_DrawBitmap+0x202>
        {
          ret = ST7735_ERROR;
 8003814:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003818:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
    }
  }

  return ret;
 800381a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800381c:	4618      	mov	r0, r3
 800381e:	3738      	adds	r7, #56	@ 0x38
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	24040ae0 	.word	0x24040ae0
 8003828:	24000074 	.word	0x24000074

0800382c <ST7735_FillRGBRect>:
  * @param  Width  specifies the rectangle width.
  * @param  Height Specifies the rectangle height
  * @retval The component status
  */
int32_t ST7735_FillRGBRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b088      	sub	sp, #32
 8003830:	af00      	add	r7, sp, #0
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	60b9      	str	r1, [r7, #8]
 8003836:	607a      	str	r2, [r7, #4]
 8003838:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 800383a:	2300      	movs	r3, #0
 800383c:	61fb      	str	r3, [r7, #28]
  static uint8_t pdata[640];
  uint8_t *rgb_data = pData;
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	61bb      	str	r3, [r7, #24]
  uint32_t i, j;

  if(((Xpos + Width) > ST7735Ctx.Width) || ((Ypos + Height) > ST7735Ctx.Height))
 8003842:	68ba      	ldr	r2, [r7, #8]
 8003844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003846:	441a      	add	r2, r3
 8003848:	4b2b      	ldr	r3, [pc, #172]	@ (80038f8 <ST7735_FillRGBRect+0xcc>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	429a      	cmp	r2, r3
 800384e:	d806      	bhi.n	800385e <ST7735_FillRGBRect+0x32>
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003854:	441a      	add	r2, r3
 8003856:	4b28      	ldr	r3, [pc, #160]	@ (80038f8 <ST7735_FillRGBRect+0xcc>)
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	429a      	cmp	r2, r3
 800385c:	d903      	bls.n	8003866 <ST7735_FillRGBRect+0x3a>
  {
    ret = ST7735_ERROR;
 800385e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003862:	61fb      	str	r3, [r7, #28]
 8003864:	e042      	b.n	80038ec <ST7735_FillRGBRect+0xc0>
  }/* Set Cursor */
  else
  {
    for(j = 0; j < Height; j++)
 8003866:	2300      	movs	r3, #0
 8003868:	613b      	str	r3, [r7, #16]
 800386a:	e03b      	b.n	80038e4 <ST7735_FillRGBRect+0xb8>
    {
      if(ST7735_SetCursor(pObj, Xpos, Ypos+j) != ST7735_OK)
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	4413      	add	r3, r2
 8003872:	461a      	mov	r2, r3
 8003874:	68b9      	ldr	r1, [r7, #8]
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f7ff fe12 	bl	80034a0 <ST7735_SetCursor>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d003      	beq.n	800388a <ST7735_FillRGBRect+0x5e>
      {
        ret = ST7735_ERROR;
 8003882:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003886:	61fb      	str	r3, [r7, #28]
 8003888:	e029      	b.n	80038de <ST7735_FillRGBRect+0xb2>
      }
      else
      {
        for(i = 0; i < Width; i++)
 800388a:	2300      	movs	r3, #0
 800388c:	617b      	str	r3, [r7, #20]
 800388e:	e013      	b.n	80038b8 <ST7735_FillRGBRect+0x8c>
        {
          pdata[2U*i] = (uint8_t)(*(rgb_data));
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	005b      	lsls	r3, r3, #1
 8003894:	69ba      	ldr	r2, [r7, #24]
 8003896:	7811      	ldrb	r1, [r2, #0]
 8003898:	4a18      	ldr	r2, [pc, #96]	@ (80038fc <ST7735_FillRGBRect+0xd0>)
 800389a:	54d1      	strb	r1, [r2, r3]
          pdata[(2U*i) + 1U] = (uint8_t)(*(rgb_data + 1));
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	1c5a      	adds	r2, r3, #1
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	005b      	lsls	r3, r3, #1
 80038a4:	3301      	adds	r3, #1
 80038a6:	7811      	ldrb	r1, [r2, #0]
 80038a8:	4a14      	ldr	r2, [pc, #80]	@ (80038fc <ST7735_FillRGBRect+0xd0>)
 80038aa:	54d1      	strb	r1, [r2, r3]
          rgb_data +=2;
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	3302      	adds	r3, #2
 80038b0:	61bb      	str	r3, [r7, #24]
        for(i = 0; i < Width; i++)
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	3301      	adds	r3, #1
 80038b6:	617b      	str	r3, [r7, #20]
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038bc:	429a      	cmp	r2, r3
 80038be:	d3e7      	bcc.n	8003890 <ST7735_FillRGBRect+0x64>
        }
        if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Width) != ST7735_OK)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f103 0020 	add.w	r0, r3, #32
 80038c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c8:	005b      	lsls	r3, r3, #1
 80038ca:	461a      	mov	r2, r3
 80038cc:	490b      	ldr	r1, [pc, #44]	@ (80038fc <ST7735_FillRGBRect+0xd0>)
 80038ce:	f000 fb12 	bl	8003ef6 <st7735_send_data>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d002      	beq.n	80038de <ST7735_FillRGBRect+0xb2>
        {
          ret = ST7735_ERROR;
 80038d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80038dc:	61fb      	str	r3, [r7, #28]
    for(j = 0; j < Height; j++)
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	3301      	adds	r3, #1
 80038e2:	613b      	str	r3, [r7, #16]
 80038e4:	693a      	ldr	r2, [r7, #16]
 80038e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d3bf      	bcc.n	800386c <ST7735_FillRGBRect+0x40>
        }
      }
    }
  }

  return ret;
 80038ec:	69fb      	ldr	r3, [r7, #28]
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3720      	adds	r7, #32
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	24040ae0 	.word	0x24040ae0
 80038fc:	24040af0 	.word	0x24040af0

08003900 <ST7735_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color  Specifies the RGB color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_DrawHLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b086      	sub	sp, #24
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
 800390c:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 800390e:	2300      	movs	r3, #0
 8003910:	617b      	str	r3, [r7, #20]
  uint32_t i;
  static uint8_t pdata[640];
	
  if((Xpos + Length) > ST7735Ctx.Width)
 8003912:	68ba      	ldr	r2, [r7, #8]
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	441a      	add	r2, r3
 8003918:	4b1f      	ldr	r3, [pc, #124]	@ (8003998 <ST7735_DrawHLine+0x98>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	429a      	cmp	r2, r3
 800391e:	d903      	bls.n	8003928 <ST7735_DrawHLine+0x28>
  {
    ret = ST7735_ERROR;
 8003920:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003924:	617b      	str	r3, [r7, #20]
 8003926:	e032      	b.n	800398e <ST7735_DrawHLine+0x8e>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	68b9      	ldr	r1, [r7, #8]
 800392c:	68f8      	ldr	r0, [r7, #12]
 800392e:	f7ff fdb7 	bl	80034a0 <ST7735_SetCursor>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d003      	beq.n	8003940 <ST7735_DrawHLine+0x40>
  {
    ret = ST7735_ERROR;
 8003938:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800393c:	617b      	str	r3, [r7, #20]
 800393e:	e026      	b.n	800398e <ST7735_DrawHLine+0x8e>
  }
  else
  {
    for(i = 0; i < Length; i++)
 8003940:	2300      	movs	r3, #0
 8003942:	613b      	str	r3, [r7, #16]
 8003944:	e010      	b.n	8003968 <ST7735_DrawHLine+0x68>
    {
      /* Exchange LSB and MSB to fit LCD specification */
      pdata[2U*i] = (uint8_t)(Color >> 8);
 8003946:	6a3b      	ldr	r3, [r7, #32]
 8003948:	0a1a      	lsrs	r2, r3, #8
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	005b      	lsls	r3, r3, #1
 800394e:	b2d1      	uxtb	r1, r2
 8003950:	4a12      	ldr	r2, [pc, #72]	@ (800399c <ST7735_DrawHLine+0x9c>)
 8003952:	54d1      	strb	r1, [r2, r3]
      pdata[(2U*i) + 1U] = (uint8_t)(Color);
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	3301      	adds	r3, #1
 800395a:	6a3a      	ldr	r2, [r7, #32]
 800395c:	b2d1      	uxtb	r1, r2
 800395e:	4a0f      	ldr	r2, [pc, #60]	@ (800399c <ST7735_DrawHLine+0x9c>)
 8003960:	54d1      	strb	r1, [r2, r3]
    for(i = 0; i < Length; i++)
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	3301      	adds	r3, #1
 8003966:	613b      	str	r3, [r7, #16]
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	429a      	cmp	r2, r3
 800396e:	d3ea      	bcc.n	8003946 <ST7735_DrawHLine+0x46>
			
//      pdata[(2U*i) + 1U] = (uint8_t)(Color >> 8);
//      pdata[2U*i] = (uint8_t)(Color);			
    }
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&pdata[0], 2U*Length) != ST7735_OK)
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f103 0020 	add.w	r0, r3, #32
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	461a      	mov	r2, r3
 800397c:	4907      	ldr	r1, [pc, #28]	@ (800399c <ST7735_DrawHLine+0x9c>)
 800397e:	f000 faba 	bl	8003ef6 <st7735_send_data>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d002      	beq.n	800398e <ST7735_DrawHLine+0x8e>
    {
      ret = ST7735_ERROR;
 8003988:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800398c:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800398e:	697b      	ldr	r3, [r7, #20]
}
 8003990:	4618      	mov	r0, r3
 8003992:	3718      	adds	r7, #24
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	24040ae0 	.word	0x24040ae0
 800399c:	24040d70 	.word	0x24040d70

080039a0 <ST7735_DrawVLine>:
  * @param  Ypos     specifies the Y position.
  * @param  Length   specifies the Line length.
  * @retval The component status
  */
int32_t ST7735_DrawVLine(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b086      	sub	sp, #24
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	60b9      	str	r1, [r7, #8]
 80039aa:	607a      	str	r2, [r7, #4]
 80039ac:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 80039ae:	2300      	movs	r3, #0
 80039b0:	617b      	str	r3, [r7, #20]
  uint32_t counter;

  if((Ypos + Length) > ST7735Ctx.Height)
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	441a      	add	r2, r3
 80039b8:	4b12      	ldr	r3, [pc, #72]	@ (8003a04 <ST7735_DrawVLine+0x64>)
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	429a      	cmp	r2, r3
 80039be:	d903      	bls.n	80039c8 <ST7735_DrawVLine+0x28>
  {
    ret = ST7735_ERROR;
 80039c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80039c4:	617b      	str	r3, [r7, #20]
 80039c6:	e018      	b.n	80039fa <ST7735_DrawVLine+0x5a>
  }
  else
  {
    for(counter = 0; counter < Length; counter++)
 80039c8:	2300      	movs	r3, #0
 80039ca:	613b      	str	r3, [r7, #16]
 80039cc:	e011      	b.n	80039f2 <ST7735_DrawVLine+0x52>
    {
      if(ST7735_SetPixel(pObj, Xpos, Ypos + counter, Color) != ST7735_OK)
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	441a      	add	r2, r3
 80039d4:	6a3b      	ldr	r3, [r7, #32]
 80039d6:	68b9      	ldr	r1, [r7, #8]
 80039d8:	68f8      	ldr	r0, [r7, #12]
 80039da:	f000 f841 	bl	8003a60 <ST7735_SetPixel>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d003      	beq.n	80039ec <ST7735_DrawVLine+0x4c>
      {
        ret = ST7735_ERROR;
 80039e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80039e8:	617b      	str	r3, [r7, #20]
        break;
 80039ea:	e006      	b.n	80039fa <ST7735_DrawVLine+0x5a>
    for(counter = 0; counter < Length; counter++)
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	3301      	adds	r3, #1
 80039f0:	613b      	str	r3, [r7, #16]
 80039f2:	693a      	ldr	r2, [r7, #16]
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d3e9      	bcc.n	80039ce <ST7735_DrawVLine+0x2e>
      }
    }
  }

  return ret;
 80039fa:	697b      	ldr	r3, [r7, #20]
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3718      	adds	r7, #24
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	24040ae0 	.word	0x24040ae0

08003a08 <ST7735_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Draw color
  * @retval Component status
  */
int32_t ST7735_FillRect(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b08a      	sub	sp, #40	@ 0x28
 8003a0c:	af02      	add	r7, sp, #8
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
 8003a14:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8003a16:	2300      	movs	r3, #0
 8003a18:	61fb      	str	r3, [r7, #28]
  uint32_t i, y_pos = Ypos;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	617b      	str	r3, [r7, #20]

  for(i = 0; i < Height; i++)
 8003a1e:	2300      	movs	r3, #0
 8003a20:	61bb      	str	r3, [r7, #24]
 8003a22:	e014      	b.n	8003a4e <ST7735_FillRect+0x46>
  {
    if(ST7735_DrawHLine(pObj, Xpos, y_pos, Width, Color) != ST7735_OK)
 8003a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a26:	9300      	str	r3, [sp, #0]
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	697a      	ldr	r2, [r7, #20]
 8003a2c:	68b9      	ldr	r1, [r7, #8]
 8003a2e:	68f8      	ldr	r0, [r7, #12]
 8003a30:	f7ff ff66 	bl	8003900 <ST7735_DrawHLine>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d003      	beq.n	8003a42 <ST7735_FillRect+0x3a>
    {
      ret = ST7735_ERROR;
 8003a3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003a3e:	61fb      	str	r3, [r7, #28]
      break;
 8003a40:	e009      	b.n	8003a56 <ST7735_FillRect+0x4e>
    }
    y_pos++;
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	3301      	adds	r3, #1
 8003a46:	617b      	str	r3, [r7, #20]
  for(i = 0; i < Height; i++)
 8003a48:	69bb      	ldr	r3, [r7, #24]
 8003a4a:	3301      	adds	r3, #1
 8003a4c:	61bb      	str	r3, [r7, #24]
 8003a4e:	69ba      	ldr	r2, [r7, #24]
 8003a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d3e6      	bcc.n	8003a24 <ST7735_FillRect+0x1c>
  }

  return ret;
 8003a56:	69fb      	ldr	r3, [r7, #28]
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3720      	adds	r7, #32
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <ST7735_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_SetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b086      	sub	sp, #24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
 8003a6c:	603b      	str	r3, [r7, #0]
  int32_t ret = ST7735_OK;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	617b      	str	r3, [r7, #20]
  uint16_t color;

  /* Exchange LSB and MSB to fit LCD specification */
  color = (uint16_t)((uint16_t)Color << 8);
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	021b      	lsls	r3, r3, #8
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	827b      	strh	r3, [r7, #18]
  color |= (uint16_t)((uint16_t)(Color >> 8));
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	0a1b      	lsrs	r3, r3, #8
 8003a80:	b29a      	uxth	r2, r3
 8003a82:	8a7b      	ldrh	r3, [r7, #18]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	827b      	strh	r3, [r7, #18]

  if((Xpos >= ST7735Ctx.Width) || (Ypos >= ST7735Ctx.Height))
 8003a8a:	4b16      	ldr	r3, [pc, #88]	@ (8003ae4 <ST7735_SetPixel+0x84>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d204      	bcs.n	8003a9e <ST7735_SetPixel+0x3e>
 8003a94:	4b13      	ldr	r3, [pc, #76]	@ (8003ae4 <ST7735_SetPixel+0x84>)
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d303      	bcc.n	8003aa6 <ST7735_SetPixel+0x46>
  {
    ret = ST7735_ERROR;
 8003a9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003aa2:	617b      	str	r3, [r7, #20]
 8003aa4:	e019      	b.n	8003ada <ST7735_SetPixel+0x7a>
  }/* Set Cursor */
  else if(ST7735_SetCursor(pObj, Xpos, Ypos) != ST7735_OK)
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	68b9      	ldr	r1, [r7, #8]
 8003aaa:	68f8      	ldr	r0, [r7, #12]
 8003aac:	f7ff fcf8 	bl	80034a0 <ST7735_SetCursor>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d003      	beq.n	8003abe <ST7735_SetPixel+0x5e>
  {
    ret = ST7735_ERROR;
 8003ab6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003aba:	617b      	str	r3, [r7, #20]
 8003abc:	e00d      	b.n	8003ada <ST7735_SetPixel+0x7a>
  }
  else
  {
    /* Write RAM data */
    if(st7735_send_data(&pObj->Ctx, (uint8_t*)&color, 2) != ST7735_OK)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	3320      	adds	r3, #32
 8003ac2:	f107 0112 	add.w	r1, r7, #18
 8003ac6:	2202      	movs	r2, #2
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f000 fa14 	bl	8003ef6 <st7735_send_data>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d002      	beq.n	8003ada <ST7735_SetPixel+0x7a>
    {
      ret = ST7735_ERROR;
 8003ad4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003ad8:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8003ada:	697b      	ldr	r3, [r7, #20]
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3718      	adds	r7, #24
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	24040ae0 	.word	0x24040ae0

08003ae8 <ST7735_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color in RGB565 format
  * @retval The component status
  */
int32_t ST7735_GetPixel(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b086      	sub	sp, #24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
 8003af4:	603b      	str	r3, [r7, #0]
  uint8_t pixel_lsb, pixel_msb;
  uint8_t tmp;


  /* Set Cursor */
  ret = ST7735_SetCursor(pObj, Xpos, Ypos);
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	68b9      	ldr	r1, [r7, #8]
 8003afa:	68f8      	ldr	r0, [r7, #12]
 8003afc:	f7ff fcd0 	bl	80034a0 <ST7735_SetCursor>
 8003b00:	6178      	str	r0, [r7, #20]

  /* Prepare to read LCD RAM */
  ret += st7735_read_reg(&pObj->Ctx, ST7735_READ_RAM, &tmp);   /* RAM read data command */
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	3320      	adds	r3, #32
 8003b06:	f107 0211 	add.w	r2, r7, #17
 8003b0a:	212e      	movs	r1, #46	@ 0x2e
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f000 f9ca 	bl	8003ea6 <st7735_read_reg>
 8003b12:	4602      	mov	r2, r0
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	4413      	add	r3, r2
 8003b18:	617b      	str	r3, [r7, #20]

  /* Dummy read */
  ret += st7735_recv_data(&pObj->Ctx, &tmp, 1);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	3320      	adds	r3, #32
 8003b1e:	f107 0111 	add.w	r1, r7, #17
 8003b22:	2201      	movs	r2, #1
 8003b24:	4618      	mov	r0, r3
 8003b26:	f000 f9f8 	bl	8003f1a <st7735_recv_data>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	4413      	add	r3, r2
 8003b30:	617b      	str	r3, [r7, #20]

  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_lsb, 1);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	3320      	adds	r3, #32
 8003b36:	f107 0113 	add.w	r1, r7, #19
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f000 f9ec 	bl	8003f1a <st7735_recv_data>
 8003b42:	4602      	mov	r2, r0
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	4413      	add	r3, r2
 8003b48:	617b      	str	r3, [r7, #20]
  /* Read first part of the RGB888 data */
  ret += st7735_recv_data(&pObj->Ctx, &pixel_msb, 1);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	3320      	adds	r3, #32
 8003b4e:	f107 0112 	add.w	r1, r7, #18
 8003b52:	2201      	movs	r2, #1
 8003b54:	4618      	mov	r0, r3
 8003b56:	f000 f9e0 	bl	8003f1a <st7735_recv_data>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	4413      	add	r3, r2
 8003b60:	617b      	str	r3, [r7, #20]

  *Color = ((uint32_t)(pixel_lsb)) + ((uint32_t)(pixel_msb) << 8);
 8003b62:	7cfb      	ldrb	r3, [r7, #19]
 8003b64:	461a      	mov	r2, r3
 8003b66:	7cbb      	ldrb	r3, [r7, #18]
 8003b68:	021b      	lsls	r3, r3, #8
 8003b6a:	441a      	add	r2, r3
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	601a      	str	r2, [r3, #0]

  if(ret != ST7735_OK)
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d002      	beq.n	8003b7c <ST7735_GetPixel+0x94>
  {
    ret = ST7735_ERROR;
 8003b76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b7a:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003b7c:	697b      	ldr	r3, [r7, #20]
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3718      	adds	r7, #24
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
	...

08003b88 <ST7735_GetXSize>:
  * @brief  Get the LCD pixel Width.
  * @param  pObj Component object
  * @retval The Lcd Pixel Width
  */
int32_t ST7735_GetXSize(ST7735_Object_t *pObj, uint32_t *XSize)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *XSize = ST7735Ctx.Width;
 8003b92:	4b05      	ldr	r3, [pc, #20]	@ (8003ba8 <ST7735_GetXSize+0x20>)
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8003b9a:	2300      	movs	r3, #0
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	370c      	adds	r7, #12
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba6:	4770      	bx	lr
 8003ba8:	24040ae0 	.word	0x24040ae0

08003bac <ST7735_GetYSize>:
  * @brief  Get the LCD pixel Height.
  * @param  pObj Component object
  * @retval The Lcd Pixel Height
  */
int32_t ST7735_GetYSize(ST7735_Object_t *pObj, uint32_t *YSize)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b083      	sub	sp, #12
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
 8003bb4:	6039      	str	r1, [r7, #0]
  (void)pObj;

  *YSize = ST7735Ctx.Height;
 8003bb6:	4b05      	ldr	r3, [pc, #20]	@ (8003bcc <ST7735_GetYSize+0x20>)
 8003bb8:	685a      	ldr	r2, [r3, #4]
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	601a      	str	r2, [r3, #0]

  return ST7735_OK;
 8003bbe:	2300      	movs	r3, #0
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	370c      	adds	r7, #12
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr
 8003bcc:	24040ae0 	.word	0x24040ae0

08003bd0 <ST7735_SetDisplayWindow>:
  * @param  Height display window height.
  * @param  Width  display window width.
  * @retval Component status
  */
static int32_t ST7735_SetDisplayWindow(ST7735_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	60b9      	str	r1, [r7, #8]
 8003bda:	607a      	str	r2, [r7, #4]
 8003bdc:	603b      	str	r3, [r7, #0]
  int32_t ret;
  uint8_t tmp;

	/* Cursor calibration */
	if(ST7735Ctx.Orientation <= ST7735_ORIENTATION_PORTRAIT_ROT180) {
 8003bde:	4b7d      	ldr	r3, [pc, #500]	@ (8003dd4 <ST7735_SetDisplayWindow+0x204>)
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d821      	bhi.n	8003c2a <ST7735_SetDisplayWindow+0x5a>
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {		//0.96 ST7735
 8003be6:	4b7b      	ldr	r3, [pc, #492]	@ (8003dd4 <ST7735_SetDisplayWindow+0x204>)
 8003be8:	7b5b      	ldrb	r3, [r3, #13]
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d10e      	bne.n	8003c0c <ST7735_SetDisplayWindow+0x3c>
			if (ST7735Ctx.Panel == HannStar_Panel) {
 8003bee:	4b79      	ldr	r3, [pc, #484]	@ (8003dd4 <ST7735_SetDisplayWindow+0x204>)
 8003bf0:	7b1b      	ldrb	r3, [r3, #12]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d106      	bne.n	8003c04 <ST7735_SetDisplayWindow+0x34>
				Xpos += 26;
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	331a      	adds	r3, #26
 8003bfa:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	3301      	adds	r3, #1
 8003c00:	607b      	str	r3, [r7, #4]
 8003c02:	e036      	b.n	8003c72 <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 24;
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	3318      	adds	r3, #24
 8003c08:	60bb      	str	r3, [r7, #8]
 8003c0a:	e032      	b.n	8003c72 <ST7735_SetDisplayWindow+0xa2>
				Ypos += 0;
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8003c0c:	4b71      	ldr	r3, [pc, #452]	@ (8003dd4 <ST7735_SetDisplayWindow+0x204>)
 8003c0e:	7b5b      	ldrb	r3, [r3, #13]
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	d12e      	bne.n	8003c72 <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8003c14:	4b6f      	ldr	r3, [pc, #444]	@ (8003dd4 <ST7735_SetDisplayWindow+0x204>)
 8003c16:	7b1b      	ldrb	r3, [r3, #12]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d12a      	bne.n	8003c72 <ST7735_SetDisplayWindow+0xa2>
				Xpos += 2;
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	3302      	adds	r3, #2
 8003c20:	60bb      	str	r3, [r7, #8]
				Ypos += 1;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	3301      	adds	r3, #1
 8003c26:	607b      	str	r3, [r7, #4]
 8003c28:	e023      	b.n	8003c72 <ST7735_SetDisplayWindow+0xa2>
			}
    }
	} else {
		if (ST7735Ctx.Type == ST7735_0_9_inch_screen) {
 8003c2a:	4b6a      	ldr	r3, [pc, #424]	@ (8003dd4 <ST7735_SetDisplayWindow+0x204>)
 8003c2c:	7b5b      	ldrb	r3, [r3, #13]
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d111      	bne.n	8003c56 <ST7735_SetDisplayWindow+0x86>
			if (ST7735Ctx.Panel == HannStar_Panel) {		//0.96 ST7735
 8003c32:	4b68      	ldr	r3, [pc, #416]	@ (8003dd4 <ST7735_SetDisplayWindow+0x204>)
 8003c34:	7b1b      	ldrb	r3, [r3, #12]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d106      	bne.n	8003c48 <ST7735_SetDisplayWindow+0x78>
				Xpos += 1;
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	60bb      	str	r3, [r7, #8]
				Ypos += 26;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	331a      	adds	r3, #26
 8003c44:	607b      	str	r3, [r7, #4]
 8003c46:	e014      	b.n	8003c72 <ST7735_SetDisplayWindow+0xa2>
			} else {		//BOE Panel
				Xpos += 1;
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	60bb      	str	r3, [r7, #8]
				Ypos += 24;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	3318      	adds	r3, #24
 8003c52:	607b      	str	r3, [r7, #4]
 8003c54:	e00d      	b.n	8003c72 <ST7735_SetDisplayWindow+0xa2>
			}
		}
    else if(ST7735Ctx.Type == ST7735_1_8a_inch_screen){
 8003c56:	4b5f      	ldr	r3, [pc, #380]	@ (8003dd4 <ST7735_SetDisplayWindow+0x204>)
 8003c58:	7b5b      	ldrb	r3, [r3, #13]
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d109      	bne.n	8003c72 <ST7735_SetDisplayWindow+0xa2>
      if (ST7735Ctx.Panel == BOE_Panel) {
 8003c5e:	4b5d      	ldr	r3, [pc, #372]	@ (8003dd4 <ST7735_SetDisplayWindow+0x204>)
 8003c60:	7b1b      	ldrb	r3, [r3, #12]
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d105      	bne.n	8003c72 <ST7735_SetDisplayWindow+0xa2>
				Xpos += 1;
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	3301      	adds	r3, #1
 8003c6a:	60bb      	str	r3, [r7, #8]
				Ypos += 2;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	3302      	adds	r3, #2
 8003c70:	607b      	str	r3, [r7, #4]
			}
    }
	}
	
  /* Column addr set, 4 args, no delay: XSTART = Xpos, XEND = (Xpos + Width - 1) */
  ret = st7735_write_reg(&pObj->Ctx, ST7735_CASET, &tmp, 0);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f103 0020 	add.w	r0, r3, #32
 8003c78:	f107 0213 	add.w	r2, r7, #19
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	212a      	movs	r1, #42	@ 0x2a
 8003c80:	f000 f924 	bl	8003ecc <st7735_write_reg>
 8003c84:	6178      	str	r0, [r7, #20]
  tmp = (uint8_t)(Xpos >> 8U);
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	0a1b      	lsrs	r3, r3, #8
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	3320      	adds	r3, #32
 8003c92:	f107 0113 	add.w	r1, r7, #19
 8003c96:	2201      	movs	r2, #1
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f000 f92c 	bl	8003ef6 <st7735_send_data>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Xpos & 0xFFU);
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	3320      	adds	r3, #32
 8003cb0:	f107 0113 	add.w	r1, r7, #19
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f000 f91d 	bl	8003ef6 <st7735_send_data>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) >> 8U);
 8003cc4:	68ba      	ldr	r2, [r7, #8]
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	4413      	add	r3, r2
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	0a1b      	lsrs	r3, r3, #8
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	3320      	adds	r3, #32
 8003cd6:	f107 0113 	add.w	r1, r7, #19
 8003cda:	2201      	movs	r2, #1
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f000 f90a 	bl	8003ef6 <st7735_send_data>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Xpos + Width - 1U) & 0xFFU);
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	b2da      	uxtb	r2, r3
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	4413      	add	r3, r2
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	3320      	adds	r3, #32
 8003d00:	f107 0113 	add.w	r1, r7, #19
 8003d04:	2201      	movs	r2, #1
 8003d06:	4618      	mov	r0, r3
 8003d08:	f000 f8f5 	bl	8003ef6 <st7735_send_data>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	4413      	add	r3, r2
 8003d12:	617b      	str	r3, [r7, #20]

  /* Row addr set, 4 args, no delay: YSTART = Ypos, YEND = (Ypos + Height - 1) */
  ret += st7735_write_reg(&pObj->Ctx, ST7735_RASET, &tmp, 0);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f103 0020 	add.w	r0, r3, #32
 8003d1a:	f107 0213 	add.w	r2, r7, #19
 8003d1e:	2300      	movs	r3, #0
 8003d20:	212b      	movs	r1, #43	@ 0x2b
 8003d22:	f000 f8d3 	bl	8003ecc <st7735_write_reg>
 8003d26:	4602      	mov	r2, r0
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	4413      	add	r3, r2
 8003d2c:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos >> 8U);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	0a1b      	lsrs	r3, r3, #8
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	3320      	adds	r3, #32
 8003d3a:	f107 0113 	add.w	r1, r7, #19
 8003d3e:	2201      	movs	r2, #1
 8003d40:	4618      	mov	r0, r3
 8003d42:	f000 f8d8 	bl	8003ef6 <st7735_send_data>
 8003d46:	4602      	mov	r2, r0
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)(Ypos & 0xFFU);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	3320      	adds	r3, #32
 8003d58:	f107 0113 	add.w	r1, r7, #19
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f000 f8c9 	bl	8003ef6 <st7735_send_data>
 8003d64:	4602      	mov	r2, r0
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	4413      	add	r3, r2
 8003d6a:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) >> 8U);
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	6a3b      	ldr	r3, [r7, #32]
 8003d70:	4413      	add	r3, r2
 8003d72:	3b01      	subs	r3, #1
 8003d74:	0a1b      	lsrs	r3, r3, #8
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	3320      	adds	r3, #32
 8003d7e:	f107 0113 	add.w	r1, r7, #19
 8003d82:	2201      	movs	r2, #1
 8003d84:	4618      	mov	r0, r3
 8003d86:	f000 f8b6 	bl	8003ef6 <st7735_send_data>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	4413      	add	r3, r2
 8003d90:	617b      	str	r3, [r7, #20]
  tmp = (uint8_t)((Ypos + Height - 1U) & 0xFFU);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	b2da      	uxtb	r2, r3
 8003d96:	6a3b      	ldr	r3, [r7, #32]
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	4413      	add	r3, r2
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	74fb      	strb	r3, [r7, #19]
  ret += st7735_send_data(&pObj->Ctx, &tmp, 1);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	3320      	adds	r3, #32
 8003da8:	f107 0113 	add.w	r1, r7, #19
 8003dac:	2201      	movs	r2, #1
 8003dae:	4618      	mov	r0, r3
 8003db0:	f000 f8a1 	bl	8003ef6 <st7735_send_data>
 8003db4:	4602      	mov	r2, r0
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	4413      	add	r3, r2
 8003dba:	617b      	str	r3, [r7, #20]

  if(ret != ST7735_OK)
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d002      	beq.n	8003dc8 <ST7735_SetDisplayWindow+0x1f8>
  {
    ret = ST7735_ERROR;
 8003dc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003dc6:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8003dc8:	697b      	ldr	r3, [r7, #20]
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3718      	adds	r7, #24
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	24040ae0 	.word	0x24040ae0

08003dd8 <ST7735_ReadRegWrap>:
  * @param  Reg  The target register address to write
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_ReadRegWrap(void *Handle, uint8_t Reg, uint8_t* pData)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b086      	sub	sp, #24
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	460b      	mov	r3, r1
 8003de2:	607a      	str	r2, [r7, #4]
 8003de4:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData);
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	7afa      	ldrb	r2, [r7, #11]
 8003df0:	6879      	ldr	r1, [r7, #4]
 8003df2:	4610      	mov	r0, r2
 8003df4:	4798      	blx	r3
 8003df6:	4603      	mov	r3, r0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3718      	adds	r7, #24
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <ST7735_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval Component error status
  */
static int32_t ST7735_WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint32_t Length)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b086      	sub	sp, #24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	607a      	str	r2, [r7, #4]
 8003e0a:	603b      	str	r3, [r7, #0]
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	72fb      	strb	r3, [r7, #11]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	7af8      	ldrb	r0, [r7, #11]
 8003e1a:	683a      	ldr	r2, [r7, #0]
 8003e1c:	6879      	ldr	r1, [r7, #4]
 8003e1e:	4798      	blx	r3
 8003e20:	4603      	mov	r3, r0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3718      	adds	r7, #24
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}

08003e2a <ST7735_SendDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_SendDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8003e2a:	b580      	push	{r7, lr}
 8003e2c:	b086      	sub	sp, #24
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	60f8      	str	r0, [r7, #12]
 8003e32:	60b9      	str	r1, [r7, #8]
 8003e34:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	617b      	str	r3, [r7, #20]

  return pObj->IO.SendData(pData, Length);
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	695b      	ldr	r3, [r3, #20]
 8003e3e:	6879      	ldr	r1, [r7, #4]
 8003e40:	68b8      	ldr	r0, [r7, #8]
 8003e42:	4798      	blx	r3
 8003e44:	4603      	mov	r3, r0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3718      	adds	r7, #24
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <ST7735_RecvDataWrap>:
  * @param  handle  Component object handle
  * @param  pData  The target register value to be written
  * @retval Component error status
  */
static int32_t ST7735_RecvDataWrap(void *Handle, uint8_t *pData, uint32_t Length)
{
 8003e4e:	b580      	push	{r7, lr}
 8003e50:	b086      	sub	sp, #24
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	60f8      	str	r0, [r7, #12]
 8003e56:	60b9      	str	r1, [r7, #8]
 8003e58:	607a      	str	r2, [r7, #4]
  ST7735_Object_t *pObj = (ST7735_Object_t *)Handle;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	617b      	str	r3, [r7, #20]

  return pObj->IO.RecvData(pData, Length);
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	699b      	ldr	r3, [r3, #24]
 8003e62:	6879      	ldr	r1, [r7, #4]
 8003e64:	68b8      	ldr	r0, [r7, #8]
 8003e66:	4798      	blx	r3
 8003e68:	4603      	mov	r3, r0
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3718      	adds	r7, #24
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}

08003e72 <ST7735_IO_Delay>:
  * @brief  ST7735 delay
  * @param  Delay  Delay in ms
  * @retval Component error status
  */
static int32_t ST7735_IO_Delay(ST7735_Object_t *pObj, uint32_t Delay)
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b084      	sub	sp, #16
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	6078      	str	r0, [r7, #4]
 8003e7a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	69db      	ldr	r3, [r3, #28]
 8003e80:	4798      	blx	r3
 8003e82:	4603      	mov	r3, r0
 8003e84:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8003e86:	bf00      	nop
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	69db      	ldr	r3, [r3, #28]
 8003e8c:	4798      	blx	r3
 8003e8e:	4603      	mov	r3, r0
 8003e90:	461a      	mov	r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	683a      	ldr	r2, [r7, #0]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d8f5      	bhi.n	8003e88 <ST7735_IO_Delay+0x16>
  {
  }
  return ST7735_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3710      	adds	r7, #16
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}

08003ea6 <st7735_read_reg>:
  * @param  reg   Register to read
  * @param  pdata data to read from the register
  * @retval Component status
  */
int32_t st7735_read_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata)
{
 8003ea6:	b580      	push	{r7, lr}
 8003ea8:	b084      	sub	sp, #16
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	60f8      	str	r0, [r7, #12]
 8003eae:	460b      	mov	r3, r1
 8003eb0:	607a      	str	r2, [r7, #4]
 8003eb2:	72fb      	strb	r3, [r7, #11]
  return ctx->ReadReg(ctx->handle, reg, pdata);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	6910      	ldr	r0, [r2, #16]
 8003ebc:	7af9      	ldrb	r1, [r7, #11]
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	4798      	blx	r3
 8003ec2:	4603      	mov	r3, r0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3710      	adds	r7, #16
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <st7735_write_reg>:
  * @param  pdata  data to write to the register
  * @param  length length of data to write to the register
  * @retval Component status
  */
int32_t st7735_write_reg(st7735_ctx_t *ctx, uint8_t reg, uint8_t *pdata, uint32_t length)
{
 8003ecc:	b590      	push	{r4, r7, lr}
 8003ece:	b085      	sub	sp, #20
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	607a      	str	r2, [r7, #4]
 8003ed6:	603b      	str	r3, [r7, #0]
 8003ed8:	460b      	mov	r3, r1
 8003eda:	72fb      	strb	r3, [r7, #11]
  return ctx->WriteReg(ctx->handle, reg, pdata, length);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681c      	ldr	r4, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6918      	ldr	r0, [r3, #16]
 8003ee4:	7af9      	ldrb	r1, [r7, #11]
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	687a      	ldr	r2, [r7, #4]
 8003eea:	47a0      	blx	r4
 8003eec:	4603      	mov	r3, r0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3714      	adds	r7, #20
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd90      	pop	{r4, r7, pc}

08003ef6 <st7735_send_data>:
  * @param  pdata  data to write
  * @param  length length of data to write
  * @retval Component status
  */
int32_t st7735_send_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8003ef6:	b580      	push	{r7, lr}
 8003ef8:	b084      	sub	sp, #16
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	60f8      	str	r0, [r7, #12]
 8003efe:	60b9      	str	r1, [r7, #8]
 8003f00:	607a      	str	r2, [r7, #4]
  return ctx->SendData(ctx->handle, pdata, length);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	68fa      	ldr	r2, [r7, #12]
 8003f08:	6910      	ldr	r0, [r2, #16]
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	68b9      	ldr	r1, [r7, #8]
 8003f0e:	4798      	blx	r3
 8003f10:	4603      	mov	r3, r0
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <st7735_recv_data>:
  * @param  pdata  data to read
  * @param  length length of data to read
  * @retval Component status
  */
int32_t st7735_recv_data(st7735_ctx_t *ctx, uint8_t *pdata, uint32_t length)
{
 8003f1a:	b580      	push	{r7, lr}
 8003f1c:	b084      	sub	sp, #16
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	60f8      	str	r0, [r7, #12]
 8003f22:	60b9      	str	r1, [r7, #8]
 8003f24:	607a      	str	r2, [r7, #4]
  return ctx->RecvData(ctx->handle, pdata, length);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	68fa      	ldr	r2, [r7, #12]
 8003f2c:	6910      	ldr	r0, [r2, #16]
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	68b9      	ldr	r1, [r7, #8]
 8003f32:	4798      	blx	r3
 8003f34:	4603      	mov	r3, r0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3710      	adds	r7, #16
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
	...

08003f40 <board_button_init>:
---------------------------------------*/

#include "board.h"

void board_button_init(void)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b086      	sub	sp, #24
 8003f44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f46:	1d3b      	adds	r3, r7, #4
 8003f48:	2200      	movs	r2, #0
 8003f4a:	601a      	str	r2, [r3, #0]
 8003f4c:	605a      	str	r2, [r3, #4]
 8003f4e:	609a      	str	r2, [r3, #8]
 8003f50:	60da      	str	r2, [r3, #12]
 8003f52:	611a      	str	r2, [r3, #16]
  
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f54:	4b0f      	ldr	r3, [pc, #60]	@ (8003f94 <board_button_init+0x54>)
 8003f56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f5a:	4a0e      	ldr	r2, [pc, #56]	@ (8003f94 <board_button_init+0x54>)
 8003f5c:	f043 0304 	orr.w	r3, r3, #4
 8003f60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003f64:	4b0b      	ldr	r3, [pc, #44]	@ (8003f94 <board_button_init+0x54>)
 8003f66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f6a:	f003 0304 	and.w	r3, r3, #4
 8003f6e:	603b      	str	r3, [r7, #0]
 8003f70:	683b      	ldr	r3, [r7, #0]
  
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8003f72:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003f76:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8003f80:	1d3b      	adds	r3, r7, #4
 8003f82:	4619      	mov	r1, r3
 8003f84:	4804      	ldr	r0, [pc, #16]	@ (8003f98 <board_button_init+0x58>)
 8003f86:	f004 ff8b 	bl	8008ea0 <HAL_GPIO_Init>
}
 8003f8a:	bf00      	nop
 8003f8c:	3718      	adds	r7, #24
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	58024400 	.word	0x58024400
 8003f98:	58020800 	.word	0x58020800

08003f9c <board_led_init>:
{
  return HAL_GPIO_ReadPin(KEY_GPIO_Port,KEY_Pin)==GPIO_PIN_SET?1:0;
}

void board_led_init(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b086      	sub	sp, #24
 8003fa0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fa2:	1d3b      	adds	r3, r7, #4
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	601a      	str	r2, [r3, #0]
 8003fa8:	605a      	str	r2, [r3, #4]
 8003faa:	609a      	str	r2, [r3, #8]
 8003fac:	60da      	str	r2, [r3, #12]
 8003fae:	611a      	str	r2, [r3, #16]
  
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003fb0:	4b12      	ldr	r3, [pc, #72]	@ (8003ffc <board_led_init+0x60>)
 8003fb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003fb6:	4a11      	ldr	r2, [pc, #68]	@ (8003ffc <board_led_init+0x60>)
 8003fb8:	f043 0310 	orr.w	r3, r3, #16
 8003fbc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8003ffc <board_led_init+0x60>)
 8003fc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003fc6:	f003 0310 	and.w	r3, r3, #16
 8003fca:	603b      	str	r3, [r7, #0]
 8003fcc:	683b      	ldr	r3, [r7, #0]
  
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8003fce:	2200      	movs	r2, #0
 8003fd0:	2108      	movs	r1, #8
 8003fd2:	480b      	ldr	r0, [pc, #44]	@ (8004000 <board_led_init+0x64>)
 8003fd4:	f005 f924 	bl	8009220 <HAL_GPIO_WritePin>
  
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8003fd8:	2308      	movs	r3, #8
 8003fda:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8003fe8:	1d3b      	adds	r3, r7, #4
 8003fea:	4619      	mov	r1, r3
 8003fec:	4804      	ldr	r0, [pc, #16]	@ (8004000 <board_led_init+0x64>)
 8003fee:	f004 ff57 	bl	8008ea0 <HAL_GPIO_Init>
}
 8003ff2:	bf00      	nop
 8003ff4:	3718      	adds	r7, #24
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	58024400 	.word	0x58024400
 8004000:	58021000 	.word	0x58021000

08004004 <board_led_toggle>:

void board_led_toggle(void)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 8004008:	2108      	movs	r1, #8
 800400a:	4802      	ldr	r0, [pc, #8]	@ (8004014 <board_led_toggle+0x10>)
 800400c:	f005 f921 	bl	8009252 <HAL_GPIO_TogglePin>
}
 8004010:	bf00      	nop
 8004012:	bd80      	pop	{r7, pc}
 8004014:	58021000 	.word	0x58021000

08004018 <MX_DCMI_Init>:
DCMI_HandleTypeDef hdcmi;
DMA_HandleTypeDef hdma_dcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 800401c:	4b16      	ldr	r3, [pc, #88]	@ (8004078 <MX_DCMI_Init+0x60>)
 800401e:	4a17      	ldr	r2, [pc, #92]	@ (800407c <MX_DCMI_Init+0x64>)
 8004020:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8004022:	4b15      	ldr	r3, [pc, #84]	@ (8004078 <MX_DCMI_Init+0x60>)
 8004024:	2200      	movs	r2, #0
 8004026:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8004028:	4b13      	ldr	r3, [pc, #76]	@ (8004078 <MX_DCMI_Init+0x60>)
 800402a:	2220      	movs	r2, #32
 800402c:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 800402e:	4b12      	ldr	r3, [pc, #72]	@ (8004078 <MX_DCMI_Init+0x60>)
 8004030:	2200      	movs	r2, #0
 8004032:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8004034:	4b10      	ldr	r3, [pc, #64]	@ (8004078 <MX_DCMI_Init+0x60>)
 8004036:	2200      	movs	r2, #0
 8004038:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 800403a:	4b0f      	ldr	r3, [pc, #60]	@ (8004078 <MX_DCMI_Init+0x60>)
 800403c:	2200      	movs	r2, #0
 800403e:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8004040:	4b0d      	ldr	r3, [pc, #52]	@ (8004078 <MX_DCMI_Init+0x60>)
 8004042:	2200      	movs	r2, #0
 8004044:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8004046:	4b0c      	ldr	r3, [pc, #48]	@ (8004078 <MX_DCMI_Init+0x60>)
 8004048:	2200      	movs	r2, #0
 800404a:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 800404c:	4b0a      	ldr	r3, [pc, #40]	@ (8004078 <MX_DCMI_Init+0x60>)
 800404e:	2200      	movs	r2, #0
 8004050:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8004052:	4b09      	ldr	r3, [pc, #36]	@ (8004078 <MX_DCMI_Init+0x60>)
 8004054:	2200      	movs	r2, #0
 8004056:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8004058:	4b07      	ldr	r3, [pc, #28]	@ (8004078 <MX_DCMI_Init+0x60>)
 800405a:	2200      	movs	r2, #0
 800405c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 800405e:	4b06      	ldr	r3, [pc, #24]	@ (8004078 <MX_DCMI_Init+0x60>)
 8004060:	2200      	movs	r2, #0
 8004062:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8004064:	4804      	ldr	r0, [pc, #16]	@ (8004078 <MX_DCMI_Init+0x60>)
 8004066:	f001 fcc5 	bl	80059f4 <HAL_DCMI_Init>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d001      	beq.n	8004074 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8004070:	f000 fec4 	bl	8004dfc <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8004074:	bf00      	nop
 8004076:	bd80      	pop	{r7, pc}
 8004078:	24040ff0 	.word	0x24040ff0
 800407c:	48020000 	.word	0x48020000

08004080 <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b08e      	sub	sp, #56	@ 0x38
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004088:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800408c:	2200      	movs	r2, #0
 800408e:	601a      	str	r2, [r3, #0]
 8004090:	605a      	str	r2, [r3, #4]
 8004092:	609a      	str	r2, [r3, #8]
 8004094:	60da      	str	r2, [r3, #12]
 8004096:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a75      	ldr	r2, [pc, #468]	@ (8004274 <HAL_DCMI_MspInit+0x1f4>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	f040 80e3 	bne.w	800426a <HAL_DCMI_MspInit+0x1ea>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 80040a4:	4b74      	ldr	r3, [pc, #464]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 80040a6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80040aa:	4a73      	ldr	r2, [pc, #460]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 80040ac:	f043 0301 	orr.w	r3, r3, #1
 80040b0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80040b4:	4b70      	ldr	r3, [pc, #448]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 80040b6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	623b      	str	r3, [r7, #32]
 80040c0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80040c2:	4b6d      	ldr	r3, [pc, #436]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 80040c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040c8:	4a6b      	ldr	r2, [pc, #428]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 80040ca:	f043 0310 	orr.w	r3, r3, #16
 80040ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80040d2:	4b69      	ldr	r3, [pc, #420]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 80040d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040d8:	f003 0310 	and.w	r3, r3, #16
 80040dc:	61fb      	str	r3, [r7, #28]
 80040de:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040e0:	4b65      	ldr	r3, [pc, #404]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 80040e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040e6:	4a64      	ldr	r2, [pc, #400]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 80040e8:	f043 0301 	orr.w	r3, r3, #1
 80040ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80040f0:	4b61      	ldr	r3, [pc, #388]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 80040f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	61bb      	str	r3, [r7, #24]
 80040fc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80040fe:	4b5e      	ldr	r3, [pc, #376]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 8004100:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004104:	4a5c      	ldr	r2, [pc, #368]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 8004106:	f043 0304 	orr.w	r3, r3, #4
 800410a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800410e:	4b5a      	ldr	r3, [pc, #360]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 8004110:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004114:	f003 0304 	and.w	r3, r3, #4
 8004118:	617b      	str	r3, [r7, #20]
 800411a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800411c:	4b56      	ldr	r3, [pc, #344]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 800411e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004122:	4a55      	ldr	r2, [pc, #340]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 8004124:	f043 0308 	orr.w	r3, r3, #8
 8004128:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800412c:	4b52      	ldr	r3, [pc, #328]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 800412e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004132:	f003 0308 	and.w	r3, r3, #8
 8004136:	613b      	str	r3, [r7, #16]
 8004138:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800413a:	4b4f      	ldr	r3, [pc, #316]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 800413c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004140:	4a4d      	ldr	r2, [pc, #308]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 8004142:	f043 0302 	orr.w	r3, r3, #2
 8004146:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800414a:	4b4b      	ldr	r3, [pc, #300]	@ (8004278 <HAL_DCMI_MspInit+0x1f8>)
 800414c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004150:	f003 0302 	and.w	r3, r3, #2
 8004154:	60fb      	str	r3, [r7, #12]
 8004156:	68fb      	ldr	r3, [r7, #12]
    PD3     ------> DCMI_D5
    PB7     ------> DCMI_VSYNC
    PE0     ------> DCMI_D2
    PE1     ------> DCMI_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0
 8004158:	2373      	movs	r3, #115	@ 0x73
 800415a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800415c:	2302      	movs	r3, #2
 800415e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004160:	2300      	movs	r3, #0
 8004162:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004164:	2300      	movs	r3, #0
 8004166:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8004168:	230d      	movs	r3, #13
 800416a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800416c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004170:	4619      	mov	r1, r3
 8004172:	4842      	ldr	r0, [pc, #264]	@ (800427c <HAL_DCMI_MspInit+0x1fc>)
 8004174:	f004 fe94 	bl	8008ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8004178:	2350      	movs	r3, #80	@ 0x50
 800417a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800417c:	2302      	movs	r3, #2
 800417e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004180:	2300      	movs	r3, #0
 8004182:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004184:	2300      	movs	r3, #0
 8004186:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8004188:	230d      	movs	r3, #13
 800418a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800418c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004190:	4619      	mov	r1, r3
 8004192:	483b      	ldr	r0, [pc, #236]	@ (8004280 <HAL_DCMI_MspInit+0x200>)
 8004194:	f004 fe84 	bl	8008ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004198:	23c0      	movs	r3, #192	@ 0xc0
 800419a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800419c:	2302      	movs	r3, #2
 800419e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a0:	2300      	movs	r3, #0
 80041a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041a4:	2300      	movs	r3, #0
 80041a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80041a8:	230d      	movs	r3, #13
 80041aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041b0:	4619      	mov	r1, r3
 80041b2:	4834      	ldr	r0, [pc, #208]	@ (8004284 <HAL_DCMI_MspInit+0x204>)
 80041b4:	f004 fe74 	bl	8008ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80041b8:	2308      	movs	r3, #8
 80041ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041bc:	2302      	movs	r3, #2
 80041be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041c0:	2300      	movs	r3, #0
 80041c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041c4:	2300      	movs	r3, #0
 80041c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80041c8:	230d      	movs	r3, #13
 80041ca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80041cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041d0:	4619      	mov	r1, r3
 80041d2:	482d      	ldr	r0, [pc, #180]	@ (8004288 <HAL_DCMI_MspInit+0x208>)
 80041d4:	f004 fe64 	bl	8008ea0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80041d8:	2380      	movs	r3, #128	@ 0x80
 80041da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041dc:	2302      	movs	r3, #2
 80041de:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041e0:	2300      	movs	r3, #0
 80041e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041e4:	2300      	movs	r3, #0
 80041e6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80041e8:	230d      	movs	r3, #13
 80041ea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80041f0:	4619      	mov	r1, r3
 80041f2:	4826      	ldr	r0, [pc, #152]	@ (800428c <HAL_DCMI_MspInit+0x20c>)
 80041f4:	f004 fe54 	bl	8008ea0 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA1_Stream0;
 80041f8:	4b25      	ldr	r3, [pc, #148]	@ (8004290 <HAL_DCMI_MspInit+0x210>)
 80041fa:	4a26      	ldr	r2, [pc, #152]	@ (8004294 <HAL_DCMI_MspInit+0x214>)
 80041fc:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Request = DMA_REQUEST_DCMI_PSSI;
 80041fe:	4b24      	ldr	r3, [pc, #144]	@ (8004290 <HAL_DCMI_MspInit+0x210>)
 8004200:	224b      	movs	r2, #75	@ 0x4b
 8004202:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004204:	4b22      	ldr	r3, [pc, #136]	@ (8004290 <HAL_DCMI_MspInit+0x210>)
 8004206:	2200      	movs	r2, #0
 8004208:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 800420a:	4b21      	ldr	r3, [pc, #132]	@ (8004290 <HAL_DCMI_MspInit+0x210>)
 800420c:	2200      	movs	r2, #0
 800420e:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8004210:	4b1f      	ldr	r3, [pc, #124]	@ (8004290 <HAL_DCMI_MspInit+0x210>)
 8004212:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004216:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004218:	4b1d      	ldr	r3, [pc, #116]	@ (8004290 <HAL_DCMI_MspInit+0x210>)
 800421a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800421e:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004220:	4b1b      	ldr	r3, [pc, #108]	@ (8004290 <HAL_DCMI_MspInit+0x210>)
 8004222:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004226:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 8004228:	4b19      	ldr	r3, [pc, #100]	@ (8004290 <HAL_DCMI_MspInit+0x210>)
 800422a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800422e:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004230:	4b17      	ldr	r3, [pc, #92]	@ (8004290 <HAL_DCMI_MspInit+0x210>)
 8004232:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004236:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004238:	4b15      	ldr	r3, [pc, #84]	@ (8004290 <HAL_DCMI_MspInit+0x210>)
 800423a:	2200      	movs	r2, #0
 800423c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 800423e:	4814      	ldr	r0, [pc, #80]	@ (8004290 <HAL_DCMI_MspInit+0x210>)
 8004240:	f001 fe64 	bl	8005f0c <HAL_DMA_Init>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d001      	beq.n	800424e <HAL_DCMI_MspInit+0x1ce>
    {
      Error_Handler();
 800424a:	f000 fdd7 	bl	8004dfc <Error_Handler>
    }

    __HAL_LINKDMA(dcmiHandle,DMA_Handle,hdma_dcmi);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a0f      	ldr	r2, [pc, #60]	@ (8004290 <HAL_DCMI_MspInit+0x210>)
 8004252:	649a      	str	r2, [r3, #72]	@ 0x48
 8004254:	4a0e      	ldr	r2, [pc, #56]	@ (8004290 <HAL_DCMI_MspInit+0x210>)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_PSSI_IRQn, 0, 0);
 800425a:	2200      	movs	r2, #0
 800425c:	2100      	movs	r1, #0
 800425e:	204e      	movs	r0, #78	@ 0x4e
 8004260:	f001 fb1b 	bl	800589a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_PSSI_IRQn);
 8004264:	204e      	movs	r0, #78	@ 0x4e
 8004266:	f001 fb32 	bl	80058ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 800426a:	bf00      	nop
 800426c:	3738      	adds	r7, #56	@ 0x38
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	48020000 	.word	0x48020000
 8004278:	58024400 	.word	0x58024400
 800427c:	58021000 	.word	0x58021000
 8004280:	58020000 	.word	0x58020000
 8004284:	58020800 	.word	0x58020800
 8004288:	58020c00 	.word	0x58020c00
 800428c:	58020400 	.word	0x58020400
 8004290:	24041040 	.word	0x24041040
 8004294:	40020010 	.word	0x40020010

08004298 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b082      	sub	sp, #8
 800429c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800429e:	4b0d      	ldr	r3, [pc, #52]	@ (80042d4 <MX_DMA_Init+0x3c>)
 80042a0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80042a4:	4a0b      	ldr	r2, [pc, #44]	@ (80042d4 <MX_DMA_Init+0x3c>)
 80042a6:	f043 0301 	orr.w	r3, r3, #1
 80042aa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80042ae:	4b09      	ldr	r3, [pc, #36]	@ (80042d4 <MX_DMA_Init+0x3c>)
 80042b0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	607b      	str	r3, [r7, #4]
 80042ba:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80042bc:	2200      	movs	r2, #0
 80042be:	2100      	movs	r1, #0
 80042c0:	200b      	movs	r0, #11
 80042c2:	f001 faea 	bl	800589a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80042c6:	200b      	movs	r0, #11
 80042c8:	f001 fb01 	bl	80058ce <HAL_NVIC_EnableIRQ>

}
 80042cc:	bf00      	nop
 80042ce:	3708      	adds	r7, #8
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	58024400 	.word	0x58024400

080042d8 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO_1
*/
void MX_GPIO_Init(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b08c      	sub	sp, #48	@ 0x30
 80042dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042de:	f107 031c 	add.w	r3, r7, #28
 80042e2:	2200      	movs	r2, #0
 80042e4:	601a      	str	r2, [r3, #0]
 80042e6:	605a      	str	r2, [r3, #4]
 80042e8:	609a      	str	r2, [r3, #8]
 80042ea:	60da      	str	r2, [r3, #12]
 80042ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80042ee:	4b4c      	ldr	r3, [pc, #304]	@ (8004420 <MX_GPIO_Init+0x148>)
 80042f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80042f4:	4a4a      	ldr	r2, [pc, #296]	@ (8004420 <MX_GPIO_Init+0x148>)
 80042f6:	f043 0310 	orr.w	r3, r3, #16
 80042fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80042fe:	4b48      	ldr	r3, [pc, #288]	@ (8004420 <MX_GPIO_Init+0x148>)
 8004300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004304:	f003 0310 	and.w	r3, r3, #16
 8004308:	61bb      	str	r3, [r7, #24]
 800430a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800430c:	4b44      	ldr	r3, [pc, #272]	@ (8004420 <MX_GPIO_Init+0x148>)
 800430e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004312:	4a43      	ldr	r2, [pc, #268]	@ (8004420 <MX_GPIO_Init+0x148>)
 8004314:	f043 0304 	orr.w	r3, r3, #4
 8004318:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800431c:	4b40      	ldr	r3, [pc, #256]	@ (8004420 <MX_GPIO_Init+0x148>)
 800431e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004322:	f003 0304 	and.w	r3, r3, #4
 8004326:	617b      	str	r3, [r7, #20]
 8004328:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800432a:	4b3d      	ldr	r3, [pc, #244]	@ (8004420 <MX_GPIO_Init+0x148>)
 800432c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004330:	4a3b      	ldr	r2, [pc, #236]	@ (8004420 <MX_GPIO_Init+0x148>)
 8004332:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004336:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800433a:	4b39      	ldr	r3, [pc, #228]	@ (8004420 <MX_GPIO_Init+0x148>)
 800433c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004344:	613b      	str	r3, [r7, #16]
 8004346:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004348:	4b35      	ldr	r3, [pc, #212]	@ (8004420 <MX_GPIO_Init+0x148>)
 800434a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800434e:	4a34      	ldr	r2, [pc, #208]	@ (8004420 <MX_GPIO_Init+0x148>)
 8004350:	f043 0301 	orr.w	r3, r3, #1
 8004354:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004358:	4b31      	ldr	r3, [pc, #196]	@ (8004420 <MX_GPIO_Init+0x148>)
 800435a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	60fb      	str	r3, [r7, #12]
 8004364:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004366:	4b2e      	ldr	r3, [pc, #184]	@ (8004420 <MX_GPIO_Init+0x148>)
 8004368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800436c:	4a2c      	ldr	r2, [pc, #176]	@ (8004420 <MX_GPIO_Init+0x148>)
 800436e:	f043 0308 	orr.w	r3, r3, #8
 8004372:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004376:	4b2a      	ldr	r3, [pc, #168]	@ (8004420 <MX_GPIO_Init+0x148>)
 8004378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800437c:	f003 0308 	and.w	r3, r3, #8
 8004380:	60bb      	str	r3, [r7, #8]
 8004382:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004384:	4b26      	ldr	r3, [pc, #152]	@ (8004420 <MX_GPIO_Init+0x148>)
 8004386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800438a:	4a25      	ldr	r2, [pc, #148]	@ (8004420 <MX_GPIO_Init+0x148>)
 800438c:	f043 0302 	orr.w	r3, r3, #2
 8004390:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004394:	4b22      	ldr	r3, [pc, #136]	@ (8004420 <MX_GPIO_Init+0x148>)
 8004396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	607b      	str	r3, [r7, #4]
 80043a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin|LCD_WR_RS_Pin, GPIO_PIN_RESET);
 80043a2:	2200      	movs	r2, #0
 80043a4:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 80043a8:	481e      	ldr	r0, [pc, #120]	@ (8004424 <MX_GPIO_Init+0x14c>)
 80043aa:	f004 ff39 	bl	8009220 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 80043ae:	2200      	movs	r2, #0
 80043b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80043b4:	481c      	ldr	r0, [pc, #112]	@ (8004428 <MX_GPIO_Init+0x150>)
 80043b6:	f004 ff33 	bl	8009220 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_CS_Pin LCD_WR_RS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_WR_RS_Pin;
 80043ba:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80043be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043c0:	2301      	movs	r3, #1
 80043c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043c4:	2300      	movs	r3, #0
 80043c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80043c8:	2301      	movs	r3, #1
 80043ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043cc:	f107 031c 	add.w	r3, r7, #28
 80043d0:	4619      	mov	r1, r3
 80043d2:	4814      	ldr	r0, [pc, #80]	@ (8004424 <MX_GPIO_Init+0x14c>)
 80043d4:	f004 fd64 	bl	8008ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80043d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80043dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043de:	2301      	movs	r3, #1
 80043e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e2:	2300      	movs	r3, #0
 80043e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043e6:	2300      	movs	r3, #0
 80043e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80043ea:	f107 031c 	add.w	r3, r7, #28
 80043ee:	4619      	mov	r1, r3
 80043f0:	480d      	ldr	r0, [pc, #52]	@ (8004428 <MX_GPIO_Init+0x150>)
 80043f2:	f004 fd55 	bl	8008ea0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80043f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80043fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043fc:	2302      	movs	r3, #2
 80043fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004400:	2300      	movs	r3, #0
 8004402:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004404:	2300      	movs	r3, #0
 8004406:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004408:	2300      	movs	r3, #0
 800440a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800440c:	f107 031c 	add.w	r3, r7, #28
 8004410:	4619      	mov	r1, r3
 8004412:	4806      	ldr	r0, [pc, #24]	@ (800442c <MX_GPIO_Init+0x154>)
 8004414:	f004 fd44 	bl	8008ea0 <HAL_GPIO_Init>

}
 8004418:	bf00      	nop
 800441a:	3730      	adds	r7, #48	@ 0x30
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	58024400 	.word	0x58024400
 8004424:	58021000 	.word	0x58021000
 8004428:	58020c00 	.word	0x58020c00
 800442c:	58020000 	.word	0x58020000

08004430 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004434:	4b1b      	ldr	r3, [pc, #108]	@ (80044a4 <MX_I2C1_Init+0x74>)
 8004436:	4a1c      	ldr	r2, [pc, #112]	@ (80044a8 <MX_I2C1_Init+0x78>)
 8004438:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60404E72;
 800443a:	4b1a      	ldr	r3, [pc, #104]	@ (80044a4 <MX_I2C1_Init+0x74>)
 800443c:	4a1b      	ldr	r2, [pc, #108]	@ (80044ac <MX_I2C1_Init+0x7c>)
 800443e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004440:	4b18      	ldr	r3, [pc, #96]	@ (80044a4 <MX_I2C1_Init+0x74>)
 8004442:	2200      	movs	r2, #0
 8004444:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004446:	4b17      	ldr	r3, [pc, #92]	@ (80044a4 <MX_I2C1_Init+0x74>)
 8004448:	2201      	movs	r2, #1
 800444a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800444c:	4b15      	ldr	r3, [pc, #84]	@ (80044a4 <MX_I2C1_Init+0x74>)
 800444e:	2200      	movs	r2, #0
 8004450:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004452:	4b14      	ldr	r3, [pc, #80]	@ (80044a4 <MX_I2C1_Init+0x74>)
 8004454:	2200      	movs	r2, #0
 8004456:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004458:	4b12      	ldr	r3, [pc, #72]	@ (80044a4 <MX_I2C1_Init+0x74>)
 800445a:	2200      	movs	r2, #0
 800445c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800445e:	4b11      	ldr	r3, [pc, #68]	@ (80044a4 <MX_I2C1_Init+0x74>)
 8004460:	2200      	movs	r2, #0
 8004462:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004464:	4b0f      	ldr	r3, [pc, #60]	@ (80044a4 <MX_I2C1_Init+0x74>)
 8004466:	2200      	movs	r2, #0
 8004468:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800446a:	480e      	ldr	r0, [pc, #56]	@ (80044a4 <MX_I2C1_Init+0x74>)
 800446c:	f004 ff0c 	bl	8009288 <HAL_I2C_Init>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d001      	beq.n	800447a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004476:	f000 fcc1 	bl	8004dfc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800447a:	2100      	movs	r1, #0
 800447c:	4809      	ldr	r0, [pc, #36]	@ (80044a4 <MX_I2C1_Init+0x74>)
 800447e:	f005 ff29 	bl	800a2d4 <HAL_I2CEx_ConfigAnalogFilter>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004488:	f000 fcb8 	bl	8004dfc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800448c:	2100      	movs	r1, #0
 800448e:	4805      	ldr	r0, [pc, #20]	@ (80044a4 <MX_I2C1_Init+0x74>)
 8004490:	f005 ff6b 	bl	800a36a <HAL_I2CEx_ConfigDigitalFilter>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d001      	beq.n	800449e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800449a:	f000 fcaf 	bl	8004dfc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800449e:	bf00      	nop
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	bf00      	nop
 80044a4:	240410b8 	.word	0x240410b8
 80044a8:	40005400 	.word	0x40005400
 80044ac:	60404e72 	.word	0x60404e72

080044b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b0b8      	sub	sp, #224	@ 0xe0
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044b8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80044bc:	2200      	movs	r2, #0
 80044be:	601a      	str	r2, [r3, #0]
 80044c0:	605a      	str	r2, [r3, #4]
 80044c2:	609a      	str	r2, [r3, #8]
 80044c4:	60da      	str	r2, [r3, #12]
 80044c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80044c8:	f107 0310 	add.w	r3, r7, #16
 80044cc:	22b8      	movs	r2, #184	@ 0xb8
 80044ce:	2100      	movs	r1, #0
 80044d0:	4618      	mov	r0, r3
 80044d2:	f014 fded 	bl	80190b0 <memset>
  if(i2cHandle->Instance==I2C1)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a27      	ldr	r2, [pc, #156]	@ (8004578 <HAL_I2C_MspInit+0xc8>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d146      	bne.n	800456e <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80044e0:	f04f 0208 	mov.w	r2, #8
 80044e4:	f04f 0300 	mov.w	r3, #0
 80044e8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 80044ec:	2300      	movs	r3, #0
 80044ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80044f2:	f107 0310 	add.w	r3, r7, #16
 80044f6:	4618      	mov	r0, r3
 80044f8:	f006 ff32 	bl	800b360 <HAL_RCCEx_PeriphCLKConfig>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8004502:	f000 fc7b 	bl	8004dfc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004506:	4b1d      	ldr	r3, [pc, #116]	@ (800457c <HAL_I2C_MspInit+0xcc>)
 8004508:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800450c:	4a1b      	ldr	r2, [pc, #108]	@ (800457c <HAL_I2C_MspInit+0xcc>)
 800450e:	f043 0302 	orr.w	r3, r3, #2
 8004512:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004516:	4b19      	ldr	r3, [pc, #100]	@ (800457c <HAL_I2C_MspInit+0xcc>)
 8004518:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	60fb      	str	r3, [r7, #12]
 8004522:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004524:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004528:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800452c:	2312      	movs	r3, #18
 800452e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004532:	2300      	movs	r3, #0
 8004534:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004538:	2300      	movs	r3, #0
 800453a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800453e:	2304      	movs	r3, #4
 8004540:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004544:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8004548:	4619      	mov	r1, r3
 800454a:	480d      	ldr	r0, [pc, #52]	@ (8004580 <HAL_I2C_MspInit+0xd0>)
 800454c:	f004 fca8 	bl	8008ea0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004550:	4b0a      	ldr	r3, [pc, #40]	@ (800457c <HAL_I2C_MspInit+0xcc>)
 8004552:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004556:	4a09      	ldr	r2, [pc, #36]	@ (800457c <HAL_I2C_MspInit+0xcc>)
 8004558:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800455c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004560:	4b06      	ldr	r3, [pc, #24]	@ (800457c <HAL_I2C_MspInit+0xcc>)
 8004562:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004566:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800456a:	60bb      	str	r3, [r7, #8]
 800456c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800456e:	bf00      	nop
 8004570:	37e0      	adds	r7, #224	@ 0xe0
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	40005400 	.word	0x40005400
 800457c:	58024400 	.word	0x58024400
 8004580:	58020400 	.word	0x58020400

08004584 <CPU_CACHE_Enable>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* Habilita caches (I + D). Deixe D2 NON-cache via MPU para o DMA do DCMI. */
static void CPU_CACHE_Enable(void)
{
 8004584:	b480      	push	{r7}
 8004586:	b085      	sub	sp, #20
 8004588:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800458a:	4b34      	ldr	r3, [pc, #208]	@ (800465c <CPU_CACHE_Enable+0xd8>)
 800458c:	695b      	ldr	r3, [r3, #20]
 800458e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d11b      	bne.n	80045ce <CPU_CACHE_Enable+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004596:	f3bf 8f4f 	dsb	sy
}
 800459a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800459c:	f3bf 8f6f 	isb	sy
}
 80045a0:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80045a2:	4b2e      	ldr	r3, [pc, #184]	@ (800465c <CPU_CACHE_Enable+0xd8>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80045aa:	f3bf 8f4f 	dsb	sy
}
 80045ae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80045b0:	f3bf 8f6f 	isb	sy
}
 80045b4:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80045b6:	4b29      	ldr	r3, [pc, #164]	@ (800465c <CPU_CACHE_Enable+0xd8>)
 80045b8:	695b      	ldr	r3, [r3, #20]
 80045ba:	4a28      	ldr	r2, [pc, #160]	@ (800465c <CPU_CACHE_Enable+0xd8>)
 80045bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045c0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80045c2:	f3bf 8f4f 	dsb	sy
}
 80045c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80045c8:	f3bf 8f6f 	isb	sy
}
 80045cc:	e000      	b.n	80045d0 <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80045ce:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80045d0:	4b22      	ldr	r3, [pc, #136]	@ (800465c <CPU_CACHE_Enable+0xd8>)
 80045d2:	695b      	ldr	r3, [r3, #20]
 80045d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d138      	bne.n	800464e <CPU_CACHE_Enable+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80045dc:	4b1f      	ldr	r3, [pc, #124]	@ (800465c <CPU_CACHE_Enable+0xd8>)
 80045de:	2200      	movs	r2, #0
 80045e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80045e4:	f3bf 8f4f 	dsb	sy
}
 80045e8:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80045ea:	4b1c      	ldr	r3, [pc, #112]	@ (800465c <CPU_CACHE_Enable+0xd8>)
 80045ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045f0:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	0b5b      	lsrs	r3, r3, #13
 80045f6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80045fa:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	08db      	lsrs	r3, r3, #3
 8004600:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004604:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	015a      	lsls	r2, r3, #5
 800460a:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800460e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8004614:	4911      	ldr	r1, [pc, #68]	@ (800465c <CPU_CACHE_Enable+0xd8>)
 8004616:	4313      	orrs	r3, r2
 8004618:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	1e5a      	subs	r2, r3, #1
 8004620:	607a      	str	r2, [r7, #4]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d1ef      	bne.n	8004606 <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	1e5a      	subs	r2, r3, #1
 800462a:	60ba      	str	r2, [r7, #8]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d1e5      	bne.n	80045fc <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8004630:	f3bf 8f4f 	dsb	sy
}
 8004634:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8004636:	4b09      	ldr	r3, [pc, #36]	@ (800465c <CPU_CACHE_Enable+0xd8>)
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	4a08      	ldr	r2, [pc, #32]	@ (800465c <CPU_CACHE_Enable+0xd8>)
 800463c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004640:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8004642:	f3bf 8f4f 	dsb	sy
}
 8004646:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004648:	f3bf 8f6f 	isb	sy
}
 800464c:	e000      	b.n	8004650 <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800464e:	bf00      	nop
  SCB_EnableICache();
  SCB_EnableDCache();
}
 8004650:	bf00      	nop
 8004652:	3714      	adds	r7, #20
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	e000ed00 	.word	0xe000ed00

08004660 <MPU_Config>:

/* MPU: mapeia DTCM e D2. MUITO IMPORTANTE: D2 >= 128KB! */
static void MPU_Config(void)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8004666:	463b      	mov	r3, r7
 8004668:	2200      	movs	r2, #0
 800466a:	601a      	str	r2, [r3, #0]
 800466c:	605a      	str	r2, [r3, #4]
 800466e:	609a      	str	r2, [r3, #8]
 8004670:	60da      	str	r2, [r3, #12]
  HAL_MPU_Disable();
 8004672:	f001 f947 	bl	8005904 <HAL_MPU_Disable>

  /* Region 0: DTCM (0x2000_0000) - usar como non-cache */
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 8004676:	2301      	movs	r3, #1
 8004678:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER0;
 800467a:	2300      	movs	r3, #0
 800467c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = 0x20000000; /* DTCM base */
 800467e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004682:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_128KB;
 8004684:	2310      	movs	r3, #16
 8004686:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8004688:	2303      	movs	r3, #3
 800468a:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_NOT_BUFFERABLE;
 800468c:	2300      	movs	r3, #0
 800468e:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 8004690:	2300      	movs	r3, #0
 8004692:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_SHAREABLE;
 8004694:	2301      	movs	r3, #1
 8004696:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_ENABLE;
 8004698:	2300      	movs	r3, #0
 800469a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL0;
 800469c:	2300      	movs	r3, #0
 800469e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 80046a0:	2300      	movs	r3, #0
 80046a2:	727b      	strb	r3, [r7, #9]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80046a4:	463b      	mov	r3, r7
 80046a6:	4618      	mov	r0, r3
 80046a8:	f001 f964 	bl	8005974 <HAL_MPU_ConfigRegion>

  /* Region 1: SRAM D2 (0x3000_0000) - NON-cache para DCMI/DMA */
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 80046ac:	2301      	movs	r3, #1
 80046ae:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER1;
 80046b0:	2301      	movs	r3, #1
 80046b2:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress      = 0x30000000; /* D2 SRAM base */
 80046b4:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80046b8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_128KB; /* >>> PRECISA >= 128KB para 2 frames */
 80046ba:	2310      	movs	r3, #16
 80046bc:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80046be:	2303      	movs	r3, #3
 80046c0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_NOT_BUFFERABLE;
 80046c2:	2300      	movs	r3, #0
 80046c4:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 80046c6:	2300      	movs	r3, #0
 80046c8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_SHAREABLE;
 80046ca:	2301      	movs	r3, #1
 80046cc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_ENABLE;
 80046ce:	2300      	movs	r3, #0
 80046d0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL0;
 80046d2:	2300      	movs	r3, #0
 80046d4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
 80046d6:	2300      	movs	r3, #0
 80046d8:	727b      	strb	r3, [r7, #9]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80046da:	463b      	mov	r3, r7
 80046dc:	4618      	mov	r0, r3
 80046de:	f001 f949 	bl	8005974 <HAL_MPU_ConfigRegion>

  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80046e2:	2004      	movs	r0, #4
 80046e4:	f001 f926 	bl	8005934 <HAL_MPU_Enable>
}
 80046e8:	bf00      	nop
 80046ea:	3710      	adds	r7, #16
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <HAL_DCMI_FrameEventCallback>:

/* DCMI -> FPS e sinaliza frame completo */
void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b082      	sub	sp, #8
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  static uint32_t tick = 0, frames = 0;
  UNUSED(hdcmi);

  frames++;
 80046f8:	4b10      	ldr	r3, [pc, #64]	@ (800473c <HAL_DCMI_FrameEventCallback+0x4c>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	3301      	adds	r3, #1
 80046fe:	4a0f      	ldr	r2, [pc, #60]	@ (800473c <HAL_DCMI_FrameEventCallback+0x4c>)
 8004700:	6013      	str	r3, [r2, #0]
  if (HAL_GetTick() - tick >= 1000) {
 8004702:	f000 ffb1 	bl	8005668 <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	4b0d      	ldr	r3, [pc, #52]	@ (8004740 <HAL_DCMI_FrameEventCallback+0x50>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004712:	d30b      	bcc.n	800472c <HAL_DCMI_FrameEventCallback+0x3c>
    tick = HAL_GetTick();
 8004714:	f000 ffa8 	bl	8005668 <HAL_GetTick>
 8004718:	4603      	mov	r3, r0
 800471a:	4a09      	ldr	r2, [pc, #36]	@ (8004740 <HAL_DCMI_FrameEventCallback+0x50>)
 800471c:	6013      	str	r3, [r2, #0]
    Camera_FPS = frames;
 800471e:	4b07      	ldr	r3, [pc, #28]	@ (800473c <HAL_DCMI_FrameEventCallback+0x4c>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a08      	ldr	r2, [pc, #32]	@ (8004744 <HAL_DCMI_FrameEventCallback+0x54>)
 8004724:	6013      	str	r3, [r2, #0]
    frames = 0;
 8004726:	4b05      	ldr	r3, [pc, #20]	@ (800473c <HAL_DCMI_FrameEventCallback+0x4c>)
 8004728:	2200      	movs	r2, #0
 800472a:	601a      	str	r2, [r3, #0]
  }
  frame_ready = 1;
 800472c:	4b06      	ldr	r3, [pc, #24]	@ (8004748 <HAL_DCMI_FrameEventCallback+0x58>)
 800472e:	2201      	movs	r2, #1
 8004730:	701a      	strb	r2, [r3, #0]
}
 8004732:	bf00      	nop
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	24041150 	.word	0x24041150
 8004740:	24041154 	.word	0x24041154
 8004744:	24041110 	.word	0x24041110
 8004748:	2404110c 	.word	0x2404110c

0800474c <ai_init>:

/* IA: create -> init (weights/activations) -> link I/O */

static int ai_init(void)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b092      	sub	sp, #72	@ 0x48
 8004750:	af00      	add	r7, sp, #0
  __HAL_RCC_CRC_CLK_ENABLE(); /* recomendado em H7 antes de create/init */
 8004752:	4b32      	ldr	r3, [pc, #200]	@ (800481c <ai_init+0xd0>)
 8004754:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004758:	4a30      	ldr	r2, [pc, #192]	@ (800481c <ai_init+0xd0>)
 800475a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800475e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004762:	4b2e      	ldr	r3, [pc, #184]	@ (800481c <ai_init+0xd0>)
 8004764:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004768:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800476c:	603b      	str	r3, [r7, #0]
 800476e:	683b      	ldr	r3, [r7, #0]

  ai_error err = ai_network_create(&s_network, AI_NETWORK_DATA_CONFIG);
 8004770:	2100      	movs	r1, #0
 8004772:	482b      	ldr	r0, [pc, #172]	@ (8004820 <ai_init+0xd4>)
 8004774:	f00c fa2e 	bl	8010bd4 <ai_network_create>
 8004778:	4603      	mov	r3, r0
 800477a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (err.type != AI_ERROR_NONE) return -1;
 800477c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8004780:	2b00      	cmp	r3, #0
 8004782:	d002      	beq.n	800478a <ai_init+0x3e>
 8004784:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004788:	e043      	b.n	8004812 <ai_init+0xc6>

  /* use o macro oficial para evitar warning de chaves */
  ai_network_params params = AI_NETWORK_PARAMS_INIT(
 800478a:	f00c fb23 	bl	8010dd4 <ai_network_data_weights_get>
 800478e:	4602      	mov	r2, r0
 8004790:	1d3b      	adds	r3, r7, #4
 8004792:	4611      	mov	r1, r2
 8004794:	4618      	mov	r0, r3
 8004796:	f00c fae7 	bl	8010d68 <ai_network_data_weights_buffer_get>
 800479a:	f107 0320 	add.w	r3, r7, #32
 800479e:	4921      	ldr	r1, [pc, #132]	@ (8004824 <ai_init+0xd8>)
 80047a0:	4618      	mov	r0, r3
 80047a2:	f00c faad 	bl	8010d00 <ai_network_data_activations_buffer_get>
      AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()),
      AI_NETWORK_DATA_ACTIVATIONS(ai_activations)
  );

  if (!ai_network_init(s_network, &params)) {
 80047a6:	4b1e      	ldr	r3, [pc, #120]	@ (8004820 <ai_init+0xd4>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	1d3a      	adds	r2, r7, #4
 80047ac:	4611      	mov	r1, r2
 80047ae:	4618      	mov	r0, r3
 80047b0:	f00c fa5a 	bl	8010c68 <ai_network_init>
 80047b4:	4603      	mov	r3, r0
 80047b6:	f083 0301 	eor.w	r3, r3, #1
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d009      	beq.n	80047d4 <ai_init+0x88>
    err = ai_network_get_error(s_network);
 80047c0:	4b17      	ldr	r3, [pc, #92]	@ (8004820 <ai_init+0xd4>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4618      	mov	r0, r3
 80047c6:	f00c f9f9 	bl	8010bbc <ai_network_get_error>
 80047ca:	4603      	mov	r3, r0
 80047cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return -2;
 80047ce:	f06f 0301 	mvn.w	r3, #1
 80047d2:	e01e      	b.n	8004812 <ai_init+0xc6>
  }

  /* >>> AQUI: pegue os descritores da rede e ligue aos seus vetores <<< */
  ai_buffer* in_desc  = ai_network_inputs_get(s_network, NULL);
 80047d4:	4b12      	ldr	r3, [pc, #72]	@ (8004820 <ai_init+0xd4>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	2100      	movs	r1, #0
 80047da:	4618      	mov	r0, r3
 80047dc:	f00c fa10 	bl	8010c00 <ai_network_inputs_get>
 80047e0:	6478      	str	r0, [r7, #68]	@ 0x44
  ai_buffer* out_desc = ai_network_outputs_get(s_network, NULL);
 80047e2:	4b0f      	ldr	r3, [pc, #60]	@ (8004820 <ai_init+0xd4>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2100      	movs	r1, #0
 80047e8:	4618      	mov	r0, r3
 80047ea:	f00c fa23 	bl	8010c34 <ai_network_outputs_get>
 80047ee:	6438      	str	r0, [r7, #64]	@ 0x40

  /* Clona formato/tamanho/shape para s_ai_input/s_ai_output */
  memcpy(&s_ai_input[0],  &in_desc[0],  sizeof(ai_buffer));
 80047f0:	221c      	movs	r2, #28
 80047f2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80047f4:	480c      	ldr	r0, [pc, #48]	@ (8004828 <ai_init+0xdc>)
 80047f6:	f014 fc9f 	bl	8019138 <memcpy>
  memcpy(&s_ai_output[0], &out_desc[0], sizeof(ai_buffer));
 80047fa:	221c      	movs	r2, #28
 80047fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80047fe:	480b      	ldr	r0, [pc, #44]	@ (800482c <ai_init+0xe0>)
 8004800:	f014 fc9a 	bl	8019138 <memcpy>

  /* Agora só troque o ponteiro de dados pelos seus buffers U8 */
  s_ai_input[0].data  = AI_HANDLE_PTR(ai_in);
 8004804:	4b08      	ldr	r3, [pc, #32]	@ (8004828 <ai_init+0xdc>)
 8004806:	4a0a      	ldr	r2, [pc, #40]	@ (8004830 <ai_init+0xe4>)
 8004808:	605a      	str	r2, [r3, #4]
  s_ai_output[0].data = AI_HANDLE_PTR(ai_out);
 800480a:	4b08      	ldr	r3, [pc, #32]	@ (800482c <ai_init+0xe0>)
 800480c:	4a09      	ldr	r2, [pc, #36]	@ (8004834 <ai_init+0xe8>)
 800480e:	605a      	str	r2, [r3, #4]

  return 0;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3748      	adds	r7, #72	@ 0x48
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	58024400 	.word	0x58024400
 8004820:	24041114 	.word	0x24041114
 8004824:	24021068 	.word	0x24021068
 8004828:	24041118 	.word	0x24041118
 800482c:	24041134 	.word	0x24041134
 8004830:	2401a460 	.word	0x2401a460
 8004834:	24021060 	.word	0x24021060

08004838 <preprocess_rgb565_to_u8>:


/* Pré-processa RGB565 128x160 -> U8 96x96x3 intercalado (R,G,B) */
static void preprocess_rgb565_to_u8(const uint16_t* src, int src_w, int src_h, ai_u8* dst)
{
 8004838:	b480      	push	{r7}
 800483a:	b091      	sub	sp, #68	@ 0x44
 800483c:	af00      	add	r7, sp, #0
 800483e:	6178      	str	r0, [r7, #20]
 8004840:	6139      	str	r1, [r7, #16]
 8004842:	60fa      	str	r2, [r7, #12]
 8004844:	60bb      	str	r3, [r7, #8]
  const int dst_w = AI_NETWORK_IN_1_WIDTH;   /* 96 */
 8004846:	2360      	movs	r3, #96	@ 0x60
 8004848:	637b      	str	r3, [r7, #52]	@ 0x34
  const int dst_h = AI_NETWORK_IN_1_HEIGHT;  /* 96 */
 800484a:	2360      	movs	r3, #96	@ 0x60
 800484c:	633b      	str	r3, [r7, #48]	@ 0x30
  const int ch    = AI_NETWORK_IN_1_CHANNEL; /* 3 */
 800484e:	2303      	movs	r3, #3
 8004850:	62fb      	str	r3, [r7, #44]	@ 0x2c

  for (int y = 0; y < dst_h; ++y) {
 8004852:	2300      	movs	r3, #0
 8004854:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004856:	e09d      	b.n	8004994 <preprocess_rgb565_to_u8+0x15c>
    int sy = (y * src_h) / dst_h;
 8004858:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800485a:	68fa      	ldr	r2, [r7, #12]
 800485c:	fb03 f202 	mul.w	r2, r3, r2
 8004860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004862:	fb92 f3f3 	sdiv	r3, r2, r3
 8004866:	62bb      	str	r3, [r7, #40]	@ 0x28
    for (int x = 0; x < dst_w; ++x) {
 8004868:	2300      	movs	r3, #0
 800486a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800486c:	e08a      	b.n	8004984 <preprocess_rgb565_to_u8+0x14c>
      int sx = (x * src_w) / dst_w;
 800486e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	fb03 f202 	mul.w	r2, r3, r2
 8004876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004878:	fb92 f3f3 	sdiv	r3, r2, r3
 800487c:	627b      	str	r3, [r7, #36]	@ 0x24
      uint16_t p = src[sy * src_w + sx];
 800487e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004880:	693a      	ldr	r2, [r7, #16]
 8004882:	fb03 f202 	mul.w	r2, r3, r2
 8004886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004888:	4413      	add	r3, r2
 800488a:	005b      	lsls	r3, r3, #1
 800488c:	697a      	ldr	r2, [r7, #20]
 800488e:	4413      	add	r3, r2
 8004890:	881b      	ldrh	r3, [r3, #0]
 8004892:	847b      	strh	r3, [r7, #34]	@ 0x22

      uint8_t r5 = (p >> 11) & 0x1F;
 8004894:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004896:	0adb      	lsrs	r3, r3, #11
 8004898:	b29b      	uxth	r3, r3
 800489a:	b2db      	uxtb	r3, r3
 800489c:	f003 031f 	and.w	r3, r3, #31
 80048a0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
      uint8_t g6 = (p >> 5)  & 0x3F;
 80048a4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80048a6:	095b      	lsrs	r3, r3, #5
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048b0:	f887 3020 	strb.w	r3, [r7, #32]
      uint8_t b5 =  p        & 0x1F;
 80048b4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80048b6:	b2db      	uxtb	r3, r3
 80048b8:	f003 031f 	and.w	r3, r3, #31
 80048bc:	77fb      	strb	r3, [r7, #31]

      uint8_t r = (r5 << 3) | (r5 >> 2);
 80048be:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 80048c2:	00db      	lsls	r3, r3, #3
 80048c4:	b25a      	sxtb	r2, r3
 80048c6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80048ca:	089b      	lsrs	r3, r3, #2
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	b25b      	sxtb	r3, r3
 80048d0:	4313      	orrs	r3, r2
 80048d2:	b25b      	sxtb	r3, r3
 80048d4:	77bb      	strb	r3, [r7, #30]
      uint8_t g = (g6 << 2) | (g6 >> 4);
 80048d6:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	b25a      	sxtb	r2, r3
 80048de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80048e2:	091b      	lsrs	r3, r3, #4
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	b25b      	sxtb	r3, r3
 80048e8:	4313      	orrs	r3, r2
 80048ea:	b25b      	sxtb	r3, r3
 80048ec:	777b      	strb	r3, [r7, #29]
      uint8_t b = (b5 << 3) | (b5 >> 2);
 80048ee:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80048f2:	00db      	lsls	r3, r3, #3
 80048f4:	b25a      	sxtb	r2, r3
 80048f6:	7ffb      	ldrb	r3, [r7, #31]
 80048f8:	089b      	lsrs	r3, r3, #2
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	b25b      	sxtb	r3, r3
 80048fe:	4313      	orrs	r3, r2
 8004900:	b25b      	sxtb	r3, r3
 8004902:	773b      	strb	r3, [r7, #28]

      if (ch == 3) { *dst++ = r; *dst++ = g; *dst++ = b; }
 8004904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004906:	2b03      	cmp	r3, #3
 8004908:	d10f      	bne.n	800492a <preprocess_rgb565_to_u8+0xf2>
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	1c5a      	adds	r2, r3, #1
 800490e:	60ba      	str	r2, [r7, #8]
 8004910:	7fba      	ldrb	r2, [r7, #30]
 8004912:	701a      	strb	r2, [r3, #0]
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	1c5a      	adds	r2, r3, #1
 8004918:	60ba      	str	r2, [r7, #8]
 800491a:	7f7a      	ldrb	r2, [r7, #29]
 800491c:	701a      	strb	r2, [r3, #0]
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	1c5a      	adds	r2, r3, #1
 8004922:	60ba      	str	r2, [r7, #8]
 8004924:	7f3a      	ldrb	r2, [r7, #28]
 8004926:	701a      	strb	r2, [r3, #0]
 8004928:	e029      	b.n	800497e <preprocess_rgb565_to_u8+0x146>
      else {
        uint8_t gray = (uint8_t)(0.299f*r + 0.587f*g + 0.114f*b);
 800492a:	7fbb      	ldrb	r3, [r7, #30]
 800492c:	ee07 3a90 	vmov	s15, r3
 8004930:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004934:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80049ac <preprocess_rgb565_to_u8+0x174>
 8004938:	ee27 7a87 	vmul.f32	s14, s15, s14
 800493c:	7f7b      	ldrb	r3, [r7, #29]
 800493e:	ee07 3a90 	vmov	s15, r3
 8004942:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004946:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 80049b0 <preprocess_rgb565_to_u8+0x178>
 800494a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800494e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004952:	7f3b      	ldrb	r3, [r7, #28]
 8004954:	ee07 3a90 	vmov	s15, r3
 8004958:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800495c:	eddf 6a15 	vldr	s13, [pc, #84]	@ 80049b4 <preprocess_rgb565_to_u8+0x17c>
 8004960:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004964:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004968:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800496c:	edc7 7a01 	vstr	s15, [r7, #4]
 8004970:	793b      	ldrb	r3, [r7, #4]
 8004972:	76fb      	strb	r3, [r7, #27]
        *dst++ = gray;
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	1c5a      	adds	r2, r3, #1
 8004978:	60ba      	str	r2, [r7, #8]
 800497a:	7efa      	ldrb	r2, [r7, #27]
 800497c:	701a      	strb	r2, [r3, #0]
    for (int x = 0; x < dst_w; ++x) {
 800497e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004980:	3301      	adds	r3, #1
 8004982:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004984:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004986:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004988:	429a      	cmp	r2, r3
 800498a:	f6ff af70 	blt.w	800486e <preprocess_rgb565_to_u8+0x36>
  for (int y = 0; y < dst_h; ++y) {
 800498e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004990:	3301      	adds	r3, #1
 8004992:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004994:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004998:	429a      	cmp	r2, r3
 800499a:	f6ff af5d 	blt.w	8004858 <preprocess_rgb565_to_u8+0x20>
      }
    }
  }
}
 800499e:	bf00      	nop
 80049a0:	bf00      	nop
 80049a2:	3744      	adds	r7, #68	@ 0x44
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr
 80049ac:	3e991687 	.word	0x3e991687
 80049b0:	3f1645a2 	.word	0x3f1645a2
 80049b4:	3de978d5 	.word	0x3de978d5

080049b8 <argmax_u8>:

/* Argmax para vetor U8 (retorna índice e opcionalmente o valor máximo) */
static int argmax_u8(const ai_u8* v, int n, ai_u8* pmax)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b089      	sub	sp, #36	@ 0x24
 80049bc:	af00      	add	r7, sp, #0
 80049be:	60f8      	str	r0, [r7, #12]
 80049c0:	60b9      	str	r1, [r7, #8]
 80049c2:	607a      	str	r2, [r7, #4]
  int im = 0; ai_u8 m = v[0];
 80049c4:	2300      	movs	r3, #0
 80049c6:	61fb      	str	r3, [r7, #28]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	76fb      	strb	r3, [r7, #27]
  for (int i = 1; i < n; ++i) {
 80049ce:	2301      	movs	r3, #1
 80049d0:	617b      	str	r3, [r7, #20]
 80049d2:	e010      	b.n	80049f6 <argmax_u8+0x3e>
    if (v[i] > m) { m = v[i]; im = i; }
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	4413      	add	r3, r2
 80049da:	781b      	ldrb	r3, [r3, #0]
 80049dc:	7efa      	ldrb	r2, [r7, #27]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d206      	bcs.n	80049f0 <argmax_u8+0x38>
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	68fa      	ldr	r2, [r7, #12]
 80049e6:	4413      	add	r3, r2
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	76fb      	strb	r3, [r7, #27]
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	61fb      	str	r3, [r7, #28]
  for (int i = 1; i < n; ++i) {
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	3301      	adds	r3, #1
 80049f4:	617b      	str	r3, [r7, #20]
 80049f6:	697a      	ldr	r2, [r7, #20]
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	429a      	cmp	r2, r3
 80049fc:	dbea      	blt.n	80049d4 <argmax_u8+0x1c>
  }
  if (pmax) *pmax = m;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d002      	beq.n	8004a0a <argmax_u8+0x52>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	7efa      	ldrb	r2, [r7, #27]
 8004a08:	701a      	strb	r2, [r3, #0]
  return im;
 8004a0a:	69fb      	ldr	r3, [r7, #28]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3724      	adds	r7, #36	@ 0x24
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <main>:
/* USER CODE END 0 */

int main(void)
{
 8004a18:	b590      	push	{r4, r7, lr}
 8004a1a:	b09b      	sub	sp, #108	@ 0x6c
 8004a1c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  MPU_Config();
 8004a1e:	f7ff fe1f 	bl	8004660 <MPU_Config>
  CPU_CACHE_Enable();
 8004a22:	f7ff fdaf 	bl	8004584 <CPU_CACHE_Enable>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8004a26:	f000 fd99 	bl	800555c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8004a2a:	f000 f96f 	bl	8004d0c <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004a2e:	f7ff fc53 	bl	80042d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8004a32:	f7ff fc31 	bl	8004298 <MX_DMA_Init>
  MX_DCMI_Init();
 8004a36:	f7ff faef 	bl	8004018 <MX_DCMI_Init>
  MX_I2C1_Init();
 8004a3a:	f7ff fcf9 	bl	8004430 <MX_I2C1_Init>
  MX_RTC_Init();
 8004a3e:	f000 f9e9 	bl	8004e14 <MX_RTC_Init>
  MX_SPI4_Init();
 8004a42:	f000 fa75 	bl	8004f30 <MX_SPI4_Init>
  MX_TIM1_Init();
 8004a46:	f000 fc6f 	bl	8005328 <MX_TIM1_Init>

  /* USER CODE BEGIN 2 */
  board_button_init();
 8004a4a:	f7ff fa79 	bl	8003f40 <board_button_init>
  board_led_init();
 8004a4e:	f7ff faa5 	bl	8003f9c <board_led_init>

  /* LCD de teste / splash */
  LCD_Test();
 8004a52:	f7fd fa2f 	bl	8001eb4 <LCD_Test>

  	uint8_t texto[30];

    sprintf((char *)&texto, "Camera Not Found");
 8004a56:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004a5a:	4992      	ldr	r1, [pc, #584]	@ (8004ca4 <main+0x28c>)
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f014 faeb 	bl	8019038 <siprintf>
    LCD_ShowString(0, 58, ST7735Ctx.Width, 16, 16, texto);
 8004a62:	4b91      	ldr	r3, [pc, #580]	@ (8004ca8 <main+0x290>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	b29a      	uxth	r2, r3
 8004a68:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004a6c:	9301      	str	r3, [sp, #4]
 8004a6e:	2310      	movs	r3, #16
 8004a70:	9300      	str	r3, [sp, #0]
 8004a72:	2310      	movs	r3, #16
 8004a74:	213a      	movs	r1, #58	@ 0x3a
 8004a76:	2000      	movs	r0, #0
 8004a78:	f7fd fddc 	bl	8002634 <LCD_ShowString>

    #ifdef TFT96
  	Camera_Init_Device(&hi2c1, FRAMESIZE_QQVGA);
 8004a7c:	2109      	movs	r1, #9
 8004a7e:	488b      	ldr	r0, [pc, #556]	@ (8004cac <main+0x294>)
 8004a80:	f7fb fdc0 	bl	8000604 <Camera_Init_Device>
  	#elif TFT18
  	Camera_Init_Device(&hi2c1, FRAMESIZE_QQVGA2);
  	#endif
  	//clean Ypos 58
  	ST7735_LCD_Driver.FillRect(&st7735_pObj, 0, 58, ST7735Ctx.Width, 16, BLACK);
 8004a84:	4b8a      	ldr	r3, [pc, #552]	@ (8004cb0 <main+0x298>)
 8004a86:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8004a88:	4b87      	ldr	r3, [pc, #540]	@ (8004ca8 <main+0x290>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	9201      	str	r2, [sp, #4]
 8004a90:	2210      	movs	r2, #16
 8004a92:	9200      	str	r2, [sp, #0]
 8004a94:	223a      	movs	r2, #58	@ 0x3a
 8004a96:	2100      	movs	r1, #0
 8004a98:	4886      	ldr	r0, [pc, #536]	@ (8004cb4 <main+0x29c>)
 8004a9a:	47a0      	blx	r4

    while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_RESET)
 8004a9c:	e030      	b.n	8004b00 <main+0xe8>
    {

      sprintf((char *)&texto, "Camera id:0x%x  ", hcamera.device_id);
 8004a9e:	4b86      	ldr	r3, [pc, #536]	@ (8004cb8 <main+0x2a0>)
 8004aa0:	89db      	ldrh	r3, [r3, #14]
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004aa8:	4984      	ldr	r1, [pc, #528]	@ (8004cbc <main+0x2a4>)
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f014 fac4 	bl	8019038 <siprintf>
      LCD_ShowString(4, 58, ST7735Ctx.Width, 16, 12, texto);
 8004ab0:	4b7d      	ldr	r3, [pc, #500]	@ (8004ca8 <main+0x290>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	b29a      	uxth	r2, r3
 8004ab6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004aba:	9301      	str	r3, [sp, #4]
 8004abc:	230c      	movs	r3, #12
 8004abe:	9300      	str	r3, [sp, #0]
 8004ac0:	2310      	movs	r3, #16
 8004ac2:	213a      	movs	r1, #58	@ 0x3a
 8004ac4:	2004      	movs	r0, #4
 8004ac6:	f7fd fdb5 	bl	8002634 <LCD_ShowString>

  		HAL_Delay(500);
 8004aca:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004ace:	f000 fdd7 	bl	8005680 <HAL_Delay>

      sprintf((char *)&texto, "LongPress K1 to Run");
 8004ad2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004ad6:	497a      	ldr	r1, [pc, #488]	@ (8004cc0 <main+0x2a8>)
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f014 faad 	bl	8019038 <siprintf>
      LCD_ShowString(4, 58, ST7735Ctx.Width, 16, 12, texto);
 8004ade:	4b72      	ldr	r3, [pc, #456]	@ (8004ca8 <main+0x290>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	b29a      	uxth	r2, r3
 8004ae4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004ae8:	9301      	str	r3, [sp, #4]
 8004aea:	230c      	movs	r3, #12
 8004aec:	9300      	str	r3, [sp, #0]
 8004aee:	2310      	movs	r3, #16
 8004af0:	213a      	movs	r1, #58	@ 0x3a
 8004af2:	2004      	movs	r0, #4
 8004af4:	f7fd fd9e 	bl	8002634 <LCD_ShowString>

  		HAL_Delay(500);
 8004af8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004afc:	f000 fdc0 	bl	8005680 <HAL_Delay>
    while (HAL_GPIO_ReadPin(KEY_GPIO_Port, KEY_Pin) == GPIO_PIN_RESET)
 8004b00:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004b04:	486f      	ldr	r0, [pc, #444]	@ (8004cc4 <main+0x2ac>)
 8004b06:	f004 fb73 	bl	80091f0 <HAL_GPIO_ReadPin>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d0c6      	beq.n	8004a9e <main+0x86>
    }

    HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_CONTINUOUS,
 8004b10:	4a6d      	ldr	r2, [pc, #436]	@ (8004cc8 <main+0x2b0>)
 8004b12:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 8004b16:	2100      	movs	r1, #0
 8004b18:	486c      	ldr	r0, [pc, #432]	@ (8004ccc <main+0x2b4>)
 8004b1a:	f000 ffe5 	bl	8005ae8 <HAL_DCMI_Start_DMA>
                       (uint32_t)frame_dma,
                       FRAME_PIXELS / 2);
  /* Inicializa IA */
  if (ai_init() != 0) {
 8004b1e:	f7ff fe15 	bl	800474c <ai_init>
 8004b22:	4603      	mov	r3, r0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d00b      	beq.n	8004b40 <main+0x128>
    LCD_ShowString(2, 2, ST7735Ctx.Width, 16, 12, (uint8_t*)"AI init error");
 8004b28:	4b5f      	ldr	r3, [pc, #380]	@ (8004ca8 <main+0x290>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	4b68      	ldr	r3, [pc, #416]	@ (8004cd0 <main+0x2b8>)
 8004b30:	9301      	str	r3, [sp, #4]
 8004b32:	230c      	movs	r3, #12
 8004b34:	9300      	str	r3, [sp, #0]
 8004b36:	2310      	movs	r3, #16
 8004b38:	2102      	movs	r1, #2
 8004b3a:	2002      	movs	r0, #2
 8004b3c:	f7fd fd7a 	bl	8002634 <LCD_ShowString>
  }

  /* Buffer de texto */
  char text[48] = {0};
 8004b40:	f107 0308 	add.w	r3, r7, #8
 8004b44:	2230      	movs	r2, #48	@ 0x30
 8004b46:	2100      	movs	r1, #0
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f014 fab1 	bl	80190b0 <memset>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if (frame_ready)
 8004b4e:	4b61      	ldr	r3, [pc, #388]	@ (8004cd4 <main+0x2bc>)
 8004b50:	781b      	ldrb	r3, [r3, #0]
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d0fa      	beq.n	8004b4e <main+0x136>
    {
      frame_ready = 0;
 8004b58:	4b5e      	ldr	r3, [pc, #376]	@ (8004cd4 <main+0x2bc>)
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	701a      	strb	r2, [r3, #0]

      /* Throttle opcional: pule frames para manter CPU folgada */
      skip++;
 8004b5e:	4b5e      	ldr	r3, [pc, #376]	@ (8004cd8 <main+0x2c0>)
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	3301      	adds	r3, #1
 8004b64:	b2da      	uxtb	r2, r3
 8004b66:	4b5c      	ldr	r3, [pc, #368]	@ (8004cd8 <main+0x2c0>)
 8004b68:	701a      	strb	r2, [r3, #0]
      if (skip < FRAME_SKIP) {
 8004b6a:	4b5b      	ldr	r3, [pc, #364]	@ (8004cd8 <main+0x2c0>)
 8004b6c:	781b      	ldrb	r3, [r3, #0]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d115      	bne.n	8004b9e <main+0x186>
        /* ainda assim atualize a tela com o último frame estável */
        memcpy(frame_lcd, frame_dma, FRAME_PIXELS * 2);
 8004b72:	4a5a      	ldr	r2, [pc, #360]	@ (8004cdc <main+0x2c4>)
 8004b74:	4b54      	ldr	r3, [pc, #336]	@ (8004cc8 <main+0x2b0>)
 8004b76:	4610      	mov	r0, r2
 8004b78:	4619      	mov	r1, r3
 8004b7a:	f44f 4316 	mov.w	r3, #38400	@ 0x9600
 8004b7e:	461a      	mov	r2, r3
 8004b80:	f014 fada 	bl	8019138 <memcpy>
        ST7735_FillRGBRect(&st7735_pObj, 0, 0,
 8004b84:	4b48      	ldr	r3, [pc, #288]	@ (8004ca8 <main+0x290>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a47      	ldr	r2, [pc, #284]	@ (8004ca8 <main+0x290>)
 8004b8a:	6852      	ldr	r2, [r2, #4]
 8004b8c:	9201      	str	r2, [sp, #4]
 8004b8e:	9300      	str	r3, [sp, #0]
 8004b90:	4b52      	ldr	r3, [pc, #328]	@ (8004cdc <main+0x2c4>)
 8004b92:	2200      	movs	r2, #0
 8004b94:	2100      	movs	r1, #0
 8004b96:	4847      	ldr	r0, [pc, #284]	@ (8004cb4 <main+0x29c>)
 8004b98:	f7fe fe48 	bl	800382c <ST7735_FillRGBRect>
                           (uint8_t*)frame_lcd, ST7735Ctx.Width, ST7735Ctx.Height);
        continue;
 8004b9c:	e081      	b.n	8004ca2 <main+0x28a>
      }
      skip = 0;
 8004b9e:	4b4e      	ldr	r3, [pc, #312]	@ (8004cd8 <main+0x2c0>)
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	701a      	strb	r2, [r3, #0]

      /* 1) Copia para frame_lcd (estável) e desenha no display */
      memcpy(frame_lcd, frame_dma, FRAME_PIXELS * 2);
 8004ba4:	4a4d      	ldr	r2, [pc, #308]	@ (8004cdc <main+0x2c4>)
 8004ba6:	4b48      	ldr	r3, [pc, #288]	@ (8004cc8 <main+0x2b0>)
 8004ba8:	4610      	mov	r0, r2
 8004baa:	4619      	mov	r1, r3
 8004bac:	f44f 4316 	mov.w	r3, #38400	@ 0x9600
 8004bb0:	461a      	mov	r2, r3
 8004bb2:	f014 fac1 	bl	8019138 <memcpy>
      ST7735_FillRGBRect(&st7735_pObj, 0, 0,
 8004bb6:	4b3c      	ldr	r3, [pc, #240]	@ (8004ca8 <main+0x290>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a3b      	ldr	r2, [pc, #236]	@ (8004ca8 <main+0x290>)
 8004bbc:	6852      	ldr	r2, [r2, #4]
 8004bbe:	9201      	str	r2, [sp, #4]
 8004bc0:	9300      	str	r3, [sp, #0]
 8004bc2:	4b46      	ldr	r3, [pc, #280]	@ (8004cdc <main+0x2c4>)
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	2100      	movs	r1, #0
 8004bc8:	483a      	ldr	r0, [pc, #232]	@ (8004cb4 <main+0x29c>)
 8004bca:	f7fe fe2f 	bl	800382c <ST7735_FillRGBRect>
                         (uint8_t*)frame_lcd, ST7735Ctx.Width, ST7735Ctx.Height);

      /* 2) Pré-processa 128x160 -> 96x96x3 U8 */
      preprocess_rgb565_to_u8(frame_lcd, FrameWidth, FrameHeight, ai_in);
 8004bce:	4b44      	ldr	r3, [pc, #272]	@ (8004ce0 <main+0x2c8>)
 8004bd0:	2278      	movs	r2, #120	@ 0x78
 8004bd2:	21a0      	movs	r1, #160	@ 0xa0
 8004bd4:	4841      	ldr	r0, [pc, #260]	@ (8004cdc <main+0x2c4>)
 8004bd6:	f7ff fe2f 	bl	8004838 <preprocess_rgb565_to_u8>

      /* 3) Inferência: ai_network_run() com buffers ligados no ai_init() */
      s_ai_input[0].data  = AI_HANDLE_PTR(ai_in);
 8004bda:	4b42      	ldr	r3, [pc, #264]	@ (8004ce4 <main+0x2cc>)
 8004bdc:	4a40      	ldr	r2, [pc, #256]	@ (8004ce0 <main+0x2c8>)
 8004bde:	605a      	str	r2, [r3, #4]
      s_ai_output[0].data = AI_HANDLE_PTR(ai_out);
 8004be0:	4b41      	ldr	r3, [pc, #260]	@ (8004ce8 <main+0x2d0>)
 8004be2:	4a42      	ldr	r2, [pc, #264]	@ (8004cec <main+0x2d4>)
 8004be4:	605a      	str	r2, [r3, #4]

      ai_i32 nb = ai_network_run(s_network, s_ai_input, s_ai_output);
 8004be6:	4b42      	ldr	r3, [pc, #264]	@ (8004cf0 <main+0x2d8>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a3f      	ldr	r2, [pc, #252]	@ (8004ce8 <main+0x2d0>)
 8004bec:	493d      	ldr	r1, [pc, #244]	@ (8004ce4 <main+0x2cc>)
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f00c f876 	bl	8010ce0 <ai_network_run>
 8004bf4:	65f8      	str	r0, [r7, #92]	@ 0x5c
      if (nb == 1) {
 8004bf6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d150      	bne.n	8004c9e <main+0x286>
        /* 4) Top-1 da saída U8 (5 canais) e exibe */
        ai_u8 vmax = 0;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	71fb      	strb	r3, [r7, #7]
        int cls = argmax_u8(ai_out, AI_NETWORK_OUT_1_SIZE, &vmax);
 8004c00:	1dfb      	adds	r3, r7, #7
 8004c02:	461a      	mov	r2, r3
 8004c04:	2105      	movs	r1, #5
 8004c06:	4839      	ldr	r0, [pc, #228]	@ (8004cec <main+0x2d4>)
 8004c08:	f7ff fed6 	bl	80049b8 <argmax_u8>
 8004c0c:	65b8      	str	r0, [r7, #88]	@ 0x58

        /* Se quiser em porcentagem: (vmax*100)/255 */
        snprintf(text, sizeof(text), "%s  %u", kClasses[cls], ((unsigned)vmax/255));
 8004c0e:	4a39      	ldr	r2, [pc, #228]	@ (8004cf4 <main+0x2dc>)
 8004c10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004c12:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004c16:	79fb      	ldrb	r3, [r7, #7]
 8004c18:	4937      	ldr	r1, [pc, #220]	@ (8004cf8 <main+0x2e0>)
 8004c1a:	fba1 1303 	umull	r1, r3, r1, r3
 8004c1e:	09db      	lsrs	r3, r3, #7
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	f107 0008 	add.w	r0, r7, #8
 8004c26:	9300      	str	r3, [sp, #0]
 8004c28:	4613      	mov	r3, r2
 8004c2a:	4a34      	ldr	r2, [pc, #208]	@ (8004cfc <main+0x2e4>)
 8004c2c:	2130      	movs	r1, #48	@ 0x30
 8004c2e:	f014 f9cd 	bl	8018fcc <sniprintf>
        LCD_ShowString(2, 2, ST7735Ctx.Width, 16, 12, (uint8_t*)text);
 8004c32:	4b1d      	ldr	r3, [pc, #116]	@ (8004ca8 <main+0x290>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	b29a      	uxth	r2, r3
 8004c38:	f107 0308 	add.w	r3, r7, #8
 8004c3c:	9301      	str	r3, [sp, #4]
 8004c3e:	230c      	movs	r3, #12
 8004c40:	9300      	str	r3, [sp, #0]
 8004c42:	2310      	movs	r3, #16
 8004c44:	2102      	movs	r1, #2
 8004c46:	2002      	movs	r0, #2
 8004c48:	f7fd fcf4 	bl	8002634 <LCD_ShowString>

        /* Mostra FPS da câmera (do callback) */
        snprintf(text, sizeof(text), "%i",cls);
 8004c4c:	f107 0008 	add.w	r0, r7, #8
 8004c50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004c52:	4a2b      	ldr	r2, [pc, #172]	@ (8004d00 <main+0x2e8>)
 8004c54:	2130      	movs	r1, #48	@ 0x30
 8004c56:	f014 f9b9 	bl	8018fcc <sniprintf>
        LCD_ShowString(2, 18, ST7735Ctx.Width, 16, 12, (uint8_t*)text);
 8004c5a:	4b13      	ldr	r3, [pc, #76]	@ (8004ca8 <main+0x290>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	b29a      	uxth	r2, r3
 8004c60:	f107 0308 	add.w	r3, r7, #8
 8004c64:	9301      	str	r3, [sp, #4]
 8004c66:	230c      	movs	r3, #12
 8004c68:	9300      	str	r3, [sp, #0]
 8004c6a:	2310      	movs	r3, #16
 8004c6c:	2112      	movs	r1, #18
 8004c6e:	2002      	movs	r0, #2
 8004c70:	f7fd fce0 	bl	8002634 <LCD_ShowString>

        snprintf(text, sizeof(text), "%lu FPS", Camera_FPS);
 8004c74:	4b23      	ldr	r3, [pc, #140]	@ (8004d04 <main+0x2ec>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f107 0008 	add.w	r0, r7, #8
 8004c7c:	4a22      	ldr	r2, [pc, #136]	@ (8004d08 <main+0x2f0>)
 8004c7e:	2130      	movs	r1, #48	@ 0x30
 8004c80:	f014 f9a4 	bl	8018fcc <sniprintf>
        LCD_ShowString(2, 34, ST7735Ctx.Width, 16, 12, (uint8_t*)text);
 8004c84:	4b08      	ldr	r3, [pc, #32]	@ (8004ca8 <main+0x290>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	b29a      	uxth	r2, r3
 8004c8a:	f107 0308 	add.w	r3, r7, #8
 8004c8e:	9301      	str	r3, [sp, #4]
 8004c90:	230c      	movs	r3, #12
 8004c92:	9300      	str	r3, [sp, #0]
 8004c94:	2310      	movs	r3, #16
 8004c96:	2122      	movs	r1, #34	@ 0x22
 8004c98:	2002      	movs	r0, #2
 8004c9a:	f7fd fccb 	bl	8002634 <LCD_ShowString>
      }

      board_led_toggle();
 8004c9e:	f7ff f9b1 	bl	8004004 <board_led_toggle>
    if (frame_ready)
 8004ca2:	e754      	b.n	8004b4e <main+0x136>
 8004ca4:	08019864 	.word	0x08019864
 8004ca8:	24040ae0 	.word	0x24040ae0
 8004cac:	240410b8 	.word	0x240410b8
 8004cb0:	24000028 	.word	0x24000028
 8004cb4:	24040aa0 	.word	0x24040aa0
 8004cb8:	24040a84 	.word	0x24040a84
 8004cbc:	08019878 	.word	0x08019878
 8004cc0:	0801988c 	.word	0x0801988c
 8004cc4:	58020800 	.word	0x58020800
 8004cc8:	24007860 	.word	0x24007860
 8004ccc:	24040ff0 	.word	0x24040ff0
 8004cd0:	080198a0 	.word	0x080198a0
 8004cd4:	2404110c 	.word	0x2404110c
 8004cd8:	24041158 	.word	0x24041158
 8004cdc:	24010e60 	.word	0x24010e60
 8004ce0:	2401a460 	.word	0x2401a460
 8004ce4:	24041118 	.word	0x24041118
 8004ce8:	24041134 	.word	0x24041134
 8004cec:	24021060 	.word	0x24021060
 8004cf0:	24041114 	.word	0x24041114
 8004cf4:	24000094 	.word	0x24000094
 8004cf8:	80808081 	.word	0x80808081
 8004cfc:	080198b0 	.word	0x080198b0
 8004d00:	080198b8 	.word	0x080198b8
 8004d04:	24041110 	.word	0x24041110
 8004d08:	080198bc 	.word	0x080198bc

08004d0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b09c      	sub	sp, #112	@ 0x70
 8004d10:	af00      	add	r7, sp, #0
  /* Mantenha sua configuração existente (gerada pelo Cube) */
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004d12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d16:	224c      	movs	r2, #76	@ 0x4c
 8004d18:	2100      	movs	r1, #0
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f014 f9c8 	bl	80190b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004d20:	1d3b      	adds	r3, r7, #4
 8004d22:	2220      	movs	r2, #32
 8004d24:	2100      	movs	r1, #0
 8004d26:	4618      	mov	r0, r3
 8004d28:	f014 f9c2 	bl	80190b0 <memset>

  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8004d2c:	2002      	movs	r0, #2
 8004d2e:	f005 fb69 	bl	800a404 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8004d32:	2300      	movs	r3, #0
 8004d34:	603b      	str	r3, [r7, #0]
 8004d36:	4b30      	ldr	r3, [pc, #192]	@ (8004df8 <SystemClock_Config+0xec>)
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	4a2f      	ldr	r2, [pc, #188]	@ (8004df8 <SystemClock_Config+0xec>)
 8004d3c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004d40:	6193      	str	r3, [r2, #24]
 8004d42:	4b2d      	ldr	r3, [pc, #180]	@ (8004df8 <SystemClock_Config+0xec>)
 8004d44:	699b      	ldr	r3, [r3, #24]
 8004d46:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004d4a:	603b      	str	r3, [r7, #0]
 8004d4c:	683b      	ldr	r3, [r7, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8004d4e:	bf00      	nop
 8004d50:	4b29      	ldr	r3, [pc, #164]	@ (8004df8 <SystemClock_Config+0xec>)
 8004d52:	699b      	ldr	r3, [r3, #24]
 8004d54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d5c:	d1f8      	bne.n	8004d50 <SystemClock_Config+0x44>

  /* Exemplo com HSE + PLL. Ajuste conforme seu projeto .ioc */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_HSI48;
 8004d5e:	2325      	movs	r3, #37	@ 0x25
 8004d60:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState       = RCC_HSE_ON;
 8004d62:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004d66:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState       = RCC_LSE_ON;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State     = RCC_HSI48_ON;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState   = RCC_PLL_ON;
 8004d70:	2302      	movs	r3, #2
 8004d72:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource  = RCC_PLLSOURCE_HSE;
 8004d74:	2302      	movs	r3, #2
 8004d76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM       = 2;
 8004d78:	2302      	movs	r3, #2
 8004d7a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN       = 44;
 8004d7c:	232c      	movs	r3, #44	@ 0x2c
 8004d7e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP       = 1;
 8004d80:	2301      	movs	r3, #1
 8004d82:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ       = 46;
 8004d84:	232e      	movs	r3, #46	@ 0x2e
 8004d86:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR       = 2;
 8004d88:	2302      	movs	r3, #2
 8004d8a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE     = RCC_PLL1VCIRANGE_3;
 8004d8c:	230c      	movs	r3, #12
 8004d8e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL  = RCC_PLL1VCOWIDE;
 8004d90:	2300      	movs	r3, #0
 8004d92:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN   = 0;
 8004d94:	2300      	movs	r3, #0
 8004d96:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 8004d98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f005 fb6b 	bl	800a478 <HAL_RCC_OscConfig>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d001      	beq.n	8004dac <SystemClock_Config+0xa0>
 8004da8:	f000 f828 	bl	8004dfc <Error_Handler>

  RCC_ClkInitStruct.ClockType      = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004dac:	233f      	movs	r3, #63	@ 0x3f
 8004dae:	607b      	str	r3, [r7, #4]
                                   | RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                                   | RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 8004db0:	2303      	movs	r3, #3
 8004db2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider  = RCC_SYSCLK_DIV1;
 8004db4:	2300      	movs	r3, #0
 8004db6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_HCLK_DIV2;
 8004db8:	2308      	movs	r3, #8
 8004dba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8004dbc:	2340      	movs	r3, #64	@ 0x40
 8004dbe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8004dc0:	2340      	movs	r3, #64	@ 0x40
 8004dc2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8004dc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004dc8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8004dca:	2340      	movs	r3, #64	@ 0x40
 8004dcc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) Error_Handler();
 8004dce:	1d3b      	adds	r3, r7, #4
 8004dd0:	2103      	movs	r1, #3
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f005 ff2a 	bl	800ac2c <HAL_RCC_ClockConfig>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d001      	beq.n	8004de2 <SystemClock_Config+0xd6>
 8004dde:	f000 f80d 	bl	8004dfc <Error_Handler>

  /* MCO opcional: HSI48/4 na MCO1 */
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI48, RCC_MCODIV_4);
 8004de2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004de6:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8004dea:	2000      	movs	r0, #0
 8004dec:	f006 f8d4 	bl	800af98 <HAL_RCC_MCOConfig>
}
 8004df0:	bf00      	nop
 8004df2:	3770      	adds	r7, #112	@ 0x70
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	58024800 	.word	0x58024800

08004dfc <Error_Handler>:

/* USER CODE BEGIN 4 */
void Error_Handler(void)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004e00:	b672      	cpsid	i
}
 8004e02:	bf00      	nop
  __disable_irq();
  while (1) {
    board_led_toggle();
 8004e04:	f7ff f8fe 	bl	8004004 <board_led_toggle>
    HAL_Delay(100);
 8004e08:	2064      	movs	r0, #100	@ 0x64
 8004e0a:	f000 fc39 	bl	8005680 <HAL_Delay>
    board_led_toggle();
 8004e0e:	bf00      	nop
 8004e10:	e7f8      	b.n	8004e04 <Error_Handler+0x8>
	...

08004e14 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b086      	sub	sp, #24
 8004e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004e1a:	1d3b      	adds	r3, r7, #4
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	601a      	str	r2, [r3, #0]
 8004e20:	605a      	str	r2, [r3, #4]
 8004e22:	609a      	str	r2, [r3, #8]
 8004e24:	60da      	str	r2, [r3, #12]
 8004e26:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8004e28:	2300      	movs	r3, #0
 8004e2a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004e2c:	4b25      	ldr	r3, [pc, #148]	@ (8004ec4 <MX_RTC_Init+0xb0>)
 8004e2e:	4a26      	ldr	r2, [pc, #152]	@ (8004ec8 <MX_RTC_Init+0xb4>)
 8004e30:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004e32:	4b24      	ldr	r3, [pc, #144]	@ (8004ec4 <MX_RTC_Init+0xb0>)
 8004e34:	2200      	movs	r2, #0
 8004e36:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8004e38:	4b22      	ldr	r3, [pc, #136]	@ (8004ec4 <MX_RTC_Init+0xb0>)
 8004e3a:	227f      	movs	r2, #127	@ 0x7f
 8004e3c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8004e3e:	4b21      	ldr	r3, [pc, #132]	@ (8004ec4 <MX_RTC_Init+0xb0>)
 8004e40:	22ff      	movs	r2, #255	@ 0xff
 8004e42:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004e44:	4b1f      	ldr	r3, [pc, #124]	@ (8004ec4 <MX_RTC_Init+0xb0>)
 8004e46:	2200      	movs	r2, #0
 8004e48:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004e4a:	4b1e      	ldr	r3, [pc, #120]	@ (8004ec4 <MX_RTC_Init+0xb0>)
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004e50:	4b1c      	ldr	r3, [pc, #112]	@ (8004ec4 <MX_RTC_Init+0xb0>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8004e56:	4b1b      	ldr	r3, [pc, #108]	@ (8004ec4 <MX_RTC_Init+0xb0>)
 8004e58:	2200      	movs	r2, #0
 8004e5a:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004e5c:	4819      	ldr	r0, [pc, #100]	@ (8004ec4 <MX_RTC_Init+0xb0>)
 8004e5e:	f007 fd83 	bl	800c968 <HAL_RTC_Init>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d001      	beq.n	8004e6c <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8004e68:	f7ff ffc8 	bl	8004dfc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8004e70:	2300      	movs	r3, #0
 8004e72:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8004e74:	2300      	movs	r3, #0
 8004e76:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8004e80:	1d3b      	adds	r3, r7, #4
 8004e82:	2201      	movs	r2, #1
 8004e84:	4619      	mov	r1, r3
 8004e86:	480f      	ldr	r0, [pc, #60]	@ (8004ec4 <MX_RTC_Init+0xb0>)
 8004e88:	f007 fdf0 	bl	800ca6c <HAL_RTC_SetTime>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d001      	beq.n	8004e96 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8004e92:	f7ff ffb3 	bl	8004dfc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8004e96:	2301      	movs	r3, #1
 8004e98:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8004ea6:	463b      	mov	r3, r7
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	4619      	mov	r1, r3
 8004eac:	4805      	ldr	r0, [pc, #20]	@ (8004ec4 <MX_RTC_Init+0xb0>)
 8004eae:	f007 fe7b 	bl	800cba8 <HAL_RTC_SetDate>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d001      	beq.n	8004ebc <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8004eb8:	f7ff ffa0 	bl	8004dfc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004ebc:	bf00      	nop
 8004ebe:	3718      	adds	r7, #24
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	2404115c 	.word	0x2404115c
 8004ec8:	58004000 	.word	0x58004000

08004ecc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b0b0      	sub	sp, #192	@ 0xc0
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004ed4:	f107 0308 	add.w	r3, r7, #8
 8004ed8:	22b8      	movs	r2, #184	@ 0xb8
 8004eda:	2100      	movs	r1, #0
 8004edc:	4618      	mov	r0, r3
 8004ede:	f014 f8e7 	bl	80190b0 <memset>
  if(rtcHandle->Instance==RTC)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a10      	ldr	r2, [pc, #64]	@ (8004f28 <HAL_RTC_MspInit+0x5c>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d119      	bne.n	8004f20 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004eec:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004ef0:	f04f 0300 	mov.w	r3, #0
 8004ef4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004ef8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004efc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004f00:	f107 0308 	add.w	r3, r7, #8
 8004f04:	4618      	mov	r0, r3
 8004f06:	f006 fa2b 	bl	800b360 <HAL_RCCEx_PeriphCLKConfig>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d001      	beq.n	8004f14 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8004f10:	f7ff ff74 	bl	8004dfc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004f14:	4b05      	ldr	r3, [pc, #20]	@ (8004f2c <HAL_RTC_MspInit+0x60>)
 8004f16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f18:	4a04      	ldr	r2, [pc, #16]	@ (8004f2c <HAL_RTC_MspInit+0x60>)
 8004f1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f1e:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8004f20:	bf00      	nop
 8004f22:	37c0      	adds	r7, #192	@ 0xc0
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	58004000 	.word	0x58004000
 8004f2c:	58024400 	.word	0x58024400

08004f30 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8004f34:	4b28      	ldr	r3, [pc, #160]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f36:	4a29      	ldr	r2, [pc, #164]	@ (8004fdc <MX_SPI4_Init+0xac>)
 8004f38:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8004f3a:	4b27      	ldr	r3, [pc, #156]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f3c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004f40:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 8004f42:	4b25      	ldr	r3, [pc, #148]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f44:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 8004f48:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8004f4a:	4b23      	ldr	r3, [pc, #140]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f4c:	2207      	movs	r2, #7
 8004f4e:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f50:	4b21      	ldr	r3, [pc, #132]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f52:	2200      	movs	r2, #0
 8004f54:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004f56:	4b20      	ldr	r3, [pc, #128]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f58:	2200      	movs	r2, #0
 8004f5a:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8004f5c:	4b1e      	ldr	r3, [pc, #120]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f5e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004f62:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004f64:	4b1c      	ldr	r3, [pc, #112]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f66:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004f6a:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f6e:	2200      	movs	r2, #0
 8004f70:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8004f72:	4b19      	ldr	r3, [pc, #100]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f74:	2200      	movs	r2, #0
 8004f76:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f78:	4b17      	ldr	r3, [pc, #92]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8004f7e:	4b16      	ldr	r3, [pc, #88]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f80:	2200      	movs	r2, #0
 8004f82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004f84:	4b14      	ldr	r3, [pc, #80]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f86:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004f8a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8004f8c:	4b12      	ldr	r3, [pc, #72]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f8e:	2200      	movs	r2, #0
 8004f90:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8004f92:	4b11      	ldr	r3, [pc, #68]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f94:	2200      	movs	r2, #0
 8004f96:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8004f98:	4b0f      	ldr	r3, [pc, #60]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8004f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8004fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8004faa:	4b0b      	ldr	r3, [pc, #44]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004fac:	2200      	movs	r2, #0
 8004fae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8004fb0:	4b09      	ldr	r3, [pc, #36]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8004fb6:	4b08      	ldr	r3, [pc, #32]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004fb8:	2200      	movs	r2, #0
 8004fba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8004fbc:	4b06      	ldr	r3, [pc, #24]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8004fc2:	4805      	ldr	r0, [pc, #20]	@ (8004fd8 <MX_SPI4_Init+0xa8>)
 8004fc4:	f007 ff2e 	bl	800ce24 <HAL_SPI_Init>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d001      	beq.n	8004fd2 <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 8004fce:	f7ff ff15 	bl	8004dfc <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8004fd2:	bf00      	nop
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	24041180 	.word	0x24041180
 8004fdc:	40013400 	.word	0x40013400

08004fe0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b0b8      	sub	sp, #224	@ 0xe0
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fe8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8004fec:	2200      	movs	r2, #0
 8004fee:	601a      	str	r2, [r3, #0]
 8004ff0:	605a      	str	r2, [r3, #4]
 8004ff2:	609a      	str	r2, [r3, #8]
 8004ff4:	60da      	str	r2, [r3, #12]
 8004ff6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004ff8:	f107 0310 	add.w	r3, r7, #16
 8004ffc:	22b8      	movs	r2, #184	@ 0xb8
 8004ffe:	2100      	movs	r1, #0
 8005000:	4618      	mov	r0, r3
 8005002:	f014 f855 	bl	80190b0 <memset>
  if(spiHandle->Instance==SPI4)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a26      	ldr	r2, [pc, #152]	@ (80050a4 <HAL_SPI_MspInit+0xc4>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d145      	bne.n	800509c <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8005010:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005014:	f04f 0300 	mov.w	r3, #0
 8005018:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 800501c:	2300      	movs	r3, #0
 800501e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005020:	f107 0310 	add.w	r3, r7, #16
 8005024:	4618      	mov	r0, r3
 8005026:	f006 f99b 	bl	800b360 <HAL_RCCEx_PeriphCLKConfig>
 800502a:	4603      	mov	r3, r0
 800502c:	2b00      	cmp	r3, #0
 800502e:	d001      	beq.n	8005034 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8005030:	f7ff fee4 	bl	8004dfc <Error_Handler>
    }

    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8005034:	4b1c      	ldr	r3, [pc, #112]	@ (80050a8 <HAL_SPI_MspInit+0xc8>)
 8005036:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800503a:	4a1b      	ldr	r2, [pc, #108]	@ (80050a8 <HAL_SPI_MspInit+0xc8>)
 800503c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005040:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005044:	4b18      	ldr	r3, [pc, #96]	@ (80050a8 <HAL_SPI_MspInit+0xc8>)
 8005046:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800504a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800504e:	60fb      	str	r3, [r7, #12]
 8005050:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005052:	4b15      	ldr	r3, [pc, #84]	@ (80050a8 <HAL_SPI_MspInit+0xc8>)
 8005054:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005058:	4a13      	ldr	r2, [pc, #76]	@ (80050a8 <HAL_SPI_MspInit+0xc8>)
 800505a:	f043 0310 	orr.w	r3, r3, #16
 800505e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005062:	4b11      	ldr	r3, [pc, #68]	@ (80050a8 <HAL_SPI_MspInit+0xc8>)
 8005064:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005068:	f003 0310 	and.w	r3, r3, #16
 800506c:	60bb      	str	r3, [r7, #8]
 800506e:	68bb      	ldr	r3, [r7, #8]
    /**SPI4 GPIO Configuration
    PE12     ------> SPI4_SCK
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 8005070:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8005074:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005078:	2302      	movs	r3, #2
 800507a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800507e:	2300      	movs	r3, #0
 8005080:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8005084:	2301      	movs	r3, #1
 8005086:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800508a:	2305      	movs	r3, #5
 800508c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005090:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005094:	4619      	mov	r1, r3
 8005096:	4805      	ldr	r0, [pc, #20]	@ (80050ac <HAL_SPI_MspInit+0xcc>)
 8005098:	f003 ff02 	bl	8008ea0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 800509c:	bf00      	nop
 800509e:	37e0      	adds	r7, #224	@ 0xe0
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	40013400 	.word	0x40013400
 80050a8:	58024400 	.word	0x58024400
 80050ac:	58021000 	.word	0x58021000

080050b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b083      	sub	sp, #12
 80050b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050b6:	4b0a      	ldr	r3, [pc, #40]	@ (80050e0 <HAL_MspInit+0x30>)
 80050b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80050bc:	4a08      	ldr	r2, [pc, #32]	@ (80050e0 <HAL_MspInit+0x30>)
 80050be:	f043 0302 	orr.w	r3, r3, #2
 80050c2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80050c6:	4b06      	ldr	r3, [pc, #24]	@ (80050e0 <HAL_MspInit+0x30>)
 80050c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80050cc:	f003 0302 	and.w	r3, r3, #2
 80050d0:	607b      	str	r3, [r7, #4]
 80050d2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80050d4:	bf00      	nop
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr
 80050e0:	58024400 	.word	0x58024400

080050e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80050e4:	b480      	push	{r7}
 80050e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80050e8:	bf00      	nop
 80050ea:	e7fd      	b.n	80050e8 <NMI_Handler+0x4>

080050ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80050ec:	b480      	push	{r7}
 80050ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80050f0:	bf00      	nop
 80050f2:	e7fd      	b.n	80050f0 <HardFault_Handler+0x4>

080050f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80050f4:	b480      	push	{r7}
 80050f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80050f8:	bf00      	nop
 80050fa:	e7fd      	b.n	80050f8 <MemManage_Handler+0x4>

080050fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80050fc:	b480      	push	{r7}
 80050fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005100:	bf00      	nop
 8005102:	e7fd      	b.n	8005100 <BusFault_Handler+0x4>

08005104 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005104:	b480      	push	{r7}
 8005106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005108:	bf00      	nop
 800510a:	e7fd      	b.n	8005108 <UsageFault_Handler+0x4>

0800510c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800510c:	b480      	push	{r7}
 800510e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005110:	bf00      	nop
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr

0800511a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800511a:	b480      	push	{r7}
 800511c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800511e:	bf00      	nop
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005128:	b480      	push	{r7}
 800512a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800512c:	bf00      	nop
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr

08005136 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005136:	b580      	push	{r7, lr}
 8005138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800513a:	f000 fa81 	bl	8005640 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800513e:	bf00      	nop
 8005140:	bd80      	pop	{r7, pc}
	...

08005144 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8005148:	4802      	ldr	r0, [pc, #8]	@ (8005154 <DMA1_Stream0_IRQHandler+0x10>)
 800514a:	f001 fee7 	bl	8006f1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800514e:	bf00      	nop
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	24041040 	.word	0x24041040

08005158 <DCMI_PSSI_IRQHandler>:

/**
  * @brief This function handles DCMI and PSSI global interrupt.
  */
void DCMI_PSSI_IRQHandler(void)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_PSSI_IRQn 0 */

  /* USER CODE END DCMI_PSSI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 800515c:	4802      	ldr	r0, [pc, #8]	@ (8005168 <DCMI_PSSI_IRQHandler+0x10>)
 800515e:	f000 fd85 	bl	8005c6c <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_PSSI_IRQn 1 */

  /* USER CODE END DCMI_PSSI_IRQn 1 */
}
 8005162:	bf00      	nop
 8005164:	bd80      	pop	{r7, pc}
 8005166:	bf00      	nop
 8005168:	24040ff0 	.word	0x24040ff0

0800516c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b086      	sub	sp, #24
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005174:	4a14      	ldr	r2, [pc, #80]	@ (80051c8 <_sbrk+0x5c>)
 8005176:	4b15      	ldr	r3, [pc, #84]	@ (80051cc <_sbrk+0x60>)
 8005178:	1ad3      	subs	r3, r2, r3
 800517a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005180:	4b13      	ldr	r3, [pc, #76]	@ (80051d0 <_sbrk+0x64>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d102      	bne.n	800518e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005188:	4b11      	ldr	r3, [pc, #68]	@ (80051d0 <_sbrk+0x64>)
 800518a:	4a12      	ldr	r2, [pc, #72]	@ (80051d4 <_sbrk+0x68>)
 800518c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800518e:	4b10      	ldr	r3, [pc, #64]	@ (80051d0 <_sbrk+0x64>)
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4413      	add	r3, r2
 8005196:	693a      	ldr	r2, [r7, #16]
 8005198:	429a      	cmp	r2, r3
 800519a:	d207      	bcs.n	80051ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800519c:	f013 ffa0 	bl	80190e0 <__errno>
 80051a0:	4603      	mov	r3, r0
 80051a2:	220c      	movs	r2, #12
 80051a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80051a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80051aa:	e009      	b.n	80051c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80051ac:	4b08      	ldr	r3, [pc, #32]	@ (80051d0 <_sbrk+0x64>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80051b2:	4b07      	ldr	r3, [pc, #28]	@ (80051d0 <_sbrk+0x64>)
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4413      	add	r3, r2
 80051ba:	4a05      	ldr	r2, [pc, #20]	@ (80051d0 <_sbrk+0x64>)
 80051bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80051be:	68fb      	ldr	r3, [r7, #12]
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3718      	adds	r7, #24
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	24050000 	.word	0x24050000
 80051cc:	00000800 	.word	0x00000800
 80051d0:	24041208 	.word	0x24041208
 80051d4:	20000000 	.word	0x20000000

080051d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80051d8:	b480      	push	{r7}
 80051da:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80051dc:	4b3e      	ldr	r3, [pc, #248]	@ (80052d8 <SystemInit+0x100>)
 80051de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051e2:	4a3d      	ldr	r2, [pc, #244]	@ (80052d8 <SystemInit+0x100>)
 80051e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80051e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80051ec:	4b3b      	ldr	r3, [pc, #236]	@ (80052dc <SystemInit+0x104>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 030f 	and.w	r3, r3, #15
 80051f4:	2b06      	cmp	r3, #6
 80051f6:	d807      	bhi.n	8005208 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80051f8:	4b38      	ldr	r3, [pc, #224]	@ (80052dc <SystemInit+0x104>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f023 030f 	bic.w	r3, r3, #15
 8005200:	4a36      	ldr	r2, [pc, #216]	@ (80052dc <SystemInit+0x104>)
 8005202:	f043 0307 	orr.w	r3, r3, #7
 8005206:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8005208:	4b35      	ldr	r3, [pc, #212]	@ (80052e0 <SystemInit+0x108>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a34      	ldr	r2, [pc, #208]	@ (80052e0 <SystemInit+0x108>)
 800520e:	f043 0301 	orr.w	r3, r3, #1
 8005212:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005214:	4b32      	ldr	r3, [pc, #200]	@ (80052e0 <SystemInit+0x108>)
 8005216:	2200      	movs	r2, #0
 8005218:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800521a:	4b31      	ldr	r3, [pc, #196]	@ (80052e0 <SystemInit+0x108>)
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	4930      	ldr	r1, [pc, #192]	@ (80052e0 <SystemInit+0x108>)
 8005220:	4b30      	ldr	r3, [pc, #192]	@ (80052e4 <SystemInit+0x10c>)
 8005222:	4013      	ands	r3, r2
 8005224:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005226:	4b2d      	ldr	r3, [pc, #180]	@ (80052dc <SystemInit+0x104>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f003 0308 	and.w	r3, r3, #8
 800522e:	2b00      	cmp	r3, #0
 8005230:	d007      	beq.n	8005242 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005232:	4b2a      	ldr	r3, [pc, #168]	@ (80052dc <SystemInit+0x104>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f023 030f 	bic.w	r3, r3, #15
 800523a:	4a28      	ldr	r2, [pc, #160]	@ (80052dc <SystemInit+0x104>)
 800523c:	f043 0307 	orr.w	r3, r3, #7
 8005240:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8005242:	4b27      	ldr	r3, [pc, #156]	@ (80052e0 <SystemInit+0x108>)
 8005244:	2200      	movs	r2, #0
 8005246:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8005248:	4b25      	ldr	r3, [pc, #148]	@ (80052e0 <SystemInit+0x108>)
 800524a:	2200      	movs	r2, #0
 800524c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800524e:	4b24      	ldr	r3, [pc, #144]	@ (80052e0 <SystemInit+0x108>)
 8005250:	2200      	movs	r2, #0
 8005252:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8005254:	4b22      	ldr	r3, [pc, #136]	@ (80052e0 <SystemInit+0x108>)
 8005256:	4a24      	ldr	r2, [pc, #144]	@ (80052e8 <SystemInit+0x110>)
 8005258:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800525a:	4b21      	ldr	r3, [pc, #132]	@ (80052e0 <SystemInit+0x108>)
 800525c:	4a23      	ldr	r2, [pc, #140]	@ (80052ec <SystemInit+0x114>)
 800525e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8005260:	4b1f      	ldr	r3, [pc, #124]	@ (80052e0 <SystemInit+0x108>)
 8005262:	4a23      	ldr	r2, [pc, #140]	@ (80052f0 <SystemInit+0x118>)
 8005264:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8005266:	4b1e      	ldr	r3, [pc, #120]	@ (80052e0 <SystemInit+0x108>)
 8005268:	2200      	movs	r2, #0
 800526a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800526c:	4b1c      	ldr	r3, [pc, #112]	@ (80052e0 <SystemInit+0x108>)
 800526e:	4a20      	ldr	r2, [pc, #128]	@ (80052f0 <SystemInit+0x118>)
 8005270:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8005272:	4b1b      	ldr	r3, [pc, #108]	@ (80052e0 <SystemInit+0x108>)
 8005274:	2200      	movs	r2, #0
 8005276:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8005278:	4b19      	ldr	r3, [pc, #100]	@ (80052e0 <SystemInit+0x108>)
 800527a:	4a1d      	ldr	r2, [pc, #116]	@ (80052f0 <SystemInit+0x118>)
 800527c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800527e:	4b18      	ldr	r3, [pc, #96]	@ (80052e0 <SystemInit+0x108>)
 8005280:	2200      	movs	r2, #0
 8005282:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005284:	4b16      	ldr	r3, [pc, #88]	@ (80052e0 <SystemInit+0x108>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a15      	ldr	r2, [pc, #84]	@ (80052e0 <SystemInit+0x108>)
 800528a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800528e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8005290:	4b13      	ldr	r3, [pc, #76]	@ (80052e0 <SystemInit+0x108>)
 8005292:	2200      	movs	r2, #0
 8005294:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8005296:	4b12      	ldr	r3, [pc, #72]	@ (80052e0 <SystemInit+0x108>)
 8005298:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800529c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d113      	bne.n	80052cc <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80052a4:	4b0e      	ldr	r3, [pc, #56]	@ (80052e0 <SystemInit+0x108>)
 80052a6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80052aa:	4a0d      	ldr	r2, [pc, #52]	@ (80052e0 <SystemInit+0x108>)
 80052ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80052b0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80052b4:	4b0f      	ldr	r3, [pc, #60]	@ (80052f4 <SystemInit+0x11c>)
 80052b6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80052ba:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80052bc:	4b08      	ldr	r3, [pc, #32]	@ (80052e0 <SystemInit+0x108>)
 80052be:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80052c2:	4a07      	ldr	r2, [pc, #28]	@ (80052e0 <SystemInit+0x108>)
 80052c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80052c8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80052cc:	bf00      	nop
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop
 80052d8:	e000ed00 	.word	0xe000ed00
 80052dc:	52002000 	.word	0x52002000
 80052e0:	58024400 	.word	0x58024400
 80052e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80052e8:	02020200 	.word	0x02020200
 80052ec:	01ff0000 	.word	0x01ff0000
 80052f0:	01010280 	.word	0x01010280
 80052f4:	52004000 	.word	0x52004000

080052f8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80052f8:	b480      	push	{r7}
 80052fa:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80052fc:	4b09      	ldr	r3, [pc, #36]	@ (8005324 <ExitRun0Mode+0x2c>)
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	4a08      	ldr	r2, [pc, #32]	@ (8005324 <ExitRun0Mode+0x2c>)
 8005302:	f043 0302 	orr.w	r3, r3, #2
 8005306:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8005308:	bf00      	nop
 800530a:	4b06      	ldr	r3, [pc, #24]	@ (8005324 <ExitRun0Mode+0x2c>)
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d0f9      	beq.n	800530a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8005316:	bf00      	nop
 8005318:	bf00      	nop
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr
 8005322:	bf00      	nop
 8005324:	58024800 	.word	0x58024800

08005328 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b098      	sub	sp, #96	@ 0x60
 800532c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800532e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005332:	2200      	movs	r2, #0
 8005334:	601a      	str	r2, [r3, #0]
 8005336:	605a      	str	r2, [r3, #4]
 8005338:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800533a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800533e:	2200      	movs	r2, #0
 8005340:	601a      	str	r2, [r3, #0]
 8005342:	605a      	str	r2, [r3, #4]
 8005344:	609a      	str	r2, [r3, #8]
 8005346:	60da      	str	r2, [r3, #12]
 8005348:	611a      	str	r2, [r3, #16]
 800534a:	615a      	str	r2, [r3, #20]
 800534c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800534e:	1d3b      	adds	r3, r7, #4
 8005350:	2234      	movs	r2, #52	@ 0x34
 8005352:	2100      	movs	r1, #0
 8005354:	4618      	mov	r0, r3
 8005356:	f013 feab 	bl	80190b0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800535a:	4b39      	ldr	r3, [pc, #228]	@ (8005440 <MX_TIM1_Init+0x118>)
 800535c:	4a39      	ldr	r2, [pc, #228]	@ (8005444 <MX_TIM1_Init+0x11c>)
 800535e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 14-1;
 8005360:	4b37      	ldr	r3, [pc, #220]	@ (8005440 <MX_TIM1_Init+0x118>)
 8005362:	220d      	movs	r2, #13
 8005364:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005366:	4b36      	ldr	r3, [pc, #216]	@ (8005440 <MX_TIM1_Init+0x118>)
 8005368:	2200      	movs	r2, #0
 800536a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800536c:	4b34      	ldr	r3, [pc, #208]	@ (8005440 <MX_TIM1_Init+0x118>)
 800536e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005372:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005374:	4b32      	ldr	r3, [pc, #200]	@ (8005440 <MX_TIM1_Init+0x118>)
 8005376:	2200      	movs	r2, #0
 8005378:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800537a:	4b31      	ldr	r3, [pc, #196]	@ (8005440 <MX_TIM1_Init+0x118>)
 800537c:	2200      	movs	r2, #0
 800537e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005380:	4b2f      	ldr	r3, [pc, #188]	@ (8005440 <MX_TIM1_Init+0x118>)
 8005382:	2200      	movs	r2, #0
 8005384:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005386:	482e      	ldr	r0, [pc, #184]	@ (8005440 <MX_TIM1_Init+0x118>)
 8005388:	f008 fbb9 	bl	800dafe <HAL_TIM_PWM_Init>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d001      	beq.n	8005396 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8005392:	f7ff fd33 	bl	8004dfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005396:	2300      	movs	r3, #0
 8005398:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800539a:	2300      	movs	r3, #0
 800539c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800539e:	2300      	movs	r3, #0
 80053a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80053a2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80053a6:	4619      	mov	r1, r3
 80053a8:	4825      	ldr	r0, [pc, #148]	@ (8005440 <MX_TIM1_Init+0x118>)
 80053aa:	f009 f965 	bl	800e678 <HAL_TIMEx_MasterConfigSynchronization>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d001      	beq.n	80053b8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80053b4:	f7ff fd22 	bl	8004dfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80053b8:	2360      	movs	r3, #96	@ 0x60
 80053ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80053bc:	2300      	movs	r3, #0
 80053be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80053c0:	2300      	movs	r3, #0
 80053c2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80053c4:	2308      	movs	r3, #8
 80053c6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80053c8:	2300      	movs	r3, #0
 80053ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80053cc:	2300      	movs	r3, #0
 80053ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80053d0:	2300      	movs	r3, #0
 80053d2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80053d4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80053d8:	2204      	movs	r2, #4
 80053da:	4619      	mov	r1, r3
 80053dc:	4818      	ldr	r0, [pc, #96]	@ (8005440 <MX_TIM1_Init+0x118>)
 80053de:	f008 fbe5 	bl	800dbac <HAL_TIM_PWM_ConfigChannel>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d001      	beq.n	80053ec <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80053e8:	f7ff fd08 	bl	8004dfc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80053ec:	2300      	movs	r3, #0
 80053ee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80053f0:	2300      	movs	r3, #0
 80053f2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80053f4:	2300      	movs	r3, #0
 80053f6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80053f8:	2300      	movs	r3, #0
 80053fa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80053fc:	2300      	movs	r3, #0
 80053fe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005400:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005404:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005406:	2300      	movs	r3, #0
 8005408:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800540a:	2300      	movs	r3, #0
 800540c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800540e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005412:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005414:	2300      	movs	r3, #0
 8005416:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005418:	2300      	movs	r3, #0
 800541a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800541c:	1d3b      	adds	r3, r7, #4
 800541e:	4619      	mov	r1, r3
 8005420:	4807      	ldr	r0, [pc, #28]	@ (8005440 <MX_TIM1_Init+0x118>)
 8005422:	f009 f9c5 	bl	800e7b0 <HAL_TIMEx_ConfigBreakDeadTime>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d001      	beq.n	8005430 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 800542c:	f7ff fce6 	bl	8004dfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005430:	4803      	ldr	r0, [pc, #12]	@ (8005440 <MX_TIM1_Init+0x118>)
 8005432:	f000 f82b 	bl	800548c <HAL_TIM_MspPostInit>

}
 8005436:	bf00      	nop
 8005438:	3760      	adds	r7, #96	@ 0x60
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	2404120c 	.word	0x2404120c
 8005444:	40010000 	.word	0x40010000

08005448 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a0b      	ldr	r2, [pc, #44]	@ (8005484 <HAL_TIM_PWM_MspInit+0x3c>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d10e      	bne.n	8005478 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800545a:	4b0b      	ldr	r3, [pc, #44]	@ (8005488 <HAL_TIM_PWM_MspInit+0x40>)
 800545c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005460:	4a09      	ldr	r2, [pc, #36]	@ (8005488 <HAL_TIM_PWM_MspInit+0x40>)
 8005462:	f043 0301 	orr.w	r3, r3, #1
 8005466:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800546a:	4b07      	ldr	r3, [pc, #28]	@ (8005488 <HAL_TIM_PWM_MspInit+0x40>)
 800546c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005470:	f003 0301 	and.w	r3, r3, #1
 8005474:	60fb      	str	r3, [r7, #12]
 8005476:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8005478:	bf00      	nop
 800547a:	3714      	adds	r7, #20
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr
 8005484:	40010000 	.word	0x40010000
 8005488:	58024400 	.word	0x58024400

0800548c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b088      	sub	sp, #32
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005494:	f107 030c 	add.w	r3, r7, #12
 8005498:	2200      	movs	r2, #0
 800549a:	601a      	str	r2, [r3, #0]
 800549c:	605a      	str	r2, [r3, #4]
 800549e:	609a      	str	r2, [r3, #8]
 80054a0:	60da      	str	r2, [r3, #12]
 80054a2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a13      	ldr	r2, [pc, #76]	@ (80054f8 <HAL_TIM_MspPostInit+0x6c>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d11f      	bne.n	80054ee <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80054ae:	4b13      	ldr	r3, [pc, #76]	@ (80054fc <HAL_TIM_MspPostInit+0x70>)
 80054b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054b4:	4a11      	ldr	r2, [pc, #68]	@ (80054fc <HAL_TIM_MspPostInit+0x70>)
 80054b6:	f043 0310 	orr.w	r3, r3, #16
 80054ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80054be:	4b0f      	ldr	r3, [pc, #60]	@ (80054fc <HAL_TIM_MspPostInit+0x70>)
 80054c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054c4:	f003 0310 	and.w	r3, r3, #16
 80054c8:	60bb      	str	r3, [r7, #8]
 80054ca:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE10     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80054cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054d0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054d2:	2302      	movs	r3, #2
 80054d4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054d6:	2300      	movs	r3, #0
 80054d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054da:	2300      	movs	r3, #0
 80054dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80054de:	2301      	movs	r3, #1
 80054e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80054e2:	f107 030c 	add.w	r3, r7, #12
 80054e6:	4619      	mov	r1, r3
 80054e8:	4805      	ldr	r0, [pc, #20]	@ (8005500 <HAL_TIM_MspPostInit+0x74>)
 80054ea:	f003 fcd9 	bl	8008ea0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80054ee:	bf00      	nop
 80054f0:	3720      	adds	r7, #32
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	40010000 	.word	0x40010000
 80054fc:	58024400 	.word	0x58024400
 8005500:	58021000 	.word	0x58021000

08005504 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005504:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005540 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8005508:	f7ff fef6 	bl	80052f8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800550c:	f7ff fe64 	bl	80051d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005510:	480c      	ldr	r0, [pc, #48]	@ (8005544 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005512:	490d      	ldr	r1, [pc, #52]	@ (8005548 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005514:	4a0d      	ldr	r2, [pc, #52]	@ (800554c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005516:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005518:	e002      	b.n	8005520 <LoopCopyDataInit>

0800551a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800551a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800551c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800551e:	3304      	adds	r3, #4

08005520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005524:	d3f9      	bcc.n	800551a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005526:	4a0a      	ldr	r2, [pc, #40]	@ (8005550 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005528:	4c0a      	ldr	r4, [pc, #40]	@ (8005554 <LoopFillZerobss+0x22>)
  movs r3, #0
 800552a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800552c:	e001      	b.n	8005532 <LoopFillZerobss>

0800552e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800552e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005530:	3204      	adds	r2, #4

08005532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005534:	d3fb      	bcc.n	800552e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005536:	f013 fdd9 	bl	80190ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800553a:	f7ff fa6d 	bl	8004a18 <main>
  bx  lr
 800553e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005540:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8005544:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005548:	24007858 	.word	0x24007858
  ldr r2, =_sidata
 800554c:	080a2f84 	.word	0x080a2f84
  ldr r2, =_sbss
 8005550:	24040a68 	.word	0x24040a68
  ldr r4, =_ebss
 8005554:	24041858 	.word	0x24041858

08005558 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005558:	e7fe      	b.n	8005558 <ADC3_IRQHandler>
	...

0800555c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005562:	2003      	movs	r0, #3
 8005564:	f000 f98e 	bl	8005884 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005568:	f005 fd80 	bl	800b06c <HAL_RCC_GetSysClockFreq>
 800556c:	4602      	mov	r2, r0
 800556e:	4b15      	ldr	r3, [pc, #84]	@ (80055c4 <HAL_Init+0x68>)
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	0a1b      	lsrs	r3, r3, #8
 8005574:	f003 030f 	and.w	r3, r3, #15
 8005578:	4913      	ldr	r1, [pc, #76]	@ (80055c8 <HAL_Init+0x6c>)
 800557a:	5ccb      	ldrb	r3, [r1, r3]
 800557c:	f003 031f 	and.w	r3, r3, #31
 8005580:	fa22 f303 	lsr.w	r3, r2, r3
 8005584:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005586:	4b0f      	ldr	r3, [pc, #60]	@ (80055c4 <HAL_Init+0x68>)
 8005588:	699b      	ldr	r3, [r3, #24]
 800558a:	f003 030f 	and.w	r3, r3, #15
 800558e:	4a0e      	ldr	r2, [pc, #56]	@ (80055c8 <HAL_Init+0x6c>)
 8005590:	5cd3      	ldrb	r3, [r2, r3]
 8005592:	f003 031f 	and.w	r3, r3, #31
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	fa22 f303 	lsr.w	r3, r2, r3
 800559c:	4a0b      	ldr	r2, [pc, #44]	@ (80055cc <HAL_Init+0x70>)
 800559e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80055a0:	4a0b      	ldr	r2, [pc, #44]	@ (80055d0 <HAL_Init+0x74>)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80055a6:	200f      	movs	r0, #15
 80055a8:	f000 f814 	bl	80055d4 <HAL_InitTick>
 80055ac:	4603      	mov	r3, r0
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d001      	beq.n	80055b6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e002      	b.n	80055bc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80055b6:	f7ff fd7b 	bl	80050b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80055ba:	2300      	movs	r3, #0
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3708      	adds	r7, #8
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	58024400 	.word	0x58024400
 80055c8:	08020f90 	.word	0x08020f90
 80055cc:	240000ac 	.word	0x240000ac
 80055d0:	240000a8 	.word	0x240000a8

080055d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b082      	sub	sp, #8
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80055dc:	4b15      	ldr	r3, [pc, #84]	@ (8005634 <HAL_InitTick+0x60>)
 80055de:	781b      	ldrb	r3, [r3, #0]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d101      	bne.n	80055e8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e021      	b.n	800562c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80055e8:	4b13      	ldr	r3, [pc, #76]	@ (8005638 <HAL_InitTick+0x64>)
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	4b11      	ldr	r3, [pc, #68]	@ (8005634 <HAL_InitTick+0x60>)
 80055ee:	781b      	ldrb	r3, [r3, #0]
 80055f0:	4619      	mov	r1, r3
 80055f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80055f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80055fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80055fe:	4618      	mov	r0, r3
 8005600:	f000 f973 	bl	80058ea <HAL_SYSTICK_Config>
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d001      	beq.n	800560e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e00e      	b.n	800562c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2b0f      	cmp	r3, #15
 8005612:	d80a      	bhi.n	800562a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005614:	2200      	movs	r2, #0
 8005616:	6879      	ldr	r1, [r7, #4]
 8005618:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800561c:	f000 f93d 	bl	800589a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005620:	4a06      	ldr	r2, [pc, #24]	@ (800563c <HAL_InitTick+0x68>)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005626:	2300      	movs	r3, #0
 8005628:	e000      	b.n	800562c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
}
 800562c:	4618      	mov	r0, r3
 800562e:	3708      	adds	r7, #8
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}
 8005634:	240000b4 	.word	0x240000b4
 8005638:	240000a8 	.word	0x240000a8
 800563c:	240000b0 	.word	0x240000b0

08005640 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005640:	b480      	push	{r7}
 8005642:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005644:	4b06      	ldr	r3, [pc, #24]	@ (8005660 <HAL_IncTick+0x20>)
 8005646:	781b      	ldrb	r3, [r3, #0]
 8005648:	461a      	mov	r2, r3
 800564a:	4b06      	ldr	r3, [pc, #24]	@ (8005664 <HAL_IncTick+0x24>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4413      	add	r3, r2
 8005650:	4a04      	ldr	r2, [pc, #16]	@ (8005664 <HAL_IncTick+0x24>)
 8005652:	6013      	str	r3, [r2, #0]
}
 8005654:	bf00      	nop
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	240000b4 	.word	0x240000b4
 8005664:	24041258 	.word	0x24041258

08005668 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005668:	b480      	push	{r7}
 800566a:	af00      	add	r7, sp, #0
  return uwTick;
 800566c:	4b03      	ldr	r3, [pc, #12]	@ (800567c <HAL_GetTick+0x14>)
 800566e:	681b      	ldr	r3, [r3, #0]
}
 8005670:	4618      	mov	r0, r3
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr
 800567a:	bf00      	nop
 800567c:	24041258 	.word	0x24041258

08005680 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005688:	f7ff ffee 	bl	8005668 <HAL_GetTick>
 800568c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005698:	d005      	beq.n	80056a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800569a:	4b0a      	ldr	r3, [pc, #40]	@ (80056c4 <HAL_Delay+0x44>)
 800569c:	781b      	ldrb	r3, [r3, #0]
 800569e:	461a      	mov	r2, r3
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	4413      	add	r3, r2
 80056a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80056a6:	bf00      	nop
 80056a8:	f7ff ffde 	bl	8005668 <HAL_GetTick>
 80056ac:	4602      	mov	r2, r0
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d8f7      	bhi.n	80056a8 <HAL_Delay+0x28>
  {
  }
}
 80056b8:	bf00      	nop
 80056ba:	bf00      	nop
 80056bc:	3710      	adds	r7, #16
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	240000b4 	.word	0x240000b4

080056c8 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 80056c8:	b480      	push	{r7}
 80056ca:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 80056cc:	4b04      	ldr	r3, [pc, #16]	@ (80056e0 <HAL_GetDEVID+0x18>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr
 80056de:	bf00      	nop
 80056e0:	5c001000 	.word	0x5c001000

080056e4 <__NVIC_SetPriorityGrouping>:
{
 80056e4:	b480      	push	{r7}
 80056e6:	b085      	sub	sp, #20
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f003 0307 	and.w	r3, r3, #7
 80056f2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80056f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005724 <__NVIC_SetPriorityGrouping+0x40>)
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80056fa:	68ba      	ldr	r2, [r7, #8]
 80056fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005700:	4013      	ands	r3, r2
 8005702:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800570c:	4b06      	ldr	r3, [pc, #24]	@ (8005728 <__NVIC_SetPriorityGrouping+0x44>)
 800570e:	4313      	orrs	r3, r2
 8005710:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005712:	4a04      	ldr	r2, [pc, #16]	@ (8005724 <__NVIC_SetPriorityGrouping+0x40>)
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	60d3      	str	r3, [r2, #12]
}
 8005718:	bf00      	nop
 800571a:	3714      	adds	r7, #20
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr
 8005724:	e000ed00 	.word	0xe000ed00
 8005728:	05fa0000 	.word	0x05fa0000

0800572c <__NVIC_GetPriorityGrouping>:
{
 800572c:	b480      	push	{r7}
 800572e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005730:	4b04      	ldr	r3, [pc, #16]	@ (8005744 <__NVIC_GetPriorityGrouping+0x18>)
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	0a1b      	lsrs	r3, r3, #8
 8005736:	f003 0307 	and.w	r3, r3, #7
}
 800573a:	4618      	mov	r0, r3
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr
 8005744:	e000ed00 	.word	0xe000ed00

08005748 <__NVIC_EnableIRQ>:
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	4603      	mov	r3, r0
 8005750:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005752:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005756:	2b00      	cmp	r3, #0
 8005758:	db0b      	blt.n	8005772 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800575a:	88fb      	ldrh	r3, [r7, #6]
 800575c:	f003 021f 	and.w	r2, r3, #31
 8005760:	4907      	ldr	r1, [pc, #28]	@ (8005780 <__NVIC_EnableIRQ+0x38>)
 8005762:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005766:	095b      	lsrs	r3, r3, #5
 8005768:	2001      	movs	r0, #1
 800576a:	fa00 f202 	lsl.w	r2, r0, r2
 800576e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005772:	bf00      	nop
 8005774:	370c      	adds	r7, #12
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	e000e100 	.word	0xe000e100

08005784 <__NVIC_SetPriority>:
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	4603      	mov	r3, r0
 800578c:	6039      	str	r1, [r7, #0]
 800578e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005790:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005794:	2b00      	cmp	r3, #0
 8005796:	db0a      	blt.n	80057ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	b2da      	uxtb	r2, r3
 800579c:	490c      	ldr	r1, [pc, #48]	@ (80057d0 <__NVIC_SetPriority+0x4c>)
 800579e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80057a2:	0112      	lsls	r2, r2, #4
 80057a4:	b2d2      	uxtb	r2, r2
 80057a6:	440b      	add	r3, r1
 80057a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80057ac:	e00a      	b.n	80057c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	b2da      	uxtb	r2, r3
 80057b2:	4908      	ldr	r1, [pc, #32]	@ (80057d4 <__NVIC_SetPriority+0x50>)
 80057b4:	88fb      	ldrh	r3, [r7, #6]
 80057b6:	f003 030f 	and.w	r3, r3, #15
 80057ba:	3b04      	subs	r3, #4
 80057bc:	0112      	lsls	r2, r2, #4
 80057be:	b2d2      	uxtb	r2, r2
 80057c0:	440b      	add	r3, r1
 80057c2:	761a      	strb	r2, [r3, #24]
}
 80057c4:	bf00      	nop
 80057c6:	370c      	adds	r7, #12
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr
 80057d0:	e000e100 	.word	0xe000e100
 80057d4:	e000ed00 	.word	0xe000ed00

080057d8 <NVIC_EncodePriority>:
{
 80057d8:	b480      	push	{r7}
 80057da:	b089      	sub	sp, #36	@ 0x24
 80057dc:	af00      	add	r7, sp, #0
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	60b9      	str	r1, [r7, #8]
 80057e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f003 0307 	and.w	r3, r3, #7
 80057ea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	f1c3 0307 	rsb	r3, r3, #7
 80057f2:	2b04      	cmp	r3, #4
 80057f4:	bf28      	it	cs
 80057f6:	2304      	movcs	r3, #4
 80057f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	3304      	adds	r3, #4
 80057fe:	2b06      	cmp	r3, #6
 8005800:	d902      	bls.n	8005808 <NVIC_EncodePriority+0x30>
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	3b03      	subs	r3, #3
 8005806:	e000      	b.n	800580a <NVIC_EncodePriority+0x32>
 8005808:	2300      	movs	r3, #0
 800580a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800580c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	fa02 f303 	lsl.w	r3, r2, r3
 8005816:	43da      	mvns	r2, r3
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	401a      	ands	r2, r3
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005820:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	fa01 f303 	lsl.w	r3, r1, r3
 800582a:	43d9      	mvns	r1, r3
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005830:	4313      	orrs	r3, r2
}
 8005832:	4618      	mov	r0, r3
 8005834:	3724      	adds	r7, #36	@ 0x24
 8005836:	46bd      	mov	sp, r7
 8005838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583c:	4770      	bx	lr
	...

08005840 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b082      	sub	sp, #8
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	3b01      	subs	r3, #1
 800584c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005850:	d301      	bcc.n	8005856 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005852:	2301      	movs	r3, #1
 8005854:	e00f      	b.n	8005876 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005856:	4a0a      	ldr	r2, [pc, #40]	@ (8005880 <SysTick_Config+0x40>)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	3b01      	subs	r3, #1
 800585c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800585e:	210f      	movs	r1, #15
 8005860:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005864:	f7ff ff8e 	bl	8005784 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005868:	4b05      	ldr	r3, [pc, #20]	@ (8005880 <SysTick_Config+0x40>)
 800586a:	2200      	movs	r2, #0
 800586c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800586e:	4b04      	ldr	r3, [pc, #16]	@ (8005880 <SysTick_Config+0x40>)
 8005870:	2207      	movs	r2, #7
 8005872:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005874:	2300      	movs	r3, #0
}
 8005876:	4618      	mov	r0, r3
 8005878:	3708      	adds	r7, #8
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop
 8005880:	e000e010 	.word	0xe000e010

08005884 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f7ff ff29 	bl	80056e4 <__NVIC_SetPriorityGrouping>
}
 8005892:	bf00      	nop
 8005894:	3708      	adds	r7, #8
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}

0800589a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800589a:	b580      	push	{r7, lr}
 800589c:	b086      	sub	sp, #24
 800589e:	af00      	add	r7, sp, #0
 80058a0:	4603      	mov	r3, r0
 80058a2:	60b9      	str	r1, [r7, #8]
 80058a4:	607a      	str	r2, [r7, #4]
 80058a6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80058a8:	f7ff ff40 	bl	800572c <__NVIC_GetPriorityGrouping>
 80058ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	68b9      	ldr	r1, [r7, #8]
 80058b2:	6978      	ldr	r0, [r7, #20]
 80058b4:	f7ff ff90 	bl	80057d8 <NVIC_EncodePriority>
 80058b8:	4602      	mov	r2, r0
 80058ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80058be:	4611      	mov	r1, r2
 80058c0:	4618      	mov	r0, r3
 80058c2:	f7ff ff5f 	bl	8005784 <__NVIC_SetPriority>
}
 80058c6:	bf00      	nop
 80058c8:	3718      	adds	r7, #24
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}

080058ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058ce:	b580      	push	{r7, lr}
 80058d0:	b082      	sub	sp, #8
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	4603      	mov	r3, r0
 80058d6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80058d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80058dc:	4618      	mov	r0, r3
 80058de:	f7ff ff33 	bl	8005748 <__NVIC_EnableIRQ>
}
 80058e2:	bf00      	nop
 80058e4:	3708      	adds	r7, #8
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}

080058ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80058ea:	b580      	push	{r7, lr}
 80058ec:	b082      	sub	sp, #8
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f7ff ffa4 	bl	8005840 <SysTick_Config>
 80058f8:	4603      	mov	r3, r0
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3708      	adds	r7, #8
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}
	...

08005904 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005904:	b480      	push	{r7}
 8005906:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005908:	f3bf 8f5f 	dmb	sy
}
 800590c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800590e:	4b07      	ldr	r3, [pc, #28]	@ (800592c <HAL_MPU_Disable+0x28>)
 8005910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005912:	4a06      	ldr	r2, [pc, #24]	@ (800592c <HAL_MPU_Disable+0x28>)
 8005914:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005918:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800591a:	4b05      	ldr	r3, [pc, #20]	@ (8005930 <HAL_MPU_Disable+0x2c>)
 800591c:	2200      	movs	r2, #0
 800591e:	605a      	str	r2, [r3, #4]
}
 8005920:	bf00      	nop
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	e000ed00 	.word	0xe000ed00
 8005930:	e000ed90 	.word	0xe000ed90

08005934 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800593c:	4a0b      	ldr	r2, [pc, #44]	@ (800596c <HAL_MPU_Enable+0x38>)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f043 0301 	orr.w	r3, r3, #1
 8005944:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005946:	4b0a      	ldr	r3, [pc, #40]	@ (8005970 <HAL_MPU_Enable+0x3c>)
 8005948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800594a:	4a09      	ldr	r2, [pc, #36]	@ (8005970 <HAL_MPU_Enable+0x3c>)
 800594c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005950:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005952:	f3bf 8f4f 	dsb	sy
}
 8005956:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005958:	f3bf 8f6f 	isb	sy
}
 800595c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800595e:	bf00      	nop
 8005960:	370c      	adds	r7, #12
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	e000ed90 	.word	0xe000ed90
 8005970:	e000ed00 	.word	0xe000ed00

08005974 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	785a      	ldrb	r2, [r3, #1]
 8005980:	4b1b      	ldr	r3, [pc, #108]	@ (80059f0 <HAL_MPU_ConfigRegion+0x7c>)
 8005982:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8005984:	4b1a      	ldr	r3, [pc, #104]	@ (80059f0 <HAL_MPU_ConfigRegion+0x7c>)
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	4a19      	ldr	r2, [pc, #100]	@ (80059f0 <HAL_MPU_ConfigRegion+0x7c>)
 800598a:	f023 0301 	bic.w	r3, r3, #1
 800598e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005990:	4a17      	ldr	r2, [pc, #92]	@ (80059f0 <HAL_MPU_ConfigRegion+0x7c>)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	7b1b      	ldrb	r3, [r3, #12]
 800599c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	7adb      	ldrb	r3, [r3, #11]
 80059a2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80059a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	7a9b      	ldrb	r3, [r3, #10]
 80059aa:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80059ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	7b5b      	ldrb	r3, [r3, #13]
 80059b2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80059b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	7b9b      	ldrb	r3, [r3, #14]
 80059ba:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80059bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	7bdb      	ldrb	r3, [r3, #15]
 80059c2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80059c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	7a5b      	ldrb	r3, [r3, #9]
 80059ca:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80059cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	7a1b      	ldrb	r3, [r3, #8]
 80059d2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80059d4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	7812      	ldrb	r2, [r2, #0]
 80059da:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80059dc:	4a04      	ldr	r2, [pc, #16]	@ (80059f0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80059de:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80059e0:	6113      	str	r3, [r2, #16]
}
 80059e2:	bf00      	nop
 80059e4:	370c      	adds	r7, #12
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr
 80059ee:	bf00      	nop
 80059f0:	e000ed90 	.word	0xe000ed90

080059f4 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b082      	sub	sp, #8
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d101      	bne.n	8005a06 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e069      	b.n	8005ada <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d102      	bne.n	8005a18 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f7fe fb34 	bl	8004080 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2202      	movs	r2, #2
 8005a1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	699b      	ldr	r3, [r3, #24]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d002      	beq.n	8005a2e <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	6819      	ldr	r1, [r3, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	4b2a      	ldr	r3, [pc, #168]	@ (8005ae4 <HAL_DCMI_Init+0xf0>)
 8005a3a:	400b      	ands	r3, r1
 8005a3c:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	6819      	ldr	r1, [r3, #0]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	685a      	ldr	r2, [r3, #4]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	695b      	ldr	r3, [r3, #20]
 8005a4c:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8005a52:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8005a5e:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	699b      	ldr	r3, [r3, #24]
 8005a64:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8005a6a:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a70:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8005a76:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a7c:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8005a82:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	430a      	orrs	r2, r1
 8005a8a:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	2b10      	cmp	r3, #16
 8005a92:	d112      	bne.n	8005aba <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	7f1b      	ldrb	r3, [r3, #28]
 8005a98:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	7f5b      	ldrb	r3, [r3, #29]
 8005a9e:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005aa0:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	7f9b      	ldrb	r3, [r3, #30]
 8005aa6:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8005aa8:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	7fdb      	ldrb	r3, [r3, #31]
 8005ab0:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8005ab6:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8005ab8:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	68da      	ldr	r2, [r3, #12]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f042 021e 	orr.w	r2, r2, #30
 8005ac8:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005ad8:	2300      	movs	r3, #0
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	3708      	adds	r7, #8
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bd80      	pop	{r7, pc}
 8005ae2:	bf00      	nop
 8005ae4:	ffe0f007 	.word	0xffe0f007

08005ae8 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b088      	sub	sp, #32
 8005aec:	af02      	add	r7, sp, #8
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	607a      	str	r2, [r7, #4]
 8005af4:	603b      	str	r3, [r7, #0]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d101      	bne.n	8005b04 <HAL_DCMI_Start_DMA+0x1c>
 8005b00:	2302      	movs	r3, #2
 8005b02:	e0ab      	b.n	8005c5c <HAL_DCMI_Start_DMA+0x174>
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2202      	movs	r2, #2
 8005b10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b22:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f022 0202 	bic.w	r2, r2, #2
 8005b32:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	6819      	ldr	r1, [r3, #0]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68ba      	ldr	r2, [r7, #8]
 8005b40:	430a      	orrs	r2, r1
 8005b42:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b48:	4a46      	ldr	r2, [pc, #280]	@ (8005c64 <HAL_DCMI_Start_DMA+0x17c>)
 8005b4a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b50:	4a45      	ldr	r2, [pc, #276]	@ (8005c68 <HAL_DCMI_Start_DMA+0x180>)
 8005b52:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b58:	2200      	movs	r2, #0
 8005b5a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset transfer counters value */
  hdcmi->XferCount = 0;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	639a      	str	r2, [r3, #56]	@ 0x38
  hdcmi->XferTransferNumber = 0;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2200      	movs	r2, #0
 8005b66:	641a      	str	r2, [r3, #64]	@ 0x40
  hdcmi->XferSize = 0;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdcmi->pBuffPtr = 0;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2200      	movs	r2, #0
 8005b72:	645a      	str	r2, [r3, #68]	@ 0x44

  if (Length <= 0xFFFFU)
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b7a:	d219      	bcs.n	8005bb0 <HAL_DCMI_Start_DMA+0xc8>
  {
    /* Enable the DMA Stream */
    if (HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length) != HAL_OK)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	3328      	adds	r3, #40	@ 0x28
 8005b86:	4619      	mov	r1, r3
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	f000 fd16 	bl	80065bc <HAL_DMA_Start_IT>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d055      	beq.n	8005c42 <HAL_DCMI_Start_DMA+0x15a>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2240      	movs	r2, #64	@ 0x40
 8005b9a:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      /* Return function status */
      return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e055      	b.n	8005c5c <HAL_DCMI_Start_DMA+0x174>
    }
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bb4:	4a2b      	ldr	r2, [pc, #172]	@ (8005c64 <HAL_DCMI_Start_DMA+0x17c>)
 8005bb6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	639a      	str	r2, [r3, #56]	@ 0x38
    hdcmi->XferSize = Length;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	683a      	ldr	r2, [r7, #0]
 8005bc2:	63da      	str	r2, [r3, #60]	@ 0x3c
    hdcmi->pBuffPtr = pData;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Get the number of buffer */
    while (hdcmi->XferSize > 0xFFFFU)
 8005bca:	e009      	b.n	8005be0 <HAL_DCMI_Start_DMA+0xf8>
    {
      hdcmi->XferSize = (hdcmi->XferSize / 2U);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bd0:	085a      	lsrs	r2, r3, #1
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	63da      	str	r2, [r3, #60]	@ 0x3c
      hdcmi->XferCount = hdcmi->XferCount * 2U;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bda:	005a      	lsls	r2, r3, #1
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	639a      	str	r2, [r3, #56]	@ 0x38
    while (hdcmi->XferSize > 0xFFFFU)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005be4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005be8:	d2f0      	bcs.n	8005bcc <HAL_DCMI_Start_DMA+0xe4>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bee:	1e9a      	subs	r2, r3, #2
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	639a      	str	r2, [r3, #56]	@ 0x38
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U * hdcmi->XferSize));
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	4413      	add	r3, r2
 8005c06:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    if (HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize) != HAL_OK)
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	3328      	adds	r3, #40	@ 0x28
 8005c12:	4619      	mov	r1, r3
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c18:	9300      	str	r3, [sp, #0]
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	f002 fc8f 	bl	8008540 <HAL_DMAEx_MultiBufferStart_IT>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00c      	beq.n	8005c42 <HAL_DCMI_Start_DMA+0x15a>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2240      	movs	r2, #64	@ 0x40
 8005c2c:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2201      	movs	r2, #1
 8005c32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      /* Return function status */
      return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e00c      	b.n	8005c5c <HAL_DCMI_Start_DMA+0x174>
    }
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f042 0201 	orr.w	r2, r2, #1
 8005c50:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Return function status */
  return HAL_OK;
 8005c5a:	2300      	movs	r3, #0
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3718      	adds	r7, #24
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}
 8005c64:	08005dad 	.word	0x08005dad
 8005c68:	08005ed3 	.word	0x08005ed3

08005c6c <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if ((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f003 0304 	and.w	r3, r3, #4
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d016      	beq.n	8005cb4 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	2204      	movs	r2, #4
 8005c8c:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c92:	f043 0202 	orr.w	r2, r3, #2
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2204      	movs	r2, #4
 8005c9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ca6:	4a31      	ldr	r2, [pc, #196]	@ (8005d6c <HAL_DCMI_IRQHandler+0x100>)
 8005ca8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f000 feee 	bl	8006a90 <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if ((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f003 0302 	and.w	r3, r3, #2
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d016      	beq.n	8005cec <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2202      	movs	r2, #2
 8005cc4:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cca:	f043 0201 	orr.w	r2, r3, #1
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2204      	movs	r2, #4
 8005cd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cde:	4a23      	ldr	r2, [pc, #140]	@ (8005d6c <HAL_DCMI_IRQHandler+0x100>)
 8005ce0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f000 fed2 	bl	8006a90 <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if ((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f003 0310 	and.w	r3, r3, #16
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d006      	beq.n	8005d04 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	2210      	movs	r2, #16
 8005cfc:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else
    HAL_DCMI_LineEventCallback(hdcmi);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f000 f840 	bl	8005d84 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* VSYNC interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f003 0308 	and.w	r3, r3, #8
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d006      	beq.n	8005d1c <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2208      	movs	r2, #8
 8005d14:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 f83e 	bl	8005d98 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* FRAME interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f003 0301 	and.w	r3, r3, #1
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d01d      	beq.n	8005d62 <HAL_DCMI_IRQHandler+0xf6>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0302 	and.w	r3, r3, #2
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d107      	bne.n	8005d44 <HAL_DCMI_IRQHandler+0xd8>
    {
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	68da      	ldr	r2, [r3, #12]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f022 021e 	bic.w	r2, r2, #30
 8005d42:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68da      	ldr	r2, [r3, #12]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f022 0201 	bic.w	r2, r2, #1
 8005d52:	60da      	str	r2, [r3, #12]

    /* Clear the End of Frame flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	2201      	movs	r2, #1
 8005d5a:	615a      	str	r2, [r3, #20]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else
    HAL_DCMI_FrameEventCallback(hdcmi);
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f7fe fcc7 	bl	80046f0 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
}
 8005d62:	bf00      	nop
 8005d64:	3710      	adds	r7, #16
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}
 8005d6a:	bf00      	nop
 8005d6c:	08005ed3 	.word	0x08005ed3

08005d70 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8005d78:	bf00      	nop
 8005d7a:	370c      	adds	r7, #12
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8005d8c:	bf00      	nop
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr

08005dac <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b084      	sub	sp, #16
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  uint32_t tmp ;

  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005db8:	60fb      	str	r3, [r7, #12]

  if (hdcmi->XferCount != 0U)
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d043      	beq.n	8005e4a <DCMI_DMAXferCplt+0x9e>
  {
    /* Update memory 0 address location */
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005dce:	60bb      	str	r3, [r7, #8]
    if (((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dd4:	f003 0301 	and.w	r3, r3, #1
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d118      	bne.n	8005e0e <DCMI_DMAXferCplt+0x62>
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d015      	beq.n	8005e0e <DCMI_DMAXferCplt+0x62>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY0);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005df4:	00da      	lsls	r2, r3, #3
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	4413      	add	r3, r2
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	4619      	mov	r1, r3
 8005dfe:	f002 fefd 	bl	8008bfc <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e06:	1e5a      	subs	r2, r3, #1
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	639a      	str	r2, [r3, #56]	@ 0x38
 8005e0c:	e044      	b.n	8005e98 <DCMI_DMAXferCplt+0xec>
    }
    /* Update memory 1 address location */
    else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d13c      	bne.n	8005e98 <DCMI_DMAXferCplt+0xec>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY1);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e30:	00da      	lsls	r2, r3, #3
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	4413      	add	r3, r2
 8005e36:	2201      	movs	r2, #1
 8005e38:	4619      	mov	r1, r3
 8005e3a:	f002 fedf 	bl	8008bfc <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e42:	1e5a      	subs	r2, r3, #1
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	639a      	str	r2, [r3, #56]	@ 0x38
 8005e48:	e026      	b.n	8005e98 <DCMI_DMAXferCplt+0xec>
    {
      /* Nothing to do */
    }
  }
  /* Update memory 0 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) != 0U)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d006      	beq.n	8005e68 <DCMI_DMAXferCplt+0xbc>
  {
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR = hdcmi->pBuffPtr;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68fa      	ldr	r2, [r7, #12]
 8005e62:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005e64:	60da      	str	r2, [r3, #12]
 8005e66:	e017      	b.n	8005e98 <DCMI_DMAXferCplt+0xec>
  }
  /* Update memory 1 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d10f      	bne.n	8005e98 <DCMI_DMAXferCplt+0xec>
  {
    tmp = hdcmi->pBuffPtr;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e7c:	60bb      	str	r3, [r7, #8]
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR = (tmp + (4U * hdcmi->XferSize));
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e82:	0099      	lsls	r1, r3, #2
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	68ba      	ldr	r2, [r7, #8]
 8005e8c:	440a      	add	r2, r1
 8005e8e:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	639a      	str	r2, [r3, #56]	@ 0x38
  {
    /* Nothing to do */
  }

  /* Check if the frame is transferred */
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d112      	bne.n	8005eca <DCMI_DMAXferCplt+0x11e>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	68da      	ldr	r2, [r3, #12]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f042 0201 	orr.w	r2, r2, #1
 8005eb2:	60da      	str	r2, [r3, #12]

    /* When snapshot mode, set dcmi state to ready */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 0302 	and.w	r3, r3, #2
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d103      	bne.n	8005eca <DCMI_DMAXferCplt+0x11e>
    {
      hdcmi->State = HAL_DCMI_STATE_READY;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2201      	movs	r2, #1
 8005ec6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }
  }
}
 8005eca:	bf00      	nop
 8005ecc:	3710      	adds	r7, #16
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}

08005ed2 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ed2:	b580      	push	{r7, lr}
 8005ed4:	b084      	sub	sp, #16
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ede:	60fb      	str	r3, [r7, #12]

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ee6:	2b02      	cmp	r3, #2
 8005ee8:	d009      	beq.n	8005efe <DCMI_DMAError+0x2c>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2201      	movs	r2, #1
 8005eee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ef6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 8005efe:	68f8      	ldr	r0, [r7, #12]
 8005f00:	f7ff ff36 	bl	8005d70 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
}
 8005f04:	bf00      	nop
 8005f06:	3710      	adds	r7, #16
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}

08005f0c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b086      	sub	sp, #24
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005f14:	f7ff fba8 	bl	8005668 <HAL_GetTick>
 8005f18:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d101      	bne.n	8005f24 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e312      	b.n	800654a <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a66      	ldr	r2, [pc, #408]	@ (80060c4 <HAL_DMA_Init+0x1b8>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d04a      	beq.n	8005fc4 <HAL_DMA_Init+0xb8>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a65      	ldr	r2, [pc, #404]	@ (80060c8 <HAL_DMA_Init+0x1bc>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d045      	beq.n	8005fc4 <HAL_DMA_Init+0xb8>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a63      	ldr	r2, [pc, #396]	@ (80060cc <HAL_DMA_Init+0x1c0>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d040      	beq.n	8005fc4 <HAL_DMA_Init+0xb8>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a62      	ldr	r2, [pc, #392]	@ (80060d0 <HAL_DMA_Init+0x1c4>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d03b      	beq.n	8005fc4 <HAL_DMA_Init+0xb8>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a60      	ldr	r2, [pc, #384]	@ (80060d4 <HAL_DMA_Init+0x1c8>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d036      	beq.n	8005fc4 <HAL_DMA_Init+0xb8>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a5f      	ldr	r2, [pc, #380]	@ (80060d8 <HAL_DMA_Init+0x1cc>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d031      	beq.n	8005fc4 <HAL_DMA_Init+0xb8>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a5d      	ldr	r2, [pc, #372]	@ (80060dc <HAL_DMA_Init+0x1d0>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d02c      	beq.n	8005fc4 <HAL_DMA_Init+0xb8>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a5c      	ldr	r2, [pc, #368]	@ (80060e0 <HAL_DMA_Init+0x1d4>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d027      	beq.n	8005fc4 <HAL_DMA_Init+0xb8>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a5a      	ldr	r2, [pc, #360]	@ (80060e4 <HAL_DMA_Init+0x1d8>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d022      	beq.n	8005fc4 <HAL_DMA_Init+0xb8>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a59      	ldr	r2, [pc, #356]	@ (80060e8 <HAL_DMA_Init+0x1dc>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d01d      	beq.n	8005fc4 <HAL_DMA_Init+0xb8>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a57      	ldr	r2, [pc, #348]	@ (80060ec <HAL_DMA_Init+0x1e0>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d018      	beq.n	8005fc4 <HAL_DMA_Init+0xb8>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a56      	ldr	r2, [pc, #344]	@ (80060f0 <HAL_DMA_Init+0x1e4>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d013      	beq.n	8005fc4 <HAL_DMA_Init+0xb8>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a54      	ldr	r2, [pc, #336]	@ (80060f4 <HAL_DMA_Init+0x1e8>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d00e      	beq.n	8005fc4 <HAL_DMA_Init+0xb8>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a53      	ldr	r2, [pc, #332]	@ (80060f8 <HAL_DMA_Init+0x1ec>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d009      	beq.n	8005fc4 <HAL_DMA_Init+0xb8>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a51      	ldr	r2, [pc, #324]	@ (80060fc <HAL_DMA_Init+0x1f0>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d004      	beq.n	8005fc4 <HAL_DMA_Init+0xb8>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a50      	ldr	r2, [pc, #320]	@ (8006100 <HAL_DMA_Init+0x1f4>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d101      	bne.n	8005fc8 <HAL_DMA_Init+0xbc>
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e000      	b.n	8005fca <HAL_DMA_Init+0xbe>
 8005fc8:	2300      	movs	r3, #0
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	f000 813c 	beq.w	8006248 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2202      	movs	r2, #2
 8005fd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a37      	ldr	r2, [pc, #220]	@ (80060c4 <HAL_DMA_Init+0x1b8>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d04a      	beq.n	8006080 <HAL_DMA_Init+0x174>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a36      	ldr	r2, [pc, #216]	@ (80060c8 <HAL_DMA_Init+0x1bc>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d045      	beq.n	8006080 <HAL_DMA_Init+0x174>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a34      	ldr	r2, [pc, #208]	@ (80060cc <HAL_DMA_Init+0x1c0>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d040      	beq.n	8006080 <HAL_DMA_Init+0x174>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a33      	ldr	r2, [pc, #204]	@ (80060d0 <HAL_DMA_Init+0x1c4>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d03b      	beq.n	8006080 <HAL_DMA_Init+0x174>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a31      	ldr	r2, [pc, #196]	@ (80060d4 <HAL_DMA_Init+0x1c8>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d036      	beq.n	8006080 <HAL_DMA_Init+0x174>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a30      	ldr	r2, [pc, #192]	@ (80060d8 <HAL_DMA_Init+0x1cc>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d031      	beq.n	8006080 <HAL_DMA_Init+0x174>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a2e      	ldr	r2, [pc, #184]	@ (80060dc <HAL_DMA_Init+0x1d0>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d02c      	beq.n	8006080 <HAL_DMA_Init+0x174>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a2d      	ldr	r2, [pc, #180]	@ (80060e0 <HAL_DMA_Init+0x1d4>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d027      	beq.n	8006080 <HAL_DMA_Init+0x174>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a2b      	ldr	r2, [pc, #172]	@ (80060e4 <HAL_DMA_Init+0x1d8>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d022      	beq.n	8006080 <HAL_DMA_Init+0x174>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a2a      	ldr	r2, [pc, #168]	@ (80060e8 <HAL_DMA_Init+0x1dc>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d01d      	beq.n	8006080 <HAL_DMA_Init+0x174>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a28      	ldr	r2, [pc, #160]	@ (80060ec <HAL_DMA_Init+0x1e0>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d018      	beq.n	8006080 <HAL_DMA_Init+0x174>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a27      	ldr	r2, [pc, #156]	@ (80060f0 <HAL_DMA_Init+0x1e4>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d013      	beq.n	8006080 <HAL_DMA_Init+0x174>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a25      	ldr	r2, [pc, #148]	@ (80060f4 <HAL_DMA_Init+0x1e8>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d00e      	beq.n	8006080 <HAL_DMA_Init+0x174>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a24      	ldr	r2, [pc, #144]	@ (80060f8 <HAL_DMA_Init+0x1ec>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d009      	beq.n	8006080 <HAL_DMA_Init+0x174>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a22      	ldr	r2, [pc, #136]	@ (80060fc <HAL_DMA_Init+0x1f0>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d004      	beq.n	8006080 <HAL_DMA_Init+0x174>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a21      	ldr	r2, [pc, #132]	@ (8006100 <HAL_DMA_Init+0x1f4>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d108      	bne.n	8006092 <HAL_DMA_Init+0x186>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f022 0201 	bic.w	r2, r2, #1
 800608e:	601a      	str	r2, [r3, #0]
 8006090:	e007      	b.n	80060a2 <HAL_DMA_Init+0x196>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f022 0201 	bic.w	r2, r2, #1
 80060a0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80060a2:	e02f      	b.n	8006104 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80060a4:	f7ff fae0 	bl	8005668 <HAL_GetTick>
 80060a8:	4602      	mov	r2, r0
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	2b05      	cmp	r3, #5
 80060b0:	d928      	bls.n	8006104 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2220      	movs	r2, #32
 80060b6:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2203      	movs	r2, #3
 80060bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e242      	b.n	800654a <HAL_DMA_Init+0x63e>
 80060c4:	40020010 	.word	0x40020010
 80060c8:	40020028 	.word	0x40020028
 80060cc:	40020040 	.word	0x40020040
 80060d0:	40020058 	.word	0x40020058
 80060d4:	40020070 	.word	0x40020070
 80060d8:	40020088 	.word	0x40020088
 80060dc:	400200a0 	.word	0x400200a0
 80060e0:	400200b8 	.word	0x400200b8
 80060e4:	40020410 	.word	0x40020410
 80060e8:	40020428 	.word	0x40020428
 80060ec:	40020440 	.word	0x40020440
 80060f0:	40020458 	.word	0x40020458
 80060f4:	40020470 	.word	0x40020470
 80060f8:	40020488 	.word	0x40020488
 80060fc:	400204a0 	.word	0x400204a0
 8006100:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 0301 	and.w	r3, r3, #1
 800610e:	2b00      	cmp	r3, #0
 8006110:	d1c8      	bne.n	80060a4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800611a:	697a      	ldr	r2, [r7, #20]
 800611c:	4b83      	ldr	r3, [pc, #524]	@ (800632c <HAL_DMA_Init+0x420>)
 800611e:	4013      	ands	r3, r2
 8006120:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800612a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006136:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	699b      	ldr	r3, [r3, #24]
 800613c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006142:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a1b      	ldr	r3, [r3, #32]
 8006148:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800614a:	697a      	ldr	r2, [r7, #20]
 800614c:	4313      	orrs	r3, r2
 800614e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006154:	2b04      	cmp	r3, #4
 8006156:	d107      	bne.n	8006168 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006160:	4313      	orrs	r3, r2
 8006162:	697a      	ldr	r2, [r7, #20]
 8006164:	4313      	orrs	r3, r2
 8006166:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	2b28      	cmp	r3, #40	@ 0x28
 800616e:	d903      	bls.n	8006178 <HAL_DMA_Init+0x26c>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	2b2e      	cmp	r3, #46	@ 0x2e
 8006176:	d91f      	bls.n	80061b8 <HAL_DMA_Init+0x2ac>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	2b3e      	cmp	r3, #62	@ 0x3e
 800617e:	d903      	bls.n	8006188 <HAL_DMA_Init+0x27c>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	2b42      	cmp	r3, #66	@ 0x42
 8006186:	d917      	bls.n	80061b8 <HAL_DMA_Init+0x2ac>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	2b46      	cmp	r3, #70	@ 0x46
 800618e:	d903      	bls.n	8006198 <HAL_DMA_Init+0x28c>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	2b48      	cmp	r3, #72	@ 0x48
 8006196:	d90f      	bls.n	80061b8 <HAL_DMA_Init+0x2ac>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	2b4e      	cmp	r3, #78	@ 0x4e
 800619e:	d903      	bls.n	80061a8 <HAL_DMA_Init+0x29c>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	2b52      	cmp	r3, #82	@ 0x52
 80061a6:	d907      	bls.n	80061b8 <HAL_DMA_Init+0x2ac>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	2b73      	cmp	r3, #115	@ 0x73
 80061ae:	d905      	bls.n	80061bc <HAL_DMA_Init+0x2b0>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	2b77      	cmp	r3, #119	@ 0x77
 80061b6:	d801      	bhi.n	80061bc <HAL_DMA_Init+0x2b0>
 80061b8:	2301      	movs	r3, #1
 80061ba:	e000      	b.n	80061be <HAL_DMA_Init+0x2b2>
 80061bc:	2300      	movs	r3, #0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d003      	beq.n	80061ca <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061c8:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	697a      	ldr	r2, [r7, #20]
 80061d0:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	695b      	ldr	r3, [r3, #20]
 80061d8:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	f023 0307 	bic.w	r3, r3, #7
 80061e0:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061e6:	697a      	ldr	r2, [r7, #20]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f0:	2b04      	cmp	r3, #4
 80061f2:	d117      	bne.n	8006224 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f8:	697a      	ldr	r2, [r7, #20]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00e      	beq.n	8006224 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f002 f810 	bl	800822c <DMA_CheckFifoParam>
 800620c:	4603      	mov	r3, r0
 800620e:	2b00      	cmp	r3, #0
 8006210:	d008      	beq.n	8006224 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2240      	movs	r2, #64	@ 0x40
 8006216:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	e192      	b.n	800654a <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	697a      	ldr	r2, [r7, #20]
 800622a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f001 ff4b 	bl	80080c8 <DMA_CalcBaseAndBitshift>
 8006232:	4603      	mov	r3, r0
 8006234:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800623a:	f003 031f 	and.w	r3, r3, #31
 800623e:	223f      	movs	r2, #63	@ 0x3f
 8006240:	409a      	lsls	r2, r3
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	609a      	str	r2, [r3, #8]
 8006246:	e0c8      	b.n	80063da <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a38      	ldr	r2, [pc, #224]	@ (8006330 <HAL_DMA_Init+0x424>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d022      	beq.n	8006298 <HAL_DMA_Init+0x38c>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a37      	ldr	r2, [pc, #220]	@ (8006334 <HAL_DMA_Init+0x428>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d01d      	beq.n	8006298 <HAL_DMA_Init+0x38c>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a35      	ldr	r2, [pc, #212]	@ (8006338 <HAL_DMA_Init+0x42c>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d018      	beq.n	8006298 <HAL_DMA_Init+0x38c>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a34      	ldr	r2, [pc, #208]	@ (800633c <HAL_DMA_Init+0x430>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d013      	beq.n	8006298 <HAL_DMA_Init+0x38c>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a32      	ldr	r2, [pc, #200]	@ (8006340 <HAL_DMA_Init+0x434>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d00e      	beq.n	8006298 <HAL_DMA_Init+0x38c>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a31      	ldr	r2, [pc, #196]	@ (8006344 <HAL_DMA_Init+0x438>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d009      	beq.n	8006298 <HAL_DMA_Init+0x38c>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a2f      	ldr	r2, [pc, #188]	@ (8006348 <HAL_DMA_Init+0x43c>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d004      	beq.n	8006298 <HAL_DMA_Init+0x38c>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a2e      	ldr	r2, [pc, #184]	@ (800634c <HAL_DMA_Init+0x440>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d101      	bne.n	800629c <HAL_DMA_Init+0x390>
 8006298:	2301      	movs	r3, #1
 800629a:	e000      	b.n	800629e <HAL_DMA_Init+0x392>
 800629c:	2300      	movs	r3, #0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	f000 8092 	beq.w	80063c8 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a21      	ldr	r2, [pc, #132]	@ (8006330 <HAL_DMA_Init+0x424>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d021      	beq.n	80062f2 <HAL_DMA_Init+0x3e6>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a20      	ldr	r2, [pc, #128]	@ (8006334 <HAL_DMA_Init+0x428>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d01c      	beq.n	80062f2 <HAL_DMA_Init+0x3e6>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a1e      	ldr	r2, [pc, #120]	@ (8006338 <HAL_DMA_Init+0x42c>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d017      	beq.n	80062f2 <HAL_DMA_Init+0x3e6>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a1d      	ldr	r2, [pc, #116]	@ (800633c <HAL_DMA_Init+0x430>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d012      	beq.n	80062f2 <HAL_DMA_Init+0x3e6>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a1b      	ldr	r2, [pc, #108]	@ (8006340 <HAL_DMA_Init+0x434>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d00d      	beq.n	80062f2 <HAL_DMA_Init+0x3e6>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a1a      	ldr	r2, [pc, #104]	@ (8006344 <HAL_DMA_Init+0x438>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d008      	beq.n	80062f2 <HAL_DMA_Init+0x3e6>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a18      	ldr	r2, [pc, #96]	@ (8006348 <HAL_DMA_Init+0x43c>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d003      	beq.n	80062f2 <HAL_DMA_Init+0x3e6>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a17      	ldr	r2, [pc, #92]	@ (800634c <HAL_DMA_Init+0x440>)
 80062f0:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2202      	movs	r2, #2
 80062f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2200      	movs	r2, #0
 80062fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800630a:	697a      	ldr	r2, [r7, #20]
 800630c:	4b10      	ldr	r3, [pc, #64]	@ (8006350 <HAL_DMA_Init+0x444>)
 800630e:	4013      	ands	r3, r2
 8006310:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	2b40      	cmp	r3, #64	@ 0x40
 8006318:	d01c      	beq.n	8006354 <HAL_DMA_Init+0x448>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	2b80      	cmp	r3, #128	@ 0x80
 8006320:	d102      	bne.n	8006328 <HAL_DMA_Init+0x41c>
 8006322:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006326:	e016      	b.n	8006356 <HAL_DMA_Init+0x44a>
 8006328:	2300      	movs	r3, #0
 800632a:	e014      	b.n	8006356 <HAL_DMA_Init+0x44a>
 800632c:	fe10803f 	.word	0xfe10803f
 8006330:	58025408 	.word	0x58025408
 8006334:	5802541c 	.word	0x5802541c
 8006338:	58025430 	.word	0x58025430
 800633c:	58025444 	.word	0x58025444
 8006340:	58025458 	.word	0x58025458
 8006344:	5802546c 	.word	0x5802546c
 8006348:	58025480 	.word	0x58025480
 800634c:	58025494 	.word	0x58025494
 8006350:	fffe000f 	.word	0xfffe000f
 8006354:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	68d2      	ldr	r2, [r2, #12]
 800635a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800635c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	691b      	ldr	r3, [r3, #16]
 8006362:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006364:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	695b      	ldr	r3, [r3, #20]
 800636a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800636c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	699b      	ldr	r3, [r3, #24]
 8006372:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006374:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	69db      	ldr	r3, [r3, #28]
 800637a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800637c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6a1b      	ldr	r3, [r3, #32]
 8006382:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006384:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	4313      	orrs	r3, r2
 800638a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	697a      	ldr	r2, [r7, #20]
 8006392:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	461a      	mov	r2, r3
 800639a:	4b6e      	ldr	r3, [pc, #440]	@ (8006554 <HAL_DMA_Init+0x648>)
 800639c:	4413      	add	r3, r2
 800639e:	4a6e      	ldr	r2, [pc, #440]	@ (8006558 <HAL_DMA_Init+0x64c>)
 80063a0:	fba2 2303 	umull	r2, r3, r2, r3
 80063a4:	091b      	lsrs	r3, r3, #4
 80063a6:	009a      	lsls	r2, r3, #2
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f001 fe8b 	bl	80080c8 <DMA_CalcBaseAndBitshift>
 80063b2:	4603      	mov	r3, r0
 80063b4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063ba:	f003 031f 	and.w	r3, r3, #31
 80063be:	2201      	movs	r2, #1
 80063c0:	409a      	lsls	r2, r3
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	605a      	str	r2, [r3, #4]
 80063c6:	e008      	b.n	80063da <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2240      	movs	r2, #64	@ 0x40
 80063cc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2203      	movs	r2, #3
 80063d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e0b7      	b.n	800654a <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a5f      	ldr	r2, [pc, #380]	@ (800655c <HAL_DMA_Init+0x650>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d072      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a5d      	ldr	r2, [pc, #372]	@ (8006560 <HAL_DMA_Init+0x654>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d06d      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a5c      	ldr	r2, [pc, #368]	@ (8006564 <HAL_DMA_Init+0x658>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d068      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a5a      	ldr	r2, [pc, #360]	@ (8006568 <HAL_DMA_Init+0x65c>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d063      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a59      	ldr	r2, [pc, #356]	@ (800656c <HAL_DMA_Init+0x660>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d05e      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a57      	ldr	r2, [pc, #348]	@ (8006570 <HAL_DMA_Init+0x664>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d059      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a56      	ldr	r2, [pc, #344]	@ (8006574 <HAL_DMA_Init+0x668>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d054      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a54      	ldr	r2, [pc, #336]	@ (8006578 <HAL_DMA_Init+0x66c>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d04f      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4a53      	ldr	r2, [pc, #332]	@ (800657c <HAL_DMA_Init+0x670>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d04a      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a51      	ldr	r2, [pc, #324]	@ (8006580 <HAL_DMA_Init+0x674>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d045      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a50      	ldr	r2, [pc, #320]	@ (8006584 <HAL_DMA_Init+0x678>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d040      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a4e      	ldr	r2, [pc, #312]	@ (8006588 <HAL_DMA_Init+0x67c>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d03b      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a4d      	ldr	r2, [pc, #308]	@ (800658c <HAL_DMA_Init+0x680>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d036      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a4b      	ldr	r2, [pc, #300]	@ (8006590 <HAL_DMA_Init+0x684>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d031      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a4a      	ldr	r2, [pc, #296]	@ (8006594 <HAL_DMA_Init+0x688>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d02c      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a48      	ldr	r2, [pc, #288]	@ (8006598 <HAL_DMA_Init+0x68c>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d027      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a47      	ldr	r2, [pc, #284]	@ (800659c <HAL_DMA_Init+0x690>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d022      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a45      	ldr	r2, [pc, #276]	@ (80065a0 <HAL_DMA_Init+0x694>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d01d      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a44      	ldr	r2, [pc, #272]	@ (80065a4 <HAL_DMA_Init+0x698>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d018      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a42      	ldr	r2, [pc, #264]	@ (80065a8 <HAL_DMA_Init+0x69c>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d013      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a41      	ldr	r2, [pc, #260]	@ (80065ac <HAL_DMA_Init+0x6a0>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d00e      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a3f      	ldr	r2, [pc, #252]	@ (80065b0 <HAL_DMA_Init+0x6a4>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d009      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a3e      	ldr	r2, [pc, #248]	@ (80065b4 <HAL_DMA_Init+0x6a8>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d004      	beq.n	80064ca <HAL_DMA_Init+0x5be>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a3c      	ldr	r2, [pc, #240]	@ (80065b8 <HAL_DMA_Init+0x6ac>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d101      	bne.n	80064ce <HAL_DMA_Init+0x5c2>
 80064ca:	2301      	movs	r3, #1
 80064cc:	e000      	b.n	80064d0 <HAL_DMA_Init+0x5c4>
 80064ce:	2300      	movs	r3, #0
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d032      	beq.n	800653a <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f001 ff25 	bl	8008324 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	2b80      	cmp	r3, #128	@ 0x80
 80064e0:	d102      	bne.n	80064e8 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2200      	movs	r2, #0
 80064e6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	685a      	ldr	r2, [r3, #4]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064f0:	b2d2      	uxtb	r2, r2
 80064f2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80064f8:	687a      	ldr	r2, [r7, #4]
 80064fa:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80064fc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d010      	beq.n	8006528 <HAL_DMA_Init+0x61c>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	2b08      	cmp	r3, #8
 800650c:	d80c      	bhi.n	8006528 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f001 ffa2 	bl	8008458 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006518:	2200      	movs	r2, #0
 800651a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006524:	605a      	str	r2, [r3, #4]
 8006526:	e008      	b.n	800653a <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	3718      	adds	r7, #24
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
 8006552:	bf00      	nop
 8006554:	a7fdabf8 	.word	0xa7fdabf8
 8006558:	cccccccd 	.word	0xcccccccd
 800655c:	40020010 	.word	0x40020010
 8006560:	40020028 	.word	0x40020028
 8006564:	40020040 	.word	0x40020040
 8006568:	40020058 	.word	0x40020058
 800656c:	40020070 	.word	0x40020070
 8006570:	40020088 	.word	0x40020088
 8006574:	400200a0 	.word	0x400200a0
 8006578:	400200b8 	.word	0x400200b8
 800657c:	40020410 	.word	0x40020410
 8006580:	40020428 	.word	0x40020428
 8006584:	40020440 	.word	0x40020440
 8006588:	40020458 	.word	0x40020458
 800658c:	40020470 	.word	0x40020470
 8006590:	40020488 	.word	0x40020488
 8006594:	400204a0 	.word	0x400204a0
 8006598:	400204b8 	.word	0x400204b8
 800659c:	58025408 	.word	0x58025408
 80065a0:	5802541c 	.word	0x5802541c
 80065a4:	58025430 	.word	0x58025430
 80065a8:	58025444 	.word	0x58025444
 80065ac:	58025458 	.word	0x58025458
 80065b0:	5802546c 	.word	0x5802546c
 80065b4:	58025480 	.word	0x58025480
 80065b8:	58025494 	.word	0x58025494

080065bc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b086      	sub	sp, #24
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	607a      	str	r2, [r7, #4]
 80065c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065ca:	2300      	movs	r3, #0
 80065cc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d101      	bne.n	80065d8 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	e226      	b.n	8006a26 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d101      	bne.n	80065e6 <HAL_DMA_Start_IT+0x2a>
 80065e2:	2302      	movs	r3, #2
 80065e4:	e21f      	b.n	8006a26 <HAL_DMA_Start_IT+0x46a>
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2201      	movs	r2, #1
 80065ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	f040 820a 	bne.w	8006a10 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2202      	movs	r2, #2
 8006600:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2200      	movs	r2, #0
 8006608:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a68      	ldr	r2, [pc, #416]	@ (80067b0 <HAL_DMA_Start_IT+0x1f4>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d04a      	beq.n	80066aa <HAL_DMA_Start_IT+0xee>
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a66      	ldr	r2, [pc, #408]	@ (80067b4 <HAL_DMA_Start_IT+0x1f8>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d045      	beq.n	80066aa <HAL_DMA_Start_IT+0xee>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a65      	ldr	r2, [pc, #404]	@ (80067b8 <HAL_DMA_Start_IT+0x1fc>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d040      	beq.n	80066aa <HAL_DMA_Start_IT+0xee>
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a63      	ldr	r2, [pc, #396]	@ (80067bc <HAL_DMA_Start_IT+0x200>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d03b      	beq.n	80066aa <HAL_DMA_Start_IT+0xee>
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a62      	ldr	r2, [pc, #392]	@ (80067c0 <HAL_DMA_Start_IT+0x204>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d036      	beq.n	80066aa <HAL_DMA_Start_IT+0xee>
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a60      	ldr	r2, [pc, #384]	@ (80067c4 <HAL_DMA_Start_IT+0x208>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d031      	beq.n	80066aa <HAL_DMA_Start_IT+0xee>
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a5f      	ldr	r2, [pc, #380]	@ (80067c8 <HAL_DMA_Start_IT+0x20c>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d02c      	beq.n	80066aa <HAL_DMA_Start_IT+0xee>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a5d      	ldr	r2, [pc, #372]	@ (80067cc <HAL_DMA_Start_IT+0x210>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d027      	beq.n	80066aa <HAL_DMA_Start_IT+0xee>
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a5c      	ldr	r2, [pc, #368]	@ (80067d0 <HAL_DMA_Start_IT+0x214>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d022      	beq.n	80066aa <HAL_DMA_Start_IT+0xee>
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a5a      	ldr	r2, [pc, #360]	@ (80067d4 <HAL_DMA_Start_IT+0x218>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d01d      	beq.n	80066aa <HAL_DMA_Start_IT+0xee>
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a59      	ldr	r2, [pc, #356]	@ (80067d8 <HAL_DMA_Start_IT+0x21c>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d018      	beq.n	80066aa <HAL_DMA_Start_IT+0xee>
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a57      	ldr	r2, [pc, #348]	@ (80067dc <HAL_DMA_Start_IT+0x220>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d013      	beq.n	80066aa <HAL_DMA_Start_IT+0xee>
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a56      	ldr	r2, [pc, #344]	@ (80067e0 <HAL_DMA_Start_IT+0x224>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d00e      	beq.n	80066aa <HAL_DMA_Start_IT+0xee>
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a54      	ldr	r2, [pc, #336]	@ (80067e4 <HAL_DMA_Start_IT+0x228>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d009      	beq.n	80066aa <HAL_DMA_Start_IT+0xee>
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a53      	ldr	r2, [pc, #332]	@ (80067e8 <HAL_DMA_Start_IT+0x22c>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d004      	beq.n	80066aa <HAL_DMA_Start_IT+0xee>
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a51      	ldr	r2, [pc, #324]	@ (80067ec <HAL_DMA_Start_IT+0x230>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d108      	bne.n	80066bc <HAL_DMA_Start_IT+0x100>
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f022 0201 	bic.w	r2, r2, #1
 80066b8:	601a      	str	r2, [r3, #0]
 80066ba:	e007      	b.n	80066cc <HAL_DMA_Start_IT+0x110>
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	681a      	ldr	r2, [r3, #0]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f022 0201 	bic.w	r2, r2, #1
 80066ca:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	68b9      	ldr	r1, [r7, #8]
 80066d2:	68f8      	ldr	r0, [r7, #12]
 80066d4:	f001 fb4c 	bl	8007d70 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a34      	ldr	r2, [pc, #208]	@ (80067b0 <HAL_DMA_Start_IT+0x1f4>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d04a      	beq.n	8006778 <HAL_DMA_Start_IT+0x1bc>
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a33      	ldr	r2, [pc, #204]	@ (80067b4 <HAL_DMA_Start_IT+0x1f8>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d045      	beq.n	8006778 <HAL_DMA_Start_IT+0x1bc>
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a31      	ldr	r2, [pc, #196]	@ (80067b8 <HAL_DMA_Start_IT+0x1fc>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d040      	beq.n	8006778 <HAL_DMA_Start_IT+0x1bc>
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a30      	ldr	r2, [pc, #192]	@ (80067bc <HAL_DMA_Start_IT+0x200>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d03b      	beq.n	8006778 <HAL_DMA_Start_IT+0x1bc>
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a2e      	ldr	r2, [pc, #184]	@ (80067c0 <HAL_DMA_Start_IT+0x204>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d036      	beq.n	8006778 <HAL_DMA_Start_IT+0x1bc>
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a2d      	ldr	r2, [pc, #180]	@ (80067c4 <HAL_DMA_Start_IT+0x208>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d031      	beq.n	8006778 <HAL_DMA_Start_IT+0x1bc>
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a2b      	ldr	r2, [pc, #172]	@ (80067c8 <HAL_DMA_Start_IT+0x20c>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d02c      	beq.n	8006778 <HAL_DMA_Start_IT+0x1bc>
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a2a      	ldr	r2, [pc, #168]	@ (80067cc <HAL_DMA_Start_IT+0x210>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d027      	beq.n	8006778 <HAL_DMA_Start_IT+0x1bc>
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a28      	ldr	r2, [pc, #160]	@ (80067d0 <HAL_DMA_Start_IT+0x214>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d022      	beq.n	8006778 <HAL_DMA_Start_IT+0x1bc>
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a27      	ldr	r2, [pc, #156]	@ (80067d4 <HAL_DMA_Start_IT+0x218>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d01d      	beq.n	8006778 <HAL_DMA_Start_IT+0x1bc>
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a25      	ldr	r2, [pc, #148]	@ (80067d8 <HAL_DMA_Start_IT+0x21c>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d018      	beq.n	8006778 <HAL_DMA_Start_IT+0x1bc>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a24      	ldr	r2, [pc, #144]	@ (80067dc <HAL_DMA_Start_IT+0x220>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d013      	beq.n	8006778 <HAL_DMA_Start_IT+0x1bc>
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a22      	ldr	r2, [pc, #136]	@ (80067e0 <HAL_DMA_Start_IT+0x224>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d00e      	beq.n	8006778 <HAL_DMA_Start_IT+0x1bc>
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a21      	ldr	r2, [pc, #132]	@ (80067e4 <HAL_DMA_Start_IT+0x228>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d009      	beq.n	8006778 <HAL_DMA_Start_IT+0x1bc>
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a1f      	ldr	r2, [pc, #124]	@ (80067e8 <HAL_DMA_Start_IT+0x22c>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d004      	beq.n	8006778 <HAL_DMA_Start_IT+0x1bc>
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a1e      	ldr	r2, [pc, #120]	@ (80067ec <HAL_DMA_Start_IT+0x230>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d101      	bne.n	800677c <HAL_DMA_Start_IT+0x1c0>
 8006778:	2301      	movs	r3, #1
 800677a:	e000      	b.n	800677e <HAL_DMA_Start_IT+0x1c2>
 800677c:	2300      	movs	r3, #0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d036      	beq.n	80067f0 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f023 021e 	bic.w	r2, r3, #30
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f042 0216 	orr.w	r2, r2, #22
 8006794:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679a:	2b00      	cmp	r3, #0
 800679c:	d03e      	beq.n	800681c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f042 0208 	orr.w	r2, r2, #8
 80067ac:	601a      	str	r2, [r3, #0]
 80067ae:	e035      	b.n	800681c <HAL_DMA_Start_IT+0x260>
 80067b0:	40020010 	.word	0x40020010
 80067b4:	40020028 	.word	0x40020028
 80067b8:	40020040 	.word	0x40020040
 80067bc:	40020058 	.word	0x40020058
 80067c0:	40020070 	.word	0x40020070
 80067c4:	40020088 	.word	0x40020088
 80067c8:	400200a0 	.word	0x400200a0
 80067cc:	400200b8 	.word	0x400200b8
 80067d0:	40020410 	.word	0x40020410
 80067d4:	40020428 	.word	0x40020428
 80067d8:	40020440 	.word	0x40020440
 80067dc:	40020458 	.word	0x40020458
 80067e0:	40020470 	.word	0x40020470
 80067e4:	40020488 	.word	0x40020488
 80067e8:	400204a0 	.word	0x400204a0
 80067ec:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f023 020e 	bic.w	r2, r3, #14
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f042 020a 	orr.w	r2, r2, #10
 8006802:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006808:	2b00      	cmp	r3, #0
 800680a:	d007      	beq.n	800681c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f042 0204 	orr.w	r2, r2, #4
 800681a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a83      	ldr	r2, [pc, #524]	@ (8006a30 <HAL_DMA_Start_IT+0x474>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d072      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a82      	ldr	r2, [pc, #520]	@ (8006a34 <HAL_DMA_Start_IT+0x478>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d06d      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a80      	ldr	r2, [pc, #512]	@ (8006a38 <HAL_DMA_Start_IT+0x47c>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d068      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a7f      	ldr	r2, [pc, #508]	@ (8006a3c <HAL_DMA_Start_IT+0x480>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d063      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a7d      	ldr	r2, [pc, #500]	@ (8006a40 <HAL_DMA_Start_IT+0x484>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d05e      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a7c      	ldr	r2, [pc, #496]	@ (8006a44 <HAL_DMA_Start_IT+0x488>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d059      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a7a      	ldr	r2, [pc, #488]	@ (8006a48 <HAL_DMA_Start_IT+0x48c>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d054      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a79      	ldr	r2, [pc, #484]	@ (8006a4c <HAL_DMA_Start_IT+0x490>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d04f      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a77      	ldr	r2, [pc, #476]	@ (8006a50 <HAL_DMA_Start_IT+0x494>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d04a      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a76      	ldr	r2, [pc, #472]	@ (8006a54 <HAL_DMA_Start_IT+0x498>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d045      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a74      	ldr	r2, [pc, #464]	@ (8006a58 <HAL_DMA_Start_IT+0x49c>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d040      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a73      	ldr	r2, [pc, #460]	@ (8006a5c <HAL_DMA_Start_IT+0x4a0>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d03b      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a71      	ldr	r2, [pc, #452]	@ (8006a60 <HAL_DMA_Start_IT+0x4a4>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d036      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a70      	ldr	r2, [pc, #448]	@ (8006a64 <HAL_DMA_Start_IT+0x4a8>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d031      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a6e      	ldr	r2, [pc, #440]	@ (8006a68 <HAL_DMA_Start_IT+0x4ac>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d02c      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a6d      	ldr	r2, [pc, #436]	@ (8006a6c <HAL_DMA_Start_IT+0x4b0>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d027      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a6b      	ldr	r2, [pc, #428]	@ (8006a70 <HAL_DMA_Start_IT+0x4b4>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d022      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a6a      	ldr	r2, [pc, #424]	@ (8006a74 <HAL_DMA_Start_IT+0x4b8>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d01d      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a68      	ldr	r2, [pc, #416]	@ (8006a78 <HAL_DMA_Start_IT+0x4bc>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d018      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a67      	ldr	r2, [pc, #412]	@ (8006a7c <HAL_DMA_Start_IT+0x4c0>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d013      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a65      	ldr	r2, [pc, #404]	@ (8006a80 <HAL_DMA_Start_IT+0x4c4>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d00e      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a64      	ldr	r2, [pc, #400]	@ (8006a84 <HAL_DMA_Start_IT+0x4c8>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d009      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a62      	ldr	r2, [pc, #392]	@ (8006a88 <HAL_DMA_Start_IT+0x4cc>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d004      	beq.n	800690c <HAL_DMA_Start_IT+0x350>
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a61      	ldr	r2, [pc, #388]	@ (8006a8c <HAL_DMA_Start_IT+0x4d0>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d101      	bne.n	8006910 <HAL_DMA_Start_IT+0x354>
 800690c:	2301      	movs	r3, #1
 800690e:	e000      	b.n	8006912 <HAL_DMA_Start_IT+0x356>
 8006910:	2300      	movs	r3, #0
 8006912:	2b00      	cmp	r3, #0
 8006914:	d01a      	beq.n	800694c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006920:	2b00      	cmp	r3, #0
 8006922:	d007      	beq.n	8006934 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800692e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006932:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006938:	2b00      	cmp	r3, #0
 800693a:	d007      	beq.n	800694c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006946:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800694a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a37      	ldr	r2, [pc, #220]	@ (8006a30 <HAL_DMA_Start_IT+0x474>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d04a      	beq.n	80069ec <HAL_DMA_Start_IT+0x430>
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a36      	ldr	r2, [pc, #216]	@ (8006a34 <HAL_DMA_Start_IT+0x478>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d045      	beq.n	80069ec <HAL_DMA_Start_IT+0x430>
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a34      	ldr	r2, [pc, #208]	@ (8006a38 <HAL_DMA_Start_IT+0x47c>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d040      	beq.n	80069ec <HAL_DMA_Start_IT+0x430>
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a33      	ldr	r2, [pc, #204]	@ (8006a3c <HAL_DMA_Start_IT+0x480>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d03b      	beq.n	80069ec <HAL_DMA_Start_IT+0x430>
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a31      	ldr	r2, [pc, #196]	@ (8006a40 <HAL_DMA_Start_IT+0x484>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d036      	beq.n	80069ec <HAL_DMA_Start_IT+0x430>
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a30      	ldr	r2, [pc, #192]	@ (8006a44 <HAL_DMA_Start_IT+0x488>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d031      	beq.n	80069ec <HAL_DMA_Start_IT+0x430>
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a2e      	ldr	r2, [pc, #184]	@ (8006a48 <HAL_DMA_Start_IT+0x48c>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d02c      	beq.n	80069ec <HAL_DMA_Start_IT+0x430>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a2d      	ldr	r2, [pc, #180]	@ (8006a4c <HAL_DMA_Start_IT+0x490>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d027      	beq.n	80069ec <HAL_DMA_Start_IT+0x430>
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a2b      	ldr	r2, [pc, #172]	@ (8006a50 <HAL_DMA_Start_IT+0x494>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d022      	beq.n	80069ec <HAL_DMA_Start_IT+0x430>
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a2a      	ldr	r2, [pc, #168]	@ (8006a54 <HAL_DMA_Start_IT+0x498>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d01d      	beq.n	80069ec <HAL_DMA_Start_IT+0x430>
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a28      	ldr	r2, [pc, #160]	@ (8006a58 <HAL_DMA_Start_IT+0x49c>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d018      	beq.n	80069ec <HAL_DMA_Start_IT+0x430>
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a27      	ldr	r2, [pc, #156]	@ (8006a5c <HAL_DMA_Start_IT+0x4a0>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d013      	beq.n	80069ec <HAL_DMA_Start_IT+0x430>
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a25      	ldr	r2, [pc, #148]	@ (8006a60 <HAL_DMA_Start_IT+0x4a4>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d00e      	beq.n	80069ec <HAL_DMA_Start_IT+0x430>
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a24      	ldr	r2, [pc, #144]	@ (8006a64 <HAL_DMA_Start_IT+0x4a8>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d009      	beq.n	80069ec <HAL_DMA_Start_IT+0x430>
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a22      	ldr	r2, [pc, #136]	@ (8006a68 <HAL_DMA_Start_IT+0x4ac>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d004      	beq.n	80069ec <HAL_DMA_Start_IT+0x430>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a21      	ldr	r2, [pc, #132]	@ (8006a6c <HAL_DMA_Start_IT+0x4b0>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d108      	bne.n	80069fe <HAL_DMA_Start_IT+0x442>
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f042 0201 	orr.w	r2, r2, #1
 80069fa:	601a      	str	r2, [r3, #0]
 80069fc:	e012      	b.n	8006a24 <HAL_DMA_Start_IT+0x468>
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f042 0201 	orr.w	r2, r2, #1
 8006a0c:	601a      	str	r2, [r3, #0]
 8006a0e:	e009      	b.n	8006a24 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006a16:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006a24:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a26:	4618      	mov	r0, r3
 8006a28:	3718      	adds	r7, #24
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}
 8006a2e:	bf00      	nop
 8006a30:	40020010 	.word	0x40020010
 8006a34:	40020028 	.word	0x40020028
 8006a38:	40020040 	.word	0x40020040
 8006a3c:	40020058 	.word	0x40020058
 8006a40:	40020070 	.word	0x40020070
 8006a44:	40020088 	.word	0x40020088
 8006a48:	400200a0 	.word	0x400200a0
 8006a4c:	400200b8 	.word	0x400200b8
 8006a50:	40020410 	.word	0x40020410
 8006a54:	40020428 	.word	0x40020428
 8006a58:	40020440 	.word	0x40020440
 8006a5c:	40020458 	.word	0x40020458
 8006a60:	40020470 	.word	0x40020470
 8006a64:	40020488 	.word	0x40020488
 8006a68:	400204a0 	.word	0x400204a0
 8006a6c:	400204b8 	.word	0x400204b8
 8006a70:	58025408 	.word	0x58025408
 8006a74:	5802541c 	.word	0x5802541c
 8006a78:	58025430 	.word	0x58025430
 8006a7c:	58025444 	.word	0x58025444
 8006a80:	58025458 	.word	0x58025458
 8006a84:	5802546c 	.word	0x5802546c
 8006a88:	58025480 	.word	0x58025480
 8006a8c:	58025494 	.word	0x58025494

08006a90 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b084      	sub	sp, #16
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e237      	b.n	8006f12 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	2b02      	cmp	r3, #2
 8006aac:	d004      	beq.n	8006ab8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2280      	movs	r2, #128	@ 0x80
 8006ab2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e22c      	b.n	8006f12 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a5c      	ldr	r2, [pc, #368]	@ (8006c30 <HAL_DMA_Abort_IT+0x1a0>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d04a      	beq.n	8006b58 <HAL_DMA_Abort_IT+0xc8>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a5b      	ldr	r2, [pc, #364]	@ (8006c34 <HAL_DMA_Abort_IT+0x1a4>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d045      	beq.n	8006b58 <HAL_DMA_Abort_IT+0xc8>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a59      	ldr	r2, [pc, #356]	@ (8006c38 <HAL_DMA_Abort_IT+0x1a8>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d040      	beq.n	8006b58 <HAL_DMA_Abort_IT+0xc8>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a58      	ldr	r2, [pc, #352]	@ (8006c3c <HAL_DMA_Abort_IT+0x1ac>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d03b      	beq.n	8006b58 <HAL_DMA_Abort_IT+0xc8>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a56      	ldr	r2, [pc, #344]	@ (8006c40 <HAL_DMA_Abort_IT+0x1b0>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d036      	beq.n	8006b58 <HAL_DMA_Abort_IT+0xc8>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a55      	ldr	r2, [pc, #340]	@ (8006c44 <HAL_DMA_Abort_IT+0x1b4>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d031      	beq.n	8006b58 <HAL_DMA_Abort_IT+0xc8>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a53      	ldr	r2, [pc, #332]	@ (8006c48 <HAL_DMA_Abort_IT+0x1b8>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d02c      	beq.n	8006b58 <HAL_DMA_Abort_IT+0xc8>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a52      	ldr	r2, [pc, #328]	@ (8006c4c <HAL_DMA_Abort_IT+0x1bc>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d027      	beq.n	8006b58 <HAL_DMA_Abort_IT+0xc8>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a50      	ldr	r2, [pc, #320]	@ (8006c50 <HAL_DMA_Abort_IT+0x1c0>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d022      	beq.n	8006b58 <HAL_DMA_Abort_IT+0xc8>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a4f      	ldr	r2, [pc, #316]	@ (8006c54 <HAL_DMA_Abort_IT+0x1c4>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d01d      	beq.n	8006b58 <HAL_DMA_Abort_IT+0xc8>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a4d      	ldr	r2, [pc, #308]	@ (8006c58 <HAL_DMA_Abort_IT+0x1c8>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d018      	beq.n	8006b58 <HAL_DMA_Abort_IT+0xc8>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a4c      	ldr	r2, [pc, #304]	@ (8006c5c <HAL_DMA_Abort_IT+0x1cc>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d013      	beq.n	8006b58 <HAL_DMA_Abort_IT+0xc8>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a4a      	ldr	r2, [pc, #296]	@ (8006c60 <HAL_DMA_Abort_IT+0x1d0>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d00e      	beq.n	8006b58 <HAL_DMA_Abort_IT+0xc8>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a49      	ldr	r2, [pc, #292]	@ (8006c64 <HAL_DMA_Abort_IT+0x1d4>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d009      	beq.n	8006b58 <HAL_DMA_Abort_IT+0xc8>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a47      	ldr	r2, [pc, #284]	@ (8006c68 <HAL_DMA_Abort_IT+0x1d8>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d004      	beq.n	8006b58 <HAL_DMA_Abort_IT+0xc8>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a46      	ldr	r2, [pc, #280]	@ (8006c6c <HAL_DMA_Abort_IT+0x1dc>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d101      	bne.n	8006b5c <HAL_DMA_Abort_IT+0xcc>
 8006b58:	2301      	movs	r3, #1
 8006b5a:	e000      	b.n	8006b5e <HAL_DMA_Abort_IT+0xce>
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	f000 8086 	beq.w	8006c70 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2204      	movs	r2, #4
 8006b68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a2f      	ldr	r2, [pc, #188]	@ (8006c30 <HAL_DMA_Abort_IT+0x1a0>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d04a      	beq.n	8006c0c <HAL_DMA_Abort_IT+0x17c>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a2e      	ldr	r2, [pc, #184]	@ (8006c34 <HAL_DMA_Abort_IT+0x1a4>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d045      	beq.n	8006c0c <HAL_DMA_Abort_IT+0x17c>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a2c      	ldr	r2, [pc, #176]	@ (8006c38 <HAL_DMA_Abort_IT+0x1a8>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d040      	beq.n	8006c0c <HAL_DMA_Abort_IT+0x17c>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a2b      	ldr	r2, [pc, #172]	@ (8006c3c <HAL_DMA_Abort_IT+0x1ac>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d03b      	beq.n	8006c0c <HAL_DMA_Abort_IT+0x17c>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a29      	ldr	r2, [pc, #164]	@ (8006c40 <HAL_DMA_Abort_IT+0x1b0>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d036      	beq.n	8006c0c <HAL_DMA_Abort_IT+0x17c>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a28      	ldr	r2, [pc, #160]	@ (8006c44 <HAL_DMA_Abort_IT+0x1b4>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d031      	beq.n	8006c0c <HAL_DMA_Abort_IT+0x17c>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a26      	ldr	r2, [pc, #152]	@ (8006c48 <HAL_DMA_Abort_IT+0x1b8>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d02c      	beq.n	8006c0c <HAL_DMA_Abort_IT+0x17c>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a25      	ldr	r2, [pc, #148]	@ (8006c4c <HAL_DMA_Abort_IT+0x1bc>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d027      	beq.n	8006c0c <HAL_DMA_Abort_IT+0x17c>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a23      	ldr	r2, [pc, #140]	@ (8006c50 <HAL_DMA_Abort_IT+0x1c0>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d022      	beq.n	8006c0c <HAL_DMA_Abort_IT+0x17c>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a22      	ldr	r2, [pc, #136]	@ (8006c54 <HAL_DMA_Abort_IT+0x1c4>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d01d      	beq.n	8006c0c <HAL_DMA_Abort_IT+0x17c>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a20      	ldr	r2, [pc, #128]	@ (8006c58 <HAL_DMA_Abort_IT+0x1c8>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d018      	beq.n	8006c0c <HAL_DMA_Abort_IT+0x17c>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a1f      	ldr	r2, [pc, #124]	@ (8006c5c <HAL_DMA_Abort_IT+0x1cc>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d013      	beq.n	8006c0c <HAL_DMA_Abort_IT+0x17c>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a1d      	ldr	r2, [pc, #116]	@ (8006c60 <HAL_DMA_Abort_IT+0x1d0>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d00e      	beq.n	8006c0c <HAL_DMA_Abort_IT+0x17c>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a1c      	ldr	r2, [pc, #112]	@ (8006c64 <HAL_DMA_Abort_IT+0x1d4>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d009      	beq.n	8006c0c <HAL_DMA_Abort_IT+0x17c>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a1a      	ldr	r2, [pc, #104]	@ (8006c68 <HAL_DMA_Abort_IT+0x1d8>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d004      	beq.n	8006c0c <HAL_DMA_Abort_IT+0x17c>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a19      	ldr	r2, [pc, #100]	@ (8006c6c <HAL_DMA_Abort_IT+0x1dc>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d108      	bne.n	8006c1e <HAL_DMA_Abort_IT+0x18e>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f022 0201 	bic.w	r2, r2, #1
 8006c1a:	601a      	str	r2, [r3, #0]
 8006c1c:	e178      	b.n	8006f10 <HAL_DMA_Abort_IT+0x480>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	681a      	ldr	r2, [r3, #0]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f022 0201 	bic.w	r2, r2, #1
 8006c2c:	601a      	str	r2, [r3, #0]
 8006c2e:	e16f      	b.n	8006f10 <HAL_DMA_Abort_IT+0x480>
 8006c30:	40020010 	.word	0x40020010
 8006c34:	40020028 	.word	0x40020028
 8006c38:	40020040 	.word	0x40020040
 8006c3c:	40020058 	.word	0x40020058
 8006c40:	40020070 	.word	0x40020070
 8006c44:	40020088 	.word	0x40020088
 8006c48:	400200a0 	.word	0x400200a0
 8006c4c:	400200b8 	.word	0x400200b8
 8006c50:	40020410 	.word	0x40020410
 8006c54:	40020428 	.word	0x40020428
 8006c58:	40020440 	.word	0x40020440
 8006c5c:	40020458 	.word	0x40020458
 8006c60:	40020470 	.word	0x40020470
 8006c64:	40020488 	.word	0x40020488
 8006c68:	400204a0 	.word	0x400204a0
 8006c6c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f022 020e 	bic.w	r2, r2, #14
 8006c7e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a6c      	ldr	r2, [pc, #432]	@ (8006e38 <HAL_DMA_Abort_IT+0x3a8>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d04a      	beq.n	8006d20 <HAL_DMA_Abort_IT+0x290>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a6b      	ldr	r2, [pc, #428]	@ (8006e3c <HAL_DMA_Abort_IT+0x3ac>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d045      	beq.n	8006d20 <HAL_DMA_Abort_IT+0x290>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a69      	ldr	r2, [pc, #420]	@ (8006e40 <HAL_DMA_Abort_IT+0x3b0>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d040      	beq.n	8006d20 <HAL_DMA_Abort_IT+0x290>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a68      	ldr	r2, [pc, #416]	@ (8006e44 <HAL_DMA_Abort_IT+0x3b4>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d03b      	beq.n	8006d20 <HAL_DMA_Abort_IT+0x290>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a66      	ldr	r2, [pc, #408]	@ (8006e48 <HAL_DMA_Abort_IT+0x3b8>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d036      	beq.n	8006d20 <HAL_DMA_Abort_IT+0x290>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a65      	ldr	r2, [pc, #404]	@ (8006e4c <HAL_DMA_Abort_IT+0x3bc>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d031      	beq.n	8006d20 <HAL_DMA_Abort_IT+0x290>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a63      	ldr	r2, [pc, #396]	@ (8006e50 <HAL_DMA_Abort_IT+0x3c0>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d02c      	beq.n	8006d20 <HAL_DMA_Abort_IT+0x290>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a62      	ldr	r2, [pc, #392]	@ (8006e54 <HAL_DMA_Abort_IT+0x3c4>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d027      	beq.n	8006d20 <HAL_DMA_Abort_IT+0x290>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a60      	ldr	r2, [pc, #384]	@ (8006e58 <HAL_DMA_Abort_IT+0x3c8>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d022      	beq.n	8006d20 <HAL_DMA_Abort_IT+0x290>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a5f      	ldr	r2, [pc, #380]	@ (8006e5c <HAL_DMA_Abort_IT+0x3cc>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d01d      	beq.n	8006d20 <HAL_DMA_Abort_IT+0x290>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	4a5d      	ldr	r2, [pc, #372]	@ (8006e60 <HAL_DMA_Abort_IT+0x3d0>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d018      	beq.n	8006d20 <HAL_DMA_Abort_IT+0x290>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a5c      	ldr	r2, [pc, #368]	@ (8006e64 <HAL_DMA_Abort_IT+0x3d4>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d013      	beq.n	8006d20 <HAL_DMA_Abort_IT+0x290>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a5a      	ldr	r2, [pc, #360]	@ (8006e68 <HAL_DMA_Abort_IT+0x3d8>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d00e      	beq.n	8006d20 <HAL_DMA_Abort_IT+0x290>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a59      	ldr	r2, [pc, #356]	@ (8006e6c <HAL_DMA_Abort_IT+0x3dc>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d009      	beq.n	8006d20 <HAL_DMA_Abort_IT+0x290>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a57      	ldr	r2, [pc, #348]	@ (8006e70 <HAL_DMA_Abort_IT+0x3e0>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d004      	beq.n	8006d20 <HAL_DMA_Abort_IT+0x290>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a56      	ldr	r2, [pc, #344]	@ (8006e74 <HAL_DMA_Abort_IT+0x3e4>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d108      	bne.n	8006d32 <HAL_DMA_Abort_IT+0x2a2>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f022 0201 	bic.w	r2, r2, #1
 8006d2e:	601a      	str	r2, [r3, #0]
 8006d30:	e007      	b.n	8006d42 <HAL_DMA_Abort_IT+0x2b2>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f022 0201 	bic.w	r2, r2, #1
 8006d40:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a3c      	ldr	r2, [pc, #240]	@ (8006e38 <HAL_DMA_Abort_IT+0x3a8>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d072      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a3a      	ldr	r2, [pc, #232]	@ (8006e3c <HAL_DMA_Abort_IT+0x3ac>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d06d      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a39      	ldr	r2, [pc, #228]	@ (8006e40 <HAL_DMA_Abort_IT+0x3b0>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d068      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a37      	ldr	r2, [pc, #220]	@ (8006e44 <HAL_DMA_Abort_IT+0x3b4>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d063      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a36      	ldr	r2, [pc, #216]	@ (8006e48 <HAL_DMA_Abort_IT+0x3b8>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d05e      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a34      	ldr	r2, [pc, #208]	@ (8006e4c <HAL_DMA_Abort_IT+0x3bc>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d059      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a33      	ldr	r2, [pc, #204]	@ (8006e50 <HAL_DMA_Abort_IT+0x3c0>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d054      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4a31      	ldr	r2, [pc, #196]	@ (8006e54 <HAL_DMA_Abort_IT+0x3c4>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d04f      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a30      	ldr	r2, [pc, #192]	@ (8006e58 <HAL_DMA_Abort_IT+0x3c8>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d04a      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a2e      	ldr	r2, [pc, #184]	@ (8006e5c <HAL_DMA_Abort_IT+0x3cc>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d045      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a2d      	ldr	r2, [pc, #180]	@ (8006e60 <HAL_DMA_Abort_IT+0x3d0>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d040      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a2b      	ldr	r2, [pc, #172]	@ (8006e64 <HAL_DMA_Abort_IT+0x3d4>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d03b      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a2a      	ldr	r2, [pc, #168]	@ (8006e68 <HAL_DMA_Abort_IT+0x3d8>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d036      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a28      	ldr	r2, [pc, #160]	@ (8006e6c <HAL_DMA_Abort_IT+0x3dc>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d031      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a27      	ldr	r2, [pc, #156]	@ (8006e70 <HAL_DMA_Abort_IT+0x3e0>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d02c      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a25      	ldr	r2, [pc, #148]	@ (8006e74 <HAL_DMA_Abort_IT+0x3e4>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d027      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a24      	ldr	r2, [pc, #144]	@ (8006e78 <HAL_DMA_Abort_IT+0x3e8>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d022      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a22      	ldr	r2, [pc, #136]	@ (8006e7c <HAL_DMA_Abort_IT+0x3ec>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d01d      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a21      	ldr	r2, [pc, #132]	@ (8006e80 <HAL_DMA_Abort_IT+0x3f0>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d018      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a1f      	ldr	r2, [pc, #124]	@ (8006e84 <HAL_DMA_Abort_IT+0x3f4>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d013      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a1e      	ldr	r2, [pc, #120]	@ (8006e88 <HAL_DMA_Abort_IT+0x3f8>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d00e      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a1c      	ldr	r2, [pc, #112]	@ (8006e8c <HAL_DMA_Abort_IT+0x3fc>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d009      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a1b      	ldr	r2, [pc, #108]	@ (8006e90 <HAL_DMA_Abort_IT+0x400>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d004      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x3a2>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a19      	ldr	r2, [pc, #100]	@ (8006e94 <HAL_DMA_Abort_IT+0x404>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d132      	bne.n	8006e98 <HAL_DMA_Abort_IT+0x408>
 8006e32:	2301      	movs	r3, #1
 8006e34:	e031      	b.n	8006e9a <HAL_DMA_Abort_IT+0x40a>
 8006e36:	bf00      	nop
 8006e38:	40020010 	.word	0x40020010
 8006e3c:	40020028 	.word	0x40020028
 8006e40:	40020040 	.word	0x40020040
 8006e44:	40020058 	.word	0x40020058
 8006e48:	40020070 	.word	0x40020070
 8006e4c:	40020088 	.word	0x40020088
 8006e50:	400200a0 	.word	0x400200a0
 8006e54:	400200b8 	.word	0x400200b8
 8006e58:	40020410 	.word	0x40020410
 8006e5c:	40020428 	.word	0x40020428
 8006e60:	40020440 	.word	0x40020440
 8006e64:	40020458 	.word	0x40020458
 8006e68:	40020470 	.word	0x40020470
 8006e6c:	40020488 	.word	0x40020488
 8006e70:	400204a0 	.word	0x400204a0
 8006e74:	400204b8 	.word	0x400204b8
 8006e78:	58025408 	.word	0x58025408
 8006e7c:	5802541c 	.word	0x5802541c
 8006e80:	58025430 	.word	0x58025430
 8006e84:	58025444 	.word	0x58025444
 8006e88:	58025458 	.word	0x58025458
 8006e8c:	5802546c 	.word	0x5802546c
 8006e90:	58025480 	.word	0x58025480
 8006e94:	58025494 	.word	0x58025494
 8006e98:	2300      	movs	r3, #0
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d028      	beq.n	8006ef0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ea8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006eac:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006eb2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006eb8:	f003 031f 	and.w	r3, r3, #31
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	409a      	lsls	r2, r3
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ec8:	687a      	ldr	r2, [r7, #4]
 8006eca:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006ecc:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d00c      	beq.n	8006ef0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006eda:	681a      	ldr	r2, [r3, #0]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ee0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006ee4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006eea:	687a      	ldr	r2, [r7, #4]
 8006eec:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006eee:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2200      	movs	r2, #0
 8006efc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d003      	beq.n	8006f10 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006f10:	2300      	movs	r3, #0
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	3710      	adds	r7, #16
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop

08006f1c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b08a      	sub	sp, #40	@ 0x28
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006f24:	2300      	movs	r3, #0
 8006f26:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006f28:	4b67      	ldr	r3, [pc, #412]	@ (80070c8 <HAL_DMA_IRQHandler+0x1ac>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a67      	ldr	r2, [pc, #412]	@ (80070cc <HAL_DMA_IRQHandler+0x1b0>)
 8006f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f32:	0a9b      	lsrs	r3, r3, #10
 8006f34:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f3a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f40:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8006f42:	6a3b      	ldr	r3, [r7, #32]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006f48:	69fb      	ldr	r3, [r7, #28]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a5f      	ldr	r2, [pc, #380]	@ (80070d0 <HAL_DMA_IRQHandler+0x1b4>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d04a      	beq.n	8006fee <HAL_DMA_IRQHandler+0xd2>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a5d      	ldr	r2, [pc, #372]	@ (80070d4 <HAL_DMA_IRQHandler+0x1b8>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d045      	beq.n	8006fee <HAL_DMA_IRQHandler+0xd2>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a5c      	ldr	r2, [pc, #368]	@ (80070d8 <HAL_DMA_IRQHandler+0x1bc>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d040      	beq.n	8006fee <HAL_DMA_IRQHandler+0xd2>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a5a      	ldr	r2, [pc, #360]	@ (80070dc <HAL_DMA_IRQHandler+0x1c0>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d03b      	beq.n	8006fee <HAL_DMA_IRQHandler+0xd2>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a59      	ldr	r2, [pc, #356]	@ (80070e0 <HAL_DMA_IRQHandler+0x1c4>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d036      	beq.n	8006fee <HAL_DMA_IRQHandler+0xd2>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a57      	ldr	r2, [pc, #348]	@ (80070e4 <HAL_DMA_IRQHandler+0x1c8>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d031      	beq.n	8006fee <HAL_DMA_IRQHandler+0xd2>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a56      	ldr	r2, [pc, #344]	@ (80070e8 <HAL_DMA_IRQHandler+0x1cc>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d02c      	beq.n	8006fee <HAL_DMA_IRQHandler+0xd2>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a54      	ldr	r2, [pc, #336]	@ (80070ec <HAL_DMA_IRQHandler+0x1d0>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d027      	beq.n	8006fee <HAL_DMA_IRQHandler+0xd2>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a53      	ldr	r2, [pc, #332]	@ (80070f0 <HAL_DMA_IRQHandler+0x1d4>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d022      	beq.n	8006fee <HAL_DMA_IRQHandler+0xd2>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a51      	ldr	r2, [pc, #324]	@ (80070f4 <HAL_DMA_IRQHandler+0x1d8>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d01d      	beq.n	8006fee <HAL_DMA_IRQHandler+0xd2>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a50      	ldr	r2, [pc, #320]	@ (80070f8 <HAL_DMA_IRQHandler+0x1dc>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d018      	beq.n	8006fee <HAL_DMA_IRQHandler+0xd2>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a4e      	ldr	r2, [pc, #312]	@ (80070fc <HAL_DMA_IRQHandler+0x1e0>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d013      	beq.n	8006fee <HAL_DMA_IRQHandler+0xd2>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a4d      	ldr	r2, [pc, #308]	@ (8007100 <HAL_DMA_IRQHandler+0x1e4>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d00e      	beq.n	8006fee <HAL_DMA_IRQHandler+0xd2>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4a4b      	ldr	r2, [pc, #300]	@ (8007104 <HAL_DMA_IRQHandler+0x1e8>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d009      	beq.n	8006fee <HAL_DMA_IRQHandler+0xd2>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a4a      	ldr	r2, [pc, #296]	@ (8007108 <HAL_DMA_IRQHandler+0x1ec>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d004      	beq.n	8006fee <HAL_DMA_IRQHandler+0xd2>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a48      	ldr	r2, [pc, #288]	@ (800710c <HAL_DMA_IRQHandler+0x1f0>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d101      	bne.n	8006ff2 <HAL_DMA_IRQHandler+0xd6>
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e000      	b.n	8006ff4 <HAL_DMA_IRQHandler+0xd8>
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	f000 842b 	beq.w	8007850 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ffe:	f003 031f 	and.w	r3, r3, #31
 8007002:	2208      	movs	r2, #8
 8007004:	409a      	lsls	r2, r3
 8007006:	69bb      	ldr	r3, [r7, #24]
 8007008:	4013      	ands	r3, r2
 800700a:	2b00      	cmp	r3, #0
 800700c:	f000 80a2 	beq.w	8007154 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a2e      	ldr	r2, [pc, #184]	@ (80070d0 <HAL_DMA_IRQHandler+0x1b4>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d04a      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x194>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a2d      	ldr	r2, [pc, #180]	@ (80070d4 <HAL_DMA_IRQHandler+0x1b8>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d045      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x194>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a2b      	ldr	r2, [pc, #172]	@ (80070d8 <HAL_DMA_IRQHandler+0x1bc>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d040      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x194>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a2a      	ldr	r2, [pc, #168]	@ (80070dc <HAL_DMA_IRQHandler+0x1c0>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d03b      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x194>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a28      	ldr	r2, [pc, #160]	@ (80070e0 <HAL_DMA_IRQHandler+0x1c4>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d036      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x194>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a27      	ldr	r2, [pc, #156]	@ (80070e4 <HAL_DMA_IRQHandler+0x1c8>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d031      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x194>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a25      	ldr	r2, [pc, #148]	@ (80070e8 <HAL_DMA_IRQHandler+0x1cc>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d02c      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x194>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a24      	ldr	r2, [pc, #144]	@ (80070ec <HAL_DMA_IRQHandler+0x1d0>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d027      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x194>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a22      	ldr	r2, [pc, #136]	@ (80070f0 <HAL_DMA_IRQHandler+0x1d4>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d022      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x194>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a21      	ldr	r2, [pc, #132]	@ (80070f4 <HAL_DMA_IRQHandler+0x1d8>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d01d      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x194>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a1f      	ldr	r2, [pc, #124]	@ (80070f8 <HAL_DMA_IRQHandler+0x1dc>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d018      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x194>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a1e      	ldr	r2, [pc, #120]	@ (80070fc <HAL_DMA_IRQHandler+0x1e0>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d013      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x194>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a1c      	ldr	r2, [pc, #112]	@ (8007100 <HAL_DMA_IRQHandler+0x1e4>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d00e      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x194>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a1b      	ldr	r2, [pc, #108]	@ (8007104 <HAL_DMA_IRQHandler+0x1e8>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d009      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x194>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a19      	ldr	r2, [pc, #100]	@ (8007108 <HAL_DMA_IRQHandler+0x1ec>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d004      	beq.n	80070b0 <HAL_DMA_IRQHandler+0x194>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a18      	ldr	r2, [pc, #96]	@ (800710c <HAL_DMA_IRQHandler+0x1f0>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d12f      	bne.n	8007110 <HAL_DMA_IRQHandler+0x1f4>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f003 0304 	and.w	r3, r3, #4
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	bf14      	ite	ne
 80070be:	2301      	movne	r3, #1
 80070c0:	2300      	moveq	r3, #0
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	e02e      	b.n	8007124 <HAL_DMA_IRQHandler+0x208>
 80070c6:	bf00      	nop
 80070c8:	240000a8 	.word	0x240000a8
 80070cc:	1b4e81b5 	.word	0x1b4e81b5
 80070d0:	40020010 	.word	0x40020010
 80070d4:	40020028 	.word	0x40020028
 80070d8:	40020040 	.word	0x40020040
 80070dc:	40020058 	.word	0x40020058
 80070e0:	40020070 	.word	0x40020070
 80070e4:	40020088 	.word	0x40020088
 80070e8:	400200a0 	.word	0x400200a0
 80070ec:	400200b8 	.word	0x400200b8
 80070f0:	40020410 	.word	0x40020410
 80070f4:	40020428 	.word	0x40020428
 80070f8:	40020440 	.word	0x40020440
 80070fc:	40020458 	.word	0x40020458
 8007100:	40020470 	.word	0x40020470
 8007104:	40020488 	.word	0x40020488
 8007108:	400204a0 	.word	0x400204a0
 800710c:	400204b8 	.word	0x400204b8
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f003 0308 	and.w	r3, r3, #8
 800711a:	2b00      	cmp	r3, #0
 800711c:	bf14      	ite	ne
 800711e:	2301      	movne	r3, #1
 8007120:	2300      	moveq	r3, #0
 8007122:	b2db      	uxtb	r3, r3
 8007124:	2b00      	cmp	r3, #0
 8007126:	d015      	beq.n	8007154 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f022 0204 	bic.w	r2, r2, #4
 8007136:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800713c:	f003 031f 	and.w	r3, r3, #31
 8007140:	2208      	movs	r2, #8
 8007142:	409a      	lsls	r2, r3
 8007144:	6a3b      	ldr	r3, [r7, #32]
 8007146:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800714c:	f043 0201 	orr.w	r2, r3, #1
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007158:	f003 031f 	and.w	r3, r3, #31
 800715c:	69ba      	ldr	r2, [r7, #24]
 800715e:	fa22 f303 	lsr.w	r3, r2, r3
 8007162:	f003 0301 	and.w	r3, r3, #1
 8007166:	2b00      	cmp	r3, #0
 8007168:	d06e      	beq.n	8007248 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a69      	ldr	r2, [pc, #420]	@ (8007314 <HAL_DMA_IRQHandler+0x3f8>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d04a      	beq.n	800720a <HAL_DMA_IRQHandler+0x2ee>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a67      	ldr	r2, [pc, #412]	@ (8007318 <HAL_DMA_IRQHandler+0x3fc>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d045      	beq.n	800720a <HAL_DMA_IRQHandler+0x2ee>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a66      	ldr	r2, [pc, #408]	@ (800731c <HAL_DMA_IRQHandler+0x400>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d040      	beq.n	800720a <HAL_DMA_IRQHandler+0x2ee>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a64      	ldr	r2, [pc, #400]	@ (8007320 <HAL_DMA_IRQHandler+0x404>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d03b      	beq.n	800720a <HAL_DMA_IRQHandler+0x2ee>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a63      	ldr	r2, [pc, #396]	@ (8007324 <HAL_DMA_IRQHandler+0x408>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d036      	beq.n	800720a <HAL_DMA_IRQHandler+0x2ee>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a61      	ldr	r2, [pc, #388]	@ (8007328 <HAL_DMA_IRQHandler+0x40c>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d031      	beq.n	800720a <HAL_DMA_IRQHandler+0x2ee>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a60      	ldr	r2, [pc, #384]	@ (800732c <HAL_DMA_IRQHandler+0x410>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d02c      	beq.n	800720a <HAL_DMA_IRQHandler+0x2ee>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a5e      	ldr	r2, [pc, #376]	@ (8007330 <HAL_DMA_IRQHandler+0x414>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d027      	beq.n	800720a <HAL_DMA_IRQHandler+0x2ee>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a5d      	ldr	r2, [pc, #372]	@ (8007334 <HAL_DMA_IRQHandler+0x418>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d022      	beq.n	800720a <HAL_DMA_IRQHandler+0x2ee>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a5b      	ldr	r2, [pc, #364]	@ (8007338 <HAL_DMA_IRQHandler+0x41c>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d01d      	beq.n	800720a <HAL_DMA_IRQHandler+0x2ee>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a5a      	ldr	r2, [pc, #360]	@ (800733c <HAL_DMA_IRQHandler+0x420>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d018      	beq.n	800720a <HAL_DMA_IRQHandler+0x2ee>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a58      	ldr	r2, [pc, #352]	@ (8007340 <HAL_DMA_IRQHandler+0x424>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d013      	beq.n	800720a <HAL_DMA_IRQHandler+0x2ee>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a57      	ldr	r2, [pc, #348]	@ (8007344 <HAL_DMA_IRQHandler+0x428>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d00e      	beq.n	800720a <HAL_DMA_IRQHandler+0x2ee>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a55      	ldr	r2, [pc, #340]	@ (8007348 <HAL_DMA_IRQHandler+0x42c>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d009      	beq.n	800720a <HAL_DMA_IRQHandler+0x2ee>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a54      	ldr	r2, [pc, #336]	@ (800734c <HAL_DMA_IRQHandler+0x430>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d004      	beq.n	800720a <HAL_DMA_IRQHandler+0x2ee>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4a52      	ldr	r2, [pc, #328]	@ (8007350 <HAL_DMA_IRQHandler+0x434>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d10a      	bne.n	8007220 <HAL_DMA_IRQHandler+0x304>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	695b      	ldr	r3, [r3, #20]
 8007210:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007214:	2b00      	cmp	r3, #0
 8007216:	bf14      	ite	ne
 8007218:	2301      	movne	r3, #1
 800721a:	2300      	moveq	r3, #0
 800721c:	b2db      	uxtb	r3, r3
 800721e:	e003      	b.n	8007228 <HAL_DMA_IRQHandler+0x30c>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2300      	movs	r3, #0
 8007228:	2b00      	cmp	r3, #0
 800722a:	d00d      	beq.n	8007248 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007230:	f003 031f 	and.w	r3, r3, #31
 8007234:	2201      	movs	r2, #1
 8007236:	409a      	lsls	r2, r3
 8007238:	6a3b      	ldr	r3, [r7, #32]
 800723a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007240:	f043 0202 	orr.w	r2, r3, #2
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800724c:	f003 031f 	and.w	r3, r3, #31
 8007250:	2204      	movs	r2, #4
 8007252:	409a      	lsls	r2, r3
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	4013      	ands	r3, r2
 8007258:	2b00      	cmp	r3, #0
 800725a:	f000 808f 	beq.w	800737c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a2c      	ldr	r2, [pc, #176]	@ (8007314 <HAL_DMA_IRQHandler+0x3f8>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d04a      	beq.n	80072fe <HAL_DMA_IRQHandler+0x3e2>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a2a      	ldr	r2, [pc, #168]	@ (8007318 <HAL_DMA_IRQHandler+0x3fc>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d045      	beq.n	80072fe <HAL_DMA_IRQHandler+0x3e2>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a29      	ldr	r2, [pc, #164]	@ (800731c <HAL_DMA_IRQHandler+0x400>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d040      	beq.n	80072fe <HAL_DMA_IRQHandler+0x3e2>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a27      	ldr	r2, [pc, #156]	@ (8007320 <HAL_DMA_IRQHandler+0x404>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d03b      	beq.n	80072fe <HAL_DMA_IRQHandler+0x3e2>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a26      	ldr	r2, [pc, #152]	@ (8007324 <HAL_DMA_IRQHandler+0x408>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d036      	beq.n	80072fe <HAL_DMA_IRQHandler+0x3e2>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a24      	ldr	r2, [pc, #144]	@ (8007328 <HAL_DMA_IRQHandler+0x40c>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d031      	beq.n	80072fe <HAL_DMA_IRQHandler+0x3e2>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a23      	ldr	r2, [pc, #140]	@ (800732c <HAL_DMA_IRQHandler+0x410>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d02c      	beq.n	80072fe <HAL_DMA_IRQHandler+0x3e2>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a21      	ldr	r2, [pc, #132]	@ (8007330 <HAL_DMA_IRQHandler+0x414>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d027      	beq.n	80072fe <HAL_DMA_IRQHandler+0x3e2>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a20      	ldr	r2, [pc, #128]	@ (8007334 <HAL_DMA_IRQHandler+0x418>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d022      	beq.n	80072fe <HAL_DMA_IRQHandler+0x3e2>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a1e      	ldr	r2, [pc, #120]	@ (8007338 <HAL_DMA_IRQHandler+0x41c>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d01d      	beq.n	80072fe <HAL_DMA_IRQHandler+0x3e2>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a1d      	ldr	r2, [pc, #116]	@ (800733c <HAL_DMA_IRQHandler+0x420>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d018      	beq.n	80072fe <HAL_DMA_IRQHandler+0x3e2>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a1b      	ldr	r2, [pc, #108]	@ (8007340 <HAL_DMA_IRQHandler+0x424>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d013      	beq.n	80072fe <HAL_DMA_IRQHandler+0x3e2>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a1a      	ldr	r2, [pc, #104]	@ (8007344 <HAL_DMA_IRQHandler+0x428>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d00e      	beq.n	80072fe <HAL_DMA_IRQHandler+0x3e2>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a18      	ldr	r2, [pc, #96]	@ (8007348 <HAL_DMA_IRQHandler+0x42c>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d009      	beq.n	80072fe <HAL_DMA_IRQHandler+0x3e2>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a17      	ldr	r2, [pc, #92]	@ (800734c <HAL_DMA_IRQHandler+0x430>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d004      	beq.n	80072fe <HAL_DMA_IRQHandler+0x3e2>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a15      	ldr	r2, [pc, #84]	@ (8007350 <HAL_DMA_IRQHandler+0x434>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d12a      	bne.n	8007354 <HAL_DMA_IRQHandler+0x438>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f003 0302 	and.w	r3, r3, #2
 8007308:	2b00      	cmp	r3, #0
 800730a:	bf14      	ite	ne
 800730c:	2301      	movne	r3, #1
 800730e:	2300      	moveq	r3, #0
 8007310:	b2db      	uxtb	r3, r3
 8007312:	e023      	b.n	800735c <HAL_DMA_IRQHandler+0x440>
 8007314:	40020010 	.word	0x40020010
 8007318:	40020028 	.word	0x40020028
 800731c:	40020040 	.word	0x40020040
 8007320:	40020058 	.word	0x40020058
 8007324:	40020070 	.word	0x40020070
 8007328:	40020088 	.word	0x40020088
 800732c:	400200a0 	.word	0x400200a0
 8007330:	400200b8 	.word	0x400200b8
 8007334:	40020410 	.word	0x40020410
 8007338:	40020428 	.word	0x40020428
 800733c:	40020440 	.word	0x40020440
 8007340:	40020458 	.word	0x40020458
 8007344:	40020470 	.word	0x40020470
 8007348:	40020488 	.word	0x40020488
 800734c:	400204a0 	.word	0x400204a0
 8007350:	400204b8 	.word	0x400204b8
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2300      	movs	r3, #0
 800735c:	2b00      	cmp	r3, #0
 800735e:	d00d      	beq.n	800737c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007364:	f003 031f 	and.w	r3, r3, #31
 8007368:	2204      	movs	r2, #4
 800736a:	409a      	lsls	r2, r3
 800736c:	6a3b      	ldr	r3, [r7, #32]
 800736e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007374:	f043 0204 	orr.w	r2, r3, #4
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007380:	f003 031f 	and.w	r3, r3, #31
 8007384:	2210      	movs	r2, #16
 8007386:	409a      	lsls	r2, r3
 8007388:	69bb      	ldr	r3, [r7, #24]
 800738a:	4013      	ands	r3, r2
 800738c:	2b00      	cmp	r3, #0
 800738e:	f000 80a6 	beq.w	80074de <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a85      	ldr	r2, [pc, #532]	@ (80075ac <HAL_DMA_IRQHandler+0x690>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d04a      	beq.n	8007432 <HAL_DMA_IRQHandler+0x516>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a83      	ldr	r2, [pc, #524]	@ (80075b0 <HAL_DMA_IRQHandler+0x694>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d045      	beq.n	8007432 <HAL_DMA_IRQHandler+0x516>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a82      	ldr	r2, [pc, #520]	@ (80075b4 <HAL_DMA_IRQHandler+0x698>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d040      	beq.n	8007432 <HAL_DMA_IRQHandler+0x516>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a80      	ldr	r2, [pc, #512]	@ (80075b8 <HAL_DMA_IRQHandler+0x69c>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d03b      	beq.n	8007432 <HAL_DMA_IRQHandler+0x516>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a7f      	ldr	r2, [pc, #508]	@ (80075bc <HAL_DMA_IRQHandler+0x6a0>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d036      	beq.n	8007432 <HAL_DMA_IRQHandler+0x516>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a7d      	ldr	r2, [pc, #500]	@ (80075c0 <HAL_DMA_IRQHandler+0x6a4>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d031      	beq.n	8007432 <HAL_DMA_IRQHandler+0x516>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a7c      	ldr	r2, [pc, #496]	@ (80075c4 <HAL_DMA_IRQHandler+0x6a8>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d02c      	beq.n	8007432 <HAL_DMA_IRQHandler+0x516>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a7a      	ldr	r2, [pc, #488]	@ (80075c8 <HAL_DMA_IRQHandler+0x6ac>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d027      	beq.n	8007432 <HAL_DMA_IRQHandler+0x516>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a79      	ldr	r2, [pc, #484]	@ (80075cc <HAL_DMA_IRQHandler+0x6b0>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d022      	beq.n	8007432 <HAL_DMA_IRQHandler+0x516>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a77      	ldr	r2, [pc, #476]	@ (80075d0 <HAL_DMA_IRQHandler+0x6b4>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d01d      	beq.n	8007432 <HAL_DMA_IRQHandler+0x516>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a76      	ldr	r2, [pc, #472]	@ (80075d4 <HAL_DMA_IRQHandler+0x6b8>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d018      	beq.n	8007432 <HAL_DMA_IRQHandler+0x516>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a74      	ldr	r2, [pc, #464]	@ (80075d8 <HAL_DMA_IRQHandler+0x6bc>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d013      	beq.n	8007432 <HAL_DMA_IRQHandler+0x516>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a73      	ldr	r2, [pc, #460]	@ (80075dc <HAL_DMA_IRQHandler+0x6c0>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d00e      	beq.n	8007432 <HAL_DMA_IRQHandler+0x516>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a71      	ldr	r2, [pc, #452]	@ (80075e0 <HAL_DMA_IRQHandler+0x6c4>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d009      	beq.n	8007432 <HAL_DMA_IRQHandler+0x516>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a70      	ldr	r2, [pc, #448]	@ (80075e4 <HAL_DMA_IRQHandler+0x6c8>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d004      	beq.n	8007432 <HAL_DMA_IRQHandler+0x516>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a6e      	ldr	r2, [pc, #440]	@ (80075e8 <HAL_DMA_IRQHandler+0x6cc>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d10a      	bne.n	8007448 <HAL_DMA_IRQHandler+0x52c>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f003 0308 	and.w	r3, r3, #8
 800743c:	2b00      	cmp	r3, #0
 800743e:	bf14      	ite	ne
 8007440:	2301      	movne	r3, #1
 8007442:	2300      	moveq	r3, #0
 8007444:	b2db      	uxtb	r3, r3
 8007446:	e009      	b.n	800745c <HAL_DMA_IRQHandler+0x540>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f003 0304 	and.w	r3, r3, #4
 8007452:	2b00      	cmp	r3, #0
 8007454:	bf14      	ite	ne
 8007456:	2301      	movne	r3, #1
 8007458:	2300      	moveq	r3, #0
 800745a:	b2db      	uxtb	r3, r3
 800745c:	2b00      	cmp	r3, #0
 800745e:	d03e      	beq.n	80074de <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007464:	f003 031f 	and.w	r3, r3, #31
 8007468:	2210      	movs	r2, #16
 800746a:	409a      	lsls	r2, r3
 800746c:	6a3b      	ldr	r3, [r7, #32]
 800746e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800747a:	2b00      	cmp	r3, #0
 800747c:	d018      	beq.n	80074b0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007488:	2b00      	cmp	r3, #0
 800748a:	d108      	bne.n	800749e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007490:	2b00      	cmp	r3, #0
 8007492:	d024      	beq.n	80074de <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	4798      	blx	r3
 800749c:	e01f      	b.n	80074de <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d01b      	beq.n	80074de <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	4798      	blx	r3
 80074ae:	e016      	b.n	80074de <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d107      	bne.n	80074ce <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f022 0208 	bic.w	r2, r2, #8
 80074cc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d003      	beq.n	80074de <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074e2:	f003 031f 	and.w	r3, r3, #31
 80074e6:	2220      	movs	r2, #32
 80074e8:	409a      	lsls	r2, r3
 80074ea:	69bb      	ldr	r3, [r7, #24]
 80074ec:	4013      	ands	r3, r2
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	f000 8110 	beq.w	8007714 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a2c      	ldr	r2, [pc, #176]	@ (80075ac <HAL_DMA_IRQHandler+0x690>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d04a      	beq.n	8007594 <HAL_DMA_IRQHandler+0x678>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a2b      	ldr	r2, [pc, #172]	@ (80075b0 <HAL_DMA_IRQHandler+0x694>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d045      	beq.n	8007594 <HAL_DMA_IRQHandler+0x678>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a29      	ldr	r2, [pc, #164]	@ (80075b4 <HAL_DMA_IRQHandler+0x698>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d040      	beq.n	8007594 <HAL_DMA_IRQHandler+0x678>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a28      	ldr	r2, [pc, #160]	@ (80075b8 <HAL_DMA_IRQHandler+0x69c>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d03b      	beq.n	8007594 <HAL_DMA_IRQHandler+0x678>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a26      	ldr	r2, [pc, #152]	@ (80075bc <HAL_DMA_IRQHandler+0x6a0>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d036      	beq.n	8007594 <HAL_DMA_IRQHandler+0x678>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a25      	ldr	r2, [pc, #148]	@ (80075c0 <HAL_DMA_IRQHandler+0x6a4>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d031      	beq.n	8007594 <HAL_DMA_IRQHandler+0x678>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a23      	ldr	r2, [pc, #140]	@ (80075c4 <HAL_DMA_IRQHandler+0x6a8>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d02c      	beq.n	8007594 <HAL_DMA_IRQHandler+0x678>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a22      	ldr	r2, [pc, #136]	@ (80075c8 <HAL_DMA_IRQHandler+0x6ac>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d027      	beq.n	8007594 <HAL_DMA_IRQHandler+0x678>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a20      	ldr	r2, [pc, #128]	@ (80075cc <HAL_DMA_IRQHandler+0x6b0>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d022      	beq.n	8007594 <HAL_DMA_IRQHandler+0x678>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a1f      	ldr	r2, [pc, #124]	@ (80075d0 <HAL_DMA_IRQHandler+0x6b4>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d01d      	beq.n	8007594 <HAL_DMA_IRQHandler+0x678>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a1d      	ldr	r2, [pc, #116]	@ (80075d4 <HAL_DMA_IRQHandler+0x6b8>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d018      	beq.n	8007594 <HAL_DMA_IRQHandler+0x678>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a1c      	ldr	r2, [pc, #112]	@ (80075d8 <HAL_DMA_IRQHandler+0x6bc>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d013      	beq.n	8007594 <HAL_DMA_IRQHandler+0x678>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4a1a      	ldr	r2, [pc, #104]	@ (80075dc <HAL_DMA_IRQHandler+0x6c0>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d00e      	beq.n	8007594 <HAL_DMA_IRQHandler+0x678>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a19      	ldr	r2, [pc, #100]	@ (80075e0 <HAL_DMA_IRQHandler+0x6c4>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d009      	beq.n	8007594 <HAL_DMA_IRQHandler+0x678>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a17      	ldr	r2, [pc, #92]	@ (80075e4 <HAL_DMA_IRQHandler+0x6c8>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d004      	beq.n	8007594 <HAL_DMA_IRQHandler+0x678>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a16      	ldr	r2, [pc, #88]	@ (80075e8 <HAL_DMA_IRQHandler+0x6cc>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d12b      	bne.n	80075ec <HAL_DMA_IRQHandler+0x6d0>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f003 0310 	and.w	r3, r3, #16
 800759e:	2b00      	cmp	r3, #0
 80075a0:	bf14      	ite	ne
 80075a2:	2301      	movne	r3, #1
 80075a4:	2300      	moveq	r3, #0
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	e02a      	b.n	8007600 <HAL_DMA_IRQHandler+0x6e4>
 80075aa:	bf00      	nop
 80075ac:	40020010 	.word	0x40020010
 80075b0:	40020028 	.word	0x40020028
 80075b4:	40020040 	.word	0x40020040
 80075b8:	40020058 	.word	0x40020058
 80075bc:	40020070 	.word	0x40020070
 80075c0:	40020088 	.word	0x40020088
 80075c4:	400200a0 	.word	0x400200a0
 80075c8:	400200b8 	.word	0x400200b8
 80075cc:	40020410 	.word	0x40020410
 80075d0:	40020428 	.word	0x40020428
 80075d4:	40020440 	.word	0x40020440
 80075d8:	40020458 	.word	0x40020458
 80075dc:	40020470 	.word	0x40020470
 80075e0:	40020488 	.word	0x40020488
 80075e4:	400204a0 	.word	0x400204a0
 80075e8:	400204b8 	.word	0x400204b8
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f003 0302 	and.w	r3, r3, #2
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	bf14      	ite	ne
 80075fa:	2301      	movne	r3, #1
 80075fc:	2300      	moveq	r3, #0
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	2b00      	cmp	r3, #0
 8007602:	f000 8087 	beq.w	8007714 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800760a:	f003 031f 	and.w	r3, r3, #31
 800760e:	2220      	movs	r2, #32
 8007610:	409a      	lsls	r2, r3
 8007612:	6a3b      	ldr	r3, [r7, #32]
 8007614:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800761c:	b2db      	uxtb	r3, r3
 800761e:	2b04      	cmp	r3, #4
 8007620:	d139      	bne.n	8007696 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f022 0216 	bic.w	r2, r2, #22
 8007630:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	695a      	ldr	r2, [r3, #20]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007640:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007646:	2b00      	cmp	r3, #0
 8007648:	d103      	bne.n	8007652 <HAL_DMA_IRQHandler+0x736>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800764e:	2b00      	cmp	r3, #0
 8007650:	d007      	beq.n	8007662 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f022 0208 	bic.w	r2, r2, #8
 8007660:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007666:	f003 031f 	and.w	r3, r3, #31
 800766a:	223f      	movs	r2, #63	@ 0x3f
 800766c:	409a      	lsls	r2, r3
 800766e:	6a3b      	ldr	r3, [r7, #32]
 8007670:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2201      	movs	r2, #1
 8007676:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007686:	2b00      	cmp	r3, #0
 8007688:	f000 834a 	beq.w	8007d20 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	4798      	blx	r3
          }
          return;
 8007694:	e344      	b.n	8007d20 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d018      	beq.n	80076d6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d108      	bne.n	80076c4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d02c      	beq.n	8007714 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	4798      	blx	r3
 80076c2:	e027      	b.n	8007714 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d023      	beq.n	8007714 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	4798      	blx	r3
 80076d4:	e01e      	b.n	8007714 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d10f      	bne.n	8007704 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	681a      	ldr	r2, [r3, #0]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f022 0210 	bic.w	r2, r2, #16
 80076f2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007708:	2b00      	cmp	r3, #0
 800770a:	d003      	beq.n	8007714 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007718:	2b00      	cmp	r3, #0
 800771a:	f000 8306 	beq.w	8007d2a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007722:	f003 0301 	and.w	r3, r3, #1
 8007726:	2b00      	cmp	r3, #0
 8007728:	f000 8088 	beq.w	800783c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2204      	movs	r2, #4
 8007730:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a7a      	ldr	r2, [pc, #488]	@ (8007924 <HAL_DMA_IRQHandler+0xa08>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d04a      	beq.n	80077d4 <HAL_DMA_IRQHandler+0x8b8>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a79      	ldr	r2, [pc, #484]	@ (8007928 <HAL_DMA_IRQHandler+0xa0c>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d045      	beq.n	80077d4 <HAL_DMA_IRQHandler+0x8b8>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a77      	ldr	r2, [pc, #476]	@ (800792c <HAL_DMA_IRQHandler+0xa10>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d040      	beq.n	80077d4 <HAL_DMA_IRQHandler+0x8b8>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4a76      	ldr	r2, [pc, #472]	@ (8007930 <HAL_DMA_IRQHandler+0xa14>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d03b      	beq.n	80077d4 <HAL_DMA_IRQHandler+0x8b8>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a74      	ldr	r2, [pc, #464]	@ (8007934 <HAL_DMA_IRQHandler+0xa18>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d036      	beq.n	80077d4 <HAL_DMA_IRQHandler+0x8b8>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4a73      	ldr	r2, [pc, #460]	@ (8007938 <HAL_DMA_IRQHandler+0xa1c>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d031      	beq.n	80077d4 <HAL_DMA_IRQHandler+0x8b8>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a71      	ldr	r2, [pc, #452]	@ (800793c <HAL_DMA_IRQHandler+0xa20>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d02c      	beq.n	80077d4 <HAL_DMA_IRQHandler+0x8b8>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a70      	ldr	r2, [pc, #448]	@ (8007940 <HAL_DMA_IRQHandler+0xa24>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d027      	beq.n	80077d4 <HAL_DMA_IRQHandler+0x8b8>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a6e      	ldr	r2, [pc, #440]	@ (8007944 <HAL_DMA_IRQHandler+0xa28>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d022      	beq.n	80077d4 <HAL_DMA_IRQHandler+0x8b8>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4a6d      	ldr	r2, [pc, #436]	@ (8007948 <HAL_DMA_IRQHandler+0xa2c>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d01d      	beq.n	80077d4 <HAL_DMA_IRQHandler+0x8b8>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a6b      	ldr	r2, [pc, #428]	@ (800794c <HAL_DMA_IRQHandler+0xa30>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d018      	beq.n	80077d4 <HAL_DMA_IRQHandler+0x8b8>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4a6a      	ldr	r2, [pc, #424]	@ (8007950 <HAL_DMA_IRQHandler+0xa34>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d013      	beq.n	80077d4 <HAL_DMA_IRQHandler+0x8b8>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4a68      	ldr	r2, [pc, #416]	@ (8007954 <HAL_DMA_IRQHandler+0xa38>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d00e      	beq.n	80077d4 <HAL_DMA_IRQHandler+0x8b8>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4a67      	ldr	r2, [pc, #412]	@ (8007958 <HAL_DMA_IRQHandler+0xa3c>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d009      	beq.n	80077d4 <HAL_DMA_IRQHandler+0x8b8>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4a65      	ldr	r2, [pc, #404]	@ (800795c <HAL_DMA_IRQHandler+0xa40>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d004      	beq.n	80077d4 <HAL_DMA_IRQHandler+0x8b8>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4a64      	ldr	r2, [pc, #400]	@ (8007960 <HAL_DMA_IRQHandler+0xa44>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d108      	bne.n	80077e6 <HAL_DMA_IRQHandler+0x8ca>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f022 0201 	bic.w	r2, r2, #1
 80077e2:	601a      	str	r2, [r3, #0]
 80077e4:	e007      	b.n	80077f6 <HAL_DMA_IRQHandler+0x8da>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f022 0201 	bic.w	r2, r2, #1
 80077f4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	3301      	adds	r3, #1
 80077fa:	60fb      	str	r3, [r7, #12]
 80077fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077fe:	429a      	cmp	r2, r3
 8007800:	d307      	bcc.n	8007812 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f003 0301 	and.w	r3, r3, #1
 800780c:	2b00      	cmp	r3, #0
 800780e:	d1f2      	bne.n	80077f6 <HAL_DMA_IRQHandler+0x8da>
 8007810:	e000      	b.n	8007814 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007812:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f003 0301 	and.w	r3, r3, #1
 800781e:	2b00      	cmp	r3, #0
 8007820:	d004      	beq.n	800782c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2203      	movs	r2, #3
 8007826:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800782a:	e003      	b.n	8007834 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2201      	movs	r2, #1
 8007830:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2200      	movs	r2, #0
 8007838:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007840:	2b00      	cmp	r3, #0
 8007842:	f000 8272 	beq.w	8007d2a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	4798      	blx	r3
 800784e:	e26c      	b.n	8007d2a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a43      	ldr	r2, [pc, #268]	@ (8007964 <HAL_DMA_IRQHandler+0xa48>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d022      	beq.n	80078a0 <HAL_DMA_IRQHandler+0x984>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a42      	ldr	r2, [pc, #264]	@ (8007968 <HAL_DMA_IRQHandler+0xa4c>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d01d      	beq.n	80078a0 <HAL_DMA_IRQHandler+0x984>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a40      	ldr	r2, [pc, #256]	@ (800796c <HAL_DMA_IRQHandler+0xa50>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d018      	beq.n	80078a0 <HAL_DMA_IRQHandler+0x984>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a3f      	ldr	r2, [pc, #252]	@ (8007970 <HAL_DMA_IRQHandler+0xa54>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d013      	beq.n	80078a0 <HAL_DMA_IRQHandler+0x984>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a3d      	ldr	r2, [pc, #244]	@ (8007974 <HAL_DMA_IRQHandler+0xa58>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d00e      	beq.n	80078a0 <HAL_DMA_IRQHandler+0x984>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a3c      	ldr	r2, [pc, #240]	@ (8007978 <HAL_DMA_IRQHandler+0xa5c>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d009      	beq.n	80078a0 <HAL_DMA_IRQHandler+0x984>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a3a      	ldr	r2, [pc, #232]	@ (800797c <HAL_DMA_IRQHandler+0xa60>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d004      	beq.n	80078a0 <HAL_DMA_IRQHandler+0x984>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a39      	ldr	r2, [pc, #228]	@ (8007980 <HAL_DMA_IRQHandler+0xa64>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d101      	bne.n	80078a4 <HAL_DMA_IRQHandler+0x988>
 80078a0:	2301      	movs	r3, #1
 80078a2:	e000      	b.n	80078a6 <HAL_DMA_IRQHandler+0x98a>
 80078a4:	2300      	movs	r3, #0
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	f000 823f 	beq.w	8007d2a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078b8:	f003 031f 	and.w	r3, r3, #31
 80078bc:	2204      	movs	r2, #4
 80078be:	409a      	lsls	r2, r3
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	4013      	ands	r3, r2
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	f000 80cd 	beq.w	8007a64 <HAL_DMA_IRQHandler+0xb48>
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	f003 0304 	and.w	r3, r3, #4
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	f000 80c7 	beq.w	8007a64 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078da:	f003 031f 	and.w	r3, r3, #31
 80078de:	2204      	movs	r2, #4
 80078e0:	409a      	lsls	r2, r3
 80078e2:	69fb      	ldr	r3, [r7, #28]
 80078e4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d049      	beq.n	8007984 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d109      	bne.n	800790e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f000 8210 	beq.w	8007d24 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800790c:	e20a      	b.n	8007d24 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007912:	2b00      	cmp	r3, #0
 8007914:	f000 8206 	beq.w	8007d24 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007920:	e200      	b.n	8007d24 <HAL_DMA_IRQHandler+0xe08>
 8007922:	bf00      	nop
 8007924:	40020010 	.word	0x40020010
 8007928:	40020028 	.word	0x40020028
 800792c:	40020040 	.word	0x40020040
 8007930:	40020058 	.word	0x40020058
 8007934:	40020070 	.word	0x40020070
 8007938:	40020088 	.word	0x40020088
 800793c:	400200a0 	.word	0x400200a0
 8007940:	400200b8 	.word	0x400200b8
 8007944:	40020410 	.word	0x40020410
 8007948:	40020428 	.word	0x40020428
 800794c:	40020440 	.word	0x40020440
 8007950:	40020458 	.word	0x40020458
 8007954:	40020470 	.word	0x40020470
 8007958:	40020488 	.word	0x40020488
 800795c:	400204a0 	.word	0x400204a0
 8007960:	400204b8 	.word	0x400204b8
 8007964:	58025408 	.word	0x58025408
 8007968:	5802541c 	.word	0x5802541c
 800796c:	58025430 	.word	0x58025430
 8007970:	58025444 	.word	0x58025444
 8007974:	58025458 	.word	0x58025458
 8007978:	5802546c 	.word	0x5802546c
 800797c:	58025480 	.word	0x58025480
 8007980:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	f003 0320 	and.w	r3, r3, #32
 800798a:	2b00      	cmp	r3, #0
 800798c:	d160      	bne.n	8007a50 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a7f      	ldr	r2, [pc, #508]	@ (8007b90 <HAL_DMA_IRQHandler+0xc74>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d04a      	beq.n	8007a2e <HAL_DMA_IRQHandler+0xb12>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a7d      	ldr	r2, [pc, #500]	@ (8007b94 <HAL_DMA_IRQHandler+0xc78>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d045      	beq.n	8007a2e <HAL_DMA_IRQHandler+0xb12>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a7c      	ldr	r2, [pc, #496]	@ (8007b98 <HAL_DMA_IRQHandler+0xc7c>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d040      	beq.n	8007a2e <HAL_DMA_IRQHandler+0xb12>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a7a      	ldr	r2, [pc, #488]	@ (8007b9c <HAL_DMA_IRQHandler+0xc80>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d03b      	beq.n	8007a2e <HAL_DMA_IRQHandler+0xb12>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	4a79      	ldr	r2, [pc, #484]	@ (8007ba0 <HAL_DMA_IRQHandler+0xc84>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d036      	beq.n	8007a2e <HAL_DMA_IRQHandler+0xb12>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a77      	ldr	r2, [pc, #476]	@ (8007ba4 <HAL_DMA_IRQHandler+0xc88>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d031      	beq.n	8007a2e <HAL_DMA_IRQHandler+0xb12>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4a76      	ldr	r2, [pc, #472]	@ (8007ba8 <HAL_DMA_IRQHandler+0xc8c>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d02c      	beq.n	8007a2e <HAL_DMA_IRQHandler+0xb12>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	4a74      	ldr	r2, [pc, #464]	@ (8007bac <HAL_DMA_IRQHandler+0xc90>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d027      	beq.n	8007a2e <HAL_DMA_IRQHandler+0xb12>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a73      	ldr	r2, [pc, #460]	@ (8007bb0 <HAL_DMA_IRQHandler+0xc94>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d022      	beq.n	8007a2e <HAL_DMA_IRQHandler+0xb12>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a71      	ldr	r2, [pc, #452]	@ (8007bb4 <HAL_DMA_IRQHandler+0xc98>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d01d      	beq.n	8007a2e <HAL_DMA_IRQHandler+0xb12>
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	4a70      	ldr	r2, [pc, #448]	@ (8007bb8 <HAL_DMA_IRQHandler+0xc9c>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d018      	beq.n	8007a2e <HAL_DMA_IRQHandler+0xb12>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a6e      	ldr	r2, [pc, #440]	@ (8007bbc <HAL_DMA_IRQHandler+0xca0>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d013      	beq.n	8007a2e <HAL_DMA_IRQHandler+0xb12>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a6d      	ldr	r2, [pc, #436]	@ (8007bc0 <HAL_DMA_IRQHandler+0xca4>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d00e      	beq.n	8007a2e <HAL_DMA_IRQHandler+0xb12>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a6b      	ldr	r2, [pc, #428]	@ (8007bc4 <HAL_DMA_IRQHandler+0xca8>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d009      	beq.n	8007a2e <HAL_DMA_IRQHandler+0xb12>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a6a      	ldr	r2, [pc, #424]	@ (8007bc8 <HAL_DMA_IRQHandler+0xcac>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d004      	beq.n	8007a2e <HAL_DMA_IRQHandler+0xb12>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a68      	ldr	r2, [pc, #416]	@ (8007bcc <HAL_DMA_IRQHandler+0xcb0>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d108      	bne.n	8007a40 <HAL_DMA_IRQHandler+0xb24>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f022 0208 	bic.w	r2, r2, #8
 8007a3c:	601a      	str	r2, [r3, #0]
 8007a3e:	e007      	b.n	8007a50 <HAL_DMA_IRQHandler+0xb34>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	681a      	ldr	r2, [r3, #0]
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f022 0204 	bic.w	r2, r2, #4
 8007a4e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	f000 8165 	beq.w	8007d24 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007a62:	e15f      	b.n	8007d24 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a68:	f003 031f 	and.w	r3, r3, #31
 8007a6c:	2202      	movs	r2, #2
 8007a6e:	409a      	lsls	r2, r3
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	4013      	ands	r3, r2
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	f000 80c5 	beq.w	8007c04 <HAL_DMA_IRQHandler+0xce8>
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	f003 0302 	and.w	r3, r3, #2
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f000 80bf 	beq.w	8007c04 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a8a:	f003 031f 	and.w	r3, r3, #31
 8007a8e:	2202      	movs	r2, #2
 8007a90:	409a      	lsls	r2, r3
 8007a92:	69fb      	ldr	r3, [r7, #28]
 8007a94:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d018      	beq.n	8007ad2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d109      	bne.n	8007abe <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	f000 813a 	beq.w	8007d28 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007abc:	e134      	b.n	8007d28 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	f000 8130 	beq.w	8007d28 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007ad0:	e12a      	b.n	8007d28 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	f003 0320 	and.w	r3, r3, #32
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	f040 8089 	bne.w	8007bf0 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4a2b      	ldr	r2, [pc, #172]	@ (8007b90 <HAL_DMA_IRQHandler+0xc74>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d04a      	beq.n	8007b7e <HAL_DMA_IRQHandler+0xc62>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	4a29      	ldr	r2, [pc, #164]	@ (8007b94 <HAL_DMA_IRQHandler+0xc78>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d045      	beq.n	8007b7e <HAL_DMA_IRQHandler+0xc62>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a28      	ldr	r2, [pc, #160]	@ (8007b98 <HAL_DMA_IRQHandler+0xc7c>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d040      	beq.n	8007b7e <HAL_DMA_IRQHandler+0xc62>
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4a26      	ldr	r2, [pc, #152]	@ (8007b9c <HAL_DMA_IRQHandler+0xc80>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d03b      	beq.n	8007b7e <HAL_DMA_IRQHandler+0xc62>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4a25      	ldr	r2, [pc, #148]	@ (8007ba0 <HAL_DMA_IRQHandler+0xc84>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d036      	beq.n	8007b7e <HAL_DMA_IRQHandler+0xc62>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a23      	ldr	r2, [pc, #140]	@ (8007ba4 <HAL_DMA_IRQHandler+0xc88>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d031      	beq.n	8007b7e <HAL_DMA_IRQHandler+0xc62>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	4a22      	ldr	r2, [pc, #136]	@ (8007ba8 <HAL_DMA_IRQHandler+0xc8c>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d02c      	beq.n	8007b7e <HAL_DMA_IRQHandler+0xc62>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a20      	ldr	r2, [pc, #128]	@ (8007bac <HAL_DMA_IRQHandler+0xc90>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d027      	beq.n	8007b7e <HAL_DMA_IRQHandler+0xc62>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4a1f      	ldr	r2, [pc, #124]	@ (8007bb0 <HAL_DMA_IRQHandler+0xc94>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d022      	beq.n	8007b7e <HAL_DMA_IRQHandler+0xc62>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4a1d      	ldr	r2, [pc, #116]	@ (8007bb4 <HAL_DMA_IRQHandler+0xc98>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d01d      	beq.n	8007b7e <HAL_DMA_IRQHandler+0xc62>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a1c      	ldr	r2, [pc, #112]	@ (8007bb8 <HAL_DMA_IRQHandler+0xc9c>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d018      	beq.n	8007b7e <HAL_DMA_IRQHandler+0xc62>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a1a      	ldr	r2, [pc, #104]	@ (8007bbc <HAL_DMA_IRQHandler+0xca0>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d013      	beq.n	8007b7e <HAL_DMA_IRQHandler+0xc62>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4a19      	ldr	r2, [pc, #100]	@ (8007bc0 <HAL_DMA_IRQHandler+0xca4>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d00e      	beq.n	8007b7e <HAL_DMA_IRQHandler+0xc62>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a17      	ldr	r2, [pc, #92]	@ (8007bc4 <HAL_DMA_IRQHandler+0xca8>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d009      	beq.n	8007b7e <HAL_DMA_IRQHandler+0xc62>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4a16      	ldr	r2, [pc, #88]	@ (8007bc8 <HAL_DMA_IRQHandler+0xcac>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d004      	beq.n	8007b7e <HAL_DMA_IRQHandler+0xc62>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4a14      	ldr	r2, [pc, #80]	@ (8007bcc <HAL_DMA_IRQHandler+0xcb0>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d128      	bne.n	8007bd0 <HAL_DMA_IRQHandler+0xcb4>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f022 0214 	bic.w	r2, r2, #20
 8007b8c:	601a      	str	r2, [r3, #0]
 8007b8e:	e027      	b.n	8007be0 <HAL_DMA_IRQHandler+0xcc4>
 8007b90:	40020010 	.word	0x40020010
 8007b94:	40020028 	.word	0x40020028
 8007b98:	40020040 	.word	0x40020040
 8007b9c:	40020058 	.word	0x40020058
 8007ba0:	40020070 	.word	0x40020070
 8007ba4:	40020088 	.word	0x40020088
 8007ba8:	400200a0 	.word	0x400200a0
 8007bac:	400200b8 	.word	0x400200b8
 8007bb0:	40020410 	.word	0x40020410
 8007bb4:	40020428 	.word	0x40020428
 8007bb8:	40020440 	.word	0x40020440
 8007bbc:	40020458 	.word	0x40020458
 8007bc0:	40020470 	.word	0x40020470
 8007bc4:	40020488 	.word	0x40020488
 8007bc8:	400204a0 	.word	0x400204a0
 8007bcc:	400204b8 	.word	0x400204b8
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	681a      	ldr	r2, [r3, #0]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f022 020a 	bic.w	r2, r2, #10
 8007bde:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2200      	movs	r2, #0
 8007bec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	f000 8097 	beq.w	8007d28 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007c02:	e091      	b.n	8007d28 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c08:	f003 031f 	and.w	r3, r3, #31
 8007c0c:	2208      	movs	r2, #8
 8007c0e:	409a      	lsls	r2, r3
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	4013      	ands	r3, r2
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	f000 8088 	beq.w	8007d2a <HAL_DMA_IRQHandler+0xe0e>
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	f003 0308 	and.w	r3, r3, #8
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	f000 8082 	beq.w	8007d2a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a41      	ldr	r2, [pc, #260]	@ (8007d30 <HAL_DMA_IRQHandler+0xe14>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d04a      	beq.n	8007cc6 <HAL_DMA_IRQHandler+0xdaa>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4a3f      	ldr	r2, [pc, #252]	@ (8007d34 <HAL_DMA_IRQHandler+0xe18>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d045      	beq.n	8007cc6 <HAL_DMA_IRQHandler+0xdaa>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a3e      	ldr	r2, [pc, #248]	@ (8007d38 <HAL_DMA_IRQHandler+0xe1c>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d040      	beq.n	8007cc6 <HAL_DMA_IRQHandler+0xdaa>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a3c      	ldr	r2, [pc, #240]	@ (8007d3c <HAL_DMA_IRQHandler+0xe20>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d03b      	beq.n	8007cc6 <HAL_DMA_IRQHandler+0xdaa>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a3b      	ldr	r2, [pc, #236]	@ (8007d40 <HAL_DMA_IRQHandler+0xe24>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d036      	beq.n	8007cc6 <HAL_DMA_IRQHandler+0xdaa>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a39      	ldr	r2, [pc, #228]	@ (8007d44 <HAL_DMA_IRQHandler+0xe28>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d031      	beq.n	8007cc6 <HAL_DMA_IRQHandler+0xdaa>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a38      	ldr	r2, [pc, #224]	@ (8007d48 <HAL_DMA_IRQHandler+0xe2c>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d02c      	beq.n	8007cc6 <HAL_DMA_IRQHandler+0xdaa>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a36      	ldr	r2, [pc, #216]	@ (8007d4c <HAL_DMA_IRQHandler+0xe30>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d027      	beq.n	8007cc6 <HAL_DMA_IRQHandler+0xdaa>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a35      	ldr	r2, [pc, #212]	@ (8007d50 <HAL_DMA_IRQHandler+0xe34>)
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d022      	beq.n	8007cc6 <HAL_DMA_IRQHandler+0xdaa>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a33      	ldr	r2, [pc, #204]	@ (8007d54 <HAL_DMA_IRQHandler+0xe38>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d01d      	beq.n	8007cc6 <HAL_DMA_IRQHandler+0xdaa>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4a32      	ldr	r2, [pc, #200]	@ (8007d58 <HAL_DMA_IRQHandler+0xe3c>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d018      	beq.n	8007cc6 <HAL_DMA_IRQHandler+0xdaa>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	4a30      	ldr	r2, [pc, #192]	@ (8007d5c <HAL_DMA_IRQHandler+0xe40>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d013      	beq.n	8007cc6 <HAL_DMA_IRQHandler+0xdaa>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4a2f      	ldr	r2, [pc, #188]	@ (8007d60 <HAL_DMA_IRQHandler+0xe44>)
 8007ca4:	4293      	cmp	r3, r2
 8007ca6:	d00e      	beq.n	8007cc6 <HAL_DMA_IRQHandler+0xdaa>
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a2d      	ldr	r2, [pc, #180]	@ (8007d64 <HAL_DMA_IRQHandler+0xe48>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d009      	beq.n	8007cc6 <HAL_DMA_IRQHandler+0xdaa>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4a2c      	ldr	r2, [pc, #176]	@ (8007d68 <HAL_DMA_IRQHandler+0xe4c>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d004      	beq.n	8007cc6 <HAL_DMA_IRQHandler+0xdaa>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a2a      	ldr	r2, [pc, #168]	@ (8007d6c <HAL_DMA_IRQHandler+0xe50>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d108      	bne.n	8007cd8 <HAL_DMA_IRQHandler+0xdbc>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f022 021c 	bic.w	r2, r2, #28
 8007cd4:	601a      	str	r2, [r3, #0]
 8007cd6:	e007      	b.n	8007ce8 <HAL_DMA_IRQHandler+0xdcc>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	681a      	ldr	r2, [r3, #0]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f022 020e 	bic.w	r2, r2, #14
 8007ce6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007cec:	f003 031f 	and.w	r3, r3, #31
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	409a      	lsls	r2, r3
 8007cf4:	69fb      	ldr	r3, [r7, #28]
 8007cf6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2201      	movs	r2, #1
 8007d02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d009      	beq.n	8007d2a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	4798      	blx	r3
 8007d1e:	e004      	b.n	8007d2a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007d20:	bf00      	nop
 8007d22:	e002      	b.n	8007d2a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007d24:	bf00      	nop
 8007d26:	e000      	b.n	8007d2a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007d28:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007d2a:	3728      	adds	r7, #40	@ 0x28
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}
 8007d30:	40020010 	.word	0x40020010
 8007d34:	40020028 	.word	0x40020028
 8007d38:	40020040 	.word	0x40020040
 8007d3c:	40020058 	.word	0x40020058
 8007d40:	40020070 	.word	0x40020070
 8007d44:	40020088 	.word	0x40020088
 8007d48:	400200a0 	.word	0x400200a0
 8007d4c:	400200b8 	.word	0x400200b8
 8007d50:	40020410 	.word	0x40020410
 8007d54:	40020428 	.word	0x40020428
 8007d58:	40020440 	.word	0x40020440
 8007d5c:	40020458 	.word	0x40020458
 8007d60:	40020470 	.word	0x40020470
 8007d64:	40020488 	.word	0x40020488
 8007d68:	400204a0 	.word	0x400204a0
 8007d6c:	400204b8 	.word	0x400204b8

08007d70 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b087      	sub	sp, #28
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	60f8      	str	r0, [r7, #12]
 8007d78:	60b9      	str	r1, [r7, #8]
 8007d7a:	607a      	str	r2, [r7, #4]
 8007d7c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d82:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d88:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4a7f      	ldr	r2, [pc, #508]	@ (8007f8c <DMA_SetConfig+0x21c>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d072      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4a7d      	ldr	r2, [pc, #500]	@ (8007f90 <DMA_SetConfig+0x220>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d06d      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a7c      	ldr	r2, [pc, #496]	@ (8007f94 <DMA_SetConfig+0x224>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d068      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4a7a      	ldr	r2, [pc, #488]	@ (8007f98 <DMA_SetConfig+0x228>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d063      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4a79      	ldr	r2, [pc, #484]	@ (8007f9c <DMA_SetConfig+0x22c>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d05e      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a77      	ldr	r2, [pc, #476]	@ (8007fa0 <DMA_SetConfig+0x230>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d059      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a76      	ldr	r2, [pc, #472]	@ (8007fa4 <DMA_SetConfig+0x234>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d054      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a74      	ldr	r2, [pc, #464]	@ (8007fa8 <DMA_SetConfig+0x238>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d04f      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a73      	ldr	r2, [pc, #460]	@ (8007fac <DMA_SetConfig+0x23c>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d04a      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a71      	ldr	r2, [pc, #452]	@ (8007fb0 <DMA_SetConfig+0x240>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d045      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a70      	ldr	r2, [pc, #448]	@ (8007fb4 <DMA_SetConfig+0x244>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d040      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a6e      	ldr	r2, [pc, #440]	@ (8007fb8 <DMA_SetConfig+0x248>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d03b      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4a6d      	ldr	r2, [pc, #436]	@ (8007fbc <DMA_SetConfig+0x24c>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d036      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4a6b      	ldr	r2, [pc, #428]	@ (8007fc0 <DMA_SetConfig+0x250>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d031      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4a6a      	ldr	r2, [pc, #424]	@ (8007fc4 <DMA_SetConfig+0x254>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d02c      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a68      	ldr	r2, [pc, #416]	@ (8007fc8 <DMA_SetConfig+0x258>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d027      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4a67      	ldr	r2, [pc, #412]	@ (8007fcc <DMA_SetConfig+0x25c>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d022      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a65      	ldr	r2, [pc, #404]	@ (8007fd0 <DMA_SetConfig+0x260>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d01d      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a64      	ldr	r2, [pc, #400]	@ (8007fd4 <DMA_SetConfig+0x264>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d018      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a62      	ldr	r2, [pc, #392]	@ (8007fd8 <DMA_SetConfig+0x268>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d013      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a61      	ldr	r2, [pc, #388]	@ (8007fdc <DMA_SetConfig+0x26c>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d00e      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a5f      	ldr	r2, [pc, #380]	@ (8007fe0 <DMA_SetConfig+0x270>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d009      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a5e      	ldr	r2, [pc, #376]	@ (8007fe4 <DMA_SetConfig+0x274>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d004      	beq.n	8007e7a <DMA_SetConfig+0x10a>
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	4a5c      	ldr	r2, [pc, #368]	@ (8007fe8 <DMA_SetConfig+0x278>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d101      	bne.n	8007e7e <DMA_SetConfig+0x10e>
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	e000      	b.n	8007e80 <DMA_SetConfig+0x110>
 8007e7e:	2300      	movs	r3, #0
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d00d      	beq.n	8007ea0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007e8c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d004      	beq.n	8007ea0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e9a:	68fa      	ldr	r2, [r7, #12]
 8007e9c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007e9e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4a39      	ldr	r2, [pc, #228]	@ (8007f8c <DMA_SetConfig+0x21c>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d04a      	beq.n	8007f40 <DMA_SetConfig+0x1d0>
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a38      	ldr	r2, [pc, #224]	@ (8007f90 <DMA_SetConfig+0x220>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d045      	beq.n	8007f40 <DMA_SetConfig+0x1d0>
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a36      	ldr	r2, [pc, #216]	@ (8007f94 <DMA_SetConfig+0x224>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d040      	beq.n	8007f40 <DMA_SetConfig+0x1d0>
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a35      	ldr	r2, [pc, #212]	@ (8007f98 <DMA_SetConfig+0x228>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d03b      	beq.n	8007f40 <DMA_SetConfig+0x1d0>
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a33      	ldr	r2, [pc, #204]	@ (8007f9c <DMA_SetConfig+0x22c>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d036      	beq.n	8007f40 <DMA_SetConfig+0x1d0>
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4a32      	ldr	r2, [pc, #200]	@ (8007fa0 <DMA_SetConfig+0x230>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d031      	beq.n	8007f40 <DMA_SetConfig+0x1d0>
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a30      	ldr	r2, [pc, #192]	@ (8007fa4 <DMA_SetConfig+0x234>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d02c      	beq.n	8007f40 <DMA_SetConfig+0x1d0>
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a2f      	ldr	r2, [pc, #188]	@ (8007fa8 <DMA_SetConfig+0x238>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d027      	beq.n	8007f40 <DMA_SetConfig+0x1d0>
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a2d      	ldr	r2, [pc, #180]	@ (8007fac <DMA_SetConfig+0x23c>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d022      	beq.n	8007f40 <DMA_SetConfig+0x1d0>
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4a2c      	ldr	r2, [pc, #176]	@ (8007fb0 <DMA_SetConfig+0x240>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d01d      	beq.n	8007f40 <DMA_SetConfig+0x1d0>
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a2a      	ldr	r2, [pc, #168]	@ (8007fb4 <DMA_SetConfig+0x244>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d018      	beq.n	8007f40 <DMA_SetConfig+0x1d0>
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a29      	ldr	r2, [pc, #164]	@ (8007fb8 <DMA_SetConfig+0x248>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d013      	beq.n	8007f40 <DMA_SetConfig+0x1d0>
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a27      	ldr	r2, [pc, #156]	@ (8007fbc <DMA_SetConfig+0x24c>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d00e      	beq.n	8007f40 <DMA_SetConfig+0x1d0>
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a26      	ldr	r2, [pc, #152]	@ (8007fc0 <DMA_SetConfig+0x250>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d009      	beq.n	8007f40 <DMA_SetConfig+0x1d0>
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a24      	ldr	r2, [pc, #144]	@ (8007fc4 <DMA_SetConfig+0x254>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d004      	beq.n	8007f40 <DMA_SetConfig+0x1d0>
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4a23      	ldr	r2, [pc, #140]	@ (8007fc8 <DMA_SetConfig+0x258>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d101      	bne.n	8007f44 <DMA_SetConfig+0x1d4>
 8007f40:	2301      	movs	r3, #1
 8007f42:	e000      	b.n	8007f46 <DMA_SetConfig+0x1d6>
 8007f44:	2300      	movs	r3, #0
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d059      	beq.n	8007ffe <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f4e:	f003 031f 	and.w	r3, r3, #31
 8007f52:	223f      	movs	r2, #63	@ 0x3f
 8007f54:	409a      	lsls	r2, r3
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	681a      	ldr	r2, [r3, #0]
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007f68:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	683a      	ldr	r2, [r7, #0]
 8007f70:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	689b      	ldr	r3, [r3, #8]
 8007f76:	2b40      	cmp	r3, #64	@ 0x40
 8007f78:	d138      	bne.n	8007fec <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	687a      	ldr	r2, [r7, #4]
 8007f80:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	68ba      	ldr	r2, [r7, #8]
 8007f88:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007f8a:	e086      	b.n	800809a <DMA_SetConfig+0x32a>
 8007f8c:	40020010 	.word	0x40020010
 8007f90:	40020028 	.word	0x40020028
 8007f94:	40020040 	.word	0x40020040
 8007f98:	40020058 	.word	0x40020058
 8007f9c:	40020070 	.word	0x40020070
 8007fa0:	40020088 	.word	0x40020088
 8007fa4:	400200a0 	.word	0x400200a0
 8007fa8:	400200b8 	.word	0x400200b8
 8007fac:	40020410 	.word	0x40020410
 8007fb0:	40020428 	.word	0x40020428
 8007fb4:	40020440 	.word	0x40020440
 8007fb8:	40020458 	.word	0x40020458
 8007fbc:	40020470 	.word	0x40020470
 8007fc0:	40020488 	.word	0x40020488
 8007fc4:	400204a0 	.word	0x400204a0
 8007fc8:	400204b8 	.word	0x400204b8
 8007fcc:	58025408 	.word	0x58025408
 8007fd0:	5802541c 	.word	0x5802541c
 8007fd4:	58025430 	.word	0x58025430
 8007fd8:	58025444 	.word	0x58025444
 8007fdc:	58025458 	.word	0x58025458
 8007fe0:	5802546c 	.word	0x5802546c
 8007fe4:	58025480 	.word	0x58025480
 8007fe8:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	68ba      	ldr	r2, [r7, #8]
 8007ff2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	60da      	str	r2, [r3, #12]
}
 8007ffc:	e04d      	b.n	800809a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4a29      	ldr	r2, [pc, #164]	@ (80080a8 <DMA_SetConfig+0x338>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d022      	beq.n	800804e <DMA_SetConfig+0x2de>
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a27      	ldr	r2, [pc, #156]	@ (80080ac <DMA_SetConfig+0x33c>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d01d      	beq.n	800804e <DMA_SetConfig+0x2de>
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a26      	ldr	r2, [pc, #152]	@ (80080b0 <DMA_SetConfig+0x340>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d018      	beq.n	800804e <DMA_SetConfig+0x2de>
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a24      	ldr	r2, [pc, #144]	@ (80080b4 <DMA_SetConfig+0x344>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d013      	beq.n	800804e <DMA_SetConfig+0x2de>
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a23      	ldr	r2, [pc, #140]	@ (80080b8 <DMA_SetConfig+0x348>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d00e      	beq.n	800804e <DMA_SetConfig+0x2de>
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4a21      	ldr	r2, [pc, #132]	@ (80080bc <DMA_SetConfig+0x34c>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d009      	beq.n	800804e <DMA_SetConfig+0x2de>
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a20      	ldr	r2, [pc, #128]	@ (80080c0 <DMA_SetConfig+0x350>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d004      	beq.n	800804e <DMA_SetConfig+0x2de>
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a1e      	ldr	r2, [pc, #120]	@ (80080c4 <DMA_SetConfig+0x354>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d101      	bne.n	8008052 <DMA_SetConfig+0x2e2>
 800804e:	2301      	movs	r3, #1
 8008050:	e000      	b.n	8008054 <DMA_SetConfig+0x2e4>
 8008052:	2300      	movs	r3, #0
 8008054:	2b00      	cmp	r3, #0
 8008056:	d020      	beq.n	800809a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800805c:	f003 031f 	and.w	r3, r3, #31
 8008060:	2201      	movs	r2, #1
 8008062:	409a      	lsls	r2, r3
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	683a      	ldr	r2, [r7, #0]
 800806e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	2b40      	cmp	r3, #64	@ 0x40
 8008076:	d108      	bne.n	800808a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	687a      	ldr	r2, [r7, #4]
 800807e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	68ba      	ldr	r2, [r7, #8]
 8008086:	60da      	str	r2, [r3, #12]
}
 8008088:	e007      	b.n	800809a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	68ba      	ldr	r2, [r7, #8]
 8008090:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	60da      	str	r2, [r3, #12]
}
 800809a:	bf00      	nop
 800809c:	371c      	adds	r7, #28
 800809e:	46bd      	mov	sp, r7
 80080a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a4:	4770      	bx	lr
 80080a6:	bf00      	nop
 80080a8:	58025408 	.word	0x58025408
 80080ac:	5802541c 	.word	0x5802541c
 80080b0:	58025430 	.word	0x58025430
 80080b4:	58025444 	.word	0x58025444
 80080b8:	58025458 	.word	0x58025458
 80080bc:	5802546c 	.word	0x5802546c
 80080c0:	58025480 	.word	0x58025480
 80080c4:	58025494 	.word	0x58025494

080080c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b085      	sub	sp, #20
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a42      	ldr	r2, [pc, #264]	@ (80081e0 <DMA_CalcBaseAndBitshift+0x118>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d04a      	beq.n	8008170 <DMA_CalcBaseAndBitshift+0xa8>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a41      	ldr	r2, [pc, #260]	@ (80081e4 <DMA_CalcBaseAndBitshift+0x11c>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d045      	beq.n	8008170 <DMA_CalcBaseAndBitshift+0xa8>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a3f      	ldr	r2, [pc, #252]	@ (80081e8 <DMA_CalcBaseAndBitshift+0x120>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d040      	beq.n	8008170 <DMA_CalcBaseAndBitshift+0xa8>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a3e      	ldr	r2, [pc, #248]	@ (80081ec <DMA_CalcBaseAndBitshift+0x124>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d03b      	beq.n	8008170 <DMA_CalcBaseAndBitshift+0xa8>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a3c      	ldr	r2, [pc, #240]	@ (80081f0 <DMA_CalcBaseAndBitshift+0x128>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d036      	beq.n	8008170 <DMA_CalcBaseAndBitshift+0xa8>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a3b      	ldr	r2, [pc, #236]	@ (80081f4 <DMA_CalcBaseAndBitshift+0x12c>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d031      	beq.n	8008170 <DMA_CalcBaseAndBitshift+0xa8>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a39      	ldr	r2, [pc, #228]	@ (80081f8 <DMA_CalcBaseAndBitshift+0x130>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d02c      	beq.n	8008170 <DMA_CalcBaseAndBitshift+0xa8>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a38      	ldr	r2, [pc, #224]	@ (80081fc <DMA_CalcBaseAndBitshift+0x134>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d027      	beq.n	8008170 <DMA_CalcBaseAndBitshift+0xa8>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a36      	ldr	r2, [pc, #216]	@ (8008200 <DMA_CalcBaseAndBitshift+0x138>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d022      	beq.n	8008170 <DMA_CalcBaseAndBitshift+0xa8>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a35      	ldr	r2, [pc, #212]	@ (8008204 <DMA_CalcBaseAndBitshift+0x13c>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d01d      	beq.n	8008170 <DMA_CalcBaseAndBitshift+0xa8>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a33      	ldr	r2, [pc, #204]	@ (8008208 <DMA_CalcBaseAndBitshift+0x140>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d018      	beq.n	8008170 <DMA_CalcBaseAndBitshift+0xa8>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a32      	ldr	r2, [pc, #200]	@ (800820c <DMA_CalcBaseAndBitshift+0x144>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d013      	beq.n	8008170 <DMA_CalcBaseAndBitshift+0xa8>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a30      	ldr	r2, [pc, #192]	@ (8008210 <DMA_CalcBaseAndBitshift+0x148>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d00e      	beq.n	8008170 <DMA_CalcBaseAndBitshift+0xa8>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a2f      	ldr	r2, [pc, #188]	@ (8008214 <DMA_CalcBaseAndBitshift+0x14c>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d009      	beq.n	8008170 <DMA_CalcBaseAndBitshift+0xa8>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a2d      	ldr	r2, [pc, #180]	@ (8008218 <DMA_CalcBaseAndBitshift+0x150>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d004      	beq.n	8008170 <DMA_CalcBaseAndBitshift+0xa8>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a2c      	ldr	r2, [pc, #176]	@ (800821c <DMA_CalcBaseAndBitshift+0x154>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d101      	bne.n	8008174 <DMA_CalcBaseAndBitshift+0xac>
 8008170:	2301      	movs	r3, #1
 8008172:	e000      	b.n	8008176 <DMA_CalcBaseAndBitshift+0xae>
 8008174:	2300      	movs	r3, #0
 8008176:	2b00      	cmp	r3, #0
 8008178:	d024      	beq.n	80081c4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	b2db      	uxtb	r3, r3
 8008180:	3b10      	subs	r3, #16
 8008182:	4a27      	ldr	r2, [pc, #156]	@ (8008220 <DMA_CalcBaseAndBitshift+0x158>)
 8008184:	fba2 2303 	umull	r2, r3, r2, r3
 8008188:	091b      	lsrs	r3, r3, #4
 800818a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	f003 0307 	and.w	r3, r3, #7
 8008192:	4a24      	ldr	r2, [pc, #144]	@ (8008224 <DMA_CalcBaseAndBitshift+0x15c>)
 8008194:	5cd3      	ldrb	r3, [r2, r3]
 8008196:	461a      	mov	r2, r3
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	2b03      	cmp	r3, #3
 80081a0:	d908      	bls.n	80081b4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	461a      	mov	r2, r3
 80081a8:	4b1f      	ldr	r3, [pc, #124]	@ (8008228 <DMA_CalcBaseAndBitshift+0x160>)
 80081aa:	4013      	ands	r3, r2
 80081ac:	1d1a      	adds	r2, r3, #4
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	659a      	str	r2, [r3, #88]	@ 0x58
 80081b2:	e00d      	b.n	80081d0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	461a      	mov	r2, r3
 80081ba:	4b1b      	ldr	r3, [pc, #108]	@ (8008228 <DMA_CalcBaseAndBitshift+0x160>)
 80081bc:	4013      	ands	r3, r2
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80081c2:	e005      	b.n	80081d0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80081d4:	4618      	mov	r0, r3
 80081d6:	3714      	adds	r7, #20
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr
 80081e0:	40020010 	.word	0x40020010
 80081e4:	40020028 	.word	0x40020028
 80081e8:	40020040 	.word	0x40020040
 80081ec:	40020058 	.word	0x40020058
 80081f0:	40020070 	.word	0x40020070
 80081f4:	40020088 	.word	0x40020088
 80081f8:	400200a0 	.word	0x400200a0
 80081fc:	400200b8 	.word	0x400200b8
 8008200:	40020410 	.word	0x40020410
 8008204:	40020428 	.word	0x40020428
 8008208:	40020440 	.word	0x40020440
 800820c:	40020458 	.word	0x40020458
 8008210:	40020470 	.word	0x40020470
 8008214:	40020488 	.word	0x40020488
 8008218:	400204a0 	.word	0x400204a0
 800821c:	400204b8 	.word	0x400204b8
 8008220:	aaaaaaab 	.word	0xaaaaaaab
 8008224:	08020fa0 	.word	0x08020fa0
 8008228:	fffffc00 	.word	0xfffffc00

0800822c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800822c:	b480      	push	{r7}
 800822e:	b085      	sub	sp, #20
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008234:	2300      	movs	r3, #0
 8008236:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	699b      	ldr	r3, [r3, #24]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d120      	bne.n	8008282 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008244:	2b03      	cmp	r3, #3
 8008246:	d858      	bhi.n	80082fa <DMA_CheckFifoParam+0xce>
 8008248:	a201      	add	r2, pc, #4	@ (adr r2, 8008250 <DMA_CheckFifoParam+0x24>)
 800824a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800824e:	bf00      	nop
 8008250:	08008261 	.word	0x08008261
 8008254:	08008273 	.word	0x08008273
 8008258:	08008261 	.word	0x08008261
 800825c:	080082fb 	.word	0x080082fb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008264:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008268:	2b00      	cmp	r3, #0
 800826a:	d048      	beq.n	80082fe <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800826c:	2301      	movs	r3, #1
 800826e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008270:	e045      	b.n	80082fe <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008276:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800827a:	d142      	bne.n	8008302 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800827c:	2301      	movs	r3, #1
 800827e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008280:	e03f      	b.n	8008302 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	699b      	ldr	r3, [r3, #24]
 8008286:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800828a:	d123      	bne.n	80082d4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008290:	2b03      	cmp	r3, #3
 8008292:	d838      	bhi.n	8008306 <DMA_CheckFifoParam+0xda>
 8008294:	a201      	add	r2, pc, #4	@ (adr r2, 800829c <DMA_CheckFifoParam+0x70>)
 8008296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800829a:	bf00      	nop
 800829c:	080082ad 	.word	0x080082ad
 80082a0:	080082b3 	.word	0x080082b3
 80082a4:	080082ad 	.word	0x080082ad
 80082a8:	080082c5 	.word	0x080082c5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80082ac:	2301      	movs	r3, #1
 80082ae:	73fb      	strb	r3, [r7, #15]
        break;
 80082b0:	e030      	b.n	8008314 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d025      	beq.n	800830a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80082be:	2301      	movs	r3, #1
 80082c0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80082c2:	e022      	b.n	800830a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082c8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80082cc:	d11f      	bne.n	800830e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80082ce:	2301      	movs	r3, #1
 80082d0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80082d2:	e01c      	b.n	800830e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082d8:	2b02      	cmp	r3, #2
 80082da:	d902      	bls.n	80082e2 <DMA_CheckFifoParam+0xb6>
 80082dc:	2b03      	cmp	r3, #3
 80082de:	d003      	beq.n	80082e8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80082e0:	e018      	b.n	8008314 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	73fb      	strb	r3, [r7, #15]
        break;
 80082e6:	e015      	b.n	8008314 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d00e      	beq.n	8008312 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80082f4:	2301      	movs	r3, #1
 80082f6:	73fb      	strb	r3, [r7, #15]
    break;
 80082f8:	e00b      	b.n	8008312 <DMA_CheckFifoParam+0xe6>
        break;
 80082fa:	bf00      	nop
 80082fc:	e00a      	b.n	8008314 <DMA_CheckFifoParam+0xe8>
        break;
 80082fe:	bf00      	nop
 8008300:	e008      	b.n	8008314 <DMA_CheckFifoParam+0xe8>
        break;
 8008302:	bf00      	nop
 8008304:	e006      	b.n	8008314 <DMA_CheckFifoParam+0xe8>
        break;
 8008306:	bf00      	nop
 8008308:	e004      	b.n	8008314 <DMA_CheckFifoParam+0xe8>
        break;
 800830a:	bf00      	nop
 800830c:	e002      	b.n	8008314 <DMA_CheckFifoParam+0xe8>
        break;
 800830e:	bf00      	nop
 8008310:	e000      	b.n	8008314 <DMA_CheckFifoParam+0xe8>
    break;
 8008312:	bf00      	nop
    }
  }

  return status;
 8008314:	7bfb      	ldrb	r3, [r7, #15]
}
 8008316:	4618      	mov	r0, r3
 8008318:	3714      	adds	r7, #20
 800831a:	46bd      	mov	sp, r7
 800831c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008320:	4770      	bx	lr
 8008322:	bf00      	nop

08008324 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008324:	b480      	push	{r7}
 8008326:	b085      	sub	sp, #20
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a38      	ldr	r2, [pc, #224]	@ (8008418 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d022      	beq.n	8008382 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a36      	ldr	r2, [pc, #216]	@ (800841c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d01d      	beq.n	8008382 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a35      	ldr	r2, [pc, #212]	@ (8008420 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d018      	beq.n	8008382 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a33      	ldr	r2, [pc, #204]	@ (8008424 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d013      	beq.n	8008382 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a32      	ldr	r2, [pc, #200]	@ (8008428 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d00e      	beq.n	8008382 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4a30      	ldr	r2, [pc, #192]	@ (800842c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d009      	beq.n	8008382 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a2f      	ldr	r2, [pc, #188]	@ (8008430 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d004      	beq.n	8008382 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a2d      	ldr	r2, [pc, #180]	@ (8008434 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d101      	bne.n	8008386 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8008382:	2301      	movs	r3, #1
 8008384:	e000      	b.n	8008388 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8008386:	2300      	movs	r3, #0
 8008388:	2b00      	cmp	r3, #0
 800838a:	d01a      	beq.n	80083c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	b2db      	uxtb	r3, r3
 8008392:	3b08      	subs	r3, #8
 8008394:	4a28      	ldr	r2, [pc, #160]	@ (8008438 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8008396:	fba2 2303 	umull	r2, r3, r2, r3
 800839a:	091b      	lsrs	r3, r3, #4
 800839c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800839e:	68fa      	ldr	r2, [r7, #12]
 80083a0:	4b26      	ldr	r3, [pc, #152]	@ (800843c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80083a2:	4413      	add	r3, r2
 80083a4:	009b      	lsls	r3, r3, #2
 80083a6:	461a      	mov	r2, r3
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	4a24      	ldr	r2, [pc, #144]	@ (8008440 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80083b0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	f003 031f 	and.w	r3, r3, #31
 80083b8:	2201      	movs	r2, #1
 80083ba:	409a      	lsls	r2, r3
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80083c0:	e024      	b.n	800840c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	b2db      	uxtb	r3, r3
 80083c8:	3b10      	subs	r3, #16
 80083ca:	4a1e      	ldr	r2, [pc, #120]	@ (8008444 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80083cc:	fba2 2303 	umull	r2, r3, r2, r3
 80083d0:	091b      	lsrs	r3, r3, #4
 80083d2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	4a1c      	ldr	r2, [pc, #112]	@ (8008448 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d806      	bhi.n	80083ea <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	4a1b      	ldr	r2, [pc, #108]	@ (800844c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d902      	bls.n	80083ea <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	3308      	adds	r3, #8
 80083e8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80083ea:	68fa      	ldr	r2, [r7, #12]
 80083ec:	4b18      	ldr	r3, [pc, #96]	@ (8008450 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80083ee:	4413      	add	r3, r2
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	461a      	mov	r2, r3
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	4a16      	ldr	r2, [pc, #88]	@ (8008454 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80083fc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f003 031f 	and.w	r3, r3, #31
 8008404:	2201      	movs	r2, #1
 8008406:	409a      	lsls	r2, r3
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800840c:	bf00      	nop
 800840e:	3714      	adds	r7, #20
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr
 8008418:	58025408 	.word	0x58025408
 800841c:	5802541c 	.word	0x5802541c
 8008420:	58025430 	.word	0x58025430
 8008424:	58025444 	.word	0x58025444
 8008428:	58025458 	.word	0x58025458
 800842c:	5802546c 	.word	0x5802546c
 8008430:	58025480 	.word	0x58025480
 8008434:	58025494 	.word	0x58025494
 8008438:	cccccccd 	.word	0xcccccccd
 800843c:	16009600 	.word	0x16009600
 8008440:	58025880 	.word	0x58025880
 8008444:	aaaaaaab 	.word	0xaaaaaaab
 8008448:	400204b8 	.word	0x400204b8
 800844c:	4002040f 	.word	0x4002040f
 8008450:	10008200 	.word	0x10008200
 8008454:	40020880 	.word	0x40020880

08008458 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008458:	b480      	push	{r7}
 800845a:	b085      	sub	sp, #20
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	b2db      	uxtb	r3, r3
 8008466:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d04a      	beq.n	8008504 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2b08      	cmp	r3, #8
 8008472:	d847      	bhi.n	8008504 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a25      	ldr	r2, [pc, #148]	@ (8008510 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d022      	beq.n	80084c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a24      	ldr	r2, [pc, #144]	@ (8008514 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d01d      	beq.n	80084c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a22      	ldr	r2, [pc, #136]	@ (8008518 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d018      	beq.n	80084c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a21      	ldr	r2, [pc, #132]	@ (800851c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d013      	beq.n	80084c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a1f      	ldr	r2, [pc, #124]	@ (8008520 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d00e      	beq.n	80084c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a1e      	ldr	r2, [pc, #120]	@ (8008524 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d009      	beq.n	80084c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4a1c      	ldr	r2, [pc, #112]	@ (8008528 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d004      	beq.n	80084c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	4a1b      	ldr	r2, [pc, #108]	@ (800852c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d101      	bne.n	80084c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80084c4:	2301      	movs	r3, #1
 80084c6:	e000      	b.n	80084ca <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80084c8:	2300      	movs	r3, #0
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d00a      	beq.n	80084e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80084ce:	68fa      	ldr	r2, [r7, #12]
 80084d0:	4b17      	ldr	r3, [pc, #92]	@ (8008530 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80084d2:	4413      	add	r3, r2
 80084d4:	009b      	lsls	r3, r3, #2
 80084d6:	461a      	mov	r2, r3
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	4a15      	ldr	r2, [pc, #84]	@ (8008534 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80084e0:	671a      	str	r2, [r3, #112]	@ 0x70
 80084e2:	e009      	b.n	80084f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80084e4:	68fa      	ldr	r2, [r7, #12]
 80084e6:	4b14      	ldr	r3, [pc, #80]	@ (8008538 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80084e8:	4413      	add	r3, r2
 80084ea:	009b      	lsls	r3, r3, #2
 80084ec:	461a      	mov	r2, r3
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	4a11      	ldr	r2, [pc, #68]	@ (800853c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80084f6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	3b01      	subs	r3, #1
 80084fc:	2201      	movs	r2, #1
 80084fe:	409a      	lsls	r2, r3
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8008504:	bf00      	nop
 8008506:	3714      	adds	r7, #20
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr
 8008510:	58025408 	.word	0x58025408
 8008514:	5802541c 	.word	0x5802541c
 8008518:	58025430 	.word	0x58025430
 800851c:	58025444 	.word	0x58025444
 8008520:	58025458 	.word	0x58025458
 8008524:	5802546c 	.word	0x5802546c
 8008528:	58025480 	.word	0x58025480
 800852c:	58025494 	.word	0x58025494
 8008530:	1600963f 	.word	0x1600963f
 8008534:	58025940 	.word	0x58025940
 8008538:	1000823f 	.word	0x1000823f
 800853c:	40020940 	.word	0x40020940

08008540 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress: The second memory Buffer address in case of multi buffer Transfer
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b086      	sub	sp, #24
 8008544:	af00      	add	r7, sp, #0
 8008546:	60f8      	str	r0, [r7, #12]
 8008548:	60b9      	str	r1, [r7, #8]
 800854a:	607a      	str	r2, [r7, #4]
 800854c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800854e:	2300      	movs	r3, #0
 8008550:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Memory-to-memory transfer not supported in double buffering mode */
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	2b80      	cmp	r3, #128	@ 0x80
 8008558:	d105      	bne.n	8008566 <HAL_DMAEx_MultiBufferStart_IT+0x26>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008560:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008562:	2301      	movs	r3, #1
 8008564:	e315      	b.n	8008b92 <HAL_DMAEx_MultiBufferStart_IT+0x652>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800856c:	2b01      	cmp	r3, #1
 800856e:	d101      	bne.n	8008574 <HAL_DMAEx_MultiBufferStart_IT+0x34>
 8008570:	2302      	movs	r3, #2
 8008572:	e30e      	b.n	8008b92 <HAL_DMAEx_MultiBufferStart_IT+0x652>
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008582:	b2db      	uxtb	r3, r3
 8008584:	2b01      	cmp	r3, #1
 8008586:	f040 82fd 	bne.w	8008b84 <HAL_DMAEx_MultiBufferStart_IT+0x644>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2202      	movs	r2, #2
 800858e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2200      	movs	r2, #0
 8008596:	655a      	str	r2, [r3, #84]	@ 0x54

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a82      	ldr	r2, [pc, #520]	@ (80087a8 <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d04a      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4a81      	ldr	r2, [pc, #516]	@ (80087ac <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d045      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a7f      	ldr	r2, [pc, #508]	@ (80087b0 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d040      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4a7e      	ldr	r2, [pc, #504]	@ (80087b4 <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d03b      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a7c      	ldr	r2, [pc, #496]	@ (80087b8 <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d036      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a7b      	ldr	r2, [pc, #492]	@ (80087bc <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d031      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a79      	ldr	r2, [pc, #484]	@ (80087c0 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d02c      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a78      	ldr	r2, [pc, #480]	@ (80087c4 <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d027      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a76      	ldr	r2, [pc, #472]	@ (80087c8 <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d022      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a75      	ldr	r2, [pc, #468]	@ (80087cc <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d01d      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a73      	ldr	r2, [pc, #460]	@ (80087d0 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d018      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a72      	ldr	r2, [pc, #456]	@ (80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d013      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a70      	ldr	r2, [pc, #448]	@ (80087d8 <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d00e      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	4a6f      	ldr	r2, [pc, #444]	@ (80087dc <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d009      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4a6d      	ldr	r2, [pc, #436]	@ (80087e0 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d004      	beq.n	8008638 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4a6c      	ldr	r2, [pc, #432]	@ (80087e4 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d101      	bne.n	800863c <HAL_DMAEx_MultiBufferStart_IT+0xfc>
 8008638:	2301      	movs	r3, #1
 800863a:	e000      	b.n	800863e <HAL_DMAEx_MultiBufferStart_IT+0xfe>
 800863c:	2300      	movs	r3, #0
 800863e:	2b00      	cmp	r3, #0
 8008640:	d018      	beq.n	8008674 <HAL_DMAEx_MultiBufferStart_IT+0x134>
    {
      /* Enable the Double buffer mode */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR |= DMA_SxCR_DBM;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	681a      	ldr	r2, [r3, #0]
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8008650:	601a      	str	r2, [r3, #0]

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = SecondMemAddress;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	683a      	ldr	r2, [r7, #0]
 8008658:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 8U));
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800865e:	3308      	adds	r3, #8
 8008660:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008666:	f003 031f 	and.w	r3, r3, #31
 800866a:	223f      	movs	r2, #63	@ 0x3f
 800866c:	409a      	lsls	r2, r3
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	601a      	str	r2, [r3, #0]
 8008672:	e018      	b.n	80086a6 <HAL_DMAEx_MultiBufferStart_IT+0x166>
    }
    else /* BDMA instance(s) */
    {
      /* Enable the Double buffer mode */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	6819      	ldr	r1, [r3, #0]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681a      	ldr	r2, [r3, #0]
 800867e:	f248 0320 	movw	r3, #32800	@ 0x8020
 8008682:	430b      	orrs	r3, r1
 8008684:	6013      	str	r3, [r2, #0]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = SecondMemAddress;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	683a      	ldr	r2, [r7, #0]
 800868c:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U));
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008692:	3304      	adds	r3, #4
 8008694:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800869a:	f003 031f 	and.w	r3, r3, #31
 800869e:	2201      	movs	r2, #1
 80086a0:	409a      	lsls	r2, r3
 80086a2:	693b      	ldr	r3, [r7, #16]
 80086a4:	601a      	str	r2, [r3, #0]
    }

    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80086a6:	6a3b      	ldr	r3, [r7, #32]
 80086a8:	687a      	ldr	r2, [r7, #4]
 80086aa:	68b9      	ldr	r1, [r7, #8]
 80086ac:	68f8      	ldr	r0, [r7, #12]
 80086ae:	f000 fb41 	bl	8008d34 <DMA_MultiBufferSetConfig>

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a3c      	ldr	r2, [pc, #240]	@ (80087a8 <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d072      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a3a      	ldr	r2, [pc, #232]	@ (80087ac <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d06d      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a39      	ldr	r2, [pc, #228]	@ (80087b0 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d068      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a37      	ldr	r2, [pc, #220]	@ (80087b4 <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d063      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a36      	ldr	r2, [pc, #216]	@ (80087b8 <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d05e      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a34      	ldr	r2, [pc, #208]	@ (80087bc <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d059      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a33      	ldr	r2, [pc, #204]	@ (80087c0 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d054      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a31      	ldr	r2, [pc, #196]	@ (80087c4 <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d04f      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a30      	ldr	r2, [pc, #192]	@ (80087c8 <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d04a      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a2e      	ldr	r2, [pc, #184]	@ (80087cc <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d045      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	4a2d      	ldr	r2, [pc, #180]	@ (80087d0 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d040      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	4a2b      	ldr	r2, [pc, #172]	@ (80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d03b      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4a2a      	ldr	r2, [pc, #168]	@ (80087d8 <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d036      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	4a28      	ldr	r2, [pc, #160]	@ (80087dc <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d031      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4a27      	ldr	r2, [pc, #156]	@ (80087e0 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d02c      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4a25      	ldr	r2, [pc, #148]	@ (80087e4 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d027      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4a24      	ldr	r2, [pc, #144]	@ (80087e8 <HAL_DMAEx_MultiBufferStart_IT+0x2a8>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d022      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a22      	ldr	r2, [pc, #136]	@ (80087ec <HAL_DMAEx_MultiBufferStart_IT+0x2ac>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d01d      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a21      	ldr	r2, [pc, #132]	@ (80087f0 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d018      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4a1f      	ldr	r2, [pc, #124]	@ (80087f4 <HAL_DMAEx_MultiBufferStart_IT+0x2b4>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d013      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a1e      	ldr	r2, [pc, #120]	@ (80087f8 <HAL_DMAEx_MultiBufferStart_IT+0x2b8>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d00e      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a1c      	ldr	r2, [pc, #112]	@ (80087fc <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d009      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a1b      	ldr	r2, [pc, #108]	@ (8008800 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d004      	beq.n	80087a2 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a19      	ldr	r2, [pc, #100]	@ (8008804 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d132      	bne.n	8008808 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>
 80087a2:	2301      	movs	r3, #1
 80087a4:	e031      	b.n	800880a <HAL_DMAEx_MultiBufferStart_IT+0x2ca>
 80087a6:	bf00      	nop
 80087a8:	40020010 	.word	0x40020010
 80087ac:	40020028 	.word	0x40020028
 80087b0:	40020040 	.word	0x40020040
 80087b4:	40020058 	.word	0x40020058
 80087b8:	40020070 	.word	0x40020070
 80087bc:	40020088 	.word	0x40020088
 80087c0:	400200a0 	.word	0x400200a0
 80087c4:	400200b8 	.word	0x400200b8
 80087c8:	40020410 	.word	0x40020410
 80087cc:	40020428 	.word	0x40020428
 80087d0:	40020440 	.word	0x40020440
 80087d4:	40020458 	.word	0x40020458
 80087d8:	40020470 	.word	0x40020470
 80087dc:	40020488 	.word	0x40020488
 80087e0:	400204a0 	.word	0x400204a0
 80087e4:	400204b8 	.word	0x400204b8
 80087e8:	58025408 	.word	0x58025408
 80087ec:	5802541c 	.word	0x5802541c
 80087f0:	58025430 	.word	0x58025430
 80087f4:	58025444 	.word	0x58025444
 80087f8:	58025458 	.word	0x58025458
 80087fc:	5802546c 	.word	0x5802546c
 8008800:	58025480 	.word	0x58025480
 8008804:	58025494 	.word	0x58025494
 8008808:	2300      	movs	r3, #0
 800880a:	2b00      	cmp	r3, #0
 800880c:	d00d      	beq.n	800882a <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008812:	68fa      	ldr	r2, [r7, #12]
 8008814:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008816:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800881c:	2b00      	cmp	r3, #0
 800881e:	d004      	beq.n	800882a <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
      {
        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008824:	68fa      	ldr	r2, [r7, #12]
 8008826:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008828:	605a      	str	r2, [r3, #4]
      }
    }

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a3b      	ldr	r2, [pc, #236]	@ (800891c <HAL_DMAEx_MultiBufferStart_IT+0x3dc>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d04a      	beq.n	80088ca <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a39      	ldr	r2, [pc, #228]	@ (8008920 <HAL_DMAEx_MultiBufferStart_IT+0x3e0>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d045      	beq.n	80088ca <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a38      	ldr	r2, [pc, #224]	@ (8008924 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d040      	beq.n	80088ca <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a36      	ldr	r2, [pc, #216]	@ (8008928 <HAL_DMAEx_MultiBufferStart_IT+0x3e8>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d03b      	beq.n	80088ca <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a35      	ldr	r2, [pc, #212]	@ (800892c <HAL_DMAEx_MultiBufferStart_IT+0x3ec>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d036      	beq.n	80088ca <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a33      	ldr	r2, [pc, #204]	@ (8008930 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d031      	beq.n	80088ca <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a32      	ldr	r2, [pc, #200]	@ (8008934 <HAL_DMAEx_MultiBufferStart_IT+0x3f4>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d02c      	beq.n	80088ca <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4a30      	ldr	r2, [pc, #192]	@ (8008938 <HAL_DMAEx_MultiBufferStart_IT+0x3f8>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d027      	beq.n	80088ca <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	4a2f      	ldr	r2, [pc, #188]	@ (800893c <HAL_DMAEx_MultiBufferStart_IT+0x3fc>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d022      	beq.n	80088ca <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a2d      	ldr	r2, [pc, #180]	@ (8008940 <HAL_DMAEx_MultiBufferStart_IT+0x400>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d01d      	beq.n	80088ca <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a2c      	ldr	r2, [pc, #176]	@ (8008944 <HAL_DMAEx_MultiBufferStart_IT+0x404>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d018      	beq.n	80088ca <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a2a      	ldr	r2, [pc, #168]	@ (8008948 <HAL_DMAEx_MultiBufferStart_IT+0x408>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d013      	beq.n	80088ca <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a29      	ldr	r2, [pc, #164]	@ (800894c <HAL_DMAEx_MultiBufferStart_IT+0x40c>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d00e      	beq.n	80088ca <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a27      	ldr	r2, [pc, #156]	@ (8008950 <HAL_DMAEx_MultiBufferStart_IT+0x410>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d009      	beq.n	80088ca <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a26      	ldr	r2, [pc, #152]	@ (8008954 <HAL_DMAEx_MultiBufferStart_IT+0x414>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d004      	beq.n	80088ca <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4a24      	ldr	r2, [pc, #144]	@ (8008958 <HAL_DMAEx_MultiBufferStart_IT+0x418>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d101      	bne.n	80088ce <HAL_DMAEx_MultiBufferStart_IT+0x38e>
 80088ca:	2301      	movs	r3, #1
 80088cc:	e000      	b.n	80088d0 <HAL_DMAEx_MultiBufferStart_IT+0x390>
 80088ce:	2300      	movs	r3, #0
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d043      	beq.n	800895c <HAL_DMAEx_MultiBufferStart_IT+0x41c>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f023 021e 	bic.w	r2, r3, #30
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f042 0216 	orr.w	r2, r2, #22
 80088e6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR |= DMA_IT_FE;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	695a      	ldr	r2, [r3, #20]
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80088f6:	615a      	str	r2, [r3, #20]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d103      	bne.n	8008908 <HAL_DMAEx_MultiBufferStart_IT+0x3c8>
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008904:	2b00      	cmp	r3, #0
 8008906:	d043      	beq.n	8008990 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	681a      	ldr	r2, [r3, #0]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f042 0208 	orr.w	r2, r2, #8
 8008916:	601a      	str	r2, [r3, #0]
 8008918:	e03a      	b.n	8008990 <HAL_DMAEx_MultiBufferStart_IT+0x450>
 800891a:	bf00      	nop
 800891c:	40020010 	.word	0x40020010
 8008920:	40020028 	.word	0x40020028
 8008924:	40020040 	.word	0x40020040
 8008928:	40020058 	.word	0x40020058
 800892c:	40020070 	.word	0x40020070
 8008930:	40020088 	.word	0x40020088
 8008934:	400200a0 	.word	0x400200a0
 8008938:	400200b8 	.word	0x400200b8
 800893c:	40020410 	.word	0x40020410
 8008940:	40020428 	.word	0x40020428
 8008944:	40020440 	.word	0x40020440
 8008948:	40020458 	.word	0x40020458
 800894c:	40020470 	.word	0x40020470
 8008950:	40020488 	.word	0x40020488
 8008954:	400204a0 	.word	0x400204a0
 8008958:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA instance(s) */
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f023 020e 	bic.w	r2, r3, #14
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f042 020a 	orr.w	r2, r2, #10
 800896e:	601a      	str	r2, [r3, #0]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008974:	2b00      	cmp	r3, #0
 8008976:	d103      	bne.n	8008980 <HAL_DMAEx_MultiBufferStart_IT+0x440>
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800897c:	2b00      	cmp	r3, #0
 800897e:	d007      	beq.n	8008990 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	681a      	ldr	r2, [r3, #0]
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f042 0204 	orr.w	r2, r2, #4
 800898e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a81      	ldr	r2, [pc, #516]	@ (8008b9c <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d072      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a80      	ldr	r2, [pc, #512]	@ (8008ba0 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d06d      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a7e      	ldr	r2, [pc, #504]	@ (8008ba4 <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d068      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a7d      	ldr	r2, [pc, #500]	@ (8008ba8 <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d063      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a7b      	ldr	r2, [pc, #492]	@ (8008bac <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d05e      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a7a      	ldr	r2, [pc, #488]	@ (8008bb0 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d059      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a78      	ldr	r2, [pc, #480]	@ (8008bb4 <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d054      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a77      	ldr	r2, [pc, #476]	@ (8008bb8 <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d04f      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a75      	ldr	r2, [pc, #468]	@ (8008bbc <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d04a      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a74      	ldr	r2, [pc, #464]	@ (8008bc0 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d045      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4a72      	ldr	r2, [pc, #456]	@ (8008bc4 <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d040      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4a71      	ldr	r2, [pc, #452]	@ (8008bc8 <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d03b      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a6f      	ldr	r2, [pc, #444]	@ (8008bcc <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d036      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a6e      	ldr	r2, [pc, #440]	@ (8008bd0 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d031      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4a6c      	ldr	r2, [pc, #432]	@ (8008bd4 <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d02c      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a6b      	ldr	r2, [pc, #428]	@ (8008bd8 <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d027      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a69      	ldr	r2, [pc, #420]	@ (8008bdc <HAL_DMAEx_MultiBufferStart_IT+0x69c>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d022      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a68      	ldr	r2, [pc, #416]	@ (8008be0 <HAL_DMAEx_MultiBufferStart_IT+0x6a0>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d01d      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	4a66      	ldr	r2, [pc, #408]	@ (8008be4 <HAL_DMAEx_MultiBufferStart_IT+0x6a4>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d018      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4a65      	ldr	r2, [pc, #404]	@ (8008be8 <HAL_DMAEx_MultiBufferStart_IT+0x6a8>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d013      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4a63      	ldr	r2, [pc, #396]	@ (8008bec <HAL_DMAEx_MultiBufferStart_IT+0x6ac>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d00e      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4a62      	ldr	r2, [pc, #392]	@ (8008bf0 <HAL_DMAEx_MultiBufferStart_IT+0x6b0>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d009      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a60      	ldr	r2, [pc, #384]	@ (8008bf4 <HAL_DMAEx_MultiBufferStart_IT+0x6b4>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d004      	beq.n	8008a80 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4a5f      	ldr	r2, [pc, #380]	@ (8008bf8 <HAL_DMAEx_MultiBufferStart_IT+0x6b8>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d101      	bne.n	8008a84 <HAL_DMAEx_MultiBufferStart_IT+0x544>
 8008a80:	2301      	movs	r3, #1
 8008a82:	e000      	b.n	8008a86 <HAL_DMAEx_MultiBufferStart_IT+0x546>
 8008a84:	2300      	movs	r3, #0
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d01a      	beq.n	8008ac0 <HAL_DMAEx_MultiBufferStart_IT+0x580>
    {
      /* Check if DMAMUX Synchronization is enabled*/
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d007      	beq.n	8008aa8 <HAL_DMAEx_MultiBufferStart_IT+0x568>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a9c:	681a      	ldr	r2, [r3, #0]
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008aa2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008aa6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d007      	beq.n	8008ac0 <HAL_DMAEx_MultiBufferStart_IT+0x580>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT*/
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ab4:	681a      	ldr	r2, [r3, #0]
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008aba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008abe:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4a35      	ldr	r2, [pc, #212]	@ (8008b9c <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d04a      	beq.n	8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4a34      	ldr	r2, [pc, #208]	@ (8008ba0 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d045      	beq.n	8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a32      	ldr	r2, [pc, #200]	@ (8008ba4 <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d040      	beq.n	8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a31      	ldr	r2, [pc, #196]	@ (8008ba8 <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d03b      	beq.n	8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a2f      	ldr	r2, [pc, #188]	@ (8008bac <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d036      	beq.n	8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a2e      	ldr	r2, [pc, #184]	@ (8008bb0 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d031      	beq.n	8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a2c      	ldr	r2, [pc, #176]	@ (8008bb4 <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d02c      	beq.n	8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a2b      	ldr	r2, [pc, #172]	@ (8008bb8 <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d027      	beq.n	8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a29      	ldr	r2, [pc, #164]	@ (8008bbc <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d022      	beq.n	8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a28      	ldr	r2, [pc, #160]	@ (8008bc0 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d01d      	beq.n	8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a26      	ldr	r2, [pc, #152]	@ (8008bc4 <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d018      	beq.n	8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a25      	ldr	r2, [pc, #148]	@ (8008bc8 <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d013      	beq.n	8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4a23      	ldr	r2, [pc, #140]	@ (8008bcc <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d00e      	beq.n	8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4a22      	ldr	r2, [pc, #136]	@ (8008bd0 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d009      	beq.n	8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a20      	ldr	r2, [pc, #128]	@ (8008bd4 <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d004      	beq.n	8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a1f      	ldr	r2, [pc, #124]	@ (8008bd8 <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d108      	bne.n	8008b72 <HAL_DMAEx_MultiBufferStart_IT+0x632>
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	681a      	ldr	r2, [r3, #0]
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f042 0201 	orr.w	r2, r2, #1
 8008b6e:	601a      	str	r2, [r3, #0]
 8008b70:	e00e      	b.n	8008b90 <HAL_DMAEx_MultiBufferStart_IT+0x650>
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	681a      	ldr	r2, [r3, #0]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f042 0201 	orr.w	r2, r2, #1
 8008b80:	601a      	str	r2, [r3, #0]
 8008b82:	e005      	b.n	8008b90 <HAL_DMAEx_MultiBufferStart_IT+0x650>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008b8a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return error status */
    status = HAL_ERROR;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008b90:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b92:	4618      	mov	r0, r3
 8008b94:	3718      	adds	r7, #24
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bd80      	pop	{r7, pc}
 8008b9a:	bf00      	nop
 8008b9c:	40020010 	.word	0x40020010
 8008ba0:	40020028 	.word	0x40020028
 8008ba4:	40020040 	.word	0x40020040
 8008ba8:	40020058 	.word	0x40020058
 8008bac:	40020070 	.word	0x40020070
 8008bb0:	40020088 	.word	0x40020088
 8008bb4:	400200a0 	.word	0x400200a0
 8008bb8:	400200b8 	.word	0x400200b8
 8008bbc:	40020410 	.word	0x40020410
 8008bc0:	40020428 	.word	0x40020428
 8008bc4:	40020440 	.word	0x40020440
 8008bc8:	40020458 	.word	0x40020458
 8008bcc:	40020470 	.word	0x40020470
 8008bd0:	40020488 	.word	0x40020488
 8008bd4:	400204a0 	.word	0x400204a0
 8008bd8:	400204b8 	.word	0x400204b8
 8008bdc:	58025408 	.word	0x58025408
 8008be0:	5802541c 	.word	0x5802541c
 8008be4:	58025430 	.word	0x58025430
 8008be8:	58025444 	.word	0x58025444
 8008bec:	58025458 	.word	0x58025458
 8008bf0:	5802546c 	.word	0x5802546c
 8008bf4:	58025480 	.word	0x58025480
 8008bf8:	58025494 	.word	0x58025494

08008bfc <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b085      	sub	sp, #20
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	60f8      	str	r0, [r7, #12]
 8008c04:	60b9      	str	r1, [r7, #8]
 8008c06:	4613      	mov	r3, r2
 8008c08:	71fb      	strb	r3, [r7, #7]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	4a39      	ldr	r2, [pc, #228]	@ (8008cf4 <HAL_DMAEx_ChangeMemory+0xf8>)
 8008c10:	4293      	cmp	r3, r2
 8008c12:	d04a      	beq.n	8008caa <HAL_DMAEx_ChangeMemory+0xae>
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4a37      	ldr	r2, [pc, #220]	@ (8008cf8 <HAL_DMAEx_ChangeMemory+0xfc>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d045      	beq.n	8008caa <HAL_DMAEx_ChangeMemory+0xae>
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	4a36      	ldr	r2, [pc, #216]	@ (8008cfc <HAL_DMAEx_ChangeMemory+0x100>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d040      	beq.n	8008caa <HAL_DMAEx_ChangeMemory+0xae>
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	4a34      	ldr	r2, [pc, #208]	@ (8008d00 <HAL_DMAEx_ChangeMemory+0x104>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d03b      	beq.n	8008caa <HAL_DMAEx_ChangeMemory+0xae>
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a33      	ldr	r2, [pc, #204]	@ (8008d04 <HAL_DMAEx_ChangeMemory+0x108>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d036      	beq.n	8008caa <HAL_DMAEx_ChangeMemory+0xae>
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	4a31      	ldr	r2, [pc, #196]	@ (8008d08 <HAL_DMAEx_ChangeMemory+0x10c>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d031      	beq.n	8008caa <HAL_DMAEx_ChangeMemory+0xae>
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a30      	ldr	r2, [pc, #192]	@ (8008d0c <HAL_DMAEx_ChangeMemory+0x110>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d02c      	beq.n	8008caa <HAL_DMAEx_ChangeMemory+0xae>
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4a2e      	ldr	r2, [pc, #184]	@ (8008d10 <HAL_DMAEx_ChangeMemory+0x114>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d027      	beq.n	8008caa <HAL_DMAEx_ChangeMemory+0xae>
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a2d      	ldr	r2, [pc, #180]	@ (8008d14 <HAL_DMAEx_ChangeMemory+0x118>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d022      	beq.n	8008caa <HAL_DMAEx_ChangeMemory+0xae>
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a2b      	ldr	r2, [pc, #172]	@ (8008d18 <HAL_DMAEx_ChangeMemory+0x11c>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d01d      	beq.n	8008caa <HAL_DMAEx_ChangeMemory+0xae>
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a2a      	ldr	r2, [pc, #168]	@ (8008d1c <HAL_DMAEx_ChangeMemory+0x120>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d018      	beq.n	8008caa <HAL_DMAEx_ChangeMemory+0xae>
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a28      	ldr	r2, [pc, #160]	@ (8008d20 <HAL_DMAEx_ChangeMemory+0x124>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d013      	beq.n	8008caa <HAL_DMAEx_ChangeMemory+0xae>
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a27      	ldr	r2, [pc, #156]	@ (8008d24 <HAL_DMAEx_ChangeMemory+0x128>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d00e      	beq.n	8008caa <HAL_DMAEx_ChangeMemory+0xae>
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a25      	ldr	r2, [pc, #148]	@ (8008d28 <HAL_DMAEx_ChangeMemory+0x12c>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d009      	beq.n	8008caa <HAL_DMAEx_ChangeMemory+0xae>
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a24      	ldr	r2, [pc, #144]	@ (8008d2c <HAL_DMAEx_ChangeMemory+0x130>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d004      	beq.n	8008caa <HAL_DMAEx_ChangeMemory+0xae>
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a22      	ldr	r2, [pc, #136]	@ (8008d30 <HAL_DMAEx_ChangeMemory+0x134>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d101      	bne.n	8008cae <HAL_DMAEx_ChangeMemory+0xb2>
 8008caa:	2301      	movs	r3, #1
 8008cac:	e000      	b.n	8008cb0 <HAL_DMAEx_ChangeMemory+0xb4>
 8008cae:	2300      	movs	r3, #0
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d00c      	beq.n	8008cce <HAL_DMAEx_ChangeMemory+0xd2>
  {
    if(memory == MEMORY0)
 8008cb4:	79fb      	ldrb	r3, [r7, #7]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d104      	bne.n	8008cc4 <HAL_DMAEx_ChangeMemory+0xc8>
    {
      /* change the memory0 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = Address;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	68ba      	ldr	r2, [r7, #8]
 8008cc0:	60da      	str	r2, [r3, #12]
 8008cc2:	e010      	b.n	8008ce6 <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = Address;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	68ba      	ldr	r2, [r7, #8]
 8008cca:	611a      	str	r2, [r3, #16]
 8008ccc:	e00b      	b.n	8008ce6 <HAL_DMAEx_ChangeMemory+0xea>
    }
  }
  else /* BDMA instance(s) */
  {
    if(memory == MEMORY0)
 8008cce:	79fb      	ldrb	r3, [r7, #7]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d104      	bne.n	8008cde <HAL_DMAEx_ChangeMemory+0xe2>
    {
      /* change the memory0 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = Address;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	68ba      	ldr	r2, [r7, #8]
 8008cda:	60da      	str	r2, [r3, #12]
 8008cdc:	e003      	b.n	8008ce6 <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = Address;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	68ba      	ldr	r2, [r7, #8]
 8008ce4:	611a      	str	r2, [r3, #16]
    }
  }

  return HAL_OK;
 8008ce6:	2300      	movs	r3, #0
}
 8008ce8:	4618      	mov	r0, r3
 8008cea:	3714      	adds	r7, #20
 8008cec:	46bd      	mov	sp, r7
 8008cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf2:	4770      	bx	lr
 8008cf4:	40020010 	.word	0x40020010
 8008cf8:	40020028 	.word	0x40020028
 8008cfc:	40020040 	.word	0x40020040
 8008d00:	40020058 	.word	0x40020058
 8008d04:	40020070 	.word	0x40020070
 8008d08:	40020088 	.word	0x40020088
 8008d0c:	400200a0 	.word	0x400200a0
 8008d10:	400200b8 	.word	0x400200b8
 8008d14:	40020410 	.word	0x40020410
 8008d18:	40020428 	.word	0x40020428
 8008d1c:	40020440 	.word	0x40020440
 8008d20:	40020458 	.word	0x40020458
 8008d24:	40020470 	.word	0x40020470
 8008d28:	40020488 	.word	0x40020488
 8008d2c:	400204a0 	.word	0x400204a0
 8008d30:	400204b8 	.word	0x400204b8

08008d34 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b085      	sub	sp, #20
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	60f8      	str	r0, [r7, #12]
 8008d3c:	60b9      	str	r1, [r7, #8]
 8008d3e:	607a      	str	r2, [r7, #4]
 8008d40:	603b      	str	r3, [r7, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4a46      	ldr	r2, [pc, #280]	@ (8008e60 <DMA_MultiBufferSetConfig+0x12c>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d04a      	beq.n	8008de2 <DMA_MultiBufferSetConfig+0xae>
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	4a44      	ldr	r2, [pc, #272]	@ (8008e64 <DMA_MultiBufferSetConfig+0x130>)
 8008d52:	4293      	cmp	r3, r2
 8008d54:	d045      	beq.n	8008de2 <DMA_MultiBufferSetConfig+0xae>
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4a43      	ldr	r2, [pc, #268]	@ (8008e68 <DMA_MultiBufferSetConfig+0x134>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d040      	beq.n	8008de2 <DMA_MultiBufferSetConfig+0xae>
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	4a41      	ldr	r2, [pc, #260]	@ (8008e6c <DMA_MultiBufferSetConfig+0x138>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d03b      	beq.n	8008de2 <DMA_MultiBufferSetConfig+0xae>
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	4a40      	ldr	r2, [pc, #256]	@ (8008e70 <DMA_MultiBufferSetConfig+0x13c>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d036      	beq.n	8008de2 <DMA_MultiBufferSetConfig+0xae>
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	4a3e      	ldr	r2, [pc, #248]	@ (8008e74 <DMA_MultiBufferSetConfig+0x140>)
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	d031      	beq.n	8008de2 <DMA_MultiBufferSetConfig+0xae>
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	4a3d      	ldr	r2, [pc, #244]	@ (8008e78 <DMA_MultiBufferSetConfig+0x144>)
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d02c      	beq.n	8008de2 <DMA_MultiBufferSetConfig+0xae>
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	4a3b      	ldr	r2, [pc, #236]	@ (8008e7c <DMA_MultiBufferSetConfig+0x148>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d027      	beq.n	8008de2 <DMA_MultiBufferSetConfig+0xae>
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4a3a      	ldr	r2, [pc, #232]	@ (8008e80 <DMA_MultiBufferSetConfig+0x14c>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d022      	beq.n	8008de2 <DMA_MultiBufferSetConfig+0xae>
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a38      	ldr	r2, [pc, #224]	@ (8008e84 <DMA_MultiBufferSetConfig+0x150>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d01d      	beq.n	8008de2 <DMA_MultiBufferSetConfig+0xae>
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a37      	ldr	r2, [pc, #220]	@ (8008e88 <DMA_MultiBufferSetConfig+0x154>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d018      	beq.n	8008de2 <DMA_MultiBufferSetConfig+0xae>
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	4a35      	ldr	r2, [pc, #212]	@ (8008e8c <DMA_MultiBufferSetConfig+0x158>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d013      	beq.n	8008de2 <DMA_MultiBufferSetConfig+0xae>
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	4a34      	ldr	r2, [pc, #208]	@ (8008e90 <DMA_MultiBufferSetConfig+0x15c>)
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d00e      	beq.n	8008de2 <DMA_MultiBufferSetConfig+0xae>
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	4a32      	ldr	r2, [pc, #200]	@ (8008e94 <DMA_MultiBufferSetConfig+0x160>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d009      	beq.n	8008de2 <DMA_MultiBufferSetConfig+0xae>
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4a31      	ldr	r2, [pc, #196]	@ (8008e98 <DMA_MultiBufferSetConfig+0x164>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	d004      	beq.n	8008de2 <DMA_MultiBufferSetConfig+0xae>
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4a2f      	ldr	r2, [pc, #188]	@ (8008e9c <DMA_MultiBufferSetConfig+0x168>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d101      	bne.n	8008de6 <DMA_MultiBufferSetConfig+0xb2>
 8008de2:	2301      	movs	r3, #1
 8008de4:	e000      	b.n	8008de8 <DMA_MultiBufferSetConfig+0xb4>
 8008de6:	2300      	movs	r3, #0
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d019      	beq.n	8008e20 <DMA_MultiBufferSetConfig+0xec>
  {
    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = DataLength;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	683a      	ldr	r2, [r7, #0]
 8008df2:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	689b      	ldr	r3, [r3, #8]
 8008df8:	2b40      	cmp	r3, #64	@ 0x40
 8008dfa:	d108      	bne.n	8008e0e <DMA_MultiBufferSetConfig+0xda>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = DstAddress;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	687a      	ldr	r2, [r7, #4]
 8008e02:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = SrcAddress;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	68ba      	ldr	r2, [r7, #8]
 8008e0a:	60da      	str	r2, [r3, #12]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
    }
  }
}
 8008e0c:	e021      	b.n	8008e52 <DMA_MultiBufferSetConfig+0x11e>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = SrcAddress;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	68ba      	ldr	r2, [r7, #8]
 8008e14:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = DstAddress;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	687a      	ldr	r2, [r7, #4]
 8008e1c:	60da      	str	r2, [r3, #12]
}
 8008e1e:	e018      	b.n	8008e52 <DMA_MultiBufferSetConfig+0x11e>
    ((BDMA_Channel_TypeDef   *)hdma->Instance)->CNDTR = DataLength;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	683a      	ldr	r2, [r7, #0]
 8008e26:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	689b      	ldr	r3, [r3, #8]
 8008e2c:	2b40      	cmp	r3, #64	@ 0x40
 8008e2e:	d108      	bne.n	8008e42 <DMA_MultiBufferSetConfig+0x10e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = DstAddress;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	687a      	ldr	r2, [r7, #4]
 8008e36:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = SrcAddress;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	68ba      	ldr	r2, [r7, #8]
 8008e3e:	60da      	str	r2, [r3, #12]
}
 8008e40:	e007      	b.n	8008e52 <DMA_MultiBufferSetConfig+0x11e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = SrcAddress;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	68ba      	ldr	r2, [r7, #8]
 8008e48:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	687a      	ldr	r2, [r7, #4]
 8008e50:	60da      	str	r2, [r3, #12]
}
 8008e52:	bf00      	nop
 8008e54:	3714      	adds	r7, #20
 8008e56:	46bd      	mov	sp, r7
 8008e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5c:	4770      	bx	lr
 8008e5e:	bf00      	nop
 8008e60:	40020010 	.word	0x40020010
 8008e64:	40020028 	.word	0x40020028
 8008e68:	40020040 	.word	0x40020040
 8008e6c:	40020058 	.word	0x40020058
 8008e70:	40020070 	.word	0x40020070
 8008e74:	40020088 	.word	0x40020088
 8008e78:	400200a0 	.word	0x400200a0
 8008e7c:	400200b8 	.word	0x400200b8
 8008e80:	40020410 	.word	0x40020410
 8008e84:	40020428 	.word	0x40020428
 8008e88:	40020440 	.word	0x40020440
 8008e8c:	40020458 	.word	0x40020458
 8008e90:	40020470 	.word	0x40020470
 8008e94:	40020488 	.word	0x40020488
 8008e98:	400204a0 	.word	0x400204a0
 8008e9c:	400204b8 	.word	0x400204b8

08008ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b089      	sub	sp, #36	@ 0x24
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
 8008ea8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008eae:	4b86      	ldr	r3, [pc, #536]	@ (80090c8 <HAL_GPIO_Init+0x228>)
 8008eb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008eb2:	e18c      	b.n	80091ce <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	681a      	ldr	r2, [r3, #0]
 8008eb8:	2101      	movs	r1, #1
 8008eba:	69fb      	ldr	r3, [r7, #28]
 8008ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8008ec0:	4013      	ands	r3, r2
 8008ec2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	f000 817e 	beq.w	80091c8 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	685b      	ldr	r3, [r3, #4]
 8008ed0:	f003 0303 	and.w	r3, r3, #3
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d005      	beq.n	8008ee4 <HAL_GPIO_Init+0x44>
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	f003 0303 	and.w	r3, r3, #3
 8008ee0:	2b02      	cmp	r3, #2
 8008ee2:	d130      	bne.n	8008f46 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	689b      	ldr	r3, [r3, #8]
 8008ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008eea:	69fb      	ldr	r3, [r7, #28]
 8008eec:	005b      	lsls	r3, r3, #1
 8008eee:	2203      	movs	r2, #3
 8008ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ef4:	43db      	mvns	r3, r3
 8008ef6:	69ba      	ldr	r2, [r7, #24]
 8008ef8:	4013      	ands	r3, r2
 8008efa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	68da      	ldr	r2, [r3, #12]
 8008f00:	69fb      	ldr	r3, [r7, #28]
 8008f02:	005b      	lsls	r3, r3, #1
 8008f04:	fa02 f303 	lsl.w	r3, r2, r3
 8008f08:	69ba      	ldr	r2, [r7, #24]
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	69ba      	ldr	r2, [r7, #24]
 8008f12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008f1a:	2201      	movs	r2, #1
 8008f1c:	69fb      	ldr	r3, [r7, #28]
 8008f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8008f22:	43db      	mvns	r3, r3
 8008f24:	69ba      	ldr	r2, [r7, #24]
 8008f26:	4013      	ands	r3, r2
 8008f28:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	685b      	ldr	r3, [r3, #4]
 8008f2e:	091b      	lsrs	r3, r3, #4
 8008f30:	f003 0201 	and.w	r2, r3, #1
 8008f34:	69fb      	ldr	r3, [r7, #28]
 8008f36:	fa02 f303 	lsl.w	r3, r2, r3
 8008f3a:	69ba      	ldr	r2, [r7, #24]
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	69ba      	ldr	r2, [r7, #24]
 8008f44:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	f003 0303 	and.w	r3, r3, #3
 8008f4e:	2b03      	cmp	r3, #3
 8008f50:	d017      	beq.n	8008f82 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	68db      	ldr	r3, [r3, #12]
 8008f56:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008f58:	69fb      	ldr	r3, [r7, #28]
 8008f5a:	005b      	lsls	r3, r3, #1
 8008f5c:	2203      	movs	r2, #3
 8008f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008f62:	43db      	mvns	r3, r3
 8008f64:	69ba      	ldr	r2, [r7, #24]
 8008f66:	4013      	ands	r3, r2
 8008f68:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	689a      	ldr	r2, [r3, #8]
 8008f6e:	69fb      	ldr	r3, [r7, #28]
 8008f70:	005b      	lsls	r3, r3, #1
 8008f72:	fa02 f303 	lsl.w	r3, r2, r3
 8008f76:	69ba      	ldr	r2, [r7, #24]
 8008f78:	4313      	orrs	r3, r2
 8008f7a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	69ba      	ldr	r2, [r7, #24]
 8008f80:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	685b      	ldr	r3, [r3, #4]
 8008f86:	f003 0303 	and.w	r3, r3, #3
 8008f8a:	2b02      	cmp	r3, #2
 8008f8c:	d123      	bne.n	8008fd6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008f8e:	69fb      	ldr	r3, [r7, #28]
 8008f90:	08da      	lsrs	r2, r3, #3
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	3208      	adds	r2, #8
 8008f96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008f9c:	69fb      	ldr	r3, [r7, #28]
 8008f9e:	f003 0307 	and.w	r3, r3, #7
 8008fa2:	009b      	lsls	r3, r3, #2
 8008fa4:	220f      	movs	r2, #15
 8008fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8008faa:	43db      	mvns	r3, r3
 8008fac:	69ba      	ldr	r2, [r7, #24]
 8008fae:	4013      	ands	r3, r2
 8008fb0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	691a      	ldr	r2, [r3, #16]
 8008fb6:	69fb      	ldr	r3, [r7, #28]
 8008fb8:	f003 0307 	and.w	r3, r3, #7
 8008fbc:	009b      	lsls	r3, r3, #2
 8008fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8008fc2:	69ba      	ldr	r2, [r7, #24]
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008fc8:	69fb      	ldr	r3, [r7, #28]
 8008fca:	08da      	lsrs	r2, r3, #3
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	3208      	adds	r2, #8
 8008fd0:	69b9      	ldr	r1, [r7, #24]
 8008fd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008fdc:	69fb      	ldr	r3, [r7, #28]
 8008fde:	005b      	lsls	r3, r3, #1
 8008fe0:	2203      	movs	r2, #3
 8008fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8008fe6:	43db      	mvns	r3, r3
 8008fe8:	69ba      	ldr	r2, [r7, #24]
 8008fea:	4013      	ands	r3, r2
 8008fec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	f003 0203 	and.w	r2, r3, #3
 8008ff6:	69fb      	ldr	r3, [r7, #28]
 8008ff8:	005b      	lsls	r3, r3, #1
 8008ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8008ffe:	69ba      	ldr	r2, [r7, #24]
 8009000:	4313      	orrs	r3, r2
 8009002:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	69ba      	ldr	r2, [r7, #24]
 8009008:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009012:	2b00      	cmp	r3, #0
 8009014:	f000 80d8 	beq.w	80091c8 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009018:	4b2c      	ldr	r3, [pc, #176]	@ (80090cc <HAL_GPIO_Init+0x22c>)
 800901a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800901e:	4a2b      	ldr	r2, [pc, #172]	@ (80090cc <HAL_GPIO_Init+0x22c>)
 8009020:	f043 0302 	orr.w	r3, r3, #2
 8009024:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8009028:	4b28      	ldr	r3, [pc, #160]	@ (80090cc <HAL_GPIO_Init+0x22c>)
 800902a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800902e:	f003 0302 	and.w	r3, r3, #2
 8009032:	60fb      	str	r3, [r7, #12]
 8009034:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009036:	4a26      	ldr	r2, [pc, #152]	@ (80090d0 <HAL_GPIO_Init+0x230>)
 8009038:	69fb      	ldr	r3, [r7, #28]
 800903a:	089b      	lsrs	r3, r3, #2
 800903c:	3302      	adds	r3, #2
 800903e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009042:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009044:	69fb      	ldr	r3, [r7, #28]
 8009046:	f003 0303 	and.w	r3, r3, #3
 800904a:	009b      	lsls	r3, r3, #2
 800904c:	220f      	movs	r2, #15
 800904e:	fa02 f303 	lsl.w	r3, r2, r3
 8009052:	43db      	mvns	r3, r3
 8009054:	69ba      	ldr	r2, [r7, #24]
 8009056:	4013      	ands	r3, r2
 8009058:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	4a1d      	ldr	r2, [pc, #116]	@ (80090d4 <HAL_GPIO_Init+0x234>)
 800905e:	4293      	cmp	r3, r2
 8009060:	d04a      	beq.n	80090f8 <HAL_GPIO_Init+0x258>
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	4a1c      	ldr	r2, [pc, #112]	@ (80090d8 <HAL_GPIO_Init+0x238>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d02b      	beq.n	80090c2 <HAL_GPIO_Init+0x222>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	4a1b      	ldr	r2, [pc, #108]	@ (80090dc <HAL_GPIO_Init+0x23c>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d025      	beq.n	80090be <HAL_GPIO_Init+0x21e>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	4a1a      	ldr	r2, [pc, #104]	@ (80090e0 <HAL_GPIO_Init+0x240>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d01f      	beq.n	80090ba <HAL_GPIO_Init+0x21a>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	4a19      	ldr	r2, [pc, #100]	@ (80090e4 <HAL_GPIO_Init+0x244>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d019      	beq.n	80090b6 <HAL_GPIO_Init+0x216>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	4a18      	ldr	r2, [pc, #96]	@ (80090e8 <HAL_GPIO_Init+0x248>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d013      	beq.n	80090b2 <HAL_GPIO_Init+0x212>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	4a17      	ldr	r2, [pc, #92]	@ (80090ec <HAL_GPIO_Init+0x24c>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d00d      	beq.n	80090ae <HAL_GPIO_Init+0x20e>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	4a16      	ldr	r2, [pc, #88]	@ (80090f0 <HAL_GPIO_Init+0x250>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d007      	beq.n	80090aa <HAL_GPIO_Init+0x20a>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	4a15      	ldr	r2, [pc, #84]	@ (80090f4 <HAL_GPIO_Init+0x254>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d101      	bne.n	80090a6 <HAL_GPIO_Init+0x206>
 80090a2:	2309      	movs	r3, #9
 80090a4:	e029      	b.n	80090fa <HAL_GPIO_Init+0x25a>
 80090a6:	230a      	movs	r3, #10
 80090a8:	e027      	b.n	80090fa <HAL_GPIO_Init+0x25a>
 80090aa:	2307      	movs	r3, #7
 80090ac:	e025      	b.n	80090fa <HAL_GPIO_Init+0x25a>
 80090ae:	2306      	movs	r3, #6
 80090b0:	e023      	b.n	80090fa <HAL_GPIO_Init+0x25a>
 80090b2:	2305      	movs	r3, #5
 80090b4:	e021      	b.n	80090fa <HAL_GPIO_Init+0x25a>
 80090b6:	2304      	movs	r3, #4
 80090b8:	e01f      	b.n	80090fa <HAL_GPIO_Init+0x25a>
 80090ba:	2303      	movs	r3, #3
 80090bc:	e01d      	b.n	80090fa <HAL_GPIO_Init+0x25a>
 80090be:	2302      	movs	r3, #2
 80090c0:	e01b      	b.n	80090fa <HAL_GPIO_Init+0x25a>
 80090c2:	2301      	movs	r3, #1
 80090c4:	e019      	b.n	80090fa <HAL_GPIO_Init+0x25a>
 80090c6:	bf00      	nop
 80090c8:	58000080 	.word	0x58000080
 80090cc:	58024400 	.word	0x58024400
 80090d0:	58000400 	.word	0x58000400
 80090d4:	58020000 	.word	0x58020000
 80090d8:	58020400 	.word	0x58020400
 80090dc:	58020800 	.word	0x58020800
 80090e0:	58020c00 	.word	0x58020c00
 80090e4:	58021000 	.word	0x58021000
 80090e8:	58021400 	.word	0x58021400
 80090ec:	58021800 	.word	0x58021800
 80090f0:	58021c00 	.word	0x58021c00
 80090f4:	58022400 	.word	0x58022400
 80090f8:	2300      	movs	r3, #0
 80090fa:	69fa      	ldr	r2, [r7, #28]
 80090fc:	f002 0203 	and.w	r2, r2, #3
 8009100:	0092      	lsls	r2, r2, #2
 8009102:	4093      	lsls	r3, r2
 8009104:	69ba      	ldr	r2, [r7, #24]
 8009106:	4313      	orrs	r3, r2
 8009108:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800910a:	4938      	ldr	r1, [pc, #224]	@ (80091ec <HAL_GPIO_Init+0x34c>)
 800910c:	69fb      	ldr	r3, [r7, #28]
 800910e:	089b      	lsrs	r3, r3, #2
 8009110:	3302      	adds	r3, #2
 8009112:	69ba      	ldr	r2, [r7, #24]
 8009114:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009118:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	43db      	mvns	r3, r3
 8009124:	69ba      	ldr	r2, [r7, #24]
 8009126:	4013      	ands	r3, r2
 8009128:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009132:	2b00      	cmp	r3, #0
 8009134:	d003      	beq.n	800913e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8009136:	69ba      	ldr	r2, [r7, #24]
 8009138:	693b      	ldr	r3, [r7, #16]
 800913a:	4313      	orrs	r3, r2
 800913c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800913e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009142:	69bb      	ldr	r3, [r7, #24]
 8009144:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8009146:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800914a:	685b      	ldr	r3, [r3, #4]
 800914c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800914e:	693b      	ldr	r3, [r7, #16]
 8009150:	43db      	mvns	r3, r3
 8009152:	69ba      	ldr	r2, [r7, #24]
 8009154:	4013      	ands	r3, r2
 8009156:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009160:	2b00      	cmp	r3, #0
 8009162:	d003      	beq.n	800916c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8009164:	69ba      	ldr	r2, [r7, #24]
 8009166:	693b      	ldr	r3, [r7, #16]
 8009168:	4313      	orrs	r3, r2
 800916a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800916c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009170:	69bb      	ldr	r3, [r7, #24]
 8009172:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8009174:	697b      	ldr	r3, [r7, #20]
 8009176:	685b      	ldr	r3, [r3, #4]
 8009178:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	43db      	mvns	r3, r3
 800917e:	69ba      	ldr	r2, [r7, #24]
 8009180:	4013      	ands	r3, r2
 8009182:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	685b      	ldr	r3, [r3, #4]
 8009188:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800918c:	2b00      	cmp	r3, #0
 800918e:	d003      	beq.n	8009198 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8009190:	69ba      	ldr	r2, [r7, #24]
 8009192:	693b      	ldr	r3, [r7, #16]
 8009194:	4313      	orrs	r3, r2
 8009196:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8009198:	697b      	ldr	r3, [r7, #20]
 800919a:	69ba      	ldr	r2, [r7, #24]
 800919c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80091a4:	693b      	ldr	r3, [r7, #16]
 80091a6:	43db      	mvns	r3, r3
 80091a8:	69ba      	ldr	r2, [r7, #24]
 80091aa:	4013      	ands	r3, r2
 80091ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	685b      	ldr	r3, [r3, #4]
 80091b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d003      	beq.n	80091c2 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80091ba:	69ba      	ldr	r2, [r7, #24]
 80091bc:	693b      	ldr	r3, [r7, #16]
 80091be:	4313      	orrs	r3, r2
 80091c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	69ba      	ldr	r2, [r7, #24]
 80091c6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80091c8:	69fb      	ldr	r3, [r7, #28]
 80091ca:	3301      	adds	r3, #1
 80091cc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	681a      	ldr	r2, [r3, #0]
 80091d2:	69fb      	ldr	r3, [r7, #28]
 80091d4:	fa22 f303 	lsr.w	r3, r2, r3
 80091d8:	2b00      	cmp	r3, #0
 80091da:	f47f ae6b 	bne.w	8008eb4 <HAL_GPIO_Init+0x14>
  }
}
 80091de:	bf00      	nop
 80091e0:	bf00      	nop
 80091e2:	3724      	adds	r7, #36	@ 0x24
 80091e4:	46bd      	mov	sp, r7
 80091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ea:	4770      	bx	lr
 80091ec:	58000400 	.word	0x58000400

080091f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80091f0:	b480      	push	{r7}
 80091f2:	b085      	sub	sp, #20
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	460b      	mov	r3, r1
 80091fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	691a      	ldr	r2, [r3, #16]
 8009200:	887b      	ldrh	r3, [r7, #2]
 8009202:	4013      	ands	r3, r2
 8009204:	2b00      	cmp	r3, #0
 8009206:	d002      	beq.n	800920e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009208:	2301      	movs	r3, #1
 800920a:	73fb      	strb	r3, [r7, #15]
 800920c:	e001      	b.n	8009212 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800920e:	2300      	movs	r3, #0
 8009210:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009212:	7bfb      	ldrb	r3, [r7, #15]
}
 8009214:	4618      	mov	r0, r3
 8009216:	3714      	adds	r7, #20
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr

08009220 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009220:	b480      	push	{r7}
 8009222:	b083      	sub	sp, #12
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
 8009228:	460b      	mov	r3, r1
 800922a:	807b      	strh	r3, [r7, #2]
 800922c:	4613      	mov	r3, r2
 800922e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009230:	787b      	ldrb	r3, [r7, #1]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d003      	beq.n	800923e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009236:	887a      	ldrh	r2, [r7, #2]
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800923c:	e003      	b.n	8009246 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800923e:	887b      	ldrh	r3, [r7, #2]
 8009240:	041a      	lsls	r2, r3, #16
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	619a      	str	r2, [r3, #24]
}
 8009246:	bf00      	nop
 8009248:	370c      	adds	r7, #12
 800924a:	46bd      	mov	sp, r7
 800924c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009250:	4770      	bx	lr

08009252 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009252:	b480      	push	{r7}
 8009254:	b085      	sub	sp, #20
 8009256:	af00      	add	r7, sp, #0
 8009258:	6078      	str	r0, [r7, #4]
 800925a:	460b      	mov	r3, r1
 800925c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	695b      	ldr	r3, [r3, #20]
 8009262:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009264:	887a      	ldrh	r2, [r7, #2]
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	4013      	ands	r3, r2
 800926a:	041a      	lsls	r2, r3, #16
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	43d9      	mvns	r1, r3
 8009270:	887b      	ldrh	r3, [r7, #2]
 8009272:	400b      	ands	r3, r1
 8009274:	431a      	orrs	r2, r3
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	619a      	str	r2, [r3, #24]
}
 800927a:	bf00      	nop
 800927c:	3714      	adds	r7, #20
 800927e:	46bd      	mov	sp, r7
 8009280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009284:	4770      	bx	lr
	...

08009288 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b082      	sub	sp, #8
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d101      	bne.n	800929a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009296:	2301      	movs	r3, #1
 8009298:	e08b      	b.n	80093b2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092a0:	b2db      	uxtb	r3, r3
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d106      	bne.n	80092b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2200      	movs	r2, #0
 80092aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f7fb f8fe 	bl	80044b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2224      	movs	r2, #36	@ 0x24
 80092b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	681a      	ldr	r2, [r3, #0]
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f022 0201 	bic.w	r2, r2, #1
 80092ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	685a      	ldr	r2, [r3, #4]
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80092d8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	689a      	ldr	r2, [r3, #8]
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80092e8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	68db      	ldr	r3, [r3, #12]
 80092ee:	2b01      	cmp	r3, #1
 80092f0:	d107      	bne.n	8009302 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	689a      	ldr	r2, [r3, #8]
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80092fe:	609a      	str	r2, [r3, #8]
 8009300:	e006      	b.n	8009310 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	689a      	ldr	r2, [r3, #8]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800930e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	68db      	ldr	r3, [r3, #12]
 8009314:	2b02      	cmp	r3, #2
 8009316:	d108      	bne.n	800932a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	685a      	ldr	r2, [r3, #4]
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009326:	605a      	str	r2, [r3, #4]
 8009328:	e007      	b.n	800933a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	685a      	ldr	r2, [r3, #4]
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009338:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	6859      	ldr	r1, [r3, #4]
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681a      	ldr	r2, [r3, #0]
 8009344:	4b1d      	ldr	r3, [pc, #116]	@ (80093bc <HAL_I2C_Init+0x134>)
 8009346:	430b      	orrs	r3, r1
 8009348:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	68da      	ldr	r2, [r3, #12]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009358:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	691a      	ldr	r2, [r3, #16]
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	695b      	ldr	r3, [r3, #20]
 8009362:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	699b      	ldr	r3, [r3, #24]
 800936a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	430a      	orrs	r2, r1
 8009372:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	69d9      	ldr	r1, [r3, #28]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6a1a      	ldr	r2, [r3, #32]
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	430a      	orrs	r2, r1
 8009382:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	f042 0201 	orr.w	r2, r2, #1
 8009392:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2200      	movs	r2, #0
 8009398:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2220      	movs	r2, #32
 800939e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2200      	movs	r2, #0
 80093a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2200      	movs	r2, #0
 80093ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80093b0:	2300      	movs	r3, #0
}
 80093b2:	4618      	mov	r0, r3
 80093b4:	3708      	adds	r7, #8
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}
 80093ba:	bf00      	nop
 80093bc:	02008000 	.word	0x02008000

080093c0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b088      	sub	sp, #32
 80093c4:	af02      	add	r7, sp, #8
 80093c6:	60f8      	str	r0, [r7, #12]
 80093c8:	607a      	str	r2, [r7, #4]
 80093ca:	461a      	mov	r2, r3
 80093cc:	460b      	mov	r3, r1
 80093ce:	817b      	strh	r3, [r7, #10]
 80093d0:	4613      	mov	r3, r2
 80093d2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093da:	b2db      	uxtb	r3, r3
 80093dc:	2b20      	cmp	r3, #32
 80093de:	f040 80fd 	bne.w	80095dc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80093e8:	2b01      	cmp	r3, #1
 80093ea:	d101      	bne.n	80093f0 <HAL_I2C_Master_Transmit+0x30>
 80093ec:	2302      	movs	r3, #2
 80093ee:	e0f6      	b.n	80095de <HAL_I2C_Master_Transmit+0x21e>
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	2201      	movs	r2, #1
 80093f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80093f8:	f7fc f936 	bl	8005668 <HAL_GetTick>
 80093fc:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80093fe:	693b      	ldr	r3, [r7, #16]
 8009400:	9300      	str	r3, [sp, #0]
 8009402:	2319      	movs	r3, #25
 8009404:	2201      	movs	r2, #1
 8009406:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800940a:	68f8      	ldr	r0, [r7, #12]
 800940c:	f000 fce0 	bl	8009dd0 <I2C_WaitOnFlagUntilTimeout>
 8009410:	4603      	mov	r3, r0
 8009412:	2b00      	cmp	r3, #0
 8009414:	d001      	beq.n	800941a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8009416:	2301      	movs	r3, #1
 8009418:	e0e1      	b.n	80095de <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	2221      	movs	r2, #33	@ 0x21
 800941e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	2210      	movs	r2, #16
 8009426:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	2200      	movs	r2, #0
 800942e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	893a      	ldrh	r2, [r7, #8]
 800943a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2200      	movs	r2, #0
 8009440:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009446:	b29b      	uxth	r3, r3
 8009448:	2bff      	cmp	r3, #255	@ 0xff
 800944a:	d906      	bls.n	800945a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	22ff      	movs	r2, #255	@ 0xff
 8009450:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8009452:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009456:	617b      	str	r3, [r7, #20]
 8009458:	e007      	b.n	800946a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800945e:	b29a      	uxth	r2, r3
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8009464:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009468:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800946e:	2b00      	cmp	r3, #0
 8009470:	d024      	beq.n	80094bc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009476:	781a      	ldrb	r2, [r3, #0]
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009482:	1c5a      	adds	r2, r3, #1
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800948c:	b29b      	uxth	r3, r3
 800948e:	3b01      	subs	r3, #1
 8009490:	b29a      	uxth	r2, r3
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800949a:	3b01      	subs	r3, #1
 800949c:	b29a      	uxth	r2, r3
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80094a6:	b2db      	uxtb	r3, r3
 80094a8:	3301      	adds	r3, #1
 80094aa:	b2da      	uxtb	r2, r3
 80094ac:	8979      	ldrh	r1, [r7, #10]
 80094ae:	4b4e      	ldr	r3, [pc, #312]	@ (80095e8 <HAL_I2C_Master_Transmit+0x228>)
 80094b0:	9300      	str	r3, [sp, #0]
 80094b2:	697b      	ldr	r3, [r7, #20]
 80094b4:	68f8      	ldr	r0, [r7, #12]
 80094b6:	f000 fedb 	bl	800a270 <I2C_TransferConfig>
 80094ba:	e066      	b.n	800958a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80094c0:	b2da      	uxtb	r2, r3
 80094c2:	8979      	ldrh	r1, [r7, #10]
 80094c4:	4b48      	ldr	r3, [pc, #288]	@ (80095e8 <HAL_I2C_Master_Transmit+0x228>)
 80094c6:	9300      	str	r3, [sp, #0]
 80094c8:	697b      	ldr	r3, [r7, #20]
 80094ca:	68f8      	ldr	r0, [r7, #12]
 80094cc:	f000 fed0 	bl	800a270 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80094d0:	e05b      	b.n	800958a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80094d2:	693a      	ldr	r2, [r7, #16]
 80094d4:	6a39      	ldr	r1, [r7, #32]
 80094d6:	68f8      	ldr	r0, [r7, #12]
 80094d8:	f000 fcd3 	bl	8009e82 <I2C_WaitOnTXISFlagUntilTimeout>
 80094dc:	4603      	mov	r3, r0
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d001      	beq.n	80094e6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80094e2:	2301      	movs	r3, #1
 80094e4:	e07b      	b.n	80095de <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094ea:	781a      	ldrb	r2, [r3, #0]
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094f6:	1c5a      	adds	r2, r3, #1
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009500:	b29b      	uxth	r3, r3
 8009502:	3b01      	subs	r3, #1
 8009504:	b29a      	uxth	r2, r3
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800950e:	3b01      	subs	r3, #1
 8009510:	b29a      	uxth	r2, r3
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800951a:	b29b      	uxth	r3, r3
 800951c:	2b00      	cmp	r3, #0
 800951e:	d034      	beq.n	800958a <HAL_I2C_Master_Transmit+0x1ca>
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009524:	2b00      	cmp	r3, #0
 8009526:	d130      	bne.n	800958a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	9300      	str	r3, [sp, #0]
 800952c:	6a3b      	ldr	r3, [r7, #32]
 800952e:	2200      	movs	r2, #0
 8009530:	2180      	movs	r1, #128	@ 0x80
 8009532:	68f8      	ldr	r0, [r7, #12]
 8009534:	f000 fc4c 	bl	8009dd0 <I2C_WaitOnFlagUntilTimeout>
 8009538:	4603      	mov	r3, r0
 800953a:	2b00      	cmp	r3, #0
 800953c:	d001      	beq.n	8009542 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800953e:	2301      	movs	r3, #1
 8009540:	e04d      	b.n	80095de <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009546:	b29b      	uxth	r3, r3
 8009548:	2bff      	cmp	r3, #255	@ 0xff
 800954a:	d90e      	bls.n	800956a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	22ff      	movs	r2, #255	@ 0xff
 8009550:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009556:	b2da      	uxtb	r2, r3
 8009558:	8979      	ldrh	r1, [r7, #10]
 800955a:	2300      	movs	r3, #0
 800955c:	9300      	str	r3, [sp, #0]
 800955e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009562:	68f8      	ldr	r0, [r7, #12]
 8009564:	f000 fe84 	bl	800a270 <I2C_TransferConfig>
 8009568:	e00f      	b.n	800958a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800956e:	b29a      	uxth	r2, r3
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009578:	b2da      	uxtb	r2, r3
 800957a:	8979      	ldrh	r1, [r7, #10]
 800957c:	2300      	movs	r3, #0
 800957e:	9300      	str	r3, [sp, #0]
 8009580:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009584:	68f8      	ldr	r0, [r7, #12]
 8009586:	f000 fe73 	bl	800a270 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800958e:	b29b      	uxth	r3, r3
 8009590:	2b00      	cmp	r3, #0
 8009592:	d19e      	bne.n	80094d2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009594:	693a      	ldr	r2, [r7, #16]
 8009596:	6a39      	ldr	r1, [r7, #32]
 8009598:	68f8      	ldr	r0, [r7, #12]
 800959a:	f000 fcb9 	bl	8009f10 <I2C_WaitOnSTOPFlagUntilTimeout>
 800959e:	4603      	mov	r3, r0
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d001      	beq.n	80095a8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80095a4:	2301      	movs	r3, #1
 80095a6:	e01a      	b.n	80095de <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	2220      	movs	r2, #32
 80095ae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	6859      	ldr	r1, [r3, #4]
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681a      	ldr	r2, [r3, #0]
 80095ba:	4b0c      	ldr	r3, [pc, #48]	@ (80095ec <HAL_I2C_Master_Transmit+0x22c>)
 80095bc:	400b      	ands	r3, r1
 80095be:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	2220      	movs	r2, #32
 80095c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2200      	movs	r2, #0
 80095cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	2200      	movs	r2, #0
 80095d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80095d8:	2300      	movs	r3, #0
 80095da:	e000      	b.n	80095de <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80095dc:	2302      	movs	r3, #2
  }
}
 80095de:	4618      	mov	r0, r3
 80095e0:	3718      	adds	r7, #24
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bd80      	pop	{r7, pc}
 80095e6:	bf00      	nop
 80095e8:	80002000 	.word	0x80002000
 80095ec:	fe00e800 	.word	0xfe00e800

080095f0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b088      	sub	sp, #32
 80095f4:	af02      	add	r7, sp, #8
 80095f6:	60f8      	str	r0, [r7, #12]
 80095f8:	607a      	str	r2, [r7, #4]
 80095fa:	461a      	mov	r2, r3
 80095fc:	460b      	mov	r3, r1
 80095fe:	817b      	strh	r3, [r7, #10]
 8009600:	4613      	mov	r3, r2
 8009602:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800960a:	b2db      	uxtb	r3, r3
 800960c:	2b20      	cmp	r3, #32
 800960e:	f040 80db 	bne.w	80097c8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009618:	2b01      	cmp	r3, #1
 800961a:	d101      	bne.n	8009620 <HAL_I2C_Master_Receive+0x30>
 800961c:	2302      	movs	r3, #2
 800961e:	e0d4      	b.n	80097ca <HAL_I2C_Master_Receive+0x1da>
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	2201      	movs	r2, #1
 8009624:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009628:	f7fc f81e 	bl	8005668 <HAL_GetTick>
 800962c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	9300      	str	r3, [sp, #0]
 8009632:	2319      	movs	r3, #25
 8009634:	2201      	movs	r2, #1
 8009636:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800963a:	68f8      	ldr	r0, [r7, #12]
 800963c:	f000 fbc8 	bl	8009dd0 <I2C_WaitOnFlagUntilTimeout>
 8009640:	4603      	mov	r3, r0
 8009642:	2b00      	cmp	r3, #0
 8009644:	d001      	beq.n	800964a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8009646:	2301      	movs	r3, #1
 8009648:	e0bf      	b.n	80097ca <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	2222      	movs	r2, #34	@ 0x22
 800964e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2210      	movs	r2, #16
 8009656:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	2200      	movs	r2, #0
 800965e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	687a      	ldr	r2, [r7, #4]
 8009664:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	893a      	ldrh	r2, [r7, #8]
 800966a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	2200      	movs	r2, #0
 8009670:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009676:	b29b      	uxth	r3, r3
 8009678:	2bff      	cmp	r3, #255	@ 0xff
 800967a:	d90e      	bls.n	800969a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	22ff      	movs	r2, #255	@ 0xff
 8009680:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009686:	b2da      	uxtb	r2, r3
 8009688:	8979      	ldrh	r1, [r7, #10]
 800968a:	4b52      	ldr	r3, [pc, #328]	@ (80097d4 <HAL_I2C_Master_Receive+0x1e4>)
 800968c:	9300      	str	r3, [sp, #0]
 800968e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009692:	68f8      	ldr	r0, [r7, #12]
 8009694:	f000 fdec 	bl	800a270 <I2C_TransferConfig>
 8009698:	e06d      	b.n	8009776 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800969e:	b29a      	uxth	r2, r3
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096a8:	b2da      	uxtb	r2, r3
 80096aa:	8979      	ldrh	r1, [r7, #10]
 80096ac:	4b49      	ldr	r3, [pc, #292]	@ (80097d4 <HAL_I2C_Master_Receive+0x1e4>)
 80096ae:	9300      	str	r3, [sp, #0]
 80096b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80096b4:	68f8      	ldr	r0, [r7, #12]
 80096b6:	f000 fddb 	bl	800a270 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80096ba:	e05c      	b.n	8009776 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80096bc:	697a      	ldr	r2, [r7, #20]
 80096be:	6a39      	ldr	r1, [r7, #32]
 80096c0:	68f8      	ldr	r0, [r7, #12]
 80096c2:	f000 fc69 	bl	8009f98 <I2C_WaitOnRXNEFlagUntilTimeout>
 80096c6:	4603      	mov	r3, r0
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d001      	beq.n	80096d0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80096cc:	2301      	movs	r3, #1
 80096ce:	e07c      	b.n	80097ca <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096da:	b2d2      	uxtb	r2, r2
 80096dc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096e2:	1c5a      	adds	r2, r3, #1
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096ec:	3b01      	subs	r3, #1
 80096ee:	b29a      	uxth	r2, r3
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096f8:	b29b      	uxth	r3, r3
 80096fa:	3b01      	subs	r3, #1
 80096fc:	b29a      	uxth	r2, r3
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009706:	b29b      	uxth	r3, r3
 8009708:	2b00      	cmp	r3, #0
 800970a:	d034      	beq.n	8009776 <HAL_I2C_Master_Receive+0x186>
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009710:	2b00      	cmp	r3, #0
 8009712:	d130      	bne.n	8009776 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	9300      	str	r3, [sp, #0]
 8009718:	6a3b      	ldr	r3, [r7, #32]
 800971a:	2200      	movs	r2, #0
 800971c:	2180      	movs	r1, #128	@ 0x80
 800971e:	68f8      	ldr	r0, [r7, #12]
 8009720:	f000 fb56 	bl	8009dd0 <I2C_WaitOnFlagUntilTimeout>
 8009724:	4603      	mov	r3, r0
 8009726:	2b00      	cmp	r3, #0
 8009728:	d001      	beq.n	800972e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800972a:	2301      	movs	r3, #1
 800972c:	e04d      	b.n	80097ca <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009732:	b29b      	uxth	r3, r3
 8009734:	2bff      	cmp	r3, #255	@ 0xff
 8009736:	d90e      	bls.n	8009756 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	22ff      	movs	r2, #255	@ 0xff
 800973c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009742:	b2da      	uxtb	r2, r3
 8009744:	8979      	ldrh	r1, [r7, #10]
 8009746:	2300      	movs	r3, #0
 8009748:	9300      	str	r3, [sp, #0]
 800974a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800974e:	68f8      	ldr	r0, [r7, #12]
 8009750:	f000 fd8e 	bl	800a270 <I2C_TransferConfig>
 8009754:	e00f      	b.n	8009776 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800975a:	b29a      	uxth	r2, r3
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009764:	b2da      	uxtb	r2, r3
 8009766:	8979      	ldrh	r1, [r7, #10]
 8009768:	2300      	movs	r3, #0
 800976a:	9300      	str	r3, [sp, #0]
 800976c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009770:	68f8      	ldr	r0, [r7, #12]
 8009772:	f000 fd7d 	bl	800a270 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800977a:	b29b      	uxth	r3, r3
 800977c:	2b00      	cmp	r3, #0
 800977e:	d19d      	bne.n	80096bc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009780:	697a      	ldr	r2, [r7, #20]
 8009782:	6a39      	ldr	r1, [r7, #32]
 8009784:	68f8      	ldr	r0, [r7, #12]
 8009786:	f000 fbc3 	bl	8009f10 <I2C_WaitOnSTOPFlagUntilTimeout>
 800978a:	4603      	mov	r3, r0
 800978c:	2b00      	cmp	r3, #0
 800978e:	d001      	beq.n	8009794 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8009790:	2301      	movs	r3, #1
 8009792:	e01a      	b.n	80097ca <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	2220      	movs	r2, #32
 800979a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	6859      	ldr	r1, [r3, #4]
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	681a      	ldr	r2, [r3, #0]
 80097a6:	4b0c      	ldr	r3, [pc, #48]	@ (80097d8 <HAL_I2C_Master_Receive+0x1e8>)
 80097a8:	400b      	ands	r3, r1
 80097aa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	2220      	movs	r2, #32
 80097b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	2200      	movs	r2, #0
 80097b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	2200      	movs	r2, #0
 80097c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80097c4:	2300      	movs	r3, #0
 80097c6:	e000      	b.n	80097ca <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80097c8:	2302      	movs	r3, #2
  }
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	3718      	adds	r7, #24
 80097ce:	46bd      	mov	sp, r7
 80097d0:	bd80      	pop	{r7, pc}
 80097d2:	bf00      	nop
 80097d4:	80002400 	.word	0x80002400
 80097d8:	fe00e800 	.word	0xfe00e800

080097dc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b088      	sub	sp, #32
 80097e0:	af02      	add	r7, sp, #8
 80097e2:	60f8      	str	r0, [r7, #12]
 80097e4:	4608      	mov	r0, r1
 80097e6:	4611      	mov	r1, r2
 80097e8:	461a      	mov	r2, r3
 80097ea:	4603      	mov	r3, r0
 80097ec:	817b      	strh	r3, [r7, #10]
 80097ee:	460b      	mov	r3, r1
 80097f0:	813b      	strh	r3, [r7, #8]
 80097f2:	4613      	mov	r3, r2
 80097f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097fc:	b2db      	uxtb	r3, r3
 80097fe:	2b20      	cmp	r3, #32
 8009800:	f040 80f9 	bne.w	80099f6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009804:	6a3b      	ldr	r3, [r7, #32]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d002      	beq.n	8009810 <HAL_I2C_Mem_Write+0x34>
 800980a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800980c:	2b00      	cmp	r3, #0
 800980e:	d105      	bne.n	800981c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009816:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009818:	2301      	movs	r3, #1
 800981a:	e0ed      	b.n	80099f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009822:	2b01      	cmp	r3, #1
 8009824:	d101      	bne.n	800982a <HAL_I2C_Mem_Write+0x4e>
 8009826:	2302      	movs	r3, #2
 8009828:	e0e6      	b.n	80099f8 <HAL_I2C_Mem_Write+0x21c>
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	2201      	movs	r2, #1
 800982e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009832:	f7fb ff19 	bl	8005668 <HAL_GetTick>
 8009836:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	9300      	str	r3, [sp, #0]
 800983c:	2319      	movs	r3, #25
 800983e:	2201      	movs	r2, #1
 8009840:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009844:	68f8      	ldr	r0, [r7, #12]
 8009846:	f000 fac3 	bl	8009dd0 <I2C_WaitOnFlagUntilTimeout>
 800984a:	4603      	mov	r3, r0
 800984c:	2b00      	cmp	r3, #0
 800984e:	d001      	beq.n	8009854 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8009850:	2301      	movs	r3, #1
 8009852:	e0d1      	b.n	80099f8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	2221      	movs	r2, #33	@ 0x21
 8009858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	2240      	movs	r2, #64	@ 0x40
 8009860:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	2200      	movs	r2, #0
 8009868:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	6a3a      	ldr	r2, [r7, #32]
 800986e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009874:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	2200      	movs	r2, #0
 800987a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800987c:	88f8      	ldrh	r0, [r7, #6]
 800987e:	893a      	ldrh	r2, [r7, #8]
 8009880:	8979      	ldrh	r1, [r7, #10]
 8009882:	697b      	ldr	r3, [r7, #20]
 8009884:	9301      	str	r3, [sp, #4]
 8009886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009888:	9300      	str	r3, [sp, #0]
 800988a:	4603      	mov	r3, r0
 800988c:	68f8      	ldr	r0, [r7, #12]
 800988e:	f000 f9d3 	bl	8009c38 <I2C_RequestMemoryWrite>
 8009892:	4603      	mov	r3, r0
 8009894:	2b00      	cmp	r3, #0
 8009896:	d005      	beq.n	80098a4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	2200      	movs	r2, #0
 800989c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80098a0:	2301      	movs	r3, #1
 80098a2:	e0a9      	b.n	80099f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098a8:	b29b      	uxth	r3, r3
 80098aa:	2bff      	cmp	r3, #255	@ 0xff
 80098ac:	d90e      	bls.n	80098cc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	22ff      	movs	r2, #255	@ 0xff
 80098b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098b8:	b2da      	uxtb	r2, r3
 80098ba:	8979      	ldrh	r1, [r7, #10]
 80098bc:	2300      	movs	r3, #0
 80098be:	9300      	str	r3, [sp, #0]
 80098c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80098c4:	68f8      	ldr	r0, [r7, #12]
 80098c6:	f000 fcd3 	bl	800a270 <I2C_TransferConfig>
 80098ca:	e00f      	b.n	80098ec <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098d0:	b29a      	uxth	r2, r3
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098da:	b2da      	uxtb	r2, r3
 80098dc:	8979      	ldrh	r1, [r7, #10]
 80098de:	2300      	movs	r3, #0
 80098e0:	9300      	str	r3, [sp, #0]
 80098e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80098e6:	68f8      	ldr	r0, [r7, #12]
 80098e8:	f000 fcc2 	bl	800a270 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80098ec:	697a      	ldr	r2, [r7, #20]
 80098ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098f0:	68f8      	ldr	r0, [r7, #12]
 80098f2:	f000 fac6 	bl	8009e82 <I2C_WaitOnTXISFlagUntilTimeout>
 80098f6:	4603      	mov	r3, r0
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d001      	beq.n	8009900 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80098fc:	2301      	movs	r3, #1
 80098fe:	e07b      	b.n	80099f8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009904:	781a      	ldrb	r2, [r3, #0]
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009910:	1c5a      	adds	r2, r3, #1
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800991a:	b29b      	uxth	r3, r3
 800991c:	3b01      	subs	r3, #1
 800991e:	b29a      	uxth	r2, r3
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009928:	3b01      	subs	r3, #1
 800992a:	b29a      	uxth	r2, r3
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009934:	b29b      	uxth	r3, r3
 8009936:	2b00      	cmp	r3, #0
 8009938:	d034      	beq.n	80099a4 <HAL_I2C_Mem_Write+0x1c8>
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800993e:	2b00      	cmp	r3, #0
 8009940:	d130      	bne.n	80099a4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	9300      	str	r3, [sp, #0]
 8009946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009948:	2200      	movs	r2, #0
 800994a:	2180      	movs	r1, #128	@ 0x80
 800994c:	68f8      	ldr	r0, [r7, #12]
 800994e:	f000 fa3f 	bl	8009dd0 <I2C_WaitOnFlagUntilTimeout>
 8009952:	4603      	mov	r3, r0
 8009954:	2b00      	cmp	r3, #0
 8009956:	d001      	beq.n	800995c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009958:	2301      	movs	r3, #1
 800995a:	e04d      	b.n	80099f8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009960:	b29b      	uxth	r3, r3
 8009962:	2bff      	cmp	r3, #255	@ 0xff
 8009964:	d90e      	bls.n	8009984 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	22ff      	movs	r2, #255	@ 0xff
 800996a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009970:	b2da      	uxtb	r2, r3
 8009972:	8979      	ldrh	r1, [r7, #10]
 8009974:	2300      	movs	r3, #0
 8009976:	9300      	str	r3, [sp, #0]
 8009978:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800997c:	68f8      	ldr	r0, [r7, #12]
 800997e:	f000 fc77 	bl	800a270 <I2C_TransferConfig>
 8009982:	e00f      	b.n	80099a4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009988:	b29a      	uxth	r2, r3
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009992:	b2da      	uxtb	r2, r3
 8009994:	8979      	ldrh	r1, [r7, #10]
 8009996:	2300      	movs	r3, #0
 8009998:	9300      	str	r3, [sp, #0]
 800999a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800999e:	68f8      	ldr	r0, [r7, #12]
 80099a0:	f000 fc66 	bl	800a270 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099a8:	b29b      	uxth	r3, r3
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d19e      	bne.n	80098ec <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80099ae:	697a      	ldr	r2, [r7, #20]
 80099b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80099b2:	68f8      	ldr	r0, [r7, #12]
 80099b4:	f000 faac 	bl	8009f10 <I2C_WaitOnSTOPFlagUntilTimeout>
 80099b8:	4603      	mov	r3, r0
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d001      	beq.n	80099c2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80099be:	2301      	movs	r3, #1
 80099c0:	e01a      	b.n	80099f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	2220      	movs	r2, #32
 80099c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	6859      	ldr	r1, [r3, #4]
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681a      	ldr	r2, [r3, #0]
 80099d4:	4b0a      	ldr	r3, [pc, #40]	@ (8009a00 <HAL_I2C_Mem_Write+0x224>)
 80099d6:	400b      	ands	r3, r1
 80099d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	2220      	movs	r2, #32
 80099de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	2200      	movs	r2, #0
 80099e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	2200      	movs	r2, #0
 80099ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80099f2:	2300      	movs	r3, #0
 80099f4:	e000      	b.n	80099f8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80099f6:	2302      	movs	r3, #2
  }
}
 80099f8:	4618      	mov	r0, r3
 80099fa:	3718      	adds	r7, #24
 80099fc:	46bd      	mov	sp, r7
 80099fe:	bd80      	pop	{r7, pc}
 8009a00:	fe00e800 	.word	0xfe00e800

08009a04 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b088      	sub	sp, #32
 8009a08:	af02      	add	r7, sp, #8
 8009a0a:	60f8      	str	r0, [r7, #12]
 8009a0c:	4608      	mov	r0, r1
 8009a0e:	4611      	mov	r1, r2
 8009a10:	461a      	mov	r2, r3
 8009a12:	4603      	mov	r3, r0
 8009a14:	817b      	strh	r3, [r7, #10]
 8009a16:	460b      	mov	r3, r1
 8009a18:	813b      	strh	r3, [r7, #8]
 8009a1a:	4613      	mov	r3, r2
 8009a1c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a24:	b2db      	uxtb	r3, r3
 8009a26:	2b20      	cmp	r3, #32
 8009a28:	f040 80fd 	bne.w	8009c26 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a2c:	6a3b      	ldr	r3, [r7, #32]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d002      	beq.n	8009a38 <HAL_I2C_Mem_Read+0x34>
 8009a32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d105      	bne.n	8009a44 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a3e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009a40:	2301      	movs	r3, #1
 8009a42:	e0f1      	b.n	8009c28 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009a4a:	2b01      	cmp	r3, #1
 8009a4c:	d101      	bne.n	8009a52 <HAL_I2C_Mem_Read+0x4e>
 8009a4e:	2302      	movs	r3, #2
 8009a50:	e0ea      	b.n	8009c28 <HAL_I2C_Mem_Read+0x224>
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	2201      	movs	r2, #1
 8009a56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009a5a:	f7fb fe05 	bl	8005668 <HAL_GetTick>
 8009a5e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	9300      	str	r3, [sp, #0]
 8009a64:	2319      	movs	r3, #25
 8009a66:	2201      	movs	r2, #1
 8009a68:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009a6c:	68f8      	ldr	r0, [r7, #12]
 8009a6e:	f000 f9af 	bl	8009dd0 <I2C_WaitOnFlagUntilTimeout>
 8009a72:	4603      	mov	r3, r0
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d001      	beq.n	8009a7c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009a78:	2301      	movs	r3, #1
 8009a7a:	e0d5      	b.n	8009c28 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	2222      	movs	r2, #34	@ 0x22
 8009a80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	2240      	movs	r2, #64	@ 0x40
 8009a88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	6a3a      	ldr	r2, [r7, #32]
 8009a96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009a9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009aa4:	88f8      	ldrh	r0, [r7, #6]
 8009aa6:	893a      	ldrh	r2, [r7, #8]
 8009aa8:	8979      	ldrh	r1, [r7, #10]
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	9301      	str	r3, [sp, #4]
 8009aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ab0:	9300      	str	r3, [sp, #0]
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	68f8      	ldr	r0, [r7, #12]
 8009ab6:	f000 f913 	bl	8009ce0 <I2C_RequestMemoryRead>
 8009aba:	4603      	mov	r3, r0
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d005      	beq.n	8009acc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009ac8:	2301      	movs	r3, #1
 8009aca:	e0ad      	b.n	8009c28 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ad0:	b29b      	uxth	r3, r3
 8009ad2:	2bff      	cmp	r3, #255	@ 0xff
 8009ad4:	d90e      	bls.n	8009af4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	22ff      	movs	r2, #255	@ 0xff
 8009ada:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ae0:	b2da      	uxtb	r2, r3
 8009ae2:	8979      	ldrh	r1, [r7, #10]
 8009ae4:	4b52      	ldr	r3, [pc, #328]	@ (8009c30 <HAL_I2C_Mem_Read+0x22c>)
 8009ae6:	9300      	str	r3, [sp, #0]
 8009ae8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009aec:	68f8      	ldr	r0, [r7, #12]
 8009aee:	f000 fbbf 	bl	800a270 <I2C_TransferConfig>
 8009af2:	e00f      	b.n	8009b14 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009af8:	b29a      	uxth	r2, r3
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b02:	b2da      	uxtb	r2, r3
 8009b04:	8979      	ldrh	r1, [r7, #10]
 8009b06:	4b4a      	ldr	r3, [pc, #296]	@ (8009c30 <HAL_I2C_Mem_Read+0x22c>)
 8009b08:	9300      	str	r3, [sp, #0]
 8009b0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009b0e:	68f8      	ldr	r0, [r7, #12]
 8009b10:	f000 fbae 	bl	800a270 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009b14:	697b      	ldr	r3, [r7, #20]
 8009b16:	9300      	str	r3, [sp, #0]
 8009b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	2104      	movs	r1, #4
 8009b1e:	68f8      	ldr	r0, [r7, #12]
 8009b20:	f000 f956 	bl	8009dd0 <I2C_WaitOnFlagUntilTimeout>
 8009b24:	4603      	mov	r3, r0
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d001      	beq.n	8009b2e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	e07c      	b.n	8009c28 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b38:	b2d2      	uxtb	r2, r2
 8009b3a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b40:	1c5a      	adds	r2, r3, #1
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b4a:	3b01      	subs	r3, #1
 8009b4c:	b29a      	uxth	r2, r3
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b56:	b29b      	uxth	r3, r3
 8009b58:	3b01      	subs	r3, #1
 8009b5a:	b29a      	uxth	r2, r3
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b64:	b29b      	uxth	r3, r3
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d034      	beq.n	8009bd4 <HAL_I2C_Mem_Read+0x1d0>
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d130      	bne.n	8009bd4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009b72:	697b      	ldr	r3, [r7, #20]
 8009b74:	9300      	str	r3, [sp, #0]
 8009b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b78:	2200      	movs	r2, #0
 8009b7a:	2180      	movs	r1, #128	@ 0x80
 8009b7c:	68f8      	ldr	r0, [r7, #12]
 8009b7e:	f000 f927 	bl	8009dd0 <I2C_WaitOnFlagUntilTimeout>
 8009b82:	4603      	mov	r3, r0
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d001      	beq.n	8009b8c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009b88:	2301      	movs	r3, #1
 8009b8a:	e04d      	b.n	8009c28 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b90:	b29b      	uxth	r3, r3
 8009b92:	2bff      	cmp	r3, #255	@ 0xff
 8009b94:	d90e      	bls.n	8009bb4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	22ff      	movs	r2, #255	@ 0xff
 8009b9a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ba0:	b2da      	uxtb	r2, r3
 8009ba2:	8979      	ldrh	r1, [r7, #10]
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	9300      	str	r3, [sp, #0]
 8009ba8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009bac:	68f8      	ldr	r0, [r7, #12]
 8009bae:	f000 fb5f 	bl	800a270 <I2C_TransferConfig>
 8009bb2:	e00f      	b.n	8009bd4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009bb8:	b29a      	uxth	r2, r3
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009bc2:	b2da      	uxtb	r2, r3
 8009bc4:	8979      	ldrh	r1, [r7, #10]
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	9300      	str	r3, [sp, #0]
 8009bca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009bce:	68f8      	ldr	r0, [r7, #12]
 8009bd0:	f000 fb4e 	bl	800a270 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009bd8:	b29b      	uxth	r3, r3
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d19a      	bne.n	8009b14 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009bde:	697a      	ldr	r2, [r7, #20]
 8009be0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009be2:	68f8      	ldr	r0, [r7, #12]
 8009be4:	f000 f994 	bl	8009f10 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009be8:	4603      	mov	r3, r0
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d001      	beq.n	8009bf2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009bee:	2301      	movs	r3, #1
 8009bf0:	e01a      	b.n	8009c28 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	2220      	movs	r2, #32
 8009bf8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	6859      	ldr	r1, [r3, #4]
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681a      	ldr	r2, [r3, #0]
 8009c04:	4b0b      	ldr	r3, [pc, #44]	@ (8009c34 <HAL_I2C_Mem_Read+0x230>)
 8009c06:	400b      	ands	r3, r1
 8009c08:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	2220      	movs	r2, #32
 8009c0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	2200      	movs	r2, #0
 8009c16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009c22:	2300      	movs	r3, #0
 8009c24:	e000      	b.n	8009c28 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009c26:	2302      	movs	r3, #2
  }
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3718      	adds	r7, #24
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}
 8009c30:	80002400 	.word	0x80002400
 8009c34:	fe00e800 	.word	0xfe00e800

08009c38 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b086      	sub	sp, #24
 8009c3c:	af02      	add	r7, sp, #8
 8009c3e:	60f8      	str	r0, [r7, #12]
 8009c40:	4608      	mov	r0, r1
 8009c42:	4611      	mov	r1, r2
 8009c44:	461a      	mov	r2, r3
 8009c46:	4603      	mov	r3, r0
 8009c48:	817b      	strh	r3, [r7, #10]
 8009c4a:	460b      	mov	r3, r1
 8009c4c:	813b      	strh	r3, [r7, #8]
 8009c4e:	4613      	mov	r3, r2
 8009c50:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009c52:	88fb      	ldrh	r3, [r7, #6]
 8009c54:	b2da      	uxtb	r2, r3
 8009c56:	8979      	ldrh	r1, [r7, #10]
 8009c58:	4b20      	ldr	r3, [pc, #128]	@ (8009cdc <I2C_RequestMemoryWrite+0xa4>)
 8009c5a:	9300      	str	r3, [sp, #0]
 8009c5c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009c60:	68f8      	ldr	r0, [r7, #12]
 8009c62:	f000 fb05 	bl	800a270 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009c66:	69fa      	ldr	r2, [r7, #28]
 8009c68:	69b9      	ldr	r1, [r7, #24]
 8009c6a:	68f8      	ldr	r0, [r7, #12]
 8009c6c:	f000 f909 	bl	8009e82 <I2C_WaitOnTXISFlagUntilTimeout>
 8009c70:	4603      	mov	r3, r0
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d001      	beq.n	8009c7a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009c76:	2301      	movs	r3, #1
 8009c78:	e02c      	b.n	8009cd4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009c7a:	88fb      	ldrh	r3, [r7, #6]
 8009c7c:	2b01      	cmp	r3, #1
 8009c7e:	d105      	bne.n	8009c8c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009c80:	893b      	ldrh	r3, [r7, #8]
 8009c82:	b2da      	uxtb	r2, r3
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	629a      	str	r2, [r3, #40]	@ 0x28
 8009c8a:	e015      	b.n	8009cb8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009c8c:	893b      	ldrh	r3, [r7, #8]
 8009c8e:	0a1b      	lsrs	r3, r3, #8
 8009c90:	b29b      	uxth	r3, r3
 8009c92:	b2da      	uxtb	r2, r3
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009c9a:	69fa      	ldr	r2, [r7, #28]
 8009c9c:	69b9      	ldr	r1, [r7, #24]
 8009c9e:	68f8      	ldr	r0, [r7, #12]
 8009ca0:	f000 f8ef 	bl	8009e82 <I2C_WaitOnTXISFlagUntilTimeout>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d001      	beq.n	8009cae <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009caa:	2301      	movs	r3, #1
 8009cac:	e012      	b.n	8009cd4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009cae:	893b      	ldrh	r3, [r7, #8]
 8009cb0:	b2da      	uxtb	r2, r3
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009cb8:	69fb      	ldr	r3, [r7, #28]
 8009cba:	9300      	str	r3, [sp, #0]
 8009cbc:	69bb      	ldr	r3, [r7, #24]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	2180      	movs	r1, #128	@ 0x80
 8009cc2:	68f8      	ldr	r0, [r7, #12]
 8009cc4:	f000 f884 	bl	8009dd0 <I2C_WaitOnFlagUntilTimeout>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d001      	beq.n	8009cd2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009cce:	2301      	movs	r3, #1
 8009cd0:	e000      	b.n	8009cd4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009cd2:	2300      	movs	r3, #0
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	3710      	adds	r7, #16
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bd80      	pop	{r7, pc}
 8009cdc:	80002000 	.word	0x80002000

08009ce0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b086      	sub	sp, #24
 8009ce4:	af02      	add	r7, sp, #8
 8009ce6:	60f8      	str	r0, [r7, #12]
 8009ce8:	4608      	mov	r0, r1
 8009cea:	4611      	mov	r1, r2
 8009cec:	461a      	mov	r2, r3
 8009cee:	4603      	mov	r3, r0
 8009cf0:	817b      	strh	r3, [r7, #10]
 8009cf2:	460b      	mov	r3, r1
 8009cf4:	813b      	strh	r3, [r7, #8]
 8009cf6:	4613      	mov	r3, r2
 8009cf8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009cfa:	88fb      	ldrh	r3, [r7, #6]
 8009cfc:	b2da      	uxtb	r2, r3
 8009cfe:	8979      	ldrh	r1, [r7, #10]
 8009d00:	4b20      	ldr	r3, [pc, #128]	@ (8009d84 <I2C_RequestMemoryRead+0xa4>)
 8009d02:	9300      	str	r3, [sp, #0]
 8009d04:	2300      	movs	r3, #0
 8009d06:	68f8      	ldr	r0, [r7, #12]
 8009d08:	f000 fab2 	bl	800a270 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d0c:	69fa      	ldr	r2, [r7, #28]
 8009d0e:	69b9      	ldr	r1, [r7, #24]
 8009d10:	68f8      	ldr	r0, [r7, #12]
 8009d12:	f000 f8b6 	bl	8009e82 <I2C_WaitOnTXISFlagUntilTimeout>
 8009d16:	4603      	mov	r3, r0
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d001      	beq.n	8009d20 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	e02c      	b.n	8009d7a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009d20:	88fb      	ldrh	r3, [r7, #6]
 8009d22:	2b01      	cmp	r3, #1
 8009d24:	d105      	bne.n	8009d32 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009d26:	893b      	ldrh	r3, [r7, #8]
 8009d28:	b2da      	uxtb	r2, r3
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	629a      	str	r2, [r3, #40]	@ 0x28
 8009d30:	e015      	b.n	8009d5e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009d32:	893b      	ldrh	r3, [r7, #8]
 8009d34:	0a1b      	lsrs	r3, r3, #8
 8009d36:	b29b      	uxth	r3, r3
 8009d38:	b2da      	uxtb	r2, r3
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d40:	69fa      	ldr	r2, [r7, #28]
 8009d42:	69b9      	ldr	r1, [r7, #24]
 8009d44:	68f8      	ldr	r0, [r7, #12]
 8009d46:	f000 f89c 	bl	8009e82 <I2C_WaitOnTXISFlagUntilTimeout>
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d001      	beq.n	8009d54 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009d50:	2301      	movs	r3, #1
 8009d52:	e012      	b.n	8009d7a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009d54:	893b      	ldrh	r3, [r7, #8]
 8009d56:	b2da      	uxtb	r2, r3
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009d5e:	69fb      	ldr	r3, [r7, #28]
 8009d60:	9300      	str	r3, [sp, #0]
 8009d62:	69bb      	ldr	r3, [r7, #24]
 8009d64:	2200      	movs	r2, #0
 8009d66:	2140      	movs	r1, #64	@ 0x40
 8009d68:	68f8      	ldr	r0, [r7, #12]
 8009d6a:	f000 f831 	bl	8009dd0 <I2C_WaitOnFlagUntilTimeout>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d001      	beq.n	8009d78 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009d74:	2301      	movs	r3, #1
 8009d76:	e000      	b.n	8009d7a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009d78:	2300      	movs	r3, #0
}
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	3710      	adds	r7, #16
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}
 8009d82:	bf00      	nop
 8009d84:	80002000 	.word	0x80002000

08009d88 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b083      	sub	sp, #12
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	699b      	ldr	r3, [r3, #24]
 8009d96:	f003 0302 	and.w	r3, r3, #2
 8009d9a:	2b02      	cmp	r3, #2
 8009d9c:	d103      	bne.n	8009da6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	2200      	movs	r2, #0
 8009da4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	699b      	ldr	r3, [r3, #24]
 8009dac:	f003 0301 	and.w	r3, r3, #1
 8009db0:	2b01      	cmp	r3, #1
 8009db2:	d007      	beq.n	8009dc4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	699a      	ldr	r2, [r3, #24]
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f042 0201 	orr.w	r2, r2, #1
 8009dc2:	619a      	str	r2, [r3, #24]
  }
}
 8009dc4:	bf00      	nop
 8009dc6:	370c      	adds	r7, #12
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dce:	4770      	bx	lr

08009dd0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b084      	sub	sp, #16
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	60f8      	str	r0, [r7, #12]
 8009dd8:	60b9      	str	r1, [r7, #8]
 8009dda:	603b      	str	r3, [r7, #0]
 8009ddc:	4613      	mov	r3, r2
 8009dde:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009de0:	e03b      	b.n	8009e5a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009de2:	69ba      	ldr	r2, [r7, #24]
 8009de4:	6839      	ldr	r1, [r7, #0]
 8009de6:	68f8      	ldr	r0, [r7, #12]
 8009de8:	f000 f962 	bl	800a0b0 <I2C_IsErrorOccurred>
 8009dec:	4603      	mov	r3, r0
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d001      	beq.n	8009df6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009df2:	2301      	movs	r3, #1
 8009df4:	e041      	b.n	8009e7a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009dfc:	d02d      	beq.n	8009e5a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009dfe:	f7fb fc33 	bl	8005668 <HAL_GetTick>
 8009e02:	4602      	mov	r2, r0
 8009e04:	69bb      	ldr	r3, [r7, #24]
 8009e06:	1ad3      	subs	r3, r2, r3
 8009e08:	683a      	ldr	r2, [r7, #0]
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	d302      	bcc.n	8009e14 <I2C_WaitOnFlagUntilTimeout+0x44>
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d122      	bne.n	8009e5a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	699a      	ldr	r2, [r3, #24]
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	4013      	ands	r3, r2
 8009e1e:	68ba      	ldr	r2, [r7, #8]
 8009e20:	429a      	cmp	r2, r3
 8009e22:	bf0c      	ite	eq
 8009e24:	2301      	moveq	r3, #1
 8009e26:	2300      	movne	r3, #0
 8009e28:	b2db      	uxtb	r3, r3
 8009e2a:	461a      	mov	r2, r3
 8009e2c:	79fb      	ldrb	r3, [r7, #7]
 8009e2e:	429a      	cmp	r2, r3
 8009e30:	d113      	bne.n	8009e5a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e36:	f043 0220 	orr.w	r2, r3, #32
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	2220      	movs	r2, #32
 8009e42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	2200      	movs	r2, #0
 8009e52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009e56:	2301      	movs	r3, #1
 8009e58:	e00f      	b.n	8009e7a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	699a      	ldr	r2, [r3, #24]
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	4013      	ands	r3, r2
 8009e64:	68ba      	ldr	r2, [r7, #8]
 8009e66:	429a      	cmp	r2, r3
 8009e68:	bf0c      	ite	eq
 8009e6a:	2301      	moveq	r3, #1
 8009e6c:	2300      	movne	r3, #0
 8009e6e:	b2db      	uxtb	r3, r3
 8009e70:	461a      	mov	r2, r3
 8009e72:	79fb      	ldrb	r3, [r7, #7]
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d0b4      	beq.n	8009de2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009e78:	2300      	movs	r3, #0
}
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	3710      	adds	r7, #16
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	bd80      	pop	{r7, pc}

08009e82 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009e82:	b580      	push	{r7, lr}
 8009e84:	b084      	sub	sp, #16
 8009e86:	af00      	add	r7, sp, #0
 8009e88:	60f8      	str	r0, [r7, #12]
 8009e8a:	60b9      	str	r1, [r7, #8]
 8009e8c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009e8e:	e033      	b.n	8009ef8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e90:	687a      	ldr	r2, [r7, #4]
 8009e92:	68b9      	ldr	r1, [r7, #8]
 8009e94:	68f8      	ldr	r0, [r7, #12]
 8009e96:	f000 f90b 	bl	800a0b0 <I2C_IsErrorOccurred>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d001      	beq.n	8009ea4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009ea0:	2301      	movs	r3, #1
 8009ea2:	e031      	b.n	8009f08 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009eaa:	d025      	beq.n	8009ef8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009eac:	f7fb fbdc 	bl	8005668 <HAL_GetTick>
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	1ad3      	subs	r3, r2, r3
 8009eb6:	68ba      	ldr	r2, [r7, #8]
 8009eb8:	429a      	cmp	r2, r3
 8009eba:	d302      	bcc.n	8009ec2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d11a      	bne.n	8009ef8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	699b      	ldr	r3, [r3, #24]
 8009ec8:	f003 0302 	and.w	r3, r3, #2
 8009ecc:	2b02      	cmp	r3, #2
 8009ece:	d013      	beq.n	8009ef8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ed4:	f043 0220 	orr.w	r2, r3, #32
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	2220      	movs	r2, #32
 8009ee0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	2200      	movs	r2, #0
 8009ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	e007      	b.n	8009f08 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	699b      	ldr	r3, [r3, #24]
 8009efe:	f003 0302 	and.w	r3, r3, #2
 8009f02:	2b02      	cmp	r3, #2
 8009f04:	d1c4      	bne.n	8009e90 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009f06:	2300      	movs	r3, #0
}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	3710      	adds	r7, #16
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}

08009f10 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b084      	sub	sp, #16
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	60f8      	str	r0, [r7, #12]
 8009f18:	60b9      	str	r1, [r7, #8]
 8009f1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009f1c:	e02f      	b.n	8009f7e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009f1e:	687a      	ldr	r2, [r7, #4]
 8009f20:	68b9      	ldr	r1, [r7, #8]
 8009f22:	68f8      	ldr	r0, [r7, #12]
 8009f24:	f000 f8c4 	bl	800a0b0 <I2C_IsErrorOccurred>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d001      	beq.n	8009f32 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009f2e:	2301      	movs	r3, #1
 8009f30:	e02d      	b.n	8009f8e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f32:	f7fb fb99 	bl	8005668 <HAL_GetTick>
 8009f36:	4602      	mov	r2, r0
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	1ad3      	subs	r3, r2, r3
 8009f3c:	68ba      	ldr	r2, [r7, #8]
 8009f3e:	429a      	cmp	r2, r3
 8009f40:	d302      	bcc.n	8009f48 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d11a      	bne.n	8009f7e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	699b      	ldr	r3, [r3, #24]
 8009f4e:	f003 0320 	and.w	r3, r3, #32
 8009f52:	2b20      	cmp	r3, #32
 8009f54:	d013      	beq.n	8009f7e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f5a:	f043 0220 	orr.w	r2, r3, #32
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	2220      	movs	r2, #32
 8009f66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	2200      	movs	r2, #0
 8009f76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009f7a:	2301      	movs	r3, #1
 8009f7c:	e007      	b.n	8009f8e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	699b      	ldr	r3, [r3, #24]
 8009f84:	f003 0320 	and.w	r3, r3, #32
 8009f88:	2b20      	cmp	r3, #32
 8009f8a:	d1c8      	bne.n	8009f1e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009f8c:	2300      	movs	r3, #0
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3710      	adds	r7, #16
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}
	...

08009f98 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b086      	sub	sp, #24
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	60f8      	str	r0, [r7, #12]
 8009fa0:	60b9      	str	r1, [r7, #8]
 8009fa2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009fa8:	e071      	b.n	800a08e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009faa:	687a      	ldr	r2, [r7, #4]
 8009fac:	68b9      	ldr	r1, [r7, #8]
 8009fae:	68f8      	ldr	r0, [r7, #12]
 8009fb0:	f000 f87e 	bl	800a0b0 <I2C_IsErrorOccurred>
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d001      	beq.n	8009fbe <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8009fba:	2301      	movs	r3, #1
 8009fbc:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	699b      	ldr	r3, [r3, #24]
 8009fc4:	f003 0320 	and.w	r3, r3, #32
 8009fc8:	2b20      	cmp	r3, #32
 8009fca:	d13b      	bne.n	800a044 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8009fcc:	7dfb      	ldrb	r3, [r7, #23]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d138      	bne.n	800a044 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	699b      	ldr	r3, [r3, #24]
 8009fd8:	f003 0304 	and.w	r3, r3, #4
 8009fdc:	2b04      	cmp	r3, #4
 8009fde:	d105      	bne.n	8009fec <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d001      	beq.n	8009fec <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	699b      	ldr	r3, [r3, #24]
 8009ff2:	f003 0310 	and.w	r3, r3, #16
 8009ff6:	2b10      	cmp	r3, #16
 8009ff8:	d121      	bne.n	800a03e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	2210      	movs	r2, #16
 800a000:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	2204      	movs	r2, #4
 800a006:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	2220      	movs	r2, #32
 800a00e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	6859      	ldr	r1, [r3, #4]
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	681a      	ldr	r2, [r3, #0]
 800a01a:	4b24      	ldr	r3, [pc, #144]	@ (800a0ac <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800a01c:	400b      	ands	r3, r1
 800a01e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	2220      	movs	r2, #32
 800a024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2200      	movs	r2, #0
 800a02c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2200      	movs	r2, #0
 800a034:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800a038:	2301      	movs	r3, #1
 800a03a:	75fb      	strb	r3, [r7, #23]
 800a03c:	e002      	b.n	800a044 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	2200      	movs	r2, #0
 800a042:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800a044:	f7fb fb10 	bl	8005668 <HAL_GetTick>
 800a048:	4602      	mov	r2, r0
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	1ad3      	subs	r3, r2, r3
 800a04e:	68ba      	ldr	r2, [r7, #8]
 800a050:	429a      	cmp	r2, r3
 800a052:	d302      	bcc.n	800a05a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d119      	bne.n	800a08e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800a05a:	7dfb      	ldrb	r3, [r7, #23]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d116      	bne.n	800a08e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	699b      	ldr	r3, [r3, #24]
 800a066:	f003 0304 	and.w	r3, r3, #4
 800a06a:	2b04      	cmp	r3, #4
 800a06c:	d00f      	beq.n	800a08e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a072:	f043 0220 	orr.w	r2, r3, #32
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	2220      	movs	r2, #32
 800a07e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	2200      	movs	r2, #0
 800a086:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800a08a:	2301      	movs	r3, #1
 800a08c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	699b      	ldr	r3, [r3, #24]
 800a094:	f003 0304 	and.w	r3, r3, #4
 800a098:	2b04      	cmp	r3, #4
 800a09a:	d002      	beq.n	800a0a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800a09c:	7dfb      	ldrb	r3, [r7, #23]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d083      	beq.n	8009faa <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800a0a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	3718      	adds	r7, #24
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bd80      	pop	{r7, pc}
 800a0ac:	fe00e800 	.word	0xfe00e800

0800a0b0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b08a      	sub	sp, #40	@ 0x28
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	60f8      	str	r0, [r7, #12]
 800a0b8:	60b9      	str	r1, [r7, #8]
 800a0ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a0bc:	2300      	movs	r3, #0
 800a0be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	699b      	ldr	r3, [r3, #24]
 800a0c8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a0d2:	69bb      	ldr	r3, [r7, #24]
 800a0d4:	f003 0310 	and.w	r3, r3, #16
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d068      	beq.n	800a1ae <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	2210      	movs	r2, #16
 800a0e2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a0e4:	e049      	b.n	800a17a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a0e6:	68bb      	ldr	r3, [r7, #8]
 800a0e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a0ec:	d045      	beq.n	800a17a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a0ee:	f7fb fabb 	bl	8005668 <HAL_GetTick>
 800a0f2:	4602      	mov	r2, r0
 800a0f4:	69fb      	ldr	r3, [r7, #28]
 800a0f6:	1ad3      	subs	r3, r2, r3
 800a0f8:	68ba      	ldr	r2, [r7, #8]
 800a0fa:	429a      	cmp	r2, r3
 800a0fc:	d302      	bcc.n	800a104 <I2C_IsErrorOccurred+0x54>
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d13a      	bne.n	800a17a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	685b      	ldr	r3, [r3, #4]
 800a10a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a10e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a116:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	699b      	ldr	r3, [r3, #24]
 800a11e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a122:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a126:	d121      	bne.n	800a16c <I2C_IsErrorOccurred+0xbc>
 800a128:	697b      	ldr	r3, [r7, #20]
 800a12a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a12e:	d01d      	beq.n	800a16c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a130:	7cfb      	ldrb	r3, [r7, #19]
 800a132:	2b20      	cmp	r3, #32
 800a134:	d01a      	beq.n	800a16c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	685a      	ldr	r2, [r3, #4]
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a144:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a146:	f7fb fa8f 	bl	8005668 <HAL_GetTick>
 800a14a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a14c:	e00e      	b.n	800a16c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a14e:	f7fb fa8b 	bl	8005668 <HAL_GetTick>
 800a152:	4602      	mov	r2, r0
 800a154:	69fb      	ldr	r3, [r7, #28]
 800a156:	1ad3      	subs	r3, r2, r3
 800a158:	2b19      	cmp	r3, #25
 800a15a:	d907      	bls.n	800a16c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a15c:	6a3b      	ldr	r3, [r7, #32]
 800a15e:	f043 0320 	orr.w	r3, r3, #32
 800a162:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a164:	2301      	movs	r3, #1
 800a166:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a16a:	e006      	b.n	800a17a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	699b      	ldr	r3, [r3, #24]
 800a172:	f003 0320 	and.w	r3, r3, #32
 800a176:	2b20      	cmp	r3, #32
 800a178:	d1e9      	bne.n	800a14e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	699b      	ldr	r3, [r3, #24]
 800a180:	f003 0320 	and.w	r3, r3, #32
 800a184:	2b20      	cmp	r3, #32
 800a186:	d003      	beq.n	800a190 <I2C_IsErrorOccurred+0xe0>
 800a188:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d0aa      	beq.n	800a0e6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a190:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a194:	2b00      	cmp	r3, #0
 800a196:	d103      	bne.n	800a1a0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	2220      	movs	r2, #32
 800a19e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a1a0:	6a3b      	ldr	r3, [r7, #32]
 800a1a2:	f043 0304 	orr.w	r3, r3, #4
 800a1a6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	699b      	ldr	r3, [r3, #24]
 800a1b4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a1b6:	69bb      	ldr	r3, [r7, #24]
 800a1b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d00b      	beq.n	800a1d8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a1c0:	6a3b      	ldr	r3, [r7, #32]
 800a1c2:	f043 0301 	orr.w	r3, r3, #1
 800a1c6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a1d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a1d8:	69bb      	ldr	r3, [r7, #24]
 800a1da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d00b      	beq.n	800a1fa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a1e2:	6a3b      	ldr	r3, [r7, #32]
 800a1e4:	f043 0308 	orr.w	r3, r3, #8
 800a1e8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a1f2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a1fa:	69bb      	ldr	r3, [r7, #24]
 800a1fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a200:	2b00      	cmp	r3, #0
 800a202:	d00b      	beq.n	800a21c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a204:	6a3b      	ldr	r3, [r7, #32]
 800a206:	f043 0302 	orr.w	r3, r3, #2
 800a20a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a214:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a216:	2301      	movs	r3, #1
 800a218:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a21c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a220:	2b00      	cmp	r3, #0
 800a222:	d01c      	beq.n	800a25e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a224:	68f8      	ldr	r0, [r7, #12]
 800a226:	f7ff fdaf 	bl	8009d88 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	6859      	ldr	r1, [r3, #4]
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	4b0d      	ldr	r3, [pc, #52]	@ (800a26c <I2C_IsErrorOccurred+0x1bc>)
 800a236:	400b      	ands	r3, r1
 800a238:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a23e:	6a3b      	ldr	r3, [r7, #32]
 800a240:	431a      	orrs	r2, r3
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	2220      	movs	r2, #32
 800a24a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	2200      	movs	r2, #0
 800a252:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	2200      	movs	r2, #0
 800a25a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a25e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a262:	4618      	mov	r0, r3
 800a264:	3728      	adds	r7, #40	@ 0x28
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}
 800a26a:	bf00      	nop
 800a26c:	fe00e800 	.word	0xfe00e800

0800a270 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a270:	b480      	push	{r7}
 800a272:	b087      	sub	sp, #28
 800a274:	af00      	add	r7, sp, #0
 800a276:	60f8      	str	r0, [r7, #12]
 800a278:	607b      	str	r3, [r7, #4]
 800a27a:	460b      	mov	r3, r1
 800a27c:	817b      	strh	r3, [r7, #10]
 800a27e:	4613      	mov	r3, r2
 800a280:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a282:	897b      	ldrh	r3, [r7, #10]
 800a284:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a288:	7a7b      	ldrb	r3, [r7, #9]
 800a28a:	041b      	lsls	r3, r3, #16
 800a28c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a290:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a296:	6a3b      	ldr	r3, [r7, #32]
 800a298:	4313      	orrs	r3, r2
 800a29a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a29e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	685a      	ldr	r2, [r3, #4]
 800a2a6:	6a3b      	ldr	r3, [r7, #32]
 800a2a8:	0d5b      	lsrs	r3, r3, #21
 800a2aa:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a2ae:	4b08      	ldr	r3, [pc, #32]	@ (800a2d0 <I2C_TransferConfig+0x60>)
 800a2b0:	430b      	orrs	r3, r1
 800a2b2:	43db      	mvns	r3, r3
 800a2b4:	ea02 0103 	and.w	r1, r2, r3
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	697a      	ldr	r2, [r7, #20]
 800a2be:	430a      	orrs	r2, r1
 800a2c0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a2c2:	bf00      	nop
 800a2c4:	371c      	adds	r7, #28
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2cc:	4770      	bx	lr
 800a2ce:	bf00      	nop
 800a2d0:	03ff63ff 	.word	0x03ff63ff

0800a2d4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b083      	sub	sp, #12
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a2e4:	b2db      	uxtb	r3, r3
 800a2e6:	2b20      	cmp	r3, #32
 800a2e8:	d138      	bne.n	800a35c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a2f0:	2b01      	cmp	r3, #1
 800a2f2:	d101      	bne.n	800a2f8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a2f4:	2302      	movs	r3, #2
 800a2f6:	e032      	b.n	800a35e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2201      	movs	r2, #1
 800a2fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2224      	movs	r2, #36	@ 0x24
 800a304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	681a      	ldr	r2, [r3, #0]
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	f022 0201 	bic.w	r2, r2, #1
 800a316:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	681a      	ldr	r2, [r3, #0]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a326:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	6819      	ldr	r1, [r3, #0]
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	683a      	ldr	r2, [r7, #0]
 800a334:	430a      	orrs	r2, r1
 800a336:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	681a      	ldr	r2, [r3, #0]
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f042 0201 	orr.w	r2, r2, #1
 800a346:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2220      	movs	r2, #32
 800a34c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2200      	movs	r2, #0
 800a354:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a358:	2300      	movs	r3, #0
 800a35a:	e000      	b.n	800a35e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a35c:	2302      	movs	r3, #2
  }
}
 800a35e:	4618      	mov	r0, r3
 800a360:	370c      	adds	r7, #12
 800a362:	46bd      	mov	sp, r7
 800a364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a368:	4770      	bx	lr

0800a36a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a36a:	b480      	push	{r7}
 800a36c:	b085      	sub	sp, #20
 800a36e:	af00      	add	r7, sp, #0
 800a370:	6078      	str	r0, [r7, #4]
 800a372:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a37a:	b2db      	uxtb	r3, r3
 800a37c:	2b20      	cmp	r3, #32
 800a37e:	d139      	bne.n	800a3f4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a386:	2b01      	cmp	r3, #1
 800a388:	d101      	bne.n	800a38e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a38a:	2302      	movs	r3, #2
 800a38c:	e033      	b.n	800a3f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2201      	movs	r2, #1
 800a392:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2224      	movs	r2, #36	@ 0x24
 800a39a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	681a      	ldr	r2, [r3, #0]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	f022 0201 	bic.w	r2, r2, #1
 800a3ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a3bc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	021b      	lsls	r3, r3, #8
 800a3c2:	68fa      	ldr	r2, [r7, #12]
 800a3c4:	4313      	orrs	r3, r2
 800a3c6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	68fa      	ldr	r2, [r7, #12]
 800a3ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	681a      	ldr	r2, [r3, #0]
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	f042 0201 	orr.w	r2, r2, #1
 800a3de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2220      	movs	r2, #32
 800a3e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	e000      	b.n	800a3f6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a3f4:	2302      	movs	r3, #2
  }
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	3714      	adds	r7, #20
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a400:	4770      	bx	lr
	...

0800a404 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b084      	sub	sp, #16
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a40c:	4b19      	ldr	r3, [pc, #100]	@ (800a474 <HAL_PWREx_ConfigSupply+0x70>)
 800a40e:	68db      	ldr	r3, [r3, #12]
 800a410:	f003 0304 	and.w	r3, r3, #4
 800a414:	2b04      	cmp	r3, #4
 800a416:	d00a      	beq.n	800a42e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a418:	4b16      	ldr	r3, [pc, #88]	@ (800a474 <HAL_PWREx_ConfigSupply+0x70>)
 800a41a:	68db      	ldr	r3, [r3, #12]
 800a41c:	f003 0307 	and.w	r3, r3, #7
 800a420:	687a      	ldr	r2, [r7, #4]
 800a422:	429a      	cmp	r2, r3
 800a424:	d001      	beq.n	800a42a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a426:	2301      	movs	r3, #1
 800a428:	e01f      	b.n	800a46a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a42a:	2300      	movs	r3, #0
 800a42c:	e01d      	b.n	800a46a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a42e:	4b11      	ldr	r3, [pc, #68]	@ (800a474 <HAL_PWREx_ConfigSupply+0x70>)
 800a430:	68db      	ldr	r3, [r3, #12]
 800a432:	f023 0207 	bic.w	r2, r3, #7
 800a436:	490f      	ldr	r1, [pc, #60]	@ (800a474 <HAL_PWREx_ConfigSupply+0x70>)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	4313      	orrs	r3, r2
 800a43c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a43e:	f7fb f913 	bl	8005668 <HAL_GetTick>
 800a442:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a444:	e009      	b.n	800a45a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a446:	f7fb f90f 	bl	8005668 <HAL_GetTick>
 800a44a:	4602      	mov	r2, r0
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	1ad3      	subs	r3, r2, r3
 800a450:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a454:	d901      	bls.n	800a45a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a456:	2301      	movs	r3, #1
 800a458:	e007      	b.n	800a46a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a45a:	4b06      	ldr	r3, [pc, #24]	@ (800a474 <HAL_PWREx_ConfigSupply+0x70>)
 800a45c:	685b      	ldr	r3, [r3, #4]
 800a45e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a462:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a466:	d1ee      	bne.n	800a446 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a468:	2300      	movs	r3, #0
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3710      	adds	r7, #16
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}
 800a472:	bf00      	nop
 800a474:	58024800 	.word	0x58024800

0800a478 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b08c      	sub	sp, #48	@ 0x30
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d101      	bne.n	800a48a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a486:	2301      	movs	r3, #1
 800a488:	e3c8      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	f003 0301 	and.w	r3, r3, #1
 800a492:	2b00      	cmp	r3, #0
 800a494:	f000 8087 	beq.w	800a5a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a498:	4b88      	ldr	r3, [pc, #544]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a49a:	691b      	ldr	r3, [r3, #16]
 800a49c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a4a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a4a2:	4b86      	ldr	r3, [pc, #536]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a4a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a4a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4aa:	2b10      	cmp	r3, #16
 800a4ac:	d007      	beq.n	800a4be <HAL_RCC_OscConfig+0x46>
 800a4ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4b0:	2b18      	cmp	r3, #24
 800a4b2:	d110      	bne.n	800a4d6 <HAL_RCC_OscConfig+0x5e>
 800a4b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4b6:	f003 0303 	and.w	r3, r3, #3
 800a4ba:	2b02      	cmp	r3, #2
 800a4bc:	d10b      	bne.n	800a4d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a4be:	4b7f      	ldr	r3, [pc, #508]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d06c      	beq.n	800a5a4 <HAL_RCC_OscConfig+0x12c>
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d168      	bne.n	800a5a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	e3a2      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	685b      	ldr	r3, [r3, #4]
 800a4da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4de:	d106      	bne.n	800a4ee <HAL_RCC_OscConfig+0x76>
 800a4e0:	4b76      	ldr	r3, [pc, #472]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	4a75      	ldr	r2, [pc, #468]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a4e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a4ea:	6013      	str	r3, [r2, #0]
 800a4ec:	e02e      	b.n	800a54c <HAL_RCC_OscConfig+0xd4>
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	685b      	ldr	r3, [r3, #4]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d10c      	bne.n	800a510 <HAL_RCC_OscConfig+0x98>
 800a4f6:	4b71      	ldr	r3, [pc, #452]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	4a70      	ldr	r2, [pc, #448]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a4fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a500:	6013      	str	r3, [r2, #0]
 800a502:	4b6e      	ldr	r3, [pc, #440]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	4a6d      	ldr	r2, [pc, #436]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a508:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a50c:	6013      	str	r3, [r2, #0]
 800a50e:	e01d      	b.n	800a54c <HAL_RCC_OscConfig+0xd4>
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	685b      	ldr	r3, [r3, #4]
 800a514:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a518:	d10c      	bne.n	800a534 <HAL_RCC_OscConfig+0xbc>
 800a51a:	4b68      	ldr	r3, [pc, #416]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	4a67      	ldr	r2, [pc, #412]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a520:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a524:	6013      	str	r3, [r2, #0]
 800a526:	4b65      	ldr	r3, [pc, #404]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	4a64      	ldr	r2, [pc, #400]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a52c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a530:	6013      	str	r3, [r2, #0]
 800a532:	e00b      	b.n	800a54c <HAL_RCC_OscConfig+0xd4>
 800a534:	4b61      	ldr	r3, [pc, #388]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	4a60      	ldr	r2, [pc, #384]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a53a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a53e:	6013      	str	r3, [r2, #0]
 800a540:	4b5e      	ldr	r3, [pc, #376]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	4a5d      	ldr	r2, [pc, #372]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a546:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a54a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	685b      	ldr	r3, [r3, #4]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d013      	beq.n	800a57c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a554:	f7fb f888 	bl	8005668 <HAL_GetTick>
 800a558:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a55a:	e008      	b.n	800a56e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a55c:	f7fb f884 	bl	8005668 <HAL_GetTick>
 800a560:	4602      	mov	r2, r0
 800a562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a564:	1ad3      	subs	r3, r2, r3
 800a566:	2b64      	cmp	r3, #100	@ 0x64
 800a568:	d901      	bls.n	800a56e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800a56a:	2303      	movs	r3, #3
 800a56c:	e356      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a56e:	4b53      	ldr	r3, [pc, #332]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a576:	2b00      	cmp	r3, #0
 800a578:	d0f0      	beq.n	800a55c <HAL_RCC_OscConfig+0xe4>
 800a57a:	e014      	b.n	800a5a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a57c:	f7fb f874 	bl	8005668 <HAL_GetTick>
 800a580:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a582:	e008      	b.n	800a596 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a584:	f7fb f870 	bl	8005668 <HAL_GetTick>
 800a588:	4602      	mov	r2, r0
 800a58a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a58c:	1ad3      	subs	r3, r2, r3
 800a58e:	2b64      	cmp	r3, #100	@ 0x64
 800a590:	d901      	bls.n	800a596 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800a592:	2303      	movs	r3, #3
 800a594:	e342      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a596:	4b49      	ldr	r3, [pc, #292]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d1f0      	bne.n	800a584 <HAL_RCC_OscConfig+0x10c>
 800a5a2:	e000      	b.n	800a5a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a5a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	f003 0302 	and.w	r3, r3, #2
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	f000 808c 	beq.w	800a6cc <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5b4:	4b41      	ldr	r3, [pc, #260]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a5b6:	691b      	ldr	r3, [r3, #16]
 800a5b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a5bc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a5be:	4b3f      	ldr	r3, [pc, #252]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a5c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5c2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a5c4:	6a3b      	ldr	r3, [r7, #32]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d007      	beq.n	800a5da <HAL_RCC_OscConfig+0x162>
 800a5ca:	6a3b      	ldr	r3, [r7, #32]
 800a5cc:	2b18      	cmp	r3, #24
 800a5ce:	d137      	bne.n	800a640 <HAL_RCC_OscConfig+0x1c8>
 800a5d0:	69fb      	ldr	r3, [r7, #28]
 800a5d2:	f003 0303 	and.w	r3, r3, #3
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d132      	bne.n	800a640 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a5da:	4b38      	ldr	r3, [pc, #224]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f003 0304 	and.w	r3, r3, #4
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d005      	beq.n	800a5f2 <HAL_RCC_OscConfig+0x17a>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	68db      	ldr	r3, [r3, #12]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d101      	bne.n	800a5f2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	e314      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a5f2:	4b32      	ldr	r3, [pc, #200]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	f023 0219 	bic.w	r2, r3, #25
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	68db      	ldr	r3, [r3, #12]
 800a5fe:	492f      	ldr	r1, [pc, #188]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a600:	4313      	orrs	r3, r2
 800a602:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a604:	f7fb f830 	bl	8005668 <HAL_GetTick>
 800a608:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a60a:	e008      	b.n	800a61e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a60c:	f7fb f82c 	bl	8005668 <HAL_GetTick>
 800a610:	4602      	mov	r2, r0
 800a612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a614:	1ad3      	subs	r3, r2, r3
 800a616:	2b02      	cmp	r3, #2
 800a618:	d901      	bls.n	800a61e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800a61a:	2303      	movs	r3, #3
 800a61c:	e2fe      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a61e:	4b27      	ldr	r3, [pc, #156]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	f003 0304 	and.w	r3, r3, #4
 800a626:	2b00      	cmp	r3, #0
 800a628:	d0f0      	beq.n	800a60c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a62a:	4b24      	ldr	r3, [pc, #144]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a62c:	685b      	ldr	r3, [r3, #4]
 800a62e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	691b      	ldr	r3, [r3, #16]
 800a636:	061b      	lsls	r3, r3, #24
 800a638:	4920      	ldr	r1, [pc, #128]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a63a:	4313      	orrs	r3, r2
 800a63c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a63e:	e045      	b.n	800a6cc <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	68db      	ldr	r3, [r3, #12]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d026      	beq.n	800a696 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a648:	4b1c      	ldr	r3, [pc, #112]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f023 0219 	bic.w	r2, r3, #25
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	68db      	ldr	r3, [r3, #12]
 800a654:	4919      	ldr	r1, [pc, #100]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a656:	4313      	orrs	r3, r2
 800a658:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a65a:	f7fb f805 	bl	8005668 <HAL_GetTick>
 800a65e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a660:	e008      	b.n	800a674 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a662:	f7fb f801 	bl	8005668 <HAL_GetTick>
 800a666:	4602      	mov	r2, r0
 800a668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a66a:	1ad3      	subs	r3, r2, r3
 800a66c:	2b02      	cmp	r3, #2
 800a66e:	d901      	bls.n	800a674 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800a670:	2303      	movs	r3, #3
 800a672:	e2d3      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a674:	4b11      	ldr	r3, [pc, #68]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f003 0304 	and.w	r3, r3, #4
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d0f0      	beq.n	800a662 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a680:	4b0e      	ldr	r3, [pc, #56]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a682:	685b      	ldr	r3, [r3, #4]
 800a684:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	691b      	ldr	r3, [r3, #16]
 800a68c:	061b      	lsls	r3, r3, #24
 800a68e:	490b      	ldr	r1, [pc, #44]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a690:	4313      	orrs	r3, r2
 800a692:	604b      	str	r3, [r1, #4]
 800a694:	e01a      	b.n	800a6cc <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a696:	4b09      	ldr	r3, [pc, #36]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	4a08      	ldr	r2, [pc, #32]	@ (800a6bc <HAL_RCC_OscConfig+0x244>)
 800a69c:	f023 0301 	bic.w	r3, r3, #1
 800a6a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6a2:	f7fa ffe1 	bl	8005668 <HAL_GetTick>
 800a6a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a6a8:	e00a      	b.n	800a6c0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a6aa:	f7fa ffdd 	bl	8005668 <HAL_GetTick>
 800a6ae:	4602      	mov	r2, r0
 800a6b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6b2:	1ad3      	subs	r3, r2, r3
 800a6b4:	2b02      	cmp	r3, #2
 800a6b6:	d903      	bls.n	800a6c0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800a6b8:	2303      	movs	r3, #3
 800a6ba:	e2af      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
 800a6bc:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a6c0:	4b96      	ldr	r3, [pc, #600]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f003 0304 	and.w	r3, r3, #4
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d1ee      	bne.n	800a6aa <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f003 0310 	and.w	r3, r3, #16
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d06a      	beq.n	800a7ae <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a6d8:	4b90      	ldr	r3, [pc, #576]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a6da:	691b      	ldr	r3, [r3, #16]
 800a6dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a6e0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a6e2:	4b8e      	ldr	r3, [pc, #568]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a6e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6e6:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a6e8:	69bb      	ldr	r3, [r7, #24]
 800a6ea:	2b08      	cmp	r3, #8
 800a6ec:	d007      	beq.n	800a6fe <HAL_RCC_OscConfig+0x286>
 800a6ee:	69bb      	ldr	r3, [r7, #24]
 800a6f0:	2b18      	cmp	r3, #24
 800a6f2:	d11b      	bne.n	800a72c <HAL_RCC_OscConfig+0x2b4>
 800a6f4:	697b      	ldr	r3, [r7, #20]
 800a6f6:	f003 0303 	and.w	r3, r3, #3
 800a6fa:	2b01      	cmp	r3, #1
 800a6fc:	d116      	bne.n	800a72c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a6fe:	4b87      	ldr	r3, [pc, #540]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a706:	2b00      	cmp	r3, #0
 800a708:	d005      	beq.n	800a716 <HAL_RCC_OscConfig+0x29e>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	69db      	ldr	r3, [r3, #28]
 800a70e:	2b80      	cmp	r3, #128	@ 0x80
 800a710:	d001      	beq.n	800a716 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800a712:	2301      	movs	r3, #1
 800a714:	e282      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a716:	4b81      	ldr	r3, [pc, #516]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a718:	68db      	ldr	r3, [r3, #12]
 800a71a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6a1b      	ldr	r3, [r3, #32]
 800a722:	061b      	lsls	r3, r3, #24
 800a724:	497d      	ldr	r1, [pc, #500]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a726:	4313      	orrs	r3, r2
 800a728:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a72a:	e040      	b.n	800a7ae <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	69db      	ldr	r3, [r3, #28]
 800a730:	2b00      	cmp	r3, #0
 800a732:	d023      	beq.n	800a77c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a734:	4b79      	ldr	r3, [pc, #484]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4a78      	ldr	r2, [pc, #480]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a73a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a73e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a740:	f7fa ff92 	bl	8005668 <HAL_GetTick>
 800a744:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a746:	e008      	b.n	800a75a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a748:	f7fa ff8e 	bl	8005668 <HAL_GetTick>
 800a74c:	4602      	mov	r2, r0
 800a74e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a750:	1ad3      	subs	r3, r2, r3
 800a752:	2b02      	cmp	r3, #2
 800a754:	d901      	bls.n	800a75a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800a756:	2303      	movs	r3, #3
 800a758:	e260      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a75a:	4b70      	ldr	r3, [pc, #448]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a762:	2b00      	cmp	r3, #0
 800a764:	d0f0      	beq.n	800a748 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a766:	4b6d      	ldr	r3, [pc, #436]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a768:	68db      	ldr	r3, [r3, #12]
 800a76a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6a1b      	ldr	r3, [r3, #32]
 800a772:	061b      	lsls	r3, r3, #24
 800a774:	4969      	ldr	r1, [pc, #420]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a776:	4313      	orrs	r3, r2
 800a778:	60cb      	str	r3, [r1, #12]
 800a77a:	e018      	b.n	800a7ae <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a77c:	4b67      	ldr	r3, [pc, #412]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	4a66      	ldr	r2, [pc, #408]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a782:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a786:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a788:	f7fa ff6e 	bl	8005668 <HAL_GetTick>
 800a78c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a78e:	e008      	b.n	800a7a2 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a790:	f7fa ff6a 	bl	8005668 <HAL_GetTick>
 800a794:	4602      	mov	r2, r0
 800a796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a798:	1ad3      	subs	r3, r2, r3
 800a79a:	2b02      	cmp	r3, #2
 800a79c:	d901      	bls.n	800a7a2 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800a79e:	2303      	movs	r3, #3
 800a7a0:	e23c      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a7a2:	4b5e      	ldr	r3, [pc, #376]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d1f0      	bne.n	800a790 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f003 0308 	and.w	r3, r3, #8
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d036      	beq.n	800a828 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	695b      	ldr	r3, [r3, #20]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d019      	beq.n	800a7f6 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a7c2:	4b56      	ldr	r3, [pc, #344]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a7c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7c6:	4a55      	ldr	r2, [pc, #340]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a7c8:	f043 0301 	orr.w	r3, r3, #1
 800a7cc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a7ce:	f7fa ff4b 	bl	8005668 <HAL_GetTick>
 800a7d2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a7d4:	e008      	b.n	800a7e8 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a7d6:	f7fa ff47 	bl	8005668 <HAL_GetTick>
 800a7da:	4602      	mov	r2, r0
 800a7dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7de:	1ad3      	subs	r3, r2, r3
 800a7e0:	2b02      	cmp	r3, #2
 800a7e2:	d901      	bls.n	800a7e8 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800a7e4:	2303      	movs	r3, #3
 800a7e6:	e219      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a7e8:	4b4c      	ldr	r3, [pc, #304]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a7ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7ec:	f003 0302 	and.w	r3, r3, #2
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d0f0      	beq.n	800a7d6 <HAL_RCC_OscConfig+0x35e>
 800a7f4:	e018      	b.n	800a828 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a7f6:	4b49      	ldr	r3, [pc, #292]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a7f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7fa:	4a48      	ldr	r2, [pc, #288]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a7fc:	f023 0301 	bic.w	r3, r3, #1
 800a800:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a802:	f7fa ff31 	bl	8005668 <HAL_GetTick>
 800a806:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a808:	e008      	b.n	800a81c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a80a:	f7fa ff2d 	bl	8005668 <HAL_GetTick>
 800a80e:	4602      	mov	r2, r0
 800a810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a812:	1ad3      	subs	r3, r2, r3
 800a814:	2b02      	cmp	r3, #2
 800a816:	d901      	bls.n	800a81c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800a818:	2303      	movs	r3, #3
 800a81a:	e1ff      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a81c:	4b3f      	ldr	r3, [pc, #252]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a81e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a820:	f003 0302 	and.w	r3, r3, #2
 800a824:	2b00      	cmp	r3, #0
 800a826:	d1f0      	bne.n	800a80a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	f003 0320 	and.w	r3, r3, #32
 800a830:	2b00      	cmp	r3, #0
 800a832:	d036      	beq.n	800a8a2 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	699b      	ldr	r3, [r3, #24]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d019      	beq.n	800a870 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a83c:	4b37      	ldr	r3, [pc, #220]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	4a36      	ldr	r2, [pc, #216]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a842:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a846:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a848:	f7fa ff0e 	bl	8005668 <HAL_GetTick>
 800a84c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a84e:	e008      	b.n	800a862 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a850:	f7fa ff0a 	bl	8005668 <HAL_GetTick>
 800a854:	4602      	mov	r2, r0
 800a856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a858:	1ad3      	subs	r3, r2, r3
 800a85a:	2b02      	cmp	r3, #2
 800a85c:	d901      	bls.n	800a862 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800a85e:	2303      	movs	r3, #3
 800a860:	e1dc      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a862:	4b2e      	ldr	r3, [pc, #184]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d0f0      	beq.n	800a850 <HAL_RCC_OscConfig+0x3d8>
 800a86e:	e018      	b.n	800a8a2 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a870:	4b2a      	ldr	r3, [pc, #168]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	4a29      	ldr	r2, [pc, #164]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a876:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a87a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a87c:	f7fa fef4 	bl	8005668 <HAL_GetTick>
 800a880:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a882:	e008      	b.n	800a896 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a884:	f7fa fef0 	bl	8005668 <HAL_GetTick>
 800a888:	4602      	mov	r2, r0
 800a88a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a88c:	1ad3      	subs	r3, r2, r3
 800a88e:	2b02      	cmp	r3, #2
 800a890:	d901      	bls.n	800a896 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800a892:	2303      	movs	r3, #3
 800a894:	e1c2      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a896:	4b21      	ldr	r3, [pc, #132]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d1f0      	bne.n	800a884 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	f003 0304 	and.w	r3, r3, #4
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	f000 8086 	beq.w	800a9bc <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a8b0:	4b1b      	ldr	r3, [pc, #108]	@ (800a920 <HAL_RCC_OscConfig+0x4a8>)
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	4a1a      	ldr	r2, [pc, #104]	@ (800a920 <HAL_RCC_OscConfig+0x4a8>)
 800a8b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a8ba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a8bc:	f7fa fed4 	bl	8005668 <HAL_GetTick>
 800a8c0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a8c2:	e008      	b.n	800a8d6 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a8c4:	f7fa fed0 	bl	8005668 <HAL_GetTick>
 800a8c8:	4602      	mov	r2, r0
 800a8ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8cc:	1ad3      	subs	r3, r2, r3
 800a8ce:	2b64      	cmp	r3, #100	@ 0x64
 800a8d0:	d901      	bls.n	800a8d6 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800a8d2:	2303      	movs	r3, #3
 800a8d4:	e1a2      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a8d6:	4b12      	ldr	r3, [pc, #72]	@ (800a920 <HAL_RCC_OscConfig+0x4a8>)
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d0f0      	beq.n	800a8c4 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	689b      	ldr	r3, [r3, #8]
 800a8e6:	2b01      	cmp	r3, #1
 800a8e8:	d106      	bne.n	800a8f8 <HAL_RCC_OscConfig+0x480>
 800a8ea:	4b0c      	ldr	r3, [pc, #48]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a8ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a8ee:	4a0b      	ldr	r2, [pc, #44]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a8f0:	f043 0301 	orr.w	r3, r3, #1
 800a8f4:	6713      	str	r3, [r2, #112]	@ 0x70
 800a8f6:	e032      	b.n	800a95e <HAL_RCC_OscConfig+0x4e6>
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	689b      	ldr	r3, [r3, #8]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d111      	bne.n	800a924 <HAL_RCC_OscConfig+0x4ac>
 800a900:	4b06      	ldr	r3, [pc, #24]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a902:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a904:	4a05      	ldr	r2, [pc, #20]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a906:	f023 0301 	bic.w	r3, r3, #1
 800a90a:	6713      	str	r3, [r2, #112]	@ 0x70
 800a90c:	4b03      	ldr	r3, [pc, #12]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a90e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a910:	4a02      	ldr	r2, [pc, #8]	@ (800a91c <HAL_RCC_OscConfig+0x4a4>)
 800a912:	f023 0304 	bic.w	r3, r3, #4
 800a916:	6713      	str	r3, [r2, #112]	@ 0x70
 800a918:	e021      	b.n	800a95e <HAL_RCC_OscConfig+0x4e6>
 800a91a:	bf00      	nop
 800a91c:	58024400 	.word	0x58024400
 800a920:	58024800 	.word	0x58024800
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	689b      	ldr	r3, [r3, #8]
 800a928:	2b05      	cmp	r3, #5
 800a92a:	d10c      	bne.n	800a946 <HAL_RCC_OscConfig+0x4ce>
 800a92c:	4b83      	ldr	r3, [pc, #524]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800a92e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a930:	4a82      	ldr	r2, [pc, #520]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800a932:	f043 0304 	orr.w	r3, r3, #4
 800a936:	6713      	str	r3, [r2, #112]	@ 0x70
 800a938:	4b80      	ldr	r3, [pc, #512]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800a93a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a93c:	4a7f      	ldr	r2, [pc, #508]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800a93e:	f043 0301 	orr.w	r3, r3, #1
 800a942:	6713      	str	r3, [r2, #112]	@ 0x70
 800a944:	e00b      	b.n	800a95e <HAL_RCC_OscConfig+0x4e6>
 800a946:	4b7d      	ldr	r3, [pc, #500]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800a948:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a94a:	4a7c      	ldr	r2, [pc, #496]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800a94c:	f023 0301 	bic.w	r3, r3, #1
 800a950:	6713      	str	r3, [r2, #112]	@ 0x70
 800a952:	4b7a      	ldr	r3, [pc, #488]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800a954:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a956:	4a79      	ldr	r2, [pc, #484]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800a958:	f023 0304 	bic.w	r3, r3, #4
 800a95c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	689b      	ldr	r3, [r3, #8]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d015      	beq.n	800a992 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a966:	f7fa fe7f 	bl	8005668 <HAL_GetTick>
 800a96a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a96c:	e00a      	b.n	800a984 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a96e:	f7fa fe7b 	bl	8005668 <HAL_GetTick>
 800a972:	4602      	mov	r2, r0
 800a974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a976:	1ad3      	subs	r3, r2, r3
 800a978:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a97c:	4293      	cmp	r3, r2
 800a97e:	d901      	bls.n	800a984 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800a980:	2303      	movs	r3, #3
 800a982:	e14b      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a984:	4b6d      	ldr	r3, [pc, #436]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800a986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a988:	f003 0302 	and.w	r3, r3, #2
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d0ee      	beq.n	800a96e <HAL_RCC_OscConfig+0x4f6>
 800a990:	e014      	b.n	800a9bc <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a992:	f7fa fe69 	bl	8005668 <HAL_GetTick>
 800a996:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a998:	e00a      	b.n	800a9b0 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a99a:	f7fa fe65 	bl	8005668 <HAL_GetTick>
 800a99e:	4602      	mov	r2, r0
 800a9a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9a2:	1ad3      	subs	r3, r2, r3
 800a9a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9a8:	4293      	cmp	r3, r2
 800a9aa:	d901      	bls.n	800a9b0 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800a9ac:	2303      	movs	r3, #3
 800a9ae:	e135      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a9b0:	4b62      	ldr	r3, [pc, #392]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800a9b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a9b4:	f003 0302 	and.w	r3, r3, #2
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d1ee      	bne.n	800a99a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	f000 812a 	beq.w	800ac1a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a9c6:	4b5d      	ldr	r3, [pc, #372]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800a9c8:	691b      	ldr	r3, [r3, #16]
 800a9ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a9ce:	2b18      	cmp	r3, #24
 800a9d0:	f000 80ba 	beq.w	800ab48 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9d8:	2b02      	cmp	r3, #2
 800a9da:	f040 8095 	bne.w	800ab08 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a9de:	4b57      	ldr	r3, [pc, #348]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	4a56      	ldr	r2, [pc, #344]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800a9e4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a9e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9ea:	f7fa fe3d 	bl	8005668 <HAL_GetTick>
 800a9ee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a9f0:	e008      	b.n	800aa04 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9f2:	f7fa fe39 	bl	8005668 <HAL_GetTick>
 800a9f6:	4602      	mov	r2, r0
 800a9f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9fa:	1ad3      	subs	r3, r2, r3
 800a9fc:	2b02      	cmp	r3, #2
 800a9fe:	d901      	bls.n	800aa04 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800aa00:	2303      	movs	r3, #3
 800aa02:	e10b      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800aa04:	4b4d      	ldr	r3, [pc, #308]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d1f0      	bne.n	800a9f2 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800aa10:	4b4a      	ldr	r3, [pc, #296]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aa12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800aa14:	4b4a      	ldr	r3, [pc, #296]	@ (800ab40 <HAL_RCC_OscConfig+0x6c8>)
 800aa16:	4013      	ands	r3, r2
 800aa18:	687a      	ldr	r2, [r7, #4]
 800aa1a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800aa1c:	687a      	ldr	r2, [r7, #4]
 800aa1e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800aa20:	0112      	lsls	r2, r2, #4
 800aa22:	430a      	orrs	r2, r1
 800aa24:	4945      	ldr	r1, [pc, #276]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aa26:	4313      	orrs	r3, r2
 800aa28:	628b      	str	r3, [r1, #40]	@ 0x28
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa2e:	3b01      	subs	r3, #1
 800aa30:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa38:	3b01      	subs	r3, #1
 800aa3a:	025b      	lsls	r3, r3, #9
 800aa3c:	b29b      	uxth	r3, r3
 800aa3e:	431a      	orrs	r2, r3
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa44:	3b01      	subs	r3, #1
 800aa46:	041b      	lsls	r3, r3, #16
 800aa48:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800aa4c:	431a      	orrs	r2, r3
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa52:	3b01      	subs	r3, #1
 800aa54:	061b      	lsls	r3, r3, #24
 800aa56:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800aa5a:	4938      	ldr	r1, [pc, #224]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aa5c:	4313      	orrs	r3, r2
 800aa5e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800aa60:	4b36      	ldr	r3, [pc, #216]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aa62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa64:	4a35      	ldr	r2, [pc, #212]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aa66:	f023 0301 	bic.w	r3, r3, #1
 800aa6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800aa6c:	4b33      	ldr	r3, [pc, #204]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aa6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aa70:	4b34      	ldr	r3, [pc, #208]	@ (800ab44 <HAL_RCC_OscConfig+0x6cc>)
 800aa72:	4013      	ands	r3, r2
 800aa74:	687a      	ldr	r2, [r7, #4]
 800aa76:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800aa78:	00d2      	lsls	r2, r2, #3
 800aa7a:	4930      	ldr	r1, [pc, #192]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aa7c:	4313      	orrs	r3, r2
 800aa7e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800aa80:	4b2e      	ldr	r3, [pc, #184]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aa82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa84:	f023 020c 	bic.w	r2, r3, #12
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa8c:	492b      	ldr	r1, [pc, #172]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aa8e:	4313      	orrs	r3, r2
 800aa90:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800aa92:	4b2a      	ldr	r3, [pc, #168]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aa94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa96:	f023 0202 	bic.w	r2, r3, #2
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa9e:	4927      	ldr	r1, [pc, #156]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aaa0:	4313      	orrs	r3, r2
 800aaa2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800aaa4:	4b25      	ldr	r3, [pc, #148]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aaa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaa8:	4a24      	ldr	r2, [pc, #144]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aaaa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aaae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aab0:	4b22      	ldr	r3, [pc, #136]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aab4:	4a21      	ldr	r2, [pc, #132]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aab6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aaba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800aabc:	4b1f      	ldr	r3, [pc, #124]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aabe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aac0:	4a1e      	ldr	r2, [pc, #120]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aac2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800aac6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800aac8:	4b1c      	ldr	r3, [pc, #112]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aaca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aacc:	4a1b      	ldr	r2, [pc, #108]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aace:	f043 0301 	orr.w	r3, r3, #1
 800aad2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aad4:	4b19      	ldr	r3, [pc, #100]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	4a18      	ldr	r2, [pc, #96]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aada:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800aade:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aae0:	f7fa fdc2 	bl	8005668 <HAL_GetTick>
 800aae4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800aae6:	e008      	b.n	800aafa <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aae8:	f7fa fdbe 	bl	8005668 <HAL_GetTick>
 800aaec:	4602      	mov	r2, r0
 800aaee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaf0:	1ad3      	subs	r3, r2, r3
 800aaf2:	2b02      	cmp	r3, #2
 800aaf4:	d901      	bls.n	800aafa <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800aaf6:	2303      	movs	r3, #3
 800aaf8:	e090      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800aafa:	4b10      	ldr	r3, [pc, #64]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d0f0      	beq.n	800aae8 <HAL_RCC_OscConfig+0x670>
 800ab06:	e088      	b.n	800ac1a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ab08:	4b0c      	ldr	r3, [pc, #48]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	4a0b      	ldr	r2, [pc, #44]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800ab0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ab12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab14:	f7fa fda8 	bl	8005668 <HAL_GetTick>
 800ab18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ab1a:	e008      	b.n	800ab2e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab1c:	f7fa fda4 	bl	8005668 <HAL_GetTick>
 800ab20:	4602      	mov	r2, r0
 800ab22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab24:	1ad3      	subs	r3, r2, r3
 800ab26:	2b02      	cmp	r3, #2
 800ab28:	d901      	bls.n	800ab2e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800ab2a:	2303      	movs	r3, #3
 800ab2c:	e076      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ab2e:	4b03      	ldr	r3, [pc, #12]	@ (800ab3c <HAL_RCC_OscConfig+0x6c4>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d1f0      	bne.n	800ab1c <HAL_RCC_OscConfig+0x6a4>
 800ab3a:	e06e      	b.n	800ac1a <HAL_RCC_OscConfig+0x7a2>
 800ab3c:	58024400 	.word	0x58024400
 800ab40:	fffffc0c 	.word	0xfffffc0c
 800ab44:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800ab48:	4b36      	ldr	r3, [pc, #216]	@ (800ac24 <HAL_RCC_OscConfig+0x7ac>)
 800ab4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab4c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ab4e:	4b35      	ldr	r3, [pc, #212]	@ (800ac24 <HAL_RCC_OscConfig+0x7ac>)
 800ab50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab52:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab58:	2b01      	cmp	r3, #1
 800ab5a:	d031      	beq.n	800abc0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab5c:	693b      	ldr	r3, [r7, #16]
 800ab5e:	f003 0203 	and.w	r2, r3, #3
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ab66:	429a      	cmp	r2, r3
 800ab68:	d12a      	bne.n	800abc0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ab6a:	693b      	ldr	r3, [r7, #16]
 800ab6c:	091b      	lsrs	r3, r3, #4
 800ab6e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d122      	bne.n	800abc0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab84:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ab86:	429a      	cmp	r2, r3
 800ab88:	d11a      	bne.n	800abc0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	0a5b      	lsrs	r3, r3, #9
 800ab8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab96:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ab98:	429a      	cmp	r2, r3
 800ab9a:	d111      	bne.n	800abc0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	0c1b      	lsrs	r3, r3, #16
 800aba0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aba8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800abaa:	429a      	cmp	r2, r3
 800abac:	d108      	bne.n	800abc0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	0e1b      	lsrs	r3, r3, #24
 800abb2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abba:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800abbc:	429a      	cmp	r2, r3
 800abbe:	d001      	beq.n	800abc4 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800abc0:	2301      	movs	r3, #1
 800abc2:	e02b      	b.n	800ac1c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800abc4:	4b17      	ldr	r3, [pc, #92]	@ (800ac24 <HAL_RCC_OscConfig+0x7ac>)
 800abc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800abc8:	08db      	lsrs	r3, r3, #3
 800abca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800abce:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800abd4:	693a      	ldr	r2, [r7, #16]
 800abd6:	429a      	cmp	r2, r3
 800abd8:	d01f      	beq.n	800ac1a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800abda:	4b12      	ldr	r3, [pc, #72]	@ (800ac24 <HAL_RCC_OscConfig+0x7ac>)
 800abdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abde:	4a11      	ldr	r2, [pc, #68]	@ (800ac24 <HAL_RCC_OscConfig+0x7ac>)
 800abe0:	f023 0301 	bic.w	r3, r3, #1
 800abe4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800abe6:	f7fa fd3f 	bl	8005668 <HAL_GetTick>
 800abea:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800abec:	bf00      	nop
 800abee:	f7fa fd3b 	bl	8005668 <HAL_GetTick>
 800abf2:	4602      	mov	r2, r0
 800abf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abf6:	4293      	cmp	r3, r2
 800abf8:	d0f9      	beq.n	800abee <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800abfa:	4b0a      	ldr	r3, [pc, #40]	@ (800ac24 <HAL_RCC_OscConfig+0x7ac>)
 800abfc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800abfe:	4b0a      	ldr	r3, [pc, #40]	@ (800ac28 <HAL_RCC_OscConfig+0x7b0>)
 800ac00:	4013      	ands	r3, r2
 800ac02:	687a      	ldr	r2, [r7, #4]
 800ac04:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ac06:	00d2      	lsls	r2, r2, #3
 800ac08:	4906      	ldr	r1, [pc, #24]	@ (800ac24 <HAL_RCC_OscConfig+0x7ac>)
 800ac0a:	4313      	orrs	r3, r2
 800ac0c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800ac0e:	4b05      	ldr	r3, [pc, #20]	@ (800ac24 <HAL_RCC_OscConfig+0x7ac>)
 800ac10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac12:	4a04      	ldr	r2, [pc, #16]	@ (800ac24 <HAL_RCC_OscConfig+0x7ac>)
 800ac14:	f043 0301 	orr.w	r3, r3, #1
 800ac18:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800ac1a:	2300      	movs	r3, #0
}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	3730      	adds	r7, #48	@ 0x30
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}
 800ac24:	58024400 	.word	0x58024400
 800ac28:	ffff0007 	.word	0xffff0007

0800ac2c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b086      	sub	sp, #24
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
 800ac34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d101      	bne.n	800ac40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ac3c:	2301      	movs	r3, #1
 800ac3e:	e19c      	b.n	800af7a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ac40:	4b8a      	ldr	r3, [pc, #552]	@ (800ae6c <HAL_RCC_ClockConfig+0x240>)
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f003 030f 	and.w	r3, r3, #15
 800ac48:	683a      	ldr	r2, [r7, #0]
 800ac4a:	429a      	cmp	r2, r3
 800ac4c:	d910      	bls.n	800ac70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ac4e:	4b87      	ldr	r3, [pc, #540]	@ (800ae6c <HAL_RCC_ClockConfig+0x240>)
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	f023 020f 	bic.w	r2, r3, #15
 800ac56:	4985      	ldr	r1, [pc, #532]	@ (800ae6c <HAL_RCC_ClockConfig+0x240>)
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	4313      	orrs	r3, r2
 800ac5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ac5e:	4b83      	ldr	r3, [pc, #524]	@ (800ae6c <HAL_RCC_ClockConfig+0x240>)
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f003 030f 	and.w	r3, r3, #15
 800ac66:	683a      	ldr	r2, [r7, #0]
 800ac68:	429a      	cmp	r2, r3
 800ac6a:	d001      	beq.n	800ac70 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ac6c:	2301      	movs	r3, #1
 800ac6e:	e184      	b.n	800af7a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	f003 0304 	and.w	r3, r3, #4
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d010      	beq.n	800ac9e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	691a      	ldr	r2, [r3, #16]
 800ac80:	4b7b      	ldr	r3, [pc, #492]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ac82:	699b      	ldr	r3, [r3, #24]
 800ac84:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ac88:	429a      	cmp	r2, r3
 800ac8a:	d908      	bls.n	800ac9e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ac8c:	4b78      	ldr	r3, [pc, #480]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ac8e:	699b      	ldr	r3, [r3, #24]
 800ac90:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	691b      	ldr	r3, [r3, #16]
 800ac98:	4975      	ldr	r1, [pc, #468]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ac9a:	4313      	orrs	r3, r2
 800ac9c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f003 0308 	and.w	r3, r3, #8
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d010      	beq.n	800accc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	695a      	ldr	r2, [r3, #20]
 800acae:	4b70      	ldr	r3, [pc, #448]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800acb0:	69db      	ldr	r3, [r3, #28]
 800acb2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800acb6:	429a      	cmp	r2, r3
 800acb8:	d908      	bls.n	800accc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800acba:	4b6d      	ldr	r3, [pc, #436]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800acbc:	69db      	ldr	r3, [r3, #28]
 800acbe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	695b      	ldr	r3, [r3, #20]
 800acc6:	496a      	ldr	r1, [pc, #424]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800acc8:	4313      	orrs	r3, r2
 800acca:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	f003 0310 	and.w	r3, r3, #16
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d010      	beq.n	800acfa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	699a      	ldr	r2, [r3, #24]
 800acdc:	4b64      	ldr	r3, [pc, #400]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800acde:	69db      	ldr	r3, [r3, #28]
 800ace0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ace4:	429a      	cmp	r2, r3
 800ace6:	d908      	bls.n	800acfa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ace8:	4b61      	ldr	r3, [pc, #388]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800acea:	69db      	ldr	r3, [r3, #28]
 800acec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	699b      	ldr	r3, [r3, #24]
 800acf4:	495e      	ldr	r1, [pc, #376]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800acf6:	4313      	orrs	r3, r2
 800acf8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	f003 0320 	and.w	r3, r3, #32
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d010      	beq.n	800ad28 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	69da      	ldr	r2, [r3, #28]
 800ad0a:	4b59      	ldr	r3, [pc, #356]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ad0c:	6a1b      	ldr	r3, [r3, #32]
 800ad0e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ad12:	429a      	cmp	r2, r3
 800ad14:	d908      	bls.n	800ad28 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800ad16:	4b56      	ldr	r3, [pc, #344]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ad18:	6a1b      	ldr	r3, [r3, #32]
 800ad1a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	69db      	ldr	r3, [r3, #28]
 800ad22:	4953      	ldr	r1, [pc, #332]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ad24:	4313      	orrs	r3, r2
 800ad26:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	f003 0302 	and.w	r3, r3, #2
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d010      	beq.n	800ad56 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	68da      	ldr	r2, [r3, #12]
 800ad38:	4b4d      	ldr	r3, [pc, #308]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ad3a:	699b      	ldr	r3, [r3, #24]
 800ad3c:	f003 030f 	and.w	r3, r3, #15
 800ad40:	429a      	cmp	r2, r3
 800ad42:	d908      	bls.n	800ad56 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ad44:	4b4a      	ldr	r3, [pc, #296]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ad46:	699b      	ldr	r3, [r3, #24]
 800ad48:	f023 020f 	bic.w	r2, r3, #15
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	68db      	ldr	r3, [r3, #12]
 800ad50:	4947      	ldr	r1, [pc, #284]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ad52:	4313      	orrs	r3, r2
 800ad54:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	f003 0301 	and.w	r3, r3, #1
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d055      	beq.n	800ae0e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800ad62:	4b43      	ldr	r3, [pc, #268]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ad64:	699b      	ldr	r3, [r3, #24]
 800ad66:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	4940      	ldr	r1, [pc, #256]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ad70:	4313      	orrs	r3, r2
 800ad72:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	685b      	ldr	r3, [r3, #4]
 800ad78:	2b02      	cmp	r3, #2
 800ad7a:	d107      	bne.n	800ad8c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ad7c:	4b3c      	ldr	r3, [pc, #240]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d121      	bne.n	800adcc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ad88:	2301      	movs	r3, #1
 800ad8a:	e0f6      	b.n	800af7a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	685b      	ldr	r3, [r3, #4]
 800ad90:	2b03      	cmp	r3, #3
 800ad92:	d107      	bne.n	800ada4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ad94:	4b36      	ldr	r3, [pc, #216]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d115      	bne.n	800adcc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ada0:	2301      	movs	r3, #1
 800ada2:	e0ea      	b.n	800af7a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	685b      	ldr	r3, [r3, #4]
 800ada8:	2b01      	cmp	r3, #1
 800adaa:	d107      	bne.n	800adbc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800adac:	4b30      	ldr	r3, [pc, #192]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d109      	bne.n	800adcc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800adb8:	2301      	movs	r3, #1
 800adba:	e0de      	b.n	800af7a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800adbc:	4b2c      	ldr	r3, [pc, #176]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f003 0304 	and.w	r3, r3, #4
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d101      	bne.n	800adcc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800adc8:	2301      	movs	r3, #1
 800adca:	e0d6      	b.n	800af7a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800adcc:	4b28      	ldr	r3, [pc, #160]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800adce:	691b      	ldr	r3, [r3, #16]
 800add0:	f023 0207 	bic.w	r2, r3, #7
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	685b      	ldr	r3, [r3, #4]
 800add8:	4925      	ldr	r1, [pc, #148]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800adda:	4313      	orrs	r3, r2
 800addc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800adde:	f7fa fc43 	bl	8005668 <HAL_GetTick>
 800ade2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ade4:	e00a      	b.n	800adfc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ade6:	f7fa fc3f 	bl	8005668 <HAL_GetTick>
 800adea:	4602      	mov	r2, r0
 800adec:	697b      	ldr	r3, [r7, #20]
 800adee:	1ad3      	subs	r3, r2, r3
 800adf0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800adf4:	4293      	cmp	r3, r2
 800adf6:	d901      	bls.n	800adfc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800adf8:	2303      	movs	r3, #3
 800adfa:	e0be      	b.n	800af7a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800adfc:	4b1c      	ldr	r3, [pc, #112]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800adfe:	691b      	ldr	r3, [r3, #16]
 800ae00:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	685b      	ldr	r3, [r3, #4]
 800ae08:	00db      	lsls	r3, r3, #3
 800ae0a:	429a      	cmp	r2, r3
 800ae0c:	d1eb      	bne.n	800ade6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	f003 0302 	and.w	r3, r3, #2
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d010      	beq.n	800ae3c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	68da      	ldr	r2, [r3, #12]
 800ae1e:	4b14      	ldr	r3, [pc, #80]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ae20:	699b      	ldr	r3, [r3, #24]
 800ae22:	f003 030f 	and.w	r3, r3, #15
 800ae26:	429a      	cmp	r2, r3
 800ae28:	d208      	bcs.n	800ae3c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ae2a:	4b11      	ldr	r3, [pc, #68]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ae2c:	699b      	ldr	r3, [r3, #24]
 800ae2e:	f023 020f 	bic.w	r2, r3, #15
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	68db      	ldr	r3, [r3, #12]
 800ae36:	490e      	ldr	r1, [pc, #56]	@ (800ae70 <HAL_RCC_ClockConfig+0x244>)
 800ae38:	4313      	orrs	r3, r2
 800ae3a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ae3c:	4b0b      	ldr	r3, [pc, #44]	@ (800ae6c <HAL_RCC_ClockConfig+0x240>)
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	f003 030f 	and.w	r3, r3, #15
 800ae44:	683a      	ldr	r2, [r7, #0]
 800ae46:	429a      	cmp	r2, r3
 800ae48:	d214      	bcs.n	800ae74 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ae4a:	4b08      	ldr	r3, [pc, #32]	@ (800ae6c <HAL_RCC_ClockConfig+0x240>)
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	f023 020f 	bic.w	r2, r3, #15
 800ae52:	4906      	ldr	r1, [pc, #24]	@ (800ae6c <HAL_RCC_ClockConfig+0x240>)
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	4313      	orrs	r3, r2
 800ae58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ae5a:	4b04      	ldr	r3, [pc, #16]	@ (800ae6c <HAL_RCC_ClockConfig+0x240>)
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f003 030f 	and.w	r3, r3, #15
 800ae62:	683a      	ldr	r2, [r7, #0]
 800ae64:	429a      	cmp	r2, r3
 800ae66:	d005      	beq.n	800ae74 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800ae68:	2301      	movs	r3, #1
 800ae6a:	e086      	b.n	800af7a <HAL_RCC_ClockConfig+0x34e>
 800ae6c:	52002000 	.word	0x52002000
 800ae70:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	f003 0304 	and.w	r3, r3, #4
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d010      	beq.n	800aea2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	691a      	ldr	r2, [r3, #16]
 800ae84:	4b3f      	ldr	r3, [pc, #252]	@ (800af84 <HAL_RCC_ClockConfig+0x358>)
 800ae86:	699b      	ldr	r3, [r3, #24]
 800ae88:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ae8c:	429a      	cmp	r2, r3
 800ae8e:	d208      	bcs.n	800aea2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ae90:	4b3c      	ldr	r3, [pc, #240]	@ (800af84 <HAL_RCC_ClockConfig+0x358>)
 800ae92:	699b      	ldr	r3, [r3, #24]
 800ae94:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	691b      	ldr	r3, [r3, #16]
 800ae9c:	4939      	ldr	r1, [pc, #228]	@ (800af84 <HAL_RCC_ClockConfig+0x358>)
 800ae9e:	4313      	orrs	r3, r2
 800aea0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f003 0308 	and.w	r3, r3, #8
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d010      	beq.n	800aed0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	695a      	ldr	r2, [r3, #20]
 800aeb2:	4b34      	ldr	r3, [pc, #208]	@ (800af84 <HAL_RCC_ClockConfig+0x358>)
 800aeb4:	69db      	ldr	r3, [r3, #28]
 800aeb6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800aeba:	429a      	cmp	r2, r3
 800aebc:	d208      	bcs.n	800aed0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800aebe:	4b31      	ldr	r3, [pc, #196]	@ (800af84 <HAL_RCC_ClockConfig+0x358>)
 800aec0:	69db      	ldr	r3, [r3, #28]
 800aec2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	695b      	ldr	r3, [r3, #20]
 800aeca:	492e      	ldr	r1, [pc, #184]	@ (800af84 <HAL_RCC_ClockConfig+0x358>)
 800aecc:	4313      	orrs	r3, r2
 800aece:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	f003 0310 	and.w	r3, r3, #16
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d010      	beq.n	800aefe <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	699a      	ldr	r2, [r3, #24]
 800aee0:	4b28      	ldr	r3, [pc, #160]	@ (800af84 <HAL_RCC_ClockConfig+0x358>)
 800aee2:	69db      	ldr	r3, [r3, #28]
 800aee4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800aee8:	429a      	cmp	r2, r3
 800aeea:	d208      	bcs.n	800aefe <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800aeec:	4b25      	ldr	r3, [pc, #148]	@ (800af84 <HAL_RCC_ClockConfig+0x358>)
 800aeee:	69db      	ldr	r3, [r3, #28]
 800aef0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	699b      	ldr	r3, [r3, #24]
 800aef8:	4922      	ldr	r1, [pc, #136]	@ (800af84 <HAL_RCC_ClockConfig+0x358>)
 800aefa:	4313      	orrs	r3, r2
 800aefc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f003 0320 	and.w	r3, r3, #32
 800af06:	2b00      	cmp	r3, #0
 800af08:	d010      	beq.n	800af2c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	69da      	ldr	r2, [r3, #28]
 800af0e:	4b1d      	ldr	r3, [pc, #116]	@ (800af84 <HAL_RCC_ClockConfig+0x358>)
 800af10:	6a1b      	ldr	r3, [r3, #32]
 800af12:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800af16:	429a      	cmp	r2, r3
 800af18:	d208      	bcs.n	800af2c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800af1a:	4b1a      	ldr	r3, [pc, #104]	@ (800af84 <HAL_RCC_ClockConfig+0x358>)
 800af1c:	6a1b      	ldr	r3, [r3, #32]
 800af1e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	69db      	ldr	r3, [r3, #28]
 800af26:	4917      	ldr	r1, [pc, #92]	@ (800af84 <HAL_RCC_ClockConfig+0x358>)
 800af28:	4313      	orrs	r3, r2
 800af2a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800af2c:	f000 f89e 	bl	800b06c <HAL_RCC_GetSysClockFreq>
 800af30:	4602      	mov	r2, r0
 800af32:	4b14      	ldr	r3, [pc, #80]	@ (800af84 <HAL_RCC_ClockConfig+0x358>)
 800af34:	699b      	ldr	r3, [r3, #24]
 800af36:	0a1b      	lsrs	r3, r3, #8
 800af38:	f003 030f 	and.w	r3, r3, #15
 800af3c:	4912      	ldr	r1, [pc, #72]	@ (800af88 <HAL_RCC_ClockConfig+0x35c>)
 800af3e:	5ccb      	ldrb	r3, [r1, r3]
 800af40:	f003 031f 	and.w	r3, r3, #31
 800af44:	fa22 f303 	lsr.w	r3, r2, r3
 800af48:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800af4a:	4b0e      	ldr	r3, [pc, #56]	@ (800af84 <HAL_RCC_ClockConfig+0x358>)
 800af4c:	699b      	ldr	r3, [r3, #24]
 800af4e:	f003 030f 	and.w	r3, r3, #15
 800af52:	4a0d      	ldr	r2, [pc, #52]	@ (800af88 <HAL_RCC_ClockConfig+0x35c>)
 800af54:	5cd3      	ldrb	r3, [r2, r3]
 800af56:	f003 031f 	and.w	r3, r3, #31
 800af5a:	693a      	ldr	r2, [r7, #16]
 800af5c:	fa22 f303 	lsr.w	r3, r2, r3
 800af60:	4a0a      	ldr	r2, [pc, #40]	@ (800af8c <HAL_RCC_ClockConfig+0x360>)
 800af62:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800af64:	4a0a      	ldr	r2, [pc, #40]	@ (800af90 <HAL_RCC_ClockConfig+0x364>)
 800af66:	693b      	ldr	r3, [r7, #16]
 800af68:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800af6a:	4b0a      	ldr	r3, [pc, #40]	@ (800af94 <HAL_RCC_ClockConfig+0x368>)
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	4618      	mov	r0, r3
 800af70:	f7fa fb30 	bl	80055d4 <HAL_InitTick>
 800af74:	4603      	mov	r3, r0
 800af76:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800af78:	7bfb      	ldrb	r3, [r7, #15]
}
 800af7a:	4618      	mov	r0, r3
 800af7c:	3718      	adds	r7, #24
 800af7e:	46bd      	mov	sp, r7
 800af80:	bd80      	pop	{r7, pc}
 800af82:	bf00      	nop
 800af84:	58024400 	.word	0x58024400
 800af88:	08020f90 	.word	0x08020f90
 800af8c:	240000ac 	.word	0x240000ac
 800af90:	240000a8 	.word	0x240000a8
 800af94:	240000b0 	.word	0x240000b0

0800af98 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b08c      	sub	sp, #48	@ 0x30
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	60f8      	str	r0, [r7, #12]
 800afa0:	60b9      	str	r1, [r7, #8]
 800afa2:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d12a      	bne.n	800b000 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 800afaa:	4b2d      	ldr	r3, [pc, #180]	@ (800b060 <HAL_RCC_MCOConfig+0xc8>)
 800afac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800afb0:	4a2b      	ldr	r2, [pc, #172]	@ (800b060 <HAL_RCC_MCOConfig+0xc8>)
 800afb2:	f043 0301 	orr.w	r3, r3, #1
 800afb6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800afba:	4b29      	ldr	r3, [pc, #164]	@ (800b060 <HAL_RCC_MCOConfig+0xc8>)
 800afbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800afc0:	f003 0301 	and.w	r3, r3, #1
 800afc4:	61bb      	str	r3, [r7, #24]
 800afc6:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800afc8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800afcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800afce:	2302      	movs	r3, #2
 800afd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800afd2:	2303      	movs	r3, #3
 800afd4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800afd6:	2300      	movs	r3, #0
 800afd8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800afda:	2300      	movs	r3, #0
 800afdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800afde:	f107 031c 	add.w	r3, r7, #28
 800afe2:	4619      	mov	r1, r3
 800afe4:	481f      	ldr	r0, [pc, #124]	@ (800b064 <HAL_RCC_MCOConfig+0xcc>)
 800afe6:	f7fd ff5b 	bl	8008ea0 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800afea:	4b1d      	ldr	r3, [pc, #116]	@ (800b060 <HAL_RCC_MCOConfig+0xc8>)
 800afec:	691b      	ldr	r3, [r3, #16]
 800afee:	f023 72fe 	bic.w	r2, r3, #33292288	@ 0x1fc0000
 800aff2:	68b9      	ldr	r1, [r7, #8]
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	430b      	orrs	r3, r1
 800aff8:	4919      	ldr	r1, [pc, #100]	@ (800b060 <HAL_RCC_MCOConfig+0xc8>)
 800affa:	4313      	orrs	r3, r2
 800affc:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 800affe:	e02a      	b.n	800b056 <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 800b000:	4b17      	ldr	r3, [pc, #92]	@ (800b060 <HAL_RCC_MCOConfig+0xc8>)
 800b002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b006:	4a16      	ldr	r2, [pc, #88]	@ (800b060 <HAL_RCC_MCOConfig+0xc8>)
 800b008:	f043 0304 	orr.w	r3, r3, #4
 800b00c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b010:	4b13      	ldr	r3, [pc, #76]	@ (800b060 <HAL_RCC_MCOConfig+0xc8>)
 800b012:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b016:	f003 0304 	and.w	r3, r3, #4
 800b01a:	617b      	str	r3, [r7, #20]
 800b01c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800b01e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b024:	2302      	movs	r3, #2
 800b026:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b028:	2303      	movs	r3, #3
 800b02a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b02c:	2300      	movs	r3, #0
 800b02e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b030:	2300      	movs	r3, #0
 800b032:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800b034:	f107 031c 	add.w	r3, r7, #28
 800b038:	4619      	mov	r1, r3
 800b03a:	480b      	ldr	r0, [pc, #44]	@ (800b068 <HAL_RCC_MCOConfig+0xd0>)
 800b03c:	f7fd ff30 	bl	8008ea0 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800b040:	4b07      	ldr	r3, [pc, #28]	@ (800b060 <HAL_RCC_MCOConfig+0xc8>)
 800b042:	691b      	ldr	r3, [r3, #16]
 800b044:	f023 427e 	bic.w	r2, r3, #4261412864	@ 0xfe000000
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	01d9      	lsls	r1, r3, #7
 800b04c:	68bb      	ldr	r3, [r7, #8]
 800b04e:	430b      	orrs	r3, r1
 800b050:	4903      	ldr	r1, [pc, #12]	@ (800b060 <HAL_RCC_MCOConfig+0xc8>)
 800b052:	4313      	orrs	r3, r2
 800b054:	610b      	str	r3, [r1, #16]
}
 800b056:	bf00      	nop
 800b058:	3730      	adds	r7, #48	@ 0x30
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}
 800b05e:	bf00      	nop
 800b060:	58024400 	.word	0x58024400
 800b064:	58020000 	.word	0x58020000
 800b068:	58020800 	.word	0x58020800

0800b06c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b06c:	b480      	push	{r7}
 800b06e:	b089      	sub	sp, #36	@ 0x24
 800b070:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b072:	4bb3      	ldr	r3, [pc, #716]	@ (800b340 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b074:	691b      	ldr	r3, [r3, #16]
 800b076:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b07a:	2b18      	cmp	r3, #24
 800b07c:	f200 8155 	bhi.w	800b32a <HAL_RCC_GetSysClockFreq+0x2be>
 800b080:	a201      	add	r2, pc, #4	@ (adr r2, 800b088 <HAL_RCC_GetSysClockFreq+0x1c>)
 800b082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b086:	bf00      	nop
 800b088:	0800b0ed 	.word	0x0800b0ed
 800b08c:	0800b32b 	.word	0x0800b32b
 800b090:	0800b32b 	.word	0x0800b32b
 800b094:	0800b32b 	.word	0x0800b32b
 800b098:	0800b32b 	.word	0x0800b32b
 800b09c:	0800b32b 	.word	0x0800b32b
 800b0a0:	0800b32b 	.word	0x0800b32b
 800b0a4:	0800b32b 	.word	0x0800b32b
 800b0a8:	0800b113 	.word	0x0800b113
 800b0ac:	0800b32b 	.word	0x0800b32b
 800b0b0:	0800b32b 	.word	0x0800b32b
 800b0b4:	0800b32b 	.word	0x0800b32b
 800b0b8:	0800b32b 	.word	0x0800b32b
 800b0bc:	0800b32b 	.word	0x0800b32b
 800b0c0:	0800b32b 	.word	0x0800b32b
 800b0c4:	0800b32b 	.word	0x0800b32b
 800b0c8:	0800b119 	.word	0x0800b119
 800b0cc:	0800b32b 	.word	0x0800b32b
 800b0d0:	0800b32b 	.word	0x0800b32b
 800b0d4:	0800b32b 	.word	0x0800b32b
 800b0d8:	0800b32b 	.word	0x0800b32b
 800b0dc:	0800b32b 	.word	0x0800b32b
 800b0e0:	0800b32b 	.word	0x0800b32b
 800b0e4:	0800b32b 	.word	0x0800b32b
 800b0e8:	0800b11f 	.word	0x0800b11f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b0ec:	4b94      	ldr	r3, [pc, #592]	@ (800b340 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	f003 0320 	and.w	r3, r3, #32
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d009      	beq.n	800b10c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b0f8:	4b91      	ldr	r3, [pc, #580]	@ (800b340 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	08db      	lsrs	r3, r3, #3
 800b0fe:	f003 0303 	and.w	r3, r3, #3
 800b102:	4a90      	ldr	r2, [pc, #576]	@ (800b344 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b104:	fa22 f303 	lsr.w	r3, r2, r3
 800b108:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800b10a:	e111      	b.n	800b330 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b10c:	4b8d      	ldr	r3, [pc, #564]	@ (800b344 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b10e:	61bb      	str	r3, [r7, #24]
      break;
 800b110:	e10e      	b.n	800b330 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800b112:	4b8d      	ldr	r3, [pc, #564]	@ (800b348 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b114:	61bb      	str	r3, [r7, #24]
      break;
 800b116:	e10b      	b.n	800b330 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800b118:	4b8c      	ldr	r3, [pc, #560]	@ (800b34c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800b11a:	61bb      	str	r3, [r7, #24]
      break;
 800b11c:	e108      	b.n	800b330 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b11e:	4b88      	ldr	r3, [pc, #544]	@ (800b340 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b122:	f003 0303 	and.w	r3, r3, #3
 800b126:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b128:	4b85      	ldr	r3, [pc, #532]	@ (800b340 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b12a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b12c:	091b      	lsrs	r3, r3, #4
 800b12e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b132:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b134:	4b82      	ldr	r3, [pc, #520]	@ (800b340 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b138:	f003 0301 	and.w	r3, r3, #1
 800b13c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b13e:	4b80      	ldr	r3, [pc, #512]	@ (800b340 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b140:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b142:	08db      	lsrs	r3, r3, #3
 800b144:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b148:	68fa      	ldr	r2, [r7, #12]
 800b14a:	fb02 f303 	mul.w	r3, r2, r3
 800b14e:	ee07 3a90 	vmov	s15, r3
 800b152:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b156:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800b15a:	693b      	ldr	r3, [r7, #16]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	f000 80e1 	beq.w	800b324 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800b162:	697b      	ldr	r3, [r7, #20]
 800b164:	2b02      	cmp	r3, #2
 800b166:	f000 8083 	beq.w	800b270 <HAL_RCC_GetSysClockFreq+0x204>
 800b16a:	697b      	ldr	r3, [r7, #20]
 800b16c:	2b02      	cmp	r3, #2
 800b16e:	f200 80a1 	bhi.w	800b2b4 <HAL_RCC_GetSysClockFreq+0x248>
 800b172:	697b      	ldr	r3, [r7, #20]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d003      	beq.n	800b180 <HAL_RCC_GetSysClockFreq+0x114>
 800b178:	697b      	ldr	r3, [r7, #20]
 800b17a:	2b01      	cmp	r3, #1
 800b17c:	d056      	beq.n	800b22c <HAL_RCC_GetSysClockFreq+0x1c0>
 800b17e:	e099      	b.n	800b2b4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b180:	4b6f      	ldr	r3, [pc, #444]	@ (800b340 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	f003 0320 	and.w	r3, r3, #32
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d02d      	beq.n	800b1e8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b18c:	4b6c      	ldr	r3, [pc, #432]	@ (800b340 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	08db      	lsrs	r3, r3, #3
 800b192:	f003 0303 	and.w	r3, r3, #3
 800b196:	4a6b      	ldr	r2, [pc, #428]	@ (800b344 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b198:	fa22 f303 	lsr.w	r3, r2, r3
 800b19c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	ee07 3a90 	vmov	s15, r3
 800b1a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1a8:	693b      	ldr	r3, [r7, #16]
 800b1aa:	ee07 3a90 	vmov	s15, r3
 800b1ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1b6:	4b62      	ldr	r3, [pc, #392]	@ (800b340 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b1b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1be:	ee07 3a90 	vmov	s15, r3
 800b1c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1c6:	ed97 6a02 	vldr	s12, [r7, #8]
 800b1ca:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800b350 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b1ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b1da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1e2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800b1e6:	e087      	b.n	800b2f8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b1e8:	693b      	ldr	r3, [r7, #16]
 800b1ea:	ee07 3a90 	vmov	s15, r3
 800b1ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1f2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800b354 <HAL_RCC_GetSysClockFreq+0x2e8>
 800b1f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1fa:	4b51      	ldr	r3, [pc, #324]	@ (800b340 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b1fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b202:	ee07 3a90 	vmov	s15, r3
 800b206:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b20a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b20e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800b350 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b212:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b216:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b21a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b21e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b222:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b226:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b22a:	e065      	b.n	800b2f8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b22c:	693b      	ldr	r3, [r7, #16]
 800b22e:	ee07 3a90 	vmov	s15, r3
 800b232:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b236:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800b358 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b23a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b23e:	4b40      	ldr	r3, [pc, #256]	@ (800b340 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b242:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b246:	ee07 3a90 	vmov	s15, r3
 800b24a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b24e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b252:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800b350 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b256:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b25a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b25e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b262:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b266:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b26a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b26e:	e043      	b.n	800b2f8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b270:	693b      	ldr	r3, [r7, #16]
 800b272:	ee07 3a90 	vmov	s15, r3
 800b276:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b27a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800b35c <HAL_RCC_GetSysClockFreq+0x2f0>
 800b27e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b282:	4b2f      	ldr	r3, [pc, #188]	@ (800b340 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b286:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b28a:	ee07 3a90 	vmov	s15, r3
 800b28e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b292:	ed97 6a02 	vldr	s12, [r7, #8]
 800b296:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800b350 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b29a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b29e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b2b2:	e021      	b.n	800b2f8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b2b4:	693b      	ldr	r3, [r7, #16]
 800b2b6:	ee07 3a90 	vmov	s15, r3
 800b2ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2be:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800b358 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b2c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2c6:	4b1e      	ldr	r3, [pc, #120]	@ (800b340 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b2c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2ce:	ee07 3a90 	vmov	s15, r3
 800b2d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2d6:	ed97 6a02 	vldr	s12, [r7, #8]
 800b2da:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800b350 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b2de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b2f6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b2f8:	4b11      	ldr	r3, [pc, #68]	@ (800b340 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b2fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2fc:	0a5b      	lsrs	r3, r3, #9
 800b2fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b302:	3301      	adds	r3, #1
 800b304:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	ee07 3a90 	vmov	s15, r3
 800b30c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b310:	edd7 6a07 	vldr	s13, [r7, #28]
 800b314:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b318:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b31c:	ee17 3a90 	vmov	r3, s15
 800b320:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800b322:	e005      	b.n	800b330 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800b324:	2300      	movs	r3, #0
 800b326:	61bb      	str	r3, [r7, #24]
      break;
 800b328:	e002      	b.n	800b330 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800b32a:	4b07      	ldr	r3, [pc, #28]	@ (800b348 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b32c:	61bb      	str	r3, [r7, #24]
      break;
 800b32e:	bf00      	nop
  }

  return sysclockfreq;
 800b330:	69bb      	ldr	r3, [r7, #24]
}
 800b332:	4618      	mov	r0, r3
 800b334:	3724      	adds	r7, #36	@ 0x24
 800b336:	46bd      	mov	sp, r7
 800b338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33c:	4770      	bx	lr
 800b33e:	bf00      	nop
 800b340:	58024400 	.word	0x58024400
 800b344:	03d09000 	.word	0x03d09000
 800b348:	003d0900 	.word	0x003d0900
 800b34c:	017d7840 	.word	0x017d7840
 800b350:	46000000 	.word	0x46000000
 800b354:	4c742400 	.word	0x4c742400
 800b358:	4a742400 	.word	0x4a742400
 800b35c:	4bbebc20 	.word	0x4bbebc20

0800b360 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b360:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b364:	b0c6      	sub	sp, #280	@ 0x118
 800b366:	af00      	add	r7, sp, #0
 800b368:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b36c:	2300      	movs	r3, #0
 800b36e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b372:	2300      	movs	r3, #0
 800b374:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b378:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b380:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800b384:	2500      	movs	r5, #0
 800b386:	ea54 0305 	orrs.w	r3, r4, r5
 800b38a:	d049      	beq.n	800b420 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b38c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b390:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b392:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b396:	d02f      	beq.n	800b3f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b398:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b39c:	d828      	bhi.n	800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b39e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b3a2:	d01a      	beq.n	800b3da <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b3a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b3a8:	d822      	bhi.n	800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d003      	beq.n	800b3b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b3ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b3b2:	d007      	beq.n	800b3c4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b3b4:	e01c      	b.n	800b3f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b3b6:	4bab      	ldr	r3, [pc, #684]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b3b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3ba:	4aaa      	ldr	r2, [pc, #680]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b3bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b3c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b3c2:	e01a      	b.n	800b3fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b3c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3c8:	3308      	adds	r3, #8
 800b3ca:	2102      	movs	r1, #2
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	f001 f967 	bl	800c6a0 <RCCEx_PLL2_Config>
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b3d8:	e00f      	b.n	800b3fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b3da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3de:	3328      	adds	r3, #40	@ 0x28
 800b3e0:	2102      	movs	r1, #2
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	f001 fa0e 	bl	800c804 <RCCEx_PLL3_Config>
 800b3e8:	4603      	mov	r3, r0
 800b3ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b3ee:	e004      	b.n	800b3fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b3f6:	e000      	b.n	800b3fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b3f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d10a      	bne.n	800b418 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b402:	4b98      	ldr	r3, [pc, #608]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b404:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b406:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b40a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b40e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b410:	4a94      	ldr	r2, [pc, #592]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b412:	430b      	orrs	r3, r1
 800b414:	6513      	str	r3, [r2, #80]	@ 0x50
 800b416:	e003      	b.n	800b420 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b418:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b41c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b420:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b428:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800b42c:	f04f 0900 	mov.w	r9, #0
 800b430:	ea58 0309 	orrs.w	r3, r8, r9
 800b434:	d047      	beq.n	800b4c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b436:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b43a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b43c:	2b04      	cmp	r3, #4
 800b43e:	d82a      	bhi.n	800b496 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b440:	a201      	add	r2, pc, #4	@ (adr r2, 800b448 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b446:	bf00      	nop
 800b448:	0800b45d 	.word	0x0800b45d
 800b44c:	0800b46b 	.word	0x0800b46b
 800b450:	0800b481 	.word	0x0800b481
 800b454:	0800b49f 	.word	0x0800b49f
 800b458:	0800b49f 	.word	0x0800b49f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b45c:	4b81      	ldr	r3, [pc, #516]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b45e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b460:	4a80      	ldr	r2, [pc, #512]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b462:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b466:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b468:	e01a      	b.n	800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b46a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b46e:	3308      	adds	r3, #8
 800b470:	2100      	movs	r1, #0
 800b472:	4618      	mov	r0, r3
 800b474:	f001 f914 	bl	800c6a0 <RCCEx_PLL2_Config>
 800b478:	4603      	mov	r3, r0
 800b47a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b47e:	e00f      	b.n	800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b480:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b484:	3328      	adds	r3, #40	@ 0x28
 800b486:	2100      	movs	r1, #0
 800b488:	4618      	mov	r0, r3
 800b48a:	f001 f9bb 	bl	800c804 <RCCEx_PLL3_Config>
 800b48e:	4603      	mov	r3, r0
 800b490:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b494:	e004      	b.n	800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b496:	2301      	movs	r3, #1
 800b498:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b49c:	e000      	b.n	800b4a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b49e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b4a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d10a      	bne.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b4a8:	4b6e      	ldr	r3, [pc, #440]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b4aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b4ac:	f023 0107 	bic.w	r1, r3, #7
 800b4b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4b6:	4a6b      	ldr	r2, [pc, #428]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b4b8:	430b      	orrs	r3, r1
 800b4ba:	6513      	str	r3, [r2, #80]	@ 0x50
 800b4bc:	e003      	b.n	800b4c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b4c2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b4c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ce:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800b4d2:	f04f 0b00 	mov.w	fp, #0
 800b4d6:	ea5a 030b 	orrs.w	r3, sl, fp
 800b4da:	d05b      	beq.n	800b594 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b4dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4e0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b4e4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800b4e8:	d03b      	beq.n	800b562 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800b4ea:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800b4ee:	d834      	bhi.n	800b55a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b4f0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b4f4:	d037      	beq.n	800b566 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800b4f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b4fa:	d82e      	bhi.n	800b55a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b4fc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b500:	d033      	beq.n	800b56a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800b502:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b506:	d828      	bhi.n	800b55a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b508:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b50c:	d01a      	beq.n	800b544 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800b50e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b512:	d822      	bhi.n	800b55a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b514:	2b00      	cmp	r3, #0
 800b516:	d003      	beq.n	800b520 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800b518:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b51c:	d007      	beq.n	800b52e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800b51e:	e01c      	b.n	800b55a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b520:	4b50      	ldr	r3, [pc, #320]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b524:	4a4f      	ldr	r2, [pc, #316]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b526:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b52a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b52c:	e01e      	b.n	800b56c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b52e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b532:	3308      	adds	r3, #8
 800b534:	2100      	movs	r1, #0
 800b536:	4618      	mov	r0, r3
 800b538:	f001 f8b2 	bl	800c6a0 <RCCEx_PLL2_Config>
 800b53c:	4603      	mov	r3, r0
 800b53e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b542:	e013      	b.n	800b56c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b544:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b548:	3328      	adds	r3, #40	@ 0x28
 800b54a:	2100      	movs	r1, #0
 800b54c:	4618      	mov	r0, r3
 800b54e:	f001 f959 	bl	800c804 <RCCEx_PLL3_Config>
 800b552:	4603      	mov	r3, r0
 800b554:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b558:	e008      	b.n	800b56c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b55a:	2301      	movs	r3, #1
 800b55c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b560:	e004      	b.n	800b56c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800b562:	bf00      	nop
 800b564:	e002      	b.n	800b56c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800b566:	bf00      	nop
 800b568:	e000      	b.n	800b56c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800b56a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b56c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b570:	2b00      	cmp	r3, #0
 800b572:	d10b      	bne.n	800b58c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b574:	4b3b      	ldr	r3, [pc, #236]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b578:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800b57c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b580:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b584:	4a37      	ldr	r2, [pc, #220]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b586:	430b      	orrs	r3, r1
 800b588:	6593      	str	r3, [r2, #88]	@ 0x58
 800b58a:	e003      	b.n	800b594 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b58c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b590:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b594:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b59c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800b5a0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b5aa:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800b5ae:	460b      	mov	r3, r1
 800b5b0:	4313      	orrs	r3, r2
 800b5b2:	d05d      	beq.n	800b670 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800b5b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5b8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b5bc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800b5c0:	d03b      	beq.n	800b63a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800b5c2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800b5c6:	d834      	bhi.n	800b632 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800b5c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b5cc:	d037      	beq.n	800b63e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800b5ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b5d2:	d82e      	bhi.n	800b632 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800b5d4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b5d8:	d033      	beq.n	800b642 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800b5da:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b5de:	d828      	bhi.n	800b632 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800b5e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b5e4:	d01a      	beq.n	800b61c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800b5e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b5ea:	d822      	bhi.n	800b632 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d003      	beq.n	800b5f8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800b5f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b5f4:	d007      	beq.n	800b606 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800b5f6:	e01c      	b.n	800b632 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b5f8:	4b1a      	ldr	r3, [pc, #104]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b5fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5fc:	4a19      	ldr	r2, [pc, #100]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b5fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b602:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b604:	e01e      	b.n	800b644 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b606:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b60a:	3308      	adds	r3, #8
 800b60c:	2100      	movs	r1, #0
 800b60e:	4618      	mov	r0, r3
 800b610:	f001 f846 	bl	800c6a0 <RCCEx_PLL2_Config>
 800b614:	4603      	mov	r3, r0
 800b616:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b61a:	e013      	b.n	800b644 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b61c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b620:	3328      	adds	r3, #40	@ 0x28
 800b622:	2100      	movs	r1, #0
 800b624:	4618      	mov	r0, r3
 800b626:	f001 f8ed 	bl	800c804 <RCCEx_PLL3_Config>
 800b62a:	4603      	mov	r3, r0
 800b62c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b630:	e008      	b.n	800b644 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b632:	2301      	movs	r3, #1
 800b634:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b638:	e004      	b.n	800b644 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800b63a:	bf00      	nop
 800b63c:	e002      	b.n	800b644 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800b63e:	bf00      	nop
 800b640:	e000      	b.n	800b644 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800b642:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b644:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d10d      	bne.n	800b668 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b64c:	4b05      	ldr	r3, [pc, #20]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b64e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b650:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800b654:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b658:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b65c:	4a01      	ldr	r2, [pc, #4]	@ (800b664 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b65e:	430b      	orrs	r3, r1
 800b660:	6593      	str	r3, [r2, #88]	@ 0x58
 800b662:	e005      	b.n	800b670 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800b664:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b668:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b66c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800b670:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b678:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800b67c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800b680:	2300      	movs	r3, #0
 800b682:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800b686:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800b68a:	460b      	mov	r3, r1
 800b68c:	4313      	orrs	r3, r2
 800b68e:	d03a      	beq.n	800b706 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800b690:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b696:	2b30      	cmp	r3, #48	@ 0x30
 800b698:	d01f      	beq.n	800b6da <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800b69a:	2b30      	cmp	r3, #48	@ 0x30
 800b69c:	d819      	bhi.n	800b6d2 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800b69e:	2b20      	cmp	r3, #32
 800b6a0:	d00c      	beq.n	800b6bc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800b6a2:	2b20      	cmp	r3, #32
 800b6a4:	d815      	bhi.n	800b6d2 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d019      	beq.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800b6aa:	2b10      	cmp	r3, #16
 800b6ac:	d111      	bne.n	800b6d2 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b6ae:	4baa      	ldr	r3, [pc, #680]	@ (800b958 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b6b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6b2:	4aa9      	ldr	r2, [pc, #676]	@ (800b958 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b6b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b6b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800b6ba:	e011      	b.n	800b6e0 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b6bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b6c0:	3308      	adds	r3, #8
 800b6c2:	2102      	movs	r1, #2
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	f000 ffeb 	bl	800c6a0 <RCCEx_PLL2_Config>
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800b6d0:	e006      	b.n	800b6e0 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b6d8:	e002      	b.n	800b6e0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800b6da:	bf00      	nop
 800b6dc:	e000      	b.n	800b6e0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800b6de:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b6e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d10a      	bne.n	800b6fe <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800b6e8:	4b9b      	ldr	r3, [pc, #620]	@ (800b958 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b6ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b6ec:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800b6f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b6f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b6f6:	4a98      	ldr	r2, [pc, #608]	@ (800b958 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b6f8:	430b      	orrs	r3, r1
 800b6fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b6fc:	e003      	b.n	800b706 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b702:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b706:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b70e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800b712:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b716:	2300      	movs	r3, #0
 800b718:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800b71c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800b720:	460b      	mov	r3, r1
 800b722:	4313      	orrs	r3, r2
 800b724:	d051      	beq.n	800b7ca <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800b726:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b72a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b72c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b730:	d035      	beq.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800b732:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b736:	d82e      	bhi.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800b738:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b73c:	d031      	beq.n	800b7a2 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800b73e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b742:	d828      	bhi.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800b744:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b748:	d01a      	beq.n	800b780 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800b74a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b74e:	d822      	bhi.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800b750:	2b00      	cmp	r3, #0
 800b752:	d003      	beq.n	800b75c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800b754:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b758:	d007      	beq.n	800b76a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800b75a:	e01c      	b.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b75c:	4b7e      	ldr	r3, [pc, #504]	@ (800b958 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b75e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b760:	4a7d      	ldr	r2, [pc, #500]	@ (800b958 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b762:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b766:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b768:	e01c      	b.n	800b7a4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b76a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b76e:	3308      	adds	r3, #8
 800b770:	2100      	movs	r1, #0
 800b772:	4618      	mov	r0, r3
 800b774:	f000 ff94 	bl	800c6a0 <RCCEx_PLL2_Config>
 800b778:	4603      	mov	r3, r0
 800b77a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b77e:	e011      	b.n	800b7a4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b780:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b784:	3328      	adds	r3, #40	@ 0x28
 800b786:	2100      	movs	r1, #0
 800b788:	4618      	mov	r0, r3
 800b78a:	f001 f83b 	bl	800c804 <RCCEx_PLL3_Config>
 800b78e:	4603      	mov	r3, r0
 800b790:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b794:	e006      	b.n	800b7a4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b796:	2301      	movs	r3, #1
 800b798:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b79c:	e002      	b.n	800b7a4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800b79e:	bf00      	nop
 800b7a0:	e000      	b.n	800b7a4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800b7a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b7a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d10a      	bne.n	800b7c2 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b7ac:	4b6a      	ldr	r3, [pc, #424]	@ (800b958 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b7ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b7b0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800b7b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b7ba:	4a67      	ldr	r2, [pc, #412]	@ (800b958 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b7bc:	430b      	orrs	r3, r1
 800b7be:	6513      	str	r3, [r2, #80]	@ 0x50
 800b7c0:	e003      	b.n	800b7ca <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b7c6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b7ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7d2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800b7d6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b7da:	2300      	movs	r3, #0
 800b7dc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b7e0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800b7e4:	460b      	mov	r3, r1
 800b7e6:	4313      	orrs	r3, r2
 800b7e8:	d053      	beq.n	800b892 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800b7ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b7f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b7f4:	d033      	beq.n	800b85e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800b7f6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b7fa:	d82c      	bhi.n	800b856 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800b7fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b800:	d02f      	beq.n	800b862 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800b802:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b806:	d826      	bhi.n	800b856 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800b808:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b80c:	d02b      	beq.n	800b866 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800b80e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b812:	d820      	bhi.n	800b856 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800b814:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b818:	d012      	beq.n	800b840 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800b81a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b81e:	d81a      	bhi.n	800b856 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800b820:	2b00      	cmp	r3, #0
 800b822:	d022      	beq.n	800b86a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800b824:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b828:	d115      	bne.n	800b856 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b82a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b82e:	3308      	adds	r3, #8
 800b830:	2101      	movs	r1, #1
 800b832:	4618      	mov	r0, r3
 800b834:	f000 ff34 	bl	800c6a0 <RCCEx_PLL2_Config>
 800b838:	4603      	mov	r3, r0
 800b83a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b83e:	e015      	b.n	800b86c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b840:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b844:	3328      	adds	r3, #40	@ 0x28
 800b846:	2101      	movs	r1, #1
 800b848:	4618      	mov	r0, r3
 800b84a:	f000 ffdb 	bl	800c804 <RCCEx_PLL3_Config>
 800b84e:	4603      	mov	r3, r0
 800b850:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b854:	e00a      	b.n	800b86c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b856:	2301      	movs	r3, #1
 800b858:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b85c:	e006      	b.n	800b86c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800b85e:	bf00      	nop
 800b860:	e004      	b.n	800b86c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800b862:	bf00      	nop
 800b864:	e002      	b.n	800b86c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800b866:	bf00      	nop
 800b868:	e000      	b.n	800b86c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800b86a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b86c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b870:	2b00      	cmp	r3, #0
 800b872:	d10a      	bne.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b874:	4b38      	ldr	r3, [pc, #224]	@ (800b958 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b876:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b878:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800b87c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b880:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b882:	4a35      	ldr	r2, [pc, #212]	@ (800b958 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b884:	430b      	orrs	r3, r1
 800b886:	6513      	str	r3, [r2, #80]	@ 0x50
 800b888:	e003      	b.n	800b892 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b88a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b88e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b892:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b89a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800b89e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800b8a8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b8ac:	460b      	mov	r3, r1
 800b8ae:	4313      	orrs	r3, r2
 800b8b0:	d058      	beq.n	800b964 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800b8b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b8b6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b8ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b8be:	d033      	beq.n	800b928 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800b8c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b8c4:	d82c      	bhi.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800b8c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8ca:	d02f      	beq.n	800b92c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800b8cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8d0:	d826      	bhi.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800b8d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b8d6:	d02b      	beq.n	800b930 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800b8d8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b8dc:	d820      	bhi.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800b8de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b8e2:	d012      	beq.n	800b90a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800b8e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b8e8:	d81a      	bhi.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d022      	beq.n	800b934 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800b8ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b8f2:	d115      	bne.n	800b920 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b8f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b8f8:	3308      	adds	r3, #8
 800b8fa:	2101      	movs	r1, #1
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f000 fecf 	bl	800c6a0 <RCCEx_PLL2_Config>
 800b902:	4603      	mov	r3, r0
 800b904:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b908:	e015      	b.n	800b936 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b90a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b90e:	3328      	adds	r3, #40	@ 0x28
 800b910:	2101      	movs	r1, #1
 800b912:	4618      	mov	r0, r3
 800b914:	f000 ff76 	bl	800c804 <RCCEx_PLL3_Config>
 800b918:	4603      	mov	r3, r0
 800b91a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b91e:	e00a      	b.n	800b936 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800b920:	2301      	movs	r3, #1
 800b922:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b926:	e006      	b.n	800b936 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800b928:	bf00      	nop
 800b92a:	e004      	b.n	800b936 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800b92c:	bf00      	nop
 800b92e:	e002      	b.n	800b936 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800b930:	bf00      	nop
 800b932:	e000      	b.n	800b936 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800b934:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b936:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d10e      	bne.n	800b95c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b93e:	4b06      	ldr	r3, [pc, #24]	@ (800b958 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b942:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b946:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b94a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b94e:	4a02      	ldr	r2, [pc, #8]	@ (800b958 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b950:	430b      	orrs	r3, r1
 800b952:	6593      	str	r3, [r2, #88]	@ 0x58
 800b954:	e006      	b.n	800b964 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800b956:	bf00      	nop
 800b958:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b95c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b960:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b964:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b96c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800b970:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b974:	2300      	movs	r3, #0
 800b976:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800b97a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800b97e:	460b      	mov	r3, r1
 800b980:	4313      	orrs	r3, r2
 800b982:	d037      	beq.n	800b9f4 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800b984:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b988:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b98a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b98e:	d00e      	beq.n	800b9ae <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800b990:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b994:	d816      	bhi.n	800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800b996:	2b00      	cmp	r3, #0
 800b998:	d018      	beq.n	800b9cc <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800b99a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b99e:	d111      	bne.n	800b9c4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b9a0:	4bc4      	ldr	r3, [pc, #784]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b9a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9a4:	4ac3      	ldr	r2, [pc, #780]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b9a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b9aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b9ac:	e00f      	b.n	800b9ce <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b9ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b9b2:	3308      	adds	r3, #8
 800b9b4:	2101      	movs	r1, #1
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	f000 fe72 	bl	800c6a0 <RCCEx_PLL2_Config>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b9c2:	e004      	b.n	800b9ce <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b9c4:	2301      	movs	r3, #1
 800b9c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b9ca:	e000      	b.n	800b9ce <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800b9cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d10a      	bne.n	800b9ec <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b9d6:	4bb7      	ldr	r3, [pc, #732]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b9d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9da:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b9de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b9e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b9e4:	4ab3      	ldr	r2, [pc, #716]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b9e6:	430b      	orrs	r3, r1
 800b9e8:	6513      	str	r3, [r2, #80]	@ 0x50
 800b9ea:	e003      	b.n	800b9f4 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b9f0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b9f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b9f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9fc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800ba00:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ba04:	2300      	movs	r3, #0
 800ba06:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800ba0a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800ba0e:	460b      	mov	r3, r1
 800ba10:	4313      	orrs	r3, r2
 800ba12:	d039      	beq.n	800ba88 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800ba14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ba1a:	2b03      	cmp	r3, #3
 800ba1c:	d81c      	bhi.n	800ba58 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800ba1e:	a201      	add	r2, pc, #4	@ (adr r2, 800ba24 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800ba20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba24:	0800ba61 	.word	0x0800ba61
 800ba28:	0800ba35 	.word	0x0800ba35
 800ba2c:	0800ba43 	.word	0x0800ba43
 800ba30:	0800ba61 	.word	0x0800ba61
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba34:	4b9f      	ldr	r3, [pc, #636]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ba36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba38:	4a9e      	ldr	r2, [pc, #632]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ba3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ba3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ba40:	e00f      	b.n	800ba62 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ba42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba46:	3308      	adds	r3, #8
 800ba48:	2102      	movs	r1, #2
 800ba4a:	4618      	mov	r0, r3
 800ba4c:	f000 fe28 	bl	800c6a0 <RCCEx_PLL2_Config>
 800ba50:	4603      	mov	r3, r0
 800ba52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ba56:	e004      	b.n	800ba62 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ba58:	2301      	movs	r3, #1
 800ba5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ba5e:	e000      	b.n	800ba62 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800ba60:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d10a      	bne.n	800ba80 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800ba6a:	4b92      	ldr	r3, [pc, #584]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ba6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba6e:	f023 0103 	bic.w	r1, r3, #3
 800ba72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ba78:	4a8e      	ldr	r2, [pc, #568]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ba7a:	430b      	orrs	r3, r1
 800ba7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ba7e:	e003      	b.n	800ba88 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ba84:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ba88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba90:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800ba94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ba98:	2300      	movs	r3, #0
 800ba9a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ba9e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800baa2:	460b      	mov	r3, r1
 800baa4:	4313      	orrs	r3, r2
 800baa6:	f000 8099 	beq.w	800bbdc <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800baaa:	4b83      	ldr	r3, [pc, #524]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	4a82      	ldr	r2, [pc, #520]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bab0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bab4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bab6:	f7f9 fdd7 	bl	8005668 <HAL_GetTick>
 800baba:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800babe:	e00b      	b.n	800bad8 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bac0:	f7f9 fdd2 	bl	8005668 <HAL_GetTick>
 800bac4:	4602      	mov	r2, r0
 800bac6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800baca:	1ad3      	subs	r3, r2, r3
 800bacc:	2b64      	cmp	r3, #100	@ 0x64
 800bace:	d903      	bls.n	800bad8 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800bad0:	2303      	movs	r3, #3
 800bad2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800bad6:	e005      	b.n	800bae4 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bad8:	4b77      	ldr	r3, [pc, #476]	@ (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d0ed      	beq.n	800bac0 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800bae4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d173      	bne.n	800bbd4 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800baec:	4b71      	ldr	r3, [pc, #452]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800baee:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800baf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800baf4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800baf8:	4053      	eors	r3, r2
 800bafa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d015      	beq.n	800bb2e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bb02:	4b6c      	ldr	r3, [pc, #432]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bb04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bb0a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bb0e:	4b69      	ldr	r3, [pc, #420]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bb10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb12:	4a68      	ldr	r2, [pc, #416]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bb14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bb18:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bb1a:	4b66      	ldr	r3, [pc, #408]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bb1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb1e:	4a65      	ldr	r2, [pc, #404]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bb20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bb24:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800bb26:	4a63      	ldr	r2, [pc, #396]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bb28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800bb2c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800bb2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bb32:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800bb36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb3a:	d118      	bne.n	800bb6e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb3c:	f7f9 fd94 	bl	8005668 <HAL_GetTick>
 800bb40:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bb44:	e00d      	b.n	800bb62 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bb46:	f7f9 fd8f 	bl	8005668 <HAL_GetTick>
 800bb4a:	4602      	mov	r2, r0
 800bb4c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800bb50:	1ad2      	subs	r2, r2, r3
 800bb52:	f241 3388 	movw	r3, #5000	@ 0x1388
 800bb56:	429a      	cmp	r2, r3
 800bb58:	d903      	bls.n	800bb62 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800bb5a:	2303      	movs	r3, #3
 800bb5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800bb60:	e005      	b.n	800bb6e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bb62:	4b54      	ldr	r3, [pc, #336]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bb64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb66:	f003 0302 	and.w	r3, r3, #2
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d0eb      	beq.n	800bb46 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800bb6e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d129      	bne.n	800bbca <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bb76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bb7a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800bb7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bb86:	d10e      	bne.n	800bba6 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800bb88:	4b4a      	ldr	r3, [pc, #296]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bb8a:	691b      	ldr	r3, [r3, #16]
 800bb8c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800bb90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bb94:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800bb98:	091a      	lsrs	r2, r3, #4
 800bb9a:	4b48      	ldr	r3, [pc, #288]	@ (800bcbc <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800bb9c:	4013      	ands	r3, r2
 800bb9e:	4a45      	ldr	r2, [pc, #276]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bba0:	430b      	orrs	r3, r1
 800bba2:	6113      	str	r3, [r2, #16]
 800bba4:	e005      	b.n	800bbb2 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800bba6:	4b43      	ldr	r3, [pc, #268]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bba8:	691b      	ldr	r3, [r3, #16]
 800bbaa:	4a42      	ldr	r2, [pc, #264]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bbac:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800bbb0:	6113      	str	r3, [r2, #16]
 800bbb2:	4b40      	ldr	r3, [pc, #256]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bbb4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800bbb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bbba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800bbbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bbc2:	4a3c      	ldr	r2, [pc, #240]	@ (800bcb4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bbc4:	430b      	orrs	r3, r1
 800bbc6:	6713      	str	r3, [r2, #112]	@ 0x70
 800bbc8:	e008      	b.n	800bbdc <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bbca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bbce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800bbd2:	e003      	b.n	800bbdc <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bbd4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bbd8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800bbdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bbe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe4:	f002 0301 	and.w	r3, r2, #1
 800bbe8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bbec:	2300      	movs	r3, #0
 800bbee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800bbf2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800bbf6:	460b      	mov	r3, r1
 800bbf8:	4313      	orrs	r3, r2
 800bbfa:	f000 808f 	beq.w	800bd1c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800bbfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bc02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bc04:	2b28      	cmp	r3, #40	@ 0x28
 800bc06:	d871      	bhi.n	800bcec <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800bc08:	a201      	add	r2, pc, #4	@ (adr r2, 800bc10 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800bc0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc0e:	bf00      	nop
 800bc10:	0800bcf5 	.word	0x0800bcf5
 800bc14:	0800bced 	.word	0x0800bced
 800bc18:	0800bced 	.word	0x0800bced
 800bc1c:	0800bced 	.word	0x0800bced
 800bc20:	0800bced 	.word	0x0800bced
 800bc24:	0800bced 	.word	0x0800bced
 800bc28:	0800bced 	.word	0x0800bced
 800bc2c:	0800bced 	.word	0x0800bced
 800bc30:	0800bcc1 	.word	0x0800bcc1
 800bc34:	0800bced 	.word	0x0800bced
 800bc38:	0800bced 	.word	0x0800bced
 800bc3c:	0800bced 	.word	0x0800bced
 800bc40:	0800bced 	.word	0x0800bced
 800bc44:	0800bced 	.word	0x0800bced
 800bc48:	0800bced 	.word	0x0800bced
 800bc4c:	0800bced 	.word	0x0800bced
 800bc50:	0800bcd7 	.word	0x0800bcd7
 800bc54:	0800bced 	.word	0x0800bced
 800bc58:	0800bced 	.word	0x0800bced
 800bc5c:	0800bced 	.word	0x0800bced
 800bc60:	0800bced 	.word	0x0800bced
 800bc64:	0800bced 	.word	0x0800bced
 800bc68:	0800bced 	.word	0x0800bced
 800bc6c:	0800bced 	.word	0x0800bced
 800bc70:	0800bcf5 	.word	0x0800bcf5
 800bc74:	0800bced 	.word	0x0800bced
 800bc78:	0800bced 	.word	0x0800bced
 800bc7c:	0800bced 	.word	0x0800bced
 800bc80:	0800bced 	.word	0x0800bced
 800bc84:	0800bced 	.word	0x0800bced
 800bc88:	0800bced 	.word	0x0800bced
 800bc8c:	0800bced 	.word	0x0800bced
 800bc90:	0800bcf5 	.word	0x0800bcf5
 800bc94:	0800bced 	.word	0x0800bced
 800bc98:	0800bced 	.word	0x0800bced
 800bc9c:	0800bced 	.word	0x0800bced
 800bca0:	0800bced 	.word	0x0800bced
 800bca4:	0800bced 	.word	0x0800bced
 800bca8:	0800bced 	.word	0x0800bced
 800bcac:	0800bced 	.word	0x0800bced
 800bcb0:	0800bcf5 	.word	0x0800bcf5
 800bcb4:	58024400 	.word	0x58024400
 800bcb8:	58024800 	.word	0x58024800
 800bcbc:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bcc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bcc4:	3308      	adds	r3, #8
 800bcc6:	2101      	movs	r1, #1
 800bcc8:	4618      	mov	r0, r3
 800bcca:	f000 fce9 	bl	800c6a0 <RCCEx_PLL2_Config>
 800bcce:	4603      	mov	r3, r0
 800bcd0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bcd4:	e00f      	b.n	800bcf6 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bcd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bcda:	3328      	adds	r3, #40	@ 0x28
 800bcdc:	2101      	movs	r1, #1
 800bcde:	4618      	mov	r0, r3
 800bce0:	f000 fd90 	bl	800c804 <RCCEx_PLL3_Config>
 800bce4:	4603      	mov	r3, r0
 800bce6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bcea:	e004      	b.n	800bcf6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bcec:	2301      	movs	r3, #1
 800bcee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800bcf2:	e000      	b.n	800bcf6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800bcf4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bcf6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d10a      	bne.n	800bd14 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800bcfe:	4bbf      	ldr	r3, [pc, #764]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bd00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd02:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800bd06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bd0a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bd0c:	4abb      	ldr	r2, [pc, #748]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bd0e:	430b      	orrs	r3, r1
 800bd10:	6553      	str	r3, [r2, #84]	@ 0x54
 800bd12:	e003      	b.n	800bd1c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bd18:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800bd1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bd20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd24:	f002 0302 	and.w	r3, r2, #2
 800bd28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bd32:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800bd36:	460b      	mov	r3, r1
 800bd38:	4313      	orrs	r3, r2
 800bd3a:	d041      	beq.n	800bdc0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800bd3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bd40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bd42:	2b05      	cmp	r3, #5
 800bd44:	d824      	bhi.n	800bd90 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800bd46:	a201      	add	r2, pc, #4	@ (adr r2, 800bd4c <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800bd48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd4c:	0800bd99 	.word	0x0800bd99
 800bd50:	0800bd65 	.word	0x0800bd65
 800bd54:	0800bd7b 	.word	0x0800bd7b
 800bd58:	0800bd99 	.word	0x0800bd99
 800bd5c:	0800bd99 	.word	0x0800bd99
 800bd60:	0800bd99 	.word	0x0800bd99
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bd64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bd68:	3308      	adds	r3, #8
 800bd6a:	2101      	movs	r1, #1
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	f000 fc97 	bl	800c6a0 <RCCEx_PLL2_Config>
 800bd72:	4603      	mov	r3, r0
 800bd74:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800bd78:	e00f      	b.n	800bd9a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bd7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bd7e:	3328      	adds	r3, #40	@ 0x28
 800bd80:	2101      	movs	r1, #1
 800bd82:	4618      	mov	r0, r3
 800bd84:	f000 fd3e 	bl	800c804 <RCCEx_PLL3_Config>
 800bd88:	4603      	mov	r3, r0
 800bd8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800bd8e:	e004      	b.n	800bd9a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bd90:	2301      	movs	r3, #1
 800bd92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800bd96:	e000      	b.n	800bd9a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800bd98:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d10a      	bne.n	800bdb8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800bda2:	4b96      	ldr	r3, [pc, #600]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bda4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bda6:	f023 0107 	bic.w	r1, r3, #7
 800bdaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bdae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bdb0:	4a92      	ldr	r2, [pc, #584]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bdb2:	430b      	orrs	r3, r1
 800bdb4:	6553      	str	r3, [r2, #84]	@ 0x54
 800bdb6:	e003      	b.n	800bdc0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bdb8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bdbc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bdc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bdc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdc8:	f002 0304 	and.w	r3, r2, #4
 800bdcc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bdd6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800bdda:	460b      	mov	r3, r1
 800bddc:	4313      	orrs	r3, r2
 800bdde:	d044      	beq.n	800be6a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800bde0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bde4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bde8:	2b05      	cmp	r3, #5
 800bdea:	d825      	bhi.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800bdec:	a201      	add	r2, pc, #4	@ (adr r2, 800bdf4 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800bdee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdf2:	bf00      	nop
 800bdf4:	0800be41 	.word	0x0800be41
 800bdf8:	0800be0d 	.word	0x0800be0d
 800bdfc:	0800be23 	.word	0x0800be23
 800be00:	0800be41 	.word	0x0800be41
 800be04:	0800be41 	.word	0x0800be41
 800be08:	0800be41 	.word	0x0800be41
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800be0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800be10:	3308      	adds	r3, #8
 800be12:	2101      	movs	r1, #1
 800be14:	4618      	mov	r0, r3
 800be16:	f000 fc43 	bl	800c6a0 <RCCEx_PLL2_Config>
 800be1a:	4603      	mov	r3, r0
 800be1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800be20:	e00f      	b.n	800be42 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800be22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800be26:	3328      	adds	r3, #40	@ 0x28
 800be28:	2101      	movs	r1, #1
 800be2a:	4618      	mov	r0, r3
 800be2c:	f000 fcea 	bl	800c804 <RCCEx_PLL3_Config>
 800be30:	4603      	mov	r3, r0
 800be32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800be36:	e004      	b.n	800be42 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800be38:	2301      	movs	r3, #1
 800be3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800be3e:	e000      	b.n	800be42 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800be40:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be42:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800be46:	2b00      	cmp	r3, #0
 800be48:	d10b      	bne.n	800be62 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800be4a:	4b6c      	ldr	r3, [pc, #432]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800be4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be4e:	f023 0107 	bic.w	r1, r3, #7
 800be52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800be56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be5a:	4a68      	ldr	r2, [pc, #416]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800be5c:	430b      	orrs	r3, r1
 800be5e:	6593      	str	r3, [r2, #88]	@ 0x58
 800be60:	e003      	b.n	800be6a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800be66:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800be6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800be6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be72:	f002 0320 	and.w	r3, r2, #32
 800be76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800be7a:	2300      	movs	r3, #0
 800be7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800be80:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800be84:	460b      	mov	r3, r1
 800be86:	4313      	orrs	r3, r2
 800be88:	d055      	beq.n	800bf36 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800be8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800be8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800be96:	d033      	beq.n	800bf00 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800be98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800be9c:	d82c      	bhi.n	800bef8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800be9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bea2:	d02f      	beq.n	800bf04 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800bea4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bea8:	d826      	bhi.n	800bef8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800beaa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800beae:	d02b      	beq.n	800bf08 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800beb0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800beb4:	d820      	bhi.n	800bef8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800beb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800beba:	d012      	beq.n	800bee2 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800bebc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bec0:	d81a      	bhi.n	800bef8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d022      	beq.n	800bf0c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800bec6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800beca:	d115      	bne.n	800bef8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800becc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bed0:	3308      	adds	r3, #8
 800bed2:	2100      	movs	r1, #0
 800bed4:	4618      	mov	r0, r3
 800bed6:	f000 fbe3 	bl	800c6a0 <RCCEx_PLL2_Config>
 800beda:	4603      	mov	r3, r0
 800bedc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800bee0:	e015      	b.n	800bf0e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bee2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bee6:	3328      	adds	r3, #40	@ 0x28
 800bee8:	2102      	movs	r1, #2
 800beea:	4618      	mov	r0, r3
 800beec:	f000 fc8a 	bl	800c804 <RCCEx_PLL3_Config>
 800bef0:	4603      	mov	r3, r0
 800bef2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800bef6:	e00a      	b.n	800bf0e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bef8:	2301      	movs	r3, #1
 800befa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800befe:	e006      	b.n	800bf0e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800bf00:	bf00      	nop
 800bf02:	e004      	b.n	800bf0e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800bf04:	bf00      	nop
 800bf06:	e002      	b.n	800bf0e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800bf08:	bf00      	nop
 800bf0a:	e000      	b.n	800bf0e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800bf0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bf0e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d10b      	bne.n	800bf2e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bf16:	4b39      	ldr	r3, [pc, #228]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bf18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf1a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800bf1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bf22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bf26:	4a35      	ldr	r2, [pc, #212]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bf28:	430b      	orrs	r3, r1
 800bf2a:	6553      	str	r3, [r2, #84]	@ 0x54
 800bf2c:	e003      	b.n	800bf36 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bf32:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800bf36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bf3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf3e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800bf42:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bf46:	2300      	movs	r3, #0
 800bf48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bf4c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800bf50:	460b      	mov	r3, r1
 800bf52:	4313      	orrs	r3, r2
 800bf54:	d058      	beq.n	800c008 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800bf56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bf5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bf5e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800bf62:	d033      	beq.n	800bfcc <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800bf64:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800bf68:	d82c      	bhi.n	800bfc4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800bf6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bf6e:	d02f      	beq.n	800bfd0 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800bf70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bf74:	d826      	bhi.n	800bfc4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800bf76:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bf7a:	d02b      	beq.n	800bfd4 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800bf7c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bf80:	d820      	bhi.n	800bfc4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800bf82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bf86:	d012      	beq.n	800bfae <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800bf88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bf8c:	d81a      	bhi.n	800bfc4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d022      	beq.n	800bfd8 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800bf92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bf96:	d115      	bne.n	800bfc4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bf98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bf9c:	3308      	adds	r3, #8
 800bf9e:	2100      	movs	r1, #0
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	f000 fb7d 	bl	800c6a0 <RCCEx_PLL2_Config>
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800bfac:	e015      	b.n	800bfda <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bfae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bfb2:	3328      	adds	r3, #40	@ 0x28
 800bfb4:	2102      	movs	r1, #2
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	f000 fc24 	bl	800c804 <RCCEx_PLL3_Config>
 800bfbc:	4603      	mov	r3, r0
 800bfbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800bfc2:	e00a      	b.n	800bfda <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bfc4:	2301      	movs	r3, #1
 800bfc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800bfca:	e006      	b.n	800bfda <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800bfcc:	bf00      	nop
 800bfce:	e004      	b.n	800bfda <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800bfd0:	bf00      	nop
 800bfd2:	e002      	b.n	800bfda <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800bfd4:	bf00      	nop
 800bfd6:	e000      	b.n	800bfda <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800bfd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bfda:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d10e      	bne.n	800c000 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800bfe2:	4b06      	ldr	r3, [pc, #24]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bfe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bfe6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800bfea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800bfee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bff2:	4a02      	ldr	r2, [pc, #8]	@ (800bffc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800bff4:	430b      	orrs	r3, r1
 800bff6:	6593      	str	r3, [r2, #88]	@ 0x58
 800bff8:	e006      	b.n	800c008 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800bffa:	bf00      	nop
 800bffc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c000:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c004:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c008:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c010:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800c014:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c018:	2300      	movs	r3, #0
 800c01a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c01e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800c022:	460b      	mov	r3, r1
 800c024:	4313      	orrs	r3, r2
 800c026:	d055      	beq.n	800c0d4 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c028:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c02c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c030:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c034:	d033      	beq.n	800c09e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800c036:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c03a:	d82c      	bhi.n	800c096 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c03c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c040:	d02f      	beq.n	800c0a2 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800c042:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c046:	d826      	bhi.n	800c096 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c048:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c04c:	d02b      	beq.n	800c0a6 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800c04e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c052:	d820      	bhi.n	800c096 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c054:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c058:	d012      	beq.n	800c080 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800c05a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c05e:	d81a      	bhi.n	800c096 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c060:	2b00      	cmp	r3, #0
 800c062:	d022      	beq.n	800c0aa <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800c064:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c068:	d115      	bne.n	800c096 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c06a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c06e:	3308      	adds	r3, #8
 800c070:	2100      	movs	r1, #0
 800c072:	4618      	mov	r0, r3
 800c074:	f000 fb14 	bl	800c6a0 <RCCEx_PLL2_Config>
 800c078:	4603      	mov	r3, r0
 800c07a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c07e:	e015      	b.n	800c0ac <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c080:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c084:	3328      	adds	r3, #40	@ 0x28
 800c086:	2102      	movs	r1, #2
 800c088:	4618      	mov	r0, r3
 800c08a:	f000 fbbb 	bl	800c804 <RCCEx_PLL3_Config>
 800c08e:	4603      	mov	r3, r0
 800c090:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c094:	e00a      	b.n	800c0ac <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c096:	2301      	movs	r3, #1
 800c098:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c09c:	e006      	b.n	800c0ac <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c09e:	bf00      	nop
 800c0a0:	e004      	b.n	800c0ac <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c0a2:	bf00      	nop
 800c0a4:	e002      	b.n	800c0ac <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c0a6:	bf00      	nop
 800c0a8:	e000      	b.n	800c0ac <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c0aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c0ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d10b      	bne.n	800c0cc <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c0b4:	4ba0      	ldr	r3, [pc, #640]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c0b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0b8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800c0bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c0c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c0c4:	4a9c      	ldr	r2, [pc, #624]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c0c6:	430b      	orrs	r3, r1
 800c0c8:	6593      	str	r3, [r2, #88]	@ 0x58
 800c0ca:	e003      	b.n	800c0d4 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c0d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800c0d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0dc:	f002 0308 	and.w	r3, r2, #8
 800c0e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c0e4:	2300      	movs	r3, #0
 800c0e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c0ea:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800c0ee:	460b      	mov	r3, r1
 800c0f0:	4313      	orrs	r3, r2
 800c0f2:	d01e      	beq.n	800c132 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800c0f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c0f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c0fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c100:	d10c      	bne.n	800c11c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c102:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c106:	3328      	adds	r3, #40	@ 0x28
 800c108:	2102      	movs	r1, #2
 800c10a:	4618      	mov	r0, r3
 800c10c:	f000 fb7a 	bl	800c804 <RCCEx_PLL3_Config>
 800c110:	4603      	mov	r3, r0
 800c112:	2b00      	cmp	r3, #0
 800c114:	d002      	beq.n	800c11c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800c116:	2301      	movs	r3, #1
 800c118:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800c11c:	4b86      	ldr	r3, [pc, #536]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c11e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c120:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c124:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c128:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c12c:	4a82      	ldr	r2, [pc, #520]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c12e:	430b      	orrs	r3, r1
 800c130:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c132:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c13a:	f002 0310 	and.w	r3, r2, #16
 800c13e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c142:	2300      	movs	r3, #0
 800c144:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c148:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800c14c:	460b      	mov	r3, r1
 800c14e:	4313      	orrs	r3, r2
 800c150:	d01e      	beq.n	800c190 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c152:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c156:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c15a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c15e:	d10c      	bne.n	800c17a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c160:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c164:	3328      	adds	r3, #40	@ 0x28
 800c166:	2102      	movs	r1, #2
 800c168:	4618      	mov	r0, r3
 800c16a:	f000 fb4b 	bl	800c804 <RCCEx_PLL3_Config>
 800c16e:	4603      	mov	r3, r0
 800c170:	2b00      	cmp	r3, #0
 800c172:	d002      	beq.n	800c17a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800c174:	2301      	movs	r3, #1
 800c176:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c17a:	4b6f      	ldr	r3, [pc, #444]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c17c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c17e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c182:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c186:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c18a:	4a6b      	ldr	r2, [pc, #428]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c18c:	430b      	orrs	r3, r1
 800c18e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c190:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c194:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c198:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800c19c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c19e:	2300      	movs	r3, #0
 800c1a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c1a2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800c1a6:	460b      	mov	r3, r1
 800c1a8:	4313      	orrs	r3, r2
 800c1aa:	d03e      	beq.n	800c22a <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800c1ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c1b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c1b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c1b8:	d022      	beq.n	800c200 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800c1ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c1be:	d81b      	bhi.n	800c1f8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d003      	beq.n	800c1cc <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800c1c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c1c8:	d00b      	beq.n	800c1e2 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800c1ca:	e015      	b.n	800c1f8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c1cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c1d0:	3308      	adds	r3, #8
 800c1d2:	2100      	movs	r1, #0
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	f000 fa63 	bl	800c6a0 <RCCEx_PLL2_Config>
 800c1da:	4603      	mov	r3, r0
 800c1dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c1e0:	e00f      	b.n	800c202 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c1e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c1e6:	3328      	adds	r3, #40	@ 0x28
 800c1e8:	2102      	movs	r1, #2
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	f000 fb0a 	bl	800c804 <RCCEx_PLL3_Config>
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c1f6:	e004      	b.n	800c202 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c1f8:	2301      	movs	r3, #1
 800c1fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c1fe:	e000      	b.n	800c202 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800c200:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c202:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c206:	2b00      	cmp	r3, #0
 800c208:	d10b      	bne.n	800c222 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c20a:	4b4b      	ldr	r3, [pc, #300]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c20c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c20e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800c212:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c216:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c21a:	4a47      	ldr	r2, [pc, #284]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c21c:	430b      	orrs	r3, r1
 800c21e:	6593      	str	r3, [r2, #88]	@ 0x58
 800c220:	e003      	b.n	800c22a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c222:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c226:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c22a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c232:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800c236:	673b      	str	r3, [r7, #112]	@ 0x70
 800c238:	2300      	movs	r3, #0
 800c23a:	677b      	str	r3, [r7, #116]	@ 0x74
 800c23c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800c240:	460b      	mov	r3, r1
 800c242:	4313      	orrs	r3, r2
 800c244:	d03b      	beq.n	800c2be <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c246:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c24a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c24e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c252:	d01f      	beq.n	800c294 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800c254:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c258:	d818      	bhi.n	800c28c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800c25a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c25e:	d003      	beq.n	800c268 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800c260:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c264:	d007      	beq.n	800c276 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800c266:	e011      	b.n	800c28c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c268:	4b33      	ldr	r3, [pc, #204]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c26a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c26c:	4a32      	ldr	r2, [pc, #200]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c26e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c272:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c274:	e00f      	b.n	800c296 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c276:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c27a:	3328      	adds	r3, #40	@ 0x28
 800c27c:	2101      	movs	r1, #1
 800c27e:	4618      	mov	r0, r3
 800c280:	f000 fac0 	bl	800c804 <RCCEx_PLL3_Config>
 800c284:	4603      	mov	r3, r0
 800c286:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800c28a:	e004      	b.n	800c296 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c28c:	2301      	movs	r3, #1
 800c28e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c292:	e000      	b.n	800c296 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800c294:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c296:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d10b      	bne.n	800c2b6 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c29e:	4b26      	ldr	r3, [pc, #152]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c2a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c2a2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c2a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c2aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c2ae:	4a22      	ldr	r2, [pc, #136]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c2b0:	430b      	orrs	r3, r1
 800c2b2:	6553      	str	r3, [r2, #84]	@ 0x54
 800c2b4:	e003      	b.n	800c2be <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c2ba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c2be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2c6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800c2ca:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c2d0:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800c2d4:	460b      	mov	r3, r1
 800c2d6:	4313      	orrs	r3, r2
 800c2d8:	d034      	beq.n	800c344 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c2da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c2de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d003      	beq.n	800c2ec <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800c2e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c2e8:	d007      	beq.n	800c2fa <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800c2ea:	e011      	b.n	800c310 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c2ec:	4b12      	ldr	r3, [pc, #72]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c2ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2f0:	4a11      	ldr	r2, [pc, #68]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c2f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c2f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c2f8:	e00e      	b.n	800c318 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c2fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c2fe:	3308      	adds	r3, #8
 800c300:	2102      	movs	r1, #2
 800c302:	4618      	mov	r0, r3
 800c304:	f000 f9cc 	bl	800c6a0 <RCCEx_PLL2_Config>
 800c308:	4603      	mov	r3, r0
 800c30a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c30e:	e003      	b.n	800c318 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800c310:	2301      	movs	r3, #1
 800c312:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c316:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c318:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d10d      	bne.n	800c33c <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c320:	4b05      	ldr	r3, [pc, #20]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c322:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c324:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c328:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c32c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c32e:	4a02      	ldr	r2, [pc, #8]	@ (800c338 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c330:	430b      	orrs	r3, r1
 800c332:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c334:	e006      	b.n	800c344 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800c336:	bf00      	nop
 800c338:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c33c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c340:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c344:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c34c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800c350:	663b      	str	r3, [r7, #96]	@ 0x60
 800c352:	2300      	movs	r3, #0
 800c354:	667b      	str	r3, [r7, #100]	@ 0x64
 800c356:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800c35a:	460b      	mov	r3, r1
 800c35c:	4313      	orrs	r3, r2
 800c35e:	d00c      	beq.n	800c37a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c360:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c364:	3328      	adds	r3, #40	@ 0x28
 800c366:	2102      	movs	r1, #2
 800c368:	4618      	mov	r0, r3
 800c36a:	f000 fa4b 	bl	800c804 <RCCEx_PLL3_Config>
 800c36e:	4603      	mov	r3, r0
 800c370:	2b00      	cmp	r3, #0
 800c372:	d002      	beq.n	800c37a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800c374:	2301      	movs	r3, #1
 800c376:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c37a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c37e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c382:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800c386:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c388:	2300      	movs	r3, #0
 800c38a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c38c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800c390:	460b      	mov	r3, r1
 800c392:	4313      	orrs	r3, r2
 800c394:	d036      	beq.n	800c404 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c396:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c39a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c39c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c3a0:	d018      	beq.n	800c3d4 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800c3a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c3a6:	d811      	bhi.n	800c3cc <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800c3a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c3ac:	d014      	beq.n	800c3d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800c3ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c3b2:	d80b      	bhi.n	800c3cc <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d011      	beq.n	800c3dc <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800c3b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c3bc:	d106      	bne.n	800c3cc <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c3be:	4bb7      	ldr	r3, [pc, #732]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c3c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3c2:	4ab6      	ldr	r2, [pc, #728]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c3c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c3c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c3ca:	e008      	b.n	800c3de <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c3cc:	2301      	movs	r3, #1
 800c3ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800c3d2:	e004      	b.n	800c3de <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c3d4:	bf00      	nop
 800c3d6:	e002      	b.n	800c3de <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c3d8:	bf00      	nop
 800c3da:	e000      	b.n	800c3de <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c3dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c3de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d10a      	bne.n	800c3fc <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c3e6:	4bad      	ldr	r3, [pc, #692]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c3e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3ea:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c3ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c3f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c3f4:	4aa9      	ldr	r2, [pc, #676]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c3f6:	430b      	orrs	r3, r1
 800c3f8:	6553      	str	r3, [r2, #84]	@ 0x54
 800c3fa:	e003      	b.n	800c404 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c400:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c404:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c40c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800c410:	653b      	str	r3, [r7, #80]	@ 0x50
 800c412:	2300      	movs	r3, #0
 800c414:	657b      	str	r3, [r7, #84]	@ 0x54
 800c416:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800c41a:	460b      	mov	r3, r1
 800c41c:	4313      	orrs	r3, r2
 800c41e:	d009      	beq.n	800c434 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c420:	4b9e      	ldr	r3, [pc, #632]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c422:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c424:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c428:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c42c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c42e:	4a9b      	ldr	r2, [pc, #620]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c430:	430b      	orrs	r3, r1
 800c432:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c434:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c43c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800c440:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c442:	2300      	movs	r3, #0
 800c444:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c446:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800c44a:	460b      	mov	r3, r1
 800c44c:	4313      	orrs	r3, r2
 800c44e:	d009      	beq.n	800c464 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c450:	4b92      	ldr	r3, [pc, #584]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c452:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c454:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800c458:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c45c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c45e:	4a8f      	ldr	r2, [pc, #572]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c460:	430b      	orrs	r3, r1
 800c462:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c464:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c46c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800c470:	643b      	str	r3, [r7, #64]	@ 0x40
 800c472:	2300      	movs	r3, #0
 800c474:	647b      	str	r3, [r7, #68]	@ 0x44
 800c476:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800c47a:	460b      	mov	r3, r1
 800c47c:	4313      	orrs	r3, r2
 800c47e:	d00e      	beq.n	800c49e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c480:	4b86      	ldr	r3, [pc, #536]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c482:	691b      	ldr	r3, [r3, #16]
 800c484:	4a85      	ldr	r2, [pc, #532]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c486:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c48a:	6113      	str	r3, [r2, #16]
 800c48c:	4b83      	ldr	r3, [pc, #524]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c48e:	6919      	ldr	r1, [r3, #16]
 800c490:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c494:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c498:	4a80      	ldr	r2, [pc, #512]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c49a:	430b      	orrs	r3, r1
 800c49c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c49e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4a6:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800c4aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c4b0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800c4b4:	460b      	mov	r3, r1
 800c4b6:	4313      	orrs	r3, r2
 800c4b8:	d009      	beq.n	800c4ce <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c4ba:	4b78      	ldr	r3, [pc, #480]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c4bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c4be:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c4c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c4c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4c8:	4a74      	ldr	r2, [pc, #464]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c4ca:	430b      	orrs	r3, r1
 800c4cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c4ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d6:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800c4da:	633b      	str	r3, [r7, #48]	@ 0x30
 800c4dc:	2300      	movs	r3, #0
 800c4de:	637b      	str	r3, [r7, #52]	@ 0x34
 800c4e0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800c4e4:	460b      	mov	r3, r1
 800c4e6:	4313      	orrs	r3, r2
 800c4e8:	d00a      	beq.n	800c500 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c4ea:	4b6c      	ldr	r3, [pc, #432]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c4ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c4ee:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800c4f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c4f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c4fa:	4a68      	ldr	r2, [pc, #416]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c4fc:	430b      	orrs	r3, r1
 800c4fe:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c500:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c508:	2100      	movs	r1, #0
 800c50a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800c50c:	f003 0301 	and.w	r3, r3, #1
 800c510:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c512:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800c516:	460b      	mov	r3, r1
 800c518:	4313      	orrs	r3, r2
 800c51a:	d011      	beq.n	800c540 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c51c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c520:	3308      	adds	r3, #8
 800c522:	2100      	movs	r1, #0
 800c524:	4618      	mov	r0, r3
 800c526:	f000 f8bb 	bl	800c6a0 <RCCEx_PLL2_Config>
 800c52a:	4603      	mov	r3, r0
 800c52c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800c530:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c534:	2b00      	cmp	r3, #0
 800c536:	d003      	beq.n	800c540 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c538:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c53c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c540:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c544:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c548:	2100      	movs	r1, #0
 800c54a:	6239      	str	r1, [r7, #32]
 800c54c:	f003 0302 	and.w	r3, r3, #2
 800c550:	627b      	str	r3, [r7, #36]	@ 0x24
 800c552:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c556:	460b      	mov	r3, r1
 800c558:	4313      	orrs	r3, r2
 800c55a:	d011      	beq.n	800c580 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c55c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c560:	3308      	adds	r3, #8
 800c562:	2101      	movs	r1, #1
 800c564:	4618      	mov	r0, r3
 800c566:	f000 f89b 	bl	800c6a0 <RCCEx_PLL2_Config>
 800c56a:	4603      	mov	r3, r0
 800c56c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800c570:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c574:	2b00      	cmp	r3, #0
 800c576:	d003      	beq.n	800c580 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c578:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c57c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c580:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c584:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c588:	2100      	movs	r1, #0
 800c58a:	61b9      	str	r1, [r7, #24]
 800c58c:	f003 0304 	and.w	r3, r3, #4
 800c590:	61fb      	str	r3, [r7, #28]
 800c592:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c596:	460b      	mov	r3, r1
 800c598:	4313      	orrs	r3, r2
 800c59a:	d011      	beq.n	800c5c0 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c59c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c5a0:	3308      	adds	r3, #8
 800c5a2:	2102      	movs	r1, #2
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	f000 f87b 	bl	800c6a0 <RCCEx_PLL2_Config>
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800c5b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d003      	beq.n	800c5c0 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c5bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c5c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c8:	2100      	movs	r1, #0
 800c5ca:	6139      	str	r1, [r7, #16]
 800c5cc:	f003 0308 	and.w	r3, r3, #8
 800c5d0:	617b      	str	r3, [r7, #20]
 800c5d2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c5d6:	460b      	mov	r3, r1
 800c5d8:	4313      	orrs	r3, r2
 800c5da:	d011      	beq.n	800c600 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c5dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c5e0:	3328      	adds	r3, #40	@ 0x28
 800c5e2:	2100      	movs	r1, #0
 800c5e4:	4618      	mov	r0, r3
 800c5e6:	f000 f90d 	bl	800c804 <RCCEx_PLL3_Config>
 800c5ea:	4603      	mov	r3, r0
 800c5ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800c5f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d003      	beq.n	800c600 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c5fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c608:	2100      	movs	r1, #0
 800c60a:	60b9      	str	r1, [r7, #8]
 800c60c:	f003 0310 	and.w	r3, r3, #16
 800c610:	60fb      	str	r3, [r7, #12]
 800c612:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c616:	460b      	mov	r3, r1
 800c618:	4313      	orrs	r3, r2
 800c61a:	d011      	beq.n	800c640 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c61c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c620:	3328      	adds	r3, #40	@ 0x28
 800c622:	2101      	movs	r1, #1
 800c624:	4618      	mov	r0, r3
 800c626:	f000 f8ed 	bl	800c804 <RCCEx_PLL3_Config>
 800c62a:	4603      	mov	r3, r0
 800c62c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800c630:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c634:	2b00      	cmp	r3, #0
 800c636:	d003      	beq.n	800c640 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c638:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c63c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c640:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c644:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c648:	2100      	movs	r1, #0
 800c64a:	6039      	str	r1, [r7, #0]
 800c64c:	f003 0320 	and.w	r3, r3, #32
 800c650:	607b      	str	r3, [r7, #4]
 800c652:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c656:	460b      	mov	r3, r1
 800c658:	4313      	orrs	r3, r2
 800c65a:	d011      	beq.n	800c680 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c65c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800c660:	3328      	adds	r3, #40	@ 0x28
 800c662:	2102      	movs	r1, #2
 800c664:	4618      	mov	r0, r3
 800c666:	f000 f8cd 	bl	800c804 <RCCEx_PLL3_Config>
 800c66a:	4603      	mov	r3, r0
 800c66c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800c670:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c674:	2b00      	cmp	r3, #0
 800c676:	d003      	beq.n	800c680 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c678:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800c67c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800c680:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800c684:	2b00      	cmp	r3, #0
 800c686:	d101      	bne.n	800c68c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800c688:	2300      	movs	r3, #0
 800c68a:	e000      	b.n	800c68e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800c68c:	2301      	movs	r3, #1
}
 800c68e:	4618      	mov	r0, r3
 800c690:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800c694:	46bd      	mov	sp, r7
 800c696:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c69a:	bf00      	nop
 800c69c:	58024400 	.word	0x58024400

0800c6a0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800c6a0:	b580      	push	{r7, lr}
 800c6a2:	b084      	sub	sp, #16
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	6078      	str	r0, [r7, #4]
 800c6a8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c6ae:	4b53      	ldr	r3, [pc, #332]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c6b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6b2:	f003 0303 	and.w	r3, r3, #3
 800c6b6:	2b03      	cmp	r3, #3
 800c6b8:	d101      	bne.n	800c6be <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800c6ba:	2301      	movs	r3, #1
 800c6bc:	e099      	b.n	800c7f2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800c6be:	4b4f      	ldr	r3, [pc, #316]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	4a4e      	ldr	r2, [pc, #312]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c6c4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c6c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c6ca:	f7f8 ffcd 	bl	8005668 <HAL_GetTick>
 800c6ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c6d0:	e008      	b.n	800c6e4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c6d2:	f7f8 ffc9 	bl	8005668 <HAL_GetTick>
 800c6d6:	4602      	mov	r2, r0
 800c6d8:	68bb      	ldr	r3, [r7, #8]
 800c6da:	1ad3      	subs	r3, r2, r3
 800c6dc:	2b02      	cmp	r3, #2
 800c6de:	d901      	bls.n	800c6e4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c6e0:	2303      	movs	r3, #3
 800c6e2:	e086      	b.n	800c7f2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c6e4:	4b45      	ldr	r3, [pc, #276]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d1f0      	bne.n	800c6d2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800c6f0:	4b42      	ldr	r3, [pc, #264]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c6f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6f4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	031b      	lsls	r3, r3, #12
 800c6fe:	493f      	ldr	r1, [pc, #252]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c700:	4313      	orrs	r3, r2
 800c702:	628b      	str	r3, [r1, #40]	@ 0x28
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	685b      	ldr	r3, [r3, #4]
 800c708:	3b01      	subs	r3, #1
 800c70a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	689b      	ldr	r3, [r3, #8]
 800c712:	3b01      	subs	r3, #1
 800c714:	025b      	lsls	r3, r3, #9
 800c716:	b29b      	uxth	r3, r3
 800c718:	431a      	orrs	r2, r3
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	68db      	ldr	r3, [r3, #12]
 800c71e:	3b01      	subs	r3, #1
 800c720:	041b      	lsls	r3, r3, #16
 800c722:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c726:	431a      	orrs	r2, r3
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	691b      	ldr	r3, [r3, #16]
 800c72c:	3b01      	subs	r3, #1
 800c72e:	061b      	lsls	r3, r3, #24
 800c730:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c734:	4931      	ldr	r1, [pc, #196]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c736:	4313      	orrs	r3, r2
 800c738:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800c73a:	4b30      	ldr	r3, [pc, #192]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c73c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c73e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	695b      	ldr	r3, [r3, #20]
 800c746:	492d      	ldr	r1, [pc, #180]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c748:	4313      	orrs	r3, r2
 800c74a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800c74c:	4b2b      	ldr	r3, [pc, #172]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c74e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c750:	f023 0220 	bic.w	r2, r3, #32
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	699b      	ldr	r3, [r3, #24]
 800c758:	4928      	ldr	r1, [pc, #160]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c75a:	4313      	orrs	r3, r2
 800c75c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800c75e:	4b27      	ldr	r3, [pc, #156]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c762:	4a26      	ldr	r2, [pc, #152]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c764:	f023 0310 	bic.w	r3, r3, #16
 800c768:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800c76a:	4b24      	ldr	r3, [pc, #144]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c76c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c76e:	4b24      	ldr	r3, [pc, #144]	@ (800c800 <RCCEx_PLL2_Config+0x160>)
 800c770:	4013      	ands	r3, r2
 800c772:	687a      	ldr	r2, [r7, #4]
 800c774:	69d2      	ldr	r2, [r2, #28]
 800c776:	00d2      	lsls	r2, r2, #3
 800c778:	4920      	ldr	r1, [pc, #128]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c77a:	4313      	orrs	r3, r2
 800c77c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800c77e:	4b1f      	ldr	r3, [pc, #124]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c782:	4a1e      	ldr	r2, [pc, #120]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c784:	f043 0310 	orr.w	r3, r3, #16
 800c788:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800c78a:	683b      	ldr	r3, [r7, #0]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d106      	bne.n	800c79e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800c790:	4b1a      	ldr	r3, [pc, #104]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c794:	4a19      	ldr	r2, [pc, #100]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c796:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c79a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c79c:	e00f      	b.n	800c7be <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c79e:	683b      	ldr	r3, [r7, #0]
 800c7a0:	2b01      	cmp	r3, #1
 800c7a2:	d106      	bne.n	800c7b2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800c7a4:	4b15      	ldr	r3, [pc, #84]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c7a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7a8:	4a14      	ldr	r2, [pc, #80]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c7aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c7ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c7b0:	e005      	b.n	800c7be <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800c7b2:	4b12      	ldr	r3, [pc, #72]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c7b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7b6:	4a11      	ldr	r2, [pc, #68]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c7b8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c7bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800c7be:	4b0f      	ldr	r3, [pc, #60]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	4a0e      	ldr	r2, [pc, #56]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c7c4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c7c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c7ca:	f7f8 ff4d 	bl	8005668 <HAL_GetTick>
 800c7ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c7d0:	e008      	b.n	800c7e4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c7d2:	f7f8 ff49 	bl	8005668 <HAL_GetTick>
 800c7d6:	4602      	mov	r2, r0
 800c7d8:	68bb      	ldr	r3, [r7, #8]
 800c7da:	1ad3      	subs	r3, r2, r3
 800c7dc:	2b02      	cmp	r3, #2
 800c7de:	d901      	bls.n	800c7e4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c7e0:	2303      	movs	r3, #3
 800c7e2:	e006      	b.n	800c7f2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c7e4:	4b05      	ldr	r3, [pc, #20]	@ (800c7fc <RCCEx_PLL2_Config+0x15c>)
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d0f0      	beq.n	800c7d2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800c7f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	3710      	adds	r7, #16
 800c7f6:	46bd      	mov	sp, r7
 800c7f8:	bd80      	pop	{r7, pc}
 800c7fa:	bf00      	nop
 800c7fc:	58024400 	.word	0x58024400
 800c800:	ffff0007 	.word	0xffff0007

0800c804 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800c804:	b580      	push	{r7, lr}
 800c806:	b084      	sub	sp, #16
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
 800c80c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c80e:	2300      	movs	r3, #0
 800c810:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c812:	4b53      	ldr	r3, [pc, #332]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c816:	f003 0303 	and.w	r3, r3, #3
 800c81a:	2b03      	cmp	r3, #3
 800c81c:	d101      	bne.n	800c822 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800c81e:	2301      	movs	r3, #1
 800c820:	e099      	b.n	800c956 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800c822:	4b4f      	ldr	r3, [pc, #316]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	4a4e      	ldr	r2, [pc, #312]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c828:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c82c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c82e:	f7f8 ff1b 	bl	8005668 <HAL_GetTick>
 800c832:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c834:	e008      	b.n	800c848 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c836:	f7f8 ff17 	bl	8005668 <HAL_GetTick>
 800c83a:	4602      	mov	r2, r0
 800c83c:	68bb      	ldr	r3, [r7, #8]
 800c83e:	1ad3      	subs	r3, r2, r3
 800c840:	2b02      	cmp	r3, #2
 800c842:	d901      	bls.n	800c848 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c844:	2303      	movs	r3, #3
 800c846:	e086      	b.n	800c956 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c848:	4b45      	ldr	r3, [pc, #276]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c850:	2b00      	cmp	r3, #0
 800c852:	d1f0      	bne.n	800c836 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800c854:	4b42      	ldr	r3, [pc, #264]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c858:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	051b      	lsls	r3, r3, #20
 800c862:	493f      	ldr	r1, [pc, #252]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c864:	4313      	orrs	r3, r2
 800c866:	628b      	str	r3, [r1, #40]	@ 0x28
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	685b      	ldr	r3, [r3, #4]
 800c86c:	3b01      	subs	r3, #1
 800c86e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	689b      	ldr	r3, [r3, #8]
 800c876:	3b01      	subs	r3, #1
 800c878:	025b      	lsls	r3, r3, #9
 800c87a:	b29b      	uxth	r3, r3
 800c87c:	431a      	orrs	r2, r3
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	68db      	ldr	r3, [r3, #12]
 800c882:	3b01      	subs	r3, #1
 800c884:	041b      	lsls	r3, r3, #16
 800c886:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c88a:	431a      	orrs	r2, r3
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	691b      	ldr	r3, [r3, #16]
 800c890:	3b01      	subs	r3, #1
 800c892:	061b      	lsls	r3, r3, #24
 800c894:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c898:	4931      	ldr	r1, [pc, #196]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c89a:	4313      	orrs	r3, r2
 800c89c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800c89e:	4b30      	ldr	r3, [pc, #192]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c8a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8a2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	695b      	ldr	r3, [r3, #20]
 800c8aa:	492d      	ldr	r1, [pc, #180]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c8ac:	4313      	orrs	r3, r2
 800c8ae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800c8b0:	4b2b      	ldr	r3, [pc, #172]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c8b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8b4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	699b      	ldr	r3, [r3, #24]
 800c8bc:	4928      	ldr	r1, [pc, #160]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c8be:	4313      	orrs	r3, r2
 800c8c0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800c8c2:	4b27      	ldr	r3, [pc, #156]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c8c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8c6:	4a26      	ldr	r2, [pc, #152]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c8c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c8cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800c8ce:	4b24      	ldr	r3, [pc, #144]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c8d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c8d2:	4b24      	ldr	r3, [pc, #144]	@ (800c964 <RCCEx_PLL3_Config+0x160>)
 800c8d4:	4013      	ands	r3, r2
 800c8d6:	687a      	ldr	r2, [r7, #4]
 800c8d8:	69d2      	ldr	r2, [r2, #28]
 800c8da:	00d2      	lsls	r2, r2, #3
 800c8dc:	4920      	ldr	r1, [pc, #128]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c8de:	4313      	orrs	r3, r2
 800c8e0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800c8e2:	4b1f      	ldr	r3, [pc, #124]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c8e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8e6:	4a1e      	ldr	r2, [pc, #120]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c8e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c8ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800c8ee:	683b      	ldr	r3, [r7, #0]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d106      	bne.n	800c902 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800c8f4:	4b1a      	ldr	r3, [pc, #104]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c8f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8f8:	4a19      	ldr	r2, [pc, #100]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c8fa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800c8fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c900:	e00f      	b.n	800c922 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c902:	683b      	ldr	r3, [r7, #0]
 800c904:	2b01      	cmp	r3, #1
 800c906:	d106      	bne.n	800c916 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800c908:	4b15      	ldr	r3, [pc, #84]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c90a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c90c:	4a14      	ldr	r2, [pc, #80]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c90e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c912:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c914:	e005      	b.n	800c922 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800c916:	4b12      	ldr	r3, [pc, #72]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c91a:	4a11      	ldr	r2, [pc, #68]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c91c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c920:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800c922:	4b0f      	ldr	r3, [pc, #60]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	4a0e      	ldr	r2, [pc, #56]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c928:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c92c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c92e:	f7f8 fe9b 	bl	8005668 <HAL_GetTick>
 800c932:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c934:	e008      	b.n	800c948 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c936:	f7f8 fe97 	bl	8005668 <HAL_GetTick>
 800c93a:	4602      	mov	r2, r0
 800c93c:	68bb      	ldr	r3, [r7, #8]
 800c93e:	1ad3      	subs	r3, r2, r3
 800c940:	2b02      	cmp	r3, #2
 800c942:	d901      	bls.n	800c948 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c944:	2303      	movs	r3, #3
 800c946:	e006      	b.n	800c956 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c948:	4b05      	ldr	r3, [pc, #20]	@ (800c960 <RCCEx_PLL3_Config+0x15c>)
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c950:	2b00      	cmp	r3, #0
 800c952:	d0f0      	beq.n	800c936 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800c954:	7bfb      	ldrb	r3, [r7, #15]
}
 800c956:	4618      	mov	r0, r3
 800c958:	3710      	adds	r7, #16
 800c95a:	46bd      	mov	sp, r7
 800c95c:	bd80      	pop	{r7, pc}
 800c95e:	bf00      	nop
 800c960:	58024400 	.word	0x58024400
 800c964:	ffff0007 	.word	0xffff0007

0800c968 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b084      	sub	sp, #16
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800c970:	2301      	movs	r3, #1
 800c972:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2b00      	cmp	r3, #0
 800c978:	d071      	beq.n	800ca5e <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800c980:	b2db      	uxtb	r3, r3
 800c982:	2b00      	cmp	r3, #0
 800c984:	d106      	bne.n	800c994 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	2200      	movs	r2, #0
 800c98a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800c98e:	6878      	ldr	r0, [r7, #4]
 800c990:	f7f8 fa9c 	bl	8004ecc <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	2202      	movs	r2, #2
 800c998:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	68db      	ldr	r3, [r3, #12]
 800c9a2:	f003 0310 	and.w	r3, r3, #16
 800c9a6:	2b10      	cmp	r3, #16
 800c9a8:	d050      	beq.n	800ca4c <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	22ca      	movs	r2, #202	@ 0xca
 800c9b0:	625a      	str	r2, [r3, #36]	@ 0x24
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	2253      	movs	r2, #83	@ 0x53
 800c9b8:	625a      	str	r2, [r3, #36]	@ 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800c9ba:	6878      	ldr	r0, [r7, #4]
 800c9bc:	f000 f9a0 	bl	800cd00 <RTC_EnterInitMode>
 800c9c0:	4603      	mov	r3, r0
 800c9c2:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800c9c4:	7bfb      	ldrb	r3, [r7, #15]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d124      	bne.n	800ca14 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	6899      	ldr	r1, [r3, #8]
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	681a      	ldr	r2, [r3, #0]
 800c9d4:	4b24      	ldr	r3, [pc, #144]	@ (800ca68 <HAL_RTC_Init+0x100>)
 800c9d6:	400b      	ands	r3, r1
 800c9d8:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	6899      	ldr	r1, [r3, #8]
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	685a      	ldr	r2, [r3, #4]
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	691b      	ldr	r3, [r3, #16]
 800c9e8:	431a      	orrs	r2, r3
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	699b      	ldr	r3, [r3, #24]
 800c9ee:	431a      	orrs	r2, r3
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	430a      	orrs	r2, r1
 800c9f6:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	689b      	ldr	r3, [r3, #8]
 800c9fc:	0419      	lsls	r1, r3, #16
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	68da      	ldr	r2, [r3, #12]
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	430a      	orrs	r2, r1
 800ca08:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800ca0a:	6878      	ldr	r0, [r7, #4]
 800ca0c:	f000 f9ac 	bl	800cd68 <RTC_ExitInitMode>
 800ca10:	4603      	mov	r3, r0
 800ca12:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 800ca14:	7bfb      	ldrb	r3, [r7, #15]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d113      	bne.n	800ca42 <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	f022 0203 	bic.w	r2, r2, #3
 800ca28:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	69da      	ldr	r2, [r3, #28]
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	695b      	ldr	r3, [r3, #20]
 800ca38:	431a      	orrs	r2, r3
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	430a      	orrs	r2, r1
 800ca40:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	22ff      	movs	r2, #255	@ 0xff
 800ca48:	625a      	str	r2, [r3, #36]	@ 0x24
 800ca4a:	e001      	b.n	800ca50 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800ca50:	7bfb      	ldrb	r3, [r7, #15]
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d103      	bne.n	800ca5e <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	2201      	movs	r2, #1
 800ca5a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  /* return status */
  return status;
 800ca5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca60:	4618      	mov	r0, r3
 800ca62:	3710      	adds	r7, #16
 800ca64:	46bd      	mov	sp, r7
 800ca66:	bd80      	pop	{r7, pc}
 800ca68:	ff8fffbf 	.word	0xff8fffbf

0800ca6c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800ca6c:	b590      	push	{r4, r7, lr}
 800ca6e:	b087      	sub	sp, #28
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	60f8      	str	r0, [r7, #12]
 800ca74:	60b9      	str	r1, [r7, #8]
 800ca76:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ca7e:	2b01      	cmp	r3, #1
 800ca80:	d101      	bne.n	800ca86 <HAL_RTC_SetTime+0x1a>
 800ca82:	2302      	movs	r3, #2
 800ca84:	e089      	b.n	800cb9a <HAL_RTC_SetTime+0x12e>
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	2201      	movs	r2, #1
 800ca8a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	2202      	movs	r2, #2
 800ca92:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	22ca      	movs	r2, #202	@ 0xca
 800ca9c:	625a      	str	r2, [r3, #36]	@ 0x24
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	2253      	movs	r2, #83	@ 0x53
 800caa4:	625a      	str	r2, [r3, #36]	@ 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800caa6:	68f8      	ldr	r0, [r7, #12]
 800caa8:	f000 f92a 	bl	800cd00 <RTC_EnterInitMode>
 800caac:	4603      	mov	r3, r0
 800caae:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800cab0:	7cfb      	ldrb	r3, [r7, #19]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d161      	bne.n	800cb7a <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d126      	bne.n	800cb0a <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	689b      	ldr	r3, [r3, #8]
 800cac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d102      	bne.n	800cad0 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800caca:	68bb      	ldr	r3, [r7, #8]
 800cacc:	2200      	movs	r2, #0
 800cace:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800cad0:	68bb      	ldr	r3, [r7, #8]
 800cad2:	781b      	ldrb	r3, [r3, #0]
 800cad4:	4618      	mov	r0, r3
 800cad6:	f000 f985 	bl	800cde4 <RTC_ByteToBcd2>
 800cada:	4603      	mov	r3, r0
 800cadc:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800cade:	68bb      	ldr	r3, [r7, #8]
 800cae0:	785b      	ldrb	r3, [r3, #1]
 800cae2:	4618      	mov	r0, r3
 800cae4:	f000 f97e 	bl	800cde4 <RTC_ByteToBcd2>
 800cae8:	4603      	mov	r3, r0
 800caea:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800caec:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800caee:	68bb      	ldr	r3, [r7, #8]
 800caf0:	789b      	ldrb	r3, [r3, #2]
 800caf2:	4618      	mov	r0, r3
 800caf4:	f000 f976 	bl	800cde4 <RTC_ByteToBcd2>
 800caf8:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800cafa:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800cafe:	68bb      	ldr	r3, [r7, #8]
 800cb00:	78db      	ldrb	r3, [r3, #3]
 800cb02:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800cb04:	4313      	orrs	r3, r2
 800cb06:	617b      	str	r3, [r7, #20]
 800cb08:	e018      	b.n	800cb3c <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	689b      	ldr	r3, [r3, #8]
 800cb10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d102      	bne.n	800cb1e <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800cb1e:	68bb      	ldr	r3, [r7, #8]
 800cb20:	781b      	ldrb	r3, [r3, #0]
 800cb22:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800cb24:	68bb      	ldr	r3, [r7, #8]
 800cb26:	785b      	ldrb	r3, [r3, #1]
 800cb28:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800cb2a:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800cb2c:	68ba      	ldr	r2, [r7, #8]
 800cb2e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800cb30:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800cb32:	68bb      	ldr	r3, [r7, #8]
 800cb34:	78db      	ldrb	r3, [r3, #3]
 800cb36:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800cb38:	4313      	orrs	r3, r2
 800cb3a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	681a      	ldr	r2, [r3, #0]
 800cb40:	6979      	ldr	r1, [r7, #20]
 800cb42:	4b18      	ldr	r3, [pc, #96]	@ (800cba4 <HAL_RTC_SetTime+0x138>)
 800cb44:	400b      	ands	r3, r1
 800cb46:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	689a      	ldr	r2, [r3, #8]
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800cb56:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	6899      	ldr	r1, [r3, #8]
 800cb5e:	68bb      	ldr	r3, [r7, #8]
 800cb60:	68da      	ldr	r2, [r3, #12]
 800cb62:	68bb      	ldr	r3, [r7, #8]
 800cb64:	691b      	ldr	r3, [r3, #16]
 800cb66:	431a      	orrs	r2, r3
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	430a      	orrs	r2, r1
 800cb6e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800cb70:	68f8      	ldr	r0, [r7, #12]
 800cb72:	f000 f8f9 	bl	800cd68 <RTC_ExitInitMode>
 800cb76:	4603      	mov	r3, r0
 800cb78:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	22ff      	movs	r2, #255	@ 0xff
 800cb80:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800cb82:	7cfb      	ldrb	r3, [r7, #19]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d103      	bne.n	800cb90 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	2201      	movs	r2, #1
 800cb8c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	2200      	movs	r2, #0
 800cb94:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800cb98:	7cfb      	ldrb	r3, [r7, #19]
}
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	371c      	adds	r7, #28
 800cb9e:	46bd      	mov	sp, r7
 800cba0:	bd90      	pop	{r4, r7, pc}
 800cba2:	bf00      	nop
 800cba4:	007f7f7f 	.word	0x007f7f7f

0800cba8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800cba8:	b590      	push	{r4, r7, lr}
 800cbaa:	b087      	sub	sp, #28
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	60f8      	str	r0, [r7, #12]
 800cbb0:	60b9      	str	r1, [r7, #8]
 800cbb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800cbba:	2b01      	cmp	r3, #1
 800cbbc:	d101      	bne.n	800cbc2 <HAL_RTC_SetDate+0x1a>
 800cbbe:	2302      	movs	r3, #2
 800cbc0:	e073      	b.n	800ccaa <HAL_RTC_SetDate+0x102>
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	2201      	movs	r2, #1
 800cbc6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	2202      	movs	r2, #2
 800cbce:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d10e      	bne.n	800cbf6 <HAL_RTC_SetDate+0x4e>
 800cbd8:	68bb      	ldr	r3, [r7, #8]
 800cbda:	785b      	ldrb	r3, [r3, #1]
 800cbdc:	f003 0310 	and.w	r3, r3, #16
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d008      	beq.n	800cbf6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800cbe4:	68bb      	ldr	r3, [r7, #8]
 800cbe6:	785b      	ldrb	r3, [r3, #1]
 800cbe8:	f023 0310 	bic.w	r3, r3, #16
 800cbec:	b2db      	uxtb	r3, r3
 800cbee:	330a      	adds	r3, #10
 800cbf0:	b2da      	uxtb	r2, r3
 800cbf2:	68bb      	ldr	r3, [r7, #8]
 800cbf4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d11c      	bne.n	800cc36 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800cbfc:	68bb      	ldr	r3, [r7, #8]
 800cbfe:	78db      	ldrb	r3, [r3, #3]
 800cc00:	4618      	mov	r0, r3
 800cc02:	f000 f8ef 	bl	800cde4 <RTC_ByteToBcd2>
 800cc06:	4603      	mov	r3, r0
 800cc08:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800cc0a:	68bb      	ldr	r3, [r7, #8]
 800cc0c:	785b      	ldrb	r3, [r3, #1]
 800cc0e:	4618      	mov	r0, r3
 800cc10:	f000 f8e8 	bl	800cde4 <RTC_ByteToBcd2>
 800cc14:	4603      	mov	r3, r0
 800cc16:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800cc18:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800cc1a:	68bb      	ldr	r3, [r7, #8]
 800cc1c:	789b      	ldrb	r3, [r3, #2]
 800cc1e:	4618      	mov	r0, r3
 800cc20:	f000 f8e0 	bl	800cde4 <RTC_ByteToBcd2>
 800cc24:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800cc26:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800cc2a:	68bb      	ldr	r3, [r7, #8]
 800cc2c:	781b      	ldrb	r3, [r3, #0]
 800cc2e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800cc30:	4313      	orrs	r3, r2
 800cc32:	617b      	str	r3, [r7, #20]
 800cc34:	e00e      	b.n	800cc54 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800cc36:	68bb      	ldr	r3, [r7, #8]
 800cc38:	78db      	ldrb	r3, [r3, #3]
 800cc3a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	785b      	ldrb	r3, [r3, #1]
 800cc40:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800cc42:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 800cc44:	68ba      	ldr	r2, [r7, #8]
 800cc46:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800cc48:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800cc4a:	68bb      	ldr	r3, [r7, #8]
 800cc4c:	781b      	ldrb	r3, [r3, #0]
 800cc4e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800cc50:	4313      	orrs	r3, r2
 800cc52:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	22ca      	movs	r2, #202	@ 0xca
 800cc5a:	625a      	str	r2, [r3, #36]	@ 0x24
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	2253      	movs	r2, #83	@ 0x53
 800cc62:	625a      	str	r2, [r3, #36]	@ 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800cc64:	68f8      	ldr	r0, [r7, #12]
 800cc66:	f000 f84b 	bl	800cd00 <RTC_EnterInitMode>
 800cc6a:	4603      	mov	r3, r0
 800cc6c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800cc6e:	7cfb      	ldrb	r3, [r7, #19]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d10a      	bne.n	800cc8a <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	681a      	ldr	r2, [r3, #0]
 800cc78:	6979      	ldr	r1, [r7, #20]
 800cc7a:	4b0e      	ldr	r3, [pc, #56]	@ (800ccb4 <HAL_RTC_SetDate+0x10c>)
 800cc7c:	400b      	ands	r3, r1
 800cc7e:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800cc80:	68f8      	ldr	r0, [r7, #12]
 800cc82:	f000 f871 	bl	800cd68 <RTC_ExitInitMode>
 800cc86:	4603      	mov	r3, r0
 800cc88:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	22ff      	movs	r2, #255	@ 0xff
 800cc90:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800cc92:	7cfb      	ldrb	r3, [r7, #19]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d103      	bne.n	800cca0 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	2201      	movs	r2, #1
 800cc9c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	2200      	movs	r2, #0
 800cca4:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800cca8:	7cfb      	ldrb	r3, [r7, #19]


}
 800ccaa:	4618      	mov	r0, r3
 800ccac:	371c      	adds	r7, #28
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	bd90      	pop	{r4, r7, pc}
 800ccb2:	bf00      	nop
 800ccb4:	00ffff3f 	.word	0x00ffff3f

0800ccb8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800ccb8:	b580      	push	{r7, lr}
 800ccba:	b084      	sub	sp, #16
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	4a0d      	ldr	r2, [pc, #52]	@ (800ccfc <HAL_RTC_WaitForSynchro+0x44>)
 800ccc6:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800ccc8:	f7f8 fcce 	bl	8005668 <HAL_GetTick>
 800cccc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800ccce:	e009      	b.n	800cce4 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800ccd0:	f7f8 fcca 	bl	8005668 <HAL_GetTick>
 800ccd4:	4602      	mov	r2, r0
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	1ad3      	subs	r3, r2, r3
 800ccda:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ccde:	d901      	bls.n	800cce4 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 800cce0:	2303      	movs	r3, #3
 800cce2:	e007      	b.n	800ccf4 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	68db      	ldr	r3, [r3, #12]
 800ccea:	f003 0320 	and.w	r3, r3, #32
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d0ee      	beq.n	800ccd0 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 800ccf2:	2300      	movs	r3, #0
}
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	3710      	adds	r7, #16
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	bd80      	pop	{r7, pc}
 800ccfc:	0003ff5f 	.word	0x0003ff5f

0800cd00 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b084      	sub	sp, #16
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cd08:	2300      	movs	r3, #0
 800cd0a:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	68db      	ldr	r3, [r3, #12]
 800cd12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d120      	bne.n	800cd5c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cd22:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800cd24:	f7f8 fca0 	bl	8005668 <HAL_GetTick>
 800cd28:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800cd2a:	e00d      	b.n	800cd48 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800cd2c:	f7f8 fc9c 	bl	8005668 <HAL_GetTick>
 800cd30:	4602      	mov	r2, r0
 800cd32:	68bb      	ldr	r3, [r7, #8]
 800cd34:	1ad3      	subs	r3, r2, r3
 800cd36:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cd3a:	d905      	bls.n	800cd48 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800cd3c:	2303      	movs	r3, #3
 800cd3e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	2203      	movs	r2, #3
 800cd44:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	68db      	ldr	r3, [r3, #12]
 800cd4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d102      	bne.n	800cd5c <RTC_EnterInitMode+0x5c>
 800cd56:	7bfb      	ldrb	r3, [r7, #15]
 800cd58:	2b03      	cmp	r3, #3
 800cd5a:	d1e7      	bne.n	800cd2c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800cd5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd5e:	4618      	mov	r0, r3
 800cd60:	3710      	adds	r7, #16
 800cd62:	46bd      	mov	sp, r7
 800cd64:	bd80      	pop	{r7, pc}
	...

0800cd68 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b084      	sub	sp, #16
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cd70:	2300      	movs	r3, #0
 800cd72:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800cd74:	4b1a      	ldr	r3, [pc, #104]	@ (800cde0 <RTC_ExitInitMode+0x78>)
 800cd76:	68db      	ldr	r3, [r3, #12]
 800cd78:	4a19      	ldr	r2, [pc, #100]	@ (800cde0 <RTC_ExitInitMode+0x78>)
 800cd7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cd7e:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800cd80:	4b17      	ldr	r3, [pc, #92]	@ (800cde0 <RTC_ExitInitMode+0x78>)
 800cd82:	689b      	ldr	r3, [r3, #8]
 800cd84:	f003 0320 	and.w	r3, r3, #32
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d10c      	bne.n	800cda6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cd8c:	6878      	ldr	r0, [r7, #4]
 800cd8e:	f7ff ff93 	bl	800ccb8 <HAL_RTC_WaitForSynchro>
 800cd92:	4603      	mov	r3, r0
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d01e      	beq.n	800cdd6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	2203      	movs	r2, #3
 800cd9c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800cda0:	2303      	movs	r3, #3
 800cda2:	73fb      	strb	r3, [r7, #15]
 800cda4:	e017      	b.n	800cdd6 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800cda6:	4b0e      	ldr	r3, [pc, #56]	@ (800cde0 <RTC_ExitInitMode+0x78>)
 800cda8:	689b      	ldr	r3, [r3, #8]
 800cdaa:	4a0d      	ldr	r2, [pc, #52]	@ (800cde0 <RTC_ExitInitMode+0x78>)
 800cdac:	f023 0320 	bic.w	r3, r3, #32
 800cdb0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cdb2:	6878      	ldr	r0, [r7, #4]
 800cdb4:	f7ff ff80 	bl	800ccb8 <HAL_RTC_WaitForSynchro>
 800cdb8:	4603      	mov	r3, r0
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d005      	beq.n	800cdca <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	2203      	movs	r2, #3
 800cdc2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800cdc6:	2303      	movs	r3, #3
 800cdc8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800cdca:	4b05      	ldr	r3, [pc, #20]	@ (800cde0 <RTC_ExitInitMode+0x78>)
 800cdcc:	689b      	ldr	r3, [r3, #8]
 800cdce:	4a04      	ldr	r2, [pc, #16]	@ (800cde0 <RTC_ExitInitMode+0x78>)
 800cdd0:	f043 0320 	orr.w	r3, r3, #32
 800cdd4:	6093      	str	r3, [r2, #8]
  }

  return status;
 800cdd6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdd8:	4618      	mov	r0, r3
 800cdda:	3710      	adds	r7, #16
 800cddc:	46bd      	mov	sp, r7
 800cdde:	bd80      	pop	{r7, pc}
 800cde0:	58004000 	.word	0x58004000

0800cde4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800cde4:	b480      	push	{r7}
 800cde6:	b085      	sub	sp, #20
 800cde8:	af00      	add	r7, sp, #0
 800cdea:	4603      	mov	r3, r0
 800cdec:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800cdee:	2300      	movs	r3, #0
 800cdf0:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 800cdf2:	79fb      	ldrb	r3, [r7, #7]
 800cdf4:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 800cdf6:	e005      	b.n	800ce04 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	3301      	adds	r3, #1
 800cdfc:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 800cdfe:	7afb      	ldrb	r3, [r7, #11]
 800ce00:	3b0a      	subs	r3, #10
 800ce02:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 800ce04:	7afb      	ldrb	r3, [r7, #11]
 800ce06:	2b09      	cmp	r3, #9
 800ce08:	d8f6      	bhi.n	800cdf8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	b2db      	uxtb	r3, r3
 800ce0e:	011b      	lsls	r3, r3, #4
 800ce10:	b2da      	uxtb	r2, r3
 800ce12:	7afb      	ldrb	r3, [r7, #11]
 800ce14:	4313      	orrs	r3, r2
 800ce16:	b2db      	uxtb	r3, r3
}
 800ce18:	4618      	mov	r0, r3
 800ce1a:	3714      	adds	r7, #20
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce22:	4770      	bx	lr

0800ce24 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ce24:	b580      	push	{r7, lr}
 800ce26:	b084      	sub	sp, #16
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d101      	bne.n	800ce36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ce32:	2301      	movs	r3, #1
 800ce34:	e10f      	b.n	800d056 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	2200      	movs	r2, #0
 800ce3a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	4a87      	ldr	r2, [pc, #540]	@ (800d060 <HAL_SPI_Init+0x23c>)
 800ce42:	4293      	cmp	r3, r2
 800ce44:	d00f      	beq.n	800ce66 <HAL_SPI_Init+0x42>
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	4a86      	ldr	r2, [pc, #536]	@ (800d064 <HAL_SPI_Init+0x240>)
 800ce4c:	4293      	cmp	r3, r2
 800ce4e:	d00a      	beq.n	800ce66 <HAL_SPI_Init+0x42>
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	4a84      	ldr	r2, [pc, #528]	@ (800d068 <HAL_SPI_Init+0x244>)
 800ce56:	4293      	cmp	r3, r2
 800ce58:	d005      	beq.n	800ce66 <HAL_SPI_Init+0x42>
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	68db      	ldr	r3, [r3, #12]
 800ce5e:	2b0f      	cmp	r3, #15
 800ce60:	d901      	bls.n	800ce66 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800ce62:	2301      	movs	r3, #1
 800ce64:	e0f7      	b.n	800d056 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800ce66:	6878      	ldr	r0, [r7, #4]
 800ce68:	f000 fe2e 	bl	800dac8 <SPI_GetPacketSize>
 800ce6c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	4a7b      	ldr	r2, [pc, #492]	@ (800d060 <HAL_SPI_Init+0x23c>)
 800ce74:	4293      	cmp	r3, r2
 800ce76:	d00c      	beq.n	800ce92 <HAL_SPI_Init+0x6e>
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	4a79      	ldr	r2, [pc, #484]	@ (800d064 <HAL_SPI_Init+0x240>)
 800ce7e:	4293      	cmp	r3, r2
 800ce80:	d007      	beq.n	800ce92 <HAL_SPI_Init+0x6e>
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	4a78      	ldr	r2, [pc, #480]	@ (800d068 <HAL_SPI_Init+0x244>)
 800ce88:	4293      	cmp	r3, r2
 800ce8a:	d002      	beq.n	800ce92 <HAL_SPI_Init+0x6e>
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	2b08      	cmp	r3, #8
 800ce90:	d811      	bhi.n	800ceb6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800ce96:	4a72      	ldr	r2, [pc, #456]	@ (800d060 <HAL_SPI_Init+0x23c>)
 800ce98:	4293      	cmp	r3, r2
 800ce9a:	d009      	beq.n	800ceb0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	4a70      	ldr	r2, [pc, #448]	@ (800d064 <HAL_SPI_Init+0x240>)
 800cea2:	4293      	cmp	r3, r2
 800cea4:	d004      	beq.n	800ceb0 <HAL_SPI_Init+0x8c>
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	4a6f      	ldr	r2, [pc, #444]	@ (800d068 <HAL_SPI_Init+0x244>)
 800ceac:	4293      	cmp	r3, r2
 800ceae:	d104      	bne.n	800ceba <HAL_SPI_Init+0x96>
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	2b10      	cmp	r3, #16
 800ceb4:	d901      	bls.n	800ceba <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800ceb6:	2301      	movs	r3, #1
 800ceb8:	e0cd      	b.n	800d056 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800cec0:	b2db      	uxtb	r3, r3
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d106      	bne.n	800ced4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	2200      	movs	r2, #0
 800ceca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800cece:	6878      	ldr	r0, [r7, #4]
 800ced0:	f7f8 f886 	bl	8004fe0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	2202      	movs	r2, #2
 800ced8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	681a      	ldr	r2, [r3, #0]
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	f022 0201 	bic.w	r2, r2, #1
 800ceea:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	689b      	ldr	r3, [r3, #8]
 800cef2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800cef6:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	699b      	ldr	r3, [r3, #24]
 800cefc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cf00:	d119      	bne.n	800cf36 <HAL_SPI_Init+0x112>
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	685b      	ldr	r3, [r3, #4]
 800cf06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cf0a:	d103      	bne.n	800cf14 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d008      	beq.n	800cf26 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d10c      	bne.n	800cf36 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800cf20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cf24:	d107      	bne.n	800cf36 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	681a      	ldr	r2, [r3, #0]
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800cf34:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	685b      	ldr	r3, [r3, #4]
 800cf3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d00f      	beq.n	800cf62 <HAL_SPI_Init+0x13e>
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	68db      	ldr	r3, [r3, #12]
 800cf46:	2b06      	cmp	r3, #6
 800cf48:	d90b      	bls.n	800cf62 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	430a      	orrs	r2, r1
 800cf5e:	601a      	str	r2, [r3, #0]
 800cf60:	e007      	b.n	800cf72 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	681a      	ldr	r2, [r3, #0]
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cf70:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	69da      	ldr	r2, [r3, #28]
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf7a:	431a      	orrs	r2, r3
 800cf7c:	68bb      	ldr	r3, [r7, #8]
 800cf7e:	431a      	orrs	r2, r3
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf84:	ea42 0103 	orr.w	r1, r2, r3
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	68da      	ldr	r2, [r3, #12]
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	430a      	orrs	r2, r1
 800cf92:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf9c:	431a      	orrs	r2, r3
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cfa2:	431a      	orrs	r2, r3
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	699b      	ldr	r3, [r3, #24]
 800cfa8:	431a      	orrs	r2, r3
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	691b      	ldr	r3, [r3, #16]
 800cfae:	431a      	orrs	r2, r3
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	695b      	ldr	r3, [r3, #20]
 800cfb4:	431a      	orrs	r2, r3
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	6a1b      	ldr	r3, [r3, #32]
 800cfba:	431a      	orrs	r2, r3
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	685b      	ldr	r3, [r3, #4]
 800cfc0:	431a      	orrs	r2, r3
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cfc6:	431a      	orrs	r2, r3
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	689b      	ldr	r3, [r3, #8]
 800cfcc:	431a      	orrs	r2, r3
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cfd2:	ea42 0103 	orr.w	r1, r2, r3
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	430a      	orrs	r2, r1
 800cfe0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	685b      	ldr	r3, [r3, #4]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d113      	bne.n	800d012 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	689b      	ldr	r3, [r3, #8]
 800cff0:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cffc:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	689b      	ldr	r3, [r3, #8]
 800d004:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d010:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	f022 0201 	bic.w	r2, r2, #1
 800d020:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	685b      	ldr	r3, [r3, #4]
 800d026:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d00a      	beq.n	800d044 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	68db      	ldr	r3, [r3, #12]
 800d034:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	430a      	orrs	r2, r1
 800d042:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	2200      	movs	r2, #0
 800d048:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	2201      	movs	r2, #1
 800d050:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800d054:	2300      	movs	r3, #0
}
 800d056:	4618      	mov	r0, r3
 800d058:	3710      	adds	r7, #16
 800d05a:	46bd      	mov	sp, r7
 800d05c:	bd80      	pop	{r7, pc}
 800d05e:	bf00      	nop
 800d060:	40013000 	.word	0x40013000
 800d064:	40003800 	.word	0x40003800
 800d068:	40003c00 	.word	0x40003c00

0800d06c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	b088      	sub	sp, #32
 800d070:	af02      	add	r7, sp, #8
 800d072:	60f8      	str	r0, [r7, #12]
 800d074:	60b9      	str	r1, [r7, #8]
 800d076:	603b      	str	r3, [r7, #0]
 800d078:	4613      	mov	r3, r2
 800d07a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	3320      	adds	r3, #32
 800d082:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d084:	f7f8 faf0 	bl	8005668 <HAL_GetTick>
 800d088:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d090:	b2db      	uxtb	r3, r3
 800d092:	2b01      	cmp	r3, #1
 800d094:	d001      	beq.n	800d09a <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800d096:	2302      	movs	r3, #2
 800d098:	e1d1      	b.n	800d43e <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800d09a:	68bb      	ldr	r3, [r7, #8]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d002      	beq.n	800d0a6 <HAL_SPI_Transmit+0x3a>
 800d0a0:	88fb      	ldrh	r3, [r7, #6]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d101      	bne.n	800d0aa <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800d0a6:	2301      	movs	r3, #1
 800d0a8:	e1c9      	b.n	800d43e <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800d0b0:	2b01      	cmp	r3, #1
 800d0b2:	d101      	bne.n	800d0b8 <HAL_SPI_Transmit+0x4c>
 800d0b4:	2302      	movs	r3, #2
 800d0b6:	e1c2      	b.n	800d43e <HAL_SPI_Transmit+0x3d2>
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	2201      	movs	r2, #1
 800d0bc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	2203      	movs	r2, #3
 800d0c4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	68ba      	ldr	r2, [r7, #8]
 800d0d4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	88fa      	ldrh	r2, [r7, #6]
 800d0da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	88fa      	ldrh	r2, [r7, #6]
 800d0e2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	2200      	movs	r2, #0
 800d0ea:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	2200      	movs	r2, #0
 800d0f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	2200      	movs	r2, #0
 800d0f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	2200      	movs	r2, #0
 800d100:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	2200      	movs	r2, #0
 800d106:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	689b      	ldr	r3, [r3, #8]
 800d10c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800d110:	d108      	bne.n	800d124 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	681a      	ldr	r2, [r3, #0]
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d120:	601a      	str	r2, [r3, #0]
 800d122:	e009      	b.n	800d138 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	68db      	ldr	r3, [r3, #12]
 800d12a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d136:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	685a      	ldr	r2, [r3, #4]
 800d13e:	4b96      	ldr	r3, [pc, #600]	@ (800d398 <HAL_SPI_Transmit+0x32c>)
 800d140:	4013      	ands	r3, r2
 800d142:	88f9      	ldrh	r1, [r7, #6]
 800d144:	68fa      	ldr	r2, [r7, #12]
 800d146:	6812      	ldr	r2, [r2, #0]
 800d148:	430b      	orrs	r3, r1
 800d14a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	681a      	ldr	r2, [r3, #0]
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	f042 0201 	orr.w	r2, r2, #1
 800d15a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	685b      	ldr	r3, [r3, #4]
 800d160:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d164:	d107      	bne.n	800d176 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	681a      	ldr	r2, [r3, #0]
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d174:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	68db      	ldr	r3, [r3, #12]
 800d17a:	2b0f      	cmp	r3, #15
 800d17c:	d947      	bls.n	800d20e <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800d17e:	e03f      	b.n	800d200 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	695b      	ldr	r3, [r3, #20]
 800d186:	f003 0302 	and.w	r3, r3, #2
 800d18a:	2b02      	cmp	r3, #2
 800d18c:	d114      	bne.n	800d1b8 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	6812      	ldr	r2, [r2, #0]
 800d198:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d19e:	1d1a      	adds	r2, r3, #4
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d1aa:	b29b      	uxth	r3, r3
 800d1ac:	3b01      	subs	r3, #1
 800d1ae:	b29a      	uxth	r2, r3
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800d1b6:	e023      	b.n	800d200 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d1b8:	f7f8 fa56 	bl	8005668 <HAL_GetTick>
 800d1bc:	4602      	mov	r2, r0
 800d1be:	693b      	ldr	r3, [r7, #16]
 800d1c0:	1ad3      	subs	r3, r2, r3
 800d1c2:	683a      	ldr	r2, [r7, #0]
 800d1c4:	429a      	cmp	r2, r3
 800d1c6:	d803      	bhi.n	800d1d0 <HAL_SPI_Transmit+0x164>
 800d1c8:	683b      	ldr	r3, [r7, #0]
 800d1ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d1ce:	d102      	bne.n	800d1d6 <HAL_SPI_Transmit+0x16a>
 800d1d0:	683b      	ldr	r3, [r7, #0]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d114      	bne.n	800d200 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d1d6:	68f8      	ldr	r0, [r7, #12]
 800d1d8:	f000 fba8 	bl	800d92c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d1e2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	2201      	movs	r2, #1
 800d1f0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800d1fc:	2303      	movs	r3, #3
 800d1fe:	e11e      	b.n	800d43e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d206:	b29b      	uxth	r3, r3
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d1b9      	bne.n	800d180 <HAL_SPI_Transmit+0x114>
 800d20c:	e0f1      	b.n	800d3f2 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	68db      	ldr	r3, [r3, #12]
 800d212:	2b07      	cmp	r3, #7
 800d214:	f240 80e6 	bls.w	800d3e4 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800d218:	e05d      	b.n	800d2d6 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	695b      	ldr	r3, [r3, #20]
 800d220:	f003 0302 	and.w	r3, r3, #2
 800d224:	2b02      	cmp	r3, #2
 800d226:	d132      	bne.n	800d28e <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d22e:	b29b      	uxth	r3, r3
 800d230:	2b01      	cmp	r3, #1
 800d232:	d918      	bls.n	800d266 <HAL_SPI_Transmit+0x1fa>
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d014      	beq.n	800d266 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	6812      	ldr	r2, [r2, #0]
 800d246:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d24c:	1d1a      	adds	r2, r3, #4
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d258:	b29b      	uxth	r3, r3
 800d25a:	3b02      	subs	r3, #2
 800d25c:	b29a      	uxth	r2, r3
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800d264:	e037      	b.n	800d2d6 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d26a:	881a      	ldrh	r2, [r3, #0]
 800d26c:	697b      	ldr	r3, [r7, #20]
 800d26e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d274:	1c9a      	adds	r2, r3, #2
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d280:	b29b      	uxth	r3, r3
 800d282:	3b01      	subs	r3, #1
 800d284:	b29a      	uxth	r2, r3
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800d28c:	e023      	b.n	800d2d6 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d28e:	f7f8 f9eb 	bl	8005668 <HAL_GetTick>
 800d292:	4602      	mov	r2, r0
 800d294:	693b      	ldr	r3, [r7, #16]
 800d296:	1ad3      	subs	r3, r2, r3
 800d298:	683a      	ldr	r2, [r7, #0]
 800d29a:	429a      	cmp	r2, r3
 800d29c:	d803      	bhi.n	800d2a6 <HAL_SPI_Transmit+0x23a>
 800d29e:	683b      	ldr	r3, [r7, #0]
 800d2a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d2a4:	d102      	bne.n	800d2ac <HAL_SPI_Transmit+0x240>
 800d2a6:	683b      	ldr	r3, [r7, #0]
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d114      	bne.n	800d2d6 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d2ac:	68f8      	ldr	r0, [r7, #12]
 800d2ae:	f000 fb3d 	bl	800d92c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d2b8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	2201      	movs	r2, #1
 800d2c6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	2200      	movs	r2, #0
 800d2ce:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800d2d2:	2303      	movs	r3, #3
 800d2d4:	e0b3      	b.n	800d43e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d2dc:	b29b      	uxth	r3, r3
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d19b      	bne.n	800d21a <HAL_SPI_Transmit+0x1ae>
 800d2e2:	e086      	b.n	800d3f2 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	695b      	ldr	r3, [r3, #20]
 800d2ea:	f003 0302 	and.w	r3, r3, #2
 800d2ee:	2b02      	cmp	r3, #2
 800d2f0:	d154      	bne.n	800d39c <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d2f8:	b29b      	uxth	r3, r3
 800d2fa:	2b03      	cmp	r3, #3
 800d2fc:	d918      	bls.n	800d330 <HAL_SPI_Transmit+0x2c4>
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d302:	2b40      	cmp	r3, #64	@ 0x40
 800d304:	d914      	bls.n	800d330 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	6812      	ldr	r2, [r2, #0]
 800d310:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d316:	1d1a      	adds	r2, r3, #4
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d322:	b29b      	uxth	r3, r3
 800d324:	3b04      	subs	r3, #4
 800d326:	b29a      	uxth	r2, r3
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800d32e:	e059      	b.n	800d3e4 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d336:	b29b      	uxth	r3, r3
 800d338:	2b01      	cmp	r3, #1
 800d33a:	d917      	bls.n	800d36c <HAL_SPI_Transmit+0x300>
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d340:	2b00      	cmp	r3, #0
 800d342:	d013      	beq.n	800d36c <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d348:	881a      	ldrh	r2, [r3, #0]
 800d34a:	697b      	ldr	r3, [r7, #20]
 800d34c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d352:	1c9a      	adds	r2, r3, #2
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d35e:	b29b      	uxth	r3, r3
 800d360:	3b02      	subs	r3, #2
 800d362:	b29a      	uxth	r2, r3
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800d36a:	e03b      	b.n	800d3e4 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	3320      	adds	r3, #32
 800d376:	7812      	ldrb	r2, [r2, #0]
 800d378:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d37e:	1c5a      	adds	r2, r3, #1
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d38a:	b29b      	uxth	r3, r3
 800d38c:	3b01      	subs	r3, #1
 800d38e:	b29a      	uxth	r2, r3
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800d396:	e025      	b.n	800d3e4 <HAL_SPI_Transmit+0x378>
 800d398:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d39c:	f7f8 f964 	bl	8005668 <HAL_GetTick>
 800d3a0:	4602      	mov	r2, r0
 800d3a2:	693b      	ldr	r3, [r7, #16]
 800d3a4:	1ad3      	subs	r3, r2, r3
 800d3a6:	683a      	ldr	r2, [r7, #0]
 800d3a8:	429a      	cmp	r2, r3
 800d3aa:	d803      	bhi.n	800d3b4 <HAL_SPI_Transmit+0x348>
 800d3ac:	683b      	ldr	r3, [r7, #0]
 800d3ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d3b2:	d102      	bne.n	800d3ba <HAL_SPI_Transmit+0x34e>
 800d3b4:	683b      	ldr	r3, [r7, #0]
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d114      	bne.n	800d3e4 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d3ba:	68f8      	ldr	r0, [r7, #12]
 800d3bc:	f000 fab6 	bl	800d92c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d3c6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	2201      	movs	r2, #1
 800d3d4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	2200      	movs	r2, #0
 800d3dc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800d3e0:	2303      	movs	r3, #3
 800d3e2:	e02c      	b.n	800d43e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d3ea:	b29b      	uxth	r3, r3
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	f47f af79 	bne.w	800d2e4 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800d3f2:	693b      	ldr	r3, [r7, #16]
 800d3f4:	9300      	str	r3, [sp, #0]
 800d3f6:	683b      	ldr	r3, [r7, #0]
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	2108      	movs	r1, #8
 800d3fc:	68f8      	ldr	r0, [r7, #12]
 800d3fe:	f000 fb35 	bl	800da6c <SPI_WaitOnFlagUntilTimeout>
 800d402:	4603      	mov	r3, r0
 800d404:	2b00      	cmp	r3, #0
 800d406:	d007      	beq.n	800d418 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d40e:	f043 0220 	orr.w	r2, r3, #32
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800d418:	68f8      	ldr	r0, [r7, #12]
 800d41a:	f000 fa87 	bl	800d92c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	2201      	movs	r2, #1
 800d422:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	2200      	movs	r2, #0
 800d42a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d434:	2b00      	cmp	r3, #0
 800d436:	d001      	beq.n	800d43c <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800d438:	2301      	movs	r3, #1
 800d43a:	e000      	b.n	800d43e <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800d43c:	2300      	movs	r3, #0
  }
}
 800d43e:	4618      	mov	r0, r3
 800d440:	3718      	adds	r7, #24
 800d442:	46bd      	mov	sp, r7
 800d444:	bd80      	pop	{r7, pc}
 800d446:	bf00      	nop

0800d448 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b088      	sub	sp, #32
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	60f8      	str	r0, [r7, #12]
 800d450:	60b9      	str	r1, [r7, #8]
 800d452:	603b      	str	r3, [r7, #0]
 800d454:	4613      	mov	r3, r2
 800d456:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d45c:	095b      	lsrs	r3, r3, #5
 800d45e:	b29b      	uxth	r3, r3
 800d460:	3301      	adds	r3, #1
 800d462:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	3330      	adds	r3, #48	@ 0x30
 800d46a:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d46c:	f7f8 f8fc 	bl	8005668 <HAL_GetTick>
 800d470:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d478:	b2db      	uxtb	r3, r3
 800d47a:	2b01      	cmp	r3, #1
 800d47c:	d001      	beq.n	800d482 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800d47e:	2302      	movs	r3, #2
 800d480:	e250      	b.n	800d924 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800d482:	68bb      	ldr	r3, [r7, #8]
 800d484:	2b00      	cmp	r3, #0
 800d486:	d002      	beq.n	800d48e <HAL_SPI_Receive+0x46>
 800d488:	88fb      	ldrh	r3, [r7, #6]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d101      	bne.n	800d492 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800d48e:	2301      	movs	r3, #1
 800d490:	e248      	b.n	800d924 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800d498:	2b01      	cmp	r3, #1
 800d49a:	d101      	bne.n	800d4a0 <HAL_SPI_Receive+0x58>
 800d49c:	2302      	movs	r3, #2
 800d49e:	e241      	b.n	800d924 <HAL_SPI_Receive+0x4dc>
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	2201      	movs	r2, #1
 800d4a4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	2204      	movs	r2, #4
 800d4ac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	68ba      	ldr	r2, [r7, #8]
 800d4bc:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	88fa      	ldrh	r2, [r7, #6]
 800d4c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	88fa      	ldrh	r2, [r7, #6]
 800d4ca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	2200      	movs	r2, #0
 800d4d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	2200      	movs	r2, #0
 800d4e0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	2200      	movs	r2, #0
 800d4ee:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	689b      	ldr	r3, [r3, #8]
 800d4f4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800d4f8:	d108      	bne.n	800d50c <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	681a      	ldr	r2, [r3, #0]
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d508:	601a      	str	r2, [r3, #0]
 800d50a:	e009      	b.n	800d520 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	68db      	ldr	r3, [r3, #12]
 800d512:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800d51e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	685a      	ldr	r2, [r3, #4]
 800d526:	4b95      	ldr	r3, [pc, #596]	@ (800d77c <HAL_SPI_Receive+0x334>)
 800d528:	4013      	ands	r3, r2
 800d52a:	88f9      	ldrh	r1, [r7, #6]
 800d52c:	68fa      	ldr	r2, [r7, #12]
 800d52e:	6812      	ldr	r2, [r2, #0]
 800d530:	430b      	orrs	r3, r1
 800d532:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	681a      	ldr	r2, [r3, #0]
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	f042 0201 	orr.w	r2, r2, #1
 800d542:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	685b      	ldr	r3, [r3, #4]
 800d548:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d54c:	d107      	bne.n	800d55e <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	681a      	ldr	r2, [r3, #0]
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d55c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	68db      	ldr	r3, [r3, #12]
 800d562:	2b0f      	cmp	r3, #15
 800d564:	d96c      	bls.n	800d640 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800d566:	e064      	b.n	800d632 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	695b      	ldr	r3, [r3, #20]
 800d56e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	695b      	ldr	r3, [r3, #20]
 800d576:	f003 0301 	and.w	r3, r3, #1
 800d57a:	2b01      	cmp	r3, #1
 800d57c:	d114      	bne.n	800d5a8 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	681a      	ldr	r2, [r3, #0]
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d586:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d588:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d58e:	1d1a      	adds	r2, r3, #4
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d59a:	b29b      	uxth	r3, r3
 800d59c:	3b01      	subs	r3, #1
 800d59e:	b29a      	uxth	r2, r3
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d5a6:	e044      	b.n	800d632 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d5ae:	b29b      	uxth	r3, r3
 800d5b0:	8bfa      	ldrh	r2, [r7, #30]
 800d5b2:	429a      	cmp	r2, r3
 800d5b4:	d919      	bls.n	800d5ea <HAL_SPI_Receive+0x1a2>
 800d5b6:	693b      	ldr	r3, [r7, #16]
 800d5b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d014      	beq.n	800d5ea <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	681a      	ldr	r2, [r3, #0]
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d5c8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d5ca:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d5d0:	1d1a      	adds	r2, r3, #4
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d5dc:	b29b      	uxth	r3, r3
 800d5de:	3b01      	subs	r3, #1
 800d5e0:	b29a      	uxth	r2, r3
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d5e8:	e023      	b.n	800d632 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d5ea:	f7f8 f83d 	bl	8005668 <HAL_GetTick>
 800d5ee:	4602      	mov	r2, r0
 800d5f0:	697b      	ldr	r3, [r7, #20]
 800d5f2:	1ad3      	subs	r3, r2, r3
 800d5f4:	683a      	ldr	r2, [r7, #0]
 800d5f6:	429a      	cmp	r2, r3
 800d5f8:	d803      	bhi.n	800d602 <HAL_SPI_Receive+0x1ba>
 800d5fa:	683b      	ldr	r3, [r7, #0]
 800d5fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d600:	d102      	bne.n	800d608 <HAL_SPI_Receive+0x1c0>
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	2b00      	cmp	r3, #0
 800d606:	d114      	bne.n	800d632 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d608:	68f8      	ldr	r0, [r7, #12]
 800d60a:	f000 f98f 	bl	800d92c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d614:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	2201      	movs	r2, #1
 800d622:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	2200      	movs	r2, #0
 800d62a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800d62e:	2303      	movs	r3, #3
 800d630:	e178      	b.n	800d924 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d638:	b29b      	uxth	r3, r3
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d194      	bne.n	800d568 <HAL_SPI_Receive+0x120>
 800d63e:	e15e      	b.n	800d8fe <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	68db      	ldr	r3, [r3, #12]
 800d644:	2b07      	cmp	r3, #7
 800d646:	f240 8153 	bls.w	800d8f0 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800d64a:	e08f      	b.n	800d76c <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	695b      	ldr	r3, [r3, #20]
 800d652:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	695b      	ldr	r3, [r3, #20]
 800d65a:	f003 0301 	and.w	r3, r3, #1
 800d65e:	2b01      	cmp	r3, #1
 800d660:	d114      	bne.n	800d68c <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d666:	69ba      	ldr	r2, [r7, #24]
 800d668:	8812      	ldrh	r2, [r2, #0]
 800d66a:	b292      	uxth	r2, r2
 800d66c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d672:	1c9a      	adds	r2, r3, #2
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d67e:	b29b      	uxth	r3, r3
 800d680:	3b01      	subs	r3, #1
 800d682:	b29a      	uxth	r2, r3
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d68a:	e06f      	b.n	800d76c <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d692:	b29b      	uxth	r3, r3
 800d694:	8bfa      	ldrh	r2, [r7, #30]
 800d696:	429a      	cmp	r2, r3
 800d698:	d924      	bls.n	800d6e4 <HAL_SPI_Receive+0x29c>
 800d69a:	693b      	ldr	r3, [r7, #16]
 800d69c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d01f      	beq.n	800d6e4 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d6a8:	69ba      	ldr	r2, [r7, #24]
 800d6aa:	8812      	ldrh	r2, [r2, #0]
 800d6ac:	b292      	uxth	r2, r2
 800d6ae:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d6b4:	1c9a      	adds	r2, r3, #2
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d6be:	69ba      	ldr	r2, [r7, #24]
 800d6c0:	8812      	ldrh	r2, [r2, #0]
 800d6c2:	b292      	uxth	r2, r2
 800d6c4:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d6ca:	1c9a      	adds	r2, r3, #2
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d6d6:	b29b      	uxth	r3, r3
 800d6d8:	3b02      	subs	r3, #2
 800d6da:	b29a      	uxth	r2, r3
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d6e2:	e043      	b.n	800d76c <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d6ea:	b29b      	uxth	r3, r3
 800d6ec:	2b01      	cmp	r3, #1
 800d6ee:	d119      	bne.n	800d724 <HAL_SPI_Receive+0x2dc>
 800d6f0:	693b      	ldr	r3, [r7, #16]
 800d6f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d014      	beq.n	800d724 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d6fe:	69ba      	ldr	r2, [r7, #24]
 800d700:	8812      	ldrh	r2, [r2, #0]
 800d702:	b292      	uxth	r2, r2
 800d704:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d70a:	1c9a      	adds	r2, r3, #2
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d716:	b29b      	uxth	r3, r3
 800d718:	3b01      	subs	r3, #1
 800d71a:	b29a      	uxth	r2, r3
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d722:	e023      	b.n	800d76c <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d724:	f7f7 ffa0 	bl	8005668 <HAL_GetTick>
 800d728:	4602      	mov	r2, r0
 800d72a:	697b      	ldr	r3, [r7, #20]
 800d72c:	1ad3      	subs	r3, r2, r3
 800d72e:	683a      	ldr	r2, [r7, #0]
 800d730:	429a      	cmp	r2, r3
 800d732:	d803      	bhi.n	800d73c <HAL_SPI_Receive+0x2f4>
 800d734:	683b      	ldr	r3, [r7, #0]
 800d736:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d73a:	d102      	bne.n	800d742 <HAL_SPI_Receive+0x2fa>
 800d73c:	683b      	ldr	r3, [r7, #0]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d114      	bne.n	800d76c <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d742:	68f8      	ldr	r0, [r7, #12]
 800d744:	f000 f8f2 	bl	800d92c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d74e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	2201      	movs	r2, #1
 800d75c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	2200      	movs	r2, #0
 800d764:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800d768:	2303      	movs	r3, #3
 800d76a:	e0db      	b.n	800d924 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d772:	b29b      	uxth	r3, r3
 800d774:	2b00      	cmp	r3, #0
 800d776:	f47f af69 	bne.w	800d64c <HAL_SPI_Receive+0x204>
 800d77a:	e0c0      	b.n	800d8fe <HAL_SPI_Receive+0x4b6>
 800d77c:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	695b      	ldr	r3, [r3, #20]
 800d786:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	695b      	ldr	r3, [r3, #20]
 800d78e:	f003 0301 	and.w	r3, r3, #1
 800d792:	2b01      	cmp	r3, #1
 800d794:	d117      	bne.n	800d7c6 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d7a2:	7812      	ldrb	r2, [r2, #0]
 800d7a4:	b2d2      	uxtb	r2, r2
 800d7a6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d7ac:	1c5a      	adds	r2, r3, #1
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d7b8:	b29b      	uxth	r3, r3
 800d7ba:	3b01      	subs	r3, #1
 800d7bc:	b29a      	uxth	r2, r3
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d7c4:	e094      	b.n	800d8f0 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d7cc:	b29b      	uxth	r3, r3
 800d7ce:	8bfa      	ldrh	r2, [r7, #30]
 800d7d0:	429a      	cmp	r2, r3
 800d7d2:	d946      	bls.n	800d862 <HAL_SPI_Receive+0x41a>
 800d7d4:	693b      	ldr	r3, [r7, #16]
 800d7d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d041      	beq.n	800d862 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d7ea:	7812      	ldrb	r2, [r2, #0]
 800d7ec:	b2d2      	uxtb	r2, r2
 800d7ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d7f4:	1c5a      	adds	r2, r3, #1
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d806:	7812      	ldrb	r2, [r2, #0]
 800d808:	b2d2      	uxtb	r2, r2
 800d80a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d810:	1c5a      	adds	r2, r3, #1
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d822:	7812      	ldrb	r2, [r2, #0]
 800d824:	b2d2      	uxtb	r2, r2
 800d826:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d82c:	1c5a      	adds	r2, r3, #1
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d83e:	7812      	ldrb	r2, [r2, #0]
 800d840:	b2d2      	uxtb	r2, r2
 800d842:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d848:	1c5a      	adds	r2, r3, #1
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d854:	b29b      	uxth	r3, r3
 800d856:	3b04      	subs	r3, #4
 800d858:	b29a      	uxth	r2, r3
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d860:	e046      	b.n	800d8f0 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d868:	b29b      	uxth	r3, r3
 800d86a:	2b03      	cmp	r3, #3
 800d86c:	d81c      	bhi.n	800d8a8 <HAL_SPI_Receive+0x460>
 800d86e:	693b      	ldr	r3, [r7, #16]
 800d870:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800d874:	2b00      	cmp	r3, #0
 800d876:	d017      	beq.n	800d8a8 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d884:	7812      	ldrb	r2, [r2, #0]
 800d886:	b2d2      	uxtb	r2, r2
 800d888:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d88e:	1c5a      	adds	r2, r3, #1
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d89a:	b29b      	uxth	r3, r3
 800d89c:	3b01      	subs	r3, #1
 800d89e:	b29a      	uxth	r2, r3
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800d8a6:	e023      	b.n	800d8f0 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d8a8:	f7f7 fede 	bl	8005668 <HAL_GetTick>
 800d8ac:	4602      	mov	r2, r0
 800d8ae:	697b      	ldr	r3, [r7, #20]
 800d8b0:	1ad3      	subs	r3, r2, r3
 800d8b2:	683a      	ldr	r2, [r7, #0]
 800d8b4:	429a      	cmp	r2, r3
 800d8b6:	d803      	bhi.n	800d8c0 <HAL_SPI_Receive+0x478>
 800d8b8:	683b      	ldr	r3, [r7, #0]
 800d8ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d8be:	d102      	bne.n	800d8c6 <HAL_SPI_Receive+0x47e>
 800d8c0:	683b      	ldr	r3, [r7, #0]
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d114      	bne.n	800d8f0 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d8c6:	68f8      	ldr	r0, [r7, #12]
 800d8c8:	f000 f830 	bl	800d92c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d8d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	2201      	movs	r2, #1
 800d8e0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	2200      	movs	r2, #0
 800d8e8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800d8ec:	2303      	movs	r3, #3
 800d8ee:	e019      	b.n	800d924 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d8f6:	b29b      	uxth	r3, r3
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	f47f af41 	bne.w	800d780 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800d8fe:	68f8      	ldr	r0, [r7, #12]
 800d900:	f000 f814 	bl	800d92c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	2201      	movs	r2, #1
 800d908:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	2200      	movs	r2, #0
 800d910:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d001      	beq.n	800d922 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 800d91e:	2301      	movs	r3, #1
 800d920:	e000      	b.n	800d924 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 800d922:	2300      	movs	r3, #0
  }
}
 800d924:	4618      	mov	r0, r3
 800d926:	3720      	adds	r7, #32
 800d928:	46bd      	mov	sp, r7
 800d92a:	bd80      	pop	{r7, pc}

0800d92c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800d92c:	b480      	push	{r7}
 800d92e:	b085      	sub	sp, #20
 800d930:	af00      	add	r7, sp, #0
 800d932:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	695b      	ldr	r3, [r3, #20]
 800d93a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	699a      	ldr	r2, [r3, #24]
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	f042 0208 	orr.w	r2, r2, #8
 800d94a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	699a      	ldr	r2, [r3, #24]
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	f042 0210 	orr.w	r2, r2, #16
 800d95a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	681a      	ldr	r2, [r3, #0]
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	f022 0201 	bic.w	r2, r2, #1
 800d96a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	6919      	ldr	r1, [r3, #16]
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	681a      	ldr	r2, [r3, #0]
 800d976:	4b3c      	ldr	r3, [pc, #240]	@ (800da68 <SPI_CloseTransfer+0x13c>)
 800d978:	400b      	ands	r3, r1
 800d97a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	689a      	ldr	r2, [r3, #8]
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800d98a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d992:	b2db      	uxtb	r3, r3
 800d994:	2b04      	cmp	r3, #4
 800d996:	d014      	beq.n	800d9c2 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	f003 0320 	and.w	r3, r3, #32
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d00f      	beq.n	800d9c2 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d9a8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	699a      	ldr	r2, [r3, #24]
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	f042 0220 	orr.w	r2, r2, #32
 800d9c0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d9c8:	b2db      	uxtb	r3, r3
 800d9ca:	2b03      	cmp	r3, #3
 800d9cc:	d014      	beq.n	800d9f8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d00f      	beq.n	800d9f8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d9de:	f043 0204 	orr.w	r2, r3, #4
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	699a      	ldr	r2, [r3, #24]
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d9f6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800d9f8:	68fb      	ldr	r3, [r7, #12]
 800d9fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d00f      	beq.n	800da22 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800da08:	f043 0201 	orr.w	r2, r3, #1
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	699a      	ldr	r2, [r3, #24]
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800da20:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d00f      	beq.n	800da4c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800da32:	f043 0208 	orr.w	r2, r3, #8
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	699a      	ldr	r2, [r3, #24]
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800da4a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	2200      	movs	r2, #0
 800da50:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	2200      	movs	r2, #0
 800da58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800da5c:	bf00      	nop
 800da5e:	3714      	adds	r7, #20
 800da60:	46bd      	mov	sp, r7
 800da62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da66:	4770      	bx	lr
 800da68:	fffffc90 	.word	0xfffffc90

0800da6c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800da6c:	b580      	push	{r7, lr}
 800da6e:	b084      	sub	sp, #16
 800da70:	af00      	add	r7, sp, #0
 800da72:	60f8      	str	r0, [r7, #12]
 800da74:	60b9      	str	r1, [r7, #8]
 800da76:	603b      	str	r3, [r7, #0]
 800da78:	4613      	mov	r3, r2
 800da7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800da7c:	e010      	b.n	800daa0 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800da7e:	f7f7 fdf3 	bl	8005668 <HAL_GetTick>
 800da82:	4602      	mov	r2, r0
 800da84:	69bb      	ldr	r3, [r7, #24]
 800da86:	1ad3      	subs	r3, r2, r3
 800da88:	683a      	ldr	r2, [r7, #0]
 800da8a:	429a      	cmp	r2, r3
 800da8c:	d803      	bhi.n	800da96 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800da8e:	683b      	ldr	r3, [r7, #0]
 800da90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800da94:	d102      	bne.n	800da9c <SPI_WaitOnFlagUntilTimeout+0x30>
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d101      	bne.n	800daa0 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800da9c:	2303      	movs	r3, #3
 800da9e:	e00f      	b.n	800dac0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	695a      	ldr	r2, [r3, #20]
 800daa6:	68bb      	ldr	r3, [r7, #8]
 800daa8:	4013      	ands	r3, r2
 800daaa:	68ba      	ldr	r2, [r7, #8]
 800daac:	429a      	cmp	r2, r3
 800daae:	bf0c      	ite	eq
 800dab0:	2301      	moveq	r3, #1
 800dab2:	2300      	movne	r3, #0
 800dab4:	b2db      	uxtb	r3, r3
 800dab6:	461a      	mov	r2, r3
 800dab8:	79fb      	ldrb	r3, [r7, #7]
 800daba:	429a      	cmp	r2, r3
 800dabc:	d0df      	beq.n	800da7e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800dabe:	2300      	movs	r3, #0
}
 800dac0:	4618      	mov	r0, r3
 800dac2:	3710      	adds	r7, #16
 800dac4:	46bd      	mov	sp, r7
 800dac6:	bd80      	pop	{r7, pc}

0800dac8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800dac8:	b480      	push	{r7}
 800daca:	b085      	sub	sp, #20
 800dacc:	af00      	add	r7, sp, #0
 800dace:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dad4:	095b      	lsrs	r3, r3, #5
 800dad6:	3301      	adds	r3, #1
 800dad8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	68db      	ldr	r3, [r3, #12]
 800dade:	3301      	adds	r3, #1
 800dae0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800dae2:	68bb      	ldr	r3, [r7, #8]
 800dae4:	3307      	adds	r3, #7
 800dae6:	08db      	lsrs	r3, r3, #3
 800dae8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800daea:	68bb      	ldr	r3, [r7, #8]
 800daec:	68fa      	ldr	r2, [r7, #12]
 800daee:	fb02 f303 	mul.w	r3, r2, r3
}
 800daf2:	4618      	mov	r0, r3
 800daf4:	3714      	adds	r7, #20
 800daf6:	46bd      	mov	sp, r7
 800daf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dafc:	4770      	bx	lr

0800dafe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800dafe:	b580      	push	{r7, lr}
 800db00:	b082      	sub	sp, #8
 800db02:	af00      	add	r7, sp, #0
 800db04:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d101      	bne.n	800db10 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800db0c:	2301      	movs	r3, #1
 800db0e:	e049      	b.n	800dba4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800db16:	b2db      	uxtb	r3, r3
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d106      	bne.n	800db2a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	2200      	movs	r2, #0
 800db20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800db24:	6878      	ldr	r0, [r7, #4]
 800db26:	f7f7 fc8f 	bl	8005448 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	2202      	movs	r2, #2
 800db2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	681a      	ldr	r2, [r3, #0]
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	3304      	adds	r3, #4
 800db3a:	4619      	mov	r1, r3
 800db3c:	4610      	mov	r0, r2
 800db3e:	f000 f949 	bl	800ddd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	2201      	movs	r2, #1
 800db46:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	2201      	movs	r2, #1
 800db4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	2201      	movs	r2, #1
 800db56:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	2201      	movs	r2, #1
 800db5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	2201      	movs	r2, #1
 800db66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	2201      	movs	r2, #1
 800db6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	2201      	movs	r2, #1
 800db76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	2201      	movs	r2, #1
 800db7e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	2201      	movs	r2, #1
 800db86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	2201      	movs	r2, #1
 800db8e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	2201      	movs	r2, #1
 800db96:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	2201      	movs	r2, #1
 800db9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800dba2:	2300      	movs	r3, #0
}
 800dba4:	4618      	mov	r0, r3
 800dba6:	3708      	adds	r7, #8
 800dba8:	46bd      	mov	sp, r7
 800dbaa:	bd80      	pop	{r7, pc}

0800dbac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800dbac:	b580      	push	{r7, lr}
 800dbae:	b086      	sub	sp, #24
 800dbb0:	af00      	add	r7, sp, #0
 800dbb2:	60f8      	str	r0, [r7, #12]
 800dbb4:	60b9      	str	r1, [r7, #8]
 800dbb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800dbb8:	2300      	movs	r3, #0
 800dbba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dbc2:	2b01      	cmp	r3, #1
 800dbc4:	d101      	bne.n	800dbca <HAL_TIM_PWM_ConfigChannel+0x1e>
 800dbc6:	2302      	movs	r3, #2
 800dbc8:	e0ff      	b.n	800ddca <HAL_TIM_PWM_ConfigChannel+0x21e>
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	2201      	movs	r2, #1
 800dbce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	2b14      	cmp	r3, #20
 800dbd6:	f200 80f0 	bhi.w	800ddba <HAL_TIM_PWM_ConfigChannel+0x20e>
 800dbda:	a201      	add	r2, pc, #4	@ (adr r2, 800dbe0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800dbdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbe0:	0800dc35 	.word	0x0800dc35
 800dbe4:	0800ddbb 	.word	0x0800ddbb
 800dbe8:	0800ddbb 	.word	0x0800ddbb
 800dbec:	0800ddbb 	.word	0x0800ddbb
 800dbf0:	0800dc75 	.word	0x0800dc75
 800dbf4:	0800ddbb 	.word	0x0800ddbb
 800dbf8:	0800ddbb 	.word	0x0800ddbb
 800dbfc:	0800ddbb 	.word	0x0800ddbb
 800dc00:	0800dcb7 	.word	0x0800dcb7
 800dc04:	0800ddbb 	.word	0x0800ddbb
 800dc08:	0800ddbb 	.word	0x0800ddbb
 800dc0c:	0800ddbb 	.word	0x0800ddbb
 800dc10:	0800dcf7 	.word	0x0800dcf7
 800dc14:	0800ddbb 	.word	0x0800ddbb
 800dc18:	0800ddbb 	.word	0x0800ddbb
 800dc1c:	0800ddbb 	.word	0x0800ddbb
 800dc20:	0800dd39 	.word	0x0800dd39
 800dc24:	0800ddbb 	.word	0x0800ddbb
 800dc28:	0800ddbb 	.word	0x0800ddbb
 800dc2c:	0800ddbb 	.word	0x0800ddbb
 800dc30:	0800dd79 	.word	0x0800dd79
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	68b9      	ldr	r1, [r7, #8]
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	f000 f976 	bl	800df2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	699a      	ldr	r2, [r3, #24]
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	f042 0208 	orr.w	r2, r2, #8
 800dc4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	699a      	ldr	r2, [r3, #24]
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	f022 0204 	bic.w	r2, r2, #4
 800dc5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	6999      	ldr	r1, [r3, #24]
 800dc66:	68bb      	ldr	r3, [r7, #8]
 800dc68:	691a      	ldr	r2, [r3, #16]
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	430a      	orrs	r2, r1
 800dc70:	619a      	str	r2, [r3, #24]
      break;
 800dc72:	e0a5      	b.n	800ddc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	68b9      	ldr	r1, [r7, #8]
 800dc7a:	4618      	mov	r0, r3
 800dc7c:	f000 f9e6 	bl	800e04c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	699a      	ldr	r2, [r3, #24]
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dc8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	699a      	ldr	r2, [r3, #24]
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dc9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	6999      	ldr	r1, [r3, #24]
 800dca6:	68bb      	ldr	r3, [r7, #8]
 800dca8:	691b      	ldr	r3, [r3, #16]
 800dcaa:	021a      	lsls	r2, r3, #8
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	430a      	orrs	r2, r1
 800dcb2:	619a      	str	r2, [r3, #24]
      break;
 800dcb4:	e084      	b.n	800ddc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	68b9      	ldr	r1, [r7, #8]
 800dcbc:	4618      	mov	r0, r3
 800dcbe:	f000 fa4f 	bl	800e160 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	69da      	ldr	r2, [r3, #28]
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	f042 0208 	orr.w	r2, r2, #8
 800dcd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	69da      	ldr	r2, [r3, #28]
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	f022 0204 	bic.w	r2, r2, #4
 800dce0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	69d9      	ldr	r1, [r3, #28]
 800dce8:	68bb      	ldr	r3, [r7, #8]
 800dcea:	691a      	ldr	r2, [r3, #16]
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	430a      	orrs	r2, r1
 800dcf2:	61da      	str	r2, [r3, #28]
      break;
 800dcf4:	e064      	b.n	800ddc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	68b9      	ldr	r1, [r7, #8]
 800dcfc:	4618      	mov	r0, r3
 800dcfe:	f000 fab7 	bl	800e270 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	69da      	ldr	r2, [r3, #28]
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dd10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	69da      	ldr	r2, [r3, #28]
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dd20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	69d9      	ldr	r1, [r3, #28]
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	691b      	ldr	r3, [r3, #16]
 800dd2c:	021a      	lsls	r2, r3, #8
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	430a      	orrs	r2, r1
 800dd34:	61da      	str	r2, [r3, #28]
      break;
 800dd36:	e043      	b.n	800ddc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	68b9      	ldr	r1, [r7, #8]
 800dd3e:	4618      	mov	r0, r3
 800dd40:	f000 fb00 	bl	800e344 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	f042 0208 	orr.w	r2, r2, #8
 800dd52:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	681b      	ldr	r3, [r3, #0]
 800dd5e:	f022 0204 	bic.w	r2, r2, #4
 800dd62:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800dd6a:	68bb      	ldr	r3, [r7, #8]
 800dd6c:	691a      	ldr	r2, [r3, #16]
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	430a      	orrs	r2, r1
 800dd74:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800dd76:	e023      	b.n	800ddc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	68b9      	ldr	r1, [r7, #8]
 800dd7e:	4618      	mov	r0, r3
 800dd80:	f000 fb44 	bl	800e40c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dd92:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dda2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ddaa:	68bb      	ldr	r3, [r7, #8]
 800ddac:	691b      	ldr	r3, [r3, #16]
 800ddae:	021a      	lsls	r2, r3, #8
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	430a      	orrs	r2, r1
 800ddb6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ddb8:	e002      	b.n	800ddc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800ddba:	2301      	movs	r3, #1
 800ddbc:	75fb      	strb	r3, [r7, #23]
      break;
 800ddbe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	2200      	movs	r2, #0
 800ddc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ddc8:	7dfb      	ldrb	r3, [r7, #23]
}
 800ddca:	4618      	mov	r0, r3
 800ddcc:	3718      	adds	r7, #24
 800ddce:	46bd      	mov	sp, r7
 800ddd0:	bd80      	pop	{r7, pc}
 800ddd2:	bf00      	nop

0800ddd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ddd4:	b480      	push	{r7}
 800ddd6:	b085      	sub	sp, #20
 800ddd8:	af00      	add	r7, sp, #0
 800ddda:	6078      	str	r0, [r7, #4]
 800dddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	4a47      	ldr	r2, [pc, #284]	@ (800df04 <TIM_Base_SetConfig+0x130>)
 800dde8:	4293      	cmp	r3, r2
 800ddea:	d013      	beq.n	800de14 <TIM_Base_SetConfig+0x40>
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ddf2:	d00f      	beq.n	800de14 <TIM_Base_SetConfig+0x40>
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	4a44      	ldr	r2, [pc, #272]	@ (800df08 <TIM_Base_SetConfig+0x134>)
 800ddf8:	4293      	cmp	r3, r2
 800ddfa:	d00b      	beq.n	800de14 <TIM_Base_SetConfig+0x40>
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	4a43      	ldr	r2, [pc, #268]	@ (800df0c <TIM_Base_SetConfig+0x138>)
 800de00:	4293      	cmp	r3, r2
 800de02:	d007      	beq.n	800de14 <TIM_Base_SetConfig+0x40>
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	4a42      	ldr	r2, [pc, #264]	@ (800df10 <TIM_Base_SetConfig+0x13c>)
 800de08:	4293      	cmp	r3, r2
 800de0a:	d003      	beq.n	800de14 <TIM_Base_SetConfig+0x40>
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	4a41      	ldr	r2, [pc, #260]	@ (800df14 <TIM_Base_SetConfig+0x140>)
 800de10:	4293      	cmp	r3, r2
 800de12:	d108      	bne.n	800de26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800de1c:	683b      	ldr	r3, [r7, #0]
 800de1e:	685b      	ldr	r3, [r3, #4]
 800de20:	68fa      	ldr	r2, [r7, #12]
 800de22:	4313      	orrs	r3, r2
 800de24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	4a36      	ldr	r2, [pc, #216]	@ (800df04 <TIM_Base_SetConfig+0x130>)
 800de2a:	4293      	cmp	r3, r2
 800de2c:	d027      	beq.n	800de7e <TIM_Base_SetConfig+0xaa>
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800de34:	d023      	beq.n	800de7e <TIM_Base_SetConfig+0xaa>
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	4a33      	ldr	r2, [pc, #204]	@ (800df08 <TIM_Base_SetConfig+0x134>)
 800de3a:	4293      	cmp	r3, r2
 800de3c:	d01f      	beq.n	800de7e <TIM_Base_SetConfig+0xaa>
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	4a32      	ldr	r2, [pc, #200]	@ (800df0c <TIM_Base_SetConfig+0x138>)
 800de42:	4293      	cmp	r3, r2
 800de44:	d01b      	beq.n	800de7e <TIM_Base_SetConfig+0xaa>
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	4a31      	ldr	r2, [pc, #196]	@ (800df10 <TIM_Base_SetConfig+0x13c>)
 800de4a:	4293      	cmp	r3, r2
 800de4c:	d017      	beq.n	800de7e <TIM_Base_SetConfig+0xaa>
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	4a30      	ldr	r2, [pc, #192]	@ (800df14 <TIM_Base_SetConfig+0x140>)
 800de52:	4293      	cmp	r3, r2
 800de54:	d013      	beq.n	800de7e <TIM_Base_SetConfig+0xaa>
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	4a2f      	ldr	r2, [pc, #188]	@ (800df18 <TIM_Base_SetConfig+0x144>)
 800de5a:	4293      	cmp	r3, r2
 800de5c:	d00f      	beq.n	800de7e <TIM_Base_SetConfig+0xaa>
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	4a2e      	ldr	r2, [pc, #184]	@ (800df1c <TIM_Base_SetConfig+0x148>)
 800de62:	4293      	cmp	r3, r2
 800de64:	d00b      	beq.n	800de7e <TIM_Base_SetConfig+0xaa>
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	4a2d      	ldr	r2, [pc, #180]	@ (800df20 <TIM_Base_SetConfig+0x14c>)
 800de6a:	4293      	cmp	r3, r2
 800de6c:	d007      	beq.n	800de7e <TIM_Base_SetConfig+0xaa>
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	4a2c      	ldr	r2, [pc, #176]	@ (800df24 <TIM_Base_SetConfig+0x150>)
 800de72:	4293      	cmp	r3, r2
 800de74:	d003      	beq.n	800de7e <TIM_Base_SetConfig+0xaa>
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	4a2b      	ldr	r2, [pc, #172]	@ (800df28 <TIM_Base_SetConfig+0x154>)
 800de7a:	4293      	cmp	r3, r2
 800de7c:	d108      	bne.n	800de90 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800de84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800de86:	683b      	ldr	r3, [r7, #0]
 800de88:	68db      	ldr	r3, [r3, #12]
 800de8a:	68fa      	ldr	r2, [r7, #12]
 800de8c:	4313      	orrs	r3, r2
 800de8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800de96:	683b      	ldr	r3, [r7, #0]
 800de98:	695b      	ldr	r3, [r3, #20]
 800de9a:	4313      	orrs	r3, r2
 800de9c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	689a      	ldr	r2, [r3, #8]
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800dea6:	683b      	ldr	r3, [r7, #0]
 800dea8:	681a      	ldr	r2, [r3, #0]
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	4a14      	ldr	r2, [pc, #80]	@ (800df04 <TIM_Base_SetConfig+0x130>)
 800deb2:	4293      	cmp	r3, r2
 800deb4:	d00f      	beq.n	800ded6 <TIM_Base_SetConfig+0x102>
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	4a16      	ldr	r2, [pc, #88]	@ (800df14 <TIM_Base_SetConfig+0x140>)
 800deba:	4293      	cmp	r3, r2
 800debc:	d00b      	beq.n	800ded6 <TIM_Base_SetConfig+0x102>
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	4a15      	ldr	r2, [pc, #84]	@ (800df18 <TIM_Base_SetConfig+0x144>)
 800dec2:	4293      	cmp	r3, r2
 800dec4:	d007      	beq.n	800ded6 <TIM_Base_SetConfig+0x102>
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	4a14      	ldr	r2, [pc, #80]	@ (800df1c <TIM_Base_SetConfig+0x148>)
 800deca:	4293      	cmp	r3, r2
 800decc:	d003      	beq.n	800ded6 <TIM_Base_SetConfig+0x102>
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	4a13      	ldr	r2, [pc, #76]	@ (800df20 <TIM_Base_SetConfig+0x14c>)
 800ded2:	4293      	cmp	r3, r2
 800ded4:	d103      	bne.n	800dede <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ded6:	683b      	ldr	r3, [r7, #0]
 800ded8:	691a      	ldr	r2, [r3, #16]
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	f043 0204 	orr.w	r2, r3, #4
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	2201      	movs	r2, #1
 800deee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	68fa      	ldr	r2, [r7, #12]
 800def4:	601a      	str	r2, [r3, #0]
}
 800def6:	bf00      	nop
 800def8:	3714      	adds	r7, #20
 800defa:	46bd      	mov	sp, r7
 800defc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df00:	4770      	bx	lr
 800df02:	bf00      	nop
 800df04:	40010000 	.word	0x40010000
 800df08:	40000400 	.word	0x40000400
 800df0c:	40000800 	.word	0x40000800
 800df10:	40000c00 	.word	0x40000c00
 800df14:	40010400 	.word	0x40010400
 800df18:	40014000 	.word	0x40014000
 800df1c:	40014400 	.word	0x40014400
 800df20:	40014800 	.word	0x40014800
 800df24:	4000e000 	.word	0x4000e000
 800df28:	4000e400 	.word	0x4000e400

0800df2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800df2c:	b480      	push	{r7}
 800df2e:	b087      	sub	sp, #28
 800df30:	af00      	add	r7, sp, #0
 800df32:	6078      	str	r0, [r7, #4]
 800df34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	6a1b      	ldr	r3, [r3, #32]
 800df3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	6a1b      	ldr	r3, [r3, #32]
 800df40:	f023 0201 	bic.w	r2, r3, #1
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	685b      	ldr	r3, [r3, #4]
 800df4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	699b      	ldr	r3, [r3, #24]
 800df52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800df54:	68fa      	ldr	r2, [r7, #12]
 800df56:	4b37      	ldr	r3, [pc, #220]	@ (800e034 <TIM_OC1_SetConfig+0x108>)
 800df58:	4013      	ands	r3, r2
 800df5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	f023 0303 	bic.w	r3, r3, #3
 800df62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800df64:	683b      	ldr	r3, [r7, #0]
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	68fa      	ldr	r2, [r7, #12]
 800df6a:	4313      	orrs	r3, r2
 800df6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800df6e:	697b      	ldr	r3, [r7, #20]
 800df70:	f023 0302 	bic.w	r3, r3, #2
 800df74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800df76:	683b      	ldr	r3, [r7, #0]
 800df78:	689b      	ldr	r3, [r3, #8]
 800df7a:	697a      	ldr	r2, [r7, #20]
 800df7c:	4313      	orrs	r3, r2
 800df7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	4a2d      	ldr	r2, [pc, #180]	@ (800e038 <TIM_OC1_SetConfig+0x10c>)
 800df84:	4293      	cmp	r3, r2
 800df86:	d00f      	beq.n	800dfa8 <TIM_OC1_SetConfig+0x7c>
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	4a2c      	ldr	r2, [pc, #176]	@ (800e03c <TIM_OC1_SetConfig+0x110>)
 800df8c:	4293      	cmp	r3, r2
 800df8e:	d00b      	beq.n	800dfa8 <TIM_OC1_SetConfig+0x7c>
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	4a2b      	ldr	r2, [pc, #172]	@ (800e040 <TIM_OC1_SetConfig+0x114>)
 800df94:	4293      	cmp	r3, r2
 800df96:	d007      	beq.n	800dfa8 <TIM_OC1_SetConfig+0x7c>
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	4a2a      	ldr	r2, [pc, #168]	@ (800e044 <TIM_OC1_SetConfig+0x118>)
 800df9c:	4293      	cmp	r3, r2
 800df9e:	d003      	beq.n	800dfa8 <TIM_OC1_SetConfig+0x7c>
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	4a29      	ldr	r2, [pc, #164]	@ (800e048 <TIM_OC1_SetConfig+0x11c>)
 800dfa4:	4293      	cmp	r3, r2
 800dfa6:	d10c      	bne.n	800dfc2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800dfa8:	697b      	ldr	r3, [r7, #20]
 800dfaa:	f023 0308 	bic.w	r3, r3, #8
 800dfae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800dfb0:	683b      	ldr	r3, [r7, #0]
 800dfb2:	68db      	ldr	r3, [r3, #12]
 800dfb4:	697a      	ldr	r2, [r7, #20]
 800dfb6:	4313      	orrs	r3, r2
 800dfb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800dfba:	697b      	ldr	r3, [r7, #20]
 800dfbc:	f023 0304 	bic.w	r3, r3, #4
 800dfc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	4a1c      	ldr	r2, [pc, #112]	@ (800e038 <TIM_OC1_SetConfig+0x10c>)
 800dfc6:	4293      	cmp	r3, r2
 800dfc8:	d00f      	beq.n	800dfea <TIM_OC1_SetConfig+0xbe>
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	4a1b      	ldr	r2, [pc, #108]	@ (800e03c <TIM_OC1_SetConfig+0x110>)
 800dfce:	4293      	cmp	r3, r2
 800dfd0:	d00b      	beq.n	800dfea <TIM_OC1_SetConfig+0xbe>
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	4a1a      	ldr	r2, [pc, #104]	@ (800e040 <TIM_OC1_SetConfig+0x114>)
 800dfd6:	4293      	cmp	r3, r2
 800dfd8:	d007      	beq.n	800dfea <TIM_OC1_SetConfig+0xbe>
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	4a19      	ldr	r2, [pc, #100]	@ (800e044 <TIM_OC1_SetConfig+0x118>)
 800dfde:	4293      	cmp	r3, r2
 800dfe0:	d003      	beq.n	800dfea <TIM_OC1_SetConfig+0xbe>
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	4a18      	ldr	r2, [pc, #96]	@ (800e048 <TIM_OC1_SetConfig+0x11c>)
 800dfe6:	4293      	cmp	r3, r2
 800dfe8:	d111      	bne.n	800e00e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800dfea:	693b      	ldr	r3, [r7, #16]
 800dfec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dff0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800dff2:	693b      	ldr	r3, [r7, #16]
 800dff4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800dff8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	695b      	ldr	r3, [r3, #20]
 800dffe:	693a      	ldr	r2, [r7, #16]
 800e000:	4313      	orrs	r3, r2
 800e002:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e004:	683b      	ldr	r3, [r7, #0]
 800e006:	699b      	ldr	r3, [r3, #24]
 800e008:	693a      	ldr	r2, [r7, #16]
 800e00a:	4313      	orrs	r3, r2
 800e00c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	693a      	ldr	r2, [r7, #16]
 800e012:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	68fa      	ldr	r2, [r7, #12]
 800e018:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e01a:	683b      	ldr	r3, [r7, #0]
 800e01c:	685a      	ldr	r2, [r3, #4]
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	697a      	ldr	r2, [r7, #20]
 800e026:	621a      	str	r2, [r3, #32]
}
 800e028:	bf00      	nop
 800e02a:	371c      	adds	r7, #28
 800e02c:	46bd      	mov	sp, r7
 800e02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e032:	4770      	bx	lr
 800e034:	fffeff8f 	.word	0xfffeff8f
 800e038:	40010000 	.word	0x40010000
 800e03c:	40010400 	.word	0x40010400
 800e040:	40014000 	.word	0x40014000
 800e044:	40014400 	.word	0x40014400
 800e048:	40014800 	.word	0x40014800

0800e04c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e04c:	b480      	push	{r7}
 800e04e:	b087      	sub	sp, #28
 800e050:	af00      	add	r7, sp, #0
 800e052:	6078      	str	r0, [r7, #4]
 800e054:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	6a1b      	ldr	r3, [r3, #32]
 800e05a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	6a1b      	ldr	r3, [r3, #32]
 800e060:	f023 0210 	bic.w	r2, r3, #16
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	685b      	ldr	r3, [r3, #4]
 800e06c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	699b      	ldr	r3, [r3, #24]
 800e072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e074:	68fa      	ldr	r2, [r7, #12]
 800e076:	4b34      	ldr	r3, [pc, #208]	@ (800e148 <TIM_OC2_SetConfig+0xfc>)
 800e078:	4013      	ands	r3, r2
 800e07a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e082:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e084:	683b      	ldr	r3, [r7, #0]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	021b      	lsls	r3, r3, #8
 800e08a:	68fa      	ldr	r2, [r7, #12]
 800e08c:	4313      	orrs	r3, r2
 800e08e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e090:	697b      	ldr	r3, [r7, #20]
 800e092:	f023 0320 	bic.w	r3, r3, #32
 800e096:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e098:	683b      	ldr	r3, [r7, #0]
 800e09a:	689b      	ldr	r3, [r3, #8]
 800e09c:	011b      	lsls	r3, r3, #4
 800e09e:	697a      	ldr	r2, [r7, #20]
 800e0a0:	4313      	orrs	r3, r2
 800e0a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	4a29      	ldr	r2, [pc, #164]	@ (800e14c <TIM_OC2_SetConfig+0x100>)
 800e0a8:	4293      	cmp	r3, r2
 800e0aa:	d003      	beq.n	800e0b4 <TIM_OC2_SetConfig+0x68>
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	4a28      	ldr	r2, [pc, #160]	@ (800e150 <TIM_OC2_SetConfig+0x104>)
 800e0b0:	4293      	cmp	r3, r2
 800e0b2:	d10d      	bne.n	800e0d0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e0b4:	697b      	ldr	r3, [r7, #20]
 800e0b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e0ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e0bc:	683b      	ldr	r3, [r7, #0]
 800e0be:	68db      	ldr	r3, [r3, #12]
 800e0c0:	011b      	lsls	r3, r3, #4
 800e0c2:	697a      	ldr	r2, [r7, #20]
 800e0c4:	4313      	orrs	r3, r2
 800e0c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e0c8:	697b      	ldr	r3, [r7, #20]
 800e0ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e0ce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	4a1e      	ldr	r2, [pc, #120]	@ (800e14c <TIM_OC2_SetConfig+0x100>)
 800e0d4:	4293      	cmp	r3, r2
 800e0d6:	d00f      	beq.n	800e0f8 <TIM_OC2_SetConfig+0xac>
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	4a1d      	ldr	r2, [pc, #116]	@ (800e150 <TIM_OC2_SetConfig+0x104>)
 800e0dc:	4293      	cmp	r3, r2
 800e0de:	d00b      	beq.n	800e0f8 <TIM_OC2_SetConfig+0xac>
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	4a1c      	ldr	r2, [pc, #112]	@ (800e154 <TIM_OC2_SetConfig+0x108>)
 800e0e4:	4293      	cmp	r3, r2
 800e0e6:	d007      	beq.n	800e0f8 <TIM_OC2_SetConfig+0xac>
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	4a1b      	ldr	r2, [pc, #108]	@ (800e158 <TIM_OC2_SetConfig+0x10c>)
 800e0ec:	4293      	cmp	r3, r2
 800e0ee:	d003      	beq.n	800e0f8 <TIM_OC2_SetConfig+0xac>
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	4a1a      	ldr	r2, [pc, #104]	@ (800e15c <TIM_OC2_SetConfig+0x110>)
 800e0f4:	4293      	cmp	r3, r2
 800e0f6:	d113      	bne.n	800e120 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e0f8:	693b      	ldr	r3, [r7, #16]
 800e0fa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e0fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e100:	693b      	ldr	r3, [r7, #16]
 800e102:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e106:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e108:	683b      	ldr	r3, [r7, #0]
 800e10a:	695b      	ldr	r3, [r3, #20]
 800e10c:	009b      	lsls	r3, r3, #2
 800e10e:	693a      	ldr	r2, [r7, #16]
 800e110:	4313      	orrs	r3, r2
 800e112:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e114:	683b      	ldr	r3, [r7, #0]
 800e116:	699b      	ldr	r3, [r3, #24]
 800e118:	009b      	lsls	r3, r3, #2
 800e11a:	693a      	ldr	r2, [r7, #16]
 800e11c:	4313      	orrs	r3, r2
 800e11e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	693a      	ldr	r2, [r7, #16]
 800e124:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	68fa      	ldr	r2, [r7, #12]
 800e12a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e12c:	683b      	ldr	r3, [r7, #0]
 800e12e:	685a      	ldr	r2, [r3, #4]
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	697a      	ldr	r2, [r7, #20]
 800e138:	621a      	str	r2, [r3, #32]
}
 800e13a:	bf00      	nop
 800e13c:	371c      	adds	r7, #28
 800e13e:	46bd      	mov	sp, r7
 800e140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e144:	4770      	bx	lr
 800e146:	bf00      	nop
 800e148:	feff8fff 	.word	0xfeff8fff
 800e14c:	40010000 	.word	0x40010000
 800e150:	40010400 	.word	0x40010400
 800e154:	40014000 	.word	0x40014000
 800e158:	40014400 	.word	0x40014400
 800e15c:	40014800 	.word	0x40014800

0800e160 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e160:	b480      	push	{r7}
 800e162:	b087      	sub	sp, #28
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
 800e168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	6a1b      	ldr	r3, [r3, #32]
 800e16e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	6a1b      	ldr	r3, [r3, #32]
 800e174:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	685b      	ldr	r3, [r3, #4]
 800e180:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	69db      	ldr	r3, [r3, #28]
 800e186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e188:	68fa      	ldr	r2, [r7, #12]
 800e18a:	4b33      	ldr	r3, [pc, #204]	@ (800e258 <TIM_OC3_SetConfig+0xf8>)
 800e18c:	4013      	ands	r3, r2
 800e18e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	f023 0303 	bic.w	r3, r3, #3
 800e196:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e198:	683b      	ldr	r3, [r7, #0]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	68fa      	ldr	r2, [r7, #12]
 800e19e:	4313      	orrs	r3, r2
 800e1a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e1a2:	697b      	ldr	r3, [r7, #20]
 800e1a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e1a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e1aa:	683b      	ldr	r3, [r7, #0]
 800e1ac:	689b      	ldr	r3, [r3, #8]
 800e1ae:	021b      	lsls	r3, r3, #8
 800e1b0:	697a      	ldr	r2, [r7, #20]
 800e1b2:	4313      	orrs	r3, r2
 800e1b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	4a28      	ldr	r2, [pc, #160]	@ (800e25c <TIM_OC3_SetConfig+0xfc>)
 800e1ba:	4293      	cmp	r3, r2
 800e1bc:	d003      	beq.n	800e1c6 <TIM_OC3_SetConfig+0x66>
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	4a27      	ldr	r2, [pc, #156]	@ (800e260 <TIM_OC3_SetConfig+0x100>)
 800e1c2:	4293      	cmp	r3, r2
 800e1c4:	d10d      	bne.n	800e1e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e1c6:	697b      	ldr	r3, [r7, #20]
 800e1c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e1cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e1ce:	683b      	ldr	r3, [r7, #0]
 800e1d0:	68db      	ldr	r3, [r3, #12]
 800e1d2:	021b      	lsls	r3, r3, #8
 800e1d4:	697a      	ldr	r2, [r7, #20]
 800e1d6:	4313      	orrs	r3, r2
 800e1d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e1da:	697b      	ldr	r3, [r7, #20]
 800e1dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e1e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	4a1d      	ldr	r2, [pc, #116]	@ (800e25c <TIM_OC3_SetConfig+0xfc>)
 800e1e6:	4293      	cmp	r3, r2
 800e1e8:	d00f      	beq.n	800e20a <TIM_OC3_SetConfig+0xaa>
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	4a1c      	ldr	r2, [pc, #112]	@ (800e260 <TIM_OC3_SetConfig+0x100>)
 800e1ee:	4293      	cmp	r3, r2
 800e1f0:	d00b      	beq.n	800e20a <TIM_OC3_SetConfig+0xaa>
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	4a1b      	ldr	r2, [pc, #108]	@ (800e264 <TIM_OC3_SetConfig+0x104>)
 800e1f6:	4293      	cmp	r3, r2
 800e1f8:	d007      	beq.n	800e20a <TIM_OC3_SetConfig+0xaa>
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	4a1a      	ldr	r2, [pc, #104]	@ (800e268 <TIM_OC3_SetConfig+0x108>)
 800e1fe:	4293      	cmp	r3, r2
 800e200:	d003      	beq.n	800e20a <TIM_OC3_SetConfig+0xaa>
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	4a19      	ldr	r2, [pc, #100]	@ (800e26c <TIM_OC3_SetConfig+0x10c>)
 800e206:	4293      	cmp	r3, r2
 800e208:	d113      	bne.n	800e232 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e20a:	693b      	ldr	r3, [r7, #16]
 800e20c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e210:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e212:	693b      	ldr	r3, [r7, #16]
 800e214:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e218:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e21a:	683b      	ldr	r3, [r7, #0]
 800e21c:	695b      	ldr	r3, [r3, #20]
 800e21e:	011b      	lsls	r3, r3, #4
 800e220:	693a      	ldr	r2, [r7, #16]
 800e222:	4313      	orrs	r3, r2
 800e224:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e226:	683b      	ldr	r3, [r7, #0]
 800e228:	699b      	ldr	r3, [r3, #24]
 800e22a:	011b      	lsls	r3, r3, #4
 800e22c:	693a      	ldr	r2, [r7, #16]
 800e22e:	4313      	orrs	r3, r2
 800e230:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	693a      	ldr	r2, [r7, #16]
 800e236:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	68fa      	ldr	r2, [r7, #12]
 800e23c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e23e:	683b      	ldr	r3, [r7, #0]
 800e240:	685a      	ldr	r2, [r3, #4]
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	697a      	ldr	r2, [r7, #20]
 800e24a:	621a      	str	r2, [r3, #32]
}
 800e24c:	bf00      	nop
 800e24e:	371c      	adds	r7, #28
 800e250:	46bd      	mov	sp, r7
 800e252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e256:	4770      	bx	lr
 800e258:	fffeff8f 	.word	0xfffeff8f
 800e25c:	40010000 	.word	0x40010000
 800e260:	40010400 	.word	0x40010400
 800e264:	40014000 	.word	0x40014000
 800e268:	40014400 	.word	0x40014400
 800e26c:	40014800 	.word	0x40014800

0800e270 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e270:	b480      	push	{r7}
 800e272:	b087      	sub	sp, #28
 800e274:	af00      	add	r7, sp, #0
 800e276:	6078      	str	r0, [r7, #4]
 800e278:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	6a1b      	ldr	r3, [r3, #32]
 800e27e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	6a1b      	ldr	r3, [r3, #32]
 800e284:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	685b      	ldr	r3, [r3, #4]
 800e290:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	69db      	ldr	r3, [r3, #28]
 800e296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e298:	68fa      	ldr	r2, [r7, #12]
 800e29a:	4b24      	ldr	r3, [pc, #144]	@ (800e32c <TIM_OC4_SetConfig+0xbc>)
 800e29c:	4013      	ands	r3, r2
 800e29e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e2a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e2a8:	683b      	ldr	r3, [r7, #0]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	021b      	lsls	r3, r3, #8
 800e2ae:	68fa      	ldr	r2, [r7, #12]
 800e2b0:	4313      	orrs	r3, r2
 800e2b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e2b4:	693b      	ldr	r3, [r7, #16]
 800e2b6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e2ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e2bc:	683b      	ldr	r3, [r7, #0]
 800e2be:	689b      	ldr	r3, [r3, #8]
 800e2c0:	031b      	lsls	r3, r3, #12
 800e2c2:	693a      	ldr	r2, [r7, #16]
 800e2c4:	4313      	orrs	r3, r2
 800e2c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	4a19      	ldr	r2, [pc, #100]	@ (800e330 <TIM_OC4_SetConfig+0xc0>)
 800e2cc:	4293      	cmp	r3, r2
 800e2ce:	d00f      	beq.n	800e2f0 <TIM_OC4_SetConfig+0x80>
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	4a18      	ldr	r2, [pc, #96]	@ (800e334 <TIM_OC4_SetConfig+0xc4>)
 800e2d4:	4293      	cmp	r3, r2
 800e2d6:	d00b      	beq.n	800e2f0 <TIM_OC4_SetConfig+0x80>
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	4a17      	ldr	r2, [pc, #92]	@ (800e338 <TIM_OC4_SetConfig+0xc8>)
 800e2dc:	4293      	cmp	r3, r2
 800e2de:	d007      	beq.n	800e2f0 <TIM_OC4_SetConfig+0x80>
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	4a16      	ldr	r2, [pc, #88]	@ (800e33c <TIM_OC4_SetConfig+0xcc>)
 800e2e4:	4293      	cmp	r3, r2
 800e2e6:	d003      	beq.n	800e2f0 <TIM_OC4_SetConfig+0x80>
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	4a15      	ldr	r2, [pc, #84]	@ (800e340 <TIM_OC4_SetConfig+0xd0>)
 800e2ec:	4293      	cmp	r3, r2
 800e2ee:	d109      	bne.n	800e304 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e2f0:	697b      	ldr	r3, [r7, #20]
 800e2f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e2f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e2f8:	683b      	ldr	r3, [r7, #0]
 800e2fa:	695b      	ldr	r3, [r3, #20]
 800e2fc:	019b      	lsls	r3, r3, #6
 800e2fe:	697a      	ldr	r2, [r7, #20]
 800e300:	4313      	orrs	r3, r2
 800e302:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	697a      	ldr	r2, [r7, #20]
 800e308:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	68fa      	ldr	r2, [r7, #12]
 800e30e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e310:	683b      	ldr	r3, [r7, #0]
 800e312:	685a      	ldr	r2, [r3, #4]
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	693a      	ldr	r2, [r7, #16]
 800e31c:	621a      	str	r2, [r3, #32]
}
 800e31e:	bf00      	nop
 800e320:	371c      	adds	r7, #28
 800e322:	46bd      	mov	sp, r7
 800e324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e328:	4770      	bx	lr
 800e32a:	bf00      	nop
 800e32c:	feff8fff 	.word	0xfeff8fff
 800e330:	40010000 	.word	0x40010000
 800e334:	40010400 	.word	0x40010400
 800e338:	40014000 	.word	0x40014000
 800e33c:	40014400 	.word	0x40014400
 800e340:	40014800 	.word	0x40014800

0800e344 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e344:	b480      	push	{r7}
 800e346:	b087      	sub	sp, #28
 800e348:	af00      	add	r7, sp, #0
 800e34a:	6078      	str	r0, [r7, #4]
 800e34c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	6a1b      	ldr	r3, [r3, #32]
 800e352:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	6a1b      	ldr	r3, [r3, #32]
 800e358:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	685b      	ldr	r3, [r3, #4]
 800e364:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e36a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e36c:	68fa      	ldr	r2, [r7, #12]
 800e36e:	4b21      	ldr	r3, [pc, #132]	@ (800e3f4 <TIM_OC5_SetConfig+0xb0>)
 800e370:	4013      	ands	r3, r2
 800e372:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e374:	683b      	ldr	r3, [r7, #0]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	68fa      	ldr	r2, [r7, #12]
 800e37a:	4313      	orrs	r3, r2
 800e37c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e37e:	693b      	ldr	r3, [r7, #16]
 800e380:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800e384:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e386:	683b      	ldr	r3, [r7, #0]
 800e388:	689b      	ldr	r3, [r3, #8]
 800e38a:	041b      	lsls	r3, r3, #16
 800e38c:	693a      	ldr	r2, [r7, #16]
 800e38e:	4313      	orrs	r3, r2
 800e390:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	4a18      	ldr	r2, [pc, #96]	@ (800e3f8 <TIM_OC5_SetConfig+0xb4>)
 800e396:	4293      	cmp	r3, r2
 800e398:	d00f      	beq.n	800e3ba <TIM_OC5_SetConfig+0x76>
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	4a17      	ldr	r2, [pc, #92]	@ (800e3fc <TIM_OC5_SetConfig+0xb8>)
 800e39e:	4293      	cmp	r3, r2
 800e3a0:	d00b      	beq.n	800e3ba <TIM_OC5_SetConfig+0x76>
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	4a16      	ldr	r2, [pc, #88]	@ (800e400 <TIM_OC5_SetConfig+0xbc>)
 800e3a6:	4293      	cmp	r3, r2
 800e3a8:	d007      	beq.n	800e3ba <TIM_OC5_SetConfig+0x76>
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	4a15      	ldr	r2, [pc, #84]	@ (800e404 <TIM_OC5_SetConfig+0xc0>)
 800e3ae:	4293      	cmp	r3, r2
 800e3b0:	d003      	beq.n	800e3ba <TIM_OC5_SetConfig+0x76>
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	4a14      	ldr	r2, [pc, #80]	@ (800e408 <TIM_OC5_SetConfig+0xc4>)
 800e3b6:	4293      	cmp	r3, r2
 800e3b8:	d109      	bne.n	800e3ce <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e3ba:	697b      	ldr	r3, [r7, #20]
 800e3bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e3c0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e3c2:	683b      	ldr	r3, [r7, #0]
 800e3c4:	695b      	ldr	r3, [r3, #20]
 800e3c6:	021b      	lsls	r3, r3, #8
 800e3c8:	697a      	ldr	r2, [r7, #20]
 800e3ca:	4313      	orrs	r3, r2
 800e3cc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	697a      	ldr	r2, [r7, #20]
 800e3d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	68fa      	ldr	r2, [r7, #12]
 800e3d8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e3da:	683b      	ldr	r3, [r7, #0]
 800e3dc:	685a      	ldr	r2, [r3, #4]
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	693a      	ldr	r2, [r7, #16]
 800e3e6:	621a      	str	r2, [r3, #32]
}
 800e3e8:	bf00      	nop
 800e3ea:	371c      	adds	r7, #28
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3f2:	4770      	bx	lr
 800e3f4:	fffeff8f 	.word	0xfffeff8f
 800e3f8:	40010000 	.word	0x40010000
 800e3fc:	40010400 	.word	0x40010400
 800e400:	40014000 	.word	0x40014000
 800e404:	40014400 	.word	0x40014400
 800e408:	40014800 	.word	0x40014800

0800e40c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800e40c:	b480      	push	{r7}
 800e40e:	b087      	sub	sp, #28
 800e410:	af00      	add	r7, sp, #0
 800e412:	6078      	str	r0, [r7, #4]
 800e414:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	6a1b      	ldr	r3, [r3, #32]
 800e41a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	6a1b      	ldr	r3, [r3, #32]
 800e420:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	685b      	ldr	r3, [r3, #4]
 800e42c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e434:	68fa      	ldr	r2, [r7, #12]
 800e436:	4b22      	ldr	r3, [pc, #136]	@ (800e4c0 <TIM_OC6_SetConfig+0xb4>)
 800e438:	4013      	ands	r3, r2
 800e43a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e43c:	683b      	ldr	r3, [r7, #0]
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	021b      	lsls	r3, r3, #8
 800e442:	68fa      	ldr	r2, [r7, #12]
 800e444:	4313      	orrs	r3, r2
 800e446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e448:	693b      	ldr	r3, [r7, #16]
 800e44a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e44e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e450:	683b      	ldr	r3, [r7, #0]
 800e452:	689b      	ldr	r3, [r3, #8]
 800e454:	051b      	lsls	r3, r3, #20
 800e456:	693a      	ldr	r2, [r7, #16]
 800e458:	4313      	orrs	r3, r2
 800e45a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	4a19      	ldr	r2, [pc, #100]	@ (800e4c4 <TIM_OC6_SetConfig+0xb8>)
 800e460:	4293      	cmp	r3, r2
 800e462:	d00f      	beq.n	800e484 <TIM_OC6_SetConfig+0x78>
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	4a18      	ldr	r2, [pc, #96]	@ (800e4c8 <TIM_OC6_SetConfig+0xbc>)
 800e468:	4293      	cmp	r3, r2
 800e46a:	d00b      	beq.n	800e484 <TIM_OC6_SetConfig+0x78>
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	4a17      	ldr	r2, [pc, #92]	@ (800e4cc <TIM_OC6_SetConfig+0xc0>)
 800e470:	4293      	cmp	r3, r2
 800e472:	d007      	beq.n	800e484 <TIM_OC6_SetConfig+0x78>
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	4a16      	ldr	r2, [pc, #88]	@ (800e4d0 <TIM_OC6_SetConfig+0xc4>)
 800e478:	4293      	cmp	r3, r2
 800e47a:	d003      	beq.n	800e484 <TIM_OC6_SetConfig+0x78>
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	4a15      	ldr	r2, [pc, #84]	@ (800e4d4 <TIM_OC6_SetConfig+0xc8>)
 800e480:	4293      	cmp	r3, r2
 800e482:	d109      	bne.n	800e498 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e484:	697b      	ldr	r3, [r7, #20]
 800e486:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e48a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e48c:	683b      	ldr	r3, [r7, #0]
 800e48e:	695b      	ldr	r3, [r3, #20]
 800e490:	029b      	lsls	r3, r3, #10
 800e492:	697a      	ldr	r2, [r7, #20]
 800e494:	4313      	orrs	r3, r2
 800e496:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	697a      	ldr	r2, [r7, #20]
 800e49c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	68fa      	ldr	r2, [r7, #12]
 800e4a2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e4a4:	683b      	ldr	r3, [r7, #0]
 800e4a6:	685a      	ldr	r2, [r3, #4]
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	693a      	ldr	r2, [r7, #16]
 800e4b0:	621a      	str	r2, [r3, #32]
}
 800e4b2:	bf00      	nop
 800e4b4:	371c      	adds	r7, #28
 800e4b6:	46bd      	mov	sp, r7
 800e4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4bc:	4770      	bx	lr
 800e4be:	bf00      	nop
 800e4c0:	feff8fff 	.word	0xfeff8fff
 800e4c4:	40010000 	.word	0x40010000
 800e4c8:	40010400 	.word	0x40010400
 800e4cc:	40014000 	.word	0x40014000
 800e4d0:	40014400 	.word	0x40014400
 800e4d4:	40014800 	.word	0x40014800

0800e4d8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e4d8:	b580      	push	{r7, lr}
 800e4da:	b084      	sub	sp, #16
 800e4dc:	af00      	add	r7, sp, #0
 800e4de:	6078      	str	r0, [r7, #4]
 800e4e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e4e2:	683b      	ldr	r3, [r7, #0]
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d109      	bne.n	800e4fc <HAL_TIMEx_PWMN_Start+0x24>
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e4ee:	b2db      	uxtb	r3, r3
 800e4f0:	2b01      	cmp	r3, #1
 800e4f2:	bf14      	ite	ne
 800e4f4:	2301      	movne	r3, #1
 800e4f6:	2300      	moveq	r3, #0
 800e4f8:	b2db      	uxtb	r3, r3
 800e4fa:	e022      	b.n	800e542 <HAL_TIMEx_PWMN_Start+0x6a>
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	2b04      	cmp	r3, #4
 800e500:	d109      	bne.n	800e516 <HAL_TIMEx_PWMN_Start+0x3e>
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e508:	b2db      	uxtb	r3, r3
 800e50a:	2b01      	cmp	r3, #1
 800e50c:	bf14      	ite	ne
 800e50e:	2301      	movne	r3, #1
 800e510:	2300      	moveq	r3, #0
 800e512:	b2db      	uxtb	r3, r3
 800e514:	e015      	b.n	800e542 <HAL_TIMEx_PWMN_Start+0x6a>
 800e516:	683b      	ldr	r3, [r7, #0]
 800e518:	2b08      	cmp	r3, #8
 800e51a:	d109      	bne.n	800e530 <HAL_TIMEx_PWMN_Start+0x58>
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800e522:	b2db      	uxtb	r3, r3
 800e524:	2b01      	cmp	r3, #1
 800e526:	bf14      	ite	ne
 800e528:	2301      	movne	r3, #1
 800e52a:	2300      	moveq	r3, #0
 800e52c:	b2db      	uxtb	r3, r3
 800e52e:	e008      	b.n	800e542 <HAL_TIMEx_PWMN_Start+0x6a>
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800e536:	b2db      	uxtb	r3, r3
 800e538:	2b01      	cmp	r3, #1
 800e53a:	bf14      	ite	ne
 800e53c:	2301      	movne	r3, #1
 800e53e:	2300      	moveq	r3, #0
 800e540:	b2db      	uxtb	r3, r3
 800e542:	2b00      	cmp	r3, #0
 800e544:	d001      	beq.n	800e54a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800e546:	2301      	movs	r3, #1
 800e548:	e07d      	b.n	800e646 <HAL_TIMEx_PWMN_Start+0x16e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e54a:	683b      	ldr	r3, [r7, #0]
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d104      	bne.n	800e55a <HAL_TIMEx_PWMN_Start+0x82>
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	2202      	movs	r2, #2
 800e554:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e558:	e013      	b.n	800e582 <HAL_TIMEx_PWMN_Start+0xaa>
 800e55a:	683b      	ldr	r3, [r7, #0]
 800e55c:	2b04      	cmp	r3, #4
 800e55e:	d104      	bne.n	800e56a <HAL_TIMEx_PWMN_Start+0x92>
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	2202      	movs	r2, #2
 800e564:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e568:	e00b      	b.n	800e582 <HAL_TIMEx_PWMN_Start+0xaa>
 800e56a:	683b      	ldr	r3, [r7, #0]
 800e56c:	2b08      	cmp	r3, #8
 800e56e:	d104      	bne.n	800e57a <HAL_TIMEx_PWMN_Start+0xa2>
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	2202      	movs	r2, #2
 800e574:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e578:	e003      	b.n	800e582 <HAL_TIMEx_PWMN_Start+0xaa>
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	2202      	movs	r2, #2
 800e57e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	2204      	movs	r2, #4
 800e588:	6839      	ldr	r1, [r7, #0]
 800e58a:	4618      	mov	r0, r3
 800e58c:	f000 f99c 	bl	800e8c8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e59e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	4a2a      	ldr	r2, [pc, #168]	@ (800e650 <HAL_TIMEx_PWMN_Start+0x178>)
 800e5a6:	4293      	cmp	r3, r2
 800e5a8:	d02c      	beq.n	800e604 <HAL_TIMEx_PWMN_Start+0x12c>
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e5b2:	d027      	beq.n	800e604 <HAL_TIMEx_PWMN_Start+0x12c>
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	4a26      	ldr	r2, [pc, #152]	@ (800e654 <HAL_TIMEx_PWMN_Start+0x17c>)
 800e5ba:	4293      	cmp	r3, r2
 800e5bc:	d022      	beq.n	800e604 <HAL_TIMEx_PWMN_Start+0x12c>
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	4a25      	ldr	r2, [pc, #148]	@ (800e658 <HAL_TIMEx_PWMN_Start+0x180>)
 800e5c4:	4293      	cmp	r3, r2
 800e5c6:	d01d      	beq.n	800e604 <HAL_TIMEx_PWMN_Start+0x12c>
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	4a23      	ldr	r2, [pc, #140]	@ (800e65c <HAL_TIMEx_PWMN_Start+0x184>)
 800e5ce:	4293      	cmp	r3, r2
 800e5d0:	d018      	beq.n	800e604 <HAL_TIMEx_PWMN_Start+0x12c>
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	4a22      	ldr	r2, [pc, #136]	@ (800e660 <HAL_TIMEx_PWMN_Start+0x188>)
 800e5d8:	4293      	cmp	r3, r2
 800e5da:	d013      	beq.n	800e604 <HAL_TIMEx_PWMN_Start+0x12c>
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	4a20      	ldr	r2, [pc, #128]	@ (800e664 <HAL_TIMEx_PWMN_Start+0x18c>)
 800e5e2:	4293      	cmp	r3, r2
 800e5e4:	d00e      	beq.n	800e604 <HAL_TIMEx_PWMN_Start+0x12c>
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	4a1f      	ldr	r2, [pc, #124]	@ (800e668 <HAL_TIMEx_PWMN_Start+0x190>)
 800e5ec:	4293      	cmp	r3, r2
 800e5ee:	d009      	beq.n	800e604 <HAL_TIMEx_PWMN_Start+0x12c>
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	4a1d      	ldr	r2, [pc, #116]	@ (800e66c <HAL_TIMEx_PWMN_Start+0x194>)
 800e5f6:	4293      	cmp	r3, r2
 800e5f8:	d004      	beq.n	800e604 <HAL_TIMEx_PWMN_Start+0x12c>
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	4a1c      	ldr	r2, [pc, #112]	@ (800e670 <HAL_TIMEx_PWMN_Start+0x198>)
 800e600:	4293      	cmp	r3, r2
 800e602:	d115      	bne.n	800e630 <HAL_TIMEx_PWMN_Start+0x158>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	689a      	ldr	r2, [r3, #8]
 800e60a:	4b1a      	ldr	r3, [pc, #104]	@ (800e674 <HAL_TIMEx_PWMN_Start+0x19c>)
 800e60c:	4013      	ands	r3, r2
 800e60e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	2b06      	cmp	r3, #6
 800e614:	d015      	beq.n	800e642 <HAL_TIMEx_PWMN_Start+0x16a>
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e61c:	d011      	beq.n	800e642 <HAL_TIMEx_PWMN_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	681a      	ldr	r2, [r3, #0]
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	f042 0201 	orr.w	r2, r2, #1
 800e62c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e62e:	e008      	b.n	800e642 <HAL_TIMEx_PWMN_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	681a      	ldr	r2, [r3, #0]
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	f042 0201 	orr.w	r2, r2, #1
 800e63e:	601a      	str	r2, [r3, #0]
 800e640:	e000      	b.n	800e644 <HAL_TIMEx_PWMN_Start+0x16c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e642:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e644:	2300      	movs	r3, #0
}
 800e646:	4618      	mov	r0, r3
 800e648:	3710      	adds	r7, #16
 800e64a:	46bd      	mov	sp, r7
 800e64c:	bd80      	pop	{r7, pc}
 800e64e:	bf00      	nop
 800e650:	40010000 	.word	0x40010000
 800e654:	40000400 	.word	0x40000400
 800e658:	40000800 	.word	0x40000800
 800e65c:	40000c00 	.word	0x40000c00
 800e660:	40010400 	.word	0x40010400
 800e664:	40001800 	.word	0x40001800
 800e668:	40014000 	.word	0x40014000
 800e66c:	4000e000 	.word	0x4000e000
 800e670:	4000e400 	.word	0x4000e400
 800e674:	00010007 	.word	0x00010007

0800e678 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e678:	b480      	push	{r7}
 800e67a:	b085      	sub	sp, #20
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	6078      	str	r0, [r7, #4]
 800e680:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e688:	2b01      	cmp	r3, #1
 800e68a:	d101      	bne.n	800e690 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e68c:	2302      	movs	r3, #2
 800e68e:	e077      	b.n	800e780 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	2201      	movs	r2, #1
 800e694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	2202      	movs	r2, #2
 800e69c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	685b      	ldr	r3, [r3, #4]
 800e6a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	689b      	ldr	r3, [r3, #8]
 800e6ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	4a35      	ldr	r2, [pc, #212]	@ (800e78c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e6b6:	4293      	cmp	r3, r2
 800e6b8:	d004      	beq.n	800e6c4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	4a34      	ldr	r2, [pc, #208]	@ (800e790 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e6c0:	4293      	cmp	r3, r2
 800e6c2:	d108      	bne.n	800e6d6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e6ca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e6cc:	683b      	ldr	r3, [r7, #0]
 800e6ce:	685b      	ldr	r3, [r3, #4]
 800e6d0:	68fa      	ldr	r2, [r7, #12]
 800e6d2:	4313      	orrs	r3, r2
 800e6d4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e6dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e6de:	683b      	ldr	r3, [r7, #0]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	68fa      	ldr	r2, [r7, #12]
 800e6e4:	4313      	orrs	r3, r2
 800e6e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	68fa      	ldr	r2, [r7, #12]
 800e6ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	4a25      	ldr	r2, [pc, #148]	@ (800e78c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e6f6:	4293      	cmp	r3, r2
 800e6f8:	d02c      	beq.n	800e754 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e702:	d027      	beq.n	800e754 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	4a22      	ldr	r2, [pc, #136]	@ (800e794 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800e70a:	4293      	cmp	r3, r2
 800e70c:	d022      	beq.n	800e754 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	4a21      	ldr	r2, [pc, #132]	@ (800e798 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800e714:	4293      	cmp	r3, r2
 800e716:	d01d      	beq.n	800e754 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	4a1f      	ldr	r2, [pc, #124]	@ (800e79c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800e71e:	4293      	cmp	r3, r2
 800e720:	d018      	beq.n	800e754 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	4a1a      	ldr	r2, [pc, #104]	@ (800e790 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e728:	4293      	cmp	r3, r2
 800e72a:	d013      	beq.n	800e754 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	4a1b      	ldr	r2, [pc, #108]	@ (800e7a0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800e732:	4293      	cmp	r3, r2
 800e734:	d00e      	beq.n	800e754 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	4a1a      	ldr	r2, [pc, #104]	@ (800e7a4 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800e73c:	4293      	cmp	r3, r2
 800e73e:	d009      	beq.n	800e754 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	4a18      	ldr	r2, [pc, #96]	@ (800e7a8 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800e746:	4293      	cmp	r3, r2
 800e748:	d004      	beq.n	800e754 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	4a17      	ldr	r2, [pc, #92]	@ (800e7ac <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800e750:	4293      	cmp	r3, r2
 800e752:	d10c      	bne.n	800e76e <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e754:	68bb      	ldr	r3, [r7, #8]
 800e756:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e75a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e75c:	683b      	ldr	r3, [r7, #0]
 800e75e:	689b      	ldr	r3, [r3, #8]
 800e760:	68ba      	ldr	r2, [r7, #8]
 800e762:	4313      	orrs	r3, r2
 800e764:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	68ba      	ldr	r2, [r7, #8]
 800e76c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	2201      	movs	r2, #1
 800e772:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	2200      	movs	r2, #0
 800e77a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e77e:	2300      	movs	r3, #0
}
 800e780:	4618      	mov	r0, r3
 800e782:	3714      	adds	r7, #20
 800e784:	46bd      	mov	sp, r7
 800e786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e78a:	4770      	bx	lr
 800e78c:	40010000 	.word	0x40010000
 800e790:	40010400 	.word	0x40010400
 800e794:	40000400 	.word	0x40000400
 800e798:	40000800 	.word	0x40000800
 800e79c:	40000c00 	.word	0x40000c00
 800e7a0:	40001800 	.word	0x40001800
 800e7a4:	40014000 	.word	0x40014000
 800e7a8:	4000e000 	.word	0x4000e000
 800e7ac:	4000e400 	.word	0x4000e400

0800e7b0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e7b0:	b480      	push	{r7}
 800e7b2:	b085      	sub	sp, #20
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
 800e7b8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e7c4:	2b01      	cmp	r3, #1
 800e7c6:	d101      	bne.n	800e7cc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e7c8:	2302      	movs	r3, #2
 800e7ca:	e073      	b.n	800e8b4 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	2201      	movs	r2, #1
 800e7d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800e7da:	683b      	ldr	r3, [r7, #0]
 800e7dc:	68db      	ldr	r3, [r3, #12]
 800e7de:	4313      	orrs	r3, r2
 800e7e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e7e8:	683b      	ldr	r3, [r7, #0]
 800e7ea:	689b      	ldr	r3, [r3, #8]
 800e7ec:	4313      	orrs	r3, r2
 800e7ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800e7f6:	683b      	ldr	r3, [r7, #0]
 800e7f8:	685b      	ldr	r3, [r3, #4]
 800e7fa:	4313      	orrs	r3, r2
 800e7fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800e804:	683b      	ldr	r3, [r7, #0]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	4313      	orrs	r3, r2
 800e80a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e80c:	68fb      	ldr	r3, [r7, #12]
 800e80e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e812:	683b      	ldr	r3, [r7, #0]
 800e814:	691b      	ldr	r3, [r3, #16]
 800e816:	4313      	orrs	r3, r2
 800e818:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800e820:	683b      	ldr	r3, [r7, #0]
 800e822:	695b      	ldr	r3, [r3, #20]
 800e824:	4313      	orrs	r3, r2
 800e826:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800e82e:	683b      	ldr	r3, [r7, #0]
 800e830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e832:	4313      	orrs	r3, r2
 800e834:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800e83c:	683b      	ldr	r3, [r7, #0]
 800e83e:	699b      	ldr	r3, [r3, #24]
 800e840:	041b      	lsls	r3, r3, #16
 800e842:	4313      	orrs	r3, r2
 800e844:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800e84c:	683b      	ldr	r3, [r7, #0]
 800e84e:	69db      	ldr	r3, [r3, #28]
 800e850:	4313      	orrs	r3, r2
 800e852:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	4a19      	ldr	r2, [pc, #100]	@ (800e8c0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800e85a:	4293      	cmp	r3, r2
 800e85c:	d004      	beq.n	800e868 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	4a18      	ldr	r2, [pc, #96]	@ (800e8c4 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800e864:	4293      	cmp	r3, r2
 800e866:	d11c      	bne.n	800e8a2 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800e86e:	683b      	ldr	r3, [r7, #0]
 800e870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e872:	051b      	lsls	r3, r3, #20
 800e874:	4313      	orrs	r3, r2
 800e876:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800e87e:	683b      	ldr	r3, [r7, #0]
 800e880:	6a1b      	ldr	r3, [r3, #32]
 800e882:	4313      	orrs	r3, r2
 800e884:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800e88c:	683b      	ldr	r3, [r7, #0]
 800e88e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e890:	4313      	orrs	r3, r2
 800e892:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800e89a:	683b      	ldr	r3, [r7, #0]
 800e89c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e89e:	4313      	orrs	r3, r2
 800e8a0:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	68fa      	ldr	r2, [r7, #12]
 800e8a8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	2200      	movs	r2, #0
 800e8ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e8b2:	2300      	movs	r3, #0
}
 800e8b4:	4618      	mov	r0, r3
 800e8b6:	3714      	adds	r7, #20
 800e8b8:	46bd      	mov	sp, r7
 800e8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8be:	4770      	bx	lr
 800e8c0:	40010000 	.word	0x40010000
 800e8c4:	40010400 	.word	0x40010400

0800e8c8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800e8c8:	b480      	push	{r7}
 800e8ca:	b087      	sub	sp, #28
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	60f8      	str	r0, [r7, #12]
 800e8d0:	60b9      	str	r1, [r7, #8]
 800e8d2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800e8d4:	68bb      	ldr	r3, [r7, #8]
 800e8d6:	f003 030f 	and.w	r3, r3, #15
 800e8da:	2204      	movs	r2, #4
 800e8dc:	fa02 f303 	lsl.w	r3, r2, r3
 800e8e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	6a1a      	ldr	r2, [r3, #32]
 800e8e6:	697b      	ldr	r3, [r7, #20]
 800e8e8:	43db      	mvns	r3, r3
 800e8ea:	401a      	ands	r2, r3
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	6a1a      	ldr	r2, [r3, #32]
 800e8f4:	68bb      	ldr	r3, [r7, #8]
 800e8f6:	f003 030f 	and.w	r3, r3, #15
 800e8fa:	6879      	ldr	r1, [r7, #4]
 800e8fc:	fa01 f303 	lsl.w	r3, r1, r3
 800e900:	431a      	orrs	r2, r3
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	621a      	str	r2, [r3, #32]
}
 800e906:	bf00      	nop
 800e908:	371c      	adds	r7, #28
 800e90a:	46bd      	mov	sp, r7
 800e90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e910:	4770      	bx	lr
	...

0800e914 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 800e914:	b580      	push	{r7, lr}
 800e916:	b082      	sub	sp, #8
 800e918:	af00      	add	r7, sp, #0
 800e91a:	6078      	str	r0, [r7, #4]
 800e91c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 800e91e:	683a      	ldr	r2, [r7, #0]
 800e920:	2101      	movs	r1, #1
 800e922:	489b      	ldr	r0, [pc, #620]	@ (800eb90 <network_configure_activations+0x27c>)
 800e924:	f002 faf2 	bl	8010f0c <ai_platform_get_activations_map>
 800e928:	4603      	mov	r3, r0
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	f000 8799 	beq.w	800f862 <network_configure_activations+0xf4e>
    /* Updating activations (byte) offsets */
    
    serving_default_keras_tensor_1540_output_array.data = AI_PTR(g_network_activations_map[0] + 14292);
 800e930:	4b97      	ldr	r3, [pc, #604]	@ (800eb90 <network_configure_activations+0x27c>)
 800e932:	681a      	ldr	r2, [r3, #0]
 800e934:	f243 73d4 	movw	r3, #14292	@ 0x37d4
 800e938:	4413      	add	r3, r2
 800e93a:	4a96      	ldr	r2, [pc, #600]	@ (800eb94 <network_configure_activations+0x280>)
 800e93c:	6093      	str	r3, [r2, #8]
    serving_default_keras_tensor_1540_output_array.data_start = AI_PTR(g_network_activations_map[0] + 14292);
 800e93e:	4b94      	ldr	r3, [pc, #592]	@ (800eb90 <network_configure_activations+0x27c>)
 800e940:	681a      	ldr	r2, [r3, #0]
 800e942:	f243 73d4 	movw	r3, #14292	@ 0x37d4
 800e946:	4413      	add	r3, r2
 800e948:	4a92      	ldr	r2, [pc, #584]	@ (800eb94 <network_configure_activations+0x280>)
 800e94a:	60d3      	str	r3, [r2, #12]
    conversion_0_output_array.data = AI_PTR(g_network_activations_map[0] + 14292);
 800e94c:	4b90      	ldr	r3, [pc, #576]	@ (800eb90 <network_configure_activations+0x27c>)
 800e94e:	681a      	ldr	r2, [r3, #0]
 800e950:	f243 73d4 	movw	r3, #14292	@ 0x37d4
 800e954:	4413      	add	r3, r2
 800e956:	4a90      	ldr	r2, [pc, #576]	@ (800eb98 <network_configure_activations+0x284>)
 800e958:	6093      	str	r3, [r2, #8]
    conversion_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 14292);
 800e95a:	4b8d      	ldr	r3, [pc, #564]	@ (800eb90 <network_configure_activations+0x27c>)
 800e95c:	681a      	ldr	r2, [r3, #0]
 800e95e:	f243 73d4 	movw	r3, #14292	@ 0x37d4
 800e962:	4413      	add	r3, r2
 800e964:	4a8c      	ldr	r2, [pc, #560]	@ (800eb98 <network_configure_activations+0x284>)
 800e966:	60d3      	str	r3, [r2, #12]
    eltwise_1_output_array.data = AI_PTR(g_network_activations_map[0] + 14292);
 800e968:	4b89      	ldr	r3, [pc, #548]	@ (800eb90 <network_configure_activations+0x27c>)
 800e96a:	681a      	ldr	r2, [r3, #0]
 800e96c:	f243 73d4 	movw	r3, #14292	@ 0x37d4
 800e970:	4413      	add	r3, r2
 800e972:	4a8a      	ldr	r2, [pc, #552]	@ (800eb9c <network_configure_activations+0x288>)
 800e974:	6093      	str	r3, [r2, #8]
    eltwise_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 14292);
 800e976:	4b86      	ldr	r3, [pc, #536]	@ (800eb90 <network_configure_activations+0x27c>)
 800e978:	681a      	ldr	r2, [r3, #0]
 800e97a:	f243 73d4 	movw	r3, #14292	@ 0x37d4
 800e97e:	4413      	add	r3, r2
 800e980:	4a86      	ldr	r2, [pc, #536]	@ (800eb9c <network_configure_activations+0x288>)
 800e982:	60d3      	str	r3, [r2, #12]
    eltwise_2_output_array.data = AI_PTR(g_network_activations_map[0] + 14288);
 800e984:	4b82      	ldr	r3, [pc, #520]	@ (800eb90 <network_configure_activations+0x27c>)
 800e986:	681a      	ldr	r2, [r3, #0]
 800e988:	f243 73d0 	movw	r3, #14288	@ 0x37d0
 800e98c:	4413      	add	r3, r2
 800e98e:	4a84      	ldr	r2, [pc, #528]	@ (800eba0 <network_configure_activations+0x28c>)
 800e990:	6093      	str	r3, [r2, #8]
    eltwise_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 14288);
 800e992:	4b7f      	ldr	r3, [pc, #508]	@ (800eb90 <network_configure_activations+0x27c>)
 800e994:	681a      	ldr	r2, [r3, #0]
 800e996:	f243 73d0 	movw	r3, #14288	@ 0x37d0
 800e99a:	4413      	add	r3, r2
 800e99c:	4a80      	ldr	r2, [pc, #512]	@ (800eba0 <network_configure_activations+0x28c>)
 800e99e:	60d3      	str	r3, [r2, #12]
    conv2d_3_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 41940);
 800e9a0:	4b7b      	ldr	r3, [pc, #492]	@ (800eb90 <network_configure_activations+0x27c>)
 800e9a2:	681a      	ldr	r2, [r3, #0]
 800e9a4:	f24a 33d4 	movw	r3, #41940	@ 0xa3d4
 800e9a8:	4413      	add	r3, r2
 800e9aa:	4a7e      	ldr	r2, [pc, #504]	@ (800eba4 <network_configure_activations+0x290>)
 800e9ac:	6093      	str	r3, [r2, #8]
    conv2d_3_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 41940);
 800e9ae:	4b78      	ldr	r3, [pc, #480]	@ (800eb90 <network_configure_activations+0x27c>)
 800e9b0:	681a      	ldr	r2, [r3, #0]
 800e9b2:	f24a 33d4 	movw	r3, #41940	@ 0xa3d4
 800e9b6:	4413      	add	r3, r2
 800e9b8:	4a7a      	ldr	r2, [pc, #488]	@ (800eba4 <network_configure_activations+0x290>)
 800e9ba:	60d3      	str	r3, [r2, #12]
    conv2d_3_output_array.data = AI_PTR(g_network_activations_map[0] + 4288);
 800e9bc:	4b74      	ldr	r3, [pc, #464]	@ (800eb90 <network_configure_activations+0x27c>)
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	f503 5386 	add.w	r3, r3, #4288	@ 0x10c0
 800e9c4:	4a78      	ldr	r2, [pc, #480]	@ (800eba8 <network_configure_activations+0x294>)
 800e9c6:	6093      	str	r3, [r2, #8]
    conv2d_3_output_array.data_start = AI_PTR(g_network_activations_map[0] + 4288);
 800e9c8:	4b71      	ldr	r3, [pc, #452]	@ (800eb90 <network_configure_activations+0x27c>)
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	f503 5386 	add.w	r3, r3, #4288	@ 0x10c0
 800e9d0:	4a75      	ldr	r2, [pc, #468]	@ (800eba8 <network_configure_activations+0x294>)
 800e9d2:	60d3      	str	r3, [r2, #12]
    conv2d_4_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 1152);
 800e9d4:	4b6e      	ldr	r3, [pc, #440]	@ (800eb90 <network_configure_activations+0x27c>)
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 800e9dc:	4a73      	ldr	r2, [pc, #460]	@ (800ebac <network_configure_activations+0x298>)
 800e9de:	6093      	str	r3, [r2, #8]
    conv2d_4_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1152);
 800e9e0:	4b6b      	ldr	r3, [pc, #428]	@ (800eb90 <network_configure_activations+0x27c>)
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 800e9e8:	4a70      	ldr	r2, [pc, #448]	@ (800ebac <network_configure_activations+0x298>)
 800e9ea:	60d3      	str	r3, [r2, #12]
    conv2d_4_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 41152);
 800e9ec:	4b68      	ldr	r3, [pc, #416]	@ (800eb90 <network_configure_activations+0x27c>)
 800e9ee:	681a      	ldr	r2, [r3, #0]
 800e9f0:	f24a 03c0 	movw	r3, #41152	@ 0xa0c0
 800e9f4:	4413      	add	r3, r2
 800e9f6:	4a6e      	ldr	r2, [pc, #440]	@ (800ebb0 <network_configure_activations+0x29c>)
 800e9f8:	6093      	str	r3, [r2, #8]
    conv2d_4_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 41152);
 800e9fa:	4b65      	ldr	r3, [pc, #404]	@ (800eb90 <network_configure_activations+0x27c>)
 800e9fc:	681a      	ldr	r2, [r3, #0]
 800e9fe:	f24a 03c0 	movw	r3, #41152	@ 0xa0c0
 800ea02:	4413      	add	r3, r2
 800ea04:	4a6a      	ldr	r2, [pc, #424]	@ (800ebb0 <network_configure_activations+0x29c>)
 800ea06:	60d3      	str	r3, [r2, #12]
    conv2d_4_output_array.data = AI_PTR(g_network_activations_map[0] + 384);
 800ea08:	4b61      	ldr	r3, [pc, #388]	@ (800eb90 <network_configure_activations+0x27c>)
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800ea10:	4a68      	ldr	r2, [pc, #416]	@ (800ebb4 <network_configure_activations+0x2a0>)
 800ea12:	6093      	str	r3, [r2, #8]
    conv2d_4_output_array.data_start = AI_PTR(g_network_activations_map[0] + 384);
 800ea14:	4b5e      	ldr	r3, [pc, #376]	@ (800eb90 <network_configure_activations+0x27c>)
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800ea1c:	4a65      	ldr	r2, [pc, #404]	@ (800ebb4 <network_configure_activations+0x2a0>)
 800ea1e:	60d3      	str	r3, [r2, #12]
    conv2d_5_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 37248);
 800ea20:	4b5b      	ldr	r3, [pc, #364]	@ (800eb90 <network_configure_activations+0x27c>)
 800ea22:	681a      	ldr	r2, [r3, #0]
 800ea24:	f249 1380 	movw	r3, #37248	@ 0x9180
 800ea28:	4413      	add	r3, r2
 800ea2a:	4a63      	ldr	r2, [pc, #396]	@ (800ebb8 <network_configure_activations+0x2a4>)
 800ea2c:	6093      	str	r3, [r2, #8]
    conv2d_5_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 37248);
 800ea2e:	4b58      	ldr	r3, [pc, #352]	@ (800eb90 <network_configure_activations+0x27c>)
 800ea30:	681a      	ldr	r2, [r3, #0]
 800ea32:	f249 1380 	movw	r3, #37248	@ 0x9180
 800ea36:	4413      	add	r3, r2
 800ea38:	4a5f      	ldr	r2, [pc, #380]	@ (800ebb8 <network_configure_activations+0x2a4>)
 800ea3a:	60d3      	str	r3, [r2, #12]
    conv2d_5_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800ea3c:	4b54      	ldr	r3, [pc, #336]	@ (800eb90 <network_configure_activations+0x27c>)
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	4a5e      	ldr	r2, [pc, #376]	@ (800ebbc <network_configure_activations+0x2a8>)
 800ea42:	6093      	str	r3, [r2, #8]
    conv2d_5_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800ea44:	4b52      	ldr	r3, [pc, #328]	@ (800eb90 <network_configure_activations+0x27c>)
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	4a5c      	ldr	r2, [pc, #368]	@ (800ebbc <network_configure_activations+0x2a8>)
 800ea4a:	60d3      	str	r3, [r2, #12]
    conv2d_6_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 18432);
 800ea4c:	4b50      	ldr	r3, [pc, #320]	@ (800eb90 <network_configure_activations+0x27c>)
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	f503 4390 	add.w	r3, r3, #18432	@ 0x4800
 800ea54:	4a5a      	ldr	r2, [pc, #360]	@ (800ebc0 <network_configure_activations+0x2ac>)
 800ea56:	6093      	str	r3, [r2, #8]
    conv2d_6_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 18432);
 800ea58:	4b4d      	ldr	r3, [pc, #308]	@ (800eb90 <network_configure_activations+0x27c>)
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	f503 4390 	add.w	r3, r3, #18432	@ 0x4800
 800ea60:	4a57      	ldr	r2, [pc, #348]	@ (800ebc0 <network_configure_activations+0x2ac>)
 800ea62:	60d3      	str	r3, [r2, #12]
    conv2d_6_output_array.data = AI_PTR(g_network_activations_map[0] + 18944);
 800ea64:	4b4a      	ldr	r3, [pc, #296]	@ (800eb90 <network_configure_activations+0x27c>)
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	f503 4394 	add.w	r3, r3, #18944	@ 0x4a00
 800ea6c:	4a55      	ldr	r2, [pc, #340]	@ (800ebc4 <network_configure_activations+0x2b0>)
 800ea6e:	6093      	str	r3, [r2, #8]
    conv2d_6_output_array.data_start = AI_PTR(g_network_activations_map[0] + 18944);
 800ea70:	4b47      	ldr	r3, [pc, #284]	@ (800eb90 <network_configure_activations+0x27c>)
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	f503 4394 	add.w	r3, r3, #18944	@ 0x4a00
 800ea78:	4a52      	ldr	r2, [pc, #328]	@ (800ebc4 <network_configure_activations+0x2b0>)
 800ea7a:	60d3      	str	r3, [r2, #12]
    conv2d_7_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 9536);
 800ea7c:	4b44      	ldr	r3, [pc, #272]	@ (800eb90 <network_configure_activations+0x27c>)
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	f503 5315 	add.w	r3, r3, #9536	@ 0x2540
 800ea84:	4a50      	ldr	r2, [pc, #320]	@ (800ebc8 <network_configure_activations+0x2b4>)
 800ea86:	6093      	str	r3, [r2, #8]
    conv2d_7_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 9536);
 800ea88:	4b41      	ldr	r3, [pc, #260]	@ (800eb90 <network_configure_activations+0x27c>)
 800ea8a:	681b      	ldr	r3, [r3, #0]
 800ea8c:	f503 5315 	add.w	r3, r3, #9536	@ 0x2540
 800ea90:	4a4d      	ldr	r2, [pc, #308]	@ (800ebc8 <network_configure_activations+0x2b4>)
 800ea92:	60d3      	str	r3, [r2, #12]
    conv2d_7_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800ea94:	4b3e      	ldr	r3, [pc, #248]	@ (800eb90 <network_configure_activations+0x27c>)
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	4a4c      	ldr	r2, [pc, #304]	@ (800ebcc <network_configure_activations+0x2b8>)
 800ea9a:	6093      	str	r3, [r2, #8]
    conv2d_7_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800ea9c:	4b3c      	ldr	r3, [pc, #240]	@ (800eb90 <network_configure_activations+0x27c>)
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	4a4a      	ldr	r2, [pc, #296]	@ (800ebcc <network_configure_activations+0x2b8>)
 800eaa2:	60d3      	str	r3, [r2, #12]
    conv2d_7_output_array.data = AI_PTR(g_network_activations_map[0] + 8384);
 800eaa4:	4b3a      	ldr	r3, [pc, #232]	@ (800eb90 <network_configure_activations+0x27c>)
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 800eaac:	4a48      	ldr	r2, [pc, #288]	@ (800ebd0 <network_configure_activations+0x2bc>)
 800eaae:	6093      	str	r3, [r2, #8]
    conv2d_7_output_array.data_start = AI_PTR(g_network_activations_map[0] + 8384);
 800eab0:	4b37      	ldr	r3, [pc, #220]	@ (800eb90 <network_configure_activations+0x27c>)
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	f503 5303 	add.w	r3, r3, #8384	@ 0x20c0
 800eab8:	4a45      	ldr	r2, [pc, #276]	@ (800ebd0 <network_configure_activations+0x2bc>)
 800eaba:	60d3      	str	r3, [r2, #12]
    conv2d_8_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800eabc:	4b34      	ldr	r3, [pc, #208]	@ (800eb90 <network_configure_activations+0x27c>)
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	4a44      	ldr	r2, [pc, #272]	@ (800ebd4 <network_configure_activations+0x2c0>)
 800eac2:	6093      	str	r3, [r2, #8]
    conv2d_8_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800eac4:	4b32      	ldr	r3, [pc, #200]	@ (800eb90 <network_configure_activations+0x27c>)
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	4a42      	ldr	r2, [pc, #264]	@ (800ebd4 <network_configure_activations+0x2c0>)
 800eaca:	60d3      	str	r3, [r2, #12]
    conv2d_8_output_array.data = AI_PTR(g_network_activations_map[0] + 272);
 800eacc:	4b30      	ldr	r3, [pc, #192]	@ (800eb90 <network_configure_activations+0x27c>)
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 800ead4:	4a40      	ldr	r2, [pc, #256]	@ (800ebd8 <network_configure_activations+0x2c4>)
 800ead6:	6093      	str	r3, [r2, #8]
    conv2d_8_output_array.data_start = AI_PTR(g_network_activations_map[0] + 272);
 800ead8:	4b2d      	ldr	r3, [pc, #180]	@ (800eb90 <network_configure_activations+0x27c>)
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 800eae0:	4a3d      	ldr	r2, [pc, #244]	@ (800ebd8 <network_configure_activations+0x2c4>)
 800eae2:	60d3      	str	r3, [r2, #12]
    conv2d_9_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 4880);
 800eae4:	4b2a      	ldr	r3, [pc, #168]	@ (800eb90 <network_configure_activations+0x27c>)
 800eae6:	681a      	ldr	r2, [r3, #0]
 800eae8:	f241 3310 	movw	r3, #4880	@ 0x1310
 800eaec:	4413      	add	r3, r2
 800eaee:	4a3b      	ldr	r2, [pc, #236]	@ (800ebdc <network_configure_activations+0x2c8>)
 800eaf0:	6093      	str	r3, [r2, #8]
    conv2d_9_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 4880);
 800eaf2:	4b27      	ldr	r3, [pc, #156]	@ (800eb90 <network_configure_activations+0x27c>)
 800eaf4:	681a      	ldr	r2, [r3, #0]
 800eaf6:	f241 3310 	movw	r3, #4880	@ 0x1310
 800eafa:	4413      	add	r3, r2
 800eafc:	4a37      	ldr	r2, [pc, #220]	@ (800ebdc <network_configure_activations+0x2c8>)
 800eafe:	60d3      	str	r3, [r2, #12]
    conv2d_9_output_array.data = AI_PTR(g_network_activations_map[0] + 5392);
 800eb00:	4b23      	ldr	r3, [pc, #140]	@ (800eb90 <network_configure_activations+0x27c>)
 800eb02:	681a      	ldr	r2, [r3, #0]
 800eb04:	f241 5310 	movw	r3, #5392	@ 0x1510
 800eb08:	4413      	add	r3, r2
 800eb0a:	4a35      	ldr	r2, [pc, #212]	@ (800ebe0 <network_configure_activations+0x2cc>)
 800eb0c:	6093      	str	r3, [r2, #8]
    conv2d_9_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5392);
 800eb0e:	4b20      	ldr	r3, [pc, #128]	@ (800eb90 <network_configure_activations+0x27c>)
 800eb10:	681a      	ldr	r2, [r3, #0]
 800eb12:	f241 5310 	movw	r3, #5392	@ 0x1510
 800eb16:	4413      	add	r3, r2
 800eb18:	4a31      	ldr	r2, [pc, #196]	@ (800ebe0 <network_configure_activations+0x2cc>)
 800eb1a:	60d3      	str	r3, [r2, #12]
    conv2d_10_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 33040);
 800eb1c:	4b1c      	ldr	r3, [pc, #112]	@ (800eb90 <network_configure_activations+0x27c>)
 800eb1e:	681a      	ldr	r2, [r3, #0]
 800eb20:	f248 1310 	movw	r3, #33040	@ 0x8110
 800eb24:	4413      	add	r3, r2
 800eb26:	4a2f      	ldr	r2, [pc, #188]	@ (800ebe4 <network_configure_activations+0x2d0>)
 800eb28:	6093      	str	r3, [r2, #8]
    conv2d_10_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 33040);
 800eb2a:	4b19      	ldr	r3, [pc, #100]	@ (800eb90 <network_configure_activations+0x27c>)
 800eb2c:	681a      	ldr	r2, [r3, #0]
 800eb2e:	f248 1310 	movw	r3, #33040	@ 0x8110
 800eb32:	4413      	add	r3, r2
 800eb34:	4a2b      	ldr	r2, [pc, #172]	@ (800ebe4 <network_configure_activations+0x2d0>)
 800eb36:	60d3      	str	r3, [r2, #12]
    conv2d_10_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 4880);
 800eb38:	4b15      	ldr	r3, [pc, #84]	@ (800eb90 <network_configure_activations+0x27c>)
 800eb3a:	681a      	ldr	r2, [r3, #0]
 800eb3c:	f241 3310 	movw	r3, #4880	@ 0x1310
 800eb40:	4413      	add	r3, r2
 800eb42:	4a29      	ldr	r2, [pc, #164]	@ (800ebe8 <network_configure_activations+0x2d4>)
 800eb44:	6093      	str	r3, [r2, #8]
    conv2d_10_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 4880);
 800eb46:	4b12      	ldr	r3, [pc, #72]	@ (800eb90 <network_configure_activations+0x27c>)
 800eb48:	681a      	ldr	r2, [r3, #0]
 800eb4a:	f241 3310 	movw	r3, #4880	@ 0x1310
 800eb4e:	4413      	add	r3, r2
 800eb50:	4a25      	ldr	r2, [pc, #148]	@ (800ebe8 <network_configure_activations+0x2d4>)
 800eb52:	60d3      	str	r3, [r2, #12]
    conv2d_10_output_array.data = AI_PTR(g_network_activations_map[0] + 65488);
 800eb54:	4b0e      	ldr	r3, [pc, #56]	@ (800eb90 <network_configure_activations+0x27c>)
 800eb56:	681a      	ldr	r2, [r3, #0]
 800eb58:	f64f 73d0 	movw	r3, #65488	@ 0xffd0
 800eb5c:	4413      	add	r3, r2
 800eb5e:	4a23      	ldr	r2, [pc, #140]	@ (800ebec <network_configure_activations+0x2d8>)
 800eb60:	6093      	str	r3, [r2, #8]
    conv2d_10_output_array.data_start = AI_PTR(g_network_activations_map[0] + 65488);
 800eb62:	4b0b      	ldr	r3, [pc, #44]	@ (800eb90 <network_configure_activations+0x27c>)
 800eb64:	681a      	ldr	r2, [r3, #0]
 800eb66:	f64f 73d0 	movw	r3, #65488	@ 0xffd0
 800eb6a:	4413      	add	r3, r2
 800eb6c:	4a1f      	ldr	r2, [pc, #124]	@ (800ebec <network_configure_activations+0x2d8>)
 800eb6e:	60d3      	str	r3, [r2, #12]
    conv2d_11_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800eb70:	4b07      	ldr	r3, [pc, #28]	@ (800eb90 <network_configure_activations+0x27c>)
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	4a1e      	ldr	r2, [pc, #120]	@ (800ebf0 <network_configure_activations+0x2dc>)
 800eb76:	6093      	str	r3, [r2, #8]
    conv2d_11_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800eb78:	4b05      	ldr	r3, [pc, #20]	@ (800eb90 <network_configure_activations+0x27c>)
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	4a1c      	ldr	r2, [pc, #112]	@ (800ebf0 <network_configure_activations+0x2dc>)
 800eb7e:	60d3      	str	r3, [r2, #12]
    conv2d_11_output_array.data = AI_PTR(g_network_activations_map[0] + 4880);
 800eb80:	4b03      	ldr	r3, [pc, #12]	@ (800eb90 <network_configure_activations+0x27c>)
 800eb82:	681a      	ldr	r2, [r3, #0]
 800eb84:	f241 3310 	movw	r3, #4880	@ 0x1310
 800eb88:	4413      	add	r3, r2
 800eb8a:	4a1a      	ldr	r2, [pc, #104]	@ (800ebf4 <network_configure_activations+0x2e0>)
 800eb8c:	6093      	str	r3, [r2, #8]
 800eb8e:	e033      	b.n	800ebf8 <network_configure_activations+0x2e4>
 800eb90:	2404125c 	.word	0x2404125c
 800eb94:	240000b8 	.word	0x240000b8
 800eb98:	240000c8 	.word	0x240000c8
 800eb9c:	240000d8 	.word	0x240000d8
 800eba0:	240000e8 	.word	0x240000e8
 800eba4:	24000d18 	.word	0x24000d18
 800eba8:	240000f8 	.word	0x240000f8
 800ebac:	24000108 	.word	0x24000108
 800ebb0:	24000d28 	.word	0x24000d28
 800ebb4:	24000118 	.word	0x24000118
 800ebb8:	24000d38 	.word	0x24000d38
 800ebbc:	24000128 	.word	0x24000128
 800ebc0:	24000d48 	.word	0x24000d48
 800ebc4:	24000138 	.word	0x24000138
 800ebc8:	24000148 	.word	0x24000148
 800ebcc:	24000d58 	.word	0x24000d58
 800ebd0:	24000158 	.word	0x24000158
 800ebd4:	24000d68 	.word	0x24000d68
 800ebd8:	24000168 	.word	0x24000168
 800ebdc:	24000d78 	.word	0x24000d78
 800ebe0:	24000178 	.word	0x24000178
 800ebe4:	24000188 	.word	0x24000188
 800ebe8:	24000d88 	.word	0x24000d88
 800ebec:	24000198 	.word	0x24000198
 800ebf0:	24000d98 	.word	0x24000d98
 800ebf4:	240001a8 	.word	0x240001a8
    conv2d_11_output_array.data_start = AI_PTR(g_network_activations_map[0] + 4880);
 800ebf8:	4b94      	ldr	r3, [pc, #592]	@ (800ee4c <network_configure_activations+0x538>)
 800ebfa:	681a      	ldr	r2, [r3, #0]
 800ebfc:	f241 3310 	movw	r3, #4880	@ 0x1310
 800ec00:	4413      	add	r3, r2
 800ec02:	4a93      	ldr	r2, [pc, #588]	@ (800ee50 <network_configure_activations+0x53c>)
 800ec04:	60d3      	str	r3, [r2, #12]
    eltwise_12_output_array.data = AI_PTR(g_network_activations_map[0] + 9488);
 800ec06:	4b91      	ldr	r3, [pc, #580]	@ (800ee4c <network_configure_activations+0x538>)
 800ec08:	681a      	ldr	r2, [r3, #0]
 800ec0a:	f242 5310 	movw	r3, #9488	@ 0x2510
 800ec0e:	4413      	add	r3, r2
 800ec10:	4a90      	ldr	r2, [pc, #576]	@ (800ee54 <network_configure_activations+0x540>)
 800ec12:	6093      	str	r3, [r2, #8]
    eltwise_12_output_array.data_start = AI_PTR(g_network_activations_map[0] + 9488);
 800ec14:	4b8d      	ldr	r3, [pc, #564]	@ (800ee4c <network_configure_activations+0x538>)
 800ec16:	681a      	ldr	r2, [r3, #0]
 800ec18:	f242 5310 	movw	r3, #9488	@ 0x2510
 800ec1c:	4413      	add	r3, r2
 800ec1e:	4a8d      	ldr	r2, [pc, #564]	@ (800ee54 <network_configure_activations+0x540>)
 800ec20:	60d3      	str	r3, [r2, #12]
    conv2d_13_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800ec22:	4b8a      	ldr	r3, [pc, #552]	@ (800ee4c <network_configure_activations+0x538>)
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	4a8c      	ldr	r2, [pc, #560]	@ (800ee58 <network_configure_activations+0x544>)
 800ec28:	6093      	str	r3, [r2, #8]
    conv2d_13_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800ec2a:	4b88      	ldr	r3, [pc, #544]	@ (800ee4c <network_configure_activations+0x538>)
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	4a8a      	ldr	r2, [pc, #552]	@ (800ee58 <network_configure_activations+0x544>)
 800ec30:	60d3      	str	r3, [r2, #12]
    conv2d_13_output_array.data = AI_PTR(g_network_activations_map[0] + 14096);
 800ec32:	4b86      	ldr	r3, [pc, #536]	@ (800ee4c <network_configure_activations+0x538>)
 800ec34:	681a      	ldr	r2, [r3, #0]
 800ec36:	f243 7310 	movw	r3, #14096	@ 0x3710
 800ec3a:	4413      	add	r3, r2
 800ec3c:	4a87      	ldr	r2, [pc, #540]	@ (800ee5c <network_configure_activations+0x548>)
 800ec3e:	6093      	str	r3, [r2, #8]
    conv2d_13_output_array.data_start = AI_PTR(g_network_activations_map[0] + 14096);
 800ec40:	4b82      	ldr	r3, [pc, #520]	@ (800ee4c <network_configure_activations+0x538>)
 800ec42:	681a      	ldr	r2, [r3, #0]
 800ec44:	f243 7310 	movw	r3, #14096	@ 0x3710
 800ec48:	4413      	add	r3, r2
 800ec4a:	4a84      	ldr	r2, [pc, #528]	@ (800ee5c <network_configure_activations+0x548>)
 800ec4c:	60d3      	str	r3, [r2, #12]
    conv2d_14_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 41744);
 800ec4e:	4b7f      	ldr	r3, [pc, #508]	@ (800ee4c <network_configure_activations+0x538>)
 800ec50:	681a      	ldr	r2, [r3, #0]
 800ec52:	f24a 3310 	movw	r3, #41744	@ 0xa310
 800ec56:	4413      	add	r3, r2
 800ec58:	4a81      	ldr	r2, [pc, #516]	@ (800ee60 <network_configure_activations+0x54c>)
 800ec5a:	6093      	str	r3, [r2, #8]
    conv2d_14_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 41744);
 800ec5c:	4b7b      	ldr	r3, [pc, #492]	@ (800ee4c <network_configure_activations+0x538>)
 800ec5e:	681a      	ldr	r2, [r3, #0]
 800ec60:	f24a 3310 	movw	r3, #41744	@ 0xa310
 800ec64:	4413      	add	r3, r2
 800ec66:	4a7e      	ldr	r2, [pc, #504]	@ (800ee60 <network_configure_activations+0x54c>)
 800ec68:	60d3      	str	r3, [r2, #12]
    conv2d_14_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800ec6a:	4b78      	ldr	r3, [pc, #480]	@ (800ee4c <network_configure_activations+0x538>)
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	4a7d      	ldr	r2, [pc, #500]	@ (800ee64 <network_configure_activations+0x550>)
 800ec70:	6093      	str	r3, [r2, #8]
    conv2d_14_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800ec72:	4b76      	ldr	r3, [pc, #472]	@ (800ee4c <network_configure_activations+0x538>)
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	4a7b      	ldr	r2, [pc, #492]	@ (800ee64 <network_configure_activations+0x550>)
 800ec78:	60d3      	str	r3, [r2, #12]
    conv2d_14_output_array.data = AI_PTR(g_network_activations_map[0] + 1780);
 800ec7a:	4b74      	ldr	r3, [pc, #464]	@ (800ee4c <network_configure_activations+0x538>)
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	f203 63f4 	addw	r3, r3, #1780	@ 0x6f4
 800ec82:	4a79      	ldr	r2, [pc, #484]	@ (800ee68 <network_configure_activations+0x554>)
 800ec84:	6093      	str	r3, [r2, #8]
    conv2d_14_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1780);
 800ec86:	4b71      	ldr	r3, [pc, #452]	@ (800ee4c <network_configure_activations+0x538>)
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	f203 63f4 	addw	r3, r3, #1780	@ 0x6f4
 800ec8e:	4a76      	ldr	r2, [pc, #472]	@ (800ee68 <network_configure_activations+0x554>)
 800ec90:	60d3      	str	r3, [r2, #12]
    conv2d_15_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800ec92:	4b6e      	ldr	r3, [pc, #440]	@ (800ee4c <network_configure_activations+0x538>)
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	4a75      	ldr	r2, [pc, #468]	@ (800ee6c <network_configure_activations+0x558>)
 800ec98:	6093      	str	r3, [r2, #8]
    conv2d_15_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800ec9a:	4b6c      	ldr	r3, [pc, #432]	@ (800ee4c <network_configure_activations+0x538>)
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	4a73      	ldr	r2, [pc, #460]	@ (800ee6c <network_configure_activations+0x558>)
 800eca0:	60d3      	str	r3, [r2, #12]
    conv2d_15_output_array.data = AI_PTR(g_network_activations_map[0] + 8692);
 800eca2:	4b6a      	ldr	r3, [pc, #424]	@ (800ee4c <network_configure_activations+0x538>)
 800eca4:	681a      	ldr	r2, [r3, #0]
 800eca6:	f242 13f4 	movw	r3, #8692	@ 0x21f4
 800ecaa:	4413      	add	r3, r2
 800ecac:	4a70      	ldr	r2, [pc, #448]	@ (800ee70 <network_configure_activations+0x55c>)
 800ecae:	6093      	str	r3, [r2, #8]
    conv2d_15_output_array.data_start = AI_PTR(g_network_activations_map[0] + 8692);
 800ecb0:	4b66      	ldr	r3, [pc, #408]	@ (800ee4c <network_configure_activations+0x538>)
 800ecb2:	681a      	ldr	r2, [r3, #0]
 800ecb4:	f242 13f4 	movw	r3, #8692	@ 0x21f4
 800ecb8:	4413      	add	r3, r2
 800ecba:	4a6d      	ldr	r2, [pc, #436]	@ (800ee70 <network_configure_activations+0x55c>)
 800ecbc:	60d3      	str	r3, [r2, #12]
    conv2d_16_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800ecbe:	4b63      	ldr	r3, [pc, #396]	@ (800ee4c <network_configure_activations+0x538>)
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	4a6c      	ldr	r2, [pc, #432]	@ (800ee74 <network_configure_activations+0x560>)
 800ecc4:	6093      	str	r3, [r2, #8]
    conv2d_16_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800ecc6:	4b61      	ldr	r3, [pc, #388]	@ (800ee4c <network_configure_activations+0x538>)
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	4a6a      	ldr	r2, [pc, #424]	@ (800ee74 <network_configure_activations+0x560>)
 800eccc:	60d3      	str	r3, [r2, #12]
    conv2d_16_output_array.data = AI_PTR(g_network_activations_map[0] + 10996);
 800ecce:	4b5f      	ldr	r3, [pc, #380]	@ (800ee4c <network_configure_activations+0x538>)
 800ecd0:	681a      	ldr	r2, [r3, #0]
 800ecd2:	f642 23f4 	movw	r3, #10996	@ 0x2af4
 800ecd6:	4413      	add	r3, r2
 800ecd8:	4a67      	ldr	r2, [pc, #412]	@ (800ee78 <network_configure_activations+0x564>)
 800ecda:	6093      	str	r3, [r2, #8]
    conv2d_16_output_array.data_start = AI_PTR(g_network_activations_map[0] + 10996);
 800ecdc:	4b5b      	ldr	r3, [pc, #364]	@ (800ee4c <network_configure_activations+0x538>)
 800ecde:	681a      	ldr	r2, [r3, #0]
 800ece0:	f642 23f4 	movw	r3, #10996	@ 0x2af4
 800ece4:	4413      	add	r3, r2
 800ece6:	4a64      	ldr	r2, [pc, #400]	@ (800ee78 <network_configure_activations+0x564>)
 800ece8:	60d3      	str	r3, [r2, #12]
    conv2d_17_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 24820);
 800ecea:	4b58      	ldr	r3, [pc, #352]	@ (800ee4c <network_configure_activations+0x538>)
 800ecec:	681a      	ldr	r2, [r3, #0]
 800ecee:	f246 03f4 	movw	r3, #24820	@ 0x60f4
 800ecf2:	4413      	add	r3, r2
 800ecf4:	4a61      	ldr	r2, [pc, #388]	@ (800ee7c <network_configure_activations+0x568>)
 800ecf6:	6093      	str	r3, [r2, #8]
    conv2d_17_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 24820);
 800ecf8:	4b54      	ldr	r3, [pc, #336]	@ (800ee4c <network_configure_activations+0x538>)
 800ecfa:	681a      	ldr	r2, [r3, #0]
 800ecfc:	f246 03f4 	movw	r3, #24820	@ 0x60f4
 800ed00:	4413      	add	r3, r2
 800ed02:	4a5e      	ldr	r2, [pc, #376]	@ (800ee7c <network_configure_activations+0x568>)
 800ed04:	60d3      	str	r3, [r2, #12]
    conv2d_17_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800ed06:	4b51      	ldr	r3, [pc, #324]	@ (800ee4c <network_configure_activations+0x538>)
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	4a5d      	ldr	r2, [pc, #372]	@ (800ee80 <network_configure_activations+0x56c>)
 800ed0c:	6093      	str	r3, [r2, #8]
    conv2d_17_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800ed0e:	4b4f      	ldr	r3, [pc, #316]	@ (800ee4c <network_configure_activations+0x538>)
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	4a5b      	ldr	r2, [pc, #364]	@ (800ee80 <network_configure_activations+0x56c>)
 800ed14:	60d3      	str	r3, [r2, #12]
    conv2d_17_output_array.data = AI_PTR(g_network_activations_map[0] + 10996);
 800ed16:	4b4d      	ldr	r3, [pc, #308]	@ (800ee4c <network_configure_activations+0x538>)
 800ed18:	681a      	ldr	r2, [r3, #0]
 800ed1a:	f642 23f4 	movw	r3, #10996	@ 0x2af4
 800ed1e:	4413      	add	r3, r2
 800ed20:	4a58      	ldr	r2, [pc, #352]	@ (800ee84 <network_configure_activations+0x570>)
 800ed22:	6093      	str	r3, [r2, #8]
    conv2d_17_output_array.data_start = AI_PTR(g_network_activations_map[0] + 10996);
 800ed24:	4b49      	ldr	r3, [pc, #292]	@ (800ee4c <network_configure_activations+0x538>)
 800ed26:	681a      	ldr	r2, [r3, #0]
 800ed28:	f642 23f4 	movw	r3, #10996	@ 0x2af4
 800ed2c:	4413      	add	r3, r2
 800ed2e:	4a55      	ldr	r2, [pc, #340]	@ (800ee84 <network_configure_activations+0x570>)
 800ed30:	60d3      	str	r3, [r2, #12]
    conv2d_18_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800ed32:	4b46      	ldr	r3, [pc, #280]	@ (800ee4c <network_configure_activations+0x538>)
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	4a54      	ldr	r2, [pc, #336]	@ (800ee88 <network_configure_activations+0x574>)
 800ed38:	6093      	str	r3, [r2, #8]
    conv2d_18_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800ed3a:	4b44      	ldr	r3, [pc, #272]	@ (800ee4c <network_configure_activations+0x538>)
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	4a52      	ldr	r2, [pc, #328]	@ (800ee88 <network_configure_activations+0x574>)
 800ed40:	60d3      	str	r3, [r2, #12]
    conv2d_18_output_array.data = AI_PTR(g_network_activations_map[0] + 544);
 800ed42:	4b42      	ldr	r3, [pc, #264]	@ (800ee4c <network_configure_activations+0x538>)
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 800ed4a:	4a50      	ldr	r2, [pc, #320]	@ (800ee8c <network_configure_activations+0x578>)
 800ed4c:	6093      	str	r3, [r2, #8]
    conv2d_18_output_array.data_start = AI_PTR(g_network_activations_map[0] + 544);
 800ed4e:	4b3f      	ldr	r3, [pc, #252]	@ (800ee4c <network_configure_activations+0x538>)
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 800ed56:	4a4d      	ldr	r2, [pc, #308]	@ (800ee8c <network_configure_activations+0x578>)
 800ed58:	60d3      	str	r3, [r2, #12]
    eltwise_19_output_array.data = AI_PTR(g_network_activations_map[0] + 2848);
 800ed5a:	4b3c      	ldr	r3, [pc, #240]	@ (800ee4c <network_configure_activations+0x538>)
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	f503 6332 	add.w	r3, r3, #2848	@ 0xb20
 800ed62:	4a4b      	ldr	r2, [pc, #300]	@ (800ee90 <network_configure_activations+0x57c>)
 800ed64:	6093      	str	r3, [r2, #8]
    eltwise_19_output_array.data_start = AI_PTR(g_network_activations_map[0] + 2848);
 800ed66:	4b39      	ldr	r3, [pc, #228]	@ (800ee4c <network_configure_activations+0x538>)
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	f503 6332 	add.w	r3, r3, #2848	@ 0xb20
 800ed6e:	4a48      	ldr	r2, [pc, #288]	@ (800ee90 <network_configure_activations+0x57c>)
 800ed70:	60d3      	str	r3, [r2, #12]
    conv2d_20_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800ed72:	4b36      	ldr	r3, [pc, #216]	@ (800ee4c <network_configure_activations+0x538>)
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	4a47      	ldr	r2, [pc, #284]	@ (800ee94 <network_configure_activations+0x580>)
 800ed78:	6093      	str	r3, [r2, #8]
    conv2d_20_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800ed7a:	4b34      	ldr	r3, [pc, #208]	@ (800ee4c <network_configure_activations+0x538>)
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	4a45      	ldr	r2, [pc, #276]	@ (800ee94 <network_configure_activations+0x580>)
 800ed80:	60d3      	str	r3, [r2, #12]
    conv2d_20_output_array.data = AI_PTR(g_network_activations_map[0] + 5152);
 800ed82:	4b32      	ldr	r3, [pc, #200]	@ (800ee4c <network_configure_activations+0x538>)
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	f503 53a1 	add.w	r3, r3, #5152	@ 0x1420
 800ed8a:	4a43      	ldr	r2, [pc, #268]	@ (800ee98 <network_configure_activations+0x584>)
 800ed8c:	6093      	str	r3, [r2, #8]
    conv2d_20_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5152);
 800ed8e:	4b2f      	ldr	r3, [pc, #188]	@ (800ee4c <network_configure_activations+0x538>)
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	f503 53a1 	add.w	r3, r3, #5152	@ 0x1420
 800ed96:	4a40      	ldr	r2, [pc, #256]	@ (800ee98 <network_configure_activations+0x584>)
 800ed98:	60d3      	str	r3, [r2, #12]
    conv2d_21_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 18976);
 800ed9a:	4b2c      	ldr	r3, [pc, #176]	@ (800ee4c <network_configure_activations+0x538>)
 800ed9c:	681a      	ldr	r2, [r3, #0]
 800ed9e:	f644 2320 	movw	r3, #18976	@ 0x4a20
 800eda2:	4413      	add	r3, r2
 800eda4:	4a3d      	ldr	r2, [pc, #244]	@ (800ee9c <network_configure_activations+0x588>)
 800eda6:	6093      	str	r3, [r2, #8]
    conv2d_21_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 18976);
 800eda8:	4b28      	ldr	r3, [pc, #160]	@ (800ee4c <network_configure_activations+0x538>)
 800edaa:	681a      	ldr	r2, [r3, #0]
 800edac:	f644 2320 	movw	r3, #18976	@ 0x4a20
 800edb0:	4413      	add	r3, r2
 800edb2:	4a3a      	ldr	r2, [pc, #232]	@ (800ee9c <network_configure_activations+0x588>)
 800edb4:	60d3      	str	r3, [r2, #12]
    conv2d_21_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 5152);
 800edb6:	4b25      	ldr	r3, [pc, #148]	@ (800ee4c <network_configure_activations+0x538>)
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	f503 53a1 	add.w	r3, r3, #5152	@ 0x1420
 800edbe:	4a38      	ldr	r2, [pc, #224]	@ (800eea0 <network_configure_activations+0x58c>)
 800edc0:	6093      	str	r3, [r2, #8]
    conv2d_21_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 5152);
 800edc2:	4b22      	ldr	r3, [pc, #136]	@ (800ee4c <network_configure_activations+0x538>)
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	f503 53a1 	add.w	r3, r3, #5152	@ 0x1420
 800edca:	4a35      	ldr	r2, [pc, #212]	@ (800eea0 <network_configure_activations+0x58c>)
 800edcc:	60d3      	str	r3, [r2, #12]
    conv2d_21_output_array.data = AI_PTR(g_network_activations_map[0] + 37792);
 800edce:	4b1f      	ldr	r3, [pc, #124]	@ (800ee4c <network_configure_activations+0x538>)
 800edd0:	681a      	ldr	r2, [r3, #0]
 800edd2:	f249 33a0 	movw	r3, #37792	@ 0x93a0
 800edd6:	4413      	add	r3, r2
 800edd8:	4a32      	ldr	r2, [pc, #200]	@ (800eea4 <network_configure_activations+0x590>)
 800edda:	6093      	str	r3, [r2, #8]
    conv2d_21_output_array.data_start = AI_PTR(g_network_activations_map[0] + 37792);
 800eddc:	4b1b      	ldr	r3, [pc, #108]	@ (800ee4c <network_configure_activations+0x538>)
 800edde:	681a      	ldr	r2, [r3, #0]
 800ede0:	f249 33a0 	movw	r3, #37792	@ 0x93a0
 800ede4:	4413      	add	r3, r2
 800ede6:	4a2f      	ldr	r2, [pc, #188]	@ (800eea4 <network_configure_activations+0x590>)
 800ede8:	60d3      	str	r3, [r2, #12]
    conv2d_22_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800edea:	4b18      	ldr	r3, [pc, #96]	@ (800ee4c <network_configure_activations+0x538>)
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	4a2e      	ldr	r2, [pc, #184]	@ (800eea8 <network_configure_activations+0x594>)
 800edf0:	6093      	str	r3, [r2, #8]
    conv2d_22_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800edf2:	4b16      	ldr	r3, [pc, #88]	@ (800ee4c <network_configure_activations+0x538>)
 800edf4:	681b      	ldr	r3, [r3, #0]
 800edf6:	4a2c      	ldr	r2, [pc, #176]	@ (800eea8 <network_configure_activations+0x594>)
 800edf8:	60d3      	str	r3, [r2, #12]
    conv2d_22_output_array.data = AI_PTR(g_network_activations_map[0] + 544);
 800edfa:	4b14      	ldr	r3, [pc, #80]	@ (800ee4c <network_configure_activations+0x538>)
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 800ee02:	4a2a      	ldr	r2, [pc, #168]	@ (800eeac <network_configure_activations+0x598>)
 800ee04:	6093      	str	r3, [r2, #8]
    conv2d_22_output_array.data_start = AI_PTR(g_network_activations_map[0] + 544);
 800ee06:	4b11      	ldr	r3, [pc, #68]	@ (800ee4c <network_configure_activations+0x538>)
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 800ee0e:	4a27      	ldr	r2, [pc, #156]	@ (800eeac <network_configure_activations+0x598>)
 800ee10:	60d3      	str	r3, [r2, #12]
    eltwise_23_output_array.data = AI_PTR(g_network_activations_map[0] + 5152);
 800ee12:	4b0e      	ldr	r3, [pc, #56]	@ (800ee4c <network_configure_activations+0x538>)
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	f503 53a1 	add.w	r3, r3, #5152	@ 0x1420
 800ee1a:	4a25      	ldr	r2, [pc, #148]	@ (800eeb0 <network_configure_activations+0x59c>)
 800ee1c:	6093      	str	r3, [r2, #8]
    eltwise_23_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5152);
 800ee1e:	4b0b      	ldr	r3, [pc, #44]	@ (800ee4c <network_configure_activations+0x538>)
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	f503 53a1 	add.w	r3, r3, #5152	@ 0x1420
 800ee26:	4a22      	ldr	r2, [pc, #136]	@ (800eeb0 <network_configure_activations+0x59c>)
 800ee28:	60d3      	str	r3, [r2, #12]
    conv2d_24_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800ee2a:	4b08      	ldr	r3, [pc, #32]	@ (800ee4c <network_configure_activations+0x538>)
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	4a21      	ldr	r2, [pc, #132]	@ (800eeb4 <network_configure_activations+0x5a0>)
 800ee30:	6093      	str	r3, [r2, #8]
    conv2d_24_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800ee32:	4b06      	ldr	r3, [pc, #24]	@ (800ee4c <network_configure_activations+0x538>)
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	4a1f      	ldr	r2, [pc, #124]	@ (800eeb4 <network_configure_activations+0x5a0>)
 800ee38:	60d3      	str	r3, [r2, #12]
    conv2d_24_output_array.data = AI_PTR(g_network_activations_map[0] + 7456);
 800ee3a:	4b04      	ldr	r3, [pc, #16]	@ (800ee4c <network_configure_activations+0x538>)
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	f503 53e9 	add.w	r3, r3, #7456	@ 0x1d20
 800ee42:	4a1d      	ldr	r2, [pc, #116]	@ (800eeb8 <network_configure_activations+0x5a4>)
 800ee44:	6093      	str	r3, [r2, #8]
    conv2d_24_output_array.data_start = AI_PTR(g_network_activations_map[0] + 7456);
 800ee46:	4b01      	ldr	r3, [pc, #4]	@ (800ee4c <network_configure_activations+0x538>)
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	e037      	b.n	800eebc <network_configure_activations+0x5a8>
 800ee4c:	2404125c 	.word	0x2404125c
 800ee50:	240001a8 	.word	0x240001a8
 800ee54:	240001b8 	.word	0x240001b8
 800ee58:	24000da8 	.word	0x24000da8
 800ee5c:	240001c8 	.word	0x240001c8
 800ee60:	240001d8 	.word	0x240001d8
 800ee64:	24000db8 	.word	0x24000db8
 800ee68:	240001e8 	.word	0x240001e8
 800ee6c:	24000dc8 	.word	0x24000dc8
 800ee70:	240001f8 	.word	0x240001f8
 800ee74:	24000dd8 	.word	0x24000dd8
 800ee78:	24000208 	.word	0x24000208
 800ee7c:	24000218 	.word	0x24000218
 800ee80:	24000de8 	.word	0x24000de8
 800ee84:	24000228 	.word	0x24000228
 800ee88:	24000df8 	.word	0x24000df8
 800ee8c:	24000238 	.word	0x24000238
 800ee90:	24000248 	.word	0x24000248
 800ee94:	24000e08 	.word	0x24000e08
 800ee98:	24000258 	.word	0x24000258
 800ee9c:	24000268 	.word	0x24000268
 800eea0:	24000e18 	.word	0x24000e18
 800eea4:	24000278 	.word	0x24000278
 800eea8:	24000e28 	.word	0x24000e28
 800eeac:	24000288 	.word	0x24000288
 800eeb0:	24000298 	.word	0x24000298
 800eeb4:	24000e38 	.word	0x24000e38
 800eeb8:	240002a8 	.word	0x240002a8
 800eebc:	f503 53e9 	add.w	r3, r3, #7456	@ 0x1d20
 800eec0:	4a96      	ldr	r2, [pc, #600]	@ (800f11c <network_configure_activations+0x808>)
 800eec2:	60d3      	str	r3, [r2, #12]
    conv2d_25_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 21280);
 800eec4:	4b96      	ldr	r3, [pc, #600]	@ (800f120 <network_configure_activations+0x80c>)
 800eec6:	681a      	ldr	r2, [r3, #0]
 800eec8:	f245 3320 	movw	r3, #21280	@ 0x5320
 800eecc:	4413      	add	r3, r2
 800eece:	4a95      	ldr	r2, [pc, #596]	@ (800f124 <network_configure_activations+0x810>)
 800eed0:	6093      	str	r3, [r2, #8]
    conv2d_25_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 21280);
 800eed2:	4b93      	ldr	r3, [pc, #588]	@ (800f120 <network_configure_activations+0x80c>)
 800eed4:	681a      	ldr	r2, [r3, #0]
 800eed6:	f245 3320 	movw	r3, #21280	@ 0x5320
 800eeda:	4413      	add	r3, r2
 800eedc:	4a91      	ldr	r2, [pc, #580]	@ (800f124 <network_configure_activations+0x810>)
 800eede:	60d3      	str	r3, [r2, #12]
    conv2d_25_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800eee0:	4b8f      	ldr	r3, [pc, #572]	@ (800f120 <network_configure_activations+0x80c>)
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	4a90      	ldr	r2, [pc, #576]	@ (800f128 <network_configure_activations+0x814>)
 800eee6:	6093      	str	r3, [r2, #8]
    conv2d_25_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800eee8:	4b8d      	ldr	r3, [pc, #564]	@ (800f120 <network_configure_activations+0x80c>)
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	4a8e      	ldr	r2, [pc, #568]	@ (800f128 <network_configure_activations+0x814>)
 800eeee:	60d3      	str	r3, [r2, #12]
    conv2d_25_output_array.data = AI_PTR(g_network_activations_map[0] + 3556);
 800eef0:	4b8b      	ldr	r3, [pc, #556]	@ (800f120 <network_configure_activations+0x80c>)
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	f603 53e4 	addw	r3, r3, #3556	@ 0xde4
 800eef8:	4a8c      	ldr	r2, [pc, #560]	@ (800f12c <network_configure_activations+0x818>)
 800eefa:	6093      	str	r3, [r2, #8]
    conv2d_25_output_array.data_start = AI_PTR(g_network_activations_map[0] + 3556);
 800eefc:	4b88      	ldr	r3, [pc, #544]	@ (800f120 <network_configure_activations+0x80c>)
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	f603 53e4 	addw	r3, r3, #3556	@ 0xde4
 800ef04:	4a89      	ldr	r2, [pc, #548]	@ (800f12c <network_configure_activations+0x818>)
 800ef06:	60d3      	str	r3, [r2, #12]
    conv2d_26_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800ef08:	4b85      	ldr	r3, [pc, #532]	@ (800f120 <network_configure_activations+0x80c>)
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	4a88      	ldr	r2, [pc, #544]	@ (800f130 <network_configure_activations+0x81c>)
 800ef0e:	6093      	str	r3, [r2, #8]
    conv2d_26_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800ef10:	4b83      	ldr	r3, [pc, #524]	@ (800f120 <network_configure_activations+0x80c>)
 800ef12:	681b      	ldr	r3, [r3, #0]
 800ef14:	4a86      	ldr	r2, [pc, #536]	@ (800f130 <network_configure_activations+0x81c>)
 800ef16:	60d3      	str	r3, [r2, #12]
    conv2d_26_output_array.data = AI_PTR(g_network_activations_map[0] + 624);
 800ef18:	4b81      	ldr	r3, [pc, #516]	@ (800f120 <network_configure_activations+0x80c>)
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 800ef20:	4a84      	ldr	r2, [pc, #528]	@ (800f134 <network_configure_activations+0x820>)
 800ef22:	6093      	str	r3, [r2, #8]
    conv2d_26_output_array.data_start = AI_PTR(g_network_activations_map[0] + 624);
 800ef24:	4b7e      	ldr	r3, [pc, #504]	@ (800f120 <network_configure_activations+0x80c>)
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 800ef2c:	4a81      	ldr	r2, [pc, #516]	@ (800f134 <network_configure_activations+0x820>)
 800ef2e:	60d3      	str	r3, [r2, #12]
    conv2d_27_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 1488);
 800ef30:	4b7b      	ldr	r3, [pc, #492]	@ (800f120 <network_configure_activations+0x80c>)
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	f503 63ba 	add.w	r3, r3, #1488	@ 0x5d0
 800ef38:	4a7f      	ldr	r2, [pc, #508]	@ (800f138 <network_configure_activations+0x824>)
 800ef3a:	6093      	str	r3, [r2, #8]
    conv2d_27_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 1488);
 800ef3c:	4b78      	ldr	r3, [pc, #480]	@ (800f120 <network_configure_activations+0x80c>)
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	f503 63ba 	add.w	r3, r3, #1488	@ 0x5d0
 800ef44:	4a7c      	ldr	r2, [pc, #496]	@ (800f138 <network_configure_activations+0x824>)
 800ef46:	60d3      	str	r3, [r2, #12]
    conv2d_27_output_array.data = AI_PTR(g_network_activations_map[0] + 3024);
 800ef48:	4b75      	ldr	r3, [pc, #468]	@ (800f120 <network_configure_activations+0x80c>)
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	f503 633d 	add.w	r3, r3, #3024	@ 0xbd0
 800ef50:	4a7a      	ldr	r2, [pc, #488]	@ (800f13c <network_configure_activations+0x828>)
 800ef52:	6093      	str	r3, [r2, #8]
    conv2d_27_output_array.data_start = AI_PTR(g_network_activations_map[0] + 3024);
 800ef54:	4b72      	ldr	r3, [pc, #456]	@ (800f120 <network_configure_activations+0x80c>)
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	f503 633d 	add.w	r3, r3, #3024	@ 0xbd0
 800ef5c:	4a77      	ldr	r2, [pc, #476]	@ (800f13c <network_configure_activations+0x828>)
 800ef5e:	60d3      	str	r3, [r2, #12]
    conv2d_28_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 8208);
 800ef60:	4b6f      	ldr	r3, [pc, #444]	@ (800f120 <network_configure_activations+0x80c>)
 800ef62:	681a      	ldr	r2, [r3, #0]
 800ef64:	f242 0310 	movw	r3, #8208	@ 0x2010
 800ef68:	4413      	add	r3, r2
 800ef6a:	4a75      	ldr	r2, [pc, #468]	@ (800f140 <network_configure_activations+0x82c>)
 800ef6c:	6093      	str	r3, [r2, #8]
    conv2d_28_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 8208);
 800ef6e:	4b6c      	ldr	r3, [pc, #432]	@ (800f120 <network_configure_activations+0x80c>)
 800ef70:	681a      	ldr	r2, [r3, #0]
 800ef72:	f242 0310 	movw	r3, #8208	@ 0x2010
 800ef76:	4413      	add	r3, r2
 800ef78:	4a71      	ldr	r2, [pc, #452]	@ (800f140 <network_configure_activations+0x82c>)
 800ef7a:	60d3      	str	r3, [r2, #12]
    conv2d_28_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 1488);
 800ef7c:	4b68      	ldr	r3, [pc, #416]	@ (800f120 <network_configure_activations+0x80c>)
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	f503 63ba 	add.w	r3, r3, #1488	@ 0x5d0
 800ef84:	4a6f      	ldr	r2, [pc, #444]	@ (800f144 <network_configure_activations+0x830>)
 800ef86:	6093      	str	r3, [r2, #8]
    conv2d_28_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 1488);
 800ef88:	4b65      	ldr	r3, [pc, #404]	@ (800f120 <network_configure_activations+0x80c>)
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	f503 63ba 	add.w	r3, r3, #1488	@ 0x5d0
 800ef90:	4a6c      	ldr	r2, [pc, #432]	@ (800f144 <network_configure_activations+0x830>)
 800ef92:	60d3      	str	r3, [r2, #12]
    conv2d_28_output_array.data = AI_PTR(g_network_activations_map[0] + 17424);
 800ef94:	4b62      	ldr	r3, [pc, #392]	@ (800f120 <network_configure_activations+0x80c>)
 800ef96:	681a      	ldr	r2, [r3, #0]
 800ef98:	f244 4310 	movw	r3, #17424	@ 0x4410
 800ef9c:	4413      	add	r3, r2
 800ef9e:	4a6a      	ldr	r2, [pc, #424]	@ (800f148 <network_configure_activations+0x834>)
 800efa0:	6093      	str	r3, [r2, #8]
    conv2d_28_output_array.data_start = AI_PTR(g_network_activations_map[0] + 17424);
 800efa2:	4b5f      	ldr	r3, [pc, #380]	@ (800f120 <network_configure_activations+0x80c>)
 800efa4:	681a      	ldr	r2, [r3, #0]
 800efa6:	f244 4310 	movw	r3, #17424	@ 0x4410
 800efaa:	4413      	add	r3, r2
 800efac:	4a66      	ldr	r2, [pc, #408]	@ (800f148 <network_configure_activations+0x834>)
 800efae:	60d3      	str	r3, [r2, #12]
    conv2d_29_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 1488);
 800efb0:	4b5b      	ldr	r3, [pc, #364]	@ (800f120 <network_configure_activations+0x80c>)
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	f503 63ba 	add.w	r3, r3, #1488	@ 0x5d0
 800efb8:	4a64      	ldr	r2, [pc, #400]	@ (800f14c <network_configure_activations+0x838>)
 800efba:	6093      	str	r3, [r2, #8]
    conv2d_29_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 1488);
 800efbc:	4b58      	ldr	r3, [pc, #352]	@ (800f120 <network_configure_activations+0x80c>)
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	f503 63ba 	add.w	r3, r3, #1488	@ 0x5d0
 800efc4:	4a61      	ldr	r2, [pc, #388]	@ (800f14c <network_configure_activations+0x838>)
 800efc6:	60d3      	str	r3, [r2, #12]
    conv2d_29_output_array.data = AI_PTR(g_network_activations_map[0] + 2304);
 800efc8:	4b55      	ldr	r3, [pc, #340]	@ (800f120 <network_configure_activations+0x80c>)
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800efd0:	4a5f      	ldr	r2, [pc, #380]	@ (800f150 <network_configure_activations+0x83c>)
 800efd2:	6093      	str	r3, [r2, #8]
    conv2d_29_output_array.data_start = AI_PTR(g_network_activations_map[0] + 2304);
 800efd4:	4b52      	ldr	r3, [pc, #328]	@ (800f120 <network_configure_activations+0x80c>)
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800efdc:	4a5c      	ldr	r2, [pc, #368]	@ (800f150 <network_configure_activations+0x83c>)
 800efde:	60d3      	str	r3, [r2, #12]
    eltwise_30_output_array.data = AI_PTR(g_network_activations_map[0] + 3168);
 800efe0:	4b4f      	ldr	r3, [pc, #316]	@ (800f120 <network_configure_activations+0x80c>)
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	f503 6346 	add.w	r3, r3, #3168	@ 0xc60
 800efe8:	4a5a      	ldr	r2, [pc, #360]	@ (800f154 <network_configure_activations+0x840>)
 800efea:	6093      	str	r3, [r2, #8]
    eltwise_30_output_array.data_start = AI_PTR(g_network_activations_map[0] + 3168);
 800efec:	4b4c      	ldr	r3, [pc, #304]	@ (800f120 <network_configure_activations+0x80c>)
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	f503 6346 	add.w	r3, r3, #3168	@ 0xc60
 800eff4:	4a57      	ldr	r2, [pc, #348]	@ (800f154 <network_configure_activations+0x840>)
 800eff6:	60d3      	str	r3, [r2, #12]
    conv2d_31_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800eff8:	4b49      	ldr	r3, [pc, #292]	@ (800f120 <network_configure_activations+0x80c>)
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	4a56      	ldr	r2, [pc, #344]	@ (800f158 <network_configure_activations+0x844>)
 800effe:	6093      	str	r3, [r2, #8]
    conv2d_31_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f000:	4b47      	ldr	r3, [pc, #284]	@ (800f120 <network_configure_activations+0x80c>)
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	4a54      	ldr	r2, [pc, #336]	@ (800f158 <network_configure_activations+0x844>)
 800f006:	60d3      	str	r3, [r2, #12]
    conv2d_31_output_array.data = AI_PTR(g_network_activations_map[0] + 4032);
 800f008:	4b45      	ldr	r3, [pc, #276]	@ (800f120 <network_configure_activations+0x80c>)
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	f503 637c 	add.w	r3, r3, #4032	@ 0xfc0
 800f010:	4a52      	ldr	r2, [pc, #328]	@ (800f15c <network_configure_activations+0x848>)
 800f012:	6093      	str	r3, [r2, #8]
    conv2d_31_output_array.data_start = AI_PTR(g_network_activations_map[0] + 4032);
 800f014:	4b42      	ldr	r3, [pc, #264]	@ (800f120 <network_configure_activations+0x80c>)
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	f503 637c 	add.w	r3, r3, #4032	@ 0xfc0
 800f01c:	4a4f      	ldr	r2, [pc, #316]	@ (800f15c <network_configure_activations+0x848>)
 800f01e:	60d3      	str	r3, [r2, #12]
    conv2d_32_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 9216);
 800f020:	4b3f      	ldr	r3, [pc, #252]	@ (800f120 <network_configure_activations+0x80c>)
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800f028:	4a4d      	ldr	r2, [pc, #308]	@ (800f160 <network_configure_activations+0x84c>)
 800f02a:	6093      	str	r3, [r2, #8]
    conv2d_32_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 9216);
 800f02c:	4b3c      	ldr	r3, [pc, #240]	@ (800f120 <network_configure_activations+0x80c>)
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 800f034:	4a4a      	ldr	r2, [pc, #296]	@ (800f160 <network_configure_activations+0x84c>)
 800f036:	60d3      	str	r3, [r2, #12]
    conv2d_32_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 18432);
 800f038:	4b39      	ldr	r3, [pc, #228]	@ (800f120 <network_configure_activations+0x80c>)
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	f503 4390 	add.w	r3, r3, #18432	@ 0x4800
 800f040:	4a48      	ldr	r2, [pc, #288]	@ (800f164 <network_configure_activations+0x850>)
 800f042:	6093      	str	r3, [r2, #8]
    conv2d_32_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 18432);
 800f044:	4b36      	ldr	r3, [pc, #216]	@ (800f120 <network_configure_activations+0x80c>)
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	f503 4390 	add.w	r3, r3, #18432	@ 0x4800
 800f04c:	4a45      	ldr	r2, [pc, #276]	@ (800f164 <network_configure_activations+0x850>)
 800f04e:	60d3      	str	r3, [r2, #12]
    conv2d_32_output_array.data = AI_PTR(g_network_activations_map[0] + 4032);
 800f050:	4b33      	ldr	r3, [pc, #204]	@ (800f120 <network_configure_activations+0x80c>)
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	f503 637c 	add.w	r3, r3, #4032	@ 0xfc0
 800f058:	4a43      	ldr	r2, [pc, #268]	@ (800f168 <network_configure_activations+0x854>)
 800f05a:	6093      	str	r3, [r2, #8]
    conv2d_32_output_array.data_start = AI_PTR(g_network_activations_map[0] + 4032);
 800f05c:	4b30      	ldr	r3, [pc, #192]	@ (800f120 <network_configure_activations+0x80c>)
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	f503 637c 	add.w	r3, r3, #4032	@ 0xfc0
 800f064:	4a40      	ldr	r2, [pc, #256]	@ (800f168 <network_configure_activations+0x854>)
 800f066:	60d3      	str	r3, [r2, #12]
    conv2d_33_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f068:	4b2d      	ldr	r3, [pc, #180]	@ (800f120 <network_configure_activations+0x80c>)
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	4a3f      	ldr	r2, [pc, #252]	@ (800f16c <network_configure_activations+0x858>)
 800f06e:	6093      	str	r3, [r2, #8]
    conv2d_33_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f070:	4b2b      	ldr	r3, [pc, #172]	@ (800f120 <network_configure_activations+0x80c>)
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	4a3d      	ldr	r2, [pc, #244]	@ (800f16c <network_configure_activations+0x858>)
 800f076:	60d3      	str	r3, [r2, #12]
    conv2d_33_output_array.data = AI_PTR(g_network_activations_map[0] + 816);
 800f078:	4b29      	ldr	r3, [pc, #164]	@ (800f120 <network_configure_activations+0x80c>)
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	f503 734c 	add.w	r3, r3, #816	@ 0x330
 800f080:	4a3b      	ldr	r2, [pc, #236]	@ (800f170 <network_configure_activations+0x85c>)
 800f082:	6093      	str	r3, [r2, #8]
    conv2d_33_output_array.data_start = AI_PTR(g_network_activations_map[0] + 816);
 800f084:	4b26      	ldr	r3, [pc, #152]	@ (800f120 <network_configure_activations+0x80c>)
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	f503 734c 	add.w	r3, r3, #816	@ 0x330
 800f08c:	4a38      	ldr	r2, [pc, #224]	@ (800f170 <network_configure_activations+0x85c>)
 800f08e:	60d3      	str	r3, [r2, #12]
    eltwise_34_output_array.data = AI_PTR(g_network_activations_map[0] + 1680);
 800f090:	4b23      	ldr	r3, [pc, #140]	@ (800f120 <network_configure_activations+0x80c>)
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	f503 63d2 	add.w	r3, r3, #1680	@ 0x690
 800f098:	4a36      	ldr	r2, [pc, #216]	@ (800f174 <network_configure_activations+0x860>)
 800f09a:	6093      	str	r3, [r2, #8]
    eltwise_34_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1680);
 800f09c:	4b20      	ldr	r3, [pc, #128]	@ (800f120 <network_configure_activations+0x80c>)
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	f503 63d2 	add.w	r3, r3, #1680	@ 0x690
 800f0a4:	4a33      	ldr	r2, [pc, #204]	@ (800f174 <network_configure_activations+0x860>)
 800f0a6:	60d3      	str	r3, [r2, #12]
    conv2d_35_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f0a8:	4b1d      	ldr	r3, [pc, #116]	@ (800f120 <network_configure_activations+0x80c>)
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	4a32      	ldr	r2, [pc, #200]	@ (800f178 <network_configure_activations+0x864>)
 800f0ae:	6093      	str	r3, [r2, #8]
    conv2d_35_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f0b0:	4b1b      	ldr	r3, [pc, #108]	@ (800f120 <network_configure_activations+0x80c>)
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	4a30      	ldr	r2, [pc, #192]	@ (800f178 <network_configure_activations+0x864>)
 800f0b6:	60d3      	str	r3, [r2, #12]
    conv2d_35_output_array.data = AI_PTR(g_network_activations_map[0] + 2544);
 800f0b8:	4b19      	ldr	r3, [pc, #100]	@ (800f120 <network_configure_activations+0x80c>)
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	f503 631f 	add.w	r3, r3, #2544	@ 0x9f0
 800f0c0:	4a2e      	ldr	r2, [pc, #184]	@ (800f17c <network_configure_activations+0x868>)
 800f0c2:	6093      	str	r3, [r2, #8]
    conv2d_35_output_array.data_start = AI_PTR(g_network_activations_map[0] + 2544);
 800f0c4:	4b16      	ldr	r3, [pc, #88]	@ (800f120 <network_configure_activations+0x80c>)
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	f503 631f 	add.w	r3, r3, #2544	@ 0x9f0
 800f0cc:	4a2b      	ldr	r2, [pc, #172]	@ (800f17c <network_configure_activations+0x868>)
 800f0ce:	60d3      	str	r3, [r2, #12]
    conv2d_36_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 7728);
 800f0d0:	4b13      	ldr	r3, [pc, #76]	@ (800f120 <network_configure_activations+0x80c>)
 800f0d2:	681a      	ldr	r2, [r3, #0]
 800f0d4:	f641 6330 	movw	r3, #7728	@ 0x1e30
 800f0d8:	4413      	add	r3, r2
 800f0da:	4a29      	ldr	r2, [pc, #164]	@ (800f180 <network_configure_activations+0x86c>)
 800f0dc:	6093      	str	r3, [r2, #8]
    conv2d_36_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 7728);
 800f0de:	4b10      	ldr	r3, [pc, #64]	@ (800f120 <network_configure_activations+0x80c>)
 800f0e0:	681a      	ldr	r2, [r3, #0]
 800f0e2:	f641 6330 	movw	r3, #7728	@ 0x1e30
 800f0e6:	4413      	add	r3, r2
 800f0e8:	4a25      	ldr	r2, [pc, #148]	@ (800f180 <network_configure_activations+0x86c>)
 800f0ea:	60d3      	str	r3, [r2, #12]
    conv2d_36_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 16944);
 800f0ec:	4b0c      	ldr	r3, [pc, #48]	@ (800f120 <network_configure_activations+0x80c>)
 800f0ee:	681a      	ldr	r2, [r3, #0]
 800f0f0:	f244 2330 	movw	r3, #16944	@ 0x4230
 800f0f4:	4413      	add	r3, r2
 800f0f6:	4a23      	ldr	r2, [pc, #140]	@ (800f184 <network_configure_activations+0x870>)
 800f0f8:	6093      	str	r3, [r2, #8]
    conv2d_36_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 16944);
 800f0fa:	4b09      	ldr	r3, [pc, #36]	@ (800f120 <network_configure_activations+0x80c>)
 800f0fc:	681a      	ldr	r2, [r3, #0]
 800f0fe:	f244 2330 	movw	r3, #16944	@ 0x4230
 800f102:	4413      	add	r3, r2
 800f104:	4a1f      	ldr	r2, [pc, #124]	@ (800f184 <network_configure_activations+0x870>)
 800f106:	60d3      	str	r3, [r2, #12]
    conv2d_36_output_array.data = AI_PTR(g_network_activations_map[0] + 2544);
 800f108:	4b05      	ldr	r3, [pc, #20]	@ (800f120 <network_configure_activations+0x80c>)
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	f503 631f 	add.w	r3, r3, #2544	@ 0x9f0
 800f110:	4a1d      	ldr	r2, [pc, #116]	@ (800f188 <network_configure_activations+0x874>)
 800f112:	6093      	str	r3, [r2, #8]
    conv2d_36_output_array.data_start = AI_PTR(g_network_activations_map[0] + 2544);
 800f114:	4b02      	ldr	r3, [pc, #8]	@ (800f120 <network_configure_activations+0x80c>)
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	e038      	b.n	800f18c <network_configure_activations+0x878>
 800f11a:	bf00      	nop
 800f11c:	240002a8 	.word	0x240002a8
 800f120:	2404125c 	.word	0x2404125c
 800f124:	240002b8 	.word	0x240002b8
 800f128:	24000e48 	.word	0x24000e48
 800f12c:	240002c8 	.word	0x240002c8
 800f130:	24000e58 	.word	0x24000e58
 800f134:	240002d8 	.word	0x240002d8
 800f138:	24000e68 	.word	0x24000e68
 800f13c:	240002e8 	.word	0x240002e8
 800f140:	240002f8 	.word	0x240002f8
 800f144:	24000e78 	.word	0x24000e78
 800f148:	24000308 	.word	0x24000308
 800f14c:	24000e88 	.word	0x24000e88
 800f150:	24000318 	.word	0x24000318
 800f154:	24000328 	.word	0x24000328
 800f158:	24000e98 	.word	0x24000e98
 800f15c:	24000338 	.word	0x24000338
 800f160:	24000348 	.word	0x24000348
 800f164:	24000ea8 	.word	0x24000ea8
 800f168:	24000358 	.word	0x24000358
 800f16c:	24000eb8 	.word	0x24000eb8
 800f170:	24000368 	.word	0x24000368
 800f174:	24000378 	.word	0x24000378
 800f178:	24000ec8 	.word	0x24000ec8
 800f17c:	24000388 	.word	0x24000388
 800f180:	24000398 	.word	0x24000398
 800f184:	24000ed8 	.word	0x24000ed8
 800f188:	240003a8 	.word	0x240003a8
 800f18c:	f503 631f 	add.w	r3, r3, #2544	@ 0x9f0
 800f190:	4a94      	ldr	r2, [pc, #592]	@ (800f3e4 <network_configure_activations+0xad0>)
 800f192:	60d3      	str	r3, [r2, #12]
    conv2d_37_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f194:	4b94      	ldr	r3, [pc, #592]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	4a94      	ldr	r2, [pc, #592]	@ (800f3ec <network_configure_activations+0xad8>)
 800f19a:	6093      	str	r3, [r2, #8]
    conv2d_37_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f19c:	4b92      	ldr	r3, [pc, #584]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	4a92      	ldr	r2, [pc, #584]	@ (800f3ec <network_configure_activations+0xad8>)
 800f1a2:	60d3      	str	r3, [r2, #12]
    conv2d_37_output_array.data = AI_PTR(g_network_activations_map[0] + 816);
 800f1a4:	4b90      	ldr	r3, [pc, #576]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	f503 734c 	add.w	r3, r3, #816	@ 0x330
 800f1ac:	4a90      	ldr	r2, [pc, #576]	@ (800f3f0 <network_configure_activations+0xadc>)
 800f1ae:	6093      	str	r3, [r2, #8]
    conv2d_37_output_array.data_start = AI_PTR(g_network_activations_map[0] + 816);
 800f1b0:	4b8d      	ldr	r3, [pc, #564]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	f503 734c 	add.w	r3, r3, #816	@ 0x330
 800f1b8:	4a8d      	ldr	r2, [pc, #564]	@ (800f3f0 <network_configure_activations+0xadc>)
 800f1ba:	60d3      	str	r3, [r2, #12]
    eltwise_38_output_array.data = AI_PTR(g_network_activations_map[0] + 2544);
 800f1bc:	4b8a      	ldr	r3, [pc, #552]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	f503 631f 	add.w	r3, r3, #2544	@ 0x9f0
 800f1c4:	4a8b      	ldr	r2, [pc, #556]	@ (800f3f4 <network_configure_activations+0xae0>)
 800f1c6:	6093      	str	r3, [r2, #8]
    eltwise_38_output_array.data_start = AI_PTR(g_network_activations_map[0] + 2544);
 800f1c8:	4b87      	ldr	r3, [pc, #540]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	f503 631f 	add.w	r3, r3, #2544	@ 0x9f0
 800f1d0:	4a88      	ldr	r2, [pc, #544]	@ (800f3f4 <network_configure_activations+0xae0>)
 800f1d2:	60d3      	str	r3, [r2, #12]
    conv2d_39_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f1d4:	4b84      	ldr	r3, [pc, #528]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	4a87      	ldr	r2, [pc, #540]	@ (800f3f8 <network_configure_activations+0xae4>)
 800f1da:	6093      	str	r3, [r2, #8]
    conv2d_39_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f1dc:	4b82      	ldr	r3, [pc, #520]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	4a85      	ldr	r2, [pc, #532]	@ (800f3f8 <network_configure_activations+0xae4>)
 800f1e2:	60d3      	str	r3, [r2, #12]
    conv2d_39_output_array.data = AI_PTR(g_network_activations_map[0] + 3408);
 800f1e4:	4b80      	ldr	r3, [pc, #512]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	f503 6355 	add.w	r3, r3, #3408	@ 0xd50
 800f1ec:	4a83      	ldr	r2, [pc, #524]	@ (800f3fc <network_configure_activations+0xae8>)
 800f1ee:	6093      	str	r3, [r2, #8]
    conv2d_39_output_array.data_start = AI_PTR(g_network_activations_map[0] + 3408);
 800f1f0:	4b7d      	ldr	r3, [pc, #500]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	f503 6355 	add.w	r3, r3, #3408	@ 0xd50
 800f1f8:	4a80      	ldr	r2, [pc, #512]	@ (800f3fc <network_configure_activations+0xae8>)
 800f1fa:	60d3      	str	r3, [r2, #12]
    conv2d_40_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 8592);
 800f1fc:	4b7a      	ldr	r3, [pc, #488]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f1fe:	681a      	ldr	r2, [r3, #0]
 800f200:	f242 1390 	movw	r3, #8592	@ 0x2190
 800f204:	4413      	add	r3, r2
 800f206:	4a7e      	ldr	r2, [pc, #504]	@ (800f400 <network_configure_activations+0xaec>)
 800f208:	6093      	str	r3, [r2, #8]
    conv2d_40_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 8592);
 800f20a:	4b77      	ldr	r3, [pc, #476]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f20c:	681a      	ldr	r2, [r3, #0]
 800f20e:	f242 1390 	movw	r3, #8592	@ 0x2190
 800f212:	4413      	add	r3, r2
 800f214:	4a7a      	ldr	r2, [pc, #488]	@ (800f400 <network_configure_activations+0xaec>)
 800f216:	60d3      	str	r3, [r2, #12]
    conv2d_40_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f218:	4b73      	ldr	r3, [pc, #460]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	4a79      	ldr	r2, [pc, #484]	@ (800f404 <network_configure_activations+0xaf0>)
 800f21e:	6093      	str	r3, [r2, #8]
    conv2d_40_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f220:	4b71      	ldr	r3, [pc, #452]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	4a77      	ldr	r2, [pc, #476]	@ (800f404 <network_configure_activations+0xaf0>)
 800f226:	60d3      	str	r3, [r2, #12]
    conv2d_40_output_array.data = AI_PTR(g_network_activations_map[0] + 17808);
 800f228:	4b6f      	ldr	r3, [pc, #444]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f22a:	681a      	ldr	r2, [r3, #0]
 800f22c:	f244 5390 	movw	r3, #17808	@ 0x4590
 800f230:	4413      	add	r3, r2
 800f232:	4a75      	ldr	r2, [pc, #468]	@ (800f408 <network_configure_activations+0xaf4>)
 800f234:	6093      	str	r3, [r2, #8]
    conv2d_40_output_array.data_start = AI_PTR(g_network_activations_map[0] + 17808);
 800f236:	4b6c      	ldr	r3, [pc, #432]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f238:	681a      	ldr	r2, [r3, #0]
 800f23a:	f244 5390 	movw	r3, #17808	@ 0x4590
 800f23e:	4413      	add	r3, r2
 800f240:	4a71      	ldr	r2, [pc, #452]	@ (800f408 <network_configure_activations+0xaf4>)
 800f242:	60d3      	str	r3, [r2, #12]
    conv2d_41_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f244:	4b68      	ldr	r3, [pc, #416]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	4a70      	ldr	r2, [pc, #448]	@ (800f40c <network_configure_activations+0xaf8>)
 800f24a:	6093      	str	r3, [r2, #8]
    conv2d_41_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f24c:	4b66      	ldr	r3, [pc, #408]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	4a6e      	ldr	r2, [pc, #440]	@ (800f40c <network_configure_activations+0xaf8>)
 800f252:	60d3      	str	r3, [r2, #12]
    conv2d_41_output_array.data = AI_PTR(g_network_activations_map[0] + 896);
 800f254:	4b64      	ldr	r3, [pc, #400]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f256:	681b      	ldr	r3, [r3, #0]
 800f258:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800f25c:	4a6c      	ldr	r2, [pc, #432]	@ (800f410 <network_configure_activations+0xafc>)
 800f25e:	6093      	str	r3, [r2, #8]
    conv2d_41_output_array.data_start = AI_PTR(g_network_activations_map[0] + 896);
 800f260:	4b61      	ldr	r3, [pc, #388]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 800f268:	4a69      	ldr	r2, [pc, #420]	@ (800f410 <network_configure_activations+0xafc>)
 800f26a:	60d3      	str	r3, [r2, #12]
    conv2d_42_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 2048);
 800f26c:	4b5e      	ldr	r3, [pc, #376]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f274:	4a67      	ldr	r2, [pc, #412]	@ (800f414 <network_configure_activations+0xb00>)
 800f276:	6093      	str	r3, [r2, #8]
    conv2d_42_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 2048);
 800f278:	4b5b      	ldr	r3, [pc, #364]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f280:	4a64      	ldr	r2, [pc, #400]	@ (800f414 <network_configure_activations+0xb00>)
 800f282:	60d3      	str	r3, [r2, #12]
    conv2d_42_output_array.data = AI_PTR(g_network_activations_map[0] + 4096);
 800f284:	4b58      	ldr	r3, [pc, #352]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f28c:	4a62      	ldr	r2, [pc, #392]	@ (800f418 <network_configure_activations+0xb04>)
 800f28e:	6093      	str	r3, [r2, #8]
    conv2d_42_output_array.data_start = AI_PTR(g_network_activations_map[0] + 4096);
 800f290:	4b55      	ldr	r3, [pc, #340]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f298:	4a5f      	ldr	r2, [pc, #380]	@ (800f418 <network_configure_activations+0xb04>)
 800f29a:	60d3      	str	r3, [r2, #12]
    conv2d_43_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 11008);
 800f29c:	4b52      	ldr	r3, [pc, #328]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	f503 532c 	add.w	r3, r3, #11008	@ 0x2b00
 800f2a4:	4a5d      	ldr	r2, [pc, #372]	@ (800f41c <network_configure_activations+0xb08>)
 800f2a6:	6093      	str	r3, [r2, #8]
    conv2d_43_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 11008);
 800f2a8:	4b4f      	ldr	r3, [pc, #316]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	f503 532c 	add.w	r3, r3, #11008	@ 0x2b00
 800f2b0:	4a5a      	ldr	r2, [pc, #360]	@ (800f41c <network_configure_activations+0xb08>)
 800f2b2:	60d3      	str	r3, [r2, #12]
    conv2d_43_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 2048);
 800f2b4:	4b4c      	ldr	r3, [pc, #304]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f2bc:	4a58      	ldr	r2, [pc, #352]	@ (800f420 <network_configure_activations+0xb0c>)
 800f2be:	6093      	str	r3, [r2, #8]
    conv2d_43_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 2048);
 800f2c0:	4b49      	ldr	r3, [pc, #292]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f2c8:	4a55      	ldr	r2, [pc, #340]	@ (800f420 <network_configure_activations+0xb0c>)
 800f2ca:	60d3      	str	r3, [r2, #12]
    conv2d_43_output_array.data = AI_PTR(g_network_activations_map[0] + 23296);
 800f2cc:	4b46      	ldr	r3, [pc, #280]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	f503 43b6 	add.w	r3, r3, #23296	@ 0x5b00
 800f2d4:	4a53      	ldr	r2, [pc, #332]	@ (800f424 <network_configure_activations+0xb10>)
 800f2d6:	6093      	str	r3, [r2, #8]
    conv2d_43_output_array.data_start = AI_PTR(g_network_activations_map[0] + 23296);
 800f2d8:	4b43      	ldr	r3, [pc, #268]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	f503 43b6 	add.w	r3, r3, #23296	@ 0x5b00
 800f2e0:	4a50      	ldr	r2, [pc, #320]	@ (800f424 <network_configure_activations+0xb10>)
 800f2e2:	60d3      	str	r3, [r2, #12]
    conv2d_44_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 2048);
 800f2e4:	4b40      	ldr	r3, [pc, #256]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f2ec:	4a4e      	ldr	r2, [pc, #312]	@ (800f428 <network_configure_activations+0xb14>)
 800f2ee:	6093      	str	r3, [r2, #8]
    conv2d_44_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 2048);
 800f2f0:	4b3d      	ldr	r3, [pc, #244]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f2f8:	4a4b      	ldr	r2, [pc, #300]	@ (800f428 <network_configure_activations+0xb14>)
 800f2fa:	60d3      	str	r3, [r2, #12]
    conv2d_44_output_array.data = AI_PTR(g_network_activations_map[0] + 3136);
 800f2fc:	4b3a      	ldr	r3, [pc, #232]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	f503 6344 	add.w	r3, r3, #3136	@ 0xc40
 800f304:	4a49      	ldr	r2, [pc, #292]	@ (800f42c <network_configure_activations+0xb18>)
 800f306:	6093      	str	r3, [r2, #8]
    conv2d_44_output_array.data_start = AI_PTR(g_network_activations_map[0] + 3136);
 800f308:	4b37      	ldr	r3, [pc, #220]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	f503 6344 	add.w	r3, r3, #3136	@ 0xc40
 800f310:	4a46      	ldr	r2, [pc, #280]	@ (800f42c <network_configure_activations+0xb18>)
 800f312:	60d3      	str	r3, [r2, #12]
    eltwise_45_output_array.data = AI_PTR(g_network_activations_map[0] + 4288);
 800f314:	4b34      	ldr	r3, [pc, #208]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	f503 5386 	add.w	r3, r3, #4288	@ 0x10c0
 800f31c:	4a44      	ldr	r2, [pc, #272]	@ (800f430 <network_configure_activations+0xb1c>)
 800f31e:	6093      	str	r3, [r2, #8]
    eltwise_45_output_array.data_start = AI_PTR(g_network_activations_map[0] + 4288);
 800f320:	4b31      	ldr	r3, [pc, #196]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	f503 5386 	add.w	r3, r3, #4288	@ 0x10c0
 800f328:	4a41      	ldr	r2, [pc, #260]	@ (800f430 <network_configure_activations+0xb1c>)
 800f32a:	60d3      	str	r3, [r2, #12]
    conv2d_46_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f32c:	4b2e      	ldr	r3, [pc, #184]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	4a40      	ldr	r2, [pc, #256]	@ (800f434 <network_configure_activations+0xb20>)
 800f332:	6093      	str	r3, [r2, #8]
    conv2d_46_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f334:	4b2c      	ldr	r3, [pc, #176]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	4a3e      	ldr	r2, [pc, #248]	@ (800f434 <network_configure_activations+0xb20>)
 800f33a:	60d3      	str	r3, [r2, #12]
    conv2d_46_output_array.data = AI_PTR(g_network_activations_map[0] + 5440);
 800f33c:	4b2a      	ldr	r3, [pc, #168]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800f344:	4a3c      	ldr	r2, [pc, #240]	@ (800f438 <network_configure_activations+0xb24>)
 800f346:	6093      	str	r3, [r2, #8]
    conv2d_46_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5440);
 800f348:	4b27      	ldr	r3, [pc, #156]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800f350:	4a39      	ldr	r2, [pc, #228]	@ (800f438 <network_configure_activations+0xb24>)
 800f352:	60d3      	str	r3, [r2, #12]
    conv2d_47_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 12352);
 800f354:	4b24      	ldr	r3, [pc, #144]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	f503 5341 	add.w	r3, r3, #12352	@ 0x3040
 800f35c:	4a37      	ldr	r2, [pc, #220]	@ (800f43c <network_configure_activations+0xb28>)
 800f35e:	6093      	str	r3, [r2, #8]
    conv2d_47_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 12352);
 800f360:	4b21      	ldr	r3, [pc, #132]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	f503 5341 	add.w	r3, r3, #12352	@ 0x3040
 800f368:	4a34      	ldr	r2, [pc, #208]	@ (800f43c <network_configure_activations+0xb28>)
 800f36a:	60d3      	str	r3, [r2, #12]
    conv2d_47_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 24640);
 800f36c:	4b1e      	ldr	r3, [pc, #120]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f36e:	681a      	ldr	r2, [r3, #0]
 800f370:	f246 0340 	movw	r3, #24640	@ 0x6040
 800f374:	4413      	add	r3, r2
 800f376:	4a32      	ldr	r2, [pc, #200]	@ (800f440 <network_configure_activations+0xb2c>)
 800f378:	6093      	str	r3, [r2, #8]
    conv2d_47_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 24640);
 800f37a:	4b1b      	ldr	r3, [pc, #108]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f37c:	681a      	ldr	r2, [r3, #0]
 800f37e:	f246 0340 	movw	r3, #24640	@ 0x6040
 800f382:	4413      	add	r3, r2
 800f384:	4a2e      	ldr	r2, [pc, #184]	@ (800f440 <network_configure_activations+0xb2c>)
 800f386:	60d3      	str	r3, [r2, #12]
    conv2d_47_output_array.data = AI_PTR(g_network_activations_map[0] + 5440);
 800f388:	4b17      	ldr	r3, [pc, #92]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800f390:	4a2c      	ldr	r2, [pc, #176]	@ (800f444 <network_configure_activations+0xb30>)
 800f392:	6093      	str	r3, [r2, #8]
    conv2d_47_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5440);
 800f394:	4b14      	ldr	r3, [pc, #80]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f396:	681b      	ldr	r3, [r3, #0]
 800f398:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800f39c:	4a29      	ldr	r2, [pc, #164]	@ (800f444 <network_configure_activations+0xb30>)
 800f39e:	60d3      	str	r3, [r2, #12]
    conv2d_48_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f3a0:	4b11      	ldr	r3, [pc, #68]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	4a28      	ldr	r2, [pc, #160]	@ (800f448 <network_configure_activations+0xb34>)
 800f3a6:	6093      	str	r3, [r2, #8]
    conv2d_48_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f3a8:	4b0f      	ldr	r3, [pc, #60]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	4a26      	ldr	r2, [pc, #152]	@ (800f448 <network_configure_activations+0xb34>)
 800f3ae:	60d3      	str	r3, [r2, #12]
    conv2d_48_output_array.data = AI_PTR(g_network_activations_map[0] + 1088);
 800f3b0:	4b0d      	ldr	r3, [pc, #52]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800f3b8:	4a24      	ldr	r2, [pc, #144]	@ (800f44c <network_configure_activations+0xb38>)
 800f3ba:	6093      	str	r3, [r2, #8]
    conv2d_48_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1088);
 800f3bc:	4b0a      	ldr	r3, [pc, #40]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800f3c4:	4a21      	ldr	r2, [pc, #132]	@ (800f44c <network_configure_activations+0xb38>)
 800f3c6:	60d3      	str	r3, [r2, #12]
    eltwise_49_output_array.data = AI_PTR(g_network_activations_map[0] + 2240);
 800f3c8:	4b07      	ldr	r3, [pc, #28]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	f503 630c 	add.w	r3, r3, #2240	@ 0x8c0
 800f3d0:	4a1f      	ldr	r2, [pc, #124]	@ (800f450 <network_configure_activations+0xb3c>)
 800f3d2:	6093      	str	r3, [r2, #8]
    eltwise_49_output_array.data_start = AI_PTR(g_network_activations_map[0] + 2240);
 800f3d4:	4b04      	ldr	r3, [pc, #16]	@ (800f3e8 <network_configure_activations+0xad4>)
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	f503 630c 	add.w	r3, r3, #2240	@ 0x8c0
 800f3dc:	4a1c      	ldr	r2, [pc, #112]	@ (800f450 <network_configure_activations+0xb3c>)
 800f3de:	60d3      	str	r3, [r2, #12]
 800f3e0:	e038      	b.n	800f454 <network_configure_activations+0xb40>
 800f3e2:	bf00      	nop
 800f3e4:	240003a8 	.word	0x240003a8
 800f3e8:	2404125c 	.word	0x2404125c
 800f3ec:	24000ee8 	.word	0x24000ee8
 800f3f0:	240003b8 	.word	0x240003b8
 800f3f4:	240003c8 	.word	0x240003c8
 800f3f8:	24000ef8 	.word	0x24000ef8
 800f3fc:	240003d8 	.word	0x240003d8
 800f400:	240003e8 	.word	0x240003e8
 800f404:	24000f08 	.word	0x24000f08
 800f408:	240003f8 	.word	0x240003f8
 800f40c:	24000f18 	.word	0x24000f18
 800f410:	24000408 	.word	0x24000408
 800f414:	24000f28 	.word	0x24000f28
 800f418:	24000418 	.word	0x24000418
 800f41c:	24000428 	.word	0x24000428
 800f420:	24000f38 	.word	0x24000f38
 800f424:	24000438 	.word	0x24000438
 800f428:	24000f48 	.word	0x24000f48
 800f42c:	24000448 	.word	0x24000448
 800f430:	24000458 	.word	0x24000458
 800f434:	24000f58 	.word	0x24000f58
 800f438:	24000468 	.word	0x24000468
 800f43c:	24000478 	.word	0x24000478
 800f440:	24000f68 	.word	0x24000f68
 800f444:	24000488 	.word	0x24000488
 800f448:	24000f78 	.word	0x24000f78
 800f44c:	24000498 	.word	0x24000498
 800f450:	240004a8 	.word	0x240004a8
    conv2d_50_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f454:	4b97      	ldr	r3, [pc, #604]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	4a97      	ldr	r2, [pc, #604]	@ (800f6b8 <network_configure_activations+0xda4>)
 800f45a:	6093      	str	r3, [r2, #8]
    conv2d_50_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f45c:	4b95      	ldr	r3, [pc, #596]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	4a95      	ldr	r2, [pc, #596]	@ (800f6b8 <network_configure_activations+0xda4>)
 800f462:	60d3      	str	r3, [r2, #12]
    conv2d_50_output_array.data = AI_PTR(g_network_activations_map[0] + 3392);
 800f464:	4b93      	ldr	r3, [pc, #588]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	f503 6354 	add.w	r3, r3, #3392	@ 0xd40
 800f46c:	4a93      	ldr	r2, [pc, #588]	@ (800f6bc <network_configure_activations+0xda8>)
 800f46e:	6093      	str	r3, [r2, #8]
    conv2d_50_output_array.data_start = AI_PTR(g_network_activations_map[0] + 3392);
 800f470:	4b90      	ldr	r3, [pc, #576]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	f503 6354 	add.w	r3, r3, #3392	@ 0xd40
 800f478:	4a90      	ldr	r2, [pc, #576]	@ (800f6bc <network_configure_activations+0xda8>)
 800f47a:	60d3      	str	r3, [r2, #12]
    conv2d_51_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 10304);
 800f47c:	4b8d      	ldr	r3, [pc, #564]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	f503 5321 	add.w	r3, r3, #10304	@ 0x2840
 800f484:	4a8e      	ldr	r2, [pc, #568]	@ (800f6c0 <network_configure_activations+0xdac>)
 800f486:	6093      	str	r3, [r2, #8]
    conv2d_51_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 10304);
 800f488:	4b8a      	ldr	r3, [pc, #552]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	f503 5321 	add.w	r3, r3, #10304	@ 0x2840
 800f490:	4a8b      	ldr	r2, [pc, #556]	@ (800f6c0 <network_configure_activations+0xdac>)
 800f492:	60d3      	str	r3, [r2, #12]
    conv2d_51_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f494:	4b87      	ldr	r3, [pc, #540]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	4a8a      	ldr	r2, [pc, #552]	@ (800f6c4 <network_configure_activations+0xdb0>)
 800f49a:	6093      	str	r3, [r2, #8]
    conv2d_51_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f49c:	4b85      	ldr	r3, [pc, #532]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	4a88      	ldr	r2, [pc, #544]	@ (800f6c4 <network_configure_activations+0xdb0>)
 800f4a2:	60d3      	str	r3, [r2, #12]
    conv2d_51_output_array.data = AI_PTR(g_network_activations_map[0] + 7108);
 800f4a4:	4b83      	ldr	r3, [pc, #524]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f4a6:	681a      	ldr	r2, [r3, #0]
 800f4a8:	f641 33c4 	movw	r3, #7108	@ 0x1bc4
 800f4ac:	4413      	add	r3, r2
 800f4ae:	4a86      	ldr	r2, [pc, #536]	@ (800f6c8 <network_configure_activations+0xdb4>)
 800f4b0:	6093      	str	r3, [r2, #8]
    conv2d_51_output_array.data_start = AI_PTR(g_network_activations_map[0] + 7108);
 800f4b2:	4b80      	ldr	r3, [pc, #512]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f4b4:	681a      	ldr	r2, [r3, #0]
 800f4b6:	f641 33c4 	movw	r3, #7108	@ 0x1bc4
 800f4ba:	4413      	add	r3, r2
 800f4bc:	4a82      	ldr	r2, [pc, #520]	@ (800f6c8 <network_configure_activations+0xdb4>)
 800f4be:	60d3      	str	r3, [r2, #12]
    conv2d_52_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f4c0:	4b7c      	ldr	r3, [pc, #496]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	4a81      	ldr	r2, [pc, #516]	@ (800f6cc <network_configure_activations+0xdb8>)
 800f4c6:	6093      	str	r3, [r2, #8]
    conv2d_52_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f4c8:	4b7a      	ldr	r3, [pc, #488]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	4a7f      	ldr	r2, [pc, #508]	@ (800f6cc <network_configure_activations+0xdb8>)
 800f4ce:	60d3      	str	r3, [r2, #12]
    conv2d_52_output_array.data = AI_PTR(g_network_activations_map[0] + 1328);
 800f4d0:	4b78      	ldr	r3, [pc, #480]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	f503 63a6 	add.w	r3, r3, #1328	@ 0x530
 800f4d8:	4a7d      	ldr	r2, [pc, #500]	@ (800f6d0 <network_configure_activations+0xdbc>)
 800f4da:	6093      	str	r3, [r2, #8]
    conv2d_52_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1328);
 800f4dc:	4b75      	ldr	r3, [pc, #468]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	f503 63a6 	add.w	r3, r3, #1328	@ 0x530
 800f4e4:	4a7a      	ldr	r2, [pc, #488]	@ (800f6d0 <network_configure_activations+0xdbc>)
 800f4e6:	60d3      	str	r3, [r2, #12]
    conv2d_53_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 1832);
 800f4e8:	4b72      	ldr	r3, [pc, #456]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 800f4f0:	4a78      	ldr	r2, [pc, #480]	@ (800f6d4 <network_configure_activations+0xdc0>)
 800f4f2:	6093      	str	r3, [r2, #8]
    conv2d_53_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 1832);
 800f4f4:	4b6f      	ldr	r3, [pc, #444]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 800f4fc:	4a75      	ldr	r2, [pc, #468]	@ (800f6d4 <network_configure_activations+0xdc0>)
 800f4fe:	60d3      	str	r3, [r2, #12]
    conv2d_53_output_array.data = AI_PTR(g_network_activations_map[0] + 5416);
 800f500:	4b6c      	ldr	r3, [pc, #432]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f502:	681a      	ldr	r2, [r3, #0]
 800f504:	f241 5328 	movw	r3, #5416	@ 0x1528
 800f508:	4413      	add	r3, r2
 800f50a:	4a73      	ldr	r2, [pc, #460]	@ (800f6d8 <network_configure_activations+0xdc4>)
 800f50c:	6093      	str	r3, [r2, #8]
    conv2d_53_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5416);
 800f50e:	4b69      	ldr	r3, [pc, #420]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f510:	681a      	ldr	r2, [r3, #0]
 800f512:	f241 5328 	movw	r3, #5416	@ 0x1528
 800f516:	4413      	add	r3, r2
 800f518:	4a6f      	ldr	r2, [pc, #444]	@ (800f6d8 <network_configure_activations+0xdc4>)
 800f51a:	60d3      	str	r3, [r2, #12]
    conv2d_54_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 8440);
 800f51c:	4b65      	ldr	r3, [pc, #404]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f51e:	681a      	ldr	r2, [r3, #0]
 800f520:	f242 03f8 	movw	r3, #8440	@ 0x20f8
 800f524:	4413      	add	r3, r2
 800f526:	4a6d      	ldr	r2, [pc, #436]	@ (800f6dc <network_configure_activations+0xdc8>)
 800f528:	6093      	str	r3, [r2, #8]
    conv2d_54_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 8440);
 800f52a:	4b62      	ldr	r3, [pc, #392]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f52c:	681a      	ldr	r2, [r3, #0]
 800f52e:	f242 03f8 	movw	r3, #8440	@ 0x20f8
 800f532:	4413      	add	r3, r2
 800f534:	4a69      	ldr	r2, [pc, #420]	@ (800f6dc <network_configure_activations+0xdc8>)
 800f536:	60d3      	str	r3, [r2, #12]
    conv2d_54_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 16840);
 800f538:	4b5e      	ldr	r3, [pc, #376]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f53a:	681a      	ldr	r2, [r3, #0]
 800f53c:	f244 13c8 	movw	r3, #16840	@ 0x41c8
 800f540:	4413      	add	r3, r2
 800f542:	4a67      	ldr	r2, [pc, #412]	@ (800f6e0 <network_configure_activations+0xdcc>)
 800f544:	6093      	str	r3, [r2, #8]
    conv2d_54_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 16840);
 800f546:	4b5b      	ldr	r3, [pc, #364]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f548:	681a      	ldr	r2, [r3, #0]
 800f54a:	f244 13c8 	movw	r3, #16840	@ 0x41c8
 800f54e:	4413      	add	r3, r2
 800f550:	4a63      	ldr	r2, [pc, #396]	@ (800f6e0 <network_configure_activations+0xdcc>)
 800f552:	60d3      	str	r3, [r2, #12]
    conv2d_54_output_array.data = AI_PTR(g_network_activations_map[0] + 1832);
 800f554:	4b57      	ldr	r3, [pc, #348]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f556:	681b      	ldr	r3, [r3, #0]
 800f558:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 800f55c:	4a61      	ldr	r2, [pc, #388]	@ (800f6e4 <network_configure_activations+0xdd0>)
 800f55e:	6093      	str	r3, [r2, #8]
    conv2d_54_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1832);
 800f560:	4b54      	ldr	r3, [pc, #336]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	f503 63e5 	add.w	r3, r3, #1832	@ 0x728
 800f568:	4a5e      	ldr	r2, [pc, #376]	@ (800f6e4 <network_configure_activations+0xdd0>)
 800f56a:	60d3      	str	r3, [r2, #12]
    conv2d_55_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 4856);
 800f56c:	4b51      	ldr	r3, [pc, #324]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f56e:	681a      	ldr	r2, [r3, #0]
 800f570:	f241 23f8 	movw	r3, #4856	@ 0x12f8
 800f574:	4413      	add	r3, r2
 800f576:	4a5c      	ldr	r2, [pc, #368]	@ (800f6e8 <network_configure_activations+0xdd4>)
 800f578:	6093      	str	r3, [r2, #8]
    conv2d_55_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 4856);
 800f57a:	4b4e      	ldr	r3, [pc, #312]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f57c:	681a      	ldr	r2, [r3, #0]
 800f57e:	f241 23f8 	movw	r3, #4856	@ 0x12f8
 800f582:	4413      	add	r3, r2
 800f584:	4a58      	ldr	r2, [pc, #352]	@ (800f6e8 <network_configure_activations+0xdd4>)
 800f586:	60d3      	str	r3, [r2, #12]
    conv2d_55_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f588:	4b4a      	ldr	r3, [pc, #296]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	4a57      	ldr	r2, [pc, #348]	@ (800f6ec <network_configure_activations+0xdd8>)
 800f58e:	6093      	str	r3, [r2, #8]
    conv2d_55_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f590:	4b48      	ldr	r3, [pc, #288]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	4a55      	ldr	r2, [pc, #340]	@ (800f6ec <network_configure_activations+0xdd8>)
 800f596:	60d3      	str	r3, [r2, #12]
    eltwise_56_output_array.data = AI_PTR(g_network_activations_map[0] + 504);
 800f598:	4b46      	ldr	r3, [pc, #280]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f59a:	681b      	ldr	r3, [r3, #0]
 800f59c:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 800f5a0:	4a53      	ldr	r2, [pc, #332]	@ (800f6f0 <network_configure_activations+0xddc>)
 800f5a2:	6093      	str	r3, [r2, #8]
    eltwise_56_output_array.data_start = AI_PTR(g_network_activations_map[0] + 504);
 800f5a4:	4b43      	ldr	r3, [pc, #268]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 800f5ac:	4a50      	ldr	r2, [pc, #320]	@ (800f6f0 <network_configure_activations+0xddc>)
 800f5ae:	60d3      	str	r3, [r2, #12]
    conv2d_57_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 1008);
 800f5b0:	4b40      	ldr	r3, [pc, #256]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f5b2:	681b      	ldr	r3, [r3, #0]
 800f5b4:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 800f5b8:	4a4e      	ldr	r2, [pc, #312]	@ (800f6f4 <network_configure_activations+0xde0>)
 800f5ba:	6093      	str	r3, [r2, #8]
    conv2d_57_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 1008);
 800f5bc:	4b3d      	ldr	r3, [pc, #244]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 800f5c4:	4a4b      	ldr	r2, [pc, #300]	@ (800f6f4 <network_configure_activations+0xde0>)
 800f5c6:	60d3      	str	r3, [r2, #12]
    conv2d_57_output_array.data = AI_PTR(g_network_activations_map[0] + 4592);
 800f5c8:	4b3a      	ldr	r3, [pc, #232]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f5ca:	681a      	ldr	r2, [r3, #0]
 800f5cc:	f241 13f0 	movw	r3, #4592	@ 0x11f0
 800f5d0:	4413      	add	r3, r2
 800f5d2:	4a49      	ldr	r2, [pc, #292]	@ (800f6f8 <network_configure_activations+0xde4>)
 800f5d4:	6093      	str	r3, [r2, #8]
    conv2d_57_output_array.data_start = AI_PTR(g_network_activations_map[0] + 4592);
 800f5d6:	4b37      	ldr	r3, [pc, #220]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f5d8:	681a      	ldr	r2, [r3, #0]
 800f5da:	f241 13f0 	movw	r3, #4592	@ 0x11f0
 800f5de:	4413      	add	r3, r2
 800f5e0:	4a45      	ldr	r2, [pc, #276]	@ (800f6f8 <network_configure_activations+0xde4>)
 800f5e2:	60d3      	str	r3, [r2, #12]
    conv2d_58_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 7616);
 800f5e4:	4b33      	ldr	r3, [pc, #204]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	f503 53ee 	add.w	r3, r3, #7616	@ 0x1dc0
 800f5ec:	4a43      	ldr	r2, [pc, #268]	@ (800f6fc <network_configure_activations+0xde8>)
 800f5ee:	6093      	str	r3, [r2, #8]
    conv2d_58_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 7616);
 800f5f0:	4b30      	ldr	r3, [pc, #192]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	f503 53ee 	add.w	r3, r3, #7616	@ 0x1dc0
 800f5f8:	4a40      	ldr	r2, [pc, #256]	@ (800f6fc <network_configure_activations+0xde8>)
 800f5fa:	60d3      	str	r3, [r2, #12]
    conv2d_58_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 16016);
 800f5fc:	4b2d      	ldr	r3, [pc, #180]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f5fe:	681a      	ldr	r2, [r3, #0]
 800f600:	f643 6390 	movw	r3, #16016	@ 0x3e90
 800f604:	4413      	add	r3, r2
 800f606:	4a3e      	ldr	r2, [pc, #248]	@ (800f700 <network_configure_activations+0xdec>)
 800f608:	6093      	str	r3, [r2, #8]
    conv2d_58_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 16016);
 800f60a:	4b2a      	ldr	r3, [pc, #168]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f60c:	681a      	ldr	r2, [r3, #0]
 800f60e:	f643 6390 	movw	r3, #16016	@ 0x3e90
 800f612:	4413      	add	r3, r2
 800f614:	4a3a      	ldr	r2, [pc, #232]	@ (800f700 <network_configure_activations+0xdec>)
 800f616:	60d3      	str	r3, [r2, #12]
    conv2d_58_output_array.data = AI_PTR(g_network_activations_map[0] + 1008);
 800f618:	4b26      	ldr	r3, [pc, #152]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 800f620:	4a38      	ldr	r2, [pc, #224]	@ (800f704 <network_configure_activations+0xdf0>)
 800f622:	6093      	str	r3, [r2, #8]
    conv2d_58_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1008);
 800f624:	4b23      	ldr	r3, [pc, #140]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 800f62c:	4a35      	ldr	r2, [pc, #212]	@ (800f704 <network_configure_activations+0xdf0>)
 800f62e:	60d3      	str	r3, [r2, #12]
    conv2d_59_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 4032);
 800f630:	4b20      	ldr	r3, [pc, #128]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	f503 637c 	add.w	r3, r3, #4032	@ 0xfc0
 800f638:	4a33      	ldr	r2, [pc, #204]	@ (800f708 <network_configure_activations+0xdf4>)
 800f63a:	6093      	str	r3, [r2, #8]
    conv2d_59_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 4032);
 800f63c:	4b1d      	ldr	r3, [pc, #116]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	f503 637c 	add.w	r3, r3, #4032	@ 0xfc0
 800f644:	4a30      	ldr	r2, [pc, #192]	@ (800f708 <network_configure_activations+0xdf4>)
 800f646:	60d3      	str	r3, [r2, #12]
    conv2d_59_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f648:	4b1a      	ldr	r3, [pc, #104]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	4a2f      	ldr	r2, [pc, #188]	@ (800f70c <network_configure_activations+0xdf8>)
 800f64e:	6093      	str	r3, [r2, #8]
    conv2d_59_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f650:	4b18      	ldr	r3, [pc, #96]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f652:	681b      	ldr	r3, [r3, #0]
 800f654:	4a2d      	ldr	r2, [pc, #180]	@ (800f70c <network_configure_activations+0xdf8>)
 800f656:	60d3      	str	r3, [r2, #12]
    eltwise_60_output_array.data = AI_PTR(g_network_activations_map[0] + 1008);
 800f658:	4b16      	ldr	r3, [pc, #88]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f65a:	681b      	ldr	r3, [r3, #0]
 800f65c:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 800f660:	4a2b      	ldr	r2, [pc, #172]	@ (800f710 <network_configure_activations+0xdfc>)
 800f662:	6093      	str	r3, [r2, #8]
    eltwise_60_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1008);
 800f664:	4b13      	ldr	r3, [pc, #76]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f666:	681b      	ldr	r3, [r3, #0]
 800f668:	f503 737c 	add.w	r3, r3, #1008	@ 0x3f0
 800f66c:	4a28      	ldr	r2, [pc, #160]	@ (800f710 <network_configure_activations+0xdfc>)
 800f66e:	60d3      	str	r3, [r2, #12]
    conv2d_61_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 1512);
 800f670:	4b10      	ldr	r3, [pc, #64]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	f503 63bd 	add.w	r3, r3, #1512	@ 0x5e8
 800f678:	4a26      	ldr	r2, [pc, #152]	@ (800f714 <network_configure_activations+0xe00>)
 800f67a:	6093      	str	r3, [r2, #8]
    conv2d_61_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 1512);
 800f67c:	4b0d      	ldr	r3, [pc, #52]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	f503 63bd 	add.w	r3, r3, #1512	@ 0x5e8
 800f684:	4a23      	ldr	r2, [pc, #140]	@ (800f714 <network_configure_activations+0xe00>)
 800f686:	60d3      	str	r3, [r2, #12]
    conv2d_61_output_array.data = AI_PTR(g_network_activations_map[0] + 5096);
 800f688:	4b0a      	ldr	r3, [pc, #40]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f68a:	681a      	ldr	r2, [r3, #0]
 800f68c:	f241 33e8 	movw	r3, #5096	@ 0x13e8
 800f690:	4413      	add	r3, r2
 800f692:	4a21      	ldr	r2, [pc, #132]	@ (800f718 <network_configure_activations+0xe04>)
 800f694:	6093      	str	r3, [r2, #8]
    conv2d_61_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5096);
 800f696:	4b07      	ldr	r3, [pc, #28]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f698:	681a      	ldr	r2, [r3, #0]
 800f69a:	f241 33e8 	movw	r3, #5096	@ 0x13e8
 800f69e:	4413      	add	r3, r2
 800f6a0:	4a1d      	ldr	r2, [pc, #116]	@ (800f718 <network_configure_activations+0xe04>)
 800f6a2:	60d3      	str	r3, [r2, #12]
    conv2d_62_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 8120);
 800f6a4:	4b03      	ldr	r3, [pc, #12]	@ (800f6b4 <network_configure_activations+0xda0>)
 800f6a6:	681a      	ldr	r2, [r3, #0]
 800f6a8:	f641 73b8 	movw	r3, #8120	@ 0x1fb8
 800f6ac:	4413      	add	r3, r2
 800f6ae:	4a1b      	ldr	r2, [pc, #108]	@ (800f71c <network_configure_activations+0xe08>)
 800f6b0:	6093      	str	r3, [r2, #8]
 800f6b2:	e035      	b.n	800f720 <network_configure_activations+0xe0c>
 800f6b4:	2404125c 	.word	0x2404125c
 800f6b8:	24000f88 	.word	0x24000f88
 800f6bc:	240004b8 	.word	0x240004b8
 800f6c0:	240004c8 	.word	0x240004c8
 800f6c4:	24000f98 	.word	0x24000f98
 800f6c8:	240004d8 	.word	0x240004d8
 800f6cc:	24000fa8 	.word	0x24000fa8
 800f6d0:	240004e8 	.word	0x240004e8
 800f6d4:	24000fb8 	.word	0x24000fb8
 800f6d8:	240004f8 	.word	0x240004f8
 800f6dc:	24000508 	.word	0x24000508
 800f6e0:	24000fc8 	.word	0x24000fc8
 800f6e4:	24000518 	.word	0x24000518
 800f6e8:	24000fd8 	.word	0x24000fd8
 800f6ec:	24000528 	.word	0x24000528
 800f6f0:	24000538 	.word	0x24000538
 800f6f4:	24000fe8 	.word	0x24000fe8
 800f6f8:	24000548 	.word	0x24000548
 800f6fc:	24000558 	.word	0x24000558
 800f700:	24000ff8 	.word	0x24000ff8
 800f704:	24000568 	.word	0x24000568
 800f708:	24001008 	.word	0x24001008
 800f70c:	24000578 	.word	0x24000578
 800f710:	24000588 	.word	0x24000588
 800f714:	24001018 	.word	0x24001018
 800f718:	24000598 	.word	0x24000598
 800f71c:	240005a8 	.word	0x240005a8
    conv2d_62_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 8120);
 800f720:	4b55      	ldr	r3, [pc, #340]	@ (800f878 <network_configure_activations+0xf64>)
 800f722:	681a      	ldr	r2, [r3, #0]
 800f724:	f641 73b8 	movw	r3, #8120	@ 0x1fb8
 800f728:	4413      	add	r3, r2
 800f72a:	4a54      	ldr	r2, [pc, #336]	@ (800f87c <network_configure_activations+0xf68>)
 800f72c:	60d3      	str	r3, [r2, #12]
    conv2d_62_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 16520);
 800f72e:	4b52      	ldr	r3, [pc, #328]	@ (800f878 <network_configure_activations+0xf64>)
 800f730:	681a      	ldr	r2, [r3, #0]
 800f732:	f244 0388 	movw	r3, #16520	@ 0x4088
 800f736:	4413      	add	r3, r2
 800f738:	4a51      	ldr	r2, [pc, #324]	@ (800f880 <network_configure_activations+0xf6c>)
 800f73a:	6093      	str	r3, [r2, #8]
    conv2d_62_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 16520);
 800f73c:	4b4e      	ldr	r3, [pc, #312]	@ (800f878 <network_configure_activations+0xf64>)
 800f73e:	681a      	ldr	r2, [r3, #0]
 800f740:	f244 0388 	movw	r3, #16520	@ 0x4088
 800f744:	4413      	add	r3, r2
 800f746:	4a4e      	ldr	r2, [pc, #312]	@ (800f880 <network_configure_activations+0xf6c>)
 800f748:	60d3      	str	r3, [r2, #12]
    conv2d_62_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f74a:	4b4b      	ldr	r3, [pc, #300]	@ (800f878 <network_configure_activations+0xf64>)
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	4a4d      	ldr	r2, [pc, #308]	@ (800f884 <network_configure_activations+0xf70>)
 800f750:	6093      	str	r3, [r2, #8]
    conv2d_62_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f752:	4b49      	ldr	r3, [pc, #292]	@ (800f878 <network_configure_activations+0xf64>)
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	4a4b      	ldr	r2, [pc, #300]	@ (800f884 <network_configure_activations+0xf70>)
 800f758:	60d3      	str	r3, [r2, #12]
    conv2d_63_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 3024);
 800f75a:	4b47      	ldr	r3, [pc, #284]	@ (800f878 <network_configure_activations+0xf64>)
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	f503 633d 	add.w	r3, r3, #3024	@ 0xbd0
 800f762:	4a49      	ldr	r2, [pc, #292]	@ (800f888 <network_configure_activations+0xf74>)
 800f764:	6093      	str	r3, [r2, #8]
    conv2d_63_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 3024);
 800f766:	4b44      	ldr	r3, [pc, #272]	@ (800f878 <network_configure_activations+0xf64>)
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	f503 633d 	add.w	r3, r3, #3024	@ 0xbd0
 800f76e:	4a46      	ldr	r2, [pc, #280]	@ (800f888 <network_configure_activations+0xf74>)
 800f770:	60d3      	str	r3, [r2, #12]
    conv2d_63_output_array.data = AI_PTR(g_network_activations_map[0] + 5488);
 800f772:	4b41      	ldr	r3, [pc, #260]	@ (800f878 <network_configure_activations+0xf64>)
 800f774:	681a      	ldr	r2, [r3, #0]
 800f776:	f241 5370 	movw	r3, #5488	@ 0x1570
 800f77a:	4413      	add	r3, r2
 800f77c:	4a43      	ldr	r2, [pc, #268]	@ (800f88c <network_configure_activations+0xf78>)
 800f77e:	6093      	str	r3, [r2, #8]
    conv2d_63_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5488);
 800f780:	4b3d      	ldr	r3, [pc, #244]	@ (800f878 <network_configure_activations+0xf64>)
 800f782:	681a      	ldr	r2, [r3, #0]
 800f784:	f241 5370 	movw	r3, #5488	@ 0x1570
 800f788:	4413      	add	r3, r2
 800f78a:	4a40      	ldr	r2, [pc, #256]	@ (800f88c <network_configure_activations+0xf78>)
 800f78c:	60d3      	str	r3, [r2, #12]
    conv2d_64_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 6496);
 800f78e:	4b3a      	ldr	r3, [pc, #232]	@ (800f878 <network_configure_activations+0xf64>)
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	f503 53cb 	add.w	r3, r3, #6496	@ 0x1960
 800f796:	4a3e      	ldr	r2, [pc, #248]	@ (800f890 <network_configure_activations+0xf7c>)
 800f798:	6093      	str	r3, [r2, #8]
    conv2d_64_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 6496);
 800f79a:	4b37      	ldr	r3, [pc, #220]	@ (800f878 <network_configure_activations+0xf64>)
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	f503 53cb 	add.w	r3, r3, #6496	@ 0x1960
 800f7a2:	4a3b      	ldr	r2, [pc, #236]	@ (800f890 <network_configure_activations+0xf7c>)
 800f7a4:	60d3      	str	r3, [r2, #12]
    conv2d_64_output_array.data = AI_PTR(g_network_activations_map[0] + 19744);
 800f7a6:	4b34      	ldr	r3, [pc, #208]	@ (800f878 <network_configure_activations+0xf64>)
 800f7a8:	681a      	ldr	r2, [r3, #0]
 800f7aa:	f644 5320 	movw	r3, #19744	@ 0x4d20
 800f7ae:	4413      	add	r3, r2
 800f7b0:	4a38      	ldr	r2, [pc, #224]	@ (800f894 <network_configure_activations+0xf80>)
 800f7b2:	6093      	str	r3, [r2, #8]
    conv2d_64_output_array.data_start = AI_PTR(g_network_activations_map[0] + 19744);
 800f7b4:	4b30      	ldr	r3, [pc, #192]	@ (800f878 <network_configure_activations+0xf64>)
 800f7b6:	681a      	ldr	r2, [r3, #0]
 800f7b8:	f644 5320 	movw	r3, #19744	@ 0x4d20
 800f7bc:	4413      	add	r3, r2
 800f7be:	4a35      	ldr	r2, [pc, #212]	@ (800f894 <network_configure_activations+0xf80>)
 800f7c0:	60d3      	str	r3, [r2, #12]
    pool_65_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f7c2:	4b2d      	ldr	r3, [pc, #180]	@ (800f878 <network_configure_activations+0xf64>)
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	4a34      	ldr	r2, [pc, #208]	@ (800f898 <network_configure_activations+0xf84>)
 800f7c8:	6093      	str	r3, [r2, #8]
    pool_65_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f7ca:	4b2b      	ldr	r3, [pc, #172]	@ (800f878 <network_configure_activations+0xf64>)
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	4a32      	ldr	r2, [pc, #200]	@ (800f898 <network_configure_activations+0xf84>)
 800f7d0:	60d3      	str	r3, [r2, #12]
    gemm_66_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 1280);
 800f7d2:	4b29      	ldr	r3, [pc, #164]	@ (800f878 <network_configure_activations+0xf64>)
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f7da:	4a30      	ldr	r2, [pc, #192]	@ (800f89c <network_configure_activations+0xf88>)
 800f7dc:	6093      	str	r3, [r2, #8]
    gemm_66_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 1280);
 800f7de:	4b26      	ldr	r3, [pc, #152]	@ (800f878 <network_configure_activations+0xf64>)
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800f7e6:	4a2d      	ldr	r2, [pc, #180]	@ (800f89c <network_configure_activations+0xf88>)
 800f7e8:	60d3      	str	r3, [r2, #12]
    gemm_66_output_array.data = AI_PTR(g_network_activations_map[0] + 4480);
 800f7ea:	4b23      	ldr	r3, [pc, #140]	@ (800f878 <network_configure_activations+0xf64>)
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	f503 538c 	add.w	r3, r3, #4480	@ 0x1180
 800f7f2:	4a2b      	ldr	r2, [pc, #172]	@ (800f8a0 <network_configure_activations+0xf8c>)
 800f7f4:	6093      	str	r3, [r2, #8]
    gemm_66_output_array.data_start = AI_PTR(g_network_activations_map[0] + 4480);
 800f7f6:	4b20      	ldr	r3, [pc, #128]	@ (800f878 <network_configure_activations+0xf64>)
 800f7f8:	681b      	ldr	r3, [r3, #0]
 800f7fa:	f503 538c 	add.w	r3, r3, #4480	@ 0x1180
 800f7fe:	4a28      	ldr	r2, [pc, #160]	@ (800f8a0 <network_configure_activations+0xf8c>)
 800f800:	60d3      	str	r3, [r2, #12]
    gemm_67_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f802:	4b1d      	ldr	r3, [pc, #116]	@ (800f878 <network_configure_activations+0xf64>)
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	4a27      	ldr	r2, [pc, #156]	@ (800f8a4 <network_configure_activations+0xf90>)
 800f808:	6093      	str	r3, [r2, #8]
    gemm_67_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f80a:	4b1b      	ldr	r3, [pc, #108]	@ (800f878 <network_configure_activations+0xf64>)
 800f80c:	681b      	ldr	r3, [r3, #0]
 800f80e:	4a25      	ldr	r2, [pc, #148]	@ (800f8a4 <network_configure_activations+0xf90>)
 800f810:	60d3      	str	r3, [r2, #12]
    gemm_67_output_array.data = AI_PTR(g_network_activations_map[0] + 180);
 800f812:	4b19      	ldr	r3, [pc, #100]	@ (800f878 <network_configure_activations+0xf64>)
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	33b4      	adds	r3, #180	@ 0xb4
 800f818:	4a23      	ldr	r2, [pc, #140]	@ (800f8a8 <network_configure_activations+0xf94>)
 800f81a:	6093      	str	r3, [r2, #8]
    gemm_67_output_array.data_start = AI_PTR(g_network_activations_map[0] + 180);
 800f81c:	4b16      	ldr	r3, [pc, #88]	@ (800f878 <network_configure_activations+0xf64>)
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	33b4      	adds	r3, #180	@ 0xb4
 800f822:	4a21      	ldr	r2, [pc, #132]	@ (800f8a8 <network_configure_activations+0xf94>)
 800f824:	60d3      	str	r3, [r2, #12]
    nl_68_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 188);
 800f826:	4b14      	ldr	r3, [pc, #80]	@ (800f878 <network_configure_activations+0xf64>)
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	33bc      	adds	r3, #188	@ 0xbc
 800f82c:	4a1f      	ldr	r2, [pc, #124]	@ (800f8ac <network_configure_activations+0xf98>)
 800f82e:	6093      	str	r3, [r2, #8]
    nl_68_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 188);
 800f830:	4b11      	ldr	r3, [pc, #68]	@ (800f878 <network_configure_activations+0xf64>)
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	33bc      	adds	r3, #188	@ 0xbc
 800f836:	4a1d      	ldr	r2, [pc, #116]	@ (800f8ac <network_configure_activations+0xf98>)
 800f838:	60d3      	str	r3, [r2, #12]
    nl_68_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800f83a:	4b0f      	ldr	r3, [pc, #60]	@ (800f878 <network_configure_activations+0xf64>)
 800f83c:	681b      	ldr	r3, [r3, #0]
 800f83e:	4a1c      	ldr	r2, [pc, #112]	@ (800f8b0 <network_configure_activations+0xf9c>)
 800f840:	6093      	str	r3, [r2, #8]
    nl_68_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800f842:	4b0d      	ldr	r3, [pc, #52]	@ (800f878 <network_configure_activations+0xf64>)
 800f844:	681b      	ldr	r3, [r3, #0]
 800f846:	4a1a      	ldr	r2, [pc, #104]	@ (800f8b0 <network_configure_activations+0xf9c>)
 800f848:	60d3      	str	r3, [r2, #12]
    conversion_69_output_array.data = AI_PTR(g_network_activations_map[0] + 8);
 800f84a:	4b0b      	ldr	r3, [pc, #44]	@ (800f878 <network_configure_activations+0xf64>)
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	3308      	adds	r3, #8
 800f850:	4a18      	ldr	r2, [pc, #96]	@ (800f8b4 <network_configure_activations+0xfa0>)
 800f852:	6093      	str	r3, [r2, #8]
    conversion_69_output_array.data_start = AI_PTR(g_network_activations_map[0] + 8);
 800f854:	4b08      	ldr	r3, [pc, #32]	@ (800f878 <network_configure_activations+0xf64>)
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	3308      	adds	r3, #8
 800f85a:	4a16      	ldr	r2, [pc, #88]	@ (800f8b4 <network_configure_activations+0xfa0>)
 800f85c:	60d3      	str	r3, [r2, #12]
    return true;
 800f85e:	2301      	movs	r3, #1
 800f860:	e005      	b.n	800f86e <network_configure_activations+0xf5a>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 800f862:	2213      	movs	r2, #19
 800f864:	2130      	movs	r1, #48	@ 0x30
 800f866:	6878      	ldr	r0, [r7, #4]
 800f868:	f001 fbb6 	bl	8010fd8 <ai_platform_network_set_error>
  return false;
 800f86c:	2300      	movs	r3, #0
}
 800f86e:	4618      	mov	r0, r3
 800f870:	3708      	adds	r7, #8
 800f872:	46bd      	mov	sp, r7
 800f874:	bd80      	pop	{r7, pc}
 800f876:	bf00      	nop
 800f878:	2404125c 	.word	0x2404125c
 800f87c:	240005a8 	.word	0x240005a8
 800f880:	24001028 	.word	0x24001028
 800f884:	240005b8 	.word	0x240005b8
 800f888:	24001038 	.word	0x24001038
 800f88c:	240005c8 	.word	0x240005c8
 800f890:	24001048 	.word	0x24001048
 800f894:	240005d8 	.word	0x240005d8
 800f898:	240005e8 	.word	0x240005e8
 800f89c:	24001058 	.word	0x24001058
 800f8a0:	240005f8 	.word	0x240005f8
 800f8a4:	24001068 	.word	0x24001068
 800f8a8:	24000608 	.word	0x24000608
 800f8ac:	24001078 	.word	0x24001078
 800f8b0:	24000618 	.word	0x24000618
 800f8b4:	24000628 	.word	0x24000628

0800f8b8 <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 800f8b8:	b580      	push	{r7, lr}
 800f8ba:	b082      	sub	sp, #8
 800f8bc:	af00      	add	r7, sp, #0
 800f8be:	6078      	str	r0, [r7, #4]
 800f8c0:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 800f8c2:	683a      	ldr	r2, [r7, #0]
 800f8c4:	2101      	movs	r1, #1
 800f8c6:	4898      	ldr	r0, [pc, #608]	@ (800fb28 <network_configure_weights+0x270>)
 800f8c8:	f001 fac8 	bl	8010e5c <ai_platform_get_weights_map>
 800f8cc:	4603      	mov	r3, r0
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	f001 8130 	beq.w	8010b34 <network_configure_weights+0x127c>
    /* Updating weights (byte) offsets */
    
    tfl_pseudo_qconst109_4D_array.format |= AI_FMT_FLAG_CONST;
 800f8d4:	4b95      	ldr	r3, [pc, #596]	@ (800fb2c <network_configure_weights+0x274>)
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f8dc:	4a93      	ldr	r2, [pc, #588]	@ (800fb2c <network_configure_weights+0x274>)
 800f8de:	6013      	str	r3, [r2, #0]
    tfl_pseudo_qconst109_4D_array.data = AI_PTR(g_network_weights_map[0] + 0);
 800f8e0:	4b91      	ldr	r3, [pc, #580]	@ (800fb28 <network_configure_weights+0x270>)
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	4a91      	ldr	r2, [pc, #580]	@ (800fb2c <network_configure_weights+0x274>)
 800f8e6:	6093      	str	r3, [r2, #8]
    tfl_pseudo_qconst109_4D_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 800f8e8:	4b8f      	ldr	r3, [pc, #572]	@ (800fb28 <network_configure_weights+0x270>)
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	4a8f      	ldr	r2, [pc, #572]	@ (800fb2c <network_configure_weights+0x274>)
 800f8ee:	60d3      	str	r3, [r2, #12]
    tfl_pseudo_qconst108_4D_array.format |= AI_FMT_FLAG_CONST;
 800f8f0:	4b8f      	ldr	r3, [pc, #572]	@ (800fb30 <network_configure_weights+0x278>)
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f8f8:	4a8d      	ldr	r2, [pc, #564]	@ (800fb30 <network_configure_weights+0x278>)
 800f8fa:	6013      	str	r3, [r2, #0]
    tfl_pseudo_qconst108_4D_array.data = AI_PTR(g_network_weights_map[0] + 4);
 800f8fc:	4b8a      	ldr	r3, [pc, #552]	@ (800fb28 <network_configure_weights+0x270>)
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	3304      	adds	r3, #4
 800f902:	4a8b      	ldr	r2, [pc, #556]	@ (800fb30 <network_configure_weights+0x278>)
 800f904:	6093      	str	r3, [r2, #8]
    tfl_pseudo_qconst108_4D_array.data_start = AI_PTR(g_network_weights_map[0] + 4);
 800f906:	4b88      	ldr	r3, [pc, #544]	@ (800fb28 <network_configure_weights+0x270>)
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	3304      	adds	r3, #4
 800f90c:	4a88      	ldr	r2, [pc, #544]	@ (800fb30 <network_configure_weights+0x278>)
 800f90e:	60d3      	str	r3, [r2, #12]
    conv2d_3_weights_array.format |= AI_FMT_FLAG_CONST;
 800f910:	4b88      	ldr	r3, [pc, #544]	@ (800fb34 <network_configure_weights+0x27c>)
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f918:	4a86      	ldr	r2, [pc, #536]	@ (800fb34 <network_configure_weights+0x27c>)
 800f91a:	6013      	str	r3, [r2, #0]
    conv2d_3_weights_array.data = AI_PTR(g_network_weights_map[0] + 8);
 800f91c:	4b82      	ldr	r3, [pc, #520]	@ (800fb28 <network_configure_weights+0x270>)
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	3308      	adds	r3, #8
 800f922:	4a84      	ldr	r2, [pc, #528]	@ (800fb34 <network_configure_weights+0x27c>)
 800f924:	6093      	str	r3, [r2, #8]
    conv2d_3_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 8);
 800f926:	4b80      	ldr	r3, [pc, #512]	@ (800fb28 <network_configure_weights+0x270>)
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	3308      	adds	r3, #8
 800f92c:	4a81      	ldr	r2, [pc, #516]	@ (800fb34 <network_configure_weights+0x27c>)
 800f92e:	60d3      	str	r3, [r2, #12]
    conv2d_3_bias_array.format |= AI_FMT_FLAG_CONST;
 800f930:	4b81      	ldr	r3, [pc, #516]	@ (800fb38 <network_configure_weights+0x280>)
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f938:	4a7f      	ldr	r2, [pc, #508]	@ (800fb38 <network_configure_weights+0x280>)
 800f93a:	6013      	str	r3, [r2, #0]
    conv2d_3_bias_array.data = AI_PTR(g_network_weights_map[0] + 440);
 800f93c:	4b7a      	ldr	r3, [pc, #488]	@ (800fb28 <network_configure_weights+0x270>)
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800f944:	4a7c      	ldr	r2, [pc, #496]	@ (800fb38 <network_configure_weights+0x280>)
 800f946:	6093      	str	r3, [r2, #8]
    conv2d_3_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 440);
 800f948:	4b77      	ldr	r3, [pc, #476]	@ (800fb28 <network_configure_weights+0x270>)
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800f950:	4a79      	ldr	r2, [pc, #484]	@ (800fb38 <network_configure_weights+0x280>)
 800f952:	60d3      	str	r3, [r2, #12]
    conv2d_4_weights_array.format |= AI_FMT_FLAG_CONST;
 800f954:	4b79      	ldr	r3, [pc, #484]	@ (800fb3c <network_configure_weights+0x284>)
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f95c:	4a77      	ldr	r2, [pc, #476]	@ (800fb3c <network_configure_weights+0x284>)
 800f95e:	6013      	str	r3, [r2, #0]
    conv2d_4_weights_array.data = AI_PTR(g_network_weights_map[0] + 504);
 800f960:	4b71      	ldr	r3, [pc, #452]	@ (800fb28 <network_configure_weights+0x270>)
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 800f968:	4a74      	ldr	r2, [pc, #464]	@ (800fb3c <network_configure_weights+0x284>)
 800f96a:	6093      	str	r3, [r2, #8]
    conv2d_4_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 504);
 800f96c:	4b6e      	ldr	r3, [pc, #440]	@ (800fb28 <network_configure_weights+0x270>)
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	f503 73fc 	add.w	r3, r3, #504	@ 0x1f8
 800f974:	4a71      	ldr	r2, [pc, #452]	@ (800fb3c <network_configure_weights+0x284>)
 800f976:	60d3      	str	r3, [r2, #12]
    conv2d_4_bias_array.format |= AI_FMT_FLAG_CONST;
 800f978:	4b71      	ldr	r3, [pc, #452]	@ (800fb40 <network_configure_weights+0x288>)
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f980:	4a6f      	ldr	r2, [pc, #444]	@ (800fb40 <network_configure_weights+0x288>)
 800f982:	6013      	str	r3, [r2, #0]
    conv2d_4_bias_array.data = AI_PTR(g_network_weights_map[0] + 648);
 800f984:	4b68      	ldr	r3, [pc, #416]	@ (800fb28 <network_configure_weights+0x270>)
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800f98c:	4a6c      	ldr	r2, [pc, #432]	@ (800fb40 <network_configure_weights+0x288>)
 800f98e:	6093      	str	r3, [r2, #8]
    conv2d_4_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 648);
 800f990:	4b65      	ldr	r3, [pc, #404]	@ (800fb28 <network_configure_weights+0x270>)
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800f998:	4a69      	ldr	r2, [pc, #420]	@ (800fb40 <network_configure_weights+0x288>)
 800f99a:	60d3      	str	r3, [r2, #12]
    conv2d_5_weights_array.format |= AI_FMT_FLAG_CONST;
 800f99c:	4b69      	ldr	r3, [pc, #420]	@ (800fb44 <network_configure_weights+0x28c>)
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f9a4:	4a67      	ldr	r2, [pc, #412]	@ (800fb44 <network_configure_weights+0x28c>)
 800f9a6:	6013      	str	r3, [r2, #0]
    conv2d_5_weights_array.data = AI_PTR(g_network_weights_map[0] + 712);
 800f9a8:	4b5f      	ldr	r3, [pc, #380]	@ (800fb28 <network_configure_weights+0x270>)
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	f503 7332 	add.w	r3, r3, #712	@ 0x2c8
 800f9b0:	4a64      	ldr	r2, [pc, #400]	@ (800fb44 <network_configure_weights+0x28c>)
 800f9b2:	6093      	str	r3, [r2, #8]
    conv2d_5_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 712);
 800f9b4:	4b5c      	ldr	r3, [pc, #368]	@ (800fb28 <network_configure_weights+0x270>)
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	f503 7332 	add.w	r3, r3, #712	@ 0x2c8
 800f9bc:	4a61      	ldr	r2, [pc, #388]	@ (800fb44 <network_configure_weights+0x28c>)
 800f9be:	60d3      	str	r3, [r2, #12]
    conv2d_5_bias_array.format |= AI_FMT_FLAG_CONST;
 800f9c0:	4b61      	ldr	r3, [pc, #388]	@ (800fb48 <network_configure_weights+0x290>)
 800f9c2:	681b      	ldr	r3, [r3, #0]
 800f9c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f9c8:	4a5f      	ldr	r2, [pc, #380]	@ (800fb48 <network_configure_weights+0x290>)
 800f9ca:	6013      	str	r3, [r2, #0]
    conv2d_5_bias_array.data = AI_PTR(g_network_weights_map[0] + 840);
 800f9cc:	4b56      	ldr	r3, [pc, #344]	@ (800fb28 <network_configure_weights+0x270>)
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 800f9d4:	4a5c      	ldr	r2, [pc, #368]	@ (800fb48 <network_configure_weights+0x290>)
 800f9d6:	6093      	str	r3, [r2, #8]
    conv2d_5_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 840);
 800f9d8:	4b53      	ldr	r3, [pc, #332]	@ (800fb28 <network_configure_weights+0x270>)
 800f9da:	681b      	ldr	r3, [r3, #0]
 800f9dc:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 800f9e0:	4a59      	ldr	r2, [pc, #356]	@ (800fb48 <network_configure_weights+0x290>)
 800f9e2:	60d3      	str	r3, [r2, #12]
    conv2d_6_weights_array.format |= AI_FMT_FLAG_CONST;
 800f9e4:	4b59      	ldr	r3, [pc, #356]	@ (800fb4c <network_configure_weights+0x294>)
 800f9e6:	681b      	ldr	r3, [r3, #0]
 800f9e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f9ec:	4a57      	ldr	r2, [pc, #348]	@ (800fb4c <network_configure_weights+0x294>)
 800f9ee:	6013      	str	r3, [r2, #0]
    conv2d_6_weights_array.data = AI_PTR(g_network_weights_map[0] + 872);
 800f9f0:	4b4d      	ldr	r3, [pc, #308]	@ (800fb28 <network_configure_weights+0x270>)
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	f503 735a 	add.w	r3, r3, #872	@ 0x368
 800f9f8:	4a54      	ldr	r2, [pc, #336]	@ (800fb4c <network_configure_weights+0x294>)
 800f9fa:	6093      	str	r3, [r2, #8]
    conv2d_6_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 872);
 800f9fc:	4b4a      	ldr	r3, [pc, #296]	@ (800fb28 <network_configure_weights+0x270>)
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	f503 735a 	add.w	r3, r3, #872	@ 0x368
 800fa04:	4a51      	ldr	r2, [pc, #324]	@ (800fb4c <network_configure_weights+0x294>)
 800fa06:	60d3      	str	r3, [r2, #12]
    conv2d_6_bias_array.format |= AI_FMT_FLAG_CONST;
 800fa08:	4b51      	ldr	r3, [pc, #324]	@ (800fb50 <network_configure_weights+0x298>)
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fa10:	4a4f      	ldr	r2, [pc, #316]	@ (800fb50 <network_configure_weights+0x298>)
 800fa12:	6013      	str	r3, [r2, #0]
    conv2d_6_bias_array.data = AI_PTR(g_network_weights_map[0] + 1256);
 800fa14:	4b44      	ldr	r3, [pc, #272]	@ (800fb28 <network_configure_weights+0x270>)
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	f503 639d 	add.w	r3, r3, #1256	@ 0x4e8
 800fa1c:	4a4c      	ldr	r2, [pc, #304]	@ (800fb50 <network_configure_weights+0x298>)
 800fa1e:	6093      	str	r3, [r2, #8]
    conv2d_6_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 1256);
 800fa20:	4b41      	ldr	r3, [pc, #260]	@ (800fb28 <network_configure_weights+0x270>)
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	f503 639d 	add.w	r3, r3, #1256	@ 0x4e8
 800fa28:	4a49      	ldr	r2, [pc, #292]	@ (800fb50 <network_configure_weights+0x298>)
 800fa2a:	60d3      	str	r3, [r2, #12]
    conv2d_7_weights_array.format |= AI_FMT_FLAG_CONST;
 800fa2c:	4b49      	ldr	r3, [pc, #292]	@ (800fb54 <network_configure_weights+0x29c>)
 800fa2e:	681b      	ldr	r3, [r3, #0]
 800fa30:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fa34:	4a47      	ldr	r2, [pc, #284]	@ (800fb54 <network_configure_weights+0x29c>)
 800fa36:	6013      	str	r3, [r2, #0]
    conv2d_7_weights_array.data = AI_PTR(g_network_weights_map[0] + 1448);
 800fa38:	4b3b      	ldr	r3, [pc, #236]	@ (800fb28 <network_configure_weights+0x270>)
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	f503 63b5 	add.w	r3, r3, #1448	@ 0x5a8
 800fa40:	4a44      	ldr	r2, [pc, #272]	@ (800fb54 <network_configure_weights+0x29c>)
 800fa42:	6093      	str	r3, [r2, #8]
    conv2d_7_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 1448);
 800fa44:	4b38      	ldr	r3, [pc, #224]	@ (800fb28 <network_configure_weights+0x270>)
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	f503 63b5 	add.w	r3, r3, #1448	@ 0x5a8
 800fa4c:	4a41      	ldr	r2, [pc, #260]	@ (800fb54 <network_configure_weights+0x29c>)
 800fa4e:	60d3      	str	r3, [r2, #12]
    conv2d_7_bias_array.format |= AI_FMT_FLAG_CONST;
 800fa50:	4b41      	ldr	r3, [pc, #260]	@ (800fb58 <network_configure_weights+0x2a0>)
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fa58:	4a3f      	ldr	r2, [pc, #252]	@ (800fb58 <network_configure_weights+0x2a0>)
 800fa5a:	6013      	str	r3, [r2, #0]
    conv2d_7_bias_array.data = AI_PTR(g_network_weights_map[0] + 1880);
 800fa5c:	4b32      	ldr	r3, [pc, #200]	@ (800fb28 <network_configure_weights+0x270>)
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	f503 63eb 	add.w	r3, r3, #1880	@ 0x758
 800fa64:	4a3c      	ldr	r2, [pc, #240]	@ (800fb58 <network_configure_weights+0x2a0>)
 800fa66:	6093      	str	r3, [r2, #8]
    conv2d_7_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 1880);
 800fa68:	4b2f      	ldr	r3, [pc, #188]	@ (800fb28 <network_configure_weights+0x270>)
 800fa6a:	681b      	ldr	r3, [r3, #0]
 800fa6c:	f503 63eb 	add.w	r3, r3, #1880	@ 0x758
 800fa70:	4a39      	ldr	r2, [pc, #228]	@ (800fb58 <network_configure_weights+0x2a0>)
 800fa72:	60d3      	str	r3, [r2, #12]
    conv2d_8_weights_array.format |= AI_FMT_FLAG_CONST;
 800fa74:	4b39      	ldr	r3, [pc, #228]	@ (800fb5c <network_configure_weights+0x2a4>)
 800fa76:	681b      	ldr	r3, [r3, #0]
 800fa78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fa7c:	4a37      	ldr	r2, [pc, #220]	@ (800fb5c <network_configure_weights+0x2a4>)
 800fa7e:	6013      	str	r3, [r2, #0]
    conv2d_8_weights_array.data = AI_PTR(g_network_weights_map[0] + 2072);
 800fa80:	4b29      	ldr	r3, [pc, #164]	@ (800fb28 <network_configure_weights+0x270>)
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	f603 0318 	addw	r3, r3, #2072	@ 0x818
 800fa88:	4a34      	ldr	r2, [pc, #208]	@ (800fb5c <network_configure_weights+0x2a4>)
 800fa8a:	6093      	str	r3, [r2, #8]
    conv2d_8_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 2072);
 800fa8c:	4b26      	ldr	r3, [pc, #152]	@ (800fb28 <network_configure_weights+0x270>)
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	f603 0318 	addw	r3, r3, #2072	@ 0x818
 800fa94:	4a31      	ldr	r2, [pc, #196]	@ (800fb5c <network_configure_weights+0x2a4>)
 800fa96:	60d3      	str	r3, [r2, #12]
    conv2d_8_bias_array.format |= AI_FMT_FLAG_CONST;
 800fa98:	4b31      	ldr	r3, [pc, #196]	@ (800fb60 <network_configure_weights+0x2a8>)
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800faa0:	4a2f      	ldr	r2, [pc, #188]	@ (800fb60 <network_configure_weights+0x2a8>)
 800faa2:	6013      	str	r3, [r2, #0]
    conv2d_8_bias_array.data = AI_PTR(g_network_weights_map[0] + 2456);
 800faa4:	4b20      	ldr	r3, [pc, #128]	@ (800fb28 <network_configure_weights+0x270>)
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	f603 1398 	addw	r3, r3, #2456	@ 0x998
 800faac:	4a2c      	ldr	r2, [pc, #176]	@ (800fb60 <network_configure_weights+0x2a8>)
 800faae:	6093      	str	r3, [r2, #8]
    conv2d_8_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 2456);
 800fab0:	4b1d      	ldr	r3, [pc, #116]	@ (800fb28 <network_configure_weights+0x270>)
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	f603 1398 	addw	r3, r3, #2456	@ 0x998
 800fab8:	4a29      	ldr	r2, [pc, #164]	@ (800fb60 <network_configure_weights+0x2a8>)
 800faba:	60d3      	str	r3, [r2, #12]
    conv2d_9_weights_array.format |= AI_FMT_FLAG_CONST;
 800fabc:	4b29      	ldr	r3, [pc, #164]	@ (800fb64 <network_configure_weights+0x2ac>)
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fac4:	4a27      	ldr	r2, [pc, #156]	@ (800fb64 <network_configure_weights+0x2ac>)
 800fac6:	6013      	str	r3, [r2, #0]
    conv2d_9_weights_array.data = AI_PTR(g_network_weights_map[0] + 2488);
 800fac8:	4b17      	ldr	r3, [pc, #92]	@ (800fb28 <network_configure_weights+0x270>)
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	f603 13b8 	addw	r3, r3, #2488	@ 0x9b8
 800fad0:	4a24      	ldr	r2, [pc, #144]	@ (800fb64 <network_configure_weights+0x2ac>)
 800fad2:	6093      	str	r3, [r2, #8]
    conv2d_9_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 2488);
 800fad4:	4b14      	ldr	r3, [pc, #80]	@ (800fb28 <network_configure_weights+0x270>)
 800fad6:	681b      	ldr	r3, [r3, #0]
 800fad8:	f603 13b8 	addw	r3, r3, #2488	@ 0x9b8
 800fadc:	4a21      	ldr	r2, [pc, #132]	@ (800fb64 <network_configure_weights+0x2ac>)
 800fade:	60d3      	str	r3, [r2, #12]
    conv2d_9_bias_array.format |= AI_FMT_FLAG_CONST;
 800fae0:	4b21      	ldr	r3, [pc, #132]	@ (800fb68 <network_configure_weights+0x2b0>)
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fae8:	4a1f      	ldr	r2, [pc, #124]	@ (800fb68 <network_configure_weights+0x2b0>)
 800faea:	6013      	str	r3, [r2, #0]
    conv2d_9_bias_array.data = AI_PTR(g_network_weights_map[0] + 2872);
 800faec:	4b0e      	ldr	r3, [pc, #56]	@ (800fb28 <network_configure_weights+0x270>)
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	f603 3338 	addw	r3, r3, #2872	@ 0xb38
 800faf4:	4a1c      	ldr	r2, [pc, #112]	@ (800fb68 <network_configure_weights+0x2b0>)
 800faf6:	6093      	str	r3, [r2, #8]
    conv2d_9_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 2872);
 800faf8:	4b0b      	ldr	r3, [pc, #44]	@ (800fb28 <network_configure_weights+0x270>)
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	f603 3338 	addw	r3, r3, #2872	@ 0xb38
 800fb00:	4a19      	ldr	r2, [pc, #100]	@ (800fb68 <network_configure_weights+0x2b0>)
 800fb02:	60d3      	str	r3, [r2, #12]
    conv2d_10_weights_array.format |= AI_FMT_FLAG_CONST;
 800fb04:	4b19      	ldr	r3, [pc, #100]	@ (800fb6c <network_configure_weights+0x2b4>)
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fb0c:	4a17      	ldr	r2, [pc, #92]	@ (800fb6c <network_configure_weights+0x2b4>)
 800fb0e:	6013      	str	r3, [r2, #0]
    conv2d_10_weights_array.data = AI_PTR(g_network_weights_map[0] + 3064);
 800fb10:	4b05      	ldr	r3, [pc, #20]	@ (800fb28 <network_configure_weights+0x270>)
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	f603 33f8 	addw	r3, r3, #3064	@ 0xbf8
 800fb18:	4a14      	ldr	r2, [pc, #80]	@ (800fb6c <network_configure_weights+0x2b4>)
 800fb1a:	6093      	str	r3, [r2, #8]
    conv2d_10_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 3064);
 800fb1c:	4b02      	ldr	r3, [pc, #8]	@ (800fb28 <network_configure_weights+0x270>)
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	f603 33f8 	addw	r3, r3, #3064	@ 0xbf8
 800fb24:	e024      	b.n	800fb70 <network_configure_weights+0x2b8>
 800fb26:	bf00      	nop
 800fb28:	24041260 	.word	0x24041260
 800fb2c:	24000638 	.word	0x24000638
 800fb30:	24000648 	.word	0x24000648
 800fb34:	24000658 	.word	0x24000658
 800fb38:	24000668 	.word	0x24000668
 800fb3c:	24000678 	.word	0x24000678
 800fb40:	24000688 	.word	0x24000688
 800fb44:	24000698 	.word	0x24000698
 800fb48:	240006a8 	.word	0x240006a8
 800fb4c:	240006b8 	.word	0x240006b8
 800fb50:	240006c8 	.word	0x240006c8
 800fb54:	240006d8 	.word	0x240006d8
 800fb58:	240006e8 	.word	0x240006e8
 800fb5c:	240006f8 	.word	0x240006f8
 800fb60:	24000708 	.word	0x24000708
 800fb64:	24000718 	.word	0x24000718
 800fb68:	24000728 	.word	0x24000728
 800fb6c:	24000738 	.word	0x24000738
 800fb70:	4a9d      	ldr	r2, [pc, #628]	@ (800fde8 <network_configure_weights+0x530>)
 800fb72:	60d3      	str	r3, [r2, #12]
    conv2d_10_bias_array.format |= AI_FMT_FLAG_CONST;
 800fb74:	4b9d      	ldr	r3, [pc, #628]	@ (800fdec <network_configure_weights+0x534>)
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fb7c:	4a9b      	ldr	r2, [pc, #620]	@ (800fdec <network_configure_weights+0x534>)
 800fb7e:	6013      	str	r3, [r2, #0]
    conv2d_10_bias_array.data = AI_PTR(g_network_weights_map[0] + 3496);
 800fb80:	4b9b      	ldr	r3, [pc, #620]	@ (800fdf0 <network_configure_weights+0x538>)
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	f603 53a8 	addw	r3, r3, #3496	@ 0xda8
 800fb88:	4a98      	ldr	r2, [pc, #608]	@ (800fdec <network_configure_weights+0x534>)
 800fb8a:	6093      	str	r3, [r2, #8]
    conv2d_10_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 3496);
 800fb8c:	4b98      	ldr	r3, [pc, #608]	@ (800fdf0 <network_configure_weights+0x538>)
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	f603 53a8 	addw	r3, r3, #3496	@ 0xda8
 800fb94:	4a95      	ldr	r2, [pc, #596]	@ (800fdec <network_configure_weights+0x534>)
 800fb96:	60d3      	str	r3, [r2, #12]
    conv2d_11_weights_array.format |= AI_FMT_FLAG_CONST;
 800fb98:	4b96      	ldr	r3, [pc, #600]	@ (800fdf4 <network_configure_weights+0x53c>)
 800fb9a:	681b      	ldr	r3, [r3, #0]
 800fb9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fba0:	4a94      	ldr	r2, [pc, #592]	@ (800fdf4 <network_configure_weights+0x53c>)
 800fba2:	6013      	str	r3, [r2, #0]
    conv2d_11_weights_array.data = AI_PTR(g_network_weights_map[0] + 3688);
 800fba4:	4b92      	ldr	r3, [pc, #584]	@ (800fdf0 <network_configure_weights+0x538>)
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	f603 6368 	addw	r3, r3, #3688	@ 0xe68
 800fbac:	4a91      	ldr	r2, [pc, #580]	@ (800fdf4 <network_configure_weights+0x53c>)
 800fbae:	6093      	str	r3, [r2, #8]
    conv2d_11_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 3688);
 800fbb0:	4b8f      	ldr	r3, [pc, #572]	@ (800fdf0 <network_configure_weights+0x538>)
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	f603 6368 	addw	r3, r3, #3688	@ 0xe68
 800fbb8:	4a8e      	ldr	r2, [pc, #568]	@ (800fdf4 <network_configure_weights+0x53c>)
 800fbba:	60d3      	str	r3, [r2, #12]
    conv2d_11_bias_array.format |= AI_FMT_FLAG_CONST;
 800fbbc:	4b8e      	ldr	r3, [pc, #568]	@ (800fdf8 <network_configure_weights+0x540>)
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fbc4:	4a8c      	ldr	r2, [pc, #560]	@ (800fdf8 <network_configure_weights+0x540>)
 800fbc6:	6013      	str	r3, [r2, #0]
    conv2d_11_bias_array.data = AI_PTR(g_network_weights_map[0] + 4072);
 800fbc8:	4b89      	ldr	r3, [pc, #548]	@ (800fdf0 <network_configure_weights+0x538>)
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	f603 73e8 	addw	r3, r3, #4072	@ 0xfe8
 800fbd0:	4a89      	ldr	r2, [pc, #548]	@ (800fdf8 <network_configure_weights+0x540>)
 800fbd2:	6093      	str	r3, [r2, #8]
    conv2d_11_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 4072);
 800fbd4:	4b86      	ldr	r3, [pc, #536]	@ (800fdf0 <network_configure_weights+0x538>)
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	f603 73e8 	addw	r3, r3, #4072	@ 0xfe8
 800fbdc:	4a86      	ldr	r2, [pc, #536]	@ (800fdf8 <network_configure_weights+0x540>)
 800fbde:	60d3      	str	r3, [r2, #12]
    conv2d_13_weights_array.format |= AI_FMT_FLAG_CONST;
 800fbe0:	4b86      	ldr	r3, [pc, #536]	@ (800fdfc <network_configure_weights+0x544>)
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fbe8:	4a84      	ldr	r2, [pc, #528]	@ (800fdfc <network_configure_weights+0x544>)
 800fbea:	6013      	str	r3, [r2, #0]
    conv2d_13_weights_array.data = AI_PTR(g_network_weights_map[0] + 4104);
 800fbec:	4b80      	ldr	r3, [pc, #512]	@ (800fdf0 <network_configure_weights+0x538>)
 800fbee:	681a      	ldr	r2, [r3, #0]
 800fbf0:	f241 0308 	movw	r3, #4104	@ 0x1008
 800fbf4:	4413      	add	r3, r2
 800fbf6:	4a81      	ldr	r2, [pc, #516]	@ (800fdfc <network_configure_weights+0x544>)
 800fbf8:	6093      	str	r3, [r2, #8]
    conv2d_13_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 4104);
 800fbfa:	4b7d      	ldr	r3, [pc, #500]	@ (800fdf0 <network_configure_weights+0x538>)
 800fbfc:	681a      	ldr	r2, [r3, #0]
 800fbfe:	f241 0308 	movw	r3, #4104	@ 0x1008
 800fc02:	4413      	add	r3, r2
 800fc04:	4a7d      	ldr	r2, [pc, #500]	@ (800fdfc <network_configure_weights+0x544>)
 800fc06:	60d3      	str	r3, [r2, #12]
    conv2d_13_bias_array.format |= AI_FMT_FLAG_CONST;
 800fc08:	4b7d      	ldr	r3, [pc, #500]	@ (800fe00 <network_configure_weights+0x548>)
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fc10:	4a7b      	ldr	r2, [pc, #492]	@ (800fe00 <network_configure_weights+0x548>)
 800fc12:	6013      	str	r3, [r2, #0]
    conv2d_13_bias_array.data = AI_PTR(g_network_weights_map[0] + 4488);
 800fc14:	4b76      	ldr	r3, [pc, #472]	@ (800fdf0 <network_configure_weights+0x538>)
 800fc16:	681a      	ldr	r2, [r3, #0]
 800fc18:	f241 1388 	movw	r3, #4488	@ 0x1188
 800fc1c:	4413      	add	r3, r2
 800fc1e:	4a78      	ldr	r2, [pc, #480]	@ (800fe00 <network_configure_weights+0x548>)
 800fc20:	6093      	str	r3, [r2, #8]
    conv2d_13_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 4488);
 800fc22:	4b73      	ldr	r3, [pc, #460]	@ (800fdf0 <network_configure_weights+0x538>)
 800fc24:	681a      	ldr	r2, [r3, #0]
 800fc26:	f241 1388 	movw	r3, #4488	@ 0x1188
 800fc2a:	4413      	add	r3, r2
 800fc2c:	4a74      	ldr	r2, [pc, #464]	@ (800fe00 <network_configure_weights+0x548>)
 800fc2e:	60d3      	str	r3, [r2, #12]
    conv2d_14_weights_array.format |= AI_FMT_FLAG_CONST;
 800fc30:	4b74      	ldr	r3, [pc, #464]	@ (800fe04 <network_configure_weights+0x54c>)
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fc38:	4a72      	ldr	r2, [pc, #456]	@ (800fe04 <network_configure_weights+0x54c>)
 800fc3a:	6013      	str	r3, [r2, #0]
    conv2d_14_weights_array.data = AI_PTR(g_network_weights_map[0] + 4680);
 800fc3c:	4b6c      	ldr	r3, [pc, #432]	@ (800fdf0 <network_configure_weights+0x538>)
 800fc3e:	681a      	ldr	r2, [r3, #0]
 800fc40:	f241 2348 	movw	r3, #4680	@ 0x1248
 800fc44:	4413      	add	r3, r2
 800fc46:	4a6f      	ldr	r2, [pc, #444]	@ (800fe04 <network_configure_weights+0x54c>)
 800fc48:	6093      	str	r3, [r2, #8]
    conv2d_14_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 4680);
 800fc4a:	4b69      	ldr	r3, [pc, #420]	@ (800fdf0 <network_configure_weights+0x538>)
 800fc4c:	681a      	ldr	r2, [r3, #0]
 800fc4e:	f241 2348 	movw	r3, #4680	@ 0x1248
 800fc52:	4413      	add	r3, r2
 800fc54:	4a6b      	ldr	r2, [pc, #428]	@ (800fe04 <network_configure_weights+0x54c>)
 800fc56:	60d3      	str	r3, [r2, #12]
    conv2d_14_bias_array.format |= AI_FMT_FLAG_CONST;
 800fc58:	4b6b      	ldr	r3, [pc, #428]	@ (800fe08 <network_configure_weights+0x550>)
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fc60:	4a69      	ldr	r2, [pc, #420]	@ (800fe08 <network_configure_weights+0x550>)
 800fc62:	6013      	str	r3, [r2, #0]
    conv2d_14_bias_array.data = AI_PTR(g_network_weights_map[0] + 5112);
 800fc64:	4b62      	ldr	r3, [pc, #392]	@ (800fdf0 <network_configure_weights+0x538>)
 800fc66:	681a      	ldr	r2, [r3, #0]
 800fc68:	f241 33f8 	movw	r3, #5112	@ 0x13f8
 800fc6c:	4413      	add	r3, r2
 800fc6e:	4a66      	ldr	r2, [pc, #408]	@ (800fe08 <network_configure_weights+0x550>)
 800fc70:	6093      	str	r3, [r2, #8]
    conv2d_14_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 5112);
 800fc72:	4b5f      	ldr	r3, [pc, #380]	@ (800fdf0 <network_configure_weights+0x538>)
 800fc74:	681a      	ldr	r2, [r3, #0]
 800fc76:	f241 33f8 	movw	r3, #5112	@ 0x13f8
 800fc7a:	4413      	add	r3, r2
 800fc7c:	4a62      	ldr	r2, [pc, #392]	@ (800fe08 <network_configure_weights+0x550>)
 800fc7e:	60d3      	str	r3, [r2, #12]
    conv2d_15_weights_array.format |= AI_FMT_FLAG_CONST;
 800fc80:	4b62      	ldr	r3, [pc, #392]	@ (800fe0c <network_configure_weights+0x554>)
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fc88:	4a60      	ldr	r2, [pc, #384]	@ (800fe0c <network_configure_weights+0x554>)
 800fc8a:	6013      	str	r3, [r2, #0]
    conv2d_15_weights_array.data = AI_PTR(g_network_weights_map[0] + 5304);
 800fc8c:	4b58      	ldr	r3, [pc, #352]	@ (800fdf0 <network_configure_weights+0x538>)
 800fc8e:	681a      	ldr	r2, [r3, #0]
 800fc90:	f241 43b8 	movw	r3, #5304	@ 0x14b8
 800fc94:	4413      	add	r3, r2
 800fc96:	4a5d      	ldr	r2, [pc, #372]	@ (800fe0c <network_configure_weights+0x554>)
 800fc98:	6093      	str	r3, [r2, #8]
    conv2d_15_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 5304);
 800fc9a:	4b55      	ldr	r3, [pc, #340]	@ (800fdf0 <network_configure_weights+0x538>)
 800fc9c:	681a      	ldr	r2, [r3, #0]
 800fc9e:	f241 43b8 	movw	r3, #5304	@ 0x14b8
 800fca2:	4413      	add	r3, r2
 800fca4:	4a59      	ldr	r2, [pc, #356]	@ (800fe0c <network_configure_weights+0x554>)
 800fca6:	60d3      	str	r3, [r2, #12]
    conv2d_15_bias_array.format |= AI_FMT_FLAG_CONST;
 800fca8:	4b59      	ldr	r3, [pc, #356]	@ (800fe10 <network_configure_weights+0x558>)
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fcb0:	4a57      	ldr	r2, [pc, #348]	@ (800fe10 <network_configure_weights+0x558>)
 800fcb2:	6013      	str	r3, [r2, #0]
    conv2d_15_bias_array.data = AI_PTR(g_network_weights_map[0] + 6072);
 800fcb4:	4b4e      	ldr	r3, [pc, #312]	@ (800fdf0 <network_configure_weights+0x538>)
 800fcb6:	681a      	ldr	r2, [r3, #0]
 800fcb8:	f241 73b8 	movw	r3, #6072	@ 0x17b8
 800fcbc:	4413      	add	r3, r2
 800fcbe:	4a54      	ldr	r2, [pc, #336]	@ (800fe10 <network_configure_weights+0x558>)
 800fcc0:	6093      	str	r3, [r2, #8]
    conv2d_15_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 6072);
 800fcc2:	4b4b      	ldr	r3, [pc, #300]	@ (800fdf0 <network_configure_weights+0x538>)
 800fcc4:	681a      	ldr	r2, [r3, #0]
 800fcc6:	f241 73b8 	movw	r3, #6072	@ 0x17b8
 800fcca:	4413      	add	r3, r2
 800fccc:	4a50      	ldr	r2, [pc, #320]	@ (800fe10 <network_configure_weights+0x558>)
 800fcce:	60d3      	str	r3, [r2, #12]
    conv2d_16_weights_array.format |= AI_FMT_FLAG_CONST;
 800fcd0:	4b50      	ldr	r3, [pc, #320]	@ (800fe14 <network_configure_weights+0x55c>)
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fcd8:	4a4e      	ldr	r2, [pc, #312]	@ (800fe14 <network_configure_weights+0x55c>)
 800fcda:	6013      	str	r3, [r2, #0]
    conv2d_16_weights_array.data = AI_PTR(g_network_weights_map[0] + 6136);
 800fcdc:	4b44      	ldr	r3, [pc, #272]	@ (800fdf0 <network_configure_weights+0x538>)
 800fcde:	681a      	ldr	r2, [r3, #0]
 800fce0:	f241 73f8 	movw	r3, #6136	@ 0x17f8
 800fce4:	4413      	add	r3, r2
 800fce6:	4a4b      	ldr	r2, [pc, #300]	@ (800fe14 <network_configure_weights+0x55c>)
 800fce8:	6093      	str	r3, [r2, #8]
    conv2d_16_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 6136);
 800fcea:	4b41      	ldr	r3, [pc, #260]	@ (800fdf0 <network_configure_weights+0x538>)
 800fcec:	681a      	ldr	r2, [r3, #0]
 800fcee:	f241 73f8 	movw	r3, #6136	@ 0x17f8
 800fcf2:	4413      	add	r3, r2
 800fcf4:	4a47      	ldr	r2, [pc, #284]	@ (800fe14 <network_configure_weights+0x55c>)
 800fcf6:	60d3      	str	r3, [r2, #12]
    conv2d_16_bias_array.format |= AI_FMT_FLAG_CONST;
 800fcf8:	4b47      	ldr	r3, [pc, #284]	@ (800fe18 <network_configure_weights+0x560>)
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fd00:	4a45      	ldr	r2, [pc, #276]	@ (800fe18 <network_configure_weights+0x560>)
 800fd02:	6013      	str	r3, [r2, #0]
    conv2d_16_bias_array.data = AI_PTR(g_network_weights_map[0] + 7672);
 800fd04:	4b3a      	ldr	r3, [pc, #232]	@ (800fdf0 <network_configure_weights+0x538>)
 800fd06:	681a      	ldr	r2, [r3, #0]
 800fd08:	f641 53f8 	movw	r3, #7672	@ 0x1df8
 800fd0c:	4413      	add	r3, r2
 800fd0e:	4a42      	ldr	r2, [pc, #264]	@ (800fe18 <network_configure_weights+0x560>)
 800fd10:	6093      	str	r3, [r2, #8]
    conv2d_16_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 7672);
 800fd12:	4b37      	ldr	r3, [pc, #220]	@ (800fdf0 <network_configure_weights+0x538>)
 800fd14:	681a      	ldr	r2, [r3, #0]
 800fd16:	f641 53f8 	movw	r3, #7672	@ 0x1df8
 800fd1a:	4413      	add	r3, r2
 800fd1c:	4a3e      	ldr	r2, [pc, #248]	@ (800fe18 <network_configure_weights+0x560>)
 800fd1e:	60d3      	str	r3, [r2, #12]
    conv2d_17_weights_array.format |= AI_FMT_FLAG_CONST;
 800fd20:	4b3e      	ldr	r3, [pc, #248]	@ (800fe1c <network_configure_weights+0x564>)
 800fd22:	681b      	ldr	r3, [r3, #0]
 800fd24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fd28:	4a3c      	ldr	r2, [pc, #240]	@ (800fe1c <network_configure_weights+0x564>)
 800fd2a:	6013      	str	r3, [r2, #0]
    conv2d_17_weights_array.data = AI_PTR(g_network_weights_map[0] + 8056);
 800fd2c:	4b30      	ldr	r3, [pc, #192]	@ (800fdf0 <network_configure_weights+0x538>)
 800fd2e:	681a      	ldr	r2, [r3, #0]
 800fd30:	f641 7378 	movw	r3, #8056	@ 0x1f78
 800fd34:	4413      	add	r3, r2
 800fd36:	4a39      	ldr	r2, [pc, #228]	@ (800fe1c <network_configure_weights+0x564>)
 800fd38:	6093      	str	r3, [r2, #8]
    conv2d_17_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 8056);
 800fd3a:	4b2d      	ldr	r3, [pc, #180]	@ (800fdf0 <network_configure_weights+0x538>)
 800fd3c:	681a      	ldr	r2, [r3, #0]
 800fd3e:	f641 7378 	movw	r3, #8056	@ 0x1f78
 800fd42:	4413      	add	r3, r2
 800fd44:	4a35      	ldr	r2, [pc, #212]	@ (800fe1c <network_configure_weights+0x564>)
 800fd46:	60d3      	str	r3, [r2, #12]
    conv2d_17_bias_array.format |= AI_FMT_FLAG_CONST;
 800fd48:	4b35      	ldr	r3, [pc, #212]	@ (800fe20 <network_configure_weights+0x568>)
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fd50:	4a33      	ldr	r2, [pc, #204]	@ (800fe20 <network_configure_weights+0x568>)
 800fd52:	6013      	str	r3, [r2, #0]
    conv2d_17_bias_array.data = AI_PTR(g_network_weights_map[0] + 8920);
 800fd54:	4b26      	ldr	r3, [pc, #152]	@ (800fdf0 <network_configure_weights+0x538>)
 800fd56:	681a      	ldr	r2, [r3, #0]
 800fd58:	f242 23d8 	movw	r3, #8920	@ 0x22d8
 800fd5c:	4413      	add	r3, r2
 800fd5e:	4a30      	ldr	r2, [pc, #192]	@ (800fe20 <network_configure_weights+0x568>)
 800fd60:	6093      	str	r3, [r2, #8]
    conv2d_17_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 8920);
 800fd62:	4b23      	ldr	r3, [pc, #140]	@ (800fdf0 <network_configure_weights+0x538>)
 800fd64:	681a      	ldr	r2, [r3, #0]
 800fd66:	f242 23d8 	movw	r3, #8920	@ 0x22d8
 800fd6a:	4413      	add	r3, r2
 800fd6c:	4a2c      	ldr	r2, [pc, #176]	@ (800fe20 <network_configure_weights+0x568>)
 800fd6e:	60d3      	str	r3, [r2, #12]
    conv2d_18_weights_array.format |= AI_FMT_FLAG_CONST;
 800fd70:	4b2c      	ldr	r3, [pc, #176]	@ (800fe24 <network_configure_weights+0x56c>)
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fd78:	4a2a      	ldr	r2, [pc, #168]	@ (800fe24 <network_configure_weights+0x56c>)
 800fd7a:	6013      	str	r3, [r2, #0]
    conv2d_18_weights_array.data = AI_PTR(g_network_weights_map[0] + 9304);
 800fd7c:	4b1c      	ldr	r3, [pc, #112]	@ (800fdf0 <network_configure_weights+0x538>)
 800fd7e:	681a      	ldr	r2, [r3, #0]
 800fd80:	f242 4358 	movw	r3, #9304	@ 0x2458
 800fd84:	4413      	add	r3, r2
 800fd86:	4a27      	ldr	r2, [pc, #156]	@ (800fe24 <network_configure_weights+0x56c>)
 800fd88:	6093      	str	r3, [r2, #8]
    conv2d_18_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 9304);
 800fd8a:	4b19      	ldr	r3, [pc, #100]	@ (800fdf0 <network_configure_weights+0x538>)
 800fd8c:	681a      	ldr	r2, [r3, #0]
 800fd8e:	f242 4358 	movw	r3, #9304	@ 0x2458
 800fd92:	4413      	add	r3, r2
 800fd94:	4a23      	ldr	r2, [pc, #140]	@ (800fe24 <network_configure_weights+0x56c>)
 800fd96:	60d3      	str	r3, [r2, #12]
    conv2d_18_bias_array.format |= AI_FMT_FLAG_CONST;
 800fd98:	4b23      	ldr	r3, [pc, #140]	@ (800fe28 <network_configure_weights+0x570>)
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fda0:	4a21      	ldr	r2, [pc, #132]	@ (800fe28 <network_configure_weights+0x570>)
 800fda2:	6013      	str	r3, [r2, #0]
    conv2d_18_bias_array.data = AI_PTR(g_network_weights_map[0] + 10840);
 800fda4:	4b12      	ldr	r3, [pc, #72]	@ (800fdf0 <network_configure_weights+0x538>)
 800fda6:	681a      	ldr	r2, [r3, #0]
 800fda8:	f642 2358 	movw	r3, #10840	@ 0x2a58
 800fdac:	4413      	add	r3, r2
 800fdae:	4a1e      	ldr	r2, [pc, #120]	@ (800fe28 <network_configure_weights+0x570>)
 800fdb0:	6093      	str	r3, [r2, #8]
    conv2d_18_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 10840);
 800fdb2:	4b0f      	ldr	r3, [pc, #60]	@ (800fdf0 <network_configure_weights+0x538>)
 800fdb4:	681a      	ldr	r2, [r3, #0]
 800fdb6:	f642 2358 	movw	r3, #10840	@ 0x2a58
 800fdba:	4413      	add	r3, r2
 800fdbc:	4a1a      	ldr	r2, [pc, #104]	@ (800fe28 <network_configure_weights+0x570>)
 800fdbe:	60d3      	str	r3, [r2, #12]
    conv2d_20_weights_array.format |= AI_FMT_FLAG_CONST;
 800fdc0:	4b1a      	ldr	r3, [pc, #104]	@ (800fe2c <network_configure_weights+0x574>)
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fdc8:	4a18      	ldr	r2, [pc, #96]	@ (800fe2c <network_configure_weights+0x574>)
 800fdca:	6013      	str	r3, [r2, #0]
    conv2d_20_weights_array.data = AI_PTR(g_network_weights_map[0] + 10904);
 800fdcc:	4b08      	ldr	r3, [pc, #32]	@ (800fdf0 <network_configure_weights+0x538>)
 800fdce:	681a      	ldr	r2, [r3, #0]
 800fdd0:	f642 2398 	movw	r3, #10904	@ 0x2a98
 800fdd4:	4413      	add	r3, r2
 800fdd6:	4a15      	ldr	r2, [pc, #84]	@ (800fe2c <network_configure_weights+0x574>)
 800fdd8:	6093      	str	r3, [r2, #8]
    conv2d_20_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 10904);
 800fdda:	4b05      	ldr	r3, [pc, #20]	@ (800fdf0 <network_configure_weights+0x538>)
 800fddc:	681a      	ldr	r2, [r3, #0]
 800fdde:	f642 2398 	movw	r3, #10904	@ 0x2a98
 800fde2:	4413      	add	r3, r2
 800fde4:	e024      	b.n	800fe30 <network_configure_weights+0x578>
 800fde6:	bf00      	nop
 800fde8:	24000738 	.word	0x24000738
 800fdec:	24000748 	.word	0x24000748
 800fdf0:	24041260 	.word	0x24041260
 800fdf4:	24000758 	.word	0x24000758
 800fdf8:	24000768 	.word	0x24000768
 800fdfc:	24000778 	.word	0x24000778
 800fe00:	24000788 	.word	0x24000788
 800fe04:	24000798 	.word	0x24000798
 800fe08:	240007a8 	.word	0x240007a8
 800fe0c:	240007b8 	.word	0x240007b8
 800fe10:	240007c8 	.word	0x240007c8
 800fe14:	240007d8 	.word	0x240007d8
 800fe18:	240007e8 	.word	0x240007e8
 800fe1c:	240007f8 	.word	0x240007f8
 800fe20:	24000808 	.word	0x24000808
 800fe24:	24000818 	.word	0x24000818
 800fe28:	24000828 	.word	0x24000828
 800fe2c:	24000838 	.word	0x24000838
 800fe30:	4a9d      	ldr	r2, [pc, #628]	@ (80100a8 <network_configure_weights+0x7f0>)
 800fe32:	60d3      	str	r3, [r2, #12]
    conv2d_20_bias_array.format |= AI_FMT_FLAG_CONST;
 800fe34:	4b9d      	ldr	r3, [pc, #628]	@ (80100ac <network_configure_weights+0x7f4>)
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fe3c:	4a9b      	ldr	r2, [pc, #620]	@ (80100ac <network_configure_weights+0x7f4>)
 800fe3e:	6013      	str	r3, [r2, #0]
    conv2d_20_bias_array.data = AI_PTR(g_network_weights_map[0] + 12440);
 800fe40:	4b9b      	ldr	r3, [pc, #620]	@ (80100b0 <network_configure_weights+0x7f8>)
 800fe42:	681a      	ldr	r2, [r3, #0]
 800fe44:	f243 0398 	movw	r3, #12440	@ 0x3098
 800fe48:	4413      	add	r3, r2
 800fe4a:	4a98      	ldr	r2, [pc, #608]	@ (80100ac <network_configure_weights+0x7f4>)
 800fe4c:	6093      	str	r3, [r2, #8]
    conv2d_20_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 12440);
 800fe4e:	4b98      	ldr	r3, [pc, #608]	@ (80100b0 <network_configure_weights+0x7f8>)
 800fe50:	681a      	ldr	r2, [r3, #0]
 800fe52:	f243 0398 	movw	r3, #12440	@ 0x3098
 800fe56:	4413      	add	r3, r2
 800fe58:	4a94      	ldr	r2, [pc, #592]	@ (80100ac <network_configure_weights+0x7f4>)
 800fe5a:	60d3      	str	r3, [r2, #12]
    conv2d_21_weights_array.format |= AI_FMT_FLAG_CONST;
 800fe5c:	4b95      	ldr	r3, [pc, #596]	@ (80100b4 <network_configure_weights+0x7fc>)
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fe64:	4a93      	ldr	r2, [pc, #588]	@ (80100b4 <network_configure_weights+0x7fc>)
 800fe66:	6013      	str	r3, [r2, #0]
    conv2d_21_weights_array.data = AI_PTR(g_network_weights_map[0] + 12824);
 800fe68:	4b91      	ldr	r3, [pc, #580]	@ (80100b0 <network_configure_weights+0x7f8>)
 800fe6a:	681a      	ldr	r2, [r3, #0]
 800fe6c:	f243 2318 	movw	r3, #12824	@ 0x3218
 800fe70:	4413      	add	r3, r2
 800fe72:	4a90      	ldr	r2, [pc, #576]	@ (80100b4 <network_configure_weights+0x7fc>)
 800fe74:	6093      	str	r3, [r2, #8]
    conv2d_21_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 12824);
 800fe76:	4b8e      	ldr	r3, [pc, #568]	@ (80100b0 <network_configure_weights+0x7f8>)
 800fe78:	681a      	ldr	r2, [r3, #0]
 800fe7a:	f243 2318 	movw	r3, #12824	@ 0x3218
 800fe7e:	4413      	add	r3, r2
 800fe80:	4a8c      	ldr	r2, [pc, #560]	@ (80100b4 <network_configure_weights+0x7fc>)
 800fe82:	60d3      	str	r3, [r2, #12]
    conv2d_21_bias_array.format |= AI_FMT_FLAG_CONST;
 800fe84:	4b8c      	ldr	r3, [pc, #560]	@ (80100b8 <network_configure_weights+0x800>)
 800fe86:	681b      	ldr	r3, [r3, #0]
 800fe88:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fe8c:	4a8a      	ldr	r2, [pc, #552]	@ (80100b8 <network_configure_weights+0x800>)
 800fe8e:	6013      	str	r3, [r2, #0]
    conv2d_21_bias_array.data = AI_PTR(g_network_weights_map[0] + 13688);
 800fe90:	4b87      	ldr	r3, [pc, #540]	@ (80100b0 <network_configure_weights+0x7f8>)
 800fe92:	681a      	ldr	r2, [r3, #0]
 800fe94:	f243 5378 	movw	r3, #13688	@ 0x3578
 800fe98:	4413      	add	r3, r2
 800fe9a:	4a87      	ldr	r2, [pc, #540]	@ (80100b8 <network_configure_weights+0x800>)
 800fe9c:	6093      	str	r3, [r2, #8]
    conv2d_21_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 13688);
 800fe9e:	4b84      	ldr	r3, [pc, #528]	@ (80100b0 <network_configure_weights+0x7f8>)
 800fea0:	681a      	ldr	r2, [r3, #0]
 800fea2:	f243 5378 	movw	r3, #13688	@ 0x3578
 800fea6:	4413      	add	r3, r2
 800fea8:	4a83      	ldr	r2, [pc, #524]	@ (80100b8 <network_configure_weights+0x800>)
 800feaa:	60d3      	str	r3, [r2, #12]
    conv2d_22_weights_array.format |= AI_FMT_FLAG_CONST;
 800feac:	4b83      	ldr	r3, [pc, #524]	@ (80100bc <network_configure_weights+0x804>)
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800feb4:	4a81      	ldr	r2, [pc, #516]	@ (80100bc <network_configure_weights+0x804>)
 800feb6:	6013      	str	r3, [r2, #0]
    conv2d_22_weights_array.data = AI_PTR(g_network_weights_map[0] + 14072);
 800feb8:	4b7d      	ldr	r3, [pc, #500]	@ (80100b0 <network_configure_weights+0x7f8>)
 800feba:	681a      	ldr	r2, [r3, #0]
 800febc:	f243 63f8 	movw	r3, #14072	@ 0x36f8
 800fec0:	4413      	add	r3, r2
 800fec2:	4a7e      	ldr	r2, [pc, #504]	@ (80100bc <network_configure_weights+0x804>)
 800fec4:	6093      	str	r3, [r2, #8]
    conv2d_22_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 14072);
 800fec6:	4b7a      	ldr	r3, [pc, #488]	@ (80100b0 <network_configure_weights+0x7f8>)
 800fec8:	681a      	ldr	r2, [r3, #0]
 800feca:	f243 63f8 	movw	r3, #14072	@ 0x36f8
 800fece:	4413      	add	r3, r2
 800fed0:	4a7a      	ldr	r2, [pc, #488]	@ (80100bc <network_configure_weights+0x804>)
 800fed2:	60d3      	str	r3, [r2, #12]
    conv2d_22_bias_array.format |= AI_FMT_FLAG_CONST;
 800fed4:	4b7a      	ldr	r3, [pc, #488]	@ (80100c0 <network_configure_weights+0x808>)
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fedc:	4a78      	ldr	r2, [pc, #480]	@ (80100c0 <network_configure_weights+0x808>)
 800fede:	6013      	str	r3, [r2, #0]
    conv2d_22_bias_array.data = AI_PTR(g_network_weights_map[0] + 15608);
 800fee0:	4b73      	ldr	r3, [pc, #460]	@ (80100b0 <network_configure_weights+0x7f8>)
 800fee2:	681a      	ldr	r2, [r3, #0]
 800fee4:	f643 43f8 	movw	r3, #15608	@ 0x3cf8
 800fee8:	4413      	add	r3, r2
 800feea:	4a75      	ldr	r2, [pc, #468]	@ (80100c0 <network_configure_weights+0x808>)
 800feec:	6093      	str	r3, [r2, #8]
    conv2d_22_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 15608);
 800feee:	4b70      	ldr	r3, [pc, #448]	@ (80100b0 <network_configure_weights+0x7f8>)
 800fef0:	681a      	ldr	r2, [r3, #0]
 800fef2:	f643 43f8 	movw	r3, #15608	@ 0x3cf8
 800fef6:	4413      	add	r3, r2
 800fef8:	4a71      	ldr	r2, [pc, #452]	@ (80100c0 <network_configure_weights+0x808>)
 800fefa:	60d3      	str	r3, [r2, #12]
    conv2d_24_weights_array.format |= AI_FMT_FLAG_CONST;
 800fefc:	4b71      	ldr	r3, [pc, #452]	@ (80100c4 <network_configure_weights+0x80c>)
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ff04:	4a6f      	ldr	r2, [pc, #444]	@ (80100c4 <network_configure_weights+0x80c>)
 800ff06:	6013      	str	r3, [r2, #0]
    conv2d_24_weights_array.data = AI_PTR(g_network_weights_map[0] + 15672);
 800ff08:	4b69      	ldr	r3, [pc, #420]	@ (80100b0 <network_configure_weights+0x7f8>)
 800ff0a:	681a      	ldr	r2, [r3, #0]
 800ff0c:	f643 5338 	movw	r3, #15672	@ 0x3d38
 800ff10:	4413      	add	r3, r2
 800ff12:	4a6c      	ldr	r2, [pc, #432]	@ (80100c4 <network_configure_weights+0x80c>)
 800ff14:	6093      	str	r3, [r2, #8]
    conv2d_24_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 15672);
 800ff16:	4b66      	ldr	r3, [pc, #408]	@ (80100b0 <network_configure_weights+0x7f8>)
 800ff18:	681a      	ldr	r2, [r3, #0]
 800ff1a:	f643 5338 	movw	r3, #15672	@ 0x3d38
 800ff1e:	4413      	add	r3, r2
 800ff20:	4a68      	ldr	r2, [pc, #416]	@ (80100c4 <network_configure_weights+0x80c>)
 800ff22:	60d3      	str	r3, [r2, #12]
    conv2d_24_bias_array.format |= AI_FMT_FLAG_CONST;
 800ff24:	4b68      	ldr	r3, [pc, #416]	@ (80100c8 <network_configure_weights+0x810>)
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ff2c:	4a66      	ldr	r2, [pc, #408]	@ (80100c8 <network_configure_weights+0x810>)
 800ff2e:	6013      	str	r3, [r2, #0]
    conv2d_24_bias_array.data = AI_PTR(g_network_weights_map[0] + 17208);
 800ff30:	4b5f      	ldr	r3, [pc, #380]	@ (80100b0 <network_configure_weights+0x7f8>)
 800ff32:	681a      	ldr	r2, [r3, #0]
 800ff34:	f244 3338 	movw	r3, #17208	@ 0x4338
 800ff38:	4413      	add	r3, r2
 800ff3a:	4a63      	ldr	r2, [pc, #396]	@ (80100c8 <network_configure_weights+0x810>)
 800ff3c:	6093      	str	r3, [r2, #8]
    conv2d_24_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 17208);
 800ff3e:	4b5c      	ldr	r3, [pc, #368]	@ (80100b0 <network_configure_weights+0x7f8>)
 800ff40:	681a      	ldr	r2, [r3, #0]
 800ff42:	f244 3338 	movw	r3, #17208	@ 0x4338
 800ff46:	4413      	add	r3, r2
 800ff48:	4a5f      	ldr	r2, [pc, #380]	@ (80100c8 <network_configure_weights+0x810>)
 800ff4a:	60d3      	str	r3, [r2, #12]
    conv2d_25_weights_array.format |= AI_FMT_FLAG_CONST;
 800ff4c:	4b5f      	ldr	r3, [pc, #380]	@ (80100cc <network_configure_weights+0x814>)
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ff54:	4a5d      	ldr	r2, [pc, #372]	@ (80100cc <network_configure_weights+0x814>)
 800ff56:	6013      	str	r3, [r2, #0]
    conv2d_25_weights_array.data = AI_PTR(g_network_weights_map[0] + 17592);
 800ff58:	4b55      	ldr	r3, [pc, #340]	@ (80100b0 <network_configure_weights+0x7f8>)
 800ff5a:	681a      	ldr	r2, [r3, #0]
 800ff5c:	f244 43b8 	movw	r3, #17592	@ 0x44b8
 800ff60:	4413      	add	r3, r2
 800ff62:	4a5a      	ldr	r2, [pc, #360]	@ (80100cc <network_configure_weights+0x814>)
 800ff64:	6093      	str	r3, [r2, #8]
    conv2d_25_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 17592);
 800ff66:	4b52      	ldr	r3, [pc, #328]	@ (80100b0 <network_configure_weights+0x7f8>)
 800ff68:	681a      	ldr	r2, [r3, #0]
 800ff6a:	f244 43b8 	movw	r3, #17592	@ 0x44b8
 800ff6e:	4413      	add	r3, r2
 800ff70:	4a56      	ldr	r2, [pc, #344]	@ (80100cc <network_configure_weights+0x814>)
 800ff72:	60d3      	str	r3, [r2, #12]
    conv2d_25_bias_array.format |= AI_FMT_FLAG_CONST;
 800ff74:	4b56      	ldr	r3, [pc, #344]	@ (80100d0 <network_configure_weights+0x818>)
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ff7c:	4a54      	ldr	r2, [pc, #336]	@ (80100d0 <network_configure_weights+0x818>)
 800ff7e:	6013      	str	r3, [r2, #0]
    conv2d_25_bias_array.data = AI_PTR(g_network_weights_map[0] + 18456);
 800ff80:	4b4b      	ldr	r3, [pc, #300]	@ (80100b0 <network_configure_weights+0x7f8>)
 800ff82:	681a      	ldr	r2, [r3, #0]
 800ff84:	f644 0318 	movw	r3, #18456	@ 0x4818
 800ff88:	4413      	add	r3, r2
 800ff8a:	4a51      	ldr	r2, [pc, #324]	@ (80100d0 <network_configure_weights+0x818>)
 800ff8c:	6093      	str	r3, [r2, #8]
    conv2d_25_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 18456);
 800ff8e:	4b48      	ldr	r3, [pc, #288]	@ (80100b0 <network_configure_weights+0x7f8>)
 800ff90:	681a      	ldr	r2, [r3, #0]
 800ff92:	f644 0318 	movw	r3, #18456	@ 0x4818
 800ff96:	4413      	add	r3, r2
 800ff98:	4a4d      	ldr	r2, [pc, #308]	@ (80100d0 <network_configure_weights+0x818>)
 800ff9a:	60d3      	str	r3, [r2, #12]
    conv2d_26_weights_array.format |= AI_FMT_FLAG_CONST;
 800ff9c:	4b4d      	ldr	r3, [pc, #308]	@ (80100d4 <network_configure_weights+0x81c>)
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ffa4:	4a4b      	ldr	r2, [pc, #300]	@ (80100d4 <network_configure_weights+0x81c>)
 800ffa6:	6013      	str	r3, [r2, #0]
    conv2d_26_weights_array.data = AI_PTR(g_network_weights_map[0] + 18840);
 800ffa8:	4b41      	ldr	r3, [pc, #260]	@ (80100b0 <network_configure_weights+0x7f8>)
 800ffaa:	681a      	ldr	r2, [r3, #0]
 800ffac:	f644 1398 	movw	r3, #18840	@ 0x4998
 800ffb0:	4413      	add	r3, r2
 800ffb2:	4a48      	ldr	r2, [pc, #288]	@ (80100d4 <network_configure_weights+0x81c>)
 800ffb4:	6093      	str	r3, [r2, #8]
    conv2d_26_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 18840);
 800ffb6:	4b3e      	ldr	r3, [pc, #248]	@ (80100b0 <network_configure_weights+0x7f8>)
 800ffb8:	681a      	ldr	r2, [r3, #0]
 800ffba:	f644 1398 	movw	r3, #18840	@ 0x4998
 800ffbe:	4413      	add	r3, r2
 800ffc0:	4a44      	ldr	r2, [pc, #272]	@ (80100d4 <network_configure_weights+0x81c>)
 800ffc2:	60d3      	str	r3, [r2, #12]
    conv2d_26_bias_array.format |= AI_FMT_FLAG_CONST;
 800ffc4:	4b44      	ldr	r3, [pc, #272]	@ (80100d8 <network_configure_weights+0x820>)
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ffcc:	4a42      	ldr	r2, [pc, #264]	@ (80100d8 <network_configure_weights+0x820>)
 800ffce:	6013      	str	r3, [r2, #0]
    conv2d_26_bias_array.data = AI_PTR(g_network_weights_map[0] + 21144);
 800ffd0:	4b37      	ldr	r3, [pc, #220]	@ (80100b0 <network_configure_weights+0x7f8>)
 800ffd2:	681a      	ldr	r2, [r3, #0]
 800ffd4:	f245 2398 	movw	r3, #21144	@ 0x5298
 800ffd8:	4413      	add	r3, r2
 800ffda:	4a3f      	ldr	r2, [pc, #252]	@ (80100d8 <network_configure_weights+0x820>)
 800ffdc:	6093      	str	r3, [r2, #8]
    conv2d_26_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 21144);
 800ffde:	4b34      	ldr	r3, [pc, #208]	@ (80100b0 <network_configure_weights+0x7f8>)
 800ffe0:	681a      	ldr	r2, [r3, #0]
 800ffe2:	f245 2398 	movw	r3, #21144	@ 0x5298
 800ffe6:	4413      	add	r3, r2
 800ffe8:	4a3b      	ldr	r2, [pc, #236]	@ (80100d8 <network_configure_weights+0x820>)
 800ffea:	60d3      	str	r3, [r2, #12]
    conv2d_27_weights_array.format |= AI_FMT_FLAG_CONST;
 800ffec:	4b3b      	ldr	r3, [pc, #236]	@ (80100dc <network_configure_weights+0x824>)
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800fff4:	4a39      	ldr	r2, [pc, #228]	@ (80100dc <network_configure_weights+0x824>)
 800fff6:	6013      	str	r3, [r2, #0]
    conv2d_27_weights_array.data = AI_PTR(g_network_weights_map[0] + 21240);
 800fff8:	4b2d      	ldr	r3, [pc, #180]	@ (80100b0 <network_configure_weights+0x7f8>)
 800fffa:	681a      	ldr	r2, [r3, #0]
 800fffc:	f245 23f8 	movw	r3, #21240	@ 0x52f8
 8010000:	4413      	add	r3, r2
 8010002:	4a36      	ldr	r2, [pc, #216]	@ (80100dc <network_configure_weights+0x824>)
 8010004:	6093      	str	r3, [r2, #8]
    conv2d_27_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 21240);
 8010006:	4b2a      	ldr	r3, [pc, #168]	@ (80100b0 <network_configure_weights+0x7f8>)
 8010008:	681a      	ldr	r2, [r3, #0]
 801000a:	f245 23f8 	movw	r3, #21240	@ 0x52f8
 801000e:	4413      	add	r3, r2
 8010010:	4a32      	ldr	r2, [pc, #200]	@ (80100dc <network_configure_weights+0x824>)
 8010012:	60d3      	str	r3, [r2, #12]
    conv2d_27_bias_array.format |= AI_FMT_FLAG_CONST;
 8010014:	4b32      	ldr	r3, [pc, #200]	@ (80100e0 <network_configure_weights+0x828>)
 8010016:	681b      	ldr	r3, [r3, #0]
 8010018:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801001c:	4a30      	ldr	r2, [pc, #192]	@ (80100e0 <network_configure_weights+0x828>)
 801001e:	6013      	str	r3, [r2, #0]
    conv2d_27_bias_array.data = AI_PTR(g_network_weights_map[0] + 24696);
 8010020:	4b23      	ldr	r3, [pc, #140]	@ (80100b0 <network_configure_weights+0x7f8>)
 8010022:	681a      	ldr	r2, [r3, #0]
 8010024:	f246 0378 	movw	r3, #24696	@ 0x6078
 8010028:	4413      	add	r3, r2
 801002a:	4a2d      	ldr	r2, [pc, #180]	@ (80100e0 <network_configure_weights+0x828>)
 801002c:	6093      	str	r3, [r2, #8]
    conv2d_27_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 24696);
 801002e:	4b20      	ldr	r3, [pc, #128]	@ (80100b0 <network_configure_weights+0x7f8>)
 8010030:	681a      	ldr	r2, [r3, #0]
 8010032:	f246 0378 	movw	r3, #24696	@ 0x6078
 8010036:	4413      	add	r3, r2
 8010038:	4a29      	ldr	r2, [pc, #164]	@ (80100e0 <network_configure_weights+0x828>)
 801003a:	60d3      	str	r3, [r2, #12]
    conv2d_28_weights_array.format |= AI_FMT_FLAG_CONST;
 801003c:	4b29      	ldr	r3, [pc, #164]	@ (80100e4 <network_configure_weights+0x82c>)
 801003e:	681b      	ldr	r3, [r3, #0]
 8010040:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010044:	4a27      	ldr	r2, [pc, #156]	@ (80100e4 <network_configure_weights+0x82c>)
 8010046:	6013      	str	r3, [r2, #0]
    conv2d_28_weights_array.data = AI_PTR(g_network_weights_map[0] + 25272);
 8010048:	4b19      	ldr	r3, [pc, #100]	@ (80100b0 <network_configure_weights+0x7f8>)
 801004a:	681a      	ldr	r2, [r3, #0]
 801004c:	f246 23b8 	movw	r3, #25272	@ 0x62b8
 8010050:	4413      	add	r3, r2
 8010052:	4a24      	ldr	r2, [pc, #144]	@ (80100e4 <network_configure_weights+0x82c>)
 8010054:	6093      	str	r3, [r2, #8]
    conv2d_28_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 25272);
 8010056:	4b16      	ldr	r3, [pc, #88]	@ (80100b0 <network_configure_weights+0x7f8>)
 8010058:	681a      	ldr	r2, [r3, #0]
 801005a:	f246 23b8 	movw	r3, #25272	@ 0x62b8
 801005e:	4413      	add	r3, r2
 8010060:	4a20      	ldr	r2, [pc, #128]	@ (80100e4 <network_configure_weights+0x82c>)
 8010062:	60d3      	str	r3, [r2, #12]
    conv2d_28_bias_array.format |= AI_FMT_FLAG_CONST;
 8010064:	4b20      	ldr	r3, [pc, #128]	@ (80100e8 <network_configure_weights+0x830>)
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801006c:	4a1e      	ldr	r2, [pc, #120]	@ (80100e8 <network_configure_weights+0x830>)
 801006e:	6013      	str	r3, [r2, #0]
    conv2d_28_bias_array.data = AI_PTR(g_network_weights_map[0] + 26568);
 8010070:	4b0f      	ldr	r3, [pc, #60]	@ (80100b0 <network_configure_weights+0x7f8>)
 8010072:	681a      	ldr	r2, [r3, #0]
 8010074:	f246 73c8 	movw	r3, #26568	@ 0x67c8
 8010078:	4413      	add	r3, r2
 801007a:	4a1b      	ldr	r2, [pc, #108]	@ (80100e8 <network_configure_weights+0x830>)
 801007c:	6093      	str	r3, [r2, #8]
    conv2d_28_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 26568);
 801007e:	4b0c      	ldr	r3, [pc, #48]	@ (80100b0 <network_configure_weights+0x7f8>)
 8010080:	681a      	ldr	r2, [r3, #0]
 8010082:	f246 73c8 	movw	r3, #26568	@ 0x67c8
 8010086:	4413      	add	r3, r2
 8010088:	4a17      	ldr	r2, [pc, #92]	@ (80100e8 <network_configure_weights+0x830>)
 801008a:	60d3      	str	r3, [r2, #12]
    conv2d_29_weights_array.format |= AI_FMT_FLAG_CONST;
 801008c:	4b17      	ldr	r3, [pc, #92]	@ (80100ec <network_configure_weights+0x834>)
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010094:	4a15      	ldr	r2, [pc, #84]	@ (80100ec <network_configure_weights+0x834>)
 8010096:	6013      	str	r3, [r2, #0]
    conv2d_29_weights_array.data = AI_PTR(g_network_weights_map[0] + 27144);
 8010098:	4b05      	ldr	r3, [pc, #20]	@ (80100b0 <network_configure_weights+0x7f8>)
 801009a:	681a      	ldr	r2, [r3, #0]
 801009c:	f646 2308 	movw	r3, #27144	@ 0x6a08
 80100a0:	4413      	add	r3, r2
 80100a2:	4a12      	ldr	r2, [pc, #72]	@ (80100ec <network_configure_weights+0x834>)
 80100a4:	6093      	str	r3, [r2, #8]
 80100a6:	e023      	b.n	80100f0 <network_configure_weights+0x838>
 80100a8:	24000838 	.word	0x24000838
 80100ac:	24000848 	.word	0x24000848
 80100b0:	24041260 	.word	0x24041260
 80100b4:	24000858 	.word	0x24000858
 80100b8:	24000868 	.word	0x24000868
 80100bc:	24000878 	.word	0x24000878
 80100c0:	24000888 	.word	0x24000888
 80100c4:	24000898 	.word	0x24000898
 80100c8:	240008a8 	.word	0x240008a8
 80100cc:	240008b8 	.word	0x240008b8
 80100d0:	240008c8 	.word	0x240008c8
 80100d4:	240008d8 	.word	0x240008d8
 80100d8:	240008e8 	.word	0x240008e8
 80100dc:	240008f8 	.word	0x240008f8
 80100e0:	24000908 	.word	0x24000908
 80100e4:	24000918 	.word	0x24000918
 80100e8:	24000928 	.word	0x24000928
 80100ec:	24000938 	.word	0x24000938
    conv2d_29_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 27144);
 80100f0:	4b9f      	ldr	r3, [pc, #636]	@ (8010370 <network_configure_weights+0xab8>)
 80100f2:	681a      	ldr	r2, [r3, #0]
 80100f4:	f646 2308 	movw	r3, #27144	@ 0x6a08
 80100f8:	4413      	add	r3, r2
 80100fa:	4a9e      	ldr	r2, [pc, #632]	@ (8010374 <network_configure_weights+0xabc>)
 80100fc:	60d3      	str	r3, [r2, #12]
    conv2d_29_bias_array.format |= AI_FMT_FLAG_CONST;
 80100fe:	4b9e      	ldr	r3, [pc, #632]	@ (8010378 <network_configure_weights+0xac0>)
 8010100:	681b      	ldr	r3, [r3, #0]
 8010102:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010106:	4a9c      	ldr	r2, [pc, #624]	@ (8010378 <network_configure_weights+0xac0>)
 8010108:	6013      	str	r3, [r2, #0]
    conv2d_29_bias_array.data = AI_PTR(g_network_weights_map[0] + 30600);
 801010a:	4b99      	ldr	r3, [pc, #612]	@ (8010370 <network_configure_weights+0xab8>)
 801010c:	681a      	ldr	r2, [r3, #0]
 801010e:	f247 7388 	movw	r3, #30600	@ 0x7788
 8010112:	4413      	add	r3, r2
 8010114:	4a98      	ldr	r2, [pc, #608]	@ (8010378 <network_configure_weights+0xac0>)
 8010116:	6093      	str	r3, [r2, #8]
    conv2d_29_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 30600);
 8010118:	4b95      	ldr	r3, [pc, #596]	@ (8010370 <network_configure_weights+0xab8>)
 801011a:	681a      	ldr	r2, [r3, #0]
 801011c:	f247 7388 	movw	r3, #30600	@ 0x7788
 8010120:	4413      	add	r3, r2
 8010122:	4a95      	ldr	r2, [pc, #596]	@ (8010378 <network_configure_weights+0xac0>)
 8010124:	60d3      	str	r3, [r2, #12]
    conv2d_31_weights_array.format |= AI_FMT_FLAG_CONST;
 8010126:	4b95      	ldr	r3, [pc, #596]	@ (801037c <network_configure_weights+0xac4>)
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801012e:	4a93      	ldr	r2, [pc, #588]	@ (801037c <network_configure_weights+0xac4>)
 8010130:	6013      	str	r3, [r2, #0]
    conv2d_31_weights_array.data = AI_PTR(g_network_weights_map[0] + 30696);
 8010132:	4b8f      	ldr	r3, [pc, #572]	@ (8010370 <network_configure_weights+0xab8>)
 8010134:	681a      	ldr	r2, [r3, #0]
 8010136:	f247 73e8 	movw	r3, #30696	@ 0x77e8
 801013a:	4413      	add	r3, r2
 801013c:	4a8f      	ldr	r2, [pc, #572]	@ (801037c <network_configure_weights+0xac4>)
 801013e:	6093      	str	r3, [r2, #8]
    conv2d_31_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 30696);
 8010140:	4b8b      	ldr	r3, [pc, #556]	@ (8010370 <network_configure_weights+0xab8>)
 8010142:	681a      	ldr	r2, [r3, #0]
 8010144:	f247 73e8 	movw	r3, #30696	@ 0x77e8
 8010148:	4413      	add	r3, r2
 801014a:	4a8c      	ldr	r2, [pc, #560]	@ (801037c <network_configure_weights+0xac4>)
 801014c:	60d3      	str	r3, [r2, #12]
    conv2d_31_bias_array.format |= AI_FMT_FLAG_CONST;
 801014e:	4b8c      	ldr	r3, [pc, #560]	@ (8010380 <network_configure_weights+0xac8>)
 8010150:	681b      	ldr	r3, [r3, #0]
 8010152:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010156:	4a8a      	ldr	r2, [pc, #552]	@ (8010380 <network_configure_weights+0xac8>)
 8010158:	6013      	str	r3, [r2, #0]
    conv2d_31_bias_array.data = AI_PTR(g_network_weights_map[0] + 34152);
 801015a:	4b85      	ldr	r3, [pc, #532]	@ (8010370 <network_configure_weights+0xab8>)
 801015c:	681a      	ldr	r2, [r3, #0]
 801015e:	f248 5368 	movw	r3, #34152	@ 0x8568
 8010162:	4413      	add	r3, r2
 8010164:	4a86      	ldr	r2, [pc, #536]	@ (8010380 <network_configure_weights+0xac8>)
 8010166:	6093      	str	r3, [r2, #8]
    conv2d_31_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 34152);
 8010168:	4b81      	ldr	r3, [pc, #516]	@ (8010370 <network_configure_weights+0xab8>)
 801016a:	681a      	ldr	r2, [r3, #0]
 801016c:	f248 5368 	movw	r3, #34152	@ 0x8568
 8010170:	4413      	add	r3, r2
 8010172:	4a83      	ldr	r2, [pc, #524]	@ (8010380 <network_configure_weights+0xac8>)
 8010174:	60d3      	str	r3, [r2, #12]
    conv2d_32_weights_array.format |= AI_FMT_FLAG_CONST;
 8010176:	4b83      	ldr	r3, [pc, #524]	@ (8010384 <network_configure_weights+0xacc>)
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801017e:	4a81      	ldr	r2, [pc, #516]	@ (8010384 <network_configure_weights+0xacc>)
 8010180:	6013      	str	r3, [r2, #0]
    conv2d_32_weights_array.data = AI_PTR(g_network_weights_map[0] + 34728);
 8010182:	4b7b      	ldr	r3, [pc, #492]	@ (8010370 <network_configure_weights+0xab8>)
 8010184:	681a      	ldr	r2, [r3, #0]
 8010186:	f248 73a8 	movw	r3, #34728	@ 0x87a8
 801018a:	4413      	add	r3, r2
 801018c:	4a7d      	ldr	r2, [pc, #500]	@ (8010384 <network_configure_weights+0xacc>)
 801018e:	6093      	str	r3, [r2, #8]
    conv2d_32_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 34728);
 8010190:	4b77      	ldr	r3, [pc, #476]	@ (8010370 <network_configure_weights+0xab8>)
 8010192:	681a      	ldr	r2, [r3, #0]
 8010194:	f248 73a8 	movw	r3, #34728	@ 0x87a8
 8010198:	4413      	add	r3, r2
 801019a:	4a7a      	ldr	r2, [pc, #488]	@ (8010384 <network_configure_weights+0xacc>)
 801019c:	60d3      	str	r3, [r2, #12]
    conv2d_32_bias_array.format |= AI_FMT_FLAG_CONST;
 801019e:	4b7a      	ldr	r3, [pc, #488]	@ (8010388 <network_configure_weights+0xad0>)
 80101a0:	681b      	ldr	r3, [r3, #0]
 80101a2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80101a6:	4a78      	ldr	r2, [pc, #480]	@ (8010388 <network_configure_weights+0xad0>)
 80101a8:	6013      	str	r3, [r2, #0]
    conv2d_32_bias_array.data = AI_PTR(g_network_weights_map[0] + 36024);
 80101aa:	4b71      	ldr	r3, [pc, #452]	@ (8010370 <network_configure_weights+0xab8>)
 80101ac:	681a      	ldr	r2, [r3, #0]
 80101ae:	f648 43b8 	movw	r3, #36024	@ 0x8cb8
 80101b2:	4413      	add	r3, r2
 80101b4:	4a74      	ldr	r2, [pc, #464]	@ (8010388 <network_configure_weights+0xad0>)
 80101b6:	6093      	str	r3, [r2, #8]
    conv2d_32_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 36024);
 80101b8:	4b6d      	ldr	r3, [pc, #436]	@ (8010370 <network_configure_weights+0xab8>)
 80101ba:	681a      	ldr	r2, [r3, #0]
 80101bc:	f648 43b8 	movw	r3, #36024	@ 0x8cb8
 80101c0:	4413      	add	r3, r2
 80101c2:	4a71      	ldr	r2, [pc, #452]	@ (8010388 <network_configure_weights+0xad0>)
 80101c4:	60d3      	str	r3, [r2, #12]
    conv2d_33_weights_array.format |= AI_FMT_FLAG_CONST;
 80101c6:	4b71      	ldr	r3, [pc, #452]	@ (801038c <network_configure_weights+0xad4>)
 80101c8:	681b      	ldr	r3, [r3, #0]
 80101ca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80101ce:	4a6f      	ldr	r2, [pc, #444]	@ (801038c <network_configure_weights+0xad4>)
 80101d0:	6013      	str	r3, [r2, #0]
    conv2d_33_weights_array.data = AI_PTR(g_network_weights_map[0] + 36600);
 80101d2:	4b67      	ldr	r3, [pc, #412]	@ (8010370 <network_configure_weights+0xab8>)
 80101d4:	681a      	ldr	r2, [r3, #0]
 80101d6:	f648 63f8 	movw	r3, #36600	@ 0x8ef8
 80101da:	4413      	add	r3, r2
 80101dc:	4a6b      	ldr	r2, [pc, #428]	@ (801038c <network_configure_weights+0xad4>)
 80101de:	6093      	str	r3, [r2, #8]
    conv2d_33_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 36600);
 80101e0:	4b63      	ldr	r3, [pc, #396]	@ (8010370 <network_configure_weights+0xab8>)
 80101e2:	681a      	ldr	r2, [r3, #0]
 80101e4:	f648 63f8 	movw	r3, #36600	@ 0x8ef8
 80101e8:	4413      	add	r3, r2
 80101ea:	4a68      	ldr	r2, [pc, #416]	@ (801038c <network_configure_weights+0xad4>)
 80101ec:	60d3      	str	r3, [r2, #12]
    conv2d_33_bias_array.format |= AI_FMT_FLAG_CONST;
 80101ee:	4b68      	ldr	r3, [pc, #416]	@ (8010390 <network_configure_weights+0xad8>)
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80101f6:	4a66      	ldr	r2, [pc, #408]	@ (8010390 <network_configure_weights+0xad8>)
 80101f8:	6013      	str	r3, [r2, #0]
    conv2d_33_bias_array.data = AI_PTR(g_network_weights_map[0] + 40056);
 80101fa:	4b5d      	ldr	r3, [pc, #372]	@ (8010370 <network_configure_weights+0xab8>)
 80101fc:	681a      	ldr	r2, [r3, #0]
 80101fe:	f649 4378 	movw	r3, #40056	@ 0x9c78
 8010202:	4413      	add	r3, r2
 8010204:	4a62      	ldr	r2, [pc, #392]	@ (8010390 <network_configure_weights+0xad8>)
 8010206:	6093      	str	r3, [r2, #8]
    conv2d_33_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 40056);
 8010208:	4b59      	ldr	r3, [pc, #356]	@ (8010370 <network_configure_weights+0xab8>)
 801020a:	681a      	ldr	r2, [r3, #0]
 801020c:	f649 4378 	movw	r3, #40056	@ 0x9c78
 8010210:	4413      	add	r3, r2
 8010212:	4a5f      	ldr	r2, [pc, #380]	@ (8010390 <network_configure_weights+0xad8>)
 8010214:	60d3      	str	r3, [r2, #12]
    conv2d_35_weights_array.format |= AI_FMT_FLAG_CONST;
 8010216:	4b5f      	ldr	r3, [pc, #380]	@ (8010394 <network_configure_weights+0xadc>)
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801021e:	4a5d      	ldr	r2, [pc, #372]	@ (8010394 <network_configure_weights+0xadc>)
 8010220:	6013      	str	r3, [r2, #0]
    conv2d_35_weights_array.data = AI_PTR(g_network_weights_map[0] + 40152);
 8010222:	4b53      	ldr	r3, [pc, #332]	@ (8010370 <network_configure_weights+0xab8>)
 8010224:	681a      	ldr	r2, [r3, #0]
 8010226:	f649 43d8 	movw	r3, #40152	@ 0x9cd8
 801022a:	4413      	add	r3, r2
 801022c:	4a59      	ldr	r2, [pc, #356]	@ (8010394 <network_configure_weights+0xadc>)
 801022e:	6093      	str	r3, [r2, #8]
    conv2d_35_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 40152);
 8010230:	4b4f      	ldr	r3, [pc, #316]	@ (8010370 <network_configure_weights+0xab8>)
 8010232:	681a      	ldr	r2, [r3, #0]
 8010234:	f649 43d8 	movw	r3, #40152	@ 0x9cd8
 8010238:	4413      	add	r3, r2
 801023a:	4a56      	ldr	r2, [pc, #344]	@ (8010394 <network_configure_weights+0xadc>)
 801023c:	60d3      	str	r3, [r2, #12]
    conv2d_35_bias_array.format |= AI_FMT_FLAG_CONST;
 801023e:	4b56      	ldr	r3, [pc, #344]	@ (8010398 <network_configure_weights+0xae0>)
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010246:	4a54      	ldr	r2, [pc, #336]	@ (8010398 <network_configure_weights+0xae0>)
 8010248:	6013      	str	r3, [r2, #0]
    conv2d_35_bias_array.data = AI_PTR(g_network_weights_map[0] + 43608);
 801024a:	4b49      	ldr	r3, [pc, #292]	@ (8010370 <network_configure_weights+0xab8>)
 801024c:	681a      	ldr	r2, [r3, #0]
 801024e:	f64a 2358 	movw	r3, #43608	@ 0xaa58
 8010252:	4413      	add	r3, r2
 8010254:	4a50      	ldr	r2, [pc, #320]	@ (8010398 <network_configure_weights+0xae0>)
 8010256:	6093      	str	r3, [r2, #8]
    conv2d_35_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 43608);
 8010258:	4b45      	ldr	r3, [pc, #276]	@ (8010370 <network_configure_weights+0xab8>)
 801025a:	681a      	ldr	r2, [r3, #0]
 801025c:	f64a 2358 	movw	r3, #43608	@ 0xaa58
 8010260:	4413      	add	r3, r2
 8010262:	4a4d      	ldr	r2, [pc, #308]	@ (8010398 <network_configure_weights+0xae0>)
 8010264:	60d3      	str	r3, [r2, #12]
    conv2d_36_weights_array.format |= AI_FMT_FLAG_CONST;
 8010266:	4b4d      	ldr	r3, [pc, #308]	@ (801039c <network_configure_weights+0xae4>)
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801026e:	4a4b      	ldr	r2, [pc, #300]	@ (801039c <network_configure_weights+0xae4>)
 8010270:	6013      	str	r3, [r2, #0]
    conv2d_36_weights_array.data = AI_PTR(g_network_weights_map[0] + 44184);
 8010272:	4b3f      	ldr	r3, [pc, #252]	@ (8010370 <network_configure_weights+0xab8>)
 8010274:	681a      	ldr	r2, [r3, #0]
 8010276:	f64a 4398 	movw	r3, #44184	@ 0xac98
 801027a:	4413      	add	r3, r2
 801027c:	4a47      	ldr	r2, [pc, #284]	@ (801039c <network_configure_weights+0xae4>)
 801027e:	6093      	str	r3, [r2, #8]
    conv2d_36_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 44184);
 8010280:	4b3b      	ldr	r3, [pc, #236]	@ (8010370 <network_configure_weights+0xab8>)
 8010282:	681a      	ldr	r2, [r3, #0]
 8010284:	f64a 4398 	movw	r3, #44184	@ 0xac98
 8010288:	4413      	add	r3, r2
 801028a:	4a44      	ldr	r2, [pc, #272]	@ (801039c <network_configure_weights+0xae4>)
 801028c:	60d3      	str	r3, [r2, #12]
    conv2d_36_bias_array.format |= AI_FMT_FLAG_CONST;
 801028e:	4b44      	ldr	r3, [pc, #272]	@ (80103a0 <network_configure_weights+0xae8>)
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010296:	4a42      	ldr	r2, [pc, #264]	@ (80103a0 <network_configure_weights+0xae8>)
 8010298:	6013      	str	r3, [r2, #0]
    conv2d_36_bias_array.data = AI_PTR(g_network_weights_map[0] + 45480);
 801029a:	4b35      	ldr	r3, [pc, #212]	@ (8010370 <network_configure_weights+0xab8>)
 801029c:	681a      	ldr	r2, [r3, #0]
 801029e:	f24b 13a8 	movw	r3, #45480	@ 0xb1a8
 80102a2:	4413      	add	r3, r2
 80102a4:	4a3e      	ldr	r2, [pc, #248]	@ (80103a0 <network_configure_weights+0xae8>)
 80102a6:	6093      	str	r3, [r2, #8]
    conv2d_36_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 45480);
 80102a8:	4b31      	ldr	r3, [pc, #196]	@ (8010370 <network_configure_weights+0xab8>)
 80102aa:	681a      	ldr	r2, [r3, #0]
 80102ac:	f24b 13a8 	movw	r3, #45480	@ 0xb1a8
 80102b0:	4413      	add	r3, r2
 80102b2:	4a3b      	ldr	r2, [pc, #236]	@ (80103a0 <network_configure_weights+0xae8>)
 80102b4:	60d3      	str	r3, [r2, #12]
    conv2d_37_weights_array.format |= AI_FMT_FLAG_CONST;
 80102b6:	4b3b      	ldr	r3, [pc, #236]	@ (80103a4 <network_configure_weights+0xaec>)
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80102be:	4a39      	ldr	r2, [pc, #228]	@ (80103a4 <network_configure_weights+0xaec>)
 80102c0:	6013      	str	r3, [r2, #0]
    conv2d_37_weights_array.data = AI_PTR(g_network_weights_map[0] + 46056);
 80102c2:	4b2b      	ldr	r3, [pc, #172]	@ (8010370 <network_configure_weights+0xab8>)
 80102c4:	681a      	ldr	r2, [r3, #0]
 80102c6:	f24b 33e8 	movw	r3, #46056	@ 0xb3e8
 80102ca:	4413      	add	r3, r2
 80102cc:	4a35      	ldr	r2, [pc, #212]	@ (80103a4 <network_configure_weights+0xaec>)
 80102ce:	6093      	str	r3, [r2, #8]
    conv2d_37_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 46056);
 80102d0:	4b27      	ldr	r3, [pc, #156]	@ (8010370 <network_configure_weights+0xab8>)
 80102d2:	681a      	ldr	r2, [r3, #0]
 80102d4:	f24b 33e8 	movw	r3, #46056	@ 0xb3e8
 80102d8:	4413      	add	r3, r2
 80102da:	4a32      	ldr	r2, [pc, #200]	@ (80103a4 <network_configure_weights+0xaec>)
 80102dc:	60d3      	str	r3, [r2, #12]
    conv2d_37_bias_array.format |= AI_FMT_FLAG_CONST;
 80102de:	4b32      	ldr	r3, [pc, #200]	@ (80103a8 <network_configure_weights+0xaf0>)
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80102e6:	4a30      	ldr	r2, [pc, #192]	@ (80103a8 <network_configure_weights+0xaf0>)
 80102e8:	6013      	str	r3, [r2, #0]
    conv2d_37_bias_array.data = AI_PTR(g_network_weights_map[0] + 49512);
 80102ea:	4b21      	ldr	r3, [pc, #132]	@ (8010370 <network_configure_weights+0xab8>)
 80102ec:	681a      	ldr	r2, [r3, #0]
 80102ee:	f24c 1368 	movw	r3, #49512	@ 0xc168
 80102f2:	4413      	add	r3, r2
 80102f4:	4a2c      	ldr	r2, [pc, #176]	@ (80103a8 <network_configure_weights+0xaf0>)
 80102f6:	6093      	str	r3, [r2, #8]
    conv2d_37_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 49512);
 80102f8:	4b1d      	ldr	r3, [pc, #116]	@ (8010370 <network_configure_weights+0xab8>)
 80102fa:	681a      	ldr	r2, [r3, #0]
 80102fc:	f24c 1368 	movw	r3, #49512	@ 0xc168
 8010300:	4413      	add	r3, r2
 8010302:	4a29      	ldr	r2, [pc, #164]	@ (80103a8 <network_configure_weights+0xaf0>)
 8010304:	60d3      	str	r3, [r2, #12]
    conv2d_39_weights_array.format |= AI_FMT_FLAG_CONST;
 8010306:	4b29      	ldr	r3, [pc, #164]	@ (80103ac <network_configure_weights+0xaf4>)
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801030e:	4a27      	ldr	r2, [pc, #156]	@ (80103ac <network_configure_weights+0xaf4>)
 8010310:	6013      	str	r3, [r2, #0]
    conv2d_39_weights_array.data = AI_PTR(g_network_weights_map[0] + 49608);
 8010312:	4b17      	ldr	r3, [pc, #92]	@ (8010370 <network_configure_weights+0xab8>)
 8010314:	681a      	ldr	r2, [r3, #0]
 8010316:	f24c 13c8 	movw	r3, #49608	@ 0xc1c8
 801031a:	4413      	add	r3, r2
 801031c:	4a23      	ldr	r2, [pc, #140]	@ (80103ac <network_configure_weights+0xaf4>)
 801031e:	6093      	str	r3, [r2, #8]
    conv2d_39_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 49608);
 8010320:	4b13      	ldr	r3, [pc, #76]	@ (8010370 <network_configure_weights+0xab8>)
 8010322:	681a      	ldr	r2, [r3, #0]
 8010324:	f24c 13c8 	movw	r3, #49608	@ 0xc1c8
 8010328:	4413      	add	r3, r2
 801032a:	4a20      	ldr	r2, [pc, #128]	@ (80103ac <network_configure_weights+0xaf4>)
 801032c:	60d3      	str	r3, [r2, #12]
    conv2d_39_bias_array.format |= AI_FMT_FLAG_CONST;
 801032e:	4b20      	ldr	r3, [pc, #128]	@ (80103b0 <network_configure_weights+0xaf8>)
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010336:	4a1e      	ldr	r2, [pc, #120]	@ (80103b0 <network_configure_weights+0xaf8>)
 8010338:	6013      	str	r3, [r2, #0]
    conv2d_39_bias_array.data = AI_PTR(g_network_weights_map[0] + 53064);
 801033a:	4b0d      	ldr	r3, [pc, #52]	@ (8010370 <network_configure_weights+0xab8>)
 801033c:	681a      	ldr	r2, [r3, #0]
 801033e:	f64c 7348 	movw	r3, #53064	@ 0xcf48
 8010342:	4413      	add	r3, r2
 8010344:	4a1a      	ldr	r2, [pc, #104]	@ (80103b0 <network_configure_weights+0xaf8>)
 8010346:	6093      	str	r3, [r2, #8]
    conv2d_39_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 53064);
 8010348:	4b09      	ldr	r3, [pc, #36]	@ (8010370 <network_configure_weights+0xab8>)
 801034a:	681a      	ldr	r2, [r3, #0]
 801034c:	f64c 7348 	movw	r3, #53064	@ 0xcf48
 8010350:	4413      	add	r3, r2
 8010352:	4a17      	ldr	r2, [pc, #92]	@ (80103b0 <network_configure_weights+0xaf8>)
 8010354:	60d3      	str	r3, [r2, #12]
    conv2d_40_weights_array.format |= AI_FMT_FLAG_CONST;
 8010356:	4b17      	ldr	r3, [pc, #92]	@ (80103b4 <network_configure_weights+0xafc>)
 8010358:	681b      	ldr	r3, [r3, #0]
 801035a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801035e:	4a15      	ldr	r2, [pc, #84]	@ (80103b4 <network_configure_weights+0xafc>)
 8010360:	6013      	str	r3, [r2, #0]
    conv2d_40_weights_array.data = AI_PTR(g_network_weights_map[0] + 53640);
 8010362:	4b03      	ldr	r3, [pc, #12]	@ (8010370 <network_configure_weights+0xab8>)
 8010364:	681a      	ldr	r2, [r3, #0]
 8010366:	f24d 1388 	movw	r3, #53640	@ 0xd188
 801036a:	4413      	add	r3, r2
 801036c:	e024      	b.n	80103b8 <network_configure_weights+0xb00>
 801036e:	bf00      	nop
 8010370:	24041260 	.word	0x24041260
 8010374:	24000938 	.word	0x24000938
 8010378:	24000948 	.word	0x24000948
 801037c:	24000958 	.word	0x24000958
 8010380:	24000968 	.word	0x24000968
 8010384:	24000978 	.word	0x24000978
 8010388:	24000988 	.word	0x24000988
 801038c:	24000998 	.word	0x24000998
 8010390:	240009a8 	.word	0x240009a8
 8010394:	240009b8 	.word	0x240009b8
 8010398:	240009c8 	.word	0x240009c8
 801039c:	240009d8 	.word	0x240009d8
 80103a0:	240009e8 	.word	0x240009e8
 80103a4:	240009f8 	.word	0x240009f8
 80103a8:	24000a08 	.word	0x24000a08
 80103ac:	24000a18 	.word	0x24000a18
 80103b0:	24000a28 	.word	0x24000a28
 80103b4:	24000a38 	.word	0x24000a38
 80103b8:	4a92      	ldr	r2, [pc, #584]	@ (8010604 <network_configure_weights+0xd4c>)
 80103ba:	6093      	str	r3, [r2, #8]
    conv2d_40_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 53640);
 80103bc:	4b92      	ldr	r3, [pc, #584]	@ (8010608 <network_configure_weights+0xd50>)
 80103be:	681a      	ldr	r2, [r3, #0]
 80103c0:	f24d 1388 	movw	r3, #53640	@ 0xd188
 80103c4:	4413      	add	r3, r2
 80103c6:	4a8f      	ldr	r2, [pc, #572]	@ (8010604 <network_configure_weights+0xd4c>)
 80103c8:	60d3      	str	r3, [r2, #12]
    conv2d_40_bias_array.format |= AI_FMT_FLAG_CONST;
 80103ca:	4b90      	ldr	r3, [pc, #576]	@ (801060c <network_configure_weights+0xd54>)
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80103d2:	4a8e      	ldr	r2, [pc, #568]	@ (801060c <network_configure_weights+0xd54>)
 80103d4:	6013      	str	r3, [r2, #0]
    conv2d_40_bias_array.data = AI_PTR(g_network_weights_map[0] + 54936);
 80103d6:	4b8c      	ldr	r3, [pc, #560]	@ (8010608 <network_configure_weights+0xd50>)
 80103d8:	681a      	ldr	r2, [r3, #0]
 80103da:	f24d 6398 	movw	r3, #54936	@ 0xd698
 80103de:	4413      	add	r3, r2
 80103e0:	4a8a      	ldr	r2, [pc, #552]	@ (801060c <network_configure_weights+0xd54>)
 80103e2:	6093      	str	r3, [r2, #8]
    conv2d_40_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 54936);
 80103e4:	4b88      	ldr	r3, [pc, #544]	@ (8010608 <network_configure_weights+0xd50>)
 80103e6:	681a      	ldr	r2, [r3, #0]
 80103e8:	f24d 6398 	movw	r3, #54936	@ 0xd698
 80103ec:	4413      	add	r3, r2
 80103ee:	4a87      	ldr	r2, [pc, #540]	@ (801060c <network_configure_weights+0xd54>)
 80103f0:	60d3      	str	r3, [r2, #12]
    conv2d_41_weights_array.format |= AI_FMT_FLAG_CONST;
 80103f2:	4b87      	ldr	r3, [pc, #540]	@ (8010610 <network_configure_weights+0xd58>)
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80103fa:	4a85      	ldr	r2, [pc, #532]	@ (8010610 <network_configure_weights+0xd58>)
 80103fc:	6013      	str	r3, [r2, #0]
    conv2d_41_weights_array.data = AI_PTR(g_network_weights_map[0] + 55512);
 80103fe:	4b82      	ldr	r3, [pc, #520]	@ (8010608 <network_configure_weights+0xd50>)
 8010400:	681a      	ldr	r2, [r3, #0]
 8010402:	f64d 03d8 	movw	r3, #55512	@ 0xd8d8
 8010406:	4413      	add	r3, r2
 8010408:	4a81      	ldr	r2, [pc, #516]	@ (8010610 <network_configure_weights+0xd58>)
 801040a:	6093      	str	r3, [r2, #8]
    conv2d_41_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 55512);
 801040c:	4b7e      	ldr	r3, [pc, #504]	@ (8010608 <network_configure_weights+0xd50>)
 801040e:	681a      	ldr	r2, [r3, #0]
 8010410:	f64d 03d8 	movw	r3, #55512	@ 0xd8d8
 8010414:	4413      	add	r3, r2
 8010416:	4a7e      	ldr	r2, [pc, #504]	@ (8010610 <network_configure_weights+0xd58>)
 8010418:	60d3      	str	r3, [r2, #12]
    conv2d_41_bias_array.format |= AI_FMT_FLAG_CONST;
 801041a:	4b7e      	ldr	r3, [pc, #504]	@ (8010614 <network_configure_weights+0xd5c>)
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010422:	4a7c      	ldr	r2, [pc, #496]	@ (8010614 <network_configure_weights+0xd5c>)
 8010424:	6013      	str	r3, [r2, #0]
    conv2d_41_bias_array.data = AI_PTR(g_network_weights_map[0] + 60120);
 8010426:	4b78      	ldr	r3, [pc, #480]	@ (8010608 <network_configure_weights+0xd50>)
 8010428:	681a      	ldr	r2, [r3, #0]
 801042a:	f64e 23d8 	movw	r3, #60120	@ 0xead8
 801042e:	4413      	add	r3, r2
 8010430:	4a78      	ldr	r2, [pc, #480]	@ (8010614 <network_configure_weights+0xd5c>)
 8010432:	6093      	str	r3, [r2, #8]
    conv2d_41_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 60120);
 8010434:	4b74      	ldr	r3, [pc, #464]	@ (8010608 <network_configure_weights+0xd50>)
 8010436:	681a      	ldr	r2, [r3, #0]
 8010438:	f64e 23d8 	movw	r3, #60120	@ 0xead8
 801043c:	4413      	add	r3, r2
 801043e:	4a75      	ldr	r2, [pc, #468]	@ (8010614 <network_configure_weights+0xd5c>)
 8010440:	60d3      	str	r3, [r2, #12]
    conv2d_42_weights_array.format |= AI_FMT_FLAG_CONST;
 8010442:	4b75      	ldr	r3, [pc, #468]	@ (8010618 <network_configure_weights+0xd60>)
 8010444:	681b      	ldr	r3, [r3, #0]
 8010446:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801044a:	4a73      	ldr	r2, [pc, #460]	@ (8010618 <network_configure_weights+0xd60>)
 801044c:	6013      	str	r3, [r2, #0]
    conv2d_42_weights_array.data = AI_PTR(g_network_weights_map[0] + 60248);
 801044e:	4b6e      	ldr	r3, [pc, #440]	@ (8010608 <network_configure_weights+0xd50>)
 8010450:	681a      	ldr	r2, [r3, #0]
 8010452:	f64e 3358 	movw	r3, #60248	@ 0xeb58
 8010456:	4413      	add	r3, r2
 8010458:	4a6f      	ldr	r2, [pc, #444]	@ (8010618 <network_configure_weights+0xd60>)
 801045a:	6093      	str	r3, [r2, #8]
    conv2d_42_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 60248);
 801045c:	4b6a      	ldr	r3, [pc, #424]	@ (8010608 <network_configure_weights+0xd50>)
 801045e:	681a      	ldr	r2, [r3, #0]
 8010460:	f64e 3358 	movw	r3, #60248	@ 0xeb58
 8010464:	4413      	add	r3, r2
 8010466:	4a6c      	ldr	r2, [pc, #432]	@ (8010618 <network_configure_weights+0xd60>)
 8010468:	60d3      	str	r3, [r2, #12]
    conv2d_42_bias_array.format |= AI_FMT_FLAG_CONST;
 801046a:	4b6c      	ldr	r3, [pc, #432]	@ (801061c <network_configure_weights+0xd64>)
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010472:	4a6a      	ldr	r2, [pc, #424]	@ (801061c <network_configure_weights+0xd64>)
 8010474:	6013      	str	r3, [r2, #0]
    conv2d_42_bias_array.data = AI_PTR(g_network_weights_map[0] + 66392);
 8010476:	4b64      	ldr	r3, [pc, #400]	@ (8010608 <network_configure_weights+0xd50>)
 8010478:	681a      	ldr	r2, [r3, #0]
 801047a:	4b69      	ldr	r3, [pc, #420]	@ (8010620 <network_configure_weights+0xd68>)
 801047c:	4413      	add	r3, r2
 801047e:	4a67      	ldr	r2, [pc, #412]	@ (801061c <network_configure_weights+0xd64>)
 8010480:	6093      	str	r3, [r2, #8]
    conv2d_42_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 66392);
 8010482:	4b61      	ldr	r3, [pc, #388]	@ (8010608 <network_configure_weights+0xd50>)
 8010484:	681a      	ldr	r2, [r3, #0]
 8010486:	4b66      	ldr	r3, [pc, #408]	@ (8010620 <network_configure_weights+0xd68>)
 8010488:	4413      	add	r3, r2
 801048a:	4a64      	ldr	r2, [pc, #400]	@ (801061c <network_configure_weights+0xd64>)
 801048c:	60d3      	str	r3, [r2, #12]
    conv2d_43_weights_array.format |= AI_FMT_FLAG_CONST;
 801048e:	4b65      	ldr	r3, [pc, #404]	@ (8010624 <network_configure_weights+0xd6c>)
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010496:	4a63      	ldr	r2, [pc, #396]	@ (8010624 <network_configure_weights+0xd6c>)
 8010498:	6013      	str	r3, [r2, #0]
    conv2d_43_weights_array.data = AI_PTR(g_network_weights_map[0] + 67160);
 801049a:	4b5b      	ldr	r3, [pc, #364]	@ (8010608 <network_configure_weights+0xd50>)
 801049c:	681a      	ldr	r2, [r3, #0]
 801049e:	4b62      	ldr	r3, [pc, #392]	@ (8010628 <network_configure_weights+0xd70>)
 80104a0:	4413      	add	r3, r2
 80104a2:	4a60      	ldr	r2, [pc, #384]	@ (8010624 <network_configure_weights+0xd6c>)
 80104a4:	6093      	str	r3, [r2, #8]
    conv2d_43_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 67160);
 80104a6:	4b58      	ldr	r3, [pc, #352]	@ (8010608 <network_configure_weights+0xd50>)
 80104a8:	681a      	ldr	r2, [r3, #0]
 80104aa:	4b5f      	ldr	r3, [pc, #380]	@ (8010628 <network_configure_weights+0xd70>)
 80104ac:	4413      	add	r3, r2
 80104ae:	4a5d      	ldr	r2, [pc, #372]	@ (8010624 <network_configure_weights+0xd6c>)
 80104b0:	60d3      	str	r3, [r2, #12]
    conv2d_43_bias_array.format |= AI_FMT_FLAG_CONST;
 80104b2:	4b5e      	ldr	r3, [pc, #376]	@ (801062c <network_configure_weights+0xd74>)
 80104b4:	681b      	ldr	r3, [r3, #0]
 80104b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80104ba:	4a5c      	ldr	r2, [pc, #368]	@ (801062c <network_configure_weights+0xd74>)
 80104bc:	6013      	str	r3, [r2, #0]
    conv2d_43_bias_array.data = AI_PTR(g_network_weights_map[0] + 68888);
 80104be:	4b52      	ldr	r3, [pc, #328]	@ (8010608 <network_configure_weights+0xd50>)
 80104c0:	681a      	ldr	r2, [r3, #0]
 80104c2:	4b5b      	ldr	r3, [pc, #364]	@ (8010630 <network_configure_weights+0xd78>)
 80104c4:	4413      	add	r3, r2
 80104c6:	4a59      	ldr	r2, [pc, #356]	@ (801062c <network_configure_weights+0xd74>)
 80104c8:	6093      	str	r3, [r2, #8]
    conv2d_43_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 68888);
 80104ca:	4b4f      	ldr	r3, [pc, #316]	@ (8010608 <network_configure_weights+0xd50>)
 80104cc:	681a      	ldr	r2, [r3, #0]
 80104ce:	4b58      	ldr	r3, [pc, #352]	@ (8010630 <network_configure_weights+0xd78>)
 80104d0:	4413      	add	r3, r2
 80104d2:	4a56      	ldr	r2, [pc, #344]	@ (801062c <network_configure_weights+0xd74>)
 80104d4:	60d3      	str	r3, [r2, #12]
    conv2d_44_weights_array.format |= AI_FMT_FLAG_CONST;
 80104d6:	4b57      	ldr	r3, [pc, #348]	@ (8010634 <network_configure_weights+0xd7c>)
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80104de:	4a55      	ldr	r2, [pc, #340]	@ (8010634 <network_configure_weights+0xd7c>)
 80104e0:	6013      	str	r3, [r2, #0]
    conv2d_44_weights_array.data = AI_PTR(g_network_weights_map[0] + 69656);
 80104e2:	4b49      	ldr	r3, [pc, #292]	@ (8010608 <network_configure_weights+0xd50>)
 80104e4:	681a      	ldr	r2, [r3, #0]
 80104e6:	4b54      	ldr	r3, [pc, #336]	@ (8010638 <network_configure_weights+0xd80>)
 80104e8:	4413      	add	r3, r2
 80104ea:	4a52      	ldr	r2, [pc, #328]	@ (8010634 <network_configure_weights+0xd7c>)
 80104ec:	6093      	str	r3, [r2, #8]
    conv2d_44_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 69656);
 80104ee:	4b46      	ldr	r3, [pc, #280]	@ (8010608 <network_configure_weights+0xd50>)
 80104f0:	681a      	ldr	r2, [r3, #0]
 80104f2:	4b51      	ldr	r3, [pc, #324]	@ (8010638 <network_configure_weights+0xd80>)
 80104f4:	4413      	add	r3, r2
 80104f6:	4a4f      	ldr	r2, [pc, #316]	@ (8010634 <network_configure_weights+0xd7c>)
 80104f8:	60d3      	str	r3, [r2, #12]
    conv2d_44_bias_array.format |= AI_FMT_FLAG_CONST;
 80104fa:	4b50      	ldr	r3, [pc, #320]	@ (801063c <network_configure_weights+0xd84>)
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010502:	4a4e      	ldr	r2, [pc, #312]	@ (801063c <network_configure_weights+0xd84>)
 8010504:	6013      	str	r3, [r2, #0]
    conv2d_44_bias_array.data = AI_PTR(g_network_weights_map[0] + 75800);
 8010506:	4b40      	ldr	r3, [pc, #256]	@ (8010608 <network_configure_weights+0xd50>)
 8010508:	681a      	ldr	r2, [r3, #0]
 801050a:	4b4d      	ldr	r3, [pc, #308]	@ (8010640 <network_configure_weights+0xd88>)
 801050c:	4413      	add	r3, r2
 801050e:	4a4b      	ldr	r2, [pc, #300]	@ (801063c <network_configure_weights+0xd84>)
 8010510:	6093      	str	r3, [r2, #8]
    conv2d_44_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 75800);
 8010512:	4b3d      	ldr	r3, [pc, #244]	@ (8010608 <network_configure_weights+0xd50>)
 8010514:	681a      	ldr	r2, [r3, #0]
 8010516:	4b4a      	ldr	r3, [pc, #296]	@ (8010640 <network_configure_weights+0xd88>)
 8010518:	4413      	add	r3, r2
 801051a:	4a48      	ldr	r2, [pc, #288]	@ (801063c <network_configure_weights+0xd84>)
 801051c:	60d3      	str	r3, [r2, #12]
    conv2d_46_weights_array.format |= AI_FMT_FLAG_CONST;
 801051e:	4b49      	ldr	r3, [pc, #292]	@ (8010644 <network_configure_weights+0xd8c>)
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010526:	4a47      	ldr	r2, [pc, #284]	@ (8010644 <network_configure_weights+0xd8c>)
 8010528:	6013      	str	r3, [r2, #0]
    conv2d_46_weights_array.data = AI_PTR(g_network_weights_map[0] + 75928);
 801052a:	4b37      	ldr	r3, [pc, #220]	@ (8010608 <network_configure_weights+0xd50>)
 801052c:	681a      	ldr	r2, [r3, #0]
 801052e:	4b46      	ldr	r3, [pc, #280]	@ (8010648 <network_configure_weights+0xd90>)
 8010530:	4413      	add	r3, r2
 8010532:	4a44      	ldr	r2, [pc, #272]	@ (8010644 <network_configure_weights+0xd8c>)
 8010534:	6093      	str	r3, [r2, #8]
    conv2d_46_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 75928);
 8010536:	4b34      	ldr	r3, [pc, #208]	@ (8010608 <network_configure_weights+0xd50>)
 8010538:	681a      	ldr	r2, [r3, #0]
 801053a:	4b43      	ldr	r3, [pc, #268]	@ (8010648 <network_configure_weights+0xd90>)
 801053c:	4413      	add	r3, r2
 801053e:	4a41      	ldr	r2, [pc, #260]	@ (8010644 <network_configure_weights+0xd8c>)
 8010540:	60d3      	str	r3, [r2, #12]
    conv2d_46_bias_array.format |= AI_FMT_FLAG_CONST;
 8010542:	4b42      	ldr	r3, [pc, #264]	@ (801064c <network_configure_weights+0xd94>)
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801054a:	4a40      	ldr	r2, [pc, #256]	@ (801064c <network_configure_weights+0xd94>)
 801054c:	6013      	str	r3, [r2, #0]
    conv2d_46_bias_array.data = AI_PTR(g_network_weights_map[0] + 82072);
 801054e:	4b2e      	ldr	r3, [pc, #184]	@ (8010608 <network_configure_weights+0xd50>)
 8010550:	681a      	ldr	r2, [r3, #0]
 8010552:	4b3f      	ldr	r3, [pc, #252]	@ (8010650 <network_configure_weights+0xd98>)
 8010554:	4413      	add	r3, r2
 8010556:	4a3d      	ldr	r2, [pc, #244]	@ (801064c <network_configure_weights+0xd94>)
 8010558:	6093      	str	r3, [r2, #8]
    conv2d_46_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 82072);
 801055a:	4b2b      	ldr	r3, [pc, #172]	@ (8010608 <network_configure_weights+0xd50>)
 801055c:	681a      	ldr	r2, [r3, #0]
 801055e:	4b3c      	ldr	r3, [pc, #240]	@ (8010650 <network_configure_weights+0xd98>)
 8010560:	4413      	add	r3, r2
 8010562:	4a3a      	ldr	r2, [pc, #232]	@ (801064c <network_configure_weights+0xd94>)
 8010564:	60d3      	str	r3, [r2, #12]
    conv2d_47_weights_array.format |= AI_FMT_FLAG_CONST;
 8010566:	4b3b      	ldr	r3, [pc, #236]	@ (8010654 <network_configure_weights+0xd9c>)
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801056e:	4a39      	ldr	r2, [pc, #228]	@ (8010654 <network_configure_weights+0xd9c>)
 8010570:	6013      	str	r3, [r2, #0]
    conv2d_47_weights_array.data = AI_PTR(g_network_weights_map[0] + 82840);
 8010572:	4b25      	ldr	r3, [pc, #148]	@ (8010608 <network_configure_weights+0xd50>)
 8010574:	681a      	ldr	r2, [r3, #0]
 8010576:	4b38      	ldr	r3, [pc, #224]	@ (8010658 <network_configure_weights+0xda0>)
 8010578:	4413      	add	r3, r2
 801057a:	4a36      	ldr	r2, [pc, #216]	@ (8010654 <network_configure_weights+0xd9c>)
 801057c:	6093      	str	r3, [r2, #8]
    conv2d_47_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 82840);
 801057e:	4b22      	ldr	r3, [pc, #136]	@ (8010608 <network_configure_weights+0xd50>)
 8010580:	681a      	ldr	r2, [r3, #0]
 8010582:	4b35      	ldr	r3, [pc, #212]	@ (8010658 <network_configure_weights+0xda0>)
 8010584:	4413      	add	r3, r2
 8010586:	4a33      	ldr	r2, [pc, #204]	@ (8010654 <network_configure_weights+0xd9c>)
 8010588:	60d3      	str	r3, [r2, #12]
    conv2d_47_bias_array.format |= AI_FMT_FLAG_CONST;
 801058a:	4b34      	ldr	r3, [pc, #208]	@ (801065c <network_configure_weights+0xda4>)
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010592:	4a32      	ldr	r2, [pc, #200]	@ (801065c <network_configure_weights+0xda4>)
 8010594:	6013      	str	r3, [r2, #0]
    conv2d_47_bias_array.data = AI_PTR(g_network_weights_map[0] + 84568);
 8010596:	4b1c      	ldr	r3, [pc, #112]	@ (8010608 <network_configure_weights+0xd50>)
 8010598:	681a      	ldr	r2, [r3, #0]
 801059a:	4b31      	ldr	r3, [pc, #196]	@ (8010660 <network_configure_weights+0xda8>)
 801059c:	4413      	add	r3, r2
 801059e:	4a2f      	ldr	r2, [pc, #188]	@ (801065c <network_configure_weights+0xda4>)
 80105a0:	6093      	str	r3, [r2, #8]
    conv2d_47_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 84568);
 80105a2:	4b19      	ldr	r3, [pc, #100]	@ (8010608 <network_configure_weights+0xd50>)
 80105a4:	681a      	ldr	r2, [r3, #0]
 80105a6:	4b2e      	ldr	r3, [pc, #184]	@ (8010660 <network_configure_weights+0xda8>)
 80105a8:	4413      	add	r3, r2
 80105aa:	4a2c      	ldr	r2, [pc, #176]	@ (801065c <network_configure_weights+0xda4>)
 80105ac:	60d3      	str	r3, [r2, #12]
    conv2d_48_weights_array.format |= AI_FMT_FLAG_CONST;
 80105ae:	4b2d      	ldr	r3, [pc, #180]	@ (8010664 <network_configure_weights+0xdac>)
 80105b0:	681b      	ldr	r3, [r3, #0]
 80105b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80105b6:	4a2b      	ldr	r2, [pc, #172]	@ (8010664 <network_configure_weights+0xdac>)
 80105b8:	6013      	str	r3, [r2, #0]
    conv2d_48_weights_array.data = AI_PTR(g_network_weights_map[0] + 85336);
 80105ba:	4b13      	ldr	r3, [pc, #76]	@ (8010608 <network_configure_weights+0xd50>)
 80105bc:	681a      	ldr	r2, [r3, #0]
 80105be:	4b2a      	ldr	r3, [pc, #168]	@ (8010668 <network_configure_weights+0xdb0>)
 80105c0:	4413      	add	r3, r2
 80105c2:	4a28      	ldr	r2, [pc, #160]	@ (8010664 <network_configure_weights+0xdac>)
 80105c4:	6093      	str	r3, [r2, #8]
    conv2d_48_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 85336);
 80105c6:	4b10      	ldr	r3, [pc, #64]	@ (8010608 <network_configure_weights+0xd50>)
 80105c8:	681a      	ldr	r2, [r3, #0]
 80105ca:	4b27      	ldr	r3, [pc, #156]	@ (8010668 <network_configure_weights+0xdb0>)
 80105cc:	4413      	add	r3, r2
 80105ce:	4a25      	ldr	r2, [pc, #148]	@ (8010664 <network_configure_weights+0xdac>)
 80105d0:	60d3      	str	r3, [r2, #12]
    conv2d_48_bias_array.format |= AI_FMT_FLAG_CONST;
 80105d2:	4b26      	ldr	r3, [pc, #152]	@ (801066c <network_configure_weights+0xdb4>)
 80105d4:	681b      	ldr	r3, [r3, #0]
 80105d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80105da:	4a24      	ldr	r2, [pc, #144]	@ (801066c <network_configure_weights+0xdb4>)
 80105dc:	6013      	str	r3, [r2, #0]
    conv2d_48_bias_array.data = AI_PTR(g_network_weights_map[0] + 91480);
 80105de:	4b0a      	ldr	r3, [pc, #40]	@ (8010608 <network_configure_weights+0xd50>)
 80105e0:	681a      	ldr	r2, [r3, #0]
 80105e2:	4b23      	ldr	r3, [pc, #140]	@ (8010670 <network_configure_weights+0xdb8>)
 80105e4:	4413      	add	r3, r2
 80105e6:	4a21      	ldr	r2, [pc, #132]	@ (801066c <network_configure_weights+0xdb4>)
 80105e8:	6093      	str	r3, [r2, #8]
    conv2d_48_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 91480);
 80105ea:	4b07      	ldr	r3, [pc, #28]	@ (8010608 <network_configure_weights+0xd50>)
 80105ec:	681a      	ldr	r2, [r3, #0]
 80105ee:	4b20      	ldr	r3, [pc, #128]	@ (8010670 <network_configure_weights+0xdb8>)
 80105f0:	4413      	add	r3, r2
 80105f2:	4a1e      	ldr	r2, [pc, #120]	@ (801066c <network_configure_weights+0xdb4>)
 80105f4:	60d3      	str	r3, [r2, #12]
    conv2d_50_weights_array.format |= AI_FMT_FLAG_CONST;
 80105f6:	4b1f      	ldr	r3, [pc, #124]	@ (8010674 <network_configure_weights+0xdbc>)
 80105f8:	681b      	ldr	r3, [r3, #0]
 80105fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80105fe:	4a1d      	ldr	r2, [pc, #116]	@ (8010674 <network_configure_weights+0xdbc>)
 8010600:	6013      	str	r3, [r2, #0]
 8010602:	e039      	b.n	8010678 <network_configure_weights+0xdc0>
 8010604:	24000a38 	.word	0x24000a38
 8010608:	24041260 	.word	0x24041260
 801060c:	24000a48 	.word	0x24000a48
 8010610:	24000a58 	.word	0x24000a58
 8010614:	24000a68 	.word	0x24000a68
 8010618:	24000a78 	.word	0x24000a78
 801061c:	24000a88 	.word	0x24000a88
 8010620:	00010358 	.word	0x00010358
 8010624:	24000a98 	.word	0x24000a98
 8010628:	00010658 	.word	0x00010658
 801062c:	24000aa8 	.word	0x24000aa8
 8010630:	00010d18 	.word	0x00010d18
 8010634:	24000ab8 	.word	0x24000ab8
 8010638:	00011018 	.word	0x00011018
 801063c:	24000ac8 	.word	0x24000ac8
 8010640:	00012818 	.word	0x00012818
 8010644:	24000ad8 	.word	0x24000ad8
 8010648:	00012898 	.word	0x00012898
 801064c:	24000ae8 	.word	0x24000ae8
 8010650:	00014098 	.word	0x00014098
 8010654:	24000af8 	.word	0x24000af8
 8010658:	00014398 	.word	0x00014398
 801065c:	24000b08 	.word	0x24000b08
 8010660:	00014a58 	.word	0x00014a58
 8010664:	24000b18 	.word	0x24000b18
 8010668:	00014d58 	.word	0x00014d58
 801066c:	24000b28 	.word	0x24000b28
 8010670:	00016558 	.word	0x00016558
 8010674:	24000b38 	.word	0x24000b38
    conv2d_50_weights_array.data = AI_PTR(g_network_weights_map[0] + 91608);
 8010678:	4b8f      	ldr	r3, [pc, #572]	@ (80108b8 <network_configure_weights+0x1000>)
 801067a:	681a      	ldr	r2, [r3, #0]
 801067c:	4b8f      	ldr	r3, [pc, #572]	@ (80108bc <network_configure_weights+0x1004>)
 801067e:	4413      	add	r3, r2
 8010680:	4a8f      	ldr	r2, [pc, #572]	@ (80108c0 <network_configure_weights+0x1008>)
 8010682:	6093      	str	r3, [r2, #8]
    conv2d_50_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 91608);
 8010684:	4b8c      	ldr	r3, [pc, #560]	@ (80108b8 <network_configure_weights+0x1000>)
 8010686:	681a      	ldr	r2, [r3, #0]
 8010688:	4b8c      	ldr	r3, [pc, #560]	@ (80108bc <network_configure_weights+0x1004>)
 801068a:	4413      	add	r3, r2
 801068c:	4a8c      	ldr	r2, [pc, #560]	@ (80108c0 <network_configure_weights+0x1008>)
 801068e:	60d3      	str	r3, [r2, #12]
    conv2d_50_bias_array.format |= AI_FMT_FLAG_CONST;
 8010690:	4b8c      	ldr	r3, [pc, #560]	@ (80108c4 <network_configure_weights+0x100c>)
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010698:	4a8a      	ldr	r2, [pc, #552]	@ (80108c4 <network_configure_weights+0x100c>)
 801069a:	6013      	str	r3, [r2, #0]
    conv2d_50_bias_array.data = AI_PTR(g_network_weights_map[0] + 97752);
 801069c:	4b86      	ldr	r3, [pc, #536]	@ (80108b8 <network_configure_weights+0x1000>)
 801069e:	681a      	ldr	r2, [r3, #0]
 80106a0:	4b89      	ldr	r3, [pc, #548]	@ (80108c8 <network_configure_weights+0x1010>)
 80106a2:	4413      	add	r3, r2
 80106a4:	4a87      	ldr	r2, [pc, #540]	@ (80108c4 <network_configure_weights+0x100c>)
 80106a6:	6093      	str	r3, [r2, #8]
    conv2d_50_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 97752);
 80106a8:	4b83      	ldr	r3, [pc, #524]	@ (80108b8 <network_configure_weights+0x1000>)
 80106aa:	681a      	ldr	r2, [r3, #0]
 80106ac:	4b86      	ldr	r3, [pc, #536]	@ (80108c8 <network_configure_weights+0x1010>)
 80106ae:	4413      	add	r3, r2
 80106b0:	4a84      	ldr	r2, [pc, #528]	@ (80108c4 <network_configure_weights+0x100c>)
 80106b2:	60d3      	str	r3, [r2, #12]
    conv2d_51_weights_array.format |= AI_FMT_FLAG_CONST;
 80106b4:	4b85      	ldr	r3, [pc, #532]	@ (80108cc <network_configure_weights+0x1014>)
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80106bc:	4a83      	ldr	r2, [pc, #524]	@ (80108cc <network_configure_weights+0x1014>)
 80106be:	6013      	str	r3, [r2, #0]
    conv2d_51_weights_array.data = AI_PTR(g_network_weights_map[0] + 98520);
 80106c0:	4b7d      	ldr	r3, [pc, #500]	@ (80108b8 <network_configure_weights+0x1000>)
 80106c2:	681a      	ldr	r2, [r3, #0]
 80106c4:	4b82      	ldr	r3, [pc, #520]	@ (80108d0 <network_configure_weights+0x1018>)
 80106c6:	4413      	add	r3, r2
 80106c8:	4a80      	ldr	r2, [pc, #512]	@ (80108cc <network_configure_weights+0x1014>)
 80106ca:	6093      	str	r3, [r2, #8]
    conv2d_51_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 98520);
 80106cc:	4b7a      	ldr	r3, [pc, #488]	@ (80108b8 <network_configure_weights+0x1000>)
 80106ce:	681a      	ldr	r2, [r3, #0]
 80106d0:	4b7f      	ldr	r3, [pc, #508]	@ (80108d0 <network_configure_weights+0x1018>)
 80106d2:	4413      	add	r3, r2
 80106d4:	4a7d      	ldr	r2, [pc, #500]	@ (80108cc <network_configure_weights+0x1014>)
 80106d6:	60d3      	str	r3, [r2, #12]
    conv2d_51_bias_array.format |= AI_FMT_FLAG_CONST;
 80106d8:	4b7e      	ldr	r3, [pc, #504]	@ (80108d4 <network_configure_weights+0x101c>)
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80106e0:	4a7c      	ldr	r2, [pc, #496]	@ (80108d4 <network_configure_weights+0x101c>)
 80106e2:	6013      	str	r3, [r2, #0]
    conv2d_51_bias_array.data = AI_PTR(g_network_weights_map[0] + 100248);
 80106e4:	4b74      	ldr	r3, [pc, #464]	@ (80108b8 <network_configure_weights+0x1000>)
 80106e6:	681a      	ldr	r2, [r3, #0]
 80106e8:	4b7b      	ldr	r3, [pc, #492]	@ (80108d8 <network_configure_weights+0x1020>)
 80106ea:	4413      	add	r3, r2
 80106ec:	4a79      	ldr	r2, [pc, #484]	@ (80108d4 <network_configure_weights+0x101c>)
 80106ee:	6093      	str	r3, [r2, #8]
    conv2d_51_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 100248);
 80106f0:	4b71      	ldr	r3, [pc, #452]	@ (80108b8 <network_configure_weights+0x1000>)
 80106f2:	681a      	ldr	r2, [r3, #0]
 80106f4:	4b78      	ldr	r3, [pc, #480]	@ (80108d8 <network_configure_weights+0x1020>)
 80106f6:	4413      	add	r3, r2
 80106f8:	4a76      	ldr	r2, [pc, #472]	@ (80108d4 <network_configure_weights+0x101c>)
 80106fa:	60d3      	str	r3, [r2, #12]
    conv2d_52_weights_array.format |= AI_FMT_FLAG_CONST;
 80106fc:	4b77      	ldr	r3, [pc, #476]	@ (80108dc <network_configure_weights+0x1024>)
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010704:	4a75      	ldr	r2, [pc, #468]	@ (80108dc <network_configure_weights+0x1024>)
 8010706:	6013      	str	r3, [r2, #0]
    conv2d_52_weights_array.data = AI_PTR(g_network_weights_map[0] + 101016);
 8010708:	4b6b      	ldr	r3, [pc, #428]	@ (80108b8 <network_configure_weights+0x1000>)
 801070a:	681a      	ldr	r2, [r3, #0]
 801070c:	4b74      	ldr	r3, [pc, #464]	@ (80108e0 <network_configure_weights+0x1028>)
 801070e:	4413      	add	r3, r2
 8010710:	4a72      	ldr	r2, [pc, #456]	@ (80108dc <network_configure_weights+0x1024>)
 8010712:	6093      	str	r3, [r2, #8]
    conv2d_52_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 101016);
 8010714:	4b68      	ldr	r3, [pc, #416]	@ (80108b8 <network_configure_weights+0x1000>)
 8010716:	681a      	ldr	r2, [r3, #0]
 8010718:	4b71      	ldr	r3, [pc, #452]	@ (80108e0 <network_configure_weights+0x1028>)
 801071a:	4413      	add	r3, r2
 801071c:	4a6f      	ldr	r2, [pc, #444]	@ (80108dc <network_configure_weights+0x1024>)
 801071e:	60d3      	str	r3, [r2, #12]
    conv2d_52_bias_array.format |= AI_FMT_FLAG_CONST;
 8010720:	4b70      	ldr	r3, [pc, #448]	@ (80108e4 <network_configure_weights+0x102c>)
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010728:	4a6e      	ldr	r2, [pc, #440]	@ (80108e4 <network_configure_weights+0x102c>)
 801072a:	6013      	str	r3, [r2, #0]
    conv2d_52_bias_array.data = AI_PTR(g_network_weights_map[0] + 111768);
 801072c:	4b62      	ldr	r3, [pc, #392]	@ (80108b8 <network_configure_weights+0x1000>)
 801072e:	681a      	ldr	r2, [r3, #0]
 8010730:	4b6d      	ldr	r3, [pc, #436]	@ (80108e8 <network_configure_weights+0x1030>)
 8010732:	4413      	add	r3, r2
 8010734:	4a6b      	ldr	r2, [pc, #428]	@ (80108e4 <network_configure_weights+0x102c>)
 8010736:	6093      	str	r3, [r2, #8]
    conv2d_52_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 111768);
 8010738:	4b5f      	ldr	r3, [pc, #380]	@ (80108b8 <network_configure_weights+0x1000>)
 801073a:	681a      	ldr	r2, [r3, #0]
 801073c:	4b6a      	ldr	r3, [pc, #424]	@ (80108e8 <network_configure_weights+0x1030>)
 801073e:	4413      	add	r3, r2
 8010740:	4a68      	ldr	r2, [pc, #416]	@ (80108e4 <network_configure_weights+0x102c>)
 8010742:	60d3      	str	r3, [r2, #12]
    conv2d_53_weights_array.format |= AI_FMT_FLAG_CONST;
 8010744:	4b69      	ldr	r3, [pc, #420]	@ (80108ec <network_configure_weights+0x1034>)
 8010746:	681b      	ldr	r3, [r3, #0]
 8010748:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801074c:	4a67      	ldr	r2, [pc, #412]	@ (80108ec <network_configure_weights+0x1034>)
 801074e:	6013      	str	r3, [r2, #0]
    conv2d_53_weights_array.data = AI_PTR(g_network_weights_map[0] + 111992);
 8010750:	4b59      	ldr	r3, [pc, #356]	@ (80108b8 <network_configure_weights+0x1000>)
 8010752:	681a      	ldr	r2, [r3, #0]
 8010754:	4b66      	ldr	r3, [pc, #408]	@ (80108f0 <network_configure_weights+0x1038>)
 8010756:	4413      	add	r3, r2
 8010758:	4a64      	ldr	r2, [pc, #400]	@ (80108ec <network_configure_weights+0x1034>)
 801075a:	6093      	str	r3, [r2, #8]
    conv2d_53_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 111992);
 801075c:	4b56      	ldr	r3, [pc, #344]	@ (80108b8 <network_configure_weights+0x1000>)
 801075e:	681a      	ldr	r2, [r3, #0]
 8010760:	4b63      	ldr	r3, [pc, #396]	@ (80108f0 <network_configure_weights+0x1038>)
 8010762:	4413      	add	r3, r2
 8010764:	4a61      	ldr	r2, [pc, #388]	@ (80108ec <network_configure_weights+0x1034>)
 8010766:	60d3      	str	r3, [r2, #12]
    conv2d_53_bias_array.format |= AI_FMT_FLAG_CONST;
 8010768:	4b62      	ldr	r3, [pc, #392]	@ (80108f4 <network_configure_weights+0x103c>)
 801076a:	681b      	ldr	r3, [r3, #0]
 801076c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010770:	4a60      	ldr	r2, [pc, #384]	@ (80108f4 <network_configure_weights+0x103c>)
 8010772:	6013      	str	r3, [r2, #0]
    conv2d_53_bias_array.data = AI_PTR(g_network_weights_map[0] + 130808);
 8010774:	4b50      	ldr	r3, [pc, #320]	@ (80108b8 <network_configure_weights+0x1000>)
 8010776:	681a      	ldr	r2, [r3, #0]
 8010778:	4b5f      	ldr	r3, [pc, #380]	@ (80108f8 <network_configure_weights+0x1040>)
 801077a:	4413      	add	r3, r2
 801077c:	4a5d      	ldr	r2, [pc, #372]	@ (80108f4 <network_configure_weights+0x103c>)
 801077e:	6093      	str	r3, [r2, #8]
    conv2d_53_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 130808);
 8010780:	4b4d      	ldr	r3, [pc, #308]	@ (80108b8 <network_configure_weights+0x1000>)
 8010782:	681a      	ldr	r2, [r3, #0]
 8010784:	4b5c      	ldr	r3, [pc, #368]	@ (80108f8 <network_configure_weights+0x1040>)
 8010786:	4413      	add	r3, r2
 8010788:	4a5a      	ldr	r2, [pc, #360]	@ (80108f4 <network_configure_weights+0x103c>)
 801078a:	60d3      	str	r3, [r2, #12]
    conv2d_54_weights_array.format |= AI_FMT_FLAG_CONST;
 801078c:	4b5b      	ldr	r3, [pc, #364]	@ (80108fc <network_configure_weights+0x1044>)
 801078e:	681b      	ldr	r3, [r3, #0]
 8010790:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010794:	4a59      	ldr	r2, [pc, #356]	@ (80108fc <network_configure_weights+0x1044>)
 8010796:	6013      	str	r3, [r2, #0]
    conv2d_54_weights_array.data = AI_PTR(g_network_weights_map[0] + 132152);
 8010798:	4b47      	ldr	r3, [pc, #284]	@ (80108b8 <network_configure_weights+0x1000>)
 801079a:	681a      	ldr	r2, [r3, #0]
 801079c:	4b58      	ldr	r3, [pc, #352]	@ (8010900 <network_configure_weights+0x1048>)
 801079e:	4413      	add	r3, r2
 80107a0:	4a56      	ldr	r2, [pc, #344]	@ (80108fc <network_configure_weights+0x1044>)
 80107a2:	6093      	str	r3, [r2, #8]
    conv2d_54_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 132152);
 80107a4:	4b44      	ldr	r3, [pc, #272]	@ (80108b8 <network_configure_weights+0x1000>)
 80107a6:	681a      	ldr	r2, [r3, #0]
 80107a8:	4b55      	ldr	r3, [pc, #340]	@ (8010900 <network_configure_weights+0x1048>)
 80107aa:	4413      	add	r3, r2
 80107ac:	4a53      	ldr	r2, [pc, #332]	@ (80108fc <network_configure_weights+0x1044>)
 80107ae:	60d3      	str	r3, [r2, #12]
    conv2d_54_bias_array.format |= AI_FMT_FLAG_CONST;
 80107b0:	4b54      	ldr	r3, [pc, #336]	@ (8010904 <network_configure_weights+0x104c>)
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80107b8:	4a52      	ldr	r2, [pc, #328]	@ (8010904 <network_configure_weights+0x104c>)
 80107ba:	6013      	str	r3, [r2, #0]
    conv2d_54_bias_array.data = AI_PTR(g_network_weights_map[0] + 135176);
 80107bc:	4b3e      	ldr	r3, [pc, #248]	@ (80108b8 <network_configure_weights+0x1000>)
 80107be:	681a      	ldr	r2, [r3, #0]
 80107c0:	4b51      	ldr	r3, [pc, #324]	@ (8010908 <network_configure_weights+0x1050>)
 80107c2:	4413      	add	r3, r2
 80107c4:	4a4f      	ldr	r2, [pc, #316]	@ (8010904 <network_configure_weights+0x104c>)
 80107c6:	6093      	str	r3, [r2, #8]
    conv2d_54_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 135176);
 80107c8:	4b3b      	ldr	r3, [pc, #236]	@ (80108b8 <network_configure_weights+0x1000>)
 80107ca:	681a      	ldr	r2, [r3, #0]
 80107cc:	4b4e      	ldr	r3, [pc, #312]	@ (8010908 <network_configure_weights+0x1050>)
 80107ce:	4413      	add	r3, r2
 80107d0:	4a4c      	ldr	r2, [pc, #304]	@ (8010904 <network_configure_weights+0x104c>)
 80107d2:	60d3      	str	r3, [r2, #12]
    conv2d_55_weights_array.format |= AI_FMT_FLAG_CONST;
 80107d4:	4b4d      	ldr	r3, [pc, #308]	@ (801090c <network_configure_weights+0x1054>)
 80107d6:	681b      	ldr	r3, [r3, #0]
 80107d8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80107dc:	4a4b      	ldr	r2, [pc, #300]	@ (801090c <network_configure_weights+0x1054>)
 80107de:	6013      	str	r3, [r2, #0]
    conv2d_55_weights_array.data = AI_PTR(g_network_weights_map[0] + 136520);
 80107e0:	4b35      	ldr	r3, [pc, #212]	@ (80108b8 <network_configure_weights+0x1000>)
 80107e2:	681a      	ldr	r2, [r3, #0]
 80107e4:	4b4a      	ldr	r3, [pc, #296]	@ (8010910 <network_configure_weights+0x1058>)
 80107e6:	4413      	add	r3, r2
 80107e8:	4a48      	ldr	r2, [pc, #288]	@ (801090c <network_configure_weights+0x1054>)
 80107ea:	6093      	str	r3, [r2, #8]
    conv2d_55_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 136520);
 80107ec:	4b32      	ldr	r3, [pc, #200]	@ (80108b8 <network_configure_weights+0x1000>)
 80107ee:	681a      	ldr	r2, [r3, #0]
 80107f0:	4b47      	ldr	r3, [pc, #284]	@ (8010910 <network_configure_weights+0x1058>)
 80107f2:	4413      	add	r3, r2
 80107f4:	4a45      	ldr	r2, [pc, #276]	@ (801090c <network_configure_weights+0x1054>)
 80107f6:	60d3      	str	r3, [r2, #12]
    conv2d_55_bias_array.format |= AI_FMT_FLAG_CONST;
 80107f8:	4b46      	ldr	r3, [pc, #280]	@ (8010914 <network_configure_weights+0x105c>)
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010800:	4a44      	ldr	r2, [pc, #272]	@ (8010914 <network_configure_weights+0x105c>)
 8010802:	6013      	str	r3, [r2, #0]
    conv2d_55_bias_array.data = AI_PTR(g_network_weights_map[0] + 155336);
 8010804:	4b2c      	ldr	r3, [pc, #176]	@ (80108b8 <network_configure_weights+0x1000>)
 8010806:	681a      	ldr	r2, [r3, #0]
 8010808:	4b43      	ldr	r3, [pc, #268]	@ (8010918 <network_configure_weights+0x1060>)
 801080a:	4413      	add	r3, r2
 801080c:	4a41      	ldr	r2, [pc, #260]	@ (8010914 <network_configure_weights+0x105c>)
 801080e:	6093      	str	r3, [r2, #8]
    conv2d_55_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 155336);
 8010810:	4b29      	ldr	r3, [pc, #164]	@ (80108b8 <network_configure_weights+0x1000>)
 8010812:	681a      	ldr	r2, [r3, #0]
 8010814:	4b40      	ldr	r3, [pc, #256]	@ (8010918 <network_configure_weights+0x1060>)
 8010816:	4413      	add	r3, r2
 8010818:	4a3e      	ldr	r2, [pc, #248]	@ (8010914 <network_configure_weights+0x105c>)
 801081a:	60d3      	str	r3, [r2, #12]
    conv2d_57_weights_array.format |= AI_FMT_FLAG_CONST;
 801081c:	4b3f      	ldr	r3, [pc, #252]	@ (801091c <network_configure_weights+0x1064>)
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010824:	4a3d      	ldr	r2, [pc, #244]	@ (801091c <network_configure_weights+0x1064>)
 8010826:	6013      	str	r3, [r2, #0]
    conv2d_57_weights_array.data = AI_PTR(g_network_weights_map[0] + 155560);
 8010828:	4b23      	ldr	r3, [pc, #140]	@ (80108b8 <network_configure_weights+0x1000>)
 801082a:	681a      	ldr	r2, [r3, #0]
 801082c:	4b3c      	ldr	r3, [pc, #240]	@ (8010920 <network_configure_weights+0x1068>)
 801082e:	4413      	add	r3, r2
 8010830:	4a3a      	ldr	r2, [pc, #232]	@ (801091c <network_configure_weights+0x1064>)
 8010832:	6093      	str	r3, [r2, #8]
    conv2d_57_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 155560);
 8010834:	4b20      	ldr	r3, [pc, #128]	@ (80108b8 <network_configure_weights+0x1000>)
 8010836:	681a      	ldr	r2, [r3, #0]
 8010838:	4b39      	ldr	r3, [pc, #228]	@ (8010920 <network_configure_weights+0x1068>)
 801083a:	4413      	add	r3, r2
 801083c:	4a37      	ldr	r2, [pc, #220]	@ (801091c <network_configure_weights+0x1064>)
 801083e:	60d3      	str	r3, [r2, #12]
    conv2d_57_bias_array.format |= AI_FMT_FLAG_CONST;
 8010840:	4b38      	ldr	r3, [pc, #224]	@ (8010924 <network_configure_weights+0x106c>)
 8010842:	681b      	ldr	r3, [r3, #0]
 8010844:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010848:	4a36      	ldr	r2, [pc, #216]	@ (8010924 <network_configure_weights+0x106c>)
 801084a:	6013      	str	r3, [r2, #0]
    conv2d_57_bias_array.data = AI_PTR(g_network_weights_map[0] + 174376);
 801084c:	4b1a      	ldr	r3, [pc, #104]	@ (80108b8 <network_configure_weights+0x1000>)
 801084e:	681a      	ldr	r2, [r3, #0]
 8010850:	4b35      	ldr	r3, [pc, #212]	@ (8010928 <network_configure_weights+0x1070>)
 8010852:	4413      	add	r3, r2
 8010854:	4a33      	ldr	r2, [pc, #204]	@ (8010924 <network_configure_weights+0x106c>)
 8010856:	6093      	str	r3, [r2, #8]
    conv2d_57_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 174376);
 8010858:	4b17      	ldr	r3, [pc, #92]	@ (80108b8 <network_configure_weights+0x1000>)
 801085a:	681a      	ldr	r2, [r3, #0]
 801085c:	4b32      	ldr	r3, [pc, #200]	@ (8010928 <network_configure_weights+0x1070>)
 801085e:	4413      	add	r3, r2
 8010860:	4a30      	ldr	r2, [pc, #192]	@ (8010924 <network_configure_weights+0x106c>)
 8010862:	60d3      	str	r3, [r2, #12]
    conv2d_58_weights_array.format |= AI_FMT_FLAG_CONST;
 8010864:	4b31      	ldr	r3, [pc, #196]	@ (801092c <network_configure_weights+0x1074>)
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801086c:	4a2f      	ldr	r2, [pc, #188]	@ (801092c <network_configure_weights+0x1074>)
 801086e:	6013      	str	r3, [r2, #0]
    conv2d_58_weights_array.data = AI_PTR(g_network_weights_map[0] + 175720);
 8010870:	4b11      	ldr	r3, [pc, #68]	@ (80108b8 <network_configure_weights+0x1000>)
 8010872:	681a      	ldr	r2, [r3, #0]
 8010874:	4b2e      	ldr	r3, [pc, #184]	@ (8010930 <network_configure_weights+0x1078>)
 8010876:	4413      	add	r3, r2
 8010878:	4a2c      	ldr	r2, [pc, #176]	@ (801092c <network_configure_weights+0x1074>)
 801087a:	6093      	str	r3, [r2, #8]
    conv2d_58_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 175720);
 801087c:	4b0e      	ldr	r3, [pc, #56]	@ (80108b8 <network_configure_weights+0x1000>)
 801087e:	681a      	ldr	r2, [r3, #0]
 8010880:	4b2b      	ldr	r3, [pc, #172]	@ (8010930 <network_configure_weights+0x1078>)
 8010882:	4413      	add	r3, r2
 8010884:	4a29      	ldr	r2, [pc, #164]	@ (801092c <network_configure_weights+0x1074>)
 8010886:	60d3      	str	r3, [r2, #12]
    conv2d_58_bias_array.format |= AI_FMT_FLAG_CONST;
 8010888:	4b2a      	ldr	r3, [pc, #168]	@ (8010934 <network_configure_weights+0x107c>)
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010890:	4a28      	ldr	r2, [pc, #160]	@ (8010934 <network_configure_weights+0x107c>)
 8010892:	6013      	str	r3, [r2, #0]
    conv2d_58_bias_array.data = AI_PTR(g_network_weights_map[0] + 178744);
 8010894:	4b08      	ldr	r3, [pc, #32]	@ (80108b8 <network_configure_weights+0x1000>)
 8010896:	681a      	ldr	r2, [r3, #0]
 8010898:	4b27      	ldr	r3, [pc, #156]	@ (8010938 <network_configure_weights+0x1080>)
 801089a:	4413      	add	r3, r2
 801089c:	4a25      	ldr	r2, [pc, #148]	@ (8010934 <network_configure_weights+0x107c>)
 801089e:	6093      	str	r3, [r2, #8]
    conv2d_58_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 178744);
 80108a0:	4b05      	ldr	r3, [pc, #20]	@ (80108b8 <network_configure_weights+0x1000>)
 80108a2:	681a      	ldr	r2, [r3, #0]
 80108a4:	4b24      	ldr	r3, [pc, #144]	@ (8010938 <network_configure_weights+0x1080>)
 80108a6:	4413      	add	r3, r2
 80108a8:	4a22      	ldr	r2, [pc, #136]	@ (8010934 <network_configure_weights+0x107c>)
 80108aa:	60d3      	str	r3, [r2, #12]
    conv2d_59_weights_array.format |= AI_FMT_FLAG_CONST;
 80108ac:	4b23      	ldr	r3, [pc, #140]	@ (801093c <network_configure_weights+0x1084>)
 80108ae:	681b      	ldr	r3, [r3, #0]
 80108b0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80108b4:	e044      	b.n	8010940 <network_configure_weights+0x1088>
 80108b6:	bf00      	nop
 80108b8:	24041260 	.word	0x24041260
 80108bc:	000165d8 	.word	0x000165d8
 80108c0:	24000b38 	.word	0x24000b38
 80108c4:	24000b48 	.word	0x24000b48
 80108c8:	00017dd8 	.word	0x00017dd8
 80108cc:	24000b58 	.word	0x24000b58
 80108d0:	000180d8 	.word	0x000180d8
 80108d4:	24000b68 	.word	0x24000b68
 80108d8:	00018798 	.word	0x00018798
 80108dc:	24000b78 	.word	0x24000b78
 80108e0:	00018a98 	.word	0x00018a98
 80108e4:	24000b88 	.word	0x24000b88
 80108e8:	0001b498 	.word	0x0001b498
 80108ec:	24000b98 	.word	0x24000b98
 80108f0:	0001b578 	.word	0x0001b578
 80108f4:	24000ba8 	.word	0x24000ba8
 80108f8:	0001fef8 	.word	0x0001fef8
 80108fc:	24000bb8 	.word	0x24000bb8
 8010900:	00020438 	.word	0x00020438
 8010904:	24000bc8 	.word	0x24000bc8
 8010908:	00021008 	.word	0x00021008
 801090c:	24000bd8 	.word	0x24000bd8
 8010910:	00021548 	.word	0x00021548
 8010914:	24000be8 	.word	0x24000be8
 8010918:	00025ec8 	.word	0x00025ec8
 801091c:	24000bf8 	.word	0x24000bf8
 8010920:	00025fa8 	.word	0x00025fa8
 8010924:	24000c08 	.word	0x24000c08
 8010928:	0002a928 	.word	0x0002a928
 801092c:	24000c18 	.word	0x24000c18
 8010930:	0002ae68 	.word	0x0002ae68
 8010934:	24000c28 	.word	0x24000c28
 8010938:	0002ba38 	.word	0x0002ba38
 801093c:	24000c38 	.word	0x24000c38
 8010940:	4a81      	ldr	r2, [pc, #516]	@ (8010b48 <network_configure_weights+0x1290>)
 8010942:	6013      	str	r3, [r2, #0]
    conv2d_59_weights_array.data = AI_PTR(g_network_weights_map[0] + 180088);
 8010944:	4b81      	ldr	r3, [pc, #516]	@ (8010b4c <network_configure_weights+0x1294>)
 8010946:	681a      	ldr	r2, [r3, #0]
 8010948:	4b81      	ldr	r3, [pc, #516]	@ (8010b50 <network_configure_weights+0x1298>)
 801094a:	4413      	add	r3, r2
 801094c:	4a7e      	ldr	r2, [pc, #504]	@ (8010b48 <network_configure_weights+0x1290>)
 801094e:	6093      	str	r3, [r2, #8]
    conv2d_59_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 180088);
 8010950:	4b7e      	ldr	r3, [pc, #504]	@ (8010b4c <network_configure_weights+0x1294>)
 8010952:	681a      	ldr	r2, [r3, #0]
 8010954:	4b7e      	ldr	r3, [pc, #504]	@ (8010b50 <network_configure_weights+0x1298>)
 8010956:	4413      	add	r3, r2
 8010958:	4a7b      	ldr	r2, [pc, #492]	@ (8010b48 <network_configure_weights+0x1290>)
 801095a:	60d3      	str	r3, [r2, #12]
    conv2d_59_bias_array.format |= AI_FMT_FLAG_CONST;
 801095c:	4b7d      	ldr	r3, [pc, #500]	@ (8010b54 <network_configure_weights+0x129c>)
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010964:	4a7b      	ldr	r2, [pc, #492]	@ (8010b54 <network_configure_weights+0x129c>)
 8010966:	6013      	str	r3, [r2, #0]
    conv2d_59_bias_array.data = AI_PTR(g_network_weights_map[0] + 198904);
 8010968:	4b78      	ldr	r3, [pc, #480]	@ (8010b4c <network_configure_weights+0x1294>)
 801096a:	681a      	ldr	r2, [r3, #0]
 801096c:	4b7a      	ldr	r3, [pc, #488]	@ (8010b58 <network_configure_weights+0x12a0>)
 801096e:	4413      	add	r3, r2
 8010970:	4a78      	ldr	r2, [pc, #480]	@ (8010b54 <network_configure_weights+0x129c>)
 8010972:	6093      	str	r3, [r2, #8]
    conv2d_59_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 198904);
 8010974:	4b75      	ldr	r3, [pc, #468]	@ (8010b4c <network_configure_weights+0x1294>)
 8010976:	681a      	ldr	r2, [r3, #0]
 8010978:	4b77      	ldr	r3, [pc, #476]	@ (8010b58 <network_configure_weights+0x12a0>)
 801097a:	4413      	add	r3, r2
 801097c:	4a75      	ldr	r2, [pc, #468]	@ (8010b54 <network_configure_weights+0x129c>)
 801097e:	60d3      	str	r3, [r2, #12]
    conv2d_61_weights_array.format |= AI_FMT_FLAG_CONST;
 8010980:	4b76      	ldr	r3, [pc, #472]	@ (8010b5c <network_configure_weights+0x12a4>)
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010988:	4a74      	ldr	r2, [pc, #464]	@ (8010b5c <network_configure_weights+0x12a4>)
 801098a:	6013      	str	r3, [r2, #0]
    conv2d_61_weights_array.data = AI_PTR(g_network_weights_map[0] + 199128);
 801098c:	4b6f      	ldr	r3, [pc, #444]	@ (8010b4c <network_configure_weights+0x1294>)
 801098e:	681a      	ldr	r2, [r3, #0]
 8010990:	4b73      	ldr	r3, [pc, #460]	@ (8010b60 <network_configure_weights+0x12a8>)
 8010992:	4413      	add	r3, r2
 8010994:	4a71      	ldr	r2, [pc, #452]	@ (8010b5c <network_configure_weights+0x12a4>)
 8010996:	6093      	str	r3, [r2, #8]
    conv2d_61_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 199128);
 8010998:	4b6c      	ldr	r3, [pc, #432]	@ (8010b4c <network_configure_weights+0x1294>)
 801099a:	681a      	ldr	r2, [r3, #0]
 801099c:	4b70      	ldr	r3, [pc, #448]	@ (8010b60 <network_configure_weights+0x12a8>)
 801099e:	4413      	add	r3, r2
 80109a0:	4a6e      	ldr	r2, [pc, #440]	@ (8010b5c <network_configure_weights+0x12a4>)
 80109a2:	60d3      	str	r3, [r2, #12]
    conv2d_61_bias_array.format |= AI_FMT_FLAG_CONST;
 80109a4:	4b6f      	ldr	r3, [pc, #444]	@ (8010b64 <network_configure_weights+0x12ac>)
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80109ac:	4a6d      	ldr	r2, [pc, #436]	@ (8010b64 <network_configure_weights+0x12ac>)
 80109ae:	6013      	str	r3, [r2, #0]
    conv2d_61_bias_array.data = AI_PTR(g_network_weights_map[0] + 217944);
 80109b0:	4b66      	ldr	r3, [pc, #408]	@ (8010b4c <network_configure_weights+0x1294>)
 80109b2:	681a      	ldr	r2, [r3, #0]
 80109b4:	4b6c      	ldr	r3, [pc, #432]	@ (8010b68 <network_configure_weights+0x12b0>)
 80109b6:	4413      	add	r3, r2
 80109b8:	4a6a      	ldr	r2, [pc, #424]	@ (8010b64 <network_configure_weights+0x12ac>)
 80109ba:	6093      	str	r3, [r2, #8]
    conv2d_61_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 217944);
 80109bc:	4b63      	ldr	r3, [pc, #396]	@ (8010b4c <network_configure_weights+0x1294>)
 80109be:	681a      	ldr	r2, [r3, #0]
 80109c0:	4b69      	ldr	r3, [pc, #420]	@ (8010b68 <network_configure_weights+0x12b0>)
 80109c2:	4413      	add	r3, r2
 80109c4:	4a67      	ldr	r2, [pc, #412]	@ (8010b64 <network_configure_weights+0x12ac>)
 80109c6:	60d3      	str	r3, [r2, #12]
    conv2d_62_weights_array.format |= AI_FMT_FLAG_CONST;
 80109c8:	4b68      	ldr	r3, [pc, #416]	@ (8010b6c <network_configure_weights+0x12b4>)
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80109d0:	4a66      	ldr	r2, [pc, #408]	@ (8010b6c <network_configure_weights+0x12b4>)
 80109d2:	6013      	str	r3, [r2, #0]
    conv2d_62_weights_array.data = AI_PTR(g_network_weights_map[0] + 219288);
 80109d4:	4b5d      	ldr	r3, [pc, #372]	@ (8010b4c <network_configure_weights+0x1294>)
 80109d6:	681a      	ldr	r2, [r3, #0]
 80109d8:	4b65      	ldr	r3, [pc, #404]	@ (8010b70 <network_configure_weights+0x12b8>)
 80109da:	4413      	add	r3, r2
 80109dc:	4a63      	ldr	r2, [pc, #396]	@ (8010b6c <network_configure_weights+0x12b4>)
 80109de:	6093      	str	r3, [r2, #8]
    conv2d_62_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 219288);
 80109e0:	4b5a      	ldr	r3, [pc, #360]	@ (8010b4c <network_configure_weights+0x1294>)
 80109e2:	681a      	ldr	r2, [r3, #0]
 80109e4:	4b62      	ldr	r3, [pc, #392]	@ (8010b70 <network_configure_weights+0x12b8>)
 80109e6:	4413      	add	r3, r2
 80109e8:	4a60      	ldr	r2, [pc, #384]	@ (8010b6c <network_configure_weights+0x12b4>)
 80109ea:	60d3      	str	r3, [r2, #12]
    conv2d_62_bias_array.format |= AI_FMT_FLAG_CONST;
 80109ec:	4b61      	ldr	r3, [pc, #388]	@ (8010b74 <network_configure_weights+0x12bc>)
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80109f4:	4a5f      	ldr	r2, [pc, #380]	@ (8010b74 <network_configure_weights+0x12bc>)
 80109f6:	6013      	str	r3, [r2, #0]
    conv2d_62_bias_array.data = AI_PTR(g_network_weights_map[0] + 222312);
 80109f8:	4b54      	ldr	r3, [pc, #336]	@ (8010b4c <network_configure_weights+0x1294>)
 80109fa:	681a      	ldr	r2, [r3, #0]
 80109fc:	4b5e      	ldr	r3, [pc, #376]	@ (8010b78 <network_configure_weights+0x12c0>)
 80109fe:	4413      	add	r3, r2
 8010a00:	4a5c      	ldr	r2, [pc, #368]	@ (8010b74 <network_configure_weights+0x12bc>)
 8010a02:	6093      	str	r3, [r2, #8]
    conv2d_62_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 222312);
 8010a04:	4b51      	ldr	r3, [pc, #324]	@ (8010b4c <network_configure_weights+0x1294>)
 8010a06:	681a      	ldr	r2, [r3, #0]
 8010a08:	4b5b      	ldr	r3, [pc, #364]	@ (8010b78 <network_configure_weights+0x12c0>)
 8010a0a:	4413      	add	r3, r2
 8010a0c:	4a59      	ldr	r2, [pc, #356]	@ (8010b74 <network_configure_weights+0x12bc>)
 8010a0e:	60d3      	str	r3, [r2, #12]
    conv2d_63_weights_array.format |= AI_FMT_FLAG_CONST;
 8010a10:	4b5a      	ldr	r3, [pc, #360]	@ (8010b7c <network_configure_weights+0x12c4>)
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010a18:	4a58      	ldr	r2, [pc, #352]	@ (8010b7c <network_configure_weights+0x12c4>)
 8010a1a:	6013      	str	r3, [r2, #0]
    conv2d_63_weights_array.data = AI_PTR(g_network_weights_map[0] + 223656);
 8010a1c:	4b4b      	ldr	r3, [pc, #300]	@ (8010b4c <network_configure_weights+0x1294>)
 8010a1e:	681a      	ldr	r2, [r3, #0]
 8010a20:	4b57      	ldr	r3, [pc, #348]	@ (8010b80 <network_configure_weights+0x12c8>)
 8010a22:	4413      	add	r3, r2
 8010a24:	4a55      	ldr	r2, [pc, #340]	@ (8010b7c <network_configure_weights+0x12c4>)
 8010a26:	6093      	str	r3, [r2, #8]
    conv2d_63_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 223656);
 8010a28:	4b48      	ldr	r3, [pc, #288]	@ (8010b4c <network_configure_weights+0x1294>)
 8010a2a:	681a      	ldr	r2, [r3, #0]
 8010a2c:	4b54      	ldr	r3, [pc, #336]	@ (8010b80 <network_configure_weights+0x12c8>)
 8010a2e:	4413      	add	r3, r2
 8010a30:	4a52      	ldr	r2, [pc, #328]	@ (8010b7c <network_configure_weights+0x12c4>)
 8010a32:	60d3      	str	r3, [r2, #12]
    conv2d_63_bias_array.format |= AI_FMT_FLAG_CONST;
 8010a34:	4b53      	ldr	r3, [pc, #332]	@ (8010b84 <network_configure_weights+0x12cc>)
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010a3c:	4a51      	ldr	r2, [pc, #324]	@ (8010b84 <network_configure_weights+0x12cc>)
 8010a3e:	6013      	str	r3, [r2, #0]
    conv2d_63_bias_array.data = AI_PTR(g_network_weights_map[0] + 261288);
 8010a40:	4b42      	ldr	r3, [pc, #264]	@ (8010b4c <network_configure_weights+0x1294>)
 8010a42:	681a      	ldr	r2, [r3, #0]
 8010a44:	4b50      	ldr	r3, [pc, #320]	@ (8010b88 <network_configure_weights+0x12d0>)
 8010a46:	4413      	add	r3, r2
 8010a48:	4a4e      	ldr	r2, [pc, #312]	@ (8010b84 <network_configure_weights+0x12cc>)
 8010a4a:	6093      	str	r3, [r2, #8]
    conv2d_63_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 261288);
 8010a4c:	4b3f      	ldr	r3, [pc, #252]	@ (8010b4c <network_configure_weights+0x1294>)
 8010a4e:	681a      	ldr	r2, [r3, #0]
 8010a50:	4b4d      	ldr	r3, [pc, #308]	@ (8010b88 <network_configure_weights+0x12d0>)
 8010a52:	4413      	add	r3, r2
 8010a54:	4a4b      	ldr	r2, [pc, #300]	@ (8010b84 <network_configure_weights+0x12cc>)
 8010a56:	60d3      	str	r3, [r2, #12]
    conv2d_64_weights_array.format |= AI_FMT_FLAG_CONST;
 8010a58:	4b4c      	ldr	r3, [pc, #304]	@ (8010b8c <network_configure_weights+0x12d4>)
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010a60:	4a4a      	ldr	r2, [pc, #296]	@ (8010b8c <network_configure_weights+0x12d4>)
 8010a62:	6013      	str	r3, [r2, #0]
    conv2d_64_weights_array.data = AI_PTR(g_network_weights_map[0] + 261736);
 8010a64:	4b39      	ldr	r3, [pc, #228]	@ (8010b4c <network_configure_weights+0x1294>)
 8010a66:	681a      	ldr	r2, [r3, #0]
 8010a68:	4b49      	ldr	r3, [pc, #292]	@ (8010b90 <network_configure_weights+0x12d8>)
 8010a6a:	4413      	add	r3, r2
 8010a6c:	4a47      	ldr	r2, [pc, #284]	@ (8010b8c <network_configure_weights+0x12d4>)
 8010a6e:	6093      	str	r3, [r2, #8]
    conv2d_64_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 261736);
 8010a70:	4b36      	ldr	r3, [pc, #216]	@ (8010b4c <network_configure_weights+0x1294>)
 8010a72:	681a      	ldr	r2, [r3, #0]
 8010a74:	4b46      	ldr	r3, [pc, #280]	@ (8010b90 <network_configure_weights+0x12d8>)
 8010a76:	4413      	add	r3, r2
 8010a78:	4a44      	ldr	r2, [pc, #272]	@ (8010b8c <network_configure_weights+0x12d4>)
 8010a7a:	60d3      	str	r3, [r2, #12]
    conv2d_64_bias_array.format |= AI_FMT_FLAG_CONST;
 8010a7c:	4b45      	ldr	r3, [pc, #276]	@ (8010b94 <network_configure_weights+0x12dc>)
 8010a7e:	681b      	ldr	r3, [r3, #0]
 8010a80:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010a84:	4a43      	ldr	r2, [pc, #268]	@ (8010b94 <network_configure_weights+0x12dc>)
 8010a86:	6013      	str	r3, [r2, #0]
    conv2d_64_bias_array.data = AI_PTR(g_network_weights_map[0] + 405096);
 8010a88:	4b30      	ldr	r3, [pc, #192]	@ (8010b4c <network_configure_weights+0x1294>)
 8010a8a:	681a      	ldr	r2, [r3, #0]
 8010a8c:	4b42      	ldr	r3, [pc, #264]	@ (8010b98 <network_configure_weights+0x12e0>)
 8010a8e:	4413      	add	r3, r2
 8010a90:	4a40      	ldr	r2, [pc, #256]	@ (8010b94 <network_configure_weights+0x12dc>)
 8010a92:	6093      	str	r3, [r2, #8]
    conv2d_64_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 405096);
 8010a94:	4b2d      	ldr	r3, [pc, #180]	@ (8010b4c <network_configure_weights+0x1294>)
 8010a96:	681a      	ldr	r2, [r3, #0]
 8010a98:	4b3f      	ldr	r3, [pc, #252]	@ (8010b98 <network_configure_weights+0x12e0>)
 8010a9a:	4413      	add	r3, r2
 8010a9c:	4a3d      	ldr	r2, [pc, #244]	@ (8010b94 <network_configure_weights+0x12dc>)
 8010a9e:	60d3      	str	r3, [r2, #12]
    gemm_66_weights_array.format |= AI_FMT_FLAG_CONST;
 8010aa0:	4b3e      	ldr	r3, [pc, #248]	@ (8010b9c <network_configure_weights+0x12e4>)
 8010aa2:	681b      	ldr	r3, [r3, #0]
 8010aa4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010aa8:	4a3c      	ldr	r2, [pc, #240]	@ (8010b9c <network_configure_weights+0x12e4>)
 8010aaa:	6013      	str	r3, [r2, #0]
    gemm_66_weights_array.data = AI_PTR(g_network_weights_map[0] + 410216);
 8010aac:	4b27      	ldr	r3, [pc, #156]	@ (8010b4c <network_configure_weights+0x1294>)
 8010aae:	681a      	ldr	r2, [r3, #0]
 8010ab0:	4b3b      	ldr	r3, [pc, #236]	@ (8010ba0 <network_configure_weights+0x12e8>)
 8010ab2:	4413      	add	r3, r2
 8010ab4:	4a39      	ldr	r2, [pc, #228]	@ (8010b9c <network_configure_weights+0x12e4>)
 8010ab6:	6093      	str	r3, [r2, #8]
    gemm_66_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 410216);
 8010ab8:	4b24      	ldr	r3, [pc, #144]	@ (8010b4c <network_configure_weights+0x1294>)
 8010aba:	681a      	ldr	r2, [r3, #0]
 8010abc:	4b38      	ldr	r3, [pc, #224]	@ (8010ba0 <network_configure_weights+0x12e8>)
 8010abe:	4413      	add	r3, r2
 8010ac0:	4a36      	ldr	r2, [pc, #216]	@ (8010b9c <network_configure_weights+0x12e4>)
 8010ac2:	60d3      	str	r3, [r2, #12]
    gemm_66_bias_array.format |= AI_FMT_FLAG_CONST;
 8010ac4:	4b37      	ldr	r3, [pc, #220]	@ (8010ba4 <network_configure_weights+0x12ec>)
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010acc:	4a35      	ldr	r2, [pc, #212]	@ (8010ba4 <network_configure_weights+0x12ec>)
 8010ace:	6013      	str	r3, [r2, #0]
    gemm_66_bias_array.data = AI_PTR(g_network_weights_map[0] + 492136);
 8010ad0:	4b1e      	ldr	r3, [pc, #120]	@ (8010b4c <network_configure_weights+0x1294>)
 8010ad2:	681a      	ldr	r2, [r3, #0]
 8010ad4:	4b34      	ldr	r3, [pc, #208]	@ (8010ba8 <network_configure_weights+0x12f0>)
 8010ad6:	4413      	add	r3, r2
 8010ad8:	4a32      	ldr	r2, [pc, #200]	@ (8010ba4 <network_configure_weights+0x12ec>)
 8010ada:	6093      	str	r3, [r2, #8]
    gemm_66_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 492136);
 8010adc:	4b1b      	ldr	r3, [pc, #108]	@ (8010b4c <network_configure_weights+0x1294>)
 8010ade:	681a      	ldr	r2, [r3, #0]
 8010ae0:	4b31      	ldr	r3, [pc, #196]	@ (8010ba8 <network_configure_weights+0x12f0>)
 8010ae2:	4413      	add	r3, r2
 8010ae4:	4a2f      	ldr	r2, [pc, #188]	@ (8010ba4 <network_configure_weights+0x12ec>)
 8010ae6:	60d3      	str	r3, [r2, #12]
    gemm_67_weights_array.format |= AI_FMT_FLAG_CONST;
 8010ae8:	4b30      	ldr	r3, [pc, #192]	@ (8010bac <network_configure_weights+0x12f4>)
 8010aea:	681b      	ldr	r3, [r3, #0]
 8010aec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010af0:	4a2e      	ldr	r2, [pc, #184]	@ (8010bac <network_configure_weights+0x12f4>)
 8010af2:	6013      	str	r3, [r2, #0]
    gemm_67_weights_array.data = AI_PTR(g_network_weights_map[0] + 492392);
 8010af4:	4b15      	ldr	r3, [pc, #84]	@ (8010b4c <network_configure_weights+0x1294>)
 8010af6:	681a      	ldr	r2, [r3, #0]
 8010af8:	4b2d      	ldr	r3, [pc, #180]	@ (8010bb0 <network_configure_weights+0x12f8>)
 8010afa:	4413      	add	r3, r2
 8010afc:	4a2b      	ldr	r2, [pc, #172]	@ (8010bac <network_configure_weights+0x12f4>)
 8010afe:	6093      	str	r3, [r2, #8]
    gemm_67_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 492392);
 8010b00:	4b12      	ldr	r3, [pc, #72]	@ (8010b4c <network_configure_weights+0x1294>)
 8010b02:	681a      	ldr	r2, [r3, #0]
 8010b04:	4b2a      	ldr	r3, [pc, #168]	@ (8010bb0 <network_configure_weights+0x12f8>)
 8010b06:	4413      	add	r3, r2
 8010b08:	4a28      	ldr	r2, [pc, #160]	@ (8010bac <network_configure_weights+0x12f4>)
 8010b0a:	60d3      	str	r3, [r2, #12]
    gemm_67_bias_array.format |= AI_FMT_FLAG_CONST;
 8010b0c:	4b29      	ldr	r3, [pc, #164]	@ (8010bb4 <network_configure_weights+0x12fc>)
 8010b0e:	681b      	ldr	r3, [r3, #0]
 8010b10:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010b14:	4a27      	ldr	r2, [pc, #156]	@ (8010bb4 <network_configure_weights+0x12fc>)
 8010b16:	6013      	str	r3, [r2, #0]
    gemm_67_bias_array.data = AI_PTR(g_network_weights_map[0] + 492712);
 8010b18:	4b0c      	ldr	r3, [pc, #48]	@ (8010b4c <network_configure_weights+0x1294>)
 8010b1a:	681a      	ldr	r2, [r3, #0]
 8010b1c:	4b26      	ldr	r3, [pc, #152]	@ (8010bb8 <network_configure_weights+0x1300>)
 8010b1e:	4413      	add	r3, r2
 8010b20:	4a24      	ldr	r2, [pc, #144]	@ (8010bb4 <network_configure_weights+0x12fc>)
 8010b22:	6093      	str	r3, [r2, #8]
    gemm_67_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 492712);
 8010b24:	4b09      	ldr	r3, [pc, #36]	@ (8010b4c <network_configure_weights+0x1294>)
 8010b26:	681a      	ldr	r2, [r3, #0]
 8010b28:	4b23      	ldr	r3, [pc, #140]	@ (8010bb8 <network_configure_weights+0x1300>)
 8010b2a:	4413      	add	r3, r2
 8010b2c:	4a21      	ldr	r2, [pc, #132]	@ (8010bb4 <network_configure_weights+0x12fc>)
 8010b2e:	60d3      	str	r3, [r2, #12]
    return true;
 8010b30:	2301      	movs	r3, #1
 8010b32:	e005      	b.n	8010b40 <network_configure_weights+0x1288>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8010b34:	2212      	movs	r2, #18
 8010b36:	2130      	movs	r1, #48	@ 0x30
 8010b38:	6878      	ldr	r0, [r7, #4]
 8010b3a:	f000 fa4d 	bl	8010fd8 <ai_platform_network_set_error>
  return false;
 8010b3e:	2300      	movs	r3, #0
}
 8010b40:	4618      	mov	r0, r3
 8010b42:	3708      	adds	r7, #8
 8010b44:	46bd      	mov	sp, r7
 8010b46:	bd80      	pop	{r7, pc}
 8010b48:	24000c38 	.word	0x24000c38
 8010b4c:	24041260 	.word	0x24041260
 8010b50:	0002bf78 	.word	0x0002bf78
 8010b54:	24000c48 	.word	0x24000c48
 8010b58:	000308f8 	.word	0x000308f8
 8010b5c:	24000c58 	.word	0x24000c58
 8010b60:	000309d8 	.word	0x000309d8
 8010b64:	24000c68 	.word	0x24000c68
 8010b68:	00035358 	.word	0x00035358
 8010b6c:	24000c78 	.word	0x24000c78
 8010b70:	00035898 	.word	0x00035898
 8010b74:	24000c88 	.word	0x24000c88
 8010b78:	00036468 	.word	0x00036468
 8010b7c:	24000c98 	.word	0x24000c98
 8010b80:	000369a8 	.word	0x000369a8
 8010b84:	24000ca8 	.word	0x24000ca8
 8010b88:	0003fca8 	.word	0x0003fca8
 8010b8c:	24000cb8 	.word	0x24000cb8
 8010b90:	0003fe68 	.word	0x0003fe68
 8010b94:	24000cc8 	.word	0x24000cc8
 8010b98:	00062e68 	.word	0x00062e68
 8010b9c:	24000cd8 	.word	0x24000cd8
 8010ba0:	00064268 	.word	0x00064268
 8010ba4:	24000ce8 	.word	0x24000ce8
 8010ba8:	00078268 	.word	0x00078268
 8010bac:	24000cf8 	.word	0x24000cf8
 8010bb0:	00078368 	.word	0x00078368
 8010bb4:	24000d08 	.word	0x24000d08
 8010bb8:	000784a8 	.word	0x000784a8

08010bbc <ai_network_get_error>:
}


AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 8010bbc:	b580      	push	{r7, lr}
 8010bbe:	b082      	sub	sp, #8
 8010bc0:	af00      	add	r7, sp, #0
 8010bc2:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8010bc4:	6878      	ldr	r0, [r7, #4]
 8010bc6:	f000 f9fb 	bl	8010fc0 <ai_platform_network_get_error>
 8010bca:	4603      	mov	r3, r0
}
 8010bcc:	4618      	mov	r0, r3
 8010bce:	3708      	adds	r7, #8
 8010bd0:	46bd      	mov	sp, r7
 8010bd2:	bd80      	pop	{r7, pc}

08010bd4 <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8010bd4:	b580      	push	{r7, lr}
 8010bd6:	b084      	sub	sp, #16
 8010bd8:	af02      	add	r7, sp, #8
 8010bda:	6078      	str	r0, [r7, #4]
 8010bdc:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8010bde:	2300      	movs	r3, #0
 8010be0:	9301      	str	r3, [sp, #4]
 8010be2:	2305      	movs	r3, #5
 8010be4:	9300      	str	r3, [sp, #0]
 8010be6:	2301      	movs	r3, #1
 8010be8:	4a04      	ldr	r2, [pc, #16]	@ (8010bfc <ai_network_create+0x28>)
 8010bea:	6839      	ldr	r1, [r7, #0]
 8010bec:	6878      	ldr	r0, [r7, #4]
 8010bee:	f000 fae9 	bl	80111c4 <ai_platform_network_create>
 8010bf2:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8010bf4:	4618      	mov	r0, r3
 8010bf6:	3708      	adds	r7, #8
 8010bf8:	46bd      	mov	sp, r7
 8010bfa:	bd80      	pop	{r7, pc}
 8010bfc:	24007758 	.word	0x24007758

08010c00 <ai_network_inputs_get>:
}


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8010c00:	b580      	push	{r7, lr}
 8010c02:	b082      	sub	sp, #8
 8010c04:	af00      	add	r7, sp, #0
 8010c06:	6078      	str	r0, [r7, #4]
 8010c08:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d104      	bne.n	8010c1a <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8010c10:	4b06      	ldr	r3, [pc, #24]	@ (8010c2c <ai_network_inputs_get+0x2c>)
 8010c12:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	4a06      	ldr	r2, [pc, #24]	@ (8010c30 <ai_network_inputs_get+0x30>)
 8010c18:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8010c1a:	6839      	ldr	r1, [r7, #0]
 8010c1c:	6878      	ldr	r0, [r7, #4]
 8010c1e:	f000 f9e1 	bl	8010fe4 <ai_platform_inputs_get>
 8010c22:	4603      	mov	r3, r0
}
 8010c24:	4618      	mov	r0, r3
 8010c26:	3708      	adds	r7, #8
 8010c28:	46bd      	mov	sp, r7
 8010c2a:	bd80      	pop	{r7, pc}
 8010c2c:	24007758 	.word	0x24007758
 8010c30:	a1c00100 	.word	0xa1c00100

08010c34 <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8010c34:	b580      	push	{r7, lr}
 8010c36:	b082      	sub	sp, #8
 8010c38:	af00      	add	r7, sp, #0
 8010c3a:	6078      	str	r0, [r7, #4]
 8010c3c:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d104      	bne.n	8010c4e <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8010c44:	4b06      	ldr	r3, [pc, #24]	@ (8010c60 <ai_network_outputs_get+0x2c>)
 8010c46:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	4a06      	ldr	r2, [pc, #24]	@ (8010c64 <ai_network_outputs_get+0x30>)
 8010c4c:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8010c4e:	6839      	ldr	r1, [r7, #0]
 8010c50:	6878      	ldr	r0, [r7, #4]
 8010c52:	f000 fa41 	bl	80110d8 <ai_platform_outputs_get>
 8010c56:	4603      	mov	r3, r0
}
 8010c58:	4618      	mov	r0, r3
 8010c5a:	3708      	adds	r7, #8
 8010c5c:	46bd      	mov	sp, r7
 8010c5e:	bd80      	pop	{r7, pc}
 8010c60:	24007758 	.word	0x24007758
 8010c64:	a1c00100 	.word	0xa1c00100

08010c68 <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8010c68:	b580      	push	{r7, lr}
 8010c6a:	b084      	sub	sp, #16
 8010c6c:	af00      	add	r7, sp, #0
 8010c6e:	6078      	str	r0, [r7, #4]
 8010c70:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 8010c72:	6839      	ldr	r1, [r7, #0]
 8010c74:	6878      	ldr	r0, [r7, #4]
 8010c76:	f000 fae7 	bl	8011248 <ai_platform_network_init>
 8010c7a:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 8010c7c:	2301      	movs	r3, #1
 8010c7e:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d101      	bne.n	8010c8a <ai_network_init+0x22>
 8010c86:	2300      	movs	r3, #0
 8010c88:	e026      	b.n	8010cd8 <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 8010c8a:	6839      	ldr	r1, [r7, #0]
 8010c8c:	68f8      	ldr	r0, [r7, #12]
 8010c8e:	f7fe fe13 	bl	800f8b8 <network_configure_weights>
 8010c92:	4603      	mov	r3, r0
 8010c94:	461a      	mov	r2, r3
 8010c96:	7afb      	ldrb	r3, [r7, #11]
 8010c98:	4013      	ands	r3, r2
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	bf14      	ite	ne
 8010c9e:	2301      	movne	r3, #1
 8010ca0:	2300      	moveq	r3, #0
 8010ca2:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 8010ca4:	6839      	ldr	r1, [r7, #0]
 8010ca6:	68f8      	ldr	r0, [r7, #12]
 8010ca8:	f7fd fe34 	bl	800e914 <network_configure_activations>
 8010cac:	4603      	mov	r3, r0
 8010cae:	461a      	mov	r2, r3
 8010cb0:	7afb      	ldrb	r3, [r7, #11]
 8010cb2:	4013      	ands	r3, r2
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	bf14      	ite	ne
 8010cb8:	2301      	movne	r3, #1
 8010cba:	2300      	moveq	r3, #0
 8010cbc:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8010cbe:	6878      	ldr	r0, [r7, #4]
 8010cc0:	f000 fb64 	bl	801138c <ai_platform_network_post_init>
 8010cc4:	4603      	mov	r3, r0
 8010cc6:	461a      	mov	r2, r3
 8010cc8:	7afb      	ldrb	r3, [r7, #11]
 8010cca:	4013      	ands	r3, r2
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	bf14      	ite	ne
 8010cd0:	2301      	movne	r3, #1
 8010cd2:	2300      	moveq	r3, #0
 8010cd4:	72fb      	strb	r3, [r7, #11]

  return ok;
 8010cd6:	7afb      	ldrb	r3, [r7, #11]
}
 8010cd8:	4618      	mov	r0, r3
 8010cda:	3710      	adds	r7, #16
 8010cdc:	46bd      	mov	sp, r7
 8010cde:	bd80      	pop	{r7, pc}

08010ce0 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8010ce0:	b580      	push	{r7, lr}
 8010ce2:	b084      	sub	sp, #16
 8010ce4:	af00      	add	r7, sp, #0
 8010ce6:	60f8      	str	r0, [r7, #12]
 8010ce8:	60b9      	str	r1, [r7, #8]
 8010cea:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8010cec:	687a      	ldr	r2, [r7, #4]
 8010cee:	68b9      	ldr	r1, [r7, #8]
 8010cf0:	68f8      	ldr	r0, [r7, #12]
 8010cf2:	f000 fb77 	bl	80113e4 <ai_platform_network_process>
 8010cf6:	4603      	mov	r3, r0
}
 8010cf8:	4618      	mov	r0, r3
 8010cfa:	3710      	adds	r7, #16
 8010cfc:	46bd      	mov	sp, r7
 8010cfe:	bd80      	pop	{r7, pc}

08010d00 <ai_network_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_activations_buffer_get(const ai_handle ptr)
{
 8010d00:	b4b0      	push	{r4, r5, r7}
 8010d02:	b08f      	sub	sp, #60	@ 0x3c
 8010d04:	af00      	add	r7, sp, #0
 8010d06:	6078      	str	r0, [r7, #4]
 8010d08:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8010d0a:	4b15      	ldr	r3, [pc, #84]	@ (8010d60 <ai_network_data_activations_buffer_get+0x60>)
 8010d0c:	61fb      	str	r3, [r7, #28]
 8010d0e:	683b      	ldr	r3, [r7, #0]
 8010d10:	623b      	str	r3, [r7, #32]
 8010d12:	2300      	movs	r3, #0
 8010d14:	627b      	str	r3, [r7, #36]	@ 0x24
 8010d16:	2300      	movs	r3, #0
 8010d18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010d1a:	f44f 33fd 	mov.w	r3, #129536	@ 0x1fa00
 8010d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010d20:	2301      	movs	r3, #1
 8010d22:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8010d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d28:	2204      	movs	r2, #4
 8010d2a:	f362 231f 	bfi	r3, r2, #8, #24
 8010d2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8010d30:	4b0c      	ldr	r3, [pc, #48]	@ (8010d64 <ai_network_data_activations_buffer_get+0x64>)
 8010d32:	f107 040c 	add.w	r4, r7, #12
 8010d36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8010d38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8010d3c:	f107 030c 	add.w	r3, r7, #12
 8010d40:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_ACTIVATIONS_SIZE, 1, AI_NETWORK_DATA_ACTIVATIONS_COUNT),
    AI_NETWORK_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	461d      	mov	r5, r3
 8010d46:	f107 041c 	add.w	r4, r7, #28
 8010d4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8010d4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8010d4e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8010d52:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8010d56:	6878      	ldr	r0, [r7, #4]
 8010d58:	373c      	adds	r7, #60	@ 0x3c
 8010d5a:	46bd      	mov	sp, r7
 8010d5c:	bcb0      	pop	{r4, r5, r7}
 8010d5e:	4770      	bx	lr
 8010d60:	00040440 	.word	0x00040440
 8010d64:	080198c4 	.word	0x080198c4

08010d68 <ai_network_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_weights_buffer_get(const ai_handle ptr)
{
 8010d68:	b4b0      	push	{r4, r5, r7}
 8010d6a:	b08f      	sub	sp, #60	@ 0x3c
 8010d6c:	af00      	add	r7, sp, #0
 8010d6e:	6078      	str	r0, [r7, #4]
 8010d70:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8010d72:	4b15      	ldr	r3, [pc, #84]	@ (8010dc8 <ai_network_data_weights_buffer_get+0x60>)
 8010d74:	61fb      	str	r3, [r7, #28]
 8010d76:	683b      	ldr	r3, [r7, #0]
 8010d78:	623b      	str	r3, [r7, #32]
 8010d7a:	2300      	movs	r3, #0
 8010d7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8010d7e:	2300      	movs	r3, #0
 8010d80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010d82:	4b12      	ldr	r3, [pc, #72]	@ (8010dcc <ai_network_data_weights_buffer_get+0x64>)
 8010d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010d86:	2301      	movs	r3, #1
 8010d88:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8010d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d8e:	2204      	movs	r2, #4
 8010d90:	f362 231f 	bfi	r3, r2, #8, #24
 8010d94:	633b      	str	r3, [r7, #48]	@ 0x30
 8010d96:	4b0e      	ldr	r3, [pc, #56]	@ (8010dd0 <ai_network_data_weights_buffer_get+0x68>)
 8010d98:	f107 040c 	add.w	r4, r7, #12
 8010d9c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8010d9e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8010da2:	f107 030c 	add.w	r3, r7, #12
 8010da6:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_WEIGHTS_SIZE, 1, AI_NETWORK_DATA_WEIGHTS_COUNT),
    AI_NETWORK_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	461d      	mov	r5, r3
 8010dac:	f107 041c 	add.w	r4, r7, #28
 8010db0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8010db2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8010db4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8010db8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8010dbc:	6878      	ldr	r0, [r7, #4]
 8010dbe:	373c      	adds	r7, #60	@ 0x3c
 8010dc0:	46bd      	mov	sp, r7
 8010dc2:	bcb0      	pop	{r4, r5, r7}
 8010dc4:	4770      	bx	lr
 8010dc6:	bf00      	nop
 8010dc8:	40040440 	.word	0x40040440
 8010dcc:	000784bc 	.word	0x000784bc
 8010dd0:	080198d4 	.word	0x080198d4

08010dd4 <ai_network_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_network_data_weights_get(void)
{
 8010dd4:	b480      	push	{r7}
 8010dd6:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_network_weights_table);
 8010dd8:	4b02      	ldr	r3, [pc, #8]	@ (8010de4 <ai_network_data_weights_get+0x10>)

}
 8010dda:	4618      	mov	r0, r3
 8010ddc:	46bd      	mov	sp, r7
 8010dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010de2:	4770      	bx	lr
 8010de4:	240077fc 	.word	0x240077fc

08010de8 <ai_buffer_get_size>:
 8010de8:	b348      	cbz	r0, 8010e3e <ai_buffer_get_size+0x56>
 8010dea:	4b15      	ldr	r3, [pc, #84]	@ (8010e40 <ai_buffer_get_size+0x58>)
 8010dec:	b430      	push	{r4, r5}
 8010dee:	6802      	ldr	r2, [r0, #0]
 8010df0:	4d14      	ldr	r5, [pc, #80]	@ (8010e44 <ai_buffer_get_size+0x5c>)
 8010df2:	4013      	ands	r3, r2
 8010df4:	6984      	ldr	r4, [r0, #24]
 8010df6:	42ab      	cmp	r3, r5
 8010df8:	6862      	ldr	r2, [r4, #4]
 8010dfa:	d103      	bne.n	8010e04 <ai_buffer_get_size+0x1c>
 8010dfc:	b111      	cbz	r1, 8010e04 <ai_buffer_get_size+0x1c>
 8010dfe:	321f      	adds	r2, #31
 8010e00:	f022 021f 	bic.w	r2, r2, #31
 8010e04:	7d03      	ldrb	r3, [r0, #20]
 8010e06:	6941      	ldr	r1, [r0, #20]
 8010e08:	f1a3 0301 	sub.w	r3, r3, #1
 8010e0c:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8010e10:	fab3 f383 	clz	r3, r3
 8010e14:	095b      	lsrs	r3, r3, #5
 8010e16:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8010e1a:	da0c      	bge.n	8010e36 <ai_buffer_get_size+0x4e>
 8010e1c:	2b01      	cmp	r3, #1
 8010e1e:	d103      	bne.n	8010e28 <ai_buffer_get_size+0x40>
 8010e20:	2802      	cmp	r0, #2
 8010e22:	f04f 0302 	mov.w	r3, #2
 8010e26:	d006      	beq.n	8010e36 <ai_buffer_get_size+0x4e>
 8010e28:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8010e2c:	3301      	adds	r3, #1
 8010e2e:	4298      	cmp	r0, r3
 8010e30:	fb01 f202 	mul.w	r2, r1, r2
 8010e34:	d1f2      	bne.n	8010e1c <ai_buffer_get_size+0x34>
 8010e36:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8010e3a:	bc30      	pop	{r4, r5}
 8010e3c:	4770      	bx	lr
 8010e3e:	4770      	bx	lr
 8010e40:	017fffff 	.word	0x017fffff
 8010e44:	000400c0 	.word	0x000400c0

08010e48 <ai_buffer_array_sane>:
 8010e48:	b138      	cbz	r0, 8010e5a <ai_buffer_array_sane+0x12>
 8010e4a:	6843      	ldr	r3, [r0, #4]
 8010e4c:	b123      	cbz	r3, 8010e58 <ai_buffer_array_sane+0x10>
 8010e4e:	8840      	ldrh	r0, [r0, #2]
 8010e50:	3800      	subs	r0, #0
 8010e52:	bf18      	it	ne
 8010e54:	2001      	movne	r0, #1
 8010e56:	4770      	bx	lr
 8010e58:	4618      	mov	r0, r3
 8010e5a:	4770      	bx	lr

08010e5c <ai_platform_get_weights_map>:
 8010e5c:	2900      	cmp	r1, #0
 8010e5e:	bf18      	it	ne
 8010e60:	2800      	cmpne	r0, #0
 8010e62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e64:	bf0c      	ite	eq
 8010e66:	2401      	moveq	r4, #1
 8010e68:	2400      	movne	r4, #0
 8010e6a:	2a00      	cmp	r2, #0
 8010e6c:	bf08      	it	eq
 8010e6e:	f044 0401 	orreq.w	r4, r4, #1
 8010e72:	b114      	cbz	r4, 8010e7a <ai_platform_get_weights_map+0x1e>
 8010e74:	2400      	movs	r4, #0
 8010e76:	4620      	mov	r0, r4
 8010e78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e7a:	4616      	mov	r6, r2
 8010e7c:	4b22      	ldr	r3, [pc, #136]	@ (8010f08 <ai_platform_get_weights_map+0xac>)
 8010e7e:	6812      	ldr	r2, [r2, #0]
 8010e80:	4605      	mov	r5, r0
 8010e82:	460f      	mov	r7, r1
 8010e84:	429a      	cmp	r2, r3
 8010e86:	d024      	beq.n	8010ed2 <ai_platform_get_weights_map+0x76>
 8010e88:	6870      	ldr	r0, [r6, #4]
 8010e8a:	2800      	cmp	r0, #0
 8010e8c:	d0f2      	beq.n	8010e74 <ai_platform_get_weights_map+0x18>
 8010e8e:	6806      	ldr	r6, [r0, #0]
 8010e90:	429e      	cmp	r6, r3
 8010e92:	d006      	beq.n	8010ea2 <ai_platform_get_weights_map+0x46>
 8010e94:	f1a1 0401 	sub.w	r4, r1, #1
 8010e98:	6028      	str	r0, [r5, #0]
 8010e9a:	fab4 f484 	clz	r4, r4
 8010e9e:	0964      	lsrs	r4, r4, #5
 8010ea0:	e7e9      	b.n	8010e76 <ai_platform_get_weights_map+0x1a>
 8010ea2:	3d04      	subs	r5, #4
 8010ea4:	4601      	mov	r1, r0
 8010ea6:	4623      	mov	r3, r4
 8010ea8:	e004      	b.n	8010eb4 <ai_platform_get_weights_map+0x58>
 8010eaa:	3301      	adds	r3, #1
 8010eac:	f845 2f04 	str.w	r2, [r5, #4]!
 8010eb0:	429f      	cmp	r7, r3
 8010eb2:	d903      	bls.n	8010ebc <ai_platform_get_weights_map+0x60>
 8010eb4:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8010eb8:	42b2      	cmp	r2, r6
 8010eba:	d1f6      	bne.n	8010eaa <ai_platform_get_weights_map+0x4e>
 8010ebc:	429f      	cmp	r7, r3
 8010ebe:	d1da      	bne.n	8010e76 <ai_platform_get_weights_map+0x1a>
 8010ec0:	1c79      	adds	r1, r7, #1
 8010ec2:	4b11      	ldr	r3, [pc, #68]	@ (8010f08 <ai_platform_get_weights_map+0xac>)
 8010ec4:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 8010ec8:	1ae4      	subs	r4, r4, r3
 8010eca:	fab4 f484 	clz	r4, r4
 8010ece:	0964      	lsrs	r4, r4, #5
 8010ed0:	e7d1      	b.n	8010e76 <ai_platform_get_weights_map+0x1a>
 8010ed2:	1d30      	adds	r0, r6, #4
 8010ed4:	f7ff ffb8 	bl	8010e48 <ai_buffer_array_sane>
 8010ed8:	2800      	cmp	r0, #0
 8010eda:	d0cb      	beq.n	8010e74 <ai_platform_get_weights_map+0x18>
 8010edc:	88f3      	ldrh	r3, [r6, #6]
 8010ede:	429f      	cmp	r7, r3
 8010ee0:	d1c8      	bne.n	8010e74 <ai_platform_get_weights_map+0x18>
 8010ee2:	3d04      	subs	r5, #4
 8010ee4:	4622      	mov	r2, r4
 8010ee6:	e004      	b.n	8010ef2 <ai_platform_get_weights_map+0x96>
 8010ee8:	3201      	adds	r2, #1
 8010eea:	f845 3f04 	str.w	r3, [r5, #4]!
 8010eee:	4297      	cmp	r7, r2
 8010ef0:	d905      	bls.n	8010efe <ai_platform_get_weights_map+0xa2>
 8010ef2:	68b3      	ldr	r3, [r6, #8]
 8010ef4:	4423      	add	r3, r4
 8010ef6:	341c      	adds	r4, #28
 8010ef8:	685b      	ldr	r3, [r3, #4]
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d1f4      	bne.n	8010ee8 <ai_platform_get_weights_map+0x8c>
 8010efe:	1abc      	subs	r4, r7, r2
 8010f00:	fab4 f484 	clz	r4, r4
 8010f04:	0964      	lsrs	r4, r4, #5
 8010f06:	e7b6      	b.n	8010e76 <ai_platform_get_weights_map+0x1a>
 8010f08:	a1facade 	.word	0xa1facade

08010f0c <ai_platform_get_activations_map>:
 8010f0c:	2900      	cmp	r1, #0
 8010f0e:	bf18      	it	ne
 8010f10:	2800      	cmpne	r0, #0
 8010f12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f14:	bf0c      	ite	eq
 8010f16:	2401      	moveq	r4, #1
 8010f18:	2400      	movne	r4, #0
 8010f1a:	2a00      	cmp	r2, #0
 8010f1c:	bf08      	it	eq
 8010f1e:	f044 0401 	orreq.w	r4, r4, #1
 8010f22:	b114      	cbz	r4, 8010f2a <ai_platform_get_activations_map+0x1e>
 8010f24:	2400      	movs	r4, #0
 8010f26:	4620      	mov	r0, r4
 8010f28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010f2a:	4616      	mov	r6, r2
 8010f2c:	4b23      	ldr	r3, [pc, #140]	@ (8010fbc <ai_platform_get_activations_map+0xb0>)
 8010f2e:	6812      	ldr	r2, [r2, #0]
 8010f30:	4605      	mov	r5, r0
 8010f32:	460f      	mov	r7, r1
 8010f34:	429a      	cmp	r2, r3
 8010f36:	d024      	beq.n	8010f82 <ai_platform_get_activations_map+0x76>
 8010f38:	6a30      	ldr	r0, [r6, #32]
 8010f3a:	2800      	cmp	r0, #0
 8010f3c:	d0f2      	beq.n	8010f24 <ai_platform_get_activations_map+0x18>
 8010f3e:	6806      	ldr	r6, [r0, #0]
 8010f40:	429e      	cmp	r6, r3
 8010f42:	d006      	beq.n	8010f52 <ai_platform_get_activations_map+0x46>
 8010f44:	f1a1 0401 	sub.w	r4, r1, #1
 8010f48:	6028      	str	r0, [r5, #0]
 8010f4a:	fab4 f484 	clz	r4, r4
 8010f4e:	0964      	lsrs	r4, r4, #5
 8010f50:	e7e9      	b.n	8010f26 <ai_platform_get_activations_map+0x1a>
 8010f52:	3d04      	subs	r5, #4
 8010f54:	4601      	mov	r1, r0
 8010f56:	4623      	mov	r3, r4
 8010f58:	e004      	b.n	8010f64 <ai_platform_get_activations_map+0x58>
 8010f5a:	3301      	adds	r3, #1
 8010f5c:	f845 2f04 	str.w	r2, [r5, #4]!
 8010f60:	429f      	cmp	r7, r3
 8010f62:	d903      	bls.n	8010f6c <ai_platform_get_activations_map+0x60>
 8010f64:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8010f68:	42b2      	cmp	r2, r6
 8010f6a:	d1f6      	bne.n	8010f5a <ai_platform_get_activations_map+0x4e>
 8010f6c:	429f      	cmp	r7, r3
 8010f6e:	d1da      	bne.n	8010f26 <ai_platform_get_activations_map+0x1a>
 8010f70:	1c79      	adds	r1, r7, #1
 8010f72:	4b12      	ldr	r3, [pc, #72]	@ (8010fbc <ai_platform_get_activations_map+0xb0>)
 8010f74:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 8010f78:	1ae4      	subs	r4, r4, r3
 8010f7a:	fab4 f484 	clz	r4, r4
 8010f7e:	0964      	lsrs	r4, r4, #5
 8010f80:	e7d1      	b.n	8010f26 <ai_platform_get_activations_map+0x1a>
 8010f82:	f106 000c 	add.w	r0, r6, #12
 8010f86:	f7ff ff5f 	bl	8010e48 <ai_buffer_array_sane>
 8010f8a:	2800      	cmp	r0, #0
 8010f8c:	d0ca      	beq.n	8010f24 <ai_platform_get_activations_map+0x18>
 8010f8e:	89f3      	ldrh	r3, [r6, #14]
 8010f90:	429f      	cmp	r7, r3
 8010f92:	d1c7      	bne.n	8010f24 <ai_platform_get_activations_map+0x18>
 8010f94:	3d04      	subs	r5, #4
 8010f96:	4622      	mov	r2, r4
 8010f98:	e004      	b.n	8010fa4 <ai_platform_get_activations_map+0x98>
 8010f9a:	3201      	adds	r2, #1
 8010f9c:	f845 3f04 	str.w	r3, [r5, #4]!
 8010fa0:	4297      	cmp	r7, r2
 8010fa2:	d905      	bls.n	8010fb0 <ai_platform_get_activations_map+0xa4>
 8010fa4:	6933      	ldr	r3, [r6, #16]
 8010fa6:	4423      	add	r3, r4
 8010fa8:	341c      	adds	r4, #28
 8010faa:	685b      	ldr	r3, [r3, #4]
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d1f4      	bne.n	8010f9a <ai_platform_get_activations_map+0x8e>
 8010fb0:	1abc      	subs	r4, r7, r2
 8010fb2:	fab4 f484 	clz	r4, r4
 8010fb6:	0964      	lsrs	r4, r4, #5
 8010fb8:	e7b5      	b.n	8010f26 <ai_platform_get_activations_map+0x1a>
 8010fba:	bf00      	nop
 8010fbc:	a1facade 	.word	0xa1facade

08010fc0 <ai_platform_network_get_error>:
 8010fc0:	4b04      	ldr	r3, [pc, #16]	@ (8010fd4 <ai_platform_network_get_error+0x14>)
 8010fc2:	6802      	ldr	r2, [r0, #0]
 8010fc4:	4393      	bics	r3, r2
 8010fc6:	d102      	bne.n	8010fce <ai_platform_network_get_error+0xe>
 8010fc8:	300c      	adds	r0, #12
 8010fca:	f000 bc33 	b.w	8011834 <core_get_error>
 8010fce:	f241 0010 	movw	r0, #4112	@ 0x1010
 8010fd2:	4770      	bx	lr
 8010fd4:	a1c00100 	.word	0xa1c00100

08010fd8 <ai_platform_network_set_error>:
 8010fd8:	b110      	cbz	r0, 8010fe0 <ai_platform_network_set_error+0x8>
 8010fda:	300c      	adds	r0, #12
 8010fdc:	f000 bc30 	b.w	8011840 <core_set_error>
 8010fe0:	4770      	bx	lr
 8010fe2:	bf00      	nop

08010fe4 <ai_platform_inputs_get>:
 8010fe4:	4b3b      	ldr	r3, [pc, #236]	@ (80110d4 <ai_platform_inputs_get+0xf0>)
 8010fe6:	6802      	ldr	r2, [r0, #0]
 8010fe8:	4393      	bics	r3, r2
 8010fea:	d168      	bne.n	80110be <ai_platform_inputs_get+0xda>
 8010fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ff0:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8010ff2:	b085      	sub	sp, #20
 8010ff4:	4605      	mov	r5, r0
 8010ff6:	460f      	mov	r7, r1
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	d053      	beq.n	80110a4 <ai_platform_inputs_get+0xc0>
 8010ffc:	f8d0 b034 	ldr.w	fp, [r0, #52]	@ 0x34
 8011000:	f1bb 0f00 	cmp.w	fp, #0
 8011004:	d04e      	beq.n	80110a4 <ai_platform_inputs_get+0xc0>
 8011006:	f04f 0a00 	mov.w	sl, #0
 801100a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801100e:	4656      	mov	r6, sl
 8011010:	46d1      	mov	r9, sl
 8011012:	46da      	mov	sl, fp
 8011014:	e016      	b.n	8011044 <ai_platform_inputs_get+0x60>
 8011016:	9a01      	ldr	r2, [sp, #4]
 8011018:	2301      	movs	r3, #1
 801101a:	f84b 3002 	str.w	r3, [fp, r2]
 801101e:	69aa      	ldr	r2, [r5, #24]
 8011020:	f04f 0301 	mov.w	r3, #1
 8011024:	6855      	ldr	r5, [r2, #4]
 8011026:	6020      	str	r0, [r4, #0]
 8011028:	3601      	adds	r6, #1
 801102a:	7523      	strb	r3, [r4, #20]
 801102c:	f109 091c 	add.w	r9, r9, #28
 8011030:	6960      	ldr	r0, [r4, #20]
 8011032:	2300      	movs	r3, #0
 8011034:	f368 201f 	bfi	r0, r8, #8, #24
 8011038:	e9c4 c701 	strd	ip, r7, [r4, #4]
 801103c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8011040:	e9c4 0105 	strd	r0, r1, [r4, #20]
 8011044:	f8ba 3000 	ldrh.w	r3, [sl]
 8011048:	00f2      	lsls	r2, r6, #3
 801104a:	42b3      	cmp	r3, r6
 801104c:	9201      	str	r2, [sp, #4]
 801104e:	d938      	bls.n	80110c2 <ai_platform_inputs_get+0xde>
 8011050:	f8da 3004 	ldr.w	r3, [sl, #4]
 8011054:	2b00      	cmp	r3, #0
 8011056:	d034      	beq.n	80110c2 <ai_platform_inputs_get+0xde>
 8011058:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 801105c:	2d00      	cmp	r5, #0
 801105e:	d030      	beq.n	80110c2 <ai_platform_inputs_get+0xde>
 8011060:	f8da 3008 	ldr.w	r3, [sl, #8]
 8011064:	69a8      	ldr	r0, [r5, #24]
 8011066:	68e9      	ldr	r1, [r5, #12]
 8011068:	6800      	ldr	r0, [r0, #0]
 801106a:	9100      	str	r1, [sp, #0]
 801106c:	e9d3 4b01 	ldrd	r4, fp, [r3, #4]
 8011070:	68ab      	ldr	r3, [r5, #8]
 8011072:	eb0b 07c6 	add.w	r7, fp, r6, lsl #3
 8011076:	444c      	add	r4, r9
 8011078:	f3c3 2817 	ubfx	r8, r3, #8, #24
 801107c:	f006 f922 	bl	80172c4 <ai_array_to_buffer_fmt>
 8011080:	69aa      	ldr	r2, [r5, #24]
 8011082:	9900      	ldr	r1, [sp, #0]
 8011084:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8011088:	2f00      	cmp	r7, #0
 801108a:	d0c9      	beq.n	8011020 <ai_platform_inputs_get+0x3c>
 801108c:	2200      	movs	r2, #0
 801108e:	f84b 2036 	str.w	r2, [fp, r6, lsl #3]
 8011092:	682a      	ldr	r2, [r5, #0]
 8011094:	607a      	str	r2, [r7, #4]
 8011096:	b112      	cbz	r2, 801109e <ai_platform_inputs_get+0xba>
 8011098:	8852      	ldrh	r2, [r2, #2]
 801109a:	2a00      	cmp	r2, #0
 801109c:	d1bb      	bne.n	8011016 <ai_platform_inputs_get+0x32>
 801109e:	69aa      	ldr	r2, [r5, #24]
 80110a0:	2700      	movs	r7, #0
 80110a2:	e7bd      	b.n	8011020 <ai_platform_inputs_get+0x3c>
 80110a4:	2600      	movs	r6, #0
 80110a6:	2218      	movs	r2, #24
 80110a8:	2111      	movs	r1, #17
 80110aa:	f105 000c 	add.w	r0, r5, #12
 80110ae:	f000 fbc7 	bl	8011840 <core_set_error>
 80110b2:	4630      	mov	r0, r6
 80110b4:	b107      	cbz	r7, 80110b8 <ai_platform_inputs_get+0xd4>
 80110b6:	803e      	strh	r6, [r7, #0]
 80110b8:	b005      	add	sp, #20
 80110ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110be:	2000      	movs	r0, #0
 80110c0:	4770      	bx	lr
 80110c2:	b2b6      	uxth	r6, r6
 80110c4:	e9dd 5702 	ldrd	r5, r7, [sp, #8]
 80110c8:	2e00      	cmp	r6, #0
 80110ca:	d0eb      	beq.n	80110a4 <ai_platform_inputs_get+0xc0>
 80110cc:	f8da 3008 	ldr.w	r3, [sl, #8]
 80110d0:	6858      	ldr	r0, [r3, #4]
 80110d2:	e7ef      	b.n	80110b4 <ai_platform_inputs_get+0xd0>
 80110d4:	a1c00100 	.word	0xa1c00100

080110d8 <ai_platform_outputs_get>:
 80110d8:	4b39      	ldr	r3, [pc, #228]	@ (80111c0 <ai_platform_outputs_get+0xe8>)
 80110da:	6802      	ldr	r2, [r0, #0]
 80110dc:	4393      	bics	r3, r2
 80110de:	d16d      	bne.n	80111bc <ai_platform_outputs_get+0xe4>
 80110e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110e4:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 80110e6:	b085      	sub	sp, #20
 80110e8:	4605      	mov	r5, r0
 80110ea:	460f      	mov	r7, r1
 80110ec:	2b01      	cmp	r3, #1
 80110ee:	d94f      	bls.n	8011190 <ai_platform_outputs_get+0xb8>
 80110f0:	f04f 0a00 	mov.w	sl, #0
 80110f4:	f8d0 b034 	ldr.w	fp, [r0, #52]	@ 0x34
 80110f8:	4656      	mov	r6, sl
 80110fa:	46d1      	mov	r9, sl
 80110fc:	46da      	mov	sl, fp
 80110fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011102:	e016      	b.n	8011132 <ai_platform_outputs_get+0x5a>
 8011104:	9a01      	ldr	r2, [sp, #4]
 8011106:	2301      	movs	r3, #1
 8011108:	f84b 3002 	str.w	r3, [fp, r2]
 801110c:	69aa      	ldr	r2, [r5, #24]
 801110e:	f04f 0301 	mov.w	r3, #1
 8011112:	6855      	ldr	r5, [r2, #4]
 8011114:	6020      	str	r0, [r4, #0]
 8011116:	3601      	adds	r6, #1
 8011118:	7523      	strb	r3, [r4, #20]
 801111a:	f109 091c 	add.w	r9, r9, #28
 801111e:	6960      	ldr	r0, [r4, #20]
 8011120:	2300      	movs	r3, #0
 8011122:	f368 201f 	bfi	r0, r8, #8, #24
 8011126:	e9c4 c701 	strd	ip, r7, [r4, #4]
 801112a:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801112e:	e9c4 0105 	strd	r0, r1, [r4, #20]
 8011132:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8011136:	00f2      	lsls	r2, r6, #3
 8011138:	42b3      	cmp	r3, r6
 801113a:	9201      	str	r2, [sp, #4]
 801113c:	d935      	bls.n	80111aa <ai_platform_outputs_get+0xd2>
 801113e:	f8da 3010 	ldr.w	r3, [sl, #16]
 8011142:	2b00      	cmp	r3, #0
 8011144:	d031      	beq.n	80111aa <ai_platform_outputs_get+0xd2>
 8011146:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 801114a:	b375      	cbz	r5, 80111aa <ai_platform_outputs_get+0xd2>
 801114c:	f8da 3014 	ldr.w	r3, [sl, #20]
 8011150:	69a8      	ldr	r0, [r5, #24]
 8011152:	68e9      	ldr	r1, [r5, #12]
 8011154:	6800      	ldr	r0, [r0, #0]
 8011156:	9100      	str	r1, [sp, #0]
 8011158:	e9d3 4b01 	ldrd	r4, fp, [r3, #4]
 801115c:	68ab      	ldr	r3, [r5, #8]
 801115e:	eb0b 07c6 	add.w	r7, fp, r6, lsl #3
 8011162:	444c      	add	r4, r9
 8011164:	f3c3 2817 	ubfx	r8, r3, #8, #24
 8011168:	f006 f8ac 	bl	80172c4 <ai_array_to_buffer_fmt>
 801116c:	69aa      	ldr	r2, [r5, #24]
 801116e:	9900      	ldr	r1, [sp, #0]
 8011170:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8011174:	2f00      	cmp	r7, #0
 8011176:	d0ca      	beq.n	801110e <ai_platform_outputs_get+0x36>
 8011178:	2200      	movs	r2, #0
 801117a:	f84b 2036 	str.w	r2, [fp, r6, lsl #3]
 801117e:	682a      	ldr	r2, [r5, #0]
 8011180:	607a      	str	r2, [r7, #4]
 8011182:	b112      	cbz	r2, 801118a <ai_platform_outputs_get+0xb2>
 8011184:	8852      	ldrh	r2, [r2, #2]
 8011186:	2a00      	cmp	r2, #0
 8011188:	d1bc      	bne.n	8011104 <ai_platform_outputs_get+0x2c>
 801118a:	69aa      	ldr	r2, [r5, #24]
 801118c:	2700      	movs	r7, #0
 801118e:	e7be      	b.n	801110e <ai_platform_outputs_get+0x36>
 8011190:	2600      	movs	r6, #0
 8011192:	2218      	movs	r2, #24
 8011194:	2111      	movs	r1, #17
 8011196:	f105 000c 	add.w	r0, r5, #12
 801119a:	f000 fb51 	bl	8011840 <core_set_error>
 801119e:	4630      	mov	r0, r6
 80111a0:	b107      	cbz	r7, 80111a4 <ai_platform_outputs_get+0xcc>
 80111a2:	803e      	strh	r6, [r7, #0]
 80111a4:	b005      	add	sp, #20
 80111a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111aa:	b2b6      	uxth	r6, r6
 80111ac:	e9dd 5702 	ldrd	r5, r7, [sp, #8]
 80111b0:	2e00      	cmp	r6, #0
 80111b2:	d0ed      	beq.n	8011190 <ai_platform_outputs_get+0xb8>
 80111b4:	f8da 3014 	ldr.w	r3, [sl, #20]
 80111b8:	6858      	ldr	r0, [r3, #4]
 80111ba:	e7f1      	b.n	80111a0 <ai_platform_outputs_get+0xc8>
 80111bc:	2000      	movs	r0, #0
 80111be:	4770      	bx	lr
 80111c0:	a1c00100 	.word	0xa1c00100

080111c4 <ai_platform_network_create>:
 80111c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80111c8:	b083      	sub	sp, #12
 80111ca:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 80111ce:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 80111d2:	b320      	cbz	r0, 801121e <ai_platform_network_create+0x5a>
 80111d4:	6002      	str	r2, [r0, #0]
 80111d6:	4616      	mov	r6, r2
 80111d8:	461f      	mov	r7, r3
 80111da:	4604      	mov	r4, r0
 80111dc:	f000 fb28 	bl	8011830 <core_init>
 80111e0:	b970      	cbnz	r0, 8011200 <ai_platform_network_create+0x3c>
 80111e2:	2530      	movs	r5, #48	@ 0x30
 80111e4:	2300      	movs	r3, #0
 80111e6:	6023      	str	r3, [r4, #0]
 80111e8:	2410      	movs	r4, #16
 80111ea:	464a      	mov	r2, r9
 80111ec:	4641      	mov	r1, r8
 80111ee:	4638      	mov	r0, r7
 80111f0:	f006 f90a 	bl	8017408 <ai_version_get>
 80111f4:	60b0      	str	r0, [r6, #8]
 80111f6:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 80111fa:	b003      	add	sp, #12
 80111fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011200:	2200      	movs	r2, #0
 8011202:	4641      	mov	r1, r8
 8011204:	4638      	mov	r0, r7
 8011206:	f006 f8ff 	bl	8017408 <ai_version_get>
 801120a:	4605      	mov	r5, r0
 801120c:	2200      	movs	r2, #0
 801120e:	2105      	movs	r1, #5
 8011210:	2001      	movs	r0, #1
 8011212:	f006 f8f9 	bl	8017408 <ai_version_get>
 8011216:	4285      	cmp	r5, r0
 8011218:	d008      	beq.n	801122c <ai_platform_network_create+0x68>
 801121a:	2501      	movs	r5, #1
 801121c:	e7e2      	b.n	80111e4 <ai_platform_network_create+0x20>
 801121e:	2510      	movs	r5, #16
 8011220:	462c      	mov	r4, r5
 8011222:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 8011226:	b003      	add	sp, #12
 8011228:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801122c:	4b05      	ldr	r3, [pc, #20]	@ (8011244 <ai_platform_network_create+0x80>)
 801122e:	a801      	add	r0, sp, #4
 8011230:	9301      	str	r3, [sp, #4]
 8011232:	f000 fbed 	bl	8011a10 <ai_check_custom_types>
 8011236:	b110      	cbz	r0, 801123e <ai_platform_network_create+0x7a>
 8011238:	2400      	movs	r4, #0
 801123a:	4625      	mov	r5, r4
 801123c:	e7d5      	b.n	80111ea <ai_platform_network_create+0x26>
 801123e:	2502      	movs	r5, #2
 8011240:	e7d0      	b.n	80111e4 <ai_platform_network_create+0x20>
 8011242:	bf00      	nop
 8011244:	84048403 	.word	0x84048403

08011248 <ai_platform_network_init>:
 8011248:	4a4e      	ldr	r2, [pc, #312]	@ (8011384 <ai_platform_network_init+0x13c>)
 801124a:	460b      	mov	r3, r1
 801124c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011250:	6801      	ldr	r1, [r0, #0]
 8011252:	ea01 0802 	and.w	r8, r1, r2
 8011256:	438a      	bics	r2, r1
 8011258:	d13b      	bne.n	80112d2 <ai_platform_network_init+0x8a>
 801125a:	4604      	mov	r4, r0
 801125c:	2b00      	cmp	r3, #0
 801125e:	d05b      	beq.n	8011318 <ai_platform_network_init+0xd0>
 8011260:	4a49      	ldr	r2, [pc, #292]	@ (8011388 <ai_platform_network_init+0x140>)
 8011262:	6818      	ldr	r0, [r3, #0]
 8011264:	4290      	cmp	r0, r2
 8011266:	d10a      	bne.n	801127e <ai_platform_network_init+0x36>
 8011268:	4541      	cmp	r1, r8
 801126a:	e9d3 7203 	ldrd	r7, r2, [r3, #12]
 801126e:	e9d3 0301 	ldrd	r0, r3, [r3, #4]
 8011272:	d042      	beq.n	80112fa <ai_platform_network_init+0xb2>
 8011274:	2303      	movs	r3, #3
 8011276:	4620      	mov	r0, r4
 8011278:	6123      	str	r3, [r4, #16]
 801127a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801127e:	461d      	mov	r5, r3
 8011280:	2101      	movs	r1, #1
 8011282:	4618      	mov	r0, r3
 8011284:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8011288:	f105 061c 	add.w	r6, r5, #28
 801128c:	f7ff fdac 	bl	8010de8 <ai_buffer_get_size>
 8011290:	4607      	mov	r7, r0
 8011292:	2101      	movs	r1, #1
 8011294:	4630      	mov	r0, r6
 8011296:	f8d5 a020 	ldr.w	sl, [r5, #32]
 801129a:	f7ff fda5 	bl	8010de8 <ai_buffer_get_size>
 801129e:	b1d7      	cbz	r7, 80112d6 <ai_platform_network_init+0x8e>
 80112a0:	b340      	cbz	r0, 80112f4 <ai_platform_network_init+0xac>
 80112a2:	f1ba 0f00 	cmp.w	sl, #0
 80112a6:	d030      	beq.n	801130a <ai_platform_network_init+0xc2>
 80112a8:	f04f 0e01 	mov.w	lr, #1
 80112ac:	f1b9 0f00 	cmp.w	r9, #0
 80112b0:	d038      	beq.n	8011324 <ai_platform_network_init+0xdc>
 80112b2:	2001      	movs	r0, #1
 80112b4:	4b33      	ldr	r3, [pc, #204]	@ (8011384 <ai_platform_network_init+0x13c>)
 80112b6:	ea4f 470e 	mov.w	r7, lr, lsl #16
 80112ba:	6822      	ldr	r2, [r4, #0]
 80112bc:	429a      	cmp	r2, r3
 80112be:	d1d9      	bne.n	8011274 <ai_platform_network_init+0x2c>
 80112c0:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 80112c2:	4283      	cmp	r3, r0
 80112c4:	d235      	bcs.n	8011332 <ai_platform_network_init+0xea>
 80112c6:	2212      	movs	r2, #18
 80112c8:	2116      	movs	r1, #22
 80112ca:	f104 000c 	add.w	r0, r4, #12
 80112ce:	f000 fab7 	bl	8011840 <core_set_error>
 80112d2:	2000      	movs	r0, #0
 80112d4:	e7d1      	b.n	801127a <ai_platform_network_init+0x32>
 80112d6:	b138      	cbz	r0, 80112e8 <ai_platform_network_init+0xa0>
 80112d8:	f1ba 0f00 	cmp.w	sl, #0
 80112dc:	d015      	beq.n	801130a <ai_platform_network_init+0xc2>
 80112de:	4638      	mov	r0, r7
 80112e0:	f04f 0e01 	mov.w	lr, #1
 80112e4:	463d      	mov	r5, r7
 80112e6:	e7e5      	b.n	80112b4 <ai_platform_network_init+0x6c>
 80112e8:	6823      	ldr	r3, [r4, #0]
 80112ea:	4543      	cmp	r3, r8
 80112ec:	d1c2      	bne.n	8011274 <ai_platform_network_init+0x2c>
 80112ee:	4607      	mov	r7, r0
 80112f0:	6220      	str	r0, [r4, #32]
 80112f2:	e005      	b.n	8011300 <ai_platform_network_init+0xb8>
 80112f4:	4606      	mov	r6, r0
 80112f6:	4686      	mov	lr, r0
 80112f8:	e7d8      	b.n	80112ac <ai_platform_network_init+0x64>
 80112fa:	e9c4 0308 	strd	r0, r3, [r4, #32]
 80112fe:	62e2      	str	r2, [r4, #44]	@ 0x2c
 8011300:	4620      	mov	r0, r4
 8011302:	62a7      	str	r7, [r4, #40]	@ 0x28
 8011304:	f000 fbac 	bl	8011a60 <ai_layers_init_all>
 8011308:	e7b4      	b.n	8011274 <ai_platform_network_init+0x2c>
 801130a:	2213      	movs	r2, #19
 801130c:	2110      	movs	r1, #16
 801130e:	f104 000c 	add.w	r0, r4, #12
 8011312:	f000 fa95 	bl	8011840 <core_set_error>
 8011316:	e7dc      	b.n	80112d2 <ai_platform_network_init+0x8a>
 8011318:	2211      	movs	r2, #17
 801131a:	2110      	movs	r1, #16
 801131c:	300c      	adds	r0, #12
 801131e:	f000 fa8f 	bl	8011840 <core_set_error>
 8011322:	e7d6      	b.n	80112d2 <ai_platform_network_init+0x8a>
 8011324:	2212      	movs	r2, #18
 8011326:	2110      	movs	r1, #16
 8011328:	f104 000c 	add.w	r0, r4, #12
 801132c:	f000 fa88 	bl	8011840 <core_set_error>
 8011330:	e7cf      	b.n	80112d2 <ai_platform_network_init+0x8a>
 8011332:	b1e0      	cbz	r0, 801136e <ai_platform_network_init+0x126>
 8011334:	46ac      	mov	ip, r5
 8011336:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8011338:	f44f 3880 	mov.w	r8, #65536	@ 0x10000
 801133c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011340:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8011342:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8011346:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 801134a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 801134c:	f8c4 8020 	str.w	r8, [r4, #32]
 8011350:	4573      	cmp	r3, lr
 8011352:	d310      	bcc.n	8011376 <ai_platform_network_init+0x12e>
 8011354:	f1be 0f00 	cmp.w	lr, #0
 8011358:	d0d2      	beq.n	8011300 <ai_platform_network_init+0xb8>
 801135a:	46b4      	mov	ip, r6
 801135c:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 801135e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011362:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8011364:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8011368:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 801136c:	e7c8      	b.n	8011300 <ai_platform_network_init+0xb8>
 801136e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8011370:	6220      	str	r0, [r4, #32]
 8011372:	4573      	cmp	r3, lr
 8011374:	d2ee      	bcs.n	8011354 <ai_platform_network_init+0x10c>
 8011376:	2213      	movs	r2, #19
 8011378:	2116      	movs	r1, #22
 801137a:	f104 000c 	add.w	r0, r4, #12
 801137e:	f000 fa5f 	bl	8011840 <core_set_error>
 8011382:	e7a6      	b.n	80112d2 <ai_platform_network_init+0x8a>
 8011384:	a1c00100 	.word	0xa1c00100
 8011388:	a1facade 	.word	0xa1facade

0801138c <ai_platform_network_post_init>:
 801138c:	b538      	push	{r3, r4, r5, lr}
 801138e:	4b14      	ldr	r3, [pc, #80]	@ (80113e0 <ai_platform_network_post_init+0x54>)
 8011390:	6802      	ldr	r2, [r0, #0]
 8011392:	ea02 0103 	and.w	r1, r2, r3
 8011396:	4393      	bics	r3, r2
 8011398:	d10c      	bne.n	80113b4 <ai_platform_network_post_init+0x28>
 801139a:	6903      	ldr	r3, [r0, #16]
 801139c:	4604      	mov	r4, r0
 801139e:	079b      	lsls	r3, r3, #30
 80113a0:	d503      	bpl.n	80113aa <ai_platform_network_post_init+0x1e>
 80113a2:	428a      	cmp	r2, r1
 80113a4:	d008      	beq.n	80113b8 <ai_platform_network_post_init+0x2c>
 80113a6:	2001      	movs	r0, #1
 80113a8:	bd38      	pop	{r3, r4, r5, pc}
 80113aa:	2210      	movs	r2, #16
 80113ac:	2111      	movs	r1, #17
 80113ae:	300c      	adds	r0, #12
 80113b0:	f000 fa46 	bl	8011840 <core_set_error>
 80113b4:	2000      	movs	r0, #0
 80113b6:	bd38      	pop	{r3, r4, r5, pc}
 80113b8:	f000 fb62 	bl	8011a80 <ai_layers_post_init_all>
 80113bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d0f1      	beq.n	80113a6 <ai_platform_network_post_init+0x1a>
 80113c2:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 80113c4:	2d00      	cmp	r5, #0
 80113c6:	d0ee      	beq.n	80113a6 <ai_platform_network_post_init+0x1a>
 80113c8:	4629      	mov	r1, r5
 80113ca:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80113cc:	2000      	movs	r0, #0
 80113ce:	4798      	blx	r3
 80113d0:	692b      	ldr	r3, [r5, #16]
 80113d2:	42ab      	cmp	r3, r5
 80113d4:	461d      	mov	r5, r3
 80113d6:	d0e6      	beq.n	80113a6 <ai_platform_network_post_init+0x1a>
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d0e4      	beq.n	80113a6 <ai_platform_network_post_init+0x1a>
 80113dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80113de:	e7f3      	b.n	80113c8 <ai_platform_network_post_init+0x3c>
 80113e0:	a1c00100 	.word	0xa1c00100

080113e4 <ai_platform_network_process>:
 80113e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113e8:	4bba      	ldr	r3, [pc, #744]	@ (80116d4 <ai_platform_network_process+0x2f0>)
 80113ea:	4691      	mov	r9, r2
 80113ec:	6802      	ldr	r2, [r0, #0]
 80113ee:	b085      	sub	sp, #20
 80113f0:	4393      	bics	r3, r2
 80113f2:	f040 812f 	bne.w	8011654 <ai_platform_network_process+0x270>
 80113f6:	6903      	ldr	r3, [r0, #16]
 80113f8:	4604      	mov	r4, r0
 80113fa:	8e02      	ldrh	r2, [r0, #48]	@ 0x30
 80113fc:	f003 0303 	and.w	r3, r3, #3
 8011400:	2a00      	cmp	r2, #0
 8011402:	f000 811e 	beq.w	8011642 <ai_platform_network_process+0x25e>
 8011406:	2200      	movs	r2, #0
 8011408:	2b03      	cmp	r3, #3
 801140a:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 801140e:	6182      	str	r2, [r0, #24]
 8011410:	f040 811a 	bne.w	8011648 <ai_platform_network_process+0x264>
 8011414:	2900      	cmp	r1, #0
 8011416:	f000 8128 	beq.w	801166a <ai_platform_network_process+0x286>
 801141a:	faba f78a 	clz	r7, sl
 801141e:	097f      	lsrs	r7, r7, #5
 8011420:	f1ba 0f00 	cmp.w	sl, #0
 8011424:	f000 8121 	beq.w	801166a <ai_platform_network_process+0x286>
 8011428:	f8ba 3000 	ldrh.w	r3, [sl]
 801142c:	2b00      	cmp	r3, #0
 801142e:	f000 811c 	beq.w	801166a <ai_platform_network_process+0x286>
 8011432:	698b      	ldr	r3, [r1, #24]
 8011434:	460d      	mov	r5, r1
 8011436:	f8cd 900c 	str.w	r9, [sp, #12]
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	e9cd 3001 	strd	r3, r0, [sp, #4]
 8011440:	f8da 3004 	ldr.w	r3, [sl, #4]
 8011444:	2b00      	cmp	r3, #0
 8011446:	d072      	beq.n	801152e <ai_platform_network_process+0x14a>
 8011448:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 801144c:	2e00      	cmp	r6, #0
 801144e:	d06e      	beq.n	801152e <ai_platform_network_process+0x14a>
 8011450:	f8da 3008 	ldr.w	r3, [sl, #8]
 8011454:	ea4f 1907 	mov.w	r9, r7, lsl #4
 8011458:	f8d3 b000 	ldr.w	fp, [r3]
 801145c:	eb1b 1807 	adds.w	r8, fp, r7, lsl #4
 8011460:	f000 8102 	beq.w	8011668 <ai_platform_network_process+0x284>
 8011464:	69b3      	ldr	r3, [r6, #24]
 8011466:	2101      	movs	r1, #1
 8011468:	4628      	mov	r0, r5
 801146a:	685c      	ldr	r4, [r3, #4]
 801146c:	f7ff fcbc 	bl	8010de8 <ai_buffer_get_size>
 8011470:	4284      	cmp	r4, r0
 8011472:	f0c0 8101 	bcc.w	8011678 <ai_platform_network_process+0x294>
 8011476:	68f0      	ldr	r0, [r6, #12]
 8011478:	69a9      	ldr	r1, [r5, #24]
 801147a:	68c2      	ldr	r2, [r0, #12]
 801147c:	68cb      	ldr	r3, [r1, #12]
 801147e:	429a      	cmp	r2, r3
 8011480:	f040 80fa 	bne.w	8011678 <ai_platform_network_process+0x294>
 8011484:	6882      	ldr	r2, [r0, #8]
 8011486:	688b      	ldr	r3, [r1, #8]
 8011488:	429a      	cmp	r2, r3
 801148a:	f040 80f5 	bne.w	8011678 <ai_platform_network_process+0x294>
 801148e:	6842      	ldr	r2, [r0, #4]
 8011490:	684b      	ldr	r3, [r1, #4]
 8011492:	429a      	cmp	r2, r3
 8011494:	f040 80f0 	bne.w	8011678 <ai_platform_network_process+0x294>
 8011498:	69b3      	ldr	r3, [r6, #24]
 801149a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801149e:	f005 ffa3 	bl	80173e8 <ai_array_get_data_byte_size>
 80114a2:	4604      	mov	r4, r0
 80114a4:	4630      	mov	r0, r6
 80114a6:	f005 ffb5 	bl	8017414 <get_tensor_byte_size>
 80114aa:	4284      	cmp	r4, r0
 80114ac:	f0c0 80e4 	bcc.w	8011678 <ai_platform_network_process+0x294>
 80114b0:	69b3      	ldr	r3, [r6, #24]
 80114b2:	6818      	ldr	r0, [r3, #0]
 80114b4:	f005 ff06 	bl	80172c4 <ai_array_to_buffer_fmt>
 80114b8:	682b      	ldr	r3, [r5, #0]
 80114ba:	4058      	eors	r0, r3
 80114bc:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 80114c0:	f040 8192 	bne.w	80117e8 <ai_platform_network_process+0x404>
 80114c4:	686b      	ldr	r3, [r5, #4]
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	f000 80ce 	beq.w	8011668 <ai_platform_network_process+0x284>
 80114cc:	69ab      	ldr	r3, [r5, #24]
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	f000 8181 	beq.w	80117d8 <ai_platform_network_process+0x3f4>
 80114d6:	9a01      	ldr	r2, [sp, #4]
 80114d8:	4630      	mov	r0, r6
 80114da:	3701      	adds	r7, #1
 80114dc:	351c      	adds	r5, #28
 80114de:	429a      	cmp	r2, r3
 80114e0:	bf38      	it	cc
 80114e2:	461a      	movcc	r2, r3
 80114e4:	9201      	str	r2, [sp, #4]
 80114e6:	f005 ff95 	bl	8017414 <get_tensor_byte_size>
 80114ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80114ee:	f855 3c04 	ldr.w	r3, [r5, #-4]
 80114f2:	681b      	ldr	r3, [r3, #0]
 80114f4:	fb00 f303 	mul.w	r3, r0, r3
 80114f8:	f8c8 300c 	str.w	r3, [r8, #12]
 80114fc:	f855 1c18 	ldr.w	r1, [r5, #-24]
 8011500:	440b      	add	r3, r1
 8011502:	f8c8 1004 	str.w	r1, [r8, #4]
 8011506:	f84b 3009 	str.w	r3, [fp, r9]
 801150a:	69b0      	ldr	r0, [r6, #24]
 801150c:	6803      	ldr	r3, [r0, #0]
 801150e:	009a      	lsls	r2, r3, #2
 8011510:	f100 80a4 	bmi.w	801165c <ai_platform_network_process+0x278>
 8011514:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8011518:	1a9b      	subs	r3, r3, r2
 801151a:	4419      	add	r1, r3
 801151c:	6081      	str	r1, [r0, #8]
 801151e:	69b3      	ldr	r3, [r6, #24]
 8011520:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8011524:	60da      	str	r2, [r3, #12]
 8011526:	f8ba 3000 	ldrh.w	r3, [sl]
 801152a:	42bb      	cmp	r3, r7
 801152c:	d888      	bhi.n	8011440 <ai_platform_network_process+0x5c>
 801152e:	e9dd 4902 	ldrd	r4, r9, [sp, #8]
 8011532:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 8011534:	f1b9 0f00 	cmp.w	r9, #0
 8011538:	f000 815e 	beq.w	80117f8 <ai_platform_network_process+0x414>
 801153c:	2a01      	cmp	r2, #1
 801153e:	f240 80a4 	bls.w	801168a <ai_platform_network_process+0x2a6>
 8011542:	f8d4 8034 	ldr.w	r8, [r4, #52]	@ 0x34
 8011546:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 801154a:	2b00      	cmp	r3, #0
 801154c:	f000 809d 	beq.w	801168a <ai_platform_network_process+0x2a6>
 8011550:	464e      	mov	r6, r9
 8011552:	2700      	movs	r7, #0
 8011554:	9402      	str	r4, [sp, #8]
 8011556:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801155a:	2b00      	cmp	r3, #0
 801155c:	f000 80a1 	beq.w	80116a2 <ai_platform_network_process+0x2be>
 8011560:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 8011564:	2d00      	cmp	r5, #0
 8011566:	f000 809c 	beq.w	80116a2 <ai_platform_network_process+0x2be>
 801156a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 801156e:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8011572:	f8d3 9000 	ldr.w	r9, [r3]
 8011576:	eb19 1a07 	adds.w	sl, r9, r7, lsl #4
 801157a:	f000 8150 	beq.w	801181e <ai_platform_network_process+0x43a>
 801157e:	69ab      	ldr	r3, [r5, #24]
 8011580:	2101      	movs	r1, #1
 8011582:	4630      	mov	r0, r6
 8011584:	685c      	ldr	r4, [r3, #4]
 8011586:	f7ff fc2f 	bl	8010de8 <ai_buffer_get_size>
 801158a:	4284      	cmp	r4, r0
 801158c:	d37c      	bcc.n	8011688 <ai_platform_network_process+0x2a4>
 801158e:	68e8      	ldr	r0, [r5, #12]
 8011590:	69b1      	ldr	r1, [r6, #24]
 8011592:	68c2      	ldr	r2, [r0, #12]
 8011594:	68cb      	ldr	r3, [r1, #12]
 8011596:	429a      	cmp	r2, r3
 8011598:	d176      	bne.n	8011688 <ai_platform_network_process+0x2a4>
 801159a:	6882      	ldr	r2, [r0, #8]
 801159c:	688b      	ldr	r3, [r1, #8]
 801159e:	429a      	cmp	r2, r3
 80115a0:	d172      	bne.n	8011688 <ai_platform_network_process+0x2a4>
 80115a2:	6842      	ldr	r2, [r0, #4]
 80115a4:	684b      	ldr	r3, [r1, #4]
 80115a6:	429a      	cmp	r2, r3
 80115a8:	d16e      	bne.n	8011688 <ai_platform_network_process+0x2a4>
 80115aa:	69ab      	ldr	r3, [r5, #24]
 80115ac:	e9d3 0100 	ldrd	r0, r1, [r3]
 80115b0:	f005 ff1a 	bl	80173e8 <ai_array_get_data_byte_size>
 80115b4:	9003      	str	r0, [sp, #12]
 80115b6:	4628      	mov	r0, r5
 80115b8:	f005 ff2c 	bl	8017414 <get_tensor_byte_size>
 80115bc:	9b03      	ldr	r3, [sp, #12]
 80115be:	4283      	cmp	r3, r0
 80115c0:	d362      	bcc.n	8011688 <ai_platform_network_process+0x2a4>
 80115c2:	69ab      	ldr	r3, [r5, #24]
 80115c4:	6818      	ldr	r0, [r3, #0]
 80115c6:	f005 fe7d 	bl	80172c4 <ai_array_to_buffer_fmt>
 80115ca:	6833      	ldr	r3, [r6, #0]
 80115cc:	4043      	eors	r3, r0
 80115ce:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 80115d2:	f040 8114 	bne.w	80117fe <ai_platform_network_process+0x41a>
 80115d6:	6873      	ldr	r3, [r6, #4]
 80115d8:	2b00      	cmp	r3, #0
 80115da:	f000 8120 	beq.w	801181e <ai_platform_network_process+0x43a>
 80115de:	69b3      	ldr	r3, [r6, #24]
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	f000 8113 	beq.w	801180e <ai_platform_network_process+0x42a>
 80115e8:	9a01      	ldr	r2, [sp, #4]
 80115ea:	4628      	mov	r0, r5
 80115ec:	3701      	adds	r7, #1
 80115ee:	361c      	adds	r6, #28
 80115f0:	429a      	cmp	r2, r3
 80115f2:	bf38      	it	cc
 80115f4:	461a      	movcc	r2, r3
 80115f6:	9201      	str	r2, [sp, #4]
 80115f8:	f005 ff0c 	bl	8017414 <get_tensor_byte_size>
 80115fc:	f8ca 0008 	str.w	r0, [sl, #8]
 8011600:	4603      	mov	r3, r0
 8011602:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011606:	6812      	ldr	r2, [r2, #0]
 8011608:	fb02 f303 	mul.w	r3, r2, r3
 801160c:	f8ca 300c 	str.w	r3, [sl, #12]
 8011610:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8011614:	440b      	add	r3, r1
 8011616:	f8ca 1004 	str.w	r1, [sl, #4]
 801161a:	f849 300b 	str.w	r3, [r9, fp]
 801161e:	69a8      	ldr	r0, [r5, #24]
 8011620:	6803      	ldr	r3, [r0, #0]
 8011622:	009b      	lsls	r3, r3, #2
 8011624:	d438      	bmi.n	8011698 <ai_platform_network_process+0x2b4>
 8011626:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 801162a:	1a9b      	subs	r3, r3, r2
 801162c:	4419      	add	r1, r3
 801162e:	6081      	str	r1, [r0, #8]
 8011630:	69ab      	ldr	r3, [r5, #24]
 8011632:	f8da 2004 	ldr.w	r2, [sl, #4]
 8011636:	60da      	str	r2, [r3, #12]
 8011638:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 801163c:	429f      	cmp	r7, r3
 801163e:	d38a      	bcc.n	8011556 <ai_platform_network_process+0x172>
 8011640:	e02f      	b.n	80116a2 <ai_platform_network_process+0x2be>
 8011642:	2b03      	cmp	r3, #3
 8011644:	6182      	str	r2, [r0, #24]
 8011646:	d010      	beq.n	801166a <ai_platform_network_process+0x286>
 8011648:	2230      	movs	r2, #48	@ 0x30
 801164a:	2111      	movs	r1, #17
 801164c:	f104 000c 	add.w	r0, r4, #12
 8011650:	f000 f8f6 	bl	8011840 <core_set_error>
 8011654:	2000      	movs	r0, #0
 8011656:	b005      	add	sp, #20
 8011658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801165c:	f8ba 3000 	ldrh.w	r3, [sl]
 8011660:	429f      	cmp	r7, r3
 8011662:	f4ff aeed 	bcc.w	8011440 <ai_platform_network_process+0x5c>
 8011666:	e762      	b.n	801152e <ai_platform_network_process+0x14a>
 8011668:	9c02      	ldr	r4, [sp, #8]
 801166a:	2217      	movs	r2, #23
 801166c:	2112      	movs	r1, #18
 801166e:	f104 000c 	add.w	r0, r4, #12
 8011672:	f000 f8e5 	bl	8011840 <core_set_error>
 8011676:	e7ed      	b.n	8011654 <ai_platform_network_process+0x270>
 8011678:	9c02      	ldr	r4, [sp, #8]
 801167a:	2218      	movs	r2, #24
 801167c:	2112      	movs	r1, #18
 801167e:	f104 000c 	add.w	r0, r4, #12
 8011682:	f000 f8dd 	bl	8011840 <core_set_error>
 8011686:	e7e5      	b.n	8011654 <ai_platform_network_process+0x270>
 8011688:	9c02      	ldr	r4, [sp, #8]
 801168a:	2218      	movs	r2, #24
 801168c:	2113      	movs	r1, #19
 801168e:	f104 000c 	add.w	r0, r4, #12
 8011692:	f000 f8d5 	bl	8011840 <core_set_error>
 8011696:	e7dd      	b.n	8011654 <ai_platform_network_process+0x270>
 8011698:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 801169c:	429f      	cmp	r7, r3
 801169e:	f4ff af5a 	bcc.w	8011556 <ai_platform_network_process+0x172>
 80116a2:	9c02      	ldr	r4, [sp, #8]
 80116a4:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80116a8:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 80116aa:	8323      	strh	r3, [r4, #24]
 80116ac:	2a00      	cmp	r2, #0
 80116ae:	f000 808d 	beq.w	80117cc <ai_platform_network_process+0x3e8>
 80116b2:	2a01      	cmp	r2, #1
 80116b4:	6b67      	ldr	r7, [r4, #52]	@ 0x34
 80116b6:	f000 808c 	beq.w	80117d2 <ai_platform_network_process+0x3ee>
 80116ba:	f107 080c 	add.w	r8, r7, #12
 80116be:	8b60      	ldrh	r0, [r4, #26]
 80116c0:	4283      	cmp	r3, r0
 80116c2:	d9c8      	bls.n	8011656 <ai_platform_network_process+0x272>
 80116c4:	4646      	mov	r6, r8
 80116c6:	46a3      	mov	fp, r4
 80116c8:	2f00      	cmp	r7, #0
 80116ca:	d031      	beq.n	8011730 <ai_platform_network_process+0x34c>
 80116cc:	f04f 0800 	mov.w	r8, #0
 80116d0:	e015      	b.n	80116fe <ai_platform_network_process+0x31a>
 80116d2:	bf00      	nop
 80116d4:	a1c00100 	.word	0xa1c00100
 80116d8:	68dc      	ldr	r4, [r3, #12]
 80116da:	1b09      	subs	r1, r1, r4
 80116dc:	4408      	add	r0, r1
 80116de:	6098      	str	r0, [r3, #8]
 80116e0:	6993      	ldr	r3, [r2, #24]
 80116e2:	686a      	ldr	r2, [r5, #4]
 80116e4:	60da      	str	r2, [r3, #12]
 80116e6:	f859 200a 	ldr.w	r2, [r9, sl]
 80116ea:	f108 0801 	add.w	r8, r8, #1
 80116ee:	e9d5 3101 	ldrd	r3, r1, [r5, #4]
 80116f2:	440b      	add	r3, r1
 80116f4:	4293      	cmp	r3, r2
 80116f6:	d301      	bcc.n	80116fc <ai_platform_network_process+0x318>
 80116f8:	68eb      	ldr	r3, [r5, #12]
 80116fa:	1ad3      	subs	r3, r2, r3
 80116fc:	606b      	str	r3, [r5, #4]
 80116fe:	883b      	ldrh	r3, [r7, #0]
 8011700:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8011704:	4543      	cmp	r3, r8
 8011706:	d913      	bls.n	8011730 <ai_platform_network_process+0x34c>
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	b18b      	cbz	r3, 8011730 <ai_platform_network_process+0x34c>
 801170c:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 8011710:	b172      	cbz	r2, 8011730 <ai_platform_network_process+0x34c>
 8011712:	68b9      	ldr	r1, [r7, #8]
 8011714:	6993      	ldr	r3, [r2, #24]
 8011716:	f8d1 9000 	ldr.w	r9, [r1]
 801171a:	681c      	ldr	r4, [r3, #0]
 801171c:	eb09 1508 	add.w	r5, r9, r8, lsl #4
 8011720:	6899      	ldr	r1, [r3, #8]
 8011722:	00a4      	lsls	r4, r4, #2
 8011724:	6868      	ldr	r0, [r5, #4]
 8011726:	d5d7      	bpl.n	80116d8 <ai_platform_network_process+0x2f4>
 8011728:	68aa      	ldr	r2, [r5, #8]
 801172a:	f003 fe01 	bl	8015330 <st_int8_copy>
 801172e:	e7da      	b.n	80116e6 <ai_platform_network_process+0x302>
 8011730:	4658      	mov	r0, fp
 8011732:	f000 f9bd 	bl	8011ab0 <ai_layers_forward_all>
 8011736:	2e00      	cmp	r6, #0
 8011738:	d03b      	beq.n	80117b2 <ai_platform_network_process+0x3ce>
 801173a:	2500      	movs	r5, #0
 801173c:	e014      	b.n	8011768 <ai_platform_network_process+0x384>
 801173e:	4411      	add	r1, r2
 8011740:	f859 300a 	ldr.w	r3, [r9, sl]
 8011744:	4299      	cmp	r1, r3
 8011746:	d302      	bcc.n	801174e <ai_platform_network_process+0x36a>
 8011748:	f8d8 100c 	ldr.w	r1, [r8, #12]
 801174c:	1a59      	subs	r1, r3, r1
 801174e:	f8c8 1004 	str.w	r1, [r8, #4]
 8011752:	6982      	ldr	r2, [r0, #24]
 8011754:	e9d2 3402 	ldrd	r3, r4, [r2, #8]
 8011758:	1b1b      	subs	r3, r3, r4
 801175a:	4419      	add	r1, r3
 801175c:	6091      	str	r1, [r2, #8]
 801175e:	6983      	ldr	r3, [r0, #24]
 8011760:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8011764:	60da      	str	r2, [r3, #12]
 8011766:	3501      	adds	r5, #1
 8011768:	8833      	ldrh	r3, [r6, #0]
 801176a:	42ab      	cmp	r3, r5
 801176c:	d921      	bls.n	80117b2 <ai_platform_network_process+0x3ce>
 801176e:	6873      	ldr	r3, [r6, #4]
 8011770:	b1fb      	cbz	r3, 80117b2 <ai_platform_network_process+0x3ce>
 8011772:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011776:	b1e0      	cbz	r0, 80117b2 <ai_platform_network_process+0x3ce>
 8011778:	68b2      	ldr	r2, [r6, #8]
 801177a:	ea4f 1a05 	mov.w	sl, r5, lsl #4
 801177e:	6983      	ldr	r3, [r0, #24]
 8011780:	f8d2 9000 	ldr.w	r9, [r2]
 8011784:	681c      	ldr	r4, [r3, #0]
 8011786:	eb09 1805 	add.w	r8, r9, r5, lsl #4
 801178a:	00a4      	lsls	r4, r4, #2
 801178c:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 8011790:	d5d5      	bpl.n	801173e <ai_platform_network_process+0x35a>
 8011792:	6898      	ldr	r0, [r3, #8]
 8011794:	f003 fdcc 	bl	8015330 <st_int8_copy>
 8011798:	f859 200a 	ldr.w	r2, [r9, sl]
 801179c:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 80117a0:	440b      	add	r3, r1
 80117a2:	4293      	cmp	r3, r2
 80117a4:	d302      	bcc.n	80117ac <ai_platform_network_process+0x3c8>
 80117a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80117aa:	1ad3      	subs	r3, r2, r3
 80117ac:	f8c8 3004 	str.w	r3, [r8, #4]
 80117b0:	e7d9      	b.n	8011766 <ai_platform_network_process+0x382>
 80117b2:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 80117b6:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 80117ba:	3001      	adds	r0, #1
 80117bc:	b280      	uxth	r0, r0
 80117be:	4283      	cmp	r3, r0
 80117c0:	f8ab 001a 	strh.w	r0, [fp, #26]
 80117c4:	d880      	bhi.n	80116c8 <ai_platform_network_process+0x2e4>
 80117c6:	b005      	add	sp, #20
 80117c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117cc:	4617      	mov	r7, r2
 80117ce:	4690      	mov	r8, r2
 80117d0:	e775      	b.n	80116be <ai_platform_network_process+0x2da>
 80117d2:	f04f 0800 	mov.w	r8, #0
 80117d6:	e772      	b.n	80116be <ai_platform_network_process+0x2da>
 80117d8:	9c02      	ldr	r4, [sp, #8]
 80117da:	2221      	movs	r2, #33	@ 0x21
 80117dc:	2112      	movs	r1, #18
 80117de:	f104 000c 	add.w	r0, r4, #12
 80117e2:	f000 f82d 	bl	8011840 <core_set_error>
 80117e6:	e735      	b.n	8011654 <ai_platform_network_process+0x270>
 80117e8:	9c02      	ldr	r4, [sp, #8]
 80117ea:	2219      	movs	r2, #25
 80117ec:	2112      	movs	r1, #18
 80117ee:	f104 000c 	add.w	r0, r4, #12
 80117f2:	f000 f825 	bl	8011840 <core_set_error>
 80117f6:	e72d      	b.n	8011654 <ai_platform_network_process+0x270>
 80117f8:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80117fc:	e755      	b.n	80116aa <ai_platform_network_process+0x2c6>
 80117fe:	9c02      	ldr	r4, [sp, #8]
 8011800:	2219      	movs	r2, #25
 8011802:	2113      	movs	r1, #19
 8011804:	f104 000c 	add.w	r0, r4, #12
 8011808:	f000 f81a 	bl	8011840 <core_set_error>
 801180c:	e722      	b.n	8011654 <ai_platform_network_process+0x270>
 801180e:	9c02      	ldr	r4, [sp, #8]
 8011810:	2221      	movs	r2, #33	@ 0x21
 8011812:	2113      	movs	r1, #19
 8011814:	f104 000c 	add.w	r0, r4, #12
 8011818:	f000 f812 	bl	8011840 <core_set_error>
 801181c:	e71a      	b.n	8011654 <ai_platform_network_process+0x270>
 801181e:	9c02      	ldr	r4, [sp, #8]
 8011820:	2217      	movs	r2, #23
 8011822:	2113      	movs	r1, #19
 8011824:	f104 000c 	add.w	r0, r4, #12
 8011828:	f000 f80a 	bl	8011840 <core_set_error>
 801182c:	e712      	b.n	8011654 <ai_platform_network_process+0x270>
 801182e:	bf00      	nop

08011830 <core_init>:
 8011830:	2001      	movs	r0, #1
 8011832:	4770      	bx	lr

08011834 <core_get_error>:
 8011834:	4603      	mov	r3, r0
 8011836:	2200      	movs	r2, #0
 8011838:	6800      	ldr	r0, [r0, #0]
 801183a:	601a      	str	r2, [r3, #0]
 801183c:	4770      	bx	lr
 801183e:	bf00      	nop

08011840 <core_set_error>:
 8011840:	4603      	mov	r3, r0
 8011842:	7800      	ldrb	r0, [r0, #0]
 8011844:	b108      	cbz	r0, 801184a <core_set_error+0xa>
 8011846:	2000      	movs	r0, #0
 8011848:	4770      	bx	lr
 801184a:	7019      	strb	r1, [r3, #0]
 801184c:	2001      	movs	r0, #1
 801184e:	6819      	ldr	r1, [r3, #0]
 8011850:	f362 211f 	bfi	r1, r2, #8, #24
 8011854:	6019      	str	r1, [r3, #0]
 8011856:	4770      	bx	lr

08011858 <node_convert_integer>:
 8011858:	6982      	ldr	r2, [r0, #24]
 801185a:	8813      	ldrh	r3, [r2, #0]
 801185c:	b90b      	cbnz	r3, 8011862 <node_convert_integer+0xa>
 801185e:	685b      	ldr	r3, [r3, #4]
 8011860:	deff      	udf	#255	@ 0xff
 8011862:	b570      	push	{r4, r5, r6, lr}
 8011864:	6852      	ldr	r2, [r2, #4]
 8011866:	b082      	sub	sp, #8
 8011868:	6855      	ldr	r5, [r2, #4]
 801186a:	b105      	cbz	r5, 801186e <node_convert_integer+0x16>
 801186c:	682d      	ldr	r5, [r5, #0]
 801186e:	2b01      	cmp	r3, #1
 8011870:	f000 80cb 	beq.w	8011a0a <node_convert_integer+0x1b2>
 8011874:	6916      	ldr	r6, [r2, #16]
 8011876:	b106      	cbz	r6, 801187a <node_convert_integer+0x22>
 8011878:	6836      	ldr	r6, [r6, #0]
 801187a:	68ab      	ldr	r3, [r5, #8]
 801187c:	0a1b      	lsrs	r3, r3, #8
 801187e:	f000 80a0 	beq.w	80119c2 <node_convert_integer+0x16a>
 8011882:	68e8      	ldr	r0, [r5, #12]
 8011884:	2201      	movs	r2, #1
 8011886:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801188a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801188e:	4298      	cmp	r0, r3
 8011890:	fb01 f202 	mul.w	r2, r1, r2
 8011894:	d1f9      	bne.n	801188a <node_convert_integer+0x32>
 8011896:	682b      	ldr	r3, [r5, #0]
 8011898:	6834      	ldr	r4, [r6, #0]
 801189a:	b18b      	cbz	r3, 80118c0 <node_convert_integer+0x68>
 801189c:	6859      	ldr	r1, [r3, #4]
 801189e:	b179      	cbz	r1, 80118c0 <node_convert_integer+0x68>
 80118a0:	8858      	ldrh	r0, [r3, #2]
 80118a2:	b168      	cbz	r0, 80118c0 <node_convert_integer+0x68>
 80118a4:	6809      	ldr	r1, [r1, #0]
 80118a6:	edd1 7a00 	vldr	s15, [r1]
 80118aa:	b16c      	cbz	r4, 80118c8 <node_convert_integer+0x70>
 80118ac:	6861      	ldr	r1, [r4, #4]
 80118ae:	b159      	cbz	r1, 80118c8 <node_convert_integer+0x70>
 80118b0:	8860      	ldrh	r0, [r4, #2]
 80118b2:	b148      	cbz	r0, 80118c8 <node_convert_integer+0x70>
 80118b4:	6809      	ldr	r1, [r1, #0]
 80118b6:	ed91 7a00 	vldr	s14, [r1]
 80118ba:	ee87 0a87 	vdiv.f32	s0, s15, s14
 80118be:	e007      	b.n	80118d0 <node_convert_integer+0x78>
 80118c0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80118c4:	2c00      	cmp	r4, #0
 80118c6:	d1f1      	bne.n	80118ac <node_convert_integer+0x54>
 80118c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80118cc:	eeb0 0a67 	vmov.f32	s0, s15
 80118d0:	69a8      	ldr	r0, [r5, #24]
 80118d2:	69b1      	ldr	r1, [r6, #24]
 80118d4:	6806      	ldr	r6, [r0, #0]
 80118d6:	680d      	ldr	r5, [r1, #0]
 80118d8:	0236      	lsls	r6, r6, #8
 80118da:	6880      	ldr	r0, [r0, #8]
 80118dc:	6889      	ldr	r1, [r1, #8]
 80118de:	f3c5 55c0 	ubfx	r5, r5, #23, #1
 80118e2:	d416      	bmi.n	8011912 <node_convert_integer+0xba>
 80118e4:	2d00      	cmp	r5, #0
 80118e6:	d137      	bne.n	8011958 <node_convert_integer+0x100>
 80118e8:	b133      	cbz	r3, 80118f8 <node_convert_integer+0xa0>
 80118ea:	685d      	ldr	r5, [r3, #4]
 80118ec:	2d00      	cmp	r5, #0
 80118ee:	d078      	beq.n	80119e2 <node_convert_integer+0x18a>
 80118f0:	885b      	ldrh	r3, [r3, #2]
 80118f2:	b10b      	cbz	r3, 80118f8 <node_convert_integer+0xa0>
 80118f4:	686b      	ldr	r3, [r5, #4]
 80118f6:	781b      	ldrb	r3, [r3, #0]
 80118f8:	b134      	cbz	r4, 8011908 <node_convert_integer+0xb0>
 80118fa:	6865      	ldr	r5, [r4, #4]
 80118fc:	2d00      	cmp	r5, #0
 80118fe:	d06a      	beq.n	80119d6 <node_convert_integer+0x17e>
 8011900:	8864      	ldrh	r4, [r4, #2]
 8011902:	b10c      	cbz	r4, 8011908 <node_convert_integer+0xb0>
 8011904:	686c      	ldr	r4, [r5, #4]
 8011906:	7824      	ldrb	r4, [r4, #0]
 8011908:	9400      	str	r4, [sp, #0]
 801190a:	f001 f89f 	bl	8012a4c <forward_lite_node_convert_integer_iu8ou8>
 801190e:	b002      	add	sp, #8
 8011910:	bd70      	pop	{r4, r5, r6, pc}
 8011912:	b1b5      	cbz	r5, 8011942 <node_convert_integer+0xea>
 8011914:	b13b      	cbz	r3, 8011926 <node_convert_integer+0xce>
 8011916:	685d      	ldr	r5, [r3, #4]
 8011918:	2d00      	cmp	r5, #0
 801191a:	d05e      	beq.n	80119da <node_convert_integer+0x182>
 801191c:	885b      	ldrh	r3, [r3, #2]
 801191e:	b113      	cbz	r3, 8011926 <node_convert_integer+0xce>
 8011920:	686b      	ldr	r3, [r5, #4]
 8011922:	f993 3000 	ldrsb.w	r3, [r3]
 8011926:	b13c      	cbz	r4, 8011938 <node_convert_integer+0xe0>
 8011928:	6865      	ldr	r5, [r4, #4]
 801192a:	2d00      	cmp	r5, #0
 801192c:	d05f      	beq.n	80119ee <node_convert_integer+0x196>
 801192e:	8864      	ldrh	r4, [r4, #2]
 8011930:	b114      	cbz	r4, 8011938 <node_convert_integer+0xe0>
 8011932:	686c      	ldr	r4, [r5, #4]
 8011934:	f994 4000 	ldrsb.w	r4, [r4]
 8011938:	9400      	str	r4, [sp, #0]
 801193a:	f001 f87f 	bl	8012a3c <forward_lite_node_convert_integer_is8os8>
 801193e:	b002      	add	sp, #8
 8011940:	bd70      	pop	{r4, r5, r6, pc}
 8011942:	b34b      	cbz	r3, 8011998 <node_convert_integer+0x140>
 8011944:	685d      	ldr	r5, [r3, #4]
 8011946:	2d00      	cmp	r5, #0
 8011948:	d040      	beq.n	80119cc <node_convert_integer+0x174>
 801194a:	885b      	ldrh	r3, [r3, #2]
 801194c:	b323      	cbz	r3, 8011998 <node_convert_integer+0x140>
 801194e:	686b      	ldr	r3, [r5, #4]
 8011950:	f993 3000 	ldrsb.w	r3, [r3]
 8011954:	bb0c      	cbnz	r4, 801199a <node_convert_integer+0x142>
 8011956:	e026      	b.n	80119a6 <node_convert_integer+0x14e>
 8011958:	b143      	cbz	r3, 801196c <node_convert_integer+0x114>
 801195a:	685d      	ldr	r5, [r3, #4]
 801195c:	2d00      	cmp	r5, #0
 801195e:	d032      	beq.n	80119c6 <node_convert_integer+0x16e>
 8011960:	885b      	ldrh	r3, [r3, #2]
 8011962:	b11b      	cbz	r3, 801196c <node_convert_integer+0x114>
 8011964:	686b      	ldr	r3, [r5, #4]
 8011966:	781b      	ldrb	r3, [r3, #0]
 8011968:	b90c      	cbnz	r4, 801196e <node_convert_integer+0x116>
 801196a:	e007      	b.n	801197c <node_convert_integer+0x124>
 801196c:	b364      	cbz	r4, 80119c8 <node_convert_integer+0x170>
 801196e:	6865      	ldr	r5, [r4, #4]
 8011970:	b37d      	cbz	r5, 80119d2 <node_convert_integer+0x17a>
 8011972:	8864      	ldrh	r4, [r4, #2]
 8011974:	b114      	cbz	r4, 801197c <node_convert_integer+0x124>
 8011976:	686c      	ldr	r4, [r5, #4]
 8011978:	f994 4000 	ldrsb.w	r4, [r4]
 801197c:	eef4 7a47 	vcmp.f32	s15, s14
 8011980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011984:	d103      	bne.n	801198e <node_convert_integer+0x136>
 8011986:	f104 0580 	add.w	r5, r4, #128	@ 0x80
 801198a:	42ab      	cmp	r3, r5
 801198c:	d039      	beq.n	8011a02 <node_convert_integer+0x1aa>
 801198e:	9400      	str	r4, [sp, #0]
 8011990:	f001 f864 	bl	8012a5c <forward_lite_node_convert_integer_iu8os8>
 8011994:	b002      	add	sp, #8
 8011996:	bd70      	pop	{r4, r5, r6, pc}
 8011998:	b1cc      	cbz	r4, 80119ce <node_convert_integer+0x176>
 801199a:	6865      	ldr	r5, [r4, #4]
 801199c:	b32d      	cbz	r5, 80119ea <node_convert_integer+0x192>
 801199e:	8864      	ldrh	r4, [r4, #2]
 80119a0:	b10c      	cbz	r4, 80119a6 <node_convert_integer+0x14e>
 80119a2:	686c      	ldr	r4, [r5, #4]
 80119a4:	7824      	ldrb	r4, [r4, #0]
 80119a6:	eef4 7a47 	vcmp.f32	s15, s14
 80119aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119ae:	d103      	bne.n	80119b8 <node_convert_integer+0x160>
 80119b0:	f103 0580 	add.w	r5, r3, #128	@ 0x80
 80119b4:	42a5      	cmp	r5, r4
 80119b6:	d020      	beq.n	80119fa <node_convert_integer+0x1a2>
 80119b8:	9400      	str	r4, [sp, #0]
 80119ba:	f001 f859 	bl	8012a70 <forward_lite_node_convert_integer_is8ou8>
 80119be:	b002      	add	sp, #8
 80119c0:	bd70      	pop	{r4, r5, r6, pc}
 80119c2:	2201      	movs	r2, #1
 80119c4:	e767      	b.n	8011896 <node_convert_integer+0x3e>
 80119c6:	b9a4      	cbnz	r4, 80119f2 <node_convert_integer+0x19a>
 80119c8:	4623      	mov	r3, r4
 80119ca:	e7e0      	b.n	801198e <node_convert_integer+0x136>
 80119cc:	b99c      	cbnz	r4, 80119f6 <node_convert_integer+0x19e>
 80119ce:	4623      	mov	r3, r4
 80119d0:	e7f2      	b.n	80119b8 <node_convert_integer+0x160>
 80119d2:	462c      	mov	r4, r5
 80119d4:	e7d2      	b.n	801197c <node_convert_integer+0x124>
 80119d6:	462c      	mov	r4, r5
 80119d8:	e796      	b.n	8011908 <node_convert_integer+0xb0>
 80119da:	462b      	mov	r3, r5
 80119dc:	2c00      	cmp	r4, #0
 80119de:	d1a3      	bne.n	8011928 <node_convert_integer+0xd0>
 80119e0:	e7aa      	b.n	8011938 <node_convert_integer+0xe0>
 80119e2:	462b      	mov	r3, r5
 80119e4:	2c00      	cmp	r4, #0
 80119e6:	d188      	bne.n	80118fa <node_convert_integer+0xa2>
 80119e8:	e78e      	b.n	8011908 <node_convert_integer+0xb0>
 80119ea:	462c      	mov	r4, r5
 80119ec:	e7db      	b.n	80119a6 <node_convert_integer+0x14e>
 80119ee:	462c      	mov	r4, r5
 80119f0:	e7a2      	b.n	8011938 <node_convert_integer+0xe0>
 80119f2:	462b      	mov	r3, r5
 80119f4:	e7bb      	b.n	801196e <node_convert_integer+0x116>
 80119f6:	462b      	mov	r3, r5
 80119f8:	e7cf      	b.n	801199a <node_convert_integer+0x142>
 80119fa:	9400      	str	r4, [sp, #0]
 80119fc:	f001 f840 	bl	8012a80 <forward_lite_node_convert_integer_is8ou8_fast>
 8011a00:	e785      	b.n	801190e <node_convert_integer+0xb6>
 8011a02:	9400      	str	r4, [sp, #0]
 8011a04:	f001 f832 	bl	8012a6c <forward_lite_node_convert_integer_iu8os8_fast>
 8011a08:	e781      	b.n	801190e <node_convert_integer+0xb6>
 8011a0a:	2300      	movs	r3, #0
 8011a0c:	685b      	ldr	r3, [r3, #4]
 8011a0e:	deff      	udf	#255	@ 0xff

08011a10 <ai_check_custom_types>:
 8011a10:	b082      	sub	sp, #8
 8011a12:	4b12      	ldr	r3, [pc, #72]	@ (8011a5c <ai_check_custom_types+0x4c>)
 8011a14:	9301      	str	r3, [sp, #4]
 8011a16:	b118      	cbz	r0, 8011a20 <ai_check_custom_types+0x10>
 8011a18:	7803      	ldrb	r3, [r0, #0]
 8011a1a:	2b03      	cmp	r3, #3
 8011a1c:	d002      	beq.n	8011a24 <ai_check_custom_types+0x14>
 8011a1e:	2000      	movs	r0, #0
 8011a20:	b002      	add	sp, #8
 8011a22:	4770      	bx	lr
 8011a24:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011a28:	4293      	cmp	r3, r2
 8011a2a:	d004      	beq.n	8011a36 <ai_check_custom_types+0x26>
 8011a2c:	2001      	movs	r0, #1
 8011a2e:	f080 0001 	eor.w	r0, r0, #1
 8011a32:	b002      	add	sp, #8
 8011a34:	4770      	bx	lr
 8011a36:	7842      	ldrb	r2, [r0, #1]
 8011a38:	3001      	adds	r0, #1
 8011a3a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8011a3e:	429a      	cmp	r2, r3
 8011a40:	d1f4      	bne.n	8011a2c <ai_check_custom_types+0x1c>
 8011a42:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8011a46:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8011a4a:	429a      	cmp	r2, r3
 8011a4c:	d1ee      	bne.n	8011a2c <ai_check_custom_types+0x1c>
 8011a4e:	7842      	ldrb	r2, [r0, #1]
 8011a50:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011a54:	429a      	cmp	r2, r3
 8011a56:	d1e9      	bne.n	8011a2c <ai_check_custom_types+0x1c>
 8011a58:	2000      	movs	r0, #0
 8011a5a:	e7e8      	b.n	8011a2e <ai_check_custom_types+0x1e>
 8011a5c:	84048403 	.word	0x84048403

08011a60 <ai_layers_init_all>:
 8011a60:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8011a62:	4601      	mov	r1, r0
 8011a64:	b14b      	cbz	r3, 8011a7a <ai_layers_init_all+0x1a>
 8011a66:	2000      	movs	r0, #0
 8011a68:	461a      	mov	r2, r3
 8011a6a:	60d9      	str	r1, [r3, #12]
 8011a6c:	691b      	ldr	r3, [r3, #16]
 8011a6e:	3001      	adds	r0, #1
 8011a70:	4293      	cmp	r3, r2
 8011a72:	d003      	beq.n	8011a7c <ai_layers_init_all+0x1c>
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d1f7      	bne.n	8011a68 <ai_layers_init_all+0x8>
 8011a78:	4770      	bx	lr
 8011a7a:	4618      	mov	r0, r3
 8011a7c:	4770      	bx	lr
 8011a7e:	bf00      	nop

08011a80 <ai_layers_post_init_all>:
 8011a80:	b538      	push	{r3, r4, r5, lr}
 8011a82:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8011a84:	b184      	cbz	r4, 8011aa8 <ai_layers_post_init_all+0x28>
 8011a86:	2500      	movs	r5, #0
 8011a88:	6863      	ldr	r3, [r4, #4]
 8011a8a:	07db      	lsls	r3, r3, #31
 8011a8c:	d504      	bpl.n	8011a98 <ai_layers_post_init_all+0x18>
 8011a8e:	6a23      	ldr	r3, [r4, #32]
 8011a90:	4620      	mov	r0, r4
 8011a92:	b10b      	cbz	r3, 8011a98 <ai_layers_post_init_all+0x18>
 8011a94:	3501      	adds	r5, #1
 8011a96:	4798      	blx	r3
 8011a98:	6923      	ldr	r3, [r4, #16]
 8011a9a:	42a3      	cmp	r3, r4
 8011a9c:	461c      	mov	r4, r3
 8011a9e:	d001      	beq.n	8011aa4 <ai_layers_post_init_all+0x24>
 8011aa0:	2b00      	cmp	r3, #0
 8011aa2:	d1f1      	bne.n	8011a88 <ai_layers_post_init_all+0x8>
 8011aa4:	4628      	mov	r0, r5
 8011aa6:	bd38      	pop	{r3, r4, r5, pc}
 8011aa8:	4625      	mov	r5, r4
 8011aaa:	4628      	mov	r0, r5
 8011aac:	bd38      	pop	{r3, r4, r5, pc}
 8011aae:	bf00      	nop

08011ab0 <ai_layers_forward_all>:
 8011ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ab4:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8011ab6:	4604      	mov	r4, r0
 8011ab8:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 8011abc:	63c5      	str	r5, [r0, #60]	@ 0x3c
 8011abe:	f1b8 0f00 	cmp.w	r8, #0
 8011ac2:	d029      	beq.n	8011b18 <ai_layers_forward_all+0x68>
 8011ac4:	b325      	cbz	r5, 8011b10 <ai_layers_forward_all+0x60>
 8011ac6:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8011ac8:	4629      	mov	r1, r5
 8011aca:	2001      	movs	r0, #1
 8011acc:	47c0      	blx	r8
 8011ace:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 8011ad0:	b1f6      	cbz	r6, 8011b10 <ai_layers_forward_all+0x60>
 8011ad2:	2700      	movs	r7, #0
 8011ad4:	4631      	mov	r1, r6
 8011ad6:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8011ad8:	2002      	movs	r0, #2
 8011ada:	47c0      	blx	r8
 8011adc:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8011ade:	4628      	mov	r0, r5
 8011ae0:	696b      	ldr	r3, [r5, #20]
 8011ae2:	4798      	blx	r3
 8011ae4:	692e      	ldr	r6, [r5, #16]
 8011ae6:	2003      	movs	r0, #3
 8011ae8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8011aea:	42b5      	cmp	r5, r6
 8011aec:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8011aee:	d007      	beq.n	8011b00 <ai_layers_forward_all+0x50>
 8011af0:	47c0      	blx	r8
 8011af2:	3701      	adds	r7, #1
 8011af4:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8011af6:	2e00      	cmp	r6, #0
 8011af8:	d1ec      	bne.n	8011ad4 <ai_layers_forward_all+0x24>
 8011afa:	4638      	mov	r0, r7
 8011afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b00:	2003      	movs	r0, #3
 8011b02:	3701      	adds	r7, #1
 8011b04:	47c0      	blx	r8
 8011b06:	2300      	movs	r3, #0
 8011b08:	4638      	mov	r0, r7
 8011b0a:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8011b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b10:	2700      	movs	r7, #0
 8011b12:	4638      	mov	r0, r7
 8011b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b18:	2d00      	cmp	r5, #0
 8011b1a:	d0f9      	beq.n	8011b10 <ai_layers_forward_all+0x60>
 8011b1c:	4647      	mov	r7, r8
 8011b1e:	696b      	ldr	r3, [r5, #20]
 8011b20:	4628      	mov	r0, r5
 8011b22:	4798      	blx	r3
 8011b24:	462b      	mov	r3, r5
 8011b26:	692d      	ldr	r5, [r5, #16]
 8011b28:	429d      	cmp	r5, r3
 8011b2a:	d004      	beq.n	8011b36 <ai_layers_forward_all+0x86>
 8011b2c:	3701      	adds	r7, #1
 8011b2e:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8011b30:	2d00      	cmp	r5, #0
 8011b32:	d1f4      	bne.n	8011b1e <ai_layers_forward_all+0x6e>
 8011b34:	e7e1      	b.n	8011afa <ai_layers_forward_all+0x4a>
 8011b36:	2300      	movs	r3, #0
 8011b38:	3701      	adds	r7, #1
 8011b3a:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8011b3c:	e7dd      	b.n	8011afa <ai_layers_forward_all+0x4a>
 8011b3e:	bf00      	nop

08011b40 <forward_conv2d_rgb_sssa8_ch>:
 8011b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b44:	ed2d 8b02 	vpush	{d8}
 8011b48:	6983      	ldr	r3, [r0, #24]
 8011b4a:	b095      	sub	sp, #84	@ 0x54
 8011b4c:	881c      	ldrh	r4, [r3, #0]
 8011b4e:	b90c      	cbnz	r4, 8011b54 <forward_conv2d_rgb_sssa8_ch+0x14>
 8011b50:	6863      	ldr	r3, [r4, #4]
 8011b52:	deff      	udf	#255	@ 0xff
 8011b54:	685d      	ldr	r5, [r3, #4]
 8011b56:	686a      	ldr	r2, [r5, #4]
 8011b58:	b102      	cbz	r2, 8011b5c <forward_conv2d_rgb_sssa8_ch+0x1c>
 8011b5a:	6812      	ldr	r2, [r2, #0]
 8011b5c:	2c01      	cmp	r4, #1
 8011b5e:	f000 8099 	beq.w	8011c94 <forward_conv2d_rgb_sssa8_ch+0x154>
 8011b62:	692b      	ldr	r3, [r5, #16]
 8011b64:	b103      	cbz	r3, 8011b68 <forward_conv2d_rgb_sssa8_ch+0x28>
 8011b66:	681b      	ldr	r3, [r3, #0]
 8011b68:	2c02      	cmp	r4, #2
 8011b6a:	f000 8093 	beq.w	8011c94 <forward_conv2d_rgb_sssa8_ch+0x154>
 8011b6e:	69ee      	ldr	r6, [r5, #28]
 8011b70:	2e00      	cmp	r6, #0
 8011b72:	f000 809c 	beq.w	8011cae <forward_conv2d_rgb_sssa8_ch+0x16e>
 8011b76:	8b2f      	ldrh	r7, [r5, #24]
 8011b78:	6831      	ldr	r1, [r6, #0]
 8011b7a:	2f01      	cmp	r7, #1
 8011b7c:	f240 8099 	bls.w	8011cb2 <forward_conv2d_rgb_sssa8_ch+0x172>
 8011b80:	6876      	ldr	r6, [r6, #4]
 8011b82:	2c03      	cmp	r4, #3
 8011b84:	f000 8086 	beq.w	8011c94 <forward_conv2d_rgb_sssa8_ch+0x154>
 8011b88:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 8011b8a:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 8011b8c:	2c00      	cmp	r4, #0
 8011b8e:	f000 8092 	beq.w	8011cb6 <forward_conv2d_rgb_sssa8_ch+0x176>
 8011b92:	b105      	cbz	r5, 8011b96 <forward_conv2d_rgb_sssa8_ch+0x56>
 8011b94:	6863      	ldr	r3, [r4, #4]
 8011b96:	6825      	ldr	r5, [r4, #0]
 8011b98:	69b4      	ldr	r4, [r6, #24]
 8011b9a:	68de      	ldr	r6, [r3, #12]
 8011b9c:	68a4      	ldr	r4, [r4, #8]
 8011b9e:	f8d5 c018 	ldr.w	ip, [r5, #24]
 8011ba2:	9412      	str	r4, [sp, #72]	@ 0x48
 8011ba4:	68d4      	ldr	r4, [r2, #12]
 8011ba6:	6815      	ldr	r5, [r2, #0]
 8011ba8:	68a4      	ldr	r4, [r4, #8]
 8011baa:	940f      	str	r4, [sp, #60]	@ 0x3c
 8011bac:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8011bae:	88a4      	ldrh	r4, [r4, #4]
 8011bb0:	9411      	str	r4, [sp, #68]	@ 0x44
 8011bb2:	68cc      	ldr	r4, [r1, #12]
 8011bb4:	f8d4 b004 	ldr.w	fp, [r4, #4]
 8011bb8:	88b4      	ldrh	r4, [r6, #4]
 8011bba:	940d      	str	r4, [sp, #52]	@ 0x34
 8011bbc:	68b4      	ldr	r4, [r6, #8]
 8011bbe:	680e      	ldr	r6, [r1, #0]
 8011bc0:	940e      	str	r4, [sp, #56]	@ 0x38
 8011bc2:	8d04      	ldrh	r4, [r0, #40]	@ 0x28
 8011bc4:	9410      	str	r4, [sp, #64]	@ 0x40
 8011bc6:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8011bca:	9413      	str	r4, [sp, #76]	@ 0x4c
 8011bcc:	681c      	ldr	r4, [r3, #0]
 8011bce:	2d00      	cmp	r5, #0
 8011bd0:	d066      	beq.n	8011ca0 <forward_conv2d_rgb_sssa8_ch+0x160>
 8011bd2:	686f      	ldr	r7, [r5, #4]
 8011bd4:	2f00      	cmp	r7, #0
 8011bd6:	d063      	beq.n	8011ca0 <forward_conv2d_rgb_sssa8_ch+0x160>
 8011bd8:	f8b5 e002 	ldrh.w	lr, [r5, #2]
 8011bdc:	f1be 0f00 	cmp.w	lr, #0
 8011be0:	d05e      	beq.n	8011ca0 <forward_conv2d_rgb_sssa8_ch+0x160>
 8011be2:	683f      	ldr	r7, [r7, #0]
 8011be4:	edd7 8a00 	vldr	s17, [r7]
 8011be8:	2c00      	cmp	r4, #0
 8011bea:	d056      	beq.n	8011c9a <forward_conv2d_rgb_sssa8_ch+0x15a>
 8011bec:	6867      	ldr	r7, [r4, #4]
 8011bee:	2f00      	cmp	r7, #0
 8011bf0:	d053      	beq.n	8011c9a <forward_conv2d_rgb_sssa8_ch+0x15a>
 8011bf2:	f8b4 e002 	ldrh.w	lr, [r4, #2]
 8011bf6:	f1be 0f00 	cmp.w	lr, #0
 8011bfa:	d04e      	beq.n	8011c9a <forward_conv2d_rgb_sssa8_ch+0x15a>
 8011bfc:	683f      	ldr	r7, [r7, #0]
 8011bfe:	ed97 8a00 	vldr	s16, [r7]
 8011c02:	699b      	ldr	r3, [r3, #24]
 8011c04:	6997      	ldr	r7, [r2, #24]
 8011c06:	6989      	ldr	r1, [r1, #24]
 8011c08:	f890 9041 	ldrb.w	r9, [r0, #65]	@ 0x41
 8011c0c:	f8d3 a008 	ldr.w	sl, [r3, #8]
 8011c10:	68bf      	ldr	r7, [r7, #8]
 8011c12:	f8d1 8008 	ldr.w	r8, [r1, #8]
 8011c16:	b116      	cbz	r6, 8011c1e <forward_conv2d_rgb_sssa8_ch+0xde>
 8011c18:	6876      	ldr	r6, [r6, #4]
 8011c1a:	b106      	cbz	r6, 8011c1e <forward_conv2d_rgb_sssa8_ch+0xde>
 8011c1c:	6836      	ldr	r6, [r6, #0]
 8011c1e:	b13d      	cbz	r5, 8011c30 <forward_conv2d_rgb_sssa8_ch+0xf0>
 8011c20:	6869      	ldr	r1, [r5, #4]
 8011c22:	2900      	cmp	r1, #0
 8011c24:	d03f      	beq.n	8011ca6 <forward_conv2d_rgb_sssa8_ch+0x166>
 8011c26:	886d      	ldrh	r5, [r5, #2]
 8011c28:	b115      	cbz	r5, 8011c30 <forward_conv2d_rgb_sssa8_ch+0xf0>
 8011c2a:	6849      	ldr	r1, [r1, #4]
 8011c2c:	f991 5000 	ldrsb.w	r5, [r1]
 8011c30:	b13c      	cbz	r4, 8011c42 <forward_conv2d_rgb_sssa8_ch+0x102>
 8011c32:	6861      	ldr	r1, [r4, #4]
 8011c34:	2900      	cmp	r1, #0
 8011c36:	d038      	beq.n	8011caa <forward_conv2d_rgb_sssa8_ch+0x16a>
 8011c38:	8864      	ldrh	r4, [r4, #2]
 8011c3a:	b114      	cbz	r4, 8011c42 <forward_conv2d_rgb_sssa8_ch+0x102>
 8011c3c:	6849      	ldr	r1, [r1, #4]
 8011c3e:	f991 4000 	ldrsb.w	r4, [r1]
 8011c42:	e9dc 0100 	ldrd	r0, r1, [ip]
 8011c46:	f005 fbad 	bl	80173a4 <ai_array_get_byte_size>
 8011c4a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011c4c:	eef0 0a48 	vmov.f32	s1, s16
 8011c50:	900a      	str	r0, [sp, #40]	@ 0x28
 8011c52:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011c54:	eeb0 0a68 	vmov.f32	s0, s17
 8011c58:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011c5a:	4642      	mov	r2, r8
 8011c5c:	f8bd 103c 	ldrh.w	r1, [sp, #60]	@ 0x3c
 8011c60:	4638      	mov	r0, r7
 8011c62:	9303      	str	r3, [sp, #12]
 8011c64:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011c66:	f8cd a020 	str.w	sl, [sp, #32]
 8011c6a:	9302      	str	r3, [sp, #8]
 8011c6c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011c6e:	9301      	str	r3, [sp, #4]
 8011c70:	f8bd 3038 	ldrh.w	r3, [sp, #56]	@ 0x38
 8011c74:	e9cd 5404 	strd	r5, r4, [sp, #16]
 8011c78:	fa1f f48b 	uxth.w	r4, fp
 8011c7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011c80:	9400      	str	r4, [sp, #0]
 8011c82:	e9cd 6906 	strd	r6, r9, [sp, #24]
 8011c86:	f001 fedd 	bl	8013a44 <forward_lite_conv2d_rgb_sssa8_ch>
 8011c8a:	b015      	add	sp, #84	@ 0x54
 8011c8c:	ecbd 8b02 	vpop	{d8}
 8011c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c94:	2300      	movs	r3, #0
 8011c96:	685b      	ldr	r3, [r3, #4]
 8011c98:	deff      	udf	#255	@ 0xff
 8011c9a:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 8011c9e:	e7b0      	b.n	8011c02 <forward_conv2d_rgb_sssa8_ch+0xc2>
 8011ca0:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8011ca4:	e7a0      	b.n	8011be8 <forward_conv2d_rgb_sssa8_ch+0xa8>
 8011ca6:	460d      	mov	r5, r1
 8011ca8:	e7c2      	b.n	8011c30 <forward_conv2d_rgb_sssa8_ch+0xf0>
 8011caa:	460c      	mov	r4, r1
 8011cac:	e7c9      	b.n	8011c42 <forward_conv2d_rgb_sssa8_ch+0x102>
 8011cae:	4631      	mov	r1, r6
 8011cb0:	e767      	b.n	8011b82 <forward_conv2d_rgb_sssa8_ch+0x42>
 8011cb2:	2600      	movs	r6, #0
 8011cb4:	e765      	b.n	8011b82 <forward_conv2d_rgb_sssa8_ch+0x42>
 8011cb6:	b90d      	cbnz	r5, 8011cbc <forward_conv2d_rgb_sssa8_ch+0x17c>
 8011cb8:	69ab      	ldr	r3, [r5, #24]
 8011cba:	deff      	udf	#255	@ 0xff
 8011cbc:	68e3      	ldr	r3, [r4, #12]
 8011cbe:	deff      	udf	#255	@ 0xff

08011cc0 <forward_dense_integer_SSSA_ch>:
 8011cc0:	6983      	ldr	r3, [r0, #24]
 8011cc2:	881a      	ldrh	r2, [r3, #0]
 8011cc4:	b90a      	cbnz	r2, 8011cca <forward_dense_integer_SSSA_ch+0xa>
 8011cc6:	6853      	ldr	r3, [r2, #4]
 8011cc8:	deff      	udf	#255	@ 0xff
 8011cca:	6858      	ldr	r0, [r3, #4]
 8011ccc:	6841      	ldr	r1, [r0, #4]
 8011cce:	b101      	cbz	r1, 8011cd2 <forward_dense_integer_SSSA_ch+0x12>
 8011cd0:	6809      	ldr	r1, [r1, #0]
 8011cd2:	2a01      	cmp	r2, #1
 8011cd4:	f000 80e2 	beq.w	8011e9c <forward_dense_integer_SSSA_ch+0x1dc>
 8011cd8:	6903      	ldr	r3, [r0, #16]
 8011cda:	b103      	cbz	r3, 8011cde <forward_dense_integer_SSSA_ch+0x1e>
 8011cdc:	681b      	ldr	r3, [r3, #0]
 8011cde:	2a02      	cmp	r2, #2
 8011ce0:	f000 80d9 	beq.w	8011e96 <forward_dense_integer_SSSA_ch+0x1d6>
 8011ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ce8:	69c4      	ldr	r4, [r0, #28]
 8011cea:	b08b      	sub	sp, #44	@ 0x2c
 8011cec:	2c00      	cmp	r4, #0
 8011cee:	f000 80a4 	beq.w	8011e3a <forward_dense_integer_SSSA_ch+0x17a>
 8011cf2:	8b06      	ldrh	r6, [r0, #24]
 8011cf4:	6825      	ldr	r5, [r4, #0]
 8011cf6:	2e01      	cmp	r6, #1
 8011cf8:	f240 80ba 	bls.w	8011e70 <forward_dense_integer_SSSA_ch+0x1b0>
 8011cfc:	6864      	ldr	r4, [r4, #4]
 8011cfe:	2a03      	cmp	r2, #3
 8011d00:	f000 80c6 	beq.w	8011e90 <forward_dense_integer_SSSA_ch+0x1d0>
 8011d04:	69a2      	ldr	r2, [r4, #24]
 8011d06:	68dc      	ldr	r4, [r3, #12]
 8011d08:	6892      	ldr	r2, [r2, #8]
 8011d0a:	6a87      	ldr	r7, [r0, #40]	@ 0x28
 8011d0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8011d0e:	68ca      	ldr	r2, [r1, #12]
 8011d10:	f8b4 b004 	ldrh.w	fp, [r4, #4]
 8011d14:	f8b2 a004 	ldrh.w	sl, [r2, #4]
 8011d18:	e9d4 0202 	ldrd	r0, r2, [r4, #8]
 8011d1c:	fb00 f902 	mul.w	r9, r0, r2
 8011d20:	6988      	ldr	r0, [r1, #24]
 8011d22:	699a      	ldr	r2, [r3, #24]
 8011d24:	b11f      	cbz	r7, 8011d2e <forward_dense_integer_SSSA_ch+0x6e>
 8011d26:	683f      	ldr	r7, [r7, #0]
 8011d28:	b10f      	cbz	r7, 8011d2e <forward_dense_integer_SSSA_ch+0x6e>
 8011d2a:	69bc      	ldr	r4, [r7, #24]
 8011d2c:	68a7      	ldr	r7, [r4, #8]
 8011d2e:	680c      	ldr	r4, [r1, #0]
 8011d30:	6881      	ldr	r1, [r0, #8]
 8011d32:	6890      	ldr	r0, [r2, #8]
 8011d34:	69aa      	ldr	r2, [r5, #24]
 8011d36:	681b      	ldr	r3, [r3, #0]
 8011d38:	6892      	ldr	r2, [r2, #8]
 8011d3a:	682d      	ldr	r5, [r5, #0]
 8011d3c:	9208      	str	r2, [sp, #32]
 8011d3e:	2c00      	cmp	r4, #0
 8011d40:	d048      	beq.n	8011dd4 <forward_dense_integer_SSSA_ch+0x114>
 8011d42:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8011d46:	f1b8 0f00 	cmp.w	r8, #0
 8011d4a:	d03a      	beq.n	8011dc2 <forward_dense_integer_SSSA_ch+0x102>
 8011d4c:	f8b4 e002 	ldrh.w	lr, [r4, #2]
 8011d50:	f1be 0f00 	cmp.w	lr, #0
 8011d54:	d153      	bne.n	8011dfe <forward_dense_integer_SSSA_ch+0x13e>
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d035      	beq.n	8011dc6 <forward_dense_integer_SSSA_ch+0x106>
 8011d5a:	685e      	ldr	r6, [r3, #4]
 8011d5c:	46b6      	mov	lr, r6
 8011d5e:	2e00      	cmp	r6, #0
 8011d60:	f000 808b 	beq.w	8011e7a <forward_dense_integer_SSSA_ch+0x1ba>
 8011d64:	f8b3 c002 	ldrh.w	ip, [r3, #2]
 8011d68:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011d6c:	f1bc 0f00 	cmp.w	ip, #0
 8011d70:	d153      	bne.n	8011e1a <forward_dense_integer_SSSA_ch+0x15a>
 8011d72:	f1b8 0f00 	cmp.w	r8, #0
 8011d76:	f000 8087 	beq.w	8011e88 <forward_dense_integer_SSSA_ch+0x1c8>
 8011d7a:	f8b4 e002 	ldrh.w	lr, [r4, #2]
 8011d7e:	f1be 0f00 	cmp.w	lr, #0
 8011d82:	d177      	bne.n	8011e74 <forward_dense_integer_SSSA_ch+0x1b4>
 8011d84:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8011d88:	2400      	movs	r4, #0
 8011d8a:	2b00      	cmp	r3, #0
 8011d8c:	d078      	beq.n	8011e80 <forward_dense_integer_SSSA_ch+0x1c0>
 8011d8e:	46b6      	mov	lr, r6
 8011d90:	b12e      	cbz	r6, 8011d9e <forward_dense_integer_SSSA_ch+0xde>
 8011d92:	f8b3 c002 	ldrh.w	ip, [r3, #2]
 8011d96:	f1bc 0f00 	cmp.w	ip, #0
 8011d9a:	d12b      	bne.n	8011df4 <forward_dense_integer_SSSA_ch+0x134>
 8011d9c:	4666      	mov	r6, ip
 8011d9e:	b115      	cbz	r5, 8011da6 <forward_dense_integer_SSSA_ch+0xe6>
 8011da0:	686d      	ldr	r5, [r5, #4]
 8011da2:	b105      	cbz	r5, 8011da6 <forward_dense_integer_SSSA_ch+0xe6>
 8011da4:	682d      	ldr	r5, [r5, #0]
 8011da6:	9400      	str	r4, [sp, #0]
 8011da8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8011dac:	e9cd 5705 	strd	r5, r7, [sp, #20]
 8011db0:	e9cd b903 	strd	fp, r9, [sp, #12]
 8011db4:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8011db8:	f000 fe64 	bl	8012a84 <forward_lite_dense_is8os8ws8_ch>
 8011dbc:	b00b      	add	sp, #44	@ 0x2c
 8011dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d13b      	bne.n	8011e3e <forward_dense_integer_SSSA_ch+0x17e>
 8011dc6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011dca:	eef0 0a40 	vmov.f32	s1, s0
 8011dce:	461c      	mov	r4, r3
 8011dd0:	461e      	mov	r6, r3
 8011dd2:	e7e4      	b.n	8011d9e <forward_dense_integer_SSSA_ch+0xde>
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	d0f6      	beq.n	8011dc6 <forward_dense_integer_SSSA_ch+0x106>
 8011dd8:	f8d3 e004 	ldr.w	lr, [r3, #4]
 8011ddc:	f1be 0f00 	cmp.w	lr, #0
 8011de0:	d03f      	beq.n	8011e62 <forward_dense_integer_SSSA_ch+0x1a2>
 8011de2:	885b      	ldrh	r3, [r3, #2]
 8011de4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d0ee      	beq.n	8011dca <forward_dense_integer_SSSA_ch+0x10a>
 8011dec:	f8de 3000 	ldr.w	r3, [lr]
 8011df0:	edd3 0a00 	vldr	s1, [r3]
 8011df4:	f8de 3004 	ldr.w	r3, [lr, #4]
 8011df8:	f993 6000 	ldrsb.w	r6, [r3]
 8011dfc:	e7cf      	b.n	8011d9e <forward_dense_integer_SSSA_ch+0xde>
 8011dfe:	f8d8 6000 	ldr.w	r6, [r8]
 8011e02:	ed96 0a00 	vldr	s0, [r6]
 8011e06:	b323      	cbz	r3, 8011e52 <forward_dense_integer_SSSA_ch+0x192>
 8011e08:	685e      	ldr	r6, [r3, #4]
 8011e0a:	46b6      	mov	lr, r6
 8011e0c:	2e00      	cmp	r6, #0
 8011e0e:	d0b0      	beq.n	8011d72 <forward_dense_integer_SSSA_ch+0xb2>
 8011e10:	f8b3 c002 	ldrh.w	ip, [r3, #2]
 8011e14:	f1bc 0f00 	cmp.w	ip, #0
 8011e18:	d0ab      	beq.n	8011d72 <forward_dense_integer_SSSA_ch+0xb2>
 8011e1a:	6832      	ldr	r2, [r6, #0]
 8011e1c:	edd2 0a00 	vldr	s1, [r2]
 8011e20:	f1b8 0f00 	cmp.w	r8, #0
 8011e24:	d02e      	beq.n	8011e84 <forward_dense_integer_SSSA_ch+0x1c4>
 8011e26:	8864      	ldrh	r4, [r4, #2]
 8011e28:	2c00      	cmp	r4, #0
 8011e2a:	d0b0      	beq.n	8011d8e <forward_dense_integer_SSSA_ch+0xce>
 8011e2c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8011e30:	f994 4000 	ldrsb.w	r4, [r4]
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d1aa      	bne.n	8011d8e <forward_dense_integer_SSSA_ch+0xce>
 8011e38:	e022      	b.n	8011e80 <forward_dense_integer_SSSA_ch+0x1c0>
 8011e3a:	4625      	mov	r5, r4
 8011e3c:	e75f      	b.n	8011cfe <forward_dense_integer_SSSA_ch+0x3e>
 8011e3e:	685e      	ldr	r6, [r3, #4]
 8011e40:	46b6      	mov	lr, r6
 8011e42:	2e00      	cmp	r6, #0
 8011e44:	d18e      	bne.n	8011d64 <forward_dense_integer_SSSA_ch+0xa4>
 8011e46:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011e4a:	4634      	mov	r4, r6
 8011e4c:	eef0 0a40 	vmov.f32	s1, s0
 8011e50:	e7a5      	b.n	8011d9e <forward_dense_integer_SSSA_ch+0xde>
 8011e52:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8011e56:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8011e5a:	461e      	mov	r6, r3
 8011e5c:	f994 4000 	ldrsb.w	r4, [r4]
 8011e60:	e79d      	b.n	8011d9e <forward_dense_integer_SSSA_ch+0xde>
 8011e62:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011e66:	4674      	mov	r4, lr
 8011e68:	4676      	mov	r6, lr
 8011e6a:	eef0 0a40 	vmov.f32	s1, s0
 8011e6e:	e796      	b.n	8011d9e <forward_dense_integer_SSSA_ch+0xde>
 8011e70:	2400      	movs	r4, #0
 8011e72:	e744      	b.n	8011cfe <forward_dense_integer_SSSA_ch+0x3e>
 8011e74:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8011e78:	e7d8      	b.n	8011e2c <forward_dense_integer_SSSA_ch+0x16c>
 8011e7a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011e7e:	e781      	b.n	8011d84 <forward_dense_integer_SSSA_ch+0xc4>
 8011e80:	461e      	mov	r6, r3
 8011e82:	e78c      	b.n	8011d9e <forward_dense_integer_SSSA_ch+0xde>
 8011e84:	4644      	mov	r4, r8
 8011e86:	e786      	b.n	8011d96 <forward_dense_integer_SSSA_ch+0xd6>
 8011e88:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8011e8c:	4644      	mov	r4, r8
 8011e8e:	e77f      	b.n	8011d90 <forward_dense_integer_SSSA_ch+0xd0>
 8011e90:	2300      	movs	r3, #0
 8011e92:	685b      	ldr	r3, [r3, #4]
 8011e94:	deff      	udf	#255	@ 0xff
 8011e96:	2300      	movs	r3, #0
 8011e98:	685b      	ldr	r3, [r3, #4]
 8011e9a:	deff      	udf	#255	@ 0xff
 8011e9c:	2300      	movs	r3, #0
 8011e9e:	685b      	ldr	r3, [r3, #4]
 8011ea0:	deff      	udf	#255	@ 0xff
 8011ea2:	bf00      	nop

08011ea4 <forward_dw_3x3_sssa8_ch>:
 8011ea4:	6983      	ldr	r3, [r0, #24]
 8011ea6:	4601      	mov	r1, r0
 8011ea8:	8818      	ldrh	r0, [r3, #0]
 8011eaa:	b908      	cbnz	r0, 8011eb0 <forward_dw_3x3_sssa8_ch+0xc>
 8011eac:	6843      	ldr	r3, [r0, #4]
 8011eae:	deff      	udf	#255	@ 0xff
 8011eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011eb4:	ed2d 8b02 	vpush	{d8}
 8011eb8:	685c      	ldr	r4, [r3, #4]
 8011eba:	b097      	sub	sp, #92	@ 0x5c
 8011ebc:	6862      	ldr	r2, [r4, #4]
 8011ebe:	b102      	cbz	r2, 8011ec2 <forward_dw_3x3_sssa8_ch+0x1e>
 8011ec0:	6812      	ldr	r2, [r2, #0]
 8011ec2:	2801      	cmp	r0, #1
 8011ec4:	f000 80a4 	beq.w	8012010 <forward_dw_3x3_sssa8_ch+0x16c>
 8011ec8:	6923      	ldr	r3, [r4, #16]
 8011eca:	b103      	cbz	r3, 8011ece <forward_dw_3x3_sssa8_ch+0x2a>
 8011ecc:	681b      	ldr	r3, [r3, #0]
 8011ece:	2802      	cmp	r0, #2
 8011ed0:	f000 8095 	beq.w	8011ffe <forward_dw_3x3_sssa8_ch+0x15a>
 8011ed4:	69e5      	ldr	r5, [r4, #28]
 8011ed6:	2d00      	cmp	r5, #0
 8011ed8:	f000 8098 	beq.w	801200c <forward_dw_3x3_sssa8_ch+0x168>
 8011edc:	8b26      	ldrh	r6, [r4, #24]
 8011ede:	f8d5 c000 	ldr.w	ip, [r5]
 8011ee2:	2e01      	cmp	r6, #1
 8011ee4:	f240 8097 	bls.w	8012016 <forward_dw_3x3_sssa8_ch+0x172>
 8011ee8:	686d      	ldr	r5, [r5, #4]
 8011eea:	2803      	cmp	r0, #3
 8011eec:	f000 8098 	beq.w	8012020 <forward_dw_3x3_sssa8_ch+0x17c>
 8011ef0:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8011ef2:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 8011ef4:	2800      	cmp	r0, #0
 8011ef6:	f000 8090 	beq.w	801201a <forward_dw_3x3_sssa8_ch+0x176>
 8011efa:	b104      	cbz	r4, 8011efe <forward_dw_3x3_sssa8_ch+0x5a>
 8011efc:	6843      	ldr	r3, [r0, #4]
 8011efe:	69ac      	ldr	r4, [r5, #24]
 8011f00:	8d0f      	ldrh	r7, [r1, #40]	@ 0x28
 8011f02:	68a4      	ldr	r4, [r4, #8]
 8011f04:	8d89      	ldrh	r1, [r1, #44]	@ 0x2c
 8011f06:	9414      	str	r4, [sp, #80]	@ 0x50
 8011f08:	68d4      	ldr	r4, [r2, #12]
 8011f0a:	68de      	ldr	r6, [r3, #12]
 8011f0c:	9113      	str	r1, [sp, #76]	@ 0x4c
 8011f0e:	88a1      	ldrh	r1, [r4, #4]
 8011f10:	6800      	ldr	r0, [r0, #0]
 8011f12:	910f      	str	r1, [sp, #60]	@ 0x3c
 8011f14:	6980      	ldr	r0, [r0, #24]
 8011f16:	6815      	ldr	r5, [r2, #0]
 8011f18:	9712      	str	r7, [sp, #72]	@ 0x48
 8011f1a:	e9d6 1b02 	ldrd	r1, fp, [r6, #8]
 8011f1e:	f8dc 6000 	ldr.w	r6, [ip]
 8011f22:	9110      	str	r1, [sp, #64]	@ 0x40
 8011f24:	e9d4 1a02 	ldrd	r1, sl, [r4, #8]
 8011f28:	681c      	ldr	r4, [r3, #0]
 8011f2a:	9111      	str	r1, [sp, #68]	@ 0x44
 8011f2c:	6881      	ldr	r1, [r0, #8]
 8011f2e:	9115      	str	r1, [sp, #84]	@ 0x54
 8011f30:	2d00      	cmp	r5, #0
 8011f32:	d061      	beq.n	8011ff8 <forward_dw_3x3_sssa8_ch+0x154>
 8011f34:	6869      	ldr	r1, [r5, #4]
 8011f36:	2900      	cmp	r1, #0
 8011f38:	d05e      	beq.n	8011ff8 <forward_dw_3x3_sssa8_ch+0x154>
 8011f3a:	886f      	ldrh	r7, [r5, #2]
 8011f3c:	2f00      	cmp	r7, #0
 8011f3e:	d05b      	beq.n	8011ff8 <forward_dw_3x3_sssa8_ch+0x154>
 8011f40:	6809      	ldr	r1, [r1, #0]
 8011f42:	edd1 8a00 	vldr	s17, [r1]
 8011f46:	2c00      	cmp	r4, #0
 8011f48:	d053      	beq.n	8011ff2 <forward_dw_3x3_sssa8_ch+0x14e>
 8011f4a:	6861      	ldr	r1, [r4, #4]
 8011f4c:	2900      	cmp	r1, #0
 8011f4e:	d050      	beq.n	8011ff2 <forward_dw_3x3_sssa8_ch+0x14e>
 8011f50:	8867      	ldrh	r7, [r4, #2]
 8011f52:	2f00      	cmp	r7, #0
 8011f54:	d04d      	beq.n	8011ff2 <forward_dw_3x3_sssa8_ch+0x14e>
 8011f56:	6809      	ldr	r1, [r1, #0]
 8011f58:	ed91 8a00 	vldr	s16, [r1]
 8011f5c:	699f      	ldr	r7, [r3, #24]
 8011f5e:	6991      	ldr	r1, [r2, #24]
 8011f60:	f8dc 3018 	ldr.w	r3, [ip, #24]
 8011f64:	f8d7 9008 	ldr.w	r9, [r7, #8]
 8011f68:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8011f6c:	688f      	ldr	r7, [r1, #8]
 8011f6e:	b116      	cbz	r6, 8011f76 <forward_dw_3x3_sssa8_ch+0xd2>
 8011f70:	6876      	ldr	r6, [r6, #4]
 8011f72:	b106      	cbz	r6, 8011f76 <forward_dw_3x3_sssa8_ch+0xd2>
 8011f74:	6836      	ldr	r6, [r6, #0]
 8011f76:	b13d      	cbz	r5, 8011f88 <forward_dw_3x3_sssa8_ch+0xe4>
 8011f78:	6869      	ldr	r1, [r5, #4]
 8011f7a:	2900      	cmp	r1, #0
 8011f7c:	d044      	beq.n	8012008 <forward_dw_3x3_sssa8_ch+0x164>
 8011f7e:	886d      	ldrh	r5, [r5, #2]
 8011f80:	b115      	cbz	r5, 8011f88 <forward_dw_3x3_sssa8_ch+0xe4>
 8011f82:	6849      	ldr	r1, [r1, #4]
 8011f84:	f991 5000 	ldrsb.w	r5, [r1]
 8011f88:	b13c      	cbz	r4, 8011f9a <forward_dw_3x3_sssa8_ch+0xf6>
 8011f8a:	6861      	ldr	r1, [r4, #4]
 8011f8c:	2900      	cmp	r1, #0
 8011f8e:	d039      	beq.n	8012004 <forward_dw_3x3_sssa8_ch+0x160>
 8011f90:	8864      	ldrh	r4, [r4, #2]
 8011f92:	b114      	cbz	r4, 8011f9a <forward_dw_3x3_sssa8_ch+0xf6>
 8011f94:	6849      	ldr	r1, [r1, #4]
 8011f96:	f991 4000 	ldrsb.w	r4, [r1]
 8011f9a:	e9d0 0100 	ldrd	r0, r1, [r0]
 8011f9e:	f005 fa01 	bl	80173a4 <ai_array_get_byte_size>
 8011fa2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011fa4:	eef0 0a48 	vmov.f32	s1, s16
 8011fa8:	900b      	str	r0, [sp, #44]	@ 0x2c
 8011faa:	930c      	str	r3, [sp, #48]	@ 0x30
 8011fac:	eeb0 0a68 	vmov.f32	s0, s17
 8011fb0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011fb2:	fa1f f28a 	uxth.w	r2, sl
 8011fb6:	f8bd 1044 	ldrh.w	r1, [sp, #68]	@ 0x44
 8011fba:	4638      	mov	r0, r7
 8011fbc:	9303      	str	r3, [sp, #12]
 8011fbe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011fc0:	f8cd 901c 	str.w	r9, [sp, #28]
 8011fc4:	9302      	str	r3, [sp, #8]
 8011fc6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011fc8:	9504      	str	r5, [sp, #16]
 8011fca:	e9cd 4605 	strd	r4, r6, [sp, #20]
 8011fce:	f8bd 4040 	ldrh.w	r4, [sp, #64]	@ 0x40
 8011fd2:	e9cd 8300 	strd	r8, r3, [sp]
 8011fd6:	fa1f f38b 	uxth.w	r3, fp
 8011fda:	9408      	str	r4, [sp, #32]
 8011fdc:	2400      	movs	r4, #0
 8011fde:	9309      	str	r3, [sp, #36]	@ 0x24
 8011fe0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011fe2:	940a      	str	r4, [sp, #40]	@ 0x28
 8011fe4:	f000 fdb2 	bl	8012b4c <forward_lite_dw_3x3_sssa8_ch>
 8011fe8:	b017      	add	sp, #92	@ 0x5c
 8011fea:	ecbd 8b02 	vpop	{d8}
 8011fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ff2:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 8011ff6:	e7b1      	b.n	8011f5c <forward_dw_3x3_sssa8_ch+0xb8>
 8011ff8:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8011ffc:	e7a3      	b.n	8011f46 <forward_dw_3x3_sssa8_ch+0xa2>
 8011ffe:	2300      	movs	r3, #0
 8012000:	685b      	ldr	r3, [r3, #4]
 8012002:	deff      	udf	#255	@ 0xff
 8012004:	460c      	mov	r4, r1
 8012006:	e7c8      	b.n	8011f9a <forward_dw_3x3_sssa8_ch+0xf6>
 8012008:	460d      	mov	r5, r1
 801200a:	e7bd      	b.n	8011f88 <forward_dw_3x3_sssa8_ch+0xe4>
 801200c:	46ac      	mov	ip, r5
 801200e:	e76c      	b.n	8011eea <forward_dw_3x3_sssa8_ch+0x46>
 8012010:	2300      	movs	r3, #0
 8012012:	685b      	ldr	r3, [r3, #4]
 8012014:	deff      	udf	#255	@ 0xff
 8012016:	2500      	movs	r5, #0
 8012018:	e767      	b.n	8011eea <forward_dw_3x3_sssa8_ch+0x46>
 801201a:	b924      	cbnz	r4, 8012026 <forward_dw_3x3_sssa8_ch+0x182>
 801201c:	69a3      	ldr	r3, [r4, #24]
 801201e:	deff      	udf	#255	@ 0xff
 8012020:	2300      	movs	r3, #0
 8012022:	685b      	ldr	r3, [r3, #4]
 8012024:	deff      	udf	#255	@ 0xff
 8012026:	68c3      	ldr	r3, [r0, #12]
 8012028:	deff      	udf	#255	@ 0xff
 801202a:	bf00      	nop

0801202c <forward_pad>:
 801202c:	7f03      	ldrb	r3, [r0, #28]
 801202e:	2b03      	cmp	r3, #3
 8012030:	d80b      	bhi.n	801204a <forward_pad+0x1e>
 8012032:	e8df f003 	tbb	[pc, r3]
 8012036:	0608      	.short	0x0608
 8012038:	0204      	.short	0x0204
 801203a:	f000 b869 	b.w	8012110 <forward_pad_8bit_ch1st_3x3_constant>
 801203e:	f000 b8f7 	b.w	8012230 <forward_pad_edge>
 8012042:	f000 b935 	b.w	80122b0 <forward_pad_reflect>
 8012046:	f000 b8ad 	b.w	80121a4 <forward_pad_constant>
 801204a:	4770      	bx	lr

0801204c <forward_sm_integer>:
 801204c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012050:	6983      	ldr	r3, [r0, #24]
 8012052:	b086      	sub	sp, #24
 8012054:	881e      	ldrh	r6, [r3, #0]
 8012056:	b90e      	cbnz	r6, 801205c <forward_sm_integer+0x10>
 8012058:	6873      	ldr	r3, [r6, #4]
 801205a:	deff      	udf	#255	@ 0xff
 801205c:	685f      	ldr	r7, [r3, #4]
 801205e:	687d      	ldr	r5, [r7, #4]
 8012060:	b105      	cbz	r5, 8012064 <forward_sm_integer+0x18>
 8012062:	682d      	ldr	r5, [r5, #0]
 8012064:	2e01      	cmp	r6, #1
 8012066:	d04c      	beq.n	8012102 <forward_sm_integer+0xb6>
 8012068:	f8d7 c010 	ldr.w	ip, [r7, #16]
 801206c:	f1bc 0f00 	cmp.w	ip, #0
 8012070:	d001      	beq.n	8012076 <forward_sm_integer+0x2a>
 8012072:	f8dc c000 	ldr.w	ip, [ip]
 8012076:	68ab      	ldr	r3, [r5, #8]
 8012078:	0a1b      	lsrs	r3, r3, #8
 801207a:	d040      	beq.n	80120fe <forward_sm_integer+0xb2>
 801207c:	68ec      	ldr	r4, [r5, #12]
 801207e:	2201      	movs	r2, #1
 8012080:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012084:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012088:	429c      	cmp	r4, r3
 801208a:	fb01 f202 	mul.w	r2, r1, r2
 801208e:	d1f9      	bne.n	8012084 <forward_sm_integer+0x38>
 8012090:	69c3      	ldr	r3, [r0, #28]
 8012092:	2e03      	cmp	r6, #3
 8012094:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8012098:	d933      	bls.n	8012102 <forward_sm_integer+0xb6>
 801209a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801209c:	2b00      	cmp	r3, #0
 801209e:	d033      	beq.n	8012108 <forward_sm_integer+0xbc>
 80120a0:	6819      	ldr	r1, [r3, #0]
 80120a2:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
 80120a6:	6989      	ldr	r1, [r1, #24]
 80120a8:	688f      	ldr	r7, [r1, #8]
 80120aa:	68e9      	ldr	r1, [r5, #12]
 80120ac:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
 80120b0:	6929      	ldr	r1, [r5, #16]
 80120b2:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 80120b6:	d21b      	bcs.n	80120f0 <forward_sm_integer+0xa4>
 80120b8:	6969      	ldr	r1, [r5, #20]
 80120ba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80120be:	69a9      	ldr	r1, [r5, #24]
 80120c0:	4d12      	ldr	r5, [pc, #72]	@ (801210c <forward_sm_integer+0xc0>)
 80120c2:	680c      	ldr	r4, [r1, #0]
 80120c4:	f8dc 0018 	ldr.w	r0, [ip, #24]
 80120c8:	f024 447e 	bic.w	r4, r4, #4261412864	@ 0xfe000000
 80120cc:	6889      	ldr	r1, [r1, #8]
 80120ce:	6880      	ldr	r0, [r0, #8]
 80120d0:	42ac      	cmp	r4, r5
 80120d2:	e9de c800 	ldrd	ip, r8, [lr]
 80120d6:	f8de e008 	ldr.w	lr, [lr, #8]
 80120da:	9600      	str	r6, [sp, #0]
 80120dc:	e9cd e703 	strd	lr, r7, [sp, #12]
 80120e0:	e9cd c801 	strd	ip, r8, [sp, #4]
 80120e4:	d006      	beq.n	80120f4 <forward_sm_integer+0xa8>
 80120e6:	f002 f86b 	bl	80141c0 <forward_lite_nl_softmax_iu8ou8>
 80120ea:	b006      	add	sp, #24
 80120ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80120f0:	2300      	movs	r3, #0
 80120f2:	e7e4      	b.n	80120be <forward_sm_integer+0x72>
 80120f4:	f002 f85a 	bl	80141ac <forward_lite_nl_softmax_is8os8>
 80120f8:	b006      	add	sp, #24
 80120fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80120fe:	2201      	movs	r2, #1
 8012100:	e7c6      	b.n	8012090 <forward_sm_integer+0x44>
 8012102:	2300      	movs	r3, #0
 8012104:	685b      	ldr	r3, [r3, #4]
 8012106:	deff      	udf	#255	@ 0xff
 8012108:	699b      	ldr	r3, [r3, #24]
 801210a:	deff      	udf	#255	@ 0xff
 801210c:	00840440 	.word	0x00840440

08012110 <forward_pad_8bit_ch1st_3x3_constant>:
 8012110:	6982      	ldr	r2, [r0, #24]
 8012112:	8813      	ldrh	r3, [r2, #0]
 8012114:	b90b      	cbnz	r3, 801211a <forward_pad_8bit_ch1st_3x3_constant+0xa>
 8012116:	685b      	ldr	r3, [r3, #4]
 8012118:	deff      	udf	#255	@ 0xff
 801211a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801211e:	6852      	ldr	r2, [r2, #4]
 8012120:	b085      	sub	sp, #20
 8012122:	6855      	ldr	r5, [r2, #4]
 8012124:	b105      	cbz	r5, 8012128 <forward_pad_8bit_ch1st_3x3_constant+0x18>
 8012126:	682d      	ldr	r5, [r5, #0]
 8012128:	2b01      	cmp	r3, #1
 801212a:	d036      	beq.n	801219a <forward_pad_8bit_ch1st_3x3_constant+0x8a>
 801212c:	6913      	ldr	r3, [r2, #16]
 801212e:	2b00      	cmp	r3, #0
 8012130:	d036      	beq.n	80121a0 <forward_pad_8bit_ch1st_3x3_constant+0x90>
 8012132:	f8d3 c000 	ldr.w	ip, [r3]
 8012136:	68eb      	ldr	r3, [r5, #12]
 8012138:	e9d0 6209 	ldrd	r6, r2, [r0, #36]	@ 0x24
 801213c:	f8d3 e004 	ldr.w	lr, [r3, #4]
 8012140:	f9b6 8008 	ldrsh.w	r8, [r6, #8]
 8012144:	f9b6 900c 	ldrsh.w	r9, [r6, #12]
 8012148:	68db      	ldr	r3, [r3, #12]
 801214a:	6892      	ldr	r2, [r2, #8]
 801214c:	e9d6 1000 	ldrd	r1, r0, [r6]
 8012150:	4301      	orrs	r1, r0
 8012152:	b20c      	sxth	r4, r1
 8012154:	e9d5 7105 	ldrd	r7, r1, [r5, #20]
 8012158:	6888      	ldr	r0, [r1, #8]
 801215a:	68fe      	ldr	r6, [r7, #12]
 801215c:	e9dc 5105 	ldrd	r5, r1, [ip, #20]
 8012160:	f8d5 c00c 	ldr.w	ip, [r5, #12]
 8012164:	6889      	ldr	r1, [r1, #8]
 8012166:	687d      	ldr	r5, [r7, #4]
 8012168:	b974      	cbnz	r4, 8012188 <forward_pad_8bit_ch1st_3x3_constant+0x78>
 801216a:	f1b8 0f02 	cmp.w	r8, #2
 801216e:	d10b      	bne.n	8012188 <forward_pad_8bit_ch1st_3x3_constant+0x78>
 8012170:	f1b9 0f02 	cmp.w	r9, #2
 8012174:	d108      	bne.n	8012188 <forward_pad_8bit_ch1st_3x3_constant+0x78>
 8012176:	e9cd 6c02 	strd	r6, ip, [sp, #8]
 801217a:	e9cd e500 	strd	lr, r5, [sp]
 801217e:	f002 f829 	bl	80141d4 <forward_lite_pad_8bit_ch1st_3x3_constant_P0022>
 8012182:	b005      	add	sp, #20
 8012184:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012188:	e9cd 6c02 	strd	r6, ip, [sp, #8]
 801218c:	e9cd e500 	strd	lr, r5, [sp]
 8012190:	f002 f850 	bl	8014234 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111>
 8012194:	b005      	add	sp, #20
 8012196:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801219a:	2300      	movs	r3, #0
 801219c:	685b      	ldr	r3, [r3, #4]
 801219e:	deff      	udf	#255	@ 0xff
 80121a0:	699b      	ldr	r3, [r3, #24]
 80121a2:	deff      	udf	#255	@ 0xff

080121a4 <forward_pad_constant>:
 80121a4:	6982      	ldr	r2, [r0, #24]
 80121a6:	8813      	ldrh	r3, [r2, #0]
 80121a8:	b90b      	cbnz	r3, 80121ae <forward_pad_constant+0xa>
 80121aa:	685b      	ldr	r3, [r3, #4]
 80121ac:	deff      	udf	#255	@ 0xff
 80121ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80121b2:	6852      	ldr	r2, [r2, #4]
 80121b4:	b088      	sub	sp, #32
 80121b6:	6854      	ldr	r4, [r2, #4]
 80121b8:	b104      	cbz	r4, 80121bc <forward_pad_constant+0x18>
 80121ba:	6824      	ldr	r4, [r4, #0]
 80121bc:	2b01      	cmp	r3, #1
 80121be:	d034      	beq.n	801222a <forward_pad_constant+0x86>
 80121c0:	6913      	ldr	r3, [r2, #16]
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d02f      	beq.n	8012226 <forward_pad_constant+0x82>
 80121c6:	6819      	ldr	r1, [r3, #0]
 80121c8:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 80121ca:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80121cc:	f9b5 600c 	ldrsh.w	r6, [r5, #12]
 80121d0:	69a3      	ldr	r3, [r4, #24]
 80121d2:	6967      	ldr	r7, [r4, #20]
 80121d4:	f8d3 8000 	ldr.w	r8, [r3]
 80121d8:	6892      	ldr	r2, [r2, #8]
 80121da:	e9d1 0105 	ldrd	r0, r1, [r1, #20]
 80121de:	e9d0 ec02 	ldrd	lr, ip, [r0, #8]
 80121e2:	6889      	ldr	r1, [r1, #8]
 80121e4:	fb0e f606 	mul.w	r6, lr, r6
 80121e8:	6898      	ldr	r0, [r3, #8]
 80121ea:	f3c8 13c6 	ubfx	r3, r8, #7, #7
 80121ee:	9606      	str	r6, [sp, #24]
 80121f0:	f9b5 6004 	ldrsh.w	r6, [r5, #4]
 80121f4:	fb0e f606 	mul.w	r6, lr, r6
 80121f8:	9605      	str	r6, [sp, #20]
 80121fa:	f9b5 6008 	ldrsh.w	r6, [r5, #8]
 80121fe:	fb0c f606 	mul.w	r6, ip, r6
 8012202:	9604      	str	r6, [sp, #16]
 8012204:	f9b5 5000 	ldrsh.w	r5, [r5]
 8012208:	fb0c f505 	mul.w	r5, ip, r5
 801220c:	9503      	str	r5, [sp, #12]
 801220e:	68fd      	ldr	r5, [r7, #12]
 8012210:	9502      	str	r5, [sp, #8]
 8012212:	687d      	ldr	r5, [r7, #4]
 8012214:	9501      	str	r5, [sp, #4]
 8012216:	68e4      	ldr	r4, [r4, #12]
 8012218:	68e4      	ldr	r4, [r4, #12]
 801221a:	9400      	str	r4, [sp, #0]
 801221c:	f002 f8d2 	bl	80143c4 <forward_lite_pad_constant>
 8012220:	b008      	add	sp, #32
 8012222:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012226:	699b      	ldr	r3, [r3, #24]
 8012228:	deff      	udf	#255	@ 0xff
 801222a:	2300      	movs	r3, #0
 801222c:	685b      	ldr	r3, [r3, #4]
 801222e:	deff      	udf	#255	@ 0xff

08012230 <forward_pad_edge>:
 8012230:	6982      	ldr	r2, [r0, #24]
 8012232:	8813      	ldrh	r3, [r2, #0]
 8012234:	b90b      	cbnz	r3, 801223a <forward_pad_edge+0xa>
 8012236:	685b      	ldr	r3, [r3, #4]
 8012238:	deff      	udf	#255	@ 0xff
 801223a:	6851      	ldr	r1, [r2, #4]
 801223c:	684a      	ldr	r2, [r1, #4]
 801223e:	b102      	cbz	r2, 8012242 <forward_pad_edge+0x12>
 8012240:	6812      	ldr	r2, [r2, #0]
 8012242:	2b01      	cmp	r3, #1
 8012244:	d030      	beq.n	80122a8 <forward_pad_edge+0x78>
 8012246:	690b      	ldr	r3, [r1, #16]
 8012248:	b363      	cbz	r3, 80122a4 <forward_pad_edge+0x74>
 801224a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801224c:	681b      	ldr	r3, [r3, #0]
 801224e:	b089      	sub	sp, #36	@ 0x24
 8012250:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 8012252:	f8d2 e00c 	ldr.w	lr, [r2, #12]
 8012256:	f9b5 6008 	ldrsh.w	r6, [r5, #8]
 801225a:	6990      	ldr	r0, [r2, #24]
 801225c:	6957      	ldr	r7, [r2, #20]
 801225e:	6880      	ldr	r0, [r0, #8]
 8012260:	f8de 200c 	ldr.w	r2, [lr, #12]
 8012264:	e9d3 c105 	ldrd	ip, r1, [r3, #20]
 8012268:	f9b5 3000 	ldrsh.w	r3, [r5]
 801226c:	f8dc 400c 	ldr.w	r4, [ip, #12]
 8012270:	6889      	ldr	r1, [r1, #8]
 8012272:	fb04 f606 	mul.w	r6, r4, r6
 8012276:	9606      	str	r6, [sp, #24]
 8012278:	f8dc c008 	ldr.w	ip, [ip, #8]
 801227c:	f9b5 6004 	ldrsh.w	r6, [r5, #4]
 8012280:	9403      	str	r4, [sp, #12]
 8012282:	fb0c f606 	mul.w	r6, ip, r6
 8012286:	fb03 f404 	mul.w	r4, r3, r4
 801228a:	9605      	str	r6, [sp, #20]
 801228c:	9404      	str	r4, [sp, #16]
 801228e:	68bc      	ldr	r4, [r7, #8]
 8012290:	9402      	str	r4, [sp, #8]
 8012292:	68fc      	ldr	r4, [r7, #12]
 8012294:	9401      	str	r4, [sp, #4]
 8012296:	f9b5 400c 	ldrsh.w	r4, [r5, #12]
 801229a:	9400      	str	r4, [sp, #0]
 801229c:	f002 f92e 	bl	80144fc <forward_lite_pad_edge>
 80122a0:	b009      	add	sp, #36	@ 0x24
 80122a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80122a4:	699b      	ldr	r3, [r3, #24]
 80122a6:	deff      	udf	#255	@ 0xff
 80122a8:	2300      	movs	r3, #0
 80122aa:	685b      	ldr	r3, [r3, #4]
 80122ac:	deff      	udf	#255	@ 0xff
 80122ae:	bf00      	nop

080122b0 <forward_pad_reflect>:
 80122b0:	6982      	ldr	r2, [r0, #24]
 80122b2:	8813      	ldrh	r3, [r2, #0]
 80122b4:	b90b      	cbnz	r3, 80122ba <forward_pad_reflect+0xa>
 80122b6:	685b      	ldr	r3, [r3, #4]
 80122b8:	deff      	udf	#255	@ 0xff
 80122ba:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122be:	6852      	ldr	r2, [r2, #4]
 80122c0:	b08f      	sub	sp, #60	@ 0x3c
 80122c2:	6857      	ldr	r7, [r2, #4]
 80122c4:	b107      	cbz	r7, 80122c8 <forward_pad_reflect+0x18>
 80122c6:	683f      	ldr	r7, [r7, #0]
 80122c8:	2b01      	cmp	r3, #1
 80122ca:	d03d      	beq.n	8012348 <forward_pad_reflect+0x98>
 80122cc:	6913      	ldr	r3, [r2, #16]
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d038      	beq.n	8012344 <forward_pad_reflect+0x94>
 80122d2:	6819      	ldr	r1, [r3, #0]
 80122d4:	68fa      	ldr	r2, [r7, #12]
 80122d6:	e9d2 8302 	ldrd	r8, r3, [r2, #8]
 80122da:	e9d1 4202 	ldrd	r4, r2, [r1, #8]
 80122de:	f5b4 6fa0 	cmp.w	r4, #1280	@ 0x500
 80122e2:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 80122e4:	e9d1 0105 	ldrd	r0, r1, [r1, #20]
 80122e8:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 80122ec:	f9b4 e004 	ldrsh.w	lr, [r4, #4]
 80122f0:	f9b4 b000 	ldrsh.w	fp, [r4]
 80122f4:	6889      	ldr	r1, [r1, #8]
 80122f6:	e9d0 5c02 	ldrd	r5, ip, [r0, #8]
 80122fa:	e9d7 7005 	ldrd	r7, r0, [r7, #20]
 80122fe:	fb05 f606 	mul.w	r6, r5, r6
 8012302:	6880      	ldr	r0, [r0, #8]
 8012304:	e9d2 a902 	ldrd	sl, r9, [r2, #8]
 8012308:	bf2c      	ite	cs
 801230a:	6912      	ldrcs	r2, [r2, #16]
 801230c:	2201      	movcc	r2, #1
 801230e:	960c      	str	r6, [sp, #48]	@ 0x30
 8012310:	fb05 f60e 	mul.w	r6, r5, lr
 8012314:	960b      	str	r6, [sp, #44]	@ 0x2c
 8012316:	fb0c f60b 	mul.w	r6, ip, fp
 801231a:	960a      	str	r6, [sp, #40]	@ 0x28
 801231c:	f9b4 4008 	ldrsh.w	r4, [r4, #8]
 8012320:	9409      	str	r4, [sp, #36]	@ 0x24
 8012322:	e9cd eb07 	strd	lr, fp, [sp, #28]
 8012326:	e9cd c505 	strd	ip, r5, [sp, #20]
 801232a:	68bc      	ldr	r4, [r7, #8]
 801232c:	9404      	str	r4, [sp, #16]
 801232e:	68fc      	ldr	r4, [r7, #12]
 8012330:	f8cd 8000 	str.w	r8, [sp]
 8012334:	9403      	str	r4, [sp, #12]
 8012336:	e9cd 9a01 	strd	r9, sl, [sp, #4]
 801233a:	f002 f94f 	bl	80145dc <forward_lite_pad_reflect>
 801233e:	b00f      	add	sp, #60	@ 0x3c
 8012340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012344:	68db      	ldr	r3, [r3, #12]
 8012346:	deff      	udf	#255	@ 0xff
 8012348:	2300      	movs	r3, #0
 801234a:	685b      	ldr	r3, [r3, #4]
 801234c:	deff      	udf	#255	@ 0xff
 801234e:	bf00      	nop

08012350 <forward_ap_integer_INT8>:
 8012350:	6983      	ldr	r3, [r0, #24]
 8012352:	881a      	ldrh	r2, [r3, #0]
 8012354:	b90a      	cbnz	r2, 801235a <forward_ap_integer_INT8+0xa>
 8012356:	6853      	ldr	r3, [r2, #4]
 8012358:	deff      	udf	#255	@ 0xff
 801235a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801235e:	6859      	ldr	r1, [r3, #4]
 8012360:	b093      	sub	sp, #76	@ 0x4c
 8012362:	4607      	mov	r7, r0
 8012364:	684b      	ldr	r3, [r1, #4]
 8012366:	b103      	cbz	r3, 801236a <forward_ap_integer_INT8+0x1a>
 8012368:	681b      	ldr	r3, [r3, #0]
 801236a:	2a01      	cmp	r2, #1
 801236c:	f000 80c9 	beq.w	8012502 <forward_ap_integer_INT8+0x1b2>
 8012370:	690a      	ldr	r2, [r1, #16]
 8012372:	2a00      	cmp	r2, #0
 8012374:	f000 80c8 	beq.w	8012508 <forward_ap_integer_INT8+0x1b8>
 8012378:	6812      	ldr	r2, [r2, #0]
 801237a:	f8d3 800c 	ldr.w	r8, [r3, #12]
 801237e:	68d5      	ldr	r5, [r2, #12]
 8012380:	6991      	ldr	r1, [r2, #24]
 8012382:	6814      	ldr	r4, [r2, #0]
 8012384:	681e      	ldr	r6, [r3, #0]
 8012386:	699a      	ldr	r2, [r3, #24]
 8012388:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 801238c:	f8d7 c030 	ldr.w	ip, [r7, #48]	@ 0x30
 8012390:	930c      	str	r3, [sp, #48]	@ 0x30
 8012392:	8bbb      	ldrh	r3, [r7, #28]
 8012394:	6890      	ldr	r0, [r2, #8]
 8012396:	930d      	str	r3, [sp, #52]	@ 0x34
 8012398:	8c3b      	ldrh	r3, [r7, #32]
 801239a:	f8b8 e004 	ldrh.w	lr, [r8, #4]
 801239e:	930e      	str	r3, [sp, #56]	@ 0x38
 80123a0:	f8bc 3004 	ldrh.w	r3, [ip, #4]
 80123a4:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 80123a8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80123aa:	f8bc 3000 	ldrh.w	r3, [ip]
 80123ae:	6889      	ldr	r1, [r1, #8]
 80123b0:	9310      	str	r3, [sp, #64]	@ 0x40
 80123b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80123b4:	f8b7 b028 	ldrh.w	fp, [r7, #40]	@ 0x28
 80123b8:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 80123bc:	f8b5 800c 	ldrh.w	r8, [r5, #12]
 80123c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80123c2:	b32e      	cbz	r6, 8012410 <forward_ap_integer_INT8+0xc0>
 80123c4:	f8d6 c004 	ldr.w	ip, [r6, #4]
 80123c8:	f1bc 0f00 	cmp.w	ip, #0
 80123cc:	d030      	beq.n	8012430 <forward_ap_integer_INT8+0xe0>
 80123ce:	8875      	ldrh	r5, [r6, #2]
 80123d0:	2d00      	cmp	r5, #0
 80123d2:	d157      	bne.n	8012484 <forward_ap_integer_INT8+0x134>
 80123d4:	2c00      	cmp	r4, #0
 80123d6:	d037      	beq.n	8012448 <forward_ap_integer_INT8+0xf8>
 80123d8:	6867      	ldr	r7, [r4, #4]
 80123da:	46b9      	mov	r9, r7
 80123dc:	2f00      	cmp	r7, #0
 80123de:	d07a      	beq.n	80124d6 <forward_ap_integer_INT8+0x186>
 80123e0:	8865      	ldrh	r5, [r4, #2]
 80123e2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80123e6:	2d00      	cmp	r5, #0
 80123e8:	d057      	beq.n	801249a <forward_ap_integer_INT8+0x14a>
 80123ea:	683b      	ldr	r3, [r7, #0]
 80123ec:	edd3 0a00 	vldr	s1, [r3]
 80123f0:	f1bc 0f00 	cmp.w	ip, #0
 80123f4:	d07c      	beq.n	80124f0 <forward_ap_integer_INT8+0x1a0>
 80123f6:	8876      	ldrh	r6, [r6, #2]
 80123f8:	2e00      	cmp	r6, #0
 80123fa:	d155      	bne.n	80124a8 <forward_ap_integer_INT8+0x158>
 80123fc:	46b9      	mov	r9, r7
 80123fe:	2f00      	cmp	r7, #0
 8012400:	d067      	beq.n	80124d2 <forward_ap_integer_INT8+0x182>
 8012402:	8865      	ldrh	r5, [r4, #2]
 8012404:	b335      	cbz	r5, 8012454 <forward_ap_integer_INT8+0x104>
 8012406:	f8d9 4004 	ldr.w	r4, [r9, #4]
 801240a:	f994 5000 	ldrsb.w	r5, [r4]
 801240e:	e021      	b.n	8012454 <forward_ap_integer_INT8+0x104>
 8012410:	b1d4      	cbz	r4, 8012448 <forward_ap_integer_INT8+0xf8>
 8012412:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8012416:	f1b9 0f00 	cmp.w	r9, #0
 801241a:	d06b      	beq.n	80124f4 <forward_ap_integer_INT8+0x1a4>
 801241c:	8864      	ldrh	r4, [r4, #2]
 801241e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8012422:	2c00      	cmp	r4, #0
 8012424:	d15f      	bne.n	80124e6 <forward_ap_integer_INT8+0x196>
 8012426:	eef0 0a40 	vmov.f32	s1, s0
 801242a:	4626      	mov	r6, r4
 801242c:	4625      	mov	r5, r4
 801242e:	e011      	b.n	8012454 <forward_ap_integer_INT8+0x104>
 8012430:	b154      	cbz	r4, 8012448 <forward_ap_integer_INT8+0xf8>
 8012432:	6867      	ldr	r7, [r4, #4]
 8012434:	46b9      	mov	r9, r7
 8012436:	2f00      	cmp	r7, #0
 8012438:	d1d2      	bne.n	80123e0 <forward_ap_integer_INT8+0x90>
 801243a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801243e:	463e      	mov	r6, r7
 8012440:	463d      	mov	r5, r7
 8012442:	eef0 0a40 	vmov.f32	s1, s0
 8012446:	e005      	b.n	8012454 <forward_ap_integer_INT8+0x104>
 8012448:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801244c:	4626      	mov	r6, r4
 801244e:	4625      	mov	r5, r4
 8012450:	eef0 0a40 	vmov.f32	s1, s0
 8012454:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8012456:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012458:	9405      	str	r4, [sp, #20]
 801245a:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 801245c:	f8cd b018 	str.w	fp, [sp, #24]
 8012460:	9404      	str	r4, [sp, #16]
 8012462:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 8012464:	f8cd e000 	str.w	lr, [sp]
 8012468:	9403      	str	r4, [sp, #12]
 801246a:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 801246c:	9402      	str	r4, [sp, #8]
 801246e:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8012470:	e9cd 6509 	strd	r6, r5, [sp, #36]	@ 0x24
 8012474:	e9cd a807 	strd	sl, r8, [sp, #28]
 8012478:	9401      	str	r4, [sp, #4]
 801247a:	f000 fb41 	bl	8012b00 <forward_lite_avepool_is8os8>
 801247e:	b013      	add	sp, #76	@ 0x4c
 8012480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012484:	f8dc 5000 	ldr.w	r5, [ip]
 8012488:	ed95 0a00 	vldr	s0, [r5]
 801248c:	b1a4      	cbz	r4, 80124b8 <forward_ap_integer_INT8+0x168>
 801248e:	6867      	ldr	r7, [r4, #4]
 8012490:	46b9      	mov	r9, r7
 8012492:	b117      	cbz	r7, 801249a <forward_ap_integer_INT8+0x14a>
 8012494:	8865      	ldrh	r5, [r4, #2]
 8012496:	2d00      	cmp	r5, #0
 8012498:	d1a7      	bne.n	80123ea <forward_ap_integer_INT8+0x9a>
 801249a:	f1bc 0f00 	cmp.w	ip, #0
 801249e:	d013      	beq.n	80124c8 <forward_ap_integer_INT8+0x178>
 80124a0:	8875      	ldrh	r5, [r6, #2]
 80124a2:	b1d5      	cbz	r5, 80124da <forward_ap_integer_INT8+0x18a>
 80124a4:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80124a8:	f8dc 5004 	ldr.w	r5, [ip, #4]
 80124ac:	f995 6000 	ldrsb.w	r6, [r5]
 80124b0:	2c00      	cmp	r4, #0
 80124b2:	d1a3      	bne.n	80123fc <forward_ap_integer_INT8+0xac>
 80124b4:	4625      	mov	r5, r4
 80124b6:	e7cd      	b.n	8012454 <forward_ap_integer_INT8+0x104>
 80124b8:	f8dc 6004 	ldr.w	r6, [ip, #4]
 80124bc:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80124c0:	4625      	mov	r5, r4
 80124c2:	f996 6000 	ldrsb.w	r6, [r6]
 80124c6:	e7c5      	b.n	8012454 <forward_ap_integer_INT8+0x104>
 80124c8:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80124cc:	4666      	mov	r6, ip
 80124ce:	2f00      	cmp	r7, #0
 80124d0:	d197      	bne.n	8012402 <forward_ap_integer_INT8+0xb2>
 80124d2:	463d      	mov	r5, r7
 80124d4:	e7be      	b.n	8012454 <forward_ap_integer_INT8+0x104>
 80124d6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80124da:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 80124de:	2600      	movs	r6, #0
 80124e0:	2c00      	cmp	r4, #0
 80124e2:	d18b      	bne.n	80123fc <forward_ap_integer_INT8+0xac>
 80124e4:	e7e6      	b.n	80124b4 <forward_ap_integer_INT8+0x164>
 80124e6:	f8d9 4000 	ldr.w	r4, [r9]
 80124ea:	edd4 0a00 	vldr	s1, [r4]
 80124ee:	e78a      	b.n	8012406 <forward_ap_integer_INT8+0xb6>
 80124f0:	4666      	mov	r6, ip
 80124f2:	e787      	b.n	8012404 <forward_ap_integer_INT8+0xb4>
 80124f4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80124f8:	464e      	mov	r6, r9
 80124fa:	464d      	mov	r5, r9
 80124fc:	eef0 0a40 	vmov.f32	s1, s0
 8012500:	e7a8      	b.n	8012454 <forward_ap_integer_INT8+0x104>
 8012502:	2300      	movs	r3, #0
 8012504:	685b      	ldr	r3, [r3, #4]
 8012506:	deff      	udf	#255	@ 0xff
 8012508:	68d3      	ldr	r3, [r2, #12]
 801250a:	deff      	udf	#255	@ 0xff

0801250c <forward_pw_sssa8_ch>:
 801250c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012510:	ed2d 8b02 	vpush	{d8}
 8012514:	6983      	ldr	r3, [r0, #24]
 8012516:	b097      	sub	sp, #92	@ 0x5c
 8012518:	881c      	ldrh	r4, [r3, #0]
 801251a:	b90c      	cbnz	r4, 8012520 <forward_pw_sssa8_ch+0x14>
 801251c:	6863      	ldr	r3, [r4, #4]
 801251e:	deff      	udf	#255	@ 0xff
 8012520:	685d      	ldr	r5, [r3, #4]
 8012522:	686a      	ldr	r2, [r5, #4]
 8012524:	b102      	cbz	r2, 8012528 <forward_pw_sssa8_ch+0x1c>
 8012526:	6812      	ldr	r2, [r2, #0]
 8012528:	2c01      	cmp	r4, #1
 801252a:	f000 8096 	beq.w	801265a <forward_pw_sssa8_ch+0x14e>
 801252e:	692b      	ldr	r3, [r5, #16]
 8012530:	b103      	cbz	r3, 8012534 <forward_pw_sssa8_ch+0x28>
 8012532:	681b      	ldr	r3, [r3, #0]
 8012534:	2c02      	cmp	r4, #2
 8012536:	f000 8090 	beq.w	801265a <forward_pw_sssa8_ch+0x14e>
 801253a:	69ee      	ldr	r6, [r5, #28]
 801253c:	2e00      	cmp	r6, #0
 801253e:	f000 8099 	beq.w	8012674 <forward_pw_sssa8_ch+0x168>
 8012542:	8b2f      	ldrh	r7, [r5, #24]
 8012544:	6831      	ldr	r1, [r6, #0]
 8012546:	2f01      	cmp	r7, #1
 8012548:	f240 8096 	bls.w	8012678 <forward_pw_sssa8_ch+0x16c>
 801254c:	6876      	ldr	r6, [r6, #4]
 801254e:	2c03      	cmp	r4, #3
 8012550:	f000 8083 	beq.w	801265a <forward_pw_sssa8_ch+0x14e>
 8012554:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 8012556:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 8012558:	2c00      	cmp	r4, #0
 801255a:	f000 808f 	beq.w	801267c <forward_pw_sssa8_ch+0x170>
 801255e:	b105      	cbz	r5, 8012562 <forward_pw_sssa8_ch+0x56>
 8012560:	6863      	ldr	r3, [r4, #4]
 8012562:	6825      	ldr	r5, [r4, #0]
 8012564:	69b4      	ldr	r4, [r6, #24]
 8012566:	f8d5 c018 	ldr.w	ip, [r5, #24]
 801256a:	68a4      	ldr	r4, [r4, #8]
 801256c:	68dd      	ldr	r5, [r3, #12]
 801256e:	9414      	str	r4, [sp, #80]	@ 0x50
 8012570:	68d4      	ldr	r4, [r2, #12]
 8012572:	88ad      	ldrh	r5, [r5, #4]
 8012574:	88a6      	ldrh	r6, [r4, #4]
 8012576:	9510      	str	r5, [sp, #64]	@ 0x40
 8012578:	6815      	ldr	r5, [r2, #0]
 801257a:	960f      	str	r6, [sp, #60]	@ 0x3c
 801257c:	680e      	ldr	r6, [r1, #0]
 801257e:	e9d4 4b02 	ldrd	r4, fp, [r4, #8]
 8012582:	9411      	str	r4, [sp, #68]	@ 0x44
 8012584:	8d04      	ldrh	r4, [r0, #40]	@ 0x28
 8012586:	9412      	str	r4, [sp, #72]	@ 0x48
 8012588:	8d84      	ldrh	r4, [r0, #44]	@ 0x2c
 801258a:	9413      	str	r4, [sp, #76]	@ 0x4c
 801258c:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8012590:	9415      	str	r4, [sp, #84]	@ 0x54
 8012592:	681c      	ldr	r4, [r3, #0]
 8012594:	2d00      	cmp	r5, #0
 8012596:	d066      	beq.n	8012666 <forward_pw_sssa8_ch+0x15a>
 8012598:	686f      	ldr	r7, [r5, #4]
 801259a:	2f00      	cmp	r7, #0
 801259c:	d063      	beq.n	8012666 <forward_pw_sssa8_ch+0x15a>
 801259e:	f8b5 e002 	ldrh.w	lr, [r5, #2]
 80125a2:	f1be 0f00 	cmp.w	lr, #0
 80125a6:	d05e      	beq.n	8012666 <forward_pw_sssa8_ch+0x15a>
 80125a8:	683f      	ldr	r7, [r7, #0]
 80125aa:	edd7 8a00 	vldr	s17, [r7]
 80125ae:	2c00      	cmp	r4, #0
 80125b0:	d056      	beq.n	8012660 <forward_pw_sssa8_ch+0x154>
 80125b2:	6867      	ldr	r7, [r4, #4]
 80125b4:	2f00      	cmp	r7, #0
 80125b6:	d053      	beq.n	8012660 <forward_pw_sssa8_ch+0x154>
 80125b8:	f8b4 e002 	ldrh.w	lr, [r4, #2]
 80125bc:	f1be 0f00 	cmp.w	lr, #0
 80125c0:	d04e      	beq.n	8012660 <forward_pw_sssa8_ch+0x154>
 80125c2:	683f      	ldr	r7, [r7, #0]
 80125c4:	ed97 8a00 	vldr	s16, [r7]
 80125c8:	699b      	ldr	r3, [r3, #24]
 80125ca:	6997      	ldr	r7, [r2, #24]
 80125cc:	6989      	ldr	r1, [r1, #24]
 80125ce:	f890 a041 	ldrb.w	sl, [r0, #65]	@ 0x41
 80125d2:	f8d3 9008 	ldr.w	r9, [r3, #8]
 80125d6:	68bf      	ldr	r7, [r7, #8]
 80125d8:	f8d1 8008 	ldr.w	r8, [r1, #8]
 80125dc:	b116      	cbz	r6, 80125e4 <forward_pw_sssa8_ch+0xd8>
 80125de:	6876      	ldr	r6, [r6, #4]
 80125e0:	b106      	cbz	r6, 80125e4 <forward_pw_sssa8_ch+0xd8>
 80125e2:	6836      	ldr	r6, [r6, #0]
 80125e4:	b13d      	cbz	r5, 80125f6 <forward_pw_sssa8_ch+0xea>
 80125e6:	6869      	ldr	r1, [r5, #4]
 80125e8:	2900      	cmp	r1, #0
 80125ea:	d03f      	beq.n	801266c <forward_pw_sssa8_ch+0x160>
 80125ec:	886d      	ldrh	r5, [r5, #2]
 80125ee:	b115      	cbz	r5, 80125f6 <forward_pw_sssa8_ch+0xea>
 80125f0:	6849      	ldr	r1, [r1, #4]
 80125f2:	f991 5000 	ldrsb.w	r5, [r1]
 80125f6:	b13c      	cbz	r4, 8012608 <forward_pw_sssa8_ch+0xfc>
 80125f8:	6861      	ldr	r1, [r4, #4]
 80125fa:	2900      	cmp	r1, #0
 80125fc:	d038      	beq.n	8012670 <forward_pw_sssa8_ch+0x164>
 80125fe:	8864      	ldrh	r4, [r4, #2]
 8012600:	b114      	cbz	r4, 8012608 <forward_pw_sssa8_ch+0xfc>
 8012602:	6849      	ldr	r1, [r1, #4]
 8012604:	f991 4000 	ldrsb.w	r4, [r1]
 8012608:	e9dc 0100 	ldrd	r0, r1, [ip]
 801260c:	f004 feca 	bl	80173a4 <ai_array_get_byte_size>
 8012610:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012612:	eef0 0a48 	vmov.f32	s1, s16
 8012616:	900b      	str	r0, [sp, #44]	@ 0x2c
 8012618:	930c      	str	r3, [sp, #48]	@ 0x30
 801261a:	eeb0 0a68 	vmov.f32	s0, s17
 801261e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012620:	fa1f f28b 	uxth.w	r2, fp
 8012624:	f8bd 1044 	ldrh.w	r1, [sp, #68]	@ 0x44
 8012628:	4638      	mov	r0, r7
 801262a:	9304      	str	r3, [sp, #16]
 801262c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801262e:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 8012632:	e9cd 5405 	strd	r5, r4, [sp, #20]
 8012636:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8012638:	e9cd 8302 	strd	r8, r3, [sp, #8]
 801263c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801263e:	9400      	str	r4, [sp, #0]
 8012640:	2401      	movs	r4, #1
 8012642:	9301      	str	r3, [sp, #4]
 8012644:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012646:	940a      	str	r4, [sp, #40]	@ 0x28
 8012648:	e9cd 6a07 	strd	r6, sl, [sp, #28]
 801264c:	f000 ffe6 	bl	801361c <forward_lite_pw_sssa8_ch>
 8012650:	b017      	add	sp, #92	@ 0x5c
 8012652:	ecbd 8b02 	vpop	{d8}
 8012656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801265a:	2300      	movs	r3, #0
 801265c:	685b      	ldr	r3, [r3, #4]
 801265e:	deff      	udf	#255	@ 0xff
 8012660:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 8012664:	e7b0      	b.n	80125c8 <forward_pw_sssa8_ch+0xbc>
 8012666:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 801266a:	e7a0      	b.n	80125ae <forward_pw_sssa8_ch+0xa2>
 801266c:	460d      	mov	r5, r1
 801266e:	e7c2      	b.n	80125f6 <forward_pw_sssa8_ch+0xea>
 8012670:	460c      	mov	r4, r1
 8012672:	e7c9      	b.n	8012608 <forward_pw_sssa8_ch+0xfc>
 8012674:	4631      	mov	r1, r6
 8012676:	e76a      	b.n	801254e <forward_pw_sssa8_ch+0x42>
 8012678:	2600      	movs	r6, #0
 801267a:	e768      	b.n	801254e <forward_pw_sssa8_ch+0x42>
 801267c:	b90d      	cbnz	r5, 8012682 <forward_pw_sssa8_ch+0x176>
 801267e:	69ab      	ldr	r3, [r5, #24]
 8012680:	deff      	udf	#255	@ 0xff
 8012682:	68e3      	ldr	r3, [r4, #12]
 8012684:	deff      	udf	#255	@ 0xff
 8012686:	bf00      	nop

08012688 <forward_eltwise_integer_INT8>:
 8012688:	6981      	ldr	r1, [r0, #24]
 801268a:	880a      	ldrh	r2, [r1, #0]
 801268c:	b90a      	cbnz	r2, 8012692 <forward_eltwise_integer_INT8+0xa>
 801268e:	6853      	ldr	r3, [r2, #4]
 8012690:	deff      	udf	#255	@ 0xff
 8012692:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012696:	ed2d 8b02 	vpush	{d8}
 801269a:	6849      	ldr	r1, [r1, #4]
 801269c:	b0ab      	sub	sp, #172	@ 0xac
 801269e:	4603      	mov	r3, r0
 80126a0:	684c      	ldr	r4, [r1, #4]
 80126a2:	2c00      	cmp	r4, #0
 80126a4:	f000 81c1 	beq.w	8012a2a <forward_eltwise_integer_INT8+0x3a2>
 80126a8:	e9d4 5400 	ldrd	r5, r4, [r4]
 80126ac:	2a01      	cmp	r2, #1
 80126ae:	f000 81c0 	beq.w	8012a32 <forward_eltwise_integer_INT8+0x3aa>
 80126b2:	690e      	ldr	r6, [r1, #16]
 80126b4:	b106      	cbz	r6, 80126b8 <forward_eltwise_integer_INT8+0x30>
 80126b6:	6836      	ldr	r6, [r6, #0]
 80126b8:	68aa      	ldr	r2, [r5, #8]
 80126ba:	68a0      	ldr	r0, [r4, #8]
 80126bc:	e9d3 7307 	ldrd	r7, r3, [r3, #28]
 80126c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80126c2:	f105 0308 	add.w	r3, r5, #8
 80126c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80126c8:	f104 0308 	add.w	r3, r4, #8
 80126cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80126ce:	ea82 0300 	eor.w	r3, r2, r0
 80126d2:	f3c2 2217 	ubfx	r2, r2, #8, #24
 80126d6:	2bff      	cmp	r3, #255	@ 0xff
 80126d8:	d80e      	bhi.n	80126f8 <forward_eltwise_integer_INT8+0x70>
 80126da:	4611      	mov	r1, r2
 80126dc:	4694      	mov	ip, r2
 80126de:	2900      	cmp	r1, #0
 80126e0:	f000 81a0 	beq.w	8012a24 <forward_eltwise_integer_INT8+0x39c>
 80126e4:	3901      	subs	r1, #1
 80126e6:	68e3      	ldr	r3, [r4, #12]
 80126e8:	68ea      	ldr	r2, [r5, #12]
 80126ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80126ee:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80126f2:	429a      	cmp	r2, r3
 80126f4:	d0f3      	beq.n	80126de <forward_eltwise_integer_INT8+0x56>
 80126f6:	4662      	mov	r2, ip
 80126f8:	2300      	movs	r3, #0
 80126fa:	b1a2      	cbz	r2, 8012726 <forward_eltwise_integer_INT8+0x9e>
 80126fc:	3a01      	subs	r2, #1
 80126fe:	68e9      	ldr	r1, [r5, #12]
 8012700:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8012704:	2901      	cmp	r1, #1
 8012706:	d0f8      	beq.n	80126fa <forward_eltwise_integer_INT8+0x72>
 8012708:	f04f 0a00 	mov.w	sl, #0
 801270c:	f3c0 2017 	ubfx	r0, r0, #8, #24
 8012710:	b178      	cbz	r0, 8012732 <forward_eltwise_integer_INT8+0xaa>
 8012712:	3801      	subs	r0, #1
 8012714:	68e2      	ldr	r2, [r4, #12]
 8012716:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 801271a:	2a01      	cmp	r2, #1
 801271c:	d0f8      	beq.n	8012710 <forward_eltwise_integer_INT8+0x88>
 801271e:	46d1      	mov	r9, sl
 8012720:	f04f 0b00 	mov.w	fp, #0
 8012724:	e009      	b.n	801273a <forward_eltwise_integer_INT8+0xb2>
 8012726:	f3c0 2017 	ubfx	r0, r0, #8, #24
 801272a:	f04f 0a01 	mov.w	sl, #1
 801272e:	2800      	cmp	r0, #0
 8012730:	d1ef      	bne.n	8012712 <forward_eltwise_integer_INT8+0x8a>
 8012732:	f08a 0901 	eor.w	r9, sl, #1
 8012736:	f04f 0b01 	mov.w	fp, #1
 801273a:	696a      	ldr	r2, [r5, #20]
 801273c:	2100      	movs	r1, #0
 801273e:	930d      	str	r3, [sp, #52]	@ 0x34
 8012740:	a815      	add	r0, sp, #84	@ 0x54
 8012742:	6853      	ldr	r3, [r2, #4]
 8012744:	6972      	ldr	r2, [r6, #20]
 8012746:	930c      	str	r3, [sp, #48]	@ 0x30
 8012748:	f8d2 8004 	ldr.w	r8, [r2, #4]
 801274c:	aa1b      	add	r2, sp, #108	@ 0x6c
 801274e:	911f      	str	r1, [sp, #124]	@ 0x7c
 8012750:	9216      	str	r2, [sp, #88]	@ 0x58
 8012752:	f240 5201 	movw	r2, #1281	@ 0x501
 8012756:	e9cd 111b 	strd	r1, r1, [sp, #108]	@ 0x6c
 801275a:	e9cd 111d 	strd	r1, r1, [sp, #116]	@ 0x74
 801275e:	9215      	str	r2, [sp, #84]	@ 0x54
 8012760:	e9dd 1209 	ldrd	r1, r2, [sp, #36]	@ 0x24
 8012764:	f004 fe6c 	bl	8017440 <core_get_broadcasted_shape>
 8012768:	6828      	ldr	r0, [r5, #0]
 801276a:	f8d5 e018 	ldr.w	lr, [r5, #24]
 801276e:	6832      	ldr	r2, [r6, #0]
 8012770:	6821      	ldr	r1, [r4, #0]
 8012772:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012774:	b1c0      	cbz	r0, 80127a8 <forward_eltwise_integer_INT8+0x120>
 8012776:	6845      	ldr	r5, [r0, #4]
 8012778:	b1b5      	cbz	r5, 80127a8 <forward_eltwise_integer_INT8+0x120>
 801277a:	f8b0 c002 	ldrh.w	ip, [r0, #2]
 801277e:	f1bc 0f00 	cmp.w	ip, #0
 8012782:	d011      	beq.n	80127a8 <forward_eltwise_integer_INT8+0x120>
 8012784:	682d      	ldr	r5, [r5, #0]
 8012786:	682d      	ldr	r5, [r5, #0]
 8012788:	950f      	str	r5, [sp, #60]	@ 0x3c
 801278a:	b991      	cbnz	r1, 80127b2 <forward_eltwise_integer_INT8+0x12a>
 801278c:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 8012790:	9510      	str	r5, [sp, #64]	@ 0x40
 8012792:	b1da      	cbz	r2, 80127cc <forward_eltwise_integer_INT8+0x144>
 8012794:	6855      	ldr	r5, [r2, #4]
 8012796:	b1cd      	cbz	r5, 80127cc <forward_eltwise_integer_INT8+0x144>
 8012798:	f8b2 c002 	ldrh.w	ip, [r2, #2]
 801279c:	f1bc 0f00 	cmp.w	ip, #0
 80127a0:	d014      	beq.n	80127cc <forward_eltwise_integer_INT8+0x144>
 80127a2:	682d      	ldr	r5, [r5, #0]
 80127a4:	682d      	ldr	r5, [r5, #0]
 80127a6:	e013      	b.n	80127d0 <forward_eltwise_integer_INT8+0x148>
 80127a8:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 80127ac:	950f      	str	r5, [sp, #60]	@ 0x3c
 80127ae:	2900      	cmp	r1, #0
 80127b0:	d0ec      	beq.n	801278c <forward_eltwise_integer_INT8+0x104>
 80127b2:	684d      	ldr	r5, [r1, #4]
 80127b4:	2d00      	cmp	r5, #0
 80127b6:	d0e9      	beq.n	801278c <forward_eltwise_integer_INT8+0x104>
 80127b8:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 80127bc:	f1bc 0f00 	cmp.w	ip, #0
 80127c0:	d0e4      	beq.n	801278c <forward_eltwise_integer_INT8+0x104>
 80127c2:	682d      	ldr	r5, [r5, #0]
 80127c4:	682d      	ldr	r5, [r5, #0]
 80127c6:	9510      	str	r5, [sp, #64]	@ 0x40
 80127c8:	2a00      	cmp	r2, #0
 80127ca:	d1e3      	bne.n	8012794 <forward_eltwise_integer_INT8+0x10c>
 80127cc:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 80127d0:	69a4      	ldr	r4, [r4, #24]
 80127d2:	69b6      	ldr	r6, [r6, #24]
 80127d4:	9511      	str	r5, [sp, #68]	@ 0x44
 80127d6:	68a4      	ldr	r4, [r4, #8]
 80127d8:	f8de 5008 	ldr.w	r5, [lr, #8]
 80127dc:	68b6      	ldr	r6, [r6, #8]
 80127de:	b158      	cbz	r0, 80127f8 <forward_eltwise_integer_INT8+0x170>
 80127e0:	f8d0 c004 	ldr.w	ip, [r0, #4]
 80127e4:	f1bc 0f00 	cmp.w	ip, #0
 80127e8:	f000 80fa 	beq.w	80129e0 <forward_eltwise_integer_INT8+0x358>
 80127ec:	8840      	ldrh	r0, [r0, #2]
 80127ee:	b118      	cbz	r0, 80127f8 <forward_eltwise_integer_INT8+0x170>
 80127f0:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80127f4:	f990 0000 	ldrsb.w	r0, [r0]
 80127f8:	f88d 0039 	strb.w	r0, [sp, #57]	@ 0x39
 80127fc:	b141      	cbz	r1, 8012810 <forward_eltwise_integer_INT8+0x188>
 80127fe:	6848      	ldr	r0, [r1, #4]
 8012800:	2800      	cmp	r0, #0
 8012802:	f000 80eb 	beq.w	80129dc <forward_eltwise_integer_INT8+0x354>
 8012806:	8849      	ldrh	r1, [r1, #2]
 8012808:	b111      	cbz	r1, 8012810 <forward_eltwise_integer_INT8+0x188>
 801280a:	6841      	ldr	r1, [r0, #4]
 801280c:	f991 1000 	ldrsb.w	r1, [r1]
 8012810:	f88d 103a 	strb.w	r1, [sp, #58]	@ 0x3a
 8012814:	b142      	cbz	r2, 8012828 <forward_eltwise_integer_INT8+0x1a0>
 8012816:	6851      	ldr	r1, [r2, #4]
 8012818:	2900      	cmp	r1, #0
 801281a:	f000 80dd 	beq.w	80129d8 <forward_eltwise_integer_INT8+0x350>
 801281e:	8852      	ldrh	r2, [r2, #2]
 8012820:	b112      	cbz	r2, 8012828 <forward_eltwise_integer_INT8+0x1a0>
 8012822:	684a      	ldr	r2, [r1, #4]
 8012824:	f992 2000 	ldrsb.w	r2, [r2]
 8012828:	f88d 203b 	strb.w	r2, [sp, #59]	@ 0x3b
 801282c:	b913      	cbnz	r3, 8012834 <forward_eltwise_integer_INT8+0x1ac>
 801282e:	f1b9 0f00 	cmp.w	r9, #0
 8012832:	d02c      	beq.n	801288e <forward_eltwise_integer_INT8+0x206>
 8012834:	45d3      	cmp	fp, sl
 8012836:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012838:	bf14      	ite	ne
 801283a:	f1ca 0102 	rsbne	r1, sl, #2
 801283e:	2100      	moveq	r1, #0
 8012840:	0a1b      	lsrs	r3, r3, #8
 8012842:	f000 80f4 	beq.w	8012a2e <forward_eltwise_integer_INT8+0x3a6>
 8012846:	9f16      	ldr	r7, [sp, #88]	@ 0x58
 8012848:	eb07 0283 	add.w	r2, r7, r3, lsl #2
 801284c:	2301      	movs	r3, #1
 801284e:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8012852:	4297      	cmp	r7, r2
 8012854:	fb00 f303 	mul.w	r3, r0, r3
 8012858:	d1f9      	bne.n	801284e <forward_eltwise_integer_INT8+0x1c6>
 801285a:	4622      	mov	r2, r4
 801285c:	f10d 043b 	add.w	r4, sp, #59	@ 0x3b
 8012860:	9106      	str	r1, [sp, #24]
 8012862:	4630      	mov	r0, r6
 8012864:	9405      	str	r4, [sp, #20]
 8012866:	ac11      	add	r4, sp, #68	@ 0x44
 8012868:	4629      	mov	r1, r5
 801286a:	9404      	str	r4, [sp, #16]
 801286c:	f10d 043a 	add.w	r4, sp, #58	@ 0x3a
 8012870:	9403      	str	r4, [sp, #12]
 8012872:	ac10      	add	r4, sp, #64	@ 0x40
 8012874:	9402      	str	r4, [sp, #8]
 8012876:	f10d 0439 	add.w	r4, sp, #57	@ 0x39
 801287a:	9401      	str	r4, [sp, #4]
 801287c:	ac0f      	add	r4, sp, #60	@ 0x3c
 801287e:	9400      	str	r4, [sp, #0]
 8012880:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8012882:	47a0      	blx	r4
 8012884:	b02b      	add	sp, #172	@ 0xac
 8012886:	ecbd 8b02 	vpop	{d8}
 801288a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801288e:	ab20      	add	r3, sp, #128	@ 0x80
 8012890:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8012894:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012896:	a817      	add	r0, sp, #92	@ 0x5c
 8012898:	9318      	str	r3, [sp, #96]	@ 0x60
 801289a:	ab25      	add	r3, sp, #148	@ 0x94
 801289c:	aa15      	add	r2, sp, #84	@ 0x54
 801289e:	f8cd 9080 	str.w	r9, [sp, #128]	@ 0x80
 80128a2:	931a      	str	r3, [sp, #104]	@ 0x68
 80128a4:	f240 5302 	movw	r3, #1282	@ 0x502
 80128a8:	f8cd 9094 	str.w	r9, [sp, #148]	@ 0x94
 80128ac:	9317      	str	r3, [sp, #92]	@ 0x5c
 80128ae:	9319      	str	r3, [sp, #100]	@ 0x64
 80128b0:	4653      	mov	r3, sl
 80128b2:	e9cd 9921 	strd	r9, r9, [sp, #132]	@ 0x84
 80128b6:	e9cd 9923 	strd	r9, r9, [sp, #140]	@ 0x8c
 80128ba:	e9cd 9926 	strd	r9, r9, [sp, #152]	@ 0x98
 80128be:	e9cd 9928 	strd	r9, r9, [sp, #160]	@ 0xa0
 80128c2:	f004 fde5 	bl	8017490 <core_compute_offsets>
 80128c6:	4653      	mov	r3, sl
 80128c8:	aa15      	add	r2, sp, #84	@ 0x54
 80128ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80128cc:	a819      	add	r0, sp, #100	@ 0x64
 80128ce:	f004 fddf 	bl	8017490 <core_compute_offsets>
 80128d2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80128d4:	68d3      	ldr	r3, [r2, #12]
 80128d6:	2b00      	cmp	r3, #0
 80128d8:	d0d4      	beq.n	8012884 <forward_eltwise_integer_INT8+0x1fc>
 80128da:	6891      	ldr	r1, [r2, #8]
 80128dc:	eddf 8a56 	vldr	s17, [pc, #344]	@ 8012a38 <forward_eltwise_integer_INT8+0x3b0>
 80128e0:	468c      	mov	ip, r1
 80128e2:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 80128e6:	f1bc 0f00 	cmp.w	ip, #0
 80128ea:	d0cb      	beq.n	8012884 <forward_eltwise_integer_INT8+0x1fc>
 80128ec:	9815      	ldr	r0, [sp, #84]	@ 0x54
 80128ee:	f04f 0b00 	mov.w	fp, #0
 80128f2:	f3c0 2017 	ubfx	r0, r0, #8, #24
 80128f6:	f04f 0a00 	mov.w	sl, #0
 80128fa:	2804      	cmp	r0, #4
 80128fc:	bf8c      	ite	hi
 80128fe:	6911      	ldrhi	r1, [r2, #16]
 8012900:	2101      	movls	r1, #1
 8012902:	458a      	cmp	sl, r1
 8012904:	d26e      	bcs.n	80129e4 <forward_eltwise_integer_INT8+0x35c>
 8012906:	6851      	ldr	r1, [r2, #4]
 8012908:	2900      	cmp	r1, #0
 801290a:	d054      	beq.n	80129b6 <forward_eltwise_integer_INT8+0x32e>
 801290c:	eeb6 8a00 	vmov.f32	s16, #96	@ 0x3f000000  0.5
 8012910:	f04f 0900 	mov.w	r9, #0
 8012914:	f995 2000 	ldrsb.w	r2, [r5]
 8012918:	a814      	add	r0, sp, #80	@ 0x50
 801291a:	f99d 1039 	ldrsb.w	r1, [sp, #57]	@ 0x39
 801291e:	eddd 6a0f 	vldr	s13, [sp, #60]	@ 0x3c
 8012922:	1a53      	subs	r3, r2, r1
 8012924:	f99d 103a 	ldrsb.w	r1, [sp, #58]	@ 0x3a
 8012928:	ed9d 7a10 	vldr	s14, [sp, #64]	@ 0x40
 801292c:	ee07 3a90 	vmov	s15, r3
 8012930:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012934:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012938:	edcd 7a12 	vstr	s15, [sp, #72]	@ 0x48
 801293c:	f994 2000 	ldrsb.w	r2, [r4]
 8012940:	1a53      	subs	r3, r2, r1
 8012942:	aa13      	add	r2, sp, #76	@ 0x4c
 8012944:	a912      	add	r1, sp, #72	@ 0x48
 8012946:	ee07 3a90 	vmov	s15, r3
 801294a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801294e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012952:	edcd 7a13 	vstr	s15, [sp, #76]	@ 0x4c
 8012956:	47b8      	blx	r7
 8012958:	ed9d 6a14 	vldr	s12, [sp, #80]	@ 0x50
 801295c:	eddd 6a11 	vldr	s13, [sp, #68]	@ 0x44
 8012960:	f99d 303b 	ldrsb.w	r3, [sp, #59]	@ 0x3b
 8012964:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8012968:	ee07 3a10 	vmov	s14, r3
 801296c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012970:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012974:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8012978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801297c:	fe38 7a28 	vselgt.f32	s14, s16, s17
 8012980:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012984:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8012988:	edcd 7a14 	vstr	s15, [sp, #80]	@ 0x50
 801298c:	ee17 2a10 	vmov	r2, s14
 8012990:	f302 0207 	ssat	r2, #8, r2
 8012994:	7032      	strb	r2, [r6, #0]
 8012996:	f109 0901 	add.w	r9, r9, #1
 801299a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801299c:	4446      	add	r6, r8
 801299e:	6852      	ldr	r2, [r2, #4]
 80129a0:	4415      	add	r5, r2
 80129a2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80129a4:	6852      	ldr	r2, [r2, #4]
 80129a6:	4414      	add	r4, r2
 80129a8:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80129aa:	6851      	ldr	r1, [r2, #4]
 80129ac:	4549      	cmp	r1, r9
 80129ae:	d8b1      	bhi.n	8012914 <forward_eltwise_integer_INT8+0x28c>
 80129b0:	9815      	ldr	r0, [sp, #84]	@ 0x54
 80129b2:	f3c0 2017 	ubfx	r0, r0, #8, #24
 80129b6:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 80129b8:	f5b1 6fa0 	cmp.w	r1, #1280	@ 0x500
 80129bc:	d302      	bcc.n	80129c4 <forward_eltwise_integer_INT8+0x33c>
 80129be:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80129c0:	6909      	ldr	r1, [r1, #16]
 80129c2:	440d      	add	r5, r1
 80129c4:	9919      	ldr	r1, [sp, #100]	@ 0x64
 80129c6:	f5b1 6fa0 	cmp.w	r1, #1280	@ 0x500
 80129ca:	d302      	bcc.n	80129d2 <forward_eltwise_integer_INT8+0x34a>
 80129cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80129ce:	6909      	ldr	r1, [r1, #16]
 80129d0:	440c      	add	r4, r1
 80129d2:	f10a 0a01 	add.w	sl, sl, #1
 80129d6:	e790      	b.n	80128fa <forward_eltwise_integer_INT8+0x272>
 80129d8:	460a      	mov	r2, r1
 80129da:	e725      	b.n	8012828 <forward_eltwise_integer_INT8+0x1a0>
 80129dc:	4601      	mov	r1, r0
 80129de:	e717      	b.n	8012810 <forward_eltwise_integer_INT8+0x188>
 80129e0:	4660      	mov	r0, ip
 80129e2:	e709      	b.n	80127f8 <forward_eltwise_integer_INT8+0x170>
 80129e4:	f8dd e060 	ldr.w	lr, [sp, #96]	@ 0x60
 80129e8:	f10b 0b01 	add.w	fp, fp, #1
 80129ec:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80129ee:	f8de 1008 	ldr.w	r1, [lr, #8]
 80129f2:	f8d2 c008 	ldr.w	ip, [r2, #8]
 80129f6:	440d      	add	r5, r1
 80129f8:	6899      	ldr	r1, [r3, #8]
 80129fa:	45dc      	cmp	ip, fp
 80129fc:	440c      	add	r4, r1
 80129fe:	f63f af7a 	bhi.w	80128f6 <forward_eltwise_integer_INT8+0x26e>
 8012a02:	f8de 000c 	ldr.w	r0, [lr, #12]
 8012a06:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012a08:	4405      	add	r5, r0
 8012a0a:	68d0      	ldr	r0, [r2, #12]
 8012a0c:	3101      	adds	r1, #1
 8012a0e:	68db      	ldr	r3, [r3, #12]
 8012a10:	4288      	cmp	r0, r1
 8012a12:	441c      	add	r4, r3
 8012a14:	9109      	str	r1, [sp, #36]	@ 0x24
 8012a16:	f63f af66 	bhi.w	80128e6 <forward_eltwise_integer_INT8+0x25e>
 8012a1a:	b02b      	add	sp, #172	@ 0xac
 8012a1c:	ecbd 8b02 	vpop	{d8}
 8012a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a24:	4662      	mov	r2, ip
 8012a26:	2301      	movs	r3, #1
 8012a28:	e667      	b.n	80126fa <forward_eltwise_integer_INT8+0x72>
 8012a2a:	4625      	mov	r5, r4
 8012a2c:	e63e      	b.n	80126ac <forward_eltwise_integer_INT8+0x24>
 8012a2e:	2301      	movs	r3, #1
 8012a30:	e713      	b.n	801285a <forward_eltwise_integer_INT8+0x1d2>
 8012a32:	2300      	movs	r3, #0
 8012a34:	685b      	ldr	r3, [r3, #4]
 8012a36:	deff      	udf	#255	@ 0xff
 8012a38:	befffffc 	.word	0xbefffffc

08012a3c <forward_lite_node_convert_integer_is8os8>:
 8012a3c:	b410      	push	{r4}
 8012a3e:	f9bd 4004 	ldrsh.w	r4, [sp, #4]
 8012a42:	9401      	str	r4, [sp, #4]
 8012a44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a48:	f001 ba70 	b.w	8013f2c <lite_convert_is8os8>

08012a4c <forward_lite_node_convert_integer_iu8ou8>:
 8012a4c:	b410      	push	{r4}
 8012a4e:	f89d 4004 	ldrb.w	r4, [sp, #4]
 8012a52:	9401      	str	r4, [sp, #4]
 8012a54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a58:	f001 baa8 	b.w	8013fac <lite_convert_iu8ou8>

08012a5c <forward_lite_node_convert_integer_iu8os8>:
 8012a5c:	b410      	push	{r4}
 8012a5e:	f99d 4004 	ldrsb.w	r4, [sp, #4]
 8012a62:	9401      	str	r4, [sp, #4]
 8012a64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a68:	f001 baca 	b.w	8014000 <lite_convert_iu8os8>

08012a6c <forward_lite_node_convert_integer_iu8os8_fast>:
 8012a6c:	f001 bb08 	b.w	8014080 <lite_convert_iu8os8_fast>

08012a70 <forward_lite_node_convert_integer_is8ou8>:
 8012a70:	b410      	push	{r4}
 8012a72:	f89d 4004 	ldrb.w	r4, [sp, #4]
 8012a76:	9401      	str	r4, [sp, #4]
 8012a78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a7c:	f001 bb38 	b.w	80140f0 <lite_convert_is8ou8>

08012a80 <forward_lite_node_convert_integer_is8ou8_fast>:
 8012a80:	f001 bb60 	b.w	8014144 <lite_convert_is8ou8_fast>

08012a84 <forward_lite_dense_is8os8ws8_ch>:
 8012a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a88:	b08d      	sub	sp, #52	@ 0x34
 8012a8a:	4604      	mov	r4, r0
 8012a8c:	460d      	mov	r5, r1
 8012a8e:	f8bd 7064 	ldrh.w	r7, [sp, #100]	@ 0x64
 8012a92:	f8dd 8070 	ldr.w	r8, [sp, #112]	@ 0x70
 8012a96:	f8dd b068 	ldr.w	fp, [sp, #104]	@ 0x68
 8012a9a:	4639      	mov	r1, r7
 8012a9c:	eb08 0ac7 	add.w	sl, r8, r7, lsl #3
 8012aa0:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8012aa2:	f8bd 9060 	ldrh.w	r9, [sp, #96]	@ 0x60
 8012aa6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012aaa:	f99d 3058 	ldrsb.w	r3, [sp, #88]	@ 0x58
 8012aae:	4642      	mov	r2, r8
 8012ab0:	930a      	str	r3, [sp, #40]	@ 0x28
 8012ab2:	f99d 305c 	ldrsb.w	r3, [sp, #92]	@ 0x5c
 8012ab6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012ab8:	4653      	mov	r3, sl
 8012aba:	f001 fe87 	bl	80147cc <align_factor_ch>
 8012abe:	f1bb 0f00 	cmp.w	fp, #0
 8012ac2:	d01a      	beq.n	8012afa <forward_lite_dense_is8os8ws8_ch+0x76>
 8012ac4:	f8cd 8070 	str.w	r8, [sp, #112]	@ 0x70
 8012ac8:	2600      	movs	r6, #0
 8012aca:	46c8      	mov	r8, r9
 8012acc:	46b9      	mov	r9, r7
 8012ace:	9f1c      	ldr	r7, [sp, #112]	@ 0x70
 8012ad0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012ad2:	3601      	adds	r6, #1
 8012ad4:	4628      	mov	r0, r5
 8012ad6:	9405      	str	r4, [sp, #20]
 8012ad8:	9204      	str	r2, [sp, #16]
 8012ada:	464b      	mov	r3, r9
 8012adc:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012ade:	444c      	add	r4, r9
 8012ae0:	9908      	ldr	r1, [sp, #32]
 8012ae2:	4445      	add	r5, r8
 8012ae4:	9203      	str	r2, [sp, #12]
 8012ae6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012ae8:	9706      	str	r7, [sp, #24]
 8012aea:	9700      	str	r7, [sp, #0]
 8012aec:	e9cd a201 	strd	sl, r2, [sp, #4]
 8012af0:	4642      	mov	r2, r8
 8012af2:	f002 f991 	bl	8014e18 <st_sssa8_ch_fully_connected>
 8012af6:	45b3      	cmp	fp, r6
 8012af8:	d1ea      	bne.n	8012ad0 <forward_lite_dense_is8os8ws8_ch+0x4c>
 8012afa:	b00d      	add	sp, #52	@ 0x34
 8012afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012b00 <forward_lite_avepool_is8os8>:
 8012b00:	b410      	push	{r4}
 8012b02:	f8bd 4004 	ldrh.w	r4, [sp, #4]
 8012b06:	9401      	str	r4, [sp, #4]
 8012b08:	f8bd 4008 	ldrh.w	r4, [sp, #8]
 8012b0c:	9402      	str	r4, [sp, #8]
 8012b0e:	f8bd 400c 	ldrh.w	r4, [sp, #12]
 8012b12:	9403      	str	r4, [sp, #12]
 8012b14:	f8bd 4010 	ldrh.w	r4, [sp, #16]
 8012b18:	9404      	str	r4, [sp, #16]
 8012b1a:	f8bd 4014 	ldrh.w	r4, [sp, #20]
 8012b1e:	9405      	str	r4, [sp, #20]
 8012b20:	f8bd 4018 	ldrh.w	r4, [sp, #24]
 8012b24:	9406      	str	r4, [sp, #24]
 8012b26:	f8bd 401c 	ldrh.w	r4, [sp, #28]
 8012b2a:	9407      	str	r4, [sp, #28]
 8012b2c:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 8012b30:	9408      	str	r4, [sp, #32]
 8012b32:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 8012b36:	9409      	str	r4, [sp, #36]	@ 0x24
 8012b38:	f99d 4028 	ldrsb.w	r4, [sp, #40]	@ 0x28
 8012b3c:	940a      	str	r4, [sp, #40]	@ 0x28
 8012b3e:	f99d 402c 	ldrsb.w	r4, [sp, #44]	@ 0x2c
 8012b42:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012b44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012b48:	f001 bfce 	b.w	8014ae8 <st_int8_avepool>

08012b4c <forward_lite_dw_3x3_sssa8_ch>:
 8012b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b50:	b09f      	sub	sp, #124	@ 0x7c
 8012b52:	4699      	mov	r9, r3
 8012b54:	f8bd 20a8 	ldrh.w	r2, [sp, #168]	@ 0xa8
 8012b58:	f8bd 30a4 	ldrh.w	r3, [sp, #164]	@ 0xa4
 8012b5c:	9205      	str	r2, [sp, #20]
 8012b5e:	f8bd 20c0 	ldrh.w	r2, [sp, #192]	@ 0xc0
 8012b62:	9304      	str	r3, [sp, #16]
 8012b64:	9214      	str	r2, [sp, #80]	@ 0x50
 8012b66:	f8bd 20c4 	ldrh.w	r2, [sp, #196]	@ 0xc4
 8012b6a:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 8012b6c:	9219      	str	r2, [sp, #100]	@ 0x64
 8012b6e:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 8012b70:	901a      	str	r0, [sp, #104]	@ 0x68
 8012b72:	ea4f 00c9 	mov.w	r0, r9, lsl #3
 8012b76:	eb02 02c9 	add.w	r2, r2, r9, lsl #3
 8012b7a:	9d28      	ldr	r5, [sp, #160]	@ 0xa0
 8012b7c:	f99d 70b0 	ldrsb.w	r7, [sp, #176]	@ 0xb0
 8012b80:	f99d 80b4 	ldrsb.w	r8, [sp, #180]	@ 0xb4
 8012b84:	f8dd a0bc 	ldr.w	sl, [sp, #188]	@ 0xbc
 8012b88:	9103      	str	r1, [sp, #12]
 8012b8a:	9211      	str	r2, [sp, #68]	@ 0x44
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	f000 83ec 	beq.w	801336a <forward_lite_dw_3x3_sssa8_ch+0x81e>
 8012b92:	ea4f 0349 	mov.w	r3, r9, lsl #1
 8012b96:	9301      	str	r3, [sp, #4]
 8012b98:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012b9a:	eb00 0309 	add.w	r3, r0, r9
 8012b9e:	4649      	mov	r1, r9
 8012ba0:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 8012ba2:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8012ba6:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 8012ba8:	461c      	mov	r4, r3
 8012baa:	9312      	str	r3, [sp, #72]	@ 0x48
 8012bac:	f001 fe0e 	bl	80147cc <align_factor_ch>
 8012bb0:	f06f 0315 	mvn.w	r3, #21
 8012bb4:	fb03 4309 	mla	r3, r3, r9, r4
 8012bb8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012bba:	f1b9 0f00 	cmp.w	r9, #0
 8012bbe:	d017      	beq.n	8012bf0 <forward_lite_dw_3x3_sssa8_ch+0xa4>
 8012bc0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012bc2:	2501      	movs	r5, #1
 8012bc4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012bc6:	4611      	mov	r1, r2
 8012bc8:	9a01      	ldr	r2, [sp, #4]
 8012bca:	1f1c      	subs	r4, r3, #4
 8012bcc:	188e      	adds	r6, r1, r2
 8012bce:	f931 3b02 	ldrsh.w	r3, [r1], #2
 8012bd2:	1e5a      	subs	r2, r3, #1
 8012bd4:	fa05 f003 	lsl.w	r0, r5, r3
 8012bd8:	fa08 f303 	lsl.w	r3, r8, r3
 8012bdc:	b292      	uxth	r2, r2
 8012bde:	eb03 0350 	add.w	r3, r3, r0, lsr #1
 8012be2:	2a14      	cmp	r2, #20
 8012be4:	f200 83b7 	bhi.w	8013356 <forward_lite_dw_3x3_sssa8_ch+0x80a>
 8012be8:	428e      	cmp	r6, r1
 8012bea:	f844 3f04 	str.w	r3, [r4, #4]!
 8012bee:	d1ee      	bne.n	8012bce <forward_lite_dw_3x3_sssa8_ch+0x82>
 8012bf0:	9a04      	ldr	r2, [sp, #16]
 8012bf2:	f1b9 0f03 	cmp.w	r9, #3
 8012bf6:	9b03      	ldr	r3, [sp, #12]
 8012bf8:	fb09 f202 	mul.w	r2, r9, r2
 8012bfc:	9901      	ldr	r1, [sp, #4]
 8012bfe:	fb09 f303 	mul.w	r3, r9, r3
 8012c02:	9215      	str	r2, [sp, #84]	@ 0x54
 8012c04:	9a05      	ldr	r2, [sp, #20]
 8012c06:	fb03 f202 	mul.w	r2, r3, r2
 8012c0a:	eba3 0301 	sub.w	r3, r3, r1
 8012c0e:	9304      	str	r3, [sp, #16]
 8012c10:	f1c7 0300 	rsb	r3, r7, #0
 8012c14:	eac3 4403 	pkhbt	r4, r3, r3, lsl #16
 8012c18:	f200 83a3 	bhi.w	8013362 <forward_lite_dw_3x3_sssa8_ch+0x816>
 8012c1c:	2300      	movs	r3, #0
 8012c1e:	930d      	str	r3, [sp, #52]	@ 0x34
 8012c20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	f000 833f 	beq.w	80132a6 <forward_lite_dw_3x3_sssa8_ch+0x75a>
 8012c28:	f009 0303 	and.w	r3, r9, #3
 8012c2c:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8012c2e:	9310      	str	r3, [sp, #64]	@ 0x40
 8012c30:	2900      	cmp	r1, #0
 8012c32:	f000 8338 	beq.w	80132a6 <forward_lite_dw_3x3_sssa8_ch+0x75a>
 8012c36:	3b01      	subs	r3, #1
 8012c38:	46a4      	mov	ip, r4
 8012c3a:	46d3      	mov	fp, sl
 8012c3c:	921b      	str	r2, [sp, #108]	@ 0x6c
 8012c3e:	b29b      	uxth	r3, r3
 8012c40:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 8012c44:	9708      	str	r7, [sp, #32]
 8012c46:	9316      	str	r3, [sp, #88]	@ 0x58
 8012c48:	2300      	movs	r3, #0
 8012c4a:	4619      	mov	r1, r3
 8012c4c:	46d8      	mov	r8, fp
 8012c4e:	f04f 0e00 	mov.w	lr, #0
 8012c52:	46e3      	mov	fp, ip
 8012c54:	e9dd 201a 	ldrd	r2, r0, [sp, #104]	@ 0x68
 8012c58:	fb01 2200 	mla	r2, r1, r0, r2
 8012c5c:	9207      	str	r2, [sp, #28]
 8012c5e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8012c60:	3201      	adds	r2, #1
 8012c62:	e9cd 2317 	strd	r2, r3, [sp, #92]	@ 0x5c
 8012c66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012c68:	2b00      	cmp	r3, #0
 8012c6a:	f000 835b 	beq.w	8013324 <forward_lite_dw_3x3_sssa8_ch+0x7d8>
 8012c6e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012c70:	2500      	movs	r5, #0
 8012c72:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8012c74:	3208      	adds	r2, #8
 8012c76:	f8cd e03c 	str.w	lr, [sp, #60]	@ 0x3c
 8012c7a:	f103 0110 	add.w	r1, r3, #16
 8012c7e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012c80:	9201      	str	r2, [sp, #4]
 8012c82:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 8012c84:	3348      	adds	r3, #72	@ 0x48
 8012c86:	9105      	str	r1, [sp, #20]
 8012c88:	f102 0410 	add.w	r4, r2, #16
 8012c8c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012c8e:	f102 0010 	add.w	r0, r2, #16
 8012c92:	f108 0204 	add.w	r2, r8, #4
 8012c96:	9402      	str	r4, [sp, #8]
 8012c98:	9203      	str	r2, [sp, #12]
 8012c9a:	f1c8 0200 	rsb	r2, r8, #0
 8012c9e:	4682      	mov	sl, r0
 8012ca0:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8012ca2:	920e      	str	r2, [sp, #56]	@ 0x38
 8012ca4:	e077      	b.n	8012d96 <forward_lite_dw_3x3_sssa8_ch+0x24a>
 8012ca6:	1eaa      	subs	r2, r5, #2
 8012ca8:	2101      	movs	r1, #1
 8012caa:	3d01      	subs	r5, #1
 8012cac:	fa01 f202 	lsl.w	r2, r1, r2
 8012cb0:	fb57 220c 	smmla	r2, r7, ip, r2
 8012cb4:	412a      	asrs	r2, r5
 8012cb6:	4432      	add	r2, r6
 8012cb8:	f302 0207 	ssat	r2, #8, r2
 8012cbc:	b252      	sxtb	r2, r2
 8012cbe:	9f03      	ldr	r7, [sp, #12]
 8012cc0:	f807 2c04 	strb.w	r2, [r7, #-4]
 8012cc4:	9a01      	ldr	r2, [sp, #4]
 8012cc6:	f932 5c06 	ldrsh.w	r5, [r2, #-6]
 8012cca:	2d15      	cmp	r5, #21
 8012ccc:	f340 8159 	ble.w	8012f82 <forward_lite_dw_3x3_sssa8_ch+0x436>
 8012cd0:	1eae      	subs	r6, r5, #2
 8012cd2:	2201      	movs	r2, #1
 8012cd4:	3d01      	subs	r5, #1
 8012cd6:	fa02 f606 	lsl.w	r6, r2, r6
 8012cda:	9a02      	ldr	r2, [sp, #8]
 8012cdc:	f852 2c0c 	ldr.w	r2, [r2, #-12]
 8012ce0:	fb54 6402 	smmla	r4, r4, r2, r6
 8012ce4:	412c      	asrs	r4, r5
 8012ce6:	f85a 2c0c 	ldr.w	r2, [sl, #-12]
 8012cea:	4414      	add	r4, r2
 8012cec:	f304 0407 	ssat	r4, #8, r4
 8012cf0:	b264      	sxtb	r4, r4
 8012cf2:	463a      	mov	r2, r7
 8012cf4:	f802 4c03 	strb.w	r4, [r2, #-3]
 8012cf8:	9a01      	ldr	r2, [sp, #4]
 8012cfa:	f932 5c04 	ldrsh.w	r5, [r2, #-4]
 8012cfe:	2d15      	cmp	r5, #21
 8012d00:	f340 812d 	ble.w	8012f5e <forward_lite_dw_3x3_sssa8_ch+0x412>
 8012d04:	1eac      	subs	r4, r5, #2
 8012d06:	2201      	movs	r2, #1
 8012d08:	3d01      	subs	r5, #1
 8012d0a:	fa02 f404 	lsl.w	r4, r2, r4
 8012d0e:	9a02      	ldr	r2, [sp, #8]
 8012d10:	f852 2c08 	ldr.w	r2, [r2, #-8]
 8012d14:	fb5e 4e02 	smmla	lr, lr, r2, r4
 8012d18:	f85a 2c08 	ldr.w	r2, [sl, #-8]
 8012d1c:	fa4e fe05 	asr.w	lr, lr, r5
 8012d20:	4496      	add	lr, r2
 8012d22:	f30e 0e07 	ssat	lr, #8, lr
 8012d26:	fa4f fe8e 	sxtb.w	lr, lr
 8012d2a:	9a03      	ldr	r2, [sp, #12]
 8012d2c:	f802 ec02 	strb.w	lr, [r2, #-2]
 8012d30:	9a01      	ldr	r2, [sp, #4]
 8012d32:	f932 5c02 	ldrsh.w	r5, [r2, #-2]
 8012d36:	2d15      	cmp	r5, #21
 8012d38:	f340 80ff 	ble.w	8012f3a <forward_lite_dw_3x3_sssa8_ch+0x3ee>
 8012d3c:	1eac      	subs	r4, r5, #2
 8012d3e:	2201      	movs	r2, #1
 8012d40:	3d01      	subs	r5, #1
 8012d42:	fa02 f404 	lsl.w	r4, r2, r4
 8012d46:	9a02      	ldr	r2, [sp, #8]
 8012d48:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8012d4c:	fb58 4802 	smmla	r8, r8, r2, r4
 8012d50:	f85a 2c04 	ldr.w	r2, [sl, #-4]
 8012d54:	fa48 f805 	asr.w	r8, r8, r5
 8012d58:	4490      	add	r8, r2
 8012d5a:	f308 0807 	ssat	r8, #8, r8
 8012d5e:	fa4f f888 	sxtb.w	r8, r8
 8012d62:	9905      	ldr	r1, [sp, #20]
 8012d64:	3348      	adds	r3, #72	@ 0x48
 8012d66:	9a03      	ldr	r2, [sp, #12]
 8012d68:	f10a 0a10 	add.w	sl, sl, #16
 8012d6c:	3110      	adds	r1, #16
 8012d6e:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8012d70:	f802 8c01 	strb.w	r8, [r2, #-1]
 8012d74:	9105      	str	r1, [sp, #20]
 8012d76:	9901      	ldr	r1, [sp, #4]
 8012d78:	3108      	adds	r1, #8
 8012d7a:	9101      	str	r1, [sp, #4]
 8012d7c:	9902      	ldr	r1, [sp, #8]
 8012d7e:	3110      	adds	r1, #16
 8012d80:	9102      	str	r1, [sp, #8]
 8012d82:	4611      	mov	r1, r2
 8012d84:	18a2      	adds	r2, r4, r2
 8012d86:	3104      	adds	r1, #4
 8012d88:	b292      	uxth	r2, r2
 8012d8a:	9103      	str	r1, [sp, #12]
 8012d8c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8012d8e:	4615      	mov	r5, r2
 8012d90:	428a      	cmp	r2, r1
 8012d92:	f080 8144 	bcs.w	801301e <forward_lite_dw_3x3_sssa8_ch+0x4d2>
 8012d96:	9907      	ldr	r1, [sp, #28]
 8012d98:	f853 6c48 	ldr.w	r6, [r3, #-72]
 8012d9c:	194a      	adds	r2, r1, r5
 8012d9e:	594d      	ldr	r5, [r1, r5]
 8012da0:	9905      	ldr	r1, [sp, #20]
 8012da2:	f852 8000 	ldr.w	r8, [r2, r0]
 8012da6:	eb02 0c00 	add.w	ip, r2, r0
 8012daa:	eac5 4408 	pkhbt	r4, r5, r8, lsl #16
 8012dae:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8012db2:	910b      	str	r1, [sp, #44]	@ 0x2c
 8012db4:	eac8 4825 	pkhtb	r8, r8, r5, asr #16
 8012db8:	9306      	str	r3, [sp, #24]
 8012dba:	f851 5c10 	ldr.w	r5, [r1, #-16]
 8012dbe:	fa2b f784 	sxtab16	r7, fp, r4
 8012dc2:	fb26 5707 	smlad	r7, r6, r7, r5
 8012dc6:	fa2b f494 	sxtab16	r4, fp, r4, ror #8
 8012dca:	f853 5c44 	ldr.w	r5, [r3, #-68]
 8012dce:	f851 6c0c 	ldr.w	r6, [r1, #-12]
 8012dd2:	fb25 6404 	smlad	r4, r5, r4, r6
 8012dd6:	f853 5c40 	ldr.w	r5, [r3, #-64]
 8012dda:	f851 6c08 	ldr.w	r6, [r1, #-8]
 8012dde:	fa2b fe88 	sxtab16	lr, fp, r8
 8012de2:	fb25 6e0e 	smlad	lr, r5, lr, r6
 8012de6:	fa2b f898 	sxtab16	r8, fp, r8, ror #8
 8012dea:	f853 5c3c 	ldr.w	r5, [r3, #-60]
 8012dee:	f851 6c04 	ldr.w	r6, [r1, #-4]
 8012df2:	fb25 6608 	smlad	r6, r5, r8, r6
 8012df6:	9d04      	ldr	r5, [sp, #16]
 8012df8:	f85c 8000 	ldr.w	r8, [ip, r0]
 8012dfc:	eb02 0c05 	add.w	ip, r2, r5
 8012e00:	f853 1c38 	ldr.w	r1, [r3, #-56]
 8012e04:	5952      	ldr	r2, [r2, r5]
 8012e06:	eac8 4902 	pkhbt	r9, r8, r2, lsl #16
 8012e0a:	eac2 4228 	pkhtb	r2, r2, r8, asr #16
 8012e0e:	fa2b f589 	sxtab16	r5, fp, r9
 8012e12:	eb0c 0800 	add.w	r8, ip, r0
 8012e16:	fb21 7705 	smlad	r7, r1, r5, r7
 8012e1a:	fa2b f999 	sxtab16	r9, fp, r9, ror #8
 8012e1e:	f853 5c34 	ldr.w	r5, [r3, #-52]
 8012e22:	fb25 4509 	smlad	r5, r5, r9, r4
 8012e26:	f853 4c30 	ldr.w	r4, [r3, #-48]
 8012e2a:	fa2b f982 	sxtab16	r9, fp, r2
 8012e2e:	fb24 ee09 	smlad	lr, r4, r9, lr
 8012e32:	fa2b f292 	sxtab16	r2, fp, r2, ror #8
 8012e36:	f853 4c2c 	ldr.w	r4, [r3, #-44]
 8012e3a:	fb24 6202 	smlad	r2, r4, r2, r6
 8012e3e:	f85c 6000 	ldr.w	r6, [ip, r0]
 8012e42:	eb08 0c00 	add.w	ip, r8, r0
 8012e46:	f858 4000 	ldr.w	r4, [r8, r0]
 8012e4a:	eac6 4904 	pkhbt	r9, r6, r4, lsl #16
 8012e4e:	eac4 4426 	pkhtb	r4, r4, r6, asr #16
 8012e52:	9e04      	ldr	r6, [sp, #16]
 8012e54:	f853 1c28 	ldr.w	r1, [r3, #-40]
 8012e58:	eb0c 0806 	add.w	r8, ip, r6
 8012e5c:	fa2b f689 	sxtab16	r6, fp, r9
 8012e60:	fb21 7706 	smlad	r7, r1, r6, r7
 8012e64:	fa2b f999 	sxtab16	r9, fp, r9, ror #8
 8012e68:	f853 6c24 	ldr.w	r6, [r3, #-36]
 8012e6c:	fb26 5609 	smlad	r6, r6, r9, r5
 8012e70:	f853 5c20 	ldr.w	r5, [r3, #-32]
 8012e74:	fa2b f984 	sxtab16	r9, fp, r4
 8012e78:	fb25 ee09 	smlad	lr, r5, r9, lr
 8012e7c:	fa2b f494 	sxtab16	r4, fp, r4, ror #8
 8012e80:	f853 5c1c 	ldr.w	r5, [r3, #-28]
 8012e84:	fb25 2404 	smlad	r4, r5, r4, r2
 8012e88:	9d04      	ldr	r5, [sp, #16]
 8012e8a:	f858 2000 	ldr.w	r2, [r8, r0]
 8012e8e:	4480      	add	r8, r0
 8012e90:	f85c 9005 	ldr.w	r9, [ip, r5]
 8012e94:	f853 5c18 	ldr.w	r5, [r3, #-24]
 8012e98:	eac9 4c02 	pkhbt	ip, r9, r2, lsl #16
 8012e9c:	eac2 4229 	pkhtb	r2, r2, r9, asr #16
 8012ea0:	fa2b f98c 	sxtab16	r9, fp, ip
 8012ea4:	fb25 7709 	smlad	r7, r5, r9, r7
 8012ea8:	fa2b fc9c 	sxtab16	ip, fp, ip, ror #8
 8012eac:	f853 5c14 	ldr.w	r5, [r3, #-20]
 8012eb0:	fb25 6c0c 	smlad	ip, r5, ip, r6
 8012eb4:	f853 5c10 	ldr.w	r5, [r3, #-16]
 8012eb8:	fa2b f682 	sxtab16	r6, fp, r2
 8012ebc:	fb25 e606 	smlad	r6, r5, r6, lr
 8012ec0:	fa2b f292 	sxtab16	r2, fp, r2, ror #8
 8012ec4:	f853 5c0c 	ldr.w	r5, [r3, #-12]
 8012ec8:	fb25 4202 	smlad	r2, r5, r2, r4
 8012ecc:	f858 5000 	ldr.w	r5, [r8, r0]
 8012ed0:	9908      	ldr	r1, [sp, #32]
 8012ed2:	b26c      	sxtb	r4, r5
 8012ed4:	f833 ec08 	ldrh.w	lr, [r3, #-8]
 8012ed8:	f833 8c06 	ldrh.w	r8, [r3, #-6]
 8012edc:	1a64      	subs	r4, r4, r1
 8012ede:	f833 9c04 	ldrh.w	r9, [r3, #-4]
 8012ee2:	f8cd a028 	str.w	sl, [sp, #40]	@ 0x28
 8012ee6:	fb1e 7704 	smlabb	r7, lr, r4, r7
 8012eea:	f345 2407 	sbfx	r4, r5, #8, #8
 8012eee:	1a64      	subs	r4, r4, r1
 8012ef0:	fb18 c404 	smlabb	r4, r8, r4, ip
 8012ef4:	f345 4c07 	sbfx	ip, r5, #16, #8
 8012ef8:	ebc1 6525 	rsb	r5, r1, r5, asr #24
 8012efc:	ebac 0c01 	sub.w	ip, ip, r1
 8012f00:	fb19 6e0c 	smlabb	lr, r9, ip, r6
 8012f04:	f833 6c02 	ldrh.w	r6, [r3, #-2]
 8012f08:	fb16 2805 	smlabb	r8, r6, r5, r2
 8012f0c:	9a01      	ldr	r2, [sp, #4]
 8012f0e:	f85a 6c10 	ldr.w	r6, [sl, #-16]
 8012f12:	f932 5c08 	ldrsh.w	r5, [r2, #-8]
 8012f16:	9209      	str	r2, [sp, #36]	@ 0x24
 8012f18:	2d15      	cmp	r5, #21
 8012f1a:	9a02      	ldr	r2, [sp, #8]
 8012f1c:	4691      	mov	r9, r2
 8012f1e:	f852 cc10 	ldr.w	ip, [r2, #-16]
 8012f22:	f73f aec0 	bgt.w	8012ca6 <forward_lite_dw_3x3_sssa8_ch+0x15a>
 8012f26:	2d00      	cmp	r5, #0
 8012f28:	dd3b      	ble.n	8012fa2 <forward_lite_dw_3x3_sssa8_ch+0x456>
 8012f2a:	007a      	lsls	r2, r7, #1
 8012f2c:	fb52 620c 	smmla	r2, r2, ip, r6
 8012f30:	412a      	asrs	r2, r5
 8012f32:	f302 0207 	ssat	r2, #8, r2
 8012f36:	b252      	sxtb	r2, r2
 8012f38:	e6c1      	b.n	8012cbe <forward_lite_dw_3x3_sssa8_ch+0x172>
 8012f3a:	2d00      	cmp	r5, #0
 8012f3c:	dd3e      	ble.n	8012fbc <forward_lite_dw_3x3_sssa8_ch+0x470>
 8012f3e:	9a02      	ldr	r2, [sp, #8]
 8012f40:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8012f44:	f85a 4c04 	ldr.w	r4, [sl, #-4]
 8012f48:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8012f4c:	fb58 4802 	smmla	r8, r8, r2, r4
 8012f50:	fa48 f805 	asr.w	r8, r8, r5
 8012f54:	f308 0807 	ssat	r8, #8, r8
 8012f58:	fa4f f888 	sxtb.w	r8, r8
 8012f5c:	e701      	b.n	8012d62 <forward_lite_dw_3x3_sssa8_ch+0x216>
 8012f5e:	2d00      	cmp	r5, #0
 8012f60:	dd3f      	ble.n	8012fe2 <forward_lite_dw_3x3_sssa8_ch+0x496>
 8012f62:	9a02      	ldr	r2, [sp, #8]
 8012f64:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8012f68:	f85a 4c08 	ldr.w	r4, [sl, #-8]
 8012f6c:	f852 2c08 	ldr.w	r2, [r2, #-8]
 8012f70:	fb5e 4e02 	smmla	lr, lr, r2, r4
 8012f74:	fa4e fe05 	asr.w	lr, lr, r5
 8012f78:	f30e 0e07 	ssat	lr, #8, lr
 8012f7c:	fa4f fe8e 	sxtb.w	lr, lr
 8012f80:	e6d3      	b.n	8012d2a <forward_lite_dw_3x3_sssa8_ch+0x1de>
 8012f82:	2d00      	cmp	r5, #0
 8012f84:	dd40      	ble.n	8013008 <forward_lite_dw_3x3_sssa8_ch+0x4bc>
 8012f86:	9a02      	ldr	r2, [sp, #8]
 8012f88:	0066      	lsls	r6, r4, #1
 8012f8a:	f85a 4c0c 	ldr.w	r4, [sl, #-12]
 8012f8e:	f852 2c0c 	ldr.w	r2, [r2, #-12]
 8012f92:	fb56 4402 	smmla	r4, r6, r2, r4
 8012f96:	412c      	asrs	r4, r5
 8012f98:	f304 0407 	ssat	r4, #8, r4
 8012f9c:	b264      	sxtb	r4, r4
 8012f9e:	463a      	mov	r2, r7
 8012fa0:	e6a8      	b.n	8012cf4 <forward_lite_dw_3x3_sssa8_ch+0x1a8>
 8012fa2:	f1c5 0201 	rsb	r2, r5, #1
 8012fa6:	fa07 f202 	lsl.w	r2, r7, r2
 8012faa:	f302 021f 	ssat	r2, #32, r2
 8012fae:	fb52 f21c 	smmulr	r2, r2, ip
 8012fb2:	4432      	add	r2, r6
 8012fb4:	f302 0207 	ssat	r2, #8, r2
 8012fb8:	b252      	sxtb	r2, r2
 8012fba:	e680      	b.n	8012cbe <forward_lite_dw_3x3_sssa8_ch+0x172>
 8012fbc:	f1c5 0501 	rsb	r5, r5, #1
 8012fc0:	fa08 f805 	lsl.w	r8, r8, r5
 8012fc4:	f308 081f 	ssat	r8, #32, r8
 8012fc8:	9a02      	ldr	r2, [sp, #8]
 8012fca:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8012fce:	fb58 f812 	smmulr	r8, r8, r2
 8012fd2:	f85a 2c04 	ldr.w	r2, [sl, #-4]
 8012fd6:	4490      	add	r8, r2
 8012fd8:	f308 0807 	ssat	r8, #8, r8
 8012fdc:	fa4f f888 	sxtb.w	r8, r8
 8012fe0:	e6bf      	b.n	8012d62 <forward_lite_dw_3x3_sssa8_ch+0x216>
 8012fe2:	f1c5 0501 	rsb	r5, r5, #1
 8012fe6:	fa0e fe05 	lsl.w	lr, lr, r5
 8012fea:	f30e 0e1f 	ssat	lr, #32, lr
 8012fee:	9a02      	ldr	r2, [sp, #8]
 8012ff0:	f852 2c08 	ldr.w	r2, [r2, #-8]
 8012ff4:	fb5e fe12 	smmulr	lr, lr, r2
 8012ff8:	f85a 2c08 	ldr.w	r2, [sl, #-8]
 8012ffc:	4496      	add	lr, r2
 8012ffe:	f30e 0e07 	ssat	lr, #8, lr
 8013002:	fa4f fe8e 	sxtb.w	lr, lr
 8013006:	e690      	b.n	8012d2a <forward_lite_dw_3x3_sssa8_ch+0x1de>
 8013008:	f1c5 0501 	rsb	r5, r5, #1
 801300c:	40ac      	lsls	r4, r5
 801300e:	f304 041f 	ssat	r4, #32, r4
 8013012:	9a02      	ldr	r2, [sp, #8]
 8013014:	f852 2c0c 	ldr.w	r2, [r2, #-12]
 8013018:	fb54 f412 	smmulr	r4, r4, r2
 801301c:	e663      	b.n	8012ce6 <forward_lite_dw_3x3_sssa8_ch+0x19a>
 801301e:	f8dd e03c 	ldr.w	lr, [sp, #60]	@ 0x3c
 8013022:	46ca      	mov	sl, r9
 8013024:	46b8      	mov	r8, r7
 8013026:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013028:	2b00      	cmp	r3, #0
 801302a:	f000 8126 	beq.w	801327a <forward_lite_dw_3x3_sssa8_ch+0x72e>
 801302e:	9b07      	ldr	r3, [sp, #28]
 8013030:	9e08      	ldr	r6, [sp, #32]
 8013032:	189c      	adds	r4, r3, r2
 8013034:	9d06      	ldr	r5, [sp, #24]
 8013036:	5699      	ldrsb	r1, [r3, r2]
 8013038:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801303a:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 801303c:	1b89      	subs	r1, r1, r6
 801303e:	8828      	ldrh	r0, [r5, #0]
 8013040:	681b      	ldr	r3, [r3, #0]
 8013042:	fb10 3301 	smlabb	r3, r0, r1, r3
 8013046:	57e1      	ldrsb	r1, [r4, r7]
 8013048:	eb04 0047 	add.w	r0, r4, r7, lsl #1
 801304c:	f914 4017 	ldrsb.w	r4, [r4, r7, lsl #1]
 8013050:	1b89      	subs	r1, r1, r6
 8013052:	462f      	mov	r7, r5
 8013054:	886d      	ldrh	r5, [r5, #2]
 8013056:	1ba4      	subs	r4, r4, r6
 8013058:	fb15 3101 	smlabb	r1, r5, r1, r3
 801305c:	9d04      	ldr	r5, [sp, #16]
 801305e:	1943      	adds	r3, r0, r5
 8013060:	5740      	ldrsb	r0, [r0, r5]
 8013062:	88bd      	ldrh	r5, [r7, #4]
 8013064:	1b80      	subs	r0, r0, r6
 8013066:	fb14 1405 	smlabb	r4, r4, r5, r1
 801306a:	88f9      	ldrh	r1, [r7, #6]
 801306c:	463d      	mov	r5, r7
 801306e:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8013070:	fb10 4001 	smlabb	r0, r0, r1, r4
 8013074:	57d9      	ldrsb	r1, [r3, r7]
 8013076:	eb03 0447 	add.w	r4, r3, r7, lsl #1
 801307a:	f913 3017 	ldrsb.w	r3, [r3, r7, lsl #1]
 801307e:	462f      	mov	r7, r5
 8013080:	1b89      	subs	r1, r1, r6
 8013082:	892d      	ldrh	r5, [r5, #8]
 8013084:	1b9b      	subs	r3, r3, r6
 8013086:	fb11 0105 	smlabb	r1, r1, r5, r0
 801308a:	9804      	ldr	r0, [sp, #16]
 801308c:	1825      	adds	r5, r4, r0
 801308e:	5620      	ldrsb	r0, [r4, r0]
 8013090:	897c      	ldrh	r4, [r7, #10]
 8013092:	1b80      	subs	r0, r0, r6
 8013094:	fb13 1304 	smlabb	r3, r3, r4, r1
 8013098:	89b9      	ldrh	r1, [r7, #12]
 801309a:	fb10 3001 	smlabb	r0, r0, r1, r3
 801309e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80130a0:	89f9      	ldrh	r1, [r7, #14]
 80130a2:	56ec      	ldrsb	r4, [r5, r3]
 80130a4:	f915 3013 	ldrsb.w	r3, [r5, r3, lsl #1]
 80130a8:	1ba4      	subs	r4, r4, r6
 80130aa:	1b9b      	subs	r3, r3, r6
 80130ac:	f8da 6000 	ldr.w	r6, [sl]
 80130b0:	fb14 0101 	smlabb	r1, r4, r1, r0
 80130b4:	8a3c      	ldrh	r4, [r7, #16]
 80130b6:	1c50      	adds	r0, r2, #1
 80130b8:	fb13 1304 	smlabb	r3, r3, r4, r1
 80130bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80130be:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80130c0:	b280      	uxth	r0, r0
 80130c2:	f9b1 1000 	ldrsh.w	r1, [r1]
 80130c6:	6825      	ldr	r5, [r4, #0]
 80130c8:	2915      	cmp	r1, #21
 80130ca:	f300 80ef 	bgt.w	80132ac <forward_lite_dw_3x3_sssa8_ch+0x760>
 80130ce:	2900      	cmp	r1, #0
 80130d0:	f340 8110 	ble.w	80132f4 <forward_lite_dw_3x3_sssa8_ch+0x7a8>
 80130d4:	005b      	lsls	r3, r3, #1
 80130d6:	fb53 5306 	smmla	r3, r3, r6, r5
 80130da:	410b      	asrs	r3, r1
 80130dc:	f303 0307 	ssat	r3, #8, r3
 80130e0:	b25b      	sxtb	r3, r3
 80130e2:	f888 3000 	strb.w	r3, [r8]
 80130e6:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80130e8:	2b00      	cmp	r3, #0
 80130ea:	f000 80c4 	beq.w	8013276 <forward_lite_dw_3x3_sssa8_ch+0x72a>
 80130ee:	9b07      	ldr	r3, [sp, #28]
 80130f0:	9e08      	ldr	r6, [sp, #32]
 80130f2:	9f06      	ldr	r7, [sp, #24]
 80130f4:	181c      	adds	r4, r3, r0
 80130f6:	5619      	ldrsb	r1, [r3, r0]
 80130f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80130fa:	8a78      	ldrh	r0, [r7, #18]
 80130fc:	1b89      	subs	r1, r1, r6
 80130fe:	685b      	ldr	r3, [r3, #4]
 8013100:	fb11 3100 	smlabb	r1, r1, r0, r3
 8013104:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8013106:	5623      	ldrsb	r3, [r4, r0]
 8013108:	eb04 0540 	add.w	r5, r4, r0, lsl #1
 801310c:	f914 0010 	ldrsb.w	r0, [r4, r0, lsl #1]
 8013110:	1b9b      	subs	r3, r3, r6
 8013112:	8abc      	ldrh	r4, [r7, #20]
 8013114:	1b80      	subs	r0, r0, r6
 8013116:	fb13 1304 	smlabb	r3, r3, r4, r1
 801311a:	9904      	ldr	r1, [sp, #16]
 801311c:	186c      	adds	r4, r5, r1
 801311e:	5669      	ldrsb	r1, [r5, r1]
 8013120:	8afd      	ldrh	r5, [r7, #22]
 8013122:	1b89      	subs	r1, r1, r6
 8013124:	fb10 3005 	smlabb	r0, r0, r5, r3
 8013128:	8b3b      	ldrh	r3, [r7, #24]
 801312a:	fb11 0103 	smlabb	r1, r1, r3, r0
 801312e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8013130:	5623      	ldrsb	r3, [r4, r0]
 8013132:	eb04 0540 	add.w	r5, r4, r0, lsl #1
 8013136:	f914 0010 	ldrsb.w	r0, [r4, r0, lsl #1]
 801313a:	1b9b      	subs	r3, r3, r6
 801313c:	8b7c      	ldrh	r4, [r7, #26]
 801313e:	1b80      	subs	r0, r0, r6
 8013140:	fb13 1304 	smlabb	r3, r3, r4, r1
 8013144:	9904      	ldr	r1, [sp, #16]
 8013146:	186c      	adds	r4, r5, r1
 8013148:	5669      	ldrsb	r1, [r5, r1]
 801314a:	8bbd      	ldrh	r5, [r7, #28]
 801314c:	1b89      	subs	r1, r1, r6
 801314e:	fb10 3305 	smlabb	r3, r0, r5, r3
 8013152:	8bf8      	ldrh	r0, [r7, #30]
 8013154:	fb11 3000 	smlabb	r0, r1, r0, r3
 8013158:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801315a:	56e1      	ldrsb	r1, [r4, r3]
 801315c:	f914 3013 	ldrsb.w	r3, [r4, r3, lsl #1]
 8013160:	1b89      	subs	r1, r1, r6
 8013162:	8c3c      	ldrh	r4, [r7, #32]
 8013164:	1b9b      	subs	r3, r3, r6
 8013166:	fb11 0104 	smlabb	r1, r1, r4, r0
 801316a:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 801316c:	f8da 4004 	ldr.w	r4, [sl, #4]
 8013170:	fb13 1300 	smlabb	r3, r3, r0, r1
 8013174:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013176:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8013178:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 801317c:	6840      	ldr	r0, [r0, #4]
 801317e:	2915      	cmp	r1, #21
 8013180:	f300 80a1 	bgt.w	80132c6 <forward_lite_dw_3x3_sssa8_ch+0x77a>
 8013184:	2900      	cmp	r1, #0
 8013186:	f340 80c1 	ble.w	801330c <forward_lite_dw_3x3_sssa8_ch+0x7c0>
 801318a:	005b      	lsls	r3, r3, #1
 801318c:	fb53 0304 	smmla	r3, r3, r4, r0
 8013190:	410b      	asrs	r3, r1
 8013192:	f303 0307 	ssat	r3, #8, r3
 8013196:	b25b      	sxtb	r3, r3
 8013198:	f888 3001 	strb.w	r3, [r8, #1]
 801319c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801319e:	2b02      	cmp	r3, #2
 80131a0:	d069      	beq.n	8013276 <forward_lite_dw_3x3_sssa8_ch+0x72a>
 80131a2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80131a4:	3202      	adds	r2, #2
 80131a6:	9e07      	ldr	r6, [sp, #28]
 80131a8:	b292      	uxth	r2, r2
 80131aa:	6887      	ldr	r7, [r0, #8]
 80131ac:	9806      	ldr	r0, [sp, #24]
 80131ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80131b0:	8c84      	ldrh	r4, [r0, #36]	@ 0x24
 80131b2:	8cc5      	ldrh	r5, [r0, #38]	@ 0x26
 80131b4:	18b0      	adds	r0, r6, r2
 80131b6:	56b2      	ldrsb	r2, [r6, r2]
 80131b8:	9e08      	ldr	r6, [sp, #32]
 80131ba:	689b      	ldr	r3, [r3, #8]
 80131bc:	1b92      	subs	r2, r2, r6
 80131be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80131c0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80131c2:	fb14 3202 	smlabb	r2, r4, r2, r3
 80131c6:	9c08      	ldr	r4, [sp, #32]
 80131c8:	5783      	ldrsb	r3, [r0, r6]
 80131ca:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 80131ce:	1b1b      	subs	r3, r3, r4
 80131d0:	f8da c008 	ldr.w	ip, [sl, #8]
 80131d4:	2915      	cmp	r1, #21
 80131d6:	fb15 2303 	smlabb	r3, r5, r3, r2
 80131da:	f910 5016 	ldrsb.w	r5, [r0, r6, lsl #1]
 80131de:	eb00 0246 	add.w	r2, r0, r6, lsl #1
 80131e2:	4626      	mov	r6, r4
 80131e4:	eba5 0504 	sub.w	r5, r5, r4
 80131e8:	9c04      	ldr	r4, [sp, #16]
 80131ea:	eb02 0004 	add.w	r0, r2, r4
 80131ee:	5714      	ldrsb	r4, [r2, r4]
 80131f0:	eba4 0406 	sub.w	r4, r4, r6
 80131f4:	9e06      	ldr	r6, [sp, #24]
 80131f6:	8d32      	ldrh	r2, [r6, #40]	@ 0x28
 80131f8:	fb12 3205 	smlabb	r2, r2, r5, r3
 80131fc:	8d73      	ldrh	r3, [r6, #42]	@ 0x2a
 80131fe:	9e08      	ldr	r6, [sp, #32]
 8013200:	fb13 2304 	smlabb	r3, r3, r4, r2
 8013204:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8013206:	5705      	ldrsb	r5, [r0, r4]
 8013208:	eb00 0244 	add.w	r2, r0, r4, lsl #1
 801320c:	f910 4014 	ldrsb.w	r4, [r0, r4, lsl #1]
 8013210:	9806      	ldr	r0, [sp, #24]
 8013212:	eba5 0506 	sub.w	r5, r5, r6
 8013216:	eba4 0406 	sub.w	r4, r4, r6
 801321a:	8d80      	ldrh	r0, [r0, #44]	@ 0x2c
 801321c:	fb10 3005 	smlabb	r0, r0, r5, r3
 8013220:	9b04      	ldr	r3, [sp, #16]
 8013222:	eb02 0503 	add.w	r5, r2, r3
 8013226:	56d2      	ldrsb	r2, [r2, r3]
 8013228:	eba2 0206 	sub.w	r2, r2, r6
 801322c:	9e06      	ldr	r6, [sp, #24]
 801322e:	8df3      	ldrh	r3, [r6, #46]	@ 0x2e
 8013230:	fb13 0304 	smlabb	r3, r3, r4, r0
 8013234:	8e30      	ldrh	r0, [r6, #48]	@ 0x30
 8013236:	fb10 3002 	smlabb	r0, r0, r2, r3
 801323a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801323c:	9b08      	ldr	r3, [sp, #32]
 801323e:	56ac      	ldrsb	r4, [r5, r2]
 8013240:	f915 2012 	ldrsb.w	r2, [r5, r2, lsl #1]
 8013244:	eba4 0403 	sub.w	r4, r4, r3
 8013248:	eba2 0203 	sub.w	r2, r2, r3
 801324c:	8e73      	ldrh	r3, [r6, #50]	@ 0x32
 801324e:	fb13 0304 	smlabb	r3, r3, r4, r0
 8013252:	8eb0      	ldrh	r0, [r6, #52]	@ 0x34
 8013254:	fb10 3002 	smlabb	r0, r0, r2, r3
 8013258:	dd42      	ble.n	80132e0 <forward_lite_dw_3x3_sssa8_ch+0x794>
 801325a:	1e8b      	subs	r3, r1, #2
 801325c:	2201      	movs	r2, #1
 801325e:	3901      	subs	r1, #1
 8013260:	fa02 f303 	lsl.w	r3, r2, r3
 8013264:	fb50 330c 	smmla	r3, r0, ip, r3
 8013268:	410b      	asrs	r3, r1
 801326a:	443b      	add	r3, r7
 801326c:	f303 0307 	ssat	r3, #8, r3
 8013270:	b25b      	sxtb	r3, r3
 8013272:	f888 3002 	strb.w	r3, [r8, #2]
 8013276:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013278:	4498      	add	r8, r3
 801327a:	f10e 0301 	add.w	r3, lr, #1
 801327e:	9a07      	ldr	r2, [sp, #28]
 8013280:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8013282:	fa0f fe83 	sxth.w	lr, r3
 8013286:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013288:	440a      	add	r2, r1
 801328a:	459e      	cmp	lr, r3
 801328c:	9207      	str	r2, [sp, #28]
 801328e:	f6ff acea 	blt.w	8012c66 <forward_lite_dw_3x3_sssa8_ch+0x11a>
 8013292:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8013294:	46dc      	mov	ip, fp
 8013296:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013298:	46c3      	mov	fp, r8
 801329a:	3301      	adds	r3, #1
 801329c:	b21b      	sxth	r3, r3
 801329e:	429a      	cmp	r2, r3
 80132a0:	4619      	mov	r1, r3
 80132a2:	f73f acd3 	bgt.w	8012c4c <forward_lite_dw_3x3_sssa8_ch+0x100>
 80132a6:	b01f      	add	sp, #124	@ 0x7c
 80132a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132ac:	1e8c      	subs	r4, r1, #2
 80132ae:	2701      	movs	r7, #1
 80132b0:	3901      	subs	r1, #1
 80132b2:	fa07 f404 	lsl.w	r4, r7, r4
 80132b6:	fb53 4306 	smmla	r3, r3, r6, r4
 80132ba:	410b      	asrs	r3, r1
 80132bc:	442b      	add	r3, r5
 80132be:	f303 0307 	ssat	r3, #8, r3
 80132c2:	b25b      	sxtb	r3, r3
 80132c4:	e70d      	b.n	80130e2 <forward_lite_dw_3x3_sssa8_ch+0x596>
 80132c6:	1e8d      	subs	r5, r1, #2
 80132c8:	2601      	movs	r6, #1
 80132ca:	3901      	subs	r1, #1
 80132cc:	fa06 f505 	lsl.w	r5, r6, r5
 80132d0:	fb53 5304 	smmla	r3, r3, r4, r5
 80132d4:	410b      	asrs	r3, r1
 80132d6:	4403      	add	r3, r0
 80132d8:	f303 0307 	ssat	r3, #8, r3
 80132dc:	b25b      	sxtb	r3, r3
 80132de:	e75b      	b.n	8013198 <forward_lite_dw_3x3_sssa8_ch+0x64c>
 80132e0:	2900      	cmp	r1, #0
 80132e2:	dd2b      	ble.n	801333c <forward_lite_dw_3x3_sssa8_ch+0x7f0>
 80132e4:	0043      	lsls	r3, r0, #1
 80132e6:	fb53 730c 	smmla	r3, r3, ip, r7
 80132ea:	410b      	asrs	r3, r1
 80132ec:	f303 0307 	ssat	r3, #8, r3
 80132f0:	b25b      	sxtb	r3, r3
 80132f2:	e7be      	b.n	8013272 <forward_lite_dw_3x3_sssa8_ch+0x726>
 80132f4:	f1c1 0101 	rsb	r1, r1, #1
 80132f8:	408b      	lsls	r3, r1
 80132fa:	f303 031f 	ssat	r3, #32, r3
 80132fe:	fb53 f316 	smmulr	r3, r3, r6
 8013302:	442b      	add	r3, r5
 8013304:	f303 0307 	ssat	r3, #8, r3
 8013308:	b25b      	sxtb	r3, r3
 801330a:	e6ea      	b.n	80130e2 <forward_lite_dw_3x3_sssa8_ch+0x596>
 801330c:	f1c1 0101 	rsb	r1, r1, #1
 8013310:	408b      	lsls	r3, r1
 8013312:	f303 031f 	ssat	r3, #32, r3
 8013316:	fb53 f314 	smmulr	r3, r3, r4
 801331a:	4403      	add	r3, r0
 801331c:	f303 0307 	ssat	r3, #8, r3
 8013320:	b25b      	sxtb	r3, r3
 8013322:	e739      	b.n	8013198 <forward_lite_dw_3x3_sssa8_ch+0x64c>
 8013324:	461a      	mov	r2, r3
 8013326:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8013328:	f8dd a0d0 	ldr.w	sl, [sp, #208]	@ 0xd0
 801332c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801332e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013330:	930a      	str	r3, [sp, #40]	@ 0x28
 8013332:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013334:	9306      	str	r3, [sp, #24]
 8013336:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013338:	9309      	str	r3, [sp, #36]	@ 0x24
 801333a:	e674      	b.n	8013026 <forward_lite_dw_3x3_sssa8_ch+0x4da>
 801333c:	f1c1 0301 	rsb	r3, r1, #1
 8013340:	fa00 f303 	lsl.w	r3, r0, r3
 8013344:	f303 031f 	ssat	r3, #32, r3
 8013348:	fb53 f31c 	smmulr	r3, r3, ip
 801334c:	443b      	add	r3, r7
 801334e:	f303 0307 	ssat	r3, #8, r3
 8013352:	b25b      	sxtb	r3, r3
 8013354:	e78d      	b.n	8013272 <forward_lite_dw_3x3_sssa8_ch+0x726>
 8013356:	428e      	cmp	r6, r1
 8013358:	f844 8f04 	str.w	r8, [r4, #4]!
 801335c:	f47f ac37 	bne.w	8012bce <forward_lite_dw_3x3_sssa8_ch+0x82>
 8013360:	e446      	b.n	8012bf0 <forward_lite_dw_3x3_sssa8_ch+0xa4>
 8013362:	f1a9 0303 	sub.w	r3, r9, #3
 8013366:	930d      	str	r3, [sp, #52]	@ 0x34
 8013368:	e45a      	b.n	8012c20 <forward_lite_dw_3x3_sssa8_ch+0xd4>
 801336a:	ea5f 0499 	movs.w	r4, r9, lsr #2
 801336e:	f000 8150 	beq.w	8013612 <forward_lite_dw_3x3_sssa8_ch+0xac6>
 8013372:	1e63      	subs	r3, r4, #1
 8013374:	1d2a      	adds	r2, r5, #4
 8013376:	eb09 0689 	add.w	r6, r9, r9, lsl #2
 801337a:	4629      	mov	r1, r5
 801337c:	b29b      	uxth	r3, r3
 801337e:	9528      	str	r5, [sp, #160]	@ 0xa0
 8013380:	9602      	str	r6, [sp, #8]
 8013382:	eb09 0e49 	add.w	lr, r9, r9, lsl #1
 8013386:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
 801338a:	eba0 0609 	sub.w	r6, r0, r9
 801338e:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8013392:	eb05 0309 	add.w	r3, r5, r9
 8013396:	ea4f 0b89 	mov.w	fp, r9, lsl #2
 801339a:	9708      	str	r7, [sp, #32]
 801339c:	9201      	str	r2, [sp, #4]
 801339e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80133a0:	e9cd 4906 	strd	r4, r9, [sp, #24]
 80133a4:	4615      	mov	r5, r2
 80133a6:	9c01      	ldr	r4, [sp, #4]
 80133a8:	951d      	str	r5, [sp, #116]	@ 0x74
 80133aa:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 80133ac:	f8d1 9000 	ldr.w	r9, [r1]
 80133b0:	681a      	ldr	r2, [r3, #0]
 80133b2:	eac9 4502 	pkhbt	r5, r9, r2, lsl #16
 80133b6:	eac2 4229 	pkhtb	r2, r2, r9, asr #16
 80133ba:	f107 0904 	add.w	r9, r7, #4
 80133be:	f8cd 9074 	str.w	r9, [sp, #116]	@ 0x74
 80133c2:	fa2f f985 	sxtb16	r9, r5
 80133c6:	f8c7 9000 	str.w	r9, [r7]
 80133ca:	fa2f f595 	sxtb16	r5, r5, ror #8
 80133ce:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 80133d0:	603d      	str	r5, [r7, #0]
 80133d2:	3704      	adds	r7, #4
 80133d4:	971d      	str	r7, [sp, #116]	@ 0x74
 80133d6:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80133d8:	fa2f f782 	sxtb16	r7, r2
 80133dc:	3504      	adds	r5, #4
 80133de:	f845 7c04 	str.w	r7, [r5, #-4]
 80133e2:	951d      	str	r5, [sp, #116]	@ 0x74
 80133e4:	fa2f f292 	sxtb16	r2, r2, ror #8
 80133e8:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80133ea:	602a      	str	r2, [r5, #0]
 80133ec:	3504      	adds	r5, #4
 80133ee:	f854 9001 	ldr.w	r9, [r4, r1]
 80133f2:	951d      	str	r5, [sp, #116]	@ 0x74
 80133f4:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 80133f6:	58e2      	ldr	r2, [r4, r3]
 80133f8:	eac9 4502 	pkhbt	r5, r9, r2, lsl #16
 80133fc:	eac2 4229 	pkhtb	r2, r2, r9, asr #16
 8013400:	f107 0904 	add.w	r9, r7, #4
 8013404:	f8cd 9074 	str.w	r9, [sp, #116]	@ 0x74
 8013408:	fa2f f985 	sxtb16	r9, r5
 801340c:	f8c7 9000 	str.w	r9, [r7]
 8013410:	fa2f f595 	sxtb16	r5, r5, ror #8
 8013414:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 8013416:	603d      	str	r5, [r7, #0]
 8013418:	3704      	adds	r7, #4
 801341a:	971d      	str	r7, [sp, #116]	@ 0x74
 801341c:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 801341e:	fa2f f782 	sxtb16	r7, r2
 8013422:	3504      	adds	r5, #4
 8013424:	f845 7c04 	str.w	r7, [r5, #-4]
 8013428:	951d      	str	r5, [sp, #116]	@ 0x74
 801342a:	fa2f f292 	sxtb16	r2, r2, ror #8
 801342e:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8013430:	602a      	str	r2, [r5, #0]
 8013432:	3504      	adds	r5, #4
 8013434:	f85e 9003 	ldr.w	r9, [lr, r3]
 8013438:	951d      	str	r5, [sp, #116]	@ 0x74
 801343a:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 801343c:	f85b 2003 	ldr.w	r2, [fp, r3]
 8013440:	eac9 4502 	pkhbt	r5, r9, r2, lsl #16
 8013444:	eac2 4229 	pkhtb	r2, r2, r9, asr #16
 8013448:	f107 0904 	add.w	r9, r7, #4
 801344c:	f8cd 9074 	str.w	r9, [sp, #116]	@ 0x74
 8013450:	fa2f f985 	sxtb16	r9, r5
 8013454:	f8c7 9000 	str.w	r9, [r7]
 8013458:	fa2f f595 	sxtb16	r5, r5, ror #8
 801345c:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 801345e:	603d      	str	r5, [r7, #0]
 8013460:	3704      	adds	r7, #4
 8013462:	971d      	str	r7, [sp, #116]	@ 0x74
 8013464:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8013466:	fa2f f782 	sxtb16	r7, r2
 801346a:	3504      	adds	r5, #4
 801346c:	f845 7c04 	str.w	r7, [r5, #-4]
 8013470:	951d      	str	r5, [sp, #116]	@ 0x74
 8013472:	fa2f f292 	sxtb16	r2, r2, ror #8
 8013476:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8013478:	602a      	str	r2, [r5, #0]
 801347a:	3504      	adds	r5, #4
 801347c:	9a02      	ldr	r2, [sp, #8]
 801347e:	951d      	str	r5, [sp, #116]	@ 0x74
 8013480:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 8013482:	f852 9003 	ldr.w	r9, [r2, r3]
 8013486:	5872      	ldr	r2, [r6, r1]
 8013488:	eac9 4502 	pkhbt	r5, r9, r2, lsl #16
 801348c:	eac2 4229 	pkhtb	r2, r2, r9, asr #16
 8013490:	f107 0904 	add.w	r9, r7, #4
 8013494:	f8cd 9074 	str.w	r9, [sp, #116]	@ 0x74
 8013498:	fa2f f985 	sxtb16	r9, r5
 801349c:	f8c7 9000 	str.w	r9, [r7]
 80134a0:	fa2f f595 	sxtb16	r5, r5, ror #8
 80134a4:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 80134a6:	603d      	str	r5, [r7, #0]
 80134a8:	3704      	adds	r7, #4
 80134aa:	971d      	str	r7, [sp, #116]	@ 0x74
 80134ac:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80134ae:	fa2f f782 	sxtb16	r7, r2
 80134b2:	3504      	adds	r5, #4
 80134b4:	f845 7c04 	str.w	r7, [r5, #-4]
 80134b8:	951d      	str	r5, [sp, #116]	@ 0x74
 80134ba:	fa2f f292 	sxtb16	r2, r2, ror #8
 80134be:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80134c0:	602a      	str	r2, [r5, #0]
 80134c2:	3504      	adds	r5, #4
 80134c4:	58f2      	ldr	r2, [r6, r3]
 80134c6:	951d      	str	r5, [sp, #116]	@ 0x74
 80134c8:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80134ca:	eac2 2702 	pkhbt	r7, r2, r2, lsl #8
 80134ce:	fa2f f787 	sxtb16	r7, r7
 80134d2:	802f      	strh	r7, [r5, #0]
 80134d4:	0c3f      	lsrs	r7, r7, #16
 80134d6:	eac2 6222 	pkhtb	r2, r2, r2, asr #24
 80134da:	806f      	strh	r7, [r5, #2]
 80134dc:	fa2f f2a2 	sxtb16	r2, r2, ror #16
 80134e0:	3104      	adds	r1, #4
 80134e2:	80aa      	strh	r2, [r5, #4]
 80134e4:	0c12      	lsrs	r2, r2, #16
 80134e6:	3508      	adds	r5, #8
 80134e8:	458c      	cmp	ip, r1
 80134ea:	f103 0304 	add.w	r3, r3, #4
 80134ee:	f825 2c02 	strh.w	r2, [r5, #-2]
 80134f2:	f47f af59 	bne.w	80133a8 <forward_lite_dw_3x3_sssa8_ch+0x85c>
 80134f6:	9c06      	ldr	r4, [sp, #24]
 80134f8:	462a      	mov	r2, r5
 80134fa:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80134fe:	00a3      	lsls	r3, r4, #2
 8013500:	9d28      	ldr	r5, [sp, #160]	@ 0xa0
 8013502:	9f08      	ldr	r7, [sp, #32]
 8013504:	b29c      	uxth	r4, r3
 8013506:	f019 0c03 	ands.w	ip, r9, #3
 801350a:	f43f ab45 	beq.w	8012b98 <forward_lite_dw_3x3_sssa8_ch+0x4c>
 801350e:	572b      	ldrsb	r3, [r5, r4]
 8013510:	1c61      	adds	r1, r4, #1
 8013512:	f1bc 0f01 	cmp.w	ip, #1
 8013516:	8013      	strh	r3, [r2, #0]
 8013518:	eb05 0304 	add.w	r3, r5, r4
 801351c:	b28e      	uxth	r6, r1
 801351e:	f913 1009 	ldrsb.w	r1, [r3, r9]
 8013522:	8051      	strh	r1, [r2, #2]
 8013524:	eb03 0149 	add.w	r1, r3, r9, lsl #1
 8013528:	f913 3019 	ldrsb.w	r3, [r3, r9, lsl #1]
 801352c:	8093      	strh	r3, [r2, #4]
 801352e:	f911 3009 	ldrsb.w	r3, [r1, r9]
 8013532:	80d3      	strh	r3, [r2, #6]
 8013534:	eb01 0349 	add.w	r3, r1, r9, lsl #1
 8013538:	f911 1019 	ldrsb.w	r1, [r1, r9, lsl #1]
 801353c:	8111      	strh	r1, [r2, #8]
 801353e:	f913 1009 	ldrsb.w	r1, [r3, r9]
 8013542:	8151      	strh	r1, [r2, #10]
 8013544:	eb03 0149 	add.w	r1, r3, r9, lsl #1
 8013548:	f913 3019 	ldrsb.w	r3, [r3, r9, lsl #1]
 801354c:	8193      	strh	r3, [r2, #12]
 801354e:	f911 3009 	ldrsb.w	r3, [r1, r9]
 8013552:	81d3      	strh	r3, [r2, #14]
 8013554:	f911 3019 	ldrsb.w	r3, [r1, r9, lsl #1]
 8013558:	8213      	strh	r3, [r2, #16]
 801355a:	d047      	beq.n	80135ec <forward_lite_dw_3x3_sssa8_ch+0xaa0>
 801355c:	57ab      	ldrsb	r3, [r5, r6]
 801355e:	f1bc 0f02 	cmp.w	ip, #2
 8013562:	8253      	strh	r3, [r2, #18]
 8013564:	eb05 0306 	add.w	r3, r5, r6
 8013568:	f913 1009 	ldrsb.w	r1, [r3, r9]
 801356c:	8291      	strh	r1, [r2, #20]
 801356e:	eb03 0149 	add.w	r1, r3, r9, lsl #1
 8013572:	f913 3019 	ldrsb.w	r3, [r3, r9, lsl #1]
 8013576:	82d3      	strh	r3, [r2, #22]
 8013578:	f911 3009 	ldrsb.w	r3, [r1, r9]
 801357c:	8313      	strh	r3, [r2, #24]
 801357e:	eb01 0349 	add.w	r3, r1, r9, lsl #1
 8013582:	f911 1019 	ldrsb.w	r1, [r1, r9, lsl #1]
 8013586:	8351      	strh	r1, [r2, #26]
 8013588:	f913 1009 	ldrsb.w	r1, [r3, r9]
 801358c:	8391      	strh	r1, [r2, #28]
 801358e:	eb03 0149 	add.w	r1, r3, r9, lsl #1
 8013592:	f913 3019 	ldrsb.w	r3, [r3, r9, lsl #1]
 8013596:	83d3      	strh	r3, [r2, #30]
 8013598:	f911 3009 	ldrsb.w	r3, [r1, r9]
 801359c:	8413      	strh	r3, [r2, #32]
 801359e:	f911 3019 	ldrsb.w	r3, [r1, r9, lsl #1]
 80135a2:	8453      	strh	r3, [r2, #34]	@ 0x22
 80135a4:	d022      	beq.n	80135ec <forward_lite_dw_3x3_sssa8_ch+0xaa0>
 80135a6:	1ca3      	adds	r3, r4, #2
 80135a8:	b29b      	uxth	r3, r3
 80135aa:	56e9      	ldrsb	r1, [r5, r3]
 80135ac:	442b      	add	r3, r5
 80135ae:	8491      	strh	r1, [r2, #36]	@ 0x24
 80135b0:	f913 1009 	ldrsb.w	r1, [r3, r9]
 80135b4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80135b6:	eb03 0149 	add.w	r1, r3, r9, lsl #1
 80135ba:	f913 3019 	ldrsb.w	r3, [r3, r9, lsl #1]
 80135be:	8513      	strh	r3, [r2, #40]	@ 0x28
 80135c0:	f911 3009 	ldrsb.w	r3, [r1, r9]
 80135c4:	8553      	strh	r3, [r2, #42]	@ 0x2a
 80135c6:	eb01 0349 	add.w	r3, r1, r9, lsl #1
 80135ca:	f911 1019 	ldrsb.w	r1, [r1, r9, lsl #1]
 80135ce:	8591      	strh	r1, [r2, #44]	@ 0x2c
 80135d0:	f913 1009 	ldrsb.w	r1, [r3, r9]
 80135d4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80135d6:	eb03 0149 	add.w	r1, r3, r9, lsl #1
 80135da:	f913 3019 	ldrsb.w	r3, [r3, r9, lsl #1]
 80135de:	8613      	strh	r3, [r2, #48]	@ 0x30
 80135e0:	f911 3009 	ldrsb.w	r3, [r1, r9]
 80135e4:	8653      	strh	r3, [r2, #50]	@ 0x32
 80135e6:	f911 3019 	ldrsb.w	r3, [r1, r9, lsl #1]
 80135ea:	8693      	strh	r3, [r2, #52]	@ 0x34
 80135ec:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80135ee:	eb00 0309 	add.w	r3, r0, r9
 80135f2:	4649      	mov	r1, r9
 80135f4:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 80135f6:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80135fa:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 80135fc:	461c      	mov	r4, r3
 80135fe:	9312      	str	r3, [sp, #72]	@ 0x48
 8013600:	f001 f8e4 	bl	80147cc <align_factor_ch>
 8013604:	f06f 0315 	mvn.w	r3, #21
 8013608:	fb03 4309 	mla	r3, r3, r9, r4
 801360c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801360e:	f7ff bad7 	b.w	8012bc0 <forward_lite_dw_3x3_sssa8_ch+0x74>
 8013612:	ea4f 0349 	mov.w	r3, r9, lsl #1
 8013616:	9301      	str	r3, [sp, #4]
 8013618:	e775      	b.n	8013506 <forward_lite_dw_3x3_sssa8_ch+0x9ba>
 801361a:	bf00      	nop

0801361c <forward_lite_pw_sssa8_ch>:
 801361c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013620:	ed2d 8b02 	vpush	{d8}
 8013624:	b09d      	sub	sp, #116	@ 0x74
 8013626:	4616      	mov	r6, r2
 8013628:	460c      	mov	r4, r1
 801362a:	eeb0 8a40 	vmov.f32	s16, s0
 801362e:	f8bd 50ac 	ldrh.w	r5, [sp, #172]	@ 0xac
 8013632:	eef0 8a60 	vmov.f32	s17, s1
 8013636:	9216      	str	r2, [sp, #88]	@ 0x58
 8013638:	461a      	mov	r2, r3
 801363a:	9510      	str	r5, [sp, #64]	@ 0x40
 801363c:	4603      	mov	r3, r0
 801363e:	f99d 50b4 	ldrsb.w	r5, [sp, #180]	@ 0xb4
 8013642:	2a02      	cmp	r2, #2
 8013644:	f8bd 10a0 	ldrh.w	r1, [sp, #160]	@ 0xa0
 8013648:	46a1      	mov	r9, r4
 801364a:	9514      	str	r5, [sp, #80]	@ 0x50
 801364c:	f89d 50c0 	ldrb.w	r5, [sp, #192]	@ 0xc0
 8013650:	f8bd b0a4 	ldrh.w	fp, [sp, #164]	@ 0xa4
 8013654:	9511      	str	r5, [sp, #68]	@ 0x44
 8013656:	f8bd 50c8 	ldrh.w	r5, [sp, #200]	@ 0xc8
 801365a:	f99d 70b8 	ldrsb.w	r7, [sp, #184]	@ 0xb8
 801365e:	f8dd 80c4 	ldr.w	r8, [sp, #196]	@ 0xc4
 8013662:	9519      	str	r5, [sp, #100]	@ 0x64
 8013664:	9612      	str	r6, [sp, #72]	@ 0x48
 8013666:	f040 808d 	bne.w	8013784 <forward_lite_pw_sssa8_ch+0x168>
 801366a:	2902      	cmp	r1, #2
 801366c:	f040 808a 	bne.w	8013784 <forward_lite_pw_sssa8_ch+0x168>
 8013670:	2e00      	cmp	r6, #0
 8013672:	f000 81bb 	beq.w	80139ec <forward_lite_pw_sssa8_ch+0x3d0>
 8013676:	1e62      	subs	r2, r4, #1
 8013678:	ea4f 099b 	mov.w	r9, fp, lsr #2
 801367c:	2100      	movs	r1, #0
 801367e:	f00b 0603 	and.w	r6, fp, #3
 8013682:	0852      	lsrs	r2, r2, #1
 8013684:	f029 0e01 	bic.w	lr, r9, #1
 8013688:	4688      	mov	r8, r1
 801368a:	f109 3aff 	add.w	sl, r9, #4294967295	@ 0xffffffff
 801368e:	fb0b f202 	mul.w	r2, fp, r2
 8013692:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8013696:	ea4f 0589 	mov.w	r5, r9, lsl #2
 801369a:	469c      	mov	ip, r3
 801369c:	9218      	str	r2, [sp, #96]	@ 0x60
 801369e:	fb04 f20b 	mul.w	r2, r4, fp
 80136a2:	0052      	lsls	r2, r2, #1
 80136a4:	9217      	str	r2, [sp, #92]	@ 0x5c
 80136a6:	ea4f 0259 	mov.w	r2, r9, lsr #1
 80136aa:	00d2      	lsls	r2, r2, #3
 80136ac:	920e      	str	r2, [sp, #56]	@ 0x38
 80136ae:	f009 0201 	and.w	r2, r9, #1
 80136b2:	920f      	str	r2, [sp, #60]	@ 0x3c
 80136b4:	460a      	mov	r2, r1
 80136b6:	4619      	mov	r1, r3
 80136b8:	e9cd 371a 	strd	r3, r7, [sp, #104]	@ 0x68
 80136bc:	b3f4      	cbz	r4, 801373c <forward_lite_pw_sssa8_ch+0x120>
 80136be:	f8cd 8054 	str.w	r8, [sp, #84]	@ 0x54
 80136c2:	460b      	mov	r3, r1
 80136c4:	46a0      	mov	r8, r4
 80136c6:	2700      	movs	r7, #0
 80136c8:	464c      	mov	r4, r9
 80136ca:	46d1      	mov	r9, sl
 80136cc:	e9cd 1212 	strd	r1, r2, [sp, #72]	@ 0x48
 80136d0:	b18c      	cbz	r4, 80136f6 <forward_lite_pw_sssa8_ch+0xda>
 80136d2:	f1b9 0f06 	cmp.w	r9, #6
 80136d6:	d904      	bls.n	80136e2 <forward_lite_pw_sssa8_ch+0xc6>
 80136d8:	43da      	mvns	r2, r3
 80136da:	4462      	add	r2, ip
 80136dc:	2a06      	cmp	r2, #6
 80136de:	f200 8142 	bhi.w	8013966 <forward_lite_pw_sssa8_ch+0x34a>
 80136e2:	1959      	adds	r1, r3, r5
 80136e4:	4662      	mov	r2, ip
 80136e6:	f853 0b04 	ldr.w	r0, [r3], #4
 80136ea:	4299      	cmp	r1, r3
 80136ec:	f842 0b04 	str.w	r0, [r2], #4
 80136f0:	d1f9      	bne.n	80136e6 <forward_lite_pw_sssa8_ch+0xca>
 80136f2:	460b      	mov	r3, r1
 80136f4:	44ac      	add	ip, r5
 80136f6:	b18e      	cbz	r6, 801371c <forward_lite_pw_sssa8_ch+0x100>
 80136f8:	f993 2000 	ldrsb.w	r2, [r3]
 80136fc:	2e01      	cmp	r6, #1
 80136fe:	f88c 2000 	strb.w	r2, [ip]
 8013702:	d009      	beq.n	8013718 <forward_lite_pw_sssa8_ch+0xfc>
 8013704:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8013708:	2e03      	cmp	r6, #3
 801370a:	f88c 2001 	strb.w	r2, [ip, #1]
 801370e:	d103      	bne.n	8013718 <forward_lite_pw_sssa8_ch+0xfc>
 8013710:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8013714:	f88c 2002 	strb.w	r2, [ip, #2]
 8013718:	4433      	add	r3, r6
 801371a:	44b4      	add	ip, r6
 801371c:	3702      	adds	r7, #2
 801371e:	445b      	add	r3, fp
 8013720:	4547      	cmp	r7, r8
 8013722:	dbd5      	blt.n	80136d0 <forward_lite_pw_sssa8_ch+0xb4>
 8013724:	46ca      	mov	sl, r9
 8013726:	46a1      	mov	r9, r4
 8013728:	4644      	mov	r4, r8
 801372a:	f8dd 8054 	ldr.w	r8, [sp, #84]	@ 0x54
 801372e:	9818      	ldr	r0, [sp, #96]	@ 0x60
 8013730:	eb08 030b 	add.w	r3, r8, fp
 8013734:	e9dd 1212 	ldrd	r1, r2, [sp, #72]	@ 0x48
 8013738:	eb00 0803 	add.w	r8, r0, r3
 801373c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801373e:	3202      	adds	r2, #2
 8013740:	4419      	add	r1, r3
 8013742:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013744:	429a      	cmp	r2, r3
 8013746:	dbb9      	blt.n	80136bc <forward_lite_pw_sssa8_ch+0xa0>
 8013748:	4641      	mov	r1, r8
 801374a:	f8dd 80c4 	ldr.w	r8, [sp, #196]	@ 0xc4
 801374e:	e9dd 371a 	ldrd	r3, r7, [sp, #104]	@ 0x68
 8013752:	460a      	mov	r2, r1
 8013754:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 8013756:	1a9d      	subs	r5, r3, r2
 8013758:	4618      	mov	r0, r3
 801375a:	930d      	str	r3, [sp, #52]	@ 0x34
 801375c:	fb06 f104 	mul.w	r1, r6, r4
 8013760:	3401      	adds	r4, #1
 8013762:	fb0b 5501 	mla	r5, fp, r1, r5
 8013766:	ea4f 0964 	mov.w	r9, r4, asr #1
 801376a:	f3c4 044f 	ubfx	r4, r4, #1, #16
 801376e:	4629      	mov	r1, r5
 8013770:	f001 fdde 	bl	8015330 <st_int8_copy>
 8013774:	1c72      	adds	r2, r6, #1
 8013776:	1053      	asrs	r3, r2, #1
 8013778:	9312      	str	r3, [sp, #72]	@ 0x48
 801377a:	f3c2 034f 	ubfx	r3, r2, #1, #16
 801377e:	9316      	str	r3, [sp, #88]	@ 0x58
 8013780:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013782:	e000      	b.n	8013786 <forward_lite_pw_sssa8_ch+0x16a>
 8013784:	461d      	mov	r5, r3
 8013786:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013788:	fb09 f102 	mul.w	r1, r9, r2
 801378c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801378e:	fb02 8201 	mla	r2, r2, r1, r8
 8013792:	910d      	str	r1, [sp, #52]	@ 0x34
 8013794:	4293      	cmp	r3, r2
 8013796:	d204      	bcs.n	80137a2 <forward_lite_pw_sssa8_ch+0x186>
 8013798:	fb0b 3301 	mla	r3, fp, r1, r3
 801379c:	4598      	cmp	r8, r3
 801379e:	f0c0 80b3 	bcc.w	8013908 <forward_lite_pw_sssa8_ch+0x2ec>
 80137a2:	2301      	movs	r3, #1
 80137a4:	930e      	str	r3, [sp, #56]	@ 0x38
 80137a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80137a8:	eef0 0a68 	vmov.f32	s1, s17
 80137ac:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 80137ae:	eeb0 0a48 	vmov.f32	s0, s16
 80137b2:	469a      	mov	sl, r3
 80137b4:	4619      	mov	r1, r3
 80137b6:	eba2 0643 	sub.w	r6, r2, r3, lsl #1
 80137ba:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 80137bc:	982f      	ldr	r0, [sp, #188]	@ 0xbc
 80137be:	4416      	add	r6, r2
 80137c0:	4633      	mov	r3, r6
 80137c2:	f001 f803 	bl	80147cc <align_factor_ch>
 80137c6:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 80137c8:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 80137ca:	4653      	mov	r3, sl
 80137cc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80137d0:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80137d4:	ea4f 0e4a 	mov.w	lr, sl, lsl #1
 80137d8:	9213      	str	r2, [sp, #76]	@ 0x4c
 80137da:	910f      	str	r1, [sp, #60]	@ 0x3c
 80137dc:	2b00      	cmp	r3, #0
 80137de:	f000 8107 	beq.w	80139f0 <forward_lite_pw_sssa8_ch+0x3d4>
 80137e2:	2301      	movs	r3, #1
 80137e4:	44b6      	add	lr, r6
 80137e6:	4631      	mov	r1, r6
 80137e8:	1f10      	subs	r0, r2, #4
 80137ea:	469a      	mov	sl, r3
 80137ec:	9317      	str	r3, [sp, #92]	@ 0x5c
 80137ee:	f931 3b02 	ldrsh.w	r3, [r1], #2
 80137f2:	1e5a      	subs	r2, r3, #1
 80137f4:	fa0a fc03 	lsl.w	ip, sl, r3
 80137f8:	fa07 f303 	lsl.w	r3, r7, r3
 80137fc:	b292      	uxth	r2, r2
 80137fe:	eb03 035c 	add.w	r3, r3, ip, lsr #1
 8013802:	2a14      	cmp	r2, #20
 8013804:	d85b      	bhi.n	80138be <forward_lite_pw_sssa8_ch+0x2a2>
 8013806:	458e      	cmp	lr, r1
 8013808:	f840 3f04 	str.w	r3, [r0, #4]!
 801380c:	d1ef      	bne.n	80137ee <forward_lite_pw_sssa8_ch+0x1d2>
 801380e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013810:	2b01      	cmp	r3, #1
 8013812:	d05f      	beq.n	80138d4 <forward_lite_pw_sssa8_ch+0x2b8>
 8013814:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013816:	2700      	movs	r7, #0
 8013818:	07db      	lsls	r3, r3, #31
 801381a:	d572      	bpl.n	8013902 <forward_lite_pw_sssa8_ch+0x2e6>
 801381c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801381e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013820:	444b      	add	r3, r9
 8013822:	3302      	adds	r3, #2
 8013824:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8013828:	9315      	str	r3, [sp, #84]	@ 0x54
 801382a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801382c:	2b00      	cmp	r3, #0
 801382e:	d041      	beq.n	80138b4 <forward_lite_pw_sssa8_ch+0x298>
 8013830:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013832:	2c05      	cmp	r4, #5
 8013834:	fb09 fa0b 	mul.w	sl, r9, fp
 8013838:	fb03 f309 	mul.w	r3, r3, r9
 801383c:	9312      	str	r3, [sp, #72]	@ 0x48
 801383e:	f040 80ae 	bne.w	801399e <forward_lite_pw_sssa8_ch+0x382>
 8013842:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013844:	2b19      	cmp	r3, #25
 8013846:	f040 80aa 	bne.w	801399e <forward_lite_pw_sssa8_ch+0x382>
 801384a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801384c:	2b40      	cmp	r3, #64	@ 0x40
 801384e:	d163      	bne.n	8013918 <forward_lite_pw_sssa8_ch+0x2fc>
 8013850:	f1bb 0f40 	cmp.w	fp, #64	@ 0x40
 8013854:	d160      	bne.n	8013918 <forward_lite_pw_sssa8_ch+0x2fc>
 8013856:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013858:	2400      	movs	r4, #0
 801385a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801385c:	2b03      	cmp	r3, #3
 801385e:	bf08      	it	eq
 8013860:	f112 0f80 	cmneq.w	r2, #128	@ 0x80
 8013864:	d103      	bne.n	801386e <forward_lite_pw_sssa8_ch+0x252>
 8013866:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013868:	2b00      	cmp	r3, #0
 801386a:	f040 80c4 	bne.w	80139f6 <forward_lite_pw_sssa8_ch+0x3da>
 801386e:	f04f 0b40 	mov.w	fp, #64	@ 0x40
 8013872:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013874:	4628      	mov	r0, r5
 8013876:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013878:	3401      	adds	r4, #1
 801387a:	930a      	str	r3, [sp, #40]	@ 0x28
 801387c:	4455      	add	r5, sl
 801387e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013880:	992a      	ldr	r1, [sp, #168]	@ 0xa8
 8013882:	f8cd b010 	str.w	fp, [sp, #16]
 8013886:	970b      	str	r7, [sp, #44]	@ 0x2c
 8013888:	e9cd 9308 	strd	r9, r3, [sp, #32]
 801388c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801388e:	9307      	str	r3, [sp, #28]
 8013890:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013892:	e9cd b305 	strd	fp, r3, [sp, #20]
 8013896:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013898:	9303      	str	r3, [sp, #12]
 801389a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801389c:	e9cd 6301 	strd	r6, r3, [sp, #4]
 80138a0:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 80138a2:	9300      	str	r3, [sp, #0]
 80138a4:	4643      	mov	r3, r8
 80138a6:	4490      	add	r8, r2
 80138a8:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 80138aa:	f002 fad9 	bl	8015e60 <st_sssa8_ch_nn_mat_mult_pw_nt_t>
 80138ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80138b0:	42a3      	cmp	r3, r4
 80138b2:	d1de      	bne.n	8013872 <forward_lite_pw_sssa8_ch+0x256>
 80138b4:	b01d      	add	sp, #116	@ 0x74
 80138b6:	ecbd 8b02 	vpop	{d8}
 80138ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138be:	2300      	movs	r3, #0
 80138c0:	458e      	cmp	lr, r1
 80138c2:	f840 7f04 	str.w	r7, [r0, #4]!
 80138c6:	9317      	str	r3, [sp, #92]	@ 0x5c
 80138c8:	d191      	bne.n	80137ee <forward_lite_pw_sssa8_ch+0x1d2>
 80138ca:	2300      	movs	r3, #0
 80138cc:	9317      	str	r3, [sp, #92]	@ 0x5c
 80138ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80138d0:	2b01      	cmp	r3, #1
 80138d2:	d19f      	bne.n	8013814 <forward_lite_pw_sssa8_ch+0x1f8>
 80138d4:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80138d6:	f06f 0309 	mvn.w	r3, #9
 80138da:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 80138dc:	fb03 1302 	mla	r3, r3, r2, r1
 80138e0:	fb0b f202 	mul.w	r2, fp, r2
 80138e4:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 80138e8:	db94      	blt.n	8013814 <forward_lite_pw_sssa8_ch+0x1f8>
 80138ea:	9f0f      	ldr	r7, [sp, #60]	@ 0x3c
 80138ec:	465b      	mov	r3, fp
 80138ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80138f0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80138f2:	982a      	ldr	r0, [sp, #168]	@ 0xa8
 80138f4:	e9cd b700 	strd	fp, r7, [sp]
 80138f8:	f002 f8d8 	bl	8015aac <st_sssa8_ch_fullW_prefetch>
 80138fc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80138fe:	07db      	lsls	r3, r3, #31
 8013900:	d48c      	bmi.n	801381c <forward_lite_pw_sssa8_ch+0x200>
 8013902:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013904:	9315      	str	r3, [sp, #84]	@ 0x54
 8013906:	e790      	b.n	801382a <forward_lite_pw_sssa8_ch+0x20e>
 8013908:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801390a:	f8cd 9034 	str.w	r9, [sp, #52]	@ 0x34
 801390e:	930e      	str	r3, [sp, #56]	@ 0x38
 8013910:	2301      	movs	r3, #1
 8013912:	9316      	str	r3, [sp, #88]	@ 0x58
 8013914:	9312      	str	r3, [sp, #72]	@ 0x48
 8013916:	e746      	b.n	80137a6 <forward_lite_pw_sssa8_ch+0x18a>
 8013918:	2400      	movs	r4, #0
 801391a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801391c:	4628      	mov	r0, r5
 801391e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013920:	3401      	adds	r4, #1
 8013922:	930a      	str	r3, [sp, #40]	@ 0x28
 8013924:	4455      	add	r5, sl
 8013926:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013928:	992a      	ldr	r1, [sp, #168]	@ 0xa8
 801392a:	970b      	str	r7, [sp, #44]	@ 0x2c
 801392c:	e9cd 9308 	strd	r9, r3, [sp, #32]
 8013930:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013932:	9307      	str	r3, [sp, #28]
 8013934:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013936:	e9cd b305 	strd	fp, r3, [sp, #20]
 801393a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801393c:	9304      	str	r3, [sp, #16]
 801393e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013940:	9303      	str	r3, [sp, #12]
 8013942:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013944:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8013948:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 801394a:	9300      	str	r3, [sp, #0]
 801394c:	4643      	mov	r3, r8
 801394e:	4490      	add	r8, r2
 8013950:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8013952:	f002 fa85 	bl	8015e60 <st_sssa8_ch_nn_mat_mult_pw_nt_t>
 8013956:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013958:	42a3      	cmp	r3, r4
 801395a:	d1de      	bne.n	801391a <forward_lite_pw_sssa8_ch+0x2fe>
 801395c:	b01d      	add	sp, #116	@ 0x74
 801395e:	ecbd 8b02 	vpop	{d8}
 8013962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013966:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8013968:	461a      	mov	r2, r3
 801396a:	4661      	mov	r1, ip
 801396c:	930d      	str	r3, [sp, #52]	@ 0x34
 801396e:	eb03 0a00 	add.w	sl, r3, r0
 8013972:	6810      	ldr	r0, [r2, #0]
 8013974:	3208      	adds	r2, #8
 8013976:	f852 3c04 	ldr.w	r3, [r2, #-4]
 801397a:	3108      	adds	r1, #8
 801397c:	4552      	cmp	r2, sl
 801397e:	f841 0c08 	str.w	r0, [r1, #-8]
 8013982:	f841 3c04 	str.w	r3, [r1, #-4]
 8013986:	d1f4      	bne.n	8013972 <forward_lite_pw_sssa8_ch+0x356>
 8013988:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801398a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801398c:	b11a      	cbz	r2, 8013996 <forward_lite_pw_sssa8_ch+0x37a>
 801398e:	f853 200e 	ldr.w	r2, [r3, lr]
 8013992:	f84c 200e 	str.w	r2, [ip, lr]
 8013996:	1959      	adds	r1, r3, r5
 8013998:	44ac      	add	ip, r5
 801399a:	460b      	mov	r3, r1
 801399c:	e6ab      	b.n	80136f6 <forward_lite_pw_sssa8_ch+0xda>
 801399e:	2400      	movs	r4, #0
 80139a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80139a2:	4628      	mov	r0, r5
 80139a4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80139a6:	3401      	adds	r4, #1
 80139a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80139aa:	4455      	add	r5, sl
 80139ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80139ae:	992a      	ldr	r1, [sp, #168]	@ 0xa8
 80139b0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80139b2:	e9cd 9308 	strd	r9, r3, [sp, #32]
 80139b6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80139b8:	9307      	str	r3, [sp, #28]
 80139ba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80139bc:	e9cd b305 	strd	fp, r3, [sp, #20]
 80139c0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80139c2:	9304      	str	r3, [sp, #16]
 80139c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80139c6:	9303      	str	r3, [sp, #12]
 80139c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80139ca:	e9cd 6301 	strd	r6, r3, [sp, #4]
 80139ce:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 80139d0:	9300      	str	r3, [sp, #0]
 80139d2:	4643      	mov	r3, r8
 80139d4:	4490      	add	r8, r2
 80139d6:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 80139d8:	f002 fa42 	bl	8015e60 <st_sssa8_ch_nn_mat_mult_pw_nt_t>
 80139dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80139de:	42a3      	cmp	r3, r4
 80139e0:	d1de      	bne.n	80139a0 <forward_lite_pw_sssa8_ch+0x384>
 80139e2:	b01d      	add	sp, #116	@ 0x74
 80139e4:	ecbd 8b02 	vpop	{d8}
 80139e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139ec:	4632      	mov	r2, r6
 80139ee:	e6b1      	b.n	8013754 <forward_lite_pw_sssa8_ch+0x138>
 80139f0:	2301      	movs	r3, #1
 80139f2:	9317      	str	r3, [sp, #92]	@ 0x5c
 80139f4:	e70b      	b.n	801380e <forward_lite_pw_sssa8_ch+0x1f2>
 80139f6:	f04f 0905 	mov.w	r9, #5
 80139fa:	f04f 0b03 	mov.w	fp, #3
 80139fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013a00:	4628      	mov	r0, r5
 8013a02:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8013a04:	3401      	adds	r4, #1
 8013a06:	930a      	str	r3, [sp, #40]	@ 0x28
 8013a08:	4455      	add	r5, sl
 8013a0a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013a0c:	992a      	ldr	r1, [sp, #168]	@ 0xa8
 8013a0e:	970b      	str	r7, [sp, #44]	@ 0x2c
 8013a10:	f8cd b01c 	str.w	fp, [sp, #28]
 8013a14:	e9cd 9308 	strd	r9, r3, [sp, #32]
 8013a18:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8013a1c:	9306      	str	r3, [sp, #24]
 8013a1e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013a20:	9303      	str	r3, [sp, #12]
 8013a22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013a24:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8013a28:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 8013a2a:	9300      	str	r3, [sp, #0]
 8013a2c:	2340      	movs	r3, #64	@ 0x40
 8013a2e:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8013a32:	4643      	mov	r3, r8
 8013a34:	4490      	add	r8, r2
 8013a36:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8013a38:	f002 fdc2 	bl	80165c0 <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS>
 8013a3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013a3e:	42a3      	cmp	r3, r4
 8013a40:	d1dd      	bne.n	80139fe <forward_lite_pw_sssa8_ch+0x3e2>
 8013a42:	e737      	b.n	80138b4 <forward_lite_pw_sssa8_ch+0x298>

08013a44 <forward_lite_conv2d_rgb_sssa8_ch>:
 8013a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a48:	461d      	mov	r5, r3
 8013a4a:	b0dd      	sub	sp, #372	@ 0x174
 8013a4c:	460f      	mov	r7, r1
 8013a4e:	005e      	lsls	r6, r3, #1
 8013a50:	46a8      	mov	r8, r5
 8013a52:	4629      	mov	r1, r5
 8013a54:	f8bd 51a0 	ldrh.w	r5, [sp, #416]	@ 0x1a0
 8013a58:	f8bd 4198 	ldrh.w	r4, [sp, #408]	@ 0x198
 8013a5c:	f8dd 91c0 	ldr.w	r9, [sp, #448]	@ 0x1c0
 8013a60:	950f      	str	r5, [sp, #60]	@ 0x3c
 8013a62:	f99d 51ac 	ldrsb.w	r5, [sp, #428]	@ 0x1ac
 8013a66:	9316      	str	r3, [sp, #88]	@ 0x58
 8013a68:	eba9 0343 	sub.w	r3, r9, r3, lsl #1
 8013a6c:	950b      	str	r5, [sp, #44]	@ 0x2c
 8013a6e:	f89d 51b4 	ldrb.w	r5, [sp, #436]	@ 0x1b4
 8013a72:	9011      	str	r0, [sp, #68]	@ 0x44
 8013a74:	9528      	str	r5, [sp, #160]	@ 0xa0
 8013a76:	f8bd 51bc 	ldrh.w	r5, [sp, #444]	@ 0x1bc
 8013a7a:	986c      	ldr	r0, [sp, #432]	@ 0x1b0
 8013a7c:	950e      	str	r5, [sp, #56]	@ 0x38
 8013a7e:	f8bd b19c 	ldrh.w	fp, [sp, #412]	@ 0x19c
 8013a82:	f8dd a1b8 	ldr.w	sl, [sp, #440]	@ 0x1b8
 8013a86:	e9cd 2421 	strd	r2, r4, [sp, #132]	@ 0x84
 8013a8a:	9a71      	ldr	r2, [sp, #452]	@ 0x1c4
 8013a8c:	18d4      	adds	r4, r2, r3
 8013a8e:	f99d 31a8 	ldrsb.w	r3, [sp, #424]	@ 0x1a8
 8013a92:	932d      	str	r3, [sp, #180]	@ 0xb4
 8013a94:	4623      	mov	r3, r4
 8013a96:	f000 fe99 	bl	80147cc <align_factor_ch>
 8013a9a:	9a69      	ldr	r2, [sp, #420]	@ 0x1a4
 8013a9c:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8013a9e:	9201      	str	r2, [sp, #4]
 8013aa0:	9a71      	ldr	r2, [sp, #452]	@ 0x1c4
 8013aa2:	9d71      	ldr	r5, [sp, #452]	@ 0x1c4
 8013aa4:	9203      	str	r2, [sp, #12]
 8013aa6:	4642      	mov	r2, r8
 8013aa8:	9302      	str	r3, [sp, #8]
 8013aaa:	18b3      	adds	r3, r6, r2
 8013aac:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8013aae:	9921      	ldr	r1, [sp, #132]	@ 0x84
 8013ab0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8013ab4:	4680      	mov	r8, r0
 8013ab6:	9000      	str	r0, [sp, #0]
 8013ab8:	4615      	mov	r5, r2
 8013aba:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013abc:	4603      	mov	r3, r0
 8013abe:	2003      	movs	r0, #3
 8013ac0:	f001 f916 	bl	8014cf0 <st_sssa8_ch_convolve_rank1upd>
 8013ac4:	fb18 f308 	smulbb	r3, r8, r8
 8013ac8:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8013aca:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8013ace:	b298      	uxth	r0, r3
 8013ad0:	ebc5 7345 	rsb	r3, r5, r5, lsl #29
 8013ad4:	9015      	str	r0, [sp, #84]	@ 0x54
 8013ad6:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8013ada:	9330      	str	r3, [sp, #192]	@ 0xc0
 8013adc:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8013ae0:	9331      	str	r3, [sp, #196]	@ 0xc4
 8013ae2:	b1cd      	cbz	r5, 8013b18 <forward_lite_conv2d_rgb_sssa8_ch+0xd4>
 8013ae4:	4622      	mov	r2, r4
 8013ae6:	1f19      	subs	r1, r3, #4
 8013ae8:	f04f 0e01 	mov.w	lr, #1
 8013aec:	4434      	add	r4, r6
 8013aee:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8013af0:	f932 3b02 	ldrsh.w	r3, [r2], #2
 8013af4:	1e58      	subs	r0, r3, #1
 8013af6:	fa0e fc03 	lsl.w	ip, lr, r3
 8013afa:	fa05 f303 	lsl.w	r3, r5, r3
 8013afe:	b280      	uxth	r0, r0
 8013b00:	eb03 035c 	add.w	r3, r3, ip, lsr #1
 8013b04:	2814      	cmp	r0, #20
 8013b06:	f200 8101 	bhi.w	8013d0c <forward_lite_conv2d_rgb_sssa8_ch+0x2c8>
 8013b0a:	42a2      	cmp	r2, r4
 8013b0c:	f841 3f04 	str.w	r3, [r1, #4]!
 8013b10:	d1ee      	bne.n	8013af0 <forward_lite_conv2d_rgb_sssa8_ch+0xac>
 8013b12:	9b71      	ldr	r3, [sp, #452]	@ 0x1c4
 8013b14:	eb03 0409 	add.w	r4, r3, r9
 8013b18:	1ba3      	subs	r3, r4, r6
 8013b1a:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 8013b1c:	aa3c      	add	r2, sp, #240	@ 0xf0
 8013b1e:	a952      	add	r1, sp, #328	@ 0x148
 8013b20:	9332      	str	r3, [sp, #200]	@ 0xc8
 8013b22:	a848      	add	r0, sp, #288	@ 0x120
 8013b24:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8013b26:	f013 0f01 	tst.w	r3, #1
 8013b2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013b2c:	bf18      	it	ne
 8013b2e:	3302      	addne	r3, #2
 8013b30:	fb03 f303 	mul.w	r3, r3, r3
 8013b34:	931e      	str	r3, [sp, #120]	@ 0x78
 8013b36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013b38:	e9cd 3341 	strd	r3, r3, [sp, #260]	@ 0x104
 8013b3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013b3e:	e9cd 3354 	strd	r3, r3, [sp, #336]	@ 0x150
 8013b42:	ab44      	add	r3, sp, #272	@ 0x110
 8013b44:	9300      	str	r3, [sp, #0]
 8013b46:	ab40      	add	r3, sp, #256	@ 0x100
 8013b48:	e9cd 4445 	strd	r4, r4, [sp, #276]	@ 0x114
 8013b4c:	e9cd 773d 	strd	r7, r7, [sp, #244]	@ 0xf4
 8013b50:	e9cd bb56 	strd	fp, fp, [sp, #344]	@ 0x158
 8013b54:	f000 ff54 	bl	8014a00 <ai_padding_opt_init>
 8013b58:	fb04 f304 	mul.w	r3, r4, r4
 8013b5c:	9828      	ldr	r0, [sp, #160]	@ 0xa0
 8013b5e:	e9dd 2115 	ldrd	r2, r1, [sp, #84]	@ 0x54
 8013b62:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8013b66:	fb01 f403 	mul.w	r4, r1, r3
 8013b6a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8013b6e:	fb01 f202 	mul.w	r2, r1, r2
 8013b72:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8013b74:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8013b78:	901f      	str	r0, [sp, #124]	@ 0x7c
 8013b7a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8013b7e:	f5b4 6f20 	cmp.w	r4, #2560	@ 0xa00
 8013b82:	930d      	str	r3, [sp, #52]	@ 0x34
 8013b84:	bfa8      	it	ge
 8013b86:	f44f 6420 	movge.w	r4, #2560	@ 0xa00
 8013b8a:	42a2      	cmp	r2, r4
 8013b8c:	f340 81c5 	ble.w	8013f1a <forward_lite_conv2d_rgb_sssa8_ch+0x4d6>
 8013b90:	2500      	movs	r5, #0
 8013b92:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013b94:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8013b96:	fbb4 f3f3 	udiv	r3, r4, r3
 8013b9a:	b29b      	uxth	r3, r3
 8013b9c:	4616      	mov	r6, r2
 8013b9e:	429a      	cmp	r2, r3
 8013ba0:	bf28      	it	cs
 8013ba2:	461e      	movcs	r6, r3
 8013ba4:	fbb2 f3f6 	udiv	r3, r2, r6
 8013ba8:	fb06 2113 	mls	r1, r6, r3, r2
 8013bac:	b29b      	uxth	r3, r3
 8013bae:	b289      	uxth	r1, r1
 8013bb0:	b109      	cbz	r1, 8013bb6 <forward_lite_conv2d_rgb_sssa8_ch+0x172>
 8013bb2:	3301      	adds	r3, #1
 8013bb4:	b29b      	uxth	r3, r3
 8013bb6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013bb8:	2a00      	cmp	r2, #0
 8013bba:	f000 8101 	beq.w	8013dc0 <forward_lite_conv2d_rgb_sssa8_ch+0x37c>
 8013bbe:	9922      	ldr	r1, [sp, #136]	@ 0x88
 8013bc0:	fb07 fe0b 	mul.w	lr, r7, fp
 8013bc4:	9536      	str	r5, [sp, #216]	@ 0xd8
 8013bc6:	461d      	mov	r5, r3
 8013bc8:	eba1 0c0b 	sub.w	ip, r1, fp
 8013bcc:	1cd1      	adds	r1, r2, #3
 8013bce:	465b      	mov	r3, fp
 8013bd0:	2400      	movs	r4, #0
 8013bd2:	4451      	add	r1, sl
 8013bd4:	46bb      	mov	fp, r7
 8013bd6:	9424      	str	r4, [sp, #144]	@ 0x90
 8013bd8:	f8cd c0a4 	str.w	ip, [sp, #164]	@ 0xa4
 8013bdc:	f8cd e0dc 	str.w	lr, [sp, #220]	@ 0xdc
 8013be0:	f8cd c0bc 	str.w	ip, [sp, #188]	@ 0xbc
 8013be4:	e9cd 1a26 	strd	r1, sl, [sp, #152]	@ 0x98
 8013be8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8013bea:	fb07 f101 	mul.w	r1, r7, r1
 8013bee:	9133      	str	r1, [sp, #204]	@ 0xcc
 8013bf0:	f1ce 0100 	rsb	r1, lr, #0
 8013bf4:	9125      	str	r1, [sp, #148]	@ 0x94
 8013bf6:	1c91      	adds	r1, r2, #2
 8013bf8:	9134      	str	r1, [sp, #208]	@ 0xd0
 8013bfa:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8013bfc:	fb02 f201 	mul.w	r2, r2, r1
 8013c00:	9235      	str	r2, [sp, #212]	@ 0xd4
 8013c02:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 8013c06:	461f      	mov	r7, r3
 8013c08:	920c      	str	r2, [sp, #48]	@ 0x30
 8013c0a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8013c0c:	a848      	add	r0, sp, #288	@ 0x120
 8013c0e:	3301      	adds	r3, #1
 8013c10:	9324      	str	r3, [sp, #144]	@ 0x90
 8013c12:	f000 ff4f 	bl	8014ab4 <ai_padding_opt_phase1>
 8013c16:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 8013c18:	e9dd 2326 	ldrd	r2, r3, [sp, #152]	@ 0x98
 8013c1c:	2903      	cmp	r1, #3
 8013c1e:	bf08      	it	eq
 8013c20:	4613      	moveq	r3, r2
 8013c22:	931b      	str	r3, [sp, #108]	@ 0x6c
 8013c24:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 8013c26:	2b00      	cmp	r3, #0
 8013c28:	f000 80ab 	beq.w	8013d82 <forward_lite_conv2d_rgb_sssa8_ch+0x33e>
 8013c2c:	2d00      	cmp	r5, #0
 8013c2e:	f000 80b1 	beq.w	8013d94 <forward_lite_conv2d_rgb_sssa8_ch+0x350>
 8013c32:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8013c34:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013c36:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8013c3a:	f8dd 9058 	ldr.w	r9, [sp, #88]	@ 0x58
 8013c3e:	9520      	str	r5, [sp, #128]	@ 0x80
 8013c40:	4413      	add	r3, r2
 8013c42:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8013c44:	46c8      	mov	r8, r9
 8013c46:	931d      	str	r3, [sp, #116]	@ 0x74
 8013c48:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 8013c4a:	eba3 0a02 	sub.w	sl, r3, r2
 8013c4e:	9a37      	ldr	r2, [sp, #220]	@ 0xdc
 8013c50:	4699      	mov	r9, r3
 8013c52:	1aa2      	subs	r2, r4, r2
 8013c54:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 8013c58:	46b2      	mov	sl, r6
 8013c5a:	9212      	str	r2, [sp, #72]	@ 0x48
 8013c5c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013c5e:	922c      	str	r2, [sp, #176]	@ 0xb0
 8013c60:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 8013c62:	9219      	str	r2, [sp, #100]	@ 0x64
 8013c64:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 8013c66:	9218      	str	r2, [sp, #96]	@ 0x60
 8013c68:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8013c6a:	921a      	str	r2, [sp, #104]	@ 0x68
 8013c6c:	9a71      	ldr	r2, [sp, #452]	@ 0x1c4
 8013c6e:	e9cd 473a 	strd	r4, r7, [sp, #232]	@ 0xe8
 8013c72:	921c      	str	r2, [sp, #112]	@ 0x70
 8013c74:	427a      	negs	r2, r7
 8013c76:	9c2d      	ldr	r4, [sp, #180]	@ 0xb4
 8013c78:	922e      	str	r2, [sp, #184]	@ 0xb8
 8013c7a:	e9cd 5638 	strd	r5, r6, [sp, #224]	@ 0xe0
 8013c7e:	9b4c      	ldr	r3, [sp, #304]	@ 0x130
 8013c80:	fa1f f08a 	uxth.w	r0, sl
 8013c84:	994b      	ldr	r1, [sp, #300]	@ 0x12c
 8013c86:	2700      	movs	r7, #0
 8013c88:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8013c8a:	9349      	str	r3, [sp, #292]	@ 0x124
 8013c8c:	9b4d      	ldr	r3, [sp, #308]	@ 0x134
 8013c8e:	9148      	str	r1, [sp, #288]	@ 0x120
 8013c90:	934a      	str	r3, [sp, #296]	@ 0x128
 8013c92:	9023      	str	r0, [sp, #140]	@ 0x8c
 8013c94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013c96:	9217      	str	r2, [sp, #92]	@ 0x5c
 8013c98:	e9dd 652e 	ldrd	r6, r5, [sp, #184]	@ 0xb8
 8013c9c:	e9cd 8a2a 	strd	r8, sl, [sp, #168]	@ 0xa8
 8013ca0:	2900      	cmp	r1, #0
 8013ca2:	d064      	beq.n	8013d6e <forward_lite_conv2d_rgb_sssa8_ch+0x32a>
 8013ca4:	3901      	subs	r1, #1
 8013ca6:	f04f 0201 	mov.w	r2, #1
 8013caa:	9148      	str	r1, [sp, #288]	@ 0x120
 8013cac:	f8ad 2146 	strh.w	r2, [sp, #326]	@ 0x146
 8013cb0:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8013cb2:	454a      	cmp	r2, r9
 8013cb4:	da4d      	bge.n	8013d52 <forward_lite_conv2d_rgb_sssa8_ch+0x30e>
 8013cb6:	1ba9      	subs	r1, r5, r6
 8013cb8:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8013cba:	4690      	mov	r8, r2
 8013cbc:	9714      	str	r7, [sp, #80]	@ 0x50
 8013cbe:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8013cc2:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8013cc6:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8013cca:	4401      	add	r1, r0
 8013ccc:	4660      	mov	r0, ip
 8013cce:	42b5      	cmp	r5, r6
 8013cd0:	dd38      	ble.n	8013d44 <forward_lite_conv2d_rgb_sssa8_ch+0x300>
 8013cd2:	468c      	mov	ip, r1
 8013cd4:	469e      	mov	lr, r3
 8013cd6:	4632      	mov	r2, r6
 8013cd8:	960b      	str	r6, [sp, #44]	@ 0x2c
 8013cda:	4542      	cmp	r2, r8
 8013cdc:	4692      	mov	sl, r2
 8013cde:	f04f 0600 	mov.w	r6, #0
 8013ce2:	f10e 0706 	add.w	r7, lr, #6
 8013ce6:	bf38      	it	cc
 8013ce8:	46c2      	movcc	sl, r8
 8013cea:	f364 060f 	bfi	r6, r4, #0, #16
 8013cee:	45da      	cmp	sl, fp
 8013cf0:	f364 461f 	bfi	r6, r4, #16, #16
 8013cf4:	d313      	bcc.n	8013d1e <forward_lite_conv2d_rgb_sssa8_ch+0x2da>
 8013cf6:	3201      	adds	r2, #1
 8013cf8:	f10c 0c03 	add.w	ip, ip, #3
 8013cfc:	f827 4c06 	strh.w	r4, [r7, #-6]
 8013d00:	4295      	cmp	r5, r2
 8013d02:	f847 6c04 	str.w	r6, [r7, #-4]
 8013d06:	d01b      	beq.n	8013d40 <forward_lite_conv2d_rgb_sssa8_ch+0x2fc>
 8013d08:	46be      	mov	lr, r7
 8013d0a:	e7e6      	b.n	8013cda <forward_lite_conv2d_rgb_sssa8_ch+0x296>
 8013d0c:	42a2      	cmp	r2, r4
 8013d0e:	f841 5f04 	str.w	r5, [r1, #4]!
 8013d12:	f47f aeed 	bne.w	8013af0 <forward_lite_conv2d_rgb_sssa8_ch+0xac>
 8013d16:	9b71      	ldr	r3, [sp, #452]	@ 0x1c4
 8013d18:	eb03 0409 	add.w	r4, r3, r9
 8013d1c:	e6fc      	b.n	8013b18 <forward_lite_conv2d_rgb_sssa8_ch+0xd4>
 8013d1e:	3201      	adds	r2, #1
 8013d20:	f85c 6b03 	ldr.w	r6, [ip], #3
 8013d24:	fa2f fa86 	sxtb16	sl, r6
 8013d28:	4295      	cmp	r5, r2
 8013d2a:	ea4f 2636 	mov.w	r6, r6, ror #8
 8013d2e:	fa2f f686 	sxtb16	r6, r6
 8013d32:	eac6 060a 	pkhbt	r6, r6, sl
 8013d36:	f8ce 6002 	str.w	r6, [lr, #2]
 8013d3a:	f827 ac06 	strh.w	sl, [r7, #-6]
 8013d3e:	d1e3      	bne.n	8013d08 <forward_lite_conv2d_rgb_sssa8_ch+0x2c4>
 8013d40:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8013d42:	4403      	add	r3, r0
 8013d44:	f108 0801 	add.w	r8, r8, #1
 8013d48:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013d4a:	45c8      	cmp	r8, r9
 8013d4c:	4411      	add	r1, r2
 8013d4e:	d1be      	bne.n	8013cce <forward_lite_conv2d_rgb_sssa8_ch+0x28a>
 8013d50:	9f14      	ldr	r7, [sp, #80]	@ 0x50
 8013d52:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013d54:	429a      	cmp	r2, r3
 8013d56:	d071      	beq.n	8013e3c <forward_lite_conv2d_rgb_sssa8_ch+0x3f8>
 8013d58:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013d5a:	3701      	adds	r7, #1
 8013d5c:	4415      	add	r5, r2
 8013d5e:	4416      	add	r6, r2
 8013d60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013d62:	4297      	cmp	r7, r2
 8013d64:	f000 808c 	beq.w	8013e80 <forward_lite_conv2d_rgb_sssa8_ch+0x43c>
 8013d68:	9948      	ldr	r1, [sp, #288]	@ 0x120
 8013d6a:	2900      	cmp	r1, #0
 8013d6c:	d19a      	bne.n	8013ca4 <forward_lite_conv2d_rgb_sssa8_ch+0x260>
 8013d6e:	9949      	ldr	r1, [sp, #292]	@ 0x124
 8013d70:	bb49      	cbnz	r1, 8013dc6 <forward_lite_conv2d_rgb_sssa8_ch+0x382>
 8013d72:	994a      	ldr	r1, [sp, #296]	@ 0x128
 8013d74:	f04f 0201 	mov.w	r2, #1
 8013d78:	3901      	subs	r1, #1
 8013d7a:	f8ad 2146 	strh.w	r2, [sp, #326]	@ 0x146
 8013d7e:	914a      	str	r1, [sp, #296]	@ 0x128
 8013d80:	e796      	b.n	8013cb0 <forward_lite_conv2d_rgb_sssa8_ch+0x26c>
 8013d82:	4633      	mov	r3, r6
 8013d84:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8013d86:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8013d88:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8013d8a:	f000 fd4f 	bl	801482c <st_int8_to16_dual>
 8013d8e:	2d00      	cmp	r5, #0
 8013d90:	f47f af4f 	bne.w	8013c32 <forward_lite_conv2d_rgb_sssa8_ch+0x1ee>
 8013d94:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 8013d96:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013d98:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 8013d9a:	4413      	add	r3, r2
 8013d9c:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 8013d9e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8013da0:	4414      	add	r4, r2
 8013da2:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8013da4:	4413      	add	r3, r2
 8013da6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8013da8:	9325      	str	r3, [sp, #148]	@ 0x94
 8013daa:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8013dac:	440b      	add	r3, r1
 8013dae:	9935      	ldr	r1, [sp, #212]	@ 0xd4
 8013db0:	9326      	str	r3, [sp, #152]	@ 0x98
 8013db2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8013db4:	440b      	add	r3, r1
 8013db6:	9327      	str	r3, [sp, #156]	@ 0x9c
 8013db8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013dba:	4293      	cmp	r3, r2
 8013dbc:	f47f af25 	bne.w	8013c0a <forward_lite_conv2d_rgb_sssa8_ch+0x1c6>
 8013dc0:	b05d      	add	sp, #372	@ 0x174
 8013dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013dc6:	3901      	subs	r1, #1
 8013dc8:	9149      	str	r1, [sp, #292]	@ 0x124
 8013dca:	f8bd 1144 	ldrh.w	r1, [sp, #324]	@ 0x144
 8013dce:	2901      	cmp	r1, #1
 8013dd0:	f8ad 1146 	strh.w	r1, [sp, #326]	@ 0x146
 8013dd4:	f43f af6c 	beq.w	8013cb0 <forward_lite_conv2d_rgb_sssa8_ch+0x26c>
 8013dd8:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8013dda:	454a      	cmp	r2, r9
 8013ddc:	dab9      	bge.n	8013d52 <forward_lite_conv2d_rgb_sssa8_ch+0x30e>
 8013dde:	eba5 0806 	sub.w	r8, r5, r6
 8013de2:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
 8013de6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8013de8:	4696      	mov	lr, r2
 8013dea:	eb08 0848 	add.w	r8, r8, r8, lsl #1
 8013dee:	f8dd c048 	ldr.w	ip, [sp, #72]	@ 0x48
 8013df2:	448a      	add	sl, r1
 8013df4:	970b      	str	r7, [sp, #44]	@ 0x2c
 8013df6:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8013dfa:	42b5      	cmp	r5, r6
 8013dfc:	dd15      	ble.n	8013e2a <forward_lite_conv2d_rgb_sssa8_ch+0x3e6>
 8013dfe:	eb0c 004c 	add.w	r0, ip, ip, lsl #1
 8013e02:	eb03 0708 	add.w	r7, r3, r8
 8013e06:	4450      	add	r0, sl
 8013e08:	3306      	adds	r3, #6
 8013e0a:	f850 2b03 	ldr.w	r2, [r0], #3
 8013e0e:	fa2f f182 	sxtb16	r1, r2
 8013e12:	429f      	cmp	r7, r3
 8013e14:	ea4f 2232 	mov.w	r2, r2, ror #8
 8013e18:	f823 1c06 	strh.w	r1, [r3, #-6]
 8013e1c:	fa2f f282 	sxtb16	r2, r2
 8013e20:	eac2 0201 	pkhbt	r2, r2, r1
 8013e24:	f843 2c04 	str.w	r2, [r3, #-4]
 8013e28:	d1ee      	bne.n	8013e08 <forward_lite_conv2d_rgb_sssa8_ch+0x3c4>
 8013e2a:	f10e 0e01 	add.w	lr, lr, #1
 8013e2e:	44dc      	add	ip, fp
 8013e30:	45ce      	cmp	lr, r9
 8013e32:	d1e2      	bne.n	8013dfa <forward_lite_conv2d_rgb_sssa8_ch+0x3b6>
 8013e34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013e36:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8013e38:	429a      	cmp	r2, r3
 8013e3a:	d18d      	bne.n	8013d58 <forward_lite_conv2d_rgb_sssa8_ch+0x314>
 8013e3c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013e3e:	4610      	mov	r0, r2
 8013e40:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8013e42:	3701      	adds	r7, #1
 8013e44:	9308      	str	r3, [sp, #32]
 8013e46:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8013e48:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8013e4a:	9307      	str	r3, [sp, #28]
 8013e4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013e4e:	9306      	str	r3, [sp, #24]
 8013e50:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8013e52:	9305      	str	r3, [sp, #20]
 8013e54:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8013e56:	9304      	str	r3, [sp, #16]
 8013e58:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013e5a:	9303      	str	r3, [sp, #12]
 8013e5c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013e5e:	9302      	str	r3, [sp, #8]
 8013e60:	2300      	movs	r3, #0
 8013e62:	9301      	str	r3, [sp, #4]
 8013e64:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8013e66:	9300      	str	r3, [sp, #0]
 8013e68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013e6a:	441d      	add	r5, r3
 8013e6c:	441e      	add	r6, r3
 8013e6e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013e70:	f001 fe58 	bl	8015b24 <st_sssa8_ch_nn_mat_mult_kernel_opt>
 8013e74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013e76:	9017      	str	r0, [sp, #92]	@ 0x5c
 8013e78:	42bb      	cmp	r3, r7
 8013e7a:	d046      	beq.n	8013f0a <forward_lite_conv2d_rgb_sssa8_ch+0x4c6>
 8013e7c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013e7e:	e773      	b.n	8013d68 <forward_lite_conv2d_rgb_sssa8_ch+0x324>
 8013e80:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8013e82:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8013e84:	4299      	cmp	r1, r3
 8013e86:	e9dd 8a2a 	ldrd	r8, sl, [sp, #168]	@ 0xa8
 8013e8a:	d014      	beq.n	8013eb6 <forward_lite_conv2d_rgb_sssa8_ch+0x472>
 8013e8c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8013e8e:	9207      	str	r2, [sp, #28]
 8013e90:	9306      	str	r3, [sp, #24]
 8013e92:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013e94:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8013e96:	9305      	str	r3, [sp, #20]
 8013e98:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8013e9a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8013e9c:	9304      	str	r3, [sp, #16]
 8013e9e:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8013ea0:	9303      	str	r3, [sp, #12]
 8013ea2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013ea4:	9302      	str	r3, [sp, #8]
 8013ea6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8013ea8:	9300      	str	r3, [sp, #0]
 8013eaa:	fa1f f38a 	uxth.w	r3, sl
 8013eae:	9301      	str	r3, [sp, #4]
 8013eb0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013eb2:	f001 fb5b 	bl	801556c <st_sssa8_ch_nn_mat_mult_kernel_single_opt>
 8013eb6:	eba8 080a 	sub.w	r8, r8, sl
 8013eba:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8013ebc:	45d0      	cmp	r8, sl
 8013ebe:	4645      	mov	r5, r8
 8013ec0:	4453      	add	r3, sl
 8013ec2:	bfa8      	it	ge
 8013ec4:	4655      	movge	r5, sl
 8013ec6:	931b      	str	r3, [sp, #108]	@ 0x6c
 8013ec8:	2d00      	cmp	r5, #0
 8013eca:	dd18      	ble.n	8013efe <forward_lite_conv2d_rgb_sssa8_ch+0x4ba>
 8013ecc:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8013ece:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8013ed0:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8013ed2:	fb0a 3002 	mla	r0, sl, r2, r3
 8013ed6:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8013ed8:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8013edc:	902c      	str	r0, [sp, #176]	@ 0xb0
 8013ede:	9318      	str	r3, [sp, #96]	@ 0x60
 8013ee0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8013ee2:	eb03 034a 	add.w	r3, r3, sl, lsl #1
 8013ee6:	931a      	str	r3, [sp, #104]	@ 0x68
 8013ee8:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8013eea:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8013eee:	931c      	str	r3, [sp, #112]	@ 0x70
 8013ef0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013ef2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8013ef6:	9319      	str	r3, [sp, #100]	@ 0x64
 8013ef8:	b2ab      	uxth	r3, r5
 8013efa:	f000 fc97 	bl	801482c <st_int8_to16_dual>
 8013efe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8013f00:	3b01      	subs	r3, #1
 8013f02:	9320      	str	r3, [sp, #128]	@ 0x80
 8013f04:	d004      	beq.n	8013f10 <forward_lite_conv2d_rgb_sssa8_ch+0x4cc>
 8013f06:	46aa      	mov	sl, r5
 8013f08:	e6b9      	b.n	8013c7e <forward_lite_conv2d_rgb_sssa8_ch+0x23a>
 8013f0a:	e9dd 8a2a 	ldrd	r8, sl, [sp, #168]	@ 0xa8
 8013f0e:	e7d2      	b.n	8013eb6 <forward_lite_conv2d_rgb_sssa8_ch+0x472>
 8013f10:	e9dd 5638 	ldrd	r5, r6, [sp, #224]	@ 0xe0
 8013f14:	e9dd 473a 	ldrd	r4, r7, [sp, #232]	@ 0xe8
 8013f18:	e73c      	b.n	8013d94 <forward_lite_conv2d_rgb_sssa8_ch+0x350>
 8013f1a:	e9dd 2315 	ldrd	r2, r3, [sp, #84]	@ 0x54
 8013f1e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8013f20:	2501      	movs	r5, #1
 8013f22:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8013f24:	f000 fc82 	bl	801482c <st_int8_to16_dual>
 8013f28:	e633      	b.n	8013b92 <forward_lite_conv2d_rgb_sssa8_ch+0x14e>
 8013f2a:	bf00      	nop

08013f2c <lite_convert_is8os8>:
 8013f2c:	b500      	push	{lr}
 8013f2e:	eb00 0e02 	add.w	lr, r0, r2
 8013f32:	f9bd c004 	ldrsh.w	ip, [sp, #4]
 8013f36:	4570      	cmp	r0, lr
 8013f38:	d22a      	bcs.n	8013f90 <lite_convert_is8os8+0x64>
 8013f3a:	ee07 ca90 	vmov	s15, ip
 8013f3e:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8013f42:	3801      	subs	r0, #1
 8013f44:	440a      	add	r2, r1
 8013f46:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8013f4a:	ed9f 6a17 	vldr	s12, [pc, #92]	@ 8013fa8 <lite_convert_is8os8+0x7c>
 8013f4e:	f910 cf01 	ldrsb.w	ip, [r0, #1]!
 8013f52:	ebac 0c03 	sub.w	ip, ip, r3
 8013f56:	ee07 ca90 	vmov	s15, ip
 8013f5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013f5e:	eef0 7a66 	vmov.f32	s15, s13
 8013f62:	eee7 7a00 	vfma.f32	s15, s14, s0
 8013f66:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8013f6a:	ee37 7aa5 	vadd.f32	s14, s15, s11
 8013f6e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8013f72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013f76:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8013f7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013f7e:	dd09      	ble.n	8013f94 <lite_convert_is8os8+0x68>
 8013f80:	ee17 ca10 	vmov	ip, s14
 8013f84:	f30c 0c07 	ssat	ip, #8, ip
 8013f88:	f801 cb01 	strb.w	ip, [r1], #1
 8013f8c:	4291      	cmp	r1, r2
 8013f8e:	d1de      	bne.n	8013f4e <lite_convert_is8os8+0x22>
 8013f90:	f85d fb04 	ldr.w	pc, [sp], #4
 8013f94:	ee17 ca90 	vmov	ip, s15
 8013f98:	f30c 0c07 	ssat	ip, #8, ip
 8013f9c:	f801 cb01 	strb.w	ip, [r1], #1
 8013fa0:	4291      	cmp	r1, r2
 8013fa2:	d1d4      	bne.n	8013f4e <lite_convert_is8os8+0x22>
 8013fa4:	f85d fb04 	ldr.w	pc, [sp], #4
 8013fa8:	3efffffc 	.word	0x3efffffc

08013fac <lite_convert_iu8ou8>:
 8013fac:	f89d c000 	ldrb.w	ip, [sp]
 8013fb0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8013fb4:	ee07 3a90 	vmov	s15, r3
 8013fb8:	1883      	adds	r3, r0, r2
 8013fba:	ee06 ca90 	vmov	s13, ip
 8013fbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013fc2:	4298      	cmp	r0, r3
 8013fc4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8013fc8:	ee76 6a87 	vadd.f32	s13, s13, s14
 8013fcc:	eee7 6ac0 	vfms.f32	s13, s15, s0
 8013fd0:	d215      	bcs.n	8013ffe <lite_convert_iu8ou8+0x52>
 8013fd2:	3801      	subs	r0, #1
 8013fd4:	440a      	add	r2, r1
 8013fd6:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8013fda:	eef0 7a66 	vmov.f32	s15, s13
 8013fde:	ee07 3a10 	vmov	s14, r3
 8013fe2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8013fe6:	eee7 7a00 	vfma.f32	s15, s14, s0
 8013fea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013fee:	ee17 3a90 	vmov	r3, s15
 8013ff2:	f383 0308 	usat	r3, #8, r3
 8013ff6:	f801 3b01 	strb.w	r3, [r1], #1
 8013ffa:	4291      	cmp	r1, r2
 8013ffc:	d1eb      	bne.n	8013fd6 <lite_convert_iu8ou8+0x2a>
 8013ffe:	4770      	bx	lr

08014000 <lite_convert_iu8os8>:
 8014000:	ee07 3a90 	vmov	s15, r3
 8014004:	f99d 3000 	ldrsb.w	r3, [sp]
 8014008:	ee06 3a90 	vmov	s13, r3
 801400c:	1883      	adds	r3, r0, r2
 801400e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014012:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8014016:	4298      	cmp	r0, r3
 8014018:	eee7 6ac0 	vfms.f32	s13, s15, s0
 801401c:	d22d      	bcs.n	801407a <lite_convert_iu8os8+0x7a>
 801401e:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8014022:	3801      	subs	r0, #1
 8014024:	440a      	add	r2, r1
 8014026:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 801407c <lite_convert_iu8os8+0x7c>
 801402a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 801402e:	eef0 7a66 	vmov.f32	s15, s13
 8014032:	ee07 3a10 	vmov	s14, r3
 8014036:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801403a:	eee7 7a00 	vfma.f32	s15, s14, s0
 801403e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8014042:	ee37 7aa5 	vadd.f32	s14, s15, s11
 8014046:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801404a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801404e:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8014052:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014056:	dd08      	ble.n	801406a <lite_convert_iu8os8+0x6a>
 8014058:	ee17 3a10 	vmov	r3, s14
 801405c:	f303 0307 	ssat	r3, #8, r3
 8014060:	f801 3b01 	strb.w	r3, [r1], #1
 8014064:	4291      	cmp	r1, r2
 8014066:	d1e0      	bne.n	801402a <lite_convert_iu8os8+0x2a>
 8014068:	4770      	bx	lr
 801406a:	ee17 3a90 	vmov	r3, s15
 801406e:	f303 0307 	ssat	r3, #8, r3
 8014072:	f801 3b01 	strb.w	r3, [r1], #1
 8014076:	4291      	cmp	r1, r2
 8014078:	d1d7      	bne.n	801402a <lite_convert_iu8os8+0x2a>
 801407a:	4770      	bx	lr
 801407c:	3efffffc 	.word	0x3efffffc

08014080 <lite_convert_iu8os8_fast>:
 8014080:	b570      	push	{r4, r5, r6, lr}
 8014082:	1095      	asrs	r5, r2, #2
 8014084:	2d00      	cmp	r5, #0
 8014086:	dd31      	ble.n	80140ec <lite_convert_iu8os8_fast+0x6c>
 8014088:	00ae      	lsls	r6, r5, #2
 801408a:	460c      	mov	r4, r1
 801408c:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8014090:	f04f 1e80 	mov.w	lr, #8388736	@ 0x800080
 8014094:	f850 3b04 	ldr.w	r3, [r0], #4
 8014098:	ea4f 2c33 	mov.w	ip, r3, ror #8
 801409c:	fa3f fc8c 	uxtb16	ip, ip
 80140a0:	fadc fc0e 	ssub16	ip, ip, lr
 80140a4:	fa3f f383 	uxtb16	r3, r3
 80140a8:	fad3 f30e 	ssub16	r3, r3, lr
 80140ac:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
 80140b0:	f003 13ff 	and.w	r3, r3, #16711935	@ 0xff00ff
 80140b4:	4285      	cmp	r5, r0
 80140b6:	f00c 2cff 	and.w	ip, ip, #4278255360	@ 0xff00ff00
 80140ba:	ea43 030c 	orr.w	r3, r3, ip
 80140be:	f844 3b04 	str.w	r3, [r4], #4
 80140c2:	d1e7      	bne.n	8014094 <lite_convert_iu8os8_fast+0x14>
 80140c4:	4431      	add	r1, r6
 80140c6:	f012 0203 	ands.w	r2, r2, #3
 80140ca:	d00e      	beq.n	80140ea <lite_convert_iu8os8_fast+0x6a>
 80140cc:	782b      	ldrb	r3, [r5, #0]
 80140ce:	2a01      	cmp	r2, #1
 80140d0:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 80140d4:	700b      	strb	r3, [r1, #0]
 80140d6:	d008      	beq.n	80140ea <lite_convert_iu8os8_fast+0x6a>
 80140d8:	786b      	ldrb	r3, [r5, #1]
 80140da:	2a02      	cmp	r2, #2
 80140dc:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 80140e0:	704b      	strb	r3, [r1, #1]
 80140e2:	d002      	beq.n	80140ea <lite_convert_iu8os8_fast+0x6a>
 80140e4:	78ab      	ldrb	r3, [r5, #2]
 80140e6:	3b80      	subs	r3, #128	@ 0x80
 80140e8:	708b      	strb	r3, [r1, #2]
 80140ea:	bd70      	pop	{r4, r5, r6, pc}
 80140ec:	4605      	mov	r5, r0
 80140ee:	e7ea      	b.n	80140c6 <lite_convert_iu8os8_fast+0x46>

080140f0 <lite_convert_is8ou8>:
 80140f0:	f89d c000 	ldrb.w	ip, [sp]
 80140f4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80140f8:	ee07 3a90 	vmov	s15, r3
 80140fc:	1883      	adds	r3, r0, r2
 80140fe:	ee06 ca90 	vmov	s13, ip
 8014102:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014106:	4298      	cmp	r0, r3
 8014108:	eef8 6a66 	vcvt.f32.u32	s13, s13
 801410c:	ee76 6a87 	vadd.f32	s13, s13, s14
 8014110:	eee7 6ac0 	vfms.f32	s13, s15, s0
 8014114:	d215      	bcs.n	8014142 <lite_convert_is8ou8+0x52>
 8014116:	3801      	subs	r0, #1
 8014118:	440a      	add	r2, r1
 801411a:	f910 3f01 	ldrsb.w	r3, [r0, #1]!
 801411e:	eef0 7a66 	vmov.f32	s15, s13
 8014122:	ee07 3a10 	vmov	s14, r3
 8014126:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801412a:	eee7 7a00 	vfma.f32	s15, s14, s0
 801412e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014132:	ee17 3a90 	vmov	r3, s15
 8014136:	f383 0308 	usat	r3, #8, r3
 801413a:	f801 3b01 	strb.w	r3, [r1], #1
 801413e:	4291      	cmp	r1, r2
 8014140:	d1eb      	bne.n	801411a <lite_convert_is8ou8+0x2a>
 8014142:	4770      	bx	lr

08014144 <lite_convert_is8ou8_fast>:
 8014144:	b570      	push	{r4, r5, r6, lr}
 8014146:	1095      	asrs	r5, r2, #2
 8014148:	2d00      	cmp	r5, #0
 801414a:	dd2d      	ble.n	80141a8 <lite_convert_is8ou8_fast+0x64>
 801414c:	00ae      	lsls	r6, r5, #2
 801414e:	460c      	mov	r4, r1
 8014150:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8014154:	f04f 1e80 	mov.w	lr, #8388736	@ 0x800080
 8014158:	f850 3b04 	ldr.w	r3, [r0], #4
 801415c:	ea4f 2c33 	mov.w	ip, r3, ror #8
 8014160:	fa2f fc8c 	sxtb16	ip, ip
 8014164:	fa9c fc0e 	sadd16	ip, ip, lr
 8014168:	fa2f f383 	sxtb16	r3, r3
 801416c:	fa93 f30e 	sadd16	r3, r3, lr
 8014170:	f003 13ff 	and.w	r3, r3, #16711935	@ 0xff00ff
 8014174:	4285      	cmp	r5, r0
 8014176:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 801417a:	f844 3b04 	str.w	r3, [r4], #4
 801417e:	d1eb      	bne.n	8014158 <lite_convert_is8ou8_fast+0x14>
 8014180:	4431      	add	r1, r6
 8014182:	f012 0203 	ands.w	r2, r2, #3
 8014186:	d00e      	beq.n	80141a6 <lite_convert_is8ou8_fast+0x62>
 8014188:	782b      	ldrb	r3, [r5, #0]
 801418a:	2a01      	cmp	r2, #1
 801418c:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 8014190:	700b      	strb	r3, [r1, #0]
 8014192:	d008      	beq.n	80141a6 <lite_convert_is8ou8_fast+0x62>
 8014194:	786b      	ldrb	r3, [r5, #1]
 8014196:	2a02      	cmp	r2, #2
 8014198:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 801419c:	704b      	strb	r3, [r1, #1]
 801419e:	d002      	beq.n	80141a6 <lite_convert_is8ou8_fast+0x62>
 80141a0:	78ab      	ldrb	r3, [r5, #2]
 80141a2:	3b80      	subs	r3, #128	@ 0x80
 80141a4:	708b      	strb	r3, [r1, #2]
 80141a6:	bd70      	pop	{r4, r5, r6, pc}
 80141a8:	4605      	mov	r5, r0
 80141aa:	e7ea      	b.n	8014182 <lite_convert_is8ou8_fast+0x3e>

080141ac <forward_lite_nl_softmax_is8os8>:
 80141ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80141b0:	b410      	push	{r4}
 80141b2:	9c01      	ldr	r4, [sp, #4]
 80141b4:	fbb2 f2f4 	udiv	r2, r2, r4
 80141b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80141bc:	f003 bc9a 	b.w	8017af4 <_lite_kernel_nl_softmax_is8os8>

080141c0 <forward_lite_nl_softmax_iu8ou8>:
 80141c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80141c4:	b410      	push	{r4}
 80141c6:	9c01      	ldr	r4, [sp, #4]
 80141c8:	fbb2 f2f4 	udiv	r2, r2, r4
 80141cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80141d0:	f004 ba22 	b.w	8018618 <_lite_kernel_nl_softmax_iu8ou8>

080141d4 <forward_lite_pad_8bit_ch1st_3x3_constant_P0022>:
 80141d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141d8:	461c      	mov	r4, r3
 80141da:	f992 9000 	ldrsb.w	r9, [r2]
 80141de:	f04f 0500 	mov.w	r5, #0
 80141e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80141e4:	f369 0507 	bfi	r5, r9, #0, #8
 80141e8:	2b00      	cmp	r3, #0
 80141ea:	f369 250f 	bfi	r5, r9, #8, #8
 80141ee:	dd1e      	ble.n	801422e <forward_lite_pad_8bit_ch1st_3x3_constant_P0022+0x5a>
 80141f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80141f2:	4688      	mov	r8, r1
 80141f4:	2700      	movs	r7, #0
 80141f6:	1c9e      	adds	r6, r3, #2
 80141f8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80141fa:	fb06 fa04 	mul.w	sl, r6, r4
 80141fe:	ea4f 0b43 	mov.w	fp, r3, lsl #1
 8014202:	2c00      	cmp	r4, #0
 8014204:	dd09      	ble.n	801421a <forward_lite_pad_8bit_ch1st_3x3_constant_P0022+0x46>
 8014206:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014208:	2100      	movs	r1, #0
 801420a:	eb08 0003 	add.w	r0, r8, r3
 801420e:	3101      	adds	r1, #1
 8014210:	8005      	strh	r5, [r0, #0]
 8014212:	4430      	add	r0, r6
 8014214:	428c      	cmp	r4, r1
 8014216:	d1fa      	bne.n	801420e <forward_lite_pad_8bit_ch1st_3x3_constant_P0022+0x3a>
 8014218:	44d0      	add	r8, sl
 801421a:	4641      	mov	r1, r8
 801421c:	465a      	mov	r2, fp
 801421e:	4648      	mov	r0, r9
 8014220:	3701      	adds	r7, #1
 8014222:	f001 f92d 	bl	8015480 <st_int8_fill>
 8014226:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014228:	44d8      	add	r8, fp
 801422a:	42bb      	cmp	r3, r7
 801422c:	d1e9      	bne.n	8014202 <forward_lite_pad_8bit_ch1st_3x3_constant_P0022+0x2e>
 801422e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014232:	bf00      	nop

08014234 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111>:
 8014234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014238:	469a      	mov	sl, r3
 801423a:	b085      	sub	sp, #20
 801423c:	f992 b000 	ldrsb.w	fp, [r2]
 8014240:	f04f 0500 	mov.w	r5, #0
 8014244:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014246:	f1ba 0f06 	cmp.w	sl, #6
 801424a:	f36b 0507 	bfi	r5, fp, #0, #8
 801424e:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 8014250:	9300      	str	r3, [sp, #0]
 8014252:	460c      	mov	r4, r1
 8014254:	f36b 250f 	bfi	r5, fp, #8, #8
 8014258:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801425a:	f000 8082 	beq.w	8014362 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x12e>
 801425e:	f1ba 0f03 	cmp.w	sl, #3
 8014262:	d054      	beq.n	801430e <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0xda>
 8014264:	2b00      	cmp	r3, #0
 8014266:	db07      	blt.n	8014278 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x44>
 8014268:	1c5a      	adds	r2, r3, #1
 801426a:	4608      	mov	r0, r1
 801426c:	4659      	mov	r1, fp
 801426e:	9301      	str	r3, [sp, #4]
 8014270:	4414      	add	r4, r2
 8014272:	f004 ff1d 	bl	80190b0 <memset>
 8014276:	9b01      	ldr	r3, [sp, #4]
 8014278:	2f01      	cmp	r7, #1
 801427a:	f107 3cff 	add.w	ip, r7, #4294967295	@ 0xffffffff
 801427e:	f10a 36ff 	add.w	r6, sl, #4294967295	@ 0xffffffff
 8014282:	dd2a      	ble.n	80142da <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0xa6>
 8014284:	1c5a      	adds	r2, r3, #1
 8014286:	f04f 0800 	mov.w	r8, #0
 801428a:	9303      	str	r3, [sp, #12]
 801428c:	ea4f 0942 	mov.w	r9, r2, lsl #1
 8014290:	9a00      	ldr	r2, [sp, #0]
 8014292:	1c97      	adds	r7, r2, #2
 8014294:	fb07 f206 	mul.w	r2, r7, r6
 8014298:	e9cd b201 	strd	fp, r2, [sp, #4]
 801429c:	46c3      	mov	fp, r8
 801429e:	46e0      	mov	r8, ip
 80142a0:	9b00      	ldr	r3, [sp, #0]
 80142a2:	f1ba 0f01 	cmp.w	sl, #1
 80142a6:	eb04 0103 	add.w	r1, r4, r3
 80142aa:	dd09      	ble.n	80142c0 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x8c>
 80142ac:	468c      	mov	ip, r1
 80142ae:	2000      	movs	r0, #0
 80142b0:	3001      	adds	r0, #1
 80142b2:	f8ac 5000 	strh.w	r5, [ip]
 80142b6:	44bc      	add	ip, r7
 80142b8:	4286      	cmp	r6, r0
 80142ba:	d1f9      	bne.n	80142b0 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x7c>
 80142bc:	9b02      	ldr	r3, [sp, #8]
 80142be:	4419      	add	r1, r3
 80142c0:	f10b 0b01 	add.w	fp, fp, #1
 80142c4:	464a      	mov	r2, r9
 80142c6:	9801      	ldr	r0, [sp, #4]
 80142c8:	eb01 0409 	add.w	r4, r1, r9
 80142cc:	f001 f8d8 	bl	8015480 <st_int8_fill>
 80142d0:	45c3      	cmp	fp, r8
 80142d2:	d1e5      	bne.n	80142a0 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x6c>
 80142d4:	f8dd b004 	ldr.w	fp, [sp, #4]
 80142d8:	9b03      	ldr	r3, [sp, #12]
 80142da:	9a00      	ldr	r2, [sp, #0]
 80142dc:	f1ba 0f01 	cmp.w	sl, #1
 80142e0:	eb04 0002 	add.w	r0, r4, r2
 80142e4:	dd0a      	ble.n	80142fc <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0xc8>
 80142e6:	f102 0902 	add.w	r9, r2, #2
 80142ea:	4604      	mov	r4, r0
 80142ec:	2200      	movs	r2, #0
 80142ee:	3201      	adds	r2, #1
 80142f0:	8025      	strh	r5, [r4, #0]
 80142f2:	444c      	add	r4, r9
 80142f4:	4296      	cmp	r6, r2
 80142f6:	d1fa      	bne.n	80142ee <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0xba>
 80142f8:	fb06 0009 	mla	r0, r6, r9, r0
 80142fc:	2b00      	cmp	r3, #0
 80142fe:	db2d      	blt.n	801435c <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x128>
 8014300:	1c5a      	adds	r2, r3, #1
 8014302:	4659      	mov	r1, fp
 8014304:	b005      	add	sp, #20
 8014306:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801430a:	f004 bed1 	b.w	80190b0 <memset>
 801430e:	fa5f f38b 	uxtb.w	r3, fp
 8014312:	2f00      	cmp	r7, #0
 8014314:	ea4f 220b 	mov.w	r2, fp, lsl #8
 8014318:	ea43 630b 	orr.w	r3, r3, fp, lsl #24
 801431c:	b292      	uxth	r2, r2
 801431e:	ea43 0302 	orr.w	r3, r3, r2
 8014322:	ea4f 420b 	mov.w	r2, fp, lsl #16
 8014326:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801432a:	ea42 0203 	orr.w	r2, r2, r3
 801432e:	b29b      	uxth	r3, r3
 8014330:	dd14      	ble.n	801435c <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x128>
 8014332:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8014336:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 801433a:	19c8      	adds	r0, r1, r7
 801433c:	6022      	str	r2, [r4, #0]
 801433e:	3419      	adds	r4, #25
 8014340:	f824 3c15 	strh.w	r3, [r4, #-21]
 8014344:	f824 5c10 	strh.w	r5, [r4, #-16]
 8014348:	f824 3c0b 	strh.w	r3, [r4, #-11]
 801434c:	f804 bc06 	strb.w	fp, [r4, #-6]
 8014350:	f844 2c05 	str.w	r2, [r4, #-5]
 8014354:	f804 bc01 	strb.w	fp, [r4, #-1]
 8014358:	42a0      	cmp	r0, r4
 801435a:	d1ef      	bne.n	801433c <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x108>
 801435c:	b005      	add	sp, #20
 801435e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014362:	fa5f f38b 	uxtb.w	r3, fp
 8014366:	2f00      	cmp	r7, #0
 8014368:	ea4f 220b 	mov.w	r2, fp, lsl #8
 801436c:	ea43 630b 	orr.w	r3, r3, fp, lsl #24
 8014370:	b292      	uxth	r2, r2
 8014372:	ea43 0302 	orr.w	r3, r3, r2
 8014376:	ea4f 420b 	mov.w	r2, fp, lsl #16
 801437a:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 801437e:	ea43 0302 	orr.w	r3, r3, r2
 8014382:	ddeb      	ble.n	801435c <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x128>
 8014384:	340f      	adds	r4, #15
 8014386:	2200      	movs	r2, #0
 8014388:	3201      	adds	r2, #1
 801438a:	f844 3c0f 	str.w	r3, [r4, #-15]
 801438e:	f844 3c0b 	str.w	r3, [r4, #-11]
 8014392:	3440      	adds	r4, #64	@ 0x40
 8014394:	4297      	cmp	r7, r2
 8014396:	f804 bc47 	strb.w	fp, [r4, #-71]
 801439a:	f824 5c40 	strh.w	r5, [r4, #-64]
 801439e:	f824 5c38 	strh.w	r5, [r4, #-56]
 80143a2:	f824 5c30 	strh.w	r5, [r4, #-48]
 80143a6:	f824 5c28 	strh.w	r5, [r4, #-40]
 80143aa:	f824 5c20 	strh.w	r5, [r4, #-32]
 80143ae:	f804 bc18 	strb.w	fp, [r4, #-24]
 80143b2:	f844 3c17 	str.w	r3, [r4, #-23]
 80143b6:	f844 3c13 	str.w	r3, [r4, #-19]
 80143ba:	d1e5      	bne.n	8014388 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x154>
 80143bc:	b005      	add	sp, #20
 80143be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143c2:	bf00      	nop

080143c4 <forward_lite_pad_constant>:
 80143c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143c8:	b085      	sub	sp, #20
 80143ca:	4616      	mov	r6, r2
 80143cc:	4681      	mov	r9, r0
 80143ce:	2b08      	cmp	r3, #8
 80143d0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80143d2:	460c      	mov	r4, r1
 80143d4:	9201      	str	r2, [sp, #4]
 80143d6:	e9dd 2011 	ldrd	r2, r0, [sp, #68]	@ 0x44
 80143da:	e9dd 5a0f 	ldrd	r5, sl, [sp, #60]	@ 0x3c
 80143de:	e9dd 7813 	ldrd	r7, r8, [sp, #76]	@ 0x4c
 80143e2:	9002      	str	r0, [sp, #8]
 80143e4:	d04f      	beq.n	8014486 <forward_lite_pad_constant+0xc2>
 80143e6:	2a00      	cmp	r2, #0
 80143e8:	dd0f      	ble.n	801440a <forward_lite_pad_constant+0x46>
 80143ea:	9700      	str	r7, [sp, #0]
 80143ec:	f04f 0b00 	mov.w	fp, #0
 80143f0:	462f      	mov	r7, r5
 80143f2:	4615      	mov	r5, r2
 80143f4:	44bb      	add	fp, r7
 80143f6:	4621      	mov	r1, r4
 80143f8:	463a      	mov	r2, r7
 80143fa:	4630      	mov	r0, r6
 80143fc:	f000 ff98 	bl	8015330 <st_int8_copy>
 8014400:	455d      	cmp	r5, fp
 8014402:	443c      	add	r4, r7
 8014404:	dcf6      	bgt.n	80143f4 <forward_lite_pad_constant+0x30>
 8014406:	463d      	mov	r5, r7
 8014408:	9f00      	ldr	r7, [sp, #0]
 801440a:	9b01      	ldr	r3, [sp, #4]
 801440c:	2b00      	cmp	r3, #0
 801440e:	dd29      	ble.n	8014464 <forward_lite_pad_constant+0xa0>
 8014410:	2300      	movs	r3, #0
 8014412:	9300      	str	r3, [sp, #0]
 8014414:	2f00      	cmp	r7, #0
 8014416:	dd0a      	ble.n	801442e <forward_lite_pad_constant+0x6a>
 8014418:	f04f 0b00 	mov.w	fp, #0
 801441c:	44ab      	add	fp, r5
 801441e:	4621      	mov	r1, r4
 8014420:	462a      	mov	r2, r5
 8014422:	4630      	mov	r0, r6
 8014424:	f000 ff84 	bl	8015330 <st_int8_copy>
 8014428:	455f      	cmp	r7, fp
 801442a:	442c      	add	r4, r5
 801442c:	dcf6      	bgt.n	801441c <forward_lite_pad_constant+0x58>
 801442e:	4621      	mov	r1, r4
 8014430:	4648      	mov	r0, r9
 8014432:	4652      	mov	r2, sl
 8014434:	4454      	add	r4, sl
 8014436:	f000 ff7b 	bl	8015330 <st_int8_copy>
 801443a:	f1b8 0f00 	cmp.w	r8, #0
 801443e:	44d1      	add	r9, sl
 8014440:	dd0a      	ble.n	8014458 <forward_lite_pad_constant+0x94>
 8014442:	f04f 0b00 	mov.w	fp, #0
 8014446:	44ab      	add	fp, r5
 8014448:	4621      	mov	r1, r4
 801444a:	462a      	mov	r2, r5
 801444c:	4630      	mov	r0, r6
 801444e:	f000 ff6f 	bl	8015330 <st_int8_copy>
 8014452:	45d8      	cmp	r8, fp
 8014454:	442c      	add	r4, r5
 8014456:	dcf6      	bgt.n	8014446 <forward_lite_pad_constant+0x82>
 8014458:	9b00      	ldr	r3, [sp, #0]
 801445a:	9a01      	ldr	r2, [sp, #4]
 801445c:	3301      	adds	r3, #1
 801445e:	429a      	cmp	r2, r3
 8014460:	9300      	str	r3, [sp, #0]
 8014462:	d1d7      	bne.n	8014414 <forward_lite_pad_constant+0x50>
 8014464:	9b02      	ldr	r3, [sp, #8]
 8014466:	2b00      	cmp	r3, #0
 8014468:	dd0a      	ble.n	8014480 <forward_lite_pad_constant+0xbc>
 801446a:	2700      	movs	r7, #0
 801446c:	4698      	mov	r8, r3
 801446e:	442f      	add	r7, r5
 8014470:	4621      	mov	r1, r4
 8014472:	462a      	mov	r2, r5
 8014474:	4630      	mov	r0, r6
 8014476:	f000 ff5b 	bl	8015330 <st_int8_copy>
 801447a:	45b8      	cmp	r8, r7
 801447c:	442c      	add	r4, r5
 801447e:	dcf6      	bgt.n	801446e <forward_lite_pad_constant+0xaa>
 8014480:	b005      	add	sp, #20
 8014482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014486:	f996 6000 	ldrsb.w	r6, [r6]
 801448a:	188b      	adds	r3, r1, r2
 801448c:	4630      	mov	r0, r6
 801448e:	9300      	str	r3, [sp, #0]
 8014490:	f000 fff6 	bl	8015480 <st_int8_fill>
 8014494:	9b01      	ldr	r3, [sp, #4]
 8014496:	2b00      	cmp	r3, #0
 8014498:	9b00      	ldr	r3, [sp, #0]
 801449a:	dd27      	ble.n	80144ec <forward_lite_pad_constant+0x128>
 801449c:	eb08 020a 	add.w	r2, r8, sl
 80144a0:	f04f 0b00 	mov.w	fp, #0
 80144a4:	461c      	mov	r4, r3
 80144a6:	9303      	str	r3, [sp, #12]
 80144a8:	4643      	mov	r3, r8
 80144aa:	19d5      	adds	r5, r2, r7
 80144ac:	46d8      	mov	r8, fp
 80144ae:	eb07 020a 	add.w	r2, r7, sl
 80144b2:	469b      	mov	fp, r3
 80144b4:	9200      	str	r2, [sp, #0]
 80144b6:	4621      	mov	r1, r4
 80144b8:	4630      	mov	r0, r6
 80144ba:	463a      	mov	r2, r7
 80144bc:	f108 0801 	add.w	r8, r8, #1
 80144c0:	f000 ffde 	bl	8015480 <st_int8_fill>
 80144c4:	19e1      	adds	r1, r4, r7
 80144c6:	4648      	mov	r0, r9
 80144c8:	4652      	mov	r2, sl
 80144ca:	f000 ff31 	bl	8015330 <st_int8_copy>
 80144ce:	9b00      	ldr	r3, [sp, #0]
 80144d0:	465a      	mov	r2, fp
 80144d2:	4630      	mov	r0, r6
 80144d4:	18e1      	adds	r1, r4, r3
 80144d6:	44d1      	add	r9, sl
 80144d8:	f000 ffd2 	bl	8015480 <st_int8_fill>
 80144dc:	9b01      	ldr	r3, [sp, #4]
 80144de:	442c      	add	r4, r5
 80144e0:	4543      	cmp	r3, r8
 80144e2:	d1e8      	bne.n	80144b6 <forward_lite_pad_constant+0xf2>
 80144e4:	461a      	mov	r2, r3
 80144e6:	9b03      	ldr	r3, [sp, #12]
 80144e8:	fb05 3302 	mla	r3, r5, r2, r3
 80144ec:	9a02      	ldr	r2, [sp, #8]
 80144ee:	4619      	mov	r1, r3
 80144f0:	4630      	mov	r0, r6
 80144f2:	b005      	add	sp, #20
 80144f4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80144f8:	f000 bfc2 	b.w	8015480 <st_int8_fill>

080144fc <forward_lite_pad_edge>:
 80144fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014500:	b087      	sub	sp, #28
 8014502:	469b      	mov	fp, r3
 8014504:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014506:	f9bd 8040 	ldrsh.w	r8, [sp, #64]	@ 0x40
 801450a:	18ce      	adds	r6, r1, r3
 801450c:	1e13      	subs	r3, r2, #0
 801450e:	f8dd 9054 	ldr.w	r9, [sp, #84]	@ 0x54
 8014512:	9301      	str	r3, [sp, #4]
 8014514:	e9dd 4a12 	ldrd	r4, sl, [sp, #72]	@ 0x48
 8014518:	dd3d      	ble.n	8014596 <forward_lite_pad_edge+0x9a>
 801451a:	fb04 f308 	mul.w	r3, r4, r8
 801451e:	4607      	mov	r7, r0
 8014520:	4635      	mov	r5, r6
 8014522:	f8cd b014 	str.w	fp, [sp, #20]
 8014526:	9302      	str	r3, [sp, #8]
 8014528:	2300      	movs	r3, #0
 801452a:	e9cd 6103 	strd	r6, r1, [sp, #12]
 801452e:	9300      	str	r3, [sp, #0]
 8014530:	f1b9 0f00 	cmp.w	r9, #0
 8014534:	dd09      	ble.n	801454a <forward_lite_pad_edge+0x4e>
 8014536:	2600      	movs	r6, #0
 8014538:	4426      	add	r6, r4
 801453a:	4629      	mov	r1, r5
 801453c:	4622      	mov	r2, r4
 801453e:	4638      	mov	r0, r7
 8014540:	f000 fef6 	bl	8015330 <st_int8_copy>
 8014544:	45b1      	cmp	r9, r6
 8014546:	4425      	add	r5, r4
 8014548:	dcf6      	bgt.n	8014538 <forward_lite_pad_edge+0x3c>
 801454a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801454c:	4638      	mov	r0, r7
 801454e:	4629      	mov	r1, r5
 8014550:	461a      	mov	r2, r3
 8014552:	441f      	add	r7, r3
 8014554:	441d      	add	r5, r3
 8014556:	f000 feeb 	bl	8015330 <st_int8_copy>
 801455a:	f1b8 0f00 	cmp.w	r8, #0
 801455e:	eba7 0a04 	sub.w	sl, r7, r4
 8014562:	dd0c      	ble.n	801457e <forward_lite_pad_edge+0x82>
 8014564:	46ab      	mov	fp, r5
 8014566:	2600      	movs	r6, #0
 8014568:	3601      	adds	r6, #1
 801456a:	4659      	mov	r1, fp
 801456c:	4622      	mov	r2, r4
 801456e:	4650      	mov	r0, sl
 8014570:	f000 fede 	bl	8015330 <st_int8_copy>
 8014574:	45b0      	cmp	r8, r6
 8014576:	44a3      	add	fp, r4
 8014578:	d1f6      	bne.n	8014568 <forward_lite_pad_edge+0x6c>
 801457a:	9b02      	ldr	r3, [sp, #8]
 801457c:	441d      	add	r5, r3
 801457e:	9b00      	ldr	r3, [sp, #0]
 8014580:	9a01      	ldr	r2, [sp, #4]
 8014582:	3301      	adds	r3, #1
 8014584:	429a      	cmp	r2, r3
 8014586:	9300      	str	r3, [sp, #0]
 8014588:	d1d2      	bne.n	8014530 <forward_lite_pad_edge+0x34>
 801458a:	f8dd b014 	ldr.w	fp, [sp, #20]
 801458e:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8014592:	e9dd 6103 	ldrd	r6, r1, [sp, #12]
 8014596:	42b1      	cmp	r1, r6
 8014598:	d00a      	beq.n	80145b0 <forward_lite_pad_edge+0xb4>
 801459a:	460c      	mov	r4, r1
 801459c:	460d      	mov	r5, r1
 801459e:	4621      	mov	r1, r4
 80145a0:	4454      	add	r4, sl
 80145a2:	4652      	mov	r2, sl
 80145a4:	4630      	mov	r0, r6
 80145a6:	f000 fec3 	bl	8015330 <st_int8_copy>
 80145aa:	42a6      	cmp	r6, r4
 80145ac:	d1f7      	bne.n	801459e <forward_lite_pad_edge+0xa2>
 80145ae:	4629      	mov	r1, r5
 80145b0:	9b01      	ldr	r3, [sp, #4]
 80145b2:	445b      	add	r3, fp
 80145b4:	3b01      	subs	r3, #1
 80145b6:	fb0a 1503 	mla	r5, sl, r3, r1
 80145ba:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80145bc:	18ec      	adds	r4, r5, r3
 80145be:	42a5      	cmp	r5, r4
 80145c0:	d009      	beq.n	80145d6 <forward_lite_pad_edge+0xda>
 80145c2:	f1ca 0600 	rsb	r6, sl, #0
 80145c6:	4621      	mov	r1, r4
 80145c8:	4434      	add	r4, r6
 80145ca:	4652      	mov	r2, sl
 80145cc:	4628      	mov	r0, r5
 80145ce:	f000 feaf 	bl	8015330 <st_int8_copy>
 80145d2:	42a5      	cmp	r5, r4
 80145d4:	d1f7      	bne.n	80145c6 <forward_lite_pad_edge+0xca>
 80145d6:	b007      	add	sp, #28
 80145d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080145dc <forward_lite_pad_reflect>:
 80145dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145e0:	b08f      	sub	sp, #60	@ 0x3c
 80145e2:	460d      	mov	r5, r1
 80145e4:	2b00      	cmp	r3, #0
 80145e6:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 80145e8:	9002      	str	r0, [sp, #8]
 80145ea:	440f      	add	r7, r1
 80145ec:	f9bd 1084 	ldrsh.w	r1, [sp, #132]	@ 0x84
 80145f0:	9818      	ldr	r0, [sp, #96]	@ 0x60
 80145f2:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80145f6:	f8dd 9078 	ldr.w	r9, [sp, #120]	@ 0x78
 80145fa:	f9bd e07c 	ldrsh.w	lr, [sp, #124]	@ 0x7c
 80145fe:	f9bd c080 	ldrsh.w	ip, [sp, #128]	@ 0x80
 8014602:	f8dd a08c 	ldr.w	sl, [sp, #140]	@ 0x8c
 8014606:	910b      	str	r1, [sp, #44]	@ 0x2c
 8014608:	9307      	str	r3, [sp, #28]
 801460a:	e9dd 461c 	ldrd	r4, r6, [sp, #112]	@ 0x70
 801460e:	dd61      	ble.n	80146d4 <forward_lite_pad_reflect+0xf8>
 8014610:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8014612:	4486      	add	lr, r0
 8014614:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8014616:	fb02 f20e 	mul.w	r2, r2, lr
 801461a:	440b      	add	r3, r1
 801461c:	fb04 f100 	mul.w	r1, r4, r0
 8014620:	9206      	str	r2, [sp, #24]
 8014622:	4453      	add	r3, sl
 8014624:	9109      	str	r1, [sp, #36]	@ 0x24
 8014626:	9902      	ldr	r1, [sp, #8]
 8014628:	930a      	str	r3, [sp, #40]	@ 0x28
 801462a:	eb07 030a 	add.w	r3, r7, sl
 801462e:	f1c9 0a00 	rsb	sl, r9, #0
 8014632:	950c      	str	r5, [sp, #48]	@ 0x30
 8014634:	9301      	str	r3, [sp, #4]
 8014636:	1e83      	subs	r3, r0, #2
 8014638:	961d      	str	r6, [sp, #116]	@ 0x74
 801463a:	fb04 1303 	mla	r3, r4, r3, r1
 801463e:	f8cd c034 	str.w	ip, [sp, #52]	@ 0x34
 8014642:	9304      	str	r3, [sp, #16]
 8014644:	fb08 230c 	mla	r3, r8, ip, r2
 8014648:	fb09 5303 	mla	r3, r9, r3, r5
 801464c:	9303      	str	r3, [sp, #12]
 801464e:	fb09 f308 	mul.w	r3, r9, r8
 8014652:	9308      	str	r3, [sp, #32]
 8014654:	2300      	movs	r3, #0
 8014656:	9305      	str	r3, [sp, #20]
 8014658:	9b01      	ldr	r3, [sp, #4]
 801465a:	42bb      	cmp	r3, r7
 801465c:	d00a      	beq.n	8014674 <forward_lite_pad_reflect+0x98>
 801465e:	461d      	mov	r5, r3
 8014660:	9e02      	ldr	r6, [sp, #8]
 8014662:	4455      	add	r5, sl
 8014664:	4426      	add	r6, r4
 8014666:	4622      	mov	r2, r4
 8014668:	4629      	mov	r1, r5
 801466a:	4630      	mov	r0, r6
 801466c:	f000 fe60 	bl	8015330 <st_int8_copy>
 8014670:	42bd      	cmp	r5, r7
 8014672:	d1f6      	bne.n	8014662 <forward_lite_pad_reflect+0x86>
 8014674:	9b02      	ldr	r3, [sp, #8]
 8014676:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8014678:	4618      	mov	r0, r3
 801467a:	9901      	ldr	r1, [sp, #4]
 801467c:	4413      	add	r3, r2
 801467e:	9302      	str	r3, [sp, #8]
 8014680:	f000 fe56 	bl	8015330 <st_int8_copy>
 8014684:	9b06      	ldr	r3, [sp, #24]
 8014686:	4543      	cmp	r3, r8
 8014688:	da0d      	bge.n	80146a6 <forward_lite_pad_reflect+0xca>
 801468a:	461d      	mov	r5, r3
 801468c:	e9dd b603 	ldrd	fp, r6, [sp, #12]
 8014690:	3501      	adds	r5, #1
 8014692:	4659      	mov	r1, fp
 8014694:	4630      	mov	r0, r6
 8014696:	4622      	mov	r2, r4
 8014698:	f000 fe4a 	bl	8015330 <st_int8_copy>
 801469c:	45a8      	cmp	r8, r5
 801469e:	44cb      	add	fp, r9
 80146a0:	eba6 0604 	sub.w	r6, r6, r4
 80146a4:	d1f4      	bne.n	8014690 <forward_lite_pad_reflect+0xb4>
 80146a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80146a8:	9901      	ldr	r1, [sp, #4]
 80146aa:	4417      	add	r7, r2
 80146ac:	9b05      	ldr	r3, [sp, #20]
 80146ae:	4411      	add	r1, r2
 80146b0:	9a04      	ldr	r2, [sp, #16]
 80146b2:	3301      	adds	r3, #1
 80146b4:	9101      	str	r1, [sp, #4]
 80146b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80146b8:	9305      	str	r3, [sp, #20]
 80146ba:	440a      	add	r2, r1
 80146bc:	9908      	ldr	r1, [sp, #32]
 80146be:	9204      	str	r2, [sp, #16]
 80146c0:	9a03      	ldr	r2, [sp, #12]
 80146c2:	440a      	add	r2, r1
 80146c4:	9203      	str	r2, [sp, #12]
 80146c6:	9a07      	ldr	r2, [sp, #28]
 80146c8:	429a      	cmp	r2, r3
 80146ca:	d1c5      	bne.n	8014658 <forward_lite_pad_reflect+0x7c>
 80146cc:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 80146ce:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
 80146d0:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
 80146d4:	fb0c f406 	mul.w	r4, ip, r6
 80146d8:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 80146dc:	42a5      	cmp	r5, r4
 80146de:	d00b      	beq.n	80146f8 <forward_lite_pad_reflect+0x11c>
 80146e0:	f1c6 0800 	rsb	r8, r6, #0
 80146e4:	462f      	mov	r7, r5
 80146e6:	4639      	mov	r1, r7
 80146e8:	4620      	mov	r0, r4
 80146ea:	4437      	add	r7, r6
 80146ec:	4444      	add	r4, r8
 80146ee:	4632      	mov	r2, r6
 80146f0:	f000 fe1e 	bl	8015330 <st_int8_copy>
 80146f4:	42a7      	cmp	r7, r4
 80146f6:	d1f6      	bne.n	80146e6 <forward_lite_pad_reflect+0x10a>
 80146f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80146fa:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80146fc:	3b01      	subs	r3, #1
 80146fe:	fb06 f404 	mul.w	r4, r6, r4
 8014702:	fb06 5503 	mla	r5, r6, r3, r5
 8014706:	eba5 0444 	sub.w	r4, r5, r4, lsl #1
 801470a:	42a5      	cmp	r5, r4
 801470c:	d009      	beq.n	8014722 <forward_lite_pad_reflect+0x146>
 801470e:	4277      	negs	r7, r6
 8014710:	4629      	mov	r1, r5
 8014712:	4620      	mov	r0, r4
 8014714:	443d      	add	r5, r7
 8014716:	4434      	add	r4, r6
 8014718:	4632      	mov	r2, r6
 801471a:	f000 fe09 	bl	8015330 <st_int8_copy>
 801471e:	42a5      	cmp	r5, r4
 8014720:	d1f6      	bne.n	8014710 <forward_lite_pad_reflect+0x134>
 8014722:	b00f      	add	sp, #60	@ 0x3c
 8014724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014728 <align_factor>:
 8014728:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801472c:	4602      	mov	r2, r0
 801472e:	b508      	push	{r3, lr}
 8014730:	eeb4 0a67 	vcmp.f32	s0, s15
 8014734:	2300      	movs	r3, #0
 8014736:	8003      	strh	r3, [r0, #0]
 8014738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801473c:	d524      	bpl.n	8014788 <align_factor+0x60>
 801473e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8014742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014746:	dd1f      	ble.n	8014788 <align_factor+0x60>
 8014748:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801474c:	2301      	movs	r3, #1
 801474e:	e005      	b.n	801475c <align_factor+0x34>
 8014750:	8013      	strh	r3, [r2, #0]
 8014752:	b28b      	uxth	r3, r1
 8014754:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014758:	2b21      	cmp	r3, #33	@ 0x21
 801475a:	d02b      	beq.n	80147b4 <align_factor+0x8c>
 801475c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8014760:	1c59      	adds	r1, r3, #1
 8014762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014766:	d4f3      	bmi.n	8014750 <align_factor+0x28>
 8014768:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80147c8 <align_factor+0xa0>
 801476c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014770:	ee17 0a90 	vmov	r0, s15
 8014774:	f7eb fe1c 	bl	80003b0 <__aeabi_f2lz>
 8014778:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 801477c:	d003      	beq.n	8014786 <align_factor+0x5e>
 801477e:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8014782:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
 8014786:	bd08      	pop	{r3, pc}
 8014788:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801478c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8014790:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8014794:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8014798:	e005      	b.n	80147a6 <align_factor+0x7e>
 801479a:	8013      	strh	r3, [r2, #0]
 801479c:	b28b      	uxth	r3, r1
 801479e:	ee20 0a07 	vmul.f32	s0, s0, s14
 80147a2:	4283      	cmp	r3, r0
 80147a4:	d00a      	beq.n	80147bc <align_factor+0x94>
 80147a6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80147aa:	1e59      	subs	r1, r3, #1
 80147ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80147b0:	dcf3      	bgt.n	801479a <align_factor+0x72>
 80147b2:	e7d9      	b.n	8014768 <align_factor+0x40>
 80147b4:	2300      	movs	r3, #0
 80147b6:	4618      	mov	r0, r3
 80147b8:	8013      	strh	r3, [r2, #0]
 80147ba:	bd08      	pop	{r3, pc}
 80147bc:	f64f 73e2 	movw	r3, #65506	@ 0xffe2
 80147c0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80147c4:	8013      	strh	r3, [r2, #0]
 80147c6:	e7cf      	b.n	8014768 <align_factor+0x40>
 80147c8:	4f000000 	.word	0x4f000000

080147cc <align_factor_ch>:
 80147cc:	b361      	cbz	r1, 8014828 <align_factor_ch+0x5c>
 80147ce:	ee80 7a20 	vdiv.f32	s14, s0, s1
 80147d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80147d6:	b570      	push	{r4, r5, r6, lr}
 80147d8:	1e9d      	subs	r5, r3, #2
 80147da:	1f14      	subs	r4, r2, #4
 80147dc:	2600      	movs	r6, #0
 80147de:	ecf0 7a01 	vldmia	r0!, {s15}
 80147e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80147e6:	ee17 ea90 	vmov	lr, s15
 80147ea:	f3ce 52c7 	ubfx	r2, lr, #23, #8
 80147ee:	f3ce 0c16 	ubfx	ip, lr, #0, #23
 80147f2:	f1be 0f00 	cmp.w	lr, #0
 80147f6:	f50c 0c00 	add.w	ip, ip, #8388608	@ 0x800000
 80147fa:	f1c2 027e 	rsb	r2, r2, #126	@ 0x7e
 80147fe:	bfb8      	it	lt
 8014800:	f1cc 0c00 	rsblt	ip, ip, #0
 8014804:	2a1f      	cmp	r2, #31
 8014806:	ea4f 13cc 	mov.w	r3, ip, lsl #7
 801480a:	dc06      	bgt.n	801481a <align_factor_ch+0x4e>
 801480c:	4281      	cmp	r1, r0
 801480e:	f825 2f02 	strh.w	r2, [r5, #2]!
 8014812:	f844 3f04 	str.w	r3, [r4, #4]!
 8014816:	d1e2      	bne.n	80147de <align_factor_ch+0x12>
 8014818:	bd70      	pop	{r4, r5, r6, pc}
 801481a:	4281      	cmp	r1, r0
 801481c:	f825 6f02 	strh.w	r6, [r5, #2]!
 8014820:	f844 6f04 	str.w	r6, [r4, #4]!
 8014824:	d1db      	bne.n	80147de <align_factor_ch+0x12>
 8014826:	bd70      	pop	{r4, r5, r6, pc}
 8014828:	4770      	bx	lr
 801482a:	bf00      	nop

0801482c <st_int8_to16_dual>:
 801482c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014830:	085f      	lsrs	r7, r3, #1
 8014832:	4616      	mov	r6, r2
 8014834:	4698      	mov	r8, r3
 8014836:	eb00 0c02 	add.w	ip, r0, r2
 801483a:	f000 80b9 	beq.w	80149b0 <st_int8_to16_dual+0x184>
 801483e:	f1a2 0510 	sub.w	r5, r2, #16
 8014842:	1f14      	subs	r4, r2, #4
 8014844:	2d00      	cmp	r5, #0
 8014846:	f04f 0200 	mov.w	r2, #0
 801484a:	db73      	blt.n	8014934 <st_int8_to16_dual+0x108>
 801484c:	f8d0 e000 	ldr.w	lr, [r0]
 8014850:	f8dc 3000 	ldr.w	r3, [ip]
 8014854:	fa2f f99e 	sxtb16	r9, lr, ror #8
 8014858:	fa2f fe8e 	sxtb16	lr, lr
 801485c:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 8014860:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 8014864:	fa2f f993 	sxtb16	r9, r3, ror #8
 8014868:	f8c1 e000 	str.w	lr, [r1]
 801486c:	f8c1 a008 	str.w	sl, [r1, #8]
 8014870:	fa2f f383 	sxtb16	r3, r3
 8014874:	eac9 4e23 	pkhtb	lr, r9, r3, asr #16
 8014878:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 801487c:	f8c1 e00c 	str.w	lr, [r1, #12]
 8014880:	604b      	str	r3, [r1, #4]
 8014882:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8014886:	f8dc 3004 	ldr.w	r3, [ip, #4]
 801488a:	fa2f f99e 	sxtb16	r9, lr, ror #8
 801488e:	fa2f fe8e 	sxtb16	lr, lr
 8014892:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 8014896:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 801489a:	fa2f f993 	sxtb16	r9, r3, ror #8
 801489e:	f8c1 e010 	str.w	lr, [r1, #16]
 80148a2:	f8c1 a018 	str.w	sl, [r1, #24]
 80148a6:	fa2f f383 	sxtb16	r3, r3
 80148aa:	eac9 4e23 	pkhtb	lr, r9, r3, asr #16
 80148ae:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 80148b2:	f8c1 e01c 	str.w	lr, [r1, #28]
 80148b6:	614b      	str	r3, [r1, #20]
 80148b8:	f8d0 e008 	ldr.w	lr, [r0, #8]
 80148bc:	f8dc 3008 	ldr.w	r3, [ip, #8]
 80148c0:	fa2f f99e 	sxtb16	r9, lr, ror #8
 80148c4:	fa2f fe8e 	sxtb16	lr, lr
 80148c8:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 80148cc:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 80148d0:	fa2f f993 	sxtb16	r9, r3, ror #8
 80148d4:	3010      	adds	r0, #16
 80148d6:	f10c 0c10 	add.w	ip, ip, #16
 80148da:	f8c1 e020 	str.w	lr, [r1, #32]
 80148de:	f8c1 a028 	str.w	sl, [r1, #40]	@ 0x28
 80148e2:	fa2f f383 	sxtb16	r3, r3
 80148e6:	eac9 4e23 	pkhtb	lr, r9, r3, asr #16
 80148ea:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 80148ee:	f8c1 e02c 	str.w	lr, [r1, #44]	@ 0x2c
 80148f2:	624b      	str	r3, [r1, #36]	@ 0x24
 80148f4:	f850 ec04 	ldr.w	lr, [r0, #-4]
 80148f8:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 80148fc:	fa2f fa9e 	sxtb16	sl, lr, ror #8
 8014900:	fa2f fe8e 	sxtb16	lr, lr
 8014904:	eaca 492e 	pkhtb	r9, sl, lr, asr #16
 8014908:	eace 4e0a 	pkhbt	lr, lr, sl, lsl #16
 801490c:	fa2f fa93 	sxtb16	sl, r3, ror #8
 8014910:	3210      	adds	r2, #16
 8014912:	f8c1 e030 	str.w	lr, [r1, #48]	@ 0x30
 8014916:	f8c1 9038 	str.w	r9, [r1, #56]	@ 0x38
 801491a:	3140      	adds	r1, #64	@ 0x40
 801491c:	42aa      	cmp	r2, r5
 801491e:	fa2f f383 	sxtb16	r3, r3
 8014922:	eaca 4e23 	pkhtb	lr, sl, r3, asr #16
 8014926:	eac3 430a 	pkhbt	r3, r3, sl, lsl #16
 801492a:	f841 ec04 	str.w	lr, [r1, #-4]
 801492e:	f841 3c0c 	str.w	r3, [r1, #-12]
 8014932:	dd8b      	ble.n	801484c <st_int8_to16_dual+0x20>
 8014934:	4294      	cmp	r4, r2
 8014936:	db1e      	blt.n	8014976 <st_int8_to16_dual+0x14a>
 8014938:	f850 3b04 	ldr.w	r3, [r0], #4
 801493c:	f85c eb04 	ldr.w	lr, [ip], #4
 8014940:	fa2f fa93 	sxtb16	sl, r3, ror #8
 8014944:	fa2f f383 	sxtb16	r3, r3
 8014948:	eaca 4923 	pkhtb	r9, sl, r3, asr #16
 801494c:	eac3 430a 	pkhbt	r3, r3, sl, lsl #16
 8014950:	fa2f fa9e 	sxtb16	sl, lr, ror #8
 8014954:	3204      	adds	r2, #4
 8014956:	600b      	str	r3, [r1, #0]
 8014958:	f8c1 9008 	str.w	r9, [r1, #8]
 801495c:	3110      	adds	r1, #16
 801495e:	42a2      	cmp	r2, r4
 8014960:	fa2f fe8e 	sxtb16	lr, lr
 8014964:	eaca 432e 	pkhtb	r3, sl, lr, asr #16
 8014968:	eace 4e0a 	pkhbt	lr, lr, sl, lsl #16
 801496c:	f841 3c04 	str.w	r3, [r1, #-4]
 8014970:	f841 ec0c 	str.w	lr, [r1, #-12]
 8014974:	dde0      	ble.n	8014938 <st_int8_to16_dual+0x10c>
 8014976:	4296      	cmp	r6, r2
 8014978:	dd40      	ble.n	80149fc <st_int8_to16_dual+0x1d0>
 801497a:	1ab2      	subs	r2, r6, r2
 801497c:	1d0b      	adds	r3, r1, #4
 801497e:	46e6      	mov	lr, ip
 8014980:	eb00 0a02 	add.w	sl, r0, r2
 8014984:	f910 9b01 	ldrsb.w	r9, [r0], #1
 8014988:	3304      	adds	r3, #4
 801498a:	f823 9c08 	strh.w	r9, [r3, #-8]
 801498e:	4550      	cmp	r0, sl
 8014990:	f91e 9b01 	ldrsb.w	r9, [lr], #1
 8014994:	f823 9c06 	strh.w	r9, [r3, #-6]
 8014998:	d1f4      	bne.n	8014984 <st_int8_to16_dual+0x158>
 801499a:	4494      	add	ip, r2
 801499c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80149a0:	3f01      	subs	r7, #1
 80149a2:	eb0a 0006 	add.w	r0, sl, r6
 80149a6:	44b4      	add	ip, r6
 80149a8:	b2bf      	uxth	r7, r7
 80149aa:	2f00      	cmp	r7, #0
 80149ac:	f47f af4a 	bne.w	8014844 <st_int8_to16_dual+0x18>
 80149b0:	f018 0f01 	tst.w	r8, #1
 80149b4:	d020      	beq.n	80149f8 <st_int8_to16_dual+0x1cc>
 80149b6:	1f37      	subs	r7, r6, #4
 80149b8:	f04f 0200 	mov.w	r2, #0
 80149bc:	d411      	bmi.n	80149e2 <st_int8_to16_dual+0x1b6>
 80149be:	f850 3b04 	ldr.w	r3, [r0], #4
 80149c2:	fa2f f493 	sxtb16	r4, r3, ror #8
 80149c6:	3204      	adds	r2, #4
 80149c8:	3108      	adds	r1, #8
 80149ca:	fa2f f383 	sxtb16	r3, r3
 80149ce:	4297      	cmp	r7, r2
 80149d0:	eac4 4523 	pkhtb	r5, r4, r3, asr #16
 80149d4:	eac3 4304 	pkhbt	r3, r3, r4, lsl #16
 80149d8:	f841 5c04 	str.w	r5, [r1, #-4]
 80149dc:	f841 3c08 	str.w	r3, [r1, #-8]
 80149e0:	daed      	bge.n	80149be <st_int8_to16_dual+0x192>
 80149e2:	4296      	cmp	r6, r2
 80149e4:	dd08      	ble.n	80149f8 <st_int8_to16_dual+0x1cc>
 80149e6:	1ab3      	subs	r3, r6, r2
 80149e8:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 80149ec:	f910 2b01 	ldrsb.w	r2, [r0], #1
 80149f0:	f821 2b02 	strh.w	r2, [r1], #2
 80149f4:	428b      	cmp	r3, r1
 80149f6:	d1f9      	bne.n	80149ec <st_int8_to16_dual+0x1c0>
 80149f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80149fc:	4682      	mov	sl, r0
 80149fe:	e7cf      	b.n	80149a0 <st_int8_to16_dual+0x174>

08014a00 <ai_padding_opt_init>:
 8014a00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014a04:	2700      	movs	r7, #0
 8014a06:	9c07      	ldr	r4, [sp, #28]
 8014a08:	e9c0 7700 	strd	r7, r7, [r0]
 8014a0c:	6087      	str	r7, [r0, #8]
 8014a0e:	46b9      	mov	r9, r7
 8014a10:	690e      	ldr	r6, [r1, #16]
 8014a12:	f1c6 0c00 	rsb	ip, r6, #0
 8014a16:	689e      	ldr	r6, [r3, #8]
 8014a18:	42be      	cmp	r6, r7
 8014a1a:	dd1c      	ble.n	8014a56 <ai_padding_opt_init+0x56>
 8014a1c:	463e      	mov	r6, r7
 8014a1e:	46be      	mov	lr, r7
 8014a20:	e010      	b.n	8014a44 <ai_padding_opt_init+0x44>
 8014a22:	6895      	ldr	r5, [r2, #8]
 8014a24:	eba5 080c 	sub.w	r8, r5, ip
 8014a28:	68a5      	ldr	r5, [r4, #8]
 8014a2a:	45a8      	cmp	r8, r5
 8014a2c:	da10      	bge.n	8014a50 <ai_padding_opt_init+0x50>
 8014a2e:	f109 0901 	add.w	r9, r9, #1
 8014a32:	f8c0 9008 	str.w	r9, [r0, #8]
 8014a36:	688d      	ldr	r5, [r1, #8]
 8014a38:	f10e 0e01 	add.w	lr, lr, #1
 8014a3c:	44ac      	add	ip, r5
 8014a3e:	689d      	ldr	r5, [r3, #8]
 8014a40:	4575      	cmp	r5, lr
 8014a42:	dd09      	ble.n	8014a58 <ai_padding_opt_init+0x58>
 8014a44:	f1bc 0f00 	cmp.w	ip, #0
 8014a48:	daeb      	bge.n	8014a22 <ai_padding_opt_init+0x22>
 8014a4a:	3601      	adds	r6, #1
 8014a4c:	6006      	str	r6, [r0, #0]
 8014a4e:	e7f2      	b.n	8014a36 <ai_padding_opt_init+0x36>
 8014a50:	3701      	adds	r7, #1
 8014a52:	6047      	str	r7, [r0, #4]
 8014a54:	e7ef      	b.n	8014a36 <ai_padding_opt_init+0x36>
 8014a56:	463e      	mov	r6, r7
 8014a58:	2500      	movs	r5, #0
 8014a5a:	f8c0 9014 	str.w	r9, [r0, #20]
 8014a5e:	e9c0 6703 	strd	r6, r7, [r0, #12]
 8014a62:	e9c0 5506 	strd	r5, r5, [r0, #24]
 8014a66:	6205      	str	r5, [r0, #32]
 8014a68:	694e      	ldr	r6, [r1, #20]
 8014a6a:	f1c6 0c00 	rsb	ip, r6, #0
 8014a6e:	685e      	ldr	r6, [r3, #4]
 8014a70:	42ae      	cmp	r6, r5
 8014a72:	dd1c      	ble.n	8014aae <ai_padding_opt_init+0xae>
 8014a74:	46ae      	mov	lr, r5
 8014a76:	e00f      	b.n	8014a98 <ai_padding_opt_init+0x98>
 8014a78:	6855      	ldr	r5, [r2, #4]
 8014a7a:	6866      	ldr	r6, [r4, #4]
 8014a7c:	eba5 050c 	sub.w	r5, r5, ip
 8014a80:	42b5      	cmp	r5, r6
 8014a82:	da10      	bge.n	8014aa6 <ai_padding_opt_init+0xa6>
 8014a84:	6a05      	ldr	r5, [r0, #32]
 8014a86:	3501      	adds	r5, #1
 8014a88:	6205      	str	r5, [r0, #32]
 8014a8a:	68cd      	ldr	r5, [r1, #12]
 8014a8c:	f10e 0e01 	add.w	lr, lr, #1
 8014a90:	44ac      	add	ip, r5
 8014a92:	685d      	ldr	r5, [r3, #4]
 8014a94:	4575      	cmp	r5, lr
 8014a96:	dd0a      	ble.n	8014aae <ai_padding_opt_init+0xae>
 8014a98:	f1bc 0f00 	cmp.w	ip, #0
 8014a9c:	daec      	bge.n	8014a78 <ai_padding_opt_init+0x78>
 8014a9e:	6985      	ldr	r5, [r0, #24]
 8014aa0:	3501      	adds	r5, #1
 8014aa2:	6185      	str	r5, [r0, #24]
 8014aa4:	e7f1      	b.n	8014a8a <ai_padding_opt_init+0x8a>
 8014aa6:	69c5      	ldr	r5, [r0, #28]
 8014aa8:	3501      	adds	r5, #1
 8014aaa:	61c5      	str	r5, [r0, #28]
 8014aac:	e7ed      	b.n	8014a8a <ai_padding_opt_init+0x8a>
 8014aae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014ab2:	bf00      	nop

08014ab4 <ai_padding_opt_phase1>:
 8014ab4:	e9d0 3206 	ldrd	r3, r2, [r0, #24]
 8014ab8:	b923      	cbnz	r3, 8014ac4 <ai_padding_opt_phase1+0x10>
 8014aba:	b17a      	cbz	r2, 8014adc <ai_padding_opt_phase1+0x28>
 8014abc:	3a01      	subs	r2, #1
 8014abe:	8483      	strh	r3, [r0, #36]	@ 0x24
 8014ac0:	61c2      	str	r2, [r0, #28]
 8014ac2:	e004      	b.n	8014ace <ai_padding_opt_phase1+0x1a>
 8014ac4:	b152      	cbz	r2, 8014adc <ai_padding_opt_phase1+0x28>
 8014ac6:	2201      	movs	r2, #1
 8014ac8:	3b01      	subs	r3, #1
 8014aca:	8482      	strh	r2, [r0, #36]	@ 0x24
 8014acc:	6183      	str	r3, [r0, #24]
 8014ace:	68c3      	ldr	r3, [r0, #12]
 8014ad0:	e9d0 1204 	ldrd	r1, r2, [r0, #16]
 8014ad4:	6003      	str	r3, [r0, #0]
 8014ad6:	e9c0 1201 	strd	r1, r2, [r0, #4]
 8014ada:	4770      	bx	lr
 8014adc:	6a03      	ldr	r3, [r0, #32]
 8014ade:	2201      	movs	r2, #1
 8014ae0:	3b01      	subs	r3, #1
 8014ae2:	8482      	strh	r2, [r0, #36]	@ 0x24
 8014ae4:	6203      	str	r3, [r0, #32]
 8014ae6:	e7f2      	b.n	8014ace <ai_padding_opt_phase1+0x1a>

08014ae8 <st_int8_avepool>:
 8014ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014aec:	b095      	sub	sp, #84	@ 0x54
 8014aee:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014af2:	4619      	mov	r1, r3
 8014af4:	f8bd 307c 	ldrh.w	r3, [sp, #124]	@ 0x7c
 8014af8:	f8bd 4094 	ldrh.w	r4, [sp, #148]	@ 0x94
 8014afc:	930a      	str	r3, [sp, #40]	@ 0x28
 8014afe:	f8bd 3084 	ldrh.w	r3, [sp, #132]	@ 0x84
 8014b02:	f8bd 5098 	ldrh.w	r5, [sp, #152]	@ 0x98
 8014b06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014b08:	f8bd 308c 	ldrh.w	r3, [sp, #140]	@ 0x8c
 8014b0c:	f8bd b078 	ldrh.w	fp, [sp, #120]	@ 0x78
 8014b10:	930c      	str	r3, [sp, #48]	@ 0x30
 8014b12:	f99d 309c 	ldrsb.w	r3, [sp, #156]	@ 0x9c
 8014b16:	f8bd c080 	ldrh.w	ip, [sp, #128]	@ 0x80
 8014b1a:	ee04 3a10 	vmov	s8, r3
 8014b1e:	f8bd 6088 	ldrh.w	r6, [sp, #136]	@ 0x88
 8014b22:	f8bd 0090 	ldrh.w	r0, [sp, #144]	@ 0x90
 8014b26:	f99d 30a0 	ldrsb.w	r3, [sp, #160]	@ 0xa0
 8014b2a:	9204      	str	r2, [sp, #16]
 8014b2c:	9405      	str	r4, [sp, #20]
 8014b2e:	b1d5      	cbz	r5, 8014b66 <st_int8_avepool+0x7e>
 8014b30:	eeb4 0a60 	vcmp.f32	s0, s1
 8014b34:	ee06 3a90 	vmov	s13, r3
 8014b38:	fb02 fa0b 	mul.w	sl, r2, fp
 8014b3c:	4613      	mov	r3, r2
 8014b3e:	2200      	movs	r2, #0
 8014b40:	ee14 7a10 	vmov	r7, s8
 8014b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b48:	ee16 ea90 	vmov	lr, s13
 8014b4c:	bf0c      	ite	eq
 8014b4e:	2301      	moveq	r3, #1
 8014b50:	4613      	movne	r3, r2
 8014b52:	4577      	cmp	r7, lr
 8014b54:	bf14      	ite	ne
 8014b56:	2300      	movne	r3, #0
 8014b58:	f003 0301 	andeq.w	r3, r3, #1
 8014b5c:	9302      	str	r3, [sp, #8]
 8014b5e:	b92c      	cbnz	r4, 8014b6c <st_int8_avepool+0x84>
 8014b60:	3201      	adds	r2, #1
 8014b62:	4295      	cmp	r5, r2
 8014b64:	dcfc      	bgt.n	8014b60 <st_int8_avepool+0x78>
 8014b66:	b015      	add	sp, #84	@ 0x54
 8014b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b6c:	eec0 5a20 	vdiv.f32	s11, s0, s1
 8014b70:	4637      	mov	r7, r6
 8014b72:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8014ce8 <st_int8_avepool+0x200>
 8014b76:	4688      	mov	r8, r1
 8014b78:	eddf 3a5c 	vldr	s7, [pc, #368]	@ 8014cec <st_int8_avepool+0x204>
 8014b7c:	462e      	mov	r6, r5
 8014b7e:	eeb0 3a44 	vmov.f32	s6, s8
 8014b82:	eef0 2a66 	vmov.f32	s5, s13
 8014b86:	fb02 f100 	mul.w	r1, r2, r0
 8014b8a:	9b05      	ldr	r3, [sp, #20]
 8014b8c:	1bc9      	subs	r1, r1, r7
 8014b8e:	fb02 f303 	mul.w	r3, r2, r3
 8014b92:	9306      	str	r3, [sp, #24]
 8014b94:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
 8014b98:	4461      	add	r1, ip
 8014b9a:	4541      	cmp	r1, r8
 8014b9c:	bfa8      	it	ge
 8014b9e:	4641      	movge	r1, r8
 8014ba0:	4689      	mov	r9, r1
 8014ba2:	9904      	ldr	r1, [sp, #16]
 8014ba4:	fb03 f101 	mul.w	r1, r3, r1
 8014ba8:	9107      	str	r1, [sp, #28]
 8014baa:	f1bb 0f00 	cmp.w	fp, #0
 8014bae:	d079      	beq.n	8014ca4 <st_int8_avepool+0x1bc>
 8014bb0:	2100      	movs	r1, #0
 8014bb2:	eef8 4ac3 	vcvt.f32.s32	s9, s6
 8014bb6:	eeb8 5ae2 	vcvt.f32.s32	s10, s5
 8014bba:	9011      	str	r0, [sp, #68]	@ 0x44
 8014bbc:	e9cd 280d 	strd	r2, r8, [sp, #52]	@ 0x34
 8014bc0:	4698      	mov	r8, r3
 8014bc2:	460b      	mov	r3, r1
 8014bc4:	e9cd c70f 	strd	ip, r7, [sp, #60]	@ 0x3c
 8014bc8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014bca:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8014bce:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014bd0:	4645      	mov	r5, r8
 8014bd2:	fb03 f202 	mul.w	r2, r3, r2
 8014bd6:	9c04      	ldr	r4, [sp, #16]
 8014bd8:	9312      	str	r3, [sp, #72]	@ 0x48
 8014bda:	1a52      	subs	r2, r2, r1
 8014bdc:	9906      	ldr	r1, [sp, #24]
 8014bde:	9613      	str	r6, [sp, #76]	@ 0x4c
 8014be0:	1858      	adds	r0, r3, r1
 8014be2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014be4:	ea22 7ce2 	bic.w	ip, r2, r2, asr #31
 8014be8:	fb0b 1000 	mla	r0, fp, r0, r1
 8014bec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8014bee:	440a      	add	r2, r1
 8014bf0:	9908      	ldr	r1, [sp, #32]
 8014bf2:	4294      	cmp	r4, r2
 8014bf4:	bfa8      	it	ge
 8014bf6:	4614      	movge	r4, r2
 8014bf8:	9a07      	ldr	r2, [sp, #28]
 8014bfa:	4462      	add	r2, ip
 8014bfc:	eba4 0e0c 	sub.w	lr, r4, ip
 8014c00:	fb0b 1202 	mla	r2, fp, r2, r1
 8014c04:	4601      	mov	r1, r0
 8014c06:	9203      	str	r2, [sp, #12]
 8014c08:	2200      	movs	r2, #0
 8014c0a:	45a9      	cmp	r9, r5
 8014c0c:	dd66      	ble.n	8014cdc <st_int8_avepool+0x1f4>
 8014c0e:	f04f 0800 	mov.w	r8, #0
 8014c12:	9b03      	ldr	r3, [sp, #12]
 8014c14:	462e      	mov	r6, r5
 8014c16:	18d7      	adds	r7, r2, r3
 8014c18:	4640      	mov	r0, r8
 8014c1a:	e9cd 5200 	strd	r5, r2, [sp]
 8014c1e:	4564      	cmp	r4, ip
 8014c20:	dd09      	ble.n	8014c36 <st_int8_avepool+0x14e>
 8014c22:	463a      	mov	r2, r7
 8014c24:	4663      	mov	r3, ip
 8014c26:	3301      	adds	r3, #1
 8014c28:	f992 5000 	ldrsb.w	r5, [r2]
 8014c2c:	445a      	add	r2, fp
 8014c2e:	429c      	cmp	r4, r3
 8014c30:	4428      	add	r0, r5
 8014c32:	d1f8      	bne.n	8014c26 <st_int8_avepool+0x13e>
 8014c34:	44f0      	add	r8, lr
 8014c36:	3601      	adds	r6, #1
 8014c38:	4457      	add	r7, sl
 8014c3a:	45b1      	cmp	r9, r6
 8014c3c:	d1ef      	bne.n	8014c1e <st_int8_avepool+0x136>
 8014c3e:	9b02      	ldr	r3, [sp, #8]
 8014c40:	e9dd 5200 	ldrd	r5, r2, [sp]
 8014c44:	bbab      	cbnz	r3, 8014cb2 <st_int8_avepool+0x1ca>
 8014c46:	ee07 0a90 	vmov	s15, r0
 8014c4a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8014c4e:	ee07 8a90 	vmov	s15, r8
 8014c52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014c56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014c5a:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8014c5e:	eeb0 7a45 	vmov.f32	s14, s10
 8014c62:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8014c66:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8014c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c6e:	fe64 7a06 	vselge.f32	s15, s8, s12
 8014c72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014c76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014c7a:	ee17 3a90 	vmov	r3, s15
 8014c7e:	f303 0307 	ssat	r3, #8, r3
 8014c82:	700b      	strb	r3, [r1, #0]
 8014c84:	3201      	adds	r2, #1
 8014c86:	3101      	adds	r1, #1
 8014c88:	455a      	cmp	r2, fp
 8014c8a:	d1be      	bne.n	8014c0a <st_int8_avepool+0x122>
 8014c8c:	9a05      	ldr	r2, [sp, #20]
 8014c8e:	46a8      	mov	r8, r5
 8014c90:	e9dd 3612 	ldrd	r3, r6, [sp, #72]	@ 0x48
 8014c94:	3301      	adds	r3, #1
 8014c96:	429a      	cmp	r2, r3
 8014c98:	dc96      	bgt.n	8014bc8 <st_int8_avepool+0xe0>
 8014c9a:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8014c9c:	e9dd 280d 	ldrd	r2, r8, [sp, #52]	@ 0x34
 8014ca0:	e9dd c70f 	ldrd	ip, r7, [sp, #60]	@ 0x3c
 8014ca4:	3201      	adds	r2, #1
 8014ca6:	4296      	cmp	r6, r2
 8014ca8:	f73f af6d 	bgt.w	8014b86 <st_int8_avepool+0x9e>
 8014cac:	b015      	add	sp, #84	@ 0x54
 8014cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014cb2:	2800      	cmp	r0, #0
 8014cb4:	db07      	blt.n	8014cc6 <st_int8_avepool+0x1de>
 8014cb6:	eb00 0068 	add.w	r0, r0, r8, asr #1
 8014cba:	fbb0 f8f8 	udiv	r8, r0, r8
 8014cbe:	f308 0307 	ssat	r3, #8, r8
 8014cc2:	700b      	strb	r3, [r1, #0]
 8014cc4:	e7de      	b.n	8014c84 <st_int8_avepool+0x19c>
 8014cc6:	f1b8 0f00 	cmp.w	r8, #0
 8014cca:	4643      	mov	r3, r8
 8014ccc:	bfb8      	it	lt
 8014cce:	f108 0301 	addlt.w	r3, r8, #1
 8014cd2:	eba0 0063 	sub.w	r0, r0, r3, asr #1
 8014cd6:	fb90 f8f8 	sdiv	r8, r0, r8
 8014cda:	e7f0      	b.n	8014cbe <st_int8_avepool+0x1d6>
 8014cdc:	9b02      	ldr	r3, [sp, #8]
 8014cde:	b913      	cbnz	r3, 8014ce6 <st_int8_avepool+0x1fe>
 8014ce0:	eef0 7a63 	vmov.f32	s15, s7
 8014ce4:	e7b9      	b.n	8014c5a <st_int8_avepool+0x172>
 8014ce6:	deff      	udf	#255	@ 0xff
 8014ce8:	befffffc 	.word	0xbefffffc
 8014cec:	7fc00000 	.word	0x7fc00000

08014cf0 <st_sssa8_ch_convolve_rank1upd>:
 8014cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cf4:	b087      	sub	sp, #28
 8014cf6:	f8bd 4040 	ldrh.w	r4, [sp, #64]	@ 0x40
 8014cfa:	f99d a048 	ldrsb.w	sl, [sp, #72]	@ 0x48
 8014cfe:	fb13 f304 	smulbb	r3, r3, r4
 8014d02:	fb13 f400 	smulbb	r4, r3, r0
 8014d06:	4613      	mov	r3, r2
 8014d08:	4608      	mov	r0, r1
 8014d0a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014d0c:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	d077      	beq.n	8014e02 <st_sssa8_ch_convolve_rank1upd+0x112>
 8014d12:	b2a4      	uxth	r4, r4
 8014d14:	f1a1 0804 	sub.w	r8, r1, #4
 8014d18:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 8014d1c:	08a7      	lsrs	r7, r4, #2
 8014d1e:	f004 0403 	and.w	r4, r4, #3
 8014d22:	eb02 0bc3 	add.w	fp, r2, r3, lsl #3
 8014d26:	f1a7 0281 	sub.w	r2, r7, #129	@ 0x81
 8014d2a:	f1a7 0380 	sub.w	r3, r7, #128	@ 0x80
 8014d2e:	1e66      	subs	r6, r4, #1
 8014d30:	f3c2 12c8 	ubfx	r2, r2, #7, #9
 8014d34:	b2b6      	uxth	r6, r6
 8014d36:	ebc2 2142 	rsb	r1, r2, r2, lsl #9
 8014d3a:	eb03 13c1 	add.w	r3, r3, r1, lsl #7
 8014d3e:	0251      	lsls	r1, r2, #9
 8014d40:	3201      	adds	r2, #1
 8014d42:	b29b      	uxth	r3, r3
 8014d44:	0252      	lsls	r2, r2, #9
 8014d46:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8014d4a:	461d      	mov	r5, r3
 8014d4c:	4633      	mov	r3, r6
 8014d4e:	9201      	str	r2, [sp, #4]
 8014d50:	1c72      	adds	r2, r6, #1
 8014d52:	9102      	str	r1, [sp, #8]
 8014d54:	9203      	str	r2, [sp, #12]
 8014d56:	2f80      	cmp	r7, #128	@ 0x80
 8014d58:	d958      	bls.n	8014e0c <st_sssa8_ch_convolve_rank1upd+0x11c>
 8014d5a:	9a02      	ldr	r2, [sp, #8]
 8014d5c:	f500 7600 	add.w	r6, r0, #512	@ 0x200
 8014d60:	f04f 0c00 	mov.w	ip, #0
 8014d64:	eb00 0e02 	add.w	lr, r0, r2
 8014d68:	e9cd 9304 	strd	r9, r3, [sp, #16]
 8014d6c:	f5a6 7900 	sub.w	r9, r6, #512	@ 0x200
 8014d70:	2200      	movs	r2, #0
 8014d72:	f859 3b04 	ldr.w	r3, [r9], #4
 8014d76:	fa2f f183 	sxtb16	r1, r3
 8014d7a:	45b1      	cmp	r9, r6
 8014d7c:	ea4f 2333 	mov.w	r3, r3, ror #8
 8014d80:	fa92 f211 	qadd16	r2, r2, r1
 8014d84:	fa2f f383 	sxtb16	r3, r3
 8014d88:	fa92 f213 	qadd16	r2, r2, r3
 8014d8c:	d1f1      	bne.n	8014d72 <st_sssa8_ch_convolve_rank1upd+0x82>
 8014d8e:	f509 7600 	add.w	r6, r9, #512	@ 0x200
 8014d92:	b213      	sxth	r3, r2
 8014d94:	4576      	cmp	r6, lr
 8014d96:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8014d9a:	449c      	add	ip, r3
 8014d9c:	d1e6      	bne.n	8014d6c <st_sssa8_ch_convolve_rank1upd+0x7c>
 8014d9e:	9a01      	ldr	r2, [sp, #4]
 8014da0:	e9dd 9304 	ldrd	r9, r3, [sp, #16]
 8014da4:	1886      	adds	r6, r0, r2
 8014da6:	4628      	mov	r0, r5
 8014da8:	b370      	cbz	r0, 8014e08 <st_sssa8_ch_convolve_rank1upd+0x118>
 8014daa:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8014dae:	2100      	movs	r1, #0
 8014db0:	f856 2b04 	ldr.w	r2, [r6], #4
 8014db4:	fa2f fe82 	sxtb16	lr, r2
 8014db8:	4286      	cmp	r6, r0
 8014dba:	ea4f 2232 	mov.w	r2, r2, ror #8
 8014dbe:	fa91 f11e 	qadd16	r1, r1, lr
 8014dc2:	fa2f f282 	sxtb16	r2, r2
 8014dc6:	fa91 f112 	qadd16	r1, r1, r2
 8014dca:	d1f1      	bne.n	8014db0 <st_sssa8_ch_convolve_rank1upd+0xc0>
 8014dcc:	b20a      	sxth	r2, r1
 8014dce:	eb02 4221 	add.w	r2, r2, r1, asr #16
 8014dd2:	4494      	add	ip, r2
 8014dd4:	b16c      	cbz	r4, 8014df2 <st_sssa8_ch_convolve_rank1upd+0x102>
 8014dd6:	f990 2000 	ldrsb.w	r2, [r0]
 8014dda:	4494      	add	ip, r2
 8014ddc:	b13b      	cbz	r3, 8014dee <st_sssa8_ch_convolve_rank1upd+0xfe>
 8014dde:	f990 2001 	ldrsb.w	r2, [r0, #1]
 8014de2:	2c02      	cmp	r4, #2
 8014de4:	4494      	add	ip, r2
 8014de6:	d002      	beq.n	8014dee <st_sssa8_ch_convolve_rank1upd+0xfe>
 8014de8:	f990 2002 	ldrsb.w	r2, [r0, #2]
 8014dec:	4494      	add	ip, r2
 8014dee:	9a03      	ldr	r2, [sp, #12]
 8014df0:	4410      	add	r0, r2
 8014df2:	f858 2f04 	ldr.w	r2, [r8, #4]!
 8014df6:	fb0c 221a 	mls	r2, ip, sl, r2
 8014dfa:	f849 2b04 	str.w	r2, [r9], #4
 8014dfe:	45d9      	cmp	r9, fp
 8014e00:	d1a9      	bne.n	8014d56 <st_sssa8_ch_convolve_rank1upd+0x66>
 8014e02:	b007      	add	sp, #28
 8014e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e08:	4630      	mov	r0, r6
 8014e0a:	e7e3      	b.n	8014dd4 <st_sssa8_ch_convolve_rank1upd+0xe4>
 8014e0c:	4606      	mov	r6, r0
 8014e0e:	f04f 0c00 	mov.w	ip, #0
 8014e12:	4638      	mov	r0, r7
 8014e14:	e7c8      	b.n	8014da8 <st_sssa8_ch_convolve_rank1upd+0xb8>
 8014e16:	bf00      	nop

08014e18 <st_sssa8_ch_fully_connected>:
 8014e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e1c:	4699      	mov	r9, r3
 8014e1e:	b097      	sub	sp, #92	@ 0x5c
 8014e20:	460d      	mov	r5, r1
 8014e22:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8014e24:	eb09 0189 	add.w	r1, r9, r9, lsl #2
 8014e28:	f99d 7088 	ldrsb.w	r7, [sp, #136]	@ 0x88
 8014e2c:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 8014e30:	f8dd b084 	ldr.w	fp, [sp, #132]	@ 0x84
 8014e34:	fa1f fe87 	uxth.w	lr, r7
 8014e38:	9212      	str	r2, [sp, #72]	@ 0x48
 8014e3a:	eb03 0a89 	add.w	sl, r3, r9, lsl #2
 8014e3e:	910d      	str	r1, [sp, #52]	@ 0x34
 8014e40:	ea4e 4e07 	orr.w	lr, lr, r7, lsl #16
 8014e44:	f99d 308c 	ldrsb.w	r3, [sp, #140]	@ 0x8c
 8014e48:	f1b9 0f00 	cmp.w	r9, #0
 8014e4c:	f000 8264 	beq.w	8015318 <st_sssa8_ch_fully_connected+0x500>
 8014e50:	ea4f 0149 	mov.w	r1, r9, lsl #1
 8014e54:	4684      	mov	ip, r0
 8014e56:	465c      	mov	r4, fp
 8014e58:	f1aa 0604 	sub.w	r6, sl, #4
 8014e5c:	eb0b 0201 	add.w	r2, fp, r1
 8014e60:	f04f 0801 	mov.w	r8, #1
 8014e64:	9203      	str	r2, [sp, #12]
 8014e66:	f934 2b02 	ldrsh.w	r2, [r4], #2
 8014e6a:	1e51      	subs	r1, r2, #1
 8014e6c:	fa08 f002 	lsl.w	r0, r8, r2
 8014e70:	fa03 f202 	lsl.w	r2, r3, r2
 8014e74:	b289      	uxth	r1, r1
 8014e76:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 8014e7a:	2914      	cmp	r1, #20
 8014e7c:	f200 81e9 	bhi.w	8015252 <st_sssa8_ch_fully_connected+0x43a>
 8014e80:	f846 2f04 	str.w	r2, [r6, #4]!
 8014e84:	9a03      	ldr	r2, [sp, #12]
 8014e86:	42a2      	cmp	r2, r4
 8014e88:	d1ed      	bne.n	8014e66 <st_sssa8_ch_fully_connected+0x4e>
 8014e8a:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 8014e8c:	ea4f 0459 	mov.w	r4, r9, lsr #1
 8014e90:	f8dd 8034 	ldr.w	r8, [sp, #52]	@ 0x34
 8014e94:	4673      	mov	r3, lr
 8014e96:	4660      	mov	r0, ip
 8014e98:	4632      	mov	r2, r6
 8014e9a:	4641      	mov	r1, r8
 8014e9c:	9700      	str	r7, [sp, #0]
 8014e9e:	f000 fb2f 	bl	8015500 <st_int8_reordered_no_shift_zero>
 8014ea2:	2c00      	cmp	r4, #0
 8014ea4:	f000 8187 	beq.w	80151b6 <st_sssa8_ch_fully_connected+0x39e>
 8014ea8:	4630      	mov	r0, r6
 8014eaa:	f1a6 0310 	sub.w	r3, r6, #16
 8014eae:	1e62      	subs	r2, r4, #1
 8014eb0:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 8014eb2:	091b      	lsrs	r3, r3, #4
 8014eb4:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8014eb6:	f106 0110 	add.w	r1, r6, #16
 8014eba:	b292      	uxth	r2, r2
 8014ebc:	3301      	adds	r3, #1
 8014ebe:	f106 0e08 	add.w	lr, r6, #8
 8014ec2:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8014ec6:	f10a 0608 	add.w	r6, sl, #8
 8014eca:	ea4f 1c03 	mov.w	ip, r3, lsl #4
 8014ece:	3702      	adds	r7, #2
 8014ed0:	920e      	str	r2, [sp, #56]	@ 0x38
 8014ed2:	4602      	mov	r2, r0
 8014ed4:	3803      	subs	r0, #3
 8014ed6:	eb08 1343 	add.w	r3, r8, r3, lsl #5
 8014eda:	f8cd e018 	str.w	lr, [sp, #24]
 8014ede:	4696      	mov	lr, r2
 8014ee0:	900f      	str	r0, [sp, #60]	@ 0x3c
 8014ee2:	f10b 0004 	add.w	r0, fp, #4
 8014ee6:	9310      	str	r3, [sp, #64]	@ 0x40
 8014ee8:	1f13      	subs	r3, r2, #4
 8014eea:	9004      	str	r0, [sp, #16]
 8014eec:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8014eee:	f8cd a050 	str.w	sl, [sp, #80]	@ 0x50
 8014ef2:	46b2      	mov	sl, r6
 8014ef4:	3008      	adds	r0, #8
 8014ef6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8014efa:	9705      	str	r7, [sp, #20]
 8014efc:	4683      	mov	fp, r0
 8014efe:	9311      	str	r3, [sp, #68]	@ 0x44
 8014f00:	9413      	str	r4, [sp, #76]	@ 0x4c
 8014f02:	f8cd c01c 	str.w	ip, [sp, #28]
 8014f06:	f8cd 9054 	str.w	r9, [sp, #84]	@ 0x54
 8014f0a:	9b06      	ldr	r3, [sp, #24]
 8014f0c:	eb05 070e 	add.w	r7, r5, lr
 8014f10:	f1be 0f0f 	cmp.w	lr, #15
 8014f14:	9703      	str	r7, [sp, #12]
 8014f16:	e953 1302 	ldrd	r1, r3, [r3, #-8]
 8014f1a:	f340 81d8 	ble.w	80152ce <st_sssa8_ch_fully_connected+0x4b6>
 8014f1e:	9a07      	ldr	r2, [sp, #28]
 8014f20:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8014f22:	18ae      	adds	r6, r5, r2
 8014f24:	460a      	mov	r2, r1
 8014f26:	6829      	ldr	r1, [r5, #0]
 8014f28:	f8d7 9000 	ldr.w	r9, [r7]
 8014f2c:	ea4f 2831 	mov.w	r8, r1, ror #8
 8014f30:	6804      	ldr	r4, [r0, #0]
 8014f32:	ea4f 2c39 	mov.w	ip, r9, ror #8
 8014f36:	fa2f f888 	sxtb16	r8, r8
 8014f3a:	fa2f f181 	sxtb16	r1, r1
 8014f3e:	fa2f fc8c 	sxtb16	ip, ip
 8014f42:	fa2f f989 	sxtb16	r9, r9
 8014f46:	fb24 2101 	smlad	r1, r4, r1, r2
 8014f4a:	fb24 3409 	smlad	r4, r4, r9, r3
 8014f4e:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8014f52:	fb29 1108 	smlad	r1, r9, r8, r1
 8014f56:	fb29 490c 	smlad	r9, r9, ip, r4
 8014f5a:	686b      	ldr	r3, [r5, #4]
 8014f5c:	687c      	ldr	r4, [r7, #4]
 8014f5e:	ea4f 2833 	mov.w	r8, r3, ror #8
 8014f62:	6882      	ldr	r2, [r0, #8]
 8014f64:	ea4f 2c34 	mov.w	ip, r4, ror #8
 8014f68:	fa2f f888 	sxtb16	r8, r8
 8014f6c:	fa2f f383 	sxtb16	r3, r3
 8014f70:	fa2f fc8c 	sxtb16	ip, ip
 8014f74:	fa2f f484 	sxtb16	r4, r4
 8014f78:	fb22 1303 	smlad	r3, r2, r3, r1
 8014f7c:	fb22 9204 	smlad	r2, r2, r4, r9
 8014f80:	f8d0 900c 	ldr.w	r9, [r0, #12]
 8014f84:	fb29 3308 	smlad	r3, r9, r8, r3
 8014f88:	fb29 290c 	smlad	r9, r9, ip, r2
 8014f8c:	68aa      	ldr	r2, [r5, #8]
 8014f8e:	68bc      	ldr	r4, [r7, #8]
 8014f90:	ea4f 2832 	mov.w	r8, r2, ror #8
 8014f94:	6901      	ldr	r1, [r0, #16]
 8014f96:	ea4f 2c34 	mov.w	ip, r4, ror #8
 8014f9a:	fa2f f888 	sxtb16	r8, r8
 8014f9e:	fa2f f282 	sxtb16	r2, r2
 8014fa2:	fa2f fc8c 	sxtb16	ip, ip
 8014fa6:	fa2f f484 	sxtb16	r4, r4
 8014faa:	fb21 3202 	smlad	r2, r1, r2, r3
 8014fae:	fb21 9304 	smlad	r3, r1, r4, r9
 8014fb2:	6941      	ldr	r1, [r0, #20]
 8014fb4:	fb21 2208 	smlad	r2, r1, r8, r2
 8014fb8:	fb21 380c 	smlad	r8, r1, ip, r3
 8014fbc:	f8d5 900c 	ldr.w	r9, [r5, #12]
 8014fc0:	3710      	adds	r7, #16
 8014fc2:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8014fc6:	3510      	adds	r5, #16
 8014fc8:	ea4f 2c39 	mov.w	ip, r9, ror #8
 8014fcc:	6981      	ldr	r1, [r0, #24]
 8014fce:	ea4f 2433 	mov.w	r4, r3, ror #8
 8014fd2:	fa2f fc8c 	sxtb16	ip, ip
 8014fd6:	fa2f f989 	sxtb16	r9, r9
 8014fda:	fa2f f383 	sxtb16	r3, r3
 8014fde:	fa2f f484 	sxtb16	r4, r4
 8014fe2:	fb21 2209 	smlad	r2, r1, r9, r2
 8014fe6:	fb21 8103 	smlad	r1, r1, r3, r8
 8014fea:	69c3      	ldr	r3, [r0, #28]
 8014fec:	3020      	adds	r0, #32
 8014fee:	fb23 220c 	smlad	r2, r3, ip, r2
 8014ff2:	fb23 1304 	smlad	r3, r3, r4, r1
 8014ff6:	42b5      	cmp	r5, r6
 8014ff8:	d195      	bne.n	8014f26 <st_sssa8_ch_fully_connected+0x10e>
 8014ffa:	9c07      	ldr	r4, [sp, #28]
 8014ffc:	4611      	mov	r1, r2
 8014ffe:	9a03      	ldr	r2, [sp, #12]
 8015000:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8015002:	46a1      	mov	r9, r4
 8015004:	4422      	add	r2, r4
 8015006:	9203      	str	r2, [sp, #12]
 8015008:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801500a:	4591      	cmp	r9, r2
 801500c:	f280 815d 	bge.w	80152ca <st_sssa8_ch_fully_connected+0x4b2>
 8015010:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015012:	4607      	mov	r7, r0
 8015014:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8015018:	eba2 0209 	sub.w	r2, r2, r9
 801501c:	900c      	str	r0, [sp, #48]	@ 0x30
 801501e:	ea4f 0c92 	mov.w	ip, r2, lsr #2
 8015022:	f10c 0201 	add.w	r2, ip, #1
 8015026:	0095      	lsls	r5, r2, #2
 8015028:	eb06 0482 	add.w	r4, r6, r2, lsl #2
 801502c:	e9cd 5208 	strd	r5, r2, [sp, #32]
 8015030:	e9cd c90a 	strd	ip, r9, [sp, #40]	@ 0x28
 8015034:	f856 5b04 	ldr.w	r5, [r6], #4
 8015038:	f858 0b04 	ldr.w	r0, [r8], #4
 801503c:	ea4f 2935 	mov.w	r9, r5, ror #8
 8015040:	683a      	ldr	r2, [r7, #0]
 8015042:	ea4f 2c30 	mov.w	ip, r0, ror #8
 8015046:	fa2f f989 	sxtb16	r9, r9
 801504a:	fa2f f585 	sxtb16	r5, r5
 801504e:	fa2f fc8c 	sxtb16	ip, ip
 8015052:	fa2f f080 	sxtb16	r0, r0
 8015056:	fb22 1105 	smlad	r1, r2, r5, r1
 801505a:	fb22 3200 	smlad	r2, r2, r0, r3
 801505e:	687b      	ldr	r3, [r7, #4]
 8015060:	3708      	adds	r7, #8
 8015062:	fb23 1109 	smlad	r1, r3, r9, r1
 8015066:	fb23 230c 	smlad	r3, r3, ip, r2
 801506a:	42b4      	cmp	r4, r6
 801506c:	d1e2      	bne.n	8015034 <st_sssa8_ch_fully_connected+0x21c>
 801506e:	9e03      	ldr	r6, [sp, #12]
 8015070:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8015072:	e9dd c90a 	ldrd	ip, r9, [sp, #40]	@ 0x28
 8015076:	e9dd 5208 	ldrd	r5, r2, [sp, #32]
 801507a:	f109 0904 	add.w	r9, r9, #4
 801507e:	442e      	add	r6, r5
 8015080:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
 8015084:	eb09 098c 	add.w	r9, r9, ip, lsl #2
 8015088:	9603      	str	r6, [sp, #12]
 801508a:	45ce      	cmp	lr, r9
 801508c:	dd37      	ble.n	80150fe <st_sssa8_ch_fully_connected+0x2e6>
 801508e:	f9b0 5000 	ldrsh.w	r5, [r0]
 8015092:	f994 6000 	ldrsb.w	r6, [r4]
 8015096:	9a03      	ldr	r2, [sp, #12]
 8015098:	fb15 1106 	smlabb	r1, r5, r6, r1
 801509c:	f992 6000 	ldrsb.w	r6, [r2]
 80150a0:	fb15 3306 	smlabb	r3, r5, r6, r3
 80150a4:	f109 0501 	add.w	r5, r9, #1
 80150a8:	4575      	cmp	r5, lr
 80150aa:	da25      	bge.n	80150f8 <st_sssa8_ch_fully_connected+0x2e0>
 80150ac:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
 80150b0:	f994 6001 	ldrsb.w	r6, [r4, #1]
 80150b4:	fb15 1106 	smlabb	r1, r5, r6, r1
 80150b8:	f992 6001 	ldrsb.w	r6, [r2, #1]
 80150bc:	fb15 3306 	smlabb	r3, r5, r6, r3
 80150c0:	f109 0502 	add.w	r5, r9, #2
 80150c4:	4575      	cmp	r5, lr
 80150c6:	da17      	bge.n	80150f8 <st_sssa8_ch_fully_connected+0x2e0>
 80150c8:	f9b0 5004 	ldrsh.w	r5, [r0, #4]
 80150cc:	f994 6002 	ldrsb.w	r6, [r4, #2]
 80150d0:	fb15 1106 	smlabb	r1, r5, r6, r1
 80150d4:	f992 6002 	ldrsb.w	r6, [r2, #2]
 80150d8:	fb15 3306 	smlabb	r3, r5, r6, r3
 80150dc:	f109 0503 	add.w	r5, r9, #3
 80150e0:	4575      	cmp	r5, lr
 80150e2:	da09      	bge.n	80150f8 <st_sssa8_ch_fully_connected+0x2e0>
 80150e4:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 80150e8:	f992 5003 	ldrsb.w	r5, [r2, #3]
 80150ec:	fb10 3305 	smlabb	r3, r0, r5, r3
 80150f0:	f994 5003 	ldrsb.w	r5, [r4, #3]
 80150f4:	fb10 1105 	smlabb	r1, r0, r5, r1
 80150f8:	ebae 0909 	sub.w	r9, lr, r9
 80150fc:	444c      	add	r4, r9
 80150fe:	9a04      	ldr	r2, [sp, #16]
 8015100:	f85b 7c08 	ldr.w	r7, [fp, #-8]
 8015104:	f932 5c04 	ldrsh.w	r5, [r2, #-4]
 8015108:	f85a 6c08 	ldr.w	r6, [sl, #-8]
 801510c:	2d15      	cmp	r5, #21
 801510e:	f340 80b5 	ble.w	801527c <st_sssa8_ch_fully_connected+0x464>
 8015112:	1ea8      	subs	r0, r5, #2
 8015114:	2201      	movs	r2, #1
 8015116:	3d01      	subs	r5, #1
 8015118:	fa02 f000 	lsl.w	r0, r2, r0
 801511c:	fb51 0007 	smmla	r0, r1, r7, r0
 8015120:	4128      	asrs	r0, r5
 8015122:	4430      	add	r0, r6
 8015124:	f300 0107 	ssat	r1, #8, r0
 8015128:	b249      	sxtb	r1, r1
 801512a:	9a05      	ldr	r2, [sp, #20]
 801512c:	f802 1c02 	strb.w	r1, [r2, #-2]
 8015130:	9a04      	ldr	r2, [sp, #16]
 8015132:	f932 5c02 	ldrsh.w	r5, [r2, #-2]
 8015136:	2d15      	cmp	r5, #21
 8015138:	f340 8092 	ble.w	8015260 <st_sssa8_ch_fully_connected+0x448>
 801513c:	1ea8      	subs	r0, r5, #2
 801513e:	2201      	movs	r2, #1
 8015140:	3d01      	subs	r5, #1
 8015142:	f85b 1c04 	ldr.w	r1, [fp, #-4]
 8015146:	fa02 f000 	lsl.w	r0, r2, r0
 801514a:	fb53 0301 	smmla	r3, r3, r1, r0
 801514e:	f85a 1c04 	ldr.w	r1, [sl, #-4]
 8015152:	412b      	asrs	r3, r5
 8015154:	440b      	add	r3, r1
 8015156:	f303 0307 	ssat	r3, #8, r3
 801515a:	b25b      	sxtb	r3, r3
 801515c:	9a05      	ldr	r2, [sp, #20]
 801515e:	eb04 050e 	add.w	r5, r4, lr
 8015162:	9904      	ldr	r1, [sp, #16]
 8015164:	f10b 0b08 	add.w	fp, fp, #8
 8015168:	f802 3c01 	strb.w	r3, [r2, #-1]
 801516c:	3202      	adds	r2, #2
 801516e:	9b06      	ldr	r3, [sp, #24]
 8015170:	3104      	adds	r1, #4
 8015172:	9205      	str	r2, [sp, #20]
 8015174:	f10a 0a08 	add.w	sl, sl, #8
 8015178:	3308      	adds	r3, #8
 801517a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801517c:	9104      	str	r1, [sp, #16]
 801517e:	429a      	cmp	r2, r3
 8015180:	9306      	str	r3, [sp, #24]
 8015182:	f47f aec2 	bne.w	8014f0a <st_sssa8_ch_fully_connected+0xf2>
 8015186:	f8dd 9054 	ldr.w	r9, [sp, #84]	@ 0x54
 801518a:	e9dd 4a13 	ldrd	r4, sl, [sp, #76]	@ 0x4c
 801518e:	e9dd 3b20 	ldrd	r3, fp, [sp, #128]	@ 0x80
 8015192:	f019 0f01 	tst.w	r9, #1
 8015196:	eb0a 0ac4 	add.w	sl, sl, r4, lsl #3
 801519a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801519e:	eb0b 0b84 	add.w	fp, fp, r4, lsl #2
 80151a2:	9320      	str	r3, [sp, #128]	@ 0x80
 80151a4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80151a6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80151aa:	9324      	str	r3, [sp, #144]	@ 0x90
 80151ac:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 80151ae:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 80151b2:	9325      	str	r3, [sp, #148]	@ 0x94
 80151b4:	d049      	beq.n	801524a <st_sssa8_ch_fully_connected+0x432>
 80151b6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80151b8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80151ba:	0896      	lsrs	r6, r2, #2
 80151bc:	681b      	ldr	r3, [r3, #0]
 80151be:	f000 80b4 	beq.w	801532a <st_sssa8_ch_fully_connected+0x512>
 80151c2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
 80151c6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80151c8:	f855 2b04 	ldr.w	r2, [r5], #4
 80151cc:	3008      	adds	r0, #8
 80151ce:	f850 cc08 	ldr.w	ip, [r0, #-8]
 80151d2:	ea4f 2132 	mov.w	r1, r2, ror #8
 80151d6:	f850 4c04 	ldr.w	r4, [r0, #-4]
 80151da:	fa2f f282 	sxtb16	r2, r2
 80151de:	fa2f f181 	sxtb16	r1, r1
 80151e2:	fb2c 3302 	smlad	r3, ip, r2, r3
 80151e6:	fb24 3301 	smlad	r3, r4, r1, r3
 80151ea:	42bd      	cmp	r5, r7
 80151ec:	d1ec      	bne.n	80151c8 <st_sssa8_ch_fully_connected+0x3b0>
 80151ee:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80151f0:	eb02 02c6 	add.w	r2, r2, r6, lsl #3
 80151f4:	920d      	str	r2, [sp, #52]	@ 0x34
 80151f6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80151f8:	f012 0203 	ands.w	r2, r2, #3
 80151fc:	d013      	beq.n	8015226 <st_sssa8_ch_fully_connected+0x40e>
 80151fe:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8015200:	2a01      	cmp	r2, #1
 8015202:	f997 1000 	ldrsb.w	r1, [r7]
 8015206:	8820      	ldrh	r0, [r4, #0]
 8015208:	fb10 3301 	smlabb	r3, r0, r1, r3
 801520c:	d00b      	beq.n	8015226 <st_sssa8_ch_fully_connected+0x40e>
 801520e:	f997 1001 	ldrsb.w	r1, [r7, #1]
 8015212:	2a02      	cmp	r2, #2
 8015214:	8860      	ldrh	r0, [r4, #2]
 8015216:	fb10 3301 	smlabb	r3, r0, r1, r3
 801521a:	d004      	beq.n	8015226 <st_sssa8_ch_fully_connected+0x40e>
 801521c:	f997 2002 	ldrsb.w	r2, [r7, #2]
 8015220:	88a1      	ldrh	r1, [r4, #4]
 8015222:	fb11 3302 	smlabb	r3, r1, r2, r3
 8015226:	f9bb 2000 	ldrsh.w	r2, [fp]
 801522a:	9920      	ldr	r1, [sp, #128]	@ 0x80
 801522c:	2a15      	cmp	r2, #21
 801522e:	f8da 0000 	ldr.w	r0, [sl]
 8015232:	6809      	ldr	r1, [r1, #0]
 8015234:	dc60      	bgt.n	80152f8 <st_sssa8_ch_fully_connected+0x4e0>
 8015236:	2a00      	cmp	r2, #0
 8015238:	dd4e      	ble.n	80152d8 <st_sssa8_ch_fully_connected+0x4c0>
 801523a:	005b      	lsls	r3, r3, #1
 801523c:	fb53 0301 	smmla	r3, r3, r1, r0
 8015240:	4113      	asrs	r3, r2
 8015242:	f303 0307 	ssat	r3, #8, r3
 8015246:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8015248:	7013      	strb	r3, [r2, #0]
 801524a:	2000      	movs	r0, #0
 801524c:	b017      	add	sp, #92	@ 0x5c
 801524e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015252:	9a03      	ldr	r2, [sp, #12]
 8015254:	f846 3f04 	str.w	r3, [r6, #4]!
 8015258:	42a2      	cmp	r2, r4
 801525a:	f47f ae04 	bne.w	8014e66 <st_sssa8_ch_fully_connected+0x4e>
 801525e:	e614      	b.n	8014e8a <st_sssa8_ch_fully_connected+0x72>
 8015260:	2d00      	cmp	r5, #0
 8015262:	dd15      	ble.n	8015290 <st_sssa8_ch_fully_connected+0x478>
 8015264:	f85b 1c04 	ldr.w	r1, [fp, #-4]
 8015268:	005b      	lsls	r3, r3, #1
 801526a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801526e:	fb53 0301 	smmla	r3, r3, r1, r0
 8015272:	412b      	asrs	r3, r5
 8015274:	f303 0307 	ssat	r3, #8, r3
 8015278:	b25b      	sxtb	r3, r3
 801527a:	e76f      	b.n	801515c <st_sssa8_ch_fully_connected+0x344>
 801527c:	2d00      	cmp	r5, #0
 801527e:	dd17      	ble.n	80152b0 <st_sssa8_ch_fully_connected+0x498>
 8015280:	0049      	lsls	r1, r1, #1
 8015282:	fb51 6107 	smmla	r1, r1, r7, r6
 8015286:	4129      	asrs	r1, r5
 8015288:	f301 0107 	ssat	r1, #8, r1
 801528c:	b249      	sxtb	r1, r1
 801528e:	e74c      	b.n	801512a <st_sssa8_ch_fully_connected+0x312>
 8015290:	f1c5 0501 	rsb	r5, r5, #1
 8015294:	40ab      	lsls	r3, r5
 8015296:	f303 031f 	ssat	r3, #32, r3
 801529a:	f85b 1c04 	ldr.w	r1, [fp, #-4]
 801529e:	fb53 f111 	smmulr	r1, r3, r1
 80152a2:	f85a 3c04 	ldr.w	r3, [sl, #-4]
 80152a6:	440b      	add	r3, r1
 80152a8:	f303 0307 	ssat	r3, #8, r3
 80152ac:	b25b      	sxtb	r3, r3
 80152ae:	e755      	b.n	801515c <st_sssa8_ch_fully_connected+0x344>
 80152b0:	f1c5 0001 	rsb	r0, r5, #1
 80152b4:	fa01 f000 	lsl.w	r0, r1, r0
 80152b8:	f300 001f 	ssat	r0, #32, r0
 80152bc:	fb50 f017 	smmulr	r0, r0, r7
 80152c0:	4430      	add	r0, r6
 80152c2:	f300 0107 	ssat	r1, #8, r0
 80152c6:	b249      	sxtb	r1, r1
 80152c8:	e72f      	b.n	801512a <st_sssa8_ch_fully_connected+0x312>
 80152ca:	4634      	mov	r4, r6
 80152cc:	e6dd      	b.n	801508a <st_sssa8_ch_fully_connected+0x272>
 80152ce:	462e      	mov	r6, r5
 80152d0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80152d2:	f04f 0900 	mov.w	r9, #0
 80152d6:	e697      	b.n	8015008 <st_sssa8_ch_fully_connected+0x1f0>
 80152d8:	f1c2 0201 	rsb	r2, r2, #1
 80152dc:	4093      	lsls	r3, r2
 80152de:	f303 031f 	ssat	r3, #32, r3
 80152e2:	fb53 f311 	smmulr	r3, r3, r1
 80152e6:	4403      	add	r3, r0
 80152e8:	f303 0307 	ssat	r3, #8, r3
 80152ec:	2000      	movs	r0, #0
 80152ee:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 80152f0:	7013      	strb	r3, [r2, #0]
 80152f2:	b017      	add	sp, #92	@ 0x5c
 80152f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152f8:	1e95      	subs	r5, r2, #2
 80152fa:	2401      	movs	r4, #1
 80152fc:	3a01      	subs	r2, #1
 80152fe:	40ac      	lsls	r4, r5
 8015300:	fb53 4301 	smmla	r3, r3, r1, r4
 8015304:	4113      	asrs	r3, r2
 8015306:	4403      	add	r3, r0
 8015308:	f303 0307 	ssat	r3, #8, r3
 801530c:	2000      	movs	r0, #0
 801530e:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8015310:	7013      	strb	r3, [r2, #0]
 8015312:	b017      	add	sp, #92	@ 0x5c
 8015314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015318:	4673      	mov	r3, lr
 801531a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801531c:	9700      	str	r7, [sp, #0]
 801531e:	f000 f8ef 	bl	8015500 <st_int8_reordered_no_shift_zero>
 8015322:	2000      	movs	r0, #0
 8015324:	b017      	add	sp, #92	@ 0x5c
 8015326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801532a:	462f      	mov	r7, r5
 801532c:	e763      	b.n	80151f6 <st_sssa8_ch_fully_connected+0x3de>
 801532e:	bf00      	nop

08015330 <st_int8_copy>:
 8015330:	4288      	cmp	r0, r1
 8015332:	d00e      	beq.n	8015352 <st_int8_copy+0x22>
 8015334:	b16a      	cbz	r2, 8015352 <st_int8_copy+0x22>
 8015336:	4288      	cmp	r0, r1
 8015338:	eb00 0302 	add.w	r3, r0, r2
 801533c:	d20a      	bcs.n	8015354 <st_int8_copy+0x24>
 801533e:	4299      	cmp	r1, r3
 8015340:	d208      	bcs.n	8015354 <st_int8_copy+0x24>
 8015342:	440a      	add	r2, r1
 8015344:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 8015348:	4298      	cmp	r0, r3
 801534a:	f802 1d01 	strb.w	r1, [r2, #-1]!
 801534e:	d1f9      	bne.n	8015344 <st_int8_copy+0x14>
 8015350:	4770      	bx	lr
 8015352:	4770      	bx	lr
 8015354:	2a03      	cmp	r2, #3
 8015356:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801535a:	d81b      	bhi.n	8015394 <st_int8_copy+0x64>
 801535c:	1e54      	subs	r4, r2, #1
 801535e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8015362:	f801 3b01 	strb.w	r3, [r1], #1
 8015366:	b19c      	cbz	r4, 8015390 <st_int8_copy+0x60>
 8015368:	f810 3b01 	ldrb.w	r3, [r0], #1
 801536c:	f801 3b01 	strb.w	r3, [r1], #1
 8015370:	2a02      	cmp	r2, #2
 8015372:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015376:	bf18      	it	ne
 8015378:	2200      	movne	r2, #0
 801537a:	2c01      	cmp	r4, #1
 801537c:	d008      	beq.n	8015390 <st_int8_copy+0x60>
 801537e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8015382:	f801 3b01 	strb.w	r3, [r1], #1
 8015386:	b11a      	cbz	r2, 8015390 <st_int8_copy+0x60>
 8015388:	f810 3b01 	ldrb.w	r3, [r0], #1
 801538c:	f801 3b01 	strb.w	r3, [r1], #1
 8015390:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015394:	f001 0e03 	and.w	lr, r1, #3
 8015398:	f000 0803 	and.w	r8, r0, #3
 801539c:	f1ce 0304 	rsb	r3, lr, #4
 80153a0:	eba2 0c03 	sub.w	ip, r2, r3
 80153a4:	f1ce 0203 	rsb	r2, lr, #3
 80153a8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80153ac:	f801 3b01 	strb.w	r3, [r1], #1
 80153b0:	b182      	cbz	r2, 80153d4 <st_int8_copy+0xa4>
 80153b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80153b6:	f801 3b01 	strb.w	r3, [r1], #1
 80153ba:	2a01      	cmp	r2, #1
 80153bc:	d00a      	beq.n	80153d4 <st_int8_copy+0xa4>
 80153be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80153c2:	f801 3b01 	strb.w	r3, [r1], #1
 80153c6:	f1be 0f01 	cmp.w	lr, #1
 80153ca:	d003      	beq.n	80153d4 <st_int8_copy+0xa4>
 80153cc:	f810 3b01 	ldrb.w	r3, [r0], #1
 80153d0:	f801 3b01 	strb.w	r3, [r1], #1
 80153d4:	45c6      	cmp	lr, r8
 80153d6:	d02a      	beq.n	801542e <st_int8_copy+0xfe>
 80153d8:	ea5f 121c 	movs.w	r2, ip, lsr #4
 80153dc:	d00a      	beq.n	80153f4 <st_int8_copy+0xc4>
 80153de:	f850 3b04 	ldr.w	r3, [r0], #4
 80153e2:	f850 4b04 	ldr.w	r4, [r0], #4
 80153e6:	f850 5b04 	ldr.w	r5, [r0], #4
 80153ea:	f850 6b04 	ldr.w	r6, [r0], #4
 80153ee:	c178      	stmia	r1!, {r3, r4, r5, r6}
 80153f0:	3a01      	subs	r2, #1
 80153f2:	d1f4      	bne.n	80153de <st_int8_copy+0xae>
 80153f4:	f01c 0f08 	tst.w	ip, #8
 80153f8:	d004      	beq.n	8015404 <st_int8_copy+0xd4>
 80153fa:	f850 3b04 	ldr.w	r3, [r0], #4
 80153fe:	f850 4b04 	ldr.w	r4, [r0], #4
 8015402:	c118      	stmia	r1!, {r3, r4}
 8015404:	f01c 0f04 	tst.w	ip, #4
 8015408:	d003      	beq.n	8015412 <st_int8_copy+0xe2>
 801540a:	f850 3b04 	ldr.w	r3, [r0], #4
 801540e:	f841 3b04 	str.w	r3, [r1], #4
 8015412:	f01c 0f02 	tst.w	ip, #2
 8015416:	d003      	beq.n	8015420 <st_int8_copy+0xf0>
 8015418:	f830 3b02 	ldrh.w	r3, [r0], #2
 801541c:	f821 3b02 	strh.w	r3, [r1], #2
 8015420:	f01c 0f01 	tst.w	ip, #1
 8015424:	d0b4      	beq.n	8015390 <st_int8_copy+0x60>
 8015426:	7803      	ldrb	r3, [r0, #0]
 8015428:	700b      	strb	r3, [r1, #0]
 801542a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801542e:	ea5f 199c 	movs.w	r9, ip, lsr #6
 8015432:	d00e      	beq.n	8015452 <st_int8_copy+0x122>
 8015434:	4688      	mov	r8, r1
 8015436:	4686      	mov	lr, r0
 8015438:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 801543c:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8015440:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8015444:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8015448:	f1b9 0901 	subs.w	r9, r9, #1
 801544c:	4641      	mov	r1, r8
 801544e:	4670      	mov	r0, lr
 8015450:	d1f0      	bne.n	8015434 <st_int8_copy+0x104>
 8015452:	f01c 0f20 	tst.w	ip, #32
 8015456:	d007      	beq.n	8015468 <st_int8_copy+0x138>
 8015458:	4688      	mov	r8, r1
 801545a:	4686      	mov	lr, r0
 801545c:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8015460:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8015464:	4641      	mov	r1, r8
 8015466:	4670      	mov	r0, lr
 8015468:	f01c 0f10 	tst.w	ip, #16
 801546c:	d001      	beq.n	8015472 <st_int8_copy+0x142>
 801546e:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 8015470:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8015472:	f01c 0f08 	tst.w	ip, #8
 8015476:	d0c5      	beq.n	8015404 <st_int8_copy+0xd4>
 8015478:	c818      	ldmia	r0!, {r3, r4}
 801547a:	c118      	stmia	r1!, {r3, r4}
 801547c:	e7c2      	b.n	8015404 <st_int8_copy+0xd4>
 801547e:	bf00      	nop

08015480 <st_int8_fill>:
 8015480:	fa5f fc80 	uxtb.w	ip, r0
 8015484:	0203      	lsls	r3, r0, #8
 8015486:	ea4c 6c00 	orr.w	ip, ip, r0, lsl #24
 801548a:	b29b      	uxth	r3, r3
 801548c:	ea4c 0c03 	orr.w	ip, ip, r3
 8015490:	0403      	lsls	r3, r0, #16
 8015492:	b410      	push	{r4}
 8015494:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8015498:	078c      	lsls	r4, r1, #30
 801549a:	ea4c 0c03 	orr.w	ip, ip, r3
 801549e:	d006      	beq.n	80154ae <st_int8_fill+0x2e>
 80154a0:	b35a      	cbz	r2, 80154fa <st_int8_fill+0x7a>
 80154a2:	f801 0b01 	strb.w	r0, [r1], #1
 80154a6:	078b      	lsls	r3, r1, #30
 80154a8:	f102 32ff 	add.w	r2, r2, #4294967295	@ 0xffffffff
 80154ac:	d1f8      	bne.n	80154a0 <st_int8_fill+0x20>
 80154ae:	0913      	lsrs	r3, r2, #4
 80154b0:	f3c2 0481 	ubfx	r4, r2, #2, #2
 80154b4:	f002 0203 	and.w	r2, r2, #3
 80154b8:	b14b      	cbz	r3, 80154ce <st_int8_fill+0x4e>
 80154ba:	f841 cb04 	str.w	ip, [r1], #4
 80154be:	f841 cb04 	str.w	ip, [r1], #4
 80154c2:	f841 cb04 	str.w	ip, [r1], #4
 80154c6:	f841 cb04 	str.w	ip, [r1], #4
 80154ca:	3b01      	subs	r3, #1
 80154cc:	d1f5      	bne.n	80154ba <st_int8_fill+0x3a>
 80154ce:	b14c      	cbz	r4, 80154e4 <st_int8_fill+0x64>
 80154d0:	f841 cb04 	str.w	ip, [r1], #4
 80154d4:	2c01      	cmp	r4, #1
 80154d6:	d005      	beq.n	80154e4 <st_int8_fill+0x64>
 80154d8:	f841 cb04 	str.w	ip, [r1], #4
 80154dc:	2c02      	cmp	r4, #2
 80154de:	d001      	beq.n	80154e4 <st_int8_fill+0x64>
 80154e0:	f841 cb04 	str.w	ip, [r1], #4
 80154e4:	b14a      	cbz	r2, 80154fa <st_int8_fill+0x7a>
 80154e6:	f801 0b01 	strb.w	r0, [r1], #1
 80154ea:	2a01      	cmp	r2, #1
 80154ec:	d005      	beq.n	80154fa <st_int8_fill+0x7a>
 80154ee:	f801 0b01 	strb.w	r0, [r1], #1
 80154f2:	2a02      	cmp	r2, #2
 80154f4:	d001      	beq.n	80154fa <st_int8_fill+0x7a>
 80154f6:	f801 0b01 	strb.w	r0, [r1], #1
 80154fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80154fe:	4770      	bx	lr

08015500 <st_int8_reordered_no_shift_zero>:
 8015500:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015502:	0897      	lsrs	r7, r2, #2
 8015504:	f9bd 6014 	ldrsh.w	r6, [sp, #20]
 8015508:	d02d      	beq.n	8015566 <st_int8_reordered_no_shift_zero+0x66>
 801550a:	eb00 0587 	add.w	r5, r0, r7, lsl #2
 801550e:	468e      	mov	lr, r1
 8015510:	f850 cb04 	ldr.w	ip, [r0], #4
 8015514:	fa2f f49c 	sxtb16	r4, ip, ror #8
 8015518:	fad4 f403 	ssub16	r4, r4, r3
 801551c:	fa2f fc8c 	sxtb16	ip, ip
 8015520:	fadc fc03 	ssub16	ip, ip, r3
 8015524:	4285      	cmp	r5, r0
 8015526:	f8ce c000 	str.w	ip, [lr]
 801552a:	f8ce 4004 	str.w	r4, [lr, #4]
 801552e:	f10e 0e08 	add.w	lr, lr, #8
 8015532:	d1ed      	bne.n	8015510 <st_int8_reordered_no_shift_zero+0x10>
 8015534:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 8015538:	f012 0203 	ands.w	r2, r2, #3
 801553c:	d012      	beq.n	8015564 <st_int8_reordered_no_shift_zero+0x64>
 801553e:	f995 0000 	ldrsb.w	r0, [r5]
 8015542:	b273      	sxtb	r3, r6
 8015544:	2a01      	cmp	r2, #1
 8015546:	eba0 0003 	sub.w	r0, r0, r3
 801554a:	8008      	strh	r0, [r1, #0]
 801554c:	d00a      	beq.n	8015564 <st_int8_reordered_no_shift_zero+0x64>
 801554e:	f995 0001 	ldrsb.w	r0, [r5, #1]
 8015552:	2a02      	cmp	r2, #2
 8015554:	eba0 0003 	sub.w	r0, r0, r3
 8015558:	8048      	strh	r0, [r1, #2]
 801555a:	d003      	beq.n	8015564 <st_int8_reordered_no_shift_zero+0x64>
 801555c:	f995 2002 	ldrsb.w	r2, [r5, #2]
 8015560:	1ad3      	subs	r3, r2, r3
 8015562:	808b      	strh	r3, [r1, #4]
 8015564:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015566:	4605      	mov	r5, r0
 8015568:	e7e6      	b.n	8015538 <st_int8_reordered_no_shift_zero+0x38>
 801556a:	bf00      	nop

0801556c <st_sssa8_ch_nn_mat_mult_kernel_single_opt>:
 801556c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015570:	b093      	sub	sp, #76	@ 0x4c
 8015572:	f8bd c074 	ldrh.w	ip, [sp, #116]	@ 0x74
 8015576:	9104      	str	r1, [sp, #16]
 8015578:	4611      	mov	r1, r2
 801557a:	f89d 2088 	ldrb.w	r2, [sp, #136]	@ 0x88
 801557e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015580:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8015584:	f8bd e078 	ldrh.w	lr, [sp, #120]	@ 0x78
 8015588:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 801558a:	9002      	str	r0, [sp, #8]
 801558c:	2a00      	cmp	r2, #0
 801558e:	f000 8173 	beq.w	8015878 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x30c>
 8015592:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8015594:	b280      	uxth	r0, r0
 8015596:	eb04 0b00 	add.w	fp, r4, r0
 801559a:	2b00      	cmp	r3, #0
 801559c:	f000 80d6 	beq.w	801574c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1e0>
 80155a0:	0040      	lsls	r0, r0, #1
 80155a2:	1e5e      	subs	r6, r3, #1
 80155a4:	f101 0710 	add.w	r7, r1, #16
 80155a8:	46a2      	mov	sl, r4
 80155aa:	9005      	str	r0, [sp, #20]
 80155ac:	ea4f 009e 	mov.w	r0, lr, lsr #2
 80155b0:	b2b6      	uxth	r6, r6
 80155b2:	9423      	str	r4, [sp, #140]	@ 0x8c
 80155b4:	4605      	mov	r5, r0
 80155b6:	f00e 0003 	and.w	r0, lr, #3
 80155ba:	eb07 06c6 	add.w	r6, r7, r6, lsl #3
 80155be:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
 80155c0:	9003      	str	r0, [sp, #12]
 80155c2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80155c4:	3704      	adds	r7, #4
 80155c6:	9501      	str	r5, [sp, #4]
 80155c8:	f100 0908 	add.w	r9, r0, #8
 80155cc:	9821      	ldr	r0, [sp, #132]	@ 0x84
 80155ce:	9606      	str	r6, [sp, #24]
 80155d0:	f101 0608 	add.w	r6, r1, #8
 80155d4:	f100 0808 	add.w	r8, r0, #8
 80155d8:	0128      	lsls	r0, r5, #4
 80155da:	9d04      	ldr	r5, [sp, #16]
 80155dc:	9007      	str	r0, [sp, #28]
 80155de:	9801      	ldr	r0, [sp, #4]
 80155e0:	9c03      	ldr	r4, [sp, #12]
 80155e2:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 80155e6:	9d02      	ldr	r5, [sp, #8]
 80155e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80155ea:	9008      	str	r0, [sp, #32]
 80155ec:	9803      	ldr	r0, [sp, #12]
 80155ee:	0080      	lsls	r0, r0, #2
 80155f0:	e9cd 1c0b 	strd	r1, ip, [sp, #44]	@ 0x2c
 80155f4:	9009      	str	r0, [sp, #36]	@ 0x24
 80155f6:	e9cd e20d 	strd	lr, r2, [sp, #52]	@ 0x34
 80155fa:	f856 3c08 	ldr.w	r3, [r6, #-8]
 80155fe:	9311      	str	r3, [sp, #68]	@ 0x44
 8015600:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8015604:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8015606:	9311      	str	r3, [sp, #68]	@ 0x44
 8015608:	9b01      	ldr	r3, [sp, #4]
 801560a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801560c:	2b00      	cmp	r3, #0
 801560e:	f000 8131 	beq.w	8015874 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x308>
 8015612:	469e      	mov	lr, r3
 8015614:	9804      	ldr	r0, [sp, #16]
 8015616:	462b      	mov	r3, r5
 8015618:	e9cd 4602 	strd	r4, r6, [sp, #8]
 801561c:	460c      	mov	r4, r1
 801561e:	4616      	mov	r6, r2
 8015620:	f8d0 c000 	ldr.w	ip, [r0]
 8015624:	6819      	ldr	r1, [r3, #0]
 8015626:	fb21 410c 	smlad	r1, r1, ip, r4
 801562a:	685a      	ldr	r2, [r3, #4]
 801562c:	fb22 620c 	smlad	r2, r2, ip, r6
 8015630:	f8d0 c004 	ldr.w	ip, [r0, #4]
 8015634:	3310      	adds	r3, #16
 8015636:	f853 4c08 	ldr.w	r4, [r3, #-8]
 801563a:	3008      	adds	r0, #8
 801563c:	f853 6c04 	ldr.w	r6, [r3, #-4]
 8015640:	fb24 140c 	smlad	r4, r4, ip, r1
 8015644:	fb26 260c 	smlad	r6, r6, ip, r2
 8015648:	f1be 0e01 	subs.w	lr, lr, #1
 801564c:	d1e8      	bne.n	8015620 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0xb4>
 801564e:	9b07      	ldr	r3, [sp, #28]
 8015650:	4621      	mov	r1, r4
 8015652:	4632      	mov	r2, r6
 8015654:	9c02      	ldr	r4, [sp, #8]
 8015656:	441d      	add	r5, r3
 8015658:	9e03      	ldr	r6, [sp, #12]
 801565a:	9b08      	ldr	r3, [sp, #32]
 801565c:	b30c      	cbz	r4, 80156a2 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x136>
 801565e:	f9b3 0000 	ldrsh.w	r0, [r3]
 8015662:	2c01      	cmp	r4, #1
 8015664:	f8b5 c000 	ldrh.w	ip, [r5]
 8015668:	fb10 110c 	smlabb	r1, r0, ip, r1
 801566c:	f8b5 c002 	ldrh.w	ip, [r5, #2]
 8015670:	fb1c 2200 	smlabb	r2, ip, r0, r2
 8015674:	d013      	beq.n	801569e <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x132>
 8015676:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
 801567a:	2c02      	cmp	r4, #2
 801567c:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 8015680:	fb10 110c 	smlabb	r1, r0, ip, r1
 8015684:	f8b5 c006 	ldrh.w	ip, [r5, #6]
 8015688:	fb1c 2200 	smlabb	r2, ip, r0, r2
 801568c:	d007      	beq.n	801569e <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x132>
 801568e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8015692:	8928      	ldrh	r0, [r5, #8]
 8015694:	fb10 1103 	smlabb	r1, r0, r3, r1
 8015698:	8968      	ldrh	r0, [r5, #10]
 801569a:	fb13 2200 	smlabb	r2, r3, r0, r2
 801569e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80156a0:	441d      	add	r5, r3
 80156a2:	f937 0c04 	ldrsh.w	r0, [r7, #-4]
 80156a6:	f859 ec08 	ldr.w	lr, [r9, #-8]
 80156aa:	2815      	cmp	r0, #21
 80156ac:	f858 cc08 	ldr.w	ip, [r8, #-8]
 80156b0:	f340 80a5 	ble.w	80157fe <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x292>
 80156b4:	1e83      	subs	r3, r0, #2
 80156b6:	3801      	subs	r0, #1
 80156b8:	9002      	str	r0, [sp, #8]
 80156ba:	2001      	movs	r0, #1
 80156bc:	fa00 f303 	lsl.w	r3, r0, r3
 80156c0:	fb51 330e 	smmla	r3, r1, lr, r3
 80156c4:	9902      	ldr	r1, [sp, #8]
 80156c6:	410b      	asrs	r3, r1
 80156c8:	4463      	add	r3, ip
 80156ca:	f303 0307 	ssat	r3, #8, r3
 80156ce:	b25b      	sxtb	r3, r3
 80156d0:	f88a 3000 	strb.w	r3, [sl]
 80156d4:	f937 0c02 	ldrsh.w	r0, [r7, #-2]
 80156d8:	2815      	cmp	r0, #21
 80156da:	f340 80a0 	ble.w	801581e <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2b2>
 80156de:	1e81      	subs	r1, r0, #2
 80156e0:	2301      	movs	r3, #1
 80156e2:	3801      	subs	r0, #1
 80156e4:	fa03 f101 	lsl.w	r1, r3, r1
 80156e8:	f859 3c04 	ldr.w	r3, [r9, #-4]
 80156ec:	fb52 1203 	smmla	r2, r2, r3, r1
 80156f0:	f858 3c04 	ldr.w	r3, [r8, #-4]
 80156f4:	4102      	asrs	r2, r0
 80156f6:	4413      	add	r3, r2
 80156f8:	f303 0307 	ssat	r3, #8, r3
 80156fc:	b25b      	sxtb	r3, r3
 80156fe:	f88b 3000 	strb.w	r3, [fp]
 8015702:	3608      	adds	r6, #8
 8015704:	9b05      	ldr	r3, [sp, #20]
 8015706:	3704      	adds	r7, #4
 8015708:	f109 0908 	add.w	r9, r9, #8
 801570c:	f108 0808 	add.w	r8, r8, #8
 8015710:	449a      	add	sl, r3
 8015712:	449b      	add	fp, r3
 8015714:	9b06      	ldr	r3, [sp, #24]
 8015716:	429e      	cmp	r6, r3
 8015718:	f47f af6f 	bne.w	80155fa <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x8e>
 801571c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801571e:	9805      	ldr	r0, [sp, #20]
 8015720:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 8015722:	9502      	str	r5, [sp, #8]
 8015724:	fb03 4400 	mla	r4, r3, r0, r4
 8015728:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 801572a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 801572e:	901f      	str	r0, [sp, #124]	@ 0x7c
 8015730:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8015732:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8015736:	e9dd 1c0b 	ldrd	r1, ip, [sp, #44]	@ 0x2c
 801573a:	9020      	str	r0, [sp, #128]	@ 0x80
 801573c:	9821      	ldr	r0, [sp, #132]	@ 0x84
 801573e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015742:	e9dd e20d 	ldrd	lr, r2, [sp, #52]	@ 0x34
 8015746:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 801574a:	9321      	str	r3, [sp, #132]	@ 0x84
 801574c:	f01c 0f01 	tst.w	ip, #1
 8015750:	d04a      	beq.n	80157e8 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x27c>
 8015752:	ea5f 089e 	movs.w	r8, lr, lsr #2
 8015756:	680b      	ldr	r3, [r1, #0]
 8015758:	f000 80ad 	beq.w	80158b6 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x34a>
 801575c:	9d02      	ldr	r5, [sp, #8]
 801575e:	ea4f 07c8 	mov.w	r7, r8, lsl #3
 8015762:	9804      	ldr	r0, [sp, #16]
 8015764:	eb05 08c8 	add.w	r8, r5, r8, lsl #3
 8015768:	682e      	ldr	r6, [r5, #0]
 801576a:	3508      	adds	r5, #8
 801576c:	f855 1c04 	ldr.w	r1, [r5, #-4]
 8015770:	f8d0 9000 	ldr.w	r9, [r0]
 8015774:	fb26 3309 	smlad	r3, r6, r9, r3
 8015778:	6846      	ldr	r6, [r0, #4]
 801577a:	3008      	adds	r0, #8
 801577c:	fb21 3306 	smlad	r3, r1, r6, r3
 8015780:	45a8      	cmp	r8, r5
 8015782:	d1f1      	bne.n	8015768 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1fc>
 8015784:	9904      	ldr	r1, [sp, #16]
 8015786:	4439      	add	r1, r7
 8015788:	9104      	str	r1, [sp, #16]
 801578a:	f01e 0103 	ands.w	r1, lr, #3
 801578e:	d013      	beq.n	80157b8 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x24c>
 8015790:	9e04      	ldr	r6, [sp, #16]
 8015792:	2901      	cmp	r1, #1
 8015794:	f8b8 0000 	ldrh.w	r0, [r8]
 8015798:	8835      	ldrh	r5, [r6, #0]
 801579a:	fb15 3300 	smlabb	r3, r5, r0, r3
 801579e:	d00b      	beq.n	80157b8 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x24c>
 80157a0:	8875      	ldrh	r5, [r6, #2]
 80157a2:	2902      	cmp	r1, #2
 80157a4:	f8b8 0002 	ldrh.w	r0, [r8, #2]
 80157a8:	fb15 3300 	smlabb	r3, r5, r0, r3
 80157ac:	d004      	beq.n	80157b8 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x24c>
 80157ae:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 80157b2:	88b1      	ldrh	r1, [r6, #4]
 80157b4:	fb10 3301 	smlabb	r3, r0, r1, r3
 80157b8:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 80157ba:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80157bc:	f9b1 1000 	ldrsh.w	r1, [r1]
 80157c0:	6805      	ldr	r5, [r0, #0]
 80157c2:	2915      	cmp	r1, #21
 80157c4:	9821      	ldr	r0, [sp, #132]	@ 0x84
 80157c6:	6800      	ldr	r0, [r0, #0]
 80157c8:	dd5f      	ble.n	801588a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x31e>
 80157ca:	1e8f      	subs	r7, r1, #2
 80157cc:	1e4e      	subs	r6, r1, #1
 80157ce:	2101      	movs	r1, #1
 80157d0:	40b9      	lsls	r1, r7
 80157d2:	fb53 1305 	smmla	r3, r3, r5, r1
 80157d6:	4133      	asrs	r3, r6
 80157d8:	4403      	add	r3, r0
 80157da:	f303 0307 	ssat	r3, #8, r3
 80157de:	b25b      	sxtb	r3, r3
 80157e0:	4621      	mov	r1, r4
 80157e2:	f801 3b01 	strb.w	r3, [r1], #1
 80157e6:	460c      	mov	r4, r1
 80157e8:	2a00      	cmp	r2, #0
 80157ea:	d047      	beq.n	801587c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x310>
 80157ec:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80157ee:	fb0c f303 	mul.w	r3, ip, r3
 80157f2:	f1c3 0301 	rsb	r3, r3, #1
 80157f6:	18e0      	adds	r0, r4, r3
 80157f8:	b013      	add	sp, #76	@ 0x4c
 80157fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157fe:	2800      	cmp	r0, #0
 8015800:	dd1b      	ble.n	801583a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2ce>
 8015802:	004b      	lsls	r3, r1, #1
 8015804:	fb53 c30e 	smmla	r3, r3, lr, ip
 8015808:	4103      	asrs	r3, r0
 801580a:	f303 0307 	ssat	r3, #8, r3
 801580e:	b25b      	sxtb	r3, r3
 8015810:	f88a 3000 	strb.w	r3, [sl]
 8015814:	f937 0c02 	ldrsh.w	r0, [r7, #-2]
 8015818:	2815      	cmp	r0, #21
 801581a:	f73f af60 	bgt.w	80156de <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x172>
 801581e:	2800      	cmp	r0, #0
 8015820:	dd18      	ble.n	8015854 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2e8>
 8015822:	f859 3c04 	ldr.w	r3, [r9, #-4]
 8015826:	0052      	lsls	r2, r2, #1
 8015828:	f858 1c04 	ldr.w	r1, [r8, #-4]
 801582c:	fb52 1203 	smmla	r2, r2, r3, r1
 8015830:	4102      	asrs	r2, r0
 8015832:	f302 0307 	ssat	r3, #8, r2
 8015836:	b25b      	sxtb	r3, r3
 8015838:	e761      	b.n	80156fe <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x192>
 801583a:	f1c0 0301 	rsb	r3, r0, #1
 801583e:	fa01 f303 	lsl.w	r3, r1, r3
 8015842:	f303 031f 	ssat	r3, #32, r3
 8015846:	fb53 f31e 	smmulr	r3, r3, lr
 801584a:	4463      	add	r3, ip
 801584c:	f303 0307 	ssat	r3, #8, r3
 8015850:	b25b      	sxtb	r3, r3
 8015852:	e73d      	b.n	80156d0 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x164>
 8015854:	f1c0 0001 	rsb	r0, r0, #1
 8015858:	4082      	lsls	r2, r0
 801585a:	f302 021f 	ssat	r2, #32, r2
 801585e:	f859 3c04 	ldr.w	r3, [r9, #-4]
 8015862:	fb52 f213 	smmulr	r2, r2, r3
 8015866:	f858 3c04 	ldr.w	r3, [r8, #-4]
 801586a:	4413      	add	r3, r2
 801586c:	f303 0307 	ssat	r3, #8, r3
 8015870:	b25b      	sxtb	r3, r3
 8015872:	e744      	b.n	80156fe <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x192>
 8015874:	9b04      	ldr	r3, [sp, #16]
 8015876:	e6f1      	b.n	801565c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0xf0>
 8015878:	2001      	movs	r0, #1
 801587a:	e68c      	b.n	8015596 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2a>
 801587c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801587e:	eba3 030c 	sub.w	r3, r3, ip
 8015882:	18e0      	adds	r0, r4, r3
 8015884:	b013      	add	sp, #76	@ 0x4c
 8015886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801588a:	2900      	cmp	r1, #0
 801588c:	dd07      	ble.n	801589e <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x332>
 801588e:	005b      	lsls	r3, r3, #1
 8015890:	fb53 0305 	smmla	r3, r3, r5, r0
 8015894:	410b      	asrs	r3, r1
 8015896:	f303 0307 	ssat	r3, #8, r3
 801589a:	b25b      	sxtb	r3, r3
 801589c:	e7a0      	b.n	80157e0 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x274>
 801589e:	f1c1 0101 	rsb	r1, r1, #1
 80158a2:	408b      	lsls	r3, r1
 80158a4:	f303 031f 	ssat	r3, #32, r3
 80158a8:	fb53 f315 	smmulr	r3, r3, r5
 80158ac:	4403      	add	r3, r0
 80158ae:	f303 0307 	ssat	r3, #8, r3
 80158b2:	b25b      	sxtb	r3, r3
 80158b4:	e794      	b.n	80157e0 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x274>
 80158b6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80158ba:	e766      	b.n	801578a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x21e>

080158bc <weights_2channels_prefetch>:
 80158bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80158c0:	2b00      	cmp	r3, #0
 80158c2:	b087      	sub	sp, #28
 80158c4:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 80158c6:	9302      	str	r3, [sp, #8]
 80158c8:	f340 80e6 	ble.w	8015a98 <weights_2channels_prefetch+0x1dc>
 80158cc:	4615      	mov	r5, r2
 80158ce:	f1a7 0210 	sub.w	r2, r7, #16
 80158d2:	1efb      	subs	r3, r7, #3
 80158d4:	460e      	mov	r6, r1
 80158d6:	0912      	lsrs	r2, r2, #4
 80158d8:	f04f 0b00 	mov.w	fp, #0
 80158dc:	9303      	str	r3, [sp, #12]
 80158de:	1f3b      	subs	r3, r7, #4
 80158e0:	3201      	adds	r2, #1
 80158e2:	9305      	str	r3, [sp, #20]
 80158e4:	0113      	lsls	r3, r2, #4
 80158e6:	0192      	lsls	r2, r2, #6
 80158e8:	9204      	str	r2, [sp, #16]
 80158ea:	2f0f      	cmp	r7, #15
 80158ec:	f340 80d9 	ble.w	8015aa2 <weights_2channels_prefetch+0x1e6>
 80158f0:	18c4      	adds	r4, r0, r3
 80158f2:	462a      	mov	r2, r5
 80158f4:	46b4      	mov	ip, r6
 80158f6:	6801      	ldr	r1, [r0, #0]
 80158f8:	3010      	adds	r0, #16
 80158fa:	f8dc e000 	ldr.w	lr, [ip]
 80158fe:	3240      	adds	r2, #64	@ 0x40
 8015900:	fa2f f881 	sxtb16	r8, r1
 8015904:	f10c 0c10 	add.w	ip, ip, #16
 8015908:	f842 8c40 	str.w	r8, [r2, #-64]
 801590c:	ea4f 2131 	mov.w	r1, r1, ror #8
 8015910:	42a0      	cmp	r0, r4
 8015912:	fa2f f181 	sxtb16	r1, r1
 8015916:	f842 1c3c 	str.w	r1, [r2, #-60]
 801591a:	ea4f 213e 	mov.w	r1, lr, ror #8
 801591e:	fa2f fe8e 	sxtb16	lr, lr
 8015922:	fa2f f181 	sxtb16	r1, r1
 8015926:	f842 ec38 	str.w	lr, [r2, #-56]
 801592a:	f842 1c34 	str.w	r1, [r2, #-52]
 801592e:	f85c 1c0c 	ldr.w	r1, [ip, #-12]
 8015932:	f850 ec0c 	ldr.w	lr, [r0, #-12]
 8015936:	ea4f 2831 	mov.w	r8, r1, ror #8
 801593a:	fa2f f181 	sxtb16	r1, r1
 801593e:	fa2f f888 	sxtb16	r8, r8
 8015942:	f842 1c28 	str.w	r1, [r2, #-40]
 8015946:	f842 8c24 	str.w	r8, [r2, #-36]
 801594a:	ea4f 283e 	mov.w	r8, lr, ror #8
 801594e:	fa2f fe8e 	sxtb16	lr, lr
 8015952:	f842 ec30 	str.w	lr, [r2, #-48]
 8015956:	fa2f fe88 	sxtb16	lr, r8
 801595a:	f842 ec2c 	str.w	lr, [r2, #-44]
 801595e:	f850 ec08 	ldr.w	lr, [r0, #-8]
 8015962:	f85c 1c08 	ldr.w	r1, [ip, #-8]
 8015966:	ea4f 283e 	mov.w	r8, lr, ror #8
 801596a:	fa2f fe8e 	sxtb16	lr, lr
 801596e:	fa2f f888 	sxtb16	r8, r8
 8015972:	f842 ec20 	str.w	lr, [r2, #-32]
 8015976:	ea4f 2e31 	mov.w	lr, r1, ror #8
 801597a:	f842 8c1c 	str.w	r8, [r2, #-28]
 801597e:	fa2f fe8e 	sxtb16	lr, lr
 8015982:	fa2f f181 	sxtb16	r1, r1
 8015986:	f842 ec14 	str.w	lr, [r2, #-20]
 801598a:	f842 1c18 	str.w	r1, [r2, #-24]
 801598e:	f850 ec04 	ldr.w	lr, [r0, #-4]
 8015992:	f85c 1c04 	ldr.w	r1, [ip, #-4]
 8015996:	ea4f 283e 	mov.w	r8, lr, ror #8
 801599a:	fa2f fe8e 	sxtb16	lr, lr
 801599e:	fa2f f888 	sxtb16	r8, r8
 80159a2:	f842 ec10 	str.w	lr, [r2, #-16]
 80159a6:	ea4f 2e31 	mov.w	lr, r1, ror #8
 80159aa:	f842 8c0c 	str.w	r8, [r2, #-12]
 80159ae:	fa2f fe8e 	sxtb16	lr, lr
 80159b2:	fa2f f181 	sxtb16	r1, r1
 80159b6:	f842 ec04 	str.w	lr, [r2, #-4]
 80159ba:	f842 1c08 	str.w	r1, [r2, #-8]
 80159be:	d19a      	bne.n	80158f6 <weights_2channels_prefetch+0x3a>
 80159c0:	9a04      	ldr	r2, [sp, #16]
 80159c2:	441e      	add	r6, r3
 80159c4:	469e      	mov	lr, r3
 80159c6:	4415      	add	r5, r2
 80159c8:	9a03      	ldr	r2, [sp, #12]
 80159ca:	4572      	cmp	r2, lr
 80159cc:	dd67      	ble.n	8015a9e <weights_2channels_prefetch+0x1e2>
 80159ce:	9a05      	ldr	r2, [sp, #20]
 80159d0:	46b4      	mov	ip, r6
 80159d2:	eba2 080e 	sub.w	r8, r2, lr
 80159d6:	462a      	mov	r2, r5
 80159d8:	ea4f 0898 	mov.w	r8, r8, lsr #2
 80159dc:	f108 0901 	add.w	r9, r8, #1
 80159e0:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80159e4:	eb04 0089 	add.w	r0, r4, r9, lsl #2
 80159e8:	e9cd b800 	strd	fp, r8, [sp]
 80159ec:	f854 1b04 	ldr.w	r1, [r4], #4
 80159f0:	3210      	adds	r2, #16
 80159f2:	f85c 8b04 	ldr.w	r8, [ip], #4
 80159f6:	fa2f fb81 	sxtb16	fp, r1
 80159fa:	4284      	cmp	r4, r0
 80159fc:	ea4f 2131 	mov.w	r1, r1, ror #8
 8015a00:	fa2f f181 	sxtb16	r1, r1
 8015a04:	f842 1c0c 	str.w	r1, [r2, #-12]
 8015a08:	ea4f 2138 	mov.w	r1, r8, ror #8
 8015a0c:	fa2f f888 	sxtb16	r8, r8
 8015a10:	f842 bc10 	str.w	fp, [r2, #-16]
 8015a14:	f842 8c08 	str.w	r8, [r2, #-8]
 8015a18:	fa2f f181 	sxtb16	r1, r1
 8015a1c:	f842 1c04 	str.w	r1, [r2, #-4]
 8015a20:	d1e4      	bne.n	80159ec <weights_2channels_prefetch+0x130>
 8015a22:	f10e 0e04 	add.w	lr, lr, #4
 8015a26:	eb05 1509 	add.w	r5, r5, r9, lsl #4
 8015a2a:	4456      	add	r6, sl
 8015a2c:	e9dd b800 	ldrd	fp, r8, [sp]
 8015a30:	eb0e 0e88 	add.w	lr, lr, r8, lsl #2
 8015a34:	4577      	cmp	r7, lr
 8015a36:	dd29      	ble.n	8015a8c <weights_2channels_prefetch+0x1d0>
 8015a38:	f990 2000 	ldrsb.w	r2, [r0]
 8015a3c:	802a      	strh	r2, [r5, #0]
 8015a3e:	f996 2000 	ldrsb.w	r2, [r6]
 8015a42:	806a      	strh	r2, [r5, #2]
 8015a44:	f10e 0201 	add.w	r2, lr, #1
 8015a48:	4297      	cmp	r7, r2
 8015a4a:	dd19      	ble.n	8015a80 <weights_2channels_prefetch+0x1c4>
 8015a4c:	f990 2001 	ldrsb.w	r2, [r0, #1]
 8015a50:	80aa      	strh	r2, [r5, #4]
 8015a52:	f996 2001 	ldrsb.w	r2, [r6, #1]
 8015a56:	80ea      	strh	r2, [r5, #6]
 8015a58:	f10e 0202 	add.w	r2, lr, #2
 8015a5c:	4297      	cmp	r7, r2
 8015a5e:	dd0f      	ble.n	8015a80 <weights_2channels_prefetch+0x1c4>
 8015a60:	f990 2002 	ldrsb.w	r2, [r0, #2]
 8015a64:	812a      	strh	r2, [r5, #8]
 8015a66:	f10e 0203 	add.w	r2, lr, #3
 8015a6a:	f996 1002 	ldrsb.w	r1, [r6, #2]
 8015a6e:	4297      	cmp	r7, r2
 8015a70:	8169      	strh	r1, [r5, #10]
 8015a72:	dd05      	ble.n	8015a80 <weights_2channels_prefetch+0x1c4>
 8015a74:	f990 2003 	ldrsb.w	r2, [r0, #3]
 8015a78:	81aa      	strh	r2, [r5, #12]
 8015a7a:	f996 2003 	ldrsb.w	r2, [r6, #3]
 8015a7e:	81ea      	strh	r2, [r5, #14]
 8015a80:	eba7 0e0e 	sub.w	lr, r7, lr
 8015a84:	4470      	add	r0, lr
 8015a86:	4476      	add	r6, lr
 8015a88:	eb05 058e 	add.w	r5, r5, lr, lsl #2
 8015a8c:	f10b 0b01 	add.w	fp, fp, #1
 8015a90:	9a02      	ldr	r2, [sp, #8]
 8015a92:	455a      	cmp	r2, fp
 8015a94:	f47f af29 	bne.w	80158ea <weights_2channels_prefetch+0x2e>
 8015a98:	b007      	add	sp, #28
 8015a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a9e:	4620      	mov	r0, r4
 8015aa0:	e7c8      	b.n	8015a34 <weights_2channels_prefetch+0x178>
 8015aa2:	4604      	mov	r4, r0
 8015aa4:	f04f 0e00 	mov.w	lr, #0
 8015aa8:	e78e      	b.n	80159c8 <weights_2channels_prefetch+0x10c>
 8015aaa:	bf00      	nop

08015aac <st_sssa8_ch_fullW_prefetch>:
 8015aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ab0:	b087      	sub	sp, #28
 8015ab2:	4680      	mov	r8, r0
 8015ab4:	ea5f 0c61 	movs.w	ip, r1, asr #1
 8015ab8:	e9dd 0a10 	ldrd	r0, sl, [sp, #64]	@ 0x40
 8015abc:	eb08 0400 	add.w	r4, r8, r0
 8015ac0:	d021      	beq.n	8015b06 <st_sssa8_ch_fullW_prefetch+0x5a>
 8015ac2:	4646      	mov	r6, r8
 8015ac4:	4655      	mov	r5, sl
 8015ac6:	ea4f 0940 	mov.w	r9, r0, lsl #1
 8015aca:	4667      	mov	r7, ip
 8015acc:	ea4f 0b80 	mov.w	fp, r0, lsl #2
 8015ad0:	469a      	mov	sl, r3
 8015ad2:	9105      	str	r1, [sp, #20]
 8015ad4:	e9cd c803 	strd	ip, r8, [sp, #12]
 8015ad8:	4690      	mov	r8, r2
 8015ada:	462a      	mov	r2, r5
 8015adc:	4621      	mov	r1, r4
 8015ade:	4630      	mov	r0, r6
 8015ae0:	4643      	mov	r3, r8
 8015ae2:	f8cd a000 	str.w	sl, [sp]
 8015ae6:	445d      	add	r5, fp
 8015ae8:	f7ff fee8 	bl	80158bc <weights_2channels_prefetch>
 8015aec:	3f01      	subs	r7, #1
 8015aee:	444c      	add	r4, r9
 8015af0:	444e      	add	r6, r9
 8015af2:	d1f2      	bne.n	8015ada <st_sssa8_ch_fullW_prefetch+0x2e>
 8015af4:	9905      	ldr	r1, [sp, #20]
 8015af6:	e9dd c803 	ldrd	ip, r8, [sp, #12]
 8015afa:	e9dd 0a10 	ldrd	r0, sl, [sp, #64]	@ 0x40
 8015afe:	fb0c 8809 	mla	r8, ip, r9, r8
 8015b02:	fb0c aa0b 	mla	sl, ip, fp, sl
 8015b06:	07cb      	lsls	r3, r1, #31
 8015b08:	d508      	bpl.n	8015b1c <st_sssa8_ch_fullW_prefetch+0x70>
 8015b0a:	2800      	cmp	r0, #0
 8015b0c:	dd06      	ble.n	8015b1c <st_sssa8_ch_fullW_prefetch+0x70>
 8015b0e:	4440      	add	r0, r8
 8015b10:	f918 3b01 	ldrsb.w	r3, [r8], #1
 8015b14:	4540      	cmp	r0, r8
 8015b16:	f82a 3b02 	strh.w	r3, [sl], #2
 8015b1a:	d1f9      	bne.n	8015b10 <st_sssa8_ch_fullW_prefetch+0x64>
 8015b1c:	b007      	add	sp, #28
 8015b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b22:	bf00      	nop

08015b24 <st_sssa8_ch_nn_mat_mult_kernel_opt>:
 8015b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b28:	b086      	sub	sp, #24
 8015b2a:	f89d 7058 	ldrb.w	r7, [sp, #88]	@ 0x58
 8015b2e:	9100      	str	r1, [sp, #0]
 8015b30:	9203      	str	r2, [sp, #12]
 8015b32:	2f00      	cmp	r7, #0
 8015b34:	9305      	str	r3, [sp, #20]
 8015b36:	bf18      	it	ne
 8015b38:	2301      	movne	r3, #1
 8015b3a:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8015b3c:	fb04 3303 	mla	r3, r4, r3, r3
 8015b40:	9304      	str	r3, [sp, #16]
 8015b42:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8015b44:	bf14      	ite	ne
 8015b46:	462f      	movne	r7, r5
 8015b48:	2701      	moveq	r7, #1
 8015b4a:	9701      	str	r7, [sp, #4]
 8015b4c:	f8bd 3044 	ldrh.w	r3, [sp, #68]	@ 0x44
 8015b50:	085b      	lsrs	r3, r3, #1
 8015b52:	f000 809f 	beq.w	8015c94 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x170>
 8015b56:	f8dd b050 	ldr.w	fp, [sp, #80]	@ 0x50
 8015b5a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8015b5c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015b60:	9302      	str	r3, [sp, #8]
 8015b62:	f8dd e048 	ldr.w	lr, [sp, #72]	@ 0x48
 8015b66:	9f03      	ldr	r7, [sp, #12]
 8015b68:	ea5f 089e 	movs.w	r8, lr, lsr #2
 8015b6c:	f8dd c000 	ldr.w	ip, [sp]
 8015b70:	f857 6b04 	ldr.w	r6, [r7], #4
 8015b74:	f857 3b04 	ldr.w	r3, [r7], #4
 8015b78:	9703      	str	r7, [sp, #12]
 8015b7a:	461a      	mov	r2, r3
 8015b7c:	4631      	mov	r1, r6
 8015b7e:	d022      	beq.n	8015bc6 <st_sssa8_ch_nn_mat_mult_kernel_opt+0xa2>
 8015b80:	f85c 701e 	ldr.w	r7, [ip, lr, lsl #1]
 8015b84:	f85c 9b04 	ldr.w	r9, [ip], #4
 8015b88:	f850 ab04 	ldr.w	sl, [r0], #4
 8015b8c:	fb2a 6609 	smlad	r6, sl, r9, r6
 8015b90:	f850 5b04 	ldr.w	r5, [r0], #4
 8015b94:	fb2a 1107 	smlad	r1, sl, r7, r1
 8015b98:	f850 ab04 	ldr.w	sl, [r0], #4
 8015b9c:	fb25 2207 	smlad	r2, r5, r7, r2
 8015ba0:	f85c 701e 	ldr.w	r7, [ip, lr, lsl #1]
 8015ba4:	fb25 3309 	smlad	r3, r5, r9, r3
 8015ba8:	f85c 9b04 	ldr.w	r9, [ip], #4
 8015bac:	fb2a 6609 	smlad	r6, sl, r9, r6
 8015bb0:	fb2a 1107 	smlad	r1, sl, r7, r1
 8015bb4:	f850 5b04 	ldr.w	r5, [r0], #4
 8015bb8:	fb25 3309 	smlad	r3, r5, r9, r3
 8015bbc:	f1b8 0801 	subs.w	r8, r8, #1
 8015bc0:	fb25 2207 	smlad	r2, r5, r7, r2
 8015bc4:	d1dc      	bne.n	8015b80 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x5c>
 8015bc6:	f00e 0703 	and.w	r7, lr, #3
 8015bca:	b18f      	cbz	r7, 8015bf0 <st_sssa8_ch_nn_mat_mult_kernel_opt+0xcc>
 8015bcc:	f93c 801e 	ldrsh.w	r8, [ip, lr, lsl #1]
 8015bd0:	f93c ab02 	ldrsh.w	sl, [ip], #2
 8015bd4:	f930 5b02 	ldrsh.w	r5, [r0], #2
 8015bd8:	fb0a 6605 	mla	r6, sl, r5, r6
 8015bdc:	f930 9b02 	ldrsh.w	r9, [r0], #2
 8015be0:	fb09 330a 	mla	r3, r9, sl, r3
 8015be4:	fb08 1105 	mla	r1, r8, r5, r1
 8015be8:	3f01      	subs	r7, #1
 8015bea:	fb09 2208 	mla	r2, r9, r8, r2
 8015bee:	dced      	bgt.n	8015bcc <st_sssa8_ch_nn_mat_mult_kernel_opt+0xa8>
 8015bf0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8015bf4:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8015bf6:	f93a 4b02 	ldrsh.w	r4, [sl], #2
 8015bfa:	f857 cb04 	ldr.w	ip, [r7], #4
 8015bfe:	f85b 5b04 	ldr.w	r5, [fp], #4
 8015c02:	f1c4 0915 	rsb	r9, r4, #21
 8015c06:	ea99 0904 	eors.w	r9, r9, r4
 8015c0a:	f340 80c8 	ble.w	8015d9e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x27a>
 8015c0e:	ea4f 0646 	mov.w	r6, r6, lsl #1
 8015c12:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8015c16:	fb56 c605 	smmla	r6, r6, r5, ip
 8015c1a:	fb51 c105 	smmla	r1, r1, r5, ip
 8015c1e:	fa46 f604 	asr.w	r6, r6, r4
 8015c22:	fa41 f104 	asr.w	r1, r1, r4
 8015c26:	f93a 4b02 	ldrsh.w	r4, [sl], #2
 8015c2a:	f857 cb04 	ldr.w	ip, [r7], #4
 8015c2e:	f85b 5b04 	ldr.w	r5, [fp], #4
 8015c32:	f1c4 0915 	rsb	r9, r4, #21
 8015c36:	ea99 0904 	eors.w	r9, r9, r4
 8015c3a:	f340 8099 	ble.w	8015d70 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x24c>
 8015c3e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8015c42:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8015c46:	fb53 c305 	smmla	r3, r3, r5, ip
 8015c4a:	fb52 c205 	smmla	r2, r2, r5, ip
 8015c4e:	fa43 f304 	asr.w	r3, r3, r4
 8015c52:	fa42 f204 	asr.w	r2, r2, r4
 8015c56:	f306 0607 	ssat	r6, #8, r6
 8015c5a:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8015c5e:	9c17      	ldr	r4, [sp, #92]	@ 0x5c
 8015c60:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8015c64:	7026      	strb	r6, [r4, #0]
 8015c66:	44a0      	add	r8, r4
 8015c68:	f301 0107 	ssat	r1, #8, r1
 8015c6c:	f888 1000 	strb.w	r1, [r8]
 8015c70:	f303 0307 	ssat	r3, #8, r3
 8015c74:	f804 3009 	strb.w	r3, [r4, r9]
 8015c78:	f302 0207 	ssat	r2, #8, r2
 8015c7c:	f808 2009 	strb.w	r2, [r8, r9]
 8015c80:	eb04 0249 	add.w	r2, r4, r9, lsl #1
 8015c84:	9217      	str	r2, [sp, #92]	@ 0x5c
 8015c86:	f8cd a04c 	str.w	sl, [sp, #76]	@ 0x4c
 8015c8a:	9c02      	ldr	r4, [sp, #8]
 8015c8c:	9715      	str	r7, [sp, #84]	@ 0x54
 8015c8e:	45a2      	cmp	sl, r4
 8015c90:	f47f af67 	bne.w	8015b62 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x3e>
 8015c94:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015c96:	f013 0301 	ands.w	r3, r3, #1
 8015c9a:	d054      	beq.n	8015d46 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x222>
 8015c9c:	f8bd e048 	ldrh.w	lr, [sp, #72]	@ 0x48
 8015ca0:	9b03      	ldr	r3, [sp, #12]
 8015ca2:	f8dd c000 	ldr.w	ip, [sp]
 8015ca6:	6819      	ldr	r1, [r3, #0]
 8015ca8:	ea5f 079e 	movs.w	r7, lr, lsr #2
 8015cac:	eb0c 044e 	add.w	r4, ip, lr, lsl #1
 8015cb0:	460e      	mov	r6, r1
 8015cb2:	d015      	beq.n	8015ce0 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1bc>
 8015cb4:	f85c 501e 	ldr.w	r5, [ip, lr, lsl #1]
 8015cb8:	f85c 8b04 	ldr.w	r8, [ip], #4
 8015cbc:	f850 ab04 	ldr.w	sl, [r0], #4
 8015cc0:	f850 3b04 	ldr.w	r3, [r0], #4
 8015cc4:	fb2a 6608 	smlad	r6, sl, r8, r6
 8015cc8:	fb2a 1105 	smlad	r1, sl, r5, r1
 8015ccc:	f85c a01e 	ldr.w	sl, [ip, lr, lsl #1]
 8015cd0:	f85c 8b04 	ldr.w	r8, [ip], #4
 8015cd4:	fb23 6608 	smlad	r6, r3, r8, r6
 8015cd8:	fb23 110a 	smlad	r1, r3, sl, r1
 8015cdc:	3f01      	subs	r7, #1
 8015cde:	d1e9      	bne.n	8015cb4 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x190>
 8015ce0:	f01e 0703 	ands.w	r7, lr, #3
 8015ce4:	d00b      	beq.n	8015cfe <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1da>
 8015ce6:	f83c 301e 	ldrh.w	r3, [ip, lr, lsl #1]
 8015cea:	f83c 9b02 	ldrh.w	r9, [ip], #2
 8015cee:	f930 ab02 	ldrsh.w	sl, [r0], #2
 8015cf2:	fb19 660a 	smlabb	r6, r9, sl, r6
 8015cf6:	3f01      	subs	r7, #1
 8015cf8:	fb13 110a 	smlabb	r1, r3, sl, r1
 8015cfc:	dcf3      	bgt.n	8015ce6 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1c2>
 8015cfe:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8015d02:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8015d04:	f9ba 4000 	ldrsh.w	r4, [sl]
 8015d08:	f8d7 c000 	ldr.w	ip, [r7]
 8015d0c:	f8db 5000 	ldr.w	r5, [fp]
 8015d10:	f1c4 0915 	rsb	r9, r4, #21
 8015d14:	ea99 0904 	eors.w	r9, r9, r4
 8015d18:	dd58      	ble.n	8015dcc <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2a8>
 8015d1a:	ea4f 0646 	mov.w	r6, r6, lsl #1
 8015d1e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8015d22:	fb56 c605 	smmla	r6, r6, r5, ip
 8015d26:	fb51 c105 	smmla	r1, r1, r5, ip
 8015d2a:	fa46 f604 	asr.w	r6, r6, r4
 8015d2e:	fa41 f104 	asr.w	r1, r1, r4
 8015d32:	f306 0607 	ssat	r6, #8, r6
 8015d36:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8015d38:	9c04      	ldr	r4, [sp, #16]
 8015d3a:	7016      	strb	r6, [r2, #0]
 8015d3c:	f301 0107 	ssat	r1, #8, r1
 8015d40:	5511      	strb	r1, [r2, r4]
 8015d42:	9b01      	ldr	r3, [sp, #4]
 8015d44:	441a      	add	r2, r3
 8015d46:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8015d48:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8015d4a:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8015d4c:	b133      	cbz	r3, 8015d5c <st_sssa8_ch_nn_mat_mult_kernel_opt+0x238>
 8015d4e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015d50:	f104 0002 	add.w	r0, r4, #2
 8015d54:	fb03 0011 	mls	r0, r3, r1, r0
 8015d58:	4410      	add	r0, r2
 8015d5a:	e006      	b.n	8015d6a <st_sssa8_ch_nn_mat_mult_kernel_opt+0x246>
 8015d5c:	eba2 0001 	sub.w	r0, r2, r1
 8015d60:	9a05      	ldr	r2, [sp, #20]
 8015d62:	f104 0402 	add.w	r4, r4, #2
 8015d66:	fb02 0004 	mla	r0, r2, r4, r0
 8015d6a:	b006      	add	sp, #24
 8015d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d70:	2c00      	cmp	r4, #0
 8015d72:	dd42      	ble.n	8015dfa <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2d6>
 8015d74:	f04f 0901 	mov.w	r9, #1
 8015d78:	fa09 f904 	lsl.w	r9, r9, r4
 8015d7c:	ea4f 09a9 	mov.w	r9, r9, asr #2
 8015d80:	fb53 9305 	smmla	r3, r3, r5, r9
 8015d84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8015d88:	fa43 f304 	asr.w	r3, r3, r4
 8015d8c:	4463      	add	r3, ip
 8015d8e:	fb52 9205 	smmla	r2, r2, r5, r9
 8015d92:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8015d96:	fa42 f204 	asr.w	r2, r2, r4
 8015d9a:	4462      	add	r2, ip
 8015d9c:	e75b      	b.n	8015c56 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x132>
 8015d9e:	2c00      	cmp	r4, #0
 8015da0:	dd3c      	ble.n	8015e1c <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2f8>
 8015da2:	f04f 0901 	mov.w	r9, #1
 8015da6:	fa09 f904 	lsl.w	r9, r9, r4
 8015daa:	ea4f 09a9 	mov.w	r9, r9, asr #2
 8015dae:	fb56 9605 	smmla	r6, r6, r5, r9
 8015db2:	ea4f 0646 	mov.w	r6, r6, lsl #1
 8015db6:	fa46 f604 	asr.w	r6, r6, r4
 8015dba:	4466      	add	r6, ip
 8015dbc:	fb51 9105 	smmla	r1, r1, r5, r9
 8015dc0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8015dc4:	fa41 f104 	asr.w	r1, r1, r4
 8015dc8:	4461      	add	r1, ip
 8015dca:	e72c      	b.n	8015c26 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x102>
 8015dcc:	2c00      	cmp	r4, #0
 8015dce:	dd36      	ble.n	8015e3e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x31a>
 8015dd0:	f04f 0901 	mov.w	r9, #1
 8015dd4:	fa09 f904 	lsl.w	r9, r9, r4
 8015dd8:	ea4f 09a9 	mov.w	r9, r9, asr #2
 8015ddc:	fb56 9605 	smmla	r6, r6, r5, r9
 8015de0:	ea4f 0646 	mov.w	r6, r6, lsl #1
 8015de4:	fa46 f604 	asr.w	r6, r6, r4
 8015de8:	4466      	add	r6, ip
 8015dea:	fb51 9105 	smmla	r1, r1, r5, r9
 8015dee:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8015df2:	fa41 f104 	asr.w	r1, r1, r4
 8015df6:	4461      	add	r1, ip
 8015df8:	e79b      	b.n	8015d32 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x20e>
 8015dfa:	f1c4 0901 	rsb	r9, r4, #1
 8015dfe:	fa03 f309 	lsl.w	r3, r3, r9
 8015e02:	f303 031f 	ssat	r3, #32, r3
 8015e06:	fb53 f315 	smmulr	r3, r3, r5
 8015e0a:	fa02 f209 	lsl.w	r2, r2, r9
 8015e0e:	f302 021f 	ssat	r2, #32, r2
 8015e12:	fb52 f215 	smmulr	r2, r2, r5
 8015e16:	4463      	add	r3, ip
 8015e18:	4462      	add	r2, ip
 8015e1a:	e71c      	b.n	8015c56 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x132>
 8015e1c:	f1c4 0901 	rsb	r9, r4, #1
 8015e20:	fa06 f609 	lsl.w	r6, r6, r9
 8015e24:	f306 061f 	ssat	r6, #32, r6
 8015e28:	fb56 f615 	smmulr	r6, r6, r5
 8015e2c:	fa01 f109 	lsl.w	r1, r1, r9
 8015e30:	f301 011f 	ssat	r1, #32, r1
 8015e34:	fb51 f115 	smmulr	r1, r1, r5
 8015e38:	4466      	add	r6, ip
 8015e3a:	4461      	add	r1, ip
 8015e3c:	e6f3      	b.n	8015c26 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x102>
 8015e3e:	f1c4 0901 	rsb	r9, r4, #1
 8015e42:	fa06 f609 	lsl.w	r6, r6, r9
 8015e46:	f306 061f 	ssat	r6, #32, r6
 8015e4a:	fb56 f615 	smmulr	r6, r6, r5
 8015e4e:	fa01 f109 	lsl.w	r1, r1, r9
 8015e52:	f301 011f 	ssat	r1, #32, r1
 8015e56:	fb51 f115 	smmulr	r1, r1, r5
 8015e5a:	4466      	add	r6, ip
 8015e5c:	4461      	add	r1, ip
 8015e5e:	e768      	b.n	8015d32 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x20e>

08015e60 <st_sssa8_ch_nn_mat_mult_pw_nt_t>:
 8015e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e64:	b099      	sub	sp, #100	@ 0x64
 8015e66:	9014      	str	r0, [sp, #80]	@ 0x50
 8015e68:	9113      	str	r1, [sp, #76]	@ 0x4c
 8015e6a:	9216      	str	r2, [sp, #88]	@ 0x58
 8015e6c:	9312      	str	r3, [sp, #72]	@ 0x48
 8015e6e:	9829      	ldr	r0, [sp, #164]	@ 0xa4
 8015e70:	f000 0303 	and.w	r3, r0, #3
 8015e74:	2b03      	cmp	r3, #3
 8015e76:	bf0c      	ite	eq
 8015e78:	2601      	moveq	r6, #1
 8015e7a:	2600      	movne	r6, #0
 8015e7c:	9617      	str	r6, [sp, #92]	@ 0x5c
 8015e7e:	2803      	cmp	r0, #3
 8015e80:	bf0c      	ite	eq
 8015e82:	2601      	moveq	r6, #1
 8015e84:	2600      	movne	r6, #0
 8015e86:	9618      	str	r6, [sp, #96]	@ 0x60
 8015e88:	f010 0002 	ands.w	r0, r0, #2
 8015e8c:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8015e8e:	2800      	cmp	r0, #0
 8015e90:	bf14      	ite	ne
 8015e92:	4618      	movne	r0, r3
 8015e94:	2001      	moveq	r0, #1
 8015e96:	9010      	str	r0, [sp, #64]	@ 0x40
 8015e98:	9826      	ldr	r0, [sp, #152]	@ 0x98
 8015e9a:	bf0c      	ite	eq
 8015e9c:	4606      	moveq	r6, r0
 8015e9e:	2601      	movne	r6, #1
 8015ea0:	9611      	str	r6, [sp, #68]	@ 0x44
 8015ea2:	e9dd 042c 	ldrd	r0, r4, [sp, #176]	@ 0xb0
 8015ea6:	2c00      	cmp	r4, #0
 8015ea8:	bf18      	it	ne
 8015eaa:	4620      	movne	r0, r4
 8015eac:	902c      	str	r0, [sp, #176]	@ 0xb0
 8015eae:	9826      	ldr	r0, [sp, #152]	@ 0x98
 8015eb0:	2801      	cmp	r0, #1
 8015eb2:	f340 81be 	ble.w	8016232 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x3d2>
 8015eb6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8015eba:	9c29      	ldr	r4, [sp, #164]	@ 0xa4
 8015ebc:	f014 0f02 	tst.w	r4, #2
 8015ec0:	d101      	bne.n	8015ec6 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x66>
 8015ec2:	f04f 0302 	mov.w	r3, #2
 8015ec6:	9315      	str	r3, [sp, #84]	@ 0x54
 8015ec8:	f04f 0800 	mov.w	r8, #0
 8015ecc:	f8cd 8034 	str.w	r8, [sp, #52]	@ 0x34
 8015ed0:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 8015ed4:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8015ed6:	eb02 028b 	add.w	r2, r2, fp, lsl #2
 8015eda:	f9b2 3000 	ldrsh.w	r3, [r2]
 8015ede:	f9b2 4002 	ldrsh.w	r4, [r2, #2]
 8015ee2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8015ee6:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8015ee8:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8015eec:	e9d2 1200 	ldrd	r1, r2, [r2]
 8015ef0:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8015ef4:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8015ef6:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8015efa:	e9d2 1200 	ldrd	r1, r2, [r2]
 8015efe:	e9cd 1200 	strd	r1, r2, [sp]
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	bfcc      	ite	gt
 8015f06:	2000      	movgt	r0, #0
 8015f08:	f04f 30ff 	movle.w	r0, #4294967295	@ 0xffffffff
 8015f0c:	2b15      	cmp	r3, #21
 8015f0e:	bfc8      	it	gt
 8015f10:	2001      	movgt	r0, #1
 8015f12:	2c00      	cmp	r4, #0
 8015f14:	bfcc      	ite	gt
 8015f16:	2100      	movgt	r1, #0
 8015f18:	f04f 31ff 	movle.w	r1, #4294967295	@ 0xffffffff
 8015f1c:	2c15      	cmp	r4, #21
 8015f1e:	bfc8      	it	gt
 8015f20:	2101      	movgt	r1, #1
 8015f22:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8015f26:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8015f28:	2b00      	cmp	r3, #0
 8015f2a:	f000 8297 	beq.w	801645c <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x5fc>
 8015f2e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8015f30:	2b00      	cmp	r3, #0
 8015f32:	f040 82bb 	bne.w	80164ac <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x64c>
 8015f36:	461a      	mov	r2, r3
 8015f38:	4618      	mov	r0, r3
 8015f3a:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8015f3c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8015f40:	e9d1 3400 	ldrd	r3, r4, [r1]
 8015f44:	4403      	add	r3, r0
 8015f46:	4414      	add	r4, r2
 8015f48:	e9cd 3409 	strd	r3, r4, [sp, #36]	@ 0x24
 8015f4c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8015f4e:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8015f50:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8015f52:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8015f54:	2900      	cmp	r1, #0
 8015f56:	bf1c      	itt	ne
 8015f58:	3203      	addne	r2, #3
 8015f5a:	18d2      	addne	r2, r2, r3
 8015f5c:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 8015f60:	920b      	str	r2, [sp, #44]	@ 0x2c
 8015f62:	1040      	asrs	r0, r0, #1
 8015f64:	f000 8144 	beq.w	80161f0 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x390>
 8015f68:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015f6a:	900e      	str	r0, [sp, #56]	@ 0x38
 8015f6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015f6e:	9f27      	ldr	r7, [sp, #156]	@ 0x9c
 8015f70:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015f72:	9e2c      	ldr	r6, [sp, #176]	@ 0xb0
 8015f74:	e9dd ce09 	ldrd	ip, lr, [sp, #36]	@ 0x24
 8015f78:	46e2      	mov	sl, ip
 8015f7a:	46f3      	mov	fp, lr
 8015f7c:	4413      	add	r3, r2
 8015f7e:	930c      	str	r3, [sp, #48]	@ 0x30
 8015f80:	ea5f 1827 	movs.w	r8, r7, asr #4
 8015f84:	f000 8094 	beq.w	80160b0 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x250>
 8015f88:	f859 5007 	ldr.w	r5, [r9, r7]
 8015f8c:	fa2f f485 	sxtb16	r4, r5
 8015f90:	f856 0b04 	ldr.w	r0, [r6], #4
 8015f94:	fa2f f595 	sxtb16	r5, r5, ror #8
 8015f98:	f856 1b04 	ldr.w	r1, [r6], #4
 8015f9c:	fb24 aa00 	smlad	sl, r4, r0, sl
 8015fa0:	fb25 aa01 	smlad	sl, r5, r1, sl
 8015fa4:	f856 2b04 	ldr.w	r2, [r6], #4
 8015fa8:	f856 3b04 	ldr.w	r3, [r6], #4
 8015fac:	fb24 bb02 	smlad	fp, r4, r2, fp
 8015fb0:	f859 4b04 	ldr.w	r4, [r9], #4
 8015fb4:	fb25 bb03 	smlad	fp, r5, r3, fp
 8015fb8:	fa2f f584 	sxtb16	r5, r4
 8015fbc:	fa2f f494 	sxtb16	r4, r4, ror #8
 8015fc0:	fb25 cc00 	smlad	ip, r5, r0, ip
 8015fc4:	f856 0b04 	ldr.w	r0, [r6], #4
 8015fc8:	fb25 ee02 	smlad	lr, r5, r2, lr
 8015fcc:	f859 5007 	ldr.w	r5, [r9, r7]
 8015fd0:	fb24 cc01 	smlad	ip, r4, r1, ip
 8015fd4:	fb24 ee03 	smlad	lr, r4, r3, lr
 8015fd8:	fa2f f485 	sxtb16	r4, r5
 8015fdc:	fa2f f595 	sxtb16	r5, r5, ror #8
 8015fe0:	f856 1b04 	ldr.w	r1, [r6], #4
 8015fe4:	fb24 aa00 	smlad	sl, r4, r0, sl
 8015fe8:	f856 2b04 	ldr.w	r2, [r6], #4
 8015fec:	fb25 aa01 	smlad	sl, r5, r1, sl
 8015ff0:	f856 3b04 	ldr.w	r3, [r6], #4
 8015ff4:	fb24 bb02 	smlad	fp, r4, r2, fp
 8015ff8:	f859 4b04 	ldr.w	r4, [r9], #4
 8015ffc:	fb25 bb03 	smlad	fp, r5, r3, fp
 8016000:	fa2f f584 	sxtb16	r5, r4
 8016004:	fa2f f494 	sxtb16	r4, r4, ror #8
 8016008:	fb25 cc00 	smlad	ip, r5, r0, ip
 801600c:	fb25 ee02 	smlad	lr, r5, r2, lr
 8016010:	f859 5007 	ldr.w	r5, [r9, r7]
 8016014:	fb24 cc01 	smlad	ip, r4, r1, ip
 8016018:	f856 0b04 	ldr.w	r0, [r6], #4
 801601c:	fb24 ee03 	smlad	lr, r4, r3, lr
 8016020:	fa2f f485 	sxtb16	r4, r5
 8016024:	fa2f f595 	sxtb16	r5, r5, ror #8
 8016028:	f856 1b04 	ldr.w	r1, [r6], #4
 801602c:	fb24 aa00 	smlad	sl, r4, r0, sl
 8016030:	f856 2b04 	ldr.w	r2, [r6], #4
 8016034:	fb25 aa01 	smlad	sl, r5, r1, sl
 8016038:	f856 3b04 	ldr.w	r3, [r6], #4
 801603c:	fb24 bb02 	smlad	fp, r4, r2, fp
 8016040:	f859 4b04 	ldr.w	r4, [r9], #4
 8016044:	fb25 bb03 	smlad	fp, r5, r3, fp
 8016048:	fa2f f584 	sxtb16	r5, r4
 801604c:	fa2f f494 	sxtb16	r4, r4, ror #8
 8016050:	fb25 cc00 	smlad	ip, r5, r0, ip
 8016054:	fb25 ee02 	smlad	lr, r5, r2, lr
 8016058:	f856 0b04 	ldr.w	r0, [r6], #4
 801605c:	fb24 cc01 	smlad	ip, r4, r1, ip
 8016060:	f859 5007 	ldr.w	r5, [r9, r7]
 8016064:	fb24 ee03 	smlad	lr, r4, r3, lr
 8016068:	fa2f f485 	sxtb16	r4, r5
 801606c:	fa2f f595 	sxtb16	r5, r5, ror #8
 8016070:	f856 1b04 	ldr.w	r1, [r6], #4
 8016074:	fb24 aa00 	smlad	sl, r4, r0, sl
 8016078:	f856 2b04 	ldr.w	r2, [r6], #4
 801607c:	fb25 aa01 	smlad	sl, r5, r1, sl
 8016080:	f856 3b04 	ldr.w	r3, [r6], #4
 8016084:	fb24 bb02 	smlad	fp, r4, r2, fp
 8016088:	f859 4b04 	ldr.w	r4, [r9], #4
 801608c:	fb25 bb03 	smlad	fp, r5, r3, fp
 8016090:	fa2f f584 	sxtb16	r5, r4
 8016094:	fa2f f494 	sxtb16	r4, r4, ror #8
 8016098:	fb25 cc00 	smlad	ip, r5, r0, ip
 801609c:	fb25 ee02 	smlad	lr, r5, r2, lr
 80160a0:	f1b8 0801 	subs.w	r8, r8, #1
 80160a4:	fb24 cc01 	smlad	ip, r4, r1, ip
 80160a8:	fb24 ee03 	smlad	lr, r4, r3, lr
 80160ac:	f73f af6c 	bgt.w	8015f88 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x128>
 80160b0:	f017 000f 	ands.w	r0, r7, #15
 80160b4:	d046      	beq.n	8016144 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x2e4>
 80160b6:	f3c7 0881 	ubfx	r8, r7, #2, #2
 80160ba:	f1b8 0f00 	cmp.w	r8, #0
 80160be:	d026      	beq.n	801610e <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x2ae>
 80160c0:	f859 5007 	ldr.w	r5, [r9, r7]
 80160c4:	fa2f f485 	sxtb16	r4, r5
 80160c8:	fa2f f595 	sxtb16	r5, r5, ror #8
 80160cc:	f856 0b04 	ldr.w	r0, [r6], #4
 80160d0:	f856 1b04 	ldr.w	r1, [r6], #4
 80160d4:	fb24 aa00 	smlad	sl, r4, r0, sl
 80160d8:	f856 2b04 	ldr.w	r2, [r6], #4
 80160dc:	fb25 aa01 	smlad	sl, r5, r1, sl
 80160e0:	f856 3b04 	ldr.w	r3, [r6], #4
 80160e4:	fb24 bb02 	smlad	fp, r4, r2, fp
 80160e8:	f859 4b04 	ldr.w	r4, [r9], #4
 80160ec:	fb25 bb03 	smlad	fp, r5, r3, fp
 80160f0:	fa2f f584 	sxtb16	r5, r4
 80160f4:	fa2f f494 	sxtb16	r4, r4, ror #8
 80160f8:	fb25 cc00 	smlad	ip, r5, r0, ip
 80160fc:	fb25 ee02 	smlad	lr, r5, r2, lr
 8016100:	fb24 cc01 	smlad	ip, r4, r1, ip
 8016104:	fb24 ee03 	smlad	lr, r4, r3, lr
 8016108:	f1b8 0801 	subs.w	r8, r8, #1
 801610c:	dcd8      	bgt.n	80160c0 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x260>
 801610e:	f017 0803 	ands.w	r8, r7, #3
 8016112:	f1b8 0f00 	cmp.w	r8, #0
 8016116:	d015      	beq.n	8016144 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x2e4>
 8016118:	9827      	ldr	r0, [sp, #156]	@ 0x9c
 801611a:	f936 3b02 	ldrsh.w	r3, [r6], #2
 801611e:	f936 5b02 	ldrsh.w	r5, [r6], #2
 8016122:	f999 1000 	ldrsb.w	r1, [r9]
 8016126:	fb13 cc01 	smlabb	ip, r3, r1, ip
 801612a:	fb15 ee01 	smlabb	lr, r5, r1, lr
 801612e:	f919 1000 	ldrsb.w	r1, [r9, r0]
 8016132:	fb13 aa01 	smlabb	sl, r3, r1, sl
 8016136:	fb15 bb01 	smlabb	fp, r5, r1, fp
 801613a:	f109 0901 	add.w	r9, r9, #1
 801613e:	f1b8 0801 	subs.w	r8, r8, #1
 8016142:	dcea      	bgt.n	801611a <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x2ba>
 8016144:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8016146:	462e      	mov	r6, r5
 8016148:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 801614a:	b168      	cbz	r0, 8016168 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x308>
 801614c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801614e:	1e90      	subs	r0, r2, #2
 8016150:	dc09      	bgt.n	8016166 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x306>
 8016152:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8016154:	f1c2 0202 	rsb	r2, r2, #2
 8016158:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 801615c:	920c      	str	r2, [sp, #48]	@ 0x30
 801615e:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8016160:	4410      	add	r0, r2
 8016162:	f105 0502 	add.w	r5, r5, #2
 8016166:	900f      	str	r0, [sp, #60]	@ 0x3c
 8016168:	9800      	ldr	r0, [sp, #0]
 801616a:	9902      	ldr	r1, [sp, #8]
 801616c:	9a04      	ldr	r2, [sp, #16]
 801616e:	9b06      	ldr	r3, [sp, #24]
 8016170:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8016172:	2b00      	cmp	r3, #0
 8016174:	f040 80c9 	bne.w	801630a <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x4aa>
 8016178:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 801617c:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 8016180:	fb5c 0c01 	smmla	ip, ip, r1, r0
 8016184:	fb5a 0a01 	smmla	sl, sl, r1, r0
 8016188:	fa4c fc02 	asr.w	ip, ip, r2
 801618c:	fa4a fa02 	asr.w	sl, sl, r2
 8016190:	f30c 0c07 	ssat	ip, #8, ip
 8016194:	f30a 0a07 	ssat	sl, #8, sl
 8016198:	f886 c000 	strb.w	ip, [r6]
 801619c:	f887 a000 	strb.w	sl, [r7]
 80161a0:	9801      	ldr	r0, [sp, #4]
 80161a2:	9903      	ldr	r1, [sp, #12]
 80161a4:	9a05      	ldr	r2, [sp, #20]
 80161a6:	9b07      	ldr	r3, [sp, #28]
 80161a8:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 80161ac:	2b00      	cmp	r3, #0
 80161ae:	f040 80d4 	bne.w	801635a <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x4fa>
 80161b2:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 80161b6:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
 80161ba:	fb5e 0e01 	smmla	lr, lr, r1, r0
 80161be:	fb5b 0b01 	smmla	fp, fp, r1, r0
 80161c2:	fa4e fe02 	asr.w	lr, lr, r2
 80161c6:	fa4b fb02 	asr.w	fp, fp, r2
 80161ca:	f30e 0e07 	ssat	lr, #8, lr
 80161ce:	f30b 0b07 	ssat	fp, #8, fp
 80161d2:	f806 e008 	strb.w	lr, [r6, r8]
 80161d6:	f807 b008 	strb.w	fp, [r7, r8]
 80161da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80161dc:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80161de:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80161e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80161e4:	4491      	add	r9, r2
 80161e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80161e8:	3b01      	subs	r3, #1
 80161ea:	930e      	str	r3, [sp, #56]	@ 0x38
 80161ec:	f47f aebe 	bne.w	8015f6c <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x10c>
 80161f0:	f8cd 9020 	str.w	r9, [sp, #32]
 80161f4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80161f6:	f013 0f01 	tst.w	r3, #1
 80161fa:	f040 80d6 	bne.w	80163aa <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x54a>
 80161fe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8016200:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8016202:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8016206:	9313      	str	r3, [sp, #76]	@ 0x4c
 8016208:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801620a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801620c:	4413      	add	r3, r2
 801620e:	9312      	str	r3, [sp, #72]	@ 0x48
 8016210:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8016212:	b123      	cbz	r3, 801621e <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x3be>
 8016214:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8016216:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8016218:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 801621c:	932c      	str	r3, [sp, #176]	@ 0xb0
 801621e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016220:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8016222:	ea4f 0363 	mov.w	r3, r3, asr #1
 8016226:	f102 0201 	add.w	r2, r2, #1
 801622a:	920d      	str	r2, [sp, #52]	@ 0x34
 801622c:	4293      	cmp	r3, r2
 801622e:	f73f ae4f 	bgt.w	8015ed0 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x70>
 8016232:	9d26      	ldr	r5, [sp, #152]	@ 0x98
 8016234:	f015 0501 	ands.w	r5, r5, #1
 8016238:	d060      	beq.n	80162fc <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x49c>
 801623a:	f8dd 80a8 	ldr.w	r8, [sp, #168]	@ 0xa8
 801623e:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8016240:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 8016242:	2d00      	cmp	r5, #0
 8016244:	bf1c      	itt	ne
 8016246:	3603      	addne	r6, #3
 8016248:	4446      	addne	r6, r8
 801624a:	9924      	ldr	r1, [sp, #144]	@ 0x90
 801624c:	2900      	cmp	r1, #0
 801624e:	dd55      	ble.n	80162fc <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x49c>
 8016250:	f8cd 803c 	str.w	r8, [sp, #60]	@ 0x3c
 8016254:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 8016256:	9f26      	ldr	r7, [sp, #152]	@ 0x98
 8016258:	f1a7 0701 	sub.w	r7, r7, #1
 801625c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8016260:	f8dc c000 	ldr.w	ip, [ip]
 8016264:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8016266:	eb03 0487 	add.w	r4, r3, r7, lsl #2
 801626a:	6824      	ldr	r4, [r4, #0]
 801626c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 801626e:	eb03 0087 	add.w	r0, r3, r7, lsl #2
 8016272:	6800      	ldr	r0, [r0, #0]
 8016274:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8016276:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 801627a:	f9b7 7000 	ldrsh.w	r7, [r7]
 801627e:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8016280:	2f00      	cmp	r7, #0
 8016282:	bfcc      	ite	gt
 8016284:	f04f 0900 	movgt.w	r9, #0
 8016288:	f04f 39ff 	movle.w	r9, #4294967295	@ 0xffffffff
 801628c:	2f15      	cmp	r7, #21
 801628e:	bfc8      	it	gt
 8016290:	f04f 0901 	movgt.w	r9, #1
 8016294:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8016296:	f8dd b09c 	ldr.w	fp, [sp, #156]	@ 0x9c
 801629a:	f1bb 0f00 	cmp.w	fp, #0
 801629e:	46e6      	mov	lr, ip
 80162a0:	dd0c      	ble.n	80162bc <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x45c>
 80162a2:	f8dd 804c 	ldr.w	r8, [sp, #76]	@ 0x4c
 80162a6:	f915 3b01 	ldrsb.w	r3, [r5], #1
 80162aa:	f918 ab01 	ldrsb.w	sl, [r8], #1
 80162ae:	eba3 0302 	sub.w	r3, r3, r2
 80162b2:	fb0a ee03 	mla	lr, sl, r3, lr
 80162b6:	f1bb 0b01 	subs.w	fp, fp, #1
 80162ba:	dcf4      	bgt.n	80162a6 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x446>
 80162bc:	f1b9 0f00 	cmp.w	r9, #0
 80162c0:	f040 8164 	bne.w	801658c <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x72c>
 80162c4:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 80162c8:	fb5e 0e04 	smmla	lr, lr, r4, r0
 80162cc:	fa4e fe07 	asr.w	lr, lr, r7
 80162d0:	f30e 0e07 	ssat	lr, #8, lr
 80162d4:	f886 e000 	strb.w	lr, [r6]
 80162d8:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 80162da:	f013 0f02 	tst.w	r3, #2
 80162de:	d011      	beq.n	8016304 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x4a4>
 80162e0:	f013 0f01 	tst.w	r3, #1
 80162e4:	d005      	beq.n	80162f2 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x492>
 80162e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80162e8:	3b01      	subs	r3, #1
 80162ea:	d102      	bne.n	80162f2 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x492>
 80162ec:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 80162ee:	f106 0602 	add.w	r6, r6, #2
 80162f2:	f106 0601 	add.w	r6, r6, #1
 80162f6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80162f8:	3901      	subs	r1, #1
 80162fa:	dccc      	bgt.n	8016296 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x436>
 80162fc:	2000      	movs	r0, #0
 80162fe:	b019      	add	sp, #100	@ 0x64
 8016300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016304:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8016306:	441e      	add	r6, r3
 8016308:	e7f6      	b.n	80162f8 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x498>
 801630a:	3301      	adds	r3, #1
 801630c:	d014      	beq.n	8016338 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x4d8>
 801630e:	f04f 0301 	mov.w	r3, #1
 8016312:	fa03 f302 	lsl.w	r3, r3, r2
 8016316:	ea4f 03a3 	mov.w	r3, r3, asr #2
 801631a:	fb5c 3c01 	smmla	ip, ip, r1, r3
 801631e:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8016322:	fa4c fc02 	asr.w	ip, ip, r2
 8016326:	4484      	add	ip, r0
 8016328:	fb5a 3a01 	smmla	sl, sl, r1, r3
 801632c:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 8016330:	fa4a fa02 	asr.w	sl, sl, r2
 8016334:	4482      	add	sl, r0
 8016336:	e72b      	b.n	8016190 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x330>
 8016338:	f1c2 0301 	rsb	r3, r2, #1
 801633c:	fa0c fc03 	lsl.w	ip, ip, r3
 8016340:	f30c 0c1f 	ssat	ip, #32, ip
 8016344:	fb5c fc11 	smmulr	ip, ip, r1
 8016348:	fa0a fa03 	lsl.w	sl, sl, r3
 801634c:	f30a 0a1f 	ssat	sl, #32, sl
 8016350:	fb5a fa11 	smmulr	sl, sl, r1
 8016354:	4484      	add	ip, r0
 8016356:	4482      	add	sl, r0
 8016358:	e71a      	b.n	8016190 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x330>
 801635a:	3301      	adds	r3, #1
 801635c:	d014      	beq.n	8016388 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x528>
 801635e:	f04f 0301 	mov.w	r3, #1
 8016362:	fa03 f302 	lsl.w	r3, r3, r2
 8016366:	ea4f 03a3 	mov.w	r3, r3, asr #2
 801636a:	fb5e 3e01 	smmla	lr, lr, r1, r3
 801636e:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8016372:	fa4e fe02 	asr.w	lr, lr, r2
 8016376:	4486      	add	lr, r0
 8016378:	fb5b 3b01 	smmla	fp, fp, r1, r3
 801637c:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
 8016380:	fa4b fb02 	asr.w	fp, fp, r2
 8016384:	4483      	add	fp, r0
 8016386:	e720      	b.n	80161ca <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x36a>
 8016388:	f1c2 0301 	rsb	r3, r2, #1
 801638c:	fa0e fe03 	lsl.w	lr, lr, r3
 8016390:	f30e 0e1f 	ssat	lr, #32, lr
 8016394:	fb5e fe11 	smmulr	lr, lr, r1
 8016398:	fa0b fb03 	lsl.w	fp, fp, r3
 801639c:	f30b 0b1f 	ssat	fp, #32, fp
 80163a0:	fb5b fb11 	smmulr	fp, fp, r1
 80163a4:	4486      	add	lr, r0
 80163a6:	4483      	add	fp, r0
 80163a8:	e70f      	b.n	80161ca <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x36a>
 80163aa:	9f27      	ldr	r7, [sp, #156]	@ 0x9c
 80163ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80163b0:	9e2c      	ldr	r6, [sp, #176]	@ 0xb0
 80163b2:	e9dd ce09 	ldrd	ip, lr, [sp, #36]	@ 0x24
 80163b6:	ea5f 08a7 	movs.w	r8, r7, asr #2
 80163ba:	d018      	beq.n	80163ee <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x58e>
 80163bc:	f859 4b04 	ldr.w	r4, [r9], #4
 80163c0:	f856 0b04 	ldr.w	r0, [r6], #4
 80163c4:	f856 1b04 	ldr.w	r1, [r6], #4
 80163c8:	f856 2b04 	ldr.w	r2, [r6], #4
 80163cc:	f856 3b04 	ldr.w	r3, [r6], #4
 80163d0:	fa2f f584 	sxtb16	r5, r4
 80163d4:	fa2f f494 	sxtb16	r4, r4, ror #8
 80163d8:	fb25 cc00 	smlad	ip, r5, r0, ip
 80163dc:	fb25 ee02 	smlad	lr, r5, r2, lr
 80163e0:	fb24 cc01 	smlad	ip, r4, r1, ip
 80163e4:	fb24 ee03 	smlad	lr, r4, r3, lr
 80163e8:	f1b8 0801 	subs.w	r8, r8, #1
 80163ec:	dce6      	bgt.n	80163bc <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x55c>
 80163ee:	f017 0803 	ands.w	r8, r7, #3
 80163f2:	f1b8 0f00 	cmp.w	r8, #0
 80163f6:	d00c      	beq.n	8016412 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x5b2>
 80163f8:	f936 3b02 	ldrsh.w	r3, [r6], #2
 80163fc:	f936 5b02 	ldrsh.w	r5, [r6], #2
 8016400:	f919 1b01 	ldrsb.w	r1, [r9], #1
 8016404:	fb13 cc01 	smlabb	ip, r3, r1, ip
 8016408:	fb15 ee01 	smlabb	lr, r5, r1, lr
 801640c:	f1b8 0801 	subs.w	r8, r8, #1
 8016410:	dcf2      	bgt.n	80163f8 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x598>
 8016412:	9800      	ldr	r0, [sp, #0]
 8016414:	9902      	ldr	r1, [sp, #8]
 8016416:	9a04      	ldr	r2, [sp, #16]
 8016418:	9b06      	ldr	r3, [sp, #24]
 801641a:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 801641c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801641e:	4437      	add	r7, r6
 8016420:	2b00      	cmp	r3, #0
 8016422:	f040 8099 	bne.w	8016558 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x6f8>
 8016426:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 801642a:	fb5c 0c01 	smmla	ip, ip, r1, r0
 801642e:	fa4c fc02 	asr.w	ip, ip, r2
 8016432:	f30c 0c07 	ssat	ip, #8, ip
 8016436:	f886 c000 	strb.w	ip, [r6]
 801643a:	9801      	ldr	r0, [sp, #4]
 801643c:	9903      	ldr	r1, [sp, #12]
 801643e:	9a05      	ldr	r2, [sp, #20]
 8016440:	9b07      	ldr	r3, [sp, #28]
 8016442:	2b00      	cmp	r3, #0
 8016444:	d166      	bne.n	8016514 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x6b4>
 8016446:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 801644a:	fb5e 0e01 	smmla	lr, lr, r1, r0
 801644e:	fa4e fe02 	asr.w	lr, lr, r2
 8016452:	f30e 0e07 	ssat	lr, #8, lr
 8016456:	f887 e000 	strb.w	lr, [r7]
 801645a:	e6d0      	b.n	80161fe <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x39e>
 801645c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 801645e:	9f27      	ldr	r7, [sp, #156]	@ 0x9c
 8016460:	eb00 0907 	add.w	r9, r0, r7
 8016464:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8016466:	2f03      	cmp	r7, #3
 8016468:	dd11      	ble.n	801648e <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x62e>
 801646a:	ea4f 06a7 	mov.w	r6, r7, asr #2
 801646e:	f850 1b04 	ldr.w	r1, [r0], #4
 8016472:	f859 4b04 	ldr.w	r4, [r9], #4
 8016476:	fa2f f291 	sxtb16	r2, r1, ror #8
 801647a:	fa2f f181 	sxtb16	r1, r1
 801647e:	fa2f f894 	sxtb16	r8, r4, ror #8
 8016482:	fa2f f484 	sxtb16	r4, r4
 8016486:	e8a3 0116 	stmia.w	r3!, {r1, r2, r4, r8}
 801648a:	3e01      	subs	r6, #1
 801648c:	dcef      	bgt.n	801646e <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x60e>
 801648e:	f017 0603 	ands.w	r6, r7, #3
 8016492:	f77f ad4c 	ble.w	8015f2e <st_sssa8_ch_nn_mat_mult_pw_nt_t+0xce>
 8016496:	f910 1b01 	ldrsb.w	r1, [r0], #1
 801649a:	f823 1b02 	strh.w	r1, [r3], #2
 801649e:	f919 1b01 	ldrsb.w	r1, [r9], #1
 80164a2:	f823 1b02 	strh.w	r1, [r3], #2
 80164a6:	3e01      	subs	r6, #1
 80164a8:	dcf5      	bgt.n	8016496 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x636>
 80164aa:	e540      	b.n	8015f2e <st_sssa8_ch_nn_mat_mult_pw_nt_t+0xce>
 80164ac:	9e27      	ldr	r6, [sp, #156]	@ 0x9c
 80164ae:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 80164b0:	f04f 0300 	mov.w	r3, #0
 80164b4:	4618      	mov	r0, r3
 80164b6:	10b1      	asrs	r1, r6, #2
 80164b8:	d017      	beq.n	80164ea <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x68a>
 80164ba:	e8b2 1680 	ldmia.w	r2!, {r7, r9, sl, ip}
 80164be:	fa00 f087 	sxtah	r0, r0, r7
 80164c2:	fa00 f0a7 	sxtah	r0, r0, r7, ror #16
 80164c6:	fa00 f089 	sxtah	r0, r0, r9
 80164ca:	fa00 f0a9 	sxtah	r0, r0, r9, ror #16
 80164ce:	fa03 f38a 	sxtah	r3, r3, sl
 80164d2:	fa03 f3aa 	sxtah	r3, r3, sl, ror #16
 80164d6:	fa03 f38c 	sxtah	r3, r3, ip
 80164da:	fa03 f3ac 	sxtah	r3, r3, ip, ror #16
 80164de:	3901      	subs	r1, #1
 80164e0:	dceb      	bgt.n	80164ba <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x65a>
 80164e2:	f1c0 0000 	rsb	r0, r0, #0
 80164e6:	f1c3 0300 	rsb	r3, r3, #0
 80164ea:	f016 0103 	ands.w	r1, r6, #3
 80164ee:	d00b      	beq.n	8016508 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x6a8>
 80164f0:	f9b2 4000 	ldrsh.w	r4, [r2]
 80164f4:	eba0 0004 	sub.w	r0, r0, r4
 80164f8:	f9b2 4002 	ldrsh.w	r4, [r2, #2]
 80164fc:	eba3 0304 	sub.w	r3, r3, r4
 8016500:	3901      	subs	r1, #1
 8016502:	f102 0204 	add.w	r2, r2, #4
 8016506:	dcf3      	bgt.n	80164f0 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x690>
 8016508:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 801650a:	fb02 f000 	mul.w	r0, r2, r0
 801650e:	fb03 f202 	mul.w	r2, r3, r2
 8016512:	e512      	b.n	8015f3a <st_sssa8_ch_nn_mat_mult_pw_nt_t+0xda>
 8016514:	3301      	adds	r3, #1
 8016516:	d011      	beq.n	801653c <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x6dc>
 8016518:	f04f 0301 	mov.w	r3, #1
 801651c:	fa03 f302 	lsl.w	r3, r3, r2
 8016520:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8016524:	fb5e 3e01 	smmla	lr, lr, r1, r3
 8016528:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 801652c:	fa4e fe02 	asr.w	lr, lr, r2
 8016530:	4486      	add	lr, r0
 8016532:	f30e 0e07 	ssat	lr, #8, lr
 8016536:	f887 e000 	strb.w	lr, [r7]
 801653a:	e660      	b.n	80161fe <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x39e>
 801653c:	f1c2 0301 	rsb	r3, r2, #1
 8016540:	fa0e fe03 	lsl.w	lr, lr, r3
 8016544:	f30e 0e1f 	ssat	lr, #32, lr
 8016548:	fb5e fe11 	smmulr	lr, lr, r1
 801654c:	4486      	add	lr, r0
 801654e:	f30e 0e07 	ssat	lr, #8, lr
 8016552:	f887 e000 	strb.w	lr, [r7]
 8016556:	e652      	b.n	80161fe <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x39e>
 8016558:	3301      	adds	r3, #1
 801655a:	d00d      	beq.n	8016578 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x718>
 801655c:	f04f 0301 	mov.w	r3, #1
 8016560:	fa03 f302 	lsl.w	r3, r3, r2
 8016564:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8016568:	fb5c 3c01 	smmla	ip, ip, r1, r3
 801656c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8016570:	fa4c fc02 	asr.w	ip, ip, r2
 8016574:	4484      	add	ip, r0
 8016576:	e75c      	b.n	8016432 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x5d2>
 8016578:	f1c2 0301 	rsb	r3, r2, #1
 801657c:	fa0c fc03 	lsl.w	ip, ip, r3
 8016580:	f30c 0c1f 	ssat	ip, #32, ip
 8016584:	fb5c fc11 	smmulr	ip, ip, r1
 8016588:	4484      	add	ip, r0
 801658a:	e752      	b.n	8016432 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x5d2>
 801658c:	1c7b      	adds	r3, r7, #1
 801658e:	d00d      	beq.n	80165ac <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x74c>
 8016590:	f04f 0301 	mov.w	r3, #1
 8016594:	fa03 f307 	lsl.w	r3, r3, r7
 8016598:	ea4f 03a3 	mov.w	r3, r3, asr #2
 801659c:	fb5e 3e04 	smmla	lr, lr, r4, r3
 80165a0:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 80165a4:	fa4e fe07 	asr.w	lr, lr, r7
 80165a8:	4486      	add	lr, r0
 80165aa:	e691      	b.n	80162d0 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x470>
 80165ac:	f1c7 0301 	rsb	r3, r7, #1
 80165b0:	fa0e fe03 	lsl.w	lr, lr, r3
 80165b4:	f30e 0e1f 	ssat	lr, #32, lr
 80165b8:	fb5e fe14 	smmulr	lr, lr, r4
 80165bc:	4486      	add	lr, r0
 80165be:	e687      	b.n	80162d0 <st_sssa8_ch_nn_mat_mult_pw_nt_t+0x470>

080165c0 <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS>:
 80165c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80165c4:	b099      	sub	sp, #100	@ 0x64
 80165c6:	bf00      	nop
 80165c8:	9014      	str	r0, [sp, #80]	@ 0x50
 80165ca:	9113      	str	r1, [sp, #76]	@ 0x4c
 80165cc:	9216      	str	r2, [sp, #88]	@ 0x58
 80165ce:	9312      	str	r3, [sp, #72]	@ 0x48
 80165d0:	f04f 0800 	mov.w	r8, #0
 80165d4:	f8cd 8034 	str.w	r8, [sp, #52]	@ 0x34
 80165d8:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 80165dc:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80165de:	eb02 028b 	add.w	r2, r2, fp, lsl #2
 80165e2:	f9b2 3000 	ldrsh.w	r3, [r2]
 80165e6:	f9b2 4002 	ldrsh.w	r4, [r2, #2]
 80165ea:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80165ee:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80165f0:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 80165f4:	e9d2 1200 	ldrd	r1, r2, [r2]
 80165f8:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80165fc:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 80165fe:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8016602:	e9d2 1200 	ldrd	r1, r2, [r2]
 8016606:	e9cd 1200 	strd	r1, r2, [sp]
 801660a:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 801660c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 801660e:	f04f 0610 	mov.w	r6, #16
 8016612:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8016614:	f850 1b04 	ldr.w	r1, [r0], #4
 8016618:	fa2f f291 	sxtb16	r2, r1, ror #8
 801661c:	fa2f f181 	sxtb16	r1, r1
 8016620:	fa2f f894 	sxtb16	r8, r4, ror #8
 8016624:	fa2f f484 	sxtb16	r4, r4
 8016628:	e8a3 0116 	stmia.w	r3!, {r1, r2, r4, r8}
 801662c:	3e01      	subs	r6, #1
 801662e:	dcf0      	bgt.n	8016612 <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS+0x52>
 8016630:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8016632:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8016634:	f04f 0300 	mov.w	r3, #0
 8016638:	4618      	mov	r0, r3
 801663a:	f04f 0110 	mov.w	r1, #16
 801663e:	e8b2 1700 	ldmia.w	r2!, {r8, r9, sl, ip}
 8016642:	fa00 f088 	sxtah	r0, r0, r8
 8016646:	fa00 f0a8 	sxtah	r0, r0, r8, ror #16
 801664a:	fa00 f089 	sxtah	r0, r0, r9
 801664e:	fa00 f0a9 	sxtah	r0, r0, r9, ror #16
 8016652:	fa03 f38a 	sxtah	r3, r3, sl
 8016656:	fa03 f3aa 	sxtah	r3, r3, sl, ror #16
 801665a:	fa03 f38c 	sxtah	r3, r3, ip
 801665e:	fa03 f3ac 	sxtah	r3, r3, ip, ror #16
 8016662:	3901      	subs	r1, #1
 8016664:	dceb      	bgt.n	801663e <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS+0x7e>
 8016666:	f1c0 0000 	rsb	r0, r0, #0
 801666a:	f1c3 0300 	rsb	r3, r3, #0
 801666e:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8016670:	fb02 f000 	mul.w	r0, r2, r0
 8016674:	fb03 f202 	mul.w	r2, r3, r2
 8016678:	9916      	ldr	r1, [sp, #88]	@ 0x58
 801667a:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801667e:	e9d1 3400 	ldrd	r3, r4, [r1]
 8016682:	4403      	add	r3, r0
 8016684:	4414      	add	r4, r2
 8016686:	e9cd 3409 	strd	r3, r4, [sp, #36]	@ 0x24
 801668a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801668c:	f04f 0305 	mov.w	r3, #5
 8016690:	f102 0203 	add.w	r2, r2, #3
 8016694:	441a      	add	r2, r3
 8016696:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 801669a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801669c:	f04f 073e 	mov.w	r7, #62	@ 0x3e
 80166a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80166a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80166a4:	9e2c      	ldr	r6, [sp, #176]	@ 0xb0
 80166a6:	e9dd ce09 	ldrd	ip, lr, [sp, #36]	@ 0x24
 80166aa:	46e2      	mov	sl, ip
 80166ac:	46f3      	mov	fp, lr
 80166ae:	f103 0301 	add.w	r3, r3, #1
 80166b2:	930c      	str	r3, [sp, #48]	@ 0x30
 80166b4:	f04f 0804 	mov.w	r8, #4
 80166b8:	f8d9 5040 	ldr.w	r5, [r9, #64]	@ 0x40
 80166bc:	fa2f f485 	sxtb16	r4, r5
 80166c0:	f856 0b04 	ldr.w	r0, [r6], #4
 80166c4:	fa2f f595 	sxtb16	r5, r5, ror #8
 80166c8:	f856 1b04 	ldr.w	r1, [r6], #4
 80166cc:	fb24 aa00 	smlad	sl, r4, r0, sl
 80166d0:	fb25 aa01 	smlad	sl, r5, r1, sl
 80166d4:	f856 2b04 	ldr.w	r2, [r6], #4
 80166d8:	f856 3b04 	ldr.w	r3, [r6], #4
 80166dc:	fb24 bb02 	smlad	fp, r4, r2, fp
 80166e0:	f859 4b04 	ldr.w	r4, [r9], #4
 80166e4:	fb25 bb03 	smlad	fp, r5, r3, fp
 80166e8:	fa2f f584 	sxtb16	r5, r4
 80166ec:	fa2f f494 	sxtb16	r4, r4, ror #8
 80166f0:	fb25 cc00 	smlad	ip, r5, r0, ip
 80166f4:	f856 0b04 	ldr.w	r0, [r6], #4
 80166f8:	fb25 ee02 	smlad	lr, r5, r2, lr
 80166fc:	f8d9 5040 	ldr.w	r5, [r9, #64]	@ 0x40
 8016700:	fb24 cc01 	smlad	ip, r4, r1, ip
 8016704:	fb24 ee03 	smlad	lr, r4, r3, lr
 8016708:	fa2f f485 	sxtb16	r4, r5
 801670c:	fa2f f595 	sxtb16	r5, r5, ror #8
 8016710:	f856 1b04 	ldr.w	r1, [r6], #4
 8016714:	fb24 aa00 	smlad	sl, r4, r0, sl
 8016718:	f856 2b04 	ldr.w	r2, [r6], #4
 801671c:	fb25 aa01 	smlad	sl, r5, r1, sl
 8016720:	f856 3b04 	ldr.w	r3, [r6], #4
 8016724:	fb24 bb02 	smlad	fp, r4, r2, fp
 8016728:	f859 4b04 	ldr.w	r4, [r9], #4
 801672c:	fb25 bb03 	smlad	fp, r5, r3, fp
 8016730:	fa2f f584 	sxtb16	r5, r4
 8016734:	fa2f f494 	sxtb16	r4, r4, ror #8
 8016738:	fb25 cc00 	smlad	ip, r5, r0, ip
 801673c:	fb25 ee02 	smlad	lr, r5, r2, lr
 8016740:	f8d9 5040 	ldr.w	r5, [r9, #64]	@ 0x40
 8016744:	fb24 cc01 	smlad	ip, r4, r1, ip
 8016748:	f856 0b04 	ldr.w	r0, [r6], #4
 801674c:	fb24 ee03 	smlad	lr, r4, r3, lr
 8016750:	fa2f f485 	sxtb16	r4, r5
 8016754:	fa2f f595 	sxtb16	r5, r5, ror #8
 8016758:	f856 1b04 	ldr.w	r1, [r6], #4
 801675c:	fb24 aa00 	smlad	sl, r4, r0, sl
 8016760:	f856 2b04 	ldr.w	r2, [r6], #4
 8016764:	fb25 aa01 	smlad	sl, r5, r1, sl
 8016768:	f856 3b04 	ldr.w	r3, [r6], #4
 801676c:	fb24 bb02 	smlad	fp, r4, r2, fp
 8016770:	f859 4b04 	ldr.w	r4, [r9], #4
 8016774:	fb25 bb03 	smlad	fp, r5, r3, fp
 8016778:	fa2f f584 	sxtb16	r5, r4
 801677c:	fa2f f494 	sxtb16	r4, r4, ror #8
 8016780:	fb25 cc00 	smlad	ip, r5, r0, ip
 8016784:	fb25 ee02 	smlad	lr, r5, r2, lr
 8016788:	f856 0b04 	ldr.w	r0, [r6], #4
 801678c:	fb24 cc01 	smlad	ip, r4, r1, ip
 8016790:	f8d9 5040 	ldr.w	r5, [r9, #64]	@ 0x40
 8016794:	fb24 ee03 	smlad	lr, r4, r3, lr
 8016798:	fa2f f485 	sxtb16	r4, r5
 801679c:	fa2f f595 	sxtb16	r5, r5, ror #8
 80167a0:	f856 1b04 	ldr.w	r1, [r6], #4
 80167a4:	fb24 aa00 	smlad	sl, r4, r0, sl
 80167a8:	f856 2b04 	ldr.w	r2, [r6], #4
 80167ac:	fb25 aa01 	smlad	sl, r5, r1, sl
 80167b0:	f856 3b04 	ldr.w	r3, [r6], #4
 80167b4:	fb24 bb02 	smlad	fp, r4, r2, fp
 80167b8:	f859 4b04 	ldr.w	r4, [r9], #4
 80167bc:	fb25 bb03 	smlad	fp, r5, r3, fp
 80167c0:	fa2f f584 	sxtb16	r5, r4
 80167c4:	fa2f f494 	sxtb16	r4, r4, ror #8
 80167c8:	fb25 cc00 	smlad	ip, r5, r0, ip
 80167cc:	fb25 ee02 	smlad	lr, r5, r2, lr
 80167d0:	f1b8 0801 	subs.w	r8, r8, #1
 80167d4:	fb24 cc01 	smlad	ip, r4, r1, ip
 80167d8:	fb24 ee03 	smlad	lr, r4, r3, lr
 80167dc:	f73f af6c 	bgt.w	80166b8 <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS+0xf8>
 80167e0:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80167e2:	462e      	mov	r6, r5
 80167e4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80167e6:	1e90      	subs	r0, r2, #2
 80167e8:	dc09      	bgt.n	80167fe <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS+0x23e>
 80167ea:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80167ec:	f1c2 0202 	rsb	r2, r2, #2
 80167f0:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 80167f4:	920c      	str	r2, [sp, #48]	@ 0x30
 80167f6:	f100 0005 	add.w	r0, r0, #5
 80167fa:	f105 0502 	add.w	r5, r5, #2
 80167fe:	900f      	str	r0, [sp, #60]	@ 0x3c
 8016800:	9800      	ldr	r0, [sp, #0]
 8016802:	9902      	ldr	r1, [sp, #8]
 8016804:	9a04      	ldr	r2, [sp, #16]
 8016806:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8016808:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 801680c:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 8016810:	fb5c 0c01 	smmla	ip, ip, r1, r0
 8016814:	fb5a 0a01 	smmla	sl, sl, r1, r0
 8016818:	fa4c fc02 	asr.w	ip, ip, r2
 801681c:	fa4a fa02 	asr.w	sl, sl, r2
 8016820:	f30c 0c07 	ssat	ip, #8, ip
 8016824:	f30a 0a07 	ssat	sl, #8, sl
 8016828:	f886 c000 	strb.w	ip, [r6]
 801682c:	f884 a000 	strb.w	sl, [r4]
 8016830:	9801      	ldr	r0, [sp, #4]
 8016832:	9903      	ldr	r1, [sp, #12]
 8016834:	9a05      	ldr	r2, [sp, #20]
 8016836:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 801683a:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
 801683e:	fb5e 0e01 	smmla	lr, lr, r1, r0
 8016842:	fb5b 0b01 	smmla	fp, fp, r1, r0
 8016846:	fa4e fe02 	asr.w	lr, lr, r2
 801684a:	fa4b fb02 	asr.w	fp, fp, r2
 801684e:	f30e 0e07 	ssat	lr, #8, lr
 8016852:	f30b 0b07 	ssat	fp, #8, fp
 8016856:	f886 e0bd 	strb.w	lr, [r6, #189]	@ 0xbd
 801685a:	f884 b0bd 	strb.w	fp, [r4, #189]	@ 0xbd
 801685e:	f105 0302 	add.w	r3, r5, #2
 8016862:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016864:	f109 0940 	add.w	r9, r9, #64	@ 0x40
 8016868:	3f01      	subs	r7, #1
 801686a:	f47f af1a 	bne.w	80166a2 <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS+0xe2>
 801686e:	f8cd 9020 	str.w	r9, [sp, #32]
 8016872:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016876:	9e2c      	ldr	r6, [sp, #176]	@ 0xb0
 8016878:	e9dd ce09 	ldrd	ip, lr, [sp, #36]	@ 0x24
 801687c:	f04f 0810 	mov.w	r8, #16
 8016880:	f859 4b04 	ldr.w	r4, [r9], #4
 8016884:	f856 0b04 	ldr.w	r0, [r6], #4
 8016888:	f856 1b04 	ldr.w	r1, [r6], #4
 801688c:	f856 2b04 	ldr.w	r2, [r6], #4
 8016890:	f856 3b04 	ldr.w	r3, [r6], #4
 8016894:	fa2f f584 	sxtb16	r5, r4
 8016898:	fa2f f494 	sxtb16	r4, r4, ror #8
 801689c:	fb25 cc00 	smlad	ip, r5, r0, ip
 80168a0:	fb25 ee02 	smlad	lr, r5, r2, lr
 80168a4:	fb24 cc01 	smlad	ip, r4, r1, ip
 80168a8:	fb24 ee03 	smlad	lr, r4, r3, lr
 80168ac:	f1b8 0801 	subs.w	r8, r8, #1
 80168b0:	dce6      	bgt.n	8016880 <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS+0x2c0>
 80168b2:	9800      	ldr	r0, [sp, #0]
 80168b4:	9902      	ldr	r1, [sp, #8]
 80168b6:	9a04      	ldr	r2, [sp, #16]
 80168b8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80168ba:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80168be:	fb5c 0c01 	smmla	ip, ip, r1, r0
 80168c2:	fa4c fc02 	asr.w	ip, ip, r2
 80168c6:	f30c 0c07 	ssat	ip, #8, ip
 80168ca:	f886 c000 	strb.w	ip, [r6]
 80168ce:	9801      	ldr	r0, [sp, #4]
 80168d0:	9903      	ldr	r1, [sp, #12]
 80168d2:	9a05      	ldr	r2, [sp, #20]
 80168d4:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 80168d8:	fb5e 0e01 	smmla	lr, lr, r1, r0
 80168dc:	fa4e fe02 	asr.w	lr, lr, r2
 80168e0:	f30e 0e07 	ssat	lr, #8, lr
 80168e4:	f886 e0bd 	strb.w	lr, [r6, #189]	@ 0xbd
 80168e8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80168ea:	f103 0380 	add.w	r3, r3, #128	@ 0x80
 80168ee:	9313      	str	r3, [sp, #76]	@ 0x4c
 80168f0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80168f2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80168f4:	f503 73bd 	add.w	r3, r3, #378	@ 0x17a
 80168f8:	9312      	str	r3, [sp, #72]	@ 0x48
 80168fa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80168fc:	f102 0201 	add.w	r2, r2, #1
 8016900:	920d      	str	r2, [sp, #52]	@ 0x34
 8016902:	2a20      	cmp	r2, #32
 8016904:	f6ff ae68 	blt.w	80165d8 <st_sssa8_ch_nn_mat_mult_pw_nt_t_KWS+0x18>
 8016908:	2000      	movs	r0, #0
 801690a:	b019      	add	sp, #100	@ 0x64
 801690c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016910 <ai_mul_buffer_INT8>:
 8016910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016914:	ed2d 8b04 	vpush	{d8-d9}
 8016918:	b093      	sub	sp, #76	@ 0x4c
 801691a:	4681      	mov	r9, r0
 801691c:	4688      	mov	r8, r1
 801691e:	9309      	str	r3, [sp, #36]	@ 0x24
 8016920:	f10d 0046 	add.w	r0, sp, #70	@ 0x46
 8016924:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8016926:	9c20      	ldr	r4, [sp, #128]	@ 0x80
 8016928:	edd3 8a00 	vldr	s17, [r3]
 801692c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801692e:	ed94 8a00 	vldr	s16, [r4]
 8016932:	ed93 9a00 	vldr	s18, [r3]
 8016936:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016938:	ee28 0a28 	vmul.f32	s0, s16, s17
 801693c:	9d26      	ldr	r5, [sp, #152]	@ 0x98
 801693e:	f993 3000 	ldrsb.w	r3, [r3]
 8016942:	ee80 0a09 	vdiv.f32	s0, s0, s18
 8016946:	920c      	str	r2, [sp, #48]	@ 0x30
 8016948:	930b      	str	r3, [sp, #44]	@ 0x2c
 801694a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801694c:	f993 3000 	ldrsb.w	r3, [r3]
 8016950:	930a      	str	r3, [sp, #40]	@ 0x28
 8016952:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8016954:	f993 6000 	ldrsb.w	r6, [r3]
 8016958:	2300      	movs	r3, #0
 801695a:	f8ad 3046 	strh.w	r3, [sp, #70]	@ 0x46
 801695e:	f7fd fee3 	bl	8014728 <align_factor>
 8016962:	f9bd 4046 	ldrsh.w	r4, [sp, #70]	@ 0x46
 8016966:	1e63      	subs	r3, r4, #1
 8016968:	9306      	str	r3, [sp, #24]
 801696a:	b29b      	uxth	r3, r3
 801696c:	2b14      	cmp	r3, #20
 801696e:	f200 80aa 	bhi.w	8016ac6 <ai_mul_buffer_INT8+0x1b6>
 8016972:	2301      	movs	r3, #1
 8016974:	fa06 fc04 	lsl.w	ip, r6, r4
 8016978:	40a3      	lsls	r3, r4
 801697a:	eb0c 0c53 	add.w	ip, ip, r3, lsr #1
 801697e:	2d00      	cmp	r5, #0
 8016980:	f000 80a5 	beq.w	8016ace <ai_mul_buffer_INT8+0x1be>
 8016984:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016986:	2d01      	cmp	r5, #1
 8016988:	b29e      	uxth	r6, r3
 801698a:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 801698e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016990:	b29f      	uxth	r7, r3
 8016992:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
 8016996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016998:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801699c:	f000 80ad 	beq.w	8016afa <ai_mul_buffer_INT8+0x1ea>
 80169a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80169a2:	f992 2000 	ldrsb.w	r2, [r2]
 80169a6:	b295      	uxth	r5, r2
 80169a8:	ea45 4502 	orr.w	r5, r5, r2, lsl #16
 80169ac:	fa2f f585 	sxtb16	r5, r5
 80169b0:	fad5 f507 	ssub16	r5, r5, r7
 80169b4:	2b00      	cmp	r3, #0
 80169b6:	f000 82ae 	beq.w	8016f16 <ai_mul_buffer_INT8+0x606>
 80169ba:	1ea2      	subs	r2, r4, #2
 80169bc:	2701      	movs	r7, #1
 80169be:	1429      	asrs	r1, r5, #16
 80169c0:	f109 0e04 	add.w	lr, r9, #4
 80169c4:	4097      	lsls	r7, r2
 80169c6:	009a      	lsls	r2, r3, #2
 80169c8:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 80169cc:	468b      	mov	fp, r1
 80169ce:	b22d      	sxth	r5, r5
 80169d0:	9305      	str	r3, [sp, #20]
 80169d2:	f1c4 0301 	rsb	r3, r4, #1
 80169d6:	9507      	str	r5, [sp, #28]
 80169d8:	9308      	str	r3, [sp, #32]
 80169da:	e9cd 290d 	strd	r2, r9, [sp, #52]	@ 0x34
 80169de:	e02e      	b.n	8016a3e <ai_mul_buffer_INT8+0x12e>
 80169e0:	9d06      	ldr	r5, [sp, #24]
 80169e2:	fb59 7900 	smmla	r9, r9, r0, r7
 80169e6:	fa49 f905 	asr.w	r9, r9, r5
 80169ea:	fb53 7a00 	smmla	sl, r3, r0, r7
 80169ee:	44e1      	add	r9, ip
 80169f0:	fb51 7100 	smmla	r1, r1, r0, r7
 80169f4:	fb52 7200 	smmla	r2, r2, r0, r7
 80169f8:	f309 0907 	ssat	r9, #8, r9
 80169fc:	4129      	asrs	r1, r5
 80169fe:	fa4f f989 	sxtb.w	r9, r9
 8016a02:	4461      	add	r1, ip
 8016a04:	f301 0107 	ssat	r1, #8, r1
 8016a08:	fa4a fa05 	asr.w	sl, sl, r5
 8016a0c:	b249      	sxtb	r1, r1
 8016a0e:	44e2      	add	sl, ip
 8016a10:	f30a 0a07 	ssat	sl, #8, sl
 8016a14:	412a      	asrs	r2, r5
 8016a16:	fa4f fa8a 	sxtb.w	sl, sl
 8016a1a:	4462      	add	r2, ip
 8016a1c:	f302 0207 	ssat	r2, #8, r2
 8016a20:	b252      	sxtb	r2, r2
 8016a22:	9b05      	ldr	r3, [sp, #20]
 8016a24:	f10e 0e04 	add.w	lr, lr, #4
 8016a28:	f80e 9c08 	strb.w	r9, [lr, #-8]
 8016a2c:	4598      	cmp	r8, r3
 8016a2e:	f80e 1c07 	strb.w	r1, [lr, #-7]
 8016a32:	f80e ac06 	strb.w	sl, [lr, #-6]
 8016a36:	f80e 2c05 	strb.w	r2, [lr, #-5]
 8016a3a:	f000 8120 	beq.w	8016c7e <ai_mul_buffer_INT8+0x36e>
 8016a3e:	f858 1b04 	ldr.w	r1, [r8], #4
 8016a42:	fa2f f981 	sxtb16	r9, r1
 8016a46:	ea4f 2131 	mov.w	r1, r1, ror #8
 8016a4a:	fa2f f181 	sxtb16	r1, r1
 8016a4e:	fad1 f106 	ssub16	r1, r1, r6
 8016a52:	fad9 f906 	ssub16	r9, r9, r6
 8016a56:	ea4f 4329 	mov.w	r3, r9, asr #16
 8016a5a:	9d07      	ldr	r5, [sp, #28]
 8016a5c:	140a      	asrs	r2, r1, #16
 8016a5e:	2c15      	cmp	r4, #21
 8016a60:	fb19 f905 	smulbb	r9, r9, r5
 8016a64:	fb0b f303 	mul.w	r3, fp, r3
 8016a68:	fb11 f105 	smulbb	r1, r1, r5
 8016a6c:	fb0b f202 	mul.w	r2, fp, r2
 8016a70:	dcb6      	bgt.n	80169e0 <ai_mul_buffer_INT8+0xd0>
 8016a72:	9d08      	ldr	r5, [sp, #32]
 8016a74:	2c00      	cmp	r4, #0
 8016a76:	ea4f 0a43 	mov.w	sl, r3, lsl #1
 8016a7a:	fa09 f505 	lsl.w	r5, r9, r5
 8016a7e:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8016a82:	f340 80d4 	ble.w	8016c2e <ai_mul_buffer_INT8+0x31e>
 8016a86:	0053      	lsls	r3, r2, #1
 8016a88:	fb59 c900 	smmla	r9, r9, r0, ip
 8016a8c:	0049      	lsls	r1, r1, #1
 8016a8e:	fa49 f904 	asr.w	r9, r9, r4
 8016a92:	fb5a c200 	smmla	r2, sl, r0, ip
 8016a96:	fb51 c100 	smmla	r1, r1, r0, ip
 8016a9a:	fb53 c300 	smmla	r3, r3, r0, ip
 8016a9e:	f309 0907 	ssat	r9, #8, r9
 8016aa2:	fa4f f989 	sxtb.w	r9, r9
 8016aa6:	4121      	asrs	r1, r4
 8016aa8:	f301 0107 	ssat	r1, #8, r1
 8016aac:	b249      	sxtb	r1, r1
 8016aae:	fa42 fa04 	asr.w	sl, r2, r4
 8016ab2:	f30a 0a07 	ssat	sl, #8, sl
 8016ab6:	fa4f fa8a 	sxtb.w	sl, sl
 8016aba:	fa43 f204 	asr.w	r2, r3, r4
 8016abe:	f302 0207 	ssat	r2, #8, r2
 8016ac2:	b252      	sxtb	r2, r2
 8016ac4:	e7ad      	b.n	8016a22 <ai_mul_buffer_INT8+0x112>
 8016ac6:	46b4      	mov	ip, r6
 8016ac8:	2d00      	cmp	r5, #0
 8016aca:	f47f af5b 	bne.w	8016984 <ai_mul_buffer_INT8+0x74>
 8016ace:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016ad0:	eeb0 1a49 	vmov.f32	s2, s18
 8016ad4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8016ad6:	eef0 0a68 	vmov.f32	s1, s17
 8016ada:	9301      	str	r3, [sp, #4]
 8016adc:	eeb0 0a48 	vmov.f32	s0, s16
 8016ae0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016ae2:	4641      	mov	r1, r8
 8016ae4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8016ae6:	4648      	mov	r0, r9
 8016ae8:	9602      	str	r6, [sp, #8]
 8016aea:	9400      	str	r4, [sp, #0]
 8016aec:	f000 fd5e 	bl	80175ac <ai_math_elementwise_mul_int8>
 8016af0:	b013      	add	sp, #76	@ 0x4c
 8016af2:	ecbd 8b04 	vpop	{d8-d9}
 8016af6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016afa:	f998 1000 	ldrsb.w	r1, [r8]
 8016afe:	b28a      	uxth	r2, r1
 8016b00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8016b04:	fa2f f282 	sxtb16	r2, r2
 8016b08:	fad2 f206 	ssub16	r2, r2, r6
 8016b0c:	2b00      	cmp	r3, #0
 8016b0e:	f000 8233 	beq.w	8016f78 <ai_mul_buffer_INT8+0x668>
 8016b12:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8016b16:	1ea6      	subs	r6, r4, #2
 8016b18:	b212      	sxth	r2, r2
 8016b1a:	f8cd 803c 	str.w	r8, [sp, #60]	@ 0x3c
 8016b1e:	0099      	lsls	r1, r3, #2
 8016b20:	fa05 f606 	lsl.w	r6, r5, r6
 8016b24:	4696      	mov	lr, r2
 8016b26:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8016b28:	f109 0504 	add.w	r5, r9, #4
 8016b2c:	960c      	str	r6, [sp, #48]	@ 0x30
 8016b2e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016b32:	46f3      	mov	fp, lr
 8016b34:	4696      	mov	lr, r2
 8016b36:	9307      	str	r3, [sp, #28]
 8016b38:	f1c4 0301 	rsb	r3, r4, #1
 8016b3c:	e9cd 190d 	strd	r1, r9, [sp, #52]	@ 0x34
 8016b40:	9308      	str	r3, [sp, #32]
 8016b42:	e030      	b.n	8016ba6 <ai_mul_buffer_INT8+0x296>
 8016b44:	9e06      	ldr	r6, [sp, #24]
 8016b46:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8016b48:	fb58 2800 	smmla	r8, r8, r0, r2
 8016b4c:	fa48 f806 	asr.w	r8, r8, r6
 8016b50:	fb53 2900 	smmla	r9, r3, r0, r2
 8016b54:	fb51 2100 	smmla	r1, r1, r0, r2
 8016b58:	4613      	mov	r3, r2
 8016b5a:	44e0      	add	r8, ip
 8016b5c:	9a05      	ldr	r2, [sp, #20]
 8016b5e:	fb52 3200 	smmla	r2, r2, r0, r3
 8016b62:	f308 0807 	ssat	r8, #8, r8
 8016b66:	4131      	asrs	r1, r6
 8016b68:	fa4f f888 	sxtb.w	r8, r8
 8016b6c:	4461      	add	r1, ip
 8016b6e:	f301 0107 	ssat	r1, #8, r1
 8016b72:	fa49 f906 	asr.w	r9, r9, r6
 8016b76:	b249      	sxtb	r1, r1
 8016b78:	44e1      	add	r9, ip
 8016b7a:	f309 0907 	ssat	r9, #8, r9
 8016b7e:	4132      	asrs	r2, r6
 8016b80:	fa4f f989 	sxtb.w	r9, r9
 8016b84:	4462      	add	r2, ip
 8016b86:	f302 0207 	ssat	r2, #8, r2
 8016b8a:	b252      	sxtb	r2, r2
 8016b8c:	9b07      	ldr	r3, [sp, #28]
 8016b8e:	3504      	adds	r5, #4
 8016b90:	f805 8c08 	strb.w	r8, [r5, #-8]
 8016b94:	459e      	cmp	lr, r3
 8016b96:	f805 1c07 	strb.w	r1, [r5, #-7]
 8016b9a:	f805 9c06 	strb.w	r9, [r5, #-6]
 8016b9e:	f805 2c05 	strb.w	r2, [r5, #-5]
 8016ba2:	f000 80d7 	beq.w	8016d54 <ai_mul_buffer_INT8+0x444>
 8016ba6:	f85e 1b04 	ldr.w	r1, [lr], #4
 8016baa:	fa2f f881 	sxtb16	r8, r1
 8016bae:	ea4f 2131 	mov.w	r1, r1, ror #8
 8016bb2:	fa2f f181 	sxtb16	r1, r1
 8016bb6:	fad1 f107 	ssub16	r1, r1, r7
 8016bba:	fad8 f807 	ssub16	r8, r8, r7
 8016bbe:	140a      	asrs	r2, r1, #16
 8016bc0:	2c15      	cmp	r4, #21
 8016bc2:	fb11 f10b 	smulbb	r1, r1, fp
 8016bc6:	ea4f 4328 	mov.w	r3, r8, asr #16
 8016bca:	fb18 f80b 	smulbb	r8, r8, fp
 8016bce:	fb0a f202 	mul.w	r2, sl, r2
 8016bd2:	fb0a f303 	mul.w	r3, sl, r3
 8016bd6:	9205      	str	r2, [sp, #20]
 8016bd8:	dcb4      	bgt.n	8016b44 <ai_mul_buffer_INT8+0x234>
 8016bda:	9e08      	ldr	r6, [sp, #32]
 8016bdc:	2c00      	cmp	r4, #0
 8016bde:	ea4f 0943 	mov.w	r9, r3, lsl #1
 8016be2:	fa08 f606 	lsl.w	r6, r8, r6
 8016be6:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8016bea:	f340 808b 	ble.w	8016d04 <ai_mul_buffer_INT8+0x3f4>
 8016bee:	0053      	lsls	r3, r2, #1
 8016bf0:	fb58 c800 	smmla	r8, r8, r0, ip
 8016bf4:	0049      	lsls	r1, r1, #1
 8016bf6:	fa48 f804 	asr.w	r8, r8, r4
 8016bfa:	fb59 c200 	smmla	r2, r9, r0, ip
 8016bfe:	fb51 c100 	smmla	r1, r1, r0, ip
 8016c02:	fb53 c300 	smmla	r3, r3, r0, ip
 8016c06:	f308 0807 	ssat	r8, #8, r8
 8016c0a:	fa4f f888 	sxtb.w	r8, r8
 8016c0e:	4121      	asrs	r1, r4
 8016c10:	f301 0107 	ssat	r1, #8, r1
 8016c14:	b249      	sxtb	r1, r1
 8016c16:	fa42 f904 	asr.w	r9, r2, r4
 8016c1a:	f309 0907 	ssat	r9, #8, r9
 8016c1e:	fa4f f989 	sxtb.w	r9, r9
 8016c22:	fa43 f204 	asr.w	r2, r3, r4
 8016c26:	f302 0207 	ssat	r2, #8, r2
 8016c2a:	b252      	sxtb	r2, r2
 8016c2c:	e7ae      	b.n	8016b8c <ai_mul_buffer_INT8+0x27c>
 8016c2e:	f305 091f 	ssat	r9, #32, r5
 8016c32:	fb59 f910 	smmulr	r9, r9, r0
 8016c36:	9d08      	ldr	r5, [sp, #32]
 8016c38:	fa03 fa05 	lsl.w	sl, r3, r5
 8016c3c:	f30a 0a1f 	ssat	sl, #32, sl
 8016c40:	fb5a fa10 	smmulr	sl, sl, r0
 8016c44:	40a9      	lsls	r1, r5
 8016c46:	f301 011f 	ssat	r1, #32, r1
 8016c4a:	fb51 f110 	smmulr	r1, r1, r0
 8016c4e:	40aa      	lsls	r2, r5
 8016c50:	f302 021f 	ssat	r2, #32, r2
 8016c54:	fb52 f210 	smmulr	r2, r2, r0
 8016c58:	44e1      	add	r9, ip
 8016c5a:	f309 0907 	ssat	r9, #8, r9
 8016c5e:	fa4f f989 	sxtb.w	r9, r9
 8016c62:	4461      	add	r1, ip
 8016c64:	f301 0107 	ssat	r1, #8, r1
 8016c68:	b249      	sxtb	r1, r1
 8016c6a:	44e2      	add	sl, ip
 8016c6c:	f30a 0a07 	ssat	sl, #8, sl
 8016c70:	fa4f fa8a 	sxtb.w	sl, sl
 8016c74:	4462      	add	r2, ip
 8016c76:	f302 0207 	ssat	r2, #8, r2
 8016c7a:	b252      	sxtb	r2, r2
 8016c7c:	e6d1      	b.n	8016a22 <ai_mul_buffer_INT8+0x112>
 8016c7e:	e9dd 290d 	ldrd	r2, r9, [sp, #52]	@ 0x34
 8016c82:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016c84:	4491      	add	r9, r2
 8016c86:	f993 2000 	ldrsb.w	r2, [r3]
 8016c8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016c8c:	1ad2      	subs	r2, r2, r3
 8016c8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016c90:	f013 0103 	ands.w	r1, r3, #3
 8016c94:	f43f af2c 	beq.w	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016c98:	2c15      	cmp	r4, #21
 8016c9a:	f300 8097 	bgt.w	8016dcc <ai_mul_buffer_INT8+0x4bc>
 8016c9e:	2c00      	cmp	r4, #0
 8016ca0:	f340 8101 	ble.w	8016ea6 <ai_mul_buffer_INT8+0x596>
 8016ca4:	9d05      	ldr	r5, [sp, #20]
 8016ca6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8016ca8:	f995 3000 	ldrsb.w	r3, [r5]
 8016cac:	1b9b      	subs	r3, r3, r6
 8016cae:	fb02 f303 	mul.w	r3, r2, r3
 8016cb2:	005b      	lsls	r3, r3, #1
 8016cb4:	fb53 c300 	smmla	r3, r3, r0, ip
 8016cb8:	4123      	asrs	r3, r4
 8016cba:	f303 0307 	ssat	r3, #8, r3
 8016cbe:	2901      	cmp	r1, #1
 8016cc0:	f889 3000 	strb.w	r3, [r9]
 8016cc4:	f43f af14 	beq.w	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016cc8:	f995 3001 	ldrsb.w	r3, [r5, #1]
 8016ccc:	1b9b      	subs	r3, r3, r6
 8016cce:	fb02 f303 	mul.w	r3, r2, r3
 8016cd2:	005b      	lsls	r3, r3, #1
 8016cd4:	fb53 c300 	smmla	r3, r3, r0, ip
 8016cd8:	4123      	asrs	r3, r4
 8016cda:	f303 0307 	ssat	r3, #8, r3
 8016cde:	2902      	cmp	r1, #2
 8016ce0:	f889 3001 	strb.w	r3, [r9, #1]
 8016ce4:	f43f af04 	beq.w	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016ce8:	f995 3002 	ldrsb.w	r3, [r5, #2]
 8016cec:	1b9b      	subs	r3, r3, r6
 8016cee:	fb02 f303 	mul.w	r3, r2, r3
 8016cf2:	005b      	lsls	r3, r3, #1
 8016cf4:	fb53 c300 	smmla	r3, r3, r0, ip
 8016cf8:	4123      	asrs	r3, r4
 8016cfa:	f303 0307 	ssat	r3, #8, r3
 8016cfe:	f889 3002 	strb.w	r3, [r9, #2]
 8016d02:	e6f5      	b.n	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016d04:	f306 081f 	ssat	r8, #32, r6
 8016d08:	fb58 f810 	smmulr	r8, r8, r0
 8016d0c:	9e08      	ldr	r6, [sp, #32]
 8016d0e:	fa03 f906 	lsl.w	r9, r3, r6
 8016d12:	f309 091f 	ssat	r9, #32, r9
 8016d16:	fb59 f910 	smmulr	r9, r9, r0
 8016d1a:	40b1      	lsls	r1, r6
 8016d1c:	f301 011f 	ssat	r1, #32, r1
 8016d20:	fb51 f110 	smmulr	r1, r1, r0
 8016d24:	40b2      	lsls	r2, r6
 8016d26:	f302 021f 	ssat	r2, #32, r2
 8016d2a:	fb52 f210 	smmulr	r2, r2, r0
 8016d2e:	44e0      	add	r8, ip
 8016d30:	f308 0807 	ssat	r8, #8, r8
 8016d34:	fa4f f888 	sxtb.w	r8, r8
 8016d38:	4461      	add	r1, ip
 8016d3a:	f301 0107 	ssat	r1, #8, r1
 8016d3e:	b249      	sxtb	r1, r1
 8016d40:	44e1      	add	r9, ip
 8016d42:	f309 0907 	ssat	r9, #8, r9
 8016d46:	fa4f f989 	sxtb.w	r9, r9
 8016d4a:	4462      	add	r2, ip
 8016d4c:	f302 0207 	ssat	r2, #8, r2
 8016d50:	b252      	sxtb	r2, r2
 8016d52:	e71b      	b.n	8016b8c <ai_mul_buffer_INT8+0x27c>
 8016d54:	e9dd 190d 	ldrd	r1, r9, [sp, #52]	@ 0x34
 8016d58:	f8dd 803c 	ldr.w	r8, [sp, #60]	@ 0x3c
 8016d5c:	4489      	add	r9, r1
 8016d5e:	f998 1000 	ldrsb.w	r1, [r8]
 8016d62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d64:	f013 0203 	ands.w	r2, r3, #3
 8016d68:	f43f aec2 	beq.w	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016d6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016d6e:	2c15      	cmp	r4, #21
 8016d70:	eba1 0103 	sub.w	r1, r1, r3
 8016d74:	dc5f      	bgt.n	8016e36 <ai_mul_buffer_INT8+0x526>
 8016d76:	2c00      	cmp	r4, #0
 8016d78:	f340 80d0 	ble.w	8016f1c <ai_mul_buffer_INT8+0x60c>
 8016d7c:	9d07      	ldr	r5, [sp, #28]
 8016d7e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8016d80:	f995 3000 	ldrsb.w	r3, [r5]
 8016d84:	1b9b      	subs	r3, r3, r6
 8016d86:	fb01 f303 	mul.w	r3, r1, r3
 8016d8a:	005b      	lsls	r3, r3, #1
 8016d8c:	fb53 c300 	smmla	r3, r3, r0, ip
 8016d90:	4123      	asrs	r3, r4
 8016d92:	f303 0307 	ssat	r3, #8, r3
 8016d96:	2a01      	cmp	r2, #1
 8016d98:	f889 3000 	strb.w	r3, [r9]
 8016d9c:	f43f aea8 	beq.w	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016da0:	f995 3001 	ldrsb.w	r3, [r5, #1]
 8016da4:	1b9b      	subs	r3, r3, r6
 8016da6:	fb01 f303 	mul.w	r3, r1, r3
 8016daa:	005b      	lsls	r3, r3, #1
 8016dac:	fb53 c300 	smmla	r3, r3, r0, ip
 8016db0:	4123      	asrs	r3, r4
 8016db2:	f303 0307 	ssat	r3, #8, r3
 8016db6:	2a02      	cmp	r2, #2
 8016db8:	f889 3001 	strb.w	r3, [r9, #1]
 8016dbc:	f43f ae98 	beq.w	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016dc0:	f995 3002 	ldrsb.w	r3, [r5, #2]
 8016dc4:	1b9b      	subs	r3, r3, r6
 8016dc6:	fb01 f303 	mul.w	r3, r1, r3
 8016dca:	e792      	b.n	8016cf2 <ai_mul_buffer_INT8+0x3e2>
 8016dcc:	9e05      	ldr	r6, [sp, #20]
 8016dce:	2501      	movs	r5, #1
 8016dd0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8016dd2:	3c02      	subs	r4, #2
 8016dd4:	f996 3000 	ldrsb.w	r3, [r6]
 8016dd8:	fa05 f404 	lsl.w	r4, r5, r4
 8016ddc:	9d06      	ldr	r5, [sp, #24]
 8016dde:	1bdb      	subs	r3, r3, r7
 8016de0:	fb02 f303 	mul.w	r3, r2, r3
 8016de4:	fb53 4300 	smmla	r3, r3, r0, r4
 8016de8:	412b      	asrs	r3, r5
 8016dea:	4463      	add	r3, ip
 8016dec:	f303 0307 	ssat	r3, #8, r3
 8016df0:	2901      	cmp	r1, #1
 8016df2:	f889 3000 	strb.w	r3, [r9]
 8016df6:	f43f ae7b 	beq.w	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016dfa:	f996 3001 	ldrsb.w	r3, [r6, #1]
 8016dfe:	1bdb      	subs	r3, r3, r7
 8016e00:	fb02 f303 	mul.w	r3, r2, r3
 8016e04:	fb53 4300 	smmla	r3, r3, r0, r4
 8016e08:	412b      	asrs	r3, r5
 8016e0a:	4463      	add	r3, ip
 8016e0c:	f303 0307 	ssat	r3, #8, r3
 8016e10:	2902      	cmp	r1, #2
 8016e12:	f889 3001 	strb.w	r3, [r9, #1]
 8016e16:	f43f ae6b 	beq.w	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016e1a:	f996 3002 	ldrsb.w	r3, [r6, #2]
 8016e1e:	1bdb      	subs	r3, r3, r7
 8016e20:	fb02 f303 	mul.w	r3, r2, r3
 8016e24:	fb53 4300 	smmla	r3, r3, r0, r4
 8016e28:	412b      	asrs	r3, r5
 8016e2a:	4463      	add	r3, ip
 8016e2c:	f303 0307 	ssat	r3, #8, r3
 8016e30:	f889 3002 	strb.w	r3, [r9, #2]
 8016e34:	e65c      	b.n	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016e36:	9e07      	ldr	r6, [sp, #28]
 8016e38:	2501      	movs	r5, #1
 8016e3a:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8016e3c:	3c02      	subs	r4, #2
 8016e3e:	f996 3000 	ldrsb.w	r3, [r6]
 8016e42:	fa05 f404 	lsl.w	r4, r5, r4
 8016e46:	9d06      	ldr	r5, [sp, #24]
 8016e48:	1bdb      	subs	r3, r3, r7
 8016e4a:	fb01 f303 	mul.w	r3, r1, r3
 8016e4e:	fb53 4300 	smmla	r3, r3, r0, r4
 8016e52:	412b      	asrs	r3, r5
 8016e54:	4463      	add	r3, ip
 8016e56:	f303 0307 	ssat	r3, #8, r3
 8016e5a:	2a01      	cmp	r2, #1
 8016e5c:	f889 3000 	strb.w	r3, [r9]
 8016e60:	f43f ae46 	beq.w	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016e64:	f996 3001 	ldrsb.w	r3, [r6, #1]
 8016e68:	4635      	mov	r5, r6
 8016e6a:	463e      	mov	r6, r7
 8016e6c:	1bdb      	subs	r3, r3, r7
 8016e6e:	9f06      	ldr	r7, [sp, #24]
 8016e70:	fb01 f303 	mul.w	r3, r1, r3
 8016e74:	fb53 4300 	smmla	r3, r3, r0, r4
 8016e78:	413b      	asrs	r3, r7
 8016e7a:	4463      	add	r3, ip
 8016e7c:	f303 0307 	ssat	r3, #8, r3
 8016e80:	2a02      	cmp	r2, #2
 8016e82:	f889 3001 	strb.w	r3, [r9, #1]
 8016e86:	f43f ae33 	beq.w	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016e8a:	f995 3002 	ldrsb.w	r3, [r5, #2]
 8016e8e:	1b9b      	subs	r3, r3, r6
 8016e90:	fb01 f303 	mul.w	r3, r1, r3
 8016e94:	fb53 4300 	smmla	r3, r3, r0, r4
 8016e98:	413b      	asrs	r3, r7
 8016e9a:	4463      	add	r3, ip
 8016e9c:	f303 0307 	ssat	r3, #8, r3
 8016ea0:	f889 3002 	strb.w	r3, [r9, #2]
 8016ea4:	e624      	b.n	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016ea6:	9d05      	ldr	r5, [sp, #20]
 8016ea8:	f1c4 0401 	rsb	r4, r4, #1
 8016eac:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8016eae:	f995 3000 	ldrsb.w	r3, [r5]
 8016eb2:	1b9b      	subs	r3, r3, r6
 8016eb4:	fb02 f303 	mul.w	r3, r2, r3
 8016eb8:	40a3      	lsls	r3, r4
 8016eba:	f303 031f 	ssat	r3, #32, r3
 8016ebe:	fb53 f310 	smmulr	r3, r3, r0
 8016ec2:	4463      	add	r3, ip
 8016ec4:	f303 0307 	ssat	r3, #8, r3
 8016ec8:	2901      	cmp	r1, #1
 8016eca:	f889 3000 	strb.w	r3, [r9]
 8016ece:	f43f ae0f 	beq.w	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016ed2:	f995 3001 	ldrsb.w	r3, [r5, #1]
 8016ed6:	1b9b      	subs	r3, r3, r6
 8016ed8:	fb02 f303 	mul.w	r3, r2, r3
 8016edc:	40a3      	lsls	r3, r4
 8016ede:	f303 031f 	ssat	r3, #32, r3
 8016ee2:	fb53 f310 	smmulr	r3, r3, r0
 8016ee6:	4463      	add	r3, ip
 8016ee8:	f303 0307 	ssat	r3, #8, r3
 8016eec:	2902      	cmp	r1, #2
 8016eee:	f889 3001 	strb.w	r3, [r9, #1]
 8016ef2:	f43f adfd 	beq.w	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016ef6:	f995 3002 	ldrsb.w	r3, [r5, #2]
 8016efa:	1b9b      	subs	r3, r3, r6
 8016efc:	fb02 f303 	mul.w	r3, r2, r3
 8016f00:	40a3      	lsls	r3, r4
 8016f02:	f303 031f 	ssat	r3, #32, r3
 8016f06:	fb53 f310 	smmulr	r3, r3, r0
 8016f0a:	4463      	add	r3, ip
 8016f0c:	f303 0307 	ssat	r3, #8, r3
 8016f10:	f889 3002 	strb.w	r3, [r9, #2]
 8016f14:	e5ec      	b.n	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016f16:	f8cd 8014 	str.w	r8, [sp, #20]
 8016f1a:	e6b6      	b.n	8016c8a <ai_mul_buffer_INT8+0x37a>
 8016f1c:	9d07      	ldr	r5, [sp, #28]
 8016f1e:	f1c4 0401 	rsb	r4, r4, #1
 8016f22:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8016f24:	f995 3000 	ldrsb.w	r3, [r5]
 8016f28:	1b9b      	subs	r3, r3, r6
 8016f2a:	fb01 f303 	mul.w	r3, r1, r3
 8016f2e:	40a3      	lsls	r3, r4
 8016f30:	f303 031f 	ssat	r3, #32, r3
 8016f34:	fb53 f310 	smmulr	r3, r3, r0
 8016f38:	4463      	add	r3, ip
 8016f3a:	f303 0307 	ssat	r3, #8, r3
 8016f3e:	2a01      	cmp	r2, #1
 8016f40:	f889 3000 	strb.w	r3, [r9]
 8016f44:	f43f add4 	beq.w	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016f48:	f995 3001 	ldrsb.w	r3, [r5, #1]
 8016f4c:	1b9b      	subs	r3, r3, r6
 8016f4e:	fb01 f303 	mul.w	r3, r1, r3
 8016f52:	40a3      	lsls	r3, r4
 8016f54:	f303 031f 	ssat	r3, #32, r3
 8016f58:	fb53 f310 	smmulr	r3, r3, r0
 8016f5c:	4463      	add	r3, ip
 8016f5e:	f303 0307 	ssat	r3, #8, r3
 8016f62:	2a02      	cmp	r2, #2
 8016f64:	f889 3001 	strb.w	r3, [r9, #1]
 8016f68:	f43f adc2 	beq.w	8016af0 <ai_mul_buffer_INT8+0x1e0>
 8016f6c:	f995 3002 	ldrsb.w	r3, [r5, #2]
 8016f70:	1b9b      	subs	r3, r3, r6
 8016f72:	fb01 f303 	mul.w	r3, r1, r3
 8016f76:	e7c3      	b.n	8016f00 <ai_mul_buffer_INT8+0x5f0>
 8016f78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016f7a:	9307      	str	r3, [sp, #28]
 8016f7c:	e6f1      	b.n	8016d62 <ai_mul_buffer_INT8+0x452>
 8016f7e:	bf00      	nop

08016f80 <ai_sum_f32>:
 8016f80:	edd1 7a00 	vldr	s15, [r1]
 8016f84:	ed92 7a00 	vldr	s14, [r2]
 8016f88:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016f8c:	edc0 7a00 	vstr	s15, [r0]
 8016f90:	4770      	bx	lr
 8016f92:	bf00      	nop

08016f94 <ai_sub_f32>:
 8016f94:	edd1 7a00 	vldr	s15, [r1]
 8016f98:	ed92 7a00 	vldr	s14, [r2]
 8016f9c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016fa0:	edc0 7a00 	vstr	s15, [r0]
 8016fa4:	4770      	bx	lr
 8016fa6:	bf00      	nop

08016fa8 <ai_mul_f32>:
 8016fa8:	edd1 7a00 	vldr	s15, [r1]
 8016fac:	ed92 7a00 	vldr	s14, [r2]
 8016fb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016fb4:	edc0 7a00 	vstr	s15, [r0]
 8016fb8:	4770      	bx	lr
 8016fba:	bf00      	nop

08016fbc <ai_sum_buffer_INT8>:
 8016fbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016fc0:	9c07      	ldr	r4, [sp, #28]
 8016fc2:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
 8016fc6:	ed94 0a00 	vldr	s0, [r4]
 8016fca:	9c08      	ldr	r4, [sp, #32]
 8016fcc:	f994 6000 	ldrsb.w	r6, [r4]
 8016fd0:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8016fd2:	edd4 0a00 	vldr	s1, [r4]
 8016fd6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8016fd8:	f994 e000 	ldrsb.w	lr, [r4]
 8016fdc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8016fde:	ed94 1a00 	vldr	s2, [r4]
 8016fe2:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8016fe4:	f994 5000 	ldrsb.w	r5, [r4]
 8016fe8:	f1bc 0f00 	cmp.w	ip, #0
 8016fec:	d121      	bne.n	8017032 <ai_sum_buffer_INT8+0x76>
 8016fee:	eeb4 0a41 	vcmp.f32	s0, s2
 8016ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016ff6:	f040 80c8 	bne.w	801718a <ai_sum_buffer_INT8+0x1ce>
 8016ffa:	42ae      	cmp	r6, r5
 8016ffc:	f040 80c5 	bne.w	801718a <ai_sum_buffer_INT8+0x1ce>
 8017000:	eef4 0a41 	vcmp.f32	s1, s2
 8017004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017008:	f040 80bf 	bne.w	801718a <ai_sum_buffer_INT8+0x1ce>
 801700c:	45ae      	cmp	lr, r5
 801700e:	f040 80bc 	bne.w	801718a <ai_sum_buffer_INT8+0x1ce>
 8017012:	b163      	cbz	r3, 801702e <ai_sum_buffer_INT8+0x72>
 8017014:	4403      	add	r3, r0
 8017016:	f911 4b01 	ldrsb.w	r4, [r1], #1
 801701a:	f912 6b01 	ldrsb.w	r6, [r2], #1
 801701e:	4434      	add	r4, r6
 8017020:	1b64      	subs	r4, r4, r5
 8017022:	f304 0407 	ssat	r4, #8, r4
 8017026:	f800 4b01 	strb.w	r4, [r0], #1
 801702a:	4298      	cmp	r0, r3
 801702c:	d1f3      	bne.n	8017016 <ai_sum_buffer_INT8+0x5a>
 801702e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017032:	ee80 5a81 	vdiv.f32	s10, s1, s2
 8017036:	ee07 5a90 	vmov	s15, r5
 801703a:	f04f 0801 	mov.w	r8, #1
 801703e:	089f      	lsrs	r7, r3, #2
 8017040:	eec0 6a01 	vdiv.f32	s13, s0, s2
 8017044:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017048:	ee15 4a10 	vmov	r4, s10
 801704c:	f3c4 55c7 	ubfx	r5, r4, #23, #8
 8017050:	f1c5 057e 	rsb	r5, r5, #126	@ 0x7e
 8017054:	ee16 4a90 	vmov	r4, s13
 8017058:	ea05 75e5 	and.w	r5, r5, r5, asr #31
 801705c:	f3c4 54c7 	ubfx	r4, r4, #23, #8
 8017060:	f1c4 047e 	rsb	r4, r4, #126	@ 0x7e
 8017064:	42a5      	cmp	r5, r4
 8017066:	bfa8      	it	ge
 8017068:	4625      	movge	r5, r4
 801706a:	f1bc 0f01 	cmp.w	ip, #1
 801706e:	f105 041d 	add.w	r4, r5, #29
 8017072:	fa08 f404 	lsl.w	r4, r8, r4
 8017076:	ee07 4a10 	vmov	s14, r4
 801707a:	f105 0416 	add.w	r4, r5, #22
 801707e:	f105 0515 	add.w	r5, r5, #21
 8017082:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8017086:	fa08 f505 	lsl.w	r5, r8, r5
 801708a:	fa08 f804 	lsl.w	r8, r8, r4
 801708e:	ee07 8a10 	vmov	s14, r8
 8017092:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8017096:	d07f      	beq.n	8017198 <ai_sum_buffer_INT8+0x1dc>
 8017098:	ee05 6a90 	vmov	s11, r6
 801709c:	f992 2000 	ldrsb.w	r2, [r2]
 80170a0:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 80170a4:	eba2 020e 	sub.w	r2, r2, lr
 80170a8:	ee04 2a90 	vmov	s9, r2
 80170ac:	eee5 7ae6 	vfms.f32	s15, s11, s13
 80170b0:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 80170b4:	ee76 6aa6 	vadd.f32	s13, s13, s13
 80170b8:	ee66 6a86 	vmul.f32	s13, s13, s12
 80170bc:	eee4 7a85 	vfma.f32	s15, s9, s10
 80170c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80170c4:	eebd 7ae6 	vcvt.s32.f32	s14, s13
 80170c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80170cc:	ee17 6a10 	vmov	r6, s14
 80170d0:	ee17 ea90 	vmov	lr, s15
 80170d4:	44ae      	add	lr, r5
 80170d6:	2f00      	cmp	r7, #0
 80170d8:	f000 80d4 	beq.w	8017284 <ai_sum_buffer_INT8+0x2c8>
 80170dc:	ea4f 0887 	mov.w	r8, r7, lsl #2
 80170e0:	1d05      	adds	r5, r0, #4
 80170e2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80170e6:	f851 2b04 	ldr.w	r2, [r1], #4
 80170ea:	f002 29ff 	and.w	r9, r2, #4278255360	@ 0xff00ff00
 80170ee:	0212      	lsls	r2, r2, #8
 80170f0:	f002 22ff 	and.w	r2, r2, #4278255360	@ 0xff00ff00
 80170f4:	fb36 ec02 	smlawb	ip, r6, r2, lr
 80170f8:	fa4c fc04 	asr.w	ip, ip, r4
 80170fc:	f30c 0c07 	ssat	ip, #8, ip
 8017100:	f805 cc04 	strb.w	ip, [r5, #-4]
 8017104:	fb36 ec09 	smlawb	ip, r6, r9, lr
 8017108:	fa4c fc04 	asr.w	ip, ip, r4
 801710c:	f30c 0c07 	ssat	ip, #8, ip
 8017110:	f805 cc03 	strb.w	ip, [r5, #-3]
 8017114:	fb36 ec12 	smlawt	ip, r6, r2, lr
 8017118:	fa4c fc04 	asr.w	ip, ip, r4
 801711c:	f30c 0c07 	ssat	ip, #8, ip
 8017120:	f805 cc02 	strb.w	ip, [r5, #-2]
 8017124:	fb36 e219 	smlawt	r2, r6, r9, lr
 8017128:	4122      	asrs	r2, r4
 801712a:	f302 0207 	ssat	r2, #8, r2
 801712e:	42b9      	cmp	r1, r7
 8017130:	f805 2c01 	strb.w	r2, [r5, #-1]
 8017134:	f105 0504 	add.w	r5, r5, #4
 8017138:	d1d5      	bne.n	80170e6 <ai_sum_buffer_INT8+0x12a>
 801713a:	4440      	add	r0, r8
 801713c:	f013 0303 	ands.w	r3, r3, #3
 8017140:	f43f af75 	beq.w	801702e <ai_sum_buffer_INT8+0x72>
 8017144:	f997 2000 	ldrsb.w	r2, [r7]
 8017148:	0212      	lsls	r2, r2, #8
 801714a:	fb36 e202 	smlawb	r2, r6, r2, lr
 801714e:	4122      	asrs	r2, r4
 8017150:	f302 0207 	ssat	r2, #8, r2
 8017154:	2b01      	cmp	r3, #1
 8017156:	7002      	strb	r2, [r0, #0]
 8017158:	f43f af69 	beq.w	801702e <ai_sum_buffer_INT8+0x72>
 801715c:	f997 2001 	ldrsb.w	r2, [r7, #1]
 8017160:	0212      	lsls	r2, r2, #8
 8017162:	fb36 e202 	smlawb	r2, r6, r2, lr
 8017166:	4122      	asrs	r2, r4
 8017168:	f302 0207 	ssat	r2, #8, r2
 801716c:	2b02      	cmp	r3, #2
 801716e:	7042      	strb	r2, [r0, #1]
 8017170:	f43f af5d 	beq.w	801702e <ai_sum_buffer_INT8+0x72>
 8017174:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8017178:	021b      	lsls	r3, r3, #8
 801717a:	fb36 e303 	smlawb	r3, r6, r3, lr
 801717e:	4123      	asrs	r3, r4
 8017180:	f303 0307 	ssat	r3, #8, r3
 8017184:	7083      	strb	r3, [r0, #2]
 8017186:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801718a:	e9cd e508 	strd	lr, r5, [sp, #32]
 801718e:	9607      	str	r6, [sp, #28]
 8017190:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017194:	f000 bbc2 	b.w	801791c <ai_math_elementwise_sum_int8>
 8017198:	ee05 ea90 	vmov	s11, lr
 801719c:	f991 1000 	ldrsb.w	r1, [r1]
 80171a0:	eef8 4ae5 	vcvt.f32.s32	s9, s11
 80171a4:	1b89      	subs	r1, r1, r6
 80171a6:	ee05 1a90 	vmov	s11, r1
 80171aa:	eee4 7ac5 	vfms.f32	s15, s9, s10
 80171ae:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 80171b2:	ee35 5a05 	vadd.f32	s10, s10, s10
 80171b6:	ee25 5a06 	vmul.f32	s10, s10, s12
 80171ba:	eee5 7aa6 	vfma.f32	s15, s11, s13
 80171be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80171c2:	eebd 7ac5 	vcvt.s32.f32	s14, s10
 80171c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80171ca:	ee17 ca10 	vmov	ip, s14
 80171ce:	ee17 6a90 	vmov	r6, s15
 80171d2:	442e      	add	r6, r5
 80171d4:	2f00      	cmp	r7, #0
 80171d6:	d057      	beq.n	8017288 <ai_sum_buffer_INT8+0x2cc>
 80171d8:	ea4f 0887 	mov.w	r8, r7, lsl #2
 80171dc:	f100 0e04 	add.w	lr, r0, #4
 80171e0:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80171e4:	f852 1b04 	ldr.w	r1, [r2], #4
 80171e8:	020d      	lsls	r5, r1, #8
 80171ea:	f001 21ff 	and.w	r1, r1, #4278255360	@ 0xff00ff00
 80171ee:	f005 25ff 	and.w	r5, r5, #4278255360	@ 0xff00ff00
 80171f2:	fb3c 6905 	smlawb	r9, ip, r5, r6
 80171f6:	fa49 f904 	asr.w	r9, r9, r4
 80171fa:	f309 0907 	ssat	r9, #8, r9
 80171fe:	f80e 9c04 	strb.w	r9, [lr, #-4]
 8017202:	fb3c 6901 	smlawb	r9, ip, r1, r6
 8017206:	fa49 f904 	asr.w	r9, r9, r4
 801720a:	f309 0907 	ssat	r9, #8, r9
 801720e:	f80e 9c03 	strb.w	r9, [lr, #-3]
 8017212:	fb3c 6515 	smlawt	r5, ip, r5, r6
 8017216:	4125      	asrs	r5, r4
 8017218:	f305 0507 	ssat	r5, #8, r5
 801721c:	f80e 5c02 	strb.w	r5, [lr, #-2]
 8017220:	fb3c 6111 	smlawt	r1, ip, r1, r6
 8017224:	4121      	asrs	r1, r4
 8017226:	f301 0107 	ssat	r1, #8, r1
 801722a:	42ba      	cmp	r2, r7
 801722c:	f80e 1c01 	strb.w	r1, [lr, #-1]
 8017230:	f10e 0e04 	add.w	lr, lr, #4
 8017234:	d1d6      	bne.n	80171e4 <ai_sum_buffer_INT8+0x228>
 8017236:	4440      	add	r0, r8
 8017238:	f013 0303 	ands.w	r3, r3, #3
 801723c:	f43f aef7 	beq.w	801702e <ai_sum_buffer_INT8+0x72>
 8017240:	f997 2000 	ldrsb.w	r2, [r7]
 8017244:	0212      	lsls	r2, r2, #8
 8017246:	fb3c 6202 	smlawb	r2, ip, r2, r6
 801724a:	4122      	asrs	r2, r4
 801724c:	f302 0207 	ssat	r2, #8, r2
 8017250:	2b01      	cmp	r3, #1
 8017252:	7002      	strb	r2, [r0, #0]
 8017254:	f43f aeeb 	beq.w	801702e <ai_sum_buffer_INT8+0x72>
 8017258:	f997 2001 	ldrsb.w	r2, [r7, #1]
 801725c:	0212      	lsls	r2, r2, #8
 801725e:	fb3c 6202 	smlawb	r2, ip, r2, r6
 8017262:	4122      	asrs	r2, r4
 8017264:	f302 0207 	ssat	r2, #8, r2
 8017268:	2b02      	cmp	r3, #2
 801726a:	7042      	strb	r2, [r0, #1]
 801726c:	f43f aedf 	beq.w	801702e <ai_sum_buffer_INT8+0x72>
 8017270:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8017274:	021b      	lsls	r3, r3, #8
 8017276:	fb3c 6303 	smlawb	r3, ip, r3, r6
 801727a:	4123      	asrs	r3, r4
 801727c:	f303 0307 	ssat	r3, #8, r3
 8017280:	7083      	strb	r3, [r0, #2]
 8017282:	e6d4      	b.n	801702e <ai_sum_buffer_INT8+0x72>
 8017284:	460f      	mov	r7, r1
 8017286:	e759      	b.n	801713c <ai_sum_buffer_INT8+0x180>
 8017288:	4617      	mov	r7, r2
 801728a:	e7d5      	b.n	8017238 <ai_sum_buffer_INT8+0x27c>

0801728c <ai_sub_buffer_INT8>:
 801728c:	b510      	push	{r4, lr}
 801728e:	b08a      	sub	sp, #40	@ 0x28
 8017290:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8017292:	9400      	str	r4, [sp, #0]
 8017294:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8017296:	edd4 7a00 	vldr	s15, [r4]
 801729a:	ac09      	add	r4, sp, #36	@ 0x24
 801729c:	9402      	str	r4, [sp, #8]
 801729e:	eef1 7a67 	vneg.f32	s15, s15
 80172a2:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 80172a4:	9401      	str	r4, [sp, #4]
 80172a6:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 80172a8:	edcd 7a09 	vstr	s15, [sp, #36]	@ 0x24
 80172ac:	9403      	str	r4, [sp, #12]
 80172ae:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 80172b0:	9404      	str	r4, [sp, #16]
 80172b2:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80172b4:	9405      	str	r4, [sp, #20]
 80172b6:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 80172b8:	9406      	str	r4, [sp, #24]
 80172ba:	f7ff fe7f 	bl	8016fbc <ai_sum_buffer_INT8>
 80172be:	b00a      	add	sp, #40	@ 0x28
 80172c0:	bd10      	pop	{r4, pc}
 80172c2:	bf00      	nop

080172c4 <ai_array_to_buffer_fmt>:
 80172c4:	f3c0 4343 	ubfx	r3, r0, #17, #4
 80172c8:	2b02      	cmp	r3, #2
 80172ca:	d055      	beq.n	8017378 <ai_array_to_buffer_fmt+0xb4>
 80172cc:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 80172d0:	4a2c      	ldr	r2, [pc, #176]	@ (8017384 <ai_array_to_buffer_fmt+0xc0>)
 80172d2:	4293      	cmp	r3, r2
 80172d4:	d010      	beq.n	80172f8 <ai_array_to_buffer_fmt+0x34>
 80172d6:	dc21      	bgt.n	801731c <ai_array_to_buffer_fmt+0x58>
 80172d8:	4a2b      	ldr	r2, [pc, #172]	@ (8017388 <ai_array_to_buffer_fmt+0xc4>)
 80172da:	4293      	cmp	r3, r2
 80172dc:	d00c      	beq.n	80172f8 <ai_array_to_buffer_fmt+0x34>
 80172de:	dd0f      	ble.n	8017300 <ai_array_to_buffer_fmt+0x3c>
 80172e0:	4a2a      	ldr	r2, [pc, #168]	@ (801738c <ai_array_to_buffer_fmt+0xc8>)
 80172e2:	4293      	cmp	r3, r2
 80172e4:	d008      	beq.n	80172f8 <ai_array_to_buffer_fmt+0x34>
 80172e6:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 80172ea:	4293      	cmp	r3, r2
 80172ec:	d004      	beq.n	80172f8 <ai_array_to_buffer_fmt+0x34>
 80172ee:	4a28      	ldr	r2, [pc, #160]	@ (8017390 <ai_array_to_buffer_fmt+0xcc>)
 80172f0:	4293      	cmp	r3, r2
 80172f2:	bf0c      	ite	eq
 80172f4:	4613      	moveq	r3, r2
 80172f6:	2340      	movne	r3, #64	@ 0x40
 80172f8:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 80172fc:	4318      	orrs	r0, r3
 80172fe:	4770      	bx	lr
 8017300:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8017304:	4293      	cmp	r3, r2
 8017306:	d0f7      	beq.n	80172f8 <ai_array_to_buffer_fmt+0x34>
 8017308:	dd2c      	ble.n	8017364 <ai_array_to_buffer_fmt+0xa0>
 801730a:	4a22      	ldr	r2, [pc, #136]	@ (8017394 <ai_array_to_buffer_fmt+0xd0>)
 801730c:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8017310:	4293      	cmp	r3, r2
 8017312:	bf0c      	ite	eq
 8017314:	4613      	moveq	r3, r2
 8017316:	2340      	movne	r3, #64	@ 0x40
 8017318:	4318      	orrs	r0, r3
 801731a:	4770      	bx	lr
 801731c:	4a1e      	ldr	r2, [pc, #120]	@ (8017398 <ai_array_to_buffer_fmt+0xd4>)
 801731e:	4293      	cmp	r3, r2
 8017320:	d0ea      	beq.n	80172f8 <ai_array_to_buffer_fmt+0x34>
 8017322:	dd10      	ble.n	8017346 <ai_array_to_buffer_fmt+0x82>
 8017324:	4a1d      	ldr	r2, [pc, #116]	@ (801739c <ai_array_to_buffer_fmt+0xd8>)
 8017326:	4293      	cmp	r3, r2
 8017328:	d0e6      	beq.n	80172f8 <ai_array_to_buffer_fmt+0x34>
 801732a:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 801732e:	4293      	cmp	r3, r2
 8017330:	d0e2      	beq.n	80172f8 <ai_array_to_buffer_fmt+0x34>
 8017332:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 8017336:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 801733a:	4293      	cmp	r3, r2
 801733c:	bf0c      	ite	eq
 801733e:	4613      	moveq	r3, r2
 8017340:	2340      	movne	r3, #64	@ 0x40
 8017342:	4318      	orrs	r0, r3
 8017344:	4770      	bx	lr
 8017346:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 801734a:	4293      	cmp	r3, r2
 801734c:	d0d4      	beq.n	80172f8 <ai_array_to_buffer_fmt+0x34>
 801734e:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 8017352:	4293      	cmp	r3, r2
 8017354:	d0d0      	beq.n	80172f8 <ai_array_to_buffer_fmt+0x34>
 8017356:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 801735a:	4293      	cmp	r3, r2
 801735c:	bf0c      	ite	eq
 801735e:	4613      	moveq	r3, r2
 8017360:	2340      	movne	r3, #64	@ 0x40
 8017362:	e7c9      	b.n	80172f8 <ai_array_to_buffer_fmt+0x34>
 8017364:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8017368:	4293      	cmp	r3, r2
 801736a:	d0c5      	beq.n	80172f8 <ai_array_to_buffer_fmt+0x34>
 801736c:	3280      	adds	r2, #128	@ 0x80
 801736e:	4293      	cmp	r3, r2
 8017370:	bf0c      	ite	eq
 8017372:	4613      	moveq	r3, r2
 8017374:	2340      	movne	r3, #64	@ 0x40
 8017376:	e7bf      	b.n	80172f8 <ai_array_to_buffer_fmt+0x34>
 8017378:	4b09      	ldr	r3, [pc, #36]	@ (80173a0 <ai_array_to_buffer_fmt+0xdc>)
 801737a:	4003      	ands	r3, r0
 801737c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8017380:	e7ba      	b.n	80172f8 <ai_array_to_buffer_fmt+0x34>
 8017382:	bf00      	nop
 8017384:	00821040 	.word	0x00821040
 8017388:	00040840 	.word	0x00040840
 801738c:	00041040 	.word	0x00041040
 8017390:	0004084f 	.word	0x0004084f
 8017394:	00040447 	.word	0x00040447
 8017398:	00840447 	.word	0x00840447
 801739c:	0084084f 	.word	0x0084084f
 80173a0:	00803fff 	.word	0x00803fff

080173a4 <ai_array_get_byte_size>:
 80173a4:	b1f1      	cbz	r1, 80173e4 <ai_array_get_byte_size+0x40>
 80173a6:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 80173aa:	f3c0 4c43 	ubfx	ip, r0, #17, #4
 80173ae:	f46f 7288 	mvn.w	r2, #272	@ 0x110
 80173b2:	f3c0 5041 	ubfx	r0, r0, #21, #2
 80173b6:	fb03 f101 	mul.w	r1, r3, r1
 80173ba:	fa42 f20c 	asr.w	r2, r2, ip
 80173be:	3107      	adds	r1, #7
 80173c0:	07d2      	lsls	r2, r2, #31
 80173c2:	f021 0107 	bic.w	r1, r1, #7
 80173c6:	fa21 f100 	lsr.w	r1, r1, r0
 80173ca:	d504      	bpl.n	80173d6 <ai_array_get_byte_size+0x32>
 80173cc:	2300      	movs	r3, #0
 80173ce:	3107      	adds	r1, #7
 80173d0:	4419      	add	r1, r3
 80173d2:	08c8      	lsrs	r0, r1, #3
 80173d4:	4770      	bx	lr
 80173d6:	fa43 f000 	asr.w	r0, r3, r0
 80173da:	3107      	adds	r1, #7
 80173dc:	4083      	lsls	r3, r0
 80173de:	4419      	add	r1, r3
 80173e0:	08c8      	lsrs	r0, r1, #3
 80173e2:	4770      	bx	lr
 80173e4:	4608      	mov	r0, r1
 80173e6:	4770      	bx	lr

080173e8 <ai_array_get_data_byte_size>:
 80173e8:	b161      	cbz	r1, 8017404 <ai_array_get_data_byte_size+0x1c>
 80173ea:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 80173ee:	f3c0 5241 	ubfx	r2, r0, #21, #2
 80173f2:	fb01 f003 	mul.w	r0, r1, r3
 80173f6:	3007      	adds	r0, #7
 80173f8:	f020 0007 	bic.w	r0, r0, #7
 80173fc:	40d0      	lsrs	r0, r2
 80173fe:	3007      	adds	r0, #7
 8017400:	08c0      	lsrs	r0, r0, #3
 8017402:	4770      	bx	lr
 8017404:	4608      	mov	r0, r1
 8017406:	4770      	bx	lr

08017408 <ai_version_get>:
 8017408:	0212      	lsls	r2, r2, #8
 801740a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 801740e:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8017412:	4770      	bx	lr

08017414 <get_tensor_byte_size>:
 8017414:	b430      	push	{r4, r5}
 8017416:	6985      	ldr	r5, [r0, #24]
 8017418:	68c4      	ldr	r4, [r0, #12]
 801741a:	6941      	ldr	r1, [r0, #20]
 801741c:	4b06      	ldr	r3, [pc, #24]	@ (8017438 <get_tensor_byte_size+0x24>)
 801741e:	6828      	ldr	r0, [r5, #0]
 8017420:	4a06      	ldr	r2, [pc, #24]	@ (801743c <get_tensor_byte_size+0x28>)
 8017422:	4003      	ands	r3, r0
 8017424:	68c9      	ldr	r1, [r1, #12]
 8017426:	68e0      	ldr	r0, [r4, #12]
 8017428:	4293      	cmp	r3, r2
 801742a:	fb01 f000 	mul.w	r0, r1, r0
 801742e:	d101      	bne.n	8017434 <get_tensor_byte_size+0x20>
 8017430:	3007      	adds	r0, #7
 8017432:	08c0      	lsrs	r0, r0, #3
 8017434:	bc30      	pop	{r4, r5}
 8017436:	4770      	bx	lr
 8017438:	017fffff 	.word	0x017fffff
 801743c:	000400c0 	.word	0x000400c0

08017440 <core_get_broadcasted_shape>:
 8017440:	b470      	push	{r4, r5, r6}
 8017442:	6804      	ldr	r4, [r0, #0]
 8017444:	f3c4 2417 	ubfx	r4, r4, #8, #24
 8017448:	b304      	cbz	r4, 801748c <core_get_broadcasted_shape+0x4c>
 801744a:	4623      	mov	r3, r4
 801744c:	3b01      	subs	r3, #1
 801744e:	429c      	cmp	r4, r3
 8017450:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8017454:	d915      	bls.n	8017482 <core_get_broadcasted_shape+0x42>
 8017456:	6815      	ldr	r5, [r2, #0]
 8017458:	2401      	movs	r4, #1
 801745a:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 801745e:	d202      	bcs.n	8017466 <core_get_broadcasted_shape+0x26>
 8017460:	6854      	ldr	r4, [r2, #4]
 8017462:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 8017466:	680e      	ldr	r6, [r1, #0]
 8017468:	2501      	movs	r5, #1
 801746a:	ebb3 2f16 	cmp.w	r3, r6, lsr #8
 801746e:	d202      	bcs.n	8017476 <core_get_broadcasted_shape+0x36>
 8017470:	684d      	ldr	r5, [r1, #4]
 8017472:	f855 500c 	ldr.w	r5, [r5, ip]
 8017476:	42ac      	cmp	r4, r5
 8017478:	bf38      	it	cc
 801747a:	462c      	movcc	r4, r5
 801747c:	6845      	ldr	r5, [r0, #4]
 801747e:	f845 400c 	str.w	r4, [r5, ip]
 8017482:	b11b      	cbz	r3, 801748c <core_get_broadcasted_shape+0x4c>
 8017484:	6804      	ldr	r4, [r0, #0]
 8017486:	f3c4 2417 	ubfx	r4, r4, #8, #24
 801748a:	e7df      	b.n	801744c <core_get_broadcasted_shape+0xc>
 801748c:	bc70      	pop	{r4, r5, r6}
 801748e:	4770      	bx	lr

08017490 <core_compute_offsets>:
 8017490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017494:	e9d1 4600 	ldrd	r4, r6, [r1]
 8017498:	f8d2 c004 	ldr.w	ip, [r2, #4]
 801749c:	b083      	sub	sp, #12
 801749e:	f5b4 6fa0 	cmp.w	r4, #1280	@ 0x500
 80174a2:	6871      	ldr	r1, [r6, #4]
 80174a4:	f8dc 8004 	ldr.w	r8, [ip, #4]
 80174a8:	d37b      	bcc.n	80175a2 <core_compute_offsets+0x112>
 80174aa:	6935      	ldr	r5, [r6, #16]
 80174ac:	fb05 fe01 	mul.w	lr, r5, r1
 80174b0:	6812      	ldr	r2, [r2, #0]
 80174b2:	e9d6 4602 	ldrd	r4, r6, [r6, #8]
 80174b6:	f5b2 6fa0 	cmp.w	r2, #1280	@ 0x500
 80174ba:	6802      	ldr	r2, [r0, #0]
 80174bc:	9600      	str	r6, [sp, #0]
 80174be:	bf2c      	ite	cs
 80174c0:	f8dc 9010 	ldrcs.w	r9, [ip, #16]
 80174c4:	f04f 0901 	movcc.w	r9, #1
 80174c8:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 80174cc:	e9dc 6702 	ldrd	r6, r7, [ip, #8]
 80174d0:	9701      	str	r7, [sp, #4]
 80174d2:	d363      	bcc.n	801759c <core_compute_offsets+0x10c>
 80174d4:	4541      	cmp	r1, r8
 80174d6:	6847      	ldr	r7, [r0, #4]
 80174d8:	bf0c      	ite	eq
 80174da:	461a      	moveq	r2, r3
 80174dc:	2200      	movne	r2, #0
 80174de:	607a      	str	r2, [r7, #4]
 80174e0:	bf18      	it	ne
 80174e2:	2201      	movne	r2, #1
 80174e4:	f8d0 a000 	ldr.w	sl, [r0]
 80174e8:	bf08      	it	eq
 80174ea:	2200      	moveq	r2, #0
 80174ec:	ebb5 0c09 	subs.w	ip, r5, r9
 80174f0:	f3ca 2b17 	ubfx	fp, sl, #8, #24
 80174f4:	bf18      	it	ne
 80174f6:	f04f 0c01 	movne.w	ip, #1
 80174fa:	f5ba 6fa0 	cmp.w	sl, #1280	@ 0x500
 80174fe:	d313      	bcc.n	8017528 <core_compute_offsets+0x98>
 8017500:	454d      	cmp	r5, r9
 8017502:	bf14      	ite	ne
 8017504:	f04f 0a00 	movne.w	sl, #0
 8017508:	f002 0a01 	andeq.w	sl, r2, #1
 801750c:	4541      	cmp	r1, r8
 801750e:	bf14      	ite	ne
 8017510:	2500      	movne	r5, #0
 8017512:	f00c 0501 	andeq.w	r5, ip, #1
 8017516:	6847      	ldr	r7, [r0, #4]
 8017518:	fb01 a815 	mls	r8, r1, r5, sl
 801751c:	fb03 f508 	mul.w	r5, r3, r8
 8017520:	613d      	str	r5, [r7, #16]
 8017522:	6805      	ldr	r5, [r0, #0]
 8017524:	f3c5 2b17 	ubfx	fp, r5, #8, #24
 8017528:	ebb4 0806 	subs.w	r8, r4, r6
 801752c:	bf18      	it	ne
 801752e:	f04f 0801 	movne.w	r8, #1
 8017532:	f1bb 0f02 	cmp.w	fp, #2
 8017536:	fb08 f50e 	mul.w	r5, r8, lr
 801753a:	d92f      	bls.n	801759c <core_compute_offsets+0x10c>
 801753c:	42b4      	cmp	r4, r6
 801753e:	bf14      	ite	ne
 8017540:	f04f 0900 	movne.w	r9, #0
 8017544:	f002 0901 	andeq.w	r9, r2, #1
 8017548:	9f01      	ldr	r7, [sp, #4]
 801754a:	ea0c 0909 	and.w	r9, ip, r9
 801754e:	eba9 0905 	sub.w	r9, r9, r5
 8017552:	fb01 990c 	mla	r9, r1, ip, r9
 8017556:	9900      	ldr	r1, [sp, #0]
 8017558:	f1a1 0601 	sub.w	r6, r1, #1
 801755c:	fb03 f909 	mul.w	r9, r3, r9
 8017560:	fab6 f686 	clz	r6, r6
 8017564:	0976      	lsrs	r6, r6, #5
 8017566:	42b9      	cmp	r1, r7
 8017568:	bf18      	it	ne
 801756a:	f046 0601 	orrne.w	r6, r6, #1
 801756e:	6847      	ldr	r7, [r0, #4]
 8017570:	f8c7 9008 	str.w	r9, [r7, #8]
 8017574:	6801      	ldr	r1, [r0, #0]
 8017576:	f3c1 2117 	ubfx	r1, r1, #8, #24
 801757a:	b9ae      	cbnz	r6, 80175a8 <core_compute_offsets+0x118>
 801757c:	f1b8 0f00 	cmp.w	r8, #0
 8017580:	d012      	beq.n	80175a8 <core_compute_offsets+0x118>
 8017582:	ea02 020c 	and.w	r2, r2, ip
 8017586:	2903      	cmp	r1, #3
 8017588:	d908      	bls.n	801759c <core_compute_offsets+0x10c>
 801758a:	fb0e f404 	mul.w	r4, lr, r4
 801758e:	6841      	ldr	r1, [r0, #4]
 8017590:	fb06 2214 	mls	r2, r6, r4, r2
 8017594:	442a      	add	r2, r5
 8017596:	fb03 f202 	mul.w	r2, r3, r2
 801759a:	60ca      	str	r2, [r1, #12]
 801759c:	b003      	add	sp, #12
 801759e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175a2:	468e      	mov	lr, r1
 80175a4:	2501      	movs	r5, #1
 80175a6:	e783      	b.n	80174b0 <core_compute_offsets+0x20>
 80175a8:	2200      	movs	r2, #0
 80175aa:	e7ec      	b.n	8017586 <core_compute_offsets+0xf6>

080175ac <ai_math_elementwise_mul_int8>:
 80175ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80175b0:	b08d      	sub	sp, #52	@ 0x34
 80175b2:	ee20 0a80 	vmul.f32	s0, s1, s0
 80175b6:	4681      	mov	r9, r0
 80175b8:	460d      	mov	r5, r1
 80175ba:	9304      	str	r3, [sp, #16]
 80175bc:	2300      	movs	r3, #0
 80175be:	f99d 4060 	ldrsb.w	r4, [sp, #96]	@ 0x60
 80175c2:	ee80 0a01 	vdiv.f32	s0, s0, s2
 80175c6:	f8ad 302e 	strh.w	r3, [sp, #46]	@ 0x2e
 80175ca:	f10d 002e 	add.w	r0, sp, #46	@ 0x2e
 80175ce:	f99d 305c 	ldrsb.w	r3, [sp, #92]	@ 0x5c
 80175d2:	4690      	mov	r8, r2
 80175d4:	f99d a058 	ldrsb.w	sl, [sp, #88]	@ 0x58
 80175d8:	9305      	str	r3, [sp, #20]
 80175da:	f7fd f8a5 	bl	8014728 <align_factor>
 80175de:	46a6      	mov	lr, r4
 80175e0:	f9bd 402e 	ldrsh.w	r4, [sp, #46]	@ 0x2e
 80175e4:	1e67      	subs	r7, r4, #1
 80175e6:	b2bb      	uxth	r3, r7
 80175e8:	2b14      	cmp	r3, #20
 80175ea:	d805      	bhi.n	80175f8 <ai_math_elementwise_mul_int8+0x4c>
 80175ec:	2301      	movs	r3, #1
 80175ee:	fa0e fe04 	lsl.w	lr, lr, r4
 80175f2:	40a3      	lsls	r3, r4
 80175f4:	eb0e 0e53 	add.w	lr, lr, r3, lsr #1
 80175f8:	9b05      	ldr	r3, [sp, #20]
 80175fa:	fa1f f18a 	uxth.w	r1, sl
 80175fe:	b29e      	uxth	r6, r3
 8017600:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8017604:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8017608:	9b04      	ldr	r3, [sp, #16]
 801760a:	089b      	lsrs	r3, r3, #2
 801760c:	f000 8183 	beq.w	8017916 <ai_math_elementwise_mul_int8+0x36a>
 8017610:	f04f 0c01 	mov.w	ip, #1
 8017614:	1ea2      	subs	r2, r4, #2
 8017616:	46c3      	mov	fp, r8
 8017618:	9100      	str	r1, [sp, #0]
 801761a:	fa0c f202 	lsl.w	r2, ip, r2
 801761e:	f109 0c04 	add.w	ip, r9, #4
 8017622:	9203      	str	r2, [sp, #12]
 8017624:	009a      	lsls	r2, r3, #2
 8017626:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801762a:	9301      	str	r3, [sp, #4]
 801762c:	f1c4 0301 	rsb	r3, r4, #1
 8017630:	e9cd 2906 	strd	r2, r9, [sp, #24]
 8017634:	9302      	str	r3, [sp, #8]
 8017636:	e9cd 8a08 	strd	r8, sl, [sp, #32]
 801763a:	e02d      	b.n	8017698 <ai_math_elementwise_mul_int8+0xec>
 801763c:	9a03      	ldr	r2, [sp, #12]
 801763e:	fb59 2900 	smmla	r9, r9, r0, r2
 8017642:	fa49 f907 	asr.w	r9, r9, r7
 8017646:	fb53 2300 	smmla	r3, r3, r0, r2
 801764a:	fb58 2800 	smmla	r8, r8, r0, r2
 801764e:	44f1      	add	r9, lr
 8017650:	fb51 2200 	smmla	r2, r1, r0, r2
 8017654:	f309 0907 	ssat	r9, #8, r9
 8017658:	fa48 f807 	asr.w	r8, r8, r7
 801765c:	fa4f f989 	sxtb.w	r9, r9
 8017660:	44f0      	add	r8, lr
 8017662:	f308 0807 	ssat	r8, #8, r8
 8017666:	413b      	asrs	r3, r7
 8017668:	fa4f f888 	sxtb.w	r8, r8
 801766c:	4473      	add	r3, lr
 801766e:	f303 0307 	ssat	r3, #8, r3
 8017672:	413a      	asrs	r2, r7
 8017674:	b25b      	sxtb	r3, r3
 8017676:	4472      	add	r2, lr
 8017678:	f302 0207 	ssat	r2, #8, r2
 801767c:	b252      	sxtb	r2, r2
 801767e:	f80c 3c02 	strb.w	r3, [ip, #-2]
 8017682:	f10c 0c04 	add.w	ip, ip, #4
 8017686:	9b01      	ldr	r3, [sp, #4]
 8017688:	f80c 9c08 	strb.w	r9, [ip, #-8]
 801768c:	429d      	cmp	r5, r3
 801768e:	f80c 8c07 	strb.w	r8, [ip, #-7]
 8017692:	f80c 2c05 	strb.w	r2, [ip, #-5]
 8017696:	d073      	beq.n	8017780 <ai_math_elementwise_mul_int8+0x1d4>
 8017698:	f855 ab04 	ldr.w	sl, [r5], #4
 801769c:	f85b 3b04 	ldr.w	r3, [fp], #4
 80176a0:	fa2f f88a 	sxtb16	r8, sl
 80176a4:	ea4f 2233 	mov.w	r2, r3, ror #8
 80176a8:	9900      	ldr	r1, [sp, #0]
 80176aa:	ea4f 2a3a 	mov.w	sl, sl, ror #8
 80176ae:	fa2f f282 	sxtb16	r2, r2
 80176b2:	fa2f fa8a 	sxtb16	sl, sl
 80176b6:	fa2f f383 	sxtb16	r3, r3
 80176ba:	fada fa01 	ssub16	sl, sl, r1
 80176be:	fad8 f801 	ssub16	r8, r8, r1
 80176c2:	fad2 f206 	ssub16	r2, r2, r6
 80176c6:	fad3 f306 	ssub16	r3, r3, r6
 80176ca:	fb18 f903 	smulbb	r9, r8, r3
 80176ce:	2c15      	cmp	r4, #21
 80176d0:	fb13 f338 	smultt	r3, r3, r8
 80176d4:	fb12 f13a 	smultt	r1, r2, sl
 80176d8:	fb1a f802 	smulbb	r8, sl, r2
 80176dc:	dcae      	bgt.n	801763c <ai_math_elementwise_mul_int8+0x90>
 80176de:	9a02      	ldr	r2, [sp, #8]
 80176e0:	2c00      	cmp	r4, #0
 80176e2:	ea4f 0a43 	mov.w	sl, r3, lsl #1
 80176e6:	fa09 f202 	lsl.w	r2, r9, r2
 80176ea:	ea4f 0949 	mov.w	r9, r9, lsl #1
 80176ee:	dd1f      	ble.n	8017730 <ai_math_elementwise_mul_int8+0x184>
 80176f0:	004a      	lsls	r2, r1, #1
 80176f2:	fb59 e900 	smmla	r9, r9, r0, lr
 80176f6:	ea4f 0848 	mov.w	r8, r8, lsl #1
 80176fa:	fa49 f904 	asr.w	r9, r9, r4
 80176fe:	fb5a e300 	smmla	r3, sl, r0, lr
 8017702:	fb58 e800 	smmla	r8, r8, r0, lr
 8017706:	fb52 e200 	smmla	r2, r2, r0, lr
 801770a:	f309 0907 	ssat	r9, #8, r9
 801770e:	fa4f f989 	sxtb.w	r9, r9
 8017712:	fa48 f804 	asr.w	r8, r8, r4
 8017716:	f308 0807 	ssat	r8, #8, r8
 801771a:	fa4f f888 	sxtb.w	r8, r8
 801771e:	4123      	asrs	r3, r4
 8017720:	f303 0307 	ssat	r3, #8, r3
 8017724:	b25b      	sxtb	r3, r3
 8017726:	4122      	asrs	r2, r4
 8017728:	f302 0207 	ssat	r2, #8, r2
 801772c:	b252      	sxtb	r2, r2
 801772e:	e7a6      	b.n	801767e <ai_math_elementwise_mul_int8+0xd2>
 8017730:	f302 091f 	ssat	r9, #32, r2
 8017734:	fb59 f910 	smmulr	r9, r9, r0
 8017738:	9a02      	ldr	r2, [sp, #8]
 801773a:	4093      	lsls	r3, r2
 801773c:	f303 031f 	ssat	r3, #32, r3
 8017740:	fb53 f310 	smmulr	r3, r3, r0
 8017744:	fa08 f802 	lsl.w	r8, r8, r2
 8017748:	f308 081f 	ssat	r8, #32, r8
 801774c:	fb58 f810 	smmulr	r8, r8, r0
 8017750:	4091      	lsls	r1, r2
 8017752:	f301 021f 	ssat	r2, #32, r1
 8017756:	fb52 f210 	smmulr	r2, r2, r0
 801775a:	44f1      	add	r9, lr
 801775c:	f309 0907 	ssat	r9, #8, r9
 8017760:	fa4f f989 	sxtb.w	r9, r9
 8017764:	44f0      	add	r8, lr
 8017766:	f308 0807 	ssat	r8, #8, r8
 801776a:	fa4f f888 	sxtb.w	r8, r8
 801776e:	4473      	add	r3, lr
 8017770:	f303 0307 	ssat	r3, #8, r3
 8017774:	b25b      	sxtb	r3, r3
 8017776:	4472      	add	r2, lr
 8017778:	f302 0207 	ssat	r2, #8, r2
 801777c:	b252      	sxtb	r2, r2
 801777e:	e77e      	b.n	801767e <ai_math_elementwise_mul_int8+0xd2>
 8017780:	e9dd 2906 	ldrd	r2, r9, [sp, #24]
 8017784:	e9dd 8a08 	ldrd	r8, sl, [sp, #32]
 8017788:	4491      	add	r9, r2
 801778a:	4490      	add	r8, r2
 801778c:	9b04      	ldr	r3, [sp, #16]
 801778e:	f013 0203 	ands.w	r2, r3, #3
 8017792:	d03d      	beq.n	8017810 <ai_math_elementwise_mul_int8+0x264>
 8017794:	2c15      	cmp	r4, #21
 8017796:	dd3e      	ble.n	8017816 <ai_math_elementwise_mul_int8+0x26a>
 8017798:	9d01      	ldr	r5, [sp, #4]
 801779a:	3c02      	subs	r4, #2
 801779c:	f998 1000 	ldrsb.w	r1, [r8]
 80177a0:	f995 3000 	ldrsb.w	r3, [r5]
 80177a4:	9e05      	ldr	r6, [sp, #20]
 80177a6:	eba3 030a 	sub.w	r3, r3, sl
 80177aa:	1b89      	subs	r1, r1, r6
 80177ac:	fb01 f303 	mul.w	r3, r1, r3
 80177b0:	2101      	movs	r1, #1
 80177b2:	40a1      	lsls	r1, r4
 80177b4:	fb53 1300 	smmla	r3, r3, r0, r1
 80177b8:	413b      	asrs	r3, r7
 80177ba:	4473      	add	r3, lr
 80177bc:	f303 0307 	ssat	r3, #8, r3
 80177c0:	2a01      	cmp	r2, #1
 80177c2:	f889 3000 	strb.w	r3, [r9]
 80177c6:	d023      	beq.n	8017810 <ai_math_elementwise_mul_int8+0x264>
 80177c8:	f995 3001 	ldrsb.w	r3, [r5, #1]
 80177cc:	f998 4001 	ldrsb.w	r4, [r8, #1]
 80177d0:	eba3 030a 	sub.w	r3, r3, sl
 80177d4:	1ba4      	subs	r4, r4, r6
 80177d6:	fb04 f303 	mul.w	r3, r4, r3
 80177da:	fb53 1300 	smmla	r3, r3, r0, r1
 80177de:	413b      	asrs	r3, r7
 80177e0:	4473      	add	r3, lr
 80177e2:	f303 0307 	ssat	r3, #8, r3
 80177e6:	2a02      	cmp	r2, #2
 80177e8:	f889 3001 	strb.w	r3, [r9, #1]
 80177ec:	d010      	beq.n	8017810 <ai_math_elementwise_mul_int8+0x264>
 80177ee:	f995 3002 	ldrsb.w	r3, [r5, #2]
 80177f2:	f998 2002 	ldrsb.w	r2, [r8, #2]
 80177f6:	eba3 030a 	sub.w	r3, r3, sl
 80177fa:	1b92      	subs	r2, r2, r6
 80177fc:	fb02 f303 	mul.w	r3, r2, r3
 8017800:	fb53 1300 	smmla	r3, r3, r0, r1
 8017804:	413b      	asrs	r3, r7
 8017806:	4473      	add	r3, lr
 8017808:	f303 0307 	ssat	r3, #8, r3
 801780c:	f889 3002 	strb.w	r3, [r9, #2]
 8017810:	b00d      	add	sp, #52	@ 0x34
 8017812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017816:	2c00      	cmp	r4, #0
 8017818:	dd3b      	ble.n	8017892 <ai_math_elementwise_mul_int8+0x2e6>
 801781a:	9d01      	ldr	r5, [sp, #4]
 801781c:	f998 1000 	ldrsb.w	r1, [r8]
 8017820:	f995 3000 	ldrsb.w	r3, [r5]
 8017824:	9e05      	ldr	r6, [sp, #20]
 8017826:	eba3 030a 	sub.w	r3, r3, sl
 801782a:	1b89      	subs	r1, r1, r6
 801782c:	fb01 f303 	mul.w	r3, r1, r3
 8017830:	005b      	lsls	r3, r3, #1
 8017832:	fb53 e300 	smmla	r3, r3, r0, lr
 8017836:	4123      	asrs	r3, r4
 8017838:	f303 0307 	ssat	r3, #8, r3
 801783c:	2a01      	cmp	r2, #1
 801783e:	f889 3000 	strb.w	r3, [r9]
 8017842:	d0e5      	beq.n	8017810 <ai_math_elementwise_mul_int8+0x264>
 8017844:	f995 3001 	ldrsb.w	r3, [r5, #1]
 8017848:	f998 1001 	ldrsb.w	r1, [r8, #1]
 801784c:	eba3 030a 	sub.w	r3, r3, sl
 8017850:	1b89      	subs	r1, r1, r6
 8017852:	fb01 f303 	mul.w	r3, r1, r3
 8017856:	005b      	lsls	r3, r3, #1
 8017858:	fb53 e300 	smmla	r3, r3, r0, lr
 801785c:	4123      	asrs	r3, r4
 801785e:	f303 0307 	ssat	r3, #8, r3
 8017862:	2a02      	cmp	r2, #2
 8017864:	f889 3001 	strb.w	r3, [r9, #1]
 8017868:	d0d2      	beq.n	8017810 <ai_math_elementwise_mul_int8+0x264>
 801786a:	f995 3002 	ldrsb.w	r3, [r5, #2]
 801786e:	f998 2002 	ldrsb.w	r2, [r8, #2]
 8017872:	eba3 030a 	sub.w	r3, r3, sl
 8017876:	1b92      	subs	r2, r2, r6
 8017878:	fb02 f303 	mul.w	r3, r2, r3
 801787c:	005b      	lsls	r3, r3, #1
 801787e:	fb53 e300 	smmla	r3, r3, r0, lr
 8017882:	4123      	asrs	r3, r4
 8017884:	f303 0307 	ssat	r3, #8, r3
 8017888:	f889 3002 	strb.w	r3, [r9, #2]
 801788c:	b00d      	add	sp, #52	@ 0x34
 801788e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017892:	9e01      	ldr	r6, [sp, #4]
 8017894:	f1c4 0401 	rsb	r4, r4, #1
 8017898:	f998 3000 	ldrsb.w	r3, [r8]
 801789c:	9d05      	ldr	r5, [sp, #20]
 801789e:	f996 1000 	ldrsb.w	r1, [r6]
 80178a2:	1b5b      	subs	r3, r3, r5
 80178a4:	eba1 010a 	sub.w	r1, r1, sl
 80178a8:	fb01 f303 	mul.w	r3, r1, r3
 80178ac:	40a3      	lsls	r3, r4
 80178ae:	f303 031f 	ssat	r3, #32, r3
 80178b2:	fb53 f310 	smmulr	r3, r3, r0
 80178b6:	4473      	add	r3, lr
 80178b8:	f303 0307 	ssat	r3, #8, r3
 80178bc:	2a01      	cmp	r2, #1
 80178be:	f889 3000 	strb.w	r3, [r9]
 80178c2:	d0a5      	beq.n	8017810 <ai_math_elementwise_mul_int8+0x264>
 80178c4:	f996 3001 	ldrsb.w	r3, [r6, #1]
 80178c8:	f998 1001 	ldrsb.w	r1, [r8, #1]
 80178cc:	eba3 030a 	sub.w	r3, r3, sl
 80178d0:	1b49      	subs	r1, r1, r5
 80178d2:	fb01 f303 	mul.w	r3, r1, r3
 80178d6:	40a3      	lsls	r3, r4
 80178d8:	f303 031f 	ssat	r3, #32, r3
 80178dc:	fb53 f310 	smmulr	r3, r3, r0
 80178e0:	4473      	add	r3, lr
 80178e2:	f303 0307 	ssat	r3, #8, r3
 80178e6:	2a02      	cmp	r2, #2
 80178e8:	f889 3001 	strb.w	r3, [r9, #1]
 80178ec:	d090      	beq.n	8017810 <ai_math_elementwise_mul_int8+0x264>
 80178ee:	f996 3002 	ldrsb.w	r3, [r6, #2]
 80178f2:	f998 2002 	ldrsb.w	r2, [r8, #2]
 80178f6:	eba3 030a 	sub.w	r3, r3, sl
 80178fa:	1b52      	subs	r2, r2, r5
 80178fc:	fb02 f303 	mul.w	r3, r2, r3
 8017900:	40a3      	lsls	r3, r4
 8017902:	f303 031f 	ssat	r3, #32, r3
 8017906:	fb53 f310 	smmulr	r3, r3, r0
 801790a:	4473      	add	r3, lr
 801790c:	f303 0307 	ssat	r3, #8, r3
 8017910:	f889 3002 	strb.w	r3, [r9, #2]
 8017914:	e77c      	b.n	8017810 <ai_math_elementwise_mul_int8+0x264>
 8017916:	9501      	str	r5, [sp, #4]
 8017918:	e738      	b.n	801778c <ai_math_elementwise_mul_int8+0x1e0>
 801791a:	bf00      	nop

0801791c <ai_math_elementwise_sum_int8>:
 801791c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017920:	b085      	sub	sp, #20
 8017922:	eec0 6a01 	vdiv.f32	s13, s0, s2
 8017926:	4686      	mov	lr, r0
 8017928:	f99d 4038 	ldrsb.w	r4, [sp, #56]	@ 0x38
 801792c:	f99d 003c 	ldrsb.w	r0, [sp, #60]	@ 0x3c
 8017930:	4264      	negs	r4, r4
 8017932:	ee07 0a10 	vmov	s14, r0
 8017936:	ee07 4a90 	vmov	s15, r4
 801793a:	461c      	mov	r4, r3
 801793c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8017940:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8017944:	eec0 7a81 	vdiv.f32	s15, s1, s2
 8017948:	ee16 0a90 	vmov	r0, s13
 801794c:	ee36 5aa6 	vadd.f32	s10, s13, s13
 8017950:	f3c0 50c7 	ubfx	r0, r0, #23, #8
 8017954:	f1c0 007e 	rsb	r0, r0, #126	@ 0x7e
 8017958:	ee17 3a90 	vmov	r3, s15
 801795c:	ee27 7ac7 	vnmul.f32	s14, s15, s14
 8017960:	ee77 5aa7 	vadd.f32	s11, s15, s15
 8017964:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 8017968:	eea6 7a26 	vfma.f32	s14, s12, s13
 801796c:	f1c3 037e 	rsb	r3, r3, #126	@ 0x7e
 8017970:	ea03 73e3 	and.w	r3, r3, r3, asr #31
 8017974:	4283      	cmp	r3, r0
 8017976:	bfa8      	it	ge
 8017978:	4603      	movge	r3, r0
 801797a:	f99d 0040 	ldrsb.w	r0, [sp, #64]	@ 0x40
 801797e:	ea5f 0b94 	movs.w	fp, r4, lsr #2
 8017982:	ee07 0a90 	vmov	s15, r0
 8017986:	f103 051d 	add.w	r5, r3, #29
 801798a:	f04f 0001 	mov.w	r0, #1
 801798e:	f103 0916 	add.w	r9, r3, #22
 8017992:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017996:	f103 0315 	add.w	r3, r3, #21
 801799a:	fa00 f505 	lsl.w	r5, r0, r5
 801799e:	fa00 f303 	lsl.w	r3, r0, r3
 80179a2:	fa00 f009 	lsl.w	r0, r0, r9
 80179a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80179aa:	ee07 5a10 	vmov	s14, r5
 80179ae:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80179b2:	ee07 0a10 	vmov	s14, r0
 80179b6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80179ba:	ee25 6a26 	vmul.f32	s12, s10, s13
 80179be:	ee65 6aa6 	vmul.f32	s13, s11, s13
 80179c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80179c6:	eebd 7ac6 	vcvt.s32.f32	s14, s12
 80179ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80179ce:	ee17 8a10 	vmov	r8, s14
 80179d2:	eebd 7ae6 	vcvt.s32.f32	s14, s13
 80179d6:	ee17 6a90 	vmov	r6, s15
 80179da:	ee17 7a10 	vmov	r7, s14
 80179de:	441e      	add	r6, r3
 80179e0:	f106 36ff 	add.w	r6, r6, #4294967295	@ 0xffffffff
 80179e4:	f000 8084 	beq.w	8017af0 <ai_math_elementwise_sum_int8+0x1d4>
 80179e8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80179ec:	f10e 0504 	add.w	r5, lr, #4
 80179f0:	eb01 0b8b 	add.w	fp, r1, fp, lsl #2
 80179f4:	4692      	mov	sl, r2
 80179f6:	9203      	str	r2, [sp, #12]
 80179f8:	e9cd 3e01 	strd	r3, lr, [sp, #4]
 80179fc:	f851 0b04 	ldr.w	r0, [r1], #4
 8017a00:	f85a 3b04 	ldr.w	r3, [sl], #4
 8017a04:	ea4f 2e00 	mov.w	lr, r0, lsl #8
 8017a08:	f000 20ff 	and.w	r0, r0, #4278255360	@ 0xff00ff00
 8017a0c:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 8017a10:	f00e 2eff 	and.w	lr, lr, #4278255360	@ 0xff00ff00
 8017a14:	fb38 6c0e 	smlawb	ip, r8, lr, r6
 8017a18:	021b      	lsls	r3, r3, #8
 8017a1a:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 8017a1e:	fb37 cc03 	smlawb	ip, r7, r3, ip
 8017a22:	fa4c fc09 	asr.w	ip, ip, r9
 8017a26:	f30c 0c07 	ssat	ip, #8, ip
 8017a2a:	f805 cc04 	strb.w	ip, [r5, #-4]
 8017a2e:	fb38 6c00 	smlawb	ip, r8, r0, r6
 8017a32:	fb37 cc02 	smlawb	ip, r7, r2, ip
 8017a36:	fa4c fc09 	asr.w	ip, ip, r9
 8017a3a:	f30c 0c07 	ssat	ip, #8, ip
 8017a3e:	f805 cc03 	strb.w	ip, [r5, #-3]
 8017a42:	fb38 6e1e 	smlawt	lr, r8, lr, r6
 8017a46:	fb37 e313 	smlawt	r3, r7, r3, lr
 8017a4a:	fa43 f309 	asr.w	r3, r3, r9
 8017a4e:	f303 0307 	ssat	r3, #8, r3
 8017a52:	f805 3c02 	strb.w	r3, [r5, #-2]
 8017a56:	fb38 6010 	smlawt	r0, r8, r0, r6
 8017a5a:	fb37 0212 	smlawt	r2, r7, r2, r0
 8017a5e:	fa42 f209 	asr.w	r2, r2, r9
 8017a62:	f302 0207 	ssat	r2, #8, r2
 8017a66:	458b      	cmp	fp, r1
 8017a68:	f805 2c01 	strb.w	r2, [r5, #-1]
 8017a6c:	f105 0504 	add.w	r5, r5, #4
 8017a70:	d1c4      	bne.n	80179fc <ai_math_elementwise_sum_int8+0xe0>
 8017a72:	9a03      	ldr	r2, [sp, #12]
 8017a74:	e9dd 3e01 	ldrd	r3, lr, [sp, #4]
 8017a78:	449e      	add	lr, r3
 8017a7a:	441a      	add	r2, r3
 8017a7c:	f014 0103 	ands.w	r1, r4, #3
 8017a80:	d033      	beq.n	8017aea <ai_math_elementwise_sum_int8+0x1ce>
 8017a82:	f99b 0000 	ldrsb.w	r0, [fp]
 8017a86:	0200      	lsls	r0, r0, #8
 8017a88:	fb38 6000 	smlawb	r0, r8, r0, r6
 8017a8c:	f992 3000 	ldrsb.w	r3, [r2]
 8017a90:	021b      	lsls	r3, r3, #8
 8017a92:	fb37 0303 	smlawb	r3, r7, r3, r0
 8017a96:	fa43 f309 	asr.w	r3, r3, r9
 8017a9a:	f303 0307 	ssat	r3, #8, r3
 8017a9e:	2901      	cmp	r1, #1
 8017aa0:	f88e 3000 	strb.w	r3, [lr]
 8017aa4:	d021      	beq.n	8017aea <ai_math_elementwise_sum_int8+0x1ce>
 8017aa6:	f99b 0001 	ldrsb.w	r0, [fp, #1]
 8017aaa:	0200      	lsls	r0, r0, #8
 8017aac:	fb38 6000 	smlawb	r0, r8, r0, r6
 8017ab0:	f992 3001 	ldrsb.w	r3, [r2, #1]
 8017ab4:	021b      	lsls	r3, r3, #8
 8017ab6:	fb37 0303 	smlawb	r3, r7, r3, r0
 8017aba:	fa43 f309 	asr.w	r3, r3, r9
 8017abe:	f303 0307 	ssat	r3, #8, r3
 8017ac2:	2902      	cmp	r1, #2
 8017ac4:	f88e 3001 	strb.w	r3, [lr, #1]
 8017ac8:	d00f      	beq.n	8017aea <ai_math_elementwise_sum_int8+0x1ce>
 8017aca:	f99b 3002 	ldrsb.w	r3, [fp, #2]
 8017ace:	021b      	lsls	r3, r3, #8
 8017ad0:	fb38 6803 	smlawb	r8, r8, r3, r6
 8017ad4:	f992 3002 	ldrsb.w	r3, [r2, #2]
 8017ad8:	021b      	lsls	r3, r3, #8
 8017ada:	fb37 8303 	smlawb	r3, r7, r3, r8
 8017ade:	fa43 f309 	asr.w	r3, r3, r9
 8017ae2:	f303 0307 	ssat	r3, #8, r3
 8017ae6:	f88e 3002 	strb.w	r3, [lr, #2]
 8017aea:	b005      	add	sp, #20
 8017aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017af0:	468b      	mov	fp, r1
 8017af2:	e7c3      	b.n	8017a7c <ai_math_elementwise_sum_int8+0x160>

08017af4 <_lite_kernel_nl_softmax_is8os8>:
 8017af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017af8:	b08d      	sub	sp, #52	@ 0x34
 8017afa:	4617      	mov	r7, r2
 8017afc:	461a      	mov	r2, r3
 8017afe:	4689      	mov	r9, r1
 8017b00:	9303      	str	r3, [sp, #12]
 8017b02:	4684      	mov	ip, r0
 8017b04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017b06:	fb02 f107 	mul.w	r1, r2, r7
 8017b0a:	f513 7f80 	cmn.w	r3, #256	@ 0x100
 8017b0e:	f280 83ec 	bge.w	80182ea <_lite_kernel_nl_softmax_is8os8+0x7f6>
 8017b12:	2901      	cmp	r1, #1
 8017b14:	f44f 7a80 	mov.w	sl, #256	@ 0x100
 8017b18:	f240 83f2 	bls.w	8018300 <_lite_kernel_nl_softmax_is8os8+0x80c>
 8017b1c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8017b1e:	f04f 0b00 	mov.w	fp, #0
 8017b22:	f04f 4e80 	mov.w	lr, #1073741824	@ 0x40000000
 8017b26:	f8cd a004 	str.w	sl, [sp, #4]
 8017b2a:	3b04      	subs	r3, #4
 8017b2c:	f8cd c008 	str.w	ip, [sp, #8]
 8017b30:	4698      	mov	r8, r3
 8017b32:	e9cd 9704 	strd	r9, r7, [sp, #16]
 8017b36:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8017b38:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8017b3a:	fa0b f203 	lsl.w	r2, fp, r3
 8017b3e:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8017b40:	4252      	negs	r2, r2
 8017b42:	4053      	eors	r3, r2
 8017b44:	0fdb      	lsrs	r3, r3, #31
 8017b46:	2b00      	cmp	r3, #0
 8017b48:	4bd9      	ldr	r3, [pc, #868]	@ (8017eb0 <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 8017b4a:	bf12      	itee	ne
 8017b4c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8017b50:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 8017b54:	2100      	moveq	r1, #0
 8017b56:	fbc0 3102 	smlal	r3, r1, r0, r2
 8017b5a:	2900      	cmp	r1, #0
 8017b5c:	da04      	bge.n	8017b68 <_lite_kernel_nl_softmax_is8os8+0x74>
 8017b5e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8017b62:	189b      	adds	r3, r3, r2
 8017b64:	f141 0100 	adc.w	r1, r1, #0
 8017b68:	0fdb      	lsrs	r3, r3, #31
 8017b6a:	f04f 0c00 	mov.w	ip, #0
 8017b6e:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8017b72:	4671      	mov	r1, lr
 8017b74:	f043 427f 	orr.w	r2, r3, #4278190080	@ 0xff000000
 8017b78:	0154      	lsls	r4, r2, #5
 8017b7a:	1ad2      	subs	r2, r2, r3
 8017b7c:	f104 5480 	add.w	r4, r4, #268435456	@ 0x10000000
 8017b80:	fbc4 1c04 	smlal	r1, ip, r4, r4
 8017b84:	f1bc 0f00 	cmp.w	ip, #0
 8017b88:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8017b8c:	da05      	bge.n	8017b9a <_lite_kernel_nl_softmax_is8os8+0xa6>
 8017b8e:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8017b92:	1808      	adds	r0, r1, r0
 8017b94:	4601      	mov	r1, r0
 8017b96:	f14c 0c00 	adc.w	ip, ip, #0
 8017b9a:	0fc9      	lsrs	r1, r1, #31
 8017b9c:	ea41 014c 	orr.w	r1, r1, ip, lsl #1
 8017ba0:	ea4f 7cec 	mov.w	ip, ip, asr #31
 8017ba4:	fba1 0701 	umull	r0, r7, r1, r1
 8017ba8:	fb01 f90c 	mul.w	r9, r1, ip
 8017bac:	f110 4080 	adds.w	r0, r0, #1073741824	@ 0x40000000
 8017bb0:	eb47 0749 	adc.w	r7, r7, r9, lsl #1
 8017bb4:	2f00      	cmp	r7, #0
 8017bb6:	da06      	bge.n	8017bc6 <_lite_kernel_nl_softmax_is8os8+0xd2>
 8017bb8:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
 8017bbc:	eb10 0909 	adds.w	r9, r0, r9
 8017bc0:	4648      	mov	r0, r9
 8017bc2:	f147 0700 	adc.w	r7, r7, #0
 8017bc6:	0fc0      	lsrs	r0, r0, #31
 8017bc8:	fb01 f505 	mul.w	r5, r1, r5
 8017bcc:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
 8017bd0:	fb04 550c 	mla	r5, r4, ip, r5
 8017bd4:	1087      	asrs	r7, r0, #2
 8017bd6:	f000 0003 	and.w	r0, r0, #3
 8017bda:	bf54      	ite	pl
 8017bdc:	f04f 0901 	movpl.w	r9, #1
 8017be0:	f04f 0902 	movmi.w	r9, #2
 8017be4:	4581      	cmp	r9, r0
 8017be6:	ea81 0004 	eor.w	r0, r1, r4
 8017bea:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 8017bee:	bfb8      	it	lt
 8017bf0:	3701      	addlt	r7, #1
 8017bf2:	2800      	cmp	r0, #0
 8017bf4:	48ae      	ldr	r0, [pc, #696]	@ (8017eb0 <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 8017bf6:	bf0c      	ite	eq
 8017bf8:	f04f 4c80 	moveq.w	ip, #1073741824	@ 0x40000000
 8017bfc:	4684      	movne	ip, r0
 8017bfe:	fba1 0a04 	umull	r0, sl, r1, r4
 8017c02:	bf14      	ite	ne
 8017c04:	f04f 39ff 	movne.w	r9, #4294967295	@ 0xffffffff
 8017c08:	f04f 0900 	moveq.w	r9, #0
 8017c0c:	4455      	add	r5, sl
 8017c0e:	eb10 000c 	adds.w	r0, r0, ip
 8017c12:	eb45 0509 	adc.w	r5, r5, r9
 8017c16:	2d00      	cmp	r5, #0
 8017c18:	da06      	bge.n	8017c28 <_lite_kernel_nl_softmax_is8os8+0x134>
 8017c1a:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 8017c1e:	eb10 0c0c 	adds.w	ip, r0, ip
 8017c22:	4660      	mov	r0, ip
 8017c24:	f145 0500 	adc.w	r5, r5, #0
 8017c28:	0fc0      	lsrs	r0, r0, #31
 8017c2a:	4ea2      	ldr	r6, [pc, #648]	@ (8017eb4 <_lite_kernel_nl_softmax_is8os8+0x3c0>)
 8017c2c:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
 8017c30:	4438      	add	r0, r7
 8017c32:	0fc5      	lsrs	r5, r0, #31
 8017c34:	2d00      	cmp	r5, #0
 8017c36:	4d9e      	ldr	r5, [pc, #632]	@ (8017eb0 <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 8017c38:	bf12      	itee	ne
 8017c3a:	f04f 37ff 	movne.w	r7, #4294967295	@ 0xffffffff
 8017c3e:	f04f 4580 	moveq.w	r5, #1073741824	@ 0x40000000
 8017c42:	2700      	moveq	r7, #0
 8017c44:	fbc0 5706 	smlal	r5, r7, r0, r6
 8017c48:	2f00      	cmp	r7, #0
 8017c4a:	da05      	bge.n	8017c58 <_lite_kernel_nl_softmax_is8os8+0x164>
 8017c4c:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8017c50:	1828      	adds	r0, r5, r0
 8017c52:	4605      	mov	r5, r0
 8017c54:	f147 0700 	adc.w	r7, r7, #0
 8017c58:	0fed      	lsrs	r5, r5, #31
 8017c5a:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 8017c5e:	4429      	add	r1, r5
 8017c60:	2900      	cmp	r1, #0
 8017c62:	ea4f 0061 	mov.w	r0, r1, asr #1
 8017c66:	db02      	blt.n	8017c6e <_lite_kernel_nl_softmax_is8os8+0x17a>
 8017c68:	07c9      	lsls	r1, r1, #31
 8017c6a:	bf48      	it	mi
 8017c6c:	3001      	addmi	r0, #1
 8017c6e:	4404      	add	r4, r0
 8017c70:	4d91      	ldr	r5, [pc, #580]	@ (8017eb8 <_lite_kernel_nl_softmax_is8os8+0x3c4>)
 8017c72:	0fe1      	lsrs	r1, r4, #31
 8017c74:	2900      	cmp	r1, #0
 8017c76:	498e      	ldr	r1, [pc, #568]	@ (8017eb0 <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 8017c78:	bf0b      	itete	eq
 8017c7a:	f04f 4080 	moveq.w	r0, #1073741824	@ 0x40000000
 8017c7e:	4608      	movne	r0, r1
 8017c80:	2100      	moveq	r1, #0
 8017c82:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8017c86:	fbc4 0105 	smlal	r0, r1, r4, r5
 8017c8a:	2900      	cmp	r1, #0
 8017c8c:	da05      	bge.n	8017c9a <_lite_kernel_nl_softmax_is8os8+0x1a6>
 8017c8e:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 8017c92:	1904      	adds	r4, r0, r4
 8017c94:	4620      	mov	r0, r4
 8017c96:	f141 0100 	adc.w	r1, r1, #0
 8017c9a:	0fc0      	lsrs	r0, r0, #31
 8017c9c:	f3c2 6400 	ubfx	r4, r2, #24, #1
 8017ca0:	4e86      	ldr	r6, [pc, #536]	@ (8017ebc <_lite_kernel_nl_softmax_is8os8+0x3c8>)
 8017ca2:	4675      	mov	r5, lr
 8017ca4:	ea40 0041 	orr.w	r0, r0, r1, lsl #1
 8017ca8:	2100      	movs	r1, #0
 8017caa:	3c01      	subs	r4, #1
 8017cac:	fab3 f383 	clz	r3, r3
 8017cb0:	f100 40e2 	add.w	r0, r0, #1895825408	@ 0x71000000
 8017cb4:	460f      	mov	r7, r1
 8017cb6:	468c      	mov	ip, r1
 8017cb8:	095b      	lsrs	r3, r3, #5
 8017cba:	f5a0 2025 	sub.w	r0, r0, #675840	@ 0xa5000
 8017cbe:	f10b 0b01 	add.w	fp, fp, #1
 8017cc2:	f2a0 706c 	subw	r0, r0, #1900	@ 0x76c
 8017cc6:	fbc0 5706 	smlal	r5, r7, r0, r6
 8017cca:	0fed      	lsrs	r5, r5, #31
 8017ccc:	4004      	ands	r4, r0
 8017cce:	f342 6000 	sbfx	r0, r2, #24, #1
 8017cd2:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 8017cd6:	4e7a      	ldr	r6, [pc, #488]	@ (8017ec0 <_lite_kernel_nl_softmax_is8os8+0x3cc>)
 8017cd8:	460f      	mov	r7, r1
 8017cda:	4028      	ands	r0, r5
 8017cdc:	4675      	mov	r5, lr
 8017cde:	4060      	eors	r0, r4
 8017ce0:	f3c2 6440 	ubfx	r4, r2, #25, #1
 8017ce4:	fbc0 5706 	smlal	r5, r7, r0, r6
 8017ce8:	3c01      	subs	r4, #1
 8017cea:	0fed      	lsrs	r5, r5, #31
 8017cec:	4e75      	ldr	r6, [pc, #468]	@ (8017ec4 <_lite_kernel_nl_softmax_is8os8+0x3d0>)
 8017cee:	4004      	ands	r4, r0
 8017cf0:	f342 6040 	sbfx	r0, r2, #25, #1
 8017cf4:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 8017cf8:	460f      	mov	r7, r1
 8017cfa:	4028      	ands	r0, r5
 8017cfc:	4675      	mov	r5, lr
 8017cfe:	4060      	eors	r0, r4
 8017d00:	f3c2 6480 	ubfx	r4, r2, #26, #1
 8017d04:	fbc0 5706 	smlal	r5, r7, r0, r6
 8017d08:	3c01      	subs	r4, #1
 8017d0a:	0fed      	lsrs	r5, r5, #31
 8017d0c:	4e6e      	ldr	r6, [pc, #440]	@ (8017ec8 <_lite_kernel_nl_softmax_is8os8+0x3d4>)
 8017d0e:	4004      	ands	r4, r0
 8017d10:	f342 6080 	sbfx	r0, r2, #26, #1
 8017d14:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 8017d18:	460f      	mov	r7, r1
 8017d1a:	4028      	ands	r0, r5
 8017d1c:	f3c2 65c0 	ubfx	r5, r2, #27, #1
 8017d20:	4060      	eors	r0, r4
 8017d22:	4674      	mov	r4, lr
 8017d24:	3d01      	subs	r5, #1
 8017d26:	fbc0 4706 	smlal	r4, r7, r0, r6
 8017d2a:	0fe4      	lsrs	r4, r4, #31
 8017d2c:	4005      	ands	r5, r0
 8017d2e:	f342 60c0 	sbfx	r0, r2, #27, #1
 8017d32:	ea44 0447 	orr.w	r4, r4, r7, lsl #1
 8017d36:	4e65      	ldr	r6, [pc, #404]	@ (8017ecc <_lite_kernel_nl_softmax_is8os8+0x3d8>)
 8017d38:	460f      	mov	r7, r1
 8017d3a:	4020      	ands	r0, r4
 8017d3c:	ea85 0400 	eor.w	r4, r5, r0
 8017d40:	f3c2 7000 	ubfx	r0, r2, #28, #1
 8017d44:	4675      	mov	r5, lr
 8017d46:	3801      	subs	r0, #1
 8017d48:	fbc4 5706 	smlal	r5, r7, r4, r6
 8017d4c:	0fed      	lsrs	r5, r5, #31
 8017d4e:	4020      	ands	r0, r4
 8017d50:	f342 7400 	sbfx	r4, r2, #28, #1
 8017d54:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 8017d58:	4f5d      	ldr	r7, [pc, #372]	@ (8017ed0 <_lite_kernel_nl_softmax_is8os8+0x3dc>)
 8017d5a:	402c      	ands	r4, r5
 8017d5c:	4675      	mov	r5, lr
 8017d5e:	4060      	eors	r0, r4
 8017d60:	f3c2 7440 	ubfx	r4, r2, #29, #1
 8017d64:	fbc0 5c07 	smlal	r5, ip, r0, r7
 8017d68:	3c01      	subs	r4, #1
 8017d6a:	0fed      	lsrs	r5, r5, #31
 8017d6c:	4004      	ands	r4, r0
 8017d6e:	f342 7040 	sbfx	r0, r2, #29, #1
 8017d72:	ea45 054c 	orr.w	r5, r5, ip, lsl #1
 8017d76:	4028      	ands	r0, r5
 8017d78:	4675      	mov	r5, lr
 8017d7a:	4060      	eors	r0, r4
 8017d7c:	24f2      	movs	r4, #242	@ 0xf2
 8017d7e:	fbc0 5104 	smlal	r5, r1, r0, r4
 8017d82:	0fed      	lsrs	r5, r5, #31
 8017d84:	ea45 0541 	orr.w	r5, r5, r1, lsl #1
 8017d88:	f3c2 7180 	ubfx	r1, r2, #30, #1
 8017d8c:	f342 7280 	sbfx	r2, r2, #30, #1
 8017d90:	3901      	subs	r1, #1
 8017d92:	402a      	ands	r2, r5
 8017d94:	4001      	ands	r1, r0
 8017d96:	404a      	eors	r2, r1
 8017d98:	1e59      	subs	r1, r3, #1
 8017d9a:	425b      	negs	r3, r3
 8017d9c:	400a      	ands	r2, r1
 8017d9e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8017da2:	4053      	eors	r3, r2
 8017da4:	f848 3f04 	str.w	r3, [r8, #4]!
 8017da8:	9b01      	ldr	r3, [sp, #4]
 8017daa:	455b      	cmp	r3, fp
 8017dac:	f63f aec3 	bhi.w	8017b36 <_lite_kernel_nl_softmax_is8os8+0x42>
 8017db0:	469a      	mov	sl, r3
 8017db2:	f8dd c008 	ldr.w	ip, [sp, #8]
 8017db6:	e9dd 9704 	ldrd	r9, r7, [sp, #16]
 8017dba:	2f00      	cmp	r7, #0
 8017dbc:	f000 81b3 	beq.w	8018126 <_lite_kernel_nl_softmax_is8os8+0x632>
 8017dc0:	9d03      	ldr	r5, [sp, #12]
 8017dc2:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8017dc4:	fb03 f305 	mul.w	r3, r3, r5
 8017dc8:	2d00      	cmp	r5, #0
 8017dca:	f000 81ac 	beq.w	8018126 <_lite_kernel_nl_softmax_is8os8+0x632>
 8017dce:	eb09 0205 	add.w	r2, r9, r5
 8017dd2:	4619      	mov	r1, r3
 8017dd4:	464e      	mov	r6, r9
 8017dd6:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8017dd8:	9206      	str	r2, [sp, #24]
 8017dda:	2200      	movs	r2, #0
 8017ddc:	46d1      	mov	r9, sl
 8017dde:	970b      	str	r7, [sp, #44]	@ 0x2c
 8017de0:	4613      	mov	r3, r2
 8017de2:	4662      	mov	r2, ip
 8017de4:	4692      	mov	sl, r2
 8017de6:	46b4      	mov	ip, r6
 8017de8:	e9cd 1307 	strd	r1, r3, [sp, #28]
 8017dec:	e9cd 2609 	strd	r2, r6, [sp, #36]	@ 0x24
 8017df0:	2801      	cmp	r0, #1
 8017df2:	f99c 1000 	ldrsb.w	r1, [ip]
 8017df6:	f240 8270 	bls.w	80182da <_lite_kernel_nl_softmax_is8os8+0x7e6>
 8017dfa:	eb0c 0205 	add.w	r2, ip, r5
 8017dfe:	2301      	movs	r3, #1
 8017e00:	f992 4000 	ldrsb.w	r4, [r2]
 8017e04:	3301      	adds	r3, #1
 8017e06:	442a      	add	r2, r5
 8017e08:	42a1      	cmp	r1, r4
 8017e0a:	bfb8      	it	lt
 8017e0c:	4621      	movlt	r1, r4
 8017e0e:	4298      	cmp	r0, r3
 8017e10:	d1f6      	bne.n	8017e00 <_lite_kernel_nl_softmax_is8os8+0x30c>
 8017e12:	2600      	movs	r6, #0
 8017e14:	4662      	mov	r2, ip
 8017e16:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8017e18:	4633      	mov	r3, r6
 8017e1a:	f992 4000 	ldrsb.w	r4, [r2]
 8017e1e:	3301      	adds	r3, #1
 8017e20:	442a      	add	r2, r5
 8017e22:	1b0c      	subs	r4, r1, r4
 8017e24:	454c      	cmp	r4, r9
 8017e26:	da0f      	bge.n	8017e48 <_lite_kernel_nl_softmax_is8os8+0x354>
 8017e28:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
 8017e2c:	f240 78ff 	movw	r8, #2047	@ 0x7ff
 8017e30:	ea5f 3e24 	movs.w	lr, r4, asr #12
 8017e34:	f3c4 040b 	ubfx	r4, r4, #0, #12
 8017e38:	bf48      	it	mi
 8017e3a:	f44f 6800 	movmi.w	r8, #2048	@ 0x800
 8017e3e:	4544      	cmp	r4, r8
 8017e40:	bfc8      	it	gt
 8017e42:	f10e 0e01 	addgt.w	lr, lr, #1
 8017e46:	4476      	add	r6, lr
 8017e48:	4298      	cmp	r0, r3
 8017e4a:	d1e6      	bne.n	8017e1a <_lite_kernel_nl_softmax_is8os8+0x326>
 8017e4c:	2e00      	cmp	r6, #0
 8017e4e:	f000 8247 	beq.w	80182e0 <_lite_kernel_nl_softmax_is8os8+0x7ec>
 8017e52:	fab6 fb86 	clz	fp, r6
 8017e56:	fa06 f60b 	lsl.w	r6, r6, fp
 8017e5a:	f1cb 0323 	rsb	r3, fp, #35	@ 0x23
 8017e5e:	f106 4200 	add.w	r2, r6, #2147483648	@ 0x80000000
 8017e62:	9302      	str	r3, [sp, #8]
 8017e64:	17d3      	asrs	r3, r2, #31
 8017e66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8017e6a:	bf08      	it	eq
 8017e6c:	2e00      	cmpeq	r6, #0
 8017e6e:	f000 816a 	beq.w	8018146 <_lite_kernel_nl_softmax_is8os8+0x652>
 8017e72:	f112 4200 	adds.w	r2, r2, #2147483648	@ 0x80000000
 8017e76:	f143 0600 	adc.w	r6, r3, #0
 8017e7a:	0852      	lsrs	r2, r2, #1
 8017e7c:	4b15      	ldr	r3, [pc, #84]	@ (8017ed4 <_lite_kernel_nl_softmax_is8os8+0x3e0>)
 8017e7e:	ea42 72c6 	orr.w	r2, r2, r6, lsl #31
 8017e82:	1076      	asrs	r6, r6, #1
 8017e84:	4254      	negs	r4, r2
 8017e86:	9204      	str	r2, [sp, #16]
 8017e88:	9601      	str	r6, [sp, #4]
 8017e8a:	fb03 4406 	mla	r4, r3, r6, r4
 8017e8e:	fba2 3703 	umull	r3, r7, r2, r3
 8017e92:	4427      	add	r7, r4
 8017e94:	4c06      	ldr	r4, [pc, #24]	@ (8017eb0 <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 8017e96:	191b      	adds	r3, r3, r4
 8017e98:	f167 0700 	sbc.w	r7, r7, #0
 8017e9c:	2f00      	cmp	r7, #0
 8017e9e:	da1b      	bge.n	8017ed8 <_lite_kernel_nl_softmax_is8os8+0x3e4>
 8017ea0:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 8017ea4:	191c      	adds	r4, r3, r4
 8017ea6:	4623      	mov	r3, r4
 8017ea8:	f147 0700 	adc.w	r7, r7, #0
 8017eac:	e014      	b.n	8017ed8 <_lite_kernel_nl_softmax_is8os8+0x3e4>
 8017eae:	bf00      	nop
 8017eb0:	c0000001 	.word	0xc0000001
 8017eb4:	2aaaaaab 	.word	0x2aaaaaab
 8017eb8:	70f5a894 	.word	0x70f5a894
 8017ebc:	63afbe7b 	.word	0x63afbe7b
 8017ec0:	4da2cbf2 	.word	0x4da2cbf2
 8017ec4:	2f16ac6c 	.word	0x2f16ac6c
 8017ec8:	1152aaa4 	.word	0x1152aaa4
 8017ecc:	02582ab7 	.word	0x02582ab7
 8017ed0:	000afe11 	.word	0x000afe11
 8017ed4:	c3c3c3c4 	.word	0xc3c3c3c4
 8017ed8:	0fdc      	lsrs	r4, r3, #31
 8017eda:	9e01      	ldr	r6, [sp, #4]
 8017edc:	ea44 0447 	orr.w	r4, r4, r7, lsl #1
 8017ee0:	f104 375a 	add.w	r7, r4, #1515870810	@ 0x5a5a5a5a
 8017ee4:	17fb      	asrs	r3, r7, #31
 8017ee6:	fb07 fe06 	mul.w	lr, r7, r6
 8017eea:	fb02 ee03 	mla	lr, r2, r3, lr
 8017eee:	fba7 8302 	umull	r8, r3, r7, r2
 8017ef2:	f118 4880 	adds.w	r8, r8, #1073741824	@ 0x40000000
 8017ef6:	eb4e 0303 	adc.w	r3, lr, r3
 8017efa:	ea4f 78d8 	mov.w	r8, r8, lsr #31
 8017efe:	ea48 0843 	orr.w	r8, r8, r3, lsl #1
 8017f02:	f1c8 5800 	rsb	r8, r8, #536870912	@ 0x20000000
 8017f06:	ea98 0f07 	teq	r8, r7
 8017f0a:	fb87 3e08 	smull	r3, lr, r7, r8
 8017f0e:	f140 81b8 	bpl.w	8018282 <_lite_kernel_nl_softmax_is8os8+0x78e>
 8017f12:	4eb7      	ldr	r6, [pc, #732]	@ (80181f0 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 8017f14:	199b      	adds	r3, r3, r6
 8017f16:	f16e 0e00 	sbc.w	lr, lr, #0
 8017f1a:	f1be 0f00 	cmp.w	lr, #0
 8017f1e:	f2c0 81b8 	blt.w	8018292 <_lite_kernel_nl_softmax_is8os8+0x79e>
 8017f22:	0fdb      	lsrs	r3, r3, #31
 8017f24:	ea43 034e 	orr.w	r3, r3, lr, lsl #1
 8017f28:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8017f2c:	ea4f 0e83 	mov.w	lr, r3, lsl #2
 8017f30:	f300 81b7 	bgt.w	80182a2 <_lite_kernel_nl_softmax_is8os8+0x7ae>
 8017f34:	f104 345a 	add.w	r4, r4, #1515870810	@ 0x5a5a5a5a
 8017f38:	9b01      	ldr	r3, [sp, #4]
 8017f3a:	4ead      	ldr	r6, [pc, #692]	@ (80181f0 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 8017f3c:	f104 4400 	add.w	r4, r4, #2147483648	@ 0x80000000
 8017f40:	17e7      	asrs	r7, r4, #31
 8017f42:	fb02 f807 	mul.w	r8, r2, r7
 8017f46:	fb04 8803 	mla	r8, r4, r3, r8
 8017f4a:	fba2 3e04 	umull	r3, lr, r2, r4
 8017f4e:	199b      	adds	r3, r3, r6
 8017f50:	44c6      	add	lr, r8
 8017f52:	f16e 0e00 	sbc.w	lr, lr, #0
 8017f56:	f1be 0f00 	cmp.w	lr, #0
 8017f5a:	da06      	bge.n	8017f6a <_lite_kernel_nl_softmax_is8os8+0x476>
 8017f5c:	f06f 4800 	mvn.w	r8, #2147483648	@ 0x80000000
 8017f60:	eb13 0808 	adds.w	r8, r3, r8
 8017f64:	4643      	mov	r3, r8
 8017f66:	f14e 0e00 	adc.w	lr, lr, #0
 8017f6a:	0fdb      	lsrs	r3, r3, #31
 8017f6c:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8017f70:	ea43 034e 	orr.w	r3, r3, lr, lsl #1
 8017f74:	f8df e278 	ldr.w	lr, [pc, #632]	@ 80181f0 <_lite_kernel_nl_softmax_is8os8+0x6fc>
 8017f78:	f1c3 5300 	rsb	r3, r3, #536870912	@ 0x20000000
 8017f7c:	fb03 f707 	mul.w	r7, r3, r7
 8017f80:	17de      	asrs	r6, r3, #31
 8017f82:	fb04 7706 	mla	r7, r4, r6, r7
 8017f86:	fba3 3604 	umull	r3, r6, r3, r4
 8017f8a:	eb13 030e 	adds.w	r3, r3, lr
 8017f8e:	4437      	add	r7, r6
 8017f90:	eb47 0708 	adc.w	r7, r7, r8
 8017f94:	2f00      	cmp	r7, #0
 8017f96:	da06      	bge.n	8017fa6 <_lite_kernel_nl_softmax_is8os8+0x4b2>
 8017f98:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 8017f9c:	eb13 0e0e 	adds.w	lr, r3, lr
 8017fa0:	4673      	mov	r3, lr
 8017fa2:	f147 0700 	adc.w	r7, r7, #0
 8017fa6:	0fdb      	lsrs	r3, r3, #31
 8017fa8:	ea43 0347 	orr.w	r3, r3, r7, lsl #1
 8017fac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017fb0:	f280 8154 	bge.w	801825c <_lite_kernel_nl_softmax_is8os8+0x768>
 8017fb4:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8017fb8:	f300 818d 	bgt.w	80182d6 <_lite_kernel_nl_softmax_is8os8+0x7e2>
 8017fbc:	f104 4300 	add.w	r3, r4, #2147483648	@ 0x80000000
 8017fc0:	ea93 0f02 	teq	r3, r2
 8017fc4:	f140 8118 	bpl.w	80181f8 <_lite_kernel_nl_softmax_is8os8+0x704>
 8017fc8:	9e01      	ldr	r6, [sp, #4]
 8017fca:	17dc      	asrs	r4, r3, #31
 8017fcc:	fb03 f606 	mul.w	r6, r3, r6
 8017fd0:	fb02 6704 	mla	r7, r2, r4, r6
 8017fd4:	fba3 2602 	umull	r2, r6, r3, r2
 8017fd8:	443e      	add	r6, r7
 8017fda:	4f85      	ldr	r7, [pc, #532]	@ (80181f0 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 8017fdc:	19d2      	adds	r2, r2, r7
 8017fde:	f166 0600 	sbc.w	r6, r6, #0
 8017fe2:	2e00      	cmp	r6, #0
 8017fe4:	da05      	bge.n	8017ff2 <_lite_kernel_nl_softmax_is8os8+0x4fe>
 8017fe6:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8017fea:	19d7      	adds	r7, r2, r7
 8017fec:	463a      	mov	r2, r7
 8017fee:	f146 0600 	adc.w	r6, r6, #0
 8017ff2:	0fd2      	lsrs	r2, r2, #31
 8017ff4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8017ff8:	ea42 0246 	orr.w	r2, r2, r6, lsl #1
 8017ffc:	4e7c      	ldr	r6, [pc, #496]	@ (80181f0 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 8017ffe:	f1c2 5200 	rsb	r2, r2, #536870912	@ 0x20000000
 8018002:	fb02 f404 	mul.w	r4, r2, r4
 8018006:	ea4f 7ee2 	mov.w	lr, r2, asr #31
 801800a:	fb03 440e 	mla	r4, r3, lr, r4
 801800e:	fba2 2e03 	umull	r2, lr, r2, r3
 8018012:	1992      	adds	r2, r2, r6
 8018014:	4474      	add	r4, lr
 8018016:	eb44 0407 	adc.w	r4, r4, r7
 801801a:	2c00      	cmp	r4, #0
 801801c:	da05      	bge.n	801802a <_lite_kernel_nl_softmax_is8os8+0x536>
 801801e:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8018022:	1996      	adds	r6, r2, r6
 8018024:	4632      	mov	r2, r6
 8018026:	f144 0400 	adc.w	r4, r4, #0
 801802a:	0fd2      	lsrs	r2, r2, #31
 801802c:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 8018030:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 8018034:	f280 811c 	bge.w	8018270 <_lite_kernel_nl_softmax_is8os8+0x77c>
 8018038:	f1b2 4f60 	cmp.w	r2, #3758096384	@ 0xe0000000
 801803c:	f300 8142 	bgt.w	80182c4 <_lite_kernel_nl_softmax_is8os8+0x7d0>
 8018040:	f103 4200 	add.w	r2, r3, #2147483648	@ 0x80000000
 8018044:	005e      	lsls	r6, r3, #1
 8018046:	f1b2 4f40 	cmp.w	r2, #3221225472	@ 0xc0000000
 801804a:	bfd8      	it	le
 801804c:	f04f 4600 	movle.w	r6, #2147483648	@ 0x80000000
 8018050:	9b02      	ldr	r3, [sp, #8]
 8018052:	2b1f      	cmp	r3, #31
 8018054:	dd04      	ble.n	8018060 <_lite_kernel_nl_softmax_is8os8+0x56c>
 8018056:	f1cb 0304 	rsb	r3, fp, #4
 801805a:	411e      	asrs	r6, r3
 801805c:	231f      	movs	r3, #31
 801805e:	9302      	str	r3, [sp, #8]
 8018060:	2800      	cmp	r0, #0
 8018062:	d063      	beq.n	801812c <_lite_kernel_nl_softmax_is8os8+0x638>
 8018064:	9c02      	ldr	r4, [sp, #8]
 8018066:	f04f 0e01 	mov.w	lr, #1
 801806a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801806e:	2200      	movs	r2, #0
 8018070:	fa0e fe04 	lsl.w	lr, lr, r4
 8018074:	9101      	str	r1, [sp, #4]
 8018076:	fa43 f404 	asr.w	r4, r3, r4
 801807a:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
 801807e:	ea0e 0703 	and.w	r7, lr, r3
 8018082:	ea4f 086e 	mov.w	r8, lr, asr #1
 8018086:	4671      	mov	r1, lr
 8018088:	f8dd e068 	ldr.w	lr, [sp, #104]	@ 0x68
 801808c:	9703      	str	r7, [sp, #12]
 801808e:	e9cd 4304 	strd	r4, r3, [sp, #16]
 8018092:	4614      	mov	r4, r2
 8018094:	e023      	b.n	80180de <_lite_kernel_nl_softmax_is8os8+0x5ea>
 8018096:	f85e 7023 	ldr.w	r7, [lr, r3, lsl #2]
 801809a:	ea87 0306 	eor.w	r3, r7, r6
 801809e:	0fdb      	lsrs	r3, r3, #31
 80180a0:	2b00      	cmp	r3, #0
 80180a2:	4b53      	ldr	r3, [pc, #332]	@ (80181f0 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 80180a4:	bf12      	itee	ne
 80180a6:	f04f 3bff 	movne.w	fp, #4294967295	@ 0xffffffff
 80180aa:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 80180ae:	f04f 0b00 	moveq.w	fp, #0
 80180b2:	42b7      	cmp	r7, r6
 80180b4:	d17d      	bne.n	80181b2 <_lite_kernel_nl_softmax_is8os8+0x6be>
 80180b6:	f1b6 4f00 	cmp.w	r6, #2147483648	@ 0x80000000
 80180ba:	d17a      	bne.n	80181b2 <_lite_kernel_nl_softmax_is8os8+0x6be>
 80180bc:	e9dd 3703 	ldrd	r3, r7, [sp, #12]
 80180c0:	4598      	cmp	r8, r3
 80180c2:	f280 808a 	bge.w	80181da <_lite_kernel_nl_softmax_is8os8+0x6e6>
 80180c6:	3701      	adds	r7, #1
 80180c8:	2ffe      	cmp	r7, #254	@ 0xfe
 80180ca:	f300 808e 	bgt.w	80181ea <_lite_kernel_nl_softmax_is8os8+0x6f6>
 80180ce:	3f80      	subs	r7, #128	@ 0x80
 80180d0:	b27f      	sxtb	r7, r7
 80180d2:	3401      	adds	r4, #1
 80180d4:	f80a 7002 	strb.w	r7, [sl, r2]
 80180d8:	442a      	add	r2, r5
 80180da:	42a0      	cmp	r0, r4
 80180dc:	d00d      	beq.n	80180fa <_lite_kernel_nl_softmax_is8os8+0x606>
 80180de:	f91c 3002 	ldrsb.w	r3, [ip, r2]
 80180e2:	9f01      	ldr	r7, [sp, #4]
 80180e4:	1afb      	subs	r3, r7, r3
 80180e6:	454b      	cmp	r3, r9
 80180e8:	dbd5      	blt.n	8018096 <_lite_kernel_nl_softmax_is8os8+0x5a2>
 80180ea:	f06f 077f 	mvn.w	r7, #127	@ 0x7f
 80180ee:	3401      	adds	r4, #1
 80180f0:	f80a 7002 	strb.w	r7, [sl, r2]
 80180f4:	442a      	add	r2, r5
 80180f6:	42a0      	cmp	r0, r4
 80180f8:	d1f1      	bne.n	80180de <_lite_kernel_nl_softmax_is8os8+0x5ea>
 80180fa:	f10c 0c01 	add.w	ip, ip, #1
 80180fe:	9b06      	ldr	r3, [sp, #24]
 8018100:	f10a 0a01 	add.w	sl, sl, #1
 8018104:	459c      	cmp	ip, r3
 8018106:	f47f ae73 	bne.w	8017df0 <_lite_kernel_nl_softmax_is8os8+0x2fc>
 801810a:	9c06      	ldr	r4, [sp, #24]
 801810c:	e9dd 1307 	ldrd	r1, r3, [sp, #28]
 8018110:	e9dd 2609 	ldrd	r2, r6, [sp, #36]	@ 0x24
 8018114:	440c      	add	r4, r1
 8018116:	3301      	adds	r3, #1
 8018118:	440e      	add	r6, r1
 801811a:	440a      	add	r2, r1
 801811c:	9406      	str	r4, [sp, #24]
 801811e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8018120:	429c      	cmp	r4, r3
 8018122:	f47f ae5f 	bne.w	8017de4 <_lite_kernel_nl_softmax_is8os8+0x2f0>
 8018126:	b00d      	add	sp, #52	@ 0x34
 8018128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801812c:	f10c 0c01 	add.w	ip, ip, #1
 8018130:	9b06      	ldr	r3, [sp, #24]
 8018132:	f10a 0a01 	add.w	sl, sl, #1
 8018136:	459c      	cmp	ip, r3
 8018138:	d0e7      	beq.n	801810a <_lite_kernel_nl_softmax_is8os8+0x616>
 801813a:	2303      	movs	r3, #3
 801813c:	f99c 1000 	ldrsb.w	r1, [ip]
 8018140:	f04f 0b20 	mov.w	fp, #32
 8018144:	9302      	str	r3, [sp, #8]
 8018146:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801814a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801814e:	4c29      	ldr	r4, [pc, #164]	@ (80181f4 <_lite_kernel_nl_softmax_is8os8+0x700>)
 8018150:	461e      	mov	r6, r3
 8018152:	2300      	movs	r3, #0
 8018154:	9201      	str	r2, [sp, #4]
 8018156:	9303      	str	r3, [sp, #12]
 8018158:	9204      	str	r2, [sp, #16]
 801815a:	9b01      	ldr	r3, [sp, #4]
 801815c:	17e7      	asrs	r7, r4, #31
 801815e:	fb04 fe03 	mul.w	lr, r4, r3
 8018162:	fba4 3802 	umull	r3, r8, r4, r2
 8018166:	fb02 ee07 	mla	lr, r2, r7, lr
 801816a:	199b      	adds	r3, r3, r6
 801816c:	9e03      	ldr	r6, [sp, #12]
 801816e:	44c6      	add	lr, r8
 8018170:	eb4e 0e06 	adc.w	lr, lr, r6
 8018174:	f1be 0f00 	cmp.w	lr, #0
 8018178:	da06      	bge.n	8018188 <_lite_kernel_nl_softmax_is8os8+0x694>
 801817a:	f06f 4800 	mvn.w	r8, #2147483648	@ 0x80000000
 801817e:	eb13 0808 	adds.w	r8, r3, r8
 8018182:	4643      	mov	r3, r8
 8018184:	f14e 0e00 	adc.w	lr, lr, #0
 8018188:	0fdb      	lsrs	r3, r3, #31
 801818a:	4e19      	ldr	r6, [pc, #100]	@ (80181f0 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 801818c:	ea43 034e 	orr.w	r3, r3, lr, lsl #1
 8018190:	f1c3 5300 	rsb	r3, r3, #536870912	@ 0x20000000
 8018194:	ea83 0e04 	eor.w	lr, r3, r4
 8018198:	ea4f 7ede 	mov.w	lr, lr, lsr #31
 801819c:	f1be 0f00 	cmp.w	lr, #0
 80181a0:	bf15      	itete	ne
 80181a2:	46b6      	movne	lr, r6
 80181a4:	f04f 4e80 	moveq.w	lr, #1073741824	@ 0x40000000
 80181a8:	f04f 38ff 	movne.w	r8, #4294967295	@ 0xffffffff
 80181ac:	f04f 0800 	moveq.w	r8, #0
 80181b0:	e6e4      	b.n	8017f7c <_lite_kernel_nl_softmax_is8os8+0x488>
 80181b2:	fbc6 3b07 	smlal	r3, fp, r6, r7
 80181b6:	f1bb 0f00 	cmp.w	fp, #0
 80181ba:	da03      	bge.n	80181c4 <_lite_kernel_nl_softmax_is8os8+0x6d0>
 80181bc:	9f05      	ldr	r7, [sp, #20]
 80181be:	19db      	adds	r3, r3, r7
 80181c0:	f14b 0b00 	adc.w	fp, fp, #0
 80181c4:	0fdb      	lsrs	r3, r3, #31
 80181c6:	9f02      	ldr	r7, [sp, #8]
 80181c8:	ea43 034b 	orr.w	r3, r3, fp, lsl #1
 80181cc:	fa53 f707 	asrs.w	r7, r3, r7
 80181d0:	d48b      	bmi.n	80180ea <_lite_kernel_nl_softmax_is8os8+0x5f6>
 80181d2:	400b      	ands	r3, r1
 80181d4:	4598      	cmp	r8, r3
 80181d6:	f6ff af76 	blt.w	80180c6 <_lite_kernel_nl_softmax_is8os8+0x5d2>
 80181da:	2ffe      	cmp	r7, #254	@ 0xfe
 80181dc:	dc05      	bgt.n	80181ea <_lite_kernel_nl_softmax_is8os8+0x6f6>
 80181de:	2f00      	cmp	r7, #0
 80181e0:	f47f af75 	bne.w	80180ce <_lite_kernel_nl_softmax_is8os8+0x5da>
 80181e4:	f06f 077f 	mvn.w	r7, #127	@ 0x7f
 80181e8:	e781      	b.n	80180ee <_lite_kernel_nl_softmax_is8os8+0x5fa>
 80181ea:	277f      	movs	r7, #127	@ 0x7f
 80181ec:	e771      	b.n	80180d2 <_lite_kernel_nl_softmax_is8os8+0x5de>
 80181ee:	bf00      	nop
 80181f0:	c0000001 	.word	0xc0000001
 80181f4:	b4b4b4b6 	.word	0xb4b4b4b6
 80181f8:	f04f 4780 	mov.w	r7, #1073741824	@ 0x40000000
 80181fc:	f04f 0e00 	mov.w	lr, #0
 8018200:	9e01      	ldr	r6, [sp, #4]
 8018202:	17dc      	asrs	r4, r3, #31
 8018204:	fb03 f606 	mul.w	r6, r3, r6
 8018208:	fb02 6604 	mla	r6, r2, r4, r6
 801820c:	fba3 2802 	umull	r2, r8, r3, r2
 8018210:	19d2      	adds	r2, r2, r7
 8018212:	4446      	add	r6, r8
 8018214:	eb46 060e 	adc.w	r6, r6, lr
 8018218:	2e00      	cmp	r6, #0
 801821a:	da05      	bge.n	8018228 <_lite_kernel_nl_softmax_is8os8+0x734>
 801821c:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8018220:	19d7      	adds	r7, r2, r7
 8018222:	463a      	mov	r2, r7
 8018224:	f146 0600 	adc.w	r6, r6, #0
 8018228:	0fd2      	lsrs	r2, r2, #31
 801822a:	ea42 0246 	orr.w	r2, r2, r6, lsl #1
 801822e:	f1c2 5200 	rsb	r2, r2, #536870912	@ 0x20000000
 8018232:	ea82 0603 	eor.w	r6, r2, r3
 8018236:	0ff6      	lsrs	r6, r6, #31
 8018238:	2e00      	cmp	r6, #0
 801823a:	4e30      	ldr	r6, [pc, #192]	@ (80182fc <_lite_kernel_nl_softmax_is8os8+0x808>)
 801823c:	bf12      	itee	ne
 801823e:	f04f 37ff 	movne.w	r7, #4294967295	@ 0xffffffff
 8018242:	f04f 4680 	moveq.w	r6, #1073741824	@ 0x40000000
 8018246:	2700      	moveq	r7, #0
 8018248:	429a      	cmp	r2, r3
 801824a:	f47f aeda 	bne.w	8018002 <_lite_kernel_nl_softmax_is8os8+0x50e>
 801824e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8018252:	f47f aed6 	bne.w	8018002 <_lite_kernel_nl_softmax_is8os8+0x50e>
 8018256:	f06f 0601 	mvn.w	r6, #1
 801825a:	e6f9      	b.n	8018050 <_lite_kernel_nl_softmax_is8os8+0x55c>
 801825c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8018260:	4423      	add	r3, r4
 8018262:	ea93 0f02 	teq	r3, r2
 8018266:	d5c7      	bpl.n	80181f8 <_lite_kernel_nl_softmax_is8os8+0x704>
 8018268:	4f24      	ldr	r7, [pc, #144]	@ (80182fc <_lite_kernel_nl_softmax_is8os8+0x808>)
 801826a:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 801826e:	e7c7      	b.n	8018200 <_lite_kernel_nl_softmax_is8os8+0x70c>
 8018270:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8018274:	4433      	add	r3, r6
 8018276:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801827a:	f6bf aee9 	bge.w	8018050 <_lite_kernel_nl_softmax_is8os8+0x55c>
 801827e:	005e      	lsls	r6, r3, #1
 8018280:	e6e6      	b.n	8018050 <_lite_kernel_nl_softmax_is8os8+0x55c>
 8018282:	f113 4380 	adds.w	r3, r3, #1073741824	@ 0x40000000
 8018286:	f14e 0e00 	adc.w	lr, lr, #0
 801828a:	f1be 0f00 	cmp.w	lr, #0
 801828e:	f6bf ae48 	bge.w	8017f22 <_lite_kernel_nl_softmax_is8os8+0x42e>
 8018292:	f06f 4800 	mvn.w	r8, #2147483648	@ 0x80000000
 8018296:	eb13 0808 	adds.w	r8, r3, r8
 801829a:	4643      	mov	r3, r8
 801829c:	f14e 0e00 	adc.w	lr, lr, #0
 80182a0:	e63f      	b.n	8017f22 <_lite_kernel_nl_softmax_is8os8+0x42e>
 80182a2:	eb07 040e 	add.w	r4, r7, lr
 80182a6:	ea84 0302 	eor.w	r3, r4, r2
 80182aa:	0fdb      	lsrs	r3, r3, #31
 80182ac:	2b00      	cmp	r3, #0
 80182ae:	4b13      	ldr	r3, [pc, #76]	@ (80182fc <_lite_kernel_nl_softmax_is8os8+0x808>)
 80182b0:	bf08      	it	eq
 80182b2:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 80182b6:	461e      	mov	r6, r3
 80182b8:	bf14      	ite	ne
 80182ba:	f04f 33ff 	movne.w	r3, #4294967295	@ 0xffffffff
 80182be:	2300      	moveq	r3, #0
 80182c0:	9303      	str	r3, [sp, #12]
 80182c2:	e74a      	b.n	801815a <_lite_kernel_nl_softmax_is8os8+0x666>
 80182c4:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 80182c8:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80182cc:	f2c0 8190 	blt.w	80185f0 <_lite_kernel_nl_softmax_is8os8+0xafc>
 80182d0:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 80182d4:	e6bc      	b.n	8018050 <_lite_kernel_nl_softmax_is8os8+0x55c>
 80182d6:	009b      	lsls	r3, r3, #2
 80182d8:	e7c2      	b.n	8018260 <_lite_kernel_nl_softmax_is8os8+0x76c>
 80182da:	2800      	cmp	r0, #0
 80182dc:	f47f ad99 	bne.w	8017e12 <_lite_kernel_nl_softmax_is8os8+0x31e>
 80182e0:	2303      	movs	r3, #3
 80182e2:	f04f 0b20 	mov.w	fp, #32
 80182e6:	9302      	str	r3, [sp, #8]
 80182e8:	e72d      	b.n	8018146 <_lite_kernel_nl_softmax_is8os8+0x652>
 80182ea:	2901      	cmp	r1, #1
 80182ec:	f1c3 0a00 	rsb	sl, r3, #0
 80182f0:	d906      	bls.n	8018300 <_lite_kernel_nl_softmax_is8os8+0x80c>
 80182f2:	f1ba 0f00 	cmp.w	sl, #0
 80182f6:	f47f ac11 	bne.w	8017b1c <_lite_kernel_nl_softmax_is8os8+0x28>
 80182fa:	e55e      	b.n	8017dba <_lite_kernel_nl_softmax_is8os8+0x2c6>
 80182fc:	c0000001 	.word	0xc0000001
 8018300:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8018302:	f999 2000 	ldrsb.w	r2, [r9]
 8018306:	fb03 f101 	mul.w	r1, r3, r1
 801830a:	2901      	cmp	r1, #1
 801830c:	f240 816a 	bls.w	80185e4 <_lite_kernel_nl_softmax_is8os8+0xaf0>
 8018310:	f109 34ff 	add.w	r4, r9, #4294967295	@ 0xffffffff
 8018314:	464b      	mov	r3, r9
 8018316:	1860      	adds	r0, r4, r1
 8018318:	f913 5f01 	ldrsb.w	r5, [r3, #1]!
 801831c:	42aa      	cmp	r2, r5
 801831e:	bfb8      	it	lt
 8018320:	462a      	movlt	r2, r5
 8018322:	4298      	cmp	r0, r3
 8018324:	d1f8      	bne.n	8018318 <_lite_kernel_nl_softmax_is8os8+0x824>
 8018326:	1863      	adds	r3, r4, r1
 8018328:	46a3      	mov	fp, r4
 801832a:	9706      	str	r7, [sp, #24]
 801832c:	9301      	str	r3, [sp, #4]
 801832e:	9202      	str	r2, [sp, #8]
 8018330:	e9cd c904 	strd	ip, r9, [sp, #16]
 8018334:	f91b 6f01 	ldrsb.w	r6, [fp, #1]!
 8018338:	9b02      	ldr	r3, [sp, #8]
 801833a:	1b9e      	subs	r6, r3, r6
 801833c:	45b2      	cmp	sl, r6
 801833e:	f240 8148 	bls.w	80185d2 <_lite_kernel_nl_softmax_is8os8+0xade>
 8018342:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8018344:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8018346:	fa06 f103 	lsl.w	r1, r6, r3
 801834a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801834c:	4249      	negs	r1, r1
 801834e:	404b      	eors	r3, r1
 8018350:	0fdb      	lsrs	r3, r3, #31
 8018352:	2b00      	cmp	r3, #0
 8018354:	4ba7      	ldr	r3, [pc, #668]	@ (80185f4 <_lite_kernel_nl_softmax_is8os8+0xb00>)
 8018356:	bf12      	itee	ne
 8018358:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 801835c:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 8018360:	2200      	moveq	r2, #0
 8018362:	fbc1 3200 	smlal	r3, r2, r1, r0
 8018366:	2a00      	cmp	r2, #0
 8018368:	da05      	bge.n	8018376 <_lite_kernel_nl_softmax_is8os8+0x882>
 801836a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801836e:	1859      	adds	r1, r3, r1
 8018370:	460b      	mov	r3, r1
 8018372:	f142 0200 	adc.w	r2, r2, #0
 8018376:	0fdb      	lsrs	r3, r3, #31
 8018378:	2400      	movs	r4, #0
 801837a:	ea43 0142 	orr.w	r1, r3, r2, lsl #1
 801837e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8018382:	f041 437f 	orr.w	r3, r1, #4278190080	@ 0xff000000
 8018386:	015d      	lsls	r5, r3, #5
 8018388:	1a5b      	subs	r3, r3, r1
 801838a:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 801838e:	fbc5 2405 	smlal	r2, r4, r5, r5
 8018392:	2c00      	cmp	r4, #0
 8018394:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 8018398:	da05      	bge.n	80183a6 <_lite_kernel_nl_softmax_is8os8+0x8b2>
 801839a:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 801839e:	1810      	adds	r0, r2, r0
 80183a0:	4602      	mov	r2, r0
 80183a2:	f144 0400 	adc.w	r4, r4, #0
 80183a6:	0fd2      	lsrs	r2, r2, #31
 80183a8:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 80183ac:	17e4      	asrs	r4, r4, #31
 80183ae:	fba2 0c02 	umull	r0, ip, r2, r2
 80183b2:	fb02 f804 	mul.w	r8, r2, r4
 80183b6:	f110 4080 	adds.w	r0, r0, #1073741824	@ 0x40000000
 80183ba:	eb4c 0c48 	adc.w	ip, ip, r8, lsl #1
 80183be:	f1bc 0f00 	cmp.w	ip, #0
 80183c2:	da06      	bge.n	80183d2 <_lite_kernel_nl_softmax_is8os8+0x8de>
 80183c4:	f06f 4800 	mvn.w	r8, #2147483648	@ 0x80000000
 80183c8:	eb10 0808 	adds.w	r8, r0, r8
 80183cc:	4640      	mov	r0, r8
 80183ce:	f14c 0c00 	adc.w	ip, ip, #0
 80183d2:	0fc0      	lsrs	r0, r0, #31
 80183d4:	ea40 004c 	orr.w	r0, r0, ip, lsl #1
 80183d8:	ea5f 0ca0 	movs.w	ip, r0, asr #2
 80183dc:	f000 0003 	and.w	r0, r0, #3
 80183e0:	bf54      	ite	pl
 80183e2:	f04f 0801 	movpl.w	r8, #1
 80183e6:	f04f 0802 	movmi.w	r8, #2
 80183ea:	4540      	cmp	r0, r8
 80183ec:	fb05 f004 	mul.w	r0, r5, r4
 80183f0:	ea85 0402 	eor.w	r4, r5, r2
 80183f4:	bfc8      	it	gt
 80183f6:	f10c 0c01 	addgt.w	ip, ip, #1
 80183fa:	fb02 000e 	mla	r0, r2, lr, r0
 80183fe:	0fe4      	lsrs	r4, r4, #31
 8018400:	2c00      	cmp	r4, #0
 8018402:	4c7c      	ldr	r4, [pc, #496]	@ (80185f4 <_lite_kernel_nl_softmax_is8os8+0xb00>)
 8018404:	bf0c      	ite	eq
 8018406:	f04f 4e80 	moveq.w	lr, #1073741824	@ 0x40000000
 801840a:	46a6      	movne	lr, r4
 801840c:	fba5 4902 	umull	r4, r9, r5, r2
 8018410:	bf14      	ite	ne
 8018412:	f04f 38ff 	movne.w	r8, #4294967295	@ 0xffffffff
 8018416:	f04f 0800 	moveq.w	r8, #0
 801841a:	4448      	add	r0, r9
 801841c:	eb14 040e 	adds.w	r4, r4, lr
 8018420:	eb40 0008 	adc.w	r0, r0, r8
 8018424:	2800      	cmp	r0, #0
 8018426:	da06      	bge.n	8018436 <_lite_kernel_nl_softmax_is8os8+0x942>
 8018428:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 801842c:	eb14 0e0e 	adds.w	lr, r4, lr
 8018430:	4674      	mov	r4, lr
 8018432:	f140 0000 	adc.w	r0, r0, #0
 8018436:	0fe4      	lsrs	r4, r4, #31
 8018438:	4f6f      	ldr	r7, [pc, #444]	@ (80185f8 <_lite_kernel_nl_softmax_is8os8+0xb04>)
 801843a:	ea44 0440 	orr.w	r4, r4, r0, lsl #1
 801843e:	eb0c 0004 	add.w	r0, ip, r4
 8018442:	0fc4      	lsrs	r4, r0, #31
 8018444:	2c00      	cmp	r4, #0
 8018446:	4c6b      	ldr	r4, [pc, #428]	@ (80185f4 <_lite_kernel_nl_softmax_is8os8+0xb00>)
 8018448:	bf12      	itee	ne
 801844a:	f04f 3cff 	movne.w	ip, #4294967295	@ 0xffffffff
 801844e:	f04f 4480 	moveq.w	r4, #1073741824	@ 0x40000000
 8018452:	f04f 0c00 	moveq.w	ip, #0
 8018456:	fbc0 4c07 	smlal	r4, ip, r0, r7
 801845a:	f1bc 0f00 	cmp.w	ip, #0
 801845e:	da05      	bge.n	801846c <_lite_kernel_nl_softmax_is8os8+0x978>
 8018460:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8018464:	1820      	adds	r0, r4, r0
 8018466:	4604      	mov	r4, r0
 8018468:	f14c 0c00 	adc.w	ip, ip, #0
 801846c:	0fe4      	lsrs	r4, r4, #31
 801846e:	ea44 044c 	orr.w	r4, r4, ip, lsl #1
 8018472:	4422      	add	r2, r4
 8018474:	2a00      	cmp	r2, #0
 8018476:	ea4f 0462 	mov.w	r4, r2, asr #1
 801847a:	db02      	blt.n	8018482 <_lite_kernel_nl_softmax_is8os8+0x98e>
 801847c:	07d2      	lsls	r2, r2, #31
 801847e:	bf48      	it	mi
 8018480:	3401      	addmi	r4, #1
 8018482:	442c      	add	r4, r5
 8018484:	4d5d      	ldr	r5, [pc, #372]	@ (80185fc <_lite_kernel_nl_softmax_is8os8+0xb08>)
 8018486:	0fe2      	lsrs	r2, r4, #31
 8018488:	2a00      	cmp	r2, #0
 801848a:	4a5a      	ldr	r2, [pc, #360]	@ (80185f4 <_lite_kernel_nl_softmax_is8os8+0xb00>)
 801848c:	bf0b      	itete	eq
 801848e:	f04f 4080 	moveq.w	r0, #1073741824	@ 0x40000000
 8018492:	4610      	movne	r0, r2
 8018494:	2200      	moveq	r2, #0
 8018496:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 801849a:	fbc4 0205 	smlal	r0, r2, r4, r5
 801849e:	2a00      	cmp	r2, #0
 80184a0:	da05      	bge.n	80184ae <_lite_kernel_nl_softmax_is8os8+0x9ba>
 80184a2:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 80184a6:	1904      	adds	r4, r0, r4
 80184a8:	4620      	mov	r0, r4
 80184aa:	f142 0200 	adc.w	r2, r2, #0
 80184ae:	0fc0      	lsrs	r0, r0, #31
 80184b0:	2400      	movs	r4, #0
 80184b2:	f3c3 6500 	ubfx	r5, r3, #24, #1
 80184b6:	4f52      	ldr	r7, [pc, #328]	@ (8018600 <_lite_kernel_nl_softmax_is8os8+0xb0c>)
 80184b8:	ea40 0042 	orr.w	r0, r0, r2, lsl #1
 80184bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80184c0:	46a6      	mov	lr, r4
 80184c2:	3d01      	subs	r5, #1
 80184c4:	f100 40e2 	add.w	r0, r0, #1895825408	@ 0x71000000
 80184c8:	4694      	mov	ip, r2
 80184ca:	fab1 f181 	clz	r1, r1
 80184ce:	f5a0 2025 	sub.w	r0, r0, #675840	@ 0xa5000
 80184d2:	0949      	lsrs	r1, r1, #5
 80184d4:	f2a0 706c 	subw	r0, r0, #1900	@ 0x76c
 80184d8:	fbc0 ce07 	smlal	ip, lr, r0, r7
 80184dc:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 80184e0:	4005      	ands	r5, r0
 80184e2:	f343 6000 	sbfx	r0, r3, #24, #1
 80184e6:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 80184ea:	4f46      	ldr	r7, [pc, #280]	@ (8018604 <_lite_kernel_nl_softmax_is8os8+0xb10>)
 80184ec:	46a6      	mov	lr, r4
 80184ee:	ea00 000c 	and.w	r0, r0, ip
 80184f2:	4694      	mov	ip, r2
 80184f4:	4068      	eors	r0, r5
 80184f6:	f3c3 6540 	ubfx	r5, r3, #25, #1
 80184fa:	fbc0 ce07 	smlal	ip, lr, r0, r7
 80184fe:	3d01      	subs	r5, #1
 8018500:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 8018504:	4f40      	ldr	r7, [pc, #256]	@ (8018608 <_lite_kernel_nl_softmax_is8os8+0xb14>)
 8018506:	4005      	ands	r5, r0
 8018508:	f343 6040 	sbfx	r0, r3, #25, #1
 801850c:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 8018510:	46a6      	mov	lr, r4
 8018512:	ea00 000c 	and.w	r0, r0, ip
 8018516:	4694      	mov	ip, r2
 8018518:	4068      	eors	r0, r5
 801851a:	f3c3 6580 	ubfx	r5, r3, #26, #1
 801851e:	fbc0 ce07 	smlal	ip, lr, r0, r7
 8018522:	3d01      	subs	r5, #1
 8018524:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 8018528:	4f38      	ldr	r7, [pc, #224]	@ (801860c <_lite_kernel_nl_softmax_is8os8+0xb18>)
 801852a:	4005      	ands	r5, r0
 801852c:	f343 6080 	sbfx	r0, r3, #26, #1
 8018530:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 8018534:	46a6      	mov	lr, r4
 8018536:	ea00 000c 	and.w	r0, r0, ip
 801853a:	4694      	mov	ip, r2
 801853c:	4068      	eors	r0, r5
 801853e:	f3c3 65c0 	ubfx	r5, r3, #27, #1
 8018542:	fbc0 ce07 	smlal	ip, lr, r0, r7
 8018546:	3d01      	subs	r5, #1
 8018548:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 801854c:	4f30      	ldr	r7, [pc, #192]	@ (8018610 <_lite_kernel_nl_softmax_is8os8+0xb1c>)
 801854e:	4005      	ands	r5, r0
 8018550:	f343 60c0 	sbfx	r0, r3, #27, #1
 8018554:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 8018558:	46a6      	mov	lr, r4
 801855a:	ea00 000c 	and.w	r0, r0, ip
 801855e:	4694      	mov	ip, r2
 8018560:	4068      	eors	r0, r5
 8018562:	f3c3 7500 	ubfx	r5, r3, #28, #1
 8018566:	fbc0 ce07 	smlal	ip, lr, r0, r7
 801856a:	3d01      	subs	r5, #1
 801856c:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 8018570:	4f28      	ldr	r7, [pc, #160]	@ (8018614 <_lite_kernel_nl_softmax_is8os8+0xb20>)
 8018572:	4005      	ands	r5, r0
 8018574:	f343 7000 	sbfx	r0, r3, #28, #1
 8018578:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 801857c:	46a6      	mov	lr, r4
 801857e:	ea00 000c 	and.w	r0, r0, ip
 8018582:	4694      	mov	ip, r2
 8018584:	4068      	eors	r0, r5
 8018586:	f3c3 7540 	ubfx	r5, r3, #29, #1
 801858a:	fbc0 ce07 	smlal	ip, lr, r0, r7
 801858e:	3d01      	subs	r5, #1
 8018590:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 8018594:	4005      	ands	r5, r0
 8018596:	f343 7040 	sbfx	r0, r3, #29, #1
 801859a:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 801859e:	ea00 000c 	and.w	r0, r0, ip
 80185a2:	4068      	eors	r0, r5
 80185a4:	25f2      	movs	r5, #242	@ 0xf2
 80185a6:	fbc0 2405 	smlal	r2, r4, r0, r5
 80185aa:	0fd2      	lsrs	r2, r2, #31
 80185ac:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 80185b0:	f3c3 7480 	ubfx	r4, r3, #30, #1
 80185b4:	f343 7380 	sbfx	r3, r3, #30, #1
 80185b8:	3c01      	subs	r4, #1
 80185ba:	4013      	ands	r3, r2
 80185bc:	1e4a      	subs	r2, r1, #1
 80185be:	4004      	ands	r4, r0
 80185c0:	4249      	negs	r1, r1
 80185c2:	4063      	eors	r3, r4
 80185c4:	401a      	ands	r2, r3
 80185c6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80185ca:	405a      	eors	r2, r3
 80185cc:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80185ce:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80185d2:	9b01      	ldr	r3, [sp, #4]
 80185d4:	455b      	cmp	r3, fp
 80185d6:	f47f aead 	bne.w	8018334 <_lite_kernel_nl_softmax_is8os8+0x840>
 80185da:	9f06      	ldr	r7, [sp, #24]
 80185dc:	e9dd c904 	ldrd	ip, r9, [sp, #16]
 80185e0:	f7ff bbeb 	b.w	8017dba <_lite_kernel_nl_softmax_is8os8+0x2c6>
 80185e4:	2900      	cmp	r1, #0
 80185e6:	f43f abe8 	beq.w	8017dba <_lite_kernel_nl_softmax_is8os8+0x2c6>
 80185ea:	f109 34ff 	add.w	r4, r9, #4294967295	@ 0xffffffff
 80185ee:	e69a      	b.n	8018326 <_lite_kernel_nl_softmax_is8os8+0x832>
 80185f0:	0056      	lsls	r6, r2, #1
 80185f2:	e528      	b.n	8018046 <_lite_kernel_nl_softmax_is8os8+0x552>
 80185f4:	c0000001 	.word	0xc0000001
 80185f8:	2aaaaaab 	.word	0x2aaaaaab
 80185fc:	70f5a894 	.word	0x70f5a894
 8018600:	63afbe7b 	.word	0x63afbe7b
 8018604:	4da2cbf2 	.word	0x4da2cbf2
 8018608:	2f16ac6c 	.word	0x2f16ac6c
 801860c:	1152aaa4 	.word	0x1152aaa4
 8018610:	02582ab7 	.word	0x02582ab7
 8018614:	000afe11 	.word	0x000afe11

08018618 <_lite_kernel_nl_softmax_iu8ou8>:
 8018618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801861c:	b09d      	sub	sp, #116	@ 0x74
 801861e:	4604      	mov	r4, r0
 8018620:	4608      	mov	r0, r1
 8018622:	4619      	mov	r1, r3
 8018624:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8018626:	2a00      	cmp	r2, #0
 8018628:	f000 830d 	beq.w	8018c46 <_lite_kernel_nl_softmax_iu8ou8+0x62e>
 801862c:	4617      	mov	r7, r2
 801862e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8018630:	fb02 f501 	mul.w	r5, r2, r1
 8018634:	2900      	cmp	r1, #0
 8018636:	f000 8306 	beq.w	8018c46 <_lite_kernel_nl_softmax_iu8ou8+0x62e>
 801863a:	3b04      	subs	r3, #4
 801863c:	4616      	mov	r6, r2
 801863e:	468e      	mov	lr, r1
 8018640:	4629      	mov	r1, r5
 8018642:	461a      	mov	r2, r3
 8018644:	9314      	str	r3, [sp, #80]	@ 0x50
 8018646:	2300      	movs	r3, #0
 8018648:	971b      	str	r7, [sp, #108]	@ 0x6c
 801864a:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 801864e:	9204      	str	r2, [sp, #16]
 8018650:	4632      	mov	r2, r6
 8018652:	eb00 050e 	add.w	r5, r0, lr
 8018656:	46f0      	mov	r8, lr
 8018658:	901a      	str	r0, [sp, #104]	@ 0x68
 801865a:	e9cd 0412 	strd	r0, r4, [sp, #72]	@ 0x48
 801865e:	e9cd 5116 	strd	r5, r1, [sp, #88]	@ 0x58
 8018662:	e9cd 3418 	strd	r3, r4, [sp, #96]	@ 0x60
 8018666:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8018668:	2a01      	cmp	r2, #1
 801866a:	f893 a000 	ldrb.w	sl, [r3]
 801866e:	f240 8363 	bls.w	8018d38 <_lite_kernel_nl_softmax_iu8ou8+0x720>
 8018672:	eb03 0108 	add.w	r1, r3, r8
 8018676:	2301      	movs	r3, #1
 8018678:	7808      	ldrb	r0, [r1, #0]
 801867a:	3301      	adds	r3, #1
 801867c:	4441      	add	r1, r8
 801867e:	4582      	cmp	sl, r0
 8018680:	bfb8      	it	lt
 8018682:	4682      	movlt	sl, r0
 8018684:	429a      	cmp	r2, r3
 8018686:	d1f7      	bne.n	8018678 <_lite_kernel_nl_softmax_iu8ou8+0x60>
 8018688:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 801868a:	f8dd 9048 	ldr.w	r9, [sp, #72]	@ 0x48
 801868e:	4453      	add	r3, sl
 8018690:	f8dd e050 	ldr.w	lr, [sp, #80]	@ 0x50
 8018694:	f8cd a044 	str.w	sl, [sp, #68]	@ 0x44
 8018698:	9303      	str	r3, [sp, #12]
 801869a:	2300      	movs	r3, #0
 801869c:	f8cd 8008 	str.w	r8, [sp, #8]
 80186a0:	9301      	str	r3, [sp, #4]
 80186a2:	9215      	str	r2, [sp, #84]	@ 0x54
 80186a4:	e103      	b.n	80188ae <_lite_kernel_nl_softmax_iu8ou8+0x296>
 80186a6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80186a8:	1a9b      	subs	r3, r3, r2
 80186aa:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 80186ac:	4093      	lsls	r3, r2
 80186ae:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80186b0:	405a      	eors	r2, r3
 80186b2:	0fd2      	lsrs	r2, r2, #31
 80186b4:	2a00      	cmp	r2, #0
 80186b6:	4ac4      	ldr	r2, [pc, #784]	@ (80189c8 <_lite_kernel_nl_softmax_iu8ou8+0x3b0>)
 80186b8:	bf12      	itee	ne
 80186ba:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80186be:	f04f 4280 	moveq.w	r2, #1073741824	@ 0x40000000
 80186c2:	2100      	moveq	r1, #0
 80186c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80186c8:	f040 80f9 	bne.w	80188be <_lite_kernel_nl_softmax_iu8ou8+0x2a6>
 80186cc:	9827      	ldr	r0, [sp, #156]	@ 0x9c
 80186ce:	4298      	cmp	r0, r3
 80186d0:	f040 80f5 	bne.w	80188be <_lite_kernel_nl_softmax_iu8ou8+0x2a6>
 80186d4:	4bbd      	ldr	r3, [pc, #756]	@ (80189cc <_lite_kernel_nl_softmax_iu8ou8+0x3b4>)
 80186d6:	2200      	movs	r2, #0
 80186d8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80186dc:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 80186e0:	9306      	str	r3, [sp, #24]
 80186e2:	f44f 3600 	mov.w	r6, #131072	@ 0x20000
 80186e6:	4bba      	ldr	r3, [pc, #744]	@ (80189d0 <_lite_kernel_nl_softmax_iu8ou8+0x3b8>)
 80186e8:	46aa      	mov	sl, r5
 80186ea:	49ba      	ldr	r1, [pc, #744]	@ (80189d4 <_lite_kernel_nl_softmax_iu8ou8+0x3bc>)
 80186ec:	4693      	mov	fp, r2
 80186ee:	9307      	str	r3, [sp, #28]
 80186f0:	4614      	mov	r4, r2
 80186f2:	4bb9      	ldr	r3, [pc, #740]	@ (80189d8 <_lite_kernel_nl_softmax_iu8ou8+0x3c0>)
 80186f4:	4690      	mov	r8, r2
 80186f6:	2001      	movs	r0, #1
 80186f8:	9205      	str	r2, [sp, #20]
 80186fa:	920b      	str	r2, [sp, #44]	@ 0x2c
 80186fc:	950e      	str	r5, [sp, #56]	@ 0x38
 80186fe:	950f      	str	r5, [sp, #60]	@ 0x3c
 8018700:	920a      	str	r2, [sp, #40]	@ 0x28
 8018702:	9210      	str	r2, [sp, #64]	@ 0x40
 8018704:	e9cd 5208 	strd	r5, r2, [sp, #32]
 8018708:	e9cd 550c 	strd	r5, r5, [sp, #48]	@ 0x30
 801870c:	4282      	cmp	r2, r0
 801870e:	9a05      	ldr	r2, [sp, #20]
 8018710:	9f07      	ldr	r7, [sp, #28]
 8018712:	bfc8      	it	gt
 8018714:	3601      	addgt	r6, #1
 8018716:	2a00      	cmp	r2, #0
 8018718:	4aab      	ldr	r2, [pc, #684]	@ (80189c8 <_lite_kernel_nl_softmax_iu8ou8+0x3b0>)
 801871a:	bf0a      	itet	eq
 801871c:	f04f 4280 	moveq.w	r2, #1073741824	@ 0x40000000
 8018720:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8018724:	2000      	moveq	r0, #0
 8018726:	18ba      	adds	r2, r7, r2
 8018728:	eb43 0000 	adc.w	r0, r3, r0
 801872c:	2800      	cmp	r0, #0
 801872e:	da05      	bge.n	801873c <_lite_kernel_nl_softmax_iu8ou8+0x124>
 8018730:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8018734:	18d3      	adds	r3, r2, r3
 8018736:	461a      	mov	r2, r3
 8018738:	f140 0000 	adc.w	r0, r0, #0
 801873c:	0fd2      	lsrs	r2, r2, #31
 801873e:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 8018742:	4432      	add	r2, r6
 8018744:	4ea5      	ldr	r6, [pc, #660]	@ (80189dc <_lite_kernel_nl_softmax_iu8ou8+0x3c4>)
 8018746:	0fd3      	lsrs	r3, r2, #31
 8018748:	2b00      	cmp	r3, #0
 801874a:	4b9f      	ldr	r3, [pc, #636]	@ (80189c8 <_lite_kernel_nl_softmax_iu8ou8+0x3b0>)
 801874c:	bf12      	itee	ne
 801874e:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8018752:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 8018756:	2000      	moveq	r0, #0
 8018758:	fbc2 3006 	smlal	r3, r0, r2, r6
 801875c:	2800      	cmp	r0, #0
 801875e:	da05      	bge.n	801876c <_lite_kernel_nl_softmax_iu8ou8+0x154>
 8018760:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8018764:	189a      	adds	r2, r3, r2
 8018766:	4613      	mov	r3, r2
 8018768:	f140 0000 	adc.w	r0, r0, #0
 801876c:	0fdb      	lsrs	r3, r3, #31
 801876e:	9a06      	ldr	r2, [sp, #24]
 8018770:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
 8018774:	441a      	add	r2, r3
 8018776:	4613      	mov	r3, r2
 8018778:	1052      	asrs	r2, r2, #1
 801877a:	2b00      	cmp	r3, #0
 801877c:	db02      	blt.n	8018784 <_lite_kernel_nl_softmax_iu8ou8+0x16c>
 801877e:	07d8      	lsls	r0, r3, #31
 8018780:	bf48      	it	mi
 8018782:	3201      	addmi	r2, #1
 8018784:	188b      	adds	r3, r1, r2
 8018786:	0fda      	lsrs	r2, r3, #31
 8018788:	2a00      	cmp	r2, #0
 801878a:	4a8f      	ldr	r2, [pc, #572]	@ (80189c8 <_lite_kernel_nl_softmax_iu8ou8+0x3b0>)
 801878c:	bf12      	itee	ne
 801878e:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8018792:	f04f 4280 	moveq.w	r2, #1073741824	@ 0x40000000
 8018796:	2100      	moveq	r1, #0
 8018798:	f1bc 0f00 	cmp.w	ip, #0
 801879c:	f000 810e 	beq.w	80189bc <_lite_kernel_nl_softmax_iu8ou8+0x3a4>
 80187a0:	488f      	ldr	r0, [pc, #572]	@ (80189e0 <_lite_kernel_nl_softmax_iu8ou8+0x3c8>)
 80187a2:	fbc3 2100 	smlal	r2, r1, r3, r0
 80187a6:	2900      	cmp	r1, #0
 80187a8:	da05      	bge.n	80187b6 <_lite_kernel_nl_softmax_iu8ou8+0x19e>
 80187aa:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80187ae:	18d3      	adds	r3, r2, r3
 80187b0:	461a      	mov	r2, r3
 80187b2:	f141 0100 	adc.w	r1, r1, #0
 80187b6:	0fd2      	lsrs	r2, r2, #31
 80187b8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80187bc:	4889      	ldr	r0, [pc, #548]	@ (80189e4 <_lite_kernel_nl_softmax_iu8ou8+0x3cc>)
 80187be:	26f2      	movs	r6, #242	@ 0xf2
 80187c0:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80187c4:	2100      	movs	r1, #0
 80187c6:	469c      	mov	ip, r3
 80187c8:	f102 42e2 	add.w	r2, r2, #1895825408	@ 0x71000000
 80187cc:	460f      	mov	r7, r1
 80187ce:	f5a2 2225 	sub.w	r2, r2, #675840	@ 0xa5000
 80187d2:	f2a2 726c 	subw	r2, r2, #1900	@ 0x76c
 80187d6:	fbc2 c700 	smlal	ip, r7, r2, r0
 80187da:	4660      	mov	r0, ip
 80187dc:	ea0a 0a02 	and.w	sl, sl, r2
 80187e0:	469c      	mov	ip, r3
 80187e2:	0fc0      	lsrs	r0, r0, #31
 80187e4:	4a80      	ldr	r2, [pc, #512]	@ (80189e8 <_lite_kernel_nl_softmax_iu8ou8+0x3d0>)
 80187e6:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
 80187ea:	460f      	mov	r7, r1
 80187ec:	4004      	ands	r4, r0
 80187ee:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 80187f0:	ea84 040a 	eor.w	r4, r4, sl
 80187f4:	fbc4 c702 	smlal	ip, r7, r4, r2
 80187f8:	4662      	mov	r2, ip
 80187fa:	4020      	ands	r0, r4
 80187fc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80187fe:	0fd2      	lsrs	r2, r2, #31
 8018800:	469c      	mov	ip, r3
 8018802:	ea42 0247 	orr.w	r2, r2, r7, lsl #1
 8018806:	460f      	mov	r7, r1
 8018808:	4014      	ands	r4, r2
 801880a:	4622      	mov	r2, r4
 801880c:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 801880e:	4042      	eors	r2, r0
 8018810:	4876      	ldr	r0, [pc, #472]	@ (80189ec <_lite_kernel_nl_softmax_iu8ou8+0x3d4>)
 8018812:	fbc2 c700 	smlal	ip, r7, r2, r0
 8018816:	4660      	mov	r0, ip
 8018818:	4014      	ands	r4, r2
 801881a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801881c:	0fc0      	lsrs	r0, r0, #31
 801881e:	469c      	mov	ip, r3
 8018820:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
 8018824:	4f72      	ldr	r7, [pc, #456]	@ (80189f0 <_lite_kernel_nl_softmax_iu8ou8+0x3d8>)
 8018826:	ea0b 0b00 	and.w	fp, fp, r0
 801882a:	ea8b 0b04 	eor.w	fp, fp, r4
 801882e:	460c      	mov	r4, r1
 8018830:	ea02 000b 	and.w	r0, r2, fp
 8018834:	461a      	mov	r2, r3
 8018836:	fbcb 2407 	smlal	r2, r4, fp, r7
 801883a:	0fd2      	lsrs	r2, r2, #31
 801883c:	460f      	mov	r7, r1
 801883e:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 8018842:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8018844:	4014      	ands	r4, r2
 8018846:	4622      	mov	r2, r4
 8018848:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 801884a:	4042      	eors	r2, r0
 801884c:	4869      	ldr	r0, [pc, #420]	@ (80189f4 <_lite_kernel_nl_softmax_iu8ou8+0x3dc>)
 801884e:	fbc2 c700 	smlal	ip, r7, r2, r0
 8018852:	4660      	mov	r0, ip
 8018854:	4014      	ands	r4, r2
 8018856:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8018858:	0fc0      	lsrs	r0, r0, #31
 801885a:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
 801885e:	4f66      	ldr	r7, [pc, #408]	@ (80189f8 <_lite_kernel_nl_softmax_iu8ou8+0x3e0>)
 8018860:	4002      	ands	r2, r0
 8018862:	4618      	mov	r0, r3
 8018864:	4062      	eors	r2, r4
 8018866:	460c      	mov	r4, r1
 8018868:	fbc2 0407 	smlal	r0, r4, r2, r7
 801886c:	0fc0      	lsrs	r0, r0, #31
 801886e:	4015      	ands	r5, r2
 8018870:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018872:	ea40 0044 	orr.w	r0, r0, r4, lsl #1
 8018876:	4002      	ands	r2, r0
 8018878:	9808      	ldr	r0, [sp, #32]
 801887a:	406a      	eors	r2, r5
 801887c:	fbc2 3106 	smlal	r3, r1, r2, r6
 8018880:	0fdb      	lsrs	r3, r3, #31
 8018882:	4010      	ands	r0, r2
 8018884:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8018888:	ea08 0803 	and.w	r8, r8, r3
 801888c:	ea88 0200 	eor.w	r2, r8, r0
 8018890:	1313      	asrs	r3, r2, #12
 8018892:	0511      	lsls	r1, r2, #20
 8018894:	bf48      	it	mi
 8018896:	3301      	addmi	r3, #1
 8018898:	9901      	ldr	r1, [sp, #4]
 801889a:	4419      	add	r1, r3
 801889c:	9101      	str	r1, [sp, #4]
 801889e:	9b02      	ldr	r3, [sp, #8]
 80188a0:	f84e 2f04 	str.w	r2, [lr, #4]!
 80188a4:	4499      	add	r9, r3
 80188a6:	9b04      	ldr	r3, [sp, #16]
 80188a8:	4573      	cmp	r3, lr
 80188aa:	f000 80a7 	beq.w	80189fc <_lite_kernel_nl_softmax_iu8ou8+0x3e4>
 80188ae:	f899 3000 	ldrb.w	r3, [r9]
 80188b2:	9a03      	ldr	r2, [sp, #12]
 80188b4:	429a      	cmp	r2, r3
 80188b6:	f77f aef6 	ble.w	80186a6 <_lite_kernel_nl_softmax_iu8ou8+0x8e>
 80188ba:	2200      	movs	r2, #0
 80188bc:	e7ef      	b.n	801889e <_lite_kernel_nl_softmax_iu8ou8+0x286>
 80188be:	9827      	ldr	r0, [sp, #156]	@ 0x9c
 80188c0:	fbc3 2100 	smlal	r2, r1, r3, r0
 80188c4:	2900      	cmp	r1, #0
 80188c6:	da04      	bge.n	80188d2 <_lite_kernel_nl_softmax_iu8ou8+0x2ba>
 80188c8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80188cc:	18d2      	adds	r2, r2, r3
 80188ce:	f141 0100 	adc.w	r1, r1, #0
 80188d2:	0fd2      	lsrs	r2, r2, #31
 80188d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80188d8:	2500      	movs	r5, #0
 80188da:	ea42 0c41 	orr.w	ip, r2, r1, lsl #1
 80188de:	f04c 407f 	orr.w	r0, ip, #4278190080	@ 0xff000000
 80188e2:	0141      	lsls	r1, r0, #5
 80188e4:	eba0 000c 	sub.w	r0, r0, ip
 80188e8:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 80188ec:	fbc1 3501 	smlal	r3, r5, r1, r1
 80188f0:	2d00      	cmp	r5, #0
 80188f2:	da05      	bge.n	8018900 <_lite_kernel_nl_softmax_iu8ou8+0x2e8>
 80188f4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80188f8:	189a      	adds	r2, r3, r2
 80188fa:	4613      	mov	r3, r2
 80188fc:	f145 0500 	adc.w	r5, r5, #0
 8018900:	0fdb      	lsrs	r3, r3, #31
 8018902:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
 8018906:	17ed      	asrs	r5, r5, #31
 8018908:	fba3 2403 	umull	r2, r4, r3, r3
 801890c:	fb03 f605 	mul.w	r6, r3, r5
 8018910:	f112 4280 	adds.w	r2, r2, #1073741824	@ 0x40000000
 8018914:	9306      	str	r3, [sp, #24]
 8018916:	eb44 0446 	adc.w	r4, r4, r6, lsl #1
 801891a:	2c00      	cmp	r4, #0
 801891c:	da05      	bge.n	801892a <_lite_kernel_nl_softmax_iu8ou8+0x312>
 801891e:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8018922:	1996      	adds	r6, r2, r6
 8018924:	4632      	mov	r2, r6
 8018926:	f144 0400 	adc.w	r4, r4, #0
 801892a:	ea83 0701 	eor.w	r7, r3, r1
 801892e:	0fd2      	lsrs	r2, r2, #31
 8018930:	fb01 f505 	mul.w	r5, r1, r5
 8018934:	f3c0 7b40 	ubfx	fp, r0, #29, #1
 8018938:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 801893c:	f3c0 6a80 	ubfx	sl, r0, #26, #1
 8018940:	0ffe      	lsrs	r6, r7, #31
 8018942:	f1cb 0700 	rsb	r7, fp, #0
 8018946:	17cc      	asrs	r4, r1, #31
 8018948:	f3c0 7880 	ubfx	r8, r0, #30, #1
 801894c:	9605      	str	r6, [sp, #20]
 801894e:	fb03 5504 	mla	r5, r3, r4, r5
 8018952:	f3c0 6400 	ubfx	r4, r0, #24, #1
 8018956:	fba1 6303 	umull	r6, r3, r1, r3
 801895a:	970a      	str	r7, [sp, #40]	@ 0x28
 801895c:	f340 6740 	sbfx	r7, r0, #25, #1
 8018960:	442b      	add	r3, r5
 8018962:	f3c0 6540 	ubfx	r5, r0, #25, #1
 8018966:	970b      	str	r7, [sp, #44]	@ 0x2c
 8018968:	f10a 37ff 	add.w	r7, sl, #4294967295	@ 0xffffffff
 801896c:	3d01      	subs	r5, #1
 801896e:	9607      	str	r6, [sp, #28]
 8018970:	970e      	str	r7, [sp, #56]	@ 0x38
 8018972:	f340 7700 	sbfx	r7, r0, #28, #1
 8018976:	950f      	str	r5, [sp, #60]	@ 0x3c
 8018978:	f3c0 7500 	ubfx	r5, r0, #28, #1
 801897c:	1096      	asrs	r6, r2, #2
 801897e:	9710      	str	r7, [sp, #64]	@ 0x40
 8018980:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 8018984:	f002 0203 	and.w	r2, r2, #3
 8018988:	950d      	str	r5, [sp, #52]	@ 0x34
 801898a:	f3c0 65c0 	ubfx	r5, r0, #27, #1
 801898e:	f340 60c0 	sbfx	r0, r0, #27, #1
 8018992:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 8018996:	9009      	str	r0, [sp, #36]	@ 0x24
 8018998:	f108 30ff 	add.w	r0, r8, #4294967295	@ 0xffffffff
 801899c:	950c      	str	r5, [sp, #48]	@ 0x30
 801899e:	f1c8 0800 	rsb	r8, r8, #0
 80189a2:	9008      	str	r0, [sp, #32]
 80189a4:	f10b 35ff 	add.w	r5, fp, #4294967295	@ 0xffffffff
 80189a8:	bf58      	it	pl
 80189aa:	2001      	movpl	r0, #1
 80189ac:	f1ca 0b00 	rsb	fp, sl, #0
 80189b0:	bf48      	it	mi
 80189b2:	2002      	movmi	r0, #2
 80189b4:	f104 3aff 	add.w	sl, r4, #4294967295	@ 0xffffffff
 80189b8:	4264      	negs	r4, r4
 80189ba:	e6a7      	b.n	801870c <_lite_kernel_nl_softmax_iu8ou8+0xf4>
 80189bc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80189c0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80189c4:	e768      	b.n	8018898 <_lite_kernel_nl_softmax_iu8ou8+0x280>
 80189c6:	bf00      	nop
 80189c8:	c0000001 	.word	0xc0000001
 80189cc:	01fffff8 	.word	0x01fffff8
 80189d0:	40000100 	.word	0x40000100
 80189d4:	0fffffe0 	.word	0x0fffffe0
 80189d8:	001fffff 	.word	0x001fffff
 80189dc:	2aaaaaab 	.word	0x2aaaaaab
 80189e0:	70f5a894 	.word	0x70f5a894
 80189e4:	63afbe7b 	.word	0x63afbe7b
 80189e8:	4da2cbf2 	.word	0x4da2cbf2
 80189ec:	2f16ac6c 	.word	0x2f16ac6c
 80189f0:	1152aaa4 	.word	0x1152aaa4
 80189f4:	02582ab7 	.word	0x02582ab7
 80189f8:	000afe11 	.word	0x000afe11
 80189fc:	9b01      	ldr	r3, [sp, #4]
 80189fe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8018a02:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8018a04:	2b00      	cmp	r3, #0
 8018a06:	f000 819a 	beq.w	8018d3e <_lite_kernel_nl_softmax_iu8ou8+0x726>
 8018a0a:	fab3 f983 	clz	r9, r3
 8018a0e:	fa03 f009 	lsl.w	r0, r3, r9
 8018a12:	f1c9 0b23 	rsb	fp, r9, #35	@ 0x23
 8018a16:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 8018a1a:	17d9      	asrs	r1, r3, #31
 8018a1c:	f1b1 3fff 	cmp.w	r1, #4294967295	@ 0xffffffff
 8018a20:	bf08      	it	eq
 8018a22:	2800      	cmpeq	r0, #0
 8018a24:	f000 818f 	beq.w	8018d46 <_lite_kernel_nl_softmax_iu8ou8+0x72e>
 8018a28:	f113 4300 	adds.w	r3, r3, #2147483648	@ 0x80000000
 8018a2c:	48bf      	ldr	r0, [pc, #764]	@ (8018d2c <_lite_kernel_nl_softmax_iu8ou8+0x714>)
 8018a2e:	4ec0      	ldr	r6, [pc, #768]	@ (8018d30 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8018a30:	f141 0100 	adc.w	r1, r1, #0
 8018a34:	085b      	lsrs	r3, r3, #1
 8018a36:	ea43 73c1 	orr.w	r3, r3, r1, lsl #31
 8018a3a:	1049      	asrs	r1, r1, #1
 8018a3c:	425d      	negs	r5, r3
 8018a3e:	461f      	mov	r7, r3
 8018a40:	fb00 5501 	mla	r5, r0, r1, r5
 8018a44:	fba3 0400 	umull	r0, r4, r3, r0
 8018a48:	1980      	adds	r0, r0, r6
 8018a4a:	4425      	add	r5, r4
 8018a4c:	f165 0500 	sbc.w	r5, r5, #0
 8018a50:	2d00      	cmp	r5, #0
 8018a52:	da05      	bge.n	8018a60 <_lite_kernel_nl_softmax_iu8ou8+0x448>
 8018a54:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 8018a58:	1904      	adds	r4, r0, r4
 8018a5a:	4620      	mov	r0, r4
 8018a5c:	f145 0500 	adc.w	r5, r5, #0
 8018a60:	0fc0      	lsrs	r0, r0, #31
 8018a62:	ea40 0445 	orr.w	r4, r0, r5, lsl #1
 8018a66:	f104 305a 	add.w	r0, r4, #1515870810	@ 0x5a5a5a5a
 8018a6a:	17c5      	asrs	r5, r0, #31
 8018a6c:	fb00 fc01 	mul.w	ip, r0, r1
 8018a70:	fb03 cc05 	mla	ip, r3, r5, ip
 8018a74:	fba0 5603 	umull	r5, r6, r0, r3
 8018a78:	f115 4580 	adds.w	r5, r5, #1073741824	@ 0x40000000
 8018a7c:	eb4c 0606 	adc.w	r6, ip, r6
 8018a80:	0fed      	lsrs	r5, r5, #31
 8018a82:	ea45 0546 	orr.w	r5, r5, r6, lsl #1
 8018a86:	f1c5 5500 	rsb	r5, r5, #536870912	@ 0x20000000
 8018a8a:	ea95 0f00 	teq	r5, r0
 8018a8e:	fb80 c605 	smull	ip, r6, r0, r5
 8018a92:	f140 813b 	bpl.w	8018d0c <_lite_kernel_nl_softmax_iu8ou8+0x6f4>
 8018a96:	4da6      	ldr	r5, [pc, #664]	@ (8018d30 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8018a98:	eb1c 0505 	adds.w	r5, ip, r5
 8018a9c:	f166 0600 	sbc.w	r6, r6, #0
 8018aa0:	2e00      	cmp	r6, #0
 8018aa2:	f2c0 813a 	blt.w	8018d1a <_lite_kernel_nl_softmax_iu8ou8+0x702>
 8018aa6:	0fed      	lsrs	r5, r5, #31
 8018aa8:	ea45 0546 	orr.w	r5, r5, r6, lsl #1
 8018aac:	f1b5 4f60 	cmp.w	r5, #3758096384	@ 0xe0000000
 8018ab0:	ea4f 0685 	mov.w	r6, r5, lsl #2
 8018ab4:	f300 818f 	bgt.w	8018dd6 <_lite_kernel_nl_softmax_iu8ou8+0x7be>
 8018ab8:	489e      	ldr	r0, [pc, #632]	@ (8018d34 <_lite_kernel_nl_softmax_iu8ou8+0x71c>)
 8018aba:	4e9d      	ldr	r6, [pc, #628]	@ (8018d30 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8018abc:	4420      	add	r0, r4
 8018abe:	17c4      	asrs	r4, r0, #31
 8018ac0:	fb00 f501 	mul.w	r5, r0, r1
 8018ac4:	fb03 5504 	mla	r5, r3, r4, r5
 8018ac8:	fba0 4c03 	umull	r4, ip, r0, r3
 8018acc:	19a4      	adds	r4, r4, r6
 8018ace:	4465      	add	r5, ip
 8018ad0:	f165 0500 	sbc.w	r5, r5, #0
 8018ad4:	2d00      	cmp	r5, #0
 8018ad6:	da05      	bge.n	8018ae4 <_lite_kernel_nl_softmax_iu8ou8+0x4cc>
 8018ad8:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8018adc:	19a6      	adds	r6, r4, r6
 8018ade:	4634      	mov	r4, r6
 8018ae0:	f145 0500 	adc.w	r5, r5, #0
 8018ae4:	0fe4      	lsrs	r4, r4, #31
 8018ae6:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8018aea:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
 8018aee:	f1c4 5500 	rsb	r5, r4, #536870912	@ 0x20000000
 8018af2:	4c8f      	ldr	r4, [pc, #572]	@ (8018d30 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8018af4:	fbc5 4600 	smlal	r4, r6, r5, r0
 8018af8:	2e00      	cmp	r6, #0
 8018afa:	da05      	bge.n	8018b08 <_lite_kernel_nl_softmax_iu8ou8+0x4f0>
 8018afc:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8018b00:	1965      	adds	r5, r4, r5
 8018b02:	462c      	mov	r4, r5
 8018b04:	f146 0600 	adc.w	r6, r6, #0
 8018b08:	0fe4      	lsrs	r4, r4, #31
 8018b0a:	ea44 0546 	orr.w	r5, r4, r6, lsl #1
 8018b0e:	f1b5 4f60 	cmp.w	r5, #3758096384	@ 0xe0000000
 8018b12:	f300 8176 	bgt.w	8018e02 <_lite_kernel_nl_softmax_iu8ou8+0x7ea>
 8018b16:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8018b1a:	ea90 0f07 	teq	r0, r7
 8018b1e:	f140 80c5 	bpl.w	8018cac <_lite_kernel_nl_softmax_iu8ou8+0x694>
 8018b22:	fb00 f101 	mul.w	r1, r0, r1
 8018b26:	17c4      	asrs	r4, r0, #31
 8018b28:	fb03 1104 	mla	r1, r3, r4, r1
 8018b2c:	fba0 5303 	umull	r5, r3, r0, r3
 8018b30:	4419      	add	r1, r3
 8018b32:	4b7f      	ldr	r3, [pc, #508]	@ (8018d30 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8018b34:	18eb      	adds	r3, r5, r3
 8018b36:	f161 0100 	sbc.w	r1, r1, #0
 8018b3a:	2900      	cmp	r1, #0
 8018b3c:	da05      	bge.n	8018b4a <_lite_kernel_nl_softmax_iu8ou8+0x532>
 8018b3e:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8018b42:	195d      	adds	r5, r3, r5
 8018b44:	462b      	mov	r3, r5
 8018b46:	f141 0100 	adc.w	r1, r1, #0
 8018b4a:	0fdb      	lsrs	r3, r3, #31
 8018b4c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018b50:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8018b54:	4976      	ldr	r1, [pc, #472]	@ (8018d30 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8018b56:	f1c3 5300 	rsb	r3, r3, #536870912	@ 0x20000000
 8018b5a:	4283      	cmp	r3, r0
 8018b5c:	d17d      	bne.n	8018c5a <_lite_kernel_nl_softmax_iu8ou8+0x642>
 8018b5e:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8018b62:	d17a      	bne.n	8018c5a <_lite_kernel_nl_softmax_iu8ou8+0x642>
 8018b64:	f06f 0101 	mvn.w	r1, #1
 8018b68:	f1bb 0f1f 	cmp.w	fp, #31
 8018b6c:	dd04      	ble.n	8018b78 <_lite_kernel_nl_softmax_iu8ou8+0x560>
 8018b6e:	f1c9 0304 	rsb	r3, r9, #4
 8018b72:	f04f 0b1f 	mov.w	fp, #31
 8018b76:	4119      	asrs	r1, r3
 8018b78:	2a00      	cmp	r2, #0
 8018b7a:	d04e      	beq.n	8018c1a <_lite_kernel_nl_softmax_iu8ou8+0x602>
 8018b7c:	2701      	movs	r7, #1
 8018b7e:	f1a1 4c00 	sub.w	ip, r1, #2147483648	@ 0x80000000
 8018b82:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8018b86:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 8018b88:	fa07 f70b 	lsl.w	r7, r7, fp
 8018b8c:	fabc fc8c 	clz	ip, ip
 8018b90:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8018b92:	1e7b      	subs	r3, r7, #1
 8018b94:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8018b98:	fa46 f70b 	asr.w	r7, r6, fp
 8018b9c:	4d64      	ldr	r5, [pc, #400]	@ (8018d30 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8018b9e:	ea4f 0e63 	mov.w	lr, r3, asr #1
 8018ba2:	ea03 0906 	and.w	r9, r3, r6
 8018ba6:	9701      	str	r7, [sp, #4]
 8018ba8:	4667      	mov	r7, ip
 8018baa:	9305      	str	r3, [sp, #20]
 8018bac:	f8dd c010 	ldr.w	ip, [sp, #16]
 8018bb0:	9602      	str	r6, [sp, #8]
 8018bb2:	9203      	str	r2, [sp, #12]
 8018bb4:	e00c      	b.n	8018bd0 <_lite_kernel_nl_softmax_iu8ou8+0x5b8>
 8018bb6:	b1df      	cbz	r7, 8018bf0 <_lite_kernel_nl_softmax_iu8ou8+0x5d8>
 8018bb8:	9a01      	ldr	r2, [sp, #4]
 8018bba:	464b      	mov	r3, r9
 8018bbc:	459e      	cmp	lr, r3
 8018bbe:	da47      	bge.n	8018c50 <_lite_kernel_nl_softmax_iu8ou8+0x638>
 8018bc0:	3201      	adds	r2, #1
 8018bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8018bc4:	dc42      	bgt.n	8018c4c <_lite_kernel_nl_softmax_iu8ou8+0x634>
 8018bc6:	b2d2      	uxtb	r2, r2
 8018bc8:	45a4      	cmp	ip, r4
 8018bca:	7002      	strb	r2, [r0, #0]
 8018bcc:	4440      	add	r0, r8
 8018bce:	d023      	beq.n	8018c18 <_lite_kernel_nl_softmax_iu8ou8+0x600>
 8018bd0:	f854 2f04 	ldr.w	r2, [r4, #4]!
 8018bd4:	ea82 0301 	eor.w	r3, r2, r1
 8018bd8:	0fdb      	lsrs	r3, r3, #31
 8018bda:	2b00      	cmp	r3, #0
 8018bdc:	bf15      	itete	ne
 8018bde:	462b      	movne	r3, r5
 8018be0:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 8018be4:	f04f 3aff 	movne.w	sl, #4294967295	@ 0xffffffff
 8018be8:	f04f 0a00 	moveq.w	sl, #0
 8018bec:	428a      	cmp	r2, r1
 8018bee:	d0e2      	beq.n	8018bb6 <_lite_kernel_nl_softmax_iu8ou8+0x59e>
 8018bf0:	fbc2 3a01 	smlal	r3, sl, r2, r1
 8018bf4:	f1ba 0f00 	cmp.w	sl, #0
 8018bf8:	da03      	bge.n	8018c02 <_lite_kernel_nl_softmax_iu8ou8+0x5ea>
 8018bfa:	9a02      	ldr	r2, [sp, #8]
 8018bfc:	189b      	adds	r3, r3, r2
 8018bfe:	f14a 0a00 	adc.w	sl, sl, #0
 8018c02:	0fdb      	lsrs	r3, r3, #31
 8018c04:	ea43 034a 	orr.w	r3, r3, sl, lsl #1
 8018c08:	fa53 f20b 	asrs.w	r2, r3, fp
 8018c0c:	d54b      	bpl.n	8018ca6 <_lite_kernel_nl_softmax_iu8ou8+0x68e>
 8018c0e:	2200      	movs	r2, #0
 8018c10:	45a4      	cmp	ip, r4
 8018c12:	7002      	strb	r2, [r0, #0]
 8018c14:	4440      	add	r0, r8
 8018c16:	d1db      	bne.n	8018bd0 <_lite_kernel_nl_softmax_iu8ou8+0x5b8>
 8018c18:	9a03      	ldr	r2, [sp, #12]
 8018c1a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8018c1c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8018c1e:	3101      	adds	r1, #1
 8018c20:	3301      	adds	r3, #1
 8018c22:	9113      	str	r1, [sp, #76]	@ 0x4c
 8018c24:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8018c26:	9312      	str	r3, [sp, #72]	@ 0x48
 8018c28:	428b      	cmp	r3, r1
 8018c2a:	f47f ad1c 	bne.w	8018666 <_lite_kernel_nl_softmax_iu8ou8+0x4e>
 8018c2e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8018c30:	46c6      	mov	lr, r8
 8018c32:	e9dd 1317 	ldrd	r1, r3, [sp, #92]	@ 0x5c
 8018c36:	e9dd 4019 	ldrd	r4, r0, [sp, #100]	@ 0x64
 8018c3a:	3301      	adds	r3, #1
 8018c3c:	4408      	add	r0, r1
 8018c3e:	440c      	add	r4, r1
 8018c40:	429d      	cmp	r5, r3
 8018c42:	f47f ad06 	bne.w	8018652 <_lite_kernel_nl_softmax_iu8ou8+0x3a>
 8018c46:	b01d      	add	sp, #116	@ 0x74
 8018c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c4c:	22ff      	movs	r2, #255	@ 0xff
 8018c4e:	e7bb      	b.n	8018bc8 <_lite_kernel_nl_softmax_iu8ou8+0x5b0>
 8018c50:	2afe      	cmp	r2, #254	@ 0xfe
 8018c52:	dcfb      	bgt.n	8018c4c <_lite_kernel_nl_softmax_iu8ou8+0x634>
 8018c54:	2a00      	cmp	r2, #0
 8018c56:	d1b6      	bne.n	8018bc6 <_lite_kernel_nl_softmax_iu8ou8+0x5ae>
 8018c58:	e7b6      	b.n	8018bc8 <_lite_kernel_nl_softmax_iu8ou8+0x5b0>
 8018c5a:	fb03 f404 	mul.w	r4, r3, r4
 8018c5e:	17de      	asrs	r6, r3, #31
 8018c60:	fb00 4406 	mla	r4, r0, r6, r4
 8018c64:	fba3 3600 	umull	r3, r6, r3, r0
 8018c68:	185b      	adds	r3, r3, r1
 8018c6a:	4434      	add	r4, r6
 8018c6c:	eb44 0405 	adc.w	r4, r4, r5
 8018c70:	2c00      	cmp	r4, #0
 8018c72:	da05      	bge.n	8018c80 <_lite_kernel_nl_softmax_iu8ou8+0x668>
 8018c74:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8018c78:	1859      	adds	r1, r3, r1
 8018c7a:	460b      	mov	r3, r1
 8018c7c:	f144 0400 	adc.w	r4, r4, #0
 8018c80:	0fdb      	lsrs	r3, r3, #31
 8018c82:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
 8018c86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018c8a:	da36      	bge.n	8018cfa <_lite_kernel_nl_softmax_iu8ou8+0x6e2>
 8018c8c:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8018c90:	f300 80af 	bgt.w	8018df2 <_lite_kernel_nl_softmax_iu8ou8+0x7da>
 8018c94:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 8018c98:	0041      	lsls	r1, r0, #1
 8018c9a:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8018c9e:	bfd8      	it	le
 8018ca0:	f04f 4100 	movle.w	r1, #2147483648	@ 0x80000000
 8018ca4:	e760      	b.n	8018b68 <_lite_kernel_nl_softmax_iu8ou8+0x550>
 8018ca6:	9e05      	ldr	r6, [sp, #20]
 8018ca8:	4033      	ands	r3, r6
 8018caa:	e787      	b.n	8018bbc <_lite_kernel_nl_softmax_iu8ou8+0x5a4>
 8018cac:	f04f 4580 	mov.w	r5, #1073741824	@ 0x40000000
 8018cb0:	2600      	movs	r6, #0
 8018cb2:	fb00 f101 	mul.w	r1, r0, r1
 8018cb6:	17c4      	asrs	r4, r0, #31
 8018cb8:	fb03 1104 	mla	r1, r3, r4, r1
 8018cbc:	fba0 3703 	umull	r3, r7, r0, r3
 8018cc0:	195b      	adds	r3, r3, r5
 8018cc2:	4439      	add	r1, r7
 8018cc4:	eb41 0106 	adc.w	r1, r1, r6
 8018cc8:	2900      	cmp	r1, #0
 8018cca:	da05      	bge.n	8018cd8 <_lite_kernel_nl_softmax_iu8ou8+0x6c0>
 8018ccc:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8018cd0:	195d      	adds	r5, r3, r5
 8018cd2:	462b      	mov	r3, r5
 8018cd4:	f141 0100 	adc.w	r1, r1, #0
 8018cd8:	0fdb      	lsrs	r3, r3, #31
 8018cda:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8018cde:	4914      	ldr	r1, [pc, #80]	@ (8018d30 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8018ce0:	f1c3 5300 	rsb	r3, r3, #536870912	@ 0x20000000
 8018ce4:	ea83 0500 	eor.w	r5, r3, r0
 8018ce8:	0fed      	lsrs	r5, r5, #31
 8018cea:	2d00      	cmp	r5, #0
 8018cec:	bf0a      	itet	eq
 8018cee:	f04f 4180 	moveq.w	r1, #1073741824	@ 0x40000000
 8018cf2:	f04f 35ff 	movne.w	r5, #4294967295	@ 0xffffffff
 8018cf6:	2500      	moveq	r5, #0
 8018cf8:	e72f      	b.n	8018b5a <_lite_kernel_nl_softmax_iu8ou8+0x542>
 8018cfa:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8018cfe:	4408      	add	r0, r1
 8018d00:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8018d04:	f6bf af30 	bge.w	8018b68 <_lite_kernel_nl_softmax_iu8ou8+0x550>
 8018d08:	0041      	lsls	r1, r0, #1
 8018d0a:	e72d      	b.n	8018b68 <_lite_kernel_nl_softmax_iu8ou8+0x550>
 8018d0c:	f11c 4580 	adds.w	r5, ip, #1073741824	@ 0x40000000
 8018d10:	f146 0600 	adc.w	r6, r6, #0
 8018d14:	2e00      	cmp	r6, #0
 8018d16:	f6bf aec6 	bge.w	8018aa6 <_lite_kernel_nl_softmax_iu8ou8+0x48e>
 8018d1a:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 8018d1e:	eb15 0c0c 	adds.w	ip, r5, ip
 8018d22:	4665      	mov	r5, ip
 8018d24:	f146 0600 	adc.w	r6, r6, #0
 8018d28:	e6bd      	b.n	8018aa6 <_lite_kernel_nl_softmax_iu8ou8+0x48e>
 8018d2a:	bf00      	nop
 8018d2c:	c3c3c3c4 	.word	0xc3c3c3c4
 8018d30:	c0000001 	.word	0xc0000001
 8018d34:	da5a5a5a 	.word	0xda5a5a5a
 8018d38:	2a00      	cmp	r2, #0
 8018d3a:	f47f aca5 	bne.w	8018688 <_lite_kernel_nl_softmax_iu8ou8+0x70>
 8018d3e:	f04f 0b03 	mov.w	fp, #3
 8018d42:	f04f 0920 	mov.w	r9, #32
 8018d46:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018d4a:	4830      	ldr	r0, [pc, #192]	@ (8018e0c <_lite_kernel_nl_softmax_iu8ou8+0x7f4>)
 8018d4c:	f04f 4680 	mov.w	r6, #1073741824	@ 0x40000000
 8018d50:	f04f 0e00 	mov.w	lr, #0
 8018d54:	4619      	mov	r1, r3
 8018d56:	461f      	mov	r7, r3
 8018d58:	17c4      	asrs	r4, r0, #31
 8018d5a:	fb00 f501 	mul.w	r5, r0, r1
 8018d5e:	fb03 5504 	mla	r5, r3, r4, r5
 8018d62:	fba0 4c03 	umull	r4, ip, r0, r3
 8018d66:	19a4      	adds	r4, r4, r6
 8018d68:	4465      	add	r5, ip
 8018d6a:	eb45 050e 	adc.w	r5, r5, lr
 8018d6e:	2d00      	cmp	r5, #0
 8018d70:	da05      	bge.n	8018d7e <_lite_kernel_nl_softmax_iu8ou8+0x766>
 8018d72:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8018d76:	19a6      	adds	r6, r4, r6
 8018d78:	4634      	mov	r4, r6
 8018d7a:	f145 0500 	adc.w	r5, r5, #0
 8018d7e:	0fe4      	lsrs	r4, r4, #31
 8018d80:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
 8018d84:	4d22      	ldr	r5, [pc, #136]	@ (8018e10 <_lite_kernel_nl_softmax_iu8ou8+0x7f8>)
 8018d86:	f1c4 5400 	rsb	r4, r4, #536870912	@ 0x20000000
 8018d8a:	ea84 0600 	eor.w	r6, r4, r0
 8018d8e:	0ff6      	lsrs	r6, r6, #31
 8018d90:	2e00      	cmp	r6, #0
 8018d92:	bf0a      	itet	eq
 8018d94:	f04f 4580 	moveq.w	r5, #1073741824	@ 0x40000000
 8018d98:	f04f 36ff 	movne.w	r6, #4294967295	@ 0xffffffff
 8018d9c:	2600      	moveq	r6, #0
 8018d9e:	fbc0 5604 	smlal	r5, r6, r0, r4
 8018da2:	2e00      	cmp	r6, #0
 8018da4:	da05      	bge.n	8018db2 <_lite_kernel_nl_softmax_iu8ou8+0x79a>
 8018da6:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 8018daa:	192c      	adds	r4, r5, r4
 8018dac:	4625      	mov	r5, r4
 8018dae:	f146 0600 	adc.w	r6, r6, #0
 8018db2:	0fed      	lsrs	r5, r5, #31
 8018db4:	ea45 0546 	orr.w	r5, r5, r6, lsl #1
 8018db8:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 8018dbc:	f6ff aea7 	blt.w	8018b0e <_lite_kernel_nl_softmax_iu8ou8+0x4f6>
 8018dc0:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8018dc4:	4428      	add	r0, r5
 8018dc6:	ea90 0f07 	teq	r0, r7
 8018dca:	f57f af6f 	bpl.w	8018cac <_lite_kernel_nl_softmax_iu8ou8+0x694>
 8018dce:	4d10      	ldr	r5, [pc, #64]	@ (8018e10 <_lite_kernel_nl_softmax_iu8ou8+0x7f8>)
 8018dd0:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8018dd4:	e76d      	b.n	8018cb2 <_lite_kernel_nl_softmax_iu8ou8+0x69a>
 8018dd6:	4430      	add	r0, r6
 8018dd8:	4e0d      	ldr	r6, [pc, #52]	@ (8018e10 <_lite_kernel_nl_softmax_iu8ou8+0x7f8>)
 8018dda:	ea80 0403 	eor.w	r4, r0, r3
 8018dde:	0fe4      	lsrs	r4, r4, #31
 8018de0:	2c00      	cmp	r4, #0
 8018de2:	bf0a      	itet	eq
 8018de4:	f04f 4680 	moveq.w	r6, #1073741824	@ 0x40000000
 8018de8:	f04f 3eff 	movne.w	lr, #4294967295	@ 0xffffffff
 8018dec:	f04f 0e00 	moveq.w	lr, #0
 8018df0:	e7b2      	b.n	8018d58 <_lite_kernel_nl_softmax_iu8ou8+0x740>
 8018df2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8018df6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8018dfa:	db04      	blt.n	8018e06 <_lite_kernel_nl_softmax_iu8ou8+0x7ee>
 8018dfc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8018e00:	e6b2      	b.n	8018b68 <_lite_kernel_nl_softmax_iu8ou8+0x550>
 8018e02:	00ad      	lsls	r5, r5, #2
 8018e04:	e7de      	b.n	8018dc4 <_lite_kernel_nl_softmax_iu8ou8+0x7ac>
 8018e06:	0059      	lsls	r1, r3, #1
 8018e08:	e747      	b.n	8018c9a <_lite_kernel_nl_softmax_iu8ou8+0x682>
 8018e0a:	bf00      	nop
 8018e0c:	b4b4b4b6 	.word	0xb4b4b4b6
 8018e10:	c0000001 	.word	0xc0000001

08018e14 <sbrk_aligned>:
 8018e14:	b570      	push	{r4, r5, r6, lr}
 8018e16:	4e0f      	ldr	r6, [pc, #60]	@ (8018e54 <sbrk_aligned+0x40>)
 8018e18:	460c      	mov	r4, r1
 8018e1a:	6831      	ldr	r1, [r6, #0]
 8018e1c:	4605      	mov	r5, r0
 8018e1e:	b911      	cbnz	r1, 8018e26 <sbrk_aligned+0x12>
 8018e20:	f000 f94e 	bl	80190c0 <_sbrk_r>
 8018e24:	6030      	str	r0, [r6, #0]
 8018e26:	4621      	mov	r1, r4
 8018e28:	4628      	mov	r0, r5
 8018e2a:	f000 f949 	bl	80190c0 <_sbrk_r>
 8018e2e:	1c43      	adds	r3, r0, #1
 8018e30:	d103      	bne.n	8018e3a <sbrk_aligned+0x26>
 8018e32:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8018e36:	4620      	mov	r0, r4
 8018e38:	bd70      	pop	{r4, r5, r6, pc}
 8018e3a:	1cc4      	adds	r4, r0, #3
 8018e3c:	f024 0403 	bic.w	r4, r4, #3
 8018e40:	42a0      	cmp	r0, r4
 8018e42:	d0f8      	beq.n	8018e36 <sbrk_aligned+0x22>
 8018e44:	1a21      	subs	r1, r4, r0
 8018e46:	4628      	mov	r0, r5
 8018e48:	f000 f93a 	bl	80190c0 <_sbrk_r>
 8018e4c:	3001      	adds	r0, #1
 8018e4e:	d1f2      	bne.n	8018e36 <sbrk_aligned+0x22>
 8018e50:	e7ef      	b.n	8018e32 <sbrk_aligned+0x1e>
 8018e52:	bf00      	nop
 8018e54:	24041710 	.word	0x24041710

08018e58 <_malloc_r>:
 8018e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018e5c:	1ccd      	adds	r5, r1, #3
 8018e5e:	f025 0503 	bic.w	r5, r5, #3
 8018e62:	3508      	adds	r5, #8
 8018e64:	2d0c      	cmp	r5, #12
 8018e66:	bf38      	it	cc
 8018e68:	250c      	movcc	r5, #12
 8018e6a:	2d00      	cmp	r5, #0
 8018e6c:	4606      	mov	r6, r0
 8018e6e:	db01      	blt.n	8018e74 <_malloc_r+0x1c>
 8018e70:	42a9      	cmp	r1, r5
 8018e72:	d904      	bls.n	8018e7e <_malloc_r+0x26>
 8018e74:	230c      	movs	r3, #12
 8018e76:	6033      	str	r3, [r6, #0]
 8018e78:	2000      	movs	r0, #0
 8018e7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018e7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018f54 <_malloc_r+0xfc>
 8018e82:	f000 f869 	bl	8018f58 <__malloc_lock>
 8018e86:	f8d8 3000 	ldr.w	r3, [r8]
 8018e8a:	461c      	mov	r4, r3
 8018e8c:	bb44      	cbnz	r4, 8018ee0 <_malloc_r+0x88>
 8018e8e:	4629      	mov	r1, r5
 8018e90:	4630      	mov	r0, r6
 8018e92:	f7ff ffbf 	bl	8018e14 <sbrk_aligned>
 8018e96:	1c43      	adds	r3, r0, #1
 8018e98:	4604      	mov	r4, r0
 8018e9a:	d158      	bne.n	8018f4e <_malloc_r+0xf6>
 8018e9c:	f8d8 4000 	ldr.w	r4, [r8]
 8018ea0:	4627      	mov	r7, r4
 8018ea2:	2f00      	cmp	r7, #0
 8018ea4:	d143      	bne.n	8018f2e <_malloc_r+0xd6>
 8018ea6:	2c00      	cmp	r4, #0
 8018ea8:	d04b      	beq.n	8018f42 <_malloc_r+0xea>
 8018eaa:	6823      	ldr	r3, [r4, #0]
 8018eac:	4639      	mov	r1, r7
 8018eae:	4630      	mov	r0, r6
 8018eb0:	eb04 0903 	add.w	r9, r4, r3
 8018eb4:	f000 f904 	bl	80190c0 <_sbrk_r>
 8018eb8:	4581      	cmp	r9, r0
 8018eba:	d142      	bne.n	8018f42 <_malloc_r+0xea>
 8018ebc:	6821      	ldr	r1, [r4, #0]
 8018ebe:	1a6d      	subs	r5, r5, r1
 8018ec0:	4629      	mov	r1, r5
 8018ec2:	4630      	mov	r0, r6
 8018ec4:	f7ff ffa6 	bl	8018e14 <sbrk_aligned>
 8018ec8:	3001      	adds	r0, #1
 8018eca:	d03a      	beq.n	8018f42 <_malloc_r+0xea>
 8018ecc:	6823      	ldr	r3, [r4, #0]
 8018ece:	442b      	add	r3, r5
 8018ed0:	6023      	str	r3, [r4, #0]
 8018ed2:	f8d8 3000 	ldr.w	r3, [r8]
 8018ed6:	685a      	ldr	r2, [r3, #4]
 8018ed8:	bb62      	cbnz	r2, 8018f34 <_malloc_r+0xdc>
 8018eda:	f8c8 7000 	str.w	r7, [r8]
 8018ede:	e00f      	b.n	8018f00 <_malloc_r+0xa8>
 8018ee0:	6822      	ldr	r2, [r4, #0]
 8018ee2:	1b52      	subs	r2, r2, r5
 8018ee4:	d420      	bmi.n	8018f28 <_malloc_r+0xd0>
 8018ee6:	2a0b      	cmp	r2, #11
 8018ee8:	d917      	bls.n	8018f1a <_malloc_r+0xc2>
 8018eea:	1961      	adds	r1, r4, r5
 8018eec:	42a3      	cmp	r3, r4
 8018eee:	6025      	str	r5, [r4, #0]
 8018ef0:	bf18      	it	ne
 8018ef2:	6059      	strne	r1, [r3, #4]
 8018ef4:	6863      	ldr	r3, [r4, #4]
 8018ef6:	bf08      	it	eq
 8018ef8:	f8c8 1000 	streq.w	r1, [r8]
 8018efc:	5162      	str	r2, [r4, r5]
 8018efe:	604b      	str	r3, [r1, #4]
 8018f00:	4630      	mov	r0, r6
 8018f02:	f000 f82f 	bl	8018f64 <__malloc_unlock>
 8018f06:	f104 000b 	add.w	r0, r4, #11
 8018f0a:	1d23      	adds	r3, r4, #4
 8018f0c:	f020 0007 	bic.w	r0, r0, #7
 8018f10:	1ac2      	subs	r2, r0, r3
 8018f12:	bf1c      	itt	ne
 8018f14:	1a1b      	subne	r3, r3, r0
 8018f16:	50a3      	strne	r3, [r4, r2]
 8018f18:	e7af      	b.n	8018e7a <_malloc_r+0x22>
 8018f1a:	6862      	ldr	r2, [r4, #4]
 8018f1c:	42a3      	cmp	r3, r4
 8018f1e:	bf0c      	ite	eq
 8018f20:	f8c8 2000 	streq.w	r2, [r8]
 8018f24:	605a      	strne	r2, [r3, #4]
 8018f26:	e7eb      	b.n	8018f00 <_malloc_r+0xa8>
 8018f28:	4623      	mov	r3, r4
 8018f2a:	6864      	ldr	r4, [r4, #4]
 8018f2c:	e7ae      	b.n	8018e8c <_malloc_r+0x34>
 8018f2e:	463c      	mov	r4, r7
 8018f30:	687f      	ldr	r7, [r7, #4]
 8018f32:	e7b6      	b.n	8018ea2 <_malloc_r+0x4a>
 8018f34:	461a      	mov	r2, r3
 8018f36:	685b      	ldr	r3, [r3, #4]
 8018f38:	42a3      	cmp	r3, r4
 8018f3a:	d1fb      	bne.n	8018f34 <_malloc_r+0xdc>
 8018f3c:	2300      	movs	r3, #0
 8018f3e:	6053      	str	r3, [r2, #4]
 8018f40:	e7de      	b.n	8018f00 <_malloc_r+0xa8>
 8018f42:	230c      	movs	r3, #12
 8018f44:	6033      	str	r3, [r6, #0]
 8018f46:	4630      	mov	r0, r6
 8018f48:	f000 f80c 	bl	8018f64 <__malloc_unlock>
 8018f4c:	e794      	b.n	8018e78 <_malloc_r+0x20>
 8018f4e:	6005      	str	r5, [r0, #0]
 8018f50:	e7d6      	b.n	8018f00 <_malloc_r+0xa8>
 8018f52:	bf00      	nop
 8018f54:	24041714 	.word	0x24041714

08018f58 <__malloc_lock>:
 8018f58:	4801      	ldr	r0, [pc, #4]	@ (8018f60 <__malloc_lock+0x8>)
 8018f5a:	f000 b8eb 	b.w	8019134 <__retarget_lock_acquire_recursive>
 8018f5e:	bf00      	nop
 8018f60:	24041854 	.word	0x24041854

08018f64 <__malloc_unlock>:
 8018f64:	4801      	ldr	r0, [pc, #4]	@ (8018f6c <__malloc_unlock+0x8>)
 8018f66:	f000 b8e6 	b.w	8019136 <__retarget_lock_release_recursive>
 8018f6a:	bf00      	nop
 8018f6c:	24041854 	.word	0x24041854

08018f70 <_realloc_r>:
 8018f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018f74:	4607      	mov	r7, r0
 8018f76:	4614      	mov	r4, r2
 8018f78:	460d      	mov	r5, r1
 8018f7a:	b921      	cbnz	r1, 8018f86 <_realloc_r+0x16>
 8018f7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018f80:	4611      	mov	r1, r2
 8018f82:	f7ff bf69 	b.w	8018e58 <_malloc_r>
 8018f86:	b92a      	cbnz	r2, 8018f94 <_realloc_r+0x24>
 8018f88:	f000 f8e4 	bl	8019154 <_free_r>
 8018f8c:	4625      	mov	r5, r4
 8018f8e:	4628      	mov	r0, r5
 8018f90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018f94:	f000 f928 	bl	80191e8 <_malloc_usable_size_r>
 8018f98:	4284      	cmp	r4, r0
 8018f9a:	4606      	mov	r6, r0
 8018f9c:	d802      	bhi.n	8018fa4 <_realloc_r+0x34>
 8018f9e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8018fa2:	d8f4      	bhi.n	8018f8e <_realloc_r+0x1e>
 8018fa4:	4621      	mov	r1, r4
 8018fa6:	4638      	mov	r0, r7
 8018fa8:	f7ff ff56 	bl	8018e58 <_malloc_r>
 8018fac:	4680      	mov	r8, r0
 8018fae:	b908      	cbnz	r0, 8018fb4 <_realloc_r+0x44>
 8018fb0:	4645      	mov	r5, r8
 8018fb2:	e7ec      	b.n	8018f8e <_realloc_r+0x1e>
 8018fb4:	42b4      	cmp	r4, r6
 8018fb6:	4622      	mov	r2, r4
 8018fb8:	4629      	mov	r1, r5
 8018fba:	bf28      	it	cs
 8018fbc:	4632      	movcs	r2, r6
 8018fbe:	f000 f8bb 	bl	8019138 <memcpy>
 8018fc2:	4629      	mov	r1, r5
 8018fc4:	4638      	mov	r0, r7
 8018fc6:	f000 f8c5 	bl	8019154 <_free_r>
 8018fca:	e7f1      	b.n	8018fb0 <_realloc_r+0x40>

08018fcc <sniprintf>:
 8018fcc:	b40c      	push	{r2, r3}
 8018fce:	b530      	push	{r4, r5, lr}
 8018fd0:	4b18      	ldr	r3, [pc, #96]	@ (8019034 <sniprintf+0x68>)
 8018fd2:	1e0c      	subs	r4, r1, #0
 8018fd4:	681d      	ldr	r5, [r3, #0]
 8018fd6:	b09d      	sub	sp, #116	@ 0x74
 8018fd8:	da08      	bge.n	8018fec <sniprintf+0x20>
 8018fda:	238b      	movs	r3, #139	@ 0x8b
 8018fdc:	602b      	str	r3, [r5, #0]
 8018fde:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018fe2:	b01d      	add	sp, #116	@ 0x74
 8018fe4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018fe8:	b002      	add	sp, #8
 8018fea:	4770      	bx	lr
 8018fec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018ff0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018ff4:	f04f 0300 	mov.w	r3, #0
 8018ff8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8018ffa:	bf14      	ite	ne
 8018ffc:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8019000:	4623      	moveq	r3, r4
 8019002:	9304      	str	r3, [sp, #16]
 8019004:	9307      	str	r3, [sp, #28]
 8019006:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801900a:	9002      	str	r0, [sp, #8]
 801900c:	9006      	str	r0, [sp, #24]
 801900e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8019012:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8019014:	ab21      	add	r3, sp, #132	@ 0x84
 8019016:	a902      	add	r1, sp, #8
 8019018:	4628      	mov	r0, r5
 801901a:	9301      	str	r3, [sp, #4]
 801901c:	f000 f948 	bl	80192b0 <_svfiprintf_r>
 8019020:	1c43      	adds	r3, r0, #1
 8019022:	bfbc      	itt	lt
 8019024:	238b      	movlt	r3, #139	@ 0x8b
 8019026:	602b      	strlt	r3, [r5, #0]
 8019028:	2c00      	cmp	r4, #0
 801902a:	d0da      	beq.n	8018fe2 <sniprintf+0x16>
 801902c:	9b02      	ldr	r3, [sp, #8]
 801902e:	2200      	movs	r2, #0
 8019030:	701a      	strb	r2, [r3, #0]
 8019032:	e7d6      	b.n	8018fe2 <sniprintf+0x16>
 8019034:	24007808 	.word	0x24007808

08019038 <siprintf>:
 8019038:	b40e      	push	{r1, r2, r3}
 801903a:	b510      	push	{r4, lr}
 801903c:	b09d      	sub	sp, #116	@ 0x74
 801903e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8019040:	9002      	str	r0, [sp, #8]
 8019042:	9006      	str	r0, [sp, #24]
 8019044:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8019048:	480a      	ldr	r0, [pc, #40]	@ (8019074 <siprintf+0x3c>)
 801904a:	9107      	str	r1, [sp, #28]
 801904c:	9104      	str	r1, [sp, #16]
 801904e:	490a      	ldr	r1, [pc, #40]	@ (8019078 <siprintf+0x40>)
 8019050:	f853 2b04 	ldr.w	r2, [r3], #4
 8019054:	9105      	str	r1, [sp, #20]
 8019056:	2400      	movs	r4, #0
 8019058:	a902      	add	r1, sp, #8
 801905a:	6800      	ldr	r0, [r0, #0]
 801905c:	9301      	str	r3, [sp, #4]
 801905e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8019060:	f000 f926 	bl	80192b0 <_svfiprintf_r>
 8019064:	9b02      	ldr	r3, [sp, #8]
 8019066:	701c      	strb	r4, [r3, #0]
 8019068:	b01d      	add	sp, #116	@ 0x74
 801906a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801906e:	b003      	add	sp, #12
 8019070:	4770      	bx	lr
 8019072:	bf00      	nop
 8019074:	24007808 	.word	0x24007808
 8019078:	ffff0208 	.word	0xffff0208

0801907c <memmove>:
 801907c:	4288      	cmp	r0, r1
 801907e:	b510      	push	{r4, lr}
 8019080:	eb01 0402 	add.w	r4, r1, r2
 8019084:	d902      	bls.n	801908c <memmove+0x10>
 8019086:	4284      	cmp	r4, r0
 8019088:	4623      	mov	r3, r4
 801908a:	d807      	bhi.n	801909c <memmove+0x20>
 801908c:	1e43      	subs	r3, r0, #1
 801908e:	42a1      	cmp	r1, r4
 8019090:	d008      	beq.n	80190a4 <memmove+0x28>
 8019092:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019096:	f803 2f01 	strb.w	r2, [r3, #1]!
 801909a:	e7f8      	b.n	801908e <memmove+0x12>
 801909c:	4402      	add	r2, r0
 801909e:	4601      	mov	r1, r0
 80190a0:	428a      	cmp	r2, r1
 80190a2:	d100      	bne.n	80190a6 <memmove+0x2a>
 80190a4:	bd10      	pop	{r4, pc}
 80190a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80190aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80190ae:	e7f7      	b.n	80190a0 <memmove+0x24>

080190b0 <memset>:
 80190b0:	4402      	add	r2, r0
 80190b2:	4603      	mov	r3, r0
 80190b4:	4293      	cmp	r3, r2
 80190b6:	d100      	bne.n	80190ba <memset+0xa>
 80190b8:	4770      	bx	lr
 80190ba:	f803 1b01 	strb.w	r1, [r3], #1
 80190be:	e7f9      	b.n	80190b4 <memset+0x4>

080190c0 <_sbrk_r>:
 80190c0:	b538      	push	{r3, r4, r5, lr}
 80190c2:	4d06      	ldr	r5, [pc, #24]	@ (80190dc <_sbrk_r+0x1c>)
 80190c4:	2300      	movs	r3, #0
 80190c6:	4604      	mov	r4, r0
 80190c8:	4608      	mov	r0, r1
 80190ca:	602b      	str	r3, [r5, #0]
 80190cc:	f7ec f84e 	bl	800516c <_sbrk>
 80190d0:	1c43      	adds	r3, r0, #1
 80190d2:	d102      	bne.n	80190da <_sbrk_r+0x1a>
 80190d4:	682b      	ldr	r3, [r5, #0]
 80190d6:	b103      	cbz	r3, 80190da <_sbrk_r+0x1a>
 80190d8:	6023      	str	r3, [r4, #0]
 80190da:	bd38      	pop	{r3, r4, r5, pc}
 80190dc:	24041850 	.word	0x24041850

080190e0 <__errno>:
 80190e0:	4b01      	ldr	r3, [pc, #4]	@ (80190e8 <__errno+0x8>)
 80190e2:	6818      	ldr	r0, [r3, #0]
 80190e4:	4770      	bx	lr
 80190e6:	bf00      	nop
 80190e8:	24007808 	.word	0x24007808

080190ec <__libc_init_array>:
 80190ec:	b570      	push	{r4, r5, r6, lr}
 80190ee:	4d0d      	ldr	r5, [pc, #52]	@ (8019124 <__libc_init_array+0x38>)
 80190f0:	4c0d      	ldr	r4, [pc, #52]	@ (8019128 <__libc_init_array+0x3c>)
 80190f2:	1b64      	subs	r4, r4, r5
 80190f4:	10a4      	asrs	r4, r4, #2
 80190f6:	2600      	movs	r6, #0
 80190f8:	42a6      	cmp	r6, r4
 80190fa:	d109      	bne.n	8019110 <__libc_init_array+0x24>
 80190fc:	4d0b      	ldr	r5, [pc, #44]	@ (801912c <__libc_init_array+0x40>)
 80190fe:	4c0c      	ldr	r4, [pc, #48]	@ (8019130 <__libc_init_array+0x44>)
 8019100:	f000 fb5e 	bl	80197c0 <_init>
 8019104:	1b64      	subs	r4, r4, r5
 8019106:	10a4      	asrs	r4, r4, #2
 8019108:	2600      	movs	r6, #0
 801910a:	42a6      	cmp	r6, r4
 801910c:	d105      	bne.n	801911a <__libc_init_array+0x2e>
 801910e:	bd70      	pop	{r4, r5, r6, pc}
 8019110:	f855 3b04 	ldr.w	r3, [r5], #4
 8019114:	4798      	blx	r3
 8019116:	3601      	adds	r6, #1
 8019118:	e7ee      	b.n	80190f8 <__libc_init_array+0xc>
 801911a:	f855 3b04 	ldr.w	r3, [r5], #4
 801911e:	4798      	blx	r3
 8019120:	3601      	adds	r6, #1
 8019122:	e7f2      	b.n	801910a <__libc_init_array+0x1e>
 8019124:	080a2f7c 	.word	0x080a2f7c
 8019128:	080a2f7c 	.word	0x080a2f7c
 801912c:	080a2f7c 	.word	0x080a2f7c
 8019130:	080a2f80 	.word	0x080a2f80

08019134 <__retarget_lock_acquire_recursive>:
 8019134:	4770      	bx	lr

08019136 <__retarget_lock_release_recursive>:
 8019136:	4770      	bx	lr

08019138 <memcpy>:
 8019138:	440a      	add	r2, r1
 801913a:	4291      	cmp	r1, r2
 801913c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8019140:	d100      	bne.n	8019144 <memcpy+0xc>
 8019142:	4770      	bx	lr
 8019144:	b510      	push	{r4, lr}
 8019146:	f811 4b01 	ldrb.w	r4, [r1], #1
 801914a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801914e:	4291      	cmp	r1, r2
 8019150:	d1f9      	bne.n	8019146 <memcpy+0xe>
 8019152:	bd10      	pop	{r4, pc}

08019154 <_free_r>:
 8019154:	b538      	push	{r3, r4, r5, lr}
 8019156:	4605      	mov	r5, r0
 8019158:	2900      	cmp	r1, #0
 801915a:	d041      	beq.n	80191e0 <_free_r+0x8c>
 801915c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019160:	1f0c      	subs	r4, r1, #4
 8019162:	2b00      	cmp	r3, #0
 8019164:	bfb8      	it	lt
 8019166:	18e4      	addlt	r4, r4, r3
 8019168:	f7ff fef6 	bl	8018f58 <__malloc_lock>
 801916c:	4a1d      	ldr	r2, [pc, #116]	@ (80191e4 <_free_r+0x90>)
 801916e:	6813      	ldr	r3, [r2, #0]
 8019170:	b933      	cbnz	r3, 8019180 <_free_r+0x2c>
 8019172:	6063      	str	r3, [r4, #4]
 8019174:	6014      	str	r4, [r2, #0]
 8019176:	4628      	mov	r0, r5
 8019178:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801917c:	f7ff bef2 	b.w	8018f64 <__malloc_unlock>
 8019180:	42a3      	cmp	r3, r4
 8019182:	d908      	bls.n	8019196 <_free_r+0x42>
 8019184:	6820      	ldr	r0, [r4, #0]
 8019186:	1821      	adds	r1, r4, r0
 8019188:	428b      	cmp	r3, r1
 801918a:	bf01      	itttt	eq
 801918c:	6819      	ldreq	r1, [r3, #0]
 801918e:	685b      	ldreq	r3, [r3, #4]
 8019190:	1809      	addeq	r1, r1, r0
 8019192:	6021      	streq	r1, [r4, #0]
 8019194:	e7ed      	b.n	8019172 <_free_r+0x1e>
 8019196:	461a      	mov	r2, r3
 8019198:	685b      	ldr	r3, [r3, #4]
 801919a:	b10b      	cbz	r3, 80191a0 <_free_r+0x4c>
 801919c:	42a3      	cmp	r3, r4
 801919e:	d9fa      	bls.n	8019196 <_free_r+0x42>
 80191a0:	6811      	ldr	r1, [r2, #0]
 80191a2:	1850      	adds	r0, r2, r1
 80191a4:	42a0      	cmp	r0, r4
 80191a6:	d10b      	bne.n	80191c0 <_free_r+0x6c>
 80191a8:	6820      	ldr	r0, [r4, #0]
 80191aa:	4401      	add	r1, r0
 80191ac:	1850      	adds	r0, r2, r1
 80191ae:	4283      	cmp	r3, r0
 80191b0:	6011      	str	r1, [r2, #0]
 80191b2:	d1e0      	bne.n	8019176 <_free_r+0x22>
 80191b4:	6818      	ldr	r0, [r3, #0]
 80191b6:	685b      	ldr	r3, [r3, #4]
 80191b8:	6053      	str	r3, [r2, #4]
 80191ba:	4408      	add	r0, r1
 80191bc:	6010      	str	r0, [r2, #0]
 80191be:	e7da      	b.n	8019176 <_free_r+0x22>
 80191c0:	d902      	bls.n	80191c8 <_free_r+0x74>
 80191c2:	230c      	movs	r3, #12
 80191c4:	602b      	str	r3, [r5, #0]
 80191c6:	e7d6      	b.n	8019176 <_free_r+0x22>
 80191c8:	6820      	ldr	r0, [r4, #0]
 80191ca:	1821      	adds	r1, r4, r0
 80191cc:	428b      	cmp	r3, r1
 80191ce:	bf04      	itt	eq
 80191d0:	6819      	ldreq	r1, [r3, #0]
 80191d2:	685b      	ldreq	r3, [r3, #4]
 80191d4:	6063      	str	r3, [r4, #4]
 80191d6:	bf04      	itt	eq
 80191d8:	1809      	addeq	r1, r1, r0
 80191da:	6021      	streq	r1, [r4, #0]
 80191dc:	6054      	str	r4, [r2, #4]
 80191de:	e7ca      	b.n	8019176 <_free_r+0x22>
 80191e0:	bd38      	pop	{r3, r4, r5, pc}
 80191e2:	bf00      	nop
 80191e4:	24041714 	.word	0x24041714

080191e8 <_malloc_usable_size_r>:
 80191e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80191ec:	1f18      	subs	r0, r3, #4
 80191ee:	2b00      	cmp	r3, #0
 80191f0:	bfbc      	itt	lt
 80191f2:	580b      	ldrlt	r3, [r1, r0]
 80191f4:	18c0      	addlt	r0, r0, r3
 80191f6:	4770      	bx	lr

080191f8 <__ssputs_r>:
 80191f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80191fc:	688e      	ldr	r6, [r1, #8]
 80191fe:	461f      	mov	r7, r3
 8019200:	42be      	cmp	r6, r7
 8019202:	680b      	ldr	r3, [r1, #0]
 8019204:	4682      	mov	sl, r0
 8019206:	460c      	mov	r4, r1
 8019208:	4690      	mov	r8, r2
 801920a:	d82d      	bhi.n	8019268 <__ssputs_r+0x70>
 801920c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019210:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019214:	d026      	beq.n	8019264 <__ssputs_r+0x6c>
 8019216:	6965      	ldr	r5, [r4, #20]
 8019218:	6909      	ldr	r1, [r1, #16]
 801921a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801921e:	eba3 0901 	sub.w	r9, r3, r1
 8019222:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019226:	1c7b      	adds	r3, r7, #1
 8019228:	444b      	add	r3, r9
 801922a:	106d      	asrs	r5, r5, #1
 801922c:	429d      	cmp	r5, r3
 801922e:	bf38      	it	cc
 8019230:	461d      	movcc	r5, r3
 8019232:	0553      	lsls	r3, r2, #21
 8019234:	d527      	bpl.n	8019286 <__ssputs_r+0x8e>
 8019236:	4629      	mov	r1, r5
 8019238:	f7ff fe0e 	bl	8018e58 <_malloc_r>
 801923c:	4606      	mov	r6, r0
 801923e:	b360      	cbz	r0, 801929a <__ssputs_r+0xa2>
 8019240:	6921      	ldr	r1, [r4, #16]
 8019242:	464a      	mov	r2, r9
 8019244:	f7ff ff78 	bl	8019138 <memcpy>
 8019248:	89a3      	ldrh	r3, [r4, #12]
 801924a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801924e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019252:	81a3      	strh	r3, [r4, #12]
 8019254:	6126      	str	r6, [r4, #16]
 8019256:	6165      	str	r5, [r4, #20]
 8019258:	444e      	add	r6, r9
 801925a:	eba5 0509 	sub.w	r5, r5, r9
 801925e:	6026      	str	r6, [r4, #0]
 8019260:	60a5      	str	r5, [r4, #8]
 8019262:	463e      	mov	r6, r7
 8019264:	42be      	cmp	r6, r7
 8019266:	d900      	bls.n	801926a <__ssputs_r+0x72>
 8019268:	463e      	mov	r6, r7
 801926a:	6820      	ldr	r0, [r4, #0]
 801926c:	4632      	mov	r2, r6
 801926e:	4641      	mov	r1, r8
 8019270:	f7ff ff04 	bl	801907c <memmove>
 8019274:	68a3      	ldr	r3, [r4, #8]
 8019276:	1b9b      	subs	r3, r3, r6
 8019278:	60a3      	str	r3, [r4, #8]
 801927a:	6823      	ldr	r3, [r4, #0]
 801927c:	4433      	add	r3, r6
 801927e:	6023      	str	r3, [r4, #0]
 8019280:	2000      	movs	r0, #0
 8019282:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019286:	462a      	mov	r2, r5
 8019288:	f7ff fe72 	bl	8018f70 <_realloc_r>
 801928c:	4606      	mov	r6, r0
 801928e:	2800      	cmp	r0, #0
 8019290:	d1e0      	bne.n	8019254 <__ssputs_r+0x5c>
 8019292:	6921      	ldr	r1, [r4, #16]
 8019294:	4650      	mov	r0, sl
 8019296:	f7ff ff5d 	bl	8019154 <_free_r>
 801929a:	230c      	movs	r3, #12
 801929c:	f8ca 3000 	str.w	r3, [sl]
 80192a0:	89a3      	ldrh	r3, [r4, #12]
 80192a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80192a6:	81a3      	strh	r3, [r4, #12]
 80192a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80192ac:	e7e9      	b.n	8019282 <__ssputs_r+0x8a>
	...

080192b0 <_svfiprintf_r>:
 80192b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192b4:	4698      	mov	r8, r3
 80192b6:	898b      	ldrh	r3, [r1, #12]
 80192b8:	061b      	lsls	r3, r3, #24
 80192ba:	b09d      	sub	sp, #116	@ 0x74
 80192bc:	4607      	mov	r7, r0
 80192be:	460d      	mov	r5, r1
 80192c0:	4614      	mov	r4, r2
 80192c2:	d510      	bpl.n	80192e6 <_svfiprintf_r+0x36>
 80192c4:	690b      	ldr	r3, [r1, #16]
 80192c6:	b973      	cbnz	r3, 80192e6 <_svfiprintf_r+0x36>
 80192c8:	2140      	movs	r1, #64	@ 0x40
 80192ca:	f7ff fdc5 	bl	8018e58 <_malloc_r>
 80192ce:	6028      	str	r0, [r5, #0]
 80192d0:	6128      	str	r0, [r5, #16]
 80192d2:	b930      	cbnz	r0, 80192e2 <_svfiprintf_r+0x32>
 80192d4:	230c      	movs	r3, #12
 80192d6:	603b      	str	r3, [r7, #0]
 80192d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80192dc:	b01d      	add	sp, #116	@ 0x74
 80192de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80192e2:	2340      	movs	r3, #64	@ 0x40
 80192e4:	616b      	str	r3, [r5, #20]
 80192e6:	2300      	movs	r3, #0
 80192e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80192ea:	2320      	movs	r3, #32
 80192ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80192f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80192f4:	2330      	movs	r3, #48	@ 0x30
 80192f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019494 <_svfiprintf_r+0x1e4>
 80192fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80192fe:	f04f 0901 	mov.w	r9, #1
 8019302:	4623      	mov	r3, r4
 8019304:	469a      	mov	sl, r3
 8019306:	f813 2b01 	ldrb.w	r2, [r3], #1
 801930a:	b10a      	cbz	r2, 8019310 <_svfiprintf_r+0x60>
 801930c:	2a25      	cmp	r2, #37	@ 0x25
 801930e:	d1f9      	bne.n	8019304 <_svfiprintf_r+0x54>
 8019310:	ebba 0b04 	subs.w	fp, sl, r4
 8019314:	d00b      	beq.n	801932e <_svfiprintf_r+0x7e>
 8019316:	465b      	mov	r3, fp
 8019318:	4622      	mov	r2, r4
 801931a:	4629      	mov	r1, r5
 801931c:	4638      	mov	r0, r7
 801931e:	f7ff ff6b 	bl	80191f8 <__ssputs_r>
 8019322:	3001      	adds	r0, #1
 8019324:	f000 80a7 	beq.w	8019476 <_svfiprintf_r+0x1c6>
 8019328:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801932a:	445a      	add	r2, fp
 801932c:	9209      	str	r2, [sp, #36]	@ 0x24
 801932e:	f89a 3000 	ldrb.w	r3, [sl]
 8019332:	2b00      	cmp	r3, #0
 8019334:	f000 809f 	beq.w	8019476 <_svfiprintf_r+0x1c6>
 8019338:	2300      	movs	r3, #0
 801933a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801933e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019342:	f10a 0a01 	add.w	sl, sl, #1
 8019346:	9304      	str	r3, [sp, #16]
 8019348:	9307      	str	r3, [sp, #28]
 801934a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801934e:	931a      	str	r3, [sp, #104]	@ 0x68
 8019350:	4654      	mov	r4, sl
 8019352:	2205      	movs	r2, #5
 8019354:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019358:	484e      	ldr	r0, [pc, #312]	@ (8019494 <_svfiprintf_r+0x1e4>)
 801935a:	f7e6 ffd9 	bl	8000310 <memchr>
 801935e:	9a04      	ldr	r2, [sp, #16]
 8019360:	b9d8      	cbnz	r0, 801939a <_svfiprintf_r+0xea>
 8019362:	06d0      	lsls	r0, r2, #27
 8019364:	bf44      	itt	mi
 8019366:	2320      	movmi	r3, #32
 8019368:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801936c:	0711      	lsls	r1, r2, #28
 801936e:	bf44      	itt	mi
 8019370:	232b      	movmi	r3, #43	@ 0x2b
 8019372:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019376:	f89a 3000 	ldrb.w	r3, [sl]
 801937a:	2b2a      	cmp	r3, #42	@ 0x2a
 801937c:	d015      	beq.n	80193aa <_svfiprintf_r+0xfa>
 801937e:	9a07      	ldr	r2, [sp, #28]
 8019380:	4654      	mov	r4, sl
 8019382:	2000      	movs	r0, #0
 8019384:	f04f 0c0a 	mov.w	ip, #10
 8019388:	4621      	mov	r1, r4
 801938a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801938e:	3b30      	subs	r3, #48	@ 0x30
 8019390:	2b09      	cmp	r3, #9
 8019392:	d94b      	bls.n	801942c <_svfiprintf_r+0x17c>
 8019394:	b1b0      	cbz	r0, 80193c4 <_svfiprintf_r+0x114>
 8019396:	9207      	str	r2, [sp, #28]
 8019398:	e014      	b.n	80193c4 <_svfiprintf_r+0x114>
 801939a:	eba0 0308 	sub.w	r3, r0, r8
 801939e:	fa09 f303 	lsl.w	r3, r9, r3
 80193a2:	4313      	orrs	r3, r2
 80193a4:	9304      	str	r3, [sp, #16]
 80193a6:	46a2      	mov	sl, r4
 80193a8:	e7d2      	b.n	8019350 <_svfiprintf_r+0xa0>
 80193aa:	9b03      	ldr	r3, [sp, #12]
 80193ac:	1d19      	adds	r1, r3, #4
 80193ae:	681b      	ldr	r3, [r3, #0]
 80193b0:	9103      	str	r1, [sp, #12]
 80193b2:	2b00      	cmp	r3, #0
 80193b4:	bfbb      	ittet	lt
 80193b6:	425b      	neglt	r3, r3
 80193b8:	f042 0202 	orrlt.w	r2, r2, #2
 80193bc:	9307      	strge	r3, [sp, #28]
 80193be:	9307      	strlt	r3, [sp, #28]
 80193c0:	bfb8      	it	lt
 80193c2:	9204      	strlt	r2, [sp, #16]
 80193c4:	7823      	ldrb	r3, [r4, #0]
 80193c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80193c8:	d10a      	bne.n	80193e0 <_svfiprintf_r+0x130>
 80193ca:	7863      	ldrb	r3, [r4, #1]
 80193cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80193ce:	d132      	bne.n	8019436 <_svfiprintf_r+0x186>
 80193d0:	9b03      	ldr	r3, [sp, #12]
 80193d2:	1d1a      	adds	r2, r3, #4
 80193d4:	681b      	ldr	r3, [r3, #0]
 80193d6:	9203      	str	r2, [sp, #12]
 80193d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80193dc:	3402      	adds	r4, #2
 80193de:	9305      	str	r3, [sp, #20]
 80193e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80194a4 <_svfiprintf_r+0x1f4>
 80193e4:	7821      	ldrb	r1, [r4, #0]
 80193e6:	2203      	movs	r2, #3
 80193e8:	4650      	mov	r0, sl
 80193ea:	f7e6 ff91 	bl	8000310 <memchr>
 80193ee:	b138      	cbz	r0, 8019400 <_svfiprintf_r+0x150>
 80193f0:	9b04      	ldr	r3, [sp, #16]
 80193f2:	eba0 000a 	sub.w	r0, r0, sl
 80193f6:	2240      	movs	r2, #64	@ 0x40
 80193f8:	4082      	lsls	r2, r0
 80193fa:	4313      	orrs	r3, r2
 80193fc:	3401      	adds	r4, #1
 80193fe:	9304      	str	r3, [sp, #16]
 8019400:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019404:	4824      	ldr	r0, [pc, #144]	@ (8019498 <_svfiprintf_r+0x1e8>)
 8019406:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801940a:	2206      	movs	r2, #6
 801940c:	f7e6 ff80 	bl	8000310 <memchr>
 8019410:	2800      	cmp	r0, #0
 8019412:	d036      	beq.n	8019482 <_svfiprintf_r+0x1d2>
 8019414:	4b21      	ldr	r3, [pc, #132]	@ (801949c <_svfiprintf_r+0x1ec>)
 8019416:	bb1b      	cbnz	r3, 8019460 <_svfiprintf_r+0x1b0>
 8019418:	9b03      	ldr	r3, [sp, #12]
 801941a:	3307      	adds	r3, #7
 801941c:	f023 0307 	bic.w	r3, r3, #7
 8019420:	3308      	adds	r3, #8
 8019422:	9303      	str	r3, [sp, #12]
 8019424:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019426:	4433      	add	r3, r6
 8019428:	9309      	str	r3, [sp, #36]	@ 0x24
 801942a:	e76a      	b.n	8019302 <_svfiprintf_r+0x52>
 801942c:	fb0c 3202 	mla	r2, ip, r2, r3
 8019430:	460c      	mov	r4, r1
 8019432:	2001      	movs	r0, #1
 8019434:	e7a8      	b.n	8019388 <_svfiprintf_r+0xd8>
 8019436:	2300      	movs	r3, #0
 8019438:	3401      	adds	r4, #1
 801943a:	9305      	str	r3, [sp, #20]
 801943c:	4619      	mov	r1, r3
 801943e:	f04f 0c0a 	mov.w	ip, #10
 8019442:	4620      	mov	r0, r4
 8019444:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019448:	3a30      	subs	r2, #48	@ 0x30
 801944a:	2a09      	cmp	r2, #9
 801944c:	d903      	bls.n	8019456 <_svfiprintf_r+0x1a6>
 801944e:	2b00      	cmp	r3, #0
 8019450:	d0c6      	beq.n	80193e0 <_svfiprintf_r+0x130>
 8019452:	9105      	str	r1, [sp, #20]
 8019454:	e7c4      	b.n	80193e0 <_svfiprintf_r+0x130>
 8019456:	fb0c 2101 	mla	r1, ip, r1, r2
 801945a:	4604      	mov	r4, r0
 801945c:	2301      	movs	r3, #1
 801945e:	e7f0      	b.n	8019442 <_svfiprintf_r+0x192>
 8019460:	ab03      	add	r3, sp, #12
 8019462:	9300      	str	r3, [sp, #0]
 8019464:	462a      	mov	r2, r5
 8019466:	4b0e      	ldr	r3, [pc, #56]	@ (80194a0 <_svfiprintf_r+0x1f0>)
 8019468:	a904      	add	r1, sp, #16
 801946a:	4638      	mov	r0, r7
 801946c:	f3af 8000 	nop.w
 8019470:	1c42      	adds	r2, r0, #1
 8019472:	4606      	mov	r6, r0
 8019474:	d1d6      	bne.n	8019424 <_svfiprintf_r+0x174>
 8019476:	89ab      	ldrh	r3, [r5, #12]
 8019478:	065b      	lsls	r3, r3, #25
 801947a:	f53f af2d 	bmi.w	80192d8 <_svfiprintf_r+0x28>
 801947e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019480:	e72c      	b.n	80192dc <_svfiprintf_r+0x2c>
 8019482:	ab03      	add	r3, sp, #12
 8019484:	9300      	str	r3, [sp, #0]
 8019486:	462a      	mov	r2, r5
 8019488:	4b05      	ldr	r3, [pc, #20]	@ (80194a0 <_svfiprintf_r+0x1f0>)
 801948a:	a904      	add	r1, sp, #16
 801948c:	4638      	mov	r0, r7
 801948e:	f000 f879 	bl	8019584 <_printf_i>
 8019492:	e7ed      	b.n	8019470 <_svfiprintf_r+0x1c0>
 8019494:	080a2f40 	.word	0x080a2f40
 8019498:	080a2f4a 	.word	0x080a2f4a
 801949c:	00000000 	.word	0x00000000
 80194a0:	080191f9 	.word	0x080191f9
 80194a4:	080a2f46 	.word	0x080a2f46

080194a8 <_printf_common>:
 80194a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80194ac:	4616      	mov	r6, r2
 80194ae:	4698      	mov	r8, r3
 80194b0:	688a      	ldr	r2, [r1, #8]
 80194b2:	690b      	ldr	r3, [r1, #16]
 80194b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80194b8:	4293      	cmp	r3, r2
 80194ba:	bfb8      	it	lt
 80194bc:	4613      	movlt	r3, r2
 80194be:	6033      	str	r3, [r6, #0]
 80194c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80194c4:	4607      	mov	r7, r0
 80194c6:	460c      	mov	r4, r1
 80194c8:	b10a      	cbz	r2, 80194ce <_printf_common+0x26>
 80194ca:	3301      	adds	r3, #1
 80194cc:	6033      	str	r3, [r6, #0]
 80194ce:	6823      	ldr	r3, [r4, #0]
 80194d0:	0699      	lsls	r1, r3, #26
 80194d2:	bf42      	ittt	mi
 80194d4:	6833      	ldrmi	r3, [r6, #0]
 80194d6:	3302      	addmi	r3, #2
 80194d8:	6033      	strmi	r3, [r6, #0]
 80194da:	6825      	ldr	r5, [r4, #0]
 80194dc:	f015 0506 	ands.w	r5, r5, #6
 80194e0:	d106      	bne.n	80194f0 <_printf_common+0x48>
 80194e2:	f104 0a19 	add.w	sl, r4, #25
 80194e6:	68e3      	ldr	r3, [r4, #12]
 80194e8:	6832      	ldr	r2, [r6, #0]
 80194ea:	1a9b      	subs	r3, r3, r2
 80194ec:	42ab      	cmp	r3, r5
 80194ee:	dc26      	bgt.n	801953e <_printf_common+0x96>
 80194f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80194f4:	6822      	ldr	r2, [r4, #0]
 80194f6:	3b00      	subs	r3, #0
 80194f8:	bf18      	it	ne
 80194fa:	2301      	movne	r3, #1
 80194fc:	0692      	lsls	r2, r2, #26
 80194fe:	d42b      	bmi.n	8019558 <_printf_common+0xb0>
 8019500:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019504:	4641      	mov	r1, r8
 8019506:	4638      	mov	r0, r7
 8019508:	47c8      	blx	r9
 801950a:	3001      	adds	r0, #1
 801950c:	d01e      	beq.n	801954c <_printf_common+0xa4>
 801950e:	6823      	ldr	r3, [r4, #0]
 8019510:	6922      	ldr	r2, [r4, #16]
 8019512:	f003 0306 	and.w	r3, r3, #6
 8019516:	2b04      	cmp	r3, #4
 8019518:	bf02      	ittt	eq
 801951a:	68e5      	ldreq	r5, [r4, #12]
 801951c:	6833      	ldreq	r3, [r6, #0]
 801951e:	1aed      	subeq	r5, r5, r3
 8019520:	68a3      	ldr	r3, [r4, #8]
 8019522:	bf0c      	ite	eq
 8019524:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019528:	2500      	movne	r5, #0
 801952a:	4293      	cmp	r3, r2
 801952c:	bfc4      	itt	gt
 801952e:	1a9b      	subgt	r3, r3, r2
 8019530:	18ed      	addgt	r5, r5, r3
 8019532:	2600      	movs	r6, #0
 8019534:	341a      	adds	r4, #26
 8019536:	42b5      	cmp	r5, r6
 8019538:	d11a      	bne.n	8019570 <_printf_common+0xc8>
 801953a:	2000      	movs	r0, #0
 801953c:	e008      	b.n	8019550 <_printf_common+0xa8>
 801953e:	2301      	movs	r3, #1
 8019540:	4652      	mov	r2, sl
 8019542:	4641      	mov	r1, r8
 8019544:	4638      	mov	r0, r7
 8019546:	47c8      	blx	r9
 8019548:	3001      	adds	r0, #1
 801954a:	d103      	bne.n	8019554 <_printf_common+0xac>
 801954c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019554:	3501      	adds	r5, #1
 8019556:	e7c6      	b.n	80194e6 <_printf_common+0x3e>
 8019558:	18e1      	adds	r1, r4, r3
 801955a:	1c5a      	adds	r2, r3, #1
 801955c:	2030      	movs	r0, #48	@ 0x30
 801955e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019562:	4422      	add	r2, r4
 8019564:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019568:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801956c:	3302      	adds	r3, #2
 801956e:	e7c7      	b.n	8019500 <_printf_common+0x58>
 8019570:	2301      	movs	r3, #1
 8019572:	4622      	mov	r2, r4
 8019574:	4641      	mov	r1, r8
 8019576:	4638      	mov	r0, r7
 8019578:	47c8      	blx	r9
 801957a:	3001      	adds	r0, #1
 801957c:	d0e6      	beq.n	801954c <_printf_common+0xa4>
 801957e:	3601      	adds	r6, #1
 8019580:	e7d9      	b.n	8019536 <_printf_common+0x8e>
	...

08019584 <_printf_i>:
 8019584:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019588:	7e0f      	ldrb	r7, [r1, #24]
 801958a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801958c:	2f78      	cmp	r7, #120	@ 0x78
 801958e:	4691      	mov	r9, r2
 8019590:	4680      	mov	r8, r0
 8019592:	460c      	mov	r4, r1
 8019594:	469a      	mov	sl, r3
 8019596:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801959a:	d807      	bhi.n	80195ac <_printf_i+0x28>
 801959c:	2f62      	cmp	r7, #98	@ 0x62
 801959e:	d80a      	bhi.n	80195b6 <_printf_i+0x32>
 80195a0:	2f00      	cmp	r7, #0
 80195a2:	f000 80d1 	beq.w	8019748 <_printf_i+0x1c4>
 80195a6:	2f58      	cmp	r7, #88	@ 0x58
 80195a8:	f000 80b8 	beq.w	801971c <_printf_i+0x198>
 80195ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80195b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80195b4:	e03a      	b.n	801962c <_printf_i+0xa8>
 80195b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80195ba:	2b15      	cmp	r3, #21
 80195bc:	d8f6      	bhi.n	80195ac <_printf_i+0x28>
 80195be:	a101      	add	r1, pc, #4	@ (adr r1, 80195c4 <_printf_i+0x40>)
 80195c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80195c4:	0801961d 	.word	0x0801961d
 80195c8:	08019631 	.word	0x08019631
 80195cc:	080195ad 	.word	0x080195ad
 80195d0:	080195ad 	.word	0x080195ad
 80195d4:	080195ad 	.word	0x080195ad
 80195d8:	080195ad 	.word	0x080195ad
 80195dc:	08019631 	.word	0x08019631
 80195e0:	080195ad 	.word	0x080195ad
 80195e4:	080195ad 	.word	0x080195ad
 80195e8:	080195ad 	.word	0x080195ad
 80195ec:	080195ad 	.word	0x080195ad
 80195f0:	0801972f 	.word	0x0801972f
 80195f4:	0801965b 	.word	0x0801965b
 80195f8:	080196e9 	.word	0x080196e9
 80195fc:	080195ad 	.word	0x080195ad
 8019600:	080195ad 	.word	0x080195ad
 8019604:	08019751 	.word	0x08019751
 8019608:	080195ad 	.word	0x080195ad
 801960c:	0801965b 	.word	0x0801965b
 8019610:	080195ad 	.word	0x080195ad
 8019614:	080195ad 	.word	0x080195ad
 8019618:	080196f1 	.word	0x080196f1
 801961c:	6833      	ldr	r3, [r6, #0]
 801961e:	1d1a      	adds	r2, r3, #4
 8019620:	681b      	ldr	r3, [r3, #0]
 8019622:	6032      	str	r2, [r6, #0]
 8019624:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019628:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801962c:	2301      	movs	r3, #1
 801962e:	e09c      	b.n	801976a <_printf_i+0x1e6>
 8019630:	6833      	ldr	r3, [r6, #0]
 8019632:	6820      	ldr	r0, [r4, #0]
 8019634:	1d19      	adds	r1, r3, #4
 8019636:	6031      	str	r1, [r6, #0]
 8019638:	0606      	lsls	r6, r0, #24
 801963a:	d501      	bpl.n	8019640 <_printf_i+0xbc>
 801963c:	681d      	ldr	r5, [r3, #0]
 801963e:	e003      	b.n	8019648 <_printf_i+0xc4>
 8019640:	0645      	lsls	r5, r0, #25
 8019642:	d5fb      	bpl.n	801963c <_printf_i+0xb8>
 8019644:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019648:	2d00      	cmp	r5, #0
 801964a:	da03      	bge.n	8019654 <_printf_i+0xd0>
 801964c:	232d      	movs	r3, #45	@ 0x2d
 801964e:	426d      	negs	r5, r5
 8019650:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019654:	4858      	ldr	r0, [pc, #352]	@ (80197b8 <_printf_i+0x234>)
 8019656:	230a      	movs	r3, #10
 8019658:	e011      	b.n	801967e <_printf_i+0xfa>
 801965a:	6821      	ldr	r1, [r4, #0]
 801965c:	6833      	ldr	r3, [r6, #0]
 801965e:	0608      	lsls	r0, r1, #24
 8019660:	f853 5b04 	ldr.w	r5, [r3], #4
 8019664:	d402      	bmi.n	801966c <_printf_i+0xe8>
 8019666:	0649      	lsls	r1, r1, #25
 8019668:	bf48      	it	mi
 801966a:	b2ad      	uxthmi	r5, r5
 801966c:	2f6f      	cmp	r7, #111	@ 0x6f
 801966e:	4852      	ldr	r0, [pc, #328]	@ (80197b8 <_printf_i+0x234>)
 8019670:	6033      	str	r3, [r6, #0]
 8019672:	bf14      	ite	ne
 8019674:	230a      	movne	r3, #10
 8019676:	2308      	moveq	r3, #8
 8019678:	2100      	movs	r1, #0
 801967a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801967e:	6866      	ldr	r6, [r4, #4]
 8019680:	60a6      	str	r6, [r4, #8]
 8019682:	2e00      	cmp	r6, #0
 8019684:	db05      	blt.n	8019692 <_printf_i+0x10e>
 8019686:	6821      	ldr	r1, [r4, #0]
 8019688:	432e      	orrs	r6, r5
 801968a:	f021 0104 	bic.w	r1, r1, #4
 801968e:	6021      	str	r1, [r4, #0]
 8019690:	d04b      	beq.n	801972a <_printf_i+0x1a6>
 8019692:	4616      	mov	r6, r2
 8019694:	fbb5 f1f3 	udiv	r1, r5, r3
 8019698:	fb03 5711 	mls	r7, r3, r1, r5
 801969c:	5dc7      	ldrb	r7, [r0, r7]
 801969e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80196a2:	462f      	mov	r7, r5
 80196a4:	42bb      	cmp	r3, r7
 80196a6:	460d      	mov	r5, r1
 80196a8:	d9f4      	bls.n	8019694 <_printf_i+0x110>
 80196aa:	2b08      	cmp	r3, #8
 80196ac:	d10b      	bne.n	80196c6 <_printf_i+0x142>
 80196ae:	6823      	ldr	r3, [r4, #0]
 80196b0:	07df      	lsls	r7, r3, #31
 80196b2:	d508      	bpl.n	80196c6 <_printf_i+0x142>
 80196b4:	6923      	ldr	r3, [r4, #16]
 80196b6:	6861      	ldr	r1, [r4, #4]
 80196b8:	4299      	cmp	r1, r3
 80196ba:	bfde      	ittt	le
 80196bc:	2330      	movle	r3, #48	@ 0x30
 80196be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80196c2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80196c6:	1b92      	subs	r2, r2, r6
 80196c8:	6122      	str	r2, [r4, #16]
 80196ca:	f8cd a000 	str.w	sl, [sp]
 80196ce:	464b      	mov	r3, r9
 80196d0:	aa03      	add	r2, sp, #12
 80196d2:	4621      	mov	r1, r4
 80196d4:	4640      	mov	r0, r8
 80196d6:	f7ff fee7 	bl	80194a8 <_printf_common>
 80196da:	3001      	adds	r0, #1
 80196dc:	d14a      	bne.n	8019774 <_printf_i+0x1f0>
 80196de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80196e2:	b004      	add	sp, #16
 80196e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80196e8:	6823      	ldr	r3, [r4, #0]
 80196ea:	f043 0320 	orr.w	r3, r3, #32
 80196ee:	6023      	str	r3, [r4, #0]
 80196f0:	4832      	ldr	r0, [pc, #200]	@ (80197bc <_printf_i+0x238>)
 80196f2:	2778      	movs	r7, #120	@ 0x78
 80196f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80196f8:	6823      	ldr	r3, [r4, #0]
 80196fa:	6831      	ldr	r1, [r6, #0]
 80196fc:	061f      	lsls	r7, r3, #24
 80196fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8019702:	d402      	bmi.n	801970a <_printf_i+0x186>
 8019704:	065f      	lsls	r7, r3, #25
 8019706:	bf48      	it	mi
 8019708:	b2ad      	uxthmi	r5, r5
 801970a:	6031      	str	r1, [r6, #0]
 801970c:	07d9      	lsls	r1, r3, #31
 801970e:	bf44      	itt	mi
 8019710:	f043 0320 	orrmi.w	r3, r3, #32
 8019714:	6023      	strmi	r3, [r4, #0]
 8019716:	b11d      	cbz	r5, 8019720 <_printf_i+0x19c>
 8019718:	2310      	movs	r3, #16
 801971a:	e7ad      	b.n	8019678 <_printf_i+0xf4>
 801971c:	4826      	ldr	r0, [pc, #152]	@ (80197b8 <_printf_i+0x234>)
 801971e:	e7e9      	b.n	80196f4 <_printf_i+0x170>
 8019720:	6823      	ldr	r3, [r4, #0]
 8019722:	f023 0320 	bic.w	r3, r3, #32
 8019726:	6023      	str	r3, [r4, #0]
 8019728:	e7f6      	b.n	8019718 <_printf_i+0x194>
 801972a:	4616      	mov	r6, r2
 801972c:	e7bd      	b.n	80196aa <_printf_i+0x126>
 801972e:	6833      	ldr	r3, [r6, #0]
 8019730:	6825      	ldr	r5, [r4, #0]
 8019732:	6961      	ldr	r1, [r4, #20]
 8019734:	1d18      	adds	r0, r3, #4
 8019736:	6030      	str	r0, [r6, #0]
 8019738:	062e      	lsls	r6, r5, #24
 801973a:	681b      	ldr	r3, [r3, #0]
 801973c:	d501      	bpl.n	8019742 <_printf_i+0x1be>
 801973e:	6019      	str	r1, [r3, #0]
 8019740:	e002      	b.n	8019748 <_printf_i+0x1c4>
 8019742:	0668      	lsls	r0, r5, #25
 8019744:	d5fb      	bpl.n	801973e <_printf_i+0x1ba>
 8019746:	8019      	strh	r1, [r3, #0]
 8019748:	2300      	movs	r3, #0
 801974a:	6123      	str	r3, [r4, #16]
 801974c:	4616      	mov	r6, r2
 801974e:	e7bc      	b.n	80196ca <_printf_i+0x146>
 8019750:	6833      	ldr	r3, [r6, #0]
 8019752:	1d1a      	adds	r2, r3, #4
 8019754:	6032      	str	r2, [r6, #0]
 8019756:	681e      	ldr	r6, [r3, #0]
 8019758:	6862      	ldr	r2, [r4, #4]
 801975a:	2100      	movs	r1, #0
 801975c:	4630      	mov	r0, r6
 801975e:	f7e6 fdd7 	bl	8000310 <memchr>
 8019762:	b108      	cbz	r0, 8019768 <_printf_i+0x1e4>
 8019764:	1b80      	subs	r0, r0, r6
 8019766:	6060      	str	r0, [r4, #4]
 8019768:	6863      	ldr	r3, [r4, #4]
 801976a:	6123      	str	r3, [r4, #16]
 801976c:	2300      	movs	r3, #0
 801976e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019772:	e7aa      	b.n	80196ca <_printf_i+0x146>
 8019774:	6923      	ldr	r3, [r4, #16]
 8019776:	4632      	mov	r2, r6
 8019778:	4649      	mov	r1, r9
 801977a:	4640      	mov	r0, r8
 801977c:	47d0      	blx	sl
 801977e:	3001      	adds	r0, #1
 8019780:	d0ad      	beq.n	80196de <_printf_i+0x15a>
 8019782:	6823      	ldr	r3, [r4, #0]
 8019784:	079b      	lsls	r3, r3, #30
 8019786:	d413      	bmi.n	80197b0 <_printf_i+0x22c>
 8019788:	68e0      	ldr	r0, [r4, #12]
 801978a:	9b03      	ldr	r3, [sp, #12]
 801978c:	4298      	cmp	r0, r3
 801978e:	bfb8      	it	lt
 8019790:	4618      	movlt	r0, r3
 8019792:	e7a6      	b.n	80196e2 <_printf_i+0x15e>
 8019794:	2301      	movs	r3, #1
 8019796:	4632      	mov	r2, r6
 8019798:	4649      	mov	r1, r9
 801979a:	4640      	mov	r0, r8
 801979c:	47d0      	blx	sl
 801979e:	3001      	adds	r0, #1
 80197a0:	d09d      	beq.n	80196de <_printf_i+0x15a>
 80197a2:	3501      	adds	r5, #1
 80197a4:	68e3      	ldr	r3, [r4, #12]
 80197a6:	9903      	ldr	r1, [sp, #12]
 80197a8:	1a5b      	subs	r3, r3, r1
 80197aa:	42ab      	cmp	r3, r5
 80197ac:	dcf2      	bgt.n	8019794 <_printf_i+0x210>
 80197ae:	e7eb      	b.n	8019788 <_printf_i+0x204>
 80197b0:	2500      	movs	r5, #0
 80197b2:	f104 0619 	add.w	r6, r4, #25
 80197b6:	e7f5      	b.n	80197a4 <_printf_i+0x220>
 80197b8:	080a2f51 	.word	0x080a2f51
 80197bc:	080a2f62 	.word	0x080a2f62

080197c0 <_init>:
 80197c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80197c2:	bf00      	nop
 80197c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80197c6:	bc08      	pop	{r3}
 80197c8:	469e      	mov	lr, r3
 80197ca:	4770      	bx	lr

080197cc <_fini>:
 80197cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80197ce:	bf00      	nop
 80197d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80197d2:	bc08      	pop	{r3}
 80197d4:	469e      	mov	lr, r3
 80197d6:	4770      	bx	lr
