Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/Flip_Flop/Flip_Flop.srcs/sources_1/new/sr_case.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_case
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/Flip_Flop/Flip_Flop.srcs/sim_1/new/tb_sr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/Flip_Flop/Flip_Flop.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
