Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Thu May 30 06:29:29 2019
| Host             : DESKTOP-65QNE4G running 64-bit major release  (build 9200)
| Command          : report_power -file fp_log_11_52_power_routed.rpt -pb fp_log_11_52_power_summary_routed.pb -rpx fp_log_11_52_power_routed.rpx
| Design           : fp_log_11_52
| Device           : xc7vx690tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 171.006 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 161.718                           |
| Device Static (W)        | 9.288                             |
| Effective TJA (C/W)      | 1.1                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    40.455 |     3544 |       --- |             --- |
|   LUT as Logic |    37.832 |     2499 |    433200 |            0.58 |
|   CARRY4       |     2.623 |      379 |    108300 |            0.35 |
|   Others       |     0.000 |       12 |       --- |             --- |
| Signals        |    42.049 |     5001 |       --- |             --- |
| DSPs           |    25.587 |       34 |      3600 |            0.94 |
| I/O            |    53.627 |      132 |       850 |           15.53 |
| Static Power   |     9.288 |          |           |                 |
| Total          |   171.005 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   116.534 |     108.357 |      8.177 |
| Vccaux    |       1.800 |     4.794 |       4.352 |      0.442 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    25.294 |      25.293 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.278 |       0.000 |      0.278 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| fp_log_11_52        |   161.718 |
|   lzoc1             |     4.857 |
|     recursive.lzoc0 |     4.822 |
|   rr                |    83.728 |
|     lt1             |     1.553 |
|     lt2             |     1.482 |
|     lt3             |     1.292 |
|     lt4             |     1.122 |
|     lt5             |     1.095 |
|     lt6             |     0.764 |
|     lt7             |     0.202 |
|     lt8             |     0.143 |
+---------------------+-----------+


