<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\shen\3-code\ichip-code\final\Linux_Terminal_Code\impl\gwsynthesis\Linux_terminal.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\shen\3-code\ichip-code\final\Linux_Terminal_Code\src\pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 26 20:12:43 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1543</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>778</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000
<td>0.000</td>
<td>55.556</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>85.530(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>25.345</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>n1280_s0/A[0]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.436</td>
</tr>
<tr>
<td>2</td>
<td>25.447</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>n1280_s0/A[2]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.334</td>
</tr>
<tr>
<td>3</td>
<td>25.594</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>n1280_s0/A[4]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.188</td>
</tr>
<tr>
<td>4</td>
<td>25.606</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>n1280_s0/A[1]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.175</td>
</tr>
<tr>
<td>5</td>
<td>25.620</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>n1280_s0/A[3]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.162</td>
</tr>
<tr>
<td>6</td>
<td>26.481</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>cursor_x_5_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.521</td>
</tr>
<tr>
<td>7</td>
<td>26.652</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>cursor_x_3_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.350</td>
</tr>
<tr>
<td>8</td>
<td>26.745</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>cursor_y_1_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.257</td>
</tr>
<tr>
<td>9</td>
<td>26.745</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>cursor_y_2_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.257</td>
</tr>
<tr>
<td>10</td>
<td>26.757</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>cursor_y_0_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.245</td>
</tr>
<tr>
<td>11</td>
<td>26.788</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>cursor_x_1_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.214</td>
</tr>
<tr>
<td>12</td>
<td>26.788</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>cursor_x_2_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.214</td>
</tr>
<tr>
<td>13</td>
<td>26.788</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>cursor_x_6_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.214</td>
</tr>
<tr>
<td>14</td>
<td>26.792</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>cursor_x_0_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.210</td>
</tr>
<tr>
<td>15</td>
<td>26.792</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>cursor_x_4_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.210</td>
</tr>
<tr>
<td>16</td>
<td>26.944</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>cursor_y_4_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.058</td>
</tr>
<tr>
<td>17</td>
<td>27.024</td>
<td>u_driver/cnt_v_2_s0/Q</td>
<td>u_vram/mem_mem_0_0_s/ADB[2]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.979</td>
</tr>
<tr>
<td>18</td>
<td>27.139</td>
<td>u_vram/mem_mem_0_1_s3/DO[0]</td>
<td>cursor_y_3_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.863</td>
</tr>
<tr>
<td>19</td>
<td>27.221</td>
<td>u_driver/cnt_v_2_s0/Q</td>
<td>u_vram/mem_mem_0_1_s/ADB[11]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.782</td>
</tr>
<tr>
<td>20</td>
<td>27.232</td>
<td>n1280_s0/DOUT[1]</td>
<td>u_vram/mem_mem_0_1_s1/ADB[13]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.770</td>
</tr>
<tr>
<td>21</td>
<td>27.263</td>
<td>u_driver/cnt_v_2_s0/Q</td>
<td>u_vram/mem_mem_0_1_s/ADB[3]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.739</td>
</tr>
<tr>
<td>22</td>
<td>27.266</td>
<td>u_driver/cnt_v_2_s0/Q</td>
<td>u_vram/mem_mem_0_1_s/ADB[2]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.736</td>
</tr>
<tr>
<td>23</td>
<td>27.269</td>
<td>u_driver/cnt_v_2_s0/Q</td>
<td>u_vram/mem_mem_0_1_s/ADB[13]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.733</td>
</tr>
<tr>
<td>24</td>
<td>27.274</td>
<td>n1280_s0/DOUT[1]</td>
<td>u_vram/mem_mem_0_1_s2/ADB[13]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.728</td>
</tr>
<tr>
<td>25</td>
<td>27.285</td>
<td>u_driver/cnt_v_2_s0/Q</td>
<td>u_vram/mem_mem_0_1_s/ADB[5]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.717</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.201</td>
<td>write_data_1_s1/Q</td>
<td>u_vram/mem_mem_0_0_s0/DI[1]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>2</td>
<td>0.215</td>
<td>write_data_4_s1/Q</td>
<td>u_vram/mem_mem_0_1_s0/DI[0]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>3</td>
<td>0.215</td>
<td>write_data_5_s1/Q</td>
<td>u_vram/mem_mem_0_1_s0/DI[1]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>4</td>
<td>0.216</td>
<td>write_data_2_s1/Q</td>
<td>u_vram/mem_mem_0_0_s0/DI[2]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>5</td>
<td>0.231</td>
<td>write_data_1_s1/Q</td>
<td>u_vram/mem_mem_0_0_s4/DI[1]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.480</td>
</tr>
<tr>
<td>6</td>
<td>0.339</td>
<td>write_data_6_s1/Q</td>
<td>u_vram/mem_mem_0_1_s0/DI[2]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.588</td>
</tr>
<tr>
<td>7</td>
<td>0.350</td>
<td>write_data_7_s1/Q</td>
<td>u_vram/mem_mem_0_1_s0/DI[3]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>8</td>
<td>0.352</td>
<td>write_data_0_s1/Q</td>
<td>u_vram/mem_mem_0_0_s4/DI[0]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>9</td>
<td>0.353</td>
<td>write_data_0_s1/Q</td>
<td>u_vram/mem_mem_0_0_s0/DI[0]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>10</td>
<td>0.362</td>
<td>write_addr_8_s13/Q</td>
<td>u_vram/mem_mem_0_1_s0/ADA[10]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.480</td>
</tr>
<tr>
<td>11</td>
<td>0.363</td>
<td>write_data_3_s1/Q</td>
<td>u_vram/mem_mem_0_0_s0/DI[3]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>12</td>
<td>0.364</td>
<td>write_data_6_s1/Q</td>
<td>u_vram/mem_mem_0_1_s4/DI[2]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>13</td>
<td>0.368</td>
<td>write_data_6_s1/Q</td>
<td>u_vram/mem_mem_0_1_s/DI[2]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.617</td>
</tr>
<tr>
<td>14</td>
<td>0.370</td>
<td>write_data_5_s1/Q</td>
<td>u_vram/mem_mem_0_1_s/DI[1]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.619</td>
</tr>
<tr>
<td>15</td>
<td>0.380</td>
<td>write_data_2_s1/Q</td>
<td>u_vram/mem_mem_0_0_s4/DI[2]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.629</td>
</tr>
<tr>
<td>16</td>
<td>0.385</td>
<td>write_data_6_s1/Q</td>
<td>u_vram/mem_mem_0_1_s2/DI[2]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.634</td>
</tr>
<tr>
<td>17</td>
<td>0.424</td>
<td>blink_cnt_3_s0/Q</td>
<td>blink_cnt_3_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>18</td>
<td>0.424</td>
<td>blink_cnt_7_s0/Q</td>
<td>blink_cnt_7_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>19</td>
<td>0.424</td>
<td>blink_cnt_9_s0/Q</td>
<td>blink_cnt_9_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>20</td>
<td>0.424</td>
<td>blink_cnt_13_s0/Q</td>
<td>blink_cnt_13_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>21</td>
<td>0.424</td>
<td>blink_cnt_15_s0/Q</td>
<td>blink_cnt_15_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>22</td>
<td>0.424</td>
<td>blink_cnt_19_s0/Q</td>
<td>blink_cnt_19_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>23</td>
<td>0.424</td>
<td>blink_cnt_21_s0/Q</td>
<td>blink_cnt_21_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>u_driver/cnt_v_6_s0/Q</td>
<td>u_driver/cnt_v_6_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>u_driver/cnt_v_8_s0/Q</td>
<td>u_driver/cnt_v_8_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>timer_cnt_27_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>timer_cnt_25_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>timer_cnt_21_s0</td>
</tr>
<tr>
<td>4</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>timer_cnt_13_s0</td>
</tr>
<tr>
<td>5</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>blink_cnt_22_s0</td>
</tr>
<tr>
<td>6</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>process_cnt_5_s1</td>
</tr>
<tr>
<td>7</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_uart/bit_idx_0_s3</td>
</tr>
<tr>
<td>8</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_uart/state_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>process_cnt_6_s1</td>
</tr>
<tr>
<td>10</td>
<td>16.755</td>
<td>17.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_uart/cnt_0_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>n1280_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>12.845</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>cursor_y_4_s7/I0</td>
</tr>
<tr>
<td>13.394</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">cursor_y_4_s7/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>cursor_y_4_s5/I3</td>
</tr>
<tr>
<td>14.020</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">cursor_y_4_s5/F</td>
</tr>
<tr>
<td>14.537</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>n1990_s15/I3</td>
</tr>
<tr>
<td>15.092</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">n1990_s15/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">n1280_s0/A[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>n1280_s0/CLK</td>
</tr>
<tr>
<td>41.093</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>n1280_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.433, 30.018%; route: 5.743, 50.220%; tC2Q: 2.260, 19.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>n1280_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>12.845</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>cursor_y_4_s7/I0</td>
</tr>
<tr>
<td>13.394</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">cursor_y_4_s7/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>cursor_y_4_s5/I3</td>
</tr>
<tr>
<td>14.020</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">cursor_y_4_s5/F</td>
</tr>
<tr>
<td>14.780</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td>n1988_s14/I3</td>
</tr>
<tr>
<td>15.233</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td style=" background: #97FFFF;">n1988_s14/F</td>
</tr>
<tr>
<td>15.646</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">n1280_s0/A[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>n1280_s0/CLK</td>
</tr>
<tr>
<td>41.093</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>n1280_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.331, 29.388%; route: 5.743, 50.672%; tC2Q: 2.260, 19.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>n1280_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>12.845</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>cursor_y_4_s7/I0</td>
</tr>
<tr>
<td>13.394</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">cursor_y_4_s7/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>cursor_y_4_s5/I3</td>
</tr>
<tr>
<td>14.020</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">cursor_y_4_s5/F</td>
</tr>
<tr>
<td>14.288</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>n1986_s16/I3</td>
</tr>
<tr>
<td>14.843</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" background: #97FFFF;">n1986_s16/F</td>
</tr>
<tr>
<td>15.499</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">n1280_s0/A[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>n1280_s0/CLK</td>
</tr>
<tr>
<td>41.093</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>n1280_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.433, 30.685%; route: 5.495, 49.115%; tC2Q: 2.260, 20.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>n1280_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>12.845</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>cursor_y_4_s7/I0</td>
</tr>
<tr>
<td>13.394</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">cursor_y_4_s7/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>cursor_y_4_s5/I3</td>
</tr>
<tr>
<td>14.020</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">cursor_y_4_s5/F</td>
</tr>
<tr>
<td>14.702</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td>n1989_s14/I3</td>
</tr>
<tr>
<td>15.073</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C22[0][B]</td>
<td style=" background: #97FFFF;">n1989_s14/F</td>
</tr>
<tr>
<td>15.487</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">n1280_s0/A[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>n1280_s0/CLK</td>
</tr>
<tr>
<td>41.093</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>n1280_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.249, 29.073%; route: 5.666, 50.703%; tC2Q: 2.260, 20.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.093</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>n1280_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>12.845</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>cursor_y_4_s7/I0</td>
</tr>
<tr>
<td>13.394</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">cursor_y_4_s7/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>cursor_y_4_s5/I3</td>
</tr>
<tr>
<td>14.020</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">cursor_y_4_s5/F</td>
</tr>
<tr>
<td>14.288</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td>n1987_s14/I1</td>
</tr>
<tr>
<td>14.805</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td style=" background: #97FFFF;">n1987_s14/F</td>
</tr>
<tr>
<td>15.473</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">n1280_s0/A[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>n1280_s0/CLK</td>
</tr>
<tr>
<td>41.093</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>n1280_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.395, 30.416%; route: 5.507, 49.337%; tC2Q: 2.260, 20.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cursor_x_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>13.373</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>cursor_x_6_s8/I0</td>
</tr>
<tr>
<td>13.943</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">cursor_x_6_s8/F</td>
</tr>
<tr>
<td>14.833</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td style=" font-weight:bold;">cursor_x_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>cursor_x_5_s1/CLK</td>
</tr>
<tr>
<td>41.313</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>cursor_x_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.446, 23.248%; route: 5.815, 55.272%; tC2Q: 2.260, 21.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cursor_x_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>13.373</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>cursor_x_6_s8/I0</td>
</tr>
<tr>
<td>13.943</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">cursor_x_6_s8/F</td>
</tr>
<tr>
<td>14.662</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" font-weight:bold;">cursor_x_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>cursor_x_3_s1/CLK</td>
</tr>
<tr>
<td>41.313</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C22[0][A]</td>
<td>cursor_x_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.446, 23.632%; route: 5.644, 54.533%; tC2Q: 2.260, 21.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cursor_y_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>12.845</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>cursor_y_4_s7/I0</td>
</tr>
<tr>
<td>13.394</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">cursor_y_4_s7/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>cursor_y_4_s5/I3</td>
</tr>
<tr>
<td>14.029</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">cursor_y_4_s5/F</td>
</tr>
<tr>
<td>14.568</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td style=" font-weight:bold;">cursor_y_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>cursor_y_1_s1/CLK</td>
</tr>
<tr>
<td>41.313</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C22[0][A]</td>
<td>cursor_y_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.887, 28.148%; route: 5.110, 49.818%; tC2Q: 2.260, 22.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cursor_y_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>12.845</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>cursor_y_4_s7/I0</td>
</tr>
<tr>
<td>13.394</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">cursor_y_4_s7/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>cursor_y_4_s5/I3</td>
</tr>
<tr>
<td>14.029</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">cursor_y_4_s5/F</td>
</tr>
<tr>
<td>14.568</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td style=" font-weight:bold;">cursor_y_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>cursor_y_2_s1/CLK</td>
</tr>
<tr>
<td>41.313</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>cursor_y_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.887, 28.148%; route: 5.110, 49.818%; tC2Q: 2.260, 22.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cursor_y_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>12.845</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>cursor_y_4_s7/I0</td>
</tr>
<tr>
<td>13.394</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">cursor_y_4_s7/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>cursor_y_4_s5/I3</td>
</tr>
<tr>
<td>14.029</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">cursor_y_4_s5/F</td>
</tr>
<tr>
<td>14.556</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td style=" font-weight:bold;">cursor_y_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>cursor_y_0_s1/CLK</td>
</tr>
<tr>
<td>41.313</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>cursor_y_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.887, 28.180%; route: 5.098, 49.760%; tC2Q: 2.260, 22.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cursor_x_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>13.373</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>cursor_x_6_s8/I0</td>
</tr>
<tr>
<td>13.943</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">cursor_x_6_s8/F</td>
</tr>
<tr>
<td>14.525</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" font-weight:bold;">cursor_x_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td>cursor_x_1_s1/CLK</td>
</tr>
<tr>
<td>41.313</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C23[0][B]</td>
<td>cursor_x_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.446, 23.948%; route: 5.508, 53.925%; tC2Q: 2.260, 22.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cursor_x_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>13.373</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>cursor_x_6_s8/I0</td>
</tr>
<tr>
<td>13.943</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">cursor_x_6_s8/F</td>
</tr>
<tr>
<td>14.525</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td style=" font-weight:bold;">cursor_x_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>cursor_x_2_s1/CLK</td>
</tr>
<tr>
<td>41.313</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>cursor_x_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.446, 23.948%; route: 5.508, 53.925%; tC2Q: 2.260, 22.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cursor_x_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>13.373</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>cursor_x_6_s8/I0</td>
</tr>
<tr>
<td>13.943</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">cursor_x_6_s8/F</td>
</tr>
<tr>
<td>14.525</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" font-weight:bold;">cursor_x_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>cursor_x_6_s1/CLK</td>
</tr>
<tr>
<td>41.313</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>cursor_x_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.446, 23.948%; route: 5.508, 53.925%; tC2Q: 2.260, 22.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cursor_x_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>13.373</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>cursor_x_6_s8/I0</td>
</tr>
<tr>
<td>13.943</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">cursor_x_6_s8/F</td>
</tr>
<tr>
<td>14.521</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" font-weight:bold;">cursor_x_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>cursor_x_0_s1/CLK</td>
</tr>
<tr>
<td>41.313</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>cursor_x_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.446, 23.957%; route: 5.504, 53.908%; tC2Q: 2.260, 22.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cursor_x_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>13.373</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>cursor_x_6_s8/I0</td>
</tr>
<tr>
<td>13.943</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">cursor_x_6_s8/F</td>
</tr>
<tr>
<td>14.521</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td style=" font-weight:bold;">cursor_x_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>cursor_x_4_s1/CLK</td>
</tr>
<tr>
<td>41.313</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>cursor_x_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.446, 23.957%; route: 5.504, 53.908%; tC2Q: 2.260, 22.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cursor_y_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>12.845</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>cursor_y_4_s7/I0</td>
</tr>
<tr>
<td>13.394</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">cursor_y_4_s7/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>cursor_y_4_s5/I3</td>
</tr>
<tr>
<td>14.029</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">cursor_y_4_s5/F</td>
</tr>
<tr>
<td>14.369</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" font-weight:bold;">cursor_y_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>cursor_y_4_s1/CLK</td>
</tr>
<tr>
<td>41.313</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>cursor_y_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.887, 28.705%; route: 4.911, 48.825%; tC2Q: 2.260, 22.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_driver/cnt_v_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>u_driver/cnt_v_2_s0/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">u_driver/cnt_v_2_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_driver/y_5_s0/I1</td>
</tr>
<tr>
<td>6.316</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_driver/y_5_s0/F</td>
</tr>
<tr>
<td>6.495</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td>u_driver/lcd_de_d_s3/I2</td>
</tr>
<tr>
<td>7.044</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C32[3][A]</td>
<td style=" background: #97FFFF;">u_driver/lcd_de_d_s3/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td>u_driver/lcd_de_d_s/I3</td>
</tr>
<tr>
<td>7.745</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">u_driver/lcd_de_d_s/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>u_driver/y_4_s0/I3</td>
</tr>
<tr>
<td>8.910</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">u_driver/y_4_s0/F</td>
</tr>
<tr>
<td>9.327</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>u_text/add_16_s3/A0[0]</td>
</tr>
<tr>
<td>13.087</td>
<td>3.760</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u_text/add_16_s3/DOUT[0]</td>
</tr>
<tr>
<td>14.290</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_0_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_vram/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>41.314</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>u_vram/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.887, 58.996%; route: 3.860, 38.679%; tC2Q: 0.232, 2.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vram/mem_mem_0_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cursor_y_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[10]</td>
<td>u_vram/mem_mem_0_1_s3/CLKB</td>
</tr>
<tr>
<td>6.571</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s3/DO[0]</td>
</tr>
<tr>
<td>8.067</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n1964_s25/I1</td>
</tr>
<tr>
<td>8.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n1964_s25/F</td>
</tr>
<tr>
<td>9.641</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>n1964_s19/I1</td>
</tr>
<tr>
<td>10.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">n1964_s19/F</td>
</tr>
<tr>
<td>10.750</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>n1964_s16/I2</td>
</tr>
<tr>
<td>11.267</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">n1964_s16/F</td>
</tr>
<tr>
<td>11.680</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>n1964_s15/I2</td>
</tr>
<tr>
<td>12.133</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C17[1][A]</td>
<td style=" background: #97FFFF;">n1964_s15/F</td>
</tr>
<tr>
<td>12.845</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>cursor_y_4_s7/I0</td>
</tr>
<tr>
<td>13.394</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">cursor_y_4_s7/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>cursor_y_4_s5/I3</td>
</tr>
<tr>
<td>14.029</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">cursor_y_4_s5/F</td>
</tr>
<tr>
<td>14.174</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">cursor_y_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>cursor_y_3_s1/CLK</td>
</tr>
<tr>
<td>41.313</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>cursor_y_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.887, 29.271%; route: 4.716, 47.815%; tC2Q: 2.260, 22.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_driver/cnt_v_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>u_driver/cnt_v_2_s0/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">u_driver/cnt_v_2_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_driver/y_5_s0/I1</td>
</tr>
<tr>
<td>6.316</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_driver/y_5_s0/F</td>
</tr>
<tr>
<td>6.495</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td>u_driver/lcd_de_d_s3/I2</td>
</tr>
<tr>
<td>7.044</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C32[3][A]</td>
<td style=" background: #97FFFF;">u_driver/lcd_de_d_s3/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td>u_driver/lcd_de_d_s/I3</td>
</tr>
<tr>
<td>7.745</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">u_driver/lcd_de_d_s/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>u_driver/y_4_s0/I3</td>
</tr>
<tr>
<td>8.910</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">u_driver/y_4_s0/F</td>
</tr>
<tr>
<td>9.327</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>u_text/add_16_s3/A0[0]</td>
</tr>
<tr>
<td>13.087</td>
<td>3.760</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u_text/add_16_s3/DOUT[9]</td>
</tr>
<tr>
<td>14.093</td>
<td>1.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_vram/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>41.314</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_vram/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.887, 60.184%; route: 3.663, 37.444%; tC2Q: 0.232, 2.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1280_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[2][A]</td>
<td>n1280_s0/CLK</td>
</tr>
<tr>
<td>6.531</td>
<td>2.219</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">n1280_s0/DOUT[1]</td>
</tr>
<tr>
<td>7.191</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C21[0][B]</td>
<td>n1303_s1/I0</td>
</tr>
<tr>
<td>7.761</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21[0][B]</td>
<td style=" background: #97FFFF;">n1303_s1/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C21[1][A]</td>
<td>n1302_s/CIN</td>
</tr>
<tr>
<td>7.796</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td style=" background: #97FFFF;">n1302_s/COUT</td>
</tr>
<tr>
<td>7.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C21[1][B]</td>
<td>n1301_s/CIN</td>
</tr>
<tr>
<td>7.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td style=" background: #97FFFF;">n1301_s/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][A]</td>
<td>n1300_s/CIN</td>
</tr>
<tr>
<td>8.302</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C21[2][A]</td>
<td style=" background: #97FFFF;">n1300_s/SUM</td>
</tr>
<tr>
<td>9.459</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>n2294_s7/I0</td>
</tr>
<tr>
<td>9.976</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">n2294_s7/F</td>
</tr>
<tr>
<td>10.493</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td>n2291_s8/I3</td>
</tr>
<tr>
<td>10.955</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R25C23[2][A]</td>
<td style=" background: #97FFFF;">n2291_s8/F</td>
</tr>
<tr>
<td>11.131</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>n2289_s9/I2</td>
</tr>
<tr>
<td>11.502</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">n2289_s9/F</td>
</tr>
<tr>
<td>11.515</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>n2288_s6/I1</td>
</tr>
<tr>
<td>12.064</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R25C22[2][B]</td>
<td style=" background: #97FFFF;">n2288_s6/F</td>
</tr>
<tr>
<td>12.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][B]</td>
<td>n2354_s5/I1</td>
</tr>
<tr>
<td>12.585</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C22[1][B]</td>
<td style=" background: #97FFFF;">n2354_s5/F</td>
</tr>
<tr>
<td>14.082</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s1/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_vram/mem_mem_0_1_s1/CLKB</td>
</tr>
<tr>
<td>41.314</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>u_vram/mem_mem_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.526, 36.094%; route: 4.024, 41.191%; tC2Q: 2.219, 22.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_driver/cnt_v_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>u_driver/cnt_v_2_s0/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">u_driver/cnt_v_2_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_driver/y_5_s0/I1</td>
</tr>
<tr>
<td>6.316</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_driver/y_5_s0/F</td>
</tr>
<tr>
<td>6.495</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td>u_driver/lcd_de_d_s3/I2</td>
</tr>
<tr>
<td>7.044</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C32[3][A]</td>
<td style=" background: #97FFFF;">u_driver/lcd_de_d_s3/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td>u_driver/lcd_de_d_s/I3</td>
</tr>
<tr>
<td>7.745</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">u_driver/lcd_de_d_s/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>u_driver/y_4_s0/I3</td>
</tr>
<tr>
<td>8.910</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">u_driver/y_4_s0/F</td>
</tr>
<tr>
<td>9.327</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>u_text/add_16_s3/A0[0]</td>
</tr>
<tr>
<td>13.087</td>
<td>3.760</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u_text/add_16_s3/DOUT[1]</td>
</tr>
<tr>
<td>14.050</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_vram/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>41.314</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_vram/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.887, 60.448%; route: 3.620, 37.170%; tC2Q: 0.232, 2.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_driver/cnt_v_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>u_driver/cnt_v_2_s0/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">u_driver/cnt_v_2_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_driver/y_5_s0/I1</td>
</tr>
<tr>
<td>6.316</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_driver/y_5_s0/F</td>
</tr>
<tr>
<td>6.495</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td>u_driver/lcd_de_d_s3/I2</td>
</tr>
<tr>
<td>7.044</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C32[3][A]</td>
<td style=" background: #97FFFF;">u_driver/lcd_de_d_s3/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td>u_driver/lcd_de_d_s/I3</td>
</tr>
<tr>
<td>7.745</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">u_driver/lcd_de_d_s/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>u_driver/y_4_s0/I3</td>
</tr>
<tr>
<td>8.910</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">u_driver/y_4_s0/F</td>
</tr>
<tr>
<td>9.327</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>u_text/add_16_s3/A0[0]</td>
</tr>
<tr>
<td>13.087</td>
<td>3.760</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u_text/add_16_s3/DOUT[0]</td>
</tr>
<tr>
<td>14.047</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_vram/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>41.314</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_vram/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.887, 60.467%; route: 3.617, 37.150%; tC2Q: 0.232, 2.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_driver/cnt_v_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>u_driver/cnt_v_2_s0/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">u_driver/cnt_v_2_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_driver/y_5_s0/I1</td>
</tr>
<tr>
<td>6.316</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_driver/y_5_s0/F</td>
</tr>
<tr>
<td>6.495</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td>u_driver/lcd_de_d_s3/I2</td>
</tr>
<tr>
<td>7.044</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C32[3][A]</td>
<td style=" background: #97FFFF;">u_driver/lcd_de_d_s3/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td>u_driver/lcd_de_d_s/I3</td>
</tr>
<tr>
<td>7.745</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">u_driver/lcd_de_d_s/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>u_driver/y_4_s0/I3</td>
</tr>
<tr>
<td>8.910</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">u_driver/y_4_s0/F</td>
</tr>
<tr>
<td>9.327</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>u_text/add_16_s3/A0[0]</td>
</tr>
<tr>
<td>13.087</td>
<td>3.760</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u_text/add_16_s3/DOUT[11]</td>
</tr>
<tr>
<td>14.045</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_vram/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>41.314</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_vram/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.887, 60.484%; route: 3.614, 37.132%; tC2Q: 0.232, 2.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1280_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[2][A]</td>
<td>n1280_s0/CLK</td>
</tr>
<tr>
<td>6.531</td>
<td>2.219</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">n1280_s0/DOUT[1]</td>
</tr>
<tr>
<td>7.191</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C21[0][B]</td>
<td>n1303_s1/I0</td>
</tr>
<tr>
<td>7.761</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21[0][B]</td>
<td style=" background: #97FFFF;">n1303_s1/COUT</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C21[1][A]</td>
<td>n1302_s/CIN</td>
</tr>
<tr>
<td>7.796</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td style=" background: #97FFFF;">n1302_s/COUT</td>
</tr>
<tr>
<td>7.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C21[1][B]</td>
<td>n1301_s/CIN</td>
</tr>
<tr>
<td>7.832</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C21[1][B]</td>
<td style=" background: #97FFFF;">n1301_s/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][A]</td>
<td>n1300_s/CIN</td>
</tr>
<tr>
<td>8.302</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R23C21[2][A]</td>
<td style=" background: #97FFFF;">n1300_s/SUM</td>
</tr>
<tr>
<td>9.459</td>
<td>1.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>n2294_s7/I0</td>
</tr>
<tr>
<td>9.976</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">n2294_s7/F</td>
</tr>
<tr>
<td>10.493</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td>n2291_s8/I3</td>
</tr>
<tr>
<td>10.955</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R25C23[2][A]</td>
<td style=" background: #97FFFF;">n2291_s8/F</td>
</tr>
<tr>
<td>11.131</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[3][B]</td>
<td>n2289_s9/I2</td>
</tr>
<tr>
<td>11.502</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C22[3][B]</td>
<td style=" background: #97FFFF;">n2289_s9/F</td>
</tr>
<tr>
<td>11.515</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>n2288_s6/I1</td>
</tr>
<tr>
<td>12.064</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R25C22[2][B]</td>
<td style=" background: #97FFFF;">n2288_s6/F</td>
</tr>
<tr>
<td>12.242</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[2][B]</td>
<td>n2419_s6/I2</td>
</tr>
<tr>
<td>12.695</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C23[2][B]</td>
<td style=" background: #97FFFF;">n2419_s6/F</td>
</tr>
<tr>
<td>14.040</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s2/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_vram/mem_mem_0_1_s2/CLKB</td>
</tr>
<tr>
<td>41.314</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_vram/mem_mem_0_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.462, 35.591%; route: 4.047, 41.596%; tC2Q: 2.219, 22.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_driver/cnt_v_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.311</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>u_driver/cnt_v_2_s0/CLK</td>
</tr>
<tr>
<td>4.543</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>63</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">u_driver/cnt_v_2_s0/Q</td>
</tr>
<tr>
<td>5.746</td>
<td>1.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][B]</td>
<td>u_driver/y_5_s0/I1</td>
</tr>
<tr>
<td>6.316</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C32[1][B]</td>
<td style=" background: #97FFFF;">u_driver/y_5_s0/F</td>
</tr>
<tr>
<td>6.495</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td>u_driver/lcd_de_d_s3/I2</td>
</tr>
<tr>
<td>7.044</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C32[3][A]</td>
<td style=" background: #97FFFF;">u_driver/lcd_de_d_s3/F</td>
</tr>
<tr>
<td>7.190</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td>u_driver/lcd_de_d_s/I3</td>
</tr>
<tr>
<td>7.745</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R21C32[0][B]</td>
<td style=" background: #97FFFF;">u_driver/lcd_de_d_s/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>u_driver/y_4_s0/I3</td>
</tr>
<tr>
<td>8.910</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">u_driver/y_4_s0/F</td>
</tr>
<tr>
<td>9.327</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[3][A]</td>
<td>u_text/add_16_s3/A0[0]</td>
</tr>
<tr>
<td>13.087</td>
<td>3.760</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[3][A]</td>
<td style=" background: #97FFFF;">u_text/add_16_s3/DOUT[3]</td>
</tr>
<tr>
<td>14.028</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.348</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_vram/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>41.314</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_vram/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.887, 60.585%; route: 3.598, 37.028%; tC2Q: 0.232, 2.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_data_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>write_data_1_s1/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">write_data_1_s1/Q</td>
</tr>
<tr>
<td>4.001</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_0_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram/mem_mem_0_0_s0/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram/mem_mem_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 55.078%; tC2Q: 0.202, 44.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_data_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>write_data_4_s1/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C22[0][A]</td>
<td style=" font-weight:bold;">write_data_4_s1/Q</td>
</tr>
<tr>
<td>4.015</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/mem_mem_0_1_s0/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/mem_mem_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.424%; tC2Q: 0.202, 43.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_data_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>write_data_5_s1/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C22[1][B]</td>
<td style=" font-weight:bold;">write_data_5_s1/Q</td>
</tr>
<tr>
<td>4.015</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/mem_mem_0_1_s0/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/mem_mem_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_data_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>write_data_2_s1/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C22[0][B]</td>
<td style=" font-weight:bold;">write_data_2_s1/Q</td>
</tr>
<tr>
<td>4.016</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_0_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram/mem_mem_0_0_s0/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram/mem_mem_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_data_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>write_data_1_s1/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">write_data_1_s1/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_0_s4/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/mem_mem_0_0_s4/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/mem_mem_0_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 57.910%; tC2Q: 0.202, 42.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_data_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>write_data_6_s1/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C26[1][B]</td>
<td style=" font-weight:bold;">write_data_6_s1/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/mem_mem_0_1_s0/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/mem_mem_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.386, 65.643%; tC2Q: 0.202, 34.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_data_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>write_data_7_s1/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R33C21[0][A]</td>
<td style=" font-weight:bold;">write_data_7_s1/Q</td>
</tr>
<tr>
<td>4.151</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/mem_mem_0_1_s0/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/mem_mem_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.397, 66.304%; tC2Q: 0.202, 33.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_data_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>write_data_0_s1/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">write_data_0_s1/Q</td>
</tr>
<tr>
<td>4.152</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_0_s4/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/mem_mem_0_0_s4/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/mem_mem_0_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.372%; tC2Q: 0.202, 33.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_data_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>write_data_0_s1/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">write_data_0_s1/Q</td>
</tr>
<tr>
<td>4.153</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_0_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram/mem_mem_0_0_s0/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram/mem_mem_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.400, 66.427%; tC2Q: 0.202, 33.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.669</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_addr_8_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>write_addr_8_s13/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R24C24[2][B]</td>
<td style=" font-weight:bold;">write_addr_8_s13/Q</td>
</tr>
<tr>
<td>4.031</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s0/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/mem_mem_0_1_s0/CLKA</td>
</tr>
<tr>
<td>3.669</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/mem_mem_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 57.893%; tC2Q: 0.202, 42.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_data_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>write_data_3_s1/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">write_data_3_s1/Q</td>
</tr>
<tr>
<td>4.163</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_0_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram/mem_mem_0_0_s0/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram/mem_mem_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_data_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>write_data_6_s1/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C26[1][B]</td>
<td style=" font-weight:bold;">write_data_6_s1/Q</td>
</tr>
<tr>
<td>4.164</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s4/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram/mem_mem_0_1_s4/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram/mem_mem_0_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.040%; tC2Q: 0.202, 32.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_data_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>write_data_6_s1/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C26[1][B]</td>
<td style=" font-weight:bold;">write_data_6_s1/Q</td>
</tr>
<tr>
<td>4.169</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_vram/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_vram/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.415, 67.285%; tC2Q: 0.202, 32.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_data_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>write_data_5_s1/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C22[1][B]</td>
<td style=" font-weight:bold;">write_data_5_s1/Q</td>
</tr>
<tr>
<td>4.171</td>
<td>0.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_vram/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_vram/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.417, 67.382%; tC2Q: 0.202, 32.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_data_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>write_data_2_s1/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C22[0][B]</td>
<td style=" font-weight:bold;">write_data_2_s1/Q</td>
</tr>
<tr>
<td>4.181</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_0_s4/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/mem_mem_0_0_s4/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/mem_mem_0_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.427, 67.896%; tC2Q: 0.202, 32.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>write_data_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/mem_mem_0_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td>write_data_6_s1/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C26[1][B]</td>
<td style=" font-weight:bold;">write_data_6_s1/Q</td>
</tr>
<tr>
<td>4.185</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">u_vram/mem_mem_0_1_s2/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_vram/mem_mem_0_1_s2/CLKA</td>
</tr>
<tr>
<td>3.800</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>u_vram/mem_mem_0_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.432, 68.128%; tC2Q: 0.202, 31.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>blink_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">blink_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C27[1][A]</td>
<td>n2610_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">n2610_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" font-weight:bold;">blink_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>blink_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C27[1][A]</td>
<td>blink_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>blink_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">blink_cnt_7_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C28[0][A]</td>
<td>n2606_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" background: #97FFFF;">n2606_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td style=" font-weight:bold;">blink_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>blink_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[0][A]</td>
<td>blink_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>blink_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">blink_cnt_9_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C28[1][A]</td>
<td>n2604_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" background: #97FFFF;">n2604_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">blink_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>blink_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>blink_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>blink_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">blink_cnt_13_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C29[0][A]</td>
<td>n2600_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">n2600_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">blink_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>blink_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>blink_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>blink_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">blink_cnt_15_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td>n2598_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">n2598_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" font-weight:bold;">blink_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>blink_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[1][A]</td>
<td>blink_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>blink_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">blink_cnt_19_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td>n2594_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">n2594_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td style=" font-weight:bold;">blink_cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>blink_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[0][A]</td>
<td>blink_cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>blink_cnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>blink_cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>blink_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">blink_cnt_21_s0/Q</td>
</tr>
<tr>
<td>3.755</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C30[1][A]</td>
<td>n2592_s/I1</td>
</tr>
<tr>
<td>3.987</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td style=" background: #97FFFF;">n2592_s/SUM</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td style=" font-weight:bold;">blink_cnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>blink_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[1][A]</td>
<td>blink_cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_driver/cnt_v_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_driver/cnt_v_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>u_driver/cnt_v_6_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">u_driver/cnt_v_6_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>u_driver/n76_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">u_driver/n76_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">u_driver/cnt_v_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>u_driver/cnt_v_6_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>u_driver/cnt_v_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_driver/cnt_v_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_driver/cnt_v_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>u_driver/cnt_v_8_s0/CLK</td>
</tr>
<tr>
<td>3.753</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C28[1][A]</td>
<td style=" font-weight:bold;">u_driver/cnt_v_8_s0/Q</td>
</tr>
<tr>
<td>3.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>u_driver/n74_s/I1</td>
</tr>
<tr>
<td>3.988</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">u_driver/n74_s/SUM</td>
</tr>
<tr>
<td>3.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" font-weight:bold;">u_driver/cnt_v_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.040</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>173</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>u_driver/cnt_v_8_s0/CLK</td>
</tr>
<tr>
<td>3.562</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>u_driver/cnt_v_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>timer_cnt_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.559</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.833</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>timer_cnt_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.588</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>timer_cnt_27_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>timer_cnt_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.559</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.833</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>timer_cnt_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.588</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>timer_cnt_25_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>timer_cnt_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.559</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.833</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>timer_cnt_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.588</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>timer_cnt_21_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>timer_cnt_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.559</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.833</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>timer_cnt_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.588</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>timer_cnt_13_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>blink_cnt_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.559</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.833</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>blink_cnt_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.588</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>blink_cnt_22_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>process_cnt_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.559</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.833</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>process_cnt_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.588</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>process_cnt_5_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_uart/bit_idx_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.559</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.833</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart/bit_idx_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.588</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart/bit_idx_0_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_uart/state_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.559</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.833</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart/state_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.588</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart/state_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>process_cnt_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.559</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.833</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>process_cnt_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.588</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>process_cnt_6_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_uart/cnt_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.559</td>
<td>2.040</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>22.833</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart/cnt_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.077</td>
<td>2.040</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.588</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart/cnt_0_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>173</td>
<td>lcd_dclk_d</td>
<td>25.345</td>
<td>2.442</td>
</tr>
<tr>
<td>63</td>
<td>cnt_v[2]</td>
<td>27.024</td>
<td>2.182</td>
</tr>
<tr>
<td>62</td>
<td>cnt_v[3]</td>
<td>27.045</td>
<td>1.700</td>
</tr>
<tr>
<td>55</td>
<td>cnt_v[0]</td>
<td>32.067</td>
<td>1.525</td>
</tr>
<tr>
<td>55</td>
<td>cnt_v[1]</td>
<td>30.881</td>
<td>2.664</td>
</tr>
<tr>
<td>43</td>
<td>process_cnt[3]</td>
<td>29.526</td>
<td>1.449</td>
</tr>
<tr>
<td>40</td>
<td>lcd_de_d</td>
<td>27.024</td>
<td>1.939</td>
</tr>
<tr>
<td>40</td>
<td>process_cnt[0]</td>
<td>30.033</td>
<td>2.607</td>
</tr>
<tr>
<td>40</td>
<td>process_cnt[1]</td>
<td>30.086</td>
<td>1.626</td>
</tr>
<tr>
<td>40</td>
<td>process_cnt[2]</td>
<td>31.111</td>
<td>1.483</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C54</td>
<td>100.00%</td>
</tr>
<tr>
<td>R22C4</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
