

================================================================
== Vitis HLS Report for 'bf16add_fast'
================================================================
* Date:           Sat Oct 25 22:02:19 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.787 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1117|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|     114|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     114|    1117|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |M_fu_564_p2               |         +|   0|  0|  24|          17|          17|
    |add_ln191_fu_524_p2       |         +|   0|  0|  23|          16|           2|
    |add_ln221_fu_602_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln248_1_fu_874_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln251_fu_912_p2       |         +|   0|  0|  14|           7|           7|
    |lz_fu_636_p2              |         +|   0|  0|  39|          32|           6|
    |maxe_2_fu_578_p2          |         +|   0|  0|  16|           9|           1|
    |maxe_7_fu_888_p2          |         +|   0|  0|  23|          16|           1|
    |rounded_fu_868_p2         |         +|   0|  0|  16|           9|           9|
    |maxe_4_fu_709_p2          |         -|   0|  0|  23|          16|          16|
    |sub_ln167_1_fu_408_p2     |         -|   0|  0|  16|           9|           9|
    |sub_ln167_fu_402_p2       |         -|   0|  0|  16|           9|           9|
    |and_ln135_1_fu_988_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln135_fu_972_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln138_1_fu_234_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln138_fu_228_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln142_fu_1022_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln145_fu_999_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln172_fu_959_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln224_fu_741_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln226_1_fu_727_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln226_fu_721_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln254_fu_1045_p2      |       and|   0|  0|   2|           1|           1|
    |lost_fu_530_p2            |       and|   0|  0|  16|          16|          16|
    |round_up_3_fu_850_p2      |       and|   0|  0|   2|           1|           1|
    |sticky_1_fu_652_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln134_fu_154_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln135_fu_160_p2      |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln138_fu_216_p2      |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln142_fu_166_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln144_fu_204_p2      |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln145_fu_280_p2      |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln158_1_fu_300_p2    |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln158_fu_286_p2      |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln162_fu_346_p2      |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln163_fu_360_p2      |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln166_fu_374_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln172_fu_426_p2      |      icmp|   0|  0|  11|           9|           4|
    |icmp_ln178_fu_432_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln182_fu_480_p2      |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln184_fu_486_p2      |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln224_fu_665_p2      |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln226_fu_670_p2      |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln227_fu_678_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln244_fu_830_p2      |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln254_fu_926_p2      |      icmp|   0|  0|  13|          16|           8|
    |sticky_fu_536_p2          |      icmp|   0|  0|  13|          16|           1|
    |B_aln_1_fu_546_p2         |      lshr|   0|  0|  35|          16|          16|
    |or_ln142_1_fu_944_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln142_fu_210_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln144_fu_182_p2        |        or|   0|  0|   7|           7|           7|
    |or_ln145_1_fu_258_p2      |        or|   0|  0|   7|           7|           7|
    |or_ln145_2_fu_1004_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln145_fu_948_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln172_fu_1034_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln244_fu_806_p2        |        or|   0|  0|   2|           2|           2|
    |round_up_2_fu_836_p2      |        or|   0|  0|   2|           1|           1|
    |A_1_fu_446_p3             |    select|   0|  0|  16|           1|          16|
    |B_1_fu_438_p3             |    select|   0|  0|  16|           1|          16|
    |B_aln_2_fu_552_p3         |    select|   0|  0|  16|           1|          16|
    |B_aln_fu_506_p3           |    select|   0|  0|  16|           1|          16|
    |M_1_fu_608_p3             |    select|   0|  0|  16|           1|          16|
    |M_3_fu_755_p3             |    select|   0|  0|  16|           1|          16|
    |ap_return                 |    select|   0|  0|  16|           1|          15|
    |diff_fu_414_p3            |    select|   0|  0|   9|           1|           9|
    |ea1_fu_352_p3             |    select|   0|  0|   8|           1|           1|
    |eb1_fu_366_p3             |    select|   0|  0|   8|           1|           1|
    |lz_1_fu_689_p3            |    select|   0|  0|  32|           1|          32|
    |m7_fu_918_p3              |    select|   0|  0|   7|           1|           7|
    |maxe_1_fu_458_p3          |    select|   0|  0|   8|           1|           8|
    |maxe_3_fu_584_p3          |    select|   0|  0|   9|           1|           9|
    |maxe_5_fu_733_p3          |    select|   0|  0|  16|           1|          16|
    |maxe_6_fu_747_p3          |    select|   0|  0|  16|           1|           1|
    |maxe_8_fu_894_p3          |    select|   0|  0|  16|           1|          16|
    |maxe_fu_386_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln135_fu_976_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln138_fu_240_p3    |    select|   0|  0|  16|           1|          15|
    |select_ln142_fu_1027_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln145_fu_1010_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln158_1_fu_330_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln158_fu_314_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln172_fu_964_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln174_fu_642_p3    |    select|   0|  0|  16|           1|          16|
    |M_2_fu_700_p2             |       shl|   0|  0|  35|          16|          16|
    |shl_ln191_fu_514_p2       |       shl|   0|  0|  96|           1|          32|
    |xor_ln134_fu_1017_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_fu_983_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln138_fu_222_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln142_fu_993_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln145_fu_953_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln166_fu_380_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln172_fu_1039_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln182_fu_647_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln224_1_fu_660_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln224_fu_715_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln227_fu_683_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1117|         517|         645|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |M_1_reg_1130           |  16|   0|   16|          0|
    |a_bits_read_reg_1065   |  16|   0|   16|          0|
    |b_bits_read_reg_1059   |  16|   0|   16|          0|
    |icmp_ln134_reg_1071    |   1|   0|    1|          0|
    |icmp_ln135_reg_1079    |   1|   0|    1|          0|
    |icmp_ln145_reg_1096    |   1|   0|    1|          0|
    |icmp_ln172_reg_1107    |   1|   0|    1|          0|
    |icmp_ln182_reg_1113    |   1|   0|    1|          0|
    |lz_reg_1141            |  32|   0|   32|          0|
    |maxe_3_reg_1123        |   9|   0|    9|          0|
    |or_ln142_reg_1085      |   1|   0|    1|          0|
    |select_ln138_reg_1091  |  16|   0|   16|          0|
    |sticky_reg_1118        |   1|   0|    1|          0|
    |tmp_11_reg_1136        |   1|   0|    1|          0|
    |xor_ln166_reg_1102     |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 114|   0|  114|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  bf16add_fast|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  bf16add_fast|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|  bf16add_fast|  return value|
|a_bits     |   in|   16|     ap_none|        a_bits|        scalar|
|b_bits     |   in|   16|     ap_none|        b_bits|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.78>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_bits" [./bf16_accl.h:114]   --->   Operation 3 'read' 'b_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_bits_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_bits" [./bf16_accl.h:114]   --->   Operation 4 'read' 'a_bits_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mb = trunc i16 %b_bits_read" [./bf16_accl.h:114]   --->   Operation 5 'trunc' 'mb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ma = trunc i16 %a_bits_read" [./bf16_accl.h:114]   --->   Operation 6 'trunc' 'ma' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 15" [./bf16_accl.h:127]   --->   Operation 7 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 15" [./bf16_accl.h:127]   --->   Operation 8 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ea = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_read, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 9 'partselect' 'ea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%eb = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %b_bits_read, i32 7, i32 14" [./bf16_accl.h:128]   --->   Operation 10 'partselect' 'eb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i7 %ma" [./bf16_accl.h:129]   --->   Operation 11 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i7 %mb" [./bf16_accl.h:129]   --->   Operation 12 'zext' 'zext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%icmp_ln134 = icmp_eq  i8 %ea, i8 255" [./bf16_accl.h:134]   --->   Operation 13 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.81ns)   --->   "%icmp_ln135 = icmp_eq  i7 %ma, i7 0" [./bf16_accl.h:135]   --->   Operation 14 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%icmp_ln142 = icmp_eq  i8 %eb, i8 255" [./bf16_accl.h:142]   --->   Operation 15 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%trunc_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_read, i32 7, i32 13" [./bf16_accl.h:144]   --->   Operation 16 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%or_ln144 = or i7 %trunc_ln1, i7 %ma" [./bf16_accl.h:144]   --->   Operation 17 'or' 'or_ln144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_read, i32 14" [./bf16_accl.h:144]   --->   Operation 18 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln144)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_7, i7 %or_ln144" [./bf16_accl.h:144]   --->   Operation 19 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln144 = icmp_eq  i8 %or_ln, i8 0" [./bf16_accl.h:144]   --->   Operation 20 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.28ns)   --->   "%or_ln142 = or i1 %icmp_ln142, i1 %icmp_ln144" [./bf16_accl.h:142]   --->   Operation 21 'or' 'or_ln142' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.81ns)   --->   "%icmp_ln138 = icmp_eq  i7 %mb, i7 0" [./bf16_accl.h:138]   --->   Operation 22 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%xor_ln138 = xor i1 %tmp_5, i1 %tmp_6" [./bf16_accl.h:138]   --->   Operation 23 'xor' 'xor_ln138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%and_ln138 = and i1 %icmp_ln138, i1 %xor_ln138" [./bf16_accl.h:138]   --->   Operation 24 'and' 'and_ln138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln138)   --->   "%and_ln138_1 = and i1 %and_ln138, i1 %icmp_ln142" [./bf16_accl.h:138]   --->   Operation 25 'and' 'and_ln138_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln138 = select i1 %and_ln138_1, i16 32641, i16 %a_bits_read" [./bf16_accl.h:138]   --->   Operation 26 'select' 'select_ln138' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%trunc_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %b_bits_read, i32 7, i32 13" [./bf16_accl.h:145]   --->   Operation 27 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%or_ln145_1 = or i7 %trunc_ln2, i7 %mb" [./bf16_accl.h:145]   --->   Operation 28 'or' 'or_ln145_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %b_bits_read, i32 14" [./bf16_accl.h:145]   --->   Operation 29 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln145)   --->   "%or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_8, i7 %or_ln145_1" [./bf16_accl.h:145]   --->   Operation 30 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.84ns) (out node of the LUT)   --->   "%icmp_ln145 = icmp_eq  i8 %or_ln1, i8 0" [./bf16_accl.h:145]   --->   Operation 31 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%icmp_ln158 = icmp_ne  i8 %ea, i8 0" [./bf16_accl.h:158]   --->   Operation 32 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma" [./bf16_accl.h:158]   --->   Operation 33 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%icmp_ln158_1 = icmp_ne  i8 %eb, i8 0" [./bf16_accl.h:158]   --->   Operation 34 'icmp' 'icmp_ln158_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln158_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb" [./bf16_accl.h:158]   --->   Operation 35 'bitconcatenate' 'or_ln158_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.39ns)   --->   "%select_ln158 = select i1 %icmp_ln158, i8 %or_ln4, i8 %zext_ln129" [./bf16_accl.h:158]   --->   Operation 36 'select' 'select_ln158' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%A = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158, i8 0" [./bf16_accl.h:159]   --->   Operation 37 'bitconcatenate' 'A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.39ns)   --->   "%select_ln158_1 = select i1 %icmp_ln158_1, i8 %or_ln158_1, i8 %zext_ln129_1" [./bf16_accl.h:158]   --->   Operation 38 'select' 'select_ln158_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%B = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_1, i8 0" [./bf16_accl.h:159]   --->   Operation 39 'bitconcatenate' 'B' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%icmp_ln162 = icmp_eq  i8 %ea, i8 0" [./bf16_accl.h:162]   --->   Operation 40 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%ea1 = select i1 %icmp_ln162, i8 1, i8 %ea" [./bf16_accl.h:162]   --->   Operation 41 'select' 'ea1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%icmp_ln163 = icmp_eq  i8 %eb, i8 0" [./bf16_accl.h:163]   --->   Operation 42 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.39ns)   --->   "%eb1 = select i1 %icmp_ln163, i8 1, i8 %eb" [./bf16_accl.h:163]   --->   Operation 43 'select' 'eb1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.84ns)   --->   "%icmp_ln166 = icmp_ult  i8 %ea1, i8 %eb1" [./bf16_accl.h:166]   --->   Operation 44 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.28ns)   --->   "%xor_ln166 = xor i1 %icmp_ln166, i1 1" [./bf16_accl.h:166]   --->   Operation 45 'xor' 'xor_ln166' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node maxe_1)   --->   "%maxe = select i1 %xor_ln166, i8 %ea, i8 %eb" [./bf16_accl.h:166]   --->   Operation 46 'select' 'maxe' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i8 %ea1" [./bf16_accl.h:167]   --->   Operation 47 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i8 %eb1" [./bf16_accl.h:167]   --->   Operation 48 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.76ns)   --->   "%sub_ln167 = sub i9 %zext_ln167, i9 %zext_ln167_1" [./bf16_accl.h:167]   --->   Operation 49 'sub' 'sub_ln167' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.76ns)   --->   "%sub_ln167_1 = sub i9 %zext_ln167_1, i9 %zext_ln167" [./bf16_accl.h:167]   --->   Operation 50 'sub' 'sub_ln167_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.39ns)   --->   "%diff = select i1 %xor_ln166, i9 %sub_ln167, i9 %sub_ln167_1" [./bf16_accl.h:167]   --->   Operation 51 'select' 'diff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i9 %diff" [./bf16_accl.h:167]   --->   Operation 52 'sext' 'sext_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.88ns)   --->   "%icmp_ln172 = icmp_sgt  i9 %diff, i9 11" [./bf16_accl.h:172]   --->   Operation 53 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.84ns)   --->   "%icmp_ln178 = icmp_ult  i8 %ea1, i8 %eb1" [./bf16_accl.h:178]   --->   Operation 54 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.35ns)   --->   "%B_1 = select i1 %icmp_ln178, i16 %A, i16 %B" [./bf16_accl.h:178]   --->   Operation 55 'select' 'B_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.35ns)   --->   "%A_1 = select i1 %icmp_ln178, i16 %B, i16 %A" [./bf16_accl.h:178]   --->   Operation 56 'select' 'A_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i16 %A_1" [./bf16_accl.h:178]   --->   Operation 57 'zext' 'zext_ln178_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.39ns) (out node of the LUT)   --->   "%maxe_1 = select i1 %icmp_ln178, i8 %eb, i8 %maxe" [./bf16_accl.h:178]   --->   Operation 58 'select' 'maxe_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i8 %maxe_1" [./bf16_accl.h:166]   --->   Operation 59 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff, i32 1, i32 8" [./bf16_accl.h:182]   --->   Operation 60 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.84ns)   --->   "%icmp_ln182 = icmp_slt  i8 %tmp_9, i8 1" [./bf16_accl.h:182]   --->   Operation 61 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.88ns)   --->   "%icmp_ln184 = icmp_eq  i9 %diff, i9 0" [./bf16_accl.h:184]   --->   Operation 62 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node B_aln_2)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_1, i32 1, i32 15" [./bf16_accl.h:184]   --->   Operation 63 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node B_aln_2)   --->   "%zext_ln184 = zext i15 %lshr_ln" [./bf16_accl.h:184]   --->   Operation 64 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node B_aln_2)   --->   "%B_aln = select i1 %icmp_ln184, i16 %B_1, i16 %zext_ln184" [./bf16_accl.h:184]   --->   Operation 65 'select' 'B_aln' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln191)   --->   "%shl_ln191 = shl i32 1, i32 %sext_ln167" [./bf16_accl.h:191]   --->   Operation 66 'shl' 'shl_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln191)   --->   "%trunc_ln191 = trunc i32 %shl_ln191" [./bf16_accl.h:191]   --->   Operation 67 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln191 = add i16 %trunc_ln191, i16 65535" [./bf16_accl.h:191]   --->   Operation 68 'add' 'add_ln191' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sticky)   --->   "%lost = and i16 %add_ln191, i16 %B_1" [./bf16_accl.h:191]   --->   Operation 69 'and' 'lost' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.10ns) (out node of the LUT)   --->   "%sticky = icmp_ne  i16 %lost, i16 0" [./bf16_accl.h:192]   --->   Operation 70 'icmp' 'sticky' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node B_aln_2)   --->   "%sext_ln167cast = trunc i32 %sext_ln167" [./bf16_accl.h:193]   --->   Operation 71 'trunc' 'sext_ln167cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node B_aln_2)   --->   "%B_aln_1 = lshr i16 %B_1, i16 %sext_ln167cast" [./bf16_accl.h:193]   --->   Operation 72 'lshr' 'B_aln_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.90ns) (out node of the LUT)   --->   "%B_aln_2 = select i1 %icmp_ln182, i16 %B_aln, i16 %B_aln_1" [./bf16_accl.h:182]   --->   Operation 73 'select' 'B_aln_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i16 %B_aln_2" [./bf16_accl.h:181]   --->   Operation 74 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.85ns)   --->   "%M = add i17 %zext_ln181, i17 %zext_ln178_1" [./bf16_accl.h:210]   --->   Operation 75 'add' 'M' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %M, i32 16" [./bf16_accl.h:221]   --->   Operation 76 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.76ns)   --->   "%maxe_2 = add i9 %zext_ln166, i9 1" [./bf16_accl.h:221]   --->   Operation 77 'add' 'maxe_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.39ns)   --->   "%maxe_3 = select i1 %tmp_10, i9 %maxe_2, i9 %zext_ln166" [./bf16_accl.h:221]   --->   Operation 78 'select' 'maxe_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %M, i32 1, i32 16" [./bf16_accl.h:221]   --->   Operation 79 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.85ns)   --->   "%add_ln221 = add i16 %B_aln_2, i16 %A_1" [./bf16_accl.h:221]   --->   Operation 80 'add' 'add_ln221' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.35ns)   --->   "%M_1 = select i1 %tmp_10, i16 %trunc_ln5, i16 %add_ln221" [./bf16_accl.h:221]   --->   Operation 81 'select' 'M_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i16 %M_1" [./bf16_accl.h:210]   --->   Operation 82 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_1, i32 15" [./bf16_accl.h:224]   --->   Operation 83 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln210, i1 1" [./bf16_accl.h:20]   --->   Operation 84 'ctlz' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.01ns)   --->   "%lz = add i32 %tmp, i32 4294967280" [./bf16_accl.h:225]   --->   Operation 85 'add' 'lz' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.71>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln172)   --->   "%select_ln174 = select i1 %xor_ln166, i16 %a_bits_read, i16 %b_bits_read" [./bf16_accl.h:174]   --->   Operation 86 'select' 'select_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln244)   --->   "%xor_ln182 = xor i1 %icmp_ln182, i1 1" [./bf16_accl.h:182]   --->   Operation 87 'xor' 'xor_ln182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln244)   --->   "%sticky_1 = and i1 %sticky, i1 %xor_ln182" [./bf16_accl.h:182]   --->   Operation 88 'and' 'sticky_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i9 %maxe_3" [./bf16_accl.h:221]   --->   Operation 89 'zext' 'zext_ln221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.28ns)   --->   "%xor_ln224_1 = xor i1 %tmp_11, i1 1" [./bf16_accl.h:224]   --->   Operation 90 'xor' 'xor_ln224_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.88ns)   --->   "%icmp_ln224 = icmp_eq  i9 %maxe_3, i9 0" [./bf16_accl.h:224]   --->   Operation 91 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.99ns)   --->   "%icmp_ln226 = icmp_sgt  i32 %lz, i32 0" [./bf16_accl.h:226]   --->   Operation 92 'icmp' 'icmp_ln226' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i9 %maxe_3" [./bf16_accl.h:227]   --->   Operation 93 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.99ns)   --->   "%icmp_ln227 = icmp_slt  i32 %lz, i32 %zext_ln227" [./bf16_accl.h:227]   --->   Operation 94 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node lz_1)   --->   "%xor_ln227 = xor i1 %icmp_ln227, i1 1" [./bf16_accl.h:227]   --->   Operation 95 'xor' 'xor_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.44ns) (out node of the LUT)   --->   "%lz_1 = select i1 %xor_ln227, i32 %zext_ln227, i32 %lz" [./bf16_accl.h:227]   --->   Operation 96 'select' 'lz_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node M_3)   --->   "%lz_1cast = trunc i32 %lz_1" [./bf16_accl.h:228]   --->   Operation 97 'trunc' 'lz_1cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node M_3)   --->   "%M_2 = shl i16 %M_1, i16 %lz_1cast" [./bf16_accl.h:228]   --->   Operation 98 'shl' 'M_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln229 = trunc i32 %lz_1" [./bf16_accl.h:229]   --->   Operation 99 'trunc' 'trunc_ln229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.85ns)   --->   "%maxe_4 = sub i16 %zext_ln221, i16 %trunc_ln229" [./bf16_accl.h:229]   --->   Operation 100 'sub' 'maxe_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln226_1)   --->   "%xor_ln224 = xor i1 %icmp_ln224, i1 1" [./bf16_accl.h:224]   --->   Operation 101 'xor' 'xor_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln226_1)   --->   "%and_ln226 = and i1 %icmp_ln226, i1 %xor_ln224" [./bf16_accl.h:226]   --->   Operation 102 'and' 'and_ln226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln226_1 = and i1 %and_ln226, i1 %xor_ln224_1" [./bf16_accl.h:226]   --->   Operation 103 'and' 'and_ln226_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node maxe_6)   --->   "%maxe_5 = select i1 %and_ln226_1, i16 %maxe_4, i16 %zext_ln221" [./bf16_accl.h:226]   --->   Operation 104 'select' 'maxe_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node maxe_6)   --->   "%and_ln224 = and i1 %icmp_ln224, i1 %xor_ln224_1" [./bf16_accl.h:224]   --->   Operation 105 'and' 'and_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.35ns) (out node of the LUT)   --->   "%maxe_6 = select i1 %and_ln224, i16 0, i16 %maxe_5" [./bf16_accl.h:224]   --->   Operation 106 'select' 'maxe_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.90ns) (out node of the LUT)   --->   "%M_3 = select i1 %and_ln226_1, i16 %M_2, i16 %M_1" [./bf16_accl.h:226]   --->   Operation 107 'select' 'M_3' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node round_up_3)   --->   "%round_up = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_3, i32 8" [./bf16_accl.h:234]   --->   Operation 108 'bitselect' 'round_up' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%frac_keep = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_3, i32 8, i32 15" [./bf16_accl.h:234]   --->   Operation 109 'partselect' 'frac_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_3, i32 8, i32 14" [./bf16_accl.h:235]   --->   Operation 110 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i8 %frac_keep" [./bf16_accl.h:235]   --->   Operation 111 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln244)   --->   "%tmp_s = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_1" [./bf16_accl.h:244]   --->   Operation 112 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln244)   --->   "%trunc_ln244 = trunc i16 %M_3" [./bf16_accl.h:244]   --->   Operation 113 'trunc' 'trunc_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln244)   --->   "%or_ln244 = or i2 %trunc_ln244, i2 %tmp_s" [./bf16_accl.h:244]   --->   Operation 114 'or' 'or_ln244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln244)   --->   "%tmp_13 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_3, i32 2, i32 6" [./bf16_accl.h:244]   --->   Operation 115 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln244)   --->   "%or_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_13, i2 %or_ln244" [./bf16_accl.h:244]   --->   Operation 116 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.81ns) (out node of the LUT)   --->   "%icmp_ln244 = icmp_ne  i7 %or_ln2, i7 0" [./bf16_accl.h:244]   --->   Operation 117 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node round_up_3)   --->   "%round_up_2 = or i1 %icmp_ln244, i1 %round_up" [./bf16_accl.h:244]   --->   Operation 118 'or' 'round_up_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node round_up_3)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_3, i32 7" [./bf16_accl.h:248]   --->   Operation 119 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.28ns) (out node of the LUT)   --->   "%round_up_3 = and i1 %round_up_2, i1 %tmp_14" [./bf16_accl.h:248]   --->   Operation 120 'and' 'round_up_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i1 %round_up_3" [./bf16_accl.h:242]   --->   Operation 121 'zext' 'zext_ln242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i1 %round_up_3" [./bf16_accl.h:248]   --->   Operation 122 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln248_1 = zext i1 %round_up_3" [./bf16_accl.h:248]   --->   Operation 123 'zext' 'zext_ln248_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.76ns)   --->   "%rounded = add i9 %zext_ln242, i9 %zext_ln235" [./bf16_accl.h:248]   --->   Operation 124 'add' 'rounded' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.76ns)   --->   "%add_ln248_1 = add i8 %zext_ln248_1, i8 %frac_keep" [./bf16_accl.h:248]   --->   Operation 125 'add' 'add_ln248_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded, i32 8" [./bf16_accl.h:251]   --->   Operation 126 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.85ns)   --->   "%maxe_7 = add i16 %maxe_6, i16 1" [./bf16_accl.h:251]   --->   Operation 127 'add' 'maxe_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.35ns)   --->   "%maxe_8 = select i1 %tmp_15, i16 %maxe_7, i16 %maxe_6" [./bf16_accl.h:251]   --->   Operation 128 'select' 'maxe_8' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln3)   --->   "%trunc_ln9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln248_1, i32 1, i32 7" [./bf16_accl.h:251]   --->   Operation 129 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.77ns)   --->   "%add_ln251 = add i7 %zext_ln248, i7 %trunc_ln8" [./bf16_accl.h:251]   --->   Operation 130 'add' 'add_ln251' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln3)   --->   "%m7 = select i1 %tmp_15, i7 %trunc_ln9, i7 %add_ln251" [./bf16_accl.h:251]   --->   Operation 131 'select' 'm7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (1.10ns)   --->   "%icmp_ln254 = icmp_ugt  i16 %maxe_8, i16 254" [./bf16_accl.h:254]   --->   Operation 132 'icmp' 'icmp_ln254' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node or_ln3)   --->   "%trunc_ln23 = trunc i16 %maxe_8" [./bf16_accl.h:23]   --->   Operation 133 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.36ns) (out node of the LUT)   --->   "%or_ln3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln23, i7 %m7" [./bf16_accl.h:23]   --->   Operation 134 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.36>
ST_2 : Operation 135 [1/1] (0.28ns)   --->   "%or_ln142_1 = or i1 %icmp_ln134, i1 %or_ln142" [./bf16_accl.h:142]   --->   Operation 135 'or' 'or_ln142_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.28ns)   --->   "%or_ln145 = or i1 %or_ln142_1, i1 %icmp_ln145" [./bf16_accl.h:145]   --->   Operation 136 'or' 'or_ln145' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln172)   --->   "%xor_ln145 = xor i1 %or_ln145, i1 1" [./bf16_accl.h:145]   --->   Operation 137 'xor' 'xor_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln172 = and i1 %icmp_ln172, i1 %xor_ln145" [./bf16_accl.h:172]   --->   Operation 138 'and' 'and_ln172' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln172 = select i1 %and_ln172, i16 %select_ln174, i16 %or_ln3" [./bf16_accl.h:172]   --->   Operation 139 'select' 'select_ln172' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln135)   --->   "%and_ln135 = and i1 %icmp_ln134, i1 %icmp_ln135" [./bf16_accl.h:135]   --->   Operation 140 'and' 'and_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln135 = select i1 %and_ln135, i16 %select_ln138, i16 %select_ln172" [./bf16_accl.h:135]   --->   Operation 141 'select' 'select_ln135' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%xor_ln135 = xor i1 %icmp_ln135, i1 1" [./bf16_accl.h:135]   --->   Operation 142 'xor' 'xor_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%and_ln135_1 = and i1 %icmp_ln134, i1 %xor_ln135" [./bf16_accl.h:135]   --->   Operation 143 'and' 'and_ln135_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%xor_ln142 = xor i1 %or_ln142_1, i1 1" [./bf16_accl.h:142]   --->   Operation 144 'xor' 'xor_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%and_ln145 = and i1 %icmp_ln145, i1 %xor_ln142" [./bf16_accl.h:145]   --->   Operation 145 'and' 'and_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%or_ln145_2 = or i1 %and_ln135_1, i1 %and_ln145" [./bf16_accl.h:145]   --->   Operation 146 'or' 'or_ln145_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln145 = select i1 %or_ln145_2, i16 %a_bits_read, i16 %select_ln135" [./bf16_accl.h:145]   --->   Operation 147 'select' 'select_ln145' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln142)   --->   "%xor_ln134 = xor i1 %icmp_ln134, i1 1" [./bf16_accl.h:134]   --->   Operation 148 'xor' 'xor_ln134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln142)   --->   "%and_ln142 = and i1 %or_ln142, i1 %xor_ln134" [./bf16_accl.h:142]   --->   Operation 149 'and' 'and_ln142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln142 = select i1 %and_ln142, i16 %b_bits_read, i16 %select_ln145" [./bf16_accl.h:142]   --->   Operation 150 'select' 'select_ln142' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln254)   --->   "%or_ln172 = or i1 %or_ln145, i1 %icmp_ln172" [./bf16_accl.h:172]   --->   Operation 151 'or' 'or_ln172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln254)   --->   "%xor_ln172 = xor i1 %or_ln172, i1 1" [./bf16_accl.h:172]   --->   Operation 152 'xor' 'xor_ln172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln254)   --->   "%and_ln254 = and i1 %icmp_ln254, i1 %xor_ln172" [./bf16_accl.h:254]   --->   Operation 153 'and' 'and_ln254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln254 = select i1 %and_ln254, i16 32640, i16 %select_ln142" [./bf16_accl.h:254]   --->   Operation 154 'select' 'select_ln254' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%ret_ln258 = ret i16 %select_ln254" [./bf16_accl.h:258]   --->   Operation 155 'ret' 'ret_ln258' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_bits]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_bits]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_bits_read    (read          ) [ 011]
a_bits_read    (read          ) [ 011]
mb             (trunc         ) [ 000]
ma             (trunc         ) [ 000]
tmp_5          (bitselect     ) [ 000]
tmp_6          (bitselect     ) [ 000]
ea             (partselect    ) [ 000]
eb             (partselect    ) [ 000]
zext_ln129     (zext          ) [ 000]
zext_ln129_1   (zext          ) [ 000]
icmp_ln134     (icmp          ) [ 011]
icmp_ln135     (icmp          ) [ 011]
icmp_ln142     (icmp          ) [ 000]
trunc_ln1      (partselect    ) [ 000]
or_ln144       (or            ) [ 000]
tmp_7          (bitselect     ) [ 000]
or_ln          (bitconcatenate) [ 000]
icmp_ln144     (icmp          ) [ 000]
or_ln142       (or            ) [ 011]
icmp_ln138     (icmp          ) [ 000]
xor_ln138      (xor           ) [ 000]
and_ln138      (and           ) [ 000]
and_ln138_1    (and           ) [ 000]
select_ln138   (select        ) [ 011]
trunc_ln2      (partselect    ) [ 000]
or_ln145_1     (or            ) [ 000]
tmp_8          (bitselect     ) [ 000]
or_ln1         (bitconcatenate) [ 000]
icmp_ln145     (icmp          ) [ 011]
icmp_ln158     (icmp          ) [ 000]
or_ln4         (bitconcatenate) [ 000]
icmp_ln158_1   (icmp          ) [ 000]
or_ln158_1     (bitconcatenate) [ 000]
select_ln158   (select        ) [ 000]
A              (bitconcatenate) [ 000]
select_ln158_1 (select        ) [ 000]
B              (bitconcatenate) [ 000]
icmp_ln162     (icmp          ) [ 000]
ea1            (select        ) [ 000]
icmp_ln163     (icmp          ) [ 000]
eb1            (select        ) [ 000]
icmp_ln166     (icmp          ) [ 000]
xor_ln166      (xor           ) [ 011]
maxe           (select        ) [ 000]
zext_ln167     (zext          ) [ 000]
zext_ln167_1   (zext          ) [ 000]
sub_ln167      (sub           ) [ 000]
sub_ln167_1    (sub           ) [ 000]
diff           (select        ) [ 000]
sext_ln167     (sext          ) [ 000]
icmp_ln172     (icmp          ) [ 011]
icmp_ln178     (icmp          ) [ 000]
B_1            (select        ) [ 000]
A_1            (select        ) [ 000]
zext_ln178_1   (zext          ) [ 000]
maxe_1         (select        ) [ 000]
zext_ln166     (zext          ) [ 000]
tmp_9          (partselect    ) [ 000]
icmp_ln182     (icmp          ) [ 011]
icmp_ln184     (icmp          ) [ 000]
lshr_ln        (partselect    ) [ 000]
zext_ln184     (zext          ) [ 000]
B_aln          (select        ) [ 000]
shl_ln191      (shl           ) [ 000]
trunc_ln191    (trunc         ) [ 000]
add_ln191      (add           ) [ 000]
lost           (and           ) [ 000]
sticky         (icmp          ) [ 011]
sext_ln167cast (trunc         ) [ 000]
B_aln_1        (lshr          ) [ 000]
B_aln_2        (select        ) [ 000]
zext_ln181     (zext          ) [ 000]
M              (add           ) [ 000]
tmp_10         (bitselect     ) [ 000]
maxe_2         (add           ) [ 000]
maxe_3         (select        ) [ 011]
trunc_ln5      (partselect    ) [ 000]
add_ln221      (add           ) [ 000]
M_1            (select        ) [ 011]
zext_ln210     (zext          ) [ 000]
tmp_11         (bitselect     ) [ 011]
tmp            (ctlz          ) [ 000]
lz             (add           ) [ 011]
select_ln174   (select        ) [ 000]
xor_ln182      (xor           ) [ 000]
sticky_1       (and           ) [ 000]
zext_ln221     (zext          ) [ 000]
xor_ln224_1    (xor           ) [ 000]
icmp_ln224     (icmp          ) [ 000]
icmp_ln226     (icmp          ) [ 000]
zext_ln227     (zext          ) [ 000]
icmp_ln227     (icmp          ) [ 000]
xor_ln227      (xor           ) [ 000]
lz_1           (select        ) [ 000]
lz_1cast       (trunc         ) [ 000]
M_2            (shl           ) [ 000]
trunc_ln229    (trunc         ) [ 000]
maxe_4         (sub           ) [ 000]
xor_ln224      (xor           ) [ 000]
and_ln226      (and           ) [ 000]
and_ln226_1    (and           ) [ 000]
maxe_5         (select        ) [ 000]
and_ln224      (and           ) [ 000]
maxe_6         (select        ) [ 000]
M_3            (select        ) [ 000]
round_up       (bitselect     ) [ 000]
frac_keep      (partselect    ) [ 000]
trunc_ln8      (partselect    ) [ 000]
zext_ln235     (zext          ) [ 000]
tmp_s          (bitconcatenate) [ 000]
trunc_ln244    (trunc         ) [ 000]
or_ln244       (or            ) [ 000]
tmp_13         (partselect    ) [ 000]
or_ln2         (bitconcatenate) [ 000]
icmp_ln244     (icmp          ) [ 000]
round_up_2     (or            ) [ 000]
tmp_14         (bitselect     ) [ 000]
round_up_3     (and           ) [ 000]
zext_ln242     (zext          ) [ 000]
zext_ln248     (zext          ) [ 000]
zext_ln248_1   (zext          ) [ 000]
rounded        (add           ) [ 000]
add_ln248_1    (add           ) [ 000]
tmp_15         (bitselect     ) [ 000]
maxe_7         (add           ) [ 000]
maxe_8         (select        ) [ 000]
trunc_ln9      (partselect    ) [ 000]
add_ln251      (add           ) [ 000]
m7             (select        ) [ 000]
icmp_ln254     (icmp          ) [ 000]
trunc_ln23     (trunc         ) [ 000]
or_ln3         (bitconcatenate) [ 000]
or_ln142_1     (or            ) [ 000]
or_ln145       (or            ) [ 000]
xor_ln145      (xor           ) [ 000]
and_ln172      (and           ) [ 000]
select_ln172   (select        ) [ 000]
and_ln135      (and           ) [ 000]
select_ln135   (select        ) [ 000]
xor_ln135      (xor           ) [ 000]
and_ln135_1    (and           ) [ 000]
xor_ln142      (xor           ) [ 000]
and_ln145      (and           ) [ 000]
or_ln145_2     (or            ) [ 000]
select_ln145   (select        ) [ 000]
xor_ln134      (xor           ) [ 000]
and_ln142      (and           ) [ 000]
select_ln142   (select        ) [ 000]
or_ln172       (or            ) [ 000]
xor_ln172      (xor           ) [ 000]
and_ln254      (and           ) [ 000]
select_ln254   (select        ) [ 000]
ret_ln258      (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_bits">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_bits"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_bits">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_bits"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i9.i7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="b_bits_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_bits_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="a_bits_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_bits_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="mb_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="mb/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="ma_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ma/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_5_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_6_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="ea_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="0" index="3" bw="5" slack="0"/>
<pin id="131" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ea/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="eb_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="5" slack="0"/>
<pin id="141" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="eb/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln129_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln129_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln134_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln135_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln142_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="0" index="3" bw="5" slack="0"/>
<pin id="177" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="or_ln144_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="7" slack="0"/>
<pin id="185" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_7_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="or_ln_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="7" slack="0"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln144_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_ln142_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln142/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln138_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="7" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="xor_ln138_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln138/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="and_ln138_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln138/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and_ln138_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln138_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln138_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="0" index="2" bw="16" slack="0"/>
<pin id="244" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln138/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="0" index="3" bw="5" slack="0"/>
<pin id="253" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="or_ln145_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln145_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_8_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="or_ln1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="7" slack="0"/>
<pin id="276" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln145_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln145/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln158_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln158/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="or_ln4_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="7" slack="0"/>
<pin id="296" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln4/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln158_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln158_1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln158_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="7" slack="0"/>
<pin id="310" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln158_1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln158_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln158/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="A_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln158_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln158_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="B_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="B/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln162_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln162/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="ea1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ea1/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln163_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="eb1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="0" index="2" bw="8" slack="0"/>
<pin id="370" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eb1/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln166_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln166/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="xor_ln166_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln166/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="maxe_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="0" index="2" bw="8" slack="0"/>
<pin id="390" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxe/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln167_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln167_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_1/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sub_ln167_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln167/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sub_ln167_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="0"/>
<pin id="411" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln167_1/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="diff_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="9" slack="0"/>
<pin id="417" dir="0" index="2" bw="9" slack="0"/>
<pin id="418" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diff/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln167_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="9" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln167/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln172_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="0"/>
<pin id="428" dir="0" index="1" bw="9" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln178_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="B_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="16" slack="0"/>
<pin id="441" dir="0" index="2" bw="16" slack="0"/>
<pin id="442" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B_1/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="A_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="0" index="2" bw="16" slack="0"/>
<pin id="450" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="A_1/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln178_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_1/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="maxe_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="0" index="2" bw="8" slack="0"/>
<pin id="462" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxe_1/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln166_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_9_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="9" slack="0"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="0" index="3" bw="5" slack="0"/>
<pin id="475" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln182_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln184_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="9" slack="0"/>
<pin id="488" dir="0" index="1" bw="9" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="lshr_ln_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="15" slack="0"/>
<pin id="494" dir="0" index="1" bw="16" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="0" index="3" bw="5" slack="0"/>
<pin id="497" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln184_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="15" slack="0"/>
<pin id="504" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln184/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="B_aln_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="0" index="2" bw="16" slack="0"/>
<pin id="510" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B_aln/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="shl_ln191_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="9" slack="0"/>
<pin id="517" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln191/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln191_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="0"/>
<pin id="522" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln191/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln191_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln191/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="lost_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="0"/>
<pin id="532" dir="0" index="1" bw="16" slack="0"/>
<pin id="533" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="lost/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sticky_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sticky/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln167cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="0"/>
<pin id="544" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln167cast/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="B_aln_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="0" index="1" bw="16" slack="0"/>
<pin id="549" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="B_aln_1/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="B_aln_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="16" slack="0"/>
<pin id="555" dir="0" index="2" bw="16" slack="0"/>
<pin id="556" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B_aln_2/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln181_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="M_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="16" slack="0"/>
<pin id="567" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="M/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_10_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="17" slack="0"/>
<pin id="573" dir="0" index="2" bw="6" slack="0"/>
<pin id="574" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="maxe_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="maxe_2/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="maxe_3_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="9" slack="0"/>
<pin id="587" dir="0" index="2" bw="9" slack="0"/>
<pin id="588" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxe_3/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln5_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="0" index="1" bw="17" slack="0"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="0" index="3" bw="6" slack="0"/>
<pin id="597" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln221_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="0"/>
<pin id="604" dir="0" index="1" bw="16" slack="0"/>
<pin id="605" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln221/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="M_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="16" slack="0"/>
<pin id="611" dir="0" index="2" bw="16" slack="0"/>
<pin id="612" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="M_1/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln210_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_11_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="16" slack="0"/>
<pin id="623" dir="0" index="2" bw="5" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="16" slack="0"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="lz_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="5" slack="0"/>
<pin id="639" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lz/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="select_ln174_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="0" index="1" bw="16" slack="1"/>
<pin id="645" dir="0" index="2" bw="16" slack="1"/>
<pin id="646" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln174/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="xor_ln182_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln182/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sticky_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sticky_1/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln221_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="9" slack="1"/>
<pin id="659" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln221/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="xor_ln224_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln224_1/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="icmp_ln224_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="9" slack="1"/>
<pin id="667" dir="0" index="1" bw="9" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln226_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln226/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln227_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="9" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln227_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln227/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="xor_ln227_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln227/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="lz_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="0" index="2" bw="32" slack="1"/>
<pin id="693" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lz_1/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="lz_1cast_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lz_1cast/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="M_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="1"/>
<pin id="702" dir="0" index="1" bw="16" slack="0"/>
<pin id="703" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="M_2/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="trunc_ln229_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln229/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="maxe_4_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="9" slack="0"/>
<pin id="711" dir="0" index="1" bw="16" slack="0"/>
<pin id="712" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="maxe_4/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="xor_ln224_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln224/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="and_ln226_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln226/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="and_ln226_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln226_1/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="maxe_5_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="16" slack="0"/>
<pin id="736" dir="0" index="2" bw="16" slack="0"/>
<pin id="737" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxe_5/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="and_ln224_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln224/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="maxe_6_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="16" slack="0"/>
<pin id="750" dir="0" index="2" bw="16" slack="0"/>
<pin id="751" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxe_6/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="M_3_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="16" slack="0"/>
<pin id="758" dir="0" index="2" bw="16" slack="1"/>
<pin id="759" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="M_3/2 "/>
</bind>
</comp>

<comp id="762" class="1004" name="round_up_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="16" slack="0"/>
<pin id="765" dir="0" index="2" bw="5" slack="0"/>
<pin id="766" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="round_up/2 "/>
</bind>
</comp>

<comp id="770" class="1004" name="frac_keep_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="0"/>
<pin id="772" dir="0" index="1" bw="16" slack="0"/>
<pin id="773" dir="0" index="2" bw="5" slack="0"/>
<pin id="774" dir="0" index="3" bw="5" slack="0"/>
<pin id="775" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="frac_keep/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln8_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="7" slack="0"/>
<pin id="782" dir="0" index="1" bw="16" slack="0"/>
<pin id="783" dir="0" index="2" bw="5" slack="0"/>
<pin id="784" dir="0" index="3" bw="5" slack="0"/>
<pin id="785" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln235_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="0"/>
<pin id="792" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln235/2 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_s_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="2" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="0" index="2" bw="1" slack="0"/>
<pin id="798" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="trunc_ln244_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="0"/>
<pin id="804" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln244/2 "/>
</bind>
</comp>

<comp id="806" class="1004" name="or_ln244_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="2" slack="0"/>
<pin id="808" dir="0" index="1" bw="2" slack="0"/>
<pin id="809" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln244/2 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_13_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="5" slack="0"/>
<pin id="814" dir="0" index="1" bw="16" slack="0"/>
<pin id="815" dir="0" index="2" bw="3" slack="0"/>
<pin id="816" dir="0" index="3" bw="4" slack="0"/>
<pin id="817" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="822" class="1004" name="or_ln2_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="7" slack="0"/>
<pin id="824" dir="0" index="1" bw="5" slack="0"/>
<pin id="825" dir="0" index="2" bw="2" slack="0"/>
<pin id="826" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/2 "/>
</bind>
</comp>

<comp id="830" class="1004" name="icmp_ln244_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="7" slack="0"/>
<pin id="832" dir="0" index="1" bw="7" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244/2 "/>
</bind>
</comp>

<comp id="836" class="1004" name="round_up_2_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="round_up_2/2 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_14_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="16" slack="0"/>
<pin id="845" dir="0" index="2" bw="4" slack="0"/>
<pin id="846" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="850" class="1004" name="round_up_3_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="round_up_3/2 "/>
</bind>
</comp>

<comp id="856" class="1004" name="zext_ln242_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242/2 "/>
</bind>
</comp>

<comp id="860" class="1004" name="zext_ln248_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/2 "/>
</bind>
</comp>

<comp id="864" class="1004" name="zext_ln248_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248_1/2 "/>
</bind>
</comp>

<comp id="868" class="1004" name="rounded_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="8" slack="0"/>
<pin id="871" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rounded/2 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln248_1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="8" slack="0"/>
<pin id="877" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248_1/2 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_15_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="9" slack="0"/>
<pin id="883" dir="0" index="2" bw="5" slack="0"/>
<pin id="884" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="888" class="1004" name="maxe_7_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="maxe_7/2 "/>
</bind>
</comp>

<comp id="894" class="1004" name="maxe_8_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="16" slack="0"/>
<pin id="897" dir="0" index="2" bw="16" slack="0"/>
<pin id="898" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxe_8/2 "/>
</bind>
</comp>

<comp id="902" class="1004" name="trunc_ln9_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="7" slack="0"/>
<pin id="904" dir="0" index="1" bw="8" slack="0"/>
<pin id="905" dir="0" index="2" bw="1" slack="0"/>
<pin id="906" dir="0" index="3" bw="4" slack="0"/>
<pin id="907" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/2 "/>
</bind>
</comp>

<comp id="912" class="1004" name="add_ln251_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="7" slack="0"/>
<pin id="915" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln251/2 "/>
</bind>
</comp>

<comp id="918" class="1004" name="m7_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="7" slack="0"/>
<pin id="921" dir="0" index="2" bw="7" slack="0"/>
<pin id="922" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m7/2 "/>
</bind>
</comp>

<comp id="926" class="1004" name="icmp_ln254_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="0"/>
<pin id="928" dir="0" index="1" bw="16" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln254/2 "/>
</bind>
</comp>

<comp id="932" class="1004" name="trunc_ln23_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="0"/>
<pin id="934" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="936" class="1004" name="or_ln3_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="16" slack="0"/>
<pin id="938" dir="0" index="1" bw="9" slack="0"/>
<pin id="939" dir="0" index="2" bw="7" slack="0"/>
<pin id="940" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/2 "/>
</bind>
</comp>

<comp id="944" class="1004" name="or_ln142_1_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="1"/>
<pin id="946" dir="0" index="1" bw="1" slack="1"/>
<pin id="947" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln142_1/2 "/>
</bind>
</comp>

<comp id="948" class="1004" name="or_ln145_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="1" slack="1"/>
<pin id="951" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln145/2 "/>
</bind>
</comp>

<comp id="953" class="1004" name="xor_ln145_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145/2 "/>
</bind>
</comp>

<comp id="959" class="1004" name="and_ln172_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln172/2 "/>
</bind>
</comp>

<comp id="964" class="1004" name="select_ln172_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="0"/>
<pin id="966" dir="0" index="1" bw="16" slack="0"/>
<pin id="967" dir="0" index="2" bw="16" slack="0"/>
<pin id="968" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln172/2 "/>
</bind>
</comp>

<comp id="972" class="1004" name="and_ln135_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="0" index="1" bw="1" slack="1"/>
<pin id="975" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln135/2 "/>
</bind>
</comp>

<comp id="976" class="1004" name="select_ln135_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="16" slack="1"/>
<pin id="979" dir="0" index="2" bw="16" slack="0"/>
<pin id="980" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln135/2 "/>
</bind>
</comp>

<comp id="983" class="1004" name="xor_ln135_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="1"/>
<pin id="985" dir="0" index="1" bw="1" slack="0"/>
<pin id="986" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135/2 "/>
</bind>
</comp>

<comp id="988" class="1004" name="and_ln135_1_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="1"/>
<pin id="990" dir="0" index="1" bw="1" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln135_1/2 "/>
</bind>
</comp>

<comp id="993" class="1004" name="xor_ln142_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln142/2 "/>
</bind>
</comp>

<comp id="999" class="1004" name="and_ln145_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="1"/>
<pin id="1001" dir="0" index="1" bw="1" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln145/2 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="or_ln145_2_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln145_2/2 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="select_ln145_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="16" slack="1"/>
<pin id="1013" dir="0" index="2" bw="16" slack="0"/>
<pin id="1014" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145/2 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="xor_ln134_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="1"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln134/2 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="and_ln142_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="1"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln142/2 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="select_ln142_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="0" index="1" bw="16" slack="1"/>
<pin id="1030" dir="0" index="2" bw="16" slack="0"/>
<pin id="1031" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln142/2 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="or_ln172_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="1" slack="1"/>
<pin id="1037" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln172/2 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="xor_ln172_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln172/2 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="and_ln254_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="0"/>
<pin id="1047" dir="0" index="1" bw="1" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln254/2 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="select_ln254_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="16" slack="0"/>
<pin id="1054" dir="0" index="2" bw="16" slack="0"/>
<pin id="1055" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln254/2 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="b_bits_read_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="16" slack="1"/>
<pin id="1061" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_bits_read "/>
</bind>
</comp>

<comp id="1065" class="1005" name="a_bits_read_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="16" slack="1"/>
<pin id="1067" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_bits_read "/>
</bind>
</comp>

<comp id="1071" class="1005" name="icmp_ln134_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="1"/>
<pin id="1073" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln134 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="icmp_ln135_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="or_ln142_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln142 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="select_ln138_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="16" slack="1"/>
<pin id="1093" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln138 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="icmp_ln145_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="1"/>
<pin id="1098" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln145 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="xor_ln166_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="1"/>
<pin id="1104" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln166 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="icmp_ln172_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="1"/>
<pin id="1109" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="icmp_ln182_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="1"/>
<pin id="1115" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln182 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="sticky_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="1"/>
<pin id="1120" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sticky "/>
</bind>
</comp>

<comp id="1123" class="1005" name="maxe_3_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="9" slack="1"/>
<pin id="1125" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="maxe_3 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="M_1_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="16" slack="1"/>
<pin id="1132" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="M_1 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="tmp_11_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="1"/>
<pin id="1138" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="lz_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="1"/>
<pin id="1143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lz "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="90" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="96" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="96" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="90" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="96" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="90" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="106" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="102" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="126" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="106" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="136" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="96" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="186"><net_src comp="172" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="106" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="96" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="188" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="182" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="166" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="204" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="102" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="110" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="118" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="216" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="166" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="96" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="90" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="262"><net_src comp="248" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="102" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="90" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="264" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="258" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="272" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="126" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="106" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="136" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="24" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="102" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="286" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="292" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="146" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="314" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="300" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="306" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="150" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="330" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="26" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="126" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="34" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="126" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="136" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="26" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="34" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="136" pin="4"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="352" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="366" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="30" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="126" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="136" pin="4"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="352" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="366" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="394" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="398" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="394" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="380" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="402" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="408" pin="2"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="414" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="36" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="352" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="366" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="322" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="338" pin="3"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="432" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="338" pin="3"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="322" pin="3"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="432" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="136" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="386" pin="3"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="38" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="414" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="40" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="42" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="484"><net_src comp="470" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="414" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="44" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="46" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="438" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="40" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="501"><net_src comp="8" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="505"><net_src comp="492" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="486" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="438" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="502" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="40" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="422" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="48" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="438" pin="3"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="50" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="422" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="438" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="480" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="506" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="546" pin="2"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="454" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="52" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="54" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="466" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="56" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="570" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="578" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="466" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="598"><net_src comp="58" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="564" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="40" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="54" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="606"><net_src comp="552" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="446" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="570" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="592" pin="4"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="602" pin="2"/><net_sink comp="608" pin=2"/></net>

<net id="619"><net_src comp="608" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="6" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="608" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="8" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="633"><net_src comp="60" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="616" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="30" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="628" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="62" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="651"><net_src comp="30" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="647" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="664"><net_src comp="30" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="44" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="64" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="678" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="30" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="675" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="689" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="708"><net_src comp="689" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="657" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="705" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="665" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="30" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="670" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="715" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="660" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="727" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="709" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="657" pin="1"/><net_sink comp="733" pin=2"/></net>

<net id="745"><net_src comp="665" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="660" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="752"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="50" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="733" pin="3"/><net_sink comp="747" pin=2"/></net>

<net id="760"><net_src comp="727" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="700" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="767"><net_src comp="6" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="755" pin="3"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="42" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="776"><net_src comp="10" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="755" pin="3"/><net_sink comp="770" pin=1"/></net>

<net id="778"><net_src comp="42" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="779"><net_src comp="8" pin="0"/><net_sink comp="770" pin=3"/></net>

<net id="786"><net_src comp="20" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="755" pin="3"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="42" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="789"><net_src comp="14" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="793"><net_src comp="770" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="799"><net_src comp="66" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="68" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="652" pin="2"/><net_sink comp="794" pin=2"/></net>

<net id="805"><net_src comp="755" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="802" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="794" pin="3"/><net_sink comp="806" pin=1"/></net>

<net id="818"><net_src comp="70" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="755" pin="3"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="72" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="821"><net_src comp="74" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="827"><net_src comp="76" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="812" pin="4"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="806" pin="2"/><net_sink comp="822" pin=2"/></net>

<net id="834"><net_src comp="822" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="18" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="762" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="847"><net_src comp="6" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="755" pin="3"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="12" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="854"><net_src comp="836" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="842" pin="3"/><net_sink comp="850" pin=1"/></net>

<net id="859"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="850" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="850" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="856" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="790" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="864" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="770" pin="4"/><net_sink comp="874" pin=1"/></net>

<net id="885"><net_src comp="78" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="868" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="42" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="892"><net_src comp="747" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="80" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="880" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="888" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="747" pin="3"/><net_sink comp="894" pin=2"/></net>

<net id="908"><net_src comp="82" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="874" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="910"><net_src comp="40" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="911"><net_src comp="12" pin="0"/><net_sink comp="902" pin=3"/></net>

<net id="916"><net_src comp="860" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="780" pin="4"/><net_sink comp="912" pin=1"/></net>

<net id="923"><net_src comp="880" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="902" pin="4"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="912" pin="2"/><net_sink comp="918" pin=2"/></net>

<net id="930"><net_src comp="894" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="84" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="935"><net_src comp="894" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="941"><net_src comp="86" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="932" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="918" pin="3"/><net_sink comp="936" pin=2"/></net>

<net id="952"><net_src comp="944" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="957"><net_src comp="948" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="30" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="953" pin="2"/><net_sink comp="959" pin=1"/></net>

<net id="969"><net_src comp="959" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="970"><net_src comp="642" pin="3"/><net_sink comp="964" pin=1"/></net>

<net id="971"><net_src comp="936" pin="3"/><net_sink comp="964" pin=2"/></net>

<net id="981"><net_src comp="972" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="964" pin="3"/><net_sink comp="976" pin=2"/></net>

<net id="987"><net_src comp="30" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="992"><net_src comp="983" pin="2"/><net_sink comp="988" pin=1"/></net>

<net id="997"><net_src comp="944" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="30" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="993" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1008"><net_src comp="988" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="999" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1015"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="976" pin="3"/><net_sink comp="1010" pin=2"/></net>

<net id="1021"><net_src comp="30" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1026"><net_src comp="1017" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="1022" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1033"><net_src comp="1010" pin="3"/><net_sink comp="1027" pin=2"/></net>

<net id="1038"><net_src comp="948" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1043"><net_src comp="1034" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="30" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1049"><net_src comp="926" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="1039" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1056"><net_src comp="1045" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1057"><net_src comp="88" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1058"><net_src comp="1027" pin="3"/><net_sink comp="1051" pin=2"/></net>

<net id="1062"><net_src comp="90" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1068"><net_src comp="96" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1074"><net_src comp="154" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1076"><net_src comp="1071" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1077"><net_src comp="1071" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1078"><net_src comp="1071" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1082"><net_src comp="160" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1088"><net_src comp="210" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1094"><net_src comp="240" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="1099"><net_src comp="280" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1105"><net_src comp="380" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1110"><net_src comp="426" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1116"><net_src comp="480" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1121"><net_src comp="536" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1126"><net_src comp="584" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1129"><net_src comp="1123" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1133"><net_src comp="608" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="755" pin=2"/></net>

<net id="1139"><net_src comp="620" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1144"><net_src comp="636" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1146"><net_src comp="1141" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1147"><net_src comp="1141" pin="1"/><net_sink comp="689" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_bits | {}
	Port: b_bits | {}
 - Input state : 
	Port: bf16add_fast : a_bits | {1 }
	Port: bf16add_fast : b_bits | {1 }
  - Chain level:
	State 1
		zext_ln129 : 1
		zext_ln129_1 : 1
		icmp_ln134 : 1
		icmp_ln135 : 1
		icmp_ln142 : 1
		or_ln144 : 1
		or_ln : 1
		icmp_ln144 : 2
		or_ln142 : 3
		icmp_ln138 : 1
		xor_ln138 : 1
		and_ln138 : 1
		and_ln138_1 : 1
		select_ln138 : 1
		or_ln145_1 : 1
		or_ln1 : 1
		icmp_ln145 : 2
		icmp_ln158 : 1
		or_ln4 : 1
		icmp_ln158_1 : 1
		or_ln158_1 : 1
		select_ln158 : 2
		A : 3
		select_ln158_1 : 2
		B : 3
		icmp_ln162 : 1
		ea1 : 2
		icmp_ln163 : 1
		eb1 : 2
		icmp_ln166 : 3
		xor_ln166 : 4
		maxe : 4
		zext_ln167 : 3
		zext_ln167_1 : 3
		sub_ln167 : 4
		sub_ln167_1 : 4
		diff : 5
		sext_ln167 : 6
		icmp_ln172 : 6
		icmp_ln178 : 3
		B_1 : 4
		A_1 : 4
		zext_ln178_1 : 5
		maxe_1 : 5
		zext_ln166 : 6
		tmp_9 : 6
		icmp_ln182 : 7
		icmp_ln184 : 6
		lshr_ln : 5
		zext_ln184 : 6
		B_aln : 7
		shl_ln191 : 7
		trunc_ln191 : 8
		add_ln191 : 9
		lost : 10
		sticky : 10
		sext_ln167cast : 7
		B_aln_1 : 8
		B_aln_2 : 9
		zext_ln181 : 10
		M : 11
		tmp_10 : 12
		maxe_2 : 7
		maxe_3 : 13
		trunc_ln5 : 12
		add_ln221 : 10
		M_1 : 13
		zext_ln210 : 14
		tmp_11 : 14
		tmp : 15
		lz : 16
	State 2
		icmp_ln227 : 1
		xor_ln227 : 2
		lz_1 : 2
		lz_1cast : 3
		M_2 : 4
		trunc_ln229 : 3
		maxe_4 : 4
		xor_ln224 : 1
		and_ln226 : 1
		and_ln226_1 : 1
		maxe_5 : 5
		and_ln224 : 1
		maxe_6 : 6
		M_3 : 5
		round_up : 6
		frac_keep : 6
		trunc_ln8 : 6
		zext_ln235 : 7
		trunc_ln244 : 6
		or_ln244 : 7
		tmp_13 : 6
		or_ln2 : 7
		icmp_ln244 : 8
		round_up_2 : 9
		tmp_14 : 6
		round_up_3 : 9
		zext_ln242 : 9
		zext_ln248 : 9
		zext_ln248_1 : 9
		rounded : 10
		add_ln248_1 : 10
		tmp_15 : 11
		maxe_7 : 7
		maxe_8 : 12
		trunc_ln9 : 11
		add_ln251 : 10
		m7 : 12
		icmp_ln254 : 13
		trunc_ln23 : 13
		or_ln3 : 14
		select_ln172 : 15
		select_ln135 : 16
		select_ln145 : 17
		select_ln142 : 18
		and_ln254 : 14
		select_ln254 : 19
		ret_ln258 : 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   select_ln138_fu_240  |    0    |    16   |
|          |   select_ln158_fu_314  |    0    |    8    |
|          |  select_ln158_1_fu_330 |    0    |    8    |
|          |       ea1_fu_352       |    0    |    8    |
|          |       eb1_fu_366       |    0    |    8    |
|          |       maxe_fu_386      |    0    |    8    |
|          |       diff_fu_414      |    0    |    9    |
|          |       B_1_fu_438       |    0    |    16   |
|          |       A_1_fu_446       |    0    |    16   |
|          |      maxe_1_fu_458     |    0    |    8    |
|          |      B_aln_fu_506      |    0    |    16   |
|          |     B_aln_2_fu_552     |    0    |    16   |
|  select  |      maxe_3_fu_584     |    0    |    9    |
|          |       M_1_fu_608       |    0    |    16   |
|          |   select_ln174_fu_642  |    0    |    16   |
|          |       lz_1_fu_689      |    0    |    32   |
|          |      maxe_5_fu_733     |    0    |    16   |
|          |      maxe_6_fu_747     |    0    |    16   |
|          |       M_3_fu_755       |    0    |    16   |
|          |      maxe_8_fu_894     |    0    |    16   |
|          |        m7_fu_918       |    0    |    7    |
|          |   select_ln172_fu_964  |    0    |    16   |
|          |   select_ln135_fu_976  |    0    |    16   |
|          |  select_ln145_fu_1010  |    0    |    16   |
|          |  select_ln142_fu_1027  |    0    |    16   |
|          |  select_ln254_fu_1051  |    0    |    16   |
|----------|------------------------|---------|---------|
|          |    icmp_ln134_fu_154   |    0    |    11   |
|          |    icmp_ln135_fu_160   |    0    |    10   |
|          |    icmp_ln142_fu_166   |    0    |    11   |
|          |    icmp_ln144_fu_204   |    0    |    11   |
|          |    icmp_ln138_fu_216   |    0    |    10   |
|          |    icmp_ln145_fu_280   |    0    |    11   |
|          |    icmp_ln158_fu_286   |    0    |    11   |
|          |   icmp_ln158_1_fu_300  |    0    |    11   |
|          |    icmp_ln162_fu_346   |    0    |    11   |
|          |    icmp_ln163_fu_360   |    0    |    11   |
|   icmp   |    icmp_ln166_fu_374   |    0    |    11   |
|          |    icmp_ln172_fu_426   |    0    |    11   |
|          |    icmp_ln178_fu_432   |    0    |    11   |
|          |    icmp_ln182_fu_480   |    0    |    11   |
|          |    icmp_ln184_fu_486   |    0    |    11   |
|          |      sticky_fu_536     |    0    |    13   |
|          |    icmp_ln224_fu_665   |    0    |    11   |
|          |    icmp_ln226_fu_670   |    0    |    20   |
|          |    icmp_ln227_fu_678   |    0    |    20   |
|          |    icmp_ln244_fu_830   |    0    |    10   |
|          |    icmp_ln254_fu_926   |    0    |    13   |
|----------|------------------------|---------|---------|
|          |    add_ln191_fu_524    |    0    |    23   |
|          |        M_fu_564        |    0    |    23   |
|          |      maxe_2_fu_578     |    0    |    15   |
|          |    add_ln221_fu_602    |    0    |    23   |
|    add   |        lz_fu_636       |    0    |    39   |
|          |     rounded_fu_868     |    0    |    15   |
|          |   add_ln248_1_fu_874   |    0    |    15   |
|          |      maxe_7_fu_888     |    0    |    23   |
|          |    add_ln251_fu_912    |    0    |    14   |
|----------|------------------------|---------|---------|
|          |    sub_ln167_fu_402    |    0    |    15   |
|    sub   |   sub_ln167_1_fu_408   |    0    |    15   |
|          |      maxe_4_fu_709     |    0    |    23   |
|----------|------------------------|---------|---------|
|    shl   |    shl_ln191_fu_514    |    0    |    18   |
|          |       M_2_fu_700       |    0    |    35   |
|----------|------------------------|---------|---------|
|          |    and_ln138_fu_228    |    0    |    2    |
|          |   and_ln138_1_fu_234   |    0    |    2    |
|          |       lost_fu_530      |    0    |    16   |
|          |     sticky_1_fu_652    |    0    |    2    |
|          |    and_ln226_fu_721    |    0    |    2    |
|          |   and_ln226_1_fu_727   |    0    |    2    |
|    and   |    and_ln224_fu_741    |    0    |    2    |
|          |    round_up_3_fu_850   |    0    |    2    |
|          |    and_ln172_fu_959    |    0    |    2    |
|          |    and_ln135_fu_972    |    0    |    2    |
|          |   and_ln135_1_fu_988   |    0    |    2    |
|          |    and_ln145_fu_999    |    0    |    2    |
|          |    and_ln142_fu_1022   |    0    |    2    |
|          |    and_ln254_fu_1045   |    0    |    2    |
|----------|------------------------|---------|---------|
|   lshr   |     B_aln_1_fu_546     |    0    |    35   |
|----------|------------------------|---------|---------|
|          |     or_ln144_fu_182    |    0    |    7    |
|          |     or_ln142_fu_210    |    0    |    2    |
|          |    or_ln145_1_fu_258   |    0    |    7    |
|          |     or_ln244_fu_806    |    0    |    2    |
|    or    |    round_up_2_fu_836   |    0    |    2    |
|          |    or_ln142_1_fu_944   |    0    |    2    |
|          |     or_ln145_fu_948    |    0    |    2    |
|          |   or_ln145_2_fu_1004   |    0    |    2    |
|          |    or_ln172_fu_1034    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    xor_ln138_fu_222    |    0    |    2    |
|          |    xor_ln166_fu_380    |    0    |    2    |
|          |    xor_ln182_fu_647    |    0    |    2    |
|          |   xor_ln224_1_fu_660   |    0    |    2    |
|          |    xor_ln227_fu_683    |    0    |    2    |
|    xor   |    xor_ln224_fu_715    |    0    |    2    |
|          |    xor_ln145_fu_953    |    0    |    2    |
|          |    xor_ln135_fu_983    |    0    |    2    |
|          |    xor_ln142_fu_993    |    0    |    2    |
|          |    xor_ln134_fu_1017   |    0    |    2    |
|          |    xor_ln172_fu_1039   |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   | b_bits_read_read_fu_90 |    0    |    0    |
|          | a_bits_read_read_fu_96 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |        mb_fu_102       |    0    |    0    |
|          |        ma_fu_106       |    0    |    0    |
|          |   trunc_ln191_fu_520   |    0    |    0    |
|   trunc  |  sext_ln167cast_fu_542 |    0    |    0    |
|          |     lz_1cast_fu_696    |    0    |    0    |
|          |   trunc_ln229_fu_705   |    0    |    0    |
|          |   trunc_ln244_fu_802   |    0    |    0    |
|          |    trunc_ln23_fu_932   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_5_fu_110      |    0    |    0    |
|          |      tmp_6_fu_118      |    0    |    0    |
|          |      tmp_7_fu_188      |    0    |    0    |
|          |      tmp_8_fu_264      |    0    |    0    |
| bitselect|      tmp_10_fu_570     |    0    |    0    |
|          |      tmp_11_fu_620     |    0    |    0    |
|          |     round_up_fu_762    |    0    |    0    |
|          |      tmp_14_fu_842     |    0    |    0    |
|          |      tmp_15_fu_880     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |        ea_fu_126       |    0    |    0    |
|          |        eb_fu_136       |    0    |    0    |
|          |    trunc_ln1_fu_172    |    0    |    0    |
|          |    trunc_ln2_fu_248    |    0    |    0    |
|          |      tmp_9_fu_470      |    0    |    0    |
|partselect|     lshr_ln_fu_492     |    0    |    0    |
|          |    trunc_ln5_fu_592    |    0    |    0    |
|          |    frac_keep_fu_770    |    0    |    0    |
|          |    trunc_ln8_fu_780    |    0    |    0    |
|          |      tmp_13_fu_812     |    0    |    0    |
|          |    trunc_ln9_fu_902    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln129_fu_146   |    0    |    0    |
|          |   zext_ln129_1_fu_150  |    0    |    0    |
|          |    zext_ln167_fu_394   |    0    |    0    |
|          |   zext_ln167_1_fu_398  |    0    |    0    |
|          |   zext_ln178_1_fu_454  |    0    |    0    |
|          |    zext_ln166_fu_466   |    0    |    0    |
|          |    zext_ln184_fu_502   |    0    |    0    |
|   zext   |    zext_ln181_fu_560   |    0    |    0    |
|          |    zext_ln210_fu_616   |    0    |    0    |
|          |    zext_ln221_fu_657   |    0    |    0    |
|          |    zext_ln227_fu_675   |    0    |    0    |
|          |    zext_ln235_fu_790   |    0    |    0    |
|          |    zext_ln242_fu_856   |    0    |    0    |
|          |    zext_ln248_fu_860   |    0    |    0    |
|          |   zext_ln248_1_fu_864  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      or_ln_fu_196      |    0    |    0    |
|          |      or_ln1_fu_272     |    0    |    0    |
|          |      or_ln4_fu_292     |    0    |    0    |
|          |    or_ln158_1_fu_306   |    0    |    0    |
|bitconcatenate|        A_fu_322        |    0    |    0    |
|          |        B_fu_338        |    0    |    0    |
|          |      tmp_s_fu_794      |    0    |    0    |
|          |      or_ln2_fu_822     |    0    |    0    |
|          |      or_ln3_fu_936     |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln167_fu_422   |    0    |    0    |
|----------|------------------------|---------|---------|
|   ctlz   |       tmp_fu_628       |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   1034  |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     M_1_reg_1130    |   16   |
| a_bits_read_reg_1065|   16   |
| b_bits_read_reg_1059|   16   |
| icmp_ln134_reg_1071 |    1   |
| icmp_ln135_reg_1079 |    1   |
| icmp_ln145_reg_1096 |    1   |
| icmp_ln172_reg_1107 |    1   |
| icmp_ln182_reg_1113 |    1   |
|     lz_reg_1141     |   32   |
|   maxe_3_reg_1123   |    9   |
|  or_ln142_reg_1085  |    1   |
|select_ln138_reg_1091|   16   |
|   sticky_reg_1118   |    1   |
|   tmp_11_reg_1136   |    1   |
|  xor_ln166_reg_1102 |    1   |
+---------------------+--------+
|        Total        |   114  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1034  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   114  |    -   |
+-----------+--------+--------+
|   Total   |   114  |  1034  |
+-----------+--------+--------+
