I0: io16_hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid
I2: io16_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_0
i3: io1_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid
I4: io16_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_0
i5: io1_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid
r6: gray_stencil$d_reg__U10$reg0
r7: gray_stencil$d_reg__U11$reg0
r8: gray_stencil$d_reg__U12$reg0
r9: gray_stencil$d_reg__U13$reg0
r10: gray_stencil$d_reg__U14$reg0
r11: gray_stencil$d_reg__U15$reg0
r12: gray_stencil$d_reg__U16$reg0
r13: gray_stencil$d_reg__U17$reg0
r14: gray_stencil$d_reg__U18$reg0
r15: gray_stencil$d_reg__U19$reg0
r16: gray_stencil$d_reg__U20$reg0
r17: gray_stencil$d_reg__U21$reg0
r18: gray_stencil$d_reg__U22$reg0
r19: gray_stencil$d_reg__U23$reg0
r20: gray_stencil$d_reg__U24$reg0
r21: gray_stencil$d_reg__U25$reg0
r22: gray_stencil$d_reg__U26$reg0
r23: gray_stencil$d_reg__U27$reg0
r24: gray_stencil$d_reg__U28$reg0
r25: gray_stencil$d_reg__U29$reg0
p26: op_hcompute_gray_stencil$inner_compute$mul_hw_input_global_wrapper_stencil_1_409_410_i2936_i1096
p27: op_hcompute_gray_stencil$inner_compute$add_410_415_416_tree$opN_0$_join_i2940_i412
p28: op_hcompute_gray_stencil$inner_compute$add_410_415_416_tree$_join_i2944_i412
p29: op_hcompute_gray_stencil$inner_compute$lshr_416_417_418_i2946_i212
r30: gray_stencil$d_reg__U3$reg0
r31: gray_stencil$d_reg__U30$reg0
r32: gray_stencil$d_reg__U31$reg0
r33: gray_stencil$d_reg__U32$reg0
r34: gray_stencil$d_reg__U33$reg0
r35: gray_stencil$d_reg__U34$reg0
r36: gray_stencil$d_reg__U35$reg0
r37: gray_stencil$d_reg__U36$reg0
r38: gray_stencil$d_reg__U37$reg0
r39: gray_stencil$d_reg__U38$reg0
r40: gray_stencil$d_reg__U39$reg0
r41: gray_stencil$d_reg__U4$reg0
r42: gray_stencil$d_reg__U40$reg0
r43: gray_stencil$d_reg__U41$reg0
r44: gray_stencil$d_reg__U5$reg0
r45: gray_stencil$d_reg__U6$reg0
r46: gray_stencil$d_reg__U7$reg0
r47: gray_stencil$d_reg__U8$reg0
r48: gray_stencil$d_reg__U9$reg0
m49: gray_stencil$ub_gray_stencil_bank_6_garnet
m50: gray_stencil$ub_gray_stencil_bank_7_garnet
m51: gray_stencil$ub_gray_stencil_bank_8_garnet
m52: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet
m53: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet
m54: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet
m55: op_hcompute_hw_output_stencil_1_port_controller_garnet
m56: op_hcompute_hw_output_stencil_2_port_controller_garnet
m57: op_hcompute_hw_output_stencil_port_controller_garnet
p58: op_hcompute_reciprocal_stencil$inner_compute$umax_gray_stencil_1_949_950$max_mux_i2997_i812
p59: op_hcompute_reciprocal_stencil$inner_compute$add_951n1_952_i2999_i2231
p60: op_hcompute_reciprocal_stencil$inner_compute$i3006_i3007_i292
m61: op_hcompute_reciprocal_stencil$inner_compute$rom_rom_div_lookupa0_garnet
m62: reciprocal_stencil$ub_reciprocal_stencil_BANK_0_garnet
p63: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_43_1054_1095_i2756_i1096
p64: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_1$opN_0$opN_1$_join_i2760_i412
p65: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_1$opN_0$_join_i2761_i1176
p66: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_39_1060_1093_i2744_i1096
p67: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_1$opN_1$_join_i2748_i412
p68: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_37_1060_1091_i2737_i1096
p69: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_1$opN_0$_join_i2741_i412
p70: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_1$_join_i2749_i2231
p71: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_33_1060_1088_i2724_i1096
p72: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_0$opN_0$_join_i2728_i412
p73: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$opN_0$opN_1$_join_i2733_i412
p74: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_0$_join_i2750_i1176
p75: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$opN_1$opN_1$_join_i2766_i412
p76: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_1$_join_i2768_i2152
p77: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_15_1060_1067_i2650_i1096
p78: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_1$opN_1$_join_i2654_i412
p79: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_1$opN_0$_join_i2647_i412
p80: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_1$_join_i2655_i2231
p81: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_9_1060_1061_i2630_i1096
p82: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_0$opN_0$_join_i2634_i412
p83: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_11_1060_1064_i2637_i1096
p84: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$opN_0$opN_1$_join_i2641_i412
p85: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_1$_join_i2656_i1176
p86: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_3_1054_1055_i2610_i1096
p87: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_0$opN_1$_join_i2614_i412
p88: op_hcompute_blur_unnormalized_stencil$inner_compute$i2599_i2600_i651
p89: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_0$_join_i2615_i1176
p90: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_1$opN_1$_join_i2625_i412
p91: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_1$opN_0$_join_i2620_i1905
p92: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$opN_0$opN_1$_join_i2626_i2231
p93: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_0$_join_i2657_i1176
p94: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_31_1070_1086_i2713_i1096
p95: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_1$opN_1$_join_i2717_i412
p96: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_29_1060_1084_i2706_i1096
p97: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_1$opN_0$_join_i2710_i412
p98: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_1$_join_i2718_i2231
p99: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_25_1070_1080_i2691_i1096
p100: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_0$opN_0$_join_i2695_i412
p101: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_27_1054_1082_i2698_i1096
p102: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$opN_0$opN_1$_join_i2702_i412
p103: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_1$_join_i2719_i1176
p104: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_23_1070_1077_i2682_i1096
p105: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_1$opN_1$_join_i2686_i412
p106: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_21_1054_1075_i2675_i1096
p107: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_1$opN_0$_join_i2679_i412
p108: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_1$_join_i2687_i2231
p109: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_17_1070_1071_i2660_i1096
p110: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_0$opN_0$_join_i2664_i412
p111: op_hcompute_blur_unnormalized_stencil_1$inner_compute$mul_gray_stencil_19_1060_1073_i2667_i1096
p112: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$opN_0$opN_1$_join_i2671_i412
p113: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$opN_0$_join_i2688_i1176
p114: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$opN_0$opN_1$_join_i2720_i2231
p115: op_hcompute_blur_unnormalized_stencil_1$inner_compute$add_gray_stencil_2_1141_1142_tree$_join_i2769_i1176
p116: op_hcompute_sharpen_stencil$inner_compute$lshr_blur_unnormalized_stencil_2_1306_1307_i3024_i212
p117: op_hcompute_sharpen_stencil$inner_compute$sub_1305_1309_1310_i3025_i1864
p118: op_hcompute_sharpen_stencil$inner_compute$smax_1312_1313_1314$max_mux_i3029_i1301
r119: sharpen_stencil$d_reg__U46$reg0
p120: op_hcompute_ratio_stencil$inner_compute$mul_sharpen_stencil_1_reciprocal_stencil_1_1334_i2991_i1096
p121: op_hcompute_hw_output_stencil$inner_compute$mult_middle_1343_1344_1345_i2973_i1258
r122: io16_hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_0$reg0
r123: io1_hw_output_stencil_clkwrk_3_op_hcompute_hw_output_stencil_write_valid$reg1
p124: op_hcompute_hw_output_stencil_1$inner_compute$mult_middle_1360_1361_1362_i2979_i1258
r125: io16_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_0$reg2
r126: io1_hw_output_stencil_clkwrk_4_op_hcompute_hw_output_stencil_1_write_valid$reg3
p127: op_hcompute_hw_output_stencil_2$inner_compute$mult_middle_1377_1378_1379_i2985_i1258
r128: io16_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_0$reg4
r129: io1_hw_output_stencil_clkwrk_5_op_hcompute_hw_output_stencil_2_write_valid$reg5
I130: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0
r131: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg6
r132: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg7
r133: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg8
r134: io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg9
I135: io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0
r136: io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0$reg10
r137: io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0$reg11
r138: io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0$reg12
r139: io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_stencil_2_read_0$reg13
I140: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0
r141: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0$reg14
r142: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0$reg15
r143: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0$reg16
r144: io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_stencil_1_read_0$reg17
r145: pnr_pipelining145
r146: pnr_pipelining146
r147: pnr_pipelining147
r148: pnr_pipelining148
r149: pnr_pipelining149
r150: pnr_pipelining150
r151: pnr_pipelining151
r152: pnr_pipelining152
r153: pnr_pipelining153
r154: pnr_pipelining154
r155: pnr_pipelining155
r156: pnr_pipelining156
r157: pnr_pipelining157
r158: pnr_pipelining158
r159: pnr_pipelining159
r160: pnr_pipelining160
r161: pnr_pipelining161
r162: pnr_pipelining162
r163: pnr_pipelining163
r164: pnr_pipelining164
r165: pnr_pipelining165
r166: pnr_pipelining166
r167: pnr_pipelining167
r168: pnr_pipelining168
r169: pnr_pipelining169
r170: pnr_pipelining170
r171: pnr_pipelining171
r172: pnr_pipelining172
r173: pnr_pipelining173
r174: pnr_pipelining174
r175: pnr_pipelining175
r176: pnr_pipelining176
r177: pnr_pipelining177
r178: pnr_pipelining178
r179: pnr_pipelining179
r180: pnr_pipelining180
r181: pnr_pipelining181
r182: pnr_pipelining182
r183: pnr_pipelining183
r184: pnr_pipelining184
r185: pnr_pipelining185
r186: pnr_pipelining186
r187: pnr_pipelining187
r188: pnr_pipelining188
r189: pnr_pipelining189
r190: pnr_pipelining190
r191: pnr_pipelining191
r192: pnr_pipelining192
r193: pnr_pipelining193
r194: pnr_pipelining194
r195: pnr_pipelining195
r196: pnr_pipelining196
r197: pnr_pipelining197
r198: pnr_pipelining198
r199: pnr_pipelining199
r200: pnr_pipelining200
r201: pnr_pipelining201
r202: pnr_pipelining202
