\section{S\+P\+I\+\_\+\+Type\+Def Struct Reference}
\label{structSPI__TypeDef}\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}


Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ C\+R1}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ C\+R2}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ SR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ DR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ C\+R\+C\+PR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ R\+X\+C\+R\+CR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D5}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ T\+X\+C\+R\+CR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D6}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ I2\+S\+C\+F\+GR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D7}
\item 
\+\_\+\+\_\+\+IO uint16\+\_\+t \textbf{ I2\+S\+PR}
\item 
uint16\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D8}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ DR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+R\+C\+PR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ R\+X\+C\+R\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ T\+X\+C\+R\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I2\+S\+C\+F\+GR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I2\+S\+PR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Serial Peripheral Interface. 

Definition at line \textbf{ 849} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structSPI__TypeDef_a61400ce239355b62aa25c95fcc18a5e1}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{C\+R1\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t C\+R1}

S\+PI control register 1 (not used in I2S mode), Address offset\+: 0x00 

Definition at line \textbf{ 851} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_ab0ec7102960640751d44e92ddac994f0}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{C\+R1\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+R1}

S\+PI control register 1 (not used in I2S mode), Address offset\+: 0x00 

Definition at line \textbf{ 852} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSPI__TypeDef_afdfa307571967afb1d97943e982b6586}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{C\+R2\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+R2}

S\+PI control register 2, Address offset\+: 0x04 

Definition at line \textbf{ 853} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSPI__TypeDef_a2a3e81bd118d1bc52d24a0b0772e6a0c}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{C\+R2\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t C\+R2}

S\+PI control register 2, Address offset\+: 0x04 

Definition at line \textbf{ 853} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_ace450027b4b33f921dd8edd3425a717c}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!C\+R\+C\+PR@{C\+R\+C\+PR}}
\index{C\+R\+C\+PR@{C\+R\+C\+PR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{C\+R\+C\+PR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+R\+C\+PR}

S\+PI C\+RC polynomial register (not used in I2S mode), Address offset\+: 0x10 

Definition at line \textbf{ 856} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSPI__TypeDef_a942ae09a7662bad70ef336f2bed43a19}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!C\+R\+C\+PR@{C\+R\+C\+PR}}
\index{C\+R\+C\+PR@{C\+R\+C\+PR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{C\+R\+C\+PR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t C\+R\+C\+PR}

S\+PI C\+RC polynomial register (not used in I2S mode), Address offset\+: 0x10 

Definition at line \textbf{ 859} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{DR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t DR}

S\+PI data register, Address offset\+: 0x0C 

Definition at line \textbf{ 855} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSPI__TypeDef_a0a1acc0425516ff7969709d118b96a3b}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{DR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t DR}

S\+PI data register, Address offset\+: 0x0C 

Definition at line \textbf{ 857} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_aa0c41c8883cb0812d6aaf956c393584b}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!I2\+S\+C\+F\+GR@{I2\+S\+C\+F\+GR}}
\index{I2\+S\+C\+F\+GR@{I2\+S\+C\+F\+GR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{I2\+S\+C\+F\+GR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I2\+S\+C\+F\+GR}

S\+P\+I\+\_\+\+I2S configuration register, Address offset\+: 0x1C 

Definition at line \textbf{ 859} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSPI__TypeDef_acb40abca5ca4cd2b2855adf2186effe8}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!I2\+S\+C\+F\+GR@{I2\+S\+C\+F\+GR}}
\index{I2\+S\+C\+F\+GR@{I2\+S\+C\+F\+GR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{I2\+S\+C\+F\+GR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t I2\+S\+C\+F\+GR}

S\+P\+I\+\_\+\+I2S configuration register, Address offset\+: 0x1C 

Definition at line \textbf{ 865} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_ab9be89a916ee5904381e10da10e5e8e9}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!I2\+S\+PR@{I2\+S\+PR}}
\index{I2\+S\+PR@{I2\+S\+PR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{I2\+S\+PR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I2\+S\+PR}

S\+P\+I\+\_\+\+I2S prescaler register, Address offset\+: 0x20 

Definition at line \textbf{ 860} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSPI__TypeDef_a02ce1ece243cc4ce1d66ebeca247fee1}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!I2\+S\+PR@{I2\+S\+PR}}
\index{I2\+S\+PR@{I2\+S\+PR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{I2\+S\+PR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t I2\+S\+PR}

S\+P\+I\+\_\+\+I2S prescaler register, Address offset\+: 0x20 

Definition at line \textbf{ 867} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_a149feba01f9c4a49570c6d88619f504f}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D0}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x02 

Definition at line \textbf{ 852} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_a8249a3955aace28d92109b391311eb30}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D1}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x06 

Definition at line \textbf{ 854} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_a5573848497a716a9947fd87487709feb}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D2}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x0A 

Definition at line \textbf{ 856} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_a6c3b31022e6f59b800e9f5cc2a89d54c}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D3}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x0E 

Definition at line \textbf{ 858} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_aa0223808025f5bf9c056185038c9d545}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D4}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, 0x12 

Definition at line \textbf{ 860} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_abd36010ac282682d1f3c641b183b1b6f}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D5}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}

Reserved, 0x16 

Definition at line \textbf{ 862} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_aab502dde158ab7da8e7823d1f8a06edb}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D6}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D6}

Reserved, 0x1A 

Definition at line \textbf{ 864} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_ab1820c97e368d349f5f4121f015d9fab}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D7}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D7}

Reserved, 0x1E 

Definition at line \textbf{ 866} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_afc22764fbf9ee7ce28174d65d0260f18}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}}
\index{R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D8}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D8}

Reserved, 0x22 

Definition at line \textbf{ 868} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_a2cf9dcd9008924334f20f0dc6b57042e}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+X\+C\+R\+CR@{R\+X\+C\+R\+CR}}
\index{R\+X\+C\+R\+CR@{R\+X\+C\+R\+CR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{R\+X\+C\+R\+CR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t R\+X\+C\+R\+CR}

S\+PI RX C\+RC register (not used in I2S mode), Address offset\+: 0x14 

Definition at line \textbf{ 857} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSPI__TypeDef_a7ad53aa3735ccdd785e3eec02faf5eb9}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!R\+X\+C\+R\+CR@{R\+X\+C\+R\+CR}}
\index{R\+X\+C\+R\+CR@{R\+X\+C\+R\+CR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{R\+X\+C\+R\+CR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t R\+X\+C\+R\+CR}

S\+PI RX C\+RC register (not used in I2S mode), Address offset\+: 0x14 

Definition at line \textbf{ 861} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{SR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t SR}

S\+PI status register, Address offset\+: 0x08 

Definition at line \textbf{ 854} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSPI__TypeDef_a44962ea5442d203bf4954035d1bfeb9d}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{SR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t SR}

S\+PI status register, Address offset\+: 0x08 

Definition at line \textbf{ 855} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structSPI__TypeDef_ab4e4328504fd66285df8264d410deefd}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!T\+X\+C\+R\+CR@{T\+X\+C\+R\+CR}}
\index{T\+X\+C\+R\+CR@{T\+X\+C\+R\+CR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{T\+X\+C\+R\+CR\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t T\+X\+C\+R\+CR}

S\+PI TX C\+RC register (not used in I2S mode), Address offset\+: 0x18 

Definition at line \textbf{ 858} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSPI__TypeDef_a0238d40f977d03709c97033b8379f98f}} 
\index{S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}!T\+X\+C\+R\+CR@{T\+X\+C\+R\+CR}}
\index{T\+X\+C\+R\+CR@{T\+X\+C\+R\+CR}!S\+P\+I\+\_\+\+Type\+Def@{S\+P\+I\+\_\+\+Type\+Def}}
\subsubsection{T\+X\+C\+R\+CR\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint16\+\_\+t T\+X\+C\+R\+CR}

S\+PI TX C\+RC register (not used in I2S mode), Address offset\+: 0x18 

Definition at line \textbf{ 863} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
