
*** Running vivado
    with args -log alchitry_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Apr 12 00:01:05 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitry_top.tcl -notrace
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 948.762 ; gain = 467.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'beta_manual_tester' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/beta_manual_tester.sv:7]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
INFO: [Synth 8-6157] synthesizing module 'button_conditioner' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/button_conditioner.sv:7]
	Parameter CLK_FREQ bound to: 10000000 - type: integer 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/pipeline.sv:7]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/pipeline.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/button_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'motherboard' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/motherboard.sv:7]
INFO: [Synth 8-6157] synthesizing module 'beta_cpu' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/beta_cpu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/control_unit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/control_unit.sv:7]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/mux_4.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/mux_2.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-6157] synthesizing module 'adder_32b' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/adder_32b.sv:7]
INFO: [Synth 8-6157] synthesizing module 'cl_4b_adder' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/cl_4b_adder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'partial_cl_adder' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/partial_cl_adder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'partial_cl_adder' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/partial_cl_adder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'cl_4b_adder' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/cl_4b_adder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_32b' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/adder_32b.sv:7]
INFO: [Synth 8-6157] synthesizing module 'compare' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'compare' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6157] synthesizing module 'boolean' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/boolean.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'boolean' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/boolean.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/shifter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/multiplier.sv:7]
	Parameter WIDTH bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/multiplier.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_unit' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/regfile_unit.sv:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_memory' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/regfile_memory.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'regfile_memory' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/regfile_memory.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/regfile_unit.sv:56]
INFO: [Synth 8-226] default block is never used [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/regfile_unit.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'regfile_unit' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/regfile_unit.sv:7]
INFO: [Synth 8-6157] synthesizing module 'pc_unit' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/pc_unit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'pc_unit' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/pc_unit.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/beta_cpu.sv:194]
INFO: [Synth 8-226] default block is never used [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/beta_cpu.sv:206]
INFO: [Synth 8-226] default block is never used [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/beta_cpu.sv:218]
INFO: [Synth 8-6155] done synthesizing module 'beta_cpu' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/beta_cpu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'lcd_spi_driver' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/lcd_spi_driver.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'lcd_spi_driver' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/lcd_spi_driver.sv:7]
INFO: [Synth 8-6157] synthesizing module 'accel_spi_driver' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/accel_spi_driver.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'accel_spi_driver' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/accel_spi_driver.sv:7]
INFO: [Synth 8-6157] synthesizing module 'instruction_rom' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/instruction_rom.sv:7]
	Parameter WORDS bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'instruction_rom' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/instruction_rom.sv:7]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/memory_unit.sv:7]
	Parameter WORDS bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'simple_ram' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/simple_ram.v:50]
	Parameter WIDTH bound to: 6'b100000 
	Parameter ENTRIES bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_ram' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/simple_ram.v:50]
INFO: [Synth 8-6157] synthesizing module 'simple_dual_port_ram' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/simple_dual_port_ram.v:47]
	Parameter WIDTH bound to: 6'b100000 
	Parameter ENTRIES bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_port_ram' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/simple_dual_port_ram.v:47]
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/memory_unit.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/motherboard.sv:201]
INFO: [Synth 8-6155] done synthesizing module 'motherboard' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/motherboard.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner__parameterized0' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/button_conditioner.sv:7]
	Parameter CLK_FREQ bound to: 24'b100110001001011010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner__parameterized0' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/button_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 5'b11100 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/counter.sv:7]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 3'b011 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/seven_seg.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/seven_seg.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/seven_seg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/decoder.sv:7]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/decoder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/multi_seven_seg.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/beta_manual_tester.sv:236]
INFO: [Synth 8-6155] done synthesizing module 'beta_manual_tester' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/beta_manual_tester.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-3936] Found unconnected internal register 'pc_4raw_reg' and it is trimmed from '32' to '31' bits. [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/pc_unit.sv:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'intermediate_reg' and it is trimmed from '32' to '31' bits. [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/pc_unit.sv:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'pc_4sxtc3_2sig_reg' and it is trimmed from '32' to '31' bits. [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.srcs/sources_1/imports/source/pc_unit.sv:32]
WARNING: [Synth 8-7129] Port raddr[1] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[0] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[1] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port waddr[0] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ia[1] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ia[0] in module memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data_1[1] in module pc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_data_1[0] in module pc_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[0] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module adder_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module adder_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module adder_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[1] in module adder_32b is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][5] in module beta_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][4] in module beta_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][3] in module beta_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][2] in module beta_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][1] in module beta_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2][0] in module beta_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][7] in module beta_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][6] in module beta_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][5] in module beta_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][4] in module beta_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][3] in module beta_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][2] in module beta_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][1] in module beta_manual_tester is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1][0] in module beta_manual_tester is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1093.305 ; gain = 612.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1093.305 ; gain = 612.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1093.305 ; gain = 612.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1093.305 ; gain = 0.000
