# do ALU.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MinAbsAddSub
# 
# Top level modules:
# 	MinAbsAddSub
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MinAbsAddSub_vlg_sample_tst
# -- Compiling module MinAbsAddSub_vlg_check_tst
# -- Compiling module MinAbsAddSub_vlg_vec_tst
# 
# Top level modules:
# 	MinAbsAddSub_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.MinAbsAddSub_vlg_vec_tst 
# Loading work.MinAbsAddSub_vlg_vec_tst
# Loading work.MinAbsAddSub
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading work.MinAbsAddSub_vlg_sample_tst
# Loading work.MinAbsAddSub_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port O[4] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0001011101110000
# ERROR! Vector Mismatch for output port O[5] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0001011101110000
# ERROR! Vector Mismatch for output port O[6] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0001011101110000
# ERROR! Vector Mismatch for output port O[8] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0001011101110000
# ERROR! Vector Mismatch for output port O[9] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0001011101110000
# ERROR! Vector Mismatch for output port O[10] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0001011101110000
# ERROR! Vector Mismatch for output port O[12] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0001011101110000
# ERROR! Vector Mismatch for output port O[3] :: @time = 20000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0001001110001000
# ERROR! Vector Mismatch for output port O[7] :: @time = 20000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0001001110001000
# ERROR! Vector Mismatch for output port O[11] :: @time = 30000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000111110100000
# ERROR! Vector Mismatch for output port O[2] :: @time = 120000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0000110110101100
# ERROR! Vector Mismatch for output port O[13] :: @time = 140000.000 ps
#      Expected value = 0000000000000000
#      Real value = 0010011100010000
#          12 mismatched vectors : Simulation failed !
# ** Note: $finish    : ALU.vt(1623)
#    Time: 1 us  Iteration: 0  Instance: /MinAbsAddSub_vlg_vec_tst/tb_out
