
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.112063                       # Number of seconds simulated
sim_ticks                                112062669723                       # Number of ticks simulated
final_tick                               641700387033                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147496                       # Simulator instruction rate (inst/s)
host_op_rate                                   186299                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7477236                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899708                       # Number of bytes of host memory used
host_seconds                                 14987.18                       # Real time elapsed on the host
sim_insts                                  2210548417                       # Number of instructions simulated
sim_ops                                    2792102223                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     11825152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      9497984                       # Number of bytes read from this memory
system.physmem.bytes_read::total             21326208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1778688                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1778688                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        92384                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        74203                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                166611                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13896                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13896                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    105522669                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     84756003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               190306085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14849                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27413                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15872262                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15872262                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15872262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    105522669                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     84756003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              206178347                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               268735420                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21376275                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17409557                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1905662                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8406074                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8096374                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230265                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86452                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192924734                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120265988                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21376275                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10326639                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25417168                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5671772                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      18630707                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11798921                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903065                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    240710530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.604384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.962098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       215293362     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2724623      1.13%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2131429      0.89%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2293711      0.95%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1957358      0.81%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1087458      0.45%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746940      0.31%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1940533      0.81%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12535116      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    240710530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.079544                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447526                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190654960                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     20937830                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25274655                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111690                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3731391                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3645577                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6530                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145214839                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51712                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3731391                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190914704                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       17421916                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2391356                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25130303                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1120848                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     144993980                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2754                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        427435                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       560999                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8667                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202879356                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675730893                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675730893                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34428650                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32714                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16634                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3605009                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13953409                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7843618                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       293162                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1742855                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144477691                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32713                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137162127                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        76276                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20025354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41325686                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          553                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    240710530                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.569822                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.278270                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    182852168     75.96%     75.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24391504     10.13%     86.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12306429      5.11%     91.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7982010      3.32%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6580499      2.73%     97.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2584100      1.07%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3181043      1.32%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779235      0.32%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53542      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    240710530                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962898     75.31%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146044     11.42%     86.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169631     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113728183     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007008      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13606742      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804114      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137162127                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.510398                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278573                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009322                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    516389633                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164536478                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133359373                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138440700                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       146290                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1801809                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          720                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       134052                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          555                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3731391                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       16640971                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       322155                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144510404                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          509                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13953409                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7843618                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16633                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        251163                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12517                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          720                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1133564                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065535                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199099                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134578983                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13477497                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583144                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21280926                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19214078                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803429                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.500786                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133361152                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133359373                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79203039                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213445624                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.496248                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371069                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22055435                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1926782                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    236979139                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.516781                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.368522                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    187250343     79.02%     79.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23298215      9.83%     88.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10799780      4.56%     93.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814104      2.03%     95.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3649277      1.54%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543970      0.65%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1538266      0.65%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1101750      0.46%     98.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2983434      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    236979139                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2983434                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           378517503                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292775052                       # The number of ROB writes
system.switch_cpus0.timesIdled                2850501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28024890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.687354                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.687354                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.372113                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.372113                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608390394                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183752224                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137873303                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               268735420                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23128853                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18746345                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2117778                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9170407                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8708618                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2595297                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95587                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    195331278                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128645630                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23128853                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11303915                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28177820                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6510066                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5776309                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12222525                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2115371                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    233631937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.676629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.048281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205454117     87.94%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2620315      1.12%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2065793      0.88%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4852122      2.08%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1047133      0.45%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1625032      0.70%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1247822      0.53%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          783591      0.34%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13936012      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    233631937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086066                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.478707                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       193132789                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8039535                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28060673                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        96746                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4302190                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3979127                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        45108                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157764995                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83445                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4302190                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       193670500                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2587975                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3892715                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27584201                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1594352                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     157619804                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        44827                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        295283                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       567962                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       260914                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    221735317                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    735574761                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    735574761                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179891437                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        41843875                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37648                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20215                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5040520                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15333934                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7605411                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       142318                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1695468                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         156478332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37629                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146918213                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       152910                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26230679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     54777919                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2777                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    233631937                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.628845                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.300193                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    170273283     72.88%     72.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     27160778     11.63%     84.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13172724      5.64%     90.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8808369      3.77%     93.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8125586      3.48%     97.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2734074      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2821100      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       400618      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       135405      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    233631937                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         422444     59.42%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        144083     20.27%     79.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144360     20.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123397371     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2226109      1.52%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17425      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13733249      9.35%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7544059      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146918213                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.546702                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             710887                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004839                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    528332160                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182747148                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143140387                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147629100                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       372482                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3495220                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1045                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          508                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       201402                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4302190                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1722578                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       105322                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    156515963                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50146                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15333934                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7605411                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20203                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         87899                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          508                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1148941                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1203580                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2352521                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144239595                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13258075                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2678618                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20800675                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20446380                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7542600                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.536735                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143140939                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143140387                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84791523                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        234138260                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.532644                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362143                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105385889                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129423348                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27094246                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2118907                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    229329746                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.564355                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.369247                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    174997971     76.31%     76.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25567937     11.15%     87.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11159709      4.87%     92.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6341227      2.77%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4595687      2.00%     97.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1802117      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1397968      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1005869      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2461261      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    229329746                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105385889                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129423348                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19242723                       # Number of memory references committed
system.switch_cpus1.commit.loads             11838714                       # Number of loads committed
system.switch_cpus1.commit.membars              17426                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18595393                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116615234                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2634765                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2461261                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           383386079                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          317337521                       # The number of ROB writes
system.switch_cpus1.timesIdled                3172402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               35103483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105385889                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129423348                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105385889                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.550013                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.550013                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392155                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392155                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       649703518                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199354898                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145686651                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34852                       # number of misc regfile writes
system.l20.replacements                         95215                       # number of replacements
system.l20.tagsinuse                              256                       # Cycle average of tags in use
system.l20.total_refs                            8990                       # Total number of references to valid blocks.
system.l20.sampled_refs                         95471                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.094165                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.232340                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.032211                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   247.357012                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.378437                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.032158                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000126                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.966238                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.001478                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3783                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3783                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8003                       # number of Writeback hits
system.l20.Writeback_hits::total                 8003                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3783                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3783                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3783                       # number of overall hits
system.l20.overall_hits::total                   3783                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        92384                       # number of ReadReq misses
system.l20.ReadReq_misses::total                92395                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        92384                       # number of demand (read+write) misses
system.l20.demand_misses::total                 92395                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        92384                       # number of overall misses
system.l20.overall_misses::total                92395                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1874542                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  19553509783                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    19555384325                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1874542                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  19553509783                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     19555384325                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1874542                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  19553509783                       # number of overall miss cycles
system.l20.overall_miss_latency::total    19555384325                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96167                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96178                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8003                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8003                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96167                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96178                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96167                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96178                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.960662                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.960667                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.960662                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.960667                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.960662                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.960667                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 170412.909091                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 211654.721413                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 211649.811408                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 170412.909091                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 211654.721413                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 211649.811408                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 170412.909091                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 211654.721413                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 211649.811408                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7072                       # number of writebacks
system.l20.writebacks::total                     7072                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        92384                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           92395                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        92384                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            92395                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        92384                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           92395                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215630                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  14015812972                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  14017028602                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1215630                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  14015812972                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  14017028602                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1215630                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  14015812972                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  14017028602                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.960662                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.960667                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.960662                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.960667                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.960662                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.960667                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110511.818182                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 151712.558149                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 151707.653033                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 110511.818182                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 151712.558149                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 151707.653033                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 110511.818182                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 151712.558149                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 151707.653033                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         76309                       # number of replacements
system.l21.tagsinuse                              256                       # Cycle average of tags in use
system.l21.total_refs                            8786                       # Total number of references to valid blocks.
system.l21.sampled_refs                         76565                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.114752                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            9.931147                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.038208                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   245.587020                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.443625                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.038794                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000149                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.959324                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.001733                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3153                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3153                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7690                       # number of Writeback hits
system.l21.Writeback_hits::total                 7690                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3153                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3153                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3153                       # number of overall hits
system.l21.overall_hits::total                   3153                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        74203                       # number of ReadReq misses
system.l21.ReadReq_misses::total                74216                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        74203                       # number of demand (read+write) misses
system.l21.demand_misses::total                 74216                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        74203                       # number of overall misses
system.l21.overall_misses::total                74216                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2392671                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  15252391256                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    15254783927                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2392671                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  15252391256                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     15254783927                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2392671                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  15252391256                       # number of overall miss cycles
system.l21.overall_miss_latency::total    15254783927                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77356                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77369                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7690                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7690                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77356                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77369                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77356                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77369                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.959240                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.959247                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.959240                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.959247                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.959240                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.959247                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 184051.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 205549.523011                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 205545.757343                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 184051.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 205549.523011                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 205545.757343                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 184051.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 205549.523011                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 205545.757343                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6824                       # number of writebacks
system.l21.writebacks::total                     6824                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        74203                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           74216                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        74203                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            74216                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        74203                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           74216                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1610627                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  10787103402                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  10788714029                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1610627                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  10787103402                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  10788714029                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1610627                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  10787103402                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  10788714029                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.959240                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.959247                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.959240                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.959247                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.959240                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.959247                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 123894.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145372.874439                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 145369.112173                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 123894.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 145372.874439                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 145369.112173                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 123894.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 145372.874439                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 145369.112173                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.992973                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011806560                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846362.335766                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.992973                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017617                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.878194                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11798910                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11798910                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11798910                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11798910                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11798910                       # number of overall hits
system.cpu0.icache.overall_hits::total       11798910                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2081342                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2081342                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2081342                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2081342                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2081342                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2081342                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11798921                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11798921                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11798921                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11798921                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11798921                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11798921                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 189212.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 189212.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 189212.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 189212.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 189212.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 189212.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1965842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1965842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1965842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1965842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1965842                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1965842                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178712.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178712.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178712.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96167                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190961273                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96423                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1980.453554                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.615146                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.384854                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916465                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083535                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10377026                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10377026                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677217                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677217                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16457                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16457                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18054243                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18054243                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18054243                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18054243                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402575                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402575                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402670                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402670                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402670                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402670                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  85626312443                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  85626312443                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9285364                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9285364                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  85635597807                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  85635597807                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  85635597807                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  85635597807                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10779601                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10779601                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18456913                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18456913                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18456913                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18456913                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037346                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037346                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021817                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021817                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021817                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021817                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 212696.547086                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 212696.547086                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 97740.673684                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97740.673684                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 212669.426098                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 212669.426098                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 212669.426098                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 212669.426098                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8003                       # number of writebacks
system.cpu0.dcache.writebacks::total             8003                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306408                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306408                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306503                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306503                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306503                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306503                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96167                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96167                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96167                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96167                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96167                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96167                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  20570555249                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  20570555249                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  20570555249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  20570555249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  20570555249                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  20570555249                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008921                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008921                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005210                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005210                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005210                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005210                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 213904.512452                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 213904.512452                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 213904.512452                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 213904.512452                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 213904.512452                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 213904.512452                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997099                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017392660                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2072082.810591                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997099                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12222511                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12222511                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12222511                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12222511                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12222511                       # number of overall hits
system.cpu1.icache.overall_hits::total       12222511                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2809820                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2809820                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2809820                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2809820                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2809820                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2809820                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12222525                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12222525                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12222525                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12222525                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12222525                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12222525                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 200701.428571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 200701.428571                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 200701.428571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 200701.428571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 200701.428571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 200701.428571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2500571                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2500571                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2500571                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2500571                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2500571                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2500571                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 192351.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 192351.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 192351.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 192351.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 192351.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 192351.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77356                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181158864                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 77612                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2334.160491                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.283783                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.716217                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903452                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096548                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9930487                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9930487                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7369158                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7369158                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19924                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19924                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17426                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17426                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17299645                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17299645                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17299645                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17299645                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       188815                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       188815                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       188815                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        188815                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       188815                       # number of overall misses
system.cpu1.dcache.overall_misses::total       188815                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  40775614614                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  40775614614                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  40775614614                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  40775614614                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  40775614614                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  40775614614                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10119302                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10119302                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7369158                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7369158                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17488460                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17488460                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17488460                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17488460                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018659                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018659                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010797                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010797                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010797                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010797                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 215955.377560                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 215955.377560                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 215955.377560                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 215955.377560                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 215955.377560                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 215955.377560                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7690                       # number of writebacks
system.cpu1.dcache.writebacks::total             7690                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111459                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111459                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111459                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111459                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111459                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111459                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77356                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77356                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77356                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77356                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77356                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77356                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  16089970763                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16089970763                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  16089970763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  16089970763                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  16089970763                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  16089970763                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004423                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004423                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004423                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004423                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 207999.001538                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 207999.001538                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 207999.001538                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 207999.001538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 207999.001538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 207999.001538                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
