BDW_DSP_BAR,VAR_0
SHIM_CSR,VAR_1
SHIM_CSR_STALL,VAR_2
SHIM_HMDC,VAR_3
SHIM_HMDC_HDDA_E0_ALLCH,VAR_4
SHIM_HMDC_HDDA_E1_ALLCH,VAR_5
snd_sof_dsp_update_bits,FUNC_0
snd_sof_dsp_update_bits_unlocked,FUNC_1
bdw_run,FUNC_2
sdev,VAR_6
