Info: constraining clock net 'clk25' to 25.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:      7527/24288    30%
Info:         logic LUTs:   5913/24288    24%
Info:         carry LUTs:    996/24288     4%
Info:           RAM LUTs:    412/12144     3%
Info:          RAMW LUTs:    206/ 6072     3%

Info:      Total DFFs:      8386/24288    34%

Info: Packing IOs..
Info: $sdram_dq[15]$iobuf_i: sdram_dq_$_TBUF__Y_15.Y
Info: pin 'sdram_dq[15]$tr_io' constrained to Bel 'X72/Y26/PIOB'.
Info: $sdram_dq[14]$iobuf_i: sdram_dq_$_TBUF__Y_14.Y
Info: pin 'sdram_dq[14]$tr_io' constrained to Bel 'X72/Y26/PIOD'.
Info: $sdram_dq[13]$iobuf_i: sdram_dq_$_TBUF__Y_13.Y
Info: pin 'sdram_dq[13]$tr_io' constrained to Bel 'X72/Y26/PIOC'.
Info: $sdram_dq[12]$iobuf_i: sdram_dq_$_TBUF__Y_12.Y
Info: pin 'sdram_dq[12]$tr_io' constrained to Bel 'X72/Y35/PIOD'.
Info: $sdram_dq[11]$iobuf_i: sdram_dq_$_TBUF__Y_11.Y
Info: pin 'sdram_dq[11]$tr_io' constrained to Bel 'X72/Y32/PIOA'.
Info: $sdram_dq[10]$iobuf_i: sdram_dq_$_TBUF__Y_10.Y
Info: pin 'sdram_dq[10]$tr_io' constrained to Bel 'X72/Y32/PIOB'.
Info: $sdram_dq[9]$iobuf_i: sdram_dq_$_TBUF__Y_9.Y
Info: pin 'sdram_dq[9]$tr_io' constrained to Bel 'X72/Y35/PIOA'.
Info: $sdram_dq[8]$iobuf_i: sdram_dq_$_TBUF__Y_8.Y
Info: pin 'sdram_dq[8]$tr_io' constrained to Bel 'X72/Y35/PIOB'.
Info: $sdram_dq[7]$iobuf_i: sdram_dq_$_TBUF__Y_7.Y
Info: pin 'sdram_dq[7]$tr_io' constrained to Bel 'X72/Y2/PIOB'.
Info: $sdram_dq[6]$iobuf_i: sdram_dq_$_TBUF__Y_6.Y
Info: pin 'sdram_dq[6]$tr_io' constrained to Bel 'X72/Y8/PIOA'.
Info: $sdram_dq[5]$iobuf_i: sdram_dq_$_TBUF__Y_5.Y
Info: pin 'sdram_dq[5]$tr_io' constrained to Bel 'X72/Y5/PIOB'.
Info: $sdram_dq[4]$iobuf_i: sdram_dq_$_TBUF__Y_4.Y
Info: pin 'sdram_dq[4]$tr_io' constrained to Bel 'X72/Y11/PIOD'.
Info: $sdram_dq[3]$iobuf_i: sdram_dq_$_TBUF__Y_3.Y
Info: pin 'sdram_dq[3]$tr_io' constrained to Bel 'X72/Y2/PIOD'.
Info: $sdram_dq[2]$iobuf_i: sdram_dq_$_TBUF__Y_2.Y
Info: pin 'sdram_dq[2]$tr_io' constrained to Bel 'X72/Y11/PIOC'.
Info: $sdram_dq[1]$iobuf_i: sdram_dq_$_TBUF__Y_1.Y
Info: pin 'sdram_dq[1]$tr_io' constrained to Bel 'X72/Y8/PIOB'.
Info: $sdram_dq[0]$iobuf_i: sdram_dq_$_TBUF__Y.Y
Info: pin 'sdram_dq[0]$tr_io' constrained to Bel 'X72/Y14/PIOA'.
Info: $led[2]$iobuf_i: led_$_TBUF__Y_2.Y
Info: pin 'led[2]$tr_io' constrained to Bel 'X53/Y0/PIOB'.
Info: $led[1]$iobuf_i: led_$_TBUF__Y_1.Y
Info: pin 'led[1]$tr_io' constrained to Bel 'X53/Y0/PIOA'.
Info: $led[0]$iobuf_i: led_$_TBUF__Y.Y
Info: pin 'led[0]$tr_io' constrained to Bel 'X49/Y0/PIOA'.
Info: pin 'serial_tx$tr_io' constrained to Bel 'X38/Y0/PIOA'.
Info: pin 'serial_rx$tr_io' constrained to Bel 'X42/Y0/PIOA'.
Info: pin 'sdram_we_n$tr_io' constrained to Bel 'X67/Y0/PIOB'.
Info: pin 'sdram_ras_n$tr_io' constrained to Bel 'X72/Y2/PIOA'.
Info: pin 'sdram_dm[1]$tr_io' constrained to Bel 'X72/Y38/PIOD'.
Info: pin 'sdram_dm[0]$tr_io' constrained to Bel 'X72/Y5/PIOA'.
Info: pin 'sdram_cs_n$tr_io' constrained to Bel 'X65/Y0/PIOB'.
Info: pin 'sdram_clock$tr_io' constrained to Bel 'X72/Y38/PIOC'.
Info: pin 'sdram_cke$tr_io' constrained to Bel 'X72/Y26/PIOA'.
Info: pin 'sdram_cas_n$tr_io' constrained to Bel 'X72/Y20/PIOA'.
Info: pin 'sdram_ba[1]$tr_io' constrained to Bel 'X67/Y0/PIOA'.
Info: pin 'sdram_ba[0]$tr_io' constrained to Bel 'X72/Y14/PIOB'.
Info: pin 'sdram_a[12]$tr_io' constrained to Bel 'X72/Y41/PIOD'.
Info: pin 'sdram_a[11]$tr_io' constrained to Bel 'X72/Y41/PIOB'.
Info: pin 'sdram_a[10]$tr_io' constrained to Bel 'X65/Y0/PIOA'.
Info: pin 'sdram_a[9]$tr_io' constrained to Bel 'X72/Y23/PIOD'.
Info: pin 'sdram_a[8]$tr_io' constrained to Bel 'X72/Y44/PIOB'.
Info: pin 'sdram_a[7]$tr_io' constrained to Bel 'X72/Y41/PIOC'.
Info: pin 'sdram_a[6]$tr_io' constrained to Bel 'X72/Y23/PIOC'.
Info: pin 'sdram_a[5]$tr_io' constrained to Bel 'X72/Y44/PIOA'.
Info: pin 'sdram_a[4]$tr_io' constrained to Bel 'X72/Y23/PIOB'.
Info: pin 'sdram_a[3]$tr_io' constrained to Bel 'X72/Y23/PIOA'.
Info: pin 'sdram_a[2]$tr_io' constrained to Bel 'X56/Y0/PIOA'.
Info: pin 'sdram_a[1]$tr_io' constrained to Bel 'X60/Y0/PIOA'.
Info: pin 'sdram_a[0]$tr_io' constrained to Bel 'X72/Y20/PIOB'.
Info: pin 'io_jtag_tms$tr_io' constrained to Bel 'X0/Y17/PIOA'.
Info: pin 'io_jtag_tdo$tr_io' constrained to Bel 'X0/Y17/PIOD'.
Info: pin 'io_jtag_tdi$tr_io' constrained to Bel 'X0/Y38/PIOA'.
Info: pin 'io_jtag_tck$tr_io' constrained to Bel 'X0/Y8/PIOD'.
Info: pin 'gpdi_dp[3]$tr_io' constrained to Bel 'X0/Y8/PIOB'.
Info: pin 'gpdi_dp[2]$tr_io' constrained to Bel 'X0/Y26/PIOA'.
Info: pin 'gpdi_dp[1]$tr_io' constrained to Bel 'X0/Y23/PIOA'.
Info: pin 'gpdi_dp[0]$tr_io' constrained to Bel 'X0/Y20/PIOA'.
Info: pin 'gpdi_dn[3]$tr_io' constrained to Bel 'X0/Y2/PIOD'.
Info: pin 'gpdi_dn[2]$tr_io' constrained to Bel 'X0/Y23/PIOD'.
Info: pin 'gpdi_dn[1]$tr_io' constrained to Bel 'X0/Y20/PIOB'.
Info: pin 'gpdi_dn[0]$tr_io' constrained to Bel 'X0/Y14/PIOA'.
Info: pin 'cpu_reset_n$tr_io' constrained to Bel 'X72/Y32/PIOC'.
Info: pin 'clk25$tr_io' constrained to Bel 'X0/Y47/PIOC'.
Info: IOLOGIC component u_saxon.system_phyA_logic.WEn_gears_0 connected to PIO Bel X67/Y0/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.RASn_gears_0 connected to PIO Bel X72/Y2/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_9 connected to PIO Bel X72/Y35/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_8 connected to PIO Bel X72/Y35/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_7 connected to PIO Bel X72/Y2/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_6 connected to PIO Bel X72/Y8/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_5 connected to PIO Bel X72/Y5/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_4 connected to PIO Bel X72/Y11/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_3 connected to PIO Bel X72/Y2/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_2 connected to PIO Bel X72/Y11/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_15 connected to PIO Bel X72/Y26/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_14 connected to PIO Bel X72/Y26/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_13 connected to PIO Bel X72/Y26/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_12 connected to PIO Bel X72/Y35/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_11 connected to PIO Bel X72/Y32/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_10 connected to PIO Bel X72/Y32/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_1 connected to PIO Bel X72/Y8/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_0 connected to PIO Bel X72/Y14/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DM_gears_1 connected to PIO Bel X72/Y38/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DM_gears_0 connected to PIO Bel X72/Y5/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.CSn_gears_0 connected to PIO Bel X65/Y0/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.CKE_gears_0 connected to PIO Bel X72/Y26/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.CASn_gears_0 connected to PIO Bel X72/Y20/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.BA_gears_1 connected to PIO Bel X67/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.BA_gears_0 connected to PIO Bel X72/Y14/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_9 connected to PIO Bel X72/Y23/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_8 connected to PIO Bel X72/Y44/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_7 connected to PIO Bel X72/Y41/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_6 connected to PIO Bel X72/Y23/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_5 connected to PIO Bel X72/Y44/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_4 connected to PIO Bel X72/Y23/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_3 connected to PIO Bel X72/Y23/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_2 connected to PIO Bel X56/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_12 connected to PIO Bel X72/Y41/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_11 connected to PIO Bel X72/Y41/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_10 connected to PIO Bel X65/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_1 connected to PIO Bel X60/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_0 connected to PIO Bel X72/Y20/PIOB
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr3p connected to PIO Bel X0/Y8/PIOB
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr3n connected to PIO Bel X0/Y2/PIOD
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr2p connected to PIO Bel X0/Y26/PIOA
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr2n connected to PIO Bel X0/Y23/PIOD
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr1p connected to PIO Bel X0/Y23/PIOA
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr1n connected to PIO Bel X0/Y20/PIOB
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr0p connected to PIO Bel X0/Y20/PIOA
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr0n connected to PIO Bel X0/Y14/PIOA
Info: IOLOGIC component u_saxon.clocking_bb connected to PIO Bel X72/Y38/PIOC
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info:     Input frequency of PLL 'u_saxon.clocking_pll.EHXPLLL' is constrained to 25.0 MHz
Info:     Derived frequency constraint of 50.0 MHz for net u_saxon.clocking_pll_clkout_system
Info:     Derived frequency constraint of 100.0 MHz for net u_saxon.clocking_pll_clkout_sdram
Info:     Derived frequency constraint of 250.0 MHz for net u_saxon.clocking_pll_clkout_hdmi
Info:     Derived frequency constraint of 100.0 MHz for net u_saxon.clocking_pll_clkout_sdram_DCCA_CLKO
Info: Promoting globals...
Info:     promoting clock net u_saxon.clocking_pll_clkout_sdram_DCCA_CLKO to global network
Info:     promoting clock net u_saxon.clocking_pll_clkout_system to global network
Info:     promoting clock net u_saxon.clocking_pll_clkout_hdmi to global network
Info:     promoting clock net io_jtag_tck$TRELLIS_IO_IN to global network
Info:     promoting clock net clk25$TRELLIS_IO_IN to global network
Info: Checksum: 0x37d88094

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x427e7569

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:  6501/12144    53%
Info: 	          TRELLIS_IO:    58/  197    29%
Info: 	                DCCA:     5/   56     8%
Info: 	              DP16KD:    41/   56    73%
Info: 	          MULT18X18D:     4/   28    14%
Info: 	              ALU54B:     0/   14     0%
Info: 	             EHXPLLL:     1/    2    50%
Info: 	             EXTREFB:     0/    1     0%
Info: 	                DCUA:     0/    1     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:    41/  128    32%
Info: 	            SIOLOGIC:     6/   69     8%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/    8     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%

Info: Placed 106 cells based on constraints.
Info: Creating initial analytic placement for 5594 cells, random placement wirelen = 423883.
Info:     at initial placer iter 0, wirelen = 6381
Info:     at initial placer iter 1, wirelen = 5972
Info:     at initial placer iter 2, wirelen = 5504
Info:     at initial placer iter 3, wirelen = 5569
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 5502, spread = 106914, legal = 111166; time = 0.22s
Info:     at iteration #2, type ALL: wirelen solved = 11885, spread = 91954, legal = 99151; time = 0.21s
Info:     at iteration #3, type ALL: wirelen solved = 18234, spread = 84927, legal = 92637; time = 0.20s
Info:     at iteration #4, type ALL: wirelen solved = 21194, spread = 83681, legal = 89891; time = 0.19s
Info:     at iteration #5, type ALL: wirelen solved = 25937, spread = 77303, legal = 84334; time = 0.18s
Info:     at iteration #6, type ALL: wirelen solved = 27240, spread = 70972, legal = 78320; time = 0.19s
Info:     at iteration #7, type ALL: wirelen solved = 30733, spread = 68904, legal = 74590; time = 0.19s
Info:     at iteration #8, type ALL: wirelen solved = 32917, spread = 66474, legal = 73393; time = 0.18s
Info:     at iteration #9, type ALL: wirelen solved = 35087, spread = 65131, legal = 72874; time = 0.18s
Info:     at iteration #10, type ALL: wirelen solved = 35816, spread = 64847, legal = 72898; time = 0.18s
Info:     at iteration #11, type ALL: wirelen solved = 37564, spread = 64517, legal = 71385; time = 0.18s
Info:     at iteration #12, type ALL: wirelen solved = 38787, spread = 63743, legal = 71205; time = 0.18s
Info:     at iteration #13, type ALL: wirelen solved = 38798, spread = 64524, legal = 72851; time = 0.17s
Info:     at iteration #14, type ALL: wirelen solved = 40599, spread = 63118, legal = 72476; time = 0.19s
Info:     at iteration #15, type ALL: wirelen solved = 40762, spread = 62221, legal = 70093; time = 0.19s
Info:     at iteration #16, type ALL: wirelen solved = 41691, spread = 63200, legal = 70913; time = 0.17s
Info:     at iteration #17, type ALL: wirelen solved = 42161, spread = 62607, legal = 69717; time = 0.18s
Info:     at iteration #18, type ALL: wirelen solved = 42539, spread = 63203, legal = 71027; time = 0.18s
Info:     at iteration #19, type ALL: wirelen solved = 43352, spread = 63010, legal = 70411; time = 0.18s
Info:     at iteration #20, type ALL: wirelen solved = 43819, spread = 61426, legal = 68597; time = 0.18s
Info:     at iteration #21, type ALL: wirelen solved = 43784, spread = 60170, legal = 67485; time = 0.18s
Info:     at iteration #22, type ALL: wirelen solved = 44570, spread = 60079, legal = 69551; time = 0.18s
Info:     at iteration #23, type ALL: wirelen solved = 44956, spread = 58735, legal = 70601; time = 0.18s
Info:     at iteration #24, type ALL: wirelen solved = 45457, spread = 58698, legal = 67884; time = 0.17s
Info:     at iteration #25, type ALL: wirelen solved = 45353, spread = 58904, legal = 67855; time = 0.17s
Info:     at iteration #26, type ALL: wirelen solved = 45400, spread = 58879, legal = 68345; time = 0.18s
Info: HeAP Placer Time: 7.83s
Info:   of which solving equations: 4.26s
Info:   of which spreading cells: 0.68s
Info:   of which strict legalisation: 0.32s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1946, wirelen = 67485
Info:   at iteration #5: temp = 0.000000, timing cost = 1838, wirelen = 56880
Info:   at iteration #10: temp = 0.000000, timing cost = 1631, wirelen = 55048
Info:   at iteration #15: temp = 0.000000, timing cost = 1607, wirelen = 53698
Info:   at iteration #20: temp = 0.000000, timing cost = 1611, wirelen = 53439
Info:   at iteration #23: temp = 0.000000, timing cost = 1617, wirelen = 53349 
Info: SA placement time 19.54s

Info: Max frequency for clock '$glbnet$u_saxon.clocking_pll_clkout_system': 38.42 MHz (FAIL at 50.00 MHz)
Info: Max frequency for clock   '$glbnet$u_saxon.clocking_pll_clkout_hdmi': 212.68 MHz (FAIL at 250.00 MHz)
Info: Max frequency for clock          '$glbnet$io_jtag_tck$TRELLIS_IO_IN': 64.86 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock                '$glbnet$clk25$TRELLIS_IO_IN': 225.38 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                                            -> posedge $glbnet$clk25$TRELLIS_IO_IN               : 5.34 ns
Info: Max delay <async>                                            -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 6.36 ns
Info: Max delay <async>                                            -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 4.92 ns
Info: Max delay posedge $glbnet$clk25$TRELLIS_IO_IN                -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 3.11 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 3.40 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 1.49 ns
Info: Max delay negedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 4.61 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> <async>                                           : 23.44 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 2.68 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$u_saxon.clocking_pll_clkout_hdmi  : 3.59 ns

Info: Slack histogram:
Info:  legend: * represents 40 endpoint(s)
Info:          + represents [1,40) endpoint(s)
Info: [ -6027,  -1621) |****+
Info: [ -1621,   2785) |*************+
Info: [  2785,   7191) |*****************************************+
Info: [  7191,  11597) |*********************************************************+
Info: [ 11597,  16003) |************************************************************ 
Info: [ 16003,  20409) |*********************************************+
Info: [ 20409,  24815) | 
Info: [ 24815,  29221) | 
Info: [ 29221,  33627) | 
Info: [ 33627,  38033) |*+
Info: [ 38033,  42439) | 
Info: [ 42439,  46845) | 
Info: [ 46845,  51251) | 
Info: [ 51251,  55657) | 
Info: [ 55657,  60063) |+
Info: [ 60063,  64469) |***+
Info: [ 64469,  68875) |**+
Info: [ 68875,  73281) |***+
Info: [ 73281,  77687) |****+
Info: [ 77687,  82093) |**********+
Info: Checksum: 0xa68c11f4
Info: Routing globals...
Info:     routing clock net $glbnet$clk25$TRELLIS_IO_IN using global 0
Info:     routing clock net $glbnet$io_jtag_tck$TRELLIS_IO_IN using global 1
Info:     routing clock net $glbnet$u_saxon.clocking_pll_clkout_hdmi using global 2
Info:     routing clock net $glbnet$u_saxon.clocking_pll_clkout_system using global 3
Info:     routing clock net u_saxon.clocking_pll_clkout_sdram_DCCA_CLKO using global 4

Info: Routing..
Info: Setting up routing queue.
Info: Routing 32926 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       25        974 |   25   974 |     31986|       0.23       0.23|
Info:       2000 |       79       1920 |   54   946 |     31050|       0.21       0.44|
Info:       3000 |       84       2915 |    5   995 |     30058|       0.11       0.55|
Info:       4000 |      103       3896 |   19   981 |     29095|       0.16       0.71|
Info:       5000 |      122       4877 |   19   981 |     28206|       0.13       0.85|
Info:       6000 |      133       5866 |   11   989 |     27224|       0.14       0.99|
Info:       7000 |      148       6851 |   15   985 |     26257|       0.17       1.16|
Info:       8000 |      170       7829 |   22   978 |     25325|       0.20       1.36|
Info:       9000 |      208       8791 |   38   962 |     24427|       0.18       1.54|
Info:      10000 |      240       9759 |   32   968 |     23493|       0.20       1.74|
Info:      11000 |      269      10730 |   29   971 |     22626|       0.20       1.94|
Info:      12000 |      300      11699 |   31   969 |     21673|       0.20       2.15|
Info:      13000 |      326      12673 |   26   974 |     20714|       0.22       2.36|
Info:      14000 |      373      13626 |   47   953 |     19779|       0.24       2.61|
Info:      15000 |      421      14578 |   48   952 |     18839|       0.25       2.85|
Info:      16000 |      487      15512 |   66   934 |     17957|       0.34       3.20|
Info:      17000 |      531      16468 |   44   956 |     17045|       0.22       3.42|
Info:      18000 |      583      17416 |   52   948 |     16118|       0.28       3.70|
Info:      19000 |      642      18357 |   59   941 |     15224|       0.28       3.98|
Info:      20000 |      729      19270 |   87   913 |     14440|       0.31       4.29|
Info:      21000 |      862      20137 |  133   867 |     13722|       0.40       4.69|
Info:      22000 |      993      21006 |  131   869 |     12987|       0.41       5.10|
Info:      23000 |     1084      21915 |   91   909 |     12143|       0.37       5.47|
Info:      24000 |     1229      22770 |  145   855 |     11464|       0.44       5.90|
Info:      25000 |     1381      23618 |  152   848 |     10759|       0.44       6.35|
Info:      26000 |     1486      24513 |  105   895 |      9921|       0.38       6.72|
Info:      27000 |     1536      25463 |   50   950 |      9015|       0.30       7.02|
Info:      28000 |     1622      26377 |   86   914 |      8293|       0.30       7.33|
Info:      29000 |     1737      27262 |  115   885 |      7505|       0.38       7.71|
Info:      30000 |     1918      28081 |  181   819 |      6964|       0.47       8.18|
Info:      31000 |     2114      28885 |  196   804 |      6378|       0.48       8.67|
Info:      32000 |     2322      29677 |  208   792 |      5950|       0.54       9.21|
Info:      33000 |     2580      30419 |  258   742 |      5413|       0.61       9.82|
Info:      34000 |     2754      31245 |  174   826 |      4773|       0.54      10.36|
Info:      35000 |     2842      32157 |   88   912 |      3872|       0.48      10.84|
Info:      36000 |     3012      32987 |  170   830 |      3256|       0.48      11.32|
Info:      37000 |     3279      33720 |  267   733 |      2707|       0.66      11.98|
Info:      38000 |     3555      34444 |  276   724 |      2360|       0.66      12.64|
Info:      39000 |     3843      35156 |  288   712 |      1918|       0.67      13.31|
Info:      40000 |     3998      36001 |  155   845 |      1311|       0.49      13.79|
Info:      41000 |     3998      37001 |    0  1000 |       311|       0.08      13.87|
Info:      41310 |     3998      37312 |    0   311 |         0|       0.07      13.94|
Info: Routing complete.
Info: Router1 time 13.94s
Info: Checksum: 0x6ba90fe0

Info: Critical path report for clock '$glbnet$u_saxon.clocking_pll_clkout_system' (posedge -> posedge):
Info: curr total
Info:  5.6  5.6  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0.DOA6
Info:  1.8  7.4    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO22[3] budget 0.443000 ns (33,25) -> (33,14)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.C0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4  7.8  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  7.8    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1 budget 0.000000 ns (33,14) -> (33,14)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56
Info:  0.2  8.0  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  8.0    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D0 budget 0.000000 ns (33,14) -> (33,14)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2  8.3  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.2  9.5    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z[2] budget 0.442000 ns (33,14) -> (31,10)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_PFUMX_C0_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4  9.9  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_PFUMX_C0_SLICE.OFX0
Info:  0.0  9.9    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_PFUMX_C0_Z budget 0.000000 ns (31,10) -> (31,10)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_PFUMX_C0_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40
Info:  0.2 10.1  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_PFUMX_C0_SLICE.OFX1
Info:  1.5 11.6    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg_LUT4_C_Z[2] budget 0.540000 ns (31,10) -> (26,7)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 12.0  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 12.0    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D1 budget 0.000000 ns (26,7) -> (26,7)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2 12.3  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 12.3    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1 budget 0.000000 ns (26,7) -> (26,7)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 12.5  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.2 13.7    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched budget 37.424999 ns (26,7) -> (25,4)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_13_Z_PFUMX_BLUT_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:7544.23-7544.71
Info:                  ./ICESugarProMinimal.v:1123.12-1157.4
Info:  0.3 14.0  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_13_Z_PFUMX_BLUT_SLICE.OFX0
Info:  1.3 15.3    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_15_Z_PFUMX_BLUT_Z[2] budget 1.326000 ns (25,4) -> (26,5)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l261_LUT4_D_Z_LUT4_Z_B_PFUMX_Z_1_SLICE.A1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 15.7  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l261_LUT4_D_Z_LUT4_Z_B_PFUMX_Z_1_SLICE.OFX0
Info:  1.7 17.4    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_Z_D_LUT4_C_Z_PFUMX_ALUT_Z_LUT4_Z_1_C[1] budget 1.524000 ns (26,5) -> (22,4)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_1_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_SLICE.C0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 17.8  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_1_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 17.8    Net u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_1_LUT4_D_Z_L6MUX21_Z_D1 budget 0.000000 ns (22,4) -> (22,4)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_1_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40
Info:  0.2 18.0  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_1_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.7 18.8    Net u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_1_LUT4_D_Z[0] budget 1.523000 ns (22,4) -> (21,3)
Info:                Sink u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0_DO_2_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 19.2  Source u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0_DO_2_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX0
Info:  0.0 19.2    Net u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0_DO_2_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0 budget 0.000000 ns (21,3) -> (21,3)
Info:                Sink u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0_DO_2_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60
Info:  0.2 19.4  Source u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0_DO_2_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 19.4    Net u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0_DO_2_TRELLIS_FF_Q_DI_L6MUX21_Z_D1 budget 0.000000 ns (21,3) -> (21,3)
Info:                Sink u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0_DO_2_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 19.7  Source u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0_DO_2_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  0.1 19.7    Net u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0_DO_2_TRELLIS_FF_Q_DI budget 1.088000 ns (21,3) -> (21,3)
Info:                Sink u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0_DO_2_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.DI1
Info:  0.0 19.7  Setup u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0_DO_2_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.DI1
Info: 10.2 ns logic, 9.5 ns routing

Info: Critical path report for clock '$glbnet$u_saxon.clocking_pll_clkout_hdmi' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_7_DI_LUT4_Z_SLICE.Q1
Info:  1.3  1.8    Net u_saxon.system_hdmiPhy_bridge.ddr2p_D0 budget 1.571000 ns (3,15) -> (2,23)
Info:                Sink u_saxon.system_hdmiPhy_bridge.ddr2n_D0_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:6256.23-6256.30
Info:                  ./ICESugarProMinimal.v:1194.17-1207.4
Info:  0.2  2.1  Source u_saxon.system_hdmiPhy_bridge.ddr2n_D0_LUT4_Z_SLICE.F1
Info:  0.9  2.9    Net u_saxon.system_hdmiPhy_bridge.ddr2n_D0 budget 1.571000 ns (2,23) -> (0,23)
Info:                Sink gpdi_dn[2]$tr_io$IOL.TXDATA0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:6224.23-6224.31
Info:                  ./ICESugarProMinimal.v:1194.17-1207.4
Info:  0.1  3.0  Setup gpdi_dn[2]$tr_io$IOL.TXDATA0
Info: 0.9 ns logic, 2.2 ns routing

Info: Critical path report for clock '$glbnet$io_jtag_tck$TRELLIS_IO_IN' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.jtag_tap_fsm_state_TRELLIS_FF_Q_3_DI_PFUMX_Z_1_SLICE.Q0
Info:  1.1  1.6    Net u_saxon.jtagBridge_1.jtag_tap_fsm_state[2] budget 8.007000 ns (3,24) -> (6,24)
Info:                Sink u_saxon.jtagBridge_1._zz_io_input_valid_2_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B_A_LUT4_Z_SLICE.B0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:6531.23-6531.41
Info:                  ./ICESugarProMinimal.v:1158.14-1173.4
Info:  0.2  1.9  Source u_saxon.jtagBridge_1._zz_io_input_valid_2_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B_A_LUT4_Z_SLICE.F0
Info:  0.4  2.3    Net u_saxon.jtagBridge_1._zz_io_input_valid_2_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B_A[0] budget 8.007000 ns (6,24) -> (6,24)
Info:                Sink u_saxon.jtagBridge_1._zz_io_input_valid_2_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B_A_LUT4_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  2.6  Source u_saxon.jtagBridge_1._zz_io_input_valid_2_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B_A_LUT4_Z_SLICE.F1
Info:  1.0  3.6    Net u_saxon.jtagBridge_1._zz_io_input_valid_2_TRELLIS_FF_Q_DI_LUT4_Z_B[2] budget 8.006000 ns (6,24) -> (5,27)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_D_Z_PFUMX_ALUT_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4  4.0  Source u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_D_Z_PFUMX_ALUT_SLICE.OFX0
Info:  1.1  5.1    Net u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_D_Z_PFUMX_ALUT_Z[3] budget 8.006000 ns (5,27) -> (5,30)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_SLICE.C0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  5.3  Source u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_SLICE.F0
Info:  0.1  5.4    Net u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd budget 8.006000 ns (5,30) -> (5,30)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_SLICE.DI0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:6536.23-6536.44
Info:                  ./ICESugarProMinimal.v:1158.14-1173.4
Info:  0.0  5.4  Setup u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_SLICE.DI0
Info: 1.6 ns logic, 3.8 ns routing

Info: Critical path report for clock '$glbnet$clk25$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source counter_TRELLIS_FF_Q_10_SLICE.Q0
Info:  1.4  1.9    Net counter[5] budget 19.063999 ns (62,28) -> (63,30)
Info:                Sink counter_CCU2C_B0_2$CCU2_SLICE.B1
Info:                Defined in:
Info:                  ./top.v:51.11-51.18
Info:  0.4  2.3  Source counter_CCU2C_B0_2$CCU2_SLICE.FCO
Info:  0.0  2.3    Net counter_CCU2C_B0_COUT[6] budget 0.000000 ns (63,30) -> (64,30)
Info:                Sink counter_CCU2C_B0_1$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.4  Source counter_CCU2C_B0_1$CCU2_SLICE.FCO
Info:  0.0  2.4    Net counter_CCU2C_B0_COUT[8] budget 0.000000 ns (64,30) -> (64,30)
Info:                Sink counter_CCU2C_B0$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.5  Source counter_CCU2C_B0$CCU2_SLICE.FCO
Info:  0.0  2.5    Net counter_CCU2C_B0_COUT[10] budget 0.000000 ns (64,30) -> (64,30)
Info:                Sink counter_CCU2C_B0_6$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.4  2.9  Source counter_CCU2C_B0_6$CCU2_SLICE.F0
Info:  1.0  3.9    Net counter_TRELLIS_FF_Q_DI[10] budget 19.150000 ns (64,30) -> (64,27)
Info:                Sink counter_TRELLIS_FF_Q_5_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27
Info:  0.0  3.9  Setup counter_TRELLIS_FF_Q_5_SLICE.M0
Info: 1.6 ns logic, 2.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk25$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source cpu_reset_n$tr_io.O
Info:  1.6  1.6    Net cpu_reset_n$TRELLIS_IO_IN budget 19.670000 ns (72,32) -> (64,31)
Info:                Sink counter_TRELLIS_FF_Q_9_LSR_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  ./top.v:3.13-3.24
Info:  0.2  1.8  Source counter_TRELLIS_FF_Q_9_LSR_LUT4_Z_SLICE.F1
Info:  0.9  2.7    Net counter_TRELLIS_FF_Q_9_LSR budget 19.670000 ns (64,31) -> (64,30)
Info:                Sink counter_CCU2C_B0_1$CCU2_SLICE.LSR
Info:  0.4  3.1  Setup counter_CCU2C_B0_1$CCU2_SLICE.LSR
Info: 0.7 ns logic, 2.5 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source io_jtag_tms$tr_io.O
Info:  2.2  2.2    Net io_jtag_tms$TRELLIS_IO_IN budget 41.466000 ns (0,17) -> (4,26)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_fsm_state_TRELLIS_FF_Q_3_DI_PFUMX_Z_SLICE.A1
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:11.23-11.42
Info:  0.4  2.6  Source u_saxon.jtagBridge_1.jtag_tap_fsm_state_TRELLIS_FF_Q_3_DI_PFUMX_Z_SLICE.OFX0
Info:  0.1  2.7    Net u_saxon.jtagBridge_1.jtag_tap_fsm_state_TRELLIS_FF_Q_3_DI[3] budget 41.202999 ns (4,26) -> (4,26)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_fsm_state_TRELLIS_FF_Q_3_DI_PFUMX_Z_SLICE.DI0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:0.0-0.0
Info:                  ./ICESugarProMinimal.v:6644.5-6693.12
Info:                  ./ICESugarProMinimal.v:1158.14-1173.4
Info:                  /usr/local/bin/../share/yosys/techmap.v:578.19-578.22
Info:  0.0  2.7  Setup u_saxon.jtagBridge_1.jtag_tap_fsm_state_TRELLIS_FF_Q_3_DI_PFUMX_Z_SLICE.DI0
Info: 0.4 ns logic, 2.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_system':
Info: curr total
Info:  0.0  0.0  Source serial_rx$tr_io.O
Info:  2.2  2.2    Net serial_rx$TRELLIS_IO_IN budget 20.000000 ns (42,0) -> (16,2)
Info:                Sink u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:24.23-24.44
Info:  0.0  2.2  Setup u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0_TRELLIS_FF_Q_SLICE.M0
Info: 0.0 ns logic, 2.2 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk25$TRELLIS_IO_IN' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_system':
Info: curr total
Info:  0.5  0.5  Source reset_TRELLIS_FF_Q_SLICE.Q0
Info:  0.5  1.0    Net reset budget 9.408000 ns (62,27) -> (61,27)
Info:                Sink reset_LUT4_D_1_SLICE.D0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:8.23-8.38
Info:  0.2  1.2  Source reset_LUT4_D_1_SLICE.F0
Info:  0.6  1.9    Net u_saxon.bufferCC_7.buffers_0_TRELLIS_FF_Q_LSR budget 9.407000 ns (61,27) -> (61,26)
Info:                Sink u_saxon.bufferCC_7.buffers_0_TRELLIS_FF_Q_SLICE.LSR
Info:  0.4  2.3  Setup u_saxon.bufferCC_7.buffers_0_TRELLIS_FF_Q_SLICE.LSR
Info: 1.2 ns logic, 1.1 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1._zz_jtag_tap_fsm_stateNext_PFUMX_Z_SLICE.Q0
Info:  1.2  1.7    Net u_saxon.jtagBridge_1._zz_io_input_valid_2_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B_A[1] budget 41.285999 ns (3,26) -> (5,26)
Info:                Sink u_saxon.jtagBridge_1._zz_io_input_valid_2_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B_A_LUT4_C_Z_LUT4_Z_1_SLICE.B0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:6531.23-6531.41
Info:                  ./ICESugarProMinimal.v:1158.14-1173.4
Info:  0.2  1.9  Source u_saxon.jtagBridge_1._zz_io_input_valid_2_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B_A_LUT4_C_Z_LUT4_Z_1_SLICE.F0
Info:  0.7  2.6    Net u_saxon.jtagBridge_1._zz_io_input_valid_2_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_B_A_LUT4_C_Z[4] budget 41.285999 ns (5,26) -> (5,27)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_D_Z_PFUMX_ALUT_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.0  2.6  Setup u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_D_Z_PFUMX_ALUT_SLICE.M0
Info: 0.8 ns logic, 1.9 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_system':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.flowCCByToggle_1.io_input_payload_last_LUT4_Z_SLICE.Q1
Info:  0.7  1.2    Net u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_last budget 19.478001 ns (5,26) -> (5,27)
Info:                Sink u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_last_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:6561.18-6571.4
Info:                  ./ICESugarProMinimal.v:15563.23-15563.51
Info:                  ./ICESugarProMinimal.v:1158.14-1173.4
Info:  0.0  1.2  Setup u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_last_TRELLIS_FF_Q_SLICE.M0
Info: 0.5 ns logic, 0.7 ns routing

Info: Critical path report for cross-domain path 'negedge $glbnet$io_jtag_tck$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_SLICE.Q0
Info:  1.9  2.4    Net io_jtag_tdo$TRELLIS_IO_OUT budget 41.140999 ns (5,30) -> (0,17)
Info:                Sink io_jtag_tdo$tr_io.I
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:13.23-13.42
Info: 0.5 ns logic, 1.9 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_system' -> '<async>':
Info: curr total
Info:  5.6  5.6  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0.DOA6
Info:  1.8  7.4    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO22[3] budget 0.443000 ns (33,25) -> (33,14)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.C0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4  7.8  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  7.8    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1 budget 0.000000 ns (33,14) -> (33,14)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56
Info:  0.2  8.0  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  8.0    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D0 budget 0.000000 ns (33,14) -> (33,14)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2  8.3  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.2  9.5    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z[2] budget 0.442000 ns (33,14) -> (31,10)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_PFUMX_C0_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4  9.9  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_PFUMX_C0_SLICE.OFX0
Info:  0.0  9.9    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_PFUMX_C0_Z budget 0.000000 ns (31,10) -> (31,10)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_PFUMX_C0_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40
Info:  0.2 10.1  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO35_LUT4_A_Z_PFUMX_C0_SLICE.OFX1
Info:  1.5 11.6    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg_LUT4_C_Z[2] budget 0.540000 ns (31,10) -> (26,7)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 12.0  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 12.0    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D1 budget 0.000000 ns (26,7) -> (26,7)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2 12.3  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 12.3    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1 budget 0.000000 ns (26,7) -> (26,7)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 12.5  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.2 13.7    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidPatched budget 37.424999 ns (26,7) -> (25,4)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_11_Z_PFUMX_BLUT_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:7544.23-7544.71
Info:                  ./ICESugarProMinimal.v:1123.12-1157.4
Info:  0.3 14.0  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_11_Z_PFUMX_BLUT_SLICE.OFX0
Info:  1.5 15.5    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesPatched_LUT4_D_15_Z_PFUMX_BLUT_Z[4] budget 1.680000 ns (25,4) -> (25,3)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_Z_B_PFUMX_Z_SLICE.B0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 15.9  Source u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_Z_B_PFUMX_Z_SLICE.OFX0
Info:  0.7 16.6    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT_LUT4_Z_D_LUT4_Z_B[2] budget 2.063000 ns (25,3) -> (25,2)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_PFUMX_Z_C0_PFUMX_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 17.0  Source u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_PFUMX_Z_C0_PFUMX_Z_SLICE.OFX0
Info:  0.6 17.6    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_PFUMX_Z_C0[4] budget 14.729000 ns (25,2) -> (24,2)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.0 17.6  Setup u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_19_DI_L6MUX21_Z_D0_PFUMX_Z_SLICE.M0
Info: 9.1 ns logic, 8.5 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_system' -> 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.io_remote_rsp_payload_data_LUT4_Z_1_SLICE.Q1
Info:  1.0  1.5    Net u_saxon.jtagBridge_1.system_rsp_payload_data[0] budget 41.287998 ns (5,23) -> (6,23)
Info:                Sink u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_32_DI_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:6528.48-6528.71
Info:                  ./ICESugarProMinimal.v:1158.14-1173.4
Info:  0.2  1.8  Source u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_32_DI_LUT4_Z_SLICE.F0
Info:  0.1  1.9    Net u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_32_DI budget 20.525000 ns (6,23) -> (6,23)
Info:                Sink u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_32_DI_LUT4_Z_SLICE.DI0
Info:  0.0  1.9  Setup u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_32_DI_LUT4_Z_SLICE.DI0
Info: 0.8 ns logic, 1.1 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_system' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_hdmi':
Info: curr total
Info:  0.5  0.5  Source u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data_LUT4_Z_1_SLICE.Q1
Info:  1.1  1.7    Net u_saxon.system_hdmiPhy_bridge.TMDS_red[3] budget 1.621000 ns (2,15) -> (2,16)
Info:                Sink u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_6_DI_LUT4_Z_SLICE.B0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:6230.23-6230.39
Info:                  ./ICESugarProMinimal.v:1194.17-1207.4
Info:  0.2  1.9  Source u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_6_DI_LUT4_Z_SLICE.F0
Info:  0.1  2.0    Net u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_6_DI budget 1.619000 ns (2,16) -> (2,16)
Info:                Sink u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_6_DI_LUT4_Z_SLICE.DI0
Info:                Defined in:
Info:                  ./top.v:84.20-111.2
Info:                  ./ICESugarProMinimal.v:6384.3-6391.6
Info:                  ./ICESugarProMinimal.v:1194.17-1207.4
Info:  0.0  2.0  Setup u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_6_DI_LUT4_Z_SLICE.DI0
Info: 0.8 ns logic, 1.3 ns routing

Info: Max frequency for clock '$glbnet$u_saxon.clocking_pll_clkout_system': 50.64 MHz (PASS at 50.00 MHz)
Info: Max frequency for clock   '$glbnet$u_saxon.clocking_pll_clkout_hdmi': 330.69 MHz (PASS at 250.00 MHz)
Info: Max frequency for clock          '$glbnet$io_jtag_tck$TRELLIS_IO_IN': 92.03 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock                '$glbnet$clk25$TRELLIS_IO_IN': 257.14 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                                            -> posedge $glbnet$clk25$TRELLIS_IO_IN               : 3.13 ns
Info: Max delay <async>                                            -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 2.70 ns
Info: Max delay <async>                                            -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 2.16 ns
Info: Max delay posedge $glbnet$clk25$TRELLIS_IO_IN                -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 2.29 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 2.61 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 1.21 ns
Info: Max delay negedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 2.44 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> <async>                                           : 17.60 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 1.90 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$u_saxon.clocking_pll_clkout_hdmi  : 2.04 ns

Info: Slack histogram:
Info:  legend: * represents 57 endpoint(s)
Info:          + represents [1,57) endpoint(s)
Info: [   250,   4357) |****+
Info: [  4357,   8464) |*********+
Info: [  8464,  12571) |*********************************+
Info: [ 12571,  16678) |************************************************************ 
Info: [ 16678,  20785) |*************************************************+
Info: [ 20785,  24892) | 
Info: [ 24892,  28999) | 
Info: [ 28999,  33106) | 
Info: [ 33106,  37213) |+
Info: [ 37213,  41320) |+
Info: [ 41320,  45427) | 
Info: [ 45427,  49534) | 
Info: [ 49534,  53641) | 
Info: [ 53641,  57748) | 
Info: [ 57748,  61855) | 
Info: [ 61855,  65962) |+
Info: [ 65962,  70069) |**+
Info: [ 70069,  74176) |*+
Info: [ 74176,  78283) |**+
Info: [ 78283,  82390) |**********+

Info: Program finished normally.
