

================================================================
== Vitis HLS Report for 'matmul_1'
================================================================
* Date:           Thu Oct  2 21:26:52 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.373 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   590628|   590628|  2.363 ms|  2.363 ms|  590604|  590604|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                        |                                     |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                Instance                |                Module               |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +----------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |load_vec_8_U0                           |load_vec_8                           |     1585|     1585|  6.340 us|  6.340 us|    1585|    1585|                                              no|
        |load_mat_burst_9_U0                     |load_mat_burst_9                     |   589837|   589837|  2.359 ms|  2.359 ms|  589824|  589824|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |compute_vec_mat_10_U0                   |compute_vec_mat_10                   |   590603|   590603|  2.362 ms|  2.362 ms|  590603|  590603|                                              no|
        |matmul_1_Loop_VITIS_LOOP_113_1_proc_U0  |matmul_1_Loop_VITIS_LOOP_113_1_proc  |      769|      769|  3.076 us|  3.076 us|     768|     768|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------+-------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       12|     -|
|FIFO                 |        1|      -|      163|      281|     -|
|Instance             |       16|      2|     2089|     4586|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|        2|     -|
|Register             |        -|      -|        2|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       17|      2|     2254|     4881|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                Instance                |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |compute_vec_mat_10_U0                   |compute_vec_mat_10                   |       16|   2|  1315|  1839|    0|
    |load_mat_burst_9_U0                     |load_mat_burst_9                     |        0|   0|   728|  2454|    0|
    |load_vec_8_U0                           |load_vec_8                           |        0|   0|    34|   243|    0|
    |matmul_1_Loop_VITIS_LOOP_113_1_proc_U0  |matmul_1_Loop_VITIS_LOOP_113_1_proc  |        0|   0|    12|    50|    0|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                     |       16|   2|  2089|  4586|    0|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |mat_stream_U  |        1|  37|   0|    -|   256|   32|     8192|
    |res_stream_U  |        0|  61|   0|    -|    64|   32|     2048|
    |vec_stream_U  |        0|  65|   0|    -|   128|   32|     4096|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        1| 163|   0|    0|   448|   96|    14336|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                               |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                         |       and|   0|  0|   2|           1|           1|
    |load_mat_burst_9_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_vec_8_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |ap_sync_load_mat_burst_9_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_vec_8_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0|  12|           6|           6|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_load_mat_burst_9_U0_ap_ready  |   1|          2|    1|          2|
    |ap_sync_reg_load_vec_8_U0_ap_ready        |   1|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |   2|          4|    2|          4|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_load_mat_burst_9_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_vec_8_U0_ap_ready        |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     |  2|   0|    2|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|o_vec_0_address0        |  out|    6|   ap_memory|       o_vec_0|         array|
|o_vec_0_ce0             |  out|    1|   ap_memory|       o_vec_0|         array|
|o_vec_0_d0              |  out|   32|   ap_memory|       o_vec_0|         array|
|o_vec_0_q0              |   in|   32|   ap_memory|       o_vec_0|         array|
|o_vec_0_we0             |  out|    1|   ap_memory|       o_vec_0|         array|
|o_vec_0_address1        |  out|    6|   ap_memory|       o_vec_0|         array|
|o_vec_0_ce1             |  out|    1|   ap_memory|       o_vec_0|         array|
|o_vec_0_d1              |  out|   32|   ap_memory|       o_vec_0|         array|
|o_vec_0_q1              |   in|   32|   ap_memory|       o_vec_0|         array|
|o_vec_0_we1             |  out|    1|   ap_memory|       o_vec_0|         array|
|o_vec_1_address0        |  out|    6|   ap_memory|       o_vec_1|         array|
|o_vec_1_ce0             |  out|    1|   ap_memory|       o_vec_1|         array|
|o_vec_1_d0              |  out|   32|   ap_memory|       o_vec_1|         array|
|o_vec_1_q0              |   in|   32|   ap_memory|       o_vec_1|         array|
|o_vec_1_we0             |  out|    1|   ap_memory|       o_vec_1|         array|
|o_vec_1_address1        |  out|    6|   ap_memory|       o_vec_1|         array|
|o_vec_1_ce1             |  out|    1|   ap_memory|       o_vec_1|         array|
|o_vec_1_d1              |  out|   32|   ap_memory|       o_vec_1|         array|
|o_vec_1_q1              |   in|   32|   ap_memory|       o_vec_1|         array|
|o_vec_1_we1             |  out|    1|   ap_memory|       o_vec_1|         array|
|o_vec_2_address0        |  out|    6|   ap_memory|       o_vec_2|         array|
|o_vec_2_ce0             |  out|    1|   ap_memory|       o_vec_2|         array|
|o_vec_2_d0              |  out|   32|   ap_memory|       o_vec_2|         array|
|o_vec_2_q0              |   in|   32|   ap_memory|       o_vec_2|         array|
|o_vec_2_we0             |  out|    1|   ap_memory|       o_vec_2|         array|
|o_vec_2_address1        |  out|    6|   ap_memory|       o_vec_2|         array|
|o_vec_2_ce1             |  out|    1|   ap_memory|       o_vec_2|         array|
|o_vec_2_d1              |  out|   32|   ap_memory|       o_vec_2|         array|
|o_vec_2_q1              |   in|   32|   ap_memory|       o_vec_2|         array|
|o_vec_2_we1             |  out|    1|   ap_memory|       o_vec_2|         array|
|o_vec_3_address0        |  out|    6|   ap_memory|       o_vec_3|         array|
|o_vec_3_ce0             |  out|    1|   ap_memory|       o_vec_3|         array|
|o_vec_3_d0              |  out|   32|   ap_memory|       o_vec_3|         array|
|o_vec_3_q0              |   in|   32|   ap_memory|       o_vec_3|         array|
|o_vec_3_we0             |  out|    1|   ap_memory|       o_vec_3|         array|
|o_vec_3_address1        |  out|    6|   ap_memory|       o_vec_3|         array|
|o_vec_3_ce1             |  out|    1|   ap_memory|       o_vec_3|         array|
|o_vec_3_d1              |  out|   32|   ap_memory|       o_vec_3|         array|
|o_vec_3_q1              |   in|   32|   ap_memory|       o_vec_3|         array|
|o_vec_3_we1             |  out|    1|   ap_memory|       o_vec_3|         array|
|o_vec_4_address0        |  out|    6|   ap_memory|       o_vec_4|         array|
|o_vec_4_ce0             |  out|    1|   ap_memory|       o_vec_4|         array|
|o_vec_4_d0              |  out|   32|   ap_memory|       o_vec_4|         array|
|o_vec_4_q0              |   in|   32|   ap_memory|       o_vec_4|         array|
|o_vec_4_we0             |  out|    1|   ap_memory|       o_vec_4|         array|
|o_vec_4_address1        |  out|    6|   ap_memory|       o_vec_4|         array|
|o_vec_4_ce1             |  out|    1|   ap_memory|       o_vec_4|         array|
|o_vec_4_d1              |  out|   32|   ap_memory|       o_vec_4|         array|
|o_vec_4_q1              |   in|   32|   ap_memory|       o_vec_4|         array|
|o_vec_4_we1             |  out|    1|   ap_memory|       o_vec_4|         array|
|o_vec_5_address0        |  out|    6|   ap_memory|       o_vec_5|         array|
|o_vec_5_ce0             |  out|    1|   ap_memory|       o_vec_5|         array|
|o_vec_5_d0              |  out|   32|   ap_memory|       o_vec_5|         array|
|o_vec_5_q0              |   in|   32|   ap_memory|       o_vec_5|         array|
|o_vec_5_we0             |  out|    1|   ap_memory|       o_vec_5|         array|
|o_vec_5_address1        |  out|    6|   ap_memory|       o_vec_5|         array|
|o_vec_5_ce1             |  out|    1|   ap_memory|       o_vec_5|         array|
|o_vec_5_d1              |  out|   32|   ap_memory|       o_vec_5|         array|
|o_vec_5_q1              |   in|   32|   ap_memory|       o_vec_5|         array|
|o_vec_5_we1             |  out|    1|   ap_memory|       o_vec_5|         array|
|o_vec_6_address0        |  out|    6|   ap_memory|       o_vec_6|         array|
|o_vec_6_ce0             |  out|    1|   ap_memory|       o_vec_6|         array|
|o_vec_6_d0              |  out|   32|   ap_memory|       o_vec_6|         array|
|o_vec_6_q0              |   in|   32|   ap_memory|       o_vec_6|         array|
|o_vec_6_we0             |  out|    1|   ap_memory|       o_vec_6|         array|
|o_vec_6_address1        |  out|    6|   ap_memory|       o_vec_6|         array|
|o_vec_6_ce1             |  out|    1|   ap_memory|       o_vec_6|         array|
|o_vec_6_d1              |  out|   32|   ap_memory|       o_vec_6|         array|
|o_vec_6_q1              |   in|   32|   ap_memory|       o_vec_6|         array|
|o_vec_6_we1             |  out|    1|   ap_memory|       o_vec_6|         array|
|o_vec_7_address0        |  out|    6|   ap_memory|       o_vec_7|         array|
|o_vec_7_ce0             |  out|    1|   ap_memory|       o_vec_7|         array|
|o_vec_7_d0              |  out|   32|   ap_memory|       o_vec_7|         array|
|o_vec_7_q0              |   in|   32|   ap_memory|       o_vec_7|         array|
|o_vec_7_we0             |  out|    1|   ap_memory|       o_vec_7|         array|
|o_vec_7_address1        |  out|    6|   ap_memory|       o_vec_7|         array|
|o_vec_7_ce1             |  out|    1|   ap_memory|       o_vec_7|         array|
|o_vec_7_d1              |  out|   32|   ap_memory|       o_vec_7|         array|
|o_vec_7_q1              |   in|   32|   ap_memory|       o_vec_7|         array|
|o_vec_7_we1             |  out|    1|   ap_memory|       o_vec_7|         array|
|o_vec_8_address0        |  out|    6|   ap_memory|       o_vec_8|         array|
|o_vec_8_ce0             |  out|    1|   ap_memory|       o_vec_8|         array|
|o_vec_8_d0              |  out|   32|   ap_memory|       o_vec_8|         array|
|o_vec_8_q0              |   in|   32|   ap_memory|       o_vec_8|         array|
|o_vec_8_we0             |  out|    1|   ap_memory|       o_vec_8|         array|
|o_vec_8_address1        |  out|    6|   ap_memory|       o_vec_8|         array|
|o_vec_8_ce1             |  out|    1|   ap_memory|       o_vec_8|         array|
|o_vec_8_d1              |  out|   32|   ap_memory|       o_vec_8|         array|
|o_vec_8_q1              |   in|   32|   ap_memory|       o_vec_8|         array|
|o_vec_8_we1             |  out|    1|   ap_memory|       o_vec_8|         array|
|o_vec_9_address0        |  out|    6|   ap_memory|       o_vec_9|         array|
|o_vec_9_ce0             |  out|    1|   ap_memory|       o_vec_9|         array|
|o_vec_9_d0              |  out|   32|   ap_memory|       o_vec_9|         array|
|o_vec_9_q0              |   in|   32|   ap_memory|       o_vec_9|         array|
|o_vec_9_we0             |  out|    1|   ap_memory|       o_vec_9|         array|
|o_vec_9_address1        |  out|    6|   ap_memory|       o_vec_9|         array|
|o_vec_9_ce1             |  out|    1|   ap_memory|       o_vec_9|         array|
|o_vec_9_d1              |  out|   32|   ap_memory|       o_vec_9|         array|
|o_vec_9_q1              |   in|   32|   ap_memory|       o_vec_9|         array|
|o_vec_9_we1             |  out|    1|   ap_memory|       o_vec_9|         array|
|o_vec_10_address0       |  out|    6|   ap_memory|      o_vec_10|         array|
|o_vec_10_ce0            |  out|    1|   ap_memory|      o_vec_10|         array|
|o_vec_10_d0             |  out|   32|   ap_memory|      o_vec_10|         array|
|o_vec_10_q0             |   in|   32|   ap_memory|      o_vec_10|         array|
|o_vec_10_we0            |  out|    1|   ap_memory|      o_vec_10|         array|
|o_vec_10_address1       |  out|    6|   ap_memory|      o_vec_10|         array|
|o_vec_10_ce1            |  out|    1|   ap_memory|      o_vec_10|         array|
|o_vec_10_d1             |  out|   32|   ap_memory|      o_vec_10|         array|
|o_vec_10_q1             |   in|   32|   ap_memory|      o_vec_10|         array|
|o_vec_10_we1            |  out|    1|   ap_memory|      o_vec_10|         array|
|o_vec_11_address0       |  out|    6|   ap_memory|      o_vec_11|         array|
|o_vec_11_ce0            |  out|    1|   ap_memory|      o_vec_11|         array|
|o_vec_11_d0             |  out|   32|   ap_memory|      o_vec_11|         array|
|o_vec_11_q0             |   in|   32|   ap_memory|      o_vec_11|         array|
|o_vec_11_we0            |  out|    1|   ap_memory|      o_vec_11|         array|
|o_vec_11_address1       |  out|    6|   ap_memory|      o_vec_11|         array|
|o_vec_11_ce1            |  out|    1|   ap_memory|      o_vec_11|         array|
|o_vec_11_d1             |  out|   32|   ap_memory|      o_vec_11|         array|
|o_vec_11_q1             |   in|   32|   ap_memory|      o_vec_11|         array|
|o_vec_11_we1            |  out|    1|   ap_memory|      o_vec_11|         array|
|o_vec_12_address0       |  out|    6|   ap_memory|      o_vec_12|         array|
|o_vec_12_ce0            |  out|    1|   ap_memory|      o_vec_12|         array|
|o_vec_12_d0             |  out|   32|   ap_memory|      o_vec_12|         array|
|o_vec_12_q0             |   in|   32|   ap_memory|      o_vec_12|         array|
|o_vec_12_we0            |  out|    1|   ap_memory|      o_vec_12|         array|
|o_vec_12_address1       |  out|    6|   ap_memory|      o_vec_12|         array|
|o_vec_12_ce1            |  out|    1|   ap_memory|      o_vec_12|         array|
|o_vec_12_d1             |  out|   32|   ap_memory|      o_vec_12|         array|
|o_vec_12_q1             |   in|   32|   ap_memory|      o_vec_12|         array|
|o_vec_12_we1            |  out|    1|   ap_memory|      o_vec_12|         array|
|o_vec_13_address0       |  out|    6|   ap_memory|      o_vec_13|         array|
|o_vec_13_ce0            |  out|    1|   ap_memory|      o_vec_13|         array|
|o_vec_13_d0             |  out|   32|   ap_memory|      o_vec_13|         array|
|o_vec_13_q0             |   in|   32|   ap_memory|      o_vec_13|         array|
|o_vec_13_we0            |  out|    1|   ap_memory|      o_vec_13|         array|
|o_vec_13_address1       |  out|    6|   ap_memory|      o_vec_13|         array|
|o_vec_13_ce1            |  out|    1|   ap_memory|      o_vec_13|         array|
|o_vec_13_d1             |  out|   32|   ap_memory|      o_vec_13|         array|
|o_vec_13_q1             |   in|   32|   ap_memory|      o_vec_13|         array|
|o_vec_13_we1            |  out|    1|   ap_memory|      o_vec_13|         array|
|o_vec_14_address0       |  out|    6|   ap_memory|      o_vec_14|         array|
|o_vec_14_ce0            |  out|    1|   ap_memory|      o_vec_14|         array|
|o_vec_14_d0             |  out|   32|   ap_memory|      o_vec_14|         array|
|o_vec_14_q0             |   in|   32|   ap_memory|      o_vec_14|         array|
|o_vec_14_we0            |  out|    1|   ap_memory|      o_vec_14|         array|
|o_vec_14_address1       |  out|    6|   ap_memory|      o_vec_14|         array|
|o_vec_14_ce1            |  out|    1|   ap_memory|      o_vec_14|         array|
|o_vec_14_d1             |  out|   32|   ap_memory|      o_vec_14|         array|
|o_vec_14_q1             |   in|   32|   ap_memory|      o_vec_14|         array|
|o_vec_14_we1            |  out|    1|   ap_memory|      o_vec_14|         array|
|o_vec_15_address0       |  out|    6|   ap_memory|      o_vec_15|         array|
|o_vec_15_ce0            |  out|    1|   ap_memory|      o_vec_15|         array|
|o_vec_15_d0             |  out|   32|   ap_memory|      o_vec_15|         array|
|o_vec_15_q0             |   in|   32|   ap_memory|      o_vec_15|         array|
|o_vec_15_we0            |  out|    1|   ap_memory|      o_vec_15|         array|
|o_vec_15_address1       |  out|    6|   ap_memory|      o_vec_15|         array|
|o_vec_15_ce1            |  out|    1|   ap_memory|      o_vec_15|         array|
|o_vec_15_d1             |  out|   32|   ap_memory|      o_vec_15|         array|
|o_vec_15_q1             |   in|   32|   ap_memory|      o_vec_15|         array|
|o_vec_15_we1            |  out|    1|   ap_memory|      o_vec_15|         array|
|i_vec_0_address0        |  out|    6|   ap_memory|       i_vec_0|         array|
|i_vec_0_ce0             |  out|    1|   ap_memory|       i_vec_0|         array|
|i_vec_0_d0              |  out|   32|   ap_memory|       i_vec_0|         array|
|i_vec_0_q0              |   in|   32|   ap_memory|       i_vec_0|         array|
|i_vec_0_we0             |  out|    1|   ap_memory|       i_vec_0|         array|
|i_vec_0_address1        |  out|    6|   ap_memory|       i_vec_0|         array|
|i_vec_0_ce1             |  out|    1|   ap_memory|       i_vec_0|         array|
|i_vec_0_d1              |  out|   32|   ap_memory|       i_vec_0|         array|
|i_vec_0_q1              |   in|   32|   ap_memory|       i_vec_0|         array|
|i_vec_0_we1             |  out|    1|   ap_memory|       i_vec_0|         array|
|i_vec_1_address0        |  out|    6|   ap_memory|       i_vec_1|         array|
|i_vec_1_ce0             |  out|    1|   ap_memory|       i_vec_1|         array|
|i_vec_1_d0              |  out|   32|   ap_memory|       i_vec_1|         array|
|i_vec_1_q0              |   in|   32|   ap_memory|       i_vec_1|         array|
|i_vec_1_we0             |  out|    1|   ap_memory|       i_vec_1|         array|
|i_vec_1_address1        |  out|    6|   ap_memory|       i_vec_1|         array|
|i_vec_1_ce1             |  out|    1|   ap_memory|       i_vec_1|         array|
|i_vec_1_d1              |  out|   32|   ap_memory|       i_vec_1|         array|
|i_vec_1_q1              |   in|   32|   ap_memory|       i_vec_1|         array|
|i_vec_1_we1             |  out|    1|   ap_memory|       i_vec_1|         array|
|i_vec_2_address0        |  out|    6|   ap_memory|       i_vec_2|         array|
|i_vec_2_ce0             |  out|    1|   ap_memory|       i_vec_2|         array|
|i_vec_2_d0              |  out|   32|   ap_memory|       i_vec_2|         array|
|i_vec_2_q0              |   in|   32|   ap_memory|       i_vec_2|         array|
|i_vec_2_we0             |  out|    1|   ap_memory|       i_vec_2|         array|
|i_vec_2_address1        |  out|    6|   ap_memory|       i_vec_2|         array|
|i_vec_2_ce1             |  out|    1|   ap_memory|       i_vec_2|         array|
|i_vec_2_d1              |  out|   32|   ap_memory|       i_vec_2|         array|
|i_vec_2_q1              |   in|   32|   ap_memory|       i_vec_2|         array|
|i_vec_2_we1             |  out|    1|   ap_memory|       i_vec_2|         array|
|i_vec_3_address0        |  out|    6|   ap_memory|       i_vec_3|         array|
|i_vec_3_ce0             |  out|    1|   ap_memory|       i_vec_3|         array|
|i_vec_3_d0              |  out|   32|   ap_memory|       i_vec_3|         array|
|i_vec_3_q0              |   in|   32|   ap_memory|       i_vec_3|         array|
|i_vec_3_we0             |  out|    1|   ap_memory|       i_vec_3|         array|
|i_vec_3_address1        |  out|    6|   ap_memory|       i_vec_3|         array|
|i_vec_3_ce1             |  out|    1|   ap_memory|       i_vec_3|         array|
|i_vec_3_d1              |  out|   32|   ap_memory|       i_vec_3|         array|
|i_vec_3_q1              |   in|   32|   ap_memory|       i_vec_3|         array|
|i_vec_3_we1             |  out|    1|   ap_memory|       i_vec_3|         array|
|i_vec_4_address0        |  out|    6|   ap_memory|       i_vec_4|         array|
|i_vec_4_ce0             |  out|    1|   ap_memory|       i_vec_4|         array|
|i_vec_4_d0              |  out|   32|   ap_memory|       i_vec_4|         array|
|i_vec_4_q0              |   in|   32|   ap_memory|       i_vec_4|         array|
|i_vec_4_we0             |  out|    1|   ap_memory|       i_vec_4|         array|
|i_vec_4_address1        |  out|    6|   ap_memory|       i_vec_4|         array|
|i_vec_4_ce1             |  out|    1|   ap_memory|       i_vec_4|         array|
|i_vec_4_d1              |  out|   32|   ap_memory|       i_vec_4|         array|
|i_vec_4_q1              |   in|   32|   ap_memory|       i_vec_4|         array|
|i_vec_4_we1             |  out|    1|   ap_memory|       i_vec_4|         array|
|i_vec_5_address0        |  out|    6|   ap_memory|       i_vec_5|         array|
|i_vec_5_ce0             |  out|    1|   ap_memory|       i_vec_5|         array|
|i_vec_5_d0              |  out|   32|   ap_memory|       i_vec_5|         array|
|i_vec_5_q0              |   in|   32|   ap_memory|       i_vec_5|         array|
|i_vec_5_we0             |  out|    1|   ap_memory|       i_vec_5|         array|
|i_vec_5_address1        |  out|    6|   ap_memory|       i_vec_5|         array|
|i_vec_5_ce1             |  out|    1|   ap_memory|       i_vec_5|         array|
|i_vec_5_d1              |  out|   32|   ap_memory|       i_vec_5|         array|
|i_vec_5_q1              |   in|   32|   ap_memory|       i_vec_5|         array|
|i_vec_5_we1             |  out|    1|   ap_memory|       i_vec_5|         array|
|i_vec_6_address0        |  out|    6|   ap_memory|       i_vec_6|         array|
|i_vec_6_ce0             |  out|    1|   ap_memory|       i_vec_6|         array|
|i_vec_6_d0              |  out|   32|   ap_memory|       i_vec_6|         array|
|i_vec_6_q0              |   in|   32|   ap_memory|       i_vec_6|         array|
|i_vec_6_we0             |  out|    1|   ap_memory|       i_vec_6|         array|
|i_vec_6_address1        |  out|    6|   ap_memory|       i_vec_6|         array|
|i_vec_6_ce1             |  out|    1|   ap_memory|       i_vec_6|         array|
|i_vec_6_d1              |  out|   32|   ap_memory|       i_vec_6|         array|
|i_vec_6_q1              |   in|   32|   ap_memory|       i_vec_6|         array|
|i_vec_6_we1             |  out|    1|   ap_memory|       i_vec_6|         array|
|i_vec_7_address0        |  out|    6|   ap_memory|       i_vec_7|         array|
|i_vec_7_ce0             |  out|    1|   ap_memory|       i_vec_7|         array|
|i_vec_7_d0              |  out|   32|   ap_memory|       i_vec_7|         array|
|i_vec_7_q0              |   in|   32|   ap_memory|       i_vec_7|         array|
|i_vec_7_we0             |  out|    1|   ap_memory|       i_vec_7|         array|
|i_vec_7_address1        |  out|    6|   ap_memory|       i_vec_7|         array|
|i_vec_7_ce1             |  out|    1|   ap_memory|       i_vec_7|         array|
|i_vec_7_d1              |  out|   32|   ap_memory|       i_vec_7|         array|
|i_vec_7_q1              |   in|   32|   ap_memory|       i_vec_7|         array|
|i_vec_7_we1             |  out|    1|   ap_memory|       i_vec_7|         array|
|i_vec_8_address0        |  out|    6|   ap_memory|       i_vec_8|         array|
|i_vec_8_ce0             |  out|    1|   ap_memory|       i_vec_8|         array|
|i_vec_8_d0              |  out|   32|   ap_memory|       i_vec_8|         array|
|i_vec_8_q0              |   in|   32|   ap_memory|       i_vec_8|         array|
|i_vec_8_we0             |  out|    1|   ap_memory|       i_vec_8|         array|
|i_vec_8_address1        |  out|    6|   ap_memory|       i_vec_8|         array|
|i_vec_8_ce1             |  out|    1|   ap_memory|       i_vec_8|         array|
|i_vec_8_d1              |  out|   32|   ap_memory|       i_vec_8|         array|
|i_vec_8_q1              |   in|   32|   ap_memory|       i_vec_8|         array|
|i_vec_8_we1             |  out|    1|   ap_memory|       i_vec_8|         array|
|i_vec_9_address0        |  out|    6|   ap_memory|       i_vec_9|         array|
|i_vec_9_ce0             |  out|    1|   ap_memory|       i_vec_9|         array|
|i_vec_9_d0              |  out|   32|   ap_memory|       i_vec_9|         array|
|i_vec_9_q0              |   in|   32|   ap_memory|       i_vec_9|         array|
|i_vec_9_we0             |  out|    1|   ap_memory|       i_vec_9|         array|
|i_vec_9_address1        |  out|    6|   ap_memory|       i_vec_9|         array|
|i_vec_9_ce1             |  out|    1|   ap_memory|       i_vec_9|         array|
|i_vec_9_d1              |  out|   32|   ap_memory|       i_vec_9|         array|
|i_vec_9_q1              |   in|   32|   ap_memory|       i_vec_9|         array|
|i_vec_9_we1             |  out|    1|   ap_memory|       i_vec_9|         array|
|i_vec_10_address0       |  out|    6|   ap_memory|      i_vec_10|         array|
|i_vec_10_ce0            |  out|    1|   ap_memory|      i_vec_10|         array|
|i_vec_10_d0             |  out|   32|   ap_memory|      i_vec_10|         array|
|i_vec_10_q0             |   in|   32|   ap_memory|      i_vec_10|         array|
|i_vec_10_we0            |  out|    1|   ap_memory|      i_vec_10|         array|
|i_vec_10_address1       |  out|    6|   ap_memory|      i_vec_10|         array|
|i_vec_10_ce1            |  out|    1|   ap_memory|      i_vec_10|         array|
|i_vec_10_d1             |  out|   32|   ap_memory|      i_vec_10|         array|
|i_vec_10_q1             |   in|   32|   ap_memory|      i_vec_10|         array|
|i_vec_10_we1            |  out|    1|   ap_memory|      i_vec_10|         array|
|i_vec_11_address0       |  out|    6|   ap_memory|      i_vec_11|         array|
|i_vec_11_ce0            |  out|    1|   ap_memory|      i_vec_11|         array|
|i_vec_11_d0             |  out|   32|   ap_memory|      i_vec_11|         array|
|i_vec_11_q0             |   in|   32|   ap_memory|      i_vec_11|         array|
|i_vec_11_we0            |  out|    1|   ap_memory|      i_vec_11|         array|
|i_vec_11_address1       |  out|    6|   ap_memory|      i_vec_11|         array|
|i_vec_11_ce1            |  out|    1|   ap_memory|      i_vec_11|         array|
|i_vec_11_d1             |  out|   32|   ap_memory|      i_vec_11|         array|
|i_vec_11_q1             |   in|   32|   ap_memory|      i_vec_11|         array|
|i_vec_11_we1            |  out|    1|   ap_memory|      i_vec_11|         array|
|i_vec_12_address0       |  out|    6|   ap_memory|      i_vec_12|         array|
|i_vec_12_ce0            |  out|    1|   ap_memory|      i_vec_12|         array|
|i_vec_12_d0             |  out|   32|   ap_memory|      i_vec_12|         array|
|i_vec_12_q0             |   in|   32|   ap_memory|      i_vec_12|         array|
|i_vec_12_we0            |  out|    1|   ap_memory|      i_vec_12|         array|
|i_vec_12_address1       |  out|    6|   ap_memory|      i_vec_12|         array|
|i_vec_12_ce1            |  out|    1|   ap_memory|      i_vec_12|         array|
|i_vec_12_d1             |  out|   32|   ap_memory|      i_vec_12|         array|
|i_vec_12_q1             |   in|   32|   ap_memory|      i_vec_12|         array|
|i_vec_12_we1            |  out|    1|   ap_memory|      i_vec_12|         array|
|i_vec_13_address0       |  out|    6|   ap_memory|      i_vec_13|         array|
|i_vec_13_ce0            |  out|    1|   ap_memory|      i_vec_13|         array|
|i_vec_13_d0             |  out|   32|   ap_memory|      i_vec_13|         array|
|i_vec_13_q0             |   in|   32|   ap_memory|      i_vec_13|         array|
|i_vec_13_we0            |  out|    1|   ap_memory|      i_vec_13|         array|
|i_vec_13_address1       |  out|    6|   ap_memory|      i_vec_13|         array|
|i_vec_13_ce1            |  out|    1|   ap_memory|      i_vec_13|         array|
|i_vec_13_d1             |  out|   32|   ap_memory|      i_vec_13|         array|
|i_vec_13_q1             |   in|   32|   ap_memory|      i_vec_13|         array|
|i_vec_13_we1            |  out|    1|   ap_memory|      i_vec_13|         array|
|i_vec_14_address0       |  out|    6|   ap_memory|      i_vec_14|         array|
|i_vec_14_ce0            |  out|    1|   ap_memory|      i_vec_14|         array|
|i_vec_14_d0             |  out|   32|   ap_memory|      i_vec_14|         array|
|i_vec_14_q0             |   in|   32|   ap_memory|      i_vec_14|         array|
|i_vec_14_we0            |  out|    1|   ap_memory|      i_vec_14|         array|
|i_vec_14_address1       |  out|    6|   ap_memory|      i_vec_14|         array|
|i_vec_14_ce1            |  out|    1|   ap_memory|      i_vec_14|         array|
|i_vec_14_d1             |  out|   32|   ap_memory|      i_vec_14|         array|
|i_vec_14_q1             |   in|   32|   ap_memory|      i_vec_14|         array|
|i_vec_14_we1            |  out|    1|   ap_memory|      i_vec_14|         array|
|i_vec_15_address0       |  out|    6|   ap_memory|      i_vec_15|         array|
|i_vec_15_ce0            |  out|    1|   ap_memory|      i_vec_15|         array|
|i_vec_15_d0             |  out|   32|   ap_memory|      i_vec_15|         array|
|i_vec_15_q0             |   in|   32|   ap_memory|      i_vec_15|         array|
|i_vec_15_we0            |  out|    1|   ap_memory|      i_vec_15|         array|
|i_vec_15_address1       |  out|    6|   ap_memory|      i_vec_15|         array|
|i_vec_15_ce1            |  out|    1|   ap_memory|      i_vec_15|         array|
|i_vec_15_d1             |  out|   32|   ap_memory|      i_vec_15|         array|
|i_vec_15_q1             |   in|   32|   ap_memory|      i_vec_15|         array|
|i_vec_15_we1            |  out|    1|   ap_memory|      i_vec_15|         array|
|m_axi_gmem7_0_AWVALID   |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_AWREADY   |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_AWADDR    |  out|   64|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_AWID      |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_AWLEN     |  out|   32|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_AWSIZE    |  out|    3|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_AWBURST   |  out|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_AWLOCK    |  out|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_AWCACHE   |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_AWPROT    |  out|    3|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_AWQOS     |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_AWREGION  |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_AWUSER    |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_WVALID    |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_WREADY    |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_WDATA     |  out|   32|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_WSTRB     |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_WLAST     |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_WID       |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_WUSER     |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_ARVALID   |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_ARREADY   |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_ARADDR    |  out|   64|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_ARID      |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_ARLEN     |  out|   32|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_ARSIZE    |  out|    3|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_ARBURST   |  out|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_ARLOCK    |  out|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_ARCACHE   |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_ARPROT    |  out|    3|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_ARQOS     |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_ARREGION  |  out|    4|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_ARUSER    |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_RVALID    |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_RREADY    |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_RDATA     |   in|   32|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_RLAST     |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_RID       |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_RFIFONUM  |   in|   13|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_RUSER     |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_RRESP     |   in|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_BVALID    |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_BREADY    |  out|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_BRESP     |   in|    2|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_BID       |   in|    1|       m_axi|         gmem7|       pointer|
|m_axi_gmem7_0_BUSER     |   in|    1|       m_axi|         gmem7|       pointer|
|i_mat                   |   in|   64|     ap_none|         i_mat|        scalar|
|i_mat_ap_vld            |   in|    1|     ap_none|         i_mat|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_0_empty_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_0_read            |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_1_empty_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_1_read            |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_2_empty_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_2_read            |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_3_empty_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_3_read            |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_4_empty_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_4_read            |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_5_empty_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_5_read            |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_6_empty_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_6_read            |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_7_empty_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_7_read            |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_8_empty_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_8_read            |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_9_empty_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_9_read            |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_10_empty_n        |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_10_read           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_11_empty_n        |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_11_read           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_12_empty_n        |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_12_read           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_13_empty_n        |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_13_read           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_14_empty_n        |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_14_read           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_15_empty_n        |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|i_vec_15_read           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_15_full_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_15_write          |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_14_full_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_14_write          |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_13_full_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_13_write          |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_12_full_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_12_write          |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_11_full_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_11_write          |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_10_full_n         |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_10_write          |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_9_full_n          |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_9_write           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_8_full_n          |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_8_write           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_7_full_n          |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_7_write           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_6_full_n          |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_6_write           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_5_full_n          |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_5_write           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_4_full_n          |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_4_write           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_3_full_n          |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_3_write           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_2_full_n          |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_2_write           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_1_full_n          |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_1_write           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_0_full_n          |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
|o_vec_0_write           |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|      matmul.1|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|      matmul.1|  return value|
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_mat_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i_mat"   --->   Operation 7 'read' 'i_mat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%vec_stream = alloca i64 1" [kernel_MatMul.cpp:96]   --->   Operation 8 'alloca' 'vec_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mat_stream = alloca i64 1" [kernel_MatMul.cpp:97]   --->   Operation 9 'alloca' 'mat_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%res_stream = alloca i64 1" [kernel_MatMul.cpp:98]   --->   Operation 10 'alloca' 'res_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln105 = call void @load_vec.8, i32 %i_vec_0, i32 %i_vec_1, i32 %i_vec_2, i32 %i_vec_3, i32 %i_vec_4, i32 %i_vec_5, i32 %i_vec_6, i32 %i_vec_7, i32 %i_vec_8, i32 %i_vec_9, i32 %i_vec_10, i32 %i_vec_11, i32 %i_vec_12, i32 %i_vec_13, i32 %i_vec_14, i32 %i_vec_15, i32 %vec_stream" [kernel_MatMul.cpp:105]   --->   Operation 11 'call' 'call_ln105' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln107 = call void @load_mat_burst.9, i32 %gmem7, i64 %i_mat_read, i32 %mat_stream" [kernel_MatMul.cpp:107]   --->   Operation 12 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.59>
ST_2 : Operation 13 [1/2] (0.59ns)   --->   "%call_ln105 = call void @load_vec.8, i32 %i_vec_0, i32 %i_vec_1, i32 %i_vec_2, i32 %i_vec_3, i32 %i_vec_4, i32 %i_vec_5, i32 %i_vec_6, i32 %i_vec_7, i32 %i_vec_8, i32 %i_vec_9, i32 %i_vec_10, i32 %i_vec_11, i32 %i_vec_12, i32 %i_vec_13, i32 %i_vec_14, i32 %i_vec_15, i32 %vec_stream" [kernel_MatMul.cpp:105]   --->   Operation 13 'call' 'call_ln105' <Predicate = true> <Delay = 0.59> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln107 = call void @load_mat_burst.9, i32 %gmem7, i64 %i_mat_read, i32 %mat_stream" [kernel_MatMul.cpp:107]   --->   Operation 14 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln110 = call void @compute_vec_mat.10, i32 %vec_stream, i32 %mat_stream, i32 %res_stream" [kernel_MatMul.cpp:110]   --->   Operation 15 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln110 = call void @compute_vec_mat.10, i32 %vec_stream, i32 %mat_stream, i32 %res_stream" [kernel_MatMul.cpp:110]   --->   Operation 16 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln113 = call void @matmul.1_Loop_VITIS_LOOP_113_1_proc, i32 %o_vec_15, i32 %o_vec_14, i32 %o_vec_13, i32 %o_vec_12, i32 %o_vec_11, i32 %o_vec_10, i32 %o_vec_9, i32 %o_vec_8, i32 %o_vec_7, i32 %o_vec_6, i32 %o_vec_5, i32 %o_vec_4, i32 %o_vec_3, i32 %o_vec_2, i32 %o_vec_1, i32 %o_vec_0, i32 %res_stream" [kernel_MatMul.cpp:113]   --->   Operation 17 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 1.28>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln104 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_99" [kernel_MatMul.cpp:104]   --->   Operation 18 'specdataflowpipeline' 'specdataflowpipeline_ln104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %i_vec_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %o_vec_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem7, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_56, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @vec_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %vec_stream, i32 %vec_stream"   --->   Operation 52 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_181 = specchannel i32 @_ssdm_op_SpecChannel, void @mat_stream_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i32 %mat_stream, i32 %mat_stream"   --->   Operation 54 'specchannel' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_182 = specchannel i32 @_ssdm_op_SpecChannel, void @res_stream_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %res_stream, i32 %res_stream"   --->   Operation 56 'specchannel' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/2] (1.28ns)   --->   "%call_ln113 = call void @matmul.1_Loop_VITIS_LOOP_113_1_proc, i32 %o_vec_15, i32 %o_vec_14, i32 %o_vec_13, i32 %o_vec_12, i32 %o_vec_11, i32 %o_vec_10, i32 %o_vec_9, i32 %o_vec_8, i32 %o_vec_7, i32 %o_vec_6, i32 %o_vec_5, i32 %o_vec_4, i32 %o_vec_3, i32 %o_vec_2, i32 %o_vec_1, i32 %o_vec_0, i32 %res_stream" [kernel_MatMul.cpp:113]   --->   Operation 58 'call' 'call_ln113' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln117 = ret" [kernel_MatMul.cpp:117]   --->   Operation 59 'ret' 'ret_ln117' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ o_vec_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ o_vec_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ i_vec_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_vec_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gmem7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i_mat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_mat_read                 (read                ) [ 0010000]
vec_stream                 (alloca              ) [ 0111111]
mat_stream                 (alloca              ) [ 0111111]
res_stream                 (alloca              ) [ 0011111]
call_ln105                 (call                ) [ 0000000]
call_ln107                 (call                ) [ 0000000]
call_ln110                 (call                ) [ 0000000]
specdataflowpipeline_ln104 (specdataflowpipeline) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specmemcore_ln0            (specmemcore         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty                      (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_181                  (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_182                  (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
call_ln113                 (call                ) [ 0000000]
ret_ln117                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="o_vec_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="o_vec_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_vec_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_vec_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="o_vec_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o_vec_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="o_vec_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="o_vec_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="o_vec_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="o_vec_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="o_vec_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="o_vec_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="o_vec_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="o_vec_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="o_vec_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="o_vec_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_vec_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="i_vec_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="i_vec_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="i_vec_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="i_vec_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="i_vec_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="i_vec_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="i_vec_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="i_vec_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="i_vec_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="i_vec_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="i_vec_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="i_vec_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="i_vec_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="i_vec_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="i_vec_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="i_vec_15">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_vec_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="gmem7">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem7"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="i_mat">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_mat"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_vec.8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_mat_burst.9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_vec_mat.10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul.1_Loop_VITIS_LOOP_113_1_proc"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_99"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_stream_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_stream_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="vec_stream_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vec_stream/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mat_stream_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_stream/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="res_stream_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_stream/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_mat_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_mat_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_load_vec_8_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="0" index="3" bw="32" slack="0"/>
<pin id="149" dir="0" index="4" bw="32" slack="0"/>
<pin id="150" dir="0" index="5" bw="32" slack="0"/>
<pin id="151" dir="0" index="6" bw="32" slack="0"/>
<pin id="152" dir="0" index="7" bw="32" slack="0"/>
<pin id="153" dir="0" index="8" bw="32" slack="0"/>
<pin id="154" dir="0" index="9" bw="32" slack="0"/>
<pin id="155" dir="0" index="10" bw="32" slack="0"/>
<pin id="156" dir="0" index="11" bw="32" slack="0"/>
<pin id="157" dir="0" index="12" bw="32" slack="0"/>
<pin id="158" dir="0" index="13" bw="32" slack="0"/>
<pin id="159" dir="0" index="14" bw="32" slack="0"/>
<pin id="160" dir="0" index="15" bw="32" slack="0"/>
<pin id="161" dir="0" index="16" bw="32" slack="0"/>
<pin id="162" dir="0" index="17" bw="32" slack="0"/>
<pin id="163" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln105/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_load_mat_burst_9_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="64" slack="0"/>
<pin id="185" dir="0" index="3" bw="32" slack="0"/>
<pin id="186" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_compute_vec_mat_10_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2"/>
<pin id="193" dir="0" index="2" bw="32" slack="2"/>
<pin id="194" dir="0" index="3" bw="32" slack="2"/>
<pin id="195" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_matmul_1_Loop_VITIS_LOOP_113_1_proc_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="0" index="3" bw="32" slack="0"/>
<pin id="202" dir="0" index="4" bw="32" slack="0"/>
<pin id="203" dir="0" index="5" bw="32" slack="0"/>
<pin id="204" dir="0" index="6" bw="32" slack="0"/>
<pin id="205" dir="0" index="7" bw="32" slack="0"/>
<pin id="206" dir="0" index="8" bw="32" slack="0"/>
<pin id="207" dir="0" index="9" bw="32" slack="0"/>
<pin id="208" dir="0" index="10" bw="32" slack="0"/>
<pin id="209" dir="0" index="11" bw="32" slack="0"/>
<pin id="210" dir="0" index="12" bw="32" slack="0"/>
<pin id="211" dir="0" index="13" bw="32" slack="0"/>
<pin id="212" dir="0" index="14" bw="32" slack="0"/>
<pin id="213" dir="0" index="15" bw="32" slack="0"/>
<pin id="214" dir="0" index="16" bw="32" slack="0"/>
<pin id="215" dir="0" index="17" bw="32" slack="4"/>
<pin id="216" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/5 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_mat_read_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_mat_read "/>
</bind>
</comp>

<comp id="239" class="1005" name="vec_stream_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="vec_stream "/>
</bind>
</comp>

<comp id="245" class="1005" name="mat_stream_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mat_stream "/>
</bind>
</comp>

<comp id="251" class="1005" name="res_stream_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2"/>
<pin id="253" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res_stream "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="70" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="70" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="70" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="68" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="66" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="164"><net_src comp="72" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="144" pin=7"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="144" pin=8"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="144" pin=9"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="144" pin=10"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="144" pin=11"/></net>

<net id="176"><net_src comp="54" pin="0"/><net_sink comp="144" pin=12"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="144" pin=13"/></net>

<net id="178"><net_src comp="58" pin="0"/><net_sink comp="144" pin=14"/></net>

<net id="179"><net_src comp="60" pin="0"/><net_sink comp="144" pin=15"/></net>

<net id="180"><net_src comp="62" pin="0"/><net_sink comp="144" pin=16"/></net>

<net id="187"><net_src comp="74" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="64" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="138" pin="2"/><net_sink comp="181" pin=2"/></net>

<net id="196"><net_src comp="76" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="217"><net_src comp="78" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="197" pin=4"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="197" pin=5"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="197" pin=6"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="197" pin=7"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="197" pin=8"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="197" pin=9"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="197" pin=10"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="197" pin=11"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="197" pin=12"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="197" pin=13"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="197" pin=14"/></net>

<net id="232"><net_src comp="2" pin="0"/><net_sink comp="197" pin=15"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="197" pin=16"/></net>

<net id="237"><net_src comp="138" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="242"><net_src comp="126" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="144" pin=17"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="248"><net_src comp="130" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="181" pin=3"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="254"><net_src comp="134" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="190" pin=3"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="197" pin=17"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_vec_0 | {5 6 }
	Port: o_vec_1 | {5 6 }
	Port: o_vec_2 | {5 6 }
	Port: o_vec_3 | {5 6 }
	Port: o_vec_4 | {5 6 }
	Port: o_vec_5 | {5 6 }
	Port: o_vec_6 | {5 6 }
	Port: o_vec_7 | {5 6 }
	Port: o_vec_8 | {5 6 }
	Port: o_vec_9 | {5 6 }
	Port: o_vec_10 | {5 6 }
	Port: o_vec_11 | {5 6 }
	Port: o_vec_12 | {5 6 }
	Port: o_vec_13 | {5 6 }
	Port: o_vec_14 | {5 6 }
	Port: o_vec_15 | {5 6 }
	Port: gmem7 | {}
 - Input state : 
	Port: matmul.1 : i_vec_0 | {1 2 }
	Port: matmul.1 : i_vec_1 | {1 2 }
	Port: matmul.1 : i_vec_2 | {1 2 }
	Port: matmul.1 : i_vec_3 | {1 2 }
	Port: matmul.1 : i_vec_4 | {1 2 }
	Port: matmul.1 : i_vec_5 | {1 2 }
	Port: matmul.1 : i_vec_6 | {1 2 }
	Port: matmul.1 : i_vec_7 | {1 2 }
	Port: matmul.1 : i_vec_8 | {1 2 }
	Port: matmul.1 : i_vec_9 | {1 2 }
	Port: matmul.1 : i_vec_10 | {1 2 }
	Port: matmul.1 : i_vec_11 | {1 2 }
	Port: matmul.1 : i_vec_12 | {1 2 }
	Port: matmul.1 : i_vec_13 | {1 2 }
	Port: matmul.1 : i_vec_14 | {1 2 }
	Port: matmul.1 : i_vec_15 | {1 2 }
	Port: matmul.1 : gmem7 | {1 2 }
	Port: matmul.1 : i_mat | {1 }
  - Chain level:
	State 1
		call_ln105 : 1
		call_ln107 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |              grp_load_vec_8_fu_144             |    0    |    0    |   5.76  |   138   |   322   |
|   call   |           grp_load_mat_burst_9_fu_181          |    0    |    0    |  1.911  |   1109  |   2025  |
|          |          grp_compute_vec_mat_10_fu_190         |    16   |    2    |  8.972  |   2322  |   1206  |
|          | grp_matmul_1_Loop_VITIS_LOOP_113_1_proc_fu_197 |    0    |    0    |    0    |    10   |    14   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |             i_mat_read_read_fu_138             |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                |    16   |    2    |  16.643 |   3579  |   3567  |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|i_mat_read_reg_234|   64   |
|mat_stream_reg_245|   32   |
|res_stream_reg_251|   32   |
|vec_stream_reg_239|   32   |
+------------------+--------+
|       Total      |   160  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------||---------|
| grp_load_mat_burst_9_fu_181 |  p2  |   2  |  64  |   128  ||    0    ||    63   |
|-----------------------------|------|------|------|--------||---------||---------||---------|
|            Total            |      |      |      |   128  ||   0.46  ||    0    ||    63   |
|-----------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   16   |    2   |   16   |  3579  |  3567  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    0   |   63   |
|  Register |    -   |    -   |    -   |   160  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |    2   |   17   |  3739  |  3630  |
+-----------+--------+--------+--------+--------+--------+
