# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/top/top.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==top || ORIG_REF_NAME==top} -quiet] -quiet

# IP: bd/top/ip/top_zynq_ps_0/top_zynq_ps_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==top_zynq_ps_0 || ORIG_REF_NAME==top_zynq_ps_0} -quiet] -quiet

# IP: bd/top/ip/top_xbar_0/top_xbar_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==top_xbar_0 || ORIG_REF_NAME==top_xbar_0} -quiet] -quiet

# IP: bd/top/ip/top_axi_interconnect_0_0/top_axi_interconnect_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==top_axi_interconnect_0_0 || ORIG_REF_NAME==top_axi_interconnect_0_0} -quiet] -quiet

# IP: bd/top/ip/top_smartconnect_0_0/top_smartconnect_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==top_smartconnect_0_0 || ORIG_REF_NAME==top_smartconnect_0_0} -quiet] -quiet

# IP: bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==top_rst_zynq_ps_100M_0 || ORIG_REF_NAME==top_rst_zynq_ps_100M_0} -quiet] -quiet

# IP: bd/top/ip/top_idma0_0/top_idma0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==top_idma0_0 || ORIG_REF_NAME==top_idma0_0} -quiet] -quiet

# IP: bd/top/ip/top_StreamingDataflowPartition_1_0/top_StreamingDataflowPartition_1_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==top_StreamingDataflowPartition_1_0 || ORIG_REF_NAME==top_StreamingDataflowPartition_1_0} -quiet] -quiet

# IP: bd/top/ip/top_odma0_0/top_odma0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==top_odma0_0 || ORIG_REF_NAME==top_odma0_0} -quiet] -quiet

# IP: bd/top/ip/top_auto_pc_0/top_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==top_auto_pc_0 || ORIG_REF_NAME==top_auto_pc_0} -quiet] -quiet

# XDC: /home/yhp/Documents/Class/111-1_HLS/course-lab_finn/course-lab_finn/FINN_v0.8_lab_packv2/finn/build/vivado_zynq_proj_cuaeus6r/finn_zynq_link.gen/sources_1/bd/top/top_ooc.xdc
