TRACE::2020-10-03.15:41:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:41:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:41:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-03.15:41:52::SCWPlatform::Opened new HwDB with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:41:52::SCWWriter::formatted JSON is {
	"platformName":	"Multiplier_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Multiplier_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Multiplier_Processor_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-10-03.15:41:52::SCWWriter::formatted JSON is {
	"platformName":	"Multiplier_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Multiplier_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Multiplier_Processor_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Multiplier_HW",
	"systems":	[{
			"systemName":	"Multiplier_HW",
			"systemDesc":	"Multiplier_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Multiplier_HW"
		}]
}
TRACE::2020-10-03.15:41:52::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-10-03.15:41:52::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-03.15:41:52::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-03.15:41:52::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-03.15:41:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:41:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:41:52::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:41:52::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:41:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:41:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:41:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:41:52::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:41:52::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:41:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:41:52::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-10-03.15:41:52::SCWPlatform::Generating the sources  .
TRACE::2020-10-03.15:41:52::SCWBDomain::Generating boot domain sources.
TRACE::2020-10-03.15:41:52::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-10-03.15:41:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:41:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:41:52::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:41:52::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:41:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:41:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:41:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:41:52::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:41:52::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:41:52::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:41:52::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:41:52::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:41:52::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:41:52::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-03.15:41:52::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-03.15:41:52::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-03.15:41:52::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-03.15:41:59::SCWPlatform::Generating sources Done.
TRACE::2020-10-03.15:41:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:41:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:41:59::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:41:59::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:41:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:41:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-03.15:41:59::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-10-03.15:41:59::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-10-03.15:41:59::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-03.15:41:59::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:41:59::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:41:59::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:41:59::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-03.15:41:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.15:42:00::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWWriter::formatted JSON is {
	"platformName":	"Multiplier_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Multiplier_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Multiplier_Processor_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Multiplier_HW",
	"systems":	[{
			"systemName":	"Multiplier_HW",
			"systemDesc":	"Multiplier_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Multiplier_HW",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4baca85b7143f72422fcc12bd4ce1318",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-03.15:42:00::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-03.15:42:00::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-03.15:42:00::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:00::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-03.15:42:00::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-03.15:42:00::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWWriter::formatted JSON is {
	"platformName":	"Multiplier_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Multiplier_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Multiplier_Processor_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Multiplier_HW",
	"systems":	[{
			"systemName":	"Multiplier_HW",
			"systemDesc":	"Multiplier_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Multiplier_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4baca85b7143f72422fcc12bd4ce1318",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:00::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:00::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-03.15:42:00::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-10-03.15:42:02::SCWPlatform::Started generating the artifacts platform Multiplier_HW
TRACE::2020-10-03.15:42:02::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-03.15:42:02::SCWPlatform::Started generating the artifacts for system configuration Multiplier_HW
LOG::2020-10-03.15:42:02::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-03.15:42:02::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-03.15:42:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-03.15:42:02::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-03.15:42:02::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-03.15:42:02::SCWSystem::Not a boot domain 
LOG::2020-10-03.15:42:02::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-03.15:42:02::SCWDomain::Generating domain artifcats
TRACE::2020-10-03.15:42:02::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-03.15:42:02::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/qemu/
TRACE::2020-10-03.15:42:02::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/qemu/
TRACE::2020-10-03.15:42:02::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-03.15:42:02::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-10-03.15:42:02::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-10-03.15:42:02::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-03.15:42:02::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_3
TRACE::2020-10-03.15:42:02::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.15:42:02::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-03.15:42:02::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-03.15:42:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-03.15:42:02::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-03.15:42:02::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-03.15:42:02::SCWMssOS::Copying to export directory.
TRACE::2020-10-03.15:42:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-03.15:42:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-10-03.15:42:02::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-10-03.15:42:02::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-03.15:42:02::SCWSystem::Completed Processing the sysconfig Multiplier_HW
LOG::2020-10-03.15:42:02::SCWPlatform::Completed generating the artifacts for system configuration Multiplier_HW
TRACE::2020-10-03.15:42:02::SCWPlatform::Started preparing the platform 
TRACE::2020-10-03.15:42:02::SCWSystem::Writing the bif file for system config Multiplier_HW
TRACE::2020-10-03.15:42:02::SCWSystem::dir created 
TRACE::2020-10-03.15:42:02::SCWSystem::Writing the bif 
TRACE::2020-10-03.15:42:02::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-03.15:42:02::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-03.15:42:02::SCWPlatform::Completed generating the platform
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWWriter::formatted JSON is {
	"platformName":	"Multiplier_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Multiplier_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Multiplier_Processor_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Multiplier_HW",
	"systems":	[{
			"systemName":	"Multiplier_HW",
			"systemDesc":	"Multiplier_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Multiplier_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4baca85b7143f72422fcc12bd4ce1318",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f01aab43daa432ee9b2471c8d34a21ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-03.15:42:02::SCWPlatform::updated the xpfm file.
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:02::SCWWriter::formatted JSON is {
	"platformName":	"Multiplier_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Multiplier_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Multiplier_Processor_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Multiplier_HW",
	"systems":	[{
			"systemName":	"Multiplier_HW",
			"systemDesc":	"Multiplier_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Multiplier_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4baca85b7143f72422fcc12bd4ce1318",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f01aab43daa432ee9b2471c8d34a21ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-03.15:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWWriter::formatted JSON is {
	"platformName":	"Multiplier_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Multiplier_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Multiplier_Processor_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Multiplier_HW",
	"systems":	[{
			"systemName":	"Multiplier_HW",
			"systemDesc":	"Multiplier_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Multiplier_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4baca85b7143f72422fcc12bd4ce1318",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f01aab43daa432ee9b2471c8d34a21ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_4
TRACE::2020-10-03.15:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWWriter::formatted JSON is {
	"platformName":	"Multiplier_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Multiplier_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Multiplier_Processor_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Multiplier_HW",
	"systems":	[{
			"systemName":	"Multiplier_HW",
			"systemDesc":	"Multiplier_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Multiplier_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4baca85b7143f72422fcc12bd4ce1318",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f01aab43daa432ee9b2471c8d34a21ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-03.15:42:03::SCWPlatform::Clearing the existing platform
TRACE::2020-10-03.15:42:03::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-03.15:42:03::SCWBDomain::clearing the fsbl build
TRACE::2020-10-03.15:42:03::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:03::SCWSystem::Clearing the domains completed.
TRACE::2020-10-03.15:42:03::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-03.15:42:05::SCWPlatform::Opened new HwDB with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWReader::Active system found as  Multiplier_HW
TRACE::2020-10-03.15:42:05::SCWReader::Handling sysconfig Multiplier_HW
TRACE::2020-10-03.15:42:05::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-03.15:42:05::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-03.15:42:05::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:05::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:05::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-10-03.15:42:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.15:42:05::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-03.15:42:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-03.15:42:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWReader::No isolation master present  
TRACE::2020-10-03.15:42:05::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-03.15:42:05::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-03.15:42:05::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:05::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_3
TRACE::2020-10-03.15:42:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.15:42:05::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-03.15:42:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-03.15:42:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:06::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:06::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWReader::No isolation master present  
TRACE::2020-10-03.15:42:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:06::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:06::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:06::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:06::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::In reload Mss file.
TRACE::2020-10-03.15:42:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:06::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:06::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-03.15:42:06::SCWMssOS::Could not open the swdb for system_3
KEYINFO::2020-10-03.15:42:06::SCWMssOS::Could not open the sw design at  system_3
ERROR: [Hsi 55-1558] Software Design system_3 is not found

TRACE::2020-10-03.15:42:06::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-03.15:42:06::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_3
TRACE::2020-10-03.15:42:06::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.15:42:06::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:06::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:06::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::In reload Mss file.
TRACE::2020-10-03.15:42:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:06::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:06::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:06::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_3
TRACE::2020-10-03.15:42:06::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.15:42:06::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:06::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:06::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:06::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:07::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:07::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:07::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:07::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:07::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:07::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_3
TRACE::2020-10-03.15:42:07::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.15:42:07::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:11::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:11::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:11::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:11::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:14::SCWWriter::formatted JSON is {
	"platformName":	"Multiplier_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Multiplier_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Multiplier_Processor_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Multiplier_HW",
	"systems":	[{
			"systemName":	"Multiplier_HW",
			"systemDesc":	"Multiplier_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Multiplier_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4baca85b7143f72422fcc12bd4ce1318",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f01aab43daa432ee9b2471c8d34a21ea",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::In reload Mss file.
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:15::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_3
TRACE::2020-10-03.15:42:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.15:42:15::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:15::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:15::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_3
TRACE::2020-10-03.15:42:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.15:42:15::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:15::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-03.15:42:15::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-10-03.15:42:17::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp\system_3.mss
LOG::2020-10-03.15:42:22::SCWPlatform::Started generating the artifacts platform Multiplier_HW
TRACE::2020-10-03.15:42:22::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-03.15:42:22::SCWPlatform::Started generating the artifacts for system configuration Multiplier_HW
LOG::2020-10-03.15:42:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-03.15:42:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-03.15:42:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-03.15:42:22::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-03.15:42:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:22::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:22::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:22::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-03.15:42:22::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-03.15:42:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-03.15:42:22::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl & make 
TRACE::2020-10-03.15:42:22::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-10-03.15:42:22::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-03.15:42:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-03.15:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-03.15:42:22::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-03.15:42:22::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:22::SCWBDomain::ibsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:22::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-03.15:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-03.15:42:22::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-03.15:42:22::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:22::SCWBDomain::ibsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:22::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-03.15:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-03.15:42:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-03.15:42:22::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:22::SCWBDomain::ibsrc/ddrps_v1_0/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:22::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-03.15:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:22::SCWBDomain::ibsrc/devcfg_v3_5/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:22::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-03.15:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-03.15:42:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-03.15:42:22::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:22::SCWBDomain::ibsrc/dmaps_v2_5/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:22::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-03.15:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-03.15:42:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-03.15:42:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:22::SCWBDomain::ibsrc/emacps_v3_10/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:22::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-03.15:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:22::SCWBDomain::ibsrc/gpiops_v3_6/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:22::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-03.15:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-03.15:42:22::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-03.15:42:22::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:22::SCWBDomain::ibsrc/gpio_v4_5/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:22::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-03.15:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:22::SCWBDomain::ibsrc/qspips_v3_6/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:22::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2020-10-03.15:42:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-03.15:42:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:23::SCWBDomain::ibsrc/scugic_v4_1/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:23::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-03.15:42:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-03.15:42:23::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-03.15:42:23::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:23::SCWBDomain::ibsrc/scutimer_v2_1/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:23::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-03.15:42:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:23::SCWBDomain::ibsrc/scuwdt_v2_1/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:23::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-03.15:42:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-03.15:42:23::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-03.15:42:23::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:23::SCWBDomain::ibsrc/sdps_v3_8/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:23::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-03.15:42:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-03.15:42:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-03.15:42:23::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:23::SCWBDomain::ibsrc/standalone_v7_1/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:23::SCWBDomain::ibsrc/standalone_v7_1/src/profile'

TRACE::2020-10-03.15:42:23::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:23::SCWBDomain::bsrc/standalone_v7_1/src/profile'

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:23::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-03.15:42:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:23::SCWBDomain::ibsrc/uartps_v3_8/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:23::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-03.15:42:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-03.15:42:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-03.15:42:23::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:23::SCWBDomain::ibsrc/usbps_v2_4/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:23::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-03.15:42:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:23::SCWBDomain::ibsrc/xadcps_v2_3/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:23::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-03.15:42:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:23::SCWBDomain::ibsrc/xilffs_v4_2/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:23::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-03.15:42:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:23::SCWBDomain::ibsrc/xilrsa_v1_5/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:23::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-03.15:42:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-03.15:42:23::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-03.15:42:23::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:23::SCWBDomain::ibsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:23::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-03.15:42:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-03.15:42:23::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-03.15:42:23::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:23::SCWBDomain::ibsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:23::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-03.15:42:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-03.15:42:23::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-03.15:42:23::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:23::SCWBDomain::ibsrc/ddrps_v1_0/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Compiling ddrps"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:23::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-03.15:42:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:23::SCWBDomain::ibsrc/devcfg_v3_5/src'

TRACE::2020-10-03.15:42:23::SCWBDomain::"Compiling devcfg"

TRACE::2020-10-03.15:42:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:24::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2020-10-03.15:42:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-03.15:42:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-03.15:42:24::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-03.15:42:24::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:24::SCWBDomain::ibsrc/dmaps_v2_5/src'

TRACE::2020-10-03.15:42:24::SCWBDomain::"Compiling dmaps"

TRACE::2020-10-03.15:42:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:25::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2020-10-03.15:42:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-03.15:42:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-03.15:42:25::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-03.15:42:25::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:25::SCWBDomain::ibsrc/emacps_v3_10/src'

TRACE::2020-10-03.15:42:25::SCWBDomain::"Compiling emacps"

TRACE::2020-10-03.15:42:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:26::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2020-10-03.15:42:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-03.15:42:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:26::SCWBDomain::ibsrc/gpiops_v3_6/src'

TRACE::2020-10-03.15:42:26::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-03.15:42:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:27::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2020-10-03.15:42:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-03.15:42:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-03.15:42:27::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-03.15:42:27::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-03.15:42:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:27::SCWBDomain::ibsrc/gpio_v4_5/src'

TRACE::2020-10-03.15:42:27::SCWBDomain::"Compiling gpio"

TRACE::2020-10-03.15:42:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:28::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2020-10-03.15:42:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-03.15:42:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:28::SCWBDomain::ibsrc/qspips_v3_6/src'

TRACE::2020-10-03.15:42:28::SCWBDomain::"Compiling qspips"

TRACE::2020-10-03.15:42:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:29::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2020-10-03.15:42:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-03.15:42:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:29::SCWBDomain::ibsrc/scugic_v4_1/src'

TRACE::2020-10-03.15:42:29::SCWBDomain::"Compiling scugic"

TRACE::2020-10-03.15:42:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:29::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2020-10-03.15:42:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-03.15:42:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-03.15:42:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-03.15:42:29::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:29::SCWBDomain::ibsrc/scutimer_v2_1/src'

TRACE::2020-10-03.15:42:29::SCWBDomain::"Compiling scutimer"

TRACE::2020-10-03.15:42:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:30::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2020-10-03.15:42:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-03.15:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:30::SCWBDomain::ibsrc/scuwdt_v2_1/src'

TRACE::2020-10-03.15:42:30::SCWBDomain::"Compiling scuwdt"

TRACE::2020-10-03.15:42:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:30::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2020-10-03.15:42:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-03.15:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-03.15:42:30::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-03.15:42:30::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-03.15:42:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:30::SCWBDomain::ibsrc/sdps_v3_8/src'

TRACE::2020-10-03.15:42:30::SCWBDomain::"Compiling sdps"

TRACE::2020-10-03.15:42:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:31::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2020-10-03.15:42:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-03.15:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-03.15:42:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-03.15:42:31::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:31::SCWBDomain::ibsrc/standalone_v7_1/src'

TRACE::2020-10-03.15:42:31::SCWBDomain::"Compiling standalone"

TRACE::2020-10-03.15:42:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:35::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2020-10-03.15:42:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-03.15:42:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:35::SCWBDomain::ibsrc/uartps_v3_8/src'

TRACE::2020-10-03.15:42:35::SCWBDomain::"Compiling uartps"

TRACE::2020-10-03.15:42:36::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:36::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2020-10-03.15:42:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-03.15:42:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-03.15:42:36::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-03.15:42:36::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:36::SCWBDomain::ibsrc/usbps_v2_4/src'

TRACE::2020-10-03.15:42:36::SCWBDomain::"Compiling usbps"

TRACE::2020-10-03.15:42:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:37::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2020-10-03.15:42:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-03.15:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:37::SCWBDomain::ibsrc/xadcps_v2_3/src'

TRACE::2020-10-03.15:42:37::SCWBDomain::"Compiling xadcps"

TRACE::2020-10-03.15:42:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:38::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2020-10-03.15:42:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-10-03.15:42:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:38::SCWBDomain::ibsrc/xilffs_v4_2/src'

TRACE::2020-10-03.15:42:38::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-03.15:42:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:40::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2020-10-03.15:42:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-10-03.15:42:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/l
TRACE::2020-10-03.15:42:40::SCWBDomain::ibsrc/xilrsa_v1_5/src'

TRACE::2020-10-03.15:42:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2020-10-03.15:42:40::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2020-10-03.15:42:40::SCWBDomain::'Finished building libraries'

TRACE::2020-10-03.15:42:40::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-03.15:42:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-10-03.15:42:40::SCWBDomain::include -I.

TRACE::2020-10-03.15:42:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-03.15:42:40::SCWBDomain::9_0/include -I.

TRACE::2020-10-03.15:42:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-03.15:42:40::SCWBDomain::0/include -I.

TRACE::2020-10-03.15:42:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-10-03.15:42:40::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-10-03.15:42:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-03.15:42:40::SCWBDomain::0/include -I.

TRACE::2020-10-03.15:42:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-10-03.15:42:40::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-10-03.15:42:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-03.15:42:40::SCWBDomain::9_0/include -I.

TRACE::2020-10-03.15:42:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-10-03.15:42:40::SCWBDomain::0/include -I.

TRACE::2020-10-03.15:42:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-03.15:42:40::SCWBDomain::9_0/include -I.

TRACE::2020-10-03.15:42:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-10-03.15:42:40::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-10-03.15:42:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-10-03.15:42:41::SCWBDomain::9_0/include -I.

TRACE::2020-10-03.15:42:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-10-03.15:42:41::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-03.15:42:41::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-10-03.15:42:41::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-10-03.15:42:41::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-10-03.15:42:41::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                        -Wl,--gc-sec
TRACE::2020-10-03.15:42:41::SCWBDomain::tions -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-10-03.15:42:41::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-03.15:42:41::SCWSystem::Not a boot domain 
LOG::2020-10-03.15:42:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-03.15:42:41::SCWDomain::Generating domain artifcats
TRACE::2020-10-03.15:42:41::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-03.15:42:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/qemu/
TRACE::2020-10-03.15:42:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/qemu/
TRACE::2020-10-03.15:42:41::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-03.15:42:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:41::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:41::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-03.15:42:41::SCWMssOS::Could not open the swdb for system_3
KEYINFO::2020-10-03.15:42:41::SCWMssOS::Could not open the sw design at  system_3
ERROR: [Hsi 55-1558] Software Design system_3 is not found

TRACE::2020-10-03.15:42:41::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-03.15:42:41::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:41::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:41::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:41::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_3
TRACE::2020-10-03.15:42:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.15:42:41::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:41::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-03.15:42:41::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-03.15:42:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-03.15:42:41::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-03.15:42:41::SCWMssOS::doing bsp build ... 
TRACE::2020-10-03.15:42:41::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-03.15:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-03.15:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-03.15:42:41::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-03.15:42:41::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-03.15:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-03.15:42:41::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-03.15:42:41::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-03.15:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-03.15:42:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-03.15:42:41::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-03.15:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-03.15:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-03.15:42:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-03.15:42:41::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-03.15:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-03.15:42:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-03.15:42:41::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-03.15:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-03.15:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-03.15:42:41::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-03.15:42:41::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-03.15:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-03.15:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-03.15:42:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-03.15:42:41::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-03.15:42:41::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-03.15:42:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:42::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-03.15:42:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-03.15:42:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-03.15:42:42::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-03.15:42:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-03.15:42:42::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-03.15:42:42::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-03.15:42:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:42::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-03.15:42:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-03.15:42:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-03.15:42:42::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-03.15:42:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-03.15:42:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-03.15:42:42::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-03.15:42:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-03.15:42:42::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-03.15:42:42::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:42::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-03.15:42:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-03.15:42:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-03.15:42:42::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-03.15:42:42::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:42::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-03.15:42:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-03.15:42:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-03.15:42:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-03.15:42:42::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:42::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-03.15:42:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-03.15:42:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:42::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-03.15:42:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-03.15:42:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-03.15:42:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-03.15:42:43::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:43::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-03.15:42:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-03.15:42:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-03.15:42:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-03.15:42:44::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:44::SCWMssOS::"Compiling emacps"

TRACE::2020-10-03.15:42:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-03.15:42:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:45::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-03.15:42:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-03.15:42:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-03.15:42:46::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-03.15:42:46::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-03.15:42:46::SCWMssOS::"Compiling gpio"

TRACE::2020-10-03.15:42:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-03.15:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:47::SCWMssOS::"Compiling qspips"

TRACE::2020-10-03.15:42:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-03.15:42:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:47::SCWMssOS::"Compiling scugic"

TRACE::2020-10-03.15:42:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-03.15:42:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-03.15:42:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-03.15:42:48::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:48::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-03.15:42:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-03.15:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:49::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-03.15:42:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-03.15:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-03.15:42:49::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-03.15:42:49::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-03.15:42:49::SCWMssOS::"Compiling sdps"

TRACE::2020-10-03.15:42:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-03.15:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-03.15:42:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-03.15:42:50::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:50::SCWMssOS::"Compiling standalone"

TRACE::2020-10-03.15:42:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-03.15:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:54::SCWMssOS::"Compiling uartps"

TRACE::2020-10-03.15:42:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-03.15:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-03.15:42:55::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-03.15:42:55::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-03.15:42:55::SCWMssOS::"Compiling usbps"

TRACE::2020-10-03.15:42:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-03.15:42:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-03.15:42:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-03.15:42:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-03.15:42:56::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-03.15:42:57::SCWMssOS::'Finished building libraries'

TRACE::2020-10-03.15:42:57::SCWMssOS::Copying to export directory.
TRACE::2020-10-03.15:42:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-03.15:42:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-03.15:42:57::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-03.15:42:57::SCWSystem::Completed Processing the sysconfig Multiplier_HW
LOG::2020-10-03.15:42:57::SCWPlatform::Completed generating the artifacts for system configuration Multiplier_HW
TRACE::2020-10-03.15:42:57::SCWPlatform::Started preparing the platform 
TRACE::2020-10-03.15:42:57::SCWSystem::Writing the bif file for system config Multiplier_HW
TRACE::2020-10-03.15:42:57::SCWSystem::dir created 
TRACE::2020-10-03.15:42:57::SCWSystem::Writing the bif 
TRACE::2020-10-03.15:42:57::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-03.15:42:57::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-03.15:42:57::SCWPlatform::Completed generating the platform
TRACE::2020-10-03.15:42:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:57::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:57::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.15:42:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:57::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:57::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:57::SCWWriter::formatted JSON is {
	"platformName":	"Multiplier_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Multiplier_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Multiplier_Processor_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Multiplier_HW",
	"systems":	[{
			"systemName":	"Multiplier_HW",
			"systemDesc":	"Multiplier_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Multiplier_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4baca85b7143f72422fcc12bd4ce1318",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e02cb148bea03c4e60819ac91c8efc89",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-03.15:42:57::SCWPlatform::updated the xpfm file.
TRACE::2020-10-03.15:42:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.15:42:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.15:42:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.15:42:57::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:57::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_5
TRACE::2020-10-03.15:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.15:42:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.15:42:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_3||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.15:42:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-03.16:24:22::SCWPlatform::Opened new HwDB with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWReader::Active system found as  Multiplier_HW
TRACE::2020-10-03.16:24:22::SCWReader::Handling sysconfig Multiplier_HW
TRACE::2020-10-03.16:24:22::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-03.16:24:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-03.16:24:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:22::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-03.16:24:22::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-03.16:24:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.16:24:22::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-03.16:24:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-03.16:24:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWReader::No isolation master present  
TRACE::2020-10-03.16:24:22::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-03.16:24:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-03.16:24:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:22::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-03.16:24:22::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.16:24:22::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-03.16:24:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:22::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:22::SCWReader::No isolation master present  
TRACE::2020-10-03.16:24:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/tempdsa/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/tempdsa/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:33::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/tempdsa
TRACE::2020-10-03.16:24:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/tempdsa/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:36::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-10-03.16:24:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:36::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:36::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:36::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:36::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/tempdsa/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/tempdsa/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/tempdsa/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/tempdsa
TRACE::2020-10-03.16:24:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/tempdsa/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:36::SCWPlatform::update - Opened existing hwdb Multiplier_Processor_Wrapper_0
TRACE::2020-10-03.16:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-10-03.16:24:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:36::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:36::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:36::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:36::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-03.16:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:36::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:36::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:36::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/tempdsa/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/tempdsa/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/tempdsa/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/tempdsa
TRACE::2020-10-03.16:24:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/tempdsa/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:36::SCWPlatform::update - Opened existing hwdb Multiplier_Processor_Wrapper_0
TRACE::2020-10-03.16:24:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:36::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-10-03.16:24:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-10-03.16:24:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:36::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:36::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-03.16:24:38::SCWPlatform::Opened new HwDB with name Multiplier_Processor_Wrapper_1
TRACE::2020-10-03.16:24:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:38::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_1
TRACE::2020-10-03.16:24:38::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_1
TRACE::2020-10-03.16:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:38::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_1
TRACE::2020-10-03.16:24:38::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_1
TRACE::2020-10-03.16:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:38::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:38::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:38::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:38::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_1
TRACE::2020-10-03.16:24:38::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_1
TRACE::2020-10-03.16:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:38::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:38::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:38::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:38::SCWWriter::formatted JSON is {
	"platformName":	"Multiplier_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Multiplier_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Multiplier_Processor_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Multiplier_HW",
	"systems":	[{
			"systemName":	"Multiplier_HW",
			"systemDesc":	"Multiplier_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Multiplier_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4baca85b7143f72422fcc12bd4ce1318",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e02cb148bea03c4e60819ac91c8efc89",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-10-03.16:24:49::SCWPlatform::Started generating the artifacts platform Multiplier_HW
TRACE::2020-10-03.16:24:49::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-03.16:24:49::SCWPlatform::Started generating the artifacts for system configuration Multiplier_HW
LOG::2020-10-03.16:24:49::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-03.16:24:49::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-03.16:24:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-03.16:24:49::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-03.16:24:49::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-03.16:24:49::SCWSystem::Not a boot domain 
LOG::2020-10-03.16:24:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-03.16:24:49::SCWDomain::Generating domain artifcats
TRACE::2020-10-03.16:24:49::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-03.16:24:49::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/qemu/
TRACE::2020-10-03.16:24:49::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/qemu/
TRACE::2020-10-03.16:24:49::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-03.16:24:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:49::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_1
TRACE::2020-10-03.16:24:49::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_1
TRACE::2020-10-03.16:24:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:50::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-03.16:24:50::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-03.16:24:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-03.16:24:50::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-03.16:24:50::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-03.16:24:50::SCWMssOS::Copying to export directory.
TRACE::2020-10-03.16:24:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-03.16:24:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-03.16:24:50::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-03.16:24:50::SCWSystem::Completed Processing the sysconfig Multiplier_HW
LOG::2020-10-03.16:24:50::SCWPlatform::Completed generating the artifacts for system configuration Multiplier_HW
TRACE::2020-10-03.16:24:50::SCWPlatform::Started preparing the platform 
TRACE::2020-10-03.16:24:50::SCWSystem::Writing the bif file for system config Multiplier_HW
TRACE::2020-10-03.16:24:50::SCWSystem::dir created 
TRACE::2020-10-03.16:24:50::SCWSystem::Writing the bif 
TRACE::2020-10-03.16:24:50::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-03.16:24:50::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-03.16:24:50::SCWPlatform::Completed generating the platform
TRACE::2020-10-03.16:24:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:50::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_1
TRACE::2020-10-03.16:24:50::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_1
TRACE::2020-10-03.16:24:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:24:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:50::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_1
TRACE::2020-10-03.16:24:50::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_1
TRACE::2020-10-03.16:24:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:50::SCWWriter::formatted JSON is {
	"platformName":	"Multiplier_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Multiplier_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Multiplier_Processor_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Multiplier_HW",
	"systems":	[{
			"systemName":	"Multiplier_HW",
			"systemDesc":	"Multiplier_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Multiplier_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4baca85b7143f72422fcc12bd4ce1318",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e02cb148bea03c4e60819ac91c8efc89",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-03.16:24:50::SCWPlatform::updated the xpfm file.
TRACE::2020-10-03.16:24:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:24:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:24:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:24:50::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_1
TRACE::2020-10-03.16:24:50::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_1
TRACE::2020-10-03.16:24:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:24:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:24:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:24:50::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:11::SCWPlatform::Clearing the existing platform
TRACE::2020-10-03.16:29:11::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-03.16:29:11::SCWBDomain::clearing the fsbl build
TRACE::2020-10-03.16:29:11::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:29:11::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:11::SCWSystem::Clearing the domains completed.
TRACE::2020-10-03.16:29:11::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-03.16:29:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:11::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:11::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened new HwDB with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWReader::Active system found as  Multiplier_HW
TRACE::2020-10-03.16:29:13::SCWReader::Handling sysconfig Multiplier_HW
TRACE::2020-10-03.16:29:13::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-03.16:29:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-03.16:29:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:13::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-03.16:29:13::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-03.16:29:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.16:29:13::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-03.16:29:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-03.16:29:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWReader::No isolation master present  
TRACE::2020-10-03.16:29:13::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-03.16:29:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-03.16:29:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:13::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-03.16:29:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.16:29:13::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-03.16:29:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWReader::No isolation master present  
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:13::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:13::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:13::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:13::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::In reload Mss file.
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-03.16:29:14::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-03.16:29:14::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-03.16:29:14::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-03.16:29:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-03.16:29:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.16:29:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::In reload Mss file.
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-03.16:29:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.16:29:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:29:14::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:29:14::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-10-03.16:31:04::SCWPlatform::Started generating the artifacts platform Multiplier_HW
TRACE::2020-10-03.16:31:04::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-03.16:31:04::SCWPlatform::Started generating the artifacts for system configuration Multiplier_HW
LOG::2020-10-03.16:31:04::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-03.16:31:04::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-03.16:31:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-03.16:31:04::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-03.16:31:04::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-03.16:31:04::SCWSystem::Not a boot domain 
LOG::2020-10-03.16:31:04::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-03.16:31:04::SCWDomain::Generating domain artifcats
TRACE::2020-10-03.16:31:04::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-03.16:31:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/qemu/
TRACE::2020-10-03.16:31:04::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/qemu/
TRACE::2020-10-03.16:31:04::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-03.16:31:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:31:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:31:04::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:31:04::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:31:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:31:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:31:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:31:04::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:31:04::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:31:04::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:31:04::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-03.16:31:04::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-03.16:31:04::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:31:04::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-03.16:31:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:31:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-03.16:31:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-03.16:31:04::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-03.16:31:04::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-03.16:31:04::SCWMssOS::Copying to export directory.
TRACE::2020-10-03.16:31:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-03.16:31:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-03.16:31:04::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-03.16:31:04::SCWSystem::Completed Processing the sysconfig Multiplier_HW
LOG::2020-10-03.16:31:04::SCWPlatform::Completed generating the artifacts for system configuration Multiplier_HW
TRACE::2020-10-03.16:31:04::SCWPlatform::Started preparing the platform 
TRACE::2020-10-03.16:31:04::SCWSystem::Writing the bif file for system config Multiplier_HW
TRACE::2020-10-03.16:31:04::SCWSystem::dir created 
TRACE::2020-10-03.16:31:04::SCWSystem::Writing the bif 
TRACE::2020-10-03.16:31:04::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-03.16:31:04::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-03.16:31:04::SCWPlatform::Completed generating the platform
TRACE::2020-10-03.16:31:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:31:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:31:04::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:31:04::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:31:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:31:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:31:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:31:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-03.16:31:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:31:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:31:04::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:31:04::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:31:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:31:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:31:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:31:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:31:04::SCWWriter::formatted JSON is {
	"platformName":	"Multiplier_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Multiplier_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Multiplier_Processor_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Multiplier_HW",
	"systems":	[{
			"systemName":	"Multiplier_HW",
			"systemDesc":	"Multiplier_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Multiplier_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4baca85b7143f72422fcc12bd4ce1318",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e02cb148bea03c4e60819ac91c8efc89",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-03.16:31:04::SCWPlatform::updated the xpfm file.
TRACE::2020-10-03.16:31:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-03.16:31:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-03.16:31:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-03.16:31:04::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:31:04::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper_3
TRACE::2020-10-03.16:31:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-03.16:31:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-03.16:31:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-03.16:31:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-15.10:43:51::SCWPlatform::Opened new HwDB with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:51::SCWReader::Active system found as  Multiplier_HW
TRACE::2020-10-15.10:43:51::SCWReader::Handling sysconfig Multiplier_HW
TRACE::2020-10-15.10:43:51::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-15.10:43:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-15.10:43:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-15.10:43:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:51::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:51::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:43:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:51::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:51::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:43:51::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-15.10:43:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:51::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:51::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:43:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.10:43:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-15.10:43:51::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.10:43:51::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.10:43:51::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.10:43:51::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2020-10-15.10:43:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.10:43:51::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.10:43:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:43:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.10:43:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:43:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.10:43:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-10-15.10:43:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-15.10:43:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:43:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.10:43:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWReader::No isolation master present  
TRACE::2020-10-15.10:43:52::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-15.10:43:52::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-15.10:43:52::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:43:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.10:43:52::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2020-10-15.10:43:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-15.10:43:52::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:43:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.10:43:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:43:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.10:43:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:43:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.10:43:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:43:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.10:43:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-15.10:43:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:43:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.10:43:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWReader::No isolation master present  
LOG::2020-10-15.10:43:52::SCWPlatform::Started generating the artifacts platform Multiplier_HW
TRACE::2020-10-15.10:43:52::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-15.10:43:52::SCWPlatform::Started generating the artifacts for system configuration Multiplier_HW
LOG::2020-10-15.10:43:52::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-15.10:43:52::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-15.10:43:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-15.10:43:52::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:43:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.10:43:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-15.10:43:52::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-15.10:43:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-15.10:43:52::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl & make 
TRACE::2020-10-15.10:43:52::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-10-15.10:43:52::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-15.10:43:52::SCWSystem::Not a boot domain 
LOG::2020-10-15.10:43:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-15.10:43:52::SCWDomain::Generating domain artifcats
TRACE::2020-10-15.10:43:52::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-15.10:43:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/qemu/
TRACE::2020-10-15.10:43:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/sw/Multiplier_HW/standalone_domain/qemu/
TRACE::2020-10-15.10:43:52::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:43:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:43:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:43:52::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:43:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:43:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.10:43:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-15.10:43:52::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:43:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-15.10:43:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-15.10:43:52::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-15.10:43:52::SCWMssOS::doing bsp build ... 
TRACE::2020-10-15.10:43:52::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-15.10:43:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-15.10:43:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-15.10:43:52::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-15.10:43:52::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-15.10:43:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-15.10:43:52::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-15.10:43:52::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-15.10:43:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-15.10:43:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-15.10:43:52::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-15.10:43:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-15.10:43:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-15.10:43:52::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-15.10:43:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-15.10:43:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-15.10:43:52::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-15.10:43:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-15.10:43:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-15.10:43:52::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-15.10:43:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-15.10:43:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-15.10:43:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-15.10:43:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-15.10:43:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-15.10:43:53::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-15.10:43:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-15.10:43:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-15.10:43:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-15.10:43:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-15.10:43:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-15.10:43:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-15.10:43:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-15.10:43:53::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-15.10:43:53::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-15.10:43:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-15.10:43:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-15.10:43:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-15.10:43:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-15.10:43:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-15.10:43:53::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-15.10:43:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-15.10:43:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-15.10:43:53::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-15.10:43:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-15.10:43:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-15.10:43:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-15.10:43:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-15.10:43:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-15.10:43:53::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-15.10:43:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-15.10:43:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-15.10:43:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-10-15.10:43:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-15.10:43:53::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-15.10:43:54::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:54::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-15.10:43:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-10-15.10:43:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-15.10:43:54::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-15.10:43:54::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:54::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-15.10:43:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-10-15.10:43:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-15.10:43:54::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-15.10:43:54::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:54::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-15.10:43:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-10-15.10:43:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-15.10:43:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-15.10:43:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-15.10:43:54::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-15.10:43:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-10-15.10:43:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-15.10:43:55::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-15.10:43:55::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:55::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-15.10:43:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-10-15.10:43:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-15.10:43:56::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-15.10:43:56::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:43:56::SCWMssOS::"Compiling emacps"

TRACE::2020-10-15.10:43:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-10-15.10:43:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-15.10:43:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-15.10:43:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-15.10:43:57::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-15.10:43:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-10-15.10:43:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-15.10:43:58::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-15.10:43:58::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-15.10:43:58::SCWMssOS::"Compiling gpio"

TRACE::2020-10-15.10:43:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-10-15.10:43:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-15.10:43:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-15.10:43:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-15.10:43:59::SCWMssOS::"Compiling qspips"

TRACE::2020-10-15.10:44:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-10-15.10:44:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-15.10:44:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-15.10:44:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-15.10:44:00::SCWMssOS::"Compiling scugic"

TRACE::2020-10-15.10:44:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-10-15.10:44:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-15.10:44:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-15.10:44:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:44:00::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-15.10:44:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-10-15.10:44:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-15.10:44:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-15.10:44:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-15.10:44:01::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-15.10:44:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-10-15.10:44:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-15.10:44:01::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-15.10:44:01::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-15.10:44:01::SCWMssOS::"Compiling sdps"

TRACE::2020-10-15.10:44:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-10-15.10:44:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-15.10:44:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-15.10:44:03::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-15.10:44:03::SCWMssOS::"Compiling standalone"

TRACE::2020-10-15.10:44:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-10-15.10:44:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-15.10:44:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-15.10:44:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-15.10:44:06::SCWMssOS::"Compiling uartps"

TRACE::2020-10-15.10:44:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-10-15.10:44:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-15.10:44:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-15.10:44:07::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-15.10:44:07::SCWMssOS::"Compiling usbps"

TRACE::2020-10-15.10:44:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-10-15.10:44:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-15.10:44:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-15.10:44:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-15.10:44:08::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-15.10:44:09::SCWMssOS::'Finished building libraries'

TRACE::2020-10-15.10:44:09::SCWMssOS::Copying to export directory.
TRACE::2020-10-15.10:44:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-15.10:44:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-15.10:44:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-15.10:44:10::SCWSystem::Completed Processing the sysconfig Multiplier_HW
LOG::2020-10-15.10:44:10::SCWPlatform::Completed generating the artifacts for system configuration Multiplier_HW
TRACE::2020-10-15.10:44:10::SCWPlatform::Started preparing the platform 
TRACE::2020-10-15.10:44:10::SCWSystem::Writing the bif file for system config Multiplier_HW
TRACE::2020-10-15.10:44:10::SCWSystem::dir created 
TRACE::2020-10-15.10:44:10::SCWSystem::Writing the bif 
TRACE::2020-10-15.10:44:10::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-15.10:44:10::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-15.10:44:10::SCWPlatform::Completed generating the platform
TRACE::2020-10-15.10:44:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:44:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:44:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:44:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:44:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:44:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:44:10::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:44:10::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:44:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:44:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.10:44:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.10:44:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-15.10:44:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:44:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:44:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:44:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:44:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:44:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:44:10::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:44:10::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:44:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:44:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:44:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.10:44:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:44:10::SCWWriter::formatted JSON is {
	"platformName":	"Multiplier_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Multiplier_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/dynamicMulti/Multiplier_Processor_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/Multiplier_Processor_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Multiplier_HW",
	"systems":	[{
			"systemName":	"Multiplier_HW",
			"systemDesc":	"Multiplier_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Multiplier_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4baca85b7143f72422fcc12bd4ce1318",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e02cb148bea03c4e60819ac91c8efc89",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-15.10:44:10::SCWPlatform::updated the xpfm file.
TRACE::2020-10-15.10:44:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:44:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:44:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:44:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw
TRACE::2020-10-15.10:44:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa
TRACE::2020-10-15.10:44:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-10-15.10:44:10::SCWPlatform::Trying to set the existing hwdb with name Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:44:10::SCWPlatform::Opened existing hwdb Multiplier_Processor_Wrapper
TRACE::2020-10-15.10:44:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-15.10:44:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-15.10:44:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2020-10-15.10:44:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
