module adder_16bit_2 (
    input a[16],
    input b[16],
    input s[16],
    output z,  // zero
    output v,  // overflow
    output n   // negative
  ) {

  always {
    // expression given for v
    v = (a[15] | b[15] | ~(s[15])) & (~(a[15]) | ~(b[15]) | s[15]);
    
    // if negative, 16-bit will be 1
    n = s[15];
    
    // NOR all the bits together
    z = ~| s[15:0];

  }
}
