# compile vhdl design source files
vhdl xil_defaultlib  "../../../Example 2.2_D-FlipFlop.srcs/sources_1/new/d-flipflop.vhd"
vhdl xil_defaultlib  "../../../Example 2.2_D-FlipFlop.srcs/sim_1/new/tb_d-flipflop.vhd"

# Do not sort compile order
nosort
