
*** Running vivado
    with args -log design_1_clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_wiz_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_clk_wiz_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 292.406 ; gain = 82.070
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_clk_wiz' [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_clk_wiz' (4#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0' (5#1) [c:/ECE_440/project11/project_11/project_11.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 329.840 ; gain = 119.504
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 329.840 ; gain = 119.504
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 544.223 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 544.223 ; gain = 333.887
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 544.223 ; gain = 333.887
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 544.223 ; gain = 333.887
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 544.223 ; gain = 333.887
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 544.223 ; gain = 333.887
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 565.293 ; gain = 354.957
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 565.293 ; gain = 354.957
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 574.996 ; gain = 364.660
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 574.996 ; gain = 364.660
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 574.996 ; gain = 364.660
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 574.996 ; gain = 364.660
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 574.996 ; gain = 364.660
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 574.996 ; gain = 364.660
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 574.996 ; gain = 364.660

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 574.996 ; gain = 364.660
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:02 . Memory (MB): peak = 948.813 ; gain = 733.418
