Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot recorder_tb_behav xil_defaultlib.recorder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:96]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addrb' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:105]
WARNING: [VRFC 10-3823] variable 'finish' might have multiple concurrent drivers [C:/Users/Cesar/Documents/GitHub/FPinGA/sim/recorder_tb.sv:28]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v" Line 10. Module xilinx_true_dual_port_read_first_2_clock_ram(RAM_WIDTH=8,RAM_DEPTH=18000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v" Line 10. Module xilinx_true_dual_port_read_first_2_clock_ram(RAM_WIDTH=8,RAM_DEPTH=18000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xilinx_true_dual_port_read_first...
Compiling module xil_defaultlib.recorder
Compiling module xil_defaultlib.recorder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot recorder_tb_behav
