<module name="DISPC_OVR1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DISPC_OVR_CONFIG" acronym="DISPC_OVR_CONFIG" offset="0x0" width="32" description="The control register configures the Display Controller module for the VP output. Shadow register. Note: GLBCE is not supported in this family of devices.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GLBCESEL" width="1" begin="13" end="13" resetval="0x0" description="Selection between GLBCE-0 and GLBCE-1" range="" rwaccess="RW">
      <bitenum value="0" id="GLBCE_0" token="GLBCESEL_0" description="GLBCE_0"/>
      <bitenum value="1" id="GLBCE_1" token="GLBCESEL_1" description="GLBCE_1"/>
    </bitfield>
    <bitfield id="GLBCEEN" width="1" begin="12" end="12" resetval="0x0" description="Enable the GLBCE processing" range="" rwaccess="RW">
      <bitenum value="0" id="GLBCEDIS" token="GLBCEEN_0" description="Disabled"/>
      <bitenum value="1" id="GLBCEEN" token="GLBCEEN_1" description="Enabled"/>
    </bitfield>
    <bitfield id="TCKLCDSELECTION" width="1" begin="11" end="11" resetval="0x0" description="Transparency Color Key Selection Shadow bit-field." range="" rwaccess="RW">
      <bitenum value="0" id="GDTK" token="TCKLCDSELECTION_0" description="Destination transparency color key selected"/>
      <bitenum value="1" id="VSTK" token="TCKLCDSELECTION_1" description="Source transparency color key selected"/>
    </bitfield>
    <bitfield id="TCKLCDENABLE" width="1" begin="10" end="10" resetval="0x0" description="Transparency Color Key Enabled Shadow bit-field." range="" rwaccess="RW">
      <bitenum value="0" id="DISTCK" token="TCKLCDENABLE_0" description="Disable the transparency color key"/>
      <bitenum value="1" id="ENBTCK" token="TCKLCDENABLE_1" description="Enable the transparency color key"/>
    </bitfield>
    <bitfield id="INTERLEAVED3DMODE" width="2" begin="9" end="8" resetval="0x0" description="Define which layer contributes to odd/even lines of the line interleaving 3D format" range="" rwaccess="RW">
      <bitenum value="0" id="NOINTERLEAVING" token="INTERLEAVED3DMODE_0" description="No interleaving happens in the overlay manager"/>
      <bitenum value="1" id="RESERVED" token="INTERLEAVED3DMODE_1" description="RESERVED"/>
      <bitenum value="3" id="PIXELINTERLEAVING" token="INTERLEAVED3DMODE_3" description="A even pixels (for all lines) have a contribution from even z-order pipes and odd pixels (for all lines) have a contribution from the odd z-order pipes"/>
      <bitenum value="2" id="LINEINTERLEAVING" token="INTERLEAVED3DMODE_2" description="At even lines (all pixels) have a contribution from even z-order pipes and odd lines (all pixels) have a contribution from the odd z-order pipes."/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="DISPC_OVR_DEFAULT_COLOR" acronym="DISPC_OVR_DEFAULT_COLOR" offset="0x8" width="32" description="The control register configures the default solid background color bits [31:0]. Shadow register.">
    <bitfield id="DEFAULTCOLOR" width="32" begin="31" end="0" resetval="0x0" description="48-bit ARGB color value to specify the default solid color to display when there is no data from the overlays. Only [31:0] is defined in this register. Refer to DEFAULT_COLOR2 for [47:32] bits." range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_OVR_DEFAULT_COLOR2" acronym="DISPC_OVR_DEFAULT_COLOR2" offset="0xC" width="32" description="The control register configures the default solid background color bits [47:32]. Shadow register.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DEFAULTCOLOR" width="16" begin="15" end="0" resetval="0x0" description="48-bit ARGB color value to specify the default solid color to display when there is no data from the overlays. Only [47:32] is defined in this register. refer to DEFAULT_COLOR for [31:0] bits" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_OVR_TRANS_COLOR_MAX" acronym="DISPC_OVR_TRANS_COLOR_MAX" offset="0x10" width="32" description="The register sets the max transparency color value for the overlays. Shadow register.">
    <bitfield id="TRANSCOLORKEY" width="32" begin="31" end="0" resetval="0x0" description="[31:0] Transparency Color Key Value in 36-bit RGB format" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_OVR_TRANS_COLOR_MAX2" acronym="DISPC_OVR_TRANS_COLOR_MAX2" offset="0x14" width="32" description="The register sets the max transparency color value for the overlays. Shadow register.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TRANSCOLORKEY" width="4" begin="3" end="0" resetval="0x0" description="[35:32] Transparency Color Key Value in 36-bit RGB format" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_OVR_TRANS_COLOR_MIN" acronym="DISPC_OVR_TRANS_COLOR_MIN" offset="0x18" width="32" description="The register sets the min transparency color value for the overlays. Shadow register.">
    <bitfield id="TRANSCOLORKEY" width="32" begin="31" end="0" resetval="0x0" description="[31:0] Transparency Color Key Value in 36-bit RGB format" range="" rwaccess="RW"/>
  </register>
  <register id="DISPC_OVR_TRANS_COLOR_MIN2" acronym="DISPC_OVR_TRANS_COLOR_MIN2" offset="0x1C" width="32" description="The register sets the min transparency color value for the overlays. Shadow register.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TRANSCOLORKEY" width="4" begin="3" end="0" resetval="0x0" description="[35:32] Transparency Color Key Value in 36-bit RGB format" range="" rwaccess="RW"/>
  </register>
</module>
