[
    {
        "type": "text",
        "text": "9.5.5 Memory Unit ",
        "text_level": 1,
        "page_idx": 387
    },
    {
        "type": "image",
        "img_path": "images/594cab549592641175e41b2b809eafbb32ecf62e67e103f350c7d706f6cff4e5.jpg",
        "img_caption": [
            "Figure 9.21: The memory unit in a microprogrammed processor "
        ],
        "img_footnote": [],
        "page_idx": 387
    },
    {
        "type": "text",
        "text": "The memory unit is shown in Figure 9.21. Like the hardwired processor, it has two source registers \u2013 mar and mdr. The memory address register(mar) buffers the memory address, and the memory data register (mdr) buffers the value that needs to be stored. Here also, we require a set of arguments that specify the nature of the memory operation \u2013 load or store. Once, a load operation is done, the data is available in the ldResult register. ",
        "page_idx": 387
    }
]