<map id="lib/Target/AMDGPU/R600RegisterInfo.h" name="lib/Target/AMDGPU/R600RegisterInfo.h">
<area shape="rect" id="node1" title="Interface definition for R600RegisterInfo." alt="" coords="1799,5,2019,47"/>
<area shape="rect" id="node2" href="$AMDILCFGStructurizer_8cpp.html" title=" " alt="" coords="5,266,307,293"/>
<area shape="rect" id="node3" href="$R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo." alt="" coords="1810,95,2009,136"/>
<area shape="rect" id="node31" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class." alt="" coords="3449,259,3669,300"/>
<area shape="rect" id="node4" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo." alt="" coords="3226,259,3425,300"/>
<area shape="rect" id="node5" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="331,259,525,300"/>
<area shape="rect" id="node6" href="$R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="1790,184,2029,211"/>
<area shape="rect" id="node7" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="1799,259,2020,300"/>
<area shape="rect" id="node8" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="2044,259,2279,300"/>
<area shape="rect" id="node22" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="2303,259,2502,300"/>
<area shape="rect" id="node23" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer." alt="" coords="2527,259,2740,300"/>
<area shape="rect" id="node24" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="2765,259,2979,300"/>
<area shape="rect" id="node25" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU." alt="" coords="3003,259,3202,300"/>
<area shape="rect" id="node26" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly." alt="" coords="549,259,765,300"/>
<area shape="rect" id="node27" href="$R600FrameLowering_8cpp.html" title=" " alt="" coords="790,259,999,300"/>
<area shape="rect" id="node28" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface." alt="" coords="1024,259,1245,300"/>
<area shape="rect" id="node29" href="$R600OptimizeVectorRegisters_8cpp.html" title="This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough..." alt="" coords="1270,259,1493,300"/>
<area shape="rect" id="node30" href="$R600Packetizer_8cpp.html" title="This pass implements instructions packetization for R600." alt="" coords="1517,266,1774,293"/>
<area shape="rect" id="node9" href="$AMDGPUAlwaysInlinePass_8cpp.html" title="This pass marks all internal functions as always_inline and creates duplicates of all other functions..." alt="" coords="462,348,701,389"/>
<area shape="rect" id="node10" href="$AMDGPUArgumentUsageInfo_8cpp.html" title=" " alt="" coords="725,348,979,389"/>
<area shape="rect" id="node11" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="1004,348,1225,389"/>
<area shape="rect" id="node12" href="$AMDGPUCodeGenPrepare_8cpp.html" title="This pass does misc." alt="" coords="1250,348,1481,389"/>
<area shape="rect" id="node13" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="1505,348,1765,389"/>
<area shape="rect" id="node14" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="1789,348,2011,389"/>
<area shape="rect" id="node15" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="2036,348,2287,389"/>
<area shape="rect" id="node16" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst." alt="" coords="2311,348,2553,389"/>
<area shape="rect" id="node17" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="2578,355,2857,382"/>
<area shape="rect" id="node18" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="2881,348,3116,389"/>
<area shape="rect" id="node19" href="$AMDGPUTargetTransformInfo_8cpp.html" title=" " alt="" coords="3140,348,3375,389"/>
<area shape="rect" id="node20" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="3399,348,3577,389"/>
<area shape="rect" id="node21" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="3601,348,3804,389"/>
</map>
