/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [2:0] _04_;
  wire [7:0] _05_;
  reg [10:0] _06_;
  wire [6:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [23:0] celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire [14:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_55z;
  wire [3:0] celloutsig_0_56z;
  wire [2:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_65z;
  wire [3:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_71z;
  wire [8:0] celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire [5:0] celloutsig_0_75z;
  wire [7:0] celloutsig_0_76z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_3z[2] | celloutsig_0_0z);
  assign celloutsig_0_38z = ~(celloutsig_0_28z | celloutsig_0_19z[2]);
  assign celloutsig_0_40z = ~(celloutsig_0_13z[4] | celloutsig_0_26z[9]);
  assign celloutsig_0_48z = ~(celloutsig_0_15z | celloutsig_0_23z[7]);
  assign celloutsig_0_74z = ~(celloutsig_0_73z[8] | celloutsig_0_56z[2]);
  assign celloutsig_0_8z = ~(celloutsig_0_3z[2] | celloutsig_0_4z);
  assign celloutsig_1_18z = ~(celloutsig_1_0z | celloutsig_1_10z);
  assign celloutsig_0_10z = ~(celloutsig_0_0z | celloutsig_0_6z[1]);
  assign celloutsig_0_11z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_0_12z = ~(_02_ | celloutsig_0_8z);
  assign celloutsig_0_21z = ~(celloutsig_0_12z | celloutsig_0_17z);
  assign celloutsig_0_28z = ~(celloutsig_0_0z | celloutsig_0_9z[0]);
  assign celloutsig_0_45z = ~((celloutsig_0_19z[2] | celloutsig_0_13z[3]) & celloutsig_0_38z);
  assign celloutsig_1_4z = ~((_03_ | _03_) & celloutsig_1_3z[11]);
  assign celloutsig_1_10z = ~((celloutsig_1_0z | celloutsig_1_7z[9]) & celloutsig_1_0z);
  assign celloutsig_1_13z = ~((in_data[184] | celloutsig_1_7z[8]) & celloutsig_1_8z);
  assign celloutsig_0_14z = ~((_02_ | celloutsig_0_11z) & celloutsig_0_9z[2]);
  assign celloutsig_0_15z = ~((celloutsig_0_8z | celloutsig_0_13z[3]) & celloutsig_0_11z);
  reg [2:0] _26_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 3'h0;
    else _26_ <= celloutsig_0_2z[6:4];
  assign { _02_, _04_[1:0] } = _26_;
  reg [7:0] _27_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _27_ <= 8'h00;
    else _27_ <= { in_data[161:155], celloutsig_1_0z };
  assign { _05_[7:4], _03_, _05_[2:0] } = _27_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 11'h000;
    else _06_ <= celloutsig_1_9z[13:3];
  reg [6:0] _29_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _29_ <= 7'h00;
    else _29_ <= { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z };
  assign { _07_[6:3], _00_, _07_[1], _01_ } = _29_;
  assign celloutsig_0_0z = in_data[33] & ~(in_data[82]);
  assign celloutsig_0_30z = celloutsig_0_12z & ~(celloutsig_0_10z);
  assign celloutsig_0_32z = celloutsig_0_6z[1] & ~(in_data[6]);
  assign celloutsig_0_41z = celloutsig_0_26z[8] & ~(celloutsig_0_40z);
  assign celloutsig_0_61z = celloutsig_0_12z & ~(celloutsig_0_28z);
  assign celloutsig_0_65z = celloutsig_0_38z & ~(celloutsig_0_1z);
  assign celloutsig_1_0z = in_data[154] & ~(in_data[149]);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_8z = in_data[154] & ~(celloutsig_1_4z);
  assign celloutsig_0_1z = in_data[85] & ~(in_data[91]);
  assign celloutsig_0_17z = in_data[54] & ~(celloutsig_0_10z);
  assign celloutsig_0_55z = celloutsig_0_18z[3] ? { celloutsig_0_2z[9:7], celloutsig_0_32z, celloutsig_0_45z, celloutsig_0_30z } : { celloutsig_0_48z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_60z = celloutsig_0_6z[2] ? celloutsig_0_27z : celloutsig_0_55z[2:0];
  assign celloutsig_0_6z = celloutsig_0_4z ? { celloutsig_0_2z[6], celloutsig_0_1z, 1'h1, celloutsig_0_0z } : { celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_9z = in_data[182] ? { celloutsig_1_7z[8:2], celloutsig_1_8z, _05_[7:4], _03_, _05_[2:0] } : in_data[180:165];
  assign celloutsig_1_19z = celloutsig_1_4z ? _06_[4:0] : { _06_[10:7], celloutsig_1_13z };
  assign celloutsig_0_13z = celloutsig_0_7z[0] ? { celloutsig_0_11z, celloutsig_0_6z } : { celloutsig_0_3z[1:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_16z = celloutsig_0_14z ? celloutsig_0_2z[9:4] : { celloutsig_0_7z[4:1], celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_19z = celloutsig_0_16z[3] ? { _02_, _04_[1:0] } : celloutsig_0_7z[3:1];
  assign celloutsig_0_22z = celloutsig_0_3z[2] ? { in_data[86:74], celloutsig_0_1z, celloutsig_0_7z[5:2], 1'h1, celloutsig_0_7z[0], celloutsig_0_6z } : { celloutsig_0_4z, _07_[6:3], _00_, _07_[1], _01_, celloutsig_0_1z, _07_[6:3], _00_, _07_[1], _01_, celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_26z = celloutsig_0_18z[0] ? { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_8z } : in_data[22:13];
  assign celloutsig_0_27z = celloutsig_0_7z[1] ? celloutsig_0_22z[10:8] : celloutsig_0_6z[3:1];
  assign celloutsig_0_33z = ~ { celloutsig_0_28z, celloutsig_0_3z };
  assign celloutsig_0_71z = ~ { celloutsig_0_23z[13:7], _02_, _04_[1:0], celloutsig_0_45z };
  assign celloutsig_1_5z = ~ { in_data[100:98], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_6z = ~ { celloutsig_1_3z[6:5], celloutsig_1_2z };
  assign celloutsig_0_9z = ~ { _04_[1:0], celloutsig_0_1z };
  assign celloutsig_0_18z = ~ { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_2z = ~ in_data[74:62];
  assign celloutsig_0_25z = ~ { celloutsig_0_13z[2:0], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_0_3z = ~ celloutsig_0_2z[3:1];
  assign celloutsig_0_56z = { celloutsig_0_26z[4], celloutsig_0_48z, celloutsig_0_10z, celloutsig_0_15z } >> { celloutsig_0_7z[2:1], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_3z } >> in_data[75:70];
  assign celloutsig_0_73z = celloutsig_0_25z[12:4] >> { celloutsig_0_26z[8], celloutsig_0_60z, celloutsig_0_21z, celloutsig_0_61z, celloutsig_0_27z };
  assign celloutsig_0_75z = { celloutsig_0_38z, celloutsig_0_60z, celloutsig_0_41z, celloutsig_0_12z } >> { celloutsig_0_26z[9:6], celloutsig_0_74z, celloutsig_0_65z };
  assign celloutsig_0_76z = { celloutsig_0_33z[3:1], celloutsig_0_13z } >> celloutsig_0_71z[7:0];
  assign celloutsig_1_3z = { _05_[4], _03_, _05_[2:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } >> in_data[140:129];
  assign celloutsig_1_7z = in_data[182:173] >> { in_data[106], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_23z = { celloutsig_0_18z[4:2], celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_1z } >> { _00_, _07_[1], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_15z };
  assign _04_[2] = _02_;
  assign _05_[3] = _03_;
  assign { _07_[2], _07_[0] } = { _00_, _01_ };
  assign { out_data[128], out_data[100:96], out_data[37:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
