0.7
2020.1
May 27 2020
20:09:33
D:/CPU_design/lab2/add/add.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/CPU_design/lab2/add/add.srcs/sim_1/new/add_tb.v,1693291545,verilog,,,,add_tb,,,,,,,,
D:/CPU_design/lab2/add/add.srcs/sources_1/new/add.v,1693205978,verilog,,D:/CPU_design/lab2/add/add.srcs/sim_1/new/add_tb.v,,add,,,,,,,,
