// Seed: 2010134332
module module_0 (
    input logic id_0,
    output logic id_1,
    inout id_2,
    input id_3
);
  logic id_4;
  type_0 id_5 (
      1,
      1 && id_3
  );
  logic id_6;
  logic id_7;
  assign id_6 = {id_4, 1};
endmodule
module module_1;
  logic id_4;
  type_6(
      {id_1 - 1, id_0 + id_1, id_2}, id_3
  );
  assign id_4 = 1;
endmodule
