time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
13,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]",[None]
13,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
15,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],['1'],"[None, None]",[None]
15,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"[None, None]",['1']
17,2 added to ready queue,enqueue,2,,['2'],[],"[None, None]",['1']
17,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]",['1']
18,3 added to ready queue,enqueue,3,,['3'],[],"['2', None]",['1']
18,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']",['1']
19,4 added to ready queue,enqueue,4,,['4'],[],"['2', '3']",['1']
19,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '2']",[],"[None, '3']",['1']
19,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['2'],[],"['4', '3']",['1']
20,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['2', '3']",[],"['4', None]",['1']
20,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['3'],[],"['4', '2']",['1']
21,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '4']",[],"[None, '2']",['1']
21,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['4'],[],"['3', '2']",['1']
22,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '2']",[],"['3', None]",['1']
22,1 finished I/O → ready queue,io_to_ready,1,IO0,"['4', '2', '1']",[],"['3', None]",[None]
22,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '1']",[],"['3', '4']",[None]
23,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '1', '3']",[],"[None, '4']",[None]
23,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '3']",[],"['2', '4']",[None]
24,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['1', '3']",['2'],"[None, '4']",[None]
24,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['1', '3', '4']",['2'],"[None, None]",[None]
24,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['3', '4']",['2'],"['1', None]",[None]
24,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['4'],['2'],"['1', '3']",[None]
24,2 dispatched to IO0,dispatch_io,2,IO0,['4'],[],"['1', '3']",['2']
25,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['4', '3']",[],"['1', None]",['2']
25,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['3'],[],"['1', '4']",['2']
26,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']",[],"[None, '4']",['2']
26,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['1'],[],"['3', '4']",['2']
27,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '4']",[],"['3', None]",['2']
27,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['4'],[],"['3', '1']",['2']
28,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '3']",[],"[None, '1']",['2']
28,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],[],"['4', '1']",['2']
29,4 finished CPU → wait queue,cpu_to_io,4,CPU0,['3'],['4'],"[None, '1']",['2']
29,1 finished CPU → wait queue,cpu_to_io,1,CPU1,['3'],"['4', '1']","[None, None]",['2']
29,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['4', '1']","['3', None]",['2']
31,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],"['4', '1']","[None, None]",['2']
31,2 finished I/O → ready queue,io_to_ready,2,IO0,"['3', '2']","['4', '1']","[None, None]",[None]
31,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],"['4', '1']","['3', None]",[None]
31,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['4', '1']","['3', '2']",[None]
31,4 dispatched to IO0,dispatch_io,4,IO0,[],['1'],"['3', '2']",['4']
33,5 added to ready queue,enqueue,5,,['5'],['1'],"['3', '2']",['4']
33,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['5', '3']",['1'],"[None, '2']",['4']
33,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '3', '2']",['1'],"[None, None]",['4']
33,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '2']",['1'],"['5', None]",['4']
33,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['2'],['1'],"['5', '3']",['4']
35,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['2', '5']",['1'],"[None, '3']",['4']
35,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['2', '5']","['1', '3']","[None, None]",['4']
35,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['5'],"['1', '3']","['2', None]",['4']
35,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['1', '3']","['2', '5']",['4']
36,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,['5'],"['1', '3']","['2', None]",['4']
36,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['1', '3']","['2', '5']",['4']
37,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,['2'],"['1', '3']","[None, '5']",['4']
37,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['1', '3']","['2', '5']",['4']
38,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['1', '3']","['2', None]",['4']
38,4 finished I/O → ready queue,io_to_ready,4,IO0,"['5', '4']","['1', '3']","['2', None]",[None]
38,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['4'],"['1', '3']","['2', '5']",[None]
38,1 dispatched to IO0,dispatch_io,1,IO0,['4'],['3'],"['2', '5']",['1']
39,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '2']",['3'],"[None, '5']",['1']
39,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['2'],['3'],"['4', '5']",['1']
40,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '5']",['3'],"['4', None]",['1']
40,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['5'],['3'],"['4', '2']",['1']
41,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['5', '4']",['3'],"[None, '2']",['1']
41,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['5', '4']","['3', '2']","[None, None]",['1']
41,1 finished I/O → ready queue,io_to_ready,1,IO0,"['5', '4', '1']","['3', '2']","[None, None]",[None]
41,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '1']","['3', '2']","['5', None]",[None]
41,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['1'],"['3', '2']","['5', '4']",[None]
41,3 dispatched to IO0,dispatch_io,3,IO0,['1'],['2'],"['5', '4']",['3']
43,5 finished CPU → wait queue,cpu_to_io,5,CPU0,['1'],"['2', '5']","[None, '4']",['3']
43,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '4']","['2', '5']","[None, None]",['3']
43,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['4'],"['2', '5']","['1', None]",['3']
43,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['2', '5']","['1', '4']",['3']
44,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,['4'],"['2', '5']","['1', None]",['3']
44,3 finished I/O → ready queue,io_to_ready,3,IO0,"['4', '3']","['2', '5']","['1', None]",[None]
44,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['3'],"['2', '5']","['1', '4']",[None]
44,2 dispatched to IO0,dispatch_io,2,IO0,['3'],['5'],"['1', '4']",['2']
45,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']",['5'],"[None, '4']",['2']
45,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['1'],['5'],"['3', '4']",['2']
46,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '4']",['5'],"['3', None]",['2']
46,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['4'],['5'],"['3', '1']",['2']
47,6 added to ready queue,enqueue,6,,"['4', '6']",['5'],"['3', '1']",['2']
47,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '6', '3']",['5'],"[None, '1']",['2']
47,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '3']",['5'],"['4', '1']",['2']
48,7 added to ready queue,enqueue,7,,"['6', '3', '7']",['5'],"['4', '1']",['2']
48,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['6', '3', '7', '1']",['5'],"['4', None]",['2']
48,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['3', '7', '1']",['5'],"['4', '6']",['2']
49,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '7', '1', '4']",['5'],"[None, '6']",['2']
49,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['7', '1', '4']",['5'],"['3', '6']",['2']
50,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '1', '4', '6']",['5'],"['3', None]",['2']
50,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '4', '6']",['5'],"['3', '7']",['2']
51,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['1', '4', '6']","['5', '3']","[None, '7']",['2']
51,2 finished I/O → ready queue,io_to_ready,2,IO0,"['1', '4', '6', '2']","['5', '3']","[None, '7']",[None]
51,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '6', '2']","['5', '3']","['1', '7']",[None]
51,5 dispatched to IO0,dispatch_io,5,IO0,"['4', '6', '2']",['3'],"['1', '7']",['5']
52,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['4', '6', '2']","['3', '1']","[None, '7']",['5']
52,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['4', '6', '2', '7']","['3', '1']","[None, None]",['5']
52,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '2', '7']","['3', '1']","['4', None]",['5']
52,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['2', '7']","['3', '1']","['4', '6']",['5']
53,4 finished all bursts,finished,4,CPU0,"['2', '7']","['3', '1']","[None, '6']",['5']
53,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['2', '7']","['3', '1', '6']","[None, None]",['5']
53,5 finished I/O → ready queue,io_to_ready,5,IO0,"['2', '7', '5']","['3', '1', '6']","[None, None]",[None]
53,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['7', '5']","['3', '1', '6']","['2', None]",[None]
53,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['5'],"['3', '1', '6']","['2', '7']",[None]
53,3 dispatched to IO0,dispatch_io,3,IO0,['5'],"['1', '6']","['2', '7']",['3']
55,8 added to ready queue,enqueue,8,,"['5', '8']","['1', '6']","['2', '7']",['3']
55,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['5', '8', '2']","['1', '6']","[None, '7']",['3']
55,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['5', '8', '2']","['1', '6', '7']","[None, None]",['3']
55,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '2']","['1', '6', '7']","['5', None]",['3']
55,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['2'],"['1', '6', '7']","['5', '8']",['3']
57,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['2', '5']","['1', '6', '7']","[None, '8']",['3']
57,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['2', '5', '8']","['1', '6', '7']","[None, None]",['3']
57,3 finished I/O → ready queue,io_to_ready,3,IO0,"['2', '5', '8', '3']","['1', '6', '7']","[None, None]",[None]
57,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '8', '3']","['1', '6', '7']","['2', None]",[None]
57,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '3']","['1', '6', '7']","['2', '5']",[None]
57,1 dispatched to IO0,dispatch_io,1,IO0,"['8', '3']","['6', '7']","['2', '5']",['1']
59,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['8', '3']","['6', '7', '2']","[None, '5']",['1']
59,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['8', '3', '5']","['6', '7', '2']","[None, None]",['1']
59,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '5']","['6', '7', '2']","['8', None]",['1']
59,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['5'],"['6', '7', '2']","['8', '3']",['1']
61,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '8']","['6', '7', '2']","[None, '3']",['1']
61,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['5', '8']","['6', '7', '2', '3']","[None, None]",['1']
61,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['8'],"['6', '7', '2', '3']","['5', None]",['1']
61,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['6', '7', '2', '3']","['5', '8']",['1']
62,9 added to ready queue,enqueue,9,,['9'],"['6', '7', '2', '3']","['5', '8']",['1']
62,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['9', '8']","['6', '7', '2', '3']","['5', None]",['1']
62,1 finished I/O → ready queue,io_to_ready,1,IO0,"['9', '8', '1']","['6', '7', '2', '3']","['5', None]",[None]
62,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '1']","['6', '7', '2', '3']","['5', '9']",[None]
62,6 dispatched to IO0,dispatch_io,6,IO0,"['8', '1']","['7', '2', '3']","['5', '9']",['6']
63,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['8', '1', '5']","['7', '2', '3']","[None, '9']",['6']
63,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '5']","['7', '2', '3']","['8', '9']",['6']
64,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['1', '5', '9']","['7', '2', '3']","['8', None]",['6']
64,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '9']","['7', '2', '3']","['8', '1']",['6']
65,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '9', '8']","['7', '2', '3']","[None, '1']",['6']
65,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['9', '8']","['7', '2', '3']","['5', '1']",['6']
66,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['9', '8']","['7', '2', '3', '5']","[None, '1']",['6']
66,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['9', '8', '1']","['7', '2', '3', '5']","[None, None]",['6']
66,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '1']","['7', '2', '3', '5']","['9', None]",['6']
66,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['1'],"['7', '2', '3', '5']","['9', '8']",['6']
67,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['1', '9']","['7', '2', '3', '5']","[None, '8']",['6']
67,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['1', '9']","['7', '2', '3', '5', '8']","[None, None]",['6']
67,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['9'],"['7', '2', '3', '5', '8']","['1', None]",['6']
67,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['7', '2', '3', '5', '8']","['1', '9']",['6']
68,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],"['7', '2', '3', '5', '8']","['1', '9']",[None]
68,7 dispatched to IO0,dispatch_io,7,IO0,['6'],"['2', '3', '5', '8']","['1', '9']",['7']
69,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['6'],"['2', '3', '5', '8', '1']","[None, '9']",['7']
69,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '9']","['2', '3', '5', '8', '1']","[None, None]",['7']
69,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['9'],"['2', '3', '5', '8', '1']","['6', None]",['7']
69,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['2', '3', '5', '8', '1']","['6', '9']",['7']
71,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['2', '3', '5', '8', '1']","[None, '9']",['7']
71,9 finished CPU → wait queue,cpu_to_io,9,CPU1,['6'],"['2', '3', '5', '8', '1', '9']","[None, None]",['7']
71,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['2', '3', '5', '8', '1', '9']","['6', None]",['7']
73,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['2', '3', '5', '8', '1', '9']","[None, None]",['7']
73,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['2', '3', '5', '8', '1', '9']","['6', None]",['7']
74,6 finished CPU → wait queue,cpu_to_io,6,CPU0,[],"['2', '3', '5', '8', '1', '9', '6']","[None, None]",['7']
75,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['2', '3', '5', '8', '1', '9', '6']","[None, None]",[None]
75,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['2', '3', '5', '8', '1', '9', '6']","['7', None]",[None]
75,2 dispatched to IO0,dispatch_io,2,IO0,[],"['3', '5', '8', '1', '9', '6']","['7', None]",['2']
77,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['3', '5', '8', '1', '9', '6', '7']","[None, None]",['2']
78,10 added to ready queue,enqueue,10,,['10'],"['3', '5', '8', '1', '9', '6', '7']","[None, None]",['2']
78,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['3', '5', '8', '1', '9', '6', '7']","['10', None]",['2']
80,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['3', '5', '8', '1', '9', '6', '7']","[None, None]",['2']
80,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['3', '5', '8', '1', '9', '6', '7']","['10', None]",['2']
82,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['3', '5', '8', '1', '9', '6', '7']","[None, None]",['2']
82,2 finished I/O → ready queue,io_to_ready,2,IO0,"['10', '2']","['3', '5', '8', '1', '9', '6', '7']","[None, None]",[None]
82,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['2'],"['3', '5', '8', '1', '9', '6', '7']","['10', None]",[None]
82,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['3', '5', '8', '1', '9', '6', '7']","['10', '2']",[None]
82,3 dispatched to IO0,dispatch_io,3,IO0,[],"['5', '8', '1', '9', '6', '7']","['10', '2']",['3']
83,2 finished all bursts,finished,2,CPU1,[],"['5', '8', '1', '9', '6', '7']","['10', None]",['3']
84,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['5', '8', '1', '9', '6', '7']","[None, None]",['3']
84,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['5', '8', '1', '9', '6', '7']","['10', None]",['3']
85,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['5', '8', '1', '9', '6', '7']","[None, None]",['3']
85,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['5', '8', '1', '9', '6', '7']","['10', None]",['3']
87,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['5', '8', '1', '9', '6', '7']","[None, None]",['3']
87,3 finished I/O → ready queue,io_to_ready,3,IO0,"['10', '3']","['5', '8', '1', '9', '6', '7']","[None, None]",[None]
87,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['3'],"['5', '8', '1', '9', '6', '7']","['10', None]",[None]
87,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['5', '8', '1', '9', '6', '7']","['10', '3']",[None]
87,5 dispatched to IO0,dispatch_io,5,IO0,[],"['8', '1', '9', '6', '7']","['10', '3']",['5']
89,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['8', '1', '9', '6', '7']","[None, '3']",['5']
89,3 finished CPU → wait queue,cpu_to_io,3,CPU1,['10'],"['8', '1', '9', '6', '7', '3']","[None, None]",['5']
89,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['8', '1', '9', '6', '7', '3']","['10', None]",['5']
91,11 added to ready queue,enqueue,11,,['11'],"['8', '1', '9', '6', '7', '3']","['10', None]",['5']
91,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['11', '10']","['8', '1', '9', '6', '7', '3']","[None, None]",['5']
91,5 finished I/O → ready queue,io_to_ready,5,IO0,"['11', '10', '5']","['8', '1', '9', '6', '7', '3']","[None, None]",[None]
91,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['10', '5']","['8', '1', '9', '6', '7', '3']","['11', None]",[None]
91,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['5'],"['8', '1', '9', '6', '7', '3']","['11', '10']",[None]
91,8 dispatched to IO0,dispatch_io,8,IO0,['5'],"['1', '9', '6', '7', '3']","['11', '10']",['8']
92,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['5', '10']","['1', '9', '6', '7', '3']","['11', None]",['8']
92,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['10'],"['1', '9', '6', '7', '3']","['11', '5']",['8']
93,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['10', '11']","['1', '9', '6', '7', '3']","[None, '5']",['8']
93,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['11'],"['1', '9', '6', '7', '3']","['10', '5']",['8']
94,12 added to ready queue,enqueue,12,,"['11', '12']","['1', '9', '6', '7', '3']","['10', '5']",['8']
94,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['11', '12', '5']","['1', '9', '6', '7', '3']","['10', None]",['8']
94,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '5']","['1', '9', '6', '7', '3']","['10', '11']",['8']
95,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['12', '5', '10']","['1', '9', '6', '7', '3']","[None, '11']",['8']
95,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['5', '10']","['1', '9', '6', '7', '3']","['12', '11']",['8']
96,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['5', '10', '11']","['1', '9', '6', '7', '3']","['12', None]",['8']
96,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '11']","['1', '9', '6', '7', '3']","['12', '5']",['8']
97,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['10', '11', '12']","['1', '9', '6', '7', '3']","[None, '5']",['8']
97,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['10', '11', '12', '5']","['1', '9', '6', '7', '3']","[None, None]",['8']
97,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '12', '5']","['1', '9', '6', '7', '3']","['10', None]",['8']
97,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['12', '5']","['1', '9', '6', '7', '3']","['10', '11']",['8']
98,13 added to ready queue,enqueue,13,,"['12', '5', '13']","['1', '9', '6', '7', '3']","['10', '11']",['8']
98,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['12', '5', '13', '10']","['1', '9', '6', '7', '3']","[None, '11']",['8']
98,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['12', '5', '13', '10', '11']","['1', '9', '6', '7', '3']","[None, None]",['8']
98,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['5', '13', '10', '11']","['1', '9', '6', '7', '3']","['12', None]",['8']
98,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['13', '10', '11']","['1', '9', '6', '7', '3']","['12', '5']",['8']
100,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['13', '10', '11', '12']","['1', '9', '6', '7', '3']","[None, '5']",['8']
100,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['13', '10', '11', '12', '5']","['1', '9', '6', '7', '3']","[None, None]",['8']
100,8 finished I/O → ready queue,io_to_ready,8,IO0,"['13', '10', '11', '12', '5', '8']","['1', '9', '6', '7', '3']","[None, None]",[None]
100,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['10', '11', '12', '5', '8']","['1', '9', '6', '7', '3']","['13', None]",[None]
100,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '12', '5', '8']","['1', '9', '6', '7', '3']","['13', '10']",[None]
100,1 dispatched to IO0,dispatch_io,1,IO0,"['11', '12', '5', '8']","['9', '6', '7', '3']","['13', '10']",['1']
102,14 added to ready queue,enqueue,14,,"['11', '12', '5', '8', '14']","['9', '6', '7', '3']","['13', '10']",['1']
102,15 added to ready queue,enqueue,15,,"['11', '12', '5', '8', '14', '15']","['9', '6', '7', '3']","['13', '10']",['1']
102,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['11', '12', '5', '8', '14', '15', '13']","['9', '6', '7', '3']","[None, '10']",['1']
102,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '12', '5', '8', '14', '15', '13', '10']","['9', '6', '7', '3']","[None, None]",['1']
102,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '5', '8', '14', '15', '13', '10']","['9', '6', '7', '3']","['11', None]",['1']
102,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['5', '8', '14', '15', '13', '10']","['9', '6', '7', '3']","['11', '12']",['1']
104,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['5', '8', '14', '15', '13', '10', '11']","['9', '6', '7', '3']","[None, '12']",['1']
104,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['5', '8', '14', '15', '13', '10', '11', '12']","['9', '6', '7', '3']","[None, None]",['1']
104,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '14', '15', '13', '10', '11', '12']","['9', '6', '7', '3']","['5', None]",['1']
104,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['14', '15', '13', '10', '11', '12']","['9', '6', '7', '3']","['5', '8']",['1']
105,1 finished I/O → ready queue,io_to_ready,1,IO0,"['14', '15', '13', '10', '11', '12', '1']","['9', '6', '7', '3']","['5', '8']",[None]
105,9 dispatched to IO0,dispatch_io,9,IO0,"['14', '15', '13', '10', '11', '12', '1']","['6', '7', '3']","['5', '8']",['9']
106,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['14', '15', '13', '10', '11', '12', '1']","['6', '7', '3', '5']","[None, '8']",['9']
106,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['14', '15', '13', '10', '11', '12', '1', '8']","['6', '7', '3', '5']","[None, None]",['9']
106,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '13', '10', '11', '12', '1', '8']","['6', '7', '3', '5']","['14', None]",['9']
106,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['13', '10', '11', '12', '1', '8']","['6', '7', '3', '5']","['14', '15']",['9']
107,9 finished I/O → ready queue,io_to_ready,9,IO0,"['13', '10', '11', '12', '1', '8', '9']","['6', '7', '3', '5']","['14', '15']",[None]
107,6 dispatched to IO0,dispatch_io,6,IO0,"['13', '10', '11', '12', '1', '8', '9']","['7', '3', '5']","['14', '15']",['6']
108,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['13', '10', '11', '12', '1', '8', '9', '14']","['7', '3', '5']","[None, '15']",['6']
108,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['13', '10', '11', '12', '1', '8', '9', '14', '15']","['7', '3', '5']","[None, None]",['6']
108,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['10', '11', '12', '1', '8', '9', '14', '15']","['7', '3', '5']","['13', None]",['6']
108,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '12', '1', '8', '9', '14', '15']","['7', '3', '5']","['13', '10']",['6']
110,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['11', '12', '1', '8', '9', '14', '15', '13']","['7', '3', '5']","[None, '10']",['6']
110,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '12', '1', '8', '9', '14', '15', '13', '10']","['7', '3', '5']","[None, None]",['6']
110,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '1', '8', '9', '14', '15', '13', '10']","['7', '3', '5']","['11', None]",['6']
110,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['1', '8', '9', '14', '15', '13', '10']","['7', '3', '5']","['11', '12']",['6']
111,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['1', '8', '9', '14', '15', '13', '10']","['7', '3', '5', '11']","[None, '12']",['6']
111,6 finished I/O → ready queue,io_to_ready,6,IO0,"['1', '8', '9', '14', '15', '13', '10', '6']","['7', '3', '5', '11']","[None, '12']",[None]
111,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '9', '14', '15', '13', '10', '6']","['7', '3', '5', '11']","['1', '12']",[None]
111,7 dispatched to IO0,dispatch_io,7,IO0,"['8', '9', '14', '15', '13', '10', '6']","['3', '5', '11']","['1', '12']",['7']
112,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['8', '9', '14', '15', '13', '10', '6', '12']","['3', '5', '11']","['1', None]",['7']
112,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '14', '15', '13', '10', '6', '12']","['3', '5', '11']","['1', '8']",['7']
113,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['9', '14', '15', '13', '10', '6', '12', '1']","['3', '5', '11']","[None, '8']",['7']
113,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['9', '14', '15', '13', '10', '6', '12', '1', '8']","['3', '5', '11']","[None, None]",['7']
113,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['14', '15', '13', '10', '6', '12', '1', '8']","['3', '5', '11']","['9', None]",['7']
113,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '13', '10', '6', '12', '1', '8']","['3', '5', '11']","['9', '14']",['7']
115,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['15', '13', '10', '6', '12', '1', '8', '9']","['3', '5', '11']","[None, '14']",['7']
115,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['15', '13', '10', '6', '12', '1', '8', '9']","['3', '5', '11', '14']","[None, None]",['7']
115,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '10', '6', '12', '1', '8', '9']","['3', '5', '11', '14']","['15', None]",['7']
115,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['10', '6', '12', '1', '8', '9']","['3', '5', '11', '14']","['15', '13']",['7']
117,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['10', '6', '12', '1', '8', '9', '15']","['3', '5', '11', '14']","[None, '13']",['7']
117,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['10', '6', '12', '1', '8', '9', '15', '13']","['3', '5', '11', '14']","[None, None]",['7']
117,7 finished I/O → ready queue,io_to_ready,7,IO0,"['10', '6', '12', '1', '8', '9', '15', '13', '7']","['3', '5', '11', '14']","[None, None]",[None]
117,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['6', '12', '1', '8', '9', '15', '13', '7']","['3', '5', '11', '14']","['10', None]",[None]
117,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '1', '8', '9', '15', '13', '7']","['3', '5', '11', '14']","['10', '6']",[None]
117,3 dispatched to IO0,dispatch_io,3,IO0,"['12', '1', '8', '9', '15', '13', '7']","['5', '11', '14']","['10', '6']",['3']
118,3 finished I/O → ready queue,io_to_ready,3,IO0,"['12', '1', '8', '9', '15', '13', '7', '3']","['5', '11', '14']","['10', '6']",[None]
118,5 dispatched to IO0,dispatch_io,5,IO0,"['12', '1', '8', '9', '15', '13', '7', '3']","['11', '14']","['10', '6']",['5']
119,16 added to ready queue,enqueue,16,,"['12', '1', '8', '9', '15', '13', '7', '3', '16']","['11', '14']","['10', '6']",['5']
119,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['12', '1', '8', '9', '15', '13', '7', '3', '16', '10']","['11', '14']","[None, '6']",['5']
119,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['12', '1', '8', '9', '15', '13', '7', '3', '16', '10', '6']","['11', '14']","[None, None]",['5']
119,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['1', '8', '9', '15', '13', '7', '3', '16', '10', '6']","['11', '14']","['12', None]",['5']
119,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '9', '15', '13', '7', '3', '16', '10', '6']","['11', '14']","['12', '1']",['5']
121,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['8', '9', '15', '13', '7', '3', '16', '10', '6', '12']","['11', '14']","[None, '1']",['5']
121,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['8', '9', '15', '13', '7', '3', '16', '10', '6', '12']","['11', '14', '1']","[None, None]",['5']
121,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '15', '13', '7', '3', '16', '10', '6', '12']","['11', '14', '1']","['8', None]",['5']
121,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['15', '13', '7', '3', '16', '10', '6', '12']","['11', '14', '1']","['8', '9']",['5']
123,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['15', '13', '7', '3', '16', '10', '6', '12', '8']","['11', '14', '1']","[None, '9']",['5']
123,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['15', '13', '7', '3', '16', '10', '6', '12', '8', '9']","['11', '14', '1']","[None, None]",['5']
123,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '7', '3', '16', '10', '6', '12', '8', '9']","['11', '14', '1']","['15', None]",['5']
123,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['7', '3', '16', '10', '6', '12', '8', '9']","['11', '14', '1']","['15', '13']",['5']
124,5 finished I/O → ready queue,io_to_ready,5,IO0,"['7', '3', '16', '10', '6', '12', '8', '9', '5']","['11', '14', '1']","['15', '13']",[None]
124,11 dispatched to IO0,dispatch_io,11,IO0,"['7', '3', '16', '10', '6', '12', '8', '9', '5']","['14', '1']","['15', '13']",['11']
125,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['7', '3', '16', '10', '6', '12', '8', '9', '5', '15']","['14', '1']","[None, '13']",['11']
125,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['7', '3', '16', '10', '6', '12', '8', '9', '5', '15', '13']","['14', '1']","[None, None]",['11']
125,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['3', '16', '10', '6', '12', '8', '9', '5', '15', '13']","['14', '1']","['7', None]",['11']
125,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['16', '10', '6', '12', '8', '9', '5', '15', '13']","['14', '1']","['7', '3']",['11']
126,3 finished all bursts,finished,3,CPU1,"['16', '10', '6', '12', '8', '9', '5', '15', '13']","['14', '1']","['7', None]",['11']
126,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['10', '6', '12', '8', '9', '5', '15', '13']","['14', '1']","['7', '16']",['11']
127,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '6', '12', '8', '9', '5', '15', '13', '7']","['14', '1']","[None, '16']",['11']
127,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['6', '12', '8', '9', '5', '15', '13', '7']","['14', '1']","['10', '16']",['11']
128,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['6', '12', '8', '9', '5', '15', '13', '7', '16']","['14', '1']","['10', None]",['11']
128,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '8', '9', '5', '15', '13', '7', '16']","['14', '1']","['10', '6']",['11']
129,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['12', '8', '9', '5', '15', '13', '7', '16', '10']","['14', '1']","[None, '6']",['11']
129,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['8', '9', '5', '15', '13', '7', '16', '10']","['14', '1']","['12', '6']",['11']
130,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['8', '9', '5', '15', '13', '7', '16', '10']","['14', '1', '6']","['12', None]",['11']
130,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '5', '15', '13', '7', '16', '10']","['14', '1', '6']","['12', '8']",['11']
131,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['9', '5', '15', '13', '7', '16', '10', '12']","['14', '1', '6']","[None, '8']",['11']
131,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '15', '13', '7', '16', '10', '12']","['14', '1', '6']","['9', '8']",['11']
132,17 added to ready queue,enqueue,17,,"['5', '15', '13', '7', '16', '10', '12', '17']","['14', '1', '6']","['9', '8']",['11']
132,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['5', '15', '13', '7', '16', '10', '12', '17']","['14', '1', '6', '9']","[None, '8']",['11']
132,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['5', '15', '13', '7', '16', '10', '12', '17']","['14', '1', '6', '9', '8']","[None, None]",['11']
132,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['15', '13', '7', '16', '10', '12', '17']","['14', '1', '6', '9', '8']","['5', None]",['11']
132,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['13', '7', '16', '10', '12', '17']","['14', '1', '6', '9', '8']","['5', '15']",['11']
134,5 finished all bursts,finished,5,CPU0,"['13', '7', '16', '10', '12', '17']","['14', '1', '6', '9', '8']","[None, '15']",['11']
134,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['13', '7', '16', '10', '12', '17', '15']","['14', '1', '6', '9', '8']","[None, None]",['11']
134,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['7', '16', '10', '12', '17', '15']","['14', '1', '6', '9', '8']","['13', None]",['11']
134,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['16', '10', '12', '17', '15']","['14', '1', '6', '9', '8']","['13', '7']",['11']
136,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['16', '10', '12', '17', '15', '13']","['14', '1', '6', '9', '8']","[None, '7']",['11']
136,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['16', '10', '12', '17', '15', '13', '7']","['14', '1', '6', '9', '8']","[None, None]",['11']
136,11 finished I/O → ready queue,io_to_ready,11,IO0,"['16', '10', '12', '17', '15', '13', '7', '11']","['14', '1', '6', '9', '8']","[None, None]",[None]
136,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['10', '12', '17', '15', '13', '7', '11']","['14', '1', '6', '9', '8']","['16', None]",[None]
136,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '17', '15', '13', '7', '11']","['14', '1', '6', '9', '8']","['16', '10']",[None]
136,14 dispatched to IO0,dispatch_io,14,IO0,"['12', '17', '15', '13', '7', '11']","['1', '6', '9', '8']","['16', '10']",['14']
138,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['12', '17', '15', '13', '7', '11', '16']","['1', '6', '9', '8']","[None, '10']",['14']
138,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['12', '17', '15', '13', '7', '11', '16', '10']","['1', '6', '9', '8']","[None, None]",['14']
138,14 finished I/O → ready queue,io_to_ready,14,IO0,"['12', '17', '15', '13', '7', '11', '16', '10', '14']","['1', '6', '9', '8']","[None, None]",[None]
138,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['17', '15', '13', '7', '11', '16', '10', '14']","['1', '6', '9', '8']","['12', None]",[None]
138,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['15', '13', '7', '11', '16', '10', '14']","['1', '6', '9', '8']","['12', '17']",[None]
138,1 dispatched to IO0,dispatch_io,1,IO0,"['15', '13', '7', '11', '16', '10', '14']","['6', '9', '8']","['12', '17']",['1']
140,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '13', '7', '11', '16', '10', '14', '12']","['6', '9', '8']","[None, '17']",['1']
140,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['15', '13', '7', '11', '16', '10', '14', '12', '17']","['6', '9', '8']","[None, None]",['1']
140,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '7', '11', '16', '10', '14', '12', '17']","['6', '9', '8']","['15', None]",['1']
140,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['7', '11', '16', '10', '14', '12', '17']","['6', '9', '8']","['15', '13']",['1']
141,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['7', '11', '16', '10', '14', '12', '17', '15']","['6', '9', '8']","[None, '13']",['1']
141,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['11', '16', '10', '14', '12', '17', '15']","['6', '9', '8']","['7', '13']",['1']
142,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['11', '16', '10', '14', '12', '17', '15', '13']","['6', '9', '8']","['7', None]",['1']
142,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['16', '10', '14', '12', '17', '15', '13']","['6', '9', '8']","['7', '11']",['1']
143,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['16', '10', '14', '12', '17', '15', '13', '7']","['6', '9', '8']","[None, '11']",['1']
143,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['10', '14', '12', '17', '15', '13', '7']","['6', '9', '8']","['16', '11']",['1']
144,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['10', '14', '12', '17', '15', '13', '7', '11']","['6', '9', '8']","['16', None]",['1']
144,1 finished I/O → ready queue,io_to_ready,1,IO0,"['10', '14', '12', '17', '15', '13', '7', '11', '1']","['6', '9', '8']","['16', None]",[None]
144,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['14', '12', '17', '15', '13', '7', '11', '1']","['6', '9', '8']","['16', '10']",[None]
144,6 dispatched to IO0,dispatch_io,6,IO0,"['14', '12', '17', '15', '13', '7', '11', '1']","['9', '8']","['16', '10']",['6']
145,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['14', '12', '17', '15', '13', '7', '11', '1', '16']","['9', '8']","[None, '10']",['6']
145,6 finished I/O → ready queue,io_to_ready,6,IO0,"['14', '12', '17', '15', '13', '7', '11', '1', '16', '6']","['9', '8']","[None, '10']",[None]
145,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['12', '17', '15', '13', '7', '11', '1', '16', '6']","['9', '8']","['14', '10']",[None]
145,9 dispatched to IO0,dispatch_io,9,IO0,"['12', '17', '15', '13', '7', '11', '1', '16', '6']",['8'],"['14', '10']",['9']
146,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['12', '17', '15', '13', '7', '11', '1', '16', '6']","['8', '10']","['14', None]",['9']
146,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['17', '15', '13', '7', '11', '1', '16', '6']","['8', '10']","['14', '12']",['9']
147,18 added to ready queue,enqueue,18,,"['17', '15', '13', '7', '11', '1', '16', '6', '18']","['8', '10']","['14', '12']",['9']
147,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['17', '15', '13', '7', '11', '1', '16', '6', '18']","['8', '10', '14']","[None, '12']",['9']
147,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['17', '15', '13', '7', '11', '1', '16', '6', '18']","['8', '10', '14', '12']","[None, None]",['9']
147,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['15', '13', '7', '11', '1', '16', '6', '18']","['8', '10', '14', '12']","['17', None]",['9']
147,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['13', '7', '11', '1', '16', '6', '18']","['8', '10', '14', '12']","['17', '15']",['9']
149,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['13', '7', '11', '1', '16', '6', '18', '17']","['8', '10', '14', '12']","[None, '15']",['9']
149,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['13', '7', '11', '1', '16', '6', '18', '17', '15']","['8', '10', '14', '12']","[None, None]",['9']
149,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['7', '11', '1', '16', '6', '18', '17', '15']","['8', '10', '14', '12']","['13', None]",['9']
149,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['11', '1', '16', '6', '18', '17', '15']","['8', '10', '14', '12']","['13', '7']",['9']
151,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['11', '1', '16', '6', '18', '17', '15', '13']","['8', '10', '14', '12']","[None, '7']",['9']
151,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['11', '1', '16', '6', '18', '17', '15', '13', '7']","['8', '10', '14', '12']","[None, None]",['9']
151,9 finished I/O → ready queue,io_to_ready,9,IO0,"['11', '1', '16', '6', '18', '17', '15', '13', '7', '9']","['8', '10', '14', '12']","[None, None]",[None]
151,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['1', '16', '6', '18', '17', '15', '13', '7', '9']","['8', '10', '14', '12']","['11', None]",[None]
151,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['16', '6', '18', '17', '15', '13', '7', '9']","['8', '10', '14', '12']","['11', '1']",[None]
151,8 dispatched to IO0,dispatch_io,8,IO0,"['16', '6', '18', '17', '15', '13', '7', '9']","['10', '14', '12']","['11', '1']",['8']
152,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['16', '6', '18', '17', '15', '13', '7', '9']","['10', '14', '12', '11']","[None, '1']",['8']
152,1 finished all bursts,finished,1,CPU1,"['16', '6', '18', '17', '15', '13', '7', '9']","['10', '14', '12', '11']","[None, None]",['8']
152,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '18', '17', '15', '13', '7', '9']","['10', '14', '12', '11']","['16', None]",['8']
152,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['18', '17', '15', '13', '7', '9']","['10', '14', '12', '11']","['16', '6']",['8']
153,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['18', '17', '15', '13', '7', '9', '16']","['10', '14', '12', '11']","[None, '6']",['8']
153,6 finished all bursts,finished,6,CPU1,"['18', '17', '15', '13', '7', '9', '16']","['10', '14', '12', '11']","[None, None]",['8']
153,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['17', '15', '13', '7', '9', '16']","['10', '14', '12', '11']","['18', None]",['8']
153,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['15', '13', '7', '9', '16']","['10', '14', '12', '11']","['18', '17']",['8']
155,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['15', '13', '7', '9', '16', '18']","['10', '14', '12', '11']","[None, '17']",['8']
155,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['15', '13', '7', '9', '16', '18']","['10', '14', '12', '11', '17']","[None, None]",['8']
155,8 finished I/O → ready queue,io_to_ready,8,IO0,"['15', '13', '7', '9', '16', '18', '8']","['10', '14', '12', '11', '17']","[None, None]",[None]
155,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '7', '9', '16', '18', '8']","['10', '14', '12', '11', '17']","['15', None]",[None]
155,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['7', '9', '16', '18', '8']","['10', '14', '12', '11', '17']","['15', '13']",[None]
155,10 dispatched to IO0,dispatch_io,10,IO0,"['7', '9', '16', '18', '8']","['14', '12', '11', '17']","['15', '13']",['10']
156,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['7', '9', '16', '18', '8', '13']","['14', '12', '11', '17']","['15', None]",['10']
156,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['9', '16', '18', '8', '13']","['14', '12', '11', '17']","['15', '7']",['10']
157,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['9', '16', '18', '8', '13', '15']","['14', '12', '11', '17']","[None, '7']",['10']
157,7 finished all bursts,finished,7,CPU1,"['9', '16', '18', '8', '13', '15']","['14', '12', '11', '17']","[None, None]",['10']
157,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['16', '18', '8', '13', '15']","['14', '12', '11', '17']","['9', None]",['10']
157,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '8', '13', '15']","['14', '12', '11', '17']","['9', '16']",['10']
159,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['18', '8', '13', '15', '9']","['14', '12', '11', '17']","[None, '16']",['10']
159,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['18', '8', '13', '15', '9', '16']","['14', '12', '11', '17']","[None, None]",['10']
159,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['8', '13', '15', '9', '16']","['14', '12', '11', '17']","['18', None]",['10']
159,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['13', '15', '9', '16']","['14', '12', '11', '17']","['18', '8']",['10']
161,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['13', '15', '9', '16', '18']","['14', '12', '11', '17']","[None, '8']",['10']
161,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['13', '15', '9', '16', '18', '8']","['14', '12', '11', '17']","[None, None]",['10']
161,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['15', '9', '16', '18', '8']","['14', '12', '11', '17']","['13', None]",['10']
161,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['9', '16', '18', '8']","['14', '12', '11', '17']","['13', '15']",['10']
163,19 added to ready queue,enqueue,19,,"['9', '16', '18', '8', '19']","['14', '12', '11', '17']","['13', '15']",['10']
163,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['9', '16', '18', '8', '19', '13']","['14', '12', '11', '17']","[None, '15']",['10']
163,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['9', '16', '18', '8', '19', '13', '15']","['14', '12', '11', '17']","[None, None]",['10']
163,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['16', '18', '8', '19', '13', '15']","['14', '12', '11', '17']","['9', None]",['10']
163,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '8', '19', '13', '15']","['14', '12', '11', '17']","['9', '16']",['10']
165,9 finished all bursts,finished,9,CPU0,"['18', '8', '19', '13', '15']","['14', '12', '11', '17']","[None, '16']",['10']
165,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['18', '8', '19', '13', '15']","['14', '12', '11', '17', '16']","[None, None]",['10']
165,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['8', '19', '13', '15']","['14', '12', '11', '17', '16']","['18', None]",['10']
165,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['19', '13', '15']","['14', '12', '11', '17', '16']","['18', '8']",['10']
166,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['19', '13', '15', '18']","['14', '12', '11', '17', '16']","[None, '8']",['10']
166,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '15', '18']","['14', '12', '11', '17', '16']","['19', '8']",['10']
167,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['13', '15', '18', '8']","['14', '12', '11', '17', '16']","['19', None]",['10']
167,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['15', '18', '8']","['14', '12', '11', '17', '16']","['19', '13']",['10']
168,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['15', '18', '8', '19']","['14', '12', '11', '17', '16']","[None, '13']",['10']
168,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['18', '8', '19']","['14', '12', '11', '17', '16']","['15', '13']",['10']
169,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['18', '8', '19']","['14', '12', '11', '17', '16', '15']","[None, '13']",['10']
169,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['18', '8', '19', '13']","['14', '12', '11', '17', '16', '15']","[None, None]",['10']
169,10 finished I/O → ready queue,io_to_ready,10,IO0,"['18', '8', '19', '13', '10']","['14', '12', '11', '17', '16', '15']","[None, None]",[None]
169,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['8', '19', '13', '10']","['14', '12', '11', '17', '16', '15']","['18', None]",[None]
169,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['19', '13', '10']","['14', '12', '11', '17', '16', '15']","['18', '8']",[None]
169,14 dispatched to IO0,dispatch_io,14,IO0,"['19', '13', '10']","['12', '11', '17', '16', '15']","['18', '8']",['14']
170,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['19', '13', '10']","['12', '11', '17', '16', '15', '8']","['18', None]",['14']
170,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '10']","['12', '11', '17', '16', '15', '8']","['18', '19']",['14']
171,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['13', '10', '18']","['12', '11', '17', '16', '15', '8']","[None, '19']",['14']
171,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['10', '18']","['12', '11', '17', '16', '15', '8']","['13', '19']",['14']
172,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['10', '18', '13']","['12', '11', '17', '16', '15', '8']","[None, '19']",['14']
172,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['10', '18', '13', '19']","['12', '11', '17', '16', '15', '8']","[None, None]",['14']
172,14 finished I/O → ready queue,io_to_ready,14,IO0,"['10', '18', '13', '19', '14']","['12', '11', '17', '16', '15', '8']","[None, None]",[None]
172,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['18', '13', '19', '14']","['12', '11', '17', '16', '15', '8']","['10', None]",[None]
172,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '19', '14']","['12', '11', '17', '16', '15', '8']","['10', '18']",[None]
172,12 dispatched to IO0,dispatch_io,12,IO0,"['13', '19', '14']","['11', '17', '16', '15', '8']","['10', '18']",['12']
173,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['13', '19', '14']","['11', '17', '16', '15', '8', '18']","['10', None]",['12']
173,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '14']","['11', '17', '16', '15', '8', '18']","['10', '13']",['12']
174,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '14', '10']","['11', '17', '16', '15', '8', '18']","[None, '13']",['12']
174,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['14', '10']","['11', '17', '16', '15', '8', '18']","['19', '13']",['12']
175,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['14', '10', '13']","['11', '17', '16', '15', '8', '18']","['19', None]",['12']
175,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['10', '13']","['11', '17', '16', '15', '8', '18']","['19', '14']",['12']
176,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['10', '13', '19']","['11', '17', '16', '15', '8', '18']","[None, '14']",['12']
176,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '19']","['11', '17', '16', '15', '8', '18']","['10', '14']",['12']
177,20 added to ready queue,enqueue,20,,"['13', '19', '20']","['11', '17', '16', '15', '8', '18']","['10', '14']",['12']
177,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['13', '19', '20']","['11', '17', '16', '15', '8', '18', '14']","['10', None]",['12']
177,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '20']","['11', '17', '16', '15', '8', '18', '14']","['10', '13']",['12']
178,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '20', '10']","['11', '17', '16', '15', '8', '18', '14']","[None, '13']",['12']
178,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['20', '10']","['11', '17', '16', '15', '8', '18', '14']","['19', '13']",['12']
179,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['20', '10', '19']","['11', '17', '16', '15', '8', '18', '14']","[None, '13']",['12']
179,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['20', '10', '19', '13']","['11', '17', '16', '15', '8', '18', '14']","[None, None]",['12']
179,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['10', '19', '13']","['11', '17', '16', '15', '8', '18', '14']","['20', None]",['12']
179,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['19', '13']","['11', '17', '16', '15', '8', '18', '14']","['20', '10']",['12']
180,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['19', '13', '10']","['11', '17', '16', '15', '8', '18', '14']","['20', None]",['12']
180,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '10']","['11', '17', '16', '15', '8', '18', '14']","['20', '19']",['12']
181,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['13', '10', '20']","['11', '17', '16', '15', '8', '18', '14']","[None, '19']",['12']
181,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['10', '20']","['11', '17', '16', '15', '8', '18', '14']","['13', '19']",['12']
182,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['10', '20', '19']","['11', '17', '16', '15', '8', '18', '14']","['13', None]",['12']
182,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['20', '19']","['11', '17', '16', '15', '8', '18', '14']","['13', '10']",['12']
183,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '19', '13']","['11', '17', '16', '15', '8', '18', '14']","[None, '10']",['12']
183,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['19', '13']","['11', '17', '16', '15', '8', '18', '14']","['20', '10']",['12']
184,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['19', '13', '10']","['11', '17', '16', '15', '8', '18', '14']","['20', None]",['12']
184,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '10']","['11', '17', '16', '15', '8', '18', '14']","['20', '19']",['12']
185,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['13', '10', '20']","['11', '17', '16', '15', '8', '18', '14']","[None, '19']",['12']
185,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['10', '20']","['11', '17', '16', '15', '8', '18', '14']","['13', '19']",['12']
186,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['10', '20', '19']","['11', '17', '16', '15', '8', '18', '14']","['13', None]",['12']
186,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['20', '19']","['11', '17', '16', '15', '8', '18', '14']","['13', '10']",['12']
187,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '19', '13']","['11', '17', '16', '15', '8', '18', '14']","[None, '10']",['12']
187,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['19', '13']","['11', '17', '16', '15', '8', '18', '14']","['20', '10']",['12']
188,10 finished all bursts,finished,10,CPU1,"['19', '13']","['11', '17', '16', '15', '8', '18', '14']","['20', None]",['12']
188,19 dispatched to CPU1,dispatch_cpu,19,CPU1,['13'],"['11', '17', '16', '15', '8', '18', '14']","['20', '19']",['12']
189,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['13', '20']","['11', '17', '16', '15', '8', '18', '14']","[None, '19']",['12']
189,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['13', '20', '19']","['11', '17', '16', '15', '8', '18', '14']","[None, None]",['12']
189,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '19']","['11', '17', '16', '15', '8', '18', '14']","['13', None]",['12']
189,20 dispatched to CPU1,dispatch_cpu,20,CPU1,['19'],"['11', '17', '16', '15', '8', '18', '14']","['13', '20']",['12']
190,20 finished CPU → wait queue,cpu_to_io,20,CPU1,['19'],"['11', '17', '16', '15', '8', '18', '14', '20']","['13', None]",['12']
190,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['11', '17', '16', '15', '8', '18', '14', '20']","['13', '19']",['12']
191,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['11', '17', '16', '15', '8', '18', '14', '20']","[None, '19']",['12']
191,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['11', '17', '16', '15', '8', '18', '14', '20']","['13', '19']",['12']
192,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['11', '17', '16', '15', '8', '18', '14', '20', '13']","[None, '19']",['12']
192,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,['19'],"['11', '17', '16', '15', '8', '18', '14', '20', '13']","[None, None]",['12']
192,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['11', '17', '16', '15', '8', '18', '14', '20', '13']","['19', None]",['12']
193,19 finished all bursts,finished,19,CPU0,[],"['11', '17', '16', '15', '8', '18', '14', '20', '13']","[None, None]",['12']
198,21 added to ready queue,enqueue,21,,['21'],"['11', '17', '16', '15', '8', '18', '14', '20', '13']","[None, None]",['12']
198,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['11', '17', '16', '15', '8', '18', '14', '20', '13']","['21', None]",['12']
200,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['11', '17', '16', '15', '8', '18', '14', '20', '13']","[None, None]",['12']
200,12 finished I/O → ready queue,io_to_ready,12,IO0,"['21', '12']","['11', '17', '16', '15', '8', '18', '14', '20', '13']","[None, None]",[None]
200,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['12'],"['11', '17', '16', '15', '8', '18', '14', '20', '13']","['21', None]",[None]
200,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['11', '17', '16', '15', '8', '18', '14', '20', '13']","['21', '12']",[None]
200,11 dispatched to IO0,dispatch_io,11,IO0,[],"['17', '16', '15', '8', '18', '14', '20', '13']","['21', '12']",['11']
201,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['17', '16', '15', '8', '18', '14', '20', '13', '21']","[None, '12']",['11']
202,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['17', '16', '15', '8', '18', '14', '20', '13', '21']","[None, None]",['11']
202,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '16', '15', '8', '18', '14', '20', '13', '21']","['12', None]",['11']
204,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '16', '15', '8', '18', '14', '20', '13', '21']","[None, None]",['11']
204,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '16', '15', '8', '18', '14', '20', '13', '21']","['12', None]",['11']
206,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '16', '15', '8', '18', '14', '20', '13', '21']","[None, None]",['11']
206,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '16', '15', '8', '18', '14', '20', '13', '21']","['12', None]",['11']
208,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '16', '15', '8', '18', '14', '20', '13', '21']","[None, None]",['11']
208,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '16', '15', '8', '18', '14', '20', '13', '21']","['12', None]",['11']
210,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['17', '16', '15', '8', '18', '14', '20', '13', '21', '12']","[None, None]",['11']
215,22 added to ready queue,enqueue,22,,['22'],"['17', '16', '15', '8', '18', '14', '20', '13', '21', '12']","[None, None]",['11']
215,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['17', '16', '15', '8', '18', '14', '20', '13', '21', '12']","['22', None]",['11']
217,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['17', '16', '15', '8', '18', '14', '20', '13', '21', '12']","[None, None]",['11']
217,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['17', '16', '15', '8', '18', '14', '20', '13', '21', '12']","['22', None]",['11']
218,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['17', '16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","[None, None]",['11']
220,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['17', '16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","[None, None]",[None]
220,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['17', '16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","['11', None]",[None]
220,17 dispatched to IO0,dispatch_io,17,IO0,[],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","['11', None]",['17']
222,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","[None, None]",['17']
222,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","['11', None]",['17']
224,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","[None, None]",['17']
224,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","['11', None]",['17']
226,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","[None, None]",['17']
226,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","['11', None]",['17']
228,23 added to ready queue,enqueue,23,,['23'],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","['11', None]",['17']
228,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['23', '11']","['16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","[None, None]",['17']
228,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['11'],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","['23', None]",['17']
228,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","['23', '11']",['17']
230,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","[None, '11']",['17']
230,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['23', '11']","['16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","[None, None]",['17']
230,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['11'],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","['23', None]",['17']
230,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22']","['23', '11']",['17']
231,11 finished CPU → wait queue,cpu_to_io,11,CPU1,[],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22', '11']","['23', None]",['17']
232,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22', '11']","[None, None]",['17']
232,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22', '11']","['23', None]",['17']
233,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22', '11', '23']","[None, None]",['17']
237,24 added to ready queue,enqueue,24,,['24'],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22', '11', '23']","[None, None]",['17']
237,17 finished I/O → ready queue,io_to_ready,17,IO0,"['24', '17']","['16', '15', '8', '18', '14', '20', '13', '21', '12', '22', '11', '23']","[None, None]",[None]
237,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['17'],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22', '11', '23']","['24', None]",[None]
237,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['16', '15', '8', '18', '14', '20', '13', '21', '12', '22', '11', '23']","['24', '17']",[None]
237,16 dispatched to IO0,dispatch_io,16,IO0,[],"['15', '8', '18', '14', '20', '13', '21', '12', '22', '11', '23']","['24', '17']",['16']
239,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['15', '8', '18', '14', '20', '13', '21', '12', '22', '11', '23']","[None, '17']",['16']
239,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['24', '17']","['15', '8', '18', '14', '20', '13', '21', '12', '22', '11', '23']","[None, None]",['16']
239,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['17'],"['15', '8', '18', '14', '20', '13', '21', '12', '22', '11', '23']","['24', None]",['16']
239,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['15', '8', '18', '14', '20', '13', '21', '12', '22', '11', '23']","['24', '17']",['16']
241,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['15', '8', '18', '14', '20', '13', '21', '12', '22', '11', '23']","[None, '17']",['16']
241,17 finished CPU → wait queue,cpu_to_io,17,CPU1,['24'],"['15', '8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17']","[None, None]",['16']
241,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['15', '8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17']","['24', None]",['16']
242,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['15', '8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17']","['24', None]",[None]
242,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['15', '8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17']","['24', '16']",[None]
242,15 dispatched to IO0,dispatch_io,15,IO0,[],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17']","['24', '16']",['15']
243,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17']","[None, '16']",['15']
243,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17']","['24', '16']",['15']
244,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,['16'],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17']","['24', None]",['15']
244,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17']","['24', '16']",['15']
245,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24']","[None, '16']",['15']
246,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24']","[None, None]",['15']
246,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24']","['16', None]",['15']
248,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16']","[None, None]",['15']
256,25 added to ready queue,enqueue,25,,['25'],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16']","[None, None]",['15']
256,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16']","['25', None]",['15']
258,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16']","[None, None]",['15']
258,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16']","['25', None]",['15']
260,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25']","[None, None]",['15']
260,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25']","[None, None]",[None]
260,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['8', '18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25']","['15', None]",[None]
260,8 dispatched to IO0,dispatch_io,8,IO0,[],"['18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25']","['15', None]",['8']
262,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25']","[None, None]",['8']
262,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25']","['15', None]",['8']
264,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25']","[None, None]",['8']
264,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25']","['15', None]",['8']
265,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],"['18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25', '15']","[None, None]",['8']
266,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25', '15']","[None, None]",[None]
266,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['18', '14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25', '15']","['8', None]",[None]
266,18 dispatched to IO0,dispatch_io,18,IO0,[],"['14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25', '15']","['8', None]",['18']
267,8 finished all bursts,finished,8,CPU0,[],"['14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25', '15']","[None, None]",['18']
271,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25', '15']","[None, None]",[None]
271,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['14', '20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25', '15']","['18', None]",[None]
271,14 dispatched to IO0,dispatch_io,14,IO0,[],"['20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25', '15']","['18', None]",['14']
273,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18']","[None, None]",['14']
274,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18']","[None, None]",[None]
274,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['20', '13', '21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18']","['14', None]",[None]
274,20 dispatched to IO0,dispatch_io,20,IO0,[],"['13', '21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18']","['14', None]",['20']
275,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['13', '21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18']","['14', None]",[None]
275,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['13', '21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18']","['14', '20']",[None]
275,13 dispatched to IO0,dispatch_io,13,IO0,[],"['21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18']","['14', '20']",['13']
276,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18']","[None, '20']",['13']
276,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18']","['14', '20']",['13']
277,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18']","['14', None]",['13']
277,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18']","['14', '20']",['13']
278,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],"['21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18', '14']","[None, '20']",['13']
278,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,['20'],"['21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18', '14']","[None, None]",['13']
278,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18', '14']","['20', None]",['13']
280,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","[None, None]",['13']
295,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","[None, None]",[None]
295,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['21', '12', '22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","['13', None]",[None]
295,21 dispatched to IO0,dispatch_io,21,IO0,[],"['12', '22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","['13', None]",['21']
297,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['12', '22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","[None, None]",['21']
297,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['12', '22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","['13', None]",['21']
299,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['12', '22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","[None, None]",['21']
299,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['12', '22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","['13', None]",['21']
301,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['12', '22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","[None, None]",['21']
301,21 finished I/O → ready queue,io_to_ready,21,IO0,"['13', '21']","['12', '22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","[None, None]",[None]
301,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['21'],"['12', '22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","['13', None]",[None]
301,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['12', '22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","['13', '21']",[None]
301,12 dispatched to IO0,dispatch_io,12,IO0,[],"['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","['13', '21']",['12']
303,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","[None, '21']",['12']
303,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['13', '21']","['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","[None, None]",['12']
303,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['21'],"['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","['13', None]",['12']
303,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","['13', '21']",['12']
305,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20']","[None, '21']",['12']
305,21 finished CPU → wait queue,cpu_to_io,21,CPU1,['13'],"['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","[None, None]",['12']
305,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['13', None]",['12']
307,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","[None, None]",['12']
307,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['13', None]",['12']
309,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","[None, None]",['12']
309,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['13', None]",['12']
310,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","[None, None]",['12']
310,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['13', None]",['12']
311,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['13', None]",[None]
311,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['22', '11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['13', '12']",[None]
311,22 dispatched to IO0,dispatch_io,22,IO0,[],"['11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['13', '12']",['22']
312,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","[None, '12']",['22']
312,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['13', '12']",['22']
313,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['13', None]",['22']
313,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['13', '12']",['22']
314,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","[None, '12']",['22']
314,22 finished I/O → ready queue,io_to_ready,22,IO0,"['13', '22']","['11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","[None, '12']",[None]
314,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['22'],"['11', '23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['13', '12']",[None]
314,11 dispatched to IO0,dispatch_io,11,IO0,['22'],"['23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['13', '12']",['11']
315,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['22', '12']","['23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['13', None]",['11']
315,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['12'],"['23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['13', '22']",['11']
316,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['12', '13']","['23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","[None, '22']",['11']
316,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['13'],"['23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['12', '22']",['11']
317,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['13', '22']","['23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['12', None]",['11']
317,13 dispatched to CPU1,dispatch_cpu,13,CPU1,['22'],"['23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['12', '13']",['11']
318,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['22', '12']","['23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","[None, '13']",['11']
318,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['12'],"['23', '17', '24', '16', '25', '15', '18', '14', '20', '21']","['22', '13']",['11']
319,22 finished CPU → wait queue,cpu_to_io,22,CPU0,['12'],"['23', '17', '24', '16', '25', '15', '18', '14', '20', '21', '22']","[None, '13']",['11']
319,13 finished CPU → wait queue,cpu_to_io,13,CPU1,['12'],"['23', '17', '24', '16', '25', '15', '18', '14', '20', '21', '22', '13']","[None, None]",['11']
319,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '17', '24', '16', '25', '15', '18', '14', '20', '21', '22', '13']","['12', None]",['11']
321,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['23', '17', '24', '16', '25', '15', '18', '14', '20', '21', '22', '13']","[None, None]",['11']
321,11 finished I/O → ready queue,io_to_ready,11,IO0,"['12', '11']","['23', '17', '24', '16', '25', '15', '18', '14', '20', '21', '22', '13']","[None, None]",[None]
321,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['11'],"['23', '17', '24', '16', '25', '15', '18', '14', '20', '21', '22', '13']","['12', None]",[None]
321,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['23', '17', '24', '16', '25', '15', '18', '14', '20', '21', '22', '13']","['12', '11']",[None]
321,23 dispatched to IO0,dispatch_io,23,IO0,[],"['17', '24', '16', '25', '15', '18', '14', '20', '21', '22', '13']","['12', '11']",['23']
323,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '24', '16', '25', '15', '18', '14', '20', '21', '22', '13']","[None, '11']",['23']
323,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '11']","['17', '24', '16', '25', '15', '18', '14', '20', '21', '22', '13']","[None, None]",['23']
323,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['11'],"['17', '24', '16', '25', '15', '18', '14', '20', '21', '22', '13']","['12', None]",['23']
323,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['17', '24', '16', '25', '15', '18', '14', '20', '21', '22', '13']","['12', '11']",['23']
324,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['17', '24', '16', '25', '15', '18', '14', '20', '21', '22', '13']","['12', '11']",[None]
324,17 dispatched to IO0,dispatch_io,17,IO0,['23'],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13']","['12', '11']",['17']
325,12 finished CPU → wait queue,cpu_to_io,12,CPU0,['23'],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12']","[None, '11']",['17']
325,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['23', '11']","['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12']","[None, None]",['17']
325,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['11'],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12']","['23', None]",['17']
325,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12']","['23', '11']",['17']
327,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","[None, '11']",['17']
327,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,['11'],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","[None, None]",['17']
327,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', None]",['17']
329,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","[None, None]",['17']
329,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', None]",['17']
331,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","[None, None]",['17']
331,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', None]",['17']
333,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","[None, None]",['17']
333,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', None]",['17']
335,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","[None, None]",['17']
335,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', None]",['17']
336,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,['11'],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","[None, None]",['17']
336,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', None]",['17']
337,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', None]",[None]
337,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['24', '16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', '17']",[None]
337,24 dispatched to IO0,dispatch_io,24,IO0,[],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', '17']",['24']
338,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","[None, '17']",['24']
338,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', '17']",['24']
339,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', None]",['24']
339,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', '17']",['24']
340,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","[None, '17']",['24']
340,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', '17']",['24']
341,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', None]",['24']
341,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', '17']",['24']
342,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","[None, '17']",['24']
342,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23']","['11', '17']",['24']
343,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11']","[None, '17']",['24']
343,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11']","[None, None]",['24']
343,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11']","['17', None]",['24']
345,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11']","[None, None]",['24']
345,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11']","['17', None]",['24']
346,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11']","[None, None]",['24']
346,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11']","['17', None]",['24']
348,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11']","[None, None]",['24']
348,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11']","['17', None]",['24']
350,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11']","[None, None]",['24']
350,24 finished I/O → ready queue,io_to_ready,24,IO0,"['17', '24']","['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11']","[None, None]",[None]
350,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['24'],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11']","['17', None]",[None]
350,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['16', '25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11']","['17', '24']",[None]
350,16 dispatched to IO0,dispatch_io,16,IO0,[],"['25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11']","['17', '24']",['16']
352,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","[None, '24']",['16']
352,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","[None, None]",['16']
352,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","['24', None]",['16']
354,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","[None, None]",['16']
354,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","['24', None]",['16']
355,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","['24', None]",[None]
355,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['25', '15', '18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","['24', '16']",[None]
355,25 dispatched to IO0,dispatch_io,25,IO0,[],"['15', '18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","['24', '16']",['25']
356,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['15', '18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","[None, '16']",['25']
356,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['15', '18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","['24', '16']",['25']
357,16 finished all bursts,finished,16,CPU1,[],"['15', '18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","['24', None]",['25']
358,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['15', '18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","[None, None]",['25']
358,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['15', '18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","['24', None]",['25']
359,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['15', '18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","['24', None]",[None]
359,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['15', '18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","['24', '25']",[None]
359,15 dispatched to IO0,dispatch_io,15,IO0,[],"['18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","['24', '25']",['15']
360,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","[None, '25']",['15']
360,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['18', '14', '20', '21', '22', '13', '12', '23', '11', '17']","['24', '25']",['15']
361,25 finished CPU → wait queue,cpu_to_io,25,CPU1,[],"['18', '14', '20', '21', '22', '13', '12', '23', '11', '17', '25']","['24', None]",['15']
362,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['18', '14', '20', '21', '22', '13', '12', '23', '11', '17', '25']","[None, None]",['15']
362,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['18', '14', '20', '21', '22', '13', '12', '23', '11', '17', '25']","['24', None]",['15']
364,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['18', '14', '20', '21', '22', '13', '12', '23', '11', '17', '25', '24']","[None, None]",['15']
369,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['18', '14', '20', '21', '22', '13', '12', '23', '11', '17', '25', '24']","[None, None]",[None]
369,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['18', '14', '20', '21', '22', '13', '12', '23', '11', '17', '25', '24']","['15', None]",[None]
369,18 dispatched to IO0,dispatch_io,18,IO0,[],"['14', '20', '21', '22', '13', '12', '23', '11', '17', '25', '24']","['15', None]",['18']
371,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['14', '20', '21', '22', '13', '12', '23', '11', '17', '25', '24']","[None, None]",['18']
371,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['14', '20', '21', '22', '13', '12', '23', '11', '17', '25', '24']","['15', None]",['18']
373,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['14', '20', '21', '22', '13', '12', '23', '11', '17', '25', '24']","[None, None]",['18']
373,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['14', '20', '21', '22', '13', '12', '23', '11', '17', '25', '24']","['15', None]",['18']
374,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,['15'],"['14', '20', '21', '22', '13', '12', '23', '11', '17', '25', '24']","[None, None]",['18']
374,18 finished I/O → ready queue,io_to_ready,18,IO0,"['15', '18']","['14', '20', '21', '22', '13', '12', '23', '11', '17', '25', '24']","[None, None]",[None]
374,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['18'],"['14', '20', '21', '22', '13', '12', '23', '11', '17', '25', '24']","['15', None]",[None]
374,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['14', '20', '21', '22', '13', '12', '23', '11', '17', '25', '24']","['15', '18']",[None]
374,14 dispatched to IO0,dispatch_io,14,IO0,[],"['20', '21', '22', '13', '12', '23', '11', '17', '25', '24']","['15', '18']",['14']
375,18 finished CPU → wait queue,cpu_to_io,18,CPU1,[],"['20', '21', '22', '13', '12', '23', '11', '17', '25', '24', '18']","['15', None]",['14']
376,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['20', '21', '22', '13', '12', '23', '11', '17', '25', '24', '18']","[None, None]",['14']
376,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['20', '21', '22', '13', '12', '23', '11', '17', '25', '24', '18']","['15', None]",['14']
378,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['20', '21', '22', '13', '12', '23', '11', '17', '25', '24', '18']","[None, None]",['14']
378,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['20', '21', '22', '13', '12', '23', '11', '17', '25', '24', '18']","['15', None]",['14']
380,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['20', '21', '22', '13', '12', '23', '11', '17', '25', '24', '18']","[None, None]",['14']
380,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['20', '21', '22', '13', '12', '23', '11', '17', '25', '24', '18']","['15', None]",['14']
381,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['20', '21', '22', '13', '12', '23', '11', '17', '25', '24', '18']","['15', None]",[None]
381,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['20', '21', '22', '13', '12', '23', '11', '17', '25', '24', '18']","['15', '14']",[None]
381,20 dispatched to IO0,dispatch_io,20,IO0,[],"['21', '22', '13', '12', '23', '11', '17', '25', '24', '18']","['15', '14']",['20']
382,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['21', '22', '13', '12', '23', '11', '17', '25', '24', '18']","[None, '14']",['20']
382,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['21', '22', '13', '12', '23', '11', '17', '25', '24', '18']","['15', '14']",['20']
383,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],"['21', '22', '13', '12', '23', '11', '17', '25', '24', '18', '15']","[None, '14']",['20']
383,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,['14'],"['21', '22', '13', '12', '23', '11', '17', '25', '24', '18', '15']","[None, None]",['20']
383,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['21', '22', '13', '12', '23', '11', '17', '25', '24', '18', '15']","['14', None]",['20']
384,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],"['21', '22', '13', '12', '23', '11', '17', '25', '24', '18', '15', '14']","[None, None]",['20']
387,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['21', '22', '13', '12', '23', '11', '17', '25', '24', '18', '15', '14']","[None, None]",[None]
387,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['21', '22', '13', '12', '23', '11', '17', '25', '24', '18', '15', '14']","['20', None]",[None]
387,21 dispatched to IO0,dispatch_io,21,IO0,[],"['22', '13', '12', '23', '11', '17', '25', '24', '18', '15', '14']","['20', None]",['21']
389,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['22', '13', '12', '23', '11', '17', '25', '24', '18', '15', '14', '20']","[None, None]",['21']
394,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['22', '13', '12', '23', '11', '17', '25', '24', '18', '15', '14', '20']","[None, None]",[None]
394,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['22', '13', '12', '23', '11', '17', '25', '24', '18', '15', '14', '20']","['21', None]",[None]
394,22 dispatched to IO0,dispatch_io,22,IO0,[],"['13', '12', '23', '11', '17', '25', '24', '18', '15', '14', '20']","['21', None]",['22']
396,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['13', '12', '23', '11', '17', '25', '24', '18', '15', '14', '20']","[None, None]",['22']
396,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['13', '12', '23', '11', '17', '25', '24', '18', '15', '14', '20']","['21', None]",['22']
397,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['13', '12', '23', '11', '17', '25', '24', '18', '15', '14', '20']","[None, None]",['22']
397,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['13', '12', '23', '11', '17', '25', '24', '18', '15', '14', '20']","['21', None]",['22']
399,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['13', '12', '23', '11', '17', '25', '24', '18', '15', '14', '20']","[None, None]",['22']
399,22 finished I/O → ready queue,io_to_ready,22,IO0,"['21', '22']","['13', '12', '23', '11', '17', '25', '24', '18', '15', '14', '20']","[None, None]",[None]
399,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['22'],"['13', '12', '23', '11', '17', '25', '24', '18', '15', '14', '20']","['21', None]",[None]
399,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['13', '12', '23', '11', '17', '25', '24', '18', '15', '14', '20']","['21', '22']",[None]
399,13 dispatched to IO0,dispatch_io,13,IO0,[],"['12', '23', '11', '17', '25', '24', '18', '15', '14', '20']","['21', '22']",['13']
400,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['12', '23', '11', '17', '25', '24', '18', '15', '14', '20', '21']","[None, '22']",['13']
401,22 finished CPU → wait queue,cpu_to_io,22,CPU1,[],"['12', '23', '11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","[None, None]",['13']
416,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['12', '23', '11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","[None, None]",[None]
416,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['12', '23', '11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","['13', None]",[None]
416,12 dispatched to IO0,dispatch_io,12,IO0,[],"['23', '11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","['13', None]",['12']
418,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['23', '11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","[None, None]",['12']
418,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['23', '11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","['13', None]",['12']
420,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['23', '11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","[None, None]",['12']
420,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['23', '11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","['13', None]",['12']
422,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['23', '11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","[None, None]",['12']
422,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['23', '11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","['13', None]",['12']
423,13 finished all bursts,finished,13,CPU0,[],"['23', '11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","[None, None]",['12']
423,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['23', '11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","[None, None]",[None]
423,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","['12', None]",[None]
423,23 dispatched to IO0,dispatch_io,23,IO0,[],"['11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","['12', None]",['23']
425,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","[None, None]",['23']
425,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","['12', None]",['23']
427,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","[None, None]",['23']
427,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","['12', None]",['23']
428,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","['12', None]",[None]
428,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['11', '17', '25', '24', '18', '15', '14', '20', '21', '22']","['12', '23']",[None]
428,11 dispatched to IO0,dispatch_io,11,IO0,[],"['17', '25', '24', '18', '15', '14', '20', '21', '22']","['12', '23']",['11']
429,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '25', '24', '18', '15', '14', '20', '21', '22']","[None, '23']",['11']
429,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '25', '24', '18', '15', '14', '20', '21', '22']","['12', '23']",['11']
430,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['17', '25', '24', '18', '15', '14', '20', '21', '22']","['12', None]",['11']
430,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['17', '25', '24', '18', '15', '14', '20', '21', '22']","['12', '23']",['11']
431,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '25', '24', '18', '15', '14', '20', '21', '22']","[None, '23']",['11']
431,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '25', '24', '18', '15', '14', '20', '21', '22']","['12', '23']",['11']
432,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['17', '25', '24', '18', '15', '14', '20', '21', '22']","[None, '23']",['11']
432,23 finished CPU → wait queue,cpu_to_io,23,CPU1,['12'],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23']","[None, None]",['11']
432,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23']","['12', None]",['11']
434,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23']","[None, None]",['11']
434,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23']","['12', None]",['11']
436,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23']","[None, None]",['11']
436,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23']","['12', None]",['11']
438,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23']","[None, None]",['11']
438,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23']","['12', None]",['11']
440,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23']","[None, None]",['11']
440,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23']","['12', None]",['11']
442,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23']","[None, None]",['11']
442,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23']","['12', None]",['11']
444,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23']","[None, None]",['11']
444,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23']","['12', None]",['11']
445,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23', '12']","[None, None]",['11']
454,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23', '12']","[None, None]",[None]
454,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['17', '25', '24', '18', '15', '14', '20', '21', '22', '23', '12']","['11', None]",[None]
454,17 dispatched to IO0,dispatch_io,17,IO0,[],"['25', '24', '18', '15', '14', '20', '21', '22', '23', '12']","['11', None]",['17']
456,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['25', '24', '18', '15', '14', '20', '21', '22', '23', '12', '11']","[None, None]",['17']
474,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['25', '24', '18', '15', '14', '20', '21', '22', '23', '12', '11']","[None, None]",[None]
474,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['25', '24', '18', '15', '14', '20', '21', '22', '23', '12', '11']","['17', None]",[None]
474,25 dispatched to IO0,dispatch_io,25,IO0,[],"['24', '18', '15', '14', '20', '21', '22', '23', '12', '11']","['17', None]",['25']
476,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['24', '18', '15', '14', '20', '21', '22', '23', '12', '11']","[None, None]",['25']
476,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['24', '18', '15', '14', '20', '21', '22', '23', '12', '11']","['17', None]",['25']
478,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['24', '18', '15', '14', '20', '21', '22', '23', '12', '11']","[None, None]",['25']
478,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['24', '18', '15', '14', '20', '21', '22', '23', '12', '11']","['17', None]",['25']
480,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['24', '18', '15', '14', '20', '21', '22', '23', '12', '11']","[None, None]",['25']
480,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['24', '18', '15', '14', '20', '21', '22', '23', '12', '11']","['17', None]",['25']
481,17 finished all bursts,finished,17,CPU0,[],"['24', '18', '15', '14', '20', '21', '22', '23', '12', '11']","[None, None]",['25']
481,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['24', '18', '15', '14', '20', '21', '22', '23', '12', '11']","[None, None]",[None]
481,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['24', '18', '15', '14', '20', '21', '22', '23', '12', '11']","['25', None]",[None]
481,24 dispatched to IO0,dispatch_io,24,IO0,[],"['18', '15', '14', '20', '21', '22', '23', '12', '11']","['25', None]",['24']
483,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['18', '15', '14', '20', '21', '22', '23', '12', '11']","[None, None]",['24']
483,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '15', '14', '20', '21', '22', '23', '12', '11']","['25', None]",['24']
485,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['18', '15', '14', '20', '21', '22', '23', '12', '11']","[None, None]",['24']
485,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '15', '14', '20', '21', '22', '23', '12', '11']","['25', None]",['24']
487,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['18', '15', '14', '20', '21', '22', '23', '12', '11']","[None, None]",['24']
487,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '15', '14', '20', '21', '22', '23', '12', '11']","['25', None]",['24']
488,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['18', '15', '14', '20', '21', '22', '23', '12', '11']","[None, None]",['24']
488,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '15', '14', '20', '21', '22', '23', '12', '11']","['25', None]",['24']
490,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['18', '15', '14', '20', '21', '22', '23', '12', '11']","[None, None]",['24']
490,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '15', '14', '20', '21', '22', '23', '12', '11']","['25', None]",['24']
491,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['18', '15', '14', '20', '21', '22', '23', '12', '11', '25']","[None, None]",['24']
496,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['18', '15', '14', '20', '21', '22', '23', '12', '11', '25']","[None, None]",[None]
496,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['18', '15', '14', '20', '21', '22', '23', '12', '11', '25']","['24', None]",[None]
496,18 dispatched to IO0,dispatch_io,18,IO0,[],"['15', '14', '20', '21', '22', '23', '12', '11', '25']","['24', None]",['18']
498,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['15', '14', '20', '21', '22', '23', '12', '11', '25']","[None, None]",['18']
498,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['15', '14', '20', '21', '22', '23', '12', '11', '25']","['24', None]",['18']
499,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['15', '14', '20', '21', '22', '23', '12', '11', '25']","['24', None]",[None]
499,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['15', '14', '20', '21', '22', '23', '12', '11', '25']","['24', '18']",[None]
499,15 dispatched to IO0,dispatch_io,15,IO0,[],"['14', '20', '21', '22', '23', '12', '11', '25']","['24', '18']",['15']
500,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['14', '20', '21', '22', '23', '12', '11', '25', '24']","[None, '18']",['15']
501,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,['18'],"['14', '20', '21', '22', '23', '12', '11', '25', '24']","[None, None]",['15']
501,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['14', '20', '21', '22', '23', '12', '11', '25', '24']","['18', None]",['15']
502,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['14', '20', '21', '22', '23', '12', '11', '25', '24', '18']","[None, None]",['15']
519,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['14', '20', '21', '22', '23', '12', '11', '25', '24', '18']","[None, None]",[None]
519,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['14', '20', '21', '22', '23', '12', '11', '25', '24', '18']","['15', None]",[None]
519,14 dispatched to IO0,dispatch_io,14,IO0,[],"['20', '21', '22', '23', '12', '11', '25', '24', '18']","['15', None]",['14']
521,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['20', '21', '22', '23', '12', '11', '25', '24', '18']","[None, None]",['14']
521,14 finished I/O → ready queue,io_to_ready,14,IO0,"['15', '14']","['20', '21', '22', '23', '12', '11', '25', '24', '18']","[None, None]",[None]
521,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['14'],"['20', '21', '22', '23', '12', '11', '25', '24', '18']","['15', None]",[None]
521,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['20', '21', '22', '23', '12', '11', '25', '24', '18']","['15', '14']",[None]
521,20 dispatched to IO0,dispatch_io,20,IO0,[],"['21', '22', '23', '12', '11', '25', '24', '18']","['15', '14']",['20']
523,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['21', '22', '23', '12', '11', '25', '24', '18']","[None, '14']",['20']
523,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['15', '14']","['21', '22', '23', '12', '11', '25', '24', '18']","[None, None]",['20']
523,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['14'],"['21', '22', '23', '12', '11', '25', '24', '18']","['15', None]",['20']
523,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['21', '22', '23', '12', '11', '25', '24', '18']","['15', '14']",['20']
524,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['21', '22', '23', '12', '11', '25', '24', '18']","['15', '14']",[None]
524,21 dispatched to IO0,dispatch_io,21,IO0,['20'],"['22', '23', '12', '11', '25', '24', '18']","['15', '14']",['21']
525,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['20', '15']","['22', '23', '12', '11', '25', '24', '18']","[None, '14']",['21']
525,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['20', '15']","['22', '23', '12', '11', '25', '24', '18', '14']","[None, None]",['21']
525,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['15'],"['22', '23', '12', '11', '25', '24', '18', '14']","['20', None]",['21']
525,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['22', '23', '12', '11', '25', '24', '18', '14']","['20', '15']",['21']
527,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['22', '23', '12', '11', '25', '24', '18', '14']","[None, '15']",['21']
527,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['20', '15']","['22', '23', '12', '11', '25', '24', '18', '14']","[None, None]",['21']
527,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['15'],"['22', '23', '12', '11', '25', '24', '18', '14']","['20', None]",['21']
527,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['22', '23', '12', '11', '25', '24', '18', '14']","['20', '15']",['21']
528,20 finished all bursts,finished,20,CPU0,[],"['22', '23', '12', '11', '25', '24', '18', '14']","[None, '15']",['21']
529,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['22', '23', '12', '11', '25', '24', '18', '14']","[None, None]",['21']
529,21 finished I/O → ready queue,io_to_ready,21,IO0,"['15', '21']","['22', '23', '12', '11', '25', '24', '18', '14']","[None, None]",[None]
529,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['21'],"['22', '23', '12', '11', '25', '24', '18', '14']","['15', None]",[None]
529,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['22', '23', '12', '11', '25', '24', '18', '14']","['15', '21']",[None]
529,22 dispatched to IO0,dispatch_io,22,IO0,[],"['23', '12', '11', '25', '24', '18', '14']","['15', '21']",['22']
531,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['23', '12', '11', '25', '24', '18', '14']","[None, '21']",['22']
531,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['15', '21']","['23', '12', '11', '25', '24', '18', '14']","[None, None]",['22']
531,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['21'],"['23', '12', '11', '25', '24', '18', '14']","['15', None]",['22']
531,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['23', '12', '11', '25', '24', '18', '14']","['15', '21']",['22']
532,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],"['23', '12', '11', '25', '24', '18', '14', '15']","[None, '21']",['22']
533,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,['21'],"['23', '12', '11', '25', '24', '18', '14', '15']","[None, None]",['22']
533,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['23', '12', '11', '25', '24', '18', '14', '15']","['21', None]",['22']
534,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['23', '12', '11', '25', '24', '18', '14', '15']","['21', None]",[None]
534,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['23', '12', '11', '25', '24', '18', '14', '15']","['21', '22']",[None]
534,23 dispatched to IO0,dispatch_io,23,IO0,[],"['12', '11', '25', '24', '18', '14', '15']","['21', '22']",['23']
535,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['12', '11', '25', '24', '18', '14', '15']","[None, '22']",['23']
535,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['12', '11', '25', '24', '18', '14', '15']","['21', '22']",['23']
536,21 finished all bursts,finished,21,CPU0,[],"['12', '11', '25', '24', '18', '14', '15']","[None, '22']",['23']
536,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,['22'],"['12', '11', '25', '24', '18', '14', '15']","[None, None]",['23']
536,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '11', '25', '24', '18', '14', '15']","['22', None]",['23']
537,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['12', '11', '25', '24', '18', '14', '15', '22']","[None, None]",['23']
540,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['12', '11', '25', '24', '18', '14', '15', '22']","[None, None]",[None]
540,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['12', '11', '25', '24', '18', '14', '15', '22']","['23', None]",[None]
540,12 dispatched to IO0,dispatch_io,12,IO0,[],"['11', '25', '24', '18', '14', '15', '22']","['23', None]",['12']
541,23 finished all bursts,finished,23,CPU0,[],"['11', '25', '24', '18', '14', '15', '22']","[None, None]",['12']
559,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['11', '25', '24', '18', '14', '15', '22']","[None, None]",[None]
559,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['11', '25', '24', '18', '14', '15', '22']","['12', None]",[None]
559,11 dispatched to IO0,dispatch_io,11,IO0,[],"['25', '24', '18', '14', '15', '22']","['12', None]",['11']
561,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['25', '24', '18', '14', '15', '22']","[None, None]",['11']
561,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '24', '18', '14', '15', '22']","['12', None]",['11']
563,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['25', '24', '18', '14', '15', '22']","[None, None]",['11']
563,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '24', '18', '14', '15', '22']","['12', None]",['11']
565,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['25', '24', '18', '14', '15', '22']","[None, None]",['11']
565,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '24', '18', '14', '15', '22']","['12', None]",['11']
567,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['25', '24', '18', '14', '15', '22']","[None, None]",['11']
567,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '24', '18', '14', '15', '22']","['12', None]",['11']
569,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['25', '24', '18', '14', '15', '22']","[None, None]",['11']
569,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '24', '18', '14', '15', '22']","['12', None]",['11']
571,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['25', '24', '18', '14', '15', '22']","[None, None]",['11']
571,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '24', '18', '14', '15', '22']","['12', None]",['11']
572,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['25', '24', '18', '14', '15', '22']","[None, None]",['11']
572,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '24', '18', '14', '15', '22']","['12', None]",['11']
574,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['25', '24', '18', '14', '15', '22']","[None, None]",['11']
574,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '24', '18', '14', '15', '22']","['12', None]",['11']
576,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['25', '24', '18', '14', '15', '22']","[None, None]",['11']
576,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '24', '18', '14', '15', '22']","['12', None]",['11']
578,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['25', '24', '18', '14', '15', '22']","[None, None]",['11']
578,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '24', '18', '14', '15', '22']","['12', None]",['11']
580,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['25', '24', '18', '14', '15', '22']","[None, None]",['11']
580,11 finished all bursts,finished,11,IO0,['12'],"['25', '24', '18', '14', '15', '22']","[None, None]",[None]
580,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '24', '18', '14', '15', '22']","['12', None]",[None]
580,25 dispatched to IO0,dispatch_io,25,IO0,[],"['24', '18', '14', '15', '22']","['12', None]",['25']
581,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['24', '18', '14', '15', '22']","['12', None]",[None]
581,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['24', '18', '14', '15', '22']","['12', '25']",[None]
581,24 dispatched to IO0,dispatch_io,24,IO0,[],"['18', '14', '15', '22']","['12', '25']",['24']
582,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['18', '14', '15', '22']","[None, '25']",['24']
582,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['18', '14', '15', '22']","['12', '25']",['24']
583,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['18', '14', '15', '22']","['12', None]",['24']
583,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['18', '14', '15', '22']","['12', '25']",['24']
584,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['18', '14', '15', '22']","[None, '25']",['24']
584,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['18', '14', '15', '22']","['12', '25']",['24']
585,25 finished CPU → wait queue,cpu_to_io,25,CPU1,[],"['18', '14', '15', '22', '25']","['12', None]",['24']
586,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['18', '14', '15', '22', '25']","[None, None]",['24']
586,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['18', '14', '15', '22', '25']","['12', None]",['24']
588,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['18', '14', '15', '22', '25']","[None, None]",['24']
588,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['18', '14', '15', '22', '25']","['12', None]",['24']
590,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['18', '14', '15', '22', '25']","[None, None]",['24']
590,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['18', '14', '15', '22', '25']","['12', None]",['24']
592,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['18', '14', '15', '22', '25']","[None, None]",['24']
592,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['18', '14', '15', '22', '25']","['12', None]",['24']
593,12 finished all bursts,finished,12,CPU0,[],"['18', '14', '15', '22', '25']","[None, None]",['24']
599,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['18', '14', '15', '22', '25']","[None, None]",[None]
599,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['18', '14', '15', '22', '25']","['24', None]",[None]
599,18 dispatched to IO0,dispatch_io,18,IO0,[],"['14', '15', '22', '25']","['24', None]",['18']
601,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['14', '15', '22', '25']","[None, None]",['18']
601,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['14', '15', '22', '25']","['24', None]",['18']
603,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['14', '15', '22', '25']","[None, None]",['18']
603,18 finished I/O → ready queue,io_to_ready,18,IO0,"['24', '18']","['14', '15', '22', '25']","[None, None]",[None]
603,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['18'],"['14', '15', '22', '25']","['24', None]",[None]
603,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['14', '15', '22', '25']","['24', '18']",[None]
603,14 dispatched to IO0,dispatch_io,14,IO0,[],"['15', '22', '25']","['24', '18']",['14']
605,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['15', '22', '25']","[None, '18']",['14']
605,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['24', '18']","['15', '22', '25']","[None, None]",['14']
605,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['18'],"['15', '22', '25']","['24', None]",['14']
605,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['15', '22', '25']","['24', '18']",['14']
607,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['15', '22', '25']","[None, '18']",['14']
607,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['24', '18']","['15', '22', '25']","[None, None]",['14']
607,14 finished I/O → ready queue,io_to_ready,14,IO0,"['24', '18', '14']","['15', '22', '25']","[None, None]",[None]
607,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['18', '14']","['15', '22', '25']","['24', None]",[None]
607,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['14'],"['15', '22', '25']","['24', '18']",[None]
607,15 dispatched to IO0,dispatch_io,15,IO0,['14'],"['22', '25']","['24', '18']",['15']
608,18 finished CPU → wait queue,cpu_to_io,18,CPU1,['14'],"['22', '25', '18']","['24', None]",['15']
608,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['22', '25', '18']","['24', '14']",['15']
609,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['22', '25', '18']","[None, '14']",['15']
609,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['22', '25', '18']","['24', '14']",['15']
610,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,['14'],"['22', '25', '18']","['24', None]",['15']
610,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['22', '25', '18']","['24', '14']",['15']
611,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['22', '25', '18', '24']","[None, '14']",['15']
612,14 finished all bursts,finished,14,CPU1,[],"['22', '25', '18', '24']","[None, None]",['15']
624,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['22', '25', '18', '24']","[None, None]",[None]
624,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['22', '25', '18', '24']","['15', None]",[None]
624,22 dispatched to IO0,dispatch_io,22,IO0,[],"['25', '18', '24']","['15', None]",['22']
626,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['25', '18', '24']","[None, None]",['22']
626,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['25', '18', '24']","['15', None]",['22']
628,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['25', '18', '24']","[None, None]",['22']
628,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['25', '18', '24']","['15', None]",['22']
630,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['25', '18', '24']","[None, None]",['22']
630,22 finished I/O → ready queue,io_to_ready,22,IO0,"['15', '22']","['25', '18', '24']","[None, None]",[None]
630,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['22'],"['25', '18', '24']","['15', None]",[None]
630,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['25', '18', '24']","['15', '22']",[None]
630,25 dispatched to IO0,dispatch_io,25,IO0,[],"['18', '24']","['15', '22']",['25']
632,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['18', '24']","[None, '22']",['25']
632,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['15', '22']","['18', '24']","[None, None]",['25']
632,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['22'],"['18', '24']","['15', None]",['25']
632,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['18', '24']","['15', '22']",['25']
633,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,['22'],"['18', '24']","['15', None]",['25']
633,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['18', '24']","['15', '22']",['25']
634,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['18', '24']","[None, '22']",['25']
634,25 finished I/O → ready queue,io_to_ready,25,IO0,"['15', '25']","['18', '24']","[None, '22']",[None]
634,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['25'],"['18', '24']","['15', '22']",[None]
634,18 dispatched to IO0,dispatch_io,18,IO0,['25'],['24'],"['15', '22']",['18']
635,15 finished CPU → wait queue,cpu_to_io,15,CPU0,['25'],"['24', '15']","[None, '22']",['18']
635,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['25', '22']","['24', '15']","[None, None]",['18']
635,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['22'],"['24', '15']","['25', None]",['18']
635,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['24', '15']","['25', '22']",['18']
636,25 finished all bursts,finished,25,CPU0,[],"['24', '15']","[None, '22']",['18']
636,22 finished CPU → wait queue,cpu_to_io,22,CPU1,[],"['24', '15', '22']","[None, None]",['18']
637,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['24', '15', '22']","[None, None]",[None]
637,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['24', '15', '22']","['18', None]",[None]
637,24 dispatched to IO0,dispatch_io,24,IO0,[],"['15', '22']","['18', None]",['24']
639,18 finished all bursts,finished,18,CPU0,[],"['15', '22']","[None, None]",['24']
647,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['15', '22']","[None, None]",[None]
647,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['15', '22']","['24', None]",[None]
647,15 dispatched to IO0,dispatch_io,15,IO0,[],['22'],"['24', None]",['15']
649,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['22'],"[None, None]",['15']
649,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['22'],"['24', None]",['15']
650,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],['22'],"[None, None]",['15']
650,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['22'],"['24', None]",['15']
651,24 finished all bursts,finished,24,CPU0,[],['22'],"[None, None]",['15']
664,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],['22'],"[None, None]",[None]
664,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],['22'],"['15', None]",[None]
664,22 dispatched to IO0,dispatch_io,22,IO0,[],[],"['15', None]",['22']
666,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],[],"[None, None]",['22']
666,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],[],"['15', None]",['22']
668,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],[],"[None, None]",['22']
668,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],[],"['15', None]",['22']
669,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],['15'],"[None, None]",['22']
671,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],['15'],"[None, None]",[None]
671,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],['15'],"['22', None]",[None]
671,15 dispatched to IO0,dispatch_io,15,IO0,[],[],"['22', None]",['15']
673,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],[],"[None, None]",['15']
673,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],[],"['22', None]",['15']
675,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],['22'],"[None, None]",['15']
686,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],['22'],"[None, None]",[None]
686,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],['22'],"['15', None]",[None]
686,22 dispatched to IO0,dispatch_io,22,IO0,[],[],"['15', None]",['22']
687,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],['15'],"[None, None]",['22']
689,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],['15'],"[None, None]",[None]
689,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],['15'],"['22', None]",[None]
689,15 dispatched to IO0,dispatch_io,15,IO0,[],[],"['22', None]",['15']
691,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],[],"[None, None]",['15']
691,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],[],"['22', None]",['15']
693,22 finished all bursts,finished,22,CPU0,[],[],"[None, None]",['15']
711,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],[],"[None, None]",[None]
711,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],[],"['15', None]",[None]
713,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],[],"[None, None]",[None]
713,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],[],"['15', None]",[None]
714,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],['15'],"[None, None]",[None]
714,15 dispatched to IO0,dispatch_io,15,IO0,[],[],"[None, None]",['15']
741,15 finished all bursts,finished,15,IO0,[],[],"[None, None]",[None]
