#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5565c717e4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5565c726e2a0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x5565c7294a70_0 .net "bflag", 0 0, v0x5565c7293870_0;  1 drivers
v0x5565c7294b30_0 .net "hi", 31 0, v0x5565c7293a10_0;  1 drivers
v0x5565c7294bd0_0 .var "imm", 15 0;
v0x5565c7294c70_0 .var "imm_instr", 31 0;
v0x5565c7294d50_0 .var "instword", 31 0;
v0x5565c7294e10_0 .net "lo", 31 0, v0x5565c7293bd0_0;  1 drivers
v0x5565c7294ee0_0 .var "opA", 31 0;
v0x5565c7294f80_0 .var "opB", 31 0;
v0x5565c7295040_0 .var "opcode", 5 0;
v0x5565c7295120_0 .net "result", 31 0, v0x5565c7294110_0;  1 drivers
v0x5565c7295210_0 .var "rs", 4 0;
v0x5565c72952d0_0 .var "rt", 4 0;
S_0x5565c725bbf0 .scope module, "dut" "alu" 3 82, 4 1 0, S_0x5565c726e2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5565c72747e0_0 .net *"_ivl_10", 15 0, L_0x5565c72a52b0;  1 drivers
L_0x7fa3e5e37018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c7276050_0 .net/2u *"_ivl_14", 15 0, L_0x7fa3e5e37018;  1 drivers
v0x5565c7277650_0 .net *"_ivl_17", 15 0, L_0x5565c72b5560;  1 drivers
v0x5565c7279980_0 .net *"_ivl_5", 0 0, L_0x5565c72a4ec0;  1 drivers
v0x5565c727c060_0 .net *"_ivl_6", 15 0, L_0x5565c72a4ff0;  1 drivers
v0x5565c727dc00_0 .net *"_ivl_9", 15 0, L_0x5565c72a5210;  1 drivers
v0x5565c7293790_0 .net "addr_rt", 4 0, L_0x5565c72b5890;  1 drivers
v0x5565c7293870_0 .var "b_flag", 0 0;
v0x5565c7293930_0 .net "funct", 5 0, L_0x5565c72a4e20;  1 drivers
v0x5565c7293a10_0 .var "hi", 31 0;
v0x5565c7293af0_0 .net "instructionword", 31 0, v0x5565c7294d50_0;  1 drivers
v0x5565c7293bd0_0 .var "lo", 31 0;
v0x5565c7293cb0_0 .var "memaddroffset", 31 0;
v0x5565c7293d90_0 .var "multresult", 63 0;
v0x5565c7293e70_0 .net "op1", 31 0, v0x5565c7294ee0_0;  1 drivers
v0x5565c7293f50_0 .net "op2", 31 0, v0x5565c7294f80_0;  1 drivers
v0x5565c7294030_0 .net "opcode", 5 0, L_0x5565c72a4d30;  1 drivers
v0x5565c7294110_0 .var "result", 31 0;
v0x5565c72941f0_0 .net "shamt", 4 0, L_0x5565c72b5790;  1 drivers
v0x5565c72942d0_0 .net/s "sign_op1", 31 0, v0x5565c7294ee0_0;  alias, 1 drivers
v0x5565c7294390_0 .net/s "sign_op2", 31 0, v0x5565c7294f80_0;  alias, 1 drivers
v0x5565c7294430_0 .net "simmediatedata", 31 0, L_0x5565c72a53c0;  1 drivers
v0x5565c72944f0_0 .net "simmediatedatas", 31 0, L_0x5565c72a53c0;  alias, 1 drivers
v0x5565c72945b0_0 .net "uimmediatedata", 31 0, L_0x5565c72b5650;  1 drivers
v0x5565c7294670_0 .net "unsign_op1", 31 0, v0x5565c7294ee0_0;  alias, 1 drivers
v0x5565c7294730_0 .net "unsign_op2", 31 0, v0x5565c7294f80_0;  alias, 1 drivers
v0x5565c7294840_0 .var "unsigned_result", 31 0;
E_0x5565c71d28f0/0 .event anyedge, v0x5565c7294030_0, v0x5565c7293930_0, v0x5565c7293f50_0, v0x5565c72941f0_0;
E_0x5565c71d28f0/1 .event anyedge, v0x5565c7293e70_0, v0x5565c7293d90_0, v0x5565c7293790_0, v0x5565c7294430_0;
E_0x5565c71d28f0/2 .event anyedge, v0x5565c72945b0_0, v0x5565c7294840_0;
E_0x5565c71d28f0 .event/or E_0x5565c71d28f0/0, E_0x5565c71d28f0/1, E_0x5565c71d28f0/2;
L_0x5565c72a4d30 .part v0x5565c7294d50_0, 26, 6;
L_0x5565c72a4e20 .part v0x5565c7294d50_0, 0, 6;
L_0x5565c72a4ec0 .part v0x5565c7294d50_0, 15, 1;
LS_0x5565c72a4ff0_0_0 .concat [ 1 1 1 1], L_0x5565c72a4ec0, L_0x5565c72a4ec0, L_0x5565c72a4ec0, L_0x5565c72a4ec0;
LS_0x5565c72a4ff0_0_4 .concat [ 1 1 1 1], L_0x5565c72a4ec0, L_0x5565c72a4ec0, L_0x5565c72a4ec0, L_0x5565c72a4ec0;
LS_0x5565c72a4ff0_0_8 .concat [ 1 1 1 1], L_0x5565c72a4ec0, L_0x5565c72a4ec0, L_0x5565c72a4ec0, L_0x5565c72a4ec0;
LS_0x5565c72a4ff0_0_12 .concat [ 1 1 1 1], L_0x5565c72a4ec0, L_0x5565c72a4ec0, L_0x5565c72a4ec0, L_0x5565c72a4ec0;
L_0x5565c72a4ff0 .concat [ 4 4 4 4], LS_0x5565c72a4ff0_0_0, LS_0x5565c72a4ff0_0_4, LS_0x5565c72a4ff0_0_8, LS_0x5565c72a4ff0_0_12;
L_0x5565c72a5210 .part v0x5565c7294d50_0, 0, 16;
L_0x5565c72a52b0 .concat [ 16 0 0 0], L_0x5565c72a5210;
L_0x5565c72a53c0 .concat [ 16 16 0 0], L_0x5565c72a52b0, L_0x5565c72a4ff0;
L_0x5565c72b5560 .part v0x5565c7294d50_0, 0, 16;
L_0x5565c72b5650 .concat [ 16 16 0 0], L_0x5565c72b5560, L_0x7fa3e5e37018;
L_0x5565c72b5790 .part v0x5565c7294d50_0, 6, 5;
L_0x5565c72b5890 .part v0x5565c7294d50_0, 16, 5;
S_0x5565c7248aa0 .scope module, "blez_tb" "blez_tb" 5 1;
 .timescale 0 0;
v0x5565c72a3b20_0 .net "active", 0 0, L_0x5565c72bf450;  1 drivers
v0x5565c72a3be0_0 .var "clk", 0 0;
v0x5565c72a3c80_0 .var "clk_enable", 0 0;
v0x5565c72a3d70_0 .net "data_address", 31 0, L_0x5565c72bd020;  1 drivers
v0x5565c72a3e10_0 .net "data_read", 0 0, L_0x5565c72baba0;  1 drivers
v0x5565c72a3f00_0 .var "data_readdata", 31 0;
v0x5565c72a3fd0_0 .net "data_write", 0 0, L_0x5565c72ba9c0;  1 drivers
v0x5565c72a40a0_0 .net "data_writedata", 31 0, L_0x5565c72bcd10;  1 drivers
v0x5565c72a4170_0 .net "instr_address", 31 0, L_0x5565c72be380;  1 drivers
v0x5565c72a42d0_0 .var "instr_readdata", 31 0;
v0x5565c72a4370_0 .net "register_v0", 31 0, L_0x5565c72bcca0;  1 drivers
v0x5565c72a4460_0 .var "reset", 0 0;
S_0x5565c726ded0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x5565c7248aa0;
 .timescale 0 0;
v0x5565c7295410_0 .var "b_imm", 17 0;
v0x5565c7295510_0 .var "b_offset", 31 0;
v0x5565c72955f0_0 .var "curr_addr", 31 0;
v0x5565c72956e0_0 .var "i", 4 0;
v0x5565c72957c0_0 .var "imm", 15 0;
v0x5565c72958f0_0 .var "imm_instr", 31 0;
v0x5565c72959d0_0 .var "opcode", 5 0;
v0x5565c7295ab0_0 .var "rs", 4 0;
v0x5565c7295b90_0 .var "rt", 4 0;
v0x5565c7295d00_0 .var "test", 31 0;
E_0x5565c71d2fa0 .event posedge, v0x5565c7297ee0_0;
S_0x5565c7295de0 .scope module, "dut" "mips_cpu_harvard" 5 211, 6 1 0, S_0x5565c7248aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5565c72746c0 .functor OR 1, L_0x5565c72b6050, L_0x5565c72b6390, C4<0>, C4<0>;
L_0x5565c7277530 .functor BUFZ 1, L_0x5565c72b5ba0, C4<0>, C4<0>, C4<0>;
L_0x5565c7279860 .functor BUFZ 1, L_0x5565c72b5d40, C4<0>, C4<0>, C4<0>;
L_0x5565c727bf40 .functor BUFZ 1, L_0x5565c72b5d40, C4<0>, C4<0>, C4<0>;
L_0x5565c72b6840 .functor AND 1, L_0x5565c72b5ba0, L_0x5565c72b6c50, C4<1>, C4<1>;
L_0x5565c727dae0 .functor OR 1, L_0x5565c72b6840, L_0x5565c72b66d0, C4<0>, C4<0>;
L_0x5565c7205d60 .functor OR 1, L_0x5565c727dae0, L_0x5565c72b6a60, C4<0>, C4<0>;
L_0x5565c72b6ef0 .functor OR 1, L_0x5565c7205d60, L_0x5565c72b8550, C4<0>, C4<0>;
L_0x5565c72b7000 .functor OR 1, L_0x5565c72b6ef0, L_0x5565c72b7dc0, C4<0>, C4<0>;
L_0x5565c72b70c0 .functor BUFZ 1, L_0x5565c72b5e80, C4<0>, C4<0>, C4<0>;
L_0x5565c72b7cb0 .functor AND 1, L_0x5565c72b7610, L_0x5565c72b7a80, C4<1>, C4<1>;
L_0x5565c72b7dc0 .functor OR 1, L_0x5565c72b7310, L_0x5565c72b7cb0, C4<0>, C4<0>;
L_0x5565c72b8550 .functor AND 1, L_0x5565c72b8080, L_0x5565c72b8330, C4<1>, C4<1>;
L_0x5565c72b8d00 .functor OR 1, L_0x5565c72b87a0, L_0x5565c72b8ac0, C4<0>, C4<0>;
L_0x5565c72b7f20 .functor OR 1, L_0x5565c72b9270, L_0x5565c72b9570, C4<0>, C4<0>;
L_0x5565c72b9450 .functor AND 1, L_0x5565c72b8f80, L_0x5565c72b7f20, C4<1>, C4<1>;
L_0x5565c72b9d70 .functor OR 1, L_0x5565c72b9a00, L_0x5565c72b9c80, C4<0>, C4<0>;
L_0x5565c72ba070 .functor OR 1, L_0x5565c72b9d70, L_0x5565c72b9e80, C4<0>, C4<0>;
L_0x5565c72ba220 .functor AND 1, L_0x5565c72b5ba0, L_0x5565c72ba070, C4<1>, C4<1>;
L_0x5565c72ba3d0 .functor AND 1, L_0x5565c72b5ba0, L_0x5565c72ba2e0, C4<1>, C4<1>;
L_0x5565c72ba900 .functor AND 1, L_0x5565c72b5ba0, L_0x5565c72ba180, C4<1>, C4<1>;
L_0x5565c72baba0 .functor BUFZ 1, L_0x5565c7279860, C4<0>, C4<0>, C4<0>;
L_0x5565c72bb830 .functor AND 1, L_0x5565c72bf450, L_0x5565c72b7000, C4<1>, C4<1>;
L_0x5565c72bb940 .functor OR 1, L_0x5565c72b7dc0, L_0x5565c72b8550, C4<0>, C4<0>;
L_0x5565c72bcd10 .functor BUFZ 32, L_0x5565c72bcb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5565c72bcdd0 .functor BUFZ 32, L_0x5565c72bbb20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5565c72bcf20 .functor BUFZ 32, L_0x5565c72bcb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5565c72bd020 .functor BUFZ 32, v0x5565c7296f10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5565c72be020 .functor AND 1, v0x5565c72a3c80_0, L_0x5565c72ba220, C4<1>, C4<1>;
L_0x5565c72be090 .functor AND 1, L_0x5565c72be020, v0x5565c72a0cb0_0, C4<1>, C4<1>;
L_0x5565c72be380 .functor BUFZ 32, v0x5565c7297fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5565c72bf450 .functor BUFZ 1, v0x5565c72a0cb0_0, C4<0>, C4<0>, C4<0>;
L_0x5565c72bf5d0 .functor AND 1, v0x5565c72a3c80_0, v0x5565c72a0cb0_0, C4<1>, C4<1>;
v0x5565c729ada0_0 .net *"_ivl_100", 31 0, L_0x5565c72b7f90;  1 drivers
L_0x7fa3e5e374e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c729aea0_0 .net *"_ivl_103", 25 0, L_0x7fa3e5e374e0;  1 drivers
L_0x7fa3e5e37528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c729af80_0 .net/2u *"_ivl_104", 31 0, L_0x7fa3e5e37528;  1 drivers
v0x5565c729b040_0 .net *"_ivl_106", 0 0, L_0x5565c72b8080;  1 drivers
v0x5565c729b100_0 .net *"_ivl_109", 5 0, L_0x5565c72b8290;  1 drivers
L_0x7fa3e5e37570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5565c729b1e0_0 .net/2u *"_ivl_110", 5 0, L_0x7fa3e5e37570;  1 drivers
v0x5565c729b2c0_0 .net *"_ivl_112", 0 0, L_0x5565c72b8330;  1 drivers
v0x5565c729b380_0 .net *"_ivl_116", 31 0, L_0x5565c72b86b0;  1 drivers
L_0x7fa3e5e375b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c729b460_0 .net *"_ivl_119", 25 0, L_0x7fa3e5e375b8;  1 drivers
L_0x7fa3e5e370f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5565c729b540_0 .net/2u *"_ivl_12", 5 0, L_0x7fa3e5e370f0;  1 drivers
L_0x7fa3e5e37600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5565c729b620_0 .net/2u *"_ivl_120", 31 0, L_0x7fa3e5e37600;  1 drivers
v0x5565c729b700_0 .net *"_ivl_122", 0 0, L_0x5565c72b87a0;  1 drivers
v0x5565c729b7c0_0 .net *"_ivl_124", 31 0, L_0x5565c72b89d0;  1 drivers
L_0x7fa3e5e37648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c729b8a0_0 .net *"_ivl_127", 25 0, L_0x7fa3e5e37648;  1 drivers
L_0x7fa3e5e37690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5565c729b980_0 .net/2u *"_ivl_128", 31 0, L_0x7fa3e5e37690;  1 drivers
v0x5565c729ba60_0 .net *"_ivl_130", 0 0, L_0x5565c72b8ac0;  1 drivers
v0x5565c729bb20_0 .net *"_ivl_134", 31 0, L_0x5565c72b8e90;  1 drivers
L_0x7fa3e5e376d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c729bd10_0 .net *"_ivl_137", 25 0, L_0x7fa3e5e376d8;  1 drivers
L_0x7fa3e5e37720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c729bdf0_0 .net/2u *"_ivl_138", 31 0, L_0x7fa3e5e37720;  1 drivers
v0x5565c729bed0_0 .net *"_ivl_140", 0 0, L_0x5565c72b8f80;  1 drivers
v0x5565c729bf90_0 .net *"_ivl_143", 5 0, L_0x5565c72b91d0;  1 drivers
L_0x7fa3e5e37768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5565c729c070_0 .net/2u *"_ivl_144", 5 0, L_0x7fa3e5e37768;  1 drivers
v0x5565c729c150_0 .net *"_ivl_146", 0 0, L_0x5565c72b9270;  1 drivers
v0x5565c729c210_0 .net *"_ivl_149", 5 0, L_0x5565c72b94d0;  1 drivers
L_0x7fa3e5e377b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5565c729c2f0_0 .net/2u *"_ivl_150", 5 0, L_0x7fa3e5e377b0;  1 drivers
v0x5565c729c3d0_0 .net *"_ivl_152", 0 0, L_0x5565c72b9570;  1 drivers
v0x5565c729c490_0 .net *"_ivl_155", 0 0, L_0x5565c72b7f20;  1 drivers
v0x5565c729c550_0 .net *"_ivl_159", 1 0, L_0x5565c72b9910;  1 drivers
L_0x7fa3e5e37138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5565c729c630_0 .net/2u *"_ivl_16", 5 0, L_0x7fa3e5e37138;  1 drivers
L_0x7fa3e5e377f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5565c729c710_0 .net/2u *"_ivl_160", 1 0, L_0x7fa3e5e377f8;  1 drivers
v0x5565c729c7f0_0 .net *"_ivl_162", 0 0, L_0x5565c72b9a00;  1 drivers
L_0x7fa3e5e37840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5565c729c8b0_0 .net/2u *"_ivl_164", 5 0, L_0x7fa3e5e37840;  1 drivers
v0x5565c729c990_0 .net *"_ivl_166", 0 0, L_0x5565c72b9c80;  1 drivers
v0x5565c729cc60_0 .net *"_ivl_169", 0 0, L_0x5565c72b9d70;  1 drivers
L_0x7fa3e5e37888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5565c729cd20_0 .net/2u *"_ivl_170", 5 0, L_0x7fa3e5e37888;  1 drivers
v0x5565c729ce00_0 .net *"_ivl_172", 0 0, L_0x5565c72b9e80;  1 drivers
v0x5565c729cec0_0 .net *"_ivl_175", 0 0, L_0x5565c72ba070;  1 drivers
L_0x7fa3e5e378d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5565c729cf80_0 .net/2u *"_ivl_178", 5 0, L_0x7fa3e5e378d0;  1 drivers
v0x5565c729d060_0 .net *"_ivl_180", 0 0, L_0x5565c72ba2e0;  1 drivers
L_0x7fa3e5e37918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5565c729d120_0 .net/2u *"_ivl_184", 5 0, L_0x7fa3e5e37918;  1 drivers
v0x5565c729d200_0 .net *"_ivl_186", 0 0, L_0x5565c72ba180;  1 drivers
L_0x7fa3e5e37960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5565c729d2c0_0 .net/2u *"_ivl_190", 0 0, L_0x7fa3e5e37960;  1 drivers
v0x5565c729d3a0_0 .net *"_ivl_20", 31 0, L_0x5565c72b5f60;  1 drivers
L_0x7fa3e5e379a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5565c729d480_0 .net/2u *"_ivl_200", 4 0, L_0x7fa3e5e379a8;  1 drivers
v0x5565c729d560_0 .net *"_ivl_203", 4 0, L_0x5565c72bb0c0;  1 drivers
v0x5565c729d640_0 .net *"_ivl_205", 4 0, L_0x5565c72bb2e0;  1 drivers
v0x5565c729d720_0 .net *"_ivl_206", 4 0, L_0x5565c72bb380;  1 drivers
v0x5565c729d800_0 .net *"_ivl_213", 0 0, L_0x5565c72bb940;  1 drivers
L_0x7fa3e5e379f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5565c729d8c0_0 .net/2u *"_ivl_214", 31 0, L_0x7fa3e5e379f0;  1 drivers
v0x5565c729d9a0_0 .net *"_ivl_216", 31 0, L_0x5565c72bba80;  1 drivers
v0x5565c729da80_0 .net *"_ivl_218", 31 0, L_0x5565c72bbd30;  1 drivers
v0x5565c729db60_0 .net *"_ivl_220", 31 0, L_0x5565c72bbec0;  1 drivers
v0x5565c729dc40_0 .net *"_ivl_222", 31 0, L_0x5565c72bc200;  1 drivers
L_0x7fa3e5e37180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c729dd20_0 .net *"_ivl_23", 25 0, L_0x7fa3e5e37180;  1 drivers
v0x5565c729de00_0 .net *"_ivl_235", 0 0, L_0x5565c72be020;  1 drivers
L_0x7fa3e5e37b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5565c729dec0_0 .net/2u *"_ivl_238", 31 0, L_0x7fa3e5e37b10;  1 drivers
L_0x7fa3e5e371c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5565c729dfa0_0 .net/2u *"_ivl_24", 31 0, L_0x7fa3e5e371c8;  1 drivers
v0x5565c729e080_0 .net *"_ivl_243", 15 0, L_0x5565c72be4e0;  1 drivers
v0x5565c729e160_0 .net *"_ivl_244", 17 0, L_0x5565c72be750;  1 drivers
L_0x7fa3e5e37b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565c729e240_0 .net *"_ivl_247", 1 0, L_0x7fa3e5e37b58;  1 drivers
v0x5565c729e320_0 .net *"_ivl_250", 15 0, L_0x5565c72be890;  1 drivers
L_0x7fa3e5e37ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565c729e400_0 .net *"_ivl_252", 1 0, L_0x7fa3e5e37ba0;  1 drivers
v0x5565c729e4e0_0 .net *"_ivl_255", 0 0, L_0x5565c72beca0;  1 drivers
L_0x7fa3e5e37be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x5565c729e5c0_0 .net/2u *"_ivl_256", 13 0, L_0x7fa3e5e37be8;  1 drivers
L_0x7fa3e5e37c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c729e6a0_0 .net/2u *"_ivl_258", 13 0, L_0x7fa3e5e37c30;  1 drivers
v0x5565c729eb90_0 .net *"_ivl_26", 0 0, L_0x5565c72b6050;  1 drivers
v0x5565c729ec50_0 .net *"_ivl_260", 13 0, L_0x5565c72bef80;  1 drivers
v0x5565c729ed30_0 .net *"_ivl_28", 31 0, L_0x5565c72b6210;  1 drivers
L_0x7fa3e5e37210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c729ee10_0 .net *"_ivl_31", 25 0, L_0x7fa3e5e37210;  1 drivers
L_0x7fa3e5e37258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5565c729eef0_0 .net/2u *"_ivl_32", 31 0, L_0x7fa3e5e37258;  1 drivers
v0x5565c729efd0_0 .net *"_ivl_34", 0 0, L_0x5565c72b6390;  1 drivers
v0x5565c729f090_0 .net *"_ivl_4", 31 0, L_0x5565c72b5a70;  1 drivers
v0x5565c729f170_0 .net *"_ivl_45", 2 0, L_0x5565c72b6630;  1 drivers
L_0x7fa3e5e372a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5565c729f250_0 .net/2u *"_ivl_46", 2 0, L_0x7fa3e5e372a0;  1 drivers
v0x5565c729f330_0 .net *"_ivl_51", 2 0, L_0x5565c72b68b0;  1 drivers
L_0x7fa3e5e372e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5565c729f410_0 .net/2u *"_ivl_52", 2 0, L_0x7fa3e5e372e8;  1 drivers
v0x5565c729f4f0_0 .net *"_ivl_57", 0 0, L_0x5565c72b6c50;  1 drivers
v0x5565c729f5b0_0 .net *"_ivl_59", 0 0, L_0x5565c72b6840;  1 drivers
v0x5565c729f670_0 .net *"_ivl_61", 0 0, L_0x5565c727dae0;  1 drivers
v0x5565c729f730_0 .net *"_ivl_63", 0 0, L_0x5565c7205d60;  1 drivers
v0x5565c729f7f0_0 .net *"_ivl_65", 0 0, L_0x5565c72b6ef0;  1 drivers
L_0x7fa3e5e37060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c729f8b0_0 .net *"_ivl_7", 25 0, L_0x7fa3e5e37060;  1 drivers
v0x5565c729f990_0 .net *"_ivl_70", 31 0, L_0x5565c72b71e0;  1 drivers
L_0x7fa3e5e37330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c729fa70_0 .net *"_ivl_73", 25 0, L_0x7fa3e5e37330;  1 drivers
L_0x7fa3e5e37378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5565c729fb50_0 .net/2u *"_ivl_74", 31 0, L_0x7fa3e5e37378;  1 drivers
v0x5565c729fc30_0 .net *"_ivl_76", 0 0, L_0x5565c72b7310;  1 drivers
v0x5565c729fcf0_0 .net *"_ivl_78", 31 0, L_0x5565c72b7480;  1 drivers
L_0x7fa3e5e370a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c729fdd0_0 .net/2u *"_ivl_8", 31 0, L_0x7fa3e5e370a8;  1 drivers
L_0x7fa3e5e373c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c729feb0_0 .net *"_ivl_81", 25 0, L_0x7fa3e5e373c0;  1 drivers
L_0x7fa3e5e37408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5565c729ff90_0 .net/2u *"_ivl_82", 31 0, L_0x7fa3e5e37408;  1 drivers
v0x5565c72a0070_0 .net *"_ivl_84", 0 0, L_0x5565c72b7610;  1 drivers
v0x5565c72a0130_0 .net *"_ivl_87", 0 0, L_0x5565c72b7780;  1 drivers
v0x5565c72a0210_0 .net *"_ivl_88", 31 0, L_0x5565c72b7520;  1 drivers
L_0x7fa3e5e37450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c72a02f0_0 .net *"_ivl_91", 30 0, L_0x7fa3e5e37450;  1 drivers
L_0x7fa3e5e37498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5565c72a03d0_0 .net/2u *"_ivl_92", 31 0, L_0x7fa3e5e37498;  1 drivers
v0x5565c72a04b0_0 .net *"_ivl_94", 0 0, L_0x5565c72b7a80;  1 drivers
v0x5565c72a0570_0 .net *"_ivl_97", 0 0, L_0x5565c72b7cb0;  1 drivers
v0x5565c72a0630_0 .net "active", 0 0, L_0x5565c72bf450;  alias, 1 drivers
v0x5565c72a06f0_0 .net "alu_op1", 31 0, L_0x5565c72bcdd0;  1 drivers
v0x5565c72a07b0_0 .net "alu_op2", 31 0, L_0x5565c72bcf20;  1 drivers
v0x5565c72a0870_0 .net "alui_instr", 0 0, L_0x5565c72b66d0;  1 drivers
v0x5565c72a0930_0 .net "b_flag", 0 0, v0x5565c7296a40_0;  1 drivers
v0x5565c72a09d0_0 .net "b_imm", 17 0, L_0x5565c72beb60;  1 drivers
v0x5565c72a0a90_0 .net "b_offset", 31 0, L_0x5565c72bf110;  1 drivers
v0x5565c72a0b70_0 .net "clk", 0 0, v0x5565c72a3be0_0;  1 drivers
v0x5565c72a0c10_0 .net "clk_enable", 0 0, v0x5565c72a3c80_0;  1 drivers
v0x5565c72a0cb0_0 .var "cpu_active", 0 0;
v0x5565c72a0d50_0 .net "curr_addr", 31 0, v0x5565c7297fa0_0;  1 drivers
v0x5565c72a0e40_0 .net "curr_addr_p4", 31 0, L_0x5565c72be2e0;  1 drivers
v0x5565c72a0f00_0 .net "data_address", 31 0, L_0x5565c72bd020;  alias, 1 drivers
v0x5565c72a0fe0_0 .net "data_read", 0 0, L_0x5565c72baba0;  alias, 1 drivers
v0x5565c72a10a0_0 .net "data_readdata", 31 0, v0x5565c72a3f00_0;  1 drivers
v0x5565c72a1180_0 .net "data_write", 0 0, L_0x5565c72ba9c0;  alias, 1 drivers
v0x5565c72a1240_0 .net "data_writedata", 31 0, L_0x5565c72bcd10;  alias, 1 drivers
v0x5565c72a1320_0 .net "funct_code", 5 0, L_0x5565c72b59d0;  1 drivers
v0x5565c72a1400_0 .net "hi_out", 31 0, v0x5565c7298690_0;  1 drivers
v0x5565c72a14f0_0 .net "hl_reg_enable", 0 0, L_0x5565c72be090;  1 drivers
v0x5565c72a1590_0 .net "instr_address", 31 0, L_0x5565c72be380;  alias, 1 drivers
v0x5565c72a1650_0 .net "instr_opcode", 5 0, L_0x5565c72b5930;  1 drivers
v0x5565c72a1730_0 .net "instr_readdata", 31 0, v0x5565c72a42d0_0;  1 drivers
v0x5565c72a17f0_0 .net "j_imm", 0 0, L_0x5565c72b8d00;  1 drivers
v0x5565c72a1890_0 .net "j_reg", 0 0, L_0x5565c72b9450;  1 drivers
v0x5565c72a1950_0 .net "l_type", 0 0, L_0x5565c72b6a60;  1 drivers
v0x5565c72a1a10_0 .net "link_const", 0 0, L_0x5565c72b7dc0;  1 drivers
v0x5565c72a1ad0_0 .net "link_reg", 0 0, L_0x5565c72b8550;  1 drivers
v0x5565c72a1b90_0 .net "lo_out", 31 0, v0x5565c7298ee0_0;  1 drivers
v0x5565c72a1c80_0 .net "lw", 0 0, L_0x5565c72b5d40;  1 drivers
v0x5565c72a1d20_0 .net "mem_read", 0 0, L_0x5565c7279860;  1 drivers
v0x5565c72a1de0_0 .net "mem_to_reg", 0 0, L_0x5565c727bf40;  1 drivers
v0x5565c72a26b0_0 .net "mem_write", 0 0, L_0x5565c72b70c0;  1 drivers
v0x5565c72a2770_0 .net "memaddroffset", 31 0, v0x5565c7296f10_0;  1 drivers
v0x5565c72a2860_0 .net "mfhi", 0 0, L_0x5565c72ba3d0;  1 drivers
v0x5565c72a2900_0 .net "mflo", 0 0, L_0x5565c72ba900;  1 drivers
v0x5565c72a29c0_0 .net "movefrom", 0 0, L_0x5565c72746c0;  1 drivers
v0x5565c72a2a80_0 .net "muldiv", 0 0, L_0x5565c72ba220;  1 drivers
v0x5565c72a2b40_0 .var "next_instr_addr", 31 0;
v0x5565c72a2c30_0 .net "pc_enable", 0 0, L_0x5565c72bf5d0;  1 drivers
v0x5565c72a2d00_0 .net "r_format", 0 0, L_0x5565c72b5ba0;  1 drivers
v0x5565c72a2da0_0 .net "reg_a_read_data", 31 0, L_0x5565c72bbb20;  1 drivers
v0x5565c72a2e70_0 .net "reg_a_read_index", 4 0, L_0x5565c72bad70;  1 drivers
v0x5565c72a2f40_0 .net "reg_b_read_data", 31 0, L_0x5565c72bcb90;  1 drivers
v0x5565c72a3010_0 .net "reg_b_read_index", 4 0, L_0x5565c72bafd0;  1 drivers
v0x5565c72a30e0_0 .net "reg_dst", 0 0, L_0x5565c7277530;  1 drivers
v0x5565c72a3180_0 .net "reg_write", 0 0, L_0x5565c72b7000;  1 drivers
v0x5565c72a3240_0 .net "reg_write_data", 31 0, L_0x5565c72bc390;  1 drivers
v0x5565c72a3330_0 .net "reg_write_enable", 0 0, L_0x5565c72bb830;  1 drivers
v0x5565c72a3400_0 .net "reg_write_index", 4 0, L_0x5565c72bb6a0;  1 drivers
v0x5565c72a34d0_0 .net "register_v0", 31 0, L_0x5565c72bcca0;  alias, 1 drivers
v0x5565c72a35a0_0 .net "reset", 0 0, v0x5565c72a4460_0;  1 drivers
v0x5565c72a36d0_0 .net "result", 31 0, v0x5565c7297370_0;  1 drivers
v0x5565c72a37a0_0 .net "result_hi", 31 0, v0x5565c7296c70_0;  1 drivers
v0x5565c72a3840_0 .net "result_lo", 31 0, v0x5565c7296e30_0;  1 drivers
v0x5565c72a38e0_0 .net "sw", 0 0, L_0x5565c72b5e80;  1 drivers
E_0x5565c71d1840/0 .event anyedge, v0x5565c7296a40_0, v0x5565c72a0e40_0, v0x5565c72a0a90_0, v0x5565c72a17f0_0;
E_0x5565c71d1840/1 .event anyedge, v0x5565c7296d50_0, v0x5565c72a1890_0, v0x5565c7299de0_0;
E_0x5565c71d1840 .event/or E_0x5565c71d1840/0, E_0x5565c71d1840/1;
L_0x5565c72b5930 .part v0x5565c72a42d0_0, 26, 6;
L_0x5565c72b59d0 .part v0x5565c72a42d0_0, 0, 6;
L_0x5565c72b5a70 .concat [ 6 26 0 0], L_0x5565c72b5930, L_0x7fa3e5e37060;
L_0x5565c72b5ba0 .cmp/eq 32, L_0x5565c72b5a70, L_0x7fa3e5e370a8;
L_0x5565c72b5d40 .cmp/eq 6, L_0x5565c72b5930, L_0x7fa3e5e370f0;
L_0x5565c72b5e80 .cmp/eq 6, L_0x5565c72b5930, L_0x7fa3e5e37138;
L_0x5565c72b5f60 .concat [ 6 26 0 0], L_0x5565c72b5930, L_0x7fa3e5e37180;
L_0x5565c72b6050 .cmp/eq 32, L_0x5565c72b5f60, L_0x7fa3e5e371c8;
L_0x5565c72b6210 .concat [ 6 26 0 0], L_0x5565c72b5930, L_0x7fa3e5e37210;
L_0x5565c72b6390 .cmp/eq 32, L_0x5565c72b6210, L_0x7fa3e5e37258;
L_0x5565c72b6630 .part L_0x5565c72b5930, 3, 3;
L_0x5565c72b66d0 .cmp/eq 3, L_0x5565c72b6630, L_0x7fa3e5e372a0;
L_0x5565c72b68b0 .part L_0x5565c72b5930, 3, 3;
L_0x5565c72b6a60 .cmp/eq 3, L_0x5565c72b68b0, L_0x7fa3e5e372e8;
L_0x5565c72b6c50 .reduce/nor L_0x5565c72ba220;
L_0x5565c72b71e0 .concat [ 6 26 0 0], L_0x5565c72b5930, L_0x7fa3e5e37330;
L_0x5565c72b7310 .cmp/eq 32, L_0x5565c72b71e0, L_0x7fa3e5e37378;
L_0x5565c72b7480 .concat [ 6 26 0 0], L_0x5565c72b5930, L_0x7fa3e5e373c0;
L_0x5565c72b7610 .cmp/eq 32, L_0x5565c72b7480, L_0x7fa3e5e37408;
L_0x5565c72b7780 .part v0x5565c72a42d0_0, 20, 1;
L_0x5565c72b7520 .concat [ 1 31 0 0], L_0x5565c72b7780, L_0x7fa3e5e37450;
L_0x5565c72b7a80 .cmp/eq 32, L_0x5565c72b7520, L_0x7fa3e5e37498;
L_0x5565c72b7f90 .concat [ 6 26 0 0], L_0x5565c72b5930, L_0x7fa3e5e374e0;
L_0x5565c72b8080 .cmp/eq 32, L_0x5565c72b7f90, L_0x7fa3e5e37528;
L_0x5565c72b8290 .part v0x5565c72a42d0_0, 0, 6;
L_0x5565c72b8330 .cmp/eq 6, L_0x5565c72b8290, L_0x7fa3e5e37570;
L_0x5565c72b86b0 .concat [ 6 26 0 0], L_0x5565c72b5930, L_0x7fa3e5e375b8;
L_0x5565c72b87a0 .cmp/eq 32, L_0x5565c72b86b0, L_0x7fa3e5e37600;
L_0x5565c72b89d0 .concat [ 6 26 0 0], L_0x5565c72b5930, L_0x7fa3e5e37648;
L_0x5565c72b8ac0 .cmp/eq 32, L_0x5565c72b89d0, L_0x7fa3e5e37690;
L_0x5565c72b8e90 .concat [ 6 26 0 0], L_0x5565c72b5930, L_0x7fa3e5e376d8;
L_0x5565c72b8f80 .cmp/eq 32, L_0x5565c72b8e90, L_0x7fa3e5e37720;
L_0x5565c72b91d0 .part v0x5565c72a42d0_0, 0, 6;
L_0x5565c72b9270 .cmp/eq 6, L_0x5565c72b91d0, L_0x7fa3e5e37768;
L_0x5565c72b94d0 .part v0x5565c72a42d0_0, 0, 6;
L_0x5565c72b9570 .cmp/eq 6, L_0x5565c72b94d0, L_0x7fa3e5e377b0;
L_0x5565c72b9910 .part L_0x5565c72b59d0, 3, 2;
L_0x5565c72b9a00 .cmp/eq 2, L_0x5565c72b9910, L_0x7fa3e5e377f8;
L_0x5565c72b9c80 .cmp/eq 6, L_0x5565c72b59d0, L_0x7fa3e5e37840;
L_0x5565c72b9e80 .cmp/eq 6, L_0x5565c72b59d0, L_0x7fa3e5e37888;
L_0x5565c72ba2e0 .cmp/eq 6, L_0x5565c72b59d0, L_0x7fa3e5e378d0;
L_0x5565c72ba180 .cmp/eq 6, L_0x5565c72b59d0, L_0x7fa3e5e37918;
L_0x5565c72ba9c0 .functor MUXZ 1, L_0x7fa3e5e37960, L_0x5565c72b70c0, L_0x5565c72bf450, C4<>;
L_0x5565c72bad70 .part v0x5565c72a42d0_0, 21, 5;
L_0x5565c72bafd0 .part v0x5565c72a42d0_0, 16, 5;
L_0x5565c72bb0c0 .part v0x5565c72a42d0_0, 11, 5;
L_0x5565c72bb2e0 .part v0x5565c72a42d0_0, 16, 5;
L_0x5565c72bb380 .functor MUXZ 5, L_0x5565c72bb2e0, L_0x5565c72bb0c0, L_0x5565c7277530, C4<>;
L_0x5565c72bb6a0 .functor MUXZ 5, L_0x5565c72bb380, L_0x7fa3e5e379a8, L_0x5565c72b7dc0, C4<>;
L_0x5565c72bba80 .arith/sum 32, L_0x5565c72be2e0, L_0x7fa3e5e379f0;
L_0x5565c72bbd30 .functor MUXZ 32, v0x5565c7297370_0, v0x5565c72a3f00_0, L_0x5565c727bf40, C4<>;
L_0x5565c72bbec0 .functor MUXZ 32, L_0x5565c72bbd30, v0x5565c7298ee0_0, L_0x5565c72ba900, C4<>;
L_0x5565c72bc200 .functor MUXZ 32, L_0x5565c72bbec0, v0x5565c7298690_0, L_0x5565c72ba3d0, C4<>;
L_0x5565c72bc390 .functor MUXZ 32, L_0x5565c72bc200, L_0x5565c72bba80, L_0x5565c72bb940, C4<>;
L_0x5565c72be2e0 .arith/sum 32, v0x5565c7297fa0_0, L_0x7fa3e5e37b10;
L_0x5565c72be4e0 .part v0x5565c72a42d0_0, 0, 16;
L_0x5565c72be750 .concat [ 16 2 0 0], L_0x5565c72be4e0, L_0x7fa3e5e37b58;
L_0x5565c72be890 .part L_0x5565c72be750, 0, 16;
L_0x5565c72beb60 .concat [ 2 16 0 0], L_0x7fa3e5e37ba0, L_0x5565c72be890;
L_0x5565c72beca0 .part L_0x5565c72beb60, 17, 1;
L_0x5565c72bef80 .functor MUXZ 14, L_0x7fa3e5e37c30, L_0x7fa3e5e37be8, L_0x5565c72beca0, C4<>;
L_0x5565c72bf110 .concat [ 18 14 0 0], L_0x5565c72beb60, L_0x5565c72bef80;
S_0x5565c7296100 .scope module, "cpu_alu" "alu" 6 158, 4 1 0, S_0x5565c7295de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5565c72963d0_0 .net *"_ivl_10", 15 0, L_0x5565c72bd9e0;  1 drivers
L_0x7fa3e5e37ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5565c72964d0_0 .net/2u *"_ivl_14", 15 0, L_0x7fa3e5e37ac8;  1 drivers
v0x5565c72965b0_0 .net *"_ivl_17", 15 0, L_0x5565c72bdc50;  1 drivers
v0x5565c7296670_0 .net *"_ivl_5", 0 0, L_0x5565c72bd2c0;  1 drivers
v0x5565c7296750_0 .net *"_ivl_6", 15 0, L_0x5565c72bd360;  1 drivers
v0x5565c7296880_0 .net *"_ivl_9", 15 0, L_0x5565c72bd730;  1 drivers
v0x5565c7296960_0 .net "addr_rt", 4 0, L_0x5565c72bdf80;  1 drivers
v0x5565c7296a40_0 .var "b_flag", 0 0;
v0x5565c7296b00_0 .net "funct", 5 0, L_0x5565c72bd220;  1 drivers
v0x5565c7296c70_0 .var "hi", 31 0;
v0x5565c7296d50_0 .net "instructionword", 31 0, v0x5565c72a42d0_0;  alias, 1 drivers
v0x5565c7296e30_0 .var "lo", 31 0;
v0x5565c7296f10_0 .var "memaddroffset", 31 0;
v0x5565c7296ff0_0 .var "multresult", 63 0;
v0x5565c72970d0_0 .net "op1", 31 0, L_0x5565c72bcdd0;  alias, 1 drivers
v0x5565c72971b0_0 .net "op2", 31 0, L_0x5565c72bcf20;  alias, 1 drivers
v0x5565c7297290_0 .net "opcode", 5 0, L_0x5565c72bd180;  1 drivers
v0x5565c7297370_0 .var "result", 31 0;
v0x5565c7297450_0 .net "shamt", 4 0, L_0x5565c72bde80;  1 drivers
v0x5565c7297530_0 .net/s "sign_op1", 31 0, L_0x5565c72bcdd0;  alias, 1 drivers
v0x5565c72975f0_0 .net/s "sign_op2", 31 0, L_0x5565c72bcf20;  alias, 1 drivers
v0x5565c72976c0_0 .net "simmediatedata", 31 0, L_0x5565c72bdac0;  1 drivers
v0x5565c7297780_0 .net "simmediatedatas", 31 0, L_0x5565c72bdac0;  alias, 1 drivers
v0x5565c7297870_0 .net "uimmediatedata", 31 0, L_0x5565c72bdd40;  1 drivers
v0x5565c7297930_0 .net "unsign_op1", 31 0, L_0x5565c72bcdd0;  alias, 1 drivers
v0x5565c72979f0_0 .net "unsign_op2", 31 0, L_0x5565c72bcf20;  alias, 1 drivers
v0x5565c7297b00_0 .var "unsigned_result", 31 0;
E_0x5565c71a0830/0 .event anyedge, v0x5565c7297290_0, v0x5565c7296b00_0, v0x5565c72971b0_0, v0x5565c7297450_0;
E_0x5565c71a0830/1 .event anyedge, v0x5565c72970d0_0, v0x5565c7296ff0_0, v0x5565c7296960_0, v0x5565c72976c0_0;
E_0x5565c71a0830/2 .event anyedge, v0x5565c7297870_0, v0x5565c7297b00_0;
E_0x5565c71a0830 .event/or E_0x5565c71a0830/0, E_0x5565c71a0830/1, E_0x5565c71a0830/2;
L_0x5565c72bd180 .part v0x5565c72a42d0_0, 26, 6;
L_0x5565c72bd220 .part v0x5565c72a42d0_0, 0, 6;
L_0x5565c72bd2c0 .part v0x5565c72a42d0_0, 15, 1;
LS_0x5565c72bd360_0_0 .concat [ 1 1 1 1], L_0x5565c72bd2c0, L_0x5565c72bd2c0, L_0x5565c72bd2c0, L_0x5565c72bd2c0;
LS_0x5565c72bd360_0_4 .concat [ 1 1 1 1], L_0x5565c72bd2c0, L_0x5565c72bd2c0, L_0x5565c72bd2c0, L_0x5565c72bd2c0;
LS_0x5565c72bd360_0_8 .concat [ 1 1 1 1], L_0x5565c72bd2c0, L_0x5565c72bd2c0, L_0x5565c72bd2c0, L_0x5565c72bd2c0;
LS_0x5565c72bd360_0_12 .concat [ 1 1 1 1], L_0x5565c72bd2c0, L_0x5565c72bd2c0, L_0x5565c72bd2c0, L_0x5565c72bd2c0;
L_0x5565c72bd360 .concat [ 4 4 4 4], LS_0x5565c72bd360_0_0, LS_0x5565c72bd360_0_4, LS_0x5565c72bd360_0_8, LS_0x5565c72bd360_0_12;
L_0x5565c72bd730 .part v0x5565c72a42d0_0, 0, 16;
L_0x5565c72bd9e0 .concat [ 16 0 0 0], L_0x5565c72bd730;
L_0x5565c72bdac0 .concat [ 16 16 0 0], L_0x5565c72bd9e0, L_0x5565c72bd360;
L_0x5565c72bdc50 .part v0x5565c72a42d0_0, 0, 16;
L_0x5565c72bdd40 .concat [ 16 16 0 0], L_0x5565c72bdc50, L_0x7fa3e5e37ac8;
L_0x5565c72bde80 .part v0x5565c72a42d0_0, 6, 5;
L_0x5565c72bdf80 .part v0x5565c72a42d0_0, 16, 5;
S_0x5565c7297d30 .scope module, "cpu_pc" "pc" 6 235, 7 1 0, S_0x5565c7295de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5565c7297ee0_0 .net "clk", 0 0, v0x5565c72a3be0_0;  alias, 1 drivers
v0x5565c7297fa0_0 .var "curr_addr", 31 0;
v0x5565c7298080_0 .net "enable", 0 0, L_0x5565c72bf5d0;  alias, 1 drivers
v0x5565c7298120_0 .net "next_addr", 31 0, v0x5565c72a2b40_0;  1 drivers
v0x5565c7298200_0 .net "reset", 0 0, v0x5565c72a4460_0;  alias, 1 drivers
S_0x5565c72983b0 .scope module, "hi" "hl_reg" 6 185, 8 1 0, S_0x5565c7295de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5565c72985c0_0 .net "clk", 0 0, v0x5565c72a3be0_0;  alias, 1 drivers
v0x5565c7298690_0 .var "data", 31 0;
v0x5565c7298750_0 .net "data_in", 31 0, v0x5565c7296c70_0;  alias, 1 drivers
v0x5565c7298850_0 .net "data_out", 31 0, v0x5565c7298690_0;  alias, 1 drivers
v0x5565c7298910_0 .net "enable", 0 0, L_0x5565c72be090;  alias, 1 drivers
v0x5565c7298a20_0 .net "reset", 0 0, v0x5565c72a4460_0;  alias, 1 drivers
S_0x5565c7298b70 .scope module, "lo" "hl_reg" 6 177, 8 1 0, S_0x5565c7295de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5565c7298dd0_0 .net "clk", 0 0, v0x5565c72a3be0_0;  alias, 1 drivers
v0x5565c7298ee0_0 .var "data", 31 0;
v0x5565c7298fc0_0 .net "data_in", 31 0, v0x5565c7296e30_0;  alias, 1 drivers
v0x5565c7299090_0 .net "data_out", 31 0, v0x5565c7298ee0_0;  alias, 1 drivers
v0x5565c7299150_0 .net "enable", 0 0, L_0x5565c72be090;  alias, 1 drivers
v0x5565c7299240_0 .net "reset", 0 0, v0x5565c72a4460_0;  alias, 1 drivers
S_0x5565c72993b0 .scope module, "register" "regfile" 6 124, 9 1 0, S_0x5565c7295de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5565c72bbb20 .functor BUFZ 32, L_0x5565c72bc730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5565c72bcb90 .functor BUFZ 32, L_0x5565c72bc9b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5565c729a240_2 .array/port v0x5565c729a240, 2;
L_0x5565c72bcca0 .functor BUFZ 32, v0x5565c729a240_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5565c72996f0_0 .net *"_ivl_0", 31 0, L_0x5565c72bc730;  1 drivers
v0x5565c72997f0_0 .net *"_ivl_10", 6 0, L_0x5565c72bca50;  1 drivers
L_0x7fa3e5e37a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565c72998d0_0 .net *"_ivl_13", 1 0, L_0x7fa3e5e37a80;  1 drivers
v0x5565c7299990_0 .net *"_ivl_2", 6 0, L_0x5565c72bc7d0;  1 drivers
L_0x7fa3e5e37a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5565c7299a70_0 .net *"_ivl_5", 1 0, L_0x7fa3e5e37a38;  1 drivers
v0x5565c7299ba0_0 .net *"_ivl_8", 31 0, L_0x5565c72bc9b0;  1 drivers
v0x5565c7299c80_0 .net "r_clk", 0 0, v0x5565c72a3be0_0;  alias, 1 drivers
v0x5565c7299d20_0 .net "r_clk_enable", 0 0, v0x5565c72a3c80_0;  alias, 1 drivers
v0x5565c7299de0_0 .net "read_data1", 31 0, L_0x5565c72bbb20;  alias, 1 drivers
v0x5565c7299ec0_0 .net "read_data2", 31 0, L_0x5565c72bcb90;  alias, 1 drivers
v0x5565c7299fa0_0 .net "read_reg1", 4 0, L_0x5565c72bad70;  alias, 1 drivers
v0x5565c729a080_0 .net "read_reg2", 4 0, L_0x5565c72bafd0;  alias, 1 drivers
v0x5565c729a160_0 .net "register_v0", 31 0, L_0x5565c72bcca0;  alias, 1 drivers
v0x5565c729a240 .array "registers", 0 31, 31 0;
v0x5565c729a810_0 .net "reset", 0 0, v0x5565c72a4460_0;  alias, 1 drivers
v0x5565c729a8b0_0 .net "write_control", 0 0, L_0x5565c72bb830;  alias, 1 drivers
v0x5565c729a970_0 .net "write_data", 31 0, L_0x5565c72bc390;  alias, 1 drivers
v0x5565c729ab60_0 .net "write_reg", 4 0, L_0x5565c72bb6a0;  alias, 1 drivers
L_0x5565c72bc730 .array/port v0x5565c729a240, L_0x5565c72bc7d0;
L_0x5565c72bc7d0 .concat [ 5 2 0 0], L_0x5565c72bad70, L_0x7fa3e5e37a38;
L_0x5565c72bc9b0 .array/port v0x5565c729a240, L_0x5565c72bca50;
L_0x5565c72bca50 .concat [ 5 2 0 0], L_0x5565c72bafd0, L_0x7fa3e5e37a80;
S_0x5565c725b3f0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fa3e5e837f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5565c72a4500_0 .net "clk", 0 0, o0x7fa3e5e837f8;  0 drivers
o0x7fa3e5e83828 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5565c72a45a0_0 .net "data_address", 31 0, o0x7fa3e5e83828;  0 drivers
o0x7fa3e5e83858 .functor BUFZ 1, C4<z>; HiZ drive
v0x5565c72a4680_0 .net "data_read", 0 0, o0x7fa3e5e83858;  0 drivers
v0x5565c72a4720_0 .var "data_readdata", 31 0;
o0x7fa3e5e838b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5565c72a4800_0 .net "data_write", 0 0, o0x7fa3e5e838b8;  0 drivers
o0x7fa3e5e838e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5565c72a4910_0 .net "data_writedata", 31 0, o0x7fa3e5e838e8;  0 drivers
S_0x5565c725b7c0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fa3e5e83a38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5565c72a4af0_0 .net "instr_address", 31 0, o0x7fa3e5e83a38;  0 drivers
v0x5565c72a4bf0_0 .var "instr_readdata", 31 0;
    .scope S_0x5565c725bbf0;
T_0 ;
    %wait E_0x5565c71d28f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
    %load/vec4 v0x5565c7294030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x5565c7293930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x5565c7294390_0;
    %ix/getv 4, v0x5565c72941f0_0;
    %shiftl 4;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x5565c7294390_0;
    %ix/getv 4, v0x5565c72941f0_0;
    %shiftr 4;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x5565c7294390_0;
    %ix/getv 4, v0x5565c72941f0_0;
    %shiftr/s 4;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x5565c7294390_0;
    %load/vec4 v0x5565c7294670_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x5565c7294390_0;
    %load/vec4 v0x5565c7294670_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x5565c7294390_0;
    %load/vec4 v0x5565c7294670_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x5565c72942d0_0;
    %pad/s 64;
    %load/vec4 v0x5565c7294390_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5565c7293d90_0, 0, 64;
    %load/vec4 v0x5565c7293d90_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5565c7293a10_0, 0, 32;
    %load/vec4 v0x5565c7293d90_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5565c7293bd0_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x5565c7294670_0;
    %pad/u 64;
    %load/vec4 v0x5565c7294730_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5565c7293d90_0, 0, 64;
    %load/vec4 v0x5565c7293d90_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5565c7293a10_0, 0, 32;
    %load/vec4 v0x5565c7293d90_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5565c7293bd0_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7294390_0;
    %mod/s;
    %store/vec4 v0x5565c7293a10_0, 0, 32;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7294390_0;
    %div/s;
    %store/vec4 v0x5565c7293bd0_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x5565c7294670_0;
    %load/vec4 v0x5565c7294730_0;
    %mod;
    %store/vec4 v0x5565c7293a10_0, 0, 32;
    %load/vec4 v0x5565c7294670_0;
    %load/vec4 v0x5565c7294730_0;
    %div;
    %store/vec4 v0x5565c7293bd0_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x5565c7293e70_0;
    %store/vec4 v0x5565c7293a10_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x5565c7293e70_0;
    %store/vec4 v0x5565c7293bd0_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7294390_0;
    %add;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x5565c7294670_0;
    %load/vec4 v0x5565c7294730_0;
    %add;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x5565c7294670_0;
    %load/vec4 v0x5565c7294730_0;
    %sub;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x5565c7294670_0;
    %load/vec4 v0x5565c7294730_0;
    %and;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x5565c7294670_0;
    %load/vec4 v0x5565c7294730_0;
    %or;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x5565c7294670_0;
    %load/vec4 v0x5565c7294730_0;
    %xor;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x5565c7294670_0;
    %load/vec4 v0x5565c7294730_0;
    %or;
    %inv;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7294390_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x5565c7294670_0;
    %load/vec4 v0x5565c7294730_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x5565c7293790_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x5565c72942d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x5565c72942d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x5565c72942d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x5565c72942d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7294390_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7293f50_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x5565c72942d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x5565c72942d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7293870_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7294430_0;
    %add;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x5565c7294670_0;
    %load/vec4 v0x5565c7294430_0;
    %add;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7294430_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x5565c7294670_0;
    %load/vec4 v0x5565c72944f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x5565c7294670_0;
    %load/vec4 v0x5565c72945b0_0;
    %and;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x5565c7294670_0;
    %load/vec4 v0x5565c72945b0_0;
    %or;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x5565c7294670_0;
    %load/vec4 v0x5565c72945b0_0;
    %xor;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x5565c72945b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5565c7294840_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7294430_0;
    %add;
    %store/vec4 v0x5565c7293cb0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7294430_0;
    %add;
    %store/vec4 v0x5565c7293cb0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7294430_0;
    %add;
    %store/vec4 v0x5565c7293cb0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7294430_0;
    %add;
    %store/vec4 v0x5565c7293cb0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7294430_0;
    %add;
    %store/vec4 v0x5565c7293cb0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7294430_0;
    %add;
    %store/vec4 v0x5565c7293cb0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7294430_0;
    %add;
    %store/vec4 v0x5565c7293cb0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x5565c72942d0_0;
    %load/vec4 v0x5565c7294430_0;
    %add;
    %store/vec4 v0x5565c7293cb0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5565c7294840_0;
    %store/vec4 v0x5565c7294110_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5565c726e2a0;
T_1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5565c7295040_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5565c7295210_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5565c72952d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5565c7294bd0_0, 0, 16;
    %load/vec4 v0x5565c7295040_0;
    %load/vec4 v0x5565c7295210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565c72952d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565c7294bd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565c7294c70_0, 0, 32;
    %load/vec4 v0x5565c7294c70_0;
    %store/vec4 v0x5565c7294d50_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5565c7294ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5565c7294f80_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "bflag is %h", v0x5565c7294a70_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5565c72993b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5565c729a240, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x5565c72993b0;
T_3 ;
    %wait E_0x5565c71d2fa0;
    %load/vec4 v0x5565c729a810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5565c7299d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5565c729a8b0_0;
    %load/vec4 v0x5565c729ab60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5565c729a970_0;
    %load/vec4 v0x5565c729ab60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5565c729a240, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5565c7296100;
T_4 ;
    %wait E_0x5565c71a0830;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
    %load/vec4 v0x5565c7297290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x5565c7296b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x5565c72975f0_0;
    %ix/getv 4, v0x5565c7297450_0;
    %shiftl 4;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x5565c72975f0_0;
    %ix/getv 4, v0x5565c7297450_0;
    %shiftr 4;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x5565c72975f0_0;
    %ix/getv 4, v0x5565c7297450_0;
    %shiftr/s 4;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x5565c72975f0_0;
    %load/vec4 v0x5565c7297930_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x5565c72975f0_0;
    %load/vec4 v0x5565c7297930_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x5565c72975f0_0;
    %load/vec4 v0x5565c7297930_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x5565c7297530_0;
    %pad/s 64;
    %load/vec4 v0x5565c72975f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5565c7296ff0_0, 0, 64;
    %load/vec4 v0x5565c7296ff0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5565c7296c70_0, 0, 32;
    %load/vec4 v0x5565c7296ff0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5565c7296e30_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x5565c7297930_0;
    %pad/u 64;
    %load/vec4 v0x5565c72979f0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5565c7296ff0_0, 0, 64;
    %load/vec4 v0x5565c7296ff0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5565c7296c70_0, 0, 32;
    %load/vec4 v0x5565c7296ff0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5565c7296e30_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72975f0_0;
    %mod/s;
    %store/vec4 v0x5565c7296c70_0, 0, 32;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72975f0_0;
    %div/s;
    %store/vec4 v0x5565c7296e30_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x5565c7297930_0;
    %load/vec4 v0x5565c72979f0_0;
    %mod;
    %store/vec4 v0x5565c7296c70_0, 0, 32;
    %load/vec4 v0x5565c7297930_0;
    %load/vec4 v0x5565c72979f0_0;
    %div;
    %store/vec4 v0x5565c7296e30_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x5565c72970d0_0;
    %store/vec4 v0x5565c7296c70_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x5565c72970d0_0;
    %store/vec4 v0x5565c7296e30_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72975f0_0;
    %add;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x5565c7297930_0;
    %load/vec4 v0x5565c72979f0_0;
    %add;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x5565c7297930_0;
    %load/vec4 v0x5565c72979f0_0;
    %sub;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x5565c7297930_0;
    %load/vec4 v0x5565c72979f0_0;
    %and;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x5565c7297930_0;
    %load/vec4 v0x5565c72979f0_0;
    %or;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x5565c7297930_0;
    %load/vec4 v0x5565c72979f0_0;
    %xor;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x5565c7297930_0;
    %load/vec4 v0x5565c72979f0_0;
    %or;
    %inv;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72975f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x5565c7297930_0;
    %load/vec4 v0x5565c72979f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x5565c7296960_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x5565c7297530_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x5565c7297530_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x5565c7297530_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x5565c7297530_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72975f0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72971b0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x5565c7297530_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x5565c7297530_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c7296a40_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72976c0_0;
    %add;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x5565c7297930_0;
    %load/vec4 v0x5565c72976c0_0;
    %add;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72976c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x5565c7297930_0;
    %load/vec4 v0x5565c7297780_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x5565c7297930_0;
    %load/vec4 v0x5565c7297870_0;
    %and;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x5565c7297930_0;
    %load/vec4 v0x5565c7297870_0;
    %or;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x5565c7297930_0;
    %load/vec4 v0x5565c7297870_0;
    %xor;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x5565c7297870_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5565c7297b00_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72976c0_0;
    %add;
    %store/vec4 v0x5565c7296f10_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72976c0_0;
    %add;
    %store/vec4 v0x5565c7296f10_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72976c0_0;
    %add;
    %store/vec4 v0x5565c7296f10_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72976c0_0;
    %add;
    %store/vec4 v0x5565c7296f10_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72976c0_0;
    %add;
    %store/vec4 v0x5565c7296f10_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72976c0_0;
    %add;
    %store/vec4 v0x5565c7296f10_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72976c0_0;
    %add;
    %store/vec4 v0x5565c7296f10_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x5565c7297530_0;
    %load/vec4 v0x5565c72976c0_0;
    %add;
    %store/vec4 v0x5565c7296f10_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5565c7297b00_0;
    %store/vec4 v0x5565c7297370_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5565c7298b70;
T_5 ;
    %wait E_0x5565c71d2fa0;
    %load/vec4 v0x5565c7299240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5565c7298ee0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5565c7299150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5565c7298fc0_0;
    %assign/vec4 v0x5565c7298ee0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5565c72983b0;
T_6 ;
    %wait E_0x5565c71d2fa0;
    %load/vec4 v0x5565c7298a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5565c7298690_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5565c7298910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5565c7298750_0;
    %assign/vec4 v0x5565c7298690_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5565c7297d30;
T_7 ;
    %wait E_0x5565c71d2fa0;
    %load/vec4 v0x5565c7298200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5565c7297fa0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5565c7298080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5565c7298120_0;
    %assign/vec4 v0x5565c7297fa0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5565c7295de0;
T_8 ;
    %wait E_0x5565c71d2fa0;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x5565c72a35a0_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5565c72a1730_0, v0x5565c72a0630_0, v0x5565c72a3180_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x5565c72a2e70_0, v0x5565c72a3010_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x5565c72a2da0_0, v0x5565c72a2f40_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5565c72a3240_0, v0x5565c72a36d0_0, v0x5565c72a3400_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x5565c72a2a80_0, v0x5565c72a3840_0, v0x5565c72a37a0_0, v0x5565c72a1b90_0, v0x5565c72a1400_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h, bflag=%h", v0x5565c72a0d50_0, v0x5565c72a0930_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x5565c7295de0;
T_9 ;
    %wait E_0x5565c71d1840;
    %load/vec4 v0x5565c72a0930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5565c72a0e40_0;
    %load/vec4 v0x5565c72a0a90_0;
    %add;
    %store/vec4 v0x5565c72a2b40_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5565c72a17f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5565c72a0e40_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5565c72a1730_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5565c72a2b40_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5565c72a1890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5565c72a2da0_0;
    %store/vec4 v0x5565c72a2b40_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5565c72a0e40_0;
    %store/vec4 v0x5565c72a2b40_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5565c7295de0;
T_10 ;
    %wait E_0x5565c71d2fa0;
    %load/vec4 v0x5565c72a35a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c72a0cb0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5565c72a0d50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5565c72a0cb0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5565c7248aa0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c72a3be0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5565c72a3be0_0;
    %inv;
    %store/vec4 v0x5565c72a3be0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x5565c7248aa0;
T_12 ;
    %fork t_1, S_0x5565c726ded0;
    %jmp t_0;
    .scope S_0x5565c726ded0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c72a4460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5565c72a3c80_0, 0, 1;
    %wait E_0x5565c71d2fa0;
    %delay 2, 0;
    %wait E_0x5565c71d2fa0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5565c72a4460_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5565c72959d0_0, 0, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5565c7295ab0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5565c7295b90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5565c72957c0_0, 0, 16;
    %load/vec4 v0x5565c72959d0_0;
    %load/vec4 v0x5565c7295ab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565c7295b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565c72957c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565c72958f0_0, 0, 32;
    %load/vec4 v0x5565c72958f0_0;
    %store/vec4 v0x5565c72a42d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5565c72a3f00_0, 0, 32;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x5565c72955f0_0, 0, 32;
    %load/vec4 v0x5565c72a4170_0;
    %load/vec4 v0x5565c72955f0_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 5 86 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565c72955f0_0, v0x5565c72a4170_0 {0 0 0};
T_12.1 ;
    %wait E_0x5565c71d2fa0;
    %delay 2, 0;
    %load/vec4 v0x5565c72955f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5565c72955f0_0, 0, 32;
    %load/vec4 v0x5565c72a4170_0;
    %load/vec4 v0x5565c72955f0_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 5 91 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565c72955f0_0, v0x5565c72a4170_0 {0 0 0};
T_12.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5565c72956e0_0, 0, 5;
    %pushi/vec4 30, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x5565c72959d0_0, 0, 6;
    %load/vec4 v0x5565c72956e0_0;
    %store/vec4 v0x5565c7295ab0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5565c7295b90_0, 0, 5;
    %load/vec4 v0x5565c72956e0_0;
    %pad/u 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x5565c72957c0_0, 0, 16;
    %load/vec4 v0x5565c72959d0_0;
    %load/vec4 v0x5565c7295ab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565c7295b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565c72957c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565c72958f0_0, 0, 32;
    %load/vec4 v0x5565c72958f0_0;
    %store/vec4 v0x5565c72a42d0_0, 0, 32;
    %wait E_0x5565c71d2fa0;
    %delay 2, 0;
    %load/vec4 v0x5565c72957c0_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5565c7295410_0, 0, 18;
    %load/vec4 v0x5565c7295410_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.6, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.7, 8;
T_12.6 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.7, 8;
 ; End of false expr.
    %blend;
T_12.7;
    %load/vec4 v0x5565c7295410_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565c7295510_0, 0, 32;
    %load/vec4 v0x5565c72955f0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x5565c7295510_0;
    %add;
    %store/vec4 v0x5565c72955f0_0, 0, 32;
    %load/vec4 v0x5565c72a4170_0;
    %load/vec4 v0x5565c72955f0_0;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 5 112 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565c72955f0_0, v0x5565c72a4170_0 {0 0 0};
T_12.9 ;
    %load/vec4 v0x5565c72956e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5565c72956e0_0, 0, 5;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5565c72956e0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5565c7295d00_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.11, 5;
    %jmp/1 T_12.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5565c72959d0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5565c7295ab0_0, 0, 5;
    %load/vec4 v0x5565c72956e0_0;
    %store/vec4 v0x5565c7295b90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5565c72957c0_0, 0, 16;
    %load/vec4 v0x5565c72959d0_0;
    %load/vec4 v0x5565c7295ab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565c7295b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565c72957c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565c72958f0_0, 0, 32;
    %load/vec4 v0x5565c72958f0_0;
    %store/vec4 v0x5565c72a42d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5565c7295d00_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565c72a3f00_0, 0, 32;
    %wait E_0x5565c71d2fa0;
    %delay 2, 0;
    %load/vec4 v0x5565c72a3fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 5 134 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.13 ;
    %load/vec4 v0x5565c72a3e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 5 135 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.15 ;
    %load/vec4 v0x5565c72955f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5565c72955f0_0, 0, 32;
    %load/vec4 v0x5565c72a4170_0;
    %load/vec4 v0x5565c72955f0_0;
    %cmp/e;
    %jmp/0xz  T_12.16, 4;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 5 137 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565c72955f0_0, v0x5565c72a4170_0 {0 0 0};
T_12.17 ;
    %load/vec4 v0x5565c7295d00_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x5565c7295d00_0, 0, 32;
    %load/vec4 v0x5565c72956e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5565c72956e0_0, 0, 5;
    %jmp T_12.10;
T_12.11 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5565c72956e0_0, 0, 5;
    %pushi/vec4 30, 0, 32;
T_12.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.19, 5;
    %jmp/1 T_12.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x5565c72959d0_0, 0, 6;
    %load/vec4 v0x5565c72956e0_0;
    %store/vec4 v0x5565c7295ab0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5565c7295b90_0, 0, 5;
    %load/vec4 v0x5565c72956e0_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x5565c72957c0_0, 0, 16;
    %load/vec4 v0x5565c72959d0_0;
    %load/vec4 v0x5565c7295ab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565c7295b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565c72957c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565c72958f0_0, 0, 32;
    %load/vec4 v0x5565c72958f0_0;
    %store/vec4 v0x5565c72a42d0_0, 0, 32;
    %wait E_0x5565c71d2fa0;
    %delay 2, 0;
    %load/vec4 v0x5565c72955f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5565c72955f0_0, 0, 32;
    %load/vec4 v0x5565c72a4170_0;
    %load/vec4 v0x5565c72955f0_0;
    %cmp/e;
    %jmp/0xz  T_12.20, 4;
    %jmp T_12.21;
T_12.20 ;
    %vpi_call/w 5 157 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565c72955f0_0, v0x5565c72a4170_0 {0 0 0};
T_12.21 ;
    %load/vec4 v0x5565c72956e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5565c72956e0_0, 0, 5;
    %jmp T_12.18;
T_12.19 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5565c72956e0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5565c7295d00_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.23, 5;
    %jmp/1 T_12.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5565c72959d0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5565c7295ab0_0, 0, 5;
    %load/vec4 v0x5565c72956e0_0;
    %store/vec4 v0x5565c7295b90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5565c72957c0_0, 0, 16;
    %load/vec4 v0x5565c72959d0_0;
    %load/vec4 v0x5565c7295ab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565c7295b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565c72957c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565c72958f0_0, 0, 32;
    %load/vec4 v0x5565c72958f0_0;
    %store/vec4 v0x5565c72a42d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5565c7295d00_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565c72a3f00_0, 0, 32;
    %wait E_0x5565c71d2fa0;
    %delay 2, 0;
    %load/vec4 v0x5565c72a3fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.24, 8;
    %jmp T_12.25;
T_12.24 ;
    %vpi_call/w 5 179 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.25 ;
    %load/vec4 v0x5565c72a3e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.26, 8;
    %jmp T_12.27;
T_12.26 ;
    %vpi_call/w 5 180 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.27 ;
    %load/vec4 v0x5565c72955f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5565c72955f0_0, 0, 32;
    %load/vec4 v0x5565c72a4170_0;
    %load/vec4 v0x5565c72955f0_0;
    %cmp/e;
    %jmp/0xz  T_12.28, 4;
    %jmp T_12.29;
T_12.28 ;
    %vpi_call/w 5 183 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565c72955f0_0, v0x5565c72a4170_0 {0 0 0};
T_12.29 ;
    %load/vec4 v0x5565c72956e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5565c72956e0_0, 0, 5;
    %jmp T_12.22;
T_12.23 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5565c72956e0_0, 0, 5;
    %pushi/vec4 30, 0, 32;
T_12.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.31, 5;
    %jmp/1 T_12.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x5565c72959d0_0, 0, 6;
    %load/vec4 v0x5565c72956e0_0;
    %store/vec4 v0x5565c7295ab0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5565c7295b90_0, 0, 5;
    %load/vec4 v0x5565c72956e0_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x5565c72957c0_0, 0, 16;
    %load/vec4 v0x5565c72959d0_0;
    %load/vec4 v0x5565c7295ab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565c7295b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5565c72957c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565c72958f0_0, 0, 32;
    %load/vec4 v0x5565c72958f0_0;
    %store/vec4 v0x5565c72a42d0_0, 0, 32;
    %wait E_0x5565c71d2fa0;
    %delay 2, 0;
    %load/vec4 v0x5565c72957c0_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5565c7295410_0, 0, 18;
    %load/vec4 v0x5565c7295410_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.32, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.33, 8;
T_12.32 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.33, 8;
 ; End of false expr.
    %blend;
T_12.33;
    %load/vec4 v0x5565c7295410_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5565c7295510_0, 0, 32;
    %load/vec4 v0x5565c72955f0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x5565c7295510_0;
    %add;
    %store/vec4 v0x5565c72955f0_0, 0, 32;
    %load/vec4 v0x5565c72a4170_0;
    %load/vec4 v0x5565c72955f0_0;
    %cmp/e;
    %jmp/0xz  T_12.34, 4;
    %jmp T_12.35;
T_12.34 ;
    %vpi_call/w 5 204 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5565c72955f0_0, v0x5565c72a4170_0 {0 0 0};
T_12.35 ;
    %load/vec4 v0x5565c72956e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5565c72956e0_0, 0, 5;
    %jmp T_12.30;
T_12.31 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5565c7248aa0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "test/tb/blez_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
