###############################################################
#  Generated by:      Cadence Innovus 21.10-p004_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi07.engin.umich.edu)
#  Generated on:      Sat Mar 19 03:07:41 2022
#  Design:            mult_chip
#  Command:           report_timing > ${REPORT_PATH}/final_setup_timing.rpt
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[2]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[2] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.866
= Slack Time                    1.934
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                   |                   |          |       |  Time   |   Time   | 
     |-------------------+-------------------+----------+-------+---------+----------| 
     | u_core/u_SIGN_MEM | CLK ^             |          |       |  -0.008 |    1.926 | 
     | u_core/u_SIGN_MEM | CLK ^ -> Q[2] ^   | SIGN_MEM | 4.352 |   4.345 |    6.279 | 
     | u_core/U18        | A ^ -> Y ^        | AND2X2TR | 0.321 |   4.666 |    6.600 | 
     | u_PAD_SMEM_RDATA2 | A ^ -> P ^        | POC24A   | 2.201 |   6.866 |    8.800 | 
     |                   | o_smem_rdata[2] ^ |          | 0.000 |   6.866 |    8.800 | 
     +-------------------------------------------------------------------------------+ 

