TimeQuest Timing Analyzer report for Pipeline
Mon Dec 11 15:18:27 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Propagation Delay
 17. Minimum Propagation Delay
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. Multicorner Timing Analysis Summary
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Progagation Delay
 34. Minimum Progagation Delay
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Pipeline                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 122.37 MHz ; 122.37 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -7.172 ; -1684.609     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.112 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -1368.858             ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.172 ; id_ex:reg_idex|idex_out_alusrc                                                                        ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.622      ; 8.830      ;
; -6.988 ; id_ex:reg_idex|idex_out_reg2[0]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.622      ; 8.646      ;
; -6.926 ; id_ex:reg_idex|idex_out_reg2[1]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.622      ; 8.584      ;
; -6.918 ; id_ex:reg_idex|idex_out_immediate[1]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.622      ; 8.576      ;
; -6.888 ; id_ex:reg_idex|idex_out_immediate[0]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.622      ; 8.546      ;
; -6.820 ; id_ex:reg_idex|idex_out_immediate[2]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.622      ; 8.478      ;
; -6.672 ; id_ex:reg_idex|idex_out_immediate[3]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.622      ; 8.330      ;
; -6.667 ; id_ex:reg_idex|idex_out_reg2[4]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.546      ; 8.249      ;
; -6.652 ; id_ex:reg_idex|idex_out_reg2[6]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.709      ; 8.397      ;
; -6.638 ; id_ex:reg_idex|idex_out_alu_op[1]                                                                     ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.620      ; 8.294      ;
; -6.629 ; id_ex:reg_idex|idex_out_immediate[5]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.622      ; 8.287      ;
; -6.606 ; id_ex:reg_idex|idex_out_reg2[3]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.622      ; 8.264      ;
; -6.588 ; id_ex:reg_idex|idex_out_immediate[7]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.548      ; 8.172      ;
; -6.551 ; id_ex:reg_idex|idex_out_immediate[4]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.546      ; 8.133      ;
; -6.491 ; id_ex:reg_idex|idex_out_immediate[6]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.644      ; 8.171      ;
; -6.485 ; id_ex:reg_idex|idex_out_reg1[2]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.914      ; 8.435      ;
; -6.482 ; id_ex:reg_idex|idex_out_reg2[2]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.620      ; 8.138      ;
; -6.460 ; id_ex:reg_idex|idex_out_reg2[12]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.543      ; 8.039      ;
; -6.454 ; id_ex:reg_idex|idex_out_reg2[8]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.709      ; 8.199      ;
; -6.449 ; id_ex:reg_idex|idex_out_reg2[7]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.548      ; 8.033      ;
; -6.449 ; id_ex:reg_idex|idex_out_immediate[10]                                                                 ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.543      ; 8.028      ;
; -6.443 ; id_ex:reg_idex|idex_out_reg2[5]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.622      ; 8.101      ;
; -6.441 ; id_ex:reg_idex|idex_out_reg2[10]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.543      ; 8.020      ;
; -6.383 ; id_ex:reg_idex|idex_out_alusrc                                                                        ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.593      ; 8.012      ;
; -6.370 ; id_ex:reg_idex|idex_out_alu_op[0]                                                                     ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.575      ; 7.981      ;
; -6.354 ; id_ex:reg_idex|idex_out_immediate[15]                                                                 ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.599      ; 7.989      ;
; -6.348 ; id_ex:reg_idex|idex_out_reg2[9]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.709      ; 8.093      ;
; -6.345 ; id_ex:reg_idex|idex_out_immediate[11]                                                                 ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.662      ; 8.043      ;
; -6.345 ; id_ex:reg_idex|idex_out_immediate[8]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.644      ; 8.025      ;
; -6.313 ; id_ex:reg_idex|idex_out_reg2[11]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.662      ; 8.011      ;
; -6.304 ; id_ex:reg_idex|idex_out_reg1[1]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.548      ; 7.888      ;
; -6.284 ; id_ex:reg_idex|idex_out_reg2[13]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.590      ; 7.910      ;
; -6.283 ; id_ex:reg_idex|idex_out_reg1[0]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.644      ; 7.963      ;
; -6.272 ; id_ex:reg_idex|idex_out_immediate[9]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.644      ; 7.952      ;
; -6.245 ; id_ex:reg_idex|idex_out_immediate[13]                                                                 ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.590      ; 7.871      ;
; -6.244 ; id_ex:reg_idex|idex_out_immediate[12]                                                                 ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.543      ; 7.823      ;
; -6.199 ; id_ex:reg_idex|idex_out_reg2[0]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.593      ; 7.828      ;
; -6.190 ; id_ex:reg_idex|idex_out_reg1[8]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.635      ; 7.861      ;
; -6.146 ; id_ex:reg_idex|idex_out_reg2[15]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.599      ; 7.781      ;
; -6.137 ; id_ex:reg_idex|idex_out_reg2[1]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.593      ; 7.766      ;
; -6.129 ; id_ex:reg_idex|idex_out_immediate[1]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.593      ; 7.758      ;
; -6.126 ; id_ex:reg_idex|idex_out_reg2[14]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.548      ; 7.710      ;
; -6.099 ; id_ex:reg_idex|idex_out_immediate[0]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.593      ; 7.728      ;
; -6.085 ; id_ex:reg_idex|idex_out_reg1[14]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.620      ; 7.741      ;
; -6.036 ; id_ex:reg_idex|idex_out_reg1[4]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.546      ; 7.618      ;
; -6.031 ; id_ex:reg_idex|idex_out_immediate[2]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.593      ; 7.660      ;
; -5.990 ; id_ex:reg_idex|idex_out_immediate[14]                                                                 ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.548      ; 7.574      ;
; -5.986 ; id_ex:reg_idex|idex_out_reg1[3]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.620      ; 7.642      ;
; -5.951 ; id_ex:reg_idex|idex_out_reg1[12]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.635      ; 7.622      ;
; -5.939 ; id_ex:reg_idex|idex_out_reg1[10]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.635      ; 7.610      ;
; -5.863 ; id_ex:reg_idex|idex_out_reg2[6]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.680      ; 7.579      ;
; -5.849 ; id_ex:reg_idex|idex_out_alu_op[2]                                                                     ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.622      ; 7.507      ;
; -5.847 ; bregmips:breg_id|regs_rtl_0_bypass[4]                                                                 ; id_ex:reg_idex|idex_out_reg1[3]          ; clock        ; clock       ; 1.000        ; -0.084     ; 6.799      ;
; -5.840 ; id_ex:reg_idex|idex_out_immediate[5]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.593      ; 7.469      ;
; -5.840 ; id_ex:reg_idex|idex_out_reg2[24]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.547      ; 7.423      ;
; -5.820 ; id_ex:reg_idex|idex_out_reg2[4]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.517      ; 7.373      ;
; -5.817 ; id_ex:reg_idex|idex_out_reg2[3]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.593      ; 7.446      ;
; -5.811 ; id_ex:reg_idex|idex_out_reg2[21]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.590      ; 7.437      ;
; -5.802 ; id_ex:reg_idex|idex_out_reg1[6]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.709      ; 7.547      ;
; -5.799 ; id_ex:reg_idex|idex_out_immediate[7]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.519      ; 7.354      ;
; -5.792 ; id_ex:reg_idex|idex_out_immediate[3]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.593      ; 7.421      ;
; -5.761 ; id_ex:reg_idex|idex_out_reg1[7]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.635      ; 7.432      ;
; -5.746 ; id_ex:reg_idex|idex_out_reg2[16]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.599      ; 7.381      ;
; -5.735 ; id_ex:reg_idex|idex_out_reg1[15]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.662      ; 7.433      ;
; -5.716 ; id_ex:reg_idex|idex_out_alusrc                                                                        ; ex_mem:reg_exmem|exmem_aluresult_out[27] ; clock        ; clock       ; 1.000        ; 0.002      ; 6.754      ;
; -5.702 ; id_ex:reg_idex|idex_out_immediate[6]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.615      ; 7.353      ;
; -5.696 ; id_ex:reg_idex|idex_out_reg1[2]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.885      ; 7.617      ;
; -5.694 ; id_ex:reg_idex|idex_out_alusrc                                                                        ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.537      ; 7.267      ;
; -5.693 ; id_ex:reg_idex|idex_out_reg2[2]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.591      ; 7.320      ;
; -5.681 ; id_ex:reg_idex|idex_out_reg2[28]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.532      ; 7.249      ;
; -5.677 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg2[2]          ; clock        ; clock       ; 1.000        ; -0.490     ; 6.223      ;
; -5.677 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg2[2]          ; clock        ; clock       ; 1.000        ; -0.490     ; 6.223      ;
; -5.677 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg2[2]          ; clock        ; clock       ; 1.000        ; -0.490     ; 6.223      ;
; -5.677 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg2[2]          ; clock        ; clock       ; 1.000        ; -0.490     ; 6.223      ;
; -5.677 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg2[2]          ; clock        ; clock       ; 1.000        ; -0.490     ; 6.223      ;
; -5.676 ; id_ex:reg_idex|idex_out_immediate[4]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.517      ; 7.229      ;
; -5.665 ; id_ex:reg_idex|idex_out_reg2[8]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.680      ; 7.381      ;
; -5.662 ; id_ex:reg_idex|idex_out_reg1[18]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.575      ; 7.273      ;
; -5.660 ; id_ex:reg_idex|idex_out_reg2[7]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.519      ; 7.215      ;
; -5.654 ; id_ex:reg_idex|idex_out_reg2[5]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.593      ; 7.283      ;
; -5.647 ; id_ex:reg_idex|idex_out_reg1[5]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.914      ; 7.597      ;
; -5.613 ; id_ex:reg_idex|idex_out_reg2[12]                                                                      ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.514      ; 7.163      ;
; -5.610 ; id_ex:reg_idex|idex_out_reg1[20]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.529      ; 7.175      ;
; -5.602 ; id_ex:reg_idex|idex_out_immediate[10]                                                                 ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.514      ; 7.152      ;
; -5.594 ; id_ex:reg_idex|idex_out_reg2[10]                                                                      ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.514      ; 7.144      ;
; -5.591 ; id_ex:reg_idex|idex_out_reg1[9]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.644      ; 7.271      ;
; -5.576 ; id_ex:reg_idex|idex_out_reg1[11]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.662      ; 7.274      ;
; -5.568 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[3]          ; clock        ; clock       ; 1.000        ; -0.454     ; 6.150      ;
; -5.568 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[3]          ; clock        ; clock       ; 1.000        ; -0.454     ; 6.150      ;
; -5.568 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[3]          ; clock        ; clock       ; 1.000        ; -0.454     ; 6.150      ;
; -5.568 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[3]          ; clock        ; clock       ; 1.000        ; -0.454     ; 6.150      ;
; -5.568 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[3]          ; clock        ; clock       ; 1.000        ; -0.454     ; 6.150      ;
; -5.565 ; id_ex:reg_idex|idex_out_immediate[15]                                                                 ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.570      ; 7.171      ;
; -5.559 ; id_ex:reg_idex|idex_out_reg2[9]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.680      ; 7.275      ;
; -5.556 ; id_ex:reg_idex|idex_out_immediate[8]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.615      ; 7.207      ;
; -5.550 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[7]                      ; clock        ; clock       ; 1.000        ; -0.382     ; 6.204      ;
; -5.550 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[7]                      ; clock        ; clock       ; 1.000        ; -0.382     ; 6.204      ;
; -5.550 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[7]                      ; clock        ; clock       ; 1.000        ; -0.382     ; 6.204      ;
; -5.550 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[7]                      ; clock        ; clock       ; 1.000        ; -0.382     ; 6.204      ;
; -5.550 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[7]                      ; clock        ; clock       ; 1.000        ; -0.382     ; 6.204      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                             ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.112 ; if_id:reg_ifid|out_pc4[2]                ; id_ex:reg_idex|idex_out_pc4[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.846      ; 1.224      ;
; 0.175 ; id_ex:reg_idex|idex_mem_to_reg_out[0]    ; ex_mem:reg_exmem|exmem_memtoreg_out[0]                                                                      ; clock        ; clock       ; 0.000        ; 0.528      ; 0.969      ;
; 0.276 ; id_ex:reg_idex|idex_out_rt[4]            ; ex_mem:reg_exmem|exmem_writereg_out[4]                                                                      ; clock        ; clock       ; 0.000        ; 0.462      ; 1.004      ;
; 0.292 ; ex_mem:reg_exmem|exmem_out_pc4[9]        ; mem_wb:reg_memwb|memwb_out_pc4[9]                                                                           ; clock        ; clock       ; 0.000        ; 0.528      ; 1.086      ;
; 0.347 ; id_ex:reg_idex|idex_out_pc4[29]          ; ex_mem:reg_exmem|exmem_adderesult_out[29]                                                                   ; clock        ; clock       ; 0.000        ; 0.642      ; 1.255      ;
; 0.365 ; bregmips:breg_id|regs_rtl_1_bypass[4]    ; id_ex:reg_idex|idex_out_rt[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.462      ; 1.093      ;
; 0.378 ; id_ex:reg_idex|idex_out_pc4[23]          ; ex_mem:reg_exmem|exmem_adderesult_out[23]                                                                   ; clock        ; clock       ; 0.000        ; 0.642      ; 1.286      ;
; 0.410 ; bregmips:breg_id|regs_rtl_0_bypass[6]    ; id_ex:reg_idex|idex_out_rd[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.530      ; 1.206      ;
; 0.417 ; ex_mem:reg_exmem|exmem_out_pc4[4]        ; mem_wb:reg_memwb|memwb_out_pc4[4]                                                                           ; clock        ; clock       ; 0.000        ; 0.885      ; 1.568      ;
; 0.418 ; bregmips:breg_id|regs_rtl_0_bypass[2]    ; id_ex:reg_idex|idex_out_rd[0]                                                                               ; clock        ; clock       ; 0.000        ; 0.530      ; 1.214      ;
; 0.429 ; id_ex:reg_idex|idex_out_pc4[31]          ; ex_mem:reg_exmem|exmem_adderesult_out[31]                                                                   ; clock        ; clock       ; 0.000        ; 0.585      ; 1.280      ;
; 0.435 ; bregmips:breg_id|regs_rtl_1_bypass[6]    ; id_ex:reg_idex|idex_out_rt[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.530      ; 1.231      ;
; 0.460 ; id_ex:reg_idex|idex_out_pc4[17]          ; ex_mem:reg_exmem|exmem_out_pc4[17]                                                                          ; clock        ; clock       ; 0.000        ; 0.563      ; 1.289      ;
; 0.469 ; id_ex:reg_idex|idex_out_reg2[31]         ; ex_mem:reg_exmem|exmem_reg2_out[31]                                                                         ; clock        ; clock       ; 0.000        ; 0.526      ; 1.261      ;
; 0.510 ; bregmips:breg_id|regs_rtl_1_bypass[8]    ; id_ex:reg_idex|idex_out_rt[3]                                                                               ; clock        ; clock       ; 0.000        ; 0.530      ; 1.306      ;
; 0.516 ; ex_mem:reg_exmem|exmem_out_pc4[27]       ; mem_wb:reg_memwb|memwb_out_pc4[27]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.782      ;
; 0.519 ; ex_mem:reg_exmem|exmem_out_pc4[28]       ; mem_wb:reg_memwb|memwb_out_pc4[28]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; id_ex:reg_idex|idex_out_pc4[16]          ; ex_mem:reg_exmem|exmem_out_pc4[16]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.522 ; if_id:reg_ifid|out_pc4[0]                ; id_ex:reg_idex|idex_out_pc4[0]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; id_ex:reg_idex|idex_out_reg2[6]          ; ex_mem:reg_exmem|exmem_reg2_out[6]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; id_ex:reg_idex|idex_out_pc4[19]          ; ex_mem:reg_exmem|exmem_out_pc4[19]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; id_ex:reg_idex|idex_out_pc4[7]           ; ex_mem:reg_exmem|exmem_out_pc4[7]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; id_ex:reg_idex|idex_out_pc4[12]          ; ex_mem:reg_exmem|exmem_out_pc4[12]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; id_ex:reg_idex|idex_out_reg2[26]         ; ex_mem:reg_exmem|exmem_reg2_out[26]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; id_ex:reg_idex|idex_out_reg2[23]         ; ex_mem:reg_exmem|exmem_reg2_out[23]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; id_ex:reg_idex|idex_out_reg2[8]          ; ex_mem:reg_exmem|exmem_reg2_out[8]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; id_ex:reg_idex|idex_out_pc4[13]          ; ex_mem:reg_exmem|exmem_out_pc4[13]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; id_ex:reg_idex|idex_out_pc4[14]          ; ex_mem:reg_exmem|exmem_out_pc4[14]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; id_ex:reg_idex|idex_out_pc4[3]           ; ex_mem:reg_exmem|exmem_out_pc4[3]                                                                           ; clock        ; clock       ; 0.000        ; 0.620      ; 1.410      ;
; 0.525 ; if_id:reg_ifid|out_pc4[7]                ; id_ex:reg_idex|idex_out_pc4[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.637      ; 1.428      ;
; 0.525 ; id_ex:reg_idex|idex_out_pc4[28]          ; ex_mem:reg_exmem|exmem_out_pc4[28]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; id_ex:reg_idex|idex_out_pc4[29]          ; ex_mem:reg_exmem|exmem_out_pc4[29]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; id_ex:reg_idex|idex_out_pc4[15]          ; ex_mem:reg_exmem|exmem_out_pc4[15]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.528 ; pc:pc_reg|out_pc[0]                      ; if_id:reg_ifid|out_pc4[0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; if_id:reg_ifid|out_instruction[7]        ; id_ex:reg_idex|idex_out_immediate[7]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.795      ;
; 0.531 ; if_id:reg_ifid|out_instruction[11]       ; id_ex:reg_idex|idex_out_immediate[11]                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.535 ; if_id:reg_ifid|out_instruction[13]       ; id_ex:reg_idex|idex_out_immediate[13]                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.801      ;
; 0.546 ; id_ex:reg_idex|idex_out_pc4[30]          ; ex_mem:reg_exmem|exmem_out_pc4[30]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.812      ;
; 0.562 ; pc:pc_reg|out_pc[31]                     ; if_id:reg_ifid|out_pc4[31]                                                                                  ; clock        ; clock       ; 0.000        ; 0.604      ; 1.432      ;
; 0.600 ; id_ex:reg_idex|idex_out_pc4[19]          ; ex_mem:reg_exmem|exmem_adderesult_out[19]                                                                   ; clock        ; clock       ; 0.000        ; 0.885      ; 1.751      ;
; 0.626 ; id_ex:reg_idex|idex_out_reg2[10]         ; ex_mem:reg_exmem|exmem_reg2_out[10]                                                                         ; clock        ; clock       ; 0.000        ; 0.226      ; 1.118      ;
; 0.638 ; ex_mem:reg_exmem|exmem_aluresult_out[9]  ; mem_wb:reg_memwb|memwb_out_result_alu[9]                                                                    ; clock        ; clock       ; 0.000        ; 0.576      ; 1.480      ;
; 0.656 ; if_id:reg_ifid|out_pc4[20]               ; id_ex:reg_idex|idex_out_pc4[20]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; if_id:reg_ifid|out_pc4[21]               ; id_ex:reg_idex|idex_out_pc4[21]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.657 ; ex_mem:reg_exmem|exmem_memtoreg_out[1]   ; mem_wb:reg_memwb|memwb_out_memtoreg[1]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; ex_mem:reg_exmem|exmem_memtoreg_out[0]   ; mem_wb:reg_memwb|memwb_out_memtoreg[0]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; bregmips:breg_id|regs_rtl_1_bypass[73]   ; id_ex:reg_idex|idex_out_reg2[31]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; ex_mem:reg_exmem|exmem_out_pc4[11]       ; mem_wb:reg_memwb|memwb_out_pc4[11]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; if_id:reg_ifid|out_pc4[11]               ; id_ex:reg_idex|idex_out_pc4[11]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; id_ex:reg_idex|idex_out_pc4[0]           ; ex_mem:reg_exmem|exmem_adderesult_out[0]                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.925      ;
; 0.659 ; ex_mem:reg_exmem|exmem_out_pc4[31]       ; mem_wb:reg_memwb|memwb_out_pc4[31]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; ex_mem:reg_exmem|exmem_out_pc4[24]       ; mem_wb:reg_memwb|memwb_out_pc4[24]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; ex_mem:reg_exmem|exmem_out_pc4[15]       ; mem_wb:reg_memwb|memwb_out_pc4[15]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; ex_mem:reg_exmem|exmem_out_pc4[3]        ; mem_wb:reg_memwb|memwb_out_pc4[3]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; ex_mem:reg_exmem|exmem_out_pc4[17]       ; mem_wb:reg_memwb|memwb_out_pc4[17]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.927      ;
; 0.661 ; ex_mem:reg_exmem|exmem_out_pc4[29]       ; mem_wb:reg_memwb|memwb_out_pc4[29]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.927      ;
; 0.661 ; id_ex:reg_idex|idex_out_reg2[5]          ; ex_mem:reg_exmem|exmem_reg2_out[5]                                                                          ; clock        ; clock       ; 0.000        ; 0.630      ; 1.557      ;
; 0.661 ; ex_mem:reg_exmem|exmem_out_pc4[30]       ; mem_wb:reg_memwb|memwb_out_pc4[30]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.927      ;
; 0.662 ; ex_mem:reg_exmem|exmem_out_pc4[21]       ; mem_wb:reg_memwb|memwb_out_pc4[21]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; bregmips:breg_id|regs_rtl_1_bypass[55]   ; id_ex:reg_idex|idex_out_reg2[22]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; if_id:reg_ifid|out_pc4[9]                ; id_ex:reg_idex|idex_out_pc4[9]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; ex_mem:reg_exmem|exmem_out_pc4[14]       ; mem_wb:reg_memwb|memwb_out_pc4[14]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.663 ; id_ex:reg_idex|idex_out_pc4[1]           ; ex_mem:reg_exmem|exmem_adderesult_out[1]                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; id_ex:reg_idex|idex_out_reg2[9]          ; ex_mem:reg_exmem|exmem_reg2_out[9]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; id_ex:reg_idex|idex_out_pc4[6]           ; ex_mem:reg_exmem|exmem_out_pc4[6]                                                                           ; clock        ; clock       ; 0.000        ; 0.357      ; 1.287      ;
; 0.664 ; ex_mem:reg_exmem|exmem_aluresult_out[23] ; mem_wb:reg_memwb|memwb_out_result_alu[23]                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; id_ex:reg_idex|idex_out_pc4[9]           ; ex_mem:reg_exmem|exmem_out_pc4[9]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; ex_mem:reg_exmem|exmem_out_pc4[23]       ; mem_wb:reg_memwb|memwb_out_pc4[23]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.931      ;
; 0.666 ; id_ex:reg_idex|idex_out_pc4[26]          ; ex_mem:reg_exmem|exmem_out_pc4[26]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.932      ;
; 0.668 ; id_ex:reg_idex|idex_out_pc4[5]           ; ex_mem:reg_exmem|exmem_out_pc4[5]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; id_ex:reg_idex|idex_out_reg2[14]         ; ex_mem:reg_exmem|exmem_reg2_out[14]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.935      ;
; 0.671 ; if_id:reg_ifid|out_instruction[28]       ; id_ex:reg_idex|idex_regwrite_out                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.937      ;
; 0.671 ; id_ex:reg_idex|idex_out_pc4[23]          ; ex_mem:reg_exmem|exmem_out_pc4[23]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.937      ;
; 0.674 ; id_ex:reg_idex|idex_out_pc4[22]          ; ex_mem:reg_exmem|exmem_out_pc4[22]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.940      ;
; 0.674 ; id_ex:reg_idex|idex_out_reg2[13]         ; ex_mem:reg_exmem|exmem_reg2_out[13]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.940      ;
; 0.677 ; if_id:reg_ifid|out_instruction[9]        ; id_ex:reg_idex|idex_out_immediate[9]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.943      ;
; 0.678 ; id_ex:reg_idex|idex_out_reg2[7]          ; ex_mem:reg_exmem|exmem_reg2_out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.944      ;
; 0.679 ; if_id:reg_ifid|out_instruction[15]       ; id_ex:reg_idex|idex_out_immediate[15]                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.945      ;
; 0.683 ; pc:pc_reg|out_pc[24]                     ; if_id:reg_ifid|out_pc4[24]                                                                                  ; clock        ; clock       ; 0.000        ; 0.904      ; 1.853      ;
; 0.713 ; mem_wb:reg_memwb|memwb_out_writereg[0]   ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~porta_address_reg0       ; clock        ; clock       ; 0.000        ; 0.284      ; 1.231      ;
; 0.716 ; mem_wb:reg_memwb|memwb_out_writereg[2]   ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~porta_address_reg2       ; clock        ; clock       ; 0.000        ; 0.284      ; 1.234      ;
; 0.719 ; id_ex:reg_idex|idex_out_pc4[31]          ; ex_mem:reg_exmem|exmem_out_pc4[31]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.985      ;
; 0.723 ; ex_mem:reg_exmem|exmem_adderesult_out[1] ; pc:pc_reg|out_pc[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.500      ; 1.489      ;
; 0.726 ; id_ex:reg_idex|idex_out_pc4[2]           ; ex_mem:reg_exmem|exmem_out_pc4[2]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.992      ;
; 0.731 ; mem_wb:reg_memwb|memwb_out_writereg[3]   ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~porta_address_reg3       ; clock        ; clock       ; 0.000        ; 0.284      ; 1.249      ;
; 0.734 ; id_ex:reg_idex|idex_out_pc4[29]          ; ex_mem:reg_exmem|exmem_adderesult_out[30]                                                                   ; clock        ; clock       ; 0.000        ; 0.642      ; 1.642      ;
; 0.741 ; ex_mem:reg_exmem|exmem_aluresult_out[10] ; mem_wb:reg_memwb|memwb_out_result_alu[10]                                                                   ; clock        ; clock       ; 0.000        ; -0.019     ; 0.988      ;
; 0.744 ; mem_wb:reg_memwb|memwb_out_writereg[3]   ; bregmips:breg_id|regs_rtl_0_bypass[7]                                                                       ; clock        ; clock       ; 0.000        ; -0.068     ; 0.942      ;
; 0.744 ; ex_mem:reg_exmem|exmem_aluresult_out[22] ; mem_wb:reg_memwb|memwb_out_result_alu[22]                                                                   ; clock        ; clock       ; 0.000        ; 0.500      ; 1.510      ;
; 0.746 ; pc:pc_reg|out_pc[4]                      ; minst:mi_if|altsyncram:altsyncram_component|altsyncram_ho81:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.817      ; 1.797      ;
; 0.746 ; if_id:reg_ifid|out_instruction[5]        ; id_ex:reg_idex|idex_out_regdest[0]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.012      ;
; 0.753 ; pc:pc_reg|out_pc[26]                     ; if_id:reg_ifid|out_pc4[26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.526      ; 1.545      ;
; 0.764 ; id_ex:reg_idex|idex_out_pc4[23]          ; ex_mem:reg_exmem|exmem_adderesult_out[24]                                                                   ; clock        ; clock       ; 0.000        ; 0.642      ; 1.672      ;
; 0.769 ; pc:pc_reg|out_pc[5]                      ; minst:mi_if|altsyncram:altsyncram_component|altsyncram_ho81:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 1.043      ; 2.046      ;
; 0.774 ; id_ex:reg_idex|idex_out_regdest[0]       ; ex_mem:reg_exmem|exmem_writereg_out[2]                                                                      ; clock        ; clock       ; 0.000        ; 0.502      ; 1.542      ;
; 0.775 ; id_ex:reg_idex|idex_out_regdest[0]       ; ex_mem:reg_exmem|exmem_writereg_out[1]                                                                      ; clock        ; clock       ; 0.000        ; 0.502      ; 1.543      ;
; 0.780 ; id_ex:reg_idex|idex_out_regdest[0]       ; ex_mem:reg_exmem|exmem_writereg_out[3]                                                                      ; clock        ; clock       ; 0.000        ; 0.502      ; 1.548      ;
; 0.781 ; id_ex:reg_idex|idex_out_regdest[0]       ; ex_mem:reg_exmem|exmem_writereg_out[0]                                                                      ; clock        ; clock       ; 0.000        ; 0.502      ; 1.549      ;
; 0.783 ; ex_mem:reg_exmem|exmem_reg2_out[19]      ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg1 ; clock        ; clock       ; 0.000        ; 0.384      ; 1.401      ;
; 0.786 ; if_id:reg_ifid|out_instruction[3]        ; pc:pc_reg|out_pc[5]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.052      ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 18.300 ; 18.300 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 18.300 ; 18.300 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 18.176 ; 18.176 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 17.898 ; 17.898 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 16.505 ; 16.505 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 17.095 ; 17.095 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 17.747 ; 17.747 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 17.803 ; 17.803 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 15.478 ; 15.478 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 15.457 ; 15.457 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 15.477 ; 15.477 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 15.478 ; 15.478 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 15.448 ; 15.448 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 15.348 ; 15.348 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 15.379 ; 15.379 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 15.336 ; 15.336 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 15.157 ; 15.157 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 15.110 ; 15.110 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 14.514 ; 14.514 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 15.132 ; 15.132 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 15.157 ; 15.157 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 15.120 ; 15.120 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 15.133 ; 15.133 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 15.109 ; 15.109 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 17.169 ; 17.169 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 16.110 ; 16.110 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 16.151 ; 16.151 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 17.169 ; 17.169 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 16.655 ; 16.655 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 16.497 ; 16.497 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 16.110 ; 16.110 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 16.559 ; 16.559 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 18.773 ; 18.773 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 17.639 ; 17.639 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 17.536 ; 17.536 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 18.473 ; 18.473 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 17.740 ; 17.740 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 17.525 ; 17.525 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 18.773 ; 18.773 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 18.638 ; 18.638 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 19.112 ; 19.112 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 19.054 ; 19.054 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 16.893 ; 16.893 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 17.997 ; 17.997 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 16.743 ; 16.743 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 18.055 ; 18.055 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 19.112 ; 19.112 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 16.668 ; 16.668 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 19.344 ; 19.344 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 19.344 ; 19.344 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 17.298 ; 17.298 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 17.495 ; 17.495 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 17.099 ; 17.099 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 16.699 ; 16.699 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 16.854 ; 16.854 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 16.689 ; 16.689 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 19.459 ; 19.459 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 19.195 ; 19.195 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 19.459 ; 19.459 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 19.149 ; 19.149 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 18.613 ; 18.613 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 18.508 ; 18.508 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 18.533 ; 18.533 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 18.761 ; 18.761 ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                       ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 11.039 ; 11.039 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 12.803 ; 12.803 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 12.692 ; 12.692 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 12.414 ; 12.414 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 11.039 ; 11.039 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 11.574 ; 11.574 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 12.230 ; 12.230 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 12.310 ; 12.310 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 9.866  ; 9.866  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 10.010 ; 10.010 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 10.000 ; 10.000 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 10.004 ; 10.004 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 9.970  ; 9.970  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 9.876  ; 9.876  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 9.909  ; 9.909  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 9.866  ; 9.866  ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 9.567  ; 9.567  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 10.171 ; 10.171 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 9.567  ; 9.567  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 10.176 ; 10.176 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 10.217 ; 10.217 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 10.188 ; 10.188 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 10.181 ; 10.181 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 10.166 ; 10.166 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 10.369 ; 10.369 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 10.369 ; 10.369 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 10.414 ; 10.414 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 10.769 ; 10.769 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 10.916 ; 10.916 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 10.783 ; 10.783 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 10.370 ; 10.370 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 10.822 ; 10.822 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 11.154 ; 11.154 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 11.267 ; 11.267 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 11.168 ; 11.168 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 12.131 ; 12.131 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 11.370 ; 11.370 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 11.154 ; 11.154 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 12.401 ; 12.401 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 12.263 ; 12.263 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 11.131 ; 11.131 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 13.515 ; 13.515 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 11.362 ; 11.362 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 12.439 ; 12.439 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 11.213 ; 11.213 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 12.525 ; 12.525 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 13.574 ; 13.574 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 11.131 ; 11.131 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 10.328 ; 10.328 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 12.977 ; 12.977 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 10.932 ; 10.932 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 11.101 ; 11.101 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 10.737 ; 10.737 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 10.329 ; 10.329 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 10.493 ; 10.493 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 10.328 ; 10.328 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 10.961 ; 10.961 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 11.648 ; 11.648 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 11.911 ; 11.911 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 11.600 ; 11.600 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 11.093 ; 11.093 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 10.961 ; 10.961 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 10.986 ; 10.986 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 11.213 ; 11.213 ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Propagation Delay                                                            ;
+-------------------+----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+-------------------+----------------------+--------+--------+--------+--------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 11.101 ; 11.101 ; 11.101 ; 11.101 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 11.002 ; 11.002 ; 11.002 ; 11.002 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 10.725 ; 10.725 ; 10.725 ; 10.725 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 9.336  ; 9.336  ; 9.336  ; 9.336  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 9.896  ; 9.896  ; 9.896  ; 9.896  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 10.572 ; 10.572 ; 10.572 ; 10.572 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 10.629 ; 10.629 ; 10.629 ; 10.629 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 9.479  ; 9.479  ; 9.479  ; 9.479  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 9.469  ; 9.469  ; 9.469  ; 9.469  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 9.473  ; 9.473  ; 9.473  ; 9.473  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 9.439  ; 9.439  ; 9.439  ; 9.439  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 9.345  ; 9.345  ; 9.345  ; 9.345  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 9.378  ; 9.378  ; 9.378  ; 9.378  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 9.335  ; 9.335  ; 9.335  ; 9.335  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 9.881  ; 9.881  ; 9.881  ; 9.881  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 9.285  ; 9.285  ; 9.285  ; 9.285  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 9.903  ; 9.903  ; 9.903  ; 9.903  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 9.928  ; 9.928  ; 9.928  ; 9.928  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 9.891  ; 9.891  ; 9.891  ; 9.891  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 9.904  ; 9.904  ; 9.904  ; 9.904  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 9.880  ; 9.880  ; 9.880  ; 9.880  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 10.212 ; 10.212 ; 10.212 ; 10.212 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 10.253 ; 10.253 ; 10.253 ; 10.253 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 10.450 ; 10.450 ; 10.450 ; 10.450 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 10.475 ; 10.475 ; 10.475 ; 10.475 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 10.319 ; 10.319 ; 10.319 ; 10.319 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 10.212 ; 10.212 ; 10.212 ; 10.212 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 10.381 ; 10.381 ; 10.381 ; 10.381 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 11.100 ; 11.100 ; 11.100 ; 11.100 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 10.997 ; 10.997 ; 10.997 ; 10.997 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 11.934 ; 11.934 ; 11.934 ; 11.934 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 11.201 ; 11.201 ; 11.201 ; 11.201 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 10.986 ; 10.986 ; 10.986 ; 10.986 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 12.234 ; 12.234 ; 12.234 ; 12.234 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 12.099 ; 12.099 ; 12.099 ; 12.099 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 12.481 ; 12.481 ; 12.481 ; 12.481 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 10.304 ; 10.304 ; 10.304 ; 10.304 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 11.405 ; 11.405 ; 11.405 ; 11.405 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 10.160 ; 10.160 ; 10.160 ; 10.160 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 11.467 ; 11.467 ; 11.467 ; 11.467 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 12.540 ; 12.540 ; 12.540 ; 12.540 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 10.095 ; 10.095 ; 10.095 ; 10.095 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 12.557 ; 12.557 ; 12.557 ; 12.557 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 10.511 ; 10.511 ; 10.511 ; 10.511 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 10.708 ; 10.708 ; 10.708 ; 10.708 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 10.312 ; 10.312 ; 10.312 ; 10.312 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 9.912  ; 9.912  ; 9.912  ; 9.912  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 10.067 ; 10.067 ; 10.067 ; 10.067 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 9.902  ; 9.902  ; 9.902  ; 9.902  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 10.709 ; 10.709 ; 10.709 ; 10.709 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 10.973 ; 10.973 ; 10.973 ; 10.973 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 10.648 ; 10.648 ; 10.648 ; 10.648 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 10.151 ; 10.151 ; 10.151 ; 10.151 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 10.040 ; 10.040 ; 10.040 ; 10.040 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 10.065 ; 10.065 ; 10.065 ; 10.065 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 10.293 ; 10.293 ; 10.293 ; 10.293 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 11.142 ; 11.142 ; 11.142 ; 11.142 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 11.004 ; 11.004 ; 11.004 ; 11.004 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 10.726 ; 10.726 ; 10.726 ; 10.726 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 9.347  ; 9.347  ; 9.347  ; 9.347  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 9.923  ; 9.923  ; 9.923  ; 9.923  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 10.575 ; 10.575 ; 10.575 ; 10.575 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 10.631 ; 10.631 ; 10.631 ; 10.631 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 9.251  ; 9.251  ; 9.251  ; 9.251  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 9.241  ; 9.241  ; 9.241  ; 9.241  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 9.245  ; 9.245  ; 9.245  ; 9.245  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 9.211  ; 9.211  ; 9.211  ; 9.211  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 9.117  ; 9.117  ; 9.117  ; 9.117  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 9.150  ; 9.150  ; 9.150  ; 9.150  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 9.107  ; 9.107  ; 9.107  ; 9.107  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 10.026 ; 10.026 ; 10.026 ; 10.026 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 9.422  ; 9.422  ; 9.422  ; 9.422  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 10.058 ; 10.058 ; 10.058 ; 10.058 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 10.076 ; 10.076 ; 10.076 ; 10.076 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 10.042 ; 10.042 ; 10.042 ; 10.042 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 10.038 ; 10.038 ; 10.038 ; 10.038 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 10.020 ; 10.020 ; 10.020 ; 10.020 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 10.230 ; 10.230 ; 10.230 ; 10.230 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 10.271 ; 10.271 ; 10.271 ; 10.271 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 10.468 ; 10.468 ; 10.468 ; 10.468 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 10.493 ; 10.493 ; 10.493 ; 10.493 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 10.337 ; 10.337 ; 10.337 ; 10.337 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 10.230 ; 10.230 ; 10.230 ; 10.230 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 10.399 ; 10.399 ; 10.399 ; 10.399 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 10.643 ; 10.643 ; 10.643 ; 10.643 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 10.540 ; 10.540 ; 10.540 ; 10.540 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 11.477 ; 11.477 ; 11.477 ; 11.477 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 10.744 ; 10.744 ; 10.744 ; 10.744 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 10.529 ; 10.529 ; 10.529 ; 10.529 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 11.777 ; 11.777 ; 11.777 ; 11.777 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 11.642 ; 11.642 ; 11.642 ; 11.642 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 12.286 ; 12.286 ; 12.286 ; 12.286 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 10.109 ; 10.109 ; 10.109 ; 10.109 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 11.210 ; 11.210 ; 11.210 ; 11.210 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 9.965  ; 9.965  ; 9.965  ; 9.965  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 11.272 ; 11.272 ; 11.272 ; 11.272 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 12.345 ; 12.345 ; 12.345 ; 12.345 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 9.900  ; 9.900  ; 9.900  ; 9.900  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 12.100 ; 12.100 ; 12.100 ; 12.100 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 10.054 ; 10.054 ; 10.054 ; 10.054 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 10.251 ; 10.251 ; 10.251 ; 10.251 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 9.855  ; 9.855  ; 9.855  ; 9.855  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 9.455  ; 9.455  ; 9.455  ; 9.455  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 9.610  ; 9.610  ; 9.610  ; 9.610  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 9.445  ; 9.445  ; 9.445  ; 9.445  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 10.132 ; 10.132 ; 10.132 ; 10.132 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 10.396 ; 10.396 ; 10.396 ; 10.396 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 10.071 ; 10.071 ; 10.071 ; 10.071 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 9.574  ; 9.574  ; 9.574  ; 9.574  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 9.463  ; 9.463  ; 9.463  ; 9.463  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 9.488  ; 9.488  ; 9.488  ; 9.488  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 9.716  ; 9.716  ; 9.716  ; 9.716  ;
+-------------------+----------------------+--------+--------+--------+--------+


+------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                    ;
+-------------------+----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+-------------------+----------------------+--------+--------+--------+--------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 9.988  ; 9.988  ; 9.988  ; 9.988  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 9.864  ; 9.864  ; 9.864  ; 9.864  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 9.586  ; 9.586  ; 9.586  ; 9.586  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 8.193  ; 8.193  ; 8.193  ; 8.193  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 8.783  ; 8.783  ; 8.783  ; 8.783  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 9.435  ; 9.435  ; 9.435  ; 9.435  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 9.491  ; 9.491  ; 9.491  ; 9.491  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 8.256  ; 8.256  ; 8.256  ; 8.256  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 8.247  ; 8.247  ; 8.247  ; 8.247  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 8.253  ; 8.253  ; 8.253  ; 8.253  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 8.216  ; 8.216  ; 8.216  ; 8.216  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 8.127  ; 8.127  ; 8.127  ; 8.127  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 8.157  ; 8.157  ; 8.157  ; 8.157  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 8.114  ; 8.114  ; 8.114  ; 8.114  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 7.755  ; 7.755  ; 7.755  ; 7.755  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 7.151  ; 7.151  ; 7.151  ; 7.151  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 7.760  ; 7.760  ; 7.760  ; 7.760  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 7.801  ; 7.801  ; 7.801  ; 7.801  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 7.772  ; 7.772  ; 7.772  ; 7.772  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 7.765  ; 7.765  ; 7.765  ; 7.765  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 7.750  ; 7.750  ; 7.750  ; 7.750  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 7.568  ; 7.568  ; 7.568  ; 7.568  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 7.609  ; 7.609  ; 7.609  ; 7.609  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 7.355  ; 7.355  ; 7.355  ; 7.355  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 7.064  ; 7.064  ; 7.064  ; 7.064  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 6.937  ; 6.937  ; 6.937  ; 6.937  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 7.571  ; 7.571  ; 7.571  ; 7.571  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 6.966  ; 6.966  ; 6.966  ; 6.966  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 9.412  ; 9.412  ; 9.412  ; 9.412  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 9.311  ; 9.311  ; 9.311  ; 9.311  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 10.257 ; 10.257 ; 10.257 ; 10.257 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 9.507  ; 9.507  ; 9.507  ; 9.507  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 9.296  ; 9.296  ; 9.296  ; 9.296  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 10.548 ; 10.548 ; 10.548 ; 10.548 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 10.401 ; 10.401 ; 10.401 ; 10.401 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 11.683 ; 11.683 ; 11.683 ; 11.683 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 9.524  ; 9.524  ; 9.524  ; 9.524  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 10.628 ; 10.628 ; 10.628 ; 10.628 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 9.374  ; 9.374  ; 9.374  ; 9.374  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 10.686 ; 10.686 ; 10.686 ; 10.686 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 11.741 ; 11.741 ; 11.741 ; 11.741 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 9.296  ; 9.296  ; 9.296  ; 9.296  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 10.580 ; 10.580 ; 10.580 ; 10.580 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 8.534  ; 8.534  ; 8.534  ; 8.534  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 8.731  ; 8.731  ; 8.731  ; 8.731  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 8.335  ; 8.335  ; 8.335  ; 8.335  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 7.935  ; 7.935  ; 7.935  ; 7.935  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 8.090  ; 8.090  ; 8.090  ; 8.090  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 7.925  ; 7.925  ; 7.925  ; 7.925  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 9.949  ; 9.949  ; 9.949  ; 9.949  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 10.212 ; 10.212 ; 10.212 ; 10.212 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 9.901  ; 9.901  ; 9.901  ; 9.901  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 9.394  ; 9.394  ; 9.394  ; 9.394  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 9.262  ; 9.262  ; 9.262  ; 9.262  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 9.287  ; 9.287  ; 9.287  ; 9.287  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 9.514  ; 9.514  ; 9.514  ; 9.514  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 10.069 ; 10.069 ; 10.069 ; 10.069 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 9.958  ; 9.958  ; 9.958  ; 9.958  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 9.680  ; 9.680  ; 9.680  ; 9.680  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 8.305  ; 8.305  ; 8.305  ; 8.305  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 8.840  ; 8.840  ; 8.840  ; 8.840  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 9.496  ; 9.496  ; 9.496  ; 9.496  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 9.576  ; 9.576  ; 9.576  ; 9.576  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 8.365  ; 8.365  ; 8.365  ; 8.365  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 8.356  ; 8.356  ; 8.356  ; 8.356  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 8.362  ; 8.362  ; 8.362  ; 8.362  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 8.325  ; 8.325  ; 8.325  ; 8.325  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 8.236  ; 8.236  ; 8.236  ; 8.236  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 8.266  ; 8.266  ; 8.266  ; 8.266  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 8.223  ; 8.223  ; 8.223  ; 8.223  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 8.558  ; 8.558  ; 8.558  ; 8.558  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 7.954  ; 7.954  ; 7.954  ; 7.954  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 8.590  ; 8.590  ; 8.590  ; 8.590  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 8.608  ; 8.608  ; 8.608  ; 8.608  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 8.574  ; 8.574  ; 8.574  ; 8.574  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 8.570  ; 8.570  ; 8.570  ; 8.570  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 8.552  ; 8.552  ; 8.552  ; 8.552  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 7.395  ; 7.395  ; 7.395  ; 7.395  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 7.440  ; 7.440  ; 7.440  ; 7.440  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 8.102  ; 8.102  ; 8.102  ; 8.102  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 7.811  ; 7.811  ; 7.811  ; 7.811  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 7.684  ; 7.684  ; 7.684  ; 7.684  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 7.396  ; 7.396  ; 7.396  ; 7.396  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 7.713  ; 7.713  ; 7.713  ; 7.713  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 8.317  ; 8.317  ; 8.317  ; 8.317  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 8.218  ; 8.218  ; 8.218  ; 8.218  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 9.181  ; 9.181  ; 9.181  ; 9.181  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 8.420  ; 8.420  ; 8.420  ; 8.420  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 8.204  ; 8.204  ; 8.204  ; 8.204  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 9.451  ; 9.451  ; 9.451  ; 9.451  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 9.313  ; 9.313  ; 9.313  ; 9.313  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 11.238 ; 11.238 ; 11.238 ; 11.238 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 9.077  ; 9.077  ; 9.077  ; 9.077  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 10.181 ; 10.181 ; 10.181 ; 10.181 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 8.927  ; 8.927  ; 8.927  ; 8.927  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 10.239 ; 10.239 ; 10.239 ; 10.239 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 11.296 ; 11.296 ; 11.296 ; 11.296 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 8.852  ; 8.852  ; 8.852  ; 8.852  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 9.827  ; 9.827  ; 9.827  ; 9.827  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 7.784  ; 7.784  ; 7.784  ; 7.784  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 7.975  ; 7.975  ; 7.975  ; 7.975  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 7.585  ; 7.585  ; 7.585  ; 7.585  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 7.174  ; 7.174  ; 7.174  ; 7.174  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 7.339  ; 7.339  ; 7.339  ; 7.339  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 7.175  ; 7.175  ; 7.175  ; 7.175  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 9.180  ; 9.180  ; 9.180  ; 9.180  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 9.444  ; 9.444  ; 9.444  ; 9.444  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 9.134  ; 9.134  ; 9.134  ; 9.134  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 8.598  ; 8.598  ; 8.598  ; 8.598  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 8.493  ; 8.493  ; 8.493  ; 8.493  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 8.518  ; 8.518  ; 8.518  ; 8.518  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 8.746  ; 8.746  ; 8.746  ; 8.746  ;
+-------------------+----------------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -2.723 ; -665.238      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.048 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -1368.858             ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.723 ; id_ex:reg_idex|idex_out_alusrc                                                                              ; ex_mem:reg_exmem|exmem_zero_out       ; clock        ; clock       ; 1.000        ; 0.302      ; 4.057      ;
; -2.645 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; id_ex:reg_idex|idex_out_reg2[2]       ; clock        ; clock       ; 1.000        ; -0.279     ; 3.398      ;
; -2.645 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; id_ex:reg_idex|idex_out_reg2[2]       ; clock        ; clock       ; 1.000        ; -0.279     ; 3.398      ;
; -2.645 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; id_ex:reg_idex|idex_out_reg2[2]       ; clock        ; clock       ; 1.000        ; -0.279     ; 3.398      ;
; -2.645 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; id_ex:reg_idex|idex_out_reg2[2]       ; clock        ; clock       ; 1.000        ; -0.279     ; 3.398      ;
; -2.645 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; id_ex:reg_idex|idex_out_reg2[2]       ; clock        ; clock       ; 1.000        ; -0.279     ; 3.398      ;
; -2.614 ; id_ex:reg_idex|idex_out_reg2[0]                                                                             ; ex_mem:reg_exmem|exmem_zero_out       ; clock        ; clock       ; 1.000        ; 0.302      ; 3.948      ;
; -2.612 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; id_ex:reg_idex|idex_out_reg1[3]       ; clock        ; clock       ; 1.000        ; -0.252     ; 3.392      ;
; -2.612 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; id_ex:reg_idex|idex_out_reg1[3]       ; clock        ; clock       ; 1.000        ; -0.252     ; 3.392      ;
; -2.612 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; id_ex:reg_idex|idex_out_reg1[3]       ; clock        ; clock       ; 1.000        ; -0.252     ; 3.392      ;
; -2.612 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; id_ex:reg_idex|idex_out_reg1[3]       ; clock        ; clock       ; 1.000        ; -0.252     ; 3.392      ;
; -2.612 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; id_ex:reg_idex|idex_out_reg1[3]       ; clock        ; clock       ; 1.000        ; -0.252     ; 3.392      ;
; -2.592 ; id_ex:reg_idex|idex_out_immediate[1]                                                                        ; ex_mem:reg_exmem|exmem_zero_out       ; clock        ; clock       ; 1.000        ; 0.302      ; 3.926      ;
; -2.583 ; id_ex:reg_idex|idex_out_reg2[1]                                                                             ; ex_mem:reg_exmem|exmem_zero_out       ; clock        ; clock       ; 1.000        ; 0.302      ; 3.917      ;
; -2.581 ; id_ex:reg_idex|idex_out_immediate[0]                                                                        ; ex_mem:reg_exmem|exmem_zero_out       ; clock        ; clock       ; 1.000        ; 0.302      ; 3.915      ;
; -2.578 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; pc:pc_reg|out_pc[7]                   ; clock        ; clock       ; 1.000        ; -0.219     ; 3.391      ;
; -2.578 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; pc:pc_reg|out_pc[7]                   ; clock        ; clock       ; 1.000        ; -0.219     ; 3.391      ;
; -2.578 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; pc:pc_reg|out_pc[7]                   ; clock        ; clock       ; 1.000        ; -0.219     ; 3.391      ;
; -2.578 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; pc:pc_reg|out_pc[7]                   ; clock        ; clock       ; 1.000        ; -0.219     ; 3.391      ;
; -2.578 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; pc:pc_reg|out_pc[7]                   ; clock        ; clock       ; 1.000        ; -0.219     ; 3.391      ;
; -2.563 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; id_ex:reg_idex|idex_out_reg2[29]      ; clock        ; clock       ; 1.000        ; -0.261     ; 3.334      ;
; -2.563 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; id_ex:reg_idex|idex_out_reg2[29]      ; clock        ; clock       ; 1.000        ; -0.261     ; 3.334      ;
; -2.563 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; id_ex:reg_idex|idex_out_reg2[29]      ; clock        ; clock       ; 1.000        ; -0.261     ; 3.334      ;
; -2.563 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; id_ex:reg_idex|idex_out_reg2[29]      ; clock        ; clock       ; 1.000        ; -0.261     ; 3.334      ;
; -2.563 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; id_ex:reg_idex|idex_out_reg2[29]      ; clock        ; clock       ; 1.000        ; -0.261     ; 3.334      ;
; -2.559 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; id_ex:reg_idex|idex_out_reg1[13]      ; clock        ; clock       ; 1.000        ; -0.251     ; 3.340      ;
; -2.559 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; id_ex:reg_idex|idex_out_reg1[13]      ; clock        ; clock       ; 1.000        ; -0.251     ; 3.340      ;
; -2.559 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; id_ex:reg_idex|idex_out_reg1[13]      ; clock        ; clock       ; 1.000        ; -0.251     ; 3.340      ;
; -2.559 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; id_ex:reg_idex|idex_out_reg1[13]      ; clock        ; clock       ; 1.000        ; -0.251     ; 3.340      ;
; -2.559 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; id_ex:reg_idex|idex_out_reg1[13]      ; clock        ; clock       ; 1.000        ; -0.251     ; 3.340      ;
; -2.535 ; id_ex:reg_idex|idex_out_immediate[2]                                                                        ; ex_mem:reg_exmem|exmem_zero_out       ; clock        ; clock       ; 1.000        ; 0.302      ; 3.869      ;
; -2.527 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; id_ex:reg_idex|idex_out_reg1[8]       ; clock        ; clock       ; 1.000        ; -0.262     ; 3.297      ;
; -2.527 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; id_ex:reg_idex|idex_out_reg1[8]       ; clock        ; clock       ; 1.000        ; -0.262     ; 3.297      ;
; -2.527 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; id_ex:reg_idex|idex_out_reg1[8]       ; clock        ; clock       ; 1.000        ; -0.262     ; 3.297      ;
; -2.527 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; id_ex:reg_idex|idex_out_reg1[8]       ; clock        ; clock       ; 1.000        ; -0.262     ; 3.297      ;
; -2.527 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; id_ex:reg_idex|idex_out_reg1[8]       ; clock        ; clock       ; 1.000        ; -0.262     ; 3.297      ;
; -2.511 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; id_ex:reg_idex|idex_out_reg1[12]      ; clock        ; clock       ; 1.000        ; -0.262     ; 3.281      ;
; -2.511 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; id_ex:reg_idex|idex_out_reg1[12]      ; clock        ; clock       ; 1.000        ; -0.262     ; 3.281      ;
; -2.511 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; id_ex:reg_idex|idex_out_reg1[12]      ; clock        ; clock       ; 1.000        ; -0.262     ; 3.281      ;
; -2.511 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; id_ex:reg_idex|idex_out_reg1[12]      ; clock        ; clock       ; 1.000        ; -0.262     ; 3.281      ;
; -2.511 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; id_ex:reg_idex|idex_out_reg1[12]      ; clock        ; clock       ; 1.000        ; -0.262     ; 3.281      ;
; -2.482 ; id_ex:reg_idex|idex_out_reg2[4]                                                                             ; ex_mem:reg_exmem|exmem_zero_out       ; clock        ; clock       ; 1.000        ; 0.271      ; 3.785      ;
; -2.479 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; pc:pc_reg|out_pc[5]                   ; clock        ; clock       ; 1.000        ; -0.385     ; 3.126      ;
; -2.479 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; pc:pc_reg|out_pc[5]                   ; clock        ; clock       ; 1.000        ; -0.385     ; 3.126      ;
; -2.479 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; pc:pc_reg|out_pc[5]                   ; clock        ; clock       ; 1.000        ; -0.385     ; 3.126      ;
; -2.479 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; pc:pc_reg|out_pc[5]                   ; clock        ; clock       ; 1.000        ; -0.385     ; 3.126      ;
; -2.479 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; pc:pc_reg|out_pc[5]                   ; clock        ; clock       ; 1.000        ; -0.385     ; 3.126      ;
; -2.462 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; id_ex:reg_idex|idex_out_reg1[31]      ; clock        ; clock       ; 1.000        ; -0.248     ; 3.246      ;
; -2.462 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; id_ex:reg_idex|idex_out_reg1[31]      ; clock        ; clock       ; 1.000        ; -0.248     ; 3.246      ;
; -2.462 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; id_ex:reg_idex|idex_out_reg1[31]      ; clock        ; clock       ; 1.000        ; -0.248     ; 3.246      ;
; -2.462 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; id_ex:reg_idex|idex_out_reg1[31]      ; clock        ; clock       ; 1.000        ; -0.248     ; 3.246      ;
; -2.462 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; id_ex:reg_idex|idex_out_reg1[31]      ; clock        ; clock       ; 1.000        ; -0.248     ; 3.246      ;
; -2.460 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; pc:pc_reg|out_pc[31]                  ; clock        ; clock       ; 1.000        ; -0.248     ; 3.244      ;
; -2.460 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; pc:pc_reg|out_pc[31]                  ; clock        ; clock       ; 1.000        ; -0.248     ; 3.244      ;
; -2.460 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; pc:pc_reg|out_pc[31]                  ; clock        ; clock       ; 1.000        ; -0.248     ; 3.244      ;
; -2.460 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; pc:pc_reg|out_pc[31]                  ; clock        ; clock       ; 1.000        ; -0.248     ; 3.244      ;
; -2.460 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; pc:pc_reg|out_pc[31]                  ; clock        ; clock       ; 1.000        ; -0.248     ; 3.244      ;
; -2.458 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; id_ex:reg_idex|idex_out_reg2[6]       ; clock        ; clock       ; 1.000        ; -0.334     ; 3.156      ;
; -2.458 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; id_ex:reg_idex|idex_out_reg2[6]       ; clock        ; clock       ; 1.000        ; -0.334     ; 3.156      ;
; -2.458 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; id_ex:reg_idex|idex_out_reg2[6]       ; clock        ; clock       ; 1.000        ; -0.334     ; 3.156      ;
; -2.458 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; id_ex:reg_idex|idex_out_reg2[6]       ; clock        ; clock       ; 1.000        ; -0.334     ; 3.156      ;
; -2.458 ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; id_ex:reg_idex|idex_out_reg2[6]       ; clock        ; clock       ; 1.000        ; -0.334     ; 3.156      ;
; -2.457 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; pc:pc_reg|out_pc[16]                  ; clock        ; clock       ; 1.000        ; -0.098     ; 3.391      ;
; -2.457 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; pc:pc_reg|out_pc[16]                  ; clock        ; clock       ; 1.000        ; -0.098     ; 3.391      ;
; -2.457 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; pc:pc_reg|out_pc[16]                  ; clock        ; clock       ; 1.000        ; -0.098     ; 3.391      ;
; -2.457 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; pc:pc_reg|out_pc[16]                  ; clock        ; clock       ; 1.000        ; -0.098     ; 3.391      ;
; -2.457 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; pc:pc_reg|out_pc[16]                  ; clock        ; clock       ; 1.000        ; -0.098     ; 3.391      ;
; -2.451 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; pc:pc_reg|out_pc[10]                  ; clock        ; clock       ; 1.000        ; -0.281     ; 3.202      ;
; -2.451 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; pc:pc_reg|out_pc[10]                  ; clock        ; clock       ; 1.000        ; -0.281     ; 3.202      ;
; -2.451 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; pc:pc_reg|out_pc[10]                  ; clock        ; clock       ; 1.000        ; -0.281     ; 3.202      ;
; -2.451 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; pc:pc_reg|out_pc[10]                  ; clock        ; clock       ; 1.000        ; -0.281     ; 3.202      ;
; -2.451 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; pc:pc_reg|out_pc[10]                  ; clock        ; clock       ; 1.000        ; -0.281     ; 3.202      ;
; -2.450 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; pc:pc_reg|out_pc[28]                  ; clock        ; clock       ; 1.000        ; -0.385     ; 3.097      ;
; -2.450 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; pc:pc_reg|out_pc[28]                  ; clock        ; clock       ; 1.000        ; -0.385     ; 3.097      ;
; -2.450 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; pc:pc_reg|out_pc[28]                  ; clock        ; clock       ; 1.000        ; -0.385     ; 3.097      ;
; -2.450 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; pc:pc_reg|out_pc[28]                  ; clock        ; clock       ; 1.000        ; -0.385     ; 3.097      ;
; -2.450 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; pc:pc_reg|out_pc[28]                  ; clock        ; clock       ; 1.000        ; -0.385     ; 3.097      ;
; -2.443 ; id_ex:reg_idex|idex_out_immediate[5]                                                                        ; ex_mem:reg_exmem|exmem_zero_out       ; clock        ; clock       ; 1.000        ; 0.302      ; 3.777      ;
; -2.439 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; id_ex:reg_idex|idex_out_reg1[10]      ; clock        ; clock       ; 1.000        ; -0.262     ; 3.209      ;
; -2.439 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; id_ex:reg_idex|idex_out_reg1[10]      ; clock        ; clock       ; 1.000        ; -0.262     ; 3.209      ;
; -2.439 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; id_ex:reg_idex|idex_out_reg1[10]      ; clock        ; clock       ; 1.000        ; -0.262     ; 3.209      ;
; -2.439 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; id_ex:reg_idex|idex_out_reg1[10]      ; clock        ; clock       ; 1.000        ; -0.262     ; 3.209      ;
; -2.439 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; id_ex:reg_idex|idex_out_reg1[10]      ; clock        ; clock       ; 1.000        ; -0.262     ; 3.209      ;
; -2.437 ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_we_reg       ; mem_wb:reg_memwb|memwb_out_memdata[9] ; clock        ; clock       ; 1.000        ; -0.304     ; 3.165      ;
; -2.437 ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg0 ; mem_wb:reg_memwb|memwb_out_memdata[9] ; clock        ; clock       ; 1.000        ; -0.304     ; 3.165      ;
; -2.437 ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg1 ; mem_wb:reg_memwb|memwb_out_memdata[9] ; clock        ; clock       ; 1.000        ; -0.304     ; 3.165      ;
; -2.437 ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg2 ; mem_wb:reg_memwb|memwb_out_memdata[9] ; clock        ; clock       ; 1.000        ; -0.304     ; 3.165      ;
; -2.437 ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg3 ; mem_wb:reg_memwb|memwb_out_memdata[9] ; clock        ; clock       ; 1.000        ; -0.304     ; 3.165      ;
; -2.437 ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg4 ; mem_wb:reg_memwb|memwb_out_memdata[9] ; clock        ; clock       ; 1.000        ; -0.304     ; 3.165      ;
; -2.437 ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg5 ; mem_wb:reg_memwb|memwb_out_memdata[9] ; clock        ; clock       ; 1.000        ; -0.304     ; 3.165      ;
; -2.437 ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg6 ; mem_wb:reg_memwb|memwb_out_memdata[9] ; clock        ; clock       ; 1.000        ; -0.304     ; 3.165      ;
; -2.437 ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg7 ; mem_wb:reg_memwb|memwb_out_memdata[9] ; clock        ; clock       ; 1.000        ; -0.304     ; 3.165      ;
; -2.431 ; id_ex:reg_idex|idex_out_reg2[3]                                                                             ; ex_mem:reg_exmem|exmem_zero_out       ; clock        ; clock       ; 1.000        ; 0.302      ; 3.765      ;
; -2.428 ; id_ex:reg_idex|idex_out_reg2[6]                                                                             ; ex_mem:reg_exmem|exmem_zero_out       ; clock        ; clock       ; 1.000        ; 0.358      ; 3.818      ;
; -2.427 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0       ; pc:pc_reg|out_pc[2]                   ; clock        ; clock       ; 1.000        ; -0.252     ; 3.207      ;
; -2.427 ; id_ex:reg_idex|idex_out_immediate[3]                                                                        ; ex_mem:reg_exmem|exmem_zero_out       ; clock        ; clock       ; 1.000        ; 0.302      ; 3.761      ;
; -2.427 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1       ; pc:pc_reg|out_pc[2]                   ; clock        ; clock       ; 1.000        ; -0.252     ; 3.207      ;
; -2.427 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2       ; pc:pc_reg|out_pc[2]                   ; clock        ; clock       ; 1.000        ; -0.252     ; 3.207      ;
; -2.427 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3       ; pc:pc_reg|out_pc[2]                   ; clock        ; clock       ; 1.000        ; -0.252     ; 3.207      ;
; -2.427 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4       ; pc:pc_reg|out_pc[2]                   ; clock        ; clock       ; 1.000        ; -0.252     ; 3.207      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                             ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.048 ; if_id:reg_ifid|out_pc4[2]                ; id_ex:reg_idex|idex_out_pc4[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.390      ; 0.590      ;
; 0.072 ; id_ex:reg_idex|idex_mem_to_reg_out[0]    ; ex_mem:reg_exmem|exmem_memtoreg_out[0]                                                                      ; clock        ; clock       ; 0.000        ; 0.249      ; 0.473      ;
; 0.140 ; id_ex:reg_idex|idex_out_pc4[29]          ; ex_mem:reg_exmem|exmem_adderesult_out[29]                                                                   ; clock        ; clock       ; 0.000        ; 0.304      ; 0.596      ;
; 0.147 ; id_ex:reg_idex|idex_out_rt[4]            ; ex_mem:reg_exmem|exmem_writereg_out[4]                                                                      ; clock        ; clock       ; 0.000        ; 0.195      ; 0.494      ;
; 0.149 ; id_ex:reg_idex|idex_out_pc4[23]          ; ex_mem:reg_exmem|exmem_adderesult_out[23]                                                                   ; clock        ; clock       ; 0.000        ; 0.304      ; 0.605      ;
; 0.159 ; ex_mem:reg_exmem|exmem_out_pc4[9]        ; mem_wb:reg_memwb|memwb_out_pc4[9]                                                                           ; clock        ; clock       ; 0.000        ; 0.249      ; 0.560      ;
; 0.190 ; bregmips:breg_id|regs_rtl_0_bypass[2]    ; id_ex:reg_idex|idex_out_rd[0]                                                                               ; clock        ; clock       ; 0.000        ; 0.240      ; 0.582      ;
; 0.196 ; id_ex:reg_idex|idex_out_pc4[31]          ; ex_mem:reg_exmem|exmem_adderesult_out[31]                                                                   ; clock        ; clock       ; 0.000        ; 0.271      ; 0.619      ;
; 0.200 ; bregmips:breg_id|regs_rtl_0_bypass[6]    ; id_ex:reg_idex|idex_out_rd[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.240      ; 0.592      ;
; 0.201 ; bregmips:breg_id|regs_rtl_1_bypass[6]    ; id_ex:reg_idex|idex_out_rt[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.240      ; 0.593      ;
; 0.207 ; id_ex:reg_idex|idex_out_pc4[17]          ; ex_mem:reg_exmem|exmem_out_pc4[17]                                                                          ; clock        ; clock       ; 0.000        ; 0.265      ; 0.624      ;
; 0.210 ; id_ex:reg_idex|idex_out_reg2[31]         ; ex_mem:reg_exmem|exmem_reg2_out[31]                                                                         ; clock        ; clock       ; 0.000        ; 0.242      ; 0.604      ;
; 0.212 ; bregmips:breg_id|regs_rtl_1_bypass[4]    ; id_ex:reg_idex|idex_out_rt[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.195      ; 0.559      ;
; 0.218 ; ex_mem:reg_exmem|exmem_out_pc4[4]        ; mem_wb:reg_memwb|memwb_out_pc4[4]                                                                           ; clock        ; clock       ; 0.000        ; 0.395      ; 0.765      ;
; 0.224 ; id_ex:reg_idex|idex_out_pc4[3]           ; ex_mem:reg_exmem|exmem_out_pc4[3]                                                                           ; clock        ; clock       ; 0.000        ; 0.298      ; 0.674      ;
; 0.228 ; if_id:reg_ifid|out_pc4[7]                ; id_ex:reg_idex|idex_out_pc4[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.299      ; 0.679      ;
; 0.238 ; ex_mem:reg_exmem|exmem_out_pc4[27]       ; mem_wb:reg_memwb|memwb_out_pc4[27]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; id_ex:reg_idex|idex_out_pc4[16]          ; ex_mem:reg_exmem|exmem_out_pc4[16]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; id_ex:reg_idex|idex_out_reg2[6]          ; ex_mem:reg_exmem|exmem_reg2_out[6]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; id_ex:reg_idex|idex_out_pc4[7]           ; ex_mem:reg_exmem|exmem_out_pc4[7]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ex_mem:reg_exmem|exmem_out_pc4[28]       ; mem_wb:reg_memwb|memwb_out_pc4[28]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; id_ex:reg_idex|idex_out_reg2[23]         ; ex_mem:reg_exmem|exmem_reg2_out[23]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; id_ex:reg_idex|idex_out_pc4[29]          ; ex_mem:reg_exmem|exmem_out_pc4[29]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; id_ex:reg_idex|idex_out_pc4[19]          ; ex_mem:reg_exmem|exmem_out_pc4[19]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; id_ex:reg_idex|idex_out_pc4[12]          ; ex_mem:reg_exmem|exmem_out_pc4[12]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; id_ex:reg_idex|idex_out_reg2[26]         ; ex_mem:reg_exmem|exmem_reg2_out[26]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; id_ex:reg_idex|idex_out_reg2[8]          ; ex_mem:reg_exmem|exmem_reg2_out[8]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; id_ex:reg_idex|idex_out_pc4[28]          ; ex_mem:reg_exmem|exmem_out_pc4[28]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; id_ex:reg_idex|idex_out_pc4[13]          ; ex_mem:reg_exmem|exmem_out_pc4[13]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; id_ex:reg_idex|idex_out_pc4[14]          ; ex_mem:reg_exmem|exmem_out_pc4[14]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; id_ex:reg_idex|idex_out_pc4[15]          ; ex_mem:reg_exmem|exmem_out_pc4[15]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; pc:pc_reg|out_pc[0]                      ; if_id:reg_ifid|out_pc4[0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.001      ; 0.396      ;
; 0.243 ; if_id:reg_ifid|out_pc4[0]                ; id_ex:reg_idex|idex_out_pc4[0]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; if_id:reg_ifid|out_instruction[7]        ; id_ex:reg_idex|idex_out_immediate[7]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; if_id:reg_ifid|out_instruction[11]       ; id_ex:reg_idex|idex_out_immediate[11]                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.247 ; if_id:reg_ifid|out_instruction[13]       ; id_ex:reg_idex|idex_out_immediate[13]                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.254 ; id_ex:reg_idex|idex_out_pc4[30]          ; ex_mem:reg_exmem|exmem_out_pc4[30]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; id_ex:reg_idex|idex_out_pc4[19]          ; ex_mem:reg_exmem|exmem_adderesult_out[19]                                                                   ; clock        ; clock       ; 0.000        ; 0.408      ; 0.816      ;
; 0.259 ; pc:pc_reg|out_pc[31]                     ; if_id:reg_ifid|out_pc4[31]                                                                                  ; clock        ; clock       ; 0.000        ; 0.271      ; 0.682      ;
; 0.260 ; bregmips:breg_id|regs_rtl_1_bypass[8]    ; id_ex:reg_idex|idex_out_rt[3]                                                                               ; clock        ; clock       ; 0.000        ; 0.240      ; 0.652      ;
; 0.273 ; ex_mem:reg_exmem|exmem_aluresult_out[9]  ; mem_wb:reg_memwb|memwb_out_result_alu[9]                                                                    ; clock        ; clock       ; 0.000        ; 0.274      ; 0.699      ;
; 0.278 ; id_ex:reg_idex|idex_out_pc4[29]          ; ex_mem:reg_exmem|exmem_adderesult_out[30]                                                                   ; clock        ; clock       ; 0.000        ; 0.304      ; 0.734      ;
; 0.289 ; id_ex:reg_idex|idex_out_pc4[23]          ; ex_mem:reg_exmem|exmem_adderesult_out[24]                                                                   ; clock        ; clock       ; 0.000        ; 0.304      ; 0.745      ;
; 0.291 ; ex_mem:reg_exmem|exmem_reg2_out[19]      ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg1 ; clock        ; clock       ; 0.000        ; 0.240      ; 0.669      ;
; 0.291 ; id_ex:reg_idex|idex_out_pc4[6]           ; ex_mem:reg_exmem|exmem_out_pc4[6]                                                                           ; clock        ; clock       ; 0.000        ; 0.184      ; 0.627      ;
; 0.292 ; bregmips:breg_id|regs_rtl_1_bypass[55]   ; id_ex:reg_idex|idex_out_reg2[22]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; id_ex:reg_idex|idex_out_reg2[5]          ; ex_mem:reg_exmem|exmem_reg2_out[5]                                                                          ; clock        ; clock       ; 0.000        ; 0.304      ; 0.748      ;
; 0.293 ; pc:pc_reg|out_pc[5]                      ; minst:mi_if|altsyncram:altsyncram_component|altsyncram_ho81:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.548      ; 0.979      ;
; 0.293 ; pc:pc_reg|out_pc[4]                      ; minst:mi_if|altsyncram:altsyncram_component|altsyncram_ho81:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.445      ; 0.876      ;
; 0.295 ; bregmips:breg_id|regs_rtl_1_bypass[73]   ; id_ex:reg_idex|idex_out_reg2[31]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.447      ;
; 0.300 ; if_id:reg_ifid|out_instruction[28]       ; id_ex:reg_idex|idex_regwrite_out                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.452      ;
; 0.302 ; ex_mem:reg_exmem|exmem_reg2_out[25]      ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg7 ; clock        ; clock       ; 0.000        ; 0.238      ; 0.678      ;
; 0.305 ; mem_wb:reg_memwb|memwb_out_writereg[0]   ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~porta_address_reg0       ; clock        ; clock       ; 0.000        ; 0.167      ; 0.610      ;
; 0.306 ; mem_wb:reg_memwb|memwb_out_writereg[2]   ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~porta_address_reg2       ; clock        ; clock       ; 0.000        ; 0.167      ; 0.611      ;
; 0.309 ; id_ex:reg_idex|idex_out_reg2[10]         ; ex_mem:reg_exmem|exmem_reg2_out[10]                                                                         ; clock        ; clock       ; 0.000        ; 0.100      ; 0.561      ;
; 0.313 ; id_ex:reg_idex|idex_out_pc4[29]          ; ex_mem:reg_exmem|exmem_adderesult_out[31]                                                                   ; clock        ; clock       ; 0.000        ; 0.304      ; 0.769      ;
; 0.316 ; mem_wb:reg_memwb|memwb_out_writereg[3]   ; bregmips:breg_id|altsyncram:regs_rtl_1|altsyncram_u5h1:auto_generated|ram_block1a0~porta_address_reg3       ; clock        ; clock       ; 0.000        ; 0.167      ; 0.621      ;
; 0.319 ; pc:pc_reg|out_pc[2]                      ; minst:mi_if|altsyncram:altsyncram_component|altsyncram_ho81:auto_generated|ram_block1a18~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.415      ; 0.872      ;
; 0.322 ; if_id:reg_ifid|out_pc4[20]               ; id_ex:reg_idex|idex_out_pc4[20]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; if_id:reg_ifid|out_pc4[21]               ; id_ex:reg_idex|idex_out_pc4[21]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; pc:pc_reg|out_pc[24]                     ; if_id:reg_ifid|out_pc4[24]                                                                                  ; clock        ; clock       ; 0.000        ; 0.408      ; 0.882      ;
; 0.323 ; ex_mem:reg_exmem|exmem_memtoreg_out[1]   ; mem_wb:reg_memwb|memwb_out_memtoreg[1]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; ex_mem:reg_exmem|exmem_memtoreg_out[0]   ; mem_wb:reg_memwb|memwb_out_memtoreg[0]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; ex_mem:reg_exmem|exmem_out_pc4[11]       ; mem_wb:reg_memwb|memwb_out_pc4[11]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; ex_mem:reg_exmem|exmem_out_pc4[15]       ; mem_wb:reg_memwb|memwb_out_pc4[15]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; id_ex:reg_idex|idex_out_reg2[9]          ; ex_mem:reg_exmem|exmem_reg2_out[9]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; if_id:reg_ifid|out_pc4[11]               ; id_ex:reg_idex|idex_out_pc4[11]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; ex_mem:reg_exmem|exmem_out_pc4[3]        ; mem_wb:reg_memwb|memwb_out_pc4[3]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; ex_mem:reg_exmem|exmem_out_pc4[31]       ; mem_wb:reg_memwb|memwb_out_pc4[31]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; ex_mem:reg_exmem|exmem_out_pc4[17]       ; mem_wb:reg_memwb|memwb_out_pc4[17]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; id_ex:reg_idex|idex_out_pc4[0]           ; ex_mem:reg_exmem|exmem_adderesult_out[0]                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; ex_mem:reg_exmem|exmem_out_pc4[24]       ; mem_wb:reg_memwb|memwb_out_pc4[24]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; id_ex:reg_idex|idex_out_pc4[9]           ; ex_mem:reg_exmem|exmem_out_pc4[9]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; ex_mem:reg_exmem|exmem_out_pc4[29]       ; mem_wb:reg_memwb|memwb_out_pc4[29]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; id_ex:reg_idex|idex_out_pc4[26]          ; ex_mem:reg_exmem|exmem_out_pc4[26]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; ex_mem:reg_exmem|exmem_out_pc4[30]       ; mem_wb:reg_memwb|memwb_out_pc4[30]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; ex_mem:reg_exmem|exmem_out_pc4[21]       ; mem_wb:reg_memwb|memwb_out_pc4[21]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; if_id:reg_ifid|out_pc4[9]                ; id_ex:reg_idex|idex_out_pc4[9]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; id_ex:reg_idex|idex_out_pc4[1]           ; ex_mem:reg_exmem|exmem_adderesult_out[1]                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; ex_mem:reg_exmem|exmem_out_pc4[14]       ; mem_wb:reg_memwb|memwb_out_pc4[14]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; id_ex:reg_idex|idex_out_pc4[5]           ; ex_mem:reg_exmem|exmem_out_pc4[5]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; ex_mem:reg_exmem|exmem_out_pc4[23]       ; mem_wb:reg_memwb|memwb_out_pc4[23]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; ex_mem:reg_exmem|exmem_adderesult_out[1] ; pc:pc_reg|out_pc[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.224      ; 0.705      ;
; 0.330 ; id_ex:reg_idex|idex_out_pc4[23]          ; ex_mem:reg_exmem|exmem_out_pc4[23]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; ex_mem:reg_exmem|exmem_aluresult_out[23] ; mem_wb:reg_memwb|memwb_out_result_alu[23]                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; id_ex:reg_idex|idex_out_reg2[14]         ; ex_mem:reg_exmem|exmem_reg2_out[14]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; id_ex:reg_idex|idex_out_pc4[31]          ; ex_mem:reg_exmem|exmem_out_pc4[31]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; id_ex:reg_idex|idex_out_pc4[22]          ; ex_mem:reg_exmem|exmem_out_pc4[22]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.483      ;
; 0.333 ; id_ex:reg_idex|idex_out_reg2[13]         ; ex_mem:reg_exmem|exmem_reg2_out[13]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; if_id:reg_ifid|out_instruction[15]       ; id_ex:reg_idex|idex_out_immediate[15]                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; if_id:reg_ifid|out_instruction[9]        ; id_ex:reg_idex|idex_out_immediate[9]                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.486      ;
; 0.336 ; id_ex:reg_idex|idex_out_pc4[2]           ; ex_mem:reg_exmem|exmem_out_pc4[2]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.488      ;
; 0.338 ; id_ex:reg_idex|idex_out_reg2[7]          ; ex_mem:reg_exmem|exmem_reg2_out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.490      ;
; 0.340 ; pc:pc_reg|out_pc[8]                      ; minst:mi_if|altsyncram:altsyncram_component|altsyncram_ho81:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.470      ; 0.948      ;
; 0.344 ; if_id:reg_ifid|out_instruction[5]        ; id_ex:reg_idex|idex_out_regdest[0]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.496      ;
; 0.345 ; id_ex:reg_idex|idex_out_reg1[18]         ; ex_mem:reg_exmem|exmem_aluresult_out[18]                                                                    ; clock        ; clock       ; 0.000        ; 0.263      ; 0.760      ;
; 0.346 ; ex_mem:reg_exmem|exmem_aluresult_out[10] ; mem_wb:reg_memwb|memwb_out_result_alu[10]                                                                   ; clock        ; clock       ; 0.000        ; -0.013     ; 0.485      ;
; 0.349 ; pc:pc_reg|out_pc[25]                     ; if_id:reg_ifid|out_pc4[26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.229      ; 0.730      ;
; 0.353 ; pc:pc_reg|out_pc[26]                     ; if_id:reg_ifid|out_pc4[26]                                                                                  ; clock        ; clock       ; 0.000        ; 0.224      ; 0.729      ;
; 0.354 ; ex_mem:reg_exmem|exmem_reg2_out[17]      ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg17 ; clock        ; clock       ; 0.000        ; 0.235      ; 0.727      ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 9.070 ; 9.070 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 9.070 ; 9.070 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 8.977 ; 8.977 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 8.828 ; 8.828 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 8.179 ; 8.179 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 8.417 ; 8.417 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 8.660 ; 8.660 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 8.696 ; 8.696 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 7.794 ; 7.794 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 7.794 ; 7.794 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 7.778 ; 7.778 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 7.731 ; 7.731 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 7.729 ; 7.729 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 7.679 ; 7.679 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 7.692 ; 7.692 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 7.661 ; 7.661 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 7.868 ; 7.868 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 7.837 ; 7.837 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 7.572 ; 7.572 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 7.853 ; 7.853 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 7.868 ; 7.868 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 7.837 ; 7.837 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 7.844 ; 7.844 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 7.827 ; 7.827 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 8.249 ; 8.249 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 7.770 ; 7.770 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 7.795 ; 7.795 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 8.249 ; 8.249 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 8.039 ; 8.039 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 8.014 ; 8.014 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 7.757 ; 7.757 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 7.974 ; 7.974 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 9.112 ; 9.112 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 8.531 ; 8.531 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 8.490 ; 8.490 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 8.997 ; 8.997 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 8.564 ; 8.564 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 8.496 ; 8.496 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 9.112 ; 9.112 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 9.032 ; 9.032 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 9.288 ; 9.288 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 9.175 ; 9.175 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 8.206 ; 8.206 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 8.774 ; 8.774 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 8.186 ; 8.186 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 8.752 ; 8.752 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 9.288 ; 9.288 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 8.116 ; 8.116 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 9.439 ; 9.439 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 9.439 ; 9.439 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 8.416 ; 8.416 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 8.503 ; 8.503 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 8.299 ; 8.299 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 8.134 ; 8.134 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 8.190 ; 8.190 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 8.125 ; 8.125 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 9.358 ; 9.358 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 9.242 ; 9.242 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 9.358 ; 9.358 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 9.199 ; 9.199 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 8.988 ; 8.988 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 8.953 ; 8.953 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 8.969 ; 8.969 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 9.071 ; 9.071 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 5.648 ; 5.648 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 6.538 ; 6.538 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 6.431 ; 6.431 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 6.287 ; 6.287 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 5.648 ; 5.648 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 5.867 ; 5.867 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 6.110 ; 6.110 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 6.142 ; 6.142 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 4.991 ; 4.991 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 5.099 ; 5.099 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 5.092 ; 5.092 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 5.049 ; 5.049 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 5.037 ; 5.037 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 4.995 ; 4.995 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 5.014 ; 5.014 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 4.991 ; 4.991 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 4.805 ; 4.805 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 5.076 ; 5.076 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 4.805 ; 4.805 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 5.095 ; 5.095 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 5.108 ; 5.108 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 5.080 ; 5.080 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 5.076 ; 5.076 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 5.063 ; 5.063 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 5.178 ; 5.178 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 5.185 ; 5.185 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 5.214 ; 5.214 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 5.399 ; 5.399 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 5.451 ; 5.451 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 5.419 ; 5.419 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 5.178 ; 5.178 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 5.387 ; 5.387 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 5.624 ; 5.624 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 5.661 ; 5.661 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 5.626 ; 5.626 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 6.135 ; 6.135 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 5.700 ; 5.700 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 5.624 ; 5.624 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 6.248 ; 6.248 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 6.169 ; 6.169 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 5.590 ; 5.590 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 6.647 ; 6.647 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 5.687 ; 5.687 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 6.251 ; 6.251 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 5.664 ; 5.664 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 6.233 ; 6.233 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 6.768 ; 6.768 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 5.590 ; 5.590 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 5.238 ; 5.238 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 6.554 ; 6.554 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 5.530 ; 5.530 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 5.606 ; 5.606 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 5.414 ; 5.414 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 5.246 ; 5.246 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 5.307 ; 5.307 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 5.238 ; 5.238 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 5.504 ; 5.504 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 5.785 ; 5.785 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 5.909 ; 5.909 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 5.749 ; 5.749 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 5.538 ; 5.538 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 5.504 ; 5.504 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 5.520 ; 5.520 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 5.622 ; 5.622 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Propagation Delay                                                        ;
+-------------------+----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+-------------------+----------------------+-------+-------+-------+-------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 5.634 ; 5.634 ; 5.634 ; 5.634 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 5.537 ; 5.537 ; 5.537 ; 5.537 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 5.395 ; 5.395 ; 5.395 ; 5.395 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 4.744 ; 4.744 ; 4.744 ; 4.744 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 4.976 ; 4.976 ; 4.976 ; 4.976 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 5.219 ; 5.219 ; 5.219 ; 5.219 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 5.256 ; 5.256 ; 5.256 ; 5.256 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 4.718 ; 4.718 ; 4.718 ; 4.718 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 4.711 ; 4.711 ; 4.711 ; 4.711 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 4.668 ; 4.668 ; 4.668 ; 4.668 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 4.656 ; 4.656 ; 4.656 ; 4.656 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 4.614 ; 4.614 ; 4.614 ; 4.614 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 4.633 ; 4.633 ; 4.633 ; 4.633 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 4.610 ; 4.610 ; 4.610 ; 4.610 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 4.886 ; 4.886 ; 4.886 ; 4.886 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 4.622 ; 4.622 ; 4.622 ; 4.622 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 4.898 ; 4.898 ; 4.898 ; 4.898 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 4.916 ; 4.916 ; 4.916 ; 4.916 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 4.885 ; 4.885 ; 4.885 ; 4.885 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 4.894 ; 4.894 ; 4.894 ; 4.894 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 4.877 ; 4.877 ; 4.877 ; 4.877 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 5.022 ; 5.022 ; 5.022 ; 5.022 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 5.047 ; 5.047 ; 5.047 ; 5.047 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 5.159 ; 5.159 ; 5.159 ; 5.159 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 5.151 ; 5.151 ; 5.151 ; 5.151 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 5.125 ; 5.125 ; 5.125 ; 5.125 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 5.009 ; 5.009 ; 5.009 ; 5.009 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 5.087 ; 5.087 ; 5.087 ; 5.087 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 5.531 ; 5.531 ; 5.531 ; 5.531 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 5.490 ; 5.490 ; 5.490 ; 5.490 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 5.997 ; 5.997 ; 5.997 ; 5.997 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 5.564 ; 5.564 ; 5.564 ; 5.564 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 5.496 ; 5.496 ; 5.496 ; 5.496 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 6.112 ; 6.112 ; 6.112 ; 6.112 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 6.032 ; 6.032 ; 6.032 ; 6.032 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 6.120 ; 6.120 ; 6.120 ; 6.120 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 5.143 ; 5.143 ; 5.143 ; 5.143 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 5.707 ; 5.707 ; 5.707 ; 5.707 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 5.127 ; 5.127 ; 5.127 ; 5.127 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 5.689 ; 5.689 ; 5.689 ; 5.689 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 6.236 ; 6.236 ; 6.236 ; 6.236 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 5.061 ; 5.061 ; 5.061 ; 5.061 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 6.282 ; 6.282 ; 6.282 ; 6.282 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 5.259 ; 5.259 ; 5.259 ; 5.259 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 5.346 ; 5.346 ; 5.346 ; 5.346 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 5.142 ; 5.142 ; 5.142 ; 5.142 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 4.977 ; 4.977 ; 4.977 ; 4.977 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 5.033 ; 5.033 ; 5.033 ; 5.033 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 4.968 ; 4.968 ; 4.968 ; 4.968 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 5.280 ; 5.280 ; 5.280 ; 5.280 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 5.402 ; 5.402 ; 5.402 ; 5.402 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 5.247 ; 5.247 ; 5.247 ; 5.247 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 5.031 ; 5.031 ; 5.031 ; 5.031 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 5.010 ; 5.010 ; 5.010 ; 5.010 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 5.023 ; 5.023 ; 5.023 ; 5.023 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 5.125 ; 5.125 ; 5.125 ; 5.125 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 5.637 ; 5.637 ; 5.637 ; 5.637 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 5.533 ; 5.533 ; 5.533 ; 5.533 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 4.747 ; 4.747 ; 4.747 ; 4.747 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 4.973 ; 4.973 ; 4.973 ; 4.973 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 5.216 ; 5.216 ; 5.216 ; 5.216 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 5.252 ; 5.252 ; 5.252 ; 5.252 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 4.608 ; 4.608 ; 4.608 ; 4.608 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 4.601 ; 4.601 ; 4.601 ; 4.601 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 4.558 ; 4.558 ; 4.558 ; 4.558 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 4.546 ; 4.546 ; 4.546 ; 4.546 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 4.504 ; 4.504 ; 4.504 ; 4.504 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 4.523 ; 4.523 ; 4.523 ; 4.523 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 4.500 ; 4.500 ; 4.500 ; 4.500 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 4.931 ; 4.931 ; 4.931 ; 4.931 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 4.659 ; 4.659 ; 4.659 ; 4.659 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 4.953 ; 4.953 ; 4.953 ; 4.953 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 4.963 ; 4.963 ; 4.963 ; 4.963 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 4.935 ; 4.935 ; 4.935 ; 4.935 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 4.928 ; 4.928 ; 4.928 ; 4.928 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 4.918 ; 4.918 ; 4.918 ; 4.918 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 5.006 ; 5.006 ; 5.006 ; 5.006 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 5.031 ; 5.031 ; 5.031 ; 5.031 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 5.143 ; 5.143 ; 5.143 ; 5.143 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 5.135 ; 5.135 ; 5.135 ; 5.135 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 5.109 ; 5.109 ; 5.109 ; 5.109 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 4.993 ; 4.993 ; 4.993 ; 4.993 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 5.071 ; 5.071 ; 5.071 ; 5.071 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 5.270 ; 5.270 ; 5.270 ; 5.270 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 5.229 ; 5.229 ; 5.229 ; 5.229 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 5.736 ; 5.736 ; 5.736 ; 5.736 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 5.303 ; 5.303 ; 5.303 ; 5.303 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 5.235 ; 5.235 ; 5.235 ; 5.235 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 5.851 ; 5.851 ; 5.851 ; 5.851 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 5.771 ; 5.771 ; 5.771 ; 5.771 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 6.004 ; 6.004 ; 6.004 ; 6.004 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 5.027 ; 5.027 ; 5.027 ; 5.027 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 5.591 ; 5.591 ; 5.591 ; 5.591 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 5.011 ; 5.011 ; 5.011 ; 5.011 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 5.573 ; 5.573 ; 5.573 ; 5.573 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 6.120 ; 6.120 ; 6.120 ; 6.120 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 4.945 ; 4.945 ; 4.945 ; 4.945 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 6.022 ; 6.022 ; 6.022 ; 6.022 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 4.999 ; 4.999 ; 4.999 ; 4.999 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 5.086 ; 5.086 ; 5.086 ; 5.086 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 4.882 ; 4.882 ; 4.882 ; 4.882 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 4.717 ; 4.717 ; 4.717 ; 4.717 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 4.773 ; 4.773 ; 4.773 ; 4.773 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 4.708 ; 4.708 ; 4.708 ; 4.708 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 4.984 ; 4.984 ; 4.984 ; 4.984 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 5.106 ; 5.106 ; 5.106 ; 5.106 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 4.951 ; 4.951 ; 4.951 ; 4.951 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 4.735 ; 4.735 ; 4.735 ; 4.735 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 4.714 ; 4.714 ; 4.714 ; 4.714 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 4.727 ; 4.727 ; 4.727 ; 4.727 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 4.829 ; 4.829 ; 4.829 ; 4.829 ;
+-------------------+----------------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------+
; Minimum Propagation Delay                                                ;
+-------------------+----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+-------------------+----------------------+-------+-------+-------+-------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 5.144 ; 5.144 ; 5.144 ; 5.144 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 5.051 ; 5.051 ; 5.051 ; 5.051 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 4.902 ; 4.902 ; 4.902 ; 4.902 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 4.253 ; 4.253 ; 4.253 ; 4.253 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 4.491 ; 4.491 ; 4.491 ; 4.491 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 4.734 ; 4.734 ; 4.734 ; 4.734 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 4.770 ; 4.770 ; 4.770 ; 4.770 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 4.162 ; 4.162 ; 4.162 ; 4.162 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 4.155 ; 4.155 ; 4.155 ; 4.155 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 4.117 ; 4.117 ; 4.117 ; 4.117 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 4.099 ; 4.099 ; 4.099 ; 4.099 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 4.060 ; 4.060 ; 4.060 ; 4.060 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 4.081 ; 4.081 ; 4.081 ; 4.081 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 4.056 ; 4.056 ; 4.056 ; 4.056 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 3.888 ; 3.888 ; 3.888 ; 3.888 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 3.617 ; 3.617 ; 3.617 ; 3.617 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 3.907 ; 3.907 ; 3.907 ; 3.907 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 3.920 ; 3.920 ; 3.920 ; 3.920 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 3.892 ; 3.892 ; 3.892 ; 3.892 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 3.888 ; 3.888 ; 3.888 ; 3.888 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 3.875 ; 3.875 ; 3.875 ; 3.875 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 3.782 ; 3.782 ; 3.782 ; 3.782 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 3.800 ; 3.800 ; 3.800 ; 3.800 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 3.697 ; 3.697 ; 3.697 ; 3.697 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 3.581 ; 3.581 ; 3.581 ; 3.581 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 3.555 ; 3.555 ; 3.555 ; 3.555 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 3.769 ; 3.769 ; 3.769 ; 3.769 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 3.514 ; 3.514 ; 3.514 ; 3.514 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 4.762 ; 4.762 ; 4.762 ; 4.762 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 4.727 ; 4.727 ; 4.727 ; 4.727 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 5.221 ; 5.221 ; 5.221 ; 5.221 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 4.796 ; 4.796 ; 4.796 ; 4.796 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 4.724 ; 4.724 ; 4.724 ; 4.724 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 5.349 ; 5.349 ; 5.349 ; 5.349 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 4.816 ; 4.816 ; 4.816 ; 4.816 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 5.380 ; 5.380 ; 5.380 ; 5.380 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 4.793 ; 4.793 ; 4.793 ; 4.793 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 5.362 ; 5.362 ; 5.362 ; 5.362 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 5.894 ; 5.894 ; 5.894 ; 5.894 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 4.722 ; 4.722 ; 4.722 ; 4.722 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 5.345 ; 5.345 ; 5.345 ; 5.345 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 4.322 ; 4.322 ; 4.322 ; 4.322 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 4.409 ; 4.409 ; 4.409 ; 4.409 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 4.205 ; 4.205 ; 4.205 ; 4.205 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 4.040 ; 4.040 ; 4.040 ; 4.040 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 4.096 ; 4.096 ; 4.096 ; 4.096 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 4.031 ; 4.031 ; 4.031 ; 4.031 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 4.954 ; 4.954 ; 4.954 ; 4.954 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 5.078 ; 5.078 ; 5.078 ; 5.078 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 4.918 ; 4.918 ; 4.918 ; 4.918 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 4.707 ; 4.707 ; 4.707 ; 4.707 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 4.673 ; 4.673 ; 4.673 ; 4.673 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 4.689 ; 4.689 ; 4.689 ; 4.689 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 5.187 ; 5.187 ; 5.187 ; 5.187 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 5.080 ; 5.080 ; 5.080 ; 5.080 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 4.936 ; 4.936 ; 4.936 ; 4.936 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 4.297 ; 4.297 ; 4.297 ; 4.297 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 4.516 ; 4.516 ; 4.516 ; 4.516 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 4.759 ; 4.759 ; 4.759 ; 4.759 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 4.216 ; 4.216 ; 4.216 ; 4.216 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 4.209 ; 4.209 ; 4.209 ; 4.209 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 4.171 ; 4.171 ; 4.171 ; 4.171 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 4.153 ; 4.153 ; 4.153 ; 4.153 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 4.114 ; 4.114 ; 4.114 ; 4.114 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 4.135 ; 4.135 ; 4.135 ; 4.135 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 4.110 ; 4.110 ; 4.110 ; 4.110 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 4.263 ; 4.263 ; 4.263 ; 4.263 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 3.991 ; 3.991 ; 3.991 ; 3.991 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 4.285 ; 4.285 ; 4.285 ; 4.285 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 4.295 ; 4.295 ; 4.295 ; 4.295 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 4.267 ; 4.267 ; 4.267 ; 4.267 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 4.260 ; 4.260 ; 4.260 ; 4.260 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 4.250 ; 4.250 ; 4.250 ; 4.250 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 3.701 ; 3.701 ; 3.701 ; 3.701 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 3.730 ; 3.730 ; 3.730 ; 3.730 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 4.003 ; 4.003 ; 4.003 ; 4.003 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 3.887 ; 3.887 ; 3.887 ; 3.887 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 3.861 ; 3.861 ; 3.861 ; 3.861 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 3.694 ; 3.694 ; 3.694 ; 3.694 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 3.820 ; 3.820 ; 3.820 ; 3.820 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 4.204 ; 4.204 ; 4.204 ; 4.204 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 4.169 ; 4.169 ; 4.169 ; 4.169 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 4.678 ; 4.678 ; 4.678 ; 4.678 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 4.243 ; 4.243 ; 4.243 ; 4.243 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 4.167 ; 4.167 ; 4.167 ; 4.167 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 4.712 ; 4.712 ; 4.712 ; 4.712 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 5.531 ; 5.531 ; 5.531 ; 5.531 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 4.562 ; 4.562 ; 4.562 ; 4.562 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 5.130 ; 5.130 ; 5.130 ; 5.130 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 4.542 ; 4.542 ; 4.542 ; 4.542 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 5.108 ; 5.108 ; 5.108 ; 5.108 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 5.644 ; 5.644 ; 5.644 ; 5.644 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 4.472 ; 4.472 ; 4.472 ; 4.472 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 5.011 ; 5.011 ; 5.011 ; 5.011 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 3.992 ; 3.992 ; 3.992 ; 3.992 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 4.068 ; 4.068 ; 4.068 ; 4.068 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 3.873 ; 3.873 ; 3.873 ; 3.873 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 3.700 ; 3.700 ; 3.700 ; 3.700 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 3.763 ; 3.763 ; 3.763 ; 3.763 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 3.700 ; 3.700 ; 3.700 ; 3.700 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 4.557 ; 4.557 ; 4.557 ; 4.557 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 4.673 ; 4.673 ; 4.673 ; 4.673 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 4.514 ; 4.514 ; 4.514 ; 4.514 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 4.303 ; 4.303 ; 4.303 ; 4.303 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 4.268 ; 4.268 ; 4.268 ; 4.268 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 4.284 ; 4.284 ; 4.284 ; 4.284 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 4.386 ; 4.386 ; 4.386 ; 4.386 ;
+-------------------+----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.172    ; 0.048 ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -7.172    ; 0.048 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -1684.609 ; 0.0   ; 0.0      ; 0.0     ; -1368.858           ;
;  clock           ; -1684.609 ; 0.000 ; N/A      ; N/A     ; -1368.858           ;
+------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 18.300 ; 18.300 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 18.300 ; 18.300 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 18.176 ; 18.176 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 17.898 ; 17.898 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 16.505 ; 16.505 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 17.095 ; 17.095 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 17.747 ; 17.747 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 17.803 ; 17.803 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 15.478 ; 15.478 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 15.457 ; 15.457 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 15.477 ; 15.477 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 15.478 ; 15.478 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 15.448 ; 15.448 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 15.348 ; 15.348 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 15.379 ; 15.379 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 15.336 ; 15.336 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 15.157 ; 15.157 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 15.110 ; 15.110 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 14.514 ; 14.514 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 15.132 ; 15.132 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 15.157 ; 15.157 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 15.120 ; 15.120 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 15.133 ; 15.133 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 15.109 ; 15.109 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 17.169 ; 17.169 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 16.110 ; 16.110 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 16.151 ; 16.151 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 17.169 ; 17.169 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 16.655 ; 16.655 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 16.497 ; 16.497 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 16.110 ; 16.110 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 16.559 ; 16.559 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 18.773 ; 18.773 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 17.639 ; 17.639 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 17.536 ; 17.536 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 18.473 ; 18.473 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 17.740 ; 17.740 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 17.525 ; 17.525 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 18.773 ; 18.773 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 18.638 ; 18.638 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 19.112 ; 19.112 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 19.054 ; 19.054 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 16.893 ; 16.893 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 17.997 ; 17.997 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 16.743 ; 16.743 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 18.055 ; 18.055 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 19.112 ; 19.112 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 16.668 ; 16.668 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 19.344 ; 19.344 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 19.344 ; 19.344 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 17.298 ; 17.298 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 17.495 ; 17.495 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 17.099 ; 17.099 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 16.699 ; 16.699 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 16.854 ; 16.854 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 16.689 ; 16.689 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 19.459 ; 19.459 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 19.195 ; 19.195 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 19.459 ; 19.459 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 19.149 ; 19.149 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 18.613 ; 18.613 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 18.508 ; 18.508 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 18.533 ; 18.533 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 18.761 ; 18.761 ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 5.648 ; 5.648 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 6.538 ; 6.538 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 6.431 ; 6.431 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 6.287 ; 6.287 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 5.648 ; 5.648 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 5.867 ; 5.867 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 6.110 ; 6.110 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 6.142 ; 6.142 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 4.991 ; 4.991 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 5.099 ; 5.099 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 5.092 ; 5.092 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 5.049 ; 5.049 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 5.037 ; 5.037 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 4.995 ; 4.995 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 5.014 ; 5.014 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 4.991 ; 4.991 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 4.805 ; 4.805 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 5.076 ; 5.076 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 4.805 ; 4.805 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 5.095 ; 5.095 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 5.108 ; 5.108 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 5.080 ; 5.080 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 5.076 ; 5.076 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 5.063 ; 5.063 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 5.178 ; 5.178 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 5.185 ; 5.185 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 5.214 ; 5.214 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 5.399 ; 5.399 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 5.451 ; 5.451 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 5.419 ; 5.419 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 5.178 ; 5.178 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 5.387 ; 5.387 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 5.624 ; 5.624 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 5.661 ; 5.661 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 5.626 ; 5.626 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 6.135 ; 6.135 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 5.700 ; 5.700 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 5.624 ; 5.624 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 6.248 ; 6.248 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 6.169 ; 6.169 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 5.590 ; 5.590 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 6.647 ; 6.647 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 5.687 ; 5.687 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 6.251 ; 6.251 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 5.664 ; 5.664 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 6.233 ; 6.233 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 6.768 ; 6.768 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 5.590 ; 5.590 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 5.238 ; 5.238 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 6.554 ; 6.554 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 5.530 ; 5.530 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 5.606 ; 5.606 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 5.414 ; 5.414 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 5.246 ; 5.246 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 5.307 ; 5.307 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 5.238 ; 5.238 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 5.504 ; 5.504 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 5.785 ; 5.785 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 5.909 ; 5.909 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 5.749 ; 5.749 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 5.538 ; 5.538 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 5.504 ; 5.504 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 5.520 ; 5.520 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 5.622 ; 5.622 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Progagation Delay                                                            ;
+-------------------+----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+-------------------+----------------------+--------+--------+--------+--------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 11.101 ; 11.101 ; 11.101 ; 11.101 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 11.002 ; 11.002 ; 11.002 ; 11.002 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 10.725 ; 10.725 ; 10.725 ; 10.725 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 9.336  ; 9.336  ; 9.336  ; 9.336  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 9.896  ; 9.896  ; 9.896  ; 9.896  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 10.572 ; 10.572 ; 10.572 ; 10.572 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 10.629 ; 10.629 ; 10.629 ; 10.629 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 9.479  ; 9.479  ; 9.479  ; 9.479  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 9.469  ; 9.469  ; 9.469  ; 9.469  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 9.473  ; 9.473  ; 9.473  ; 9.473  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 9.439  ; 9.439  ; 9.439  ; 9.439  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 9.345  ; 9.345  ; 9.345  ; 9.345  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 9.378  ; 9.378  ; 9.378  ; 9.378  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 9.335  ; 9.335  ; 9.335  ; 9.335  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 9.881  ; 9.881  ; 9.881  ; 9.881  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 9.285  ; 9.285  ; 9.285  ; 9.285  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 9.903  ; 9.903  ; 9.903  ; 9.903  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 9.928  ; 9.928  ; 9.928  ; 9.928  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 9.891  ; 9.891  ; 9.891  ; 9.891  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 9.904  ; 9.904  ; 9.904  ; 9.904  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 9.880  ; 9.880  ; 9.880  ; 9.880  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 10.212 ; 10.212 ; 10.212 ; 10.212 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 10.253 ; 10.253 ; 10.253 ; 10.253 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 10.450 ; 10.450 ; 10.450 ; 10.450 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 10.475 ; 10.475 ; 10.475 ; 10.475 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 10.319 ; 10.319 ; 10.319 ; 10.319 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 10.212 ; 10.212 ; 10.212 ; 10.212 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 10.381 ; 10.381 ; 10.381 ; 10.381 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 11.100 ; 11.100 ; 11.100 ; 11.100 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 10.997 ; 10.997 ; 10.997 ; 10.997 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 11.934 ; 11.934 ; 11.934 ; 11.934 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 11.201 ; 11.201 ; 11.201 ; 11.201 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 10.986 ; 10.986 ; 10.986 ; 10.986 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 12.234 ; 12.234 ; 12.234 ; 12.234 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 12.099 ; 12.099 ; 12.099 ; 12.099 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 12.481 ; 12.481 ; 12.481 ; 12.481 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 10.304 ; 10.304 ; 10.304 ; 10.304 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 11.405 ; 11.405 ; 11.405 ; 11.405 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 10.160 ; 10.160 ; 10.160 ; 10.160 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 11.467 ; 11.467 ; 11.467 ; 11.467 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 12.540 ; 12.540 ; 12.540 ; 12.540 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 10.095 ; 10.095 ; 10.095 ; 10.095 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 12.557 ; 12.557 ; 12.557 ; 12.557 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 10.511 ; 10.511 ; 10.511 ; 10.511 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 10.708 ; 10.708 ; 10.708 ; 10.708 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 10.312 ; 10.312 ; 10.312 ; 10.312 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 9.912  ; 9.912  ; 9.912  ; 9.912  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 10.067 ; 10.067 ; 10.067 ; 10.067 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 9.902  ; 9.902  ; 9.902  ; 9.902  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 10.709 ; 10.709 ; 10.709 ; 10.709 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 10.973 ; 10.973 ; 10.973 ; 10.973 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 10.648 ; 10.648 ; 10.648 ; 10.648 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 10.151 ; 10.151 ; 10.151 ; 10.151 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 10.040 ; 10.040 ; 10.040 ; 10.040 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 10.065 ; 10.065 ; 10.065 ; 10.065 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 10.293 ; 10.293 ; 10.293 ; 10.293 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 11.142 ; 11.142 ; 11.142 ; 11.142 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 11.004 ; 11.004 ; 11.004 ; 11.004 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 10.726 ; 10.726 ; 10.726 ; 10.726 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 9.347  ; 9.347  ; 9.347  ; 9.347  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 9.923  ; 9.923  ; 9.923  ; 9.923  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 10.575 ; 10.575 ; 10.575 ; 10.575 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 10.631 ; 10.631 ; 10.631 ; 10.631 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 9.251  ; 9.251  ; 9.251  ; 9.251  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 9.241  ; 9.241  ; 9.241  ; 9.241  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 9.245  ; 9.245  ; 9.245  ; 9.245  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 9.211  ; 9.211  ; 9.211  ; 9.211  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 9.117  ; 9.117  ; 9.117  ; 9.117  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 9.150  ; 9.150  ; 9.150  ; 9.150  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 9.107  ; 9.107  ; 9.107  ; 9.107  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 10.026 ; 10.026 ; 10.026 ; 10.026 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 9.422  ; 9.422  ; 9.422  ; 9.422  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 10.058 ; 10.058 ; 10.058 ; 10.058 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 10.076 ; 10.076 ; 10.076 ; 10.076 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 10.042 ; 10.042 ; 10.042 ; 10.042 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 10.038 ; 10.038 ; 10.038 ; 10.038 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 10.020 ; 10.020 ; 10.020 ; 10.020 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 10.230 ; 10.230 ; 10.230 ; 10.230 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 10.271 ; 10.271 ; 10.271 ; 10.271 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 10.468 ; 10.468 ; 10.468 ; 10.468 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 10.493 ; 10.493 ; 10.493 ; 10.493 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 10.337 ; 10.337 ; 10.337 ; 10.337 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 10.230 ; 10.230 ; 10.230 ; 10.230 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 10.399 ; 10.399 ; 10.399 ; 10.399 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 10.643 ; 10.643 ; 10.643 ; 10.643 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 10.540 ; 10.540 ; 10.540 ; 10.540 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 11.477 ; 11.477 ; 11.477 ; 11.477 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 10.744 ; 10.744 ; 10.744 ; 10.744 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 10.529 ; 10.529 ; 10.529 ; 10.529 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 11.777 ; 11.777 ; 11.777 ; 11.777 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 11.642 ; 11.642 ; 11.642 ; 11.642 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 12.286 ; 12.286 ; 12.286 ; 12.286 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 10.109 ; 10.109 ; 10.109 ; 10.109 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 11.210 ; 11.210 ; 11.210 ; 11.210 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 9.965  ; 9.965  ; 9.965  ; 9.965  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 11.272 ; 11.272 ; 11.272 ; 11.272 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 12.345 ; 12.345 ; 12.345 ; 12.345 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 9.900  ; 9.900  ; 9.900  ; 9.900  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 12.100 ; 12.100 ; 12.100 ; 12.100 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 10.054 ; 10.054 ; 10.054 ; 10.054 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 10.251 ; 10.251 ; 10.251 ; 10.251 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 9.855  ; 9.855  ; 9.855  ; 9.855  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 9.455  ; 9.455  ; 9.455  ; 9.455  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 9.610  ; 9.610  ; 9.610  ; 9.610  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 9.445  ; 9.445  ; 9.445  ; 9.445  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 10.132 ; 10.132 ; 10.132 ; 10.132 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 10.396 ; 10.396 ; 10.396 ; 10.396 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 10.071 ; 10.071 ; 10.071 ; 10.071 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 9.574  ; 9.574  ; 9.574  ; 9.574  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 9.463  ; 9.463  ; 9.463  ; 9.463  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 9.488  ; 9.488  ; 9.488  ; 9.488  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 9.716  ; 9.716  ; 9.716  ; 9.716  ;
+-------------------+----------------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------+
; Minimum Progagation Delay                                                ;
+-------------------+----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+-------------------+----------------------+-------+-------+-------+-------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 5.144 ; 5.144 ; 5.144 ; 5.144 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 5.051 ; 5.051 ; 5.051 ; 5.051 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 4.902 ; 4.902 ; 4.902 ; 4.902 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 4.253 ; 4.253 ; 4.253 ; 4.253 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 4.491 ; 4.491 ; 4.491 ; 4.491 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 4.734 ; 4.734 ; 4.734 ; 4.734 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 4.770 ; 4.770 ; 4.770 ; 4.770 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 4.162 ; 4.162 ; 4.162 ; 4.162 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 4.155 ; 4.155 ; 4.155 ; 4.155 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 4.117 ; 4.117 ; 4.117 ; 4.117 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 4.099 ; 4.099 ; 4.099 ; 4.099 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 4.060 ; 4.060 ; 4.060 ; 4.060 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 4.081 ; 4.081 ; 4.081 ; 4.081 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 4.056 ; 4.056 ; 4.056 ; 4.056 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 3.888 ; 3.888 ; 3.888 ; 3.888 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 3.617 ; 3.617 ; 3.617 ; 3.617 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 3.907 ; 3.907 ; 3.907 ; 3.907 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 3.920 ; 3.920 ; 3.920 ; 3.920 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 3.892 ; 3.892 ; 3.892 ; 3.892 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 3.888 ; 3.888 ; 3.888 ; 3.888 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 3.875 ; 3.875 ; 3.875 ; 3.875 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 3.782 ; 3.782 ; 3.782 ; 3.782 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 3.800 ; 3.800 ; 3.800 ; 3.800 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 3.697 ; 3.697 ; 3.697 ; 3.697 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 3.581 ; 3.581 ; 3.581 ; 3.581 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 3.555 ; 3.555 ; 3.555 ; 3.555 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 3.769 ; 3.769 ; 3.769 ; 3.769 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 3.514 ; 3.514 ; 3.514 ; 3.514 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 4.762 ; 4.762 ; 4.762 ; 4.762 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 4.727 ; 4.727 ; 4.727 ; 4.727 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 5.221 ; 5.221 ; 5.221 ; 5.221 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 4.796 ; 4.796 ; 4.796 ; 4.796 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 4.724 ; 4.724 ; 4.724 ; 4.724 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 5.349 ; 5.349 ; 5.349 ; 5.349 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 4.816 ; 4.816 ; 4.816 ; 4.816 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 5.380 ; 5.380 ; 5.380 ; 5.380 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 4.793 ; 4.793 ; 4.793 ; 4.793 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 5.362 ; 5.362 ; 5.362 ; 5.362 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 5.894 ; 5.894 ; 5.894 ; 5.894 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 4.722 ; 4.722 ; 4.722 ; 4.722 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 5.345 ; 5.345 ; 5.345 ; 5.345 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 4.322 ; 4.322 ; 4.322 ; 4.322 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 4.409 ; 4.409 ; 4.409 ; 4.409 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 4.205 ; 4.205 ; 4.205 ; 4.205 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 4.040 ; 4.040 ; 4.040 ; 4.040 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 4.096 ; 4.096 ; 4.096 ; 4.096 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 4.031 ; 4.031 ; 4.031 ; 4.031 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 4.954 ; 4.954 ; 4.954 ; 4.954 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 5.078 ; 5.078 ; 5.078 ; 5.078 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 4.918 ; 4.918 ; 4.918 ; 4.918 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 4.707 ; 4.707 ; 4.707 ; 4.707 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 4.673 ; 4.673 ; 4.673 ; 4.673 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 4.689 ; 4.689 ; 4.689 ; 4.689 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 5.187 ; 5.187 ; 5.187 ; 5.187 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 5.080 ; 5.080 ; 5.080 ; 5.080 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 4.936 ; 4.936 ; 4.936 ; 4.936 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 4.297 ; 4.297 ; 4.297 ; 4.297 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 4.516 ; 4.516 ; 4.516 ; 4.516 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 4.759 ; 4.759 ; 4.759 ; 4.759 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 4.216 ; 4.216 ; 4.216 ; 4.216 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 4.209 ; 4.209 ; 4.209 ; 4.209 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 4.171 ; 4.171 ; 4.171 ; 4.171 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 4.153 ; 4.153 ; 4.153 ; 4.153 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 4.114 ; 4.114 ; 4.114 ; 4.114 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 4.135 ; 4.135 ; 4.135 ; 4.135 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 4.110 ; 4.110 ; 4.110 ; 4.110 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 4.263 ; 4.263 ; 4.263 ; 4.263 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 3.991 ; 3.991 ; 3.991 ; 3.991 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 4.285 ; 4.285 ; 4.285 ; 4.285 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 4.295 ; 4.295 ; 4.295 ; 4.295 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 4.267 ; 4.267 ; 4.267 ; 4.267 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 4.260 ; 4.260 ; 4.260 ; 4.260 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 4.250 ; 4.250 ; 4.250 ; 4.250 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 3.701 ; 3.701 ; 3.701 ; 3.701 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 3.730 ; 3.730 ; 3.730 ; 3.730 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 4.003 ; 4.003 ; 4.003 ; 4.003 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 3.887 ; 3.887 ; 3.887 ; 3.887 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 3.861 ; 3.861 ; 3.861 ; 3.861 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 3.694 ; 3.694 ; 3.694 ; 3.694 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 3.820 ; 3.820 ; 3.820 ; 3.820 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 4.204 ; 4.204 ; 4.204 ; 4.204 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 4.169 ; 4.169 ; 4.169 ; 4.169 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 4.678 ; 4.678 ; 4.678 ; 4.678 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 4.243 ; 4.243 ; 4.243 ; 4.243 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 4.167 ; 4.167 ; 4.167 ; 4.167 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 4.712 ; 4.712 ; 4.712 ; 4.712 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 5.531 ; 5.531 ; 5.531 ; 5.531 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 4.562 ; 4.562 ; 4.562 ; 4.562 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 5.130 ; 5.130 ; 5.130 ; 5.130 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 4.542 ; 4.542 ; 4.542 ; 4.542 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 5.108 ; 5.108 ; 5.108 ; 5.108 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 5.644 ; 5.644 ; 5.644 ; 5.644 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 4.472 ; 4.472 ; 4.472 ; 4.472 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 5.011 ; 5.011 ; 5.011 ; 5.011 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 3.992 ; 3.992 ; 3.992 ; 3.992 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 4.068 ; 4.068 ; 4.068 ; 4.068 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 3.873 ; 3.873 ; 3.873 ; 3.873 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 3.700 ; 3.700 ; 3.700 ; 3.700 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 3.763 ; 3.763 ; 3.763 ; 3.763 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 3.700 ; 3.700 ; 3.700 ; 3.700 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 4.557 ; 4.557 ; 4.557 ; 4.557 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 4.673 ; 4.673 ; 4.673 ; 4.673 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 4.514 ; 4.514 ; 4.514 ; 4.514 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 4.303 ; 4.303 ; 4.303 ; 4.303 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 4.268 ; 4.268 ; 4.268 ; 4.268 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 4.284 ; 4.284 ; 4.284 ; 4.284 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 4.386 ; 4.386 ; 4.386 ; 4.386 ;
+-------------------+----------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 28304    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 28304    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 112   ; 112  ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 4851  ; 4851 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 11 15:18:24 2017
Info: Command: quartus_sta pipeline -c Pipeline
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.172
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.172     -1684.609 clock 
Info (332146): Worst-case hold slack is 0.112
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.112         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1368.858 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.723
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.723      -665.238 clock 
Info (332146): Worst-case hold slack is 0.048
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.048         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1368.858 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 459 megabytes
    Info: Processing ended: Mon Dec 11 15:18:27 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


