## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2018.2
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Tue Oct  2 17:27:07 2018] Launched synth_1...
Run output will be captured here: /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Tue Oct  2 17:27:08 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log matrixmul.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source matrixmul.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source matrixmul.tcl -notrace
Command: synth_design -top matrixmul -part xc7z010clg400-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16441 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1261.945 ; gain = 81.875 ; free physical = 270 ; free virtual = 3293
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'matrixmul' [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.vhd:89]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'matrixmul_mac_mulbkb' declared at '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:45' bound to instance 'matrixmul_mac_mulbkb_U1' of component 'matrixmul_mac_mulbkb' [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.vhd:128]
INFO: [Synth 8-638] synthesizing module 'matrixmul_mac_mulbkb' [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'matrixmul_mac_mulbkb_DSP48_0' declared at '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:12' bound to instance 'matrixmul_mac_mulbkb_DSP48_0_U' of component 'matrixmul_mac_mulbkb_DSP48_0' [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:72]
INFO: [Synth 8-638] synthesizing module 'matrixmul_mac_mulbkb_DSP48_0' [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'matrixmul_mac_mulbkb_DSP48_0' (1#1) [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'matrixmul_mac_mulbkb' (2#1) [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul_mac_mulbkb.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'matrixmul' (3#1) [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1306.570 ; gain = 126.500 ; free physical = 285 ; free virtual = 3308
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.570 ; gain = 126.500 ; free physical = 284 ; free virtual = 3307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.570 ; gain = 126.500 ; free physical = 284 ; free virtual = 3307
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.xdc]
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1624.188 ; gain = 1.000 ; free physical = 200 ; free virtual = 3223
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1624.188 ; gain = 444.117 ; free physical = 278 ; free virtual = 3301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1624.188 ; gain = 444.117 ; free physical = 278 ; free virtual = 3301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1624.188 ; gain = 444.117 ; free physical = 280 ; free virtual = 3303
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_124_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_158_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_184_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1624.188 ; gain = 444.117 ; free physical = 270 ; free virtual = 3294
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrixmul 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_260_reg' and it is trimmed from '5' to '4' bits. [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.vhd:247]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1624.188 ; gain = 444.117 ; free physical = 259 ; free virtual = 3284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrixmul_mac_mulbkb_DSP48_0 | C+A*B       | 8      | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1631.188 ; gain = 451.117 ; free physical = 121 ; free virtual = 3120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1642.203 ; gain = 462.133 ; free physical = 134 ; free virtual = 3117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1_1 |     1|
|2     |LUT2      |     7|
|3     |LUT3      |    10|
|4     |LUT4      |    10|
|5     |LUT5      |     6|
|6     |LUT6      |     7|
|7     |FDRE      |    27|
|8     |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |    69|
|2     |  matrixmul_mac_mulbkb_U1          |matrixmul_mac_mulbkb         |     3|
|3     |    matrixmul_mac_mulbkb_DSP48_0_U |matrixmul_mac_mulbkb_DSP48_0 |     3|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1651.219 ; gain = 153.531 ; free physical = 200 ; free virtual = 3182
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.227 ; gain = 471.148 ; free physical = 204 ; free virtual = 3186
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:52 . Memory (MB): peak = 1651.227 ; gain = 471.281 ; free physical = 201 ; free virtual = 3183
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/project.runs/synth_1/matrixmul.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file matrixmul_utilization_synth.rpt -pb matrixmul_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1675.230 ; gain = 0.000 ; free physical = 202 ; free virtual = 3184
INFO: [Common 17-206] Exiting Vivado at Tue Oct  2 17:28:10 2018...
[Tue Oct  2 17:28:11 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:33 ; elapsed = 00:01:03 . Memory (MB): peak = 1180.078 ; gain = 0.000 ; free physical = 752 ; free virtual = 3733
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.xdc]
Finished Parsing XDC File [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1453.543 ; gain = 273.465 ; free physical = 490 ; free virtual = 3470
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1453.543 ; gain = 0.000 ; free physical = 489 ; free virtual = 3469
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1879.121 ; gain = 425.578 ; free physical = 135 ; free virtual = 3095
INFO: [Timing 38-480] Writing timing data to binary archive.
[Tue Oct  2 17:29:01 2018] Launched impl_1...
Run output will be captured here: /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/project.runs/impl_1/runme.log
[Tue Oct  2 17:29:01 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log matrixmul.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source matrixmul.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source matrixmul.tcl -notrace
Command: open_checkpoint /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/project.runs/impl_1/matrixmul.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1177.934 ; gain = 0.000 ; free physical = 145 ; free virtual = 2936
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1850.730 ; gain = 672.797 ; free physical = 129 ; free virtual = 2279
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1887.746 ; gain = 37.016 ; free physical = 134 ; free virtual = 2270

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 182674831

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1887.746 ; gain = 0.000 ; free physical = 134 ; free virtual = 2270

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 182674831

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1887.746 ; gain = 0.000 ; free physical = 146 ; free virtual = 2282
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 182674831

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1887.746 ; gain = 0.000 ; free physical = 146 ; free virtual = 2282
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 182674831

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1887.746 ; gain = 0.000 ; free physical = 146 ; free virtual = 2282
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 182674831

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1887.746 ; gain = 0.000 ; free physical = 146 ; free virtual = 2282
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 182674831

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1887.746 ; gain = 0.000 ; free physical = 146 ; free virtual = 2282
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 182674831

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1887.746 ; gain = 0.000 ; free physical = 146 ; free virtual = 2282
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.746 ; gain = 0.000 ; free physical = 146 ; free virtual = 2282
Ending Logic Optimization Task | Checksum: 182674831

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1887.746 ; gain = 0.000 ; free physical = 146 ; free virtual = 2282

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 182674831

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1887.746 ; gain = 0.000 ; free physical = 146 ; free virtual = 2282

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 182674831

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.746 ; gain = 0.000 ; free physical = 146 ; free virtual = 2282
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/project.runs/impl_1/matrixmul_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file matrixmul_drc_opted.rpt -pb matrixmul_drc_opted.pb -rpx matrixmul_drc_opted.rpx
Command: report_drc -file matrixmul_drc_opted.rpt -pb matrixmul_drc_opted.pb -rpx matrixmul_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/project.runs/impl_1/matrixmul_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.363 ; gain = 0.000 ; free physical = 132 ; free virtual = 2247
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e856d64d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1921.363 ; gain = 0.000 ; free physical = 132 ; free virtual = 2247
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.363 ; gain = 0.000 ; free physical = 132 ; free virtual = 2247

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b7f1a752

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1921.363 ; gain = 0.000 ; free physical = 132 ; free virtual = 2248

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10a05e52d

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1953.008 ; gain = 31.645 ; free physical = 130 ; free virtual = 2248

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10a05e52d

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1953.008 ; gain = 31.645 ; free physical = 130 ; free virtual = 2248
Phase 1 Placer Initialization | Checksum: 10a05e52d

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1953.008 ; gain = 31.645 ; free physical = 130 ; free virtual = 2248

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 160298f50

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2001.031 ; gain = 79.668 ; free physical = 129 ; free virtual = 2246

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.039 ; gain = 0.000 ; free physical = 122 ; free virtual = 2242

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 220e687dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 122 ; free virtual = 2242
Phase 2 Global Placement | Checksum: 1a835b678

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 122 ; free virtual = 2241

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a835b678

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 122 ; free virtual = 2241

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 237dbfd23

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 121 ; free virtual = 2241

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 222573cf1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 121 ; free virtual = 2241

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 222573cf1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 121 ; free virtual = 2241

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18e5bb82f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 120 ; free virtual = 2240

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1637cc6c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 120 ; free virtual = 2240

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1637cc6c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 120 ; free virtual = 2240
Phase 3 Detail Placement | Checksum: 1637cc6c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 120 ; free virtual = 2240

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 104ab804b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 104ab804b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 120 ; free virtual = 2241
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.366. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14be1bcf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 120 ; free virtual = 2241
Phase 4.1 Post Commit Optimization | Checksum: 14be1bcf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 120 ; free virtual = 2241

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14be1bcf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 121 ; free virtual = 2242

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14be1bcf5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 121 ; free virtual = 2242

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f384b0e0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 121 ; free virtual = 2242
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f384b0e0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 121 ; free virtual = 2242
Ending Placer Task | Checksum: 120655ce2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.039 ; gain = 95.676 ; free physical = 123 ; free virtual = 2243
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2017.039 ; gain = 0.000 ; free physical = 121 ; free virtual = 2243
INFO: [Common 17-1381] The checkpoint '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/project.runs/impl_1/matrixmul_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file matrixmul_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2017.039 ; gain = 0.000 ; free physical = 137 ; free virtual = 2233
INFO: [runtcl-4] Executing : report_utilization -file matrixmul_utilization_placed.rpt -pb matrixmul_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2017.039 ; gain = 0.000 ; free physical = 145 ; free virtual = 2241
INFO: [runtcl-4] Executing : report_control_sets -verbose -file matrixmul_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2017.039 ; gain = 0.000 ; free physical = 145 ; free virtual = 2241
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2017.039 ; gain = 0.000 ; free physical = 142 ; free virtual = 2240
INFO: [Common 17-1381] The checkpoint '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/project.runs/impl_1/matrixmul_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 2193e710 ConstDB: 0 ShapeSum: fed175d2 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "b_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 113be9f40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2018.012 ; gain = 0.973 ; free physical = 120 ; free virtual = 2162
Post Restoration Checksum: NetGraph: b1df9612 NumContArr: 61df092e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 113be9f40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2018.012 ; gain = 0.973 ; free physical = 120 ; free virtual = 2162

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 113be9f40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2033.012 ; gain = 15.973 ; free physical = 129 ; free virtual = 2147

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 113be9f40

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2033.012 ; gain = 15.973 ; free physical = 129 ; free virtual = 2147
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: dc9116e7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.012 ; gain = 18.973 ; free physical = 127 ; free virtual = 2146
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.409  | TNS=0.000  | WHS=0.151  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 10b02456b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.012 ; gain = 18.973 ; free physical = 127 ; free virtual = 2146

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ef5353f3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.012 ; gain = 18.973 ; free physical = 126 ; free virtual = 2145

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.248  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1897b81c0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.012 ; gain = 18.973 ; free physical = 126 ; free virtual = 2145
Phase 4 Rip-up And Reroute | Checksum: 1897b81c0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.012 ; gain = 18.973 ; free physical = 126 ; free virtual = 2145

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1897b81c0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.012 ; gain = 18.973 ; free physical = 126 ; free virtual = 2145

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1897b81c0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.012 ; gain = 18.973 ; free physical = 126 ; free virtual = 2145
Phase 5 Delay and Skew Optimization | Checksum: 1897b81c0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.012 ; gain = 18.973 ; free physical = 126 ; free virtual = 2145

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1695cdf71

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.012 ; gain = 18.973 ; free physical = 126 ; free virtual = 2145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.248  | TNS=0.000  | WHS=0.174  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1695cdf71

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.012 ; gain = 18.973 ; free physical = 126 ; free virtual = 2145
Phase 6 Post Hold Fix | Checksum: 1695cdf71

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.012 ; gain = 18.973 ; free physical = 126 ; free virtual = 2145

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00675676 %
  Global Horizontal Routing Utilization  = 0.00482537 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ff981bb9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.012 ; gain = 18.973 ; free physical = 126 ; free virtual = 2145

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ff981bb9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2038.012 ; gain = 20.973 ; free physical = 125 ; free virtual = 2144

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 170ad3186

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2038.012 ; gain = 20.973 ; free physical = 125 ; free virtual = 2144

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.248  | TNS=0.000  | WHS=0.174  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 170ad3186

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2038.012 ; gain = 20.973 ; free physical = 125 ; free virtual = 2144
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2038.012 ; gain = 20.973 ; free physical = 139 ; free virtual = 2158

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2038.012 ; gain = 20.973 ; free physical = 139 ; free virtual = 2158
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2038.012 ; gain = 0.000 ; free physical = 136 ; free virtual = 2157
INFO: [Common 17-1381] The checkpoint '/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/project.runs/impl_1/matrixmul_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file matrixmul_drc_routed.rpt -pb matrixmul_drc_routed.pb -rpx matrixmul_drc_routed.rpx
Command: report_drc -file matrixmul_drc_routed.rpt -pb matrixmul_drc_routed.pb -rpx matrixmul_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/project.runs/impl_1/matrixmul_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file matrixmul_methodology_drc_routed.rpt -pb matrixmul_methodology_drc_routed.pb -rpx matrixmul_methodology_drc_routed.rpx
Command: report_methodology -file matrixmul_methodology_drc_routed.rpt -pb matrixmul_methodology_drc_routed.pb -rpx matrixmul_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/project.runs/impl_1/matrixmul_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file matrixmul_power_routed.rpt -pb matrixmul_power_summary_routed.pb -rpx matrixmul_power_routed.rpx
Command: report_power -file matrixmul_power_routed.rpt -pb matrixmul_power_summary_routed.pb -rpx matrixmul_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file matrixmul_route_status.rpt -pb matrixmul_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file matrixmul_timing_summary_routed.rpt -pb matrixmul_timing_summary_routed.pb -rpx matrixmul_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file matrixmul_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file matrixmul_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file matrixmul_bus_skew_routed.rpt -pb matrixmul_bus_skew_routed.pb -rpx matrixmul_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Oct  2 17:30:46 2018...
[Tue Oct  2 17:30:51 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.81 ; elapsed = 00:01:50 . Memory (MB): peak = 1917.098 ; gain = 4.000 ; free physical = 1086 ; free virtual = 3079
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2020.277 ; gain = 0.000 ; free physical = 987 ; free virtual = 2980
Restored from archive | CPU: 0.040000 secs | Memory: 0.095589 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2020.277 ; gain = 0.000 ; free physical = 987 ; free virtual = 2980
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2076.305 ; gain = 56.027 ; free physical = 986 ; free virtual = 2979


Implementation tool: Xilinx Vivado v.2018.2
Project:             matrix_mul3
Solution:            solution1
Device target:       xc7z010clg400-1
Report date:         Tue Oct 02 17:30:52 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           11
LUT:             34
FF:              28
DSP:              1
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    8.000
CP achieved post-synthesis:    2.994
CP achieved post-implementation:    3.884
Timing met
INFO: [Common 17-206] Exiting Vivado at Tue Oct  2 17:30:52 2018...
