    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; B_0
B_0__0__DR EQU CYREG_GPIO_PRT2_DR
B_0__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_0__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_0__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
B_0__0__HSIOM_MASK EQU 0x0000000F
B_0__0__HSIOM_SHIFT EQU 0
B_0__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_0__0__INTR EQU CYREG_GPIO_PRT2_INTR
B_0__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_0__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_0__0__MASK EQU 0x01
B_0__0__PC EQU CYREG_GPIO_PRT2_PC
B_0__0__PC2 EQU CYREG_GPIO_PRT2_PC2
B_0__0__PORT EQU 2
B_0__0__PS EQU CYREG_GPIO_PRT2_PS
B_0__0__SHIFT EQU 0
B_0__DR EQU CYREG_GPIO_PRT2_DR
B_0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_0__int1__DR EQU CYREG_GPIO_PRT2_DR
B_0__int1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_0__int1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_0__int1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_0__int1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_0__int1__INTR EQU CYREG_GPIO_PRT2_INTR
B_0__int1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_0__int1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_0__int1__MASK EQU 0x01
B_0__int1__PC EQU CYREG_GPIO_PRT2_PC
B_0__int1__PC2 EQU CYREG_GPIO_PRT2_PC2
B_0__int1__PORT EQU 2
B_0__int1__PS EQU CYREG_GPIO_PRT2_PS
B_0__int1__SHIFT EQU 0
B_0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_0__INTR EQU CYREG_GPIO_PRT2_INTR
B_0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_0__MASK EQU 0x01
B_0__PC EQU CYREG_GPIO_PRT2_PC
B_0__PC2 EQU CYREG_GPIO_PRT2_PC2
B_0__PORT EQU 2
B_0__PS EQU CYREG_GPIO_PRT2_PS
B_0__SHIFT EQU 0

; B_1
B_1__0__DR EQU CYREG_GPIO_PRT2_DR
B_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
B_1__0__HSIOM_MASK EQU 0x000000F0
B_1__0__HSIOM_SHIFT EQU 4
B_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
B_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_1__0__MASK EQU 0x02
B_1__0__PC EQU CYREG_GPIO_PRT2_PC
B_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
B_1__0__PORT EQU 2
B_1__0__PS EQU CYREG_GPIO_PRT2_PS
B_1__0__SHIFT EQU 1
B_1__DR EQU CYREG_GPIO_PRT2_DR
B_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_1__int1__DR EQU CYREG_GPIO_PRT2_DR
B_1__int1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_1__int1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_1__int1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_1__int1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_1__int1__INTR EQU CYREG_GPIO_PRT2_INTR
B_1__int1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_1__int1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_1__int1__MASK EQU 0x02
B_1__int1__PC EQU CYREG_GPIO_PRT2_PC
B_1__int1__PC2 EQU CYREG_GPIO_PRT2_PC2
B_1__int1__PORT EQU 2
B_1__int1__PS EQU CYREG_GPIO_PRT2_PS
B_1__int1__SHIFT EQU 1
B_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_1__INTR EQU CYREG_GPIO_PRT2_INTR
B_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_1__MASK EQU 0x02
B_1__PC EQU CYREG_GPIO_PRT2_PC
B_1__PC2 EQU CYREG_GPIO_PRT2_PC2
B_1__PORT EQU 2
B_1__PS EQU CYREG_GPIO_PRT2_PS
B_1__SHIFT EQU 1

; B_2
B_2__0__DR EQU CYREG_GPIO_PRT2_DR
B_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
B_2__0__HSIOM_MASK EQU 0x00000F00
B_2__0__HSIOM_SHIFT EQU 8
B_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
B_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_2__0__MASK EQU 0x04
B_2__0__PC EQU CYREG_GPIO_PRT2_PC
B_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
B_2__0__PORT EQU 2
B_2__0__PS EQU CYREG_GPIO_PRT2_PS
B_2__0__SHIFT EQU 2
B_2__DR EQU CYREG_GPIO_PRT2_DR
B_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_2__int1__DR EQU CYREG_GPIO_PRT2_DR
B_2__int1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_2__int1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_2__int1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_2__int1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_2__int1__INTR EQU CYREG_GPIO_PRT2_INTR
B_2__int1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_2__int1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_2__int1__MASK EQU 0x04
B_2__int1__PC EQU CYREG_GPIO_PRT2_PC
B_2__int1__PC2 EQU CYREG_GPIO_PRT2_PC2
B_2__int1__PORT EQU 2
B_2__int1__PS EQU CYREG_GPIO_PRT2_PS
B_2__int1__SHIFT EQU 2
B_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_2__INTR EQU CYREG_GPIO_PRT2_INTR
B_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_2__MASK EQU 0x04
B_2__PC EQU CYREG_GPIO_PRT2_PC
B_2__PC2 EQU CYREG_GPIO_PRT2_PC2
B_2__PORT EQU 2
B_2__PS EQU CYREG_GPIO_PRT2_PS
B_2__SHIFT EQU 2

; B_3
B_3__0__DR EQU CYREG_GPIO_PRT2_DR
B_3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
B_3__0__HSIOM_MASK EQU 0x0000F000
B_3__0__HSIOM_SHIFT EQU 12
B_3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_3__0__INTR EQU CYREG_GPIO_PRT2_INTR
B_3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_3__0__MASK EQU 0x08
B_3__0__PC EQU CYREG_GPIO_PRT2_PC
B_3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
B_3__0__PORT EQU 2
B_3__0__PS EQU CYREG_GPIO_PRT2_PS
B_3__0__SHIFT EQU 3
B_3__DR EQU CYREG_GPIO_PRT2_DR
B_3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_3__int1__DR EQU CYREG_GPIO_PRT2_DR
B_3__int1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_3__int1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_3__int1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_3__int1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_3__int1__INTR EQU CYREG_GPIO_PRT2_INTR
B_3__int1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_3__int1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_3__int1__MASK EQU 0x08
B_3__int1__PC EQU CYREG_GPIO_PRT2_PC
B_3__int1__PC2 EQU CYREG_GPIO_PRT2_PC2
B_3__int1__PORT EQU 2
B_3__int1__PS EQU CYREG_GPIO_PRT2_PS
B_3__int1__SHIFT EQU 3
B_3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_3__INTR EQU CYREG_GPIO_PRT2_INTR
B_3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_3__MASK EQU 0x08
B_3__PC EQU CYREG_GPIO_PRT2_PC
B_3__PC2 EQU CYREG_GPIO_PRT2_PC2
B_3__PORT EQU 2
B_3__PS EQU CYREG_GPIO_PRT2_PS
B_3__SHIFT EQU 3

; B_4
B_4__0__DR EQU CYREG_GPIO_PRT2_DR
B_4__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_4__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_4__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
B_4__0__HSIOM_MASK EQU 0x00F00000
B_4__0__HSIOM_SHIFT EQU 20
B_4__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_4__0__INTR EQU CYREG_GPIO_PRT2_INTR
B_4__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_4__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_4__0__MASK EQU 0x20
B_4__0__PC EQU CYREG_GPIO_PRT2_PC
B_4__0__PC2 EQU CYREG_GPIO_PRT2_PC2
B_4__0__PORT EQU 2
B_4__0__PS EQU CYREG_GPIO_PRT2_PS
B_4__0__SHIFT EQU 5
B_4__DR EQU CYREG_GPIO_PRT2_DR
B_4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_4__int1__DR EQU CYREG_GPIO_PRT2_DR
B_4__int1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_4__int1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_4__int1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_4__int1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_4__int1__INTR EQU CYREG_GPIO_PRT2_INTR
B_4__int1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_4__int1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_4__int1__MASK EQU 0x20
B_4__int1__PC EQU CYREG_GPIO_PRT2_PC
B_4__int1__PC2 EQU CYREG_GPIO_PRT2_PC2
B_4__int1__PORT EQU 2
B_4__int1__PS EQU CYREG_GPIO_PRT2_PS
B_4__int1__SHIFT EQU 5
B_4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_4__INTR EQU CYREG_GPIO_PRT2_INTR
B_4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_4__MASK EQU 0x20
B_4__PC EQU CYREG_GPIO_PRT2_PC
B_4__PC2 EQU CYREG_GPIO_PRT2_PC2
B_4__PORT EQU 2
B_4__PS EQU CYREG_GPIO_PRT2_PS
B_4__SHIFT EQU 5

; B_5
B_5__0__DR EQU CYREG_GPIO_PRT2_DR
B_5__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_5__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_5__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
B_5__0__HSIOM_MASK EQU 0x0F000000
B_5__0__HSIOM_SHIFT EQU 24
B_5__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_5__0__INTR EQU CYREG_GPIO_PRT2_INTR
B_5__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_5__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_5__0__MASK EQU 0x40
B_5__0__PC EQU CYREG_GPIO_PRT2_PC
B_5__0__PC2 EQU CYREG_GPIO_PRT2_PC2
B_5__0__PORT EQU 2
B_5__0__PS EQU CYREG_GPIO_PRT2_PS
B_5__0__SHIFT EQU 6
B_5__DR EQU CYREG_GPIO_PRT2_DR
B_5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_5__int1__DR EQU CYREG_GPIO_PRT2_DR
B_5__int1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_5__int1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_5__int1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_5__int1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_5__int1__INTR EQU CYREG_GPIO_PRT2_INTR
B_5__int1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_5__int1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_5__int1__MASK EQU 0x40
B_5__int1__PC EQU CYREG_GPIO_PRT2_PC
B_5__int1__PC2 EQU CYREG_GPIO_PRT2_PC2
B_5__int1__PORT EQU 2
B_5__int1__PS EQU CYREG_GPIO_PRT2_PS
B_5__int1__SHIFT EQU 6
B_5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_5__INTR EQU CYREG_GPIO_PRT2_INTR
B_5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_5__MASK EQU 0x40
B_5__PC EQU CYREG_GPIO_PRT2_PC
B_5__PC2 EQU CYREG_GPIO_PRT2_PC2
B_5__PORT EQU 2
B_5__PS EQU CYREG_GPIO_PRT2_PS
B_5__SHIFT EQU 6

; B_6
B_6__0__DR EQU CYREG_GPIO_PRT2_DR
B_6__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_6__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_6__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
B_6__0__HSIOM_MASK EQU 0xF0000000
B_6__0__HSIOM_SHIFT EQU 28
B_6__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_6__0__INTR EQU CYREG_GPIO_PRT2_INTR
B_6__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_6__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_6__0__MASK EQU 0x80
B_6__0__PC EQU CYREG_GPIO_PRT2_PC
B_6__0__PC2 EQU CYREG_GPIO_PRT2_PC2
B_6__0__PORT EQU 2
B_6__0__PS EQU CYREG_GPIO_PRT2_PS
B_6__0__SHIFT EQU 7
B_6__DR EQU CYREG_GPIO_PRT2_DR
B_6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_6__int1__DR EQU CYREG_GPIO_PRT2_DR
B_6__int1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B_6__int1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B_6__int1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B_6__int1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_6__int1__INTR EQU CYREG_GPIO_PRT2_INTR
B_6__int1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_6__int1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_6__int1__MASK EQU 0x80
B_6__int1__PC EQU CYREG_GPIO_PRT2_PC
B_6__int1__PC2 EQU CYREG_GPIO_PRT2_PC2
B_6__int1__PORT EQU 2
B_6__int1__PS EQU CYREG_GPIO_PRT2_PS
B_6__int1__SHIFT EQU 7
B_6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_6__INTR EQU CYREG_GPIO_PRT2_INTR
B_6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B_6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B_6__MASK EQU 0x80
B_6__PC EQU CYREG_GPIO_PRT2_PC
B_6__PC2 EQU CYREG_GPIO_PRT2_PC2
B_6__PORT EQU 2
B_6__PS EQU CYREG_GPIO_PRT2_PS
B_6__SHIFT EQU 7

; B_7
B_7__0__DR EQU CYREG_GPIO_PRT3_DR
B_7__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
B_7__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
B_7__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
B_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
B_7__0__HSIOM_MASK EQU 0x0000000F
B_7__0__HSIOM_SHIFT EQU 0
B_7__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
B_7__0__INTR EQU CYREG_GPIO_PRT3_INTR
B_7__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
B_7__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
B_7__0__MASK EQU 0x01
B_7__0__PC EQU CYREG_GPIO_PRT3_PC
B_7__0__PC2 EQU CYREG_GPIO_PRT3_PC2
B_7__0__PORT EQU 3
B_7__0__PS EQU CYREG_GPIO_PRT3_PS
B_7__0__SHIFT EQU 0
B_7__DR EQU CYREG_GPIO_PRT3_DR
B_7__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
B_7__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
B_7__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
B_7__int1__DR EQU CYREG_GPIO_PRT3_DR
B_7__int1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
B_7__int1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
B_7__int1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
B_7__int1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
B_7__int1__INTR EQU CYREG_GPIO_PRT3_INTR
B_7__int1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
B_7__int1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
B_7__int1__MASK EQU 0x01
B_7__int1__PC EQU CYREG_GPIO_PRT3_PC
B_7__int1__PC2 EQU CYREG_GPIO_PRT3_PC2
B_7__int1__PORT EQU 3
B_7__int1__PS EQU CYREG_GPIO_PRT3_PS
B_7__int1__SHIFT EQU 0
B_7__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
B_7__INTR EQU CYREG_GPIO_PRT3_INTR
B_7__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
B_7__INTSTAT EQU CYREG_GPIO_PRT3_INTR
B_7__MASK EQU 0x01
B_7__PC EQU CYREG_GPIO_PRT3_PC
B_7__PC2 EQU CYREG_GPIO_PRT3_PC2
B_7__PORT EQU 3
B_7__PS EQU CYREG_GPIO_PRT3_PS
B_7__SHIFT EQU 0

; B_8
B_8__0__DR EQU CYREG_GPIO_PRT4_DR
B_8__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
B_8__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
B_8__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
B_8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
B_8__0__HSIOM_MASK EQU 0x0000000F
B_8__0__HSIOM_SHIFT EQU 0
B_8__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
B_8__0__INTR EQU CYREG_GPIO_PRT4_INTR
B_8__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
B_8__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
B_8__0__MASK EQU 0x01
B_8__0__PC EQU CYREG_GPIO_PRT4_PC
B_8__0__PC2 EQU CYREG_GPIO_PRT4_PC2
B_8__0__PORT EQU 4
B_8__0__PS EQU CYREG_GPIO_PRT4_PS
B_8__0__SHIFT EQU 0
B_8__DR EQU CYREG_GPIO_PRT4_DR
B_8__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
B_8__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
B_8__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
B_8__int1__DR EQU CYREG_GPIO_PRT4_DR
B_8__int1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
B_8__int1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
B_8__int1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
B_8__int1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
B_8__int1__INTR EQU CYREG_GPIO_PRT4_INTR
B_8__int1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
B_8__int1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
B_8__int1__MASK EQU 0x01
B_8__int1__PC EQU CYREG_GPIO_PRT4_PC
B_8__int1__PC2 EQU CYREG_GPIO_PRT4_PC2
B_8__int1__PORT EQU 4
B_8__int1__PS EQU CYREG_GPIO_PRT4_PS
B_8__int1__SHIFT EQU 0
B_8__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
B_8__INTR EQU CYREG_GPIO_PRT4_INTR
B_8__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
B_8__INTSTAT EQU CYREG_GPIO_PRT4_INTR
B_8__MASK EQU 0x01
B_8__PC EQU CYREG_GPIO_PRT4_PC
B_8__PC2 EQU CYREG_GPIO_PRT4_PC2
B_8__PORT EQU 4
B_8__PS EQU CYREG_GPIO_PRT4_PS
B_8__SHIFT EQU 0

; LED
LED__0__DR EQU CYREG_GPIO_PRT4_DR
LED__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
LED__0__HSIOM_MASK EQU 0x000000F0
LED__0__HSIOM_SHIFT EQU 4
LED__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED__0__INTR EQU CYREG_GPIO_PRT4_INTR
LED__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_GPIO_PRT4_PC
LED__0__PC2 EQU CYREG_GPIO_PRT4_PC2
LED__0__PORT EQU 4
LED__0__PS EQU CYREG_GPIO_PRT4_PS
LED__0__SHIFT EQU 1
LED__DR EQU CYREG_GPIO_PRT4_DR
LED__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
LED__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
LED__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
LED__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED__INTR EQU CYREG_GPIO_PRT4_INTR
LED__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
LED__INTSTAT EQU CYREG_GPIO_PRT4_INTR
LED__MASK EQU 0x02
LED__PC EQU CYREG_GPIO_PRT4_PC
LED__PC2 EQU CYREG_GPIO_PRT4_PC2
LED__PORT EQU 4
LED__PS EQU CYREG_GPIO_PRT4_PS
LED__SHIFT EQU 1

; UART_rx
UART_rx__0__DR EQU CYREG_GPIO_PRT0_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x000F0000
UART_rx__0__HSIOM_SHIFT EQU 16
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_rx__0__MASK EQU 0x10
UART_rx__0__PC EQU CYREG_GPIO_PRT0_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_rx__0__PORT EQU 0
UART_rx__0__PS EQU CYREG_GPIO_PRT0_PS
UART_rx__0__SHIFT EQU 4
UART_rx__DR EQU CYREG_GPIO_PRT0_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT0_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_rx__MASK EQU 0x10
UART_rx__PC EQU CYREG_GPIO_PRT0_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_rx__PORT EQU 0
UART_rx__PS EQU CYREG_GPIO_PRT0_PS
UART_rx__SHIFT EQU 4

; UART_SCB
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; UART_SCBCLK
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_SCBCLK__DIV_ID EQU 0x00000041
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

; UART_tx
UART_tx__0__DR EQU CYREG_GPIO_PRT0_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x00F00000
UART_tx__0__HSIOM_SHIFT EQU 20
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_tx__0__MASK EQU 0x20
UART_tx__0__PC EQU CYREG_GPIO_PRT0_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_tx__0__PORT EQU 0
UART_tx__0__PS EQU CYREG_GPIO_PRT0_PS
UART_tx__0__SHIFT EQU 5
UART_tx__DR EQU CYREG_GPIO_PRT0_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT0_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_tx__MASK EQU 0x20
UART_tx__PC EQU CYREG_GPIO_PRT0_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_tx__PORT EQU 0
UART_tx__PS EQU CYREG_GPIO_PRT0_PS
UART_tx__SHIFT EQU 5

; EZI2C_SCB
EZI2C_SCB__CTRL EQU CYREG_SCB0_CTRL
EZI2C_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
EZI2C_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
EZI2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
EZI2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
EZI2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
EZI2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
EZI2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
EZI2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
EZI2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
EZI2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
EZI2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
EZI2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
EZI2C_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
EZI2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
EZI2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
EZI2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
EZI2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
EZI2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
EZI2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
EZI2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
EZI2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
EZI2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
EZI2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
EZI2C_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
EZI2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
EZI2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
EZI2C_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
EZI2C_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
EZI2C_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
EZI2C_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
EZI2C_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
EZI2C_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
EZI2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
EZI2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
EZI2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
EZI2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
EZI2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
EZI2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
EZI2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
EZI2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
EZI2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
EZI2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
EZI2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
EZI2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
EZI2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
EZI2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
EZI2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
EZI2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
EZI2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
EZI2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
EZI2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
EZI2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
EZI2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
EZI2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
EZI2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
EZI2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
EZI2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
EZI2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
EZI2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
EZI2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
EZI2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
EZI2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
EZI2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
EZI2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
EZI2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
EZI2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
EZI2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
EZI2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
EZI2C_SCB__SS0_POSISTION EQU 0
EZI2C_SCB__SS1_POSISTION EQU 1
EZI2C_SCB__SS2_POSISTION EQU 2
EZI2C_SCB__SS3_POSISTION EQU 3
EZI2C_SCB__STATUS EQU CYREG_SCB0_STATUS
EZI2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
EZI2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
EZI2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
EZI2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
EZI2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
EZI2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
EZI2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
EZI2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
EZI2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; EZI2C_SCB_IRQ
EZI2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
EZI2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
EZI2C_SCB_IRQ__INTC_MASK EQU 0x80
EZI2C_SCB_IRQ__INTC_NUMBER EQU 7
EZI2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
EZI2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
EZI2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR1
EZI2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
EZI2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

; EZI2C_SCBCLK
EZI2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
EZI2C_SCBCLK__DIV_ID EQU 0x00000040
EZI2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
EZI2C_SCBCLK__PA_DIV_ID EQU 0x000000FF

; EZI2C_scl
EZI2C_scl__0__DR EQU CYREG_GPIO_PRT1_DR
EZI2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
EZI2C_scl__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
EZI2C_scl__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
EZI2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
EZI2C_scl__0__HSIOM_GPIO EQU 0
EZI2C_scl__0__HSIOM_I2C EQU 14
EZI2C_scl__0__HSIOM_I2C_SCL EQU 14
EZI2C_scl__0__HSIOM_MASK EQU 0x0000000F
EZI2C_scl__0__HSIOM_SHIFT EQU 0
EZI2C_scl__0__HSIOM_SPI EQU 15
EZI2C_scl__0__HSIOM_SPI_MOSI EQU 15
EZI2C_scl__0__HSIOM_UART EQU 9
EZI2C_scl__0__HSIOM_UART_RX EQU 9
EZI2C_scl__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
EZI2C_scl__0__INTR EQU CYREG_GPIO_PRT1_INTR
EZI2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
EZI2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
EZI2C_scl__0__MASK EQU 0x01
EZI2C_scl__0__PC EQU CYREG_GPIO_PRT1_PC
EZI2C_scl__0__PC2 EQU CYREG_GPIO_PRT1_PC2
EZI2C_scl__0__PORT EQU 1
EZI2C_scl__0__PS EQU CYREG_GPIO_PRT1_PS
EZI2C_scl__0__SHIFT EQU 0
EZI2C_scl__DR EQU CYREG_GPIO_PRT1_DR
EZI2C_scl__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
EZI2C_scl__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
EZI2C_scl__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
EZI2C_scl__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
EZI2C_scl__INTR EQU CYREG_GPIO_PRT1_INTR
EZI2C_scl__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
EZI2C_scl__INTSTAT EQU CYREG_GPIO_PRT1_INTR
EZI2C_scl__MASK EQU 0x01
EZI2C_scl__PC EQU CYREG_GPIO_PRT1_PC
EZI2C_scl__PC2 EQU CYREG_GPIO_PRT1_PC2
EZI2C_scl__PORT EQU 1
EZI2C_scl__PS EQU CYREG_GPIO_PRT1_PS
EZI2C_scl__SHIFT EQU 0

; EZI2C_sda
EZI2C_sda__0__DR EQU CYREG_GPIO_PRT1_DR
EZI2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
EZI2C_sda__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
EZI2C_sda__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
EZI2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
EZI2C_sda__0__HSIOM_GPIO EQU 0
EZI2C_sda__0__HSIOM_I2C EQU 14
EZI2C_sda__0__HSIOM_I2C_SDA EQU 14
EZI2C_sda__0__HSIOM_MASK EQU 0x000000F0
EZI2C_sda__0__HSIOM_SHIFT EQU 4
EZI2C_sda__0__HSIOM_SPI EQU 15
EZI2C_sda__0__HSIOM_SPI_MISO EQU 15
EZI2C_sda__0__HSIOM_UART EQU 9
EZI2C_sda__0__HSIOM_UART_TX EQU 9
EZI2C_sda__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
EZI2C_sda__0__INTR EQU CYREG_GPIO_PRT1_INTR
EZI2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
EZI2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
EZI2C_sda__0__MASK EQU 0x02
EZI2C_sda__0__PC EQU CYREG_GPIO_PRT1_PC
EZI2C_sda__0__PC2 EQU CYREG_GPIO_PRT1_PC2
EZI2C_sda__0__PORT EQU 1
EZI2C_sda__0__PS EQU CYREG_GPIO_PRT1_PS
EZI2C_sda__0__SHIFT EQU 1
EZI2C_sda__DR EQU CYREG_GPIO_PRT1_DR
EZI2C_sda__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
EZI2C_sda__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
EZI2C_sda__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
EZI2C_sda__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
EZI2C_sda__INTR EQU CYREG_GPIO_PRT1_INTR
EZI2C_sda__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
EZI2C_sda__INTSTAT EQU CYREG_GPIO_PRT1_INTR
EZI2C_sda__MASK EQU 0x02
EZI2C_sda__PC EQU CYREG_GPIO_PRT1_PC
EZI2C_sda__PC2 EQU CYREG_GPIO_PRT1_PC2
EZI2C_sda__PORT EQU 1
EZI2C_sda__PS EQU CYREG_GPIO_PRT1_PS
EZI2C_sda__SHIFT EQU 1

; I2C_OUT_EN
I2C_OUT_EN__0__DR EQU CYREG_GPIO_PRT0_DR
I2C_OUT_EN__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
I2C_OUT_EN__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
I2C_OUT_EN__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
I2C_OUT_EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
I2C_OUT_EN__0__HSIOM_MASK EQU 0x0000000F
I2C_OUT_EN__0__HSIOM_SHIFT EQU 0
I2C_OUT_EN__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_OUT_EN__0__INTR EQU CYREG_GPIO_PRT0_INTR
I2C_OUT_EN__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_OUT_EN__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
I2C_OUT_EN__0__MASK EQU 0x01
I2C_OUT_EN__0__PC EQU CYREG_GPIO_PRT0_PC
I2C_OUT_EN__0__PC2 EQU CYREG_GPIO_PRT0_PC2
I2C_OUT_EN__0__PORT EQU 0
I2C_OUT_EN__0__PS EQU CYREG_GPIO_PRT0_PS
I2C_OUT_EN__0__SHIFT EQU 0
I2C_OUT_EN__DR EQU CYREG_GPIO_PRT0_DR
I2C_OUT_EN__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
I2C_OUT_EN__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
I2C_OUT_EN__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
I2C_OUT_EN__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_OUT_EN__INTR EQU CYREG_GPIO_PRT0_INTR
I2C_OUT_EN__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_OUT_EN__INTSTAT EQU CYREG_GPIO_PRT0_INTR
I2C_OUT_EN__MASK EQU 0x01
I2C_OUT_EN__PC EQU CYREG_GPIO_PRT0_PC
I2C_OUT_EN__PC2 EQU CYREG_GPIO_PRT0_PC2
I2C_OUT_EN__PORT EQU 0
I2C_OUT_EN__PS EQU CYREG_GPIO_PRT0_PS
I2C_OUT_EN__SHIFT EQU 0

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1B0F11AB
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4K
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4K_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0x0b00
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0C00
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8pass4a_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
