<?xml version="1.0" encoding="utf-8"?>
<!--
    Copyright © 2015 Michael V. Franklin
     
    This file is free software: you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    This file is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with this file.  If not, see <http://www.gnu.org/licenses/>.
-->
<Peripheral>
  <Name>FLASH</Name>
  <Description>Embedded Flash memory</Description>
  <Offset>0x00003C00</Offset>
  <Registers>
    <Register>
      <Name>ACR</Name>
      <Description>Flash access control register
The Flash access control register is used to enable/disable the acceleration features and
control the Flash memory access time according to CPU frequency.</Description>
      <Offset>0x00</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>DCRST</Name>
          <Description>Data cache reset 
0: Data cache is not reset
1: Data cache is reset
This bit can be written only when the D cache is disabled.</Description>
          <EndBit>12</EndBit>
          <StartBit>12</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>ICRST</Name>
          <Description>Instruction cache reset 
0: Instruction cache is not reset
1: Instruction cache is reset
This bit can be written only when the I cache is disabled.</Description>
          <EndBit>11</EndBit>
          <StartBit>11</StartBit>
          <Mutability>w</Mutability>
        </BitField>
        <BitField>
          <Name>DCEN</Name>
          <Description>Data cache enable 
0: Data cache is disabled
1: Data cache is enabled</Description>
          <EndBit>10</EndBit>
          <StartBit>10</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>ICEN</Name>
          <Description>Instruction cache enable 
0: Instruction cache is disabled
1: Instruction cache is enabled</Description>
          <EndBit>9</EndBit>
          <StartBit>9</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>PRFTEN</Name>
          <Description>Prefetch enable 
0: Prefetch is disabled
1: Prefetch is enabled</Description>
          <EndBit>8</EndBit>
          <StartBit>8</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>LATENCY</Name>
          <Description>Latency 
These bits represent the ratio of the CPU clock period to the Flash memory access time.
0000: Zero wait state
0001: One wait state
0010: Two wait states
...
1110: Fourteen wait states 
1111: Fifteen wait states</Description>
          <EndBit>3</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>KEYR</Name>
      <Description>Flash key register
The Flash key register is used to allow access to the Flash control register and so, to allow
program and erase operations.</Description>
      <Offset>0x04</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Word</Access>
      <BitFields>
        <BitField>
          <Name>FKEYR</Name>
          <Description>FPEC key 
The following values must be programmed consecutively to unlock the FLASH_CR register
and allow programming/erasing it:
a) KEY1 = 0x45670123
b) KEY2 = 0xCDEF89AB</Description>
          <EndBit>31</EndBit>
          <StartBit>0</StartBit>
          <Mutability>w</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>OPTKEYR</Name>
      <Description>Flash option key register
The Flash option key register is used to allow program and erase operations in the user
configuration sector.</Description>
      <Offset>0x08</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Word</Access>
      <BitFields>
        <BitField>
          <Name>OPTKEYR</Name>
          <Description>Option byte key 
The following values must be programmed consecutively to unlock the FLASH_OPTCR
register and allow programming it:
a) OPTKEY1 = 0x08192A3B
b) OPTKEY2 = 0x4C5D6E7F</Description>
          <EndBit>31</EndBit>
          <StartBit>0</StartBit>
          <Mutability>w</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>SR</Name>
      <Description>Flash status register
The Flash status register gives information on ongoing program and erase operations.</Description>
      <Offset>0x0C</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>BSY</Name>
          <Description>Busy 
This bit indicates that a Flash memory operation is in progress to/from one bank. It is set at the
beginning of a Flash memory operation and cleared when the operation finishes or an error
occurs.
0: no Flash memory operation ongoing
1: Flash memory operation ongoing</Description>
          <EndBit>16</EndBit>
          <StartBit>16</StartBit>
          <Mutability>r</Mutability>
        </BitField>
        <BitField>
          <Name>RDERR</Name>
          <Description>Proprietary readout protection (PCROP) error 
Set by hardware when a read access through the D-bus is performed to an address
belonging to a proprietary readout protected Flash sector.
Cleared by writing 1.</Description>
          <EndBit>8</EndBit>
          <StartBit>8</StartBit>
          <Mutability>rc_w1</Mutability>
        </BitField>
        <BitField>
          <Name>PGSERR</Name>
          <Description>Programming sequence error 
Set by hardware when a write access to the Flash memory is performed by the code while
the control register has not been correctly configured.
Cleared by writing 1.</Description>
          <EndBit>7</EndBit>
          <StartBit>7</StartBit>
          <Mutability>rc_w1</Mutability>
        </BitField>
        <BitField>
          <Name>PGPERR</Name>
          <Description>Programming parallelism error 
Set by hardware when the size of the access (byte, half-word, word, double word) during the
program sequence does not correspond to the parallelism configuration PSIZE (x8, x16,
x32, x64).
Cleared by writing 1.</Description>
          <EndBit>6</EndBit>
          <StartBit>6</StartBit>
          <Mutability>rc_w1</Mutability>
        </BitField>
        <BitField>
          <Name>PGAERR</Name>
          <Description>Programming alignment error 
Set by hardware when the data to program cannot be contained in the same 128-bit Flash
memory row.
Cleared by writing 1.</Description>
          <EndBit>5</EndBit>
          <StartBit>5</StartBit>
          <Mutability>rc_w1</Mutability>
        </BitField>
        <BitField>
          <Name>WRPERR</Name>
          <Description>Write protection error 
Set by hardware when an address to be erased/programmed belongs to a write-protected
part of the Flash memory.
Cleared by writing 1.</Description>
          <EndBit>4</EndBit>
          <StartBit>4</StartBit>
          <Mutability>rc_w1</Mutability>
        </BitField>
        <BitField>
          <Name>OPERR</Name>
          <Description>Operation error 
Set by hardware when a flash operation (programming/erase/read) request is detected and
can not be run because of parallelism, alignment, write or read (PCROP) protection error.
This bit is set only if error interrupts are enabled (ERRIE = 1).</Description>
          <EndBit>1</EndBit>
          <StartBit>1</StartBit>
          <Mutability>rc_w1</Mutability>
        </BitField>
        <BitField>
          <Name>EOP</Name>
          <Description>End of operation 
Set by hardware when one or more Flash memory operations (program/erase) has/have
completed successfully. It is set only if the end of operation interrupts are enabled (EOPIE =
1).
Cleared by writing a 1.</Description>
          <EndBit>0</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rc_w1</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>CR</Name>
      <Description>Flash control register
The Flash control register is used to configure and start Flash memory operations.</Description>
      <Offset>0x10</Offset>
      <ResetValue>0x80000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>LOCK</Name>
          <Description>Lock 
Write to 1 only. When it is set, this bit indicates that the FLASH_CR register is locked. It is
cleared by hardware after detecting the unlock sequence.
In the event of an unsuccessful unlock operation, this bit remains set until the next reset.</Description>
          <EndBit>31</EndBit>
          <StartBit>31</StartBit>
          <Mutability>rs</Mutability>
        </BitField>
        <BitField>
          <Name>ERRIE</Name>
          <Description>Error interrupt enable 
This bit enables the interrupt generation when the OPERR bit in the FLASH_SR register is
set to 1.
0: Error interrupt generation disabled
1: Error interrupt generation enabled</Description>
          <EndBit>25</EndBit>
          <StartBit>25</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>EOPIE</Name>
          <Description>End of operation interrupt enable 
This bit enables the interrupt generation when the EOP bit in the FLASH_SR register goes
to 1.
0: Interrupt generation disabled
1: Interrupt generation enabled</Description>
          <EndBit>24</EndBit>
          <StartBit>24</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>STRT</Name>
          <Description>Start 
This bit triggers an erase operation when set. It is set only by software and cleared when the
BSY bit is cleared.</Description>
          <EndBit>16</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rs</Mutability>
        </BitField>
        <BitField>
          <Name>MER1</Name>
          <Description>Mass Erase of bank 2 sectors 
Erase activated for bank 2 user sectors 12 to 23.</Description>
          <EndBit>15</EndBit>
          <StartBit>15</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>PSIZE</Name>
          <Description>Program size 
These bits select the program parallelism.
00 program x8
01 program x16
10 program x32
11 program x64</Description>
          <EndBit>9</EndBit>
          <StartBit>8</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>SNB</Name>
          <Description>Sector number 
These bits select the sector to erase.
0000: sector 0
0001: sector 1
...
01011: sector 11
01100: not allowed
01101: not allowed
01110: not allowed
01111: not allowed
10000: section 12
10001: section 13
...
11011 sector 23
11100: not allowed
11101: not allowed
11110: not allowed
11111: not allowed</Description>
          <EndBit>7</EndBit>
          <StartBit>3</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>MER</Name>
          <Description>Mass Erase of bank 1 sectors 
Erase activated of bank 1 sectors.</Description>
          <EndBit>2</EndBit>
          <StartBit>2</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>SER</Name>
          <Description>Sector Erase 
Sector Erase activated.</Description>
          <EndBit>1</EndBit>
          <StartBit>1</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>PG</Name>
          <Description>Programming 
Flash programming activated.</Description>
          <EndBit>0</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>OPTCR</Name>
      <Description>Flash option control register
The FLASH_OPTCR register is used to modify the user option bytes.</Description>
      <Offset>0x14</Offset>
      <ResetValue>0x0FFFAAED</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>SPRMOD</Name>
          <Description>Selection of protection mode for nWPRi bits 
0: PCROP disabled. nWPRi bits used for Write protection on sector i.
1: PCROP enabled. nWPRi bits used for PCROP protection on sector i</Description>
          <EndBit>31</EndBit>
          <StartBit>31</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>DB1M</Name>
          <Description>Dual-bank on 1 Mbyte Flash memory devices 
0: 1 Mbyte single bank Flash memory (contiguous addresses in bank1)
1: 1 Mbyte dual bank Flash memory. The Flash memory is organized as two banks of
512 Kbytes each (see Table 7: 1 Mbyte Flash memory single bank vs dual bank organization
(STM32F42xxx and STM32F43xxx) and Table 9: 1 Mbyte dual bank Flash memory
organization (STM32F42xxx and STM32F43xxx)). To perform an erase operation, the right
sector must be programmed (see Table 7 for information on the sector numbering scheme).
Note: If DB1M is set and an erase operation is performed on Bank 2 while the default sector
number is selected (as an example, sector 8 is configured instead of sector 12), the
erase operation on Bank 2 sector is not performed.</Description>
          <EndBit>30</EndBit>
          <StartBit>30</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>nWRP</Name>
          <Description>Not write protect 
These bits contain the value of the write-protection and read-protection (PCROP) option
bytes for sectors 0 to 11 after reset. They can be written to program a new write-protect or
PCROP value into Flash memory.
If SPRMOD is reset:
0: Write protection active on sector i
1: Write protection not active on sector i
If SPRMOD is set:
0: PCROP protection not active on sector i
1: PCROP protection active on sector i</Description>
          <EndBit>27</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>RDP</Name>
          <Description>Read protect 
These bits contain the value of the read-protection option level after reset. They can be
written to program a new read protection value into Flash memory.
0xAA: Level 0, read protection not active
0xCC: Level 2, chip read protection active
Others: Level 1, read protection of memories active</Description>
          <EndBit>15</EndBit>
          <StartBit>8</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>nRST_STDBY</Name>
          <Description />
          <EndBit>7</EndBit>
          <StartBit>7</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>nRST_STOP</Name>
          <Description />
          <EndBit>6</EndBit>
          <StartBit>6</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>WDG_SW</Name>
          <Description>
Note: When changing the WDG mode from hardware to software or from software to 
hardware, a system reset is required to make the change effective.</Description>
          <EndBit>5</EndBit>
          <StartBit>5</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>BFB2</Name>
          <Description>Dual-bank Boot option byte 
0: Dual-bank boot disabled. Boot can be performed either from Flash memory bank 1 or from
system memory depending on boot pin state (default)
1: Dual-bank boot enabled. Boot is always performed from system memory.
Note: For STM32F42xx and STM32F43xx 1 MB part numbers, this option bit is reserved and
must be kept cleared.</Description>
          <EndBit>4</EndBit>
          <StartBit>4</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>BOR_LEV</Name>
          <Description>BOR reset Level 
These bits contain the supply level threshold that activates/releases the reset. They can be
written to program a new BOR level. By default, BOR is off. When the supply voltage (VDD)
drops below the selected BOR level, a device reset is generated.
00: BOR Level 3 (VBOR3), brownout threshold level 3
01: BOR Level 2 (VBOR2), brownout threshold level 2
10: BOR Level 1 (VBOR1), brownout threshold level 1
11: BOR off, POR/PDR reset threshold level is applied
Note: For full details on BOR characteristics, refer to the “Electrical characteristics” section of
the product datasheet.</Description>
          <EndBit>3</EndBit>
          <StartBit>2</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>OPTSTRT</Name>
          <Description>Option start 
This bit triggers a user option operation when set. It is set only by software and cleared when
the BSY bit is cleared.</Description>
          <EndBit>1</EndBit>
          <StartBit>1</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>OPTLOCK</Name>
          <Description>Option lock 
Write to 1 only. When this bit is set, it indicates that the FLASH_OPTCR register is locked.
This bit is cleared by hardware after detecting the unlock sequence.
In the event of an unsuccessful unlock operation, this bit remains set until the next reset.</Description>
          <EndBit>0</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rs</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>OPTCR1</Name>
      <Description>Flash option control register
The FLASH_OPTCR1 register is used to modify the user option bytes for bank 2.</Description>
      <Offset>0x18</Offset>
      <ResetValue>0x0FFF0000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>nWRP</Name>
          <Description>Not write protect 
These bits contain the value of the write-protection and read-protection (PCROP) option 
bytes for sectors 0 to 11 after reset. They can be written to program a new write-protect or
PCROP value into Flash memory.
If SPRMOD is reset (default value):
0: Write protection active on sector i.
1: Write protection not active on sector i.
If SPRMOD is set:
0: PCROP protection not active on sector i.
1: PCROP protection active on sector i.</Description>
          <EndBit>27</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    
  </Registers>
</Peripheral>