
Dutch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fb1c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d0  0800fcc0  0800fcc0  00010cc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010090  08010090  000121f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010090  08010090  00011090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010098  08010098  000121f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010098  08010098  00011098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801009c  0801009c  0001109c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  080100a0  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c38  200001f4  08010294  000121f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e2c  08010294  00012e2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000121f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b842  00000000  00000000  00012224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000043a3  00000000  00000000  0002da66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001708  00000000  00000000  00031e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011c0  00000000  00000000  00033518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c1b5  00000000  00000000  000346d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d9cb  00000000  00000000  0005088d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3471  00000000  00000000  0006e258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001116c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007310  00000000  00000000  0011170c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00118a1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800fca4 	.word	0x0800fca4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	0800fca4 	.word	0x0800fca4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <ring_distance>:
static int8_t last_dir = 0;
static uint32_t brake_until = 0;
volatile uint32_t last_uart_rx_tick = 0;


static uint16_t ring_distance(uint16_t from, uint16_t to){
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	460a      	mov	r2, r1
 8000eee:	80fb      	strh	r3, [r7, #6]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	80bb      	strh	r3, [r7, #4]
    return (uint16_t)(to - from);
 8000ef4:	88ba      	ldrh	r2, [r7, #4]
 8000ef6:	88fb      	ldrh	r3, [r7, #6]
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	b29b      	uxth	r3, r3
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr

08000f08 <encode_to_15bit>:

static uint16_t encode_to_15bit(uint16_t counter_value, uint16_t encoder_min, uint16_t encoder_max){
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	80fb      	strh	r3, [r7, #6]
 8000f12:	460b      	mov	r3, r1
 8000f14:	80bb      	strh	r3, [r7, #4]
 8000f16:	4613      	mov	r3, r2
 8000f18:	807b      	strh	r3, [r7, #2]
    uint16_t full_range = ring_distance(encoder_max, encoder_min);
 8000f1a:	88ba      	ldrh	r2, [r7, #4]
 8000f1c:	887b      	ldrh	r3, [r7, #2]
 8000f1e:	4611      	mov	r1, r2
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff ffdf 	bl	8000ee4 <ring_distance>
 8000f26:	4603      	mov	r3, r0
 8000f28:	81bb      	strh	r3, [r7, #12]
    if (full_range == 0) {
 8000f2a:	89bb      	ldrh	r3, [r7, #12]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d101      	bne.n	8000f34 <encode_to_15bit+0x2c>
        return 0;
 8000f30:	2300      	movs	r3, #0
 8000f32:	e017      	b.n	8000f64 <encode_to_15bit+0x5c>
    }

    uint16_t pos = ring_distance(encoder_max, counter_value);
 8000f34:	88fa      	ldrh	r2, [r7, #6]
 8000f36:	887b      	ldrh	r3, [r7, #2]
 8000f38:	4611      	mov	r1, r2
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff ffd2 	bl	8000ee4 <ring_distance>
 8000f40:	4603      	mov	r3, r0
 8000f42:	81fb      	strh	r3, [r7, #14]

    if (pos > full_range) {
 8000f44:	89fa      	ldrh	r2, [r7, #14]
 8000f46:	89bb      	ldrh	r3, [r7, #12]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d901      	bls.n	8000f50 <encode_to_15bit+0x48>
        pos = full_range;
 8000f4c:	89bb      	ldrh	r3, [r7, #12]
 8000f4e:	81fb      	strh	r3, [r7, #14]
    }

    uint32_t scaled = (uint32_t)pos * 32767u / full_range;
 8000f50:	89fa      	ldrh	r2, [r7, #14]
 8000f52:	4613      	mov	r3, r2
 8000f54:	03db      	lsls	r3, r3, #15
 8000f56:	1a9a      	subs	r2, r3, r2
 8000f58:	89bb      	ldrh	r3, [r7, #12]
 8000f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f5e:	60bb      	str	r3, [r7, #8]
    return (uint16_t)scaled;
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	b29b      	uxth	r3, r3
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3710      	adds	r7, #16
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <percent_to_pwm>:

uint16_t percent_to_pwm(uint8_t percent)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	71fb      	strb	r3, [r7, #7]
    if (percent > 100) percent = 100;
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	2b64      	cmp	r3, #100	@ 0x64
 8000f7a:	d901      	bls.n	8000f80 <percent_to_pwm+0x14>
 8000f7c:	2364      	movs	r3, #100	@ 0x64
 8000f7e:	71fb      	strb	r3, [r7, #7]
    return (percent * htim3.Init.Period) / 100;
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	4a07      	ldr	r2, [pc, #28]	@ (8000fa0 <percent_to_pwm+0x34>)
 8000f84:	68d2      	ldr	r2, [r2, #12]
 8000f86:	fb02 f303 	mul.w	r3, r2, r3
 8000f8a:	4a06      	ldr	r2, [pc, #24]	@ (8000fa4 <percent_to_pwm+0x38>)
 8000f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f90:	095b      	lsrs	r3, r3, #5
 8000f92:	b29b      	uxth	r3, r3
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	20000390 	.word	0x20000390
 8000fa4:	51eb851f 	.word	0x51eb851f

08000fa8 <motor_brake>:
void motor_brake(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
    uint16_t soft = htim3.Init.Period / 2;
 8000fae:	4b09      	ldr	r3, [pc, #36]	@ (8000fd4 <motor_brake+0x2c>)
 8000fb0:	68db      	ldr	r3, [r3, #12]
 8000fb2:	085b      	lsrs	r3, r3, #1
 8000fb4:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, soft);
 8000fb6:	4b07      	ldr	r3, [pc, #28]	@ (8000fd4 <motor_brake+0x2c>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	88fa      	ldrh	r2, [r7, #6]
 8000fbc:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, soft);
 8000fbe:	4b05      	ldr	r3, [pc, #20]	@ (8000fd4 <motor_brake+0x2c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	88fa      	ldrh	r2, [r7, #6]
 8000fc4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	20000390 	.word	0x20000390

08000fd8 <motor_stop>:
void motor_stop(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8000fdc:	4b06      	ldr	r3, [pc, #24]	@ (8000ff8 <motor_stop+0x20>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8000fe4:	4b04      	ldr	r3, [pc, #16]	@ (8000ff8 <motor_stop+0x20>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	2200      	movs	r2, #0
 8000fea:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000fec:	bf00      	nop
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	20000390 	.word	0x20000390

08000ffc <motor_right>:
void motor_right(uint8_t percent)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	4603      	mov	r3, r0
 8001004:	71fb      	strb	r3, [r7, #7]
    uint16_t pwm = percent_to_pwm(percent);
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff ffaf 	bl	8000f6c <percent_to_pwm>
 800100e:	4603      	mov	r3, r0
 8001010:	81fb      	strh	r3, [r7, #14]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pwm);
 8001012:	4b06      	ldr	r3, [pc, #24]	@ (800102c <motor_right+0x30>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	89fa      	ldrh	r2, [r7, #14]
 8001018:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 800101a:	4b04      	ldr	r3, [pc, #16]	@ (800102c <motor_right+0x30>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	2200      	movs	r2, #0
 8001020:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001022:	bf00      	nop
 8001024:	3710      	adds	r7, #16
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	20000390 	.word	0x20000390

08001030 <motor_left>:

void motor_left(uint8_t percent)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
    uint16_t pwm = percent_to_pwm(percent);
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff ff95 	bl	8000f6c <percent_to_pwm>
 8001042:	4603      	mov	r3, r0
 8001044:	81fb      	strh	r3, [r7, #14]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001046:	4b06      	ldr	r3, [pc, #24]	@ (8001060 <motor_left+0x30>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2200      	movs	r2, #0
 800104c:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pwm);
 800104e:	4b04      	ldr	r3, [pc, #16]	@ (8001060 <motor_left+0x30>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	89fa      	ldrh	r2, [r7, #14]
 8001054:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001056:	bf00      	nop
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000390 	.word	0x20000390

08001064 <uart_execute_command>:


void uart_execute_command(char *cmd)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
    int power = atoi(cmd);
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f00b ff3d 	bl	800ceec <atoi>
 8001072:	60f8      	str	r0, [r7, #12]
    target_force = power;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	b21a      	sxth	r2, r3
 8001078:	4b02      	ldr	r3, [pc, #8]	@ (8001084 <uart_execute_command+0x20>)
 800107a:	801a      	strh	r2, [r3, #0]
}
 800107c:	bf00      	nop
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000510 	.word	0x20000510

08001088 <uart_process_byte>:

void uart_process_byte(uint8_t byte)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	71fb      	strb	r3, [r7, #7]
    if (byte == '\n' || byte == '\r')
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	2b0a      	cmp	r3, #10
 8001096:	d002      	beq.n	800109e <uart_process_byte+0x16>
 8001098:	79fb      	ldrb	r3, [r7, #7]
 800109a:	2b0d      	cmp	r3, #13
 800109c:	d106      	bne.n	80010ac <uart_process_byte+0x24>
    {
        uart_execute_command(uart_buffer);
 800109e:	4810      	ldr	r0, [pc, #64]	@ (80010e0 <uart_process_byte+0x58>)
 80010a0:	f7ff ffe0 	bl	8001064 <uart_execute_command>
        uart_index = 0;
 80010a4:	4b0f      	ldr	r3, [pc, #60]	@ (80010e4 <uart_process_byte+0x5c>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	701a      	strb	r2, [r3, #0]
        return;
 80010aa:	e016      	b.n	80010da <uart_process_byte+0x52>
    }

    if ((byte >= '0' && byte <= '9') || byte == '-')
 80010ac:	79fb      	ldrb	r3, [r7, #7]
 80010ae:	2b2f      	cmp	r3, #47	@ 0x2f
 80010b0:	d902      	bls.n	80010b8 <uart_process_byte+0x30>
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	2b39      	cmp	r3, #57	@ 0x39
 80010b6:	d902      	bls.n	80010be <uart_process_byte+0x36>
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	2b2d      	cmp	r3, #45	@ 0x2d
 80010bc:	d10d      	bne.n	80010da <uart_process_byte+0x52>
    {
        if (uart_index < sizeof(uart_buffer) - 1)
 80010be:	4b09      	ldr	r3, [pc, #36]	@ (80010e4 <uart_process_byte+0x5c>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	2b1e      	cmp	r3, #30
 80010c4:	d809      	bhi.n	80010da <uart_process_byte+0x52>
            uart_buffer[uart_index++] = byte;
 80010c6:	4b07      	ldr	r3, [pc, #28]	@ (80010e4 <uart_process_byte+0x5c>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	1c5a      	adds	r2, r3, #1
 80010cc:	b2d1      	uxtb	r1, r2
 80010ce:	4a05      	ldr	r2, [pc, #20]	@ (80010e4 <uart_process_byte+0x5c>)
 80010d0:	7011      	strb	r1, [r2, #0]
 80010d2:	4619      	mov	r1, r3
 80010d4:	4a02      	ldr	r2, [pc, #8]	@ (80010e0 <uart_process_byte+0x58>)
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	5453      	strb	r3, [r2, r1]
    }
}
 80010da:	3708      	adds	r7, #8
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	200004e8 	.word	0x200004e8
 80010e4:	2000050e 	.word	0x2000050e

080010e8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a0a      	ldr	r2, [pc, #40]	@ (8001120 <HAL_UART_RxCpltCallback+0x38>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d10e      	bne.n	8001118 <HAL_UART_RxCpltCallback+0x30>
    {
    	last_uart_rx_tick = HAL_GetTick();
 80010fa:	f001 fc4b 	bl	8002994 <HAL_GetTick>
 80010fe:	4603      	mov	r3, r0
 8001100:	4a08      	ldr	r2, [pc, #32]	@ (8001124 <HAL_UART_RxCpltCallback+0x3c>)
 8001102:	6013      	str	r3, [r2, #0]
        uart_process_byte(rx_byte);
 8001104:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <HAL_UART_RxCpltCallback+0x40>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff ffbd 	bl	8001088 <uart_process_byte>
        HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 800110e:	2201      	movs	r2, #1
 8001110:	4905      	ldr	r1, [pc, #20]	@ (8001128 <HAL_UART_RxCpltCallback+0x40>)
 8001112:	4806      	ldr	r0, [pc, #24]	@ (800112c <HAL_UART_RxCpltCallback+0x44>)
 8001114:	f007 fb13 	bl	800873e <HAL_UART_Receive_IT>
    }
}
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	40004400 	.word	0x40004400
 8001124:	20000518 	.word	0x20000518
 8001128:	200004e4 	.word	0x200004e4
 800112c:	20000420 	.word	0x20000420

08001130 <read_adc_avg>:



uint32_t read_adc_avg(ADC_HandleTypeDef* hadc, uint32_t channel) {
 8001130:	b580      	push	{r7, lr}
 8001132:	b088      	sub	sp, #32
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 800113a:	f107 0308 	add.w	r3, r7, #8
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]
 8001144:	609a      	str	r2, [r3, #8]
 8001146:	60da      	str	r2, [r3, #12]
    sConfig.Channel = channel;
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = 1;
 800114c:	2301      	movs	r3, #1
 800114e:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001150:	2307      	movs	r3, #7
 8001152:	613b      	str	r3, [r7, #16]
    HAL_ADC_ConfigChannel(hadc, &sConfig);
 8001154:	f107 0308 	add.w	r3, r7, #8
 8001158:	4619      	mov	r1, r3
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f001 fe0e 	bl	8002d7c <HAL_ADC_ConfigChannel>

    uint32_t sum = 0;
 8001160:	2300      	movs	r3, #0
 8001162:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 10; i++) {
 8001164:	2300      	movs	r3, #0
 8001166:	61bb      	str	r3, [r7, #24]
 8001168:	e014      	b.n	8001194 <read_adc_avg+0x64>
        HAL_ADC_Start(hadc);
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f001 fc86 	bl	8002a7c <HAL_ADC_Start>
        HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8001170:	f04f 31ff 	mov.w	r1, #4294967295
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f001 fd68 	bl	8002c4a <HAL_ADC_PollForConversion>
        sum += HAL_ADC_GetValue(hadc);
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f001 fdf0 	bl	8002d60 <HAL_ADC_GetValue>
 8001180:	4602      	mov	r2, r0
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	4413      	add	r3, r2
 8001186:	61fb      	str	r3, [r7, #28]
        HAL_ADC_Stop(hadc);
 8001188:	6878      	ldr	r0, [r7, #4]
 800118a:	f001 fd2b 	bl	8002be4 <HAL_ADC_Stop>
    for (int i = 0; i < 10; i++) {
 800118e:	69bb      	ldr	r3, [r7, #24]
 8001190:	3301      	adds	r3, #1
 8001192:	61bb      	str	r3, [r7, #24]
 8001194:	69bb      	ldr	r3, [r7, #24]
 8001196:	2b09      	cmp	r3, #9
 8001198:	dde7      	ble.n	800116a <read_adc_avg+0x3a>
    }
    return sum / 10;
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	4a03      	ldr	r2, [pc, #12]	@ (80011ac <read_adc_avg+0x7c>)
 800119e:	fba2 2303 	umull	r2, r3, r2, r3
 80011a2:	08db      	lsrs	r3, r3, #3
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3720      	adds	r7, #32
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	cccccccd 	.word	0xcccccccd

080011b0 <calibration>:

void calibration(uint16_t *encoder_min, uint16_t *encoder_max, uint16_t power)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b088      	sub	sp, #32
 80011b4:	af02      	add	r7, sp, #8
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	4613      	mov	r3, r2
 80011bc:	80fb      	strh	r3, [r7, #6]
    uint16_t center = 16383;
 80011be:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 80011c2:	82fb      	strh	r3, [r7, #22]
    while (HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_1_Pin) != GPIO_PIN_RESET)
 80011c4:	e004      	b.n	80011d0 <calibration+0x20>
    {
    	motor_right(power);
 80011c6:	88fb      	ldrh	r3, [r7, #6]
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff ff16 	bl	8000ffc <motor_right>
    while (HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_1_Pin) != GPIO_PIN_RESET)
 80011d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011d4:	483a      	ldr	r0, [pc, #232]	@ (80012c0 <calibration+0x110>)
 80011d6:	f002 fe11 	bl	8003dfc <HAL_GPIO_ReadPin>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d1f2      	bne.n	80011c6 <calibration+0x16>
    }
    *encoder_max = __HAL_TIM_GET_COUNTER(&htim2);
 80011e0:	4b38      	ldr	r3, [pc, #224]	@ (80012c4 <calibration+0x114>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	801a      	strh	r2, [r3, #0]
    while ((HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_2_Pin) != GPIO_PIN_RESET))
 80011ec:	e004      	b.n	80011f8 <calibration+0x48>
    {
        motor_left(power);
 80011ee:	88fb      	ldrh	r3, [r7, #6]
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff ff1c 	bl	8001030 <motor_left>
    while ((HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_2_Pin) != GPIO_PIN_RESET))
 80011f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011fc:	4830      	ldr	r0, [pc, #192]	@ (80012c0 <calibration+0x110>)
 80011fe:	f002 fdfd 	bl	8003dfc <HAL_GPIO_ReadPin>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1f2      	bne.n	80011ee <calibration+0x3e>
    }
    *encoder_min = __HAL_TIM_GET_COUNTER(&htim2);
 8001208:	4b2e      	ldr	r3, [pc, #184]	@ (80012c4 <calibration+0x114>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800120e:	b29a      	uxth	r2, r3
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	801a      	strh	r2, [r3, #0]

    counter_val = __HAL_TIM_GET_COUNTER(&htim2);
 8001214:	4b2b      	ldr	r3, [pc, #172]	@ (80012c4 <calibration+0x114>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800121a:	b29a      	uxth	r2, r3
 800121c:	4b2a      	ldr	r3, [pc, #168]	@ (80012c8 <calibration+0x118>)
 800121e:	801a      	strh	r2, [r3, #0]
    normalized_counter = encode_to_15bit(counter_val, *encoder_max, *encoder_min);
 8001220:	4b29      	ldr	r3, [pc, #164]	@ (80012c8 <calibration+0x118>)
 8001222:	8818      	ldrh	r0, [r3, #0]
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	8819      	ldrh	r1, [r3, #0]
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	881b      	ldrh	r3, [r3, #0]
 800122c:	461a      	mov	r2, r3
 800122e:	f7ff fe6b 	bl	8000f08 <encode_to_15bit>
 8001232:	4603      	mov	r3, r0
 8001234:	461a      	mov	r2, r3
 8001236:	4b25      	ldr	r3, [pc, #148]	@ (80012cc <calibration+0x11c>)
 8001238:	801a      	strh	r2, [r3, #0]
	while (1u)
	{
		counter_val = __HAL_TIM_GET_COUNTER(&htim2);
 800123a:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <calibration+0x114>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001240:	b29a      	uxth	r2, r3
 8001242:	4b21      	ldr	r3, [pc, #132]	@ (80012c8 <calibration+0x118>)
 8001244:	801a      	strh	r2, [r3, #0]
	    normalized_counter = encode_to_15bit(counter_val, *encoder_min, *encoder_max);
 8001246:	4b20      	ldr	r3, [pc, #128]	@ (80012c8 <calibration+0x118>)
 8001248:	8818      	ldrh	r0, [r3, #0]
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	8819      	ldrh	r1, [r3, #0]
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	881b      	ldrh	r3, [r3, #0]
 8001252:	461a      	mov	r2, r3
 8001254:	f7ff fe58 	bl	8000f08 <encode_to_15bit>
 8001258:	4603      	mov	r3, r0
 800125a:	461a      	mov	r2, r3
 800125c:	4b1b      	ldr	r3, [pc, #108]	@ (80012cc <calibration+0x11c>)
 800125e:	801a      	strh	r2, [r3, #0]
	    if (normalized_counter > (center + 4000)){
 8001260:	4b1a      	ldr	r3, [pc, #104]	@ (80012cc <calibration+0x11c>)
 8001262:	881b      	ldrh	r3, [r3, #0]
 8001264:	461a      	mov	r2, r3
 8001266:	8afb      	ldrh	r3, [r7, #22]
 8001268:	f503 637a 	add.w	r3, r3, #4000	@ 0xfa0
 800126c:	429a      	cmp	r2, r3
 800126e:	dd05      	ble.n	800127c <calibration+0xcc>
	    	motor_right(power);
 8001270:	88fb      	ldrh	r3, [r7, #6]
 8001272:	b2db      	uxtb	r3, r3
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff fec1 	bl	8000ffc <motor_right>
 800127a:	e7de      	b.n	800123a <calibration+0x8a>
	    }
	    else{
	    	motor_stop();
 800127c:	f7ff feac 	bl	8000fd8 <motor_stop>
	    	break;
 8001280:	bf00      	nop
	    }
	}
    motor_stop();
 8001282:	f7ff fea9 	bl	8000fd8 <motor_stop>

    sprintf(msg, "CALIB DONE\nMIN=%u MAX=%u CENTER=%u\n", *encoder_min, *encoder_max, center);
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	881b      	ldrh	r3, [r3, #0]
 800128a:	461a      	mov	r2, r3
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	881b      	ldrh	r3, [r3, #0]
 8001290:	4619      	mov	r1, r3
 8001292:	8afb      	ldrh	r3, [r7, #22]
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	460b      	mov	r3, r1
 8001298:	490d      	ldr	r1, [pc, #52]	@ (80012d0 <calibration+0x120>)
 800129a:	480e      	ldr	r0, [pc, #56]	@ (80012d4 <calibration+0x124>)
 800129c:	f00c fc84 	bl	800dba8 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80012a0:	480c      	ldr	r0, [pc, #48]	@ (80012d4 <calibration+0x124>)
 80012a2:	f7fe ffed 	bl	8000280 <strlen>
 80012a6:	4603      	mov	r3, r0
 80012a8:	b29a      	uxth	r2, r3
 80012aa:	f04f 33ff 	mov.w	r3, #4294967295
 80012ae:	4909      	ldr	r1, [pc, #36]	@ (80012d4 <calibration+0x124>)
 80012b0:	4809      	ldr	r0, [pc, #36]	@ (80012d8 <calibration+0x128>)
 80012b2:	f007 f9b9 	bl	8008628 <HAL_UART_Transmit>
}
 80012b6:	bf00      	nop
 80012b8:	3718      	adds	r7, #24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40020400 	.word	0x40020400
 80012c4:	20000348 	.word	0x20000348
 80012c8:	2000050a 	.word	0x2000050a
 80012cc:	2000050c 	.word	0x2000050c
 80012d0:	0800fcc0 	.word	0x0800fcc0
 80012d4:	20000480 	.word	0x20000480
 80012d8:	20000420 	.word	0x20000420

080012dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012dc:	b5b0      	push	{r4, r5, r7, lr}
 80012de:	b08e      	sub	sp, #56	@ 0x38
 80012e0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012e2:	f001 faf1 	bl	80028c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012e6:	f000 fa7f 	bl	80017e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ea:	f000 fd85 	bl	8001df8 <MX_GPIO_Init>
  MX_DMA_Init();
 80012ee:	f000 fd63 	bl	8001db8 <MX_DMA_Init>
  MX_I2S2_Init();
 80012f2:	f000 fb4f 	bl	8001994 <MX_I2S2_Init>
  MX_USB_HOST_Init();
 80012f6:	f00b fb0f 	bl	800c918 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 80012fa:	f000 fd33 	bl	8001d64 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80012fe:	f000 fc1f 	bl	8001b40 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001302:	f000 fad9 	bl	80018b8 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001306:	f000 fb73 	bl	80019f0 <MX_TIM1_Init>
  MX_TIM3_Init();
 800130a:	f000 fc6d 	bl	8001be8 <MX_TIM3_Init>
  MX_TIM4_Init();
 800130e:	f000 fcdb 	bl	8001cc8 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001312:	f107 0308 	add.w	r3, r7, #8
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]
 800131e:	60da      	str	r2, [r3, #12]
 8001320:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	607b      	str	r3, [r7, #4]
 8001326:	4bab      	ldr	r3, [pc, #684]	@ (80015d4 <main+0x2f8>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132a:	4aaa      	ldr	r2, [pc, #680]	@ (80015d4 <main+0x2f8>)
 800132c:	f043 0302 	orr.w	r3, r3, #2
 8001330:	6313      	str	r3, [r2, #48]	@ 0x30
 8001332:	4ba8      	ldr	r3, [pc, #672]	@ (80015d4 <main+0x2f8>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001336:	f003 0302 	and.w	r3, r3, #2
 800133a:	607b      	str	r3, [r7, #4]
 800133c:	687b      	ldr	r3, [r7, #4]

  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800133e:	2303      	movs	r3, #3
 8001340:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001342:	2303      	movs	r3, #3
 8001344:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800134a:	f107 0308 	add.w	r3, r7, #8
 800134e:	4619      	mov	r1, r3
 8001350:	48a1      	ldr	r0, [pc, #644]	@ (80015d8 <main+0x2fc>)
 8001352:	f002 fbcf 	bl	8003af4 <HAL_GPIO_Init>

  // Fix encoder pins
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	603b      	str	r3, [r7, #0]
 800135a:	4b9e      	ldr	r3, [pc, #632]	@ (80015d4 <main+0x2f8>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	4a9d      	ldr	r2, [pc, #628]	@ (80015d4 <main+0x2f8>)
 8001360:	f043 0301 	orr.w	r3, r3, #1
 8001364:	6313      	str	r3, [r2, #48]	@ 0x30
 8001366:	4b9b      	ldr	r3, [pc, #620]	@ (80015d4 <main+0x2f8>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	f003 0301 	and.w	r3, r3, #1
 800136e:	603b      	str	r3, [r7, #0]
 8001370:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001372:	2303      	movs	r3, #3
 8001374:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001376:	2302      	movs	r3, #2
 8001378:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800137a:	2301      	movs	r3, #1
 800137c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137e:	2300      	movs	r3, #0
 8001380:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001382:	2301      	movs	r3, #1
 8001384:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001386:	f107 0308 	add.w	r3, r7, #8
 800138a:	4619      	mov	r1, r3
 800138c:	4893      	ldr	r0, [pc, #588]	@ (80015dc <main+0x300>)
 800138e:	f002 fbb1 	bl	8003af4 <HAL_GPIO_Init>


  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001392:	213c      	movs	r1, #60	@ 0x3c
 8001394:	4892      	ldr	r0, [pc, #584]	@ (80015e0 <main+0x304>)
 8001396:	f006 fb4d 	bl	8007a34 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start(&htim3);
 800139a:	4892      	ldr	r0, [pc, #584]	@ (80015e4 <main+0x308>)
 800139c:	f006 f94a 	bl	8007634 <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80013a0:	2100      	movs	r1, #0
 80013a2:	4890      	ldr	r0, [pc, #576]	@ (80015e4 <main+0x308>)
 80013a4:	f006 f9f0 	bl	8007788 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80013a8:	2104      	movs	r1, #4
 80013aa:	488e      	ldr	r0, [pc, #568]	@ (80015e4 <main+0x308>)
 80013ac:	f006 f9ec 	bl	8007788 <HAL_TIM_PWM_Start>

  HAL_Delay(3000);
 80013b0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80013b4:	f001 fafa 	bl	80029ac <HAL_Delay>
  calibration(&encoder_min, &encoder_max, 13);
 80013b8:	220d      	movs	r2, #13
 80013ba:	498b      	ldr	r1, [pc, #556]	@ (80015e8 <main+0x30c>)
 80013bc:	488b      	ldr	r0, [pc, #556]	@ (80015ec <main+0x310>)
 80013be:	f7ff fef7 	bl	80011b0 <calibration>
  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 80013c2:	2201      	movs	r2, #1
 80013c4:	498a      	ldr	r1, [pc, #552]	@ (80015f0 <main+0x314>)
 80013c6:	488b      	ldr	r0, [pc, #556]	@ (80015f4 <main+0x318>)
 80013c8:	f007 f9b9 	bl	800873e <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
			   MX_USB_HOST_Process();
 80013cc:	f00b faca 	bl	800c964 <MX_USB_HOST_Process>
			   uint32_t now = HAL_GetTick();
 80013d0:	f001 fae0 	bl	8002994 <HAL_GetTick>
 80013d4:	6238      	str	r0, [r7, #32]
			   counterValue = (uint16_t)__HAL_TIM_GET_COUNTER(&htim2);
 80013d6:	4b82      	ldr	r3, [pc, #520]	@ (80015e0 <main+0x304>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013dc:	b29a      	uxth	r2, r3
 80013de:	4b86      	ldr	r3, [pc, #536]	@ (80015f8 <main+0x31c>)
 80013e0:	801a      	strh	r2, [r3, #0]

         		   button_mask = 0;
 80013e2:	4b86      	ldr	r3, [pc, #536]	@ (80015fc <main+0x320>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	801a      	strh	r2, [r3, #0]
         		   gear = 0;
 80013e8:	4b85      	ldr	r3, [pc, #532]	@ (8001600 <main+0x324>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	701a      	strb	r2, [r3, #0]
         		   if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_7) == GPIO_PIN_RESET)
 80013ee:	2180      	movs	r1, #128	@ 0x80
 80013f0:	4884      	ldr	r0, [pc, #528]	@ (8001604 <main+0x328>)
 80013f2:	f002 fd03 	bl	8003dfc <HAL_GPIO_ReadPin>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d106      	bne.n	800140a <main+0x12e>
         			   button_mask |= (1 << 0);
 80013fc:	4b7f      	ldr	r3, [pc, #508]	@ (80015fc <main+0x320>)
 80013fe:	881b      	ldrh	r3, [r3, #0]
 8001400:	f043 0301 	orr.w	r3, r3, #1
 8001404:	b29a      	uxth	r2, r3
 8001406:	4b7d      	ldr	r3, [pc, #500]	@ (80015fc <main+0x320>)
 8001408:	801a      	strh	r2, [r3, #0]

         		   if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_8) == GPIO_PIN_RESET)
 800140a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800140e:	487d      	ldr	r0, [pc, #500]	@ (8001604 <main+0x328>)
 8001410:	f002 fcf4 	bl	8003dfc <HAL_GPIO_ReadPin>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d106      	bne.n	8001428 <main+0x14c>
         			   button_mask |= (1 << 1);
 800141a:	4b78      	ldr	r3, [pc, #480]	@ (80015fc <main+0x320>)
 800141c:	881b      	ldrh	r3, [r3, #0]
 800141e:	f043 0302 	orr.w	r3, r3, #2
 8001422:	b29a      	uxth	r2, r3
 8001424:	4b75      	ldr	r3, [pc, #468]	@ (80015fc <main+0x320>)
 8001426:	801a      	strh	r2, [r3, #0]

         		   if (HAL_GPIO_ReadPin(GEAR_1_GPIO_Port, GEAR_1_Pin) == GPIO_PIN_RESET)
 8001428:	2108      	movs	r1, #8
 800142a:	4877      	ldr	r0, [pc, #476]	@ (8001608 <main+0x32c>)
 800142c:	f002 fce6 	bl	8003dfc <HAL_GPIO_ReadPin>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d102      	bne.n	800143c <main+0x160>
         			 gear = 1;
 8001436:	4b72      	ldr	r3, [pc, #456]	@ (8001600 <main+0x324>)
 8001438:	2201      	movs	r2, #1
 800143a:	701a      	strb	r2, [r3, #0]

         		   if (HAL_GPIO_ReadPin(GEAR_2_GPIO_Port, GEAR_2_Pin) == GPIO_PIN_RESET)
 800143c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001440:	4871      	ldr	r0, [pc, #452]	@ (8001608 <main+0x32c>)
 8001442:	f002 fcdb 	bl	8003dfc <HAL_GPIO_ReadPin>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d102      	bne.n	8001452 <main+0x176>
         			 gear = 2;
 800144c:	4b6c      	ldr	r3, [pc, #432]	@ (8001600 <main+0x324>)
 800144e:	2202      	movs	r2, #2
 8001450:	701a      	strb	r2, [r3, #0]

         		   if (HAL_GPIO_ReadPin(GEAR_3_GPIO_Port, GEAR_3_Pin) == GPIO_PIN_RESET)
 8001452:	2120      	movs	r1, #32
 8001454:	486c      	ldr	r0, [pc, #432]	@ (8001608 <main+0x32c>)
 8001456:	f002 fcd1 	bl	8003dfc <HAL_GPIO_ReadPin>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d102      	bne.n	8001466 <main+0x18a>
         			 gear = 3;
 8001460:	4b67      	ldr	r3, [pc, #412]	@ (8001600 <main+0x324>)
 8001462:	2203      	movs	r2, #3
 8001464:	701a      	strb	r2, [r3, #0]

         		   if (HAL_GPIO_ReadPin(GEAR_4_GPIO_Port, GEAR_4_Pin) == GPIO_PIN_RESET)
 8001466:	2140      	movs	r1, #64	@ 0x40
 8001468:	4867      	ldr	r0, [pc, #412]	@ (8001608 <main+0x32c>)
 800146a:	f002 fcc7 	bl	8003dfc <HAL_GPIO_ReadPin>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d102      	bne.n	800147a <main+0x19e>
         			 gear = 4;
 8001474:	4b62      	ldr	r3, [pc, #392]	@ (8001600 <main+0x324>)
 8001476:	2204      	movs	r2, #4
 8001478:	701a      	strb	r2, [r3, #0]

         		   if (HAL_GPIO_ReadPin(GEAR_5_GPIO_Port, GEAR_5_Pin) == GPIO_PIN_RESET)
 800147a:	2180      	movs	r1, #128	@ 0x80
 800147c:	4862      	ldr	r0, [pc, #392]	@ (8001608 <main+0x32c>)
 800147e:	f002 fcbd 	bl	8003dfc <HAL_GPIO_ReadPin>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d102      	bne.n	800148e <main+0x1b2>
         			 gear = 5;
 8001488:	4b5d      	ldr	r3, [pc, #372]	@ (8001600 <main+0x324>)
 800148a:	2205      	movs	r2, #5
 800148c:	701a      	strb	r2, [r3, #0]

         		   if (HAL_GPIO_ReadPin(GEAR_6_GPIO_Port, GEAR_6_Pin) == GPIO_PIN_RESET)
 800148e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001492:	485d      	ldr	r0, [pc, #372]	@ (8001608 <main+0x32c>)
 8001494:	f002 fcb2 	bl	8003dfc <HAL_GPIO_ReadPin>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d102      	bne.n	80014a4 <main+0x1c8>
         			 gear = 6;
 800149e:	4b58      	ldr	r3, [pc, #352]	@ (8001600 <main+0x324>)
 80014a0:	2206      	movs	r2, #6
 80014a2:	701a      	strb	r2, [r3, #0]

         		   if ((HAL_GPIO_ReadPin(GEAR_6_GPIO_Port, GEAR_6_Pin) == GPIO_PIN_RESET)
 80014a4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014a8:	4857      	ldr	r0, [pc, #348]	@ (8001608 <main+0x32c>)
 80014aa:	f002 fca7 	bl	8003dfc <HAL_GPIO_ReadPin>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d109      	bne.n	80014c8 <main+0x1ec>
         				   && ((HAL_GPIO_ReadPin(GPIOB, R_ENABLE_Pin) == GPIO_PIN_RESET))){
 80014b4:	2120      	movs	r1, #32
 80014b6:	4848      	ldr	r0, [pc, #288]	@ (80015d8 <main+0x2fc>)
 80014b8:	f002 fca0 	bl	8003dfc <HAL_GPIO_ReadPin>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d102      	bne.n	80014c8 <main+0x1ec>
         			 gear = 7;
 80014c2:	4b4f      	ldr	r3, [pc, #316]	@ (8001600 <main+0x324>)
 80014c4:	2207      	movs	r2, #7
 80014c6:	701a      	strb	r2, [r3, #0]
         		   }

         		   if (HAL_GPIO_ReadPin(GPIOA, BUTTON_1_Pin) == GPIO_PIN_RESET){
 80014c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014cc:	4843      	ldr	r0, [pc, #268]	@ (80015dc <main+0x300>)
 80014ce:	f002 fc95 	bl	8003dfc <HAL_GPIO_ReadPin>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d106      	bne.n	80014e6 <main+0x20a>
         			 button_mask |= (1 << 2);
 80014d8:	4b48      	ldr	r3, [pc, #288]	@ (80015fc <main+0x320>)
 80014da:	881b      	ldrh	r3, [r3, #0]
 80014dc:	f043 0304 	orr.w	r3, r3, #4
 80014e0:	b29a      	uxth	r2, r3
 80014e2:	4b46      	ldr	r3, [pc, #280]	@ (80015fc <main+0x320>)
 80014e4:	801a      	strh	r2, [r3, #0]
         		   }
         		   if (HAL_GPIO_ReadPin(GPIOD, BUTTON_2_Pin) == GPIO_PIN_RESET){
 80014e6:	2102      	movs	r1, #2
 80014e8:	4847      	ldr	r0, [pc, #284]	@ (8001608 <main+0x32c>)
 80014ea:	f002 fc87 	bl	8003dfc <HAL_GPIO_ReadPin>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d106      	bne.n	8001502 <main+0x226>
         			   button_mask |= (1 << 3);
 80014f4:	4b41      	ldr	r3, [pc, #260]	@ (80015fc <main+0x320>)
 80014f6:	881b      	ldrh	r3, [r3, #0]
 80014f8:	f043 0308 	orr.w	r3, r3, #8
 80014fc:	b29a      	uxth	r2, r3
 80014fe:	4b3f      	ldr	r3, [pc, #252]	@ (80015fc <main+0x320>)
 8001500:	801a      	strh	r2, [r3, #0]
         		   }
         		   if (HAL_GPIO_ReadPin(GPIOC, BUTTON_3_Pin) == GPIO_PIN_RESET){
 8001502:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001506:	4841      	ldr	r0, [pc, #260]	@ (800160c <main+0x330>)
 8001508:	f002 fc78 	bl	8003dfc <HAL_GPIO_ReadPin>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d106      	bne.n	8001520 <main+0x244>
         			  button_mask |= (1 << 4);
 8001512:	4b3a      	ldr	r3, [pc, #232]	@ (80015fc <main+0x320>)
 8001514:	881b      	ldrh	r3, [r3, #0]
 8001516:	f043 0310 	orr.w	r3, r3, #16
 800151a:	b29a      	uxth	r2, r3
 800151c:	4b37      	ldr	r3, [pc, #220]	@ (80015fc <main+0x320>)
 800151e:	801a      	strh	r2, [r3, #0]
         		   }
         		   if (HAL_GPIO_ReadPin(GPIOD, BUTTON_4_Pin) == GPIO_PIN_RESET){
 8001520:	2104      	movs	r1, #4
 8001522:	4839      	ldr	r0, [pc, #228]	@ (8001608 <main+0x32c>)
 8001524:	f002 fc6a 	bl	8003dfc <HAL_GPIO_ReadPin>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d106      	bne.n	800153c <main+0x260>
         			  button_mask |= (1 << 5);
 800152e:	4b33      	ldr	r3, [pc, #204]	@ (80015fc <main+0x320>)
 8001530:	881b      	ldrh	r3, [r3, #0]
 8001532:	f043 0320 	orr.w	r3, r3, #32
 8001536:	b29a      	uxth	r2, r3
 8001538:	4b30      	ldr	r3, [pc, #192]	@ (80015fc <main+0x320>)
 800153a:	801a      	strh	r2, [r3, #0]
         		   }
         		   if (HAL_GPIO_ReadPin(GPIOC, BUTTON_6_Pin) == GPIO_PIN_RESET){
 800153c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001540:	4832      	ldr	r0, [pc, #200]	@ (800160c <main+0x330>)
 8001542:	f002 fc5b 	bl	8003dfc <HAL_GPIO_ReadPin>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d106      	bne.n	800155a <main+0x27e>
         				  button_mask |= (1 << 7);
 800154c:	4b2b      	ldr	r3, [pc, #172]	@ (80015fc <main+0x320>)
 800154e:	881b      	ldrh	r3, [r3, #0]
 8001550:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001554:	b29a      	uxth	r2, r3
 8001556:	4b29      	ldr	r3, [pc, #164]	@ (80015fc <main+0x320>)
 8001558:	801a      	strh	r2, [r3, #0]
         			 }
         		   if (HAL_GPIO_ReadPin(GPIOC, BUTTON_7_Pin) == GPIO_PIN_RESET){
 800155a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800155e:	482b      	ldr	r0, [pc, #172]	@ (800160c <main+0x330>)
 8001560:	f002 fc4c 	bl	8003dfc <HAL_GPIO_ReadPin>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d106      	bne.n	8001578 <main+0x29c>
         				  button_mask |= (1 << 8);
 800156a:	4b24      	ldr	r3, [pc, #144]	@ (80015fc <main+0x320>)
 800156c:	881b      	ldrh	r3, [r3, #0]
 800156e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001572:	b29a      	uxth	r2, r3
 8001574:	4b21      	ldr	r3, [pc, #132]	@ (80015fc <main+0x320>)
 8001576:	801a      	strh	r2, [r3, #0]
         			 }
         		   if (HAL_GPIO_ReadPin(GPIOB, BUTTON_8_Pin) == GPIO_PIN_RESET){
 8001578:	2180      	movs	r1, #128	@ 0x80
 800157a:	4817      	ldr	r0, [pc, #92]	@ (80015d8 <main+0x2fc>)
 800157c:	f002 fc3e 	bl	8003dfc <HAL_GPIO_ReadPin>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d106      	bne.n	8001594 <main+0x2b8>
         				  button_mask |= (1 << 9);
 8001586:	4b1d      	ldr	r3, [pc, #116]	@ (80015fc <main+0x320>)
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800158e:	b29a      	uxth	r2, r3
 8001590:	4b1a      	ldr	r3, [pc, #104]	@ (80015fc <main+0x320>)
 8001592:	801a      	strh	r2, [r3, #0]
         			 }
         		   if (HAL_GPIO_ReadPin(GPIOD, BUTTON_5_Pin) == GPIO_PIN_RESET){
 8001594:	2101      	movs	r1, #1
 8001596:	481c      	ldr	r0, [pc, #112]	@ (8001608 <main+0x32c>)
 8001598:	f002 fc30 	bl	8003dfc <HAL_GPIO_ReadPin>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d106      	bne.n	80015b0 <main+0x2d4>
         				  button_mask |= (1 << 6);
 80015a2:	4b16      	ldr	r3, [pc, #88]	@ (80015fc <main+0x320>)
 80015a4:	881b      	ldrh	r3, [r3, #0]
 80015a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	4b13      	ldr	r3, [pc, #76]	@ (80015fc <main+0x320>)
 80015ae:	801a      	strh	r2, [r3, #0]
         			 }
         		   if (HAL_GPIO_ReadPin(GPIOC, HANDBREAK_Pin) == GPIO_PIN_RESET){
 80015b0:	2140      	movs	r1, #64	@ 0x40
 80015b2:	4816      	ldr	r0, [pc, #88]	@ (800160c <main+0x330>)
 80015b4:	f002 fc22 	bl	8003dfc <HAL_GPIO_ReadPin>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d106      	bne.n	80015cc <main+0x2f0>
         		      	button_mask |= (1 << 10);
 80015be:	4b0f      	ldr	r3, [pc, #60]	@ (80015fc <main+0x320>)
 80015c0:	881b      	ldrh	r3, [r3, #0]
 80015c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015c6:	b29a      	uxth	r2, r3
 80015c8:	4b0c      	ldr	r3, [pc, #48]	@ (80015fc <main+0x320>)
 80015ca:	801a      	strh	r2, [r3, #0]
         		   }
         		   normalizedCounter = encode_to_15bit(counterValue, encoder_min, encoder_max);
 80015cc:	4b0a      	ldr	r3, [pc, #40]	@ (80015f8 <main+0x31c>)
 80015ce:	881b      	ldrh	r3, [r3, #0]
 80015d0:	e01e      	b.n	8001610 <main+0x334>
 80015d2:	bf00      	nop
 80015d4:	40023800 	.word	0x40023800
 80015d8:	40020400 	.word	0x40020400
 80015dc:	40020000 	.word	0x40020000
 80015e0:	20000348 	.word	0x20000348
 80015e4:	20000390 	.word	0x20000390
 80015e8:	2000046a 	.word	0x2000046a
 80015ec:	20000468 	.word	0x20000468
 80015f0:	200004e4 	.word	0x200004e4
 80015f4:	20000420 	.word	0x20000420
 80015f8:	2000046c 	.word	0x2000046c
 80015fc:	2000047c 	.word	0x2000047c
 8001600:	20000508 	.word	0x20000508
 8001604:	40021000 	.word	0x40021000
 8001608:	40020c00 	.word	0x40020c00
 800160c:	40020800 	.word	0x40020800
 8001610:	4a64      	ldr	r2, [pc, #400]	@ (80017a4 <main+0x4c8>)
 8001612:	8811      	ldrh	r1, [r2, #0]
 8001614:	4a64      	ldr	r2, [pc, #400]	@ (80017a8 <main+0x4cc>)
 8001616:	8812      	ldrh	r2, [r2, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff fc75 	bl	8000f08 <encode_to_15bit>
 800161e:	4603      	mov	r3, r0
 8001620:	461a      	mov	r2, r3
 8001622:	4b62      	ldr	r3, [pc, #392]	@ (80017ac <main+0x4d0>)
 8001624:	801a      	strh	r2, [r3, #0]

         		   accelerator = read_adc_avg(&hadc1, ADC_CHANNEL_8);
 8001626:	2108      	movs	r1, #8
 8001628:	4861      	ldr	r0, [pc, #388]	@ (80017b0 <main+0x4d4>)
 800162a:	f7ff fd81 	bl	8001130 <read_adc_avg>
 800162e:	4603      	mov	r3, r0
 8001630:	4a60      	ldr	r2, [pc, #384]	@ (80017b4 <main+0x4d8>)
 8001632:	6013      	str	r3, [r2, #0]
         		   brake = read_adc_avg(&hadc1, ADC_CHANNEL_14);
 8001634:	210e      	movs	r1, #14
 8001636:	485e      	ldr	r0, [pc, #376]	@ (80017b0 <main+0x4d4>)
 8001638:	f7ff fd7a 	bl	8001130 <read_adc_avg>
 800163c:	4603      	mov	r3, r0
 800163e:	4a5e      	ldr	r2, [pc, #376]	@ (80017b8 <main+0x4dc>)
 8001640:	6013      	str	r3, [r2, #0]
         		   clutch = read_adc_avg(&hadc1, ADC_CHANNEL_15);
 8001642:	210f      	movs	r1, #15
 8001644:	485a      	ldr	r0, [pc, #360]	@ (80017b0 <main+0x4d4>)
 8001646:	f7ff fd73 	bl	8001130 <read_adc_avg>
 800164a:	4603      	mov	r3, r0
 800164c:	4a5b      	ldr	r2, [pc, #364]	@ (80017bc <main+0x4e0>)
 800164e:	6013      	str	r3, [r2, #0]

         		   uint8_t calibration_buttons = 0;
 8001650:	2300      	movs	r3, #0
 8001652:	77fb      	strb	r3, [r7, #31]

         		  if (HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_1_Pin) == GPIO_PIN_RESET){
 8001654:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001658:	4859      	ldr	r0, [pc, #356]	@ (80017c0 <main+0x4e4>)
 800165a:	f002 fbcf 	bl	8003dfc <HAL_GPIO_ReadPin>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d101      	bne.n	8001668 <main+0x38c>
         			   calibration_buttons = 1;
 8001664:	2301      	movs	r3, #1
 8001666:	77fb      	strb	r3, [r7, #31]
         		  }
         		  if (HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_2_Pin) == GPIO_PIN_RESET){
 8001668:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800166c:	4854      	ldr	r0, [pc, #336]	@ (80017c0 <main+0x4e4>)
 800166e:	f002 fbc5 	bl	8003dfc <HAL_GPIO_ReadPin>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d101      	bne.n	800167c <main+0x3a0>
         			   calibration_buttons = 2;
 8001678:	2302      	movs	r3, #2
 800167a:	77fb      	strb	r3, [r7, #31]
         		  }

				sprintf(msg, "%u|%lu|%lu|%lu|%u|%u\r\n",
 800167c:	4b4b      	ldr	r3, [pc, #300]	@ (80017ac <main+0x4d0>)
 800167e:	881b      	ldrh	r3, [r3, #0]
 8001680:	461d      	mov	r5, r3
 8001682:	4b4d      	ldr	r3, [pc, #308]	@ (80017b8 <main+0x4dc>)
 8001684:	6819      	ldr	r1, [r3, #0]
 8001686:	4b4d      	ldr	r3, [pc, #308]	@ (80017bc <main+0x4e0>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a4a      	ldr	r2, [pc, #296]	@ (80017b4 <main+0x4d8>)
 800168c:	6812      	ldr	r2, [r2, #0]
 800168e:	484d      	ldr	r0, [pc, #308]	@ (80017c4 <main+0x4e8>)
 8001690:	7800      	ldrb	r0, [r0, #0]
 8001692:	4604      	mov	r4, r0
 8001694:	484c      	ldr	r0, [pc, #304]	@ (80017c8 <main+0x4ec>)
 8001696:	8800      	ldrh	r0, [r0, #0]
 8001698:	9003      	str	r0, [sp, #12]
 800169a:	9402      	str	r4, [sp, #8]
 800169c:	9201      	str	r2, [sp, #4]
 800169e:	9300      	str	r3, [sp, #0]
 80016a0:	460b      	mov	r3, r1
 80016a2:	462a      	mov	r2, r5
 80016a4:	4949      	ldr	r1, [pc, #292]	@ (80017cc <main+0x4f0>)
 80016a6:	484a      	ldr	r0, [pc, #296]	@ (80017d0 <main+0x4f4>)
 80016a8:	f00c fa7e 	bl	800dba8 <siprintf>
					brake,
					 clutch,
					accelerator,
					gear,
					button_mask);
				HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80016ac:	4848      	ldr	r0, [pc, #288]	@ (80017d0 <main+0x4f4>)
 80016ae:	f7fe fde7 	bl	8000280 <strlen>
 80016b2:	4603      	mov	r3, r0
 80016b4:	b29a      	uxth	r2, r3
 80016b6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ba:	4945      	ldr	r1, [pc, #276]	@ (80017d0 <main+0x4f4>)
 80016bc:	4845      	ldr	r0, [pc, #276]	@ (80017d4 <main+0x4f8>)
 80016be:	f006 ffb3 	bl	8008628 <HAL_UART_Transmit>
				int16_t force = target_force;
 80016c2:	4b45      	ldr	r3, [pc, #276]	@ (80017d8 <main+0x4fc>)
 80016c4:	881b      	ldrh	r3, [r3, #0]
 80016c6:	83bb      	strh	r3, [r7, #28]

					if ((now - last_uart_rx_tick) > UART_TIMEOUT_MS)
 80016c8:	4b44      	ldr	r3, [pc, #272]	@ (80017dc <main+0x500>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	6a3a      	ldr	r2, [r7, #32]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	2b14      	cmp	r3, #20
 80016d2:	d905      	bls.n	80016e0 <main+0x404>
					{
//						target_force = 0;
						motor_stop();
 80016d4:	f7ff fc80 	bl	8000fd8 <motor_stop>
						last_dir = 0;
 80016d8:	4b41      	ldr	r3, [pc, #260]	@ (80017e0 <main+0x504>)
 80016da:	2200      	movs	r2, #0
 80016dc:	701a      	strb	r2, [r3, #0]
						continue;
 80016de:	e05f      	b.n	80017a0 <main+0x4c4>
					}

					if (HAL_GetTick() < brake_until)
 80016e0:	f001 f958 	bl	8002994 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	4b3f      	ldr	r3, [pc, #252]	@ (80017e4 <main+0x508>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d201      	bcs.n	80016f2 <main+0x416>
					{
						motor_brake();
 80016ee:	f7ff fc5b 	bl	8000fa8 <motor_brake>
					}

					uint8_t mag = abs(force);
 80016f2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	bfb8      	it	lt
 80016fa:	425b      	neglt	r3, r3
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

					if (mag > PWM_MAX) mag = PWM_MAX;
 8001702:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001706:	2b64      	cmp	r3, #100	@ 0x64
 8001708:	d902      	bls.n	8001710 <main+0x434>
 800170a:	2364      	movs	r3, #100	@ 0x64
 800170c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

					if (force > 0)
 8001710:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001714:	2b00      	cmp	r3, #0
 8001716:	dd1e      	ble.n	8001756 <main+0x47a>
					{
						if (mag < PWM_MIN_FWD) mag = PWM_MIN_FWD;
 8001718:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800171c:	2b00      	cmp	r3, #0
 800171e:	d102      	bne.n	8001726 <main+0x44a>
 8001720:	2301      	movs	r3, #1
 8001722:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						if ((HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_1_Pin) != GPIO_PIN_RESET) && (HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_2_Pin) != GPIO_PIN_RESET))
 8001726:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800172a:	4825      	ldr	r0, [pc, #148]	@ (80017c0 <main+0x4e4>)
 800172c:	f002 fb66 	bl	8003dfc <HAL_GPIO_ReadPin>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	f43f ae4a 	beq.w	80013cc <main+0xf0>
 8001738:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800173c:	4820      	ldr	r0, [pc, #128]	@ (80017c0 <main+0x4e4>)
 800173e:	f002 fb5d 	bl	8003dfc <HAL_GPIO_ReadPin>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	f43f ae41 	beq.w	80013cc <main+0xf0>
						{
						motor_right(mag);
 800174a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff fc54 	bl	8000ffc <motor_right>
 8001754:	e63a      	b.n	80013cc <main+0xf0>
						}
					}
					else if (force < 0)
 8001756:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800175a:	2b00      	cmp	r3, #0
 800175c:	da1e      	bge.n	800179c <main+0x4c0>
					{
						if (mag < PWM_MIN_REV) mag = PWM_MIN_REV;
 800175e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001762:	2b00      	cmp	r3, #0
 8001764:	d102      	bne.n	800176c <main+0x490>
 8001766:	2301      	movs	r3, #1
 8001768:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						if ((HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_1_Pin) != GPIO_PIN_RESET) && (HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_2_Pin) != GPIO_PIN_RESET))
 800176c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001770:	4813      	ldr	r0, [pc, #76]	@ (80017c0 <main+0x4e4>)
 8001772:	f002 fb43 	bl	8003dfc <HAL_GPIO_ReadPin>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	f43f ae27 	beq.w	80013cc <main+0xf0>
 800177e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001782:	480f      	ldr	r0, [pc, #60]	@ (80017c0 <main+0x4e4>)
 8001784:	f002 fb3a 	bl	8003dfc <HAL_GPIO_ReadPin>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	f43f ae1e 	beq.w	80013cc <main+0xf0>
						{
						motor_left(mag);
 8001790:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff fc4b 	bl	8001030 <motor_left>
 800179a:	e617      	b.n	80013cc <main+0xf0>
						}
					}
					else
					{
					    motor_stop();
 800179c:	f7ff fc1c 	bl	8000fd8 <motor_stop>
  while (1){
 80017a0:	e614      	b.n	80013cc <main+0xf0>
 80017a2:	bf00      	nop
 80017a4:	20000468 	.word	0x20000468
 80017a8:	2000046a 	.word	0x2000046a
 80017ac:	2000046e 	.word	0x2000046e
 80017b0:	20000210 	.word	0x20000210
 80017b4:	20000470 	.word	0x20000470
 80017b8:	20000474 	.word	0x20000474
 80017bc:	20000478 	.word	0x20000478
 80017c0:	40020400 	.word	0x40020400
 80017c4:	20000508 	.word	0x20000508
 80017c8:	2000047c 	.word	0x2000047c
 80017cc:	0800fce4 	.word	0x0800fce4
 80017d0:	20000480 	.word	0x20000480
 80017d4:	20000420 	.word	0x20000420
 80017d8:	20000510 	.word	0x20000510
 80017dc:	20000518 	.word	0x20000518
 80017e0:	20000512 	.word	0x20000512
 80017e4:	20000514 	.word	0x20000514

080017e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b094      	sub	sp, #80	@ 0x50
 80017ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ee:	f107 0320 	add.w	r3, r7, #32
 80017f2:	2230      	movs	r2, #48	@ 0x30
 80017f4:	2100      	movs	r1, #0
 80017f6:	4618      	mov	r0, r3
 80017f8:	f00c fa3b 	bl	800dc72 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017fc:	f107 030c 	add.w	r3, r7, #12
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
 8001804:	605a      	str	r2, [r3, #4]
 8001806:	609a      	str	r2, [r3, #8]
 8001808:	60da      	str	r2, [r3, #12]
 800180a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800180c:	2300      	movs	r3, #0
 800180e:	60bb      	str	r3, [r7, #8]
 8001810:	4b27      	ldr	r3, [pc, #156]	@ (80018b0 <SystemClock_Config+0xc8>)
 8001812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001814:	4a26      	ldr	r2, [pc, #152]	@ (80018b0 <SystemClock_Config+0xc8>)
 8001816:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800181a:	6413      	str	r3, [r2, #64]	@ 0x40
 800181c:	4b24      	ldr	r3, [pc, #144]	@ (80018b0 <SystemClock_Config+0xc8>)
 800181e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001820:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001824:	60bb      	str	r3, [r7, #8]
 8001826:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001828:	2300      	movs	r3, #0
 800182a:	607b      	str	r3, [r7, #4]
 800182c:	4b21      	ldr	r3, [pc, #132]	@ (80018b4 <SystemClock_Config+0xcc>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a20      	ldr	r2, [pc, #128]	@ (80018b4 <SystemClock_Config+0xcc>)
 8001832:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001836:	6013      	str	r3, [r2, #0]
 8001838:	4b1e      	ldr	r3, [pc, #120]	@ (80018b4 <SystemClock_Config+0xcc>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001840:	607b      	str	r3, [r7, #4]
 8001842:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001844:	2301      	movs	r3, #1
 8001846:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001848:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800184c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800184e:	2302      	movs	r3, #2
 8001850:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001852:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001856:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001858:	2304      	movs	r3, #4
 800185a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800185c:	2348      	movs	r3, #72	@ 0x48
 800185e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001860:	2302      	movs	r3, #2
 8001862:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001864:	2303      	movs	r3, #3
 8001866:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001868:	f107 0320 	add.w	r3, r7, #32
 800186c:	4618      	mov	r0, r3
 800186e:	f005 f8a7 	bl	80069c0 <HAL_RCC_OscConfig>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001878:	f000 fbf2 	bl	8002060 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800187c:	230f      	movs	r3, #15
 800187e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001880:	2302      	movs	r3, #2
 8001882:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001884:	2300      	movs	r3, #0
 8001886:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001888:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800188c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800188e:	2300      	movs	r3, #0
 8001890:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001892:	f107 030c 	add.w	r3, r7, #12
 8001896:	2102      	movs	r1, #2
 8001898:	4618      	mov	r0, r3
 800189a:	f005 fb09 	bl	8006eb0 <HAL_RCC_ClockConfig>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80018a4:	f000 fbdc 	bl	8002060 <Error_Handler>
  }
}
 80018a8:	bf00      	nop
 80018aa:	3750      	adds	r7, #80	@ 0x50
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40023800 	.word	0x40023800
 80018b4:	40007000 	.word	0x40007000

080018b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018be:	463b      	mov	r3, r7
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	605a      	str	r2, [r3, #4]
 80018c6:	609a      	str	r2, [r3, #8]
 80018c8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80018ca:	4b2f      	ldr	r3, [pc, #188]	@ (8001988 <MX_ADC1_Init+0xd0>)
 80018cc:	4a2f      	ldr	r2, [pc, #188]	@ (800198c <MX_ADC1_Init+0xd4>)
 80018ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80018d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001988 <MX_ADC1_Init+0xd0>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018d6:	4b2c      	ldr	r3, [pc, #176]	@ (8001988 <MX_ADC1_Init+0xd0>)
 80018d8:	2200      	movs	r2, #0
 80018da:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80018dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001988 <MX_ADC1_Init+0xd0>)
 80018de:	2201      	movs	r2, #1
 80018e0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018e2:	4b29      	ldr	r3, [pc, #164]	@ (8001988 <MX_ADC1_Init+0xd0>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018e8:	4b27      	ldr	r3, [pc, #156]	@ (8001988 <MX_ADC1_Init+0xd0>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018f0:	4b25      	ldr	r3, [pc, #148]	@ (8001988 <MX_ADC1_Init+0xd0>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018f6:	4b24      	ldr	r3, [pc, #144]	@ (8001988 <MX_ADC1_Init+0xd0>)
 80018f8:	4a25      	ldr	r2, [pc, #148]	@ (8001990 <MX_ADC1_Init+0xd8>)
 80018fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018fc:	4b22      	ldr	r3, [pc, #136]	@ (8001988 <MX_ADC1_Init+0xd0>)
 80018fe:	2200      	movs	r2, #0
 8001900:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8001902:	4b21      	ldr	r3, [pc, #132]	@ (8001988 <MX_ADC1_Init+0xd0>)
 8001904:	2203      	movs	r2, #3
 8001906:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001908:	4b1f      	ldr	r3, [pc, #124]	@ (8001988 <MX_ADC1_Init+0xd0>)
 800190a:	2201      	movs	r2, #1
 800190c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001910:	4b1d      	ldr	r3, [pc, #116]	@ (8001988 <MX_ADC1_Init+0xd0>)
 8001912:	2201      	movs	r2, #1
 8001914:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001916:	481c      	ldr	r0, [pc, #112]	@ (8001988 <MX_ADC1_Init+0xd0>)
 8001918:	f001 f86c 	bl	80029f4 <HAL_ADC_Init>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001922:	f000 fb9d 	bl	8002060 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001926:	2308      	movs	r3, #8
 8001928:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800192a:	2301      	movs	r3, #1
 800192c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 800192e:	2306      	movs	r3, #6
 8001930:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001932:	463b      	mov	r3, r7
 8001934:	4619      	mov	r1, r3
 8001936:	4814      	ldr	r0, [pc, #80]	@ (8001988 <MX_ADC1_Init+0xd0>)
 8001938:	f001 fa20 	bl	8002d7c <HAL_ADC_ConfigChannel>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001942:	f000 fb8d 	bl	8002060 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001946:	230e      	movs	r3, #14
 8001948:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800194a:	2302      	movs	r3, #2
 800194c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800194e:	463b      	mov	r3, r7
 8001950:	4619      	mov	r1, r3
 8001952:	480d      	ldr	r0, [pc, #52]	@ (8001988 <MX_ADC1_Init+0xd0>)
 8001954:	f001 fa12 	bl	8002d7c <HAL_ADC_ConfigChannel>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800195e:	f000 fb7f 	bl	8002060 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001962:	230f      	movs	r3, #15
 8001964:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001966:	2303      	movs	r3, #3
 8001968:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800196a:	463b      	mov	r3, r7
 800196c:	4619      	mov	r1, r3
 800196e:	4806      	ldr	r0, [pc, #24]	@ (8001988 <MX_ADC1_Init+0xd0>)
 8001970:	f001 fa04 	bl	8002d7c <HAL_ADC_ConfigChannel>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800197a:	f000 fb71 	bl	8002060 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800197e:	bf00      	nop
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	20000210 	.word	0x20000210
 800198c:	40012000 	.word	0x40012000
 8001990:	0f000001 	.word	0x0f000001

08001994 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001998:	4b12      	ldr	r3, [pc, #72]	@ (80019e4 <MX_I2S2_Init+0x50>)
 800199a:	4a13      	ldr	r2, [pc, #76]	@ (80019e8 <MX_I2S2_Init+0x54>)
 800199c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800199e:	4b11      	ldr	r3, [pc, #68]	@ (80019e4 <MX_I2S2_Init+0x50>)
 80019a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019a4:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80019a6:	4b0f      	ldr	r3, [pc, #60]	@ (80019e4 <MX_I2S2_Init+0x50>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80019ac:	4b0d      	ldr	r3, [pc, #52]	@ (80019e4 <MX_I2S2_Init+0x50>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80019b2:	4b0c      	ldr	r3, [pc, #48]	@ (80019e4 <MX_I2S2_Init+0x50>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80019b8:	4b0a      	ldr	r3, [pc, #40]	@ (80019e4 <MX_I2S2_Init+0x50>)
 80019ba:	4a0c      	ldr	r2, [pc, #48]	@ (80019ec <MX_I2S2_Init+0x58>)
 80019bc:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80019be:	4b09      	ldr	r3, [pc, #36]	@ (80019e4 <MX_I2S2_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80019c4:	4b07      	ldr	r3, [pc, #28]	@ (80019e4 <MX_I2S2_Init+0x50>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80019ca:	4b06      	ldr	r3, [pc, #24]	@ (80019e4 <MX_I2S2_Init+0x50>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80019d0:	4804      	ldr	r0, [pc, #16]	@ (80019e4 <MX_I2S2_Init+0x50>)
 80019d2:	f004 fb55 	bl	8006080 <HAL_I2S_Init>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 80019dc:	f000 fb40 	bl	8002060 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	200002b8 	.word	0x200002b8
 80019e8:	40003800 	.word	0x40003800
 80019ec:	00017700 	.word	0x00017700

080019f0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b092      	sub	sp, #72	@ 0x48
 80019f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019f6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	60da      	str	r2, [r3, #12]
 8001a0e:	611a      	str	r2, [r3, #16]
 8001a10:	615a      	str	r2, [r3, #20]
 8001a12:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a14:	1d3b      	adds	r3, r7, #4
 8001a16:	2220      	movs	r2, #32
 8001a18:	2100      	movs	r1, #0
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f00c f929 	bl	800dc72 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a20:	4b45      	ldr	r3, [pc, #276]	@ (8001b38 <MX_TIM1_Init+0x148>)
 8001a22:	4a46      	ldr	r2, [pc, #280]	@ (8001b3c <MX_TIM1_Init+0x14c>)
 8001a24:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001a26:	4b44      	ldr	r3, [pc, #272]	@ (8001b38 <MX_TIM1_Init+0x148>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a2c:	4b42      	ldr	r3, [pc, #264]	@ (8001b38 <MX_TIM1_Init+0x148>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001a32:	4b41      	ldr	r3, [pc, #260]	@ (8001b38 <MX_TIM1_Init+0x148>)
 8001a34:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a38:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a3a:	4b3f      	ldr	r3, [pc, #252]	@ (8001b38 <MX_TIM1_Init+0x148>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a40:	4b3d      	ldr	r3, [pc, #244]	@ (8001b38 <MX_TIM1_Init+0x148>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a46:	4b3c      	ldr	r3, [pc, #240]	@ (8001b38 <MX_TIM1_Init+0x148>)
 8001a48:	2280      	movs	r2, #128	@ 0x80
 8001a4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a4c:	483a      	ldr	r0, [pc, #232]	@ (8001b38 <MX_TIM1_Init+0x148>)
 8001a4e:	f005 fe4b 	bl	80076e8 <HAL_TIM_PWM_Init>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001a58:	f000 fb02 	bl	8002060 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a60:	2300      	movs	r3, #0
 8001a62:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a64:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4833      	ldr	r0, [pc, #204]	@ (8001b38 <MX_TIM1_Init+0x148>)
 8001a6c:	f006 fccc 	bl	8008408 <HAL_TIMEx_MasterConfigSynchronization>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001a76:	f000 faf3 	bl	8002060 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a7a:	2360      	movs	r3, #96	@ 0x60
 8001a7c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a82:	2300      	movs	r3, #0
 8001a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a86:	2300      	movs	r3, #0
 8001a88:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a92:	2300      	movs	r3, #0
 8001a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4826      	ldr	r0, [pc, #152]	@ (8001b38 <MX_TIM1_Init+0x148>)
 8001aa0:	f006 f856 	bl	8007b50 <HAL_TIM_PWM_ConfigChannel>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001aaa:	f000 fad9 	bl	8002060 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001aae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ab2:	2204      	movs	r2, #4
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4820      	ldr	r0, [pc, #128]	@ (8001b38 <MX_TIM1_Init+0x148>)
 8001ab8:	f006 f84a 	bl	8007b50 <HAL_TIM_PWM_ConfigChannel>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001ac2:	f000 facd 	bl	8002060 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ac6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aca:	2208      	movs	r2, #8
 8001acc:	4619      	mov	r1, r3
 8001ace:	481a      	ldr	r0, [pc, #104]	@ (8001b38 <MX_TIM1_Init+0x148>)
 8001ad0:	f006 f83e 	bl	8007b50 <HAL_TIM_PWM_ConfigChannel>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8001ada:	f000 fac1 	bl	8002060 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ade:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ae2:	220c      	movs	r2, #12
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4814      	ldr	r0, [pc, #80]	@ (8001b38 <MX_TIM1_Init+0x148>)
 8001ae8:	f006 f832 	bl	8007b50 <HAL_TIM_PWM_ConfigChannel>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001af2:	f000 fab5 	bl	8002060 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001af6:	2300      	movs	r3, #0
 8001af8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001afa:	2300      	movs	r3, #0
 8001afc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001afe:	2300      	movs	r3, #0
 8001b00:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b02:	2300      	movs	r3, #0
 8001b04:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b06:	2300      	movs	r3, #0
 8001b08:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b0e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b10:	2300      	movs	r3, #0
 8001b12:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	4619      	mov	r1, r3
 8001b18:	4807      	ldr	r0, [pc, #28]	@ (8001b38 <MX_TIM1_Init+0x148>)
 8001b1a:	f006 fce3 	bl	80084e4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8001b24:	f000 fa9c 	bl	8002060 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b28:	4803      	ldr	r0, [pc, #12]	@ (8001b38 <MX_TIM1_Init+0x148>)
 8001b2a:	f000 fcab 	bl	8002484 <HAL_TIM_MspPostInit>

}
 8001b2e:	bf00      	nop
 8001b30:	3748      	adds	r7, #72	@ 0x48
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20000300 	.word	0x20000300
 8001b3c:	40010000 	.word	0x40010000

08001b40 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08c      	sub	sp, #48	@ 0x30
 8001b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b46:	f107 030c 	add.w	r3, r7, #12
 8001b4a:	2224      	movs	r2, #36	@ 0x24
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f00c f88f 	bl	800dc72 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b5c:	4b21      	ldr	r3, [pc, #132]	@ (8001be4 <MX_TIM2_Init+0xa4>)
 8001b5e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b62:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b64:	4b1f      	ldr	r3, [pc, #124]	@ (8001be4 <MX_TIM2_Init+0xa4>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001be4 <MX_TIM2_Init+0xa4>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001b70:	4b1c      	ldr	r3, [pc, #112]	@ (8001be4 <MX_TIM2_Init+0xa4>)
 8001b72:	f04f 32ff 	mov.w	r2, #4294967295
 8001b76:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b78:	4b1a      	ldr	r3, [pc, #104]	@ (8001be4 <MX_TIM2_Init+0xa4>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b7e:	4b19      	ldr	r3, [pc, #100]	@ (8001be4 <MX_TIM2_Init+0xa4>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001b84:	2301      	movs	r3, #1
 8001b86:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b90:	2300      	movs	r3, #0
 8001b92:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8001b94:	2305      	movs	r3, #5
 8001b96:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001ba8:	f107 030c 	add.w	r3, r7, #12
 8001bac:	4619      	mov	r1, r3
 8001bae:	480d      	ldr	r0, [pc, #52]	@ (8001be4 <MX_TIM2_Init+0xa4>)
 8001bb0:	f005 fe9a 	bl	80078e8 <HAL_TIM_Encoder_Init>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001bba:	f000 fa51 	bl	8002060 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bc6:	1d3b      	adds	r3, r7, #4
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4806      	ldr	r0, [pc, #24]	@ (8001be4 <MX_TIM2_Init+0xa4>)
 8001bcc:	f006 fc1c 	bl	8008408 <HAL_TIMEx_MasterConfigSynchronization>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001bd6:	f000 fa43 	bl	8002060 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001bda:	bf00      	nop
 8001bdc:	3730      	adds	r7, #48	@ 0x30
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	20000348 	.word	0x20000348

08001be8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b08a      	sub	sp, #40	@ 0x28
 8001bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bee:	f107 0320 	add.w	r3, r7, #32
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bf8:	1d3b      	adds	r3, r7, #4
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	605a      	str	r2, [r3, #4]
 8001c00:	609a      	str	r2, [r3, #8]
 8001c02:	60da      	str	r2, [r3, #12]
 8001c04:	611a      	str	r2, [r3, #16]
 8001c06:	615a      	str	r2, [r3, #20]
 8001c08:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c0a:	4b2d      	ldr	r3, [pc, #180]	@ (8001cc0 <MX_TIM3_Init+0xd8>)
 8001c0c:	4a2d      	ldr	r2, [pc, #180]	@ (8001cc4 <MX_TIM3_Init+0xdc>)
 8001c0e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8001c10:	4b2b      	ldr	r3, [pc, #172]	@ (8001cc0 <MX_TIM3_Init+0xd8>)
 8001c12:	2253      	movs	r2, #83	@ 0x53
 8001c14:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c16:	4b2a      	ldr	r3, [pc, #168]	@ (8001cc0 <MX_TIM3_Init+0xd8>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001c1c:	4b28      	ldr	r3, [pc, #160]	@ (8001cc0 <MX_TIM3_Init+0xd8>)
 8001c1e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c22:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c24:	4b26      	ldr	r3, [pc, #152]	@ (8001cc0 <MX_TIM3_Init+0xd8>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c2a:	4b25      	ldr	r3, [pc, #148]	@ (8001cc0 <MX_TIM3_Init+0xd8>)
 8001c2c:	2280      	movs	r2, #128	@ 0x80
 8001c2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c30:	4823      	ldr	r0, [pc, #140]	@ (8001cc0 <MX_TIM3_Init+0xd8>)
 8001c32:	f005 fd59 	bl	80076e8 <HAL_TIM_PWM_Init>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001c3c:	f000 fa10 	bl	8002060 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c40:	2300      	movs	r3, #0
 8001c42:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c44:	2300      	movs	r3, #0
 8001c46:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c48:	f107 0320 	add.w	r3, r7, #32
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	481c      	ldr	r0, [pc, #112]	@ (8001cc0 <MX_TIM3_Init+0xd8>)
 8001c50:	f006 fbda 	bl	8008408 <HAL_TIMEx_MasterConfigSynchronization>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001c5a:	f000 fa01 	bl	8002060 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c5e:	2360      	movs	r3, #96	@ 0x60
 8001c60:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c62:	2300      	movs	r3, #0
 8001c64:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c66:	2300      	movs	r3, #0
 8001c68:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c6e:	1d3b      	adds	r3, r7, #4
 8001c70:	2200      	movs	r2, #0
 8001c72:	4619      	mov	r1, r3
 8001c74:	4812      	ldr	r0, [pc, #72]	@ (8001cc0 <MX_TIM3_Init+0xd8>)
 8001c76:	f005 ff6b 	bl	8007b50 <HAL_TIM_PWM_ConfigChannel>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001c80:	f000 f9ee 	bl	8002060 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c84:	1d3b      	adds	r3, r7, #4
 8001c86:	2204      	movs	r2, #4
 8001c88:	4619      	mov	r1, r3
 8001c8a:	480d      	ldr	r0, [pc, #52]	@ (8001cc0 <MX_TIM3_Init+0xd8>)
 8001c8c:	f005 ff60 	bl	8007b50 <HAL_TIM_PWM_ConfigChannel>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001c96:	f000 f9e3 	bl	8002060 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c9a:	1d3b      	adds	r3, r7, #4
 8001c9c:	220c      	movs	r2, #12
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4807      	ldr	r0, [pc, #28]	@ (8001cc0 <MX_TIM3_Init+0xd8>)
 8001ca2:	f005 ff55 	bl	8007b50 <HAL_TIM_PWM_ConfigChannel>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8001cac:	f000 f9d8 	bl	8002060 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001cb0:	4803      	ldr	r0, [pc, #12]	@ (8001cc0 <MX_TIM3_Init+0xd8>)
 8001cb2:	f000 fbe7 	bl	8002484 <HAL_TIM_MspPostInit>

}
 8001cb6:	bf00      	nop
 8001cb8:	3728      	adds	r7, #40	@ 0x28
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20000390 	.word	0x20000390
 8001cc4:	40000400 	.word	0x40000400

08001cc8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b086      	sub	sp, #24
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cce:	f107 0308 	add.w	r3, r7, #8
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	605a      	str	r2, [r3, #4]
 8001cd8:	609a      	str	r2, [r3, #8]
 8001cda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cdc:	463b      	mov	r3, r7
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ce4:	4b1d      	ldr	r3, [pc, #116]	@ (8001d5c <MX_TIM4_Init+0x94>)
 8001ce6:	4a1e      	ldr	r2, [pc, #120]	@ (8001d60 <MX_TIM4_Init+0x98>)
 8001ce8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8001cea:	4b1c      	ldr	r3, [pc, #112]	@ (8001d5c <MX_TIM4_Init+0x94>)
 8001cec:	2253      	movs	r2, #83	@ 0x53
 8001cee:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d5c <MX_TIM4_Init+0x94>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8001cf6:	4b19      	ldr	r3, [pc, #100]	@ (8001d5c <MX_TIM4_Init+0x94>)
 8001cf8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001cfc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cfe:	4b17      	ldr	r3, [pc, #92]	@ (8001d5c <MX_TIM4_Init+0x94>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d04:	4b15      	ldr	r3, [pc, #84]	@ (8001d5c <MX_TIM4_Init+0x94>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001d0a:	4814      	ldr	r0, [pc, #80]	@ (8001d5c <MX_TIM4_Init+0x94>)
 8001d0c:	f005 fc42 	bl	8007594 <HAL_TIM_Base_Init>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001d16:	f000 f9a3 	bl	8002060 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d1e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001d20:	f107 0308 	add.w	r3, r7, #8
 8001d24:	4619      	mov	r1, r3
 8001d26:	480d      	ldr	r0, [pc, #52]	@ (8001d5c <MX_TIM4_Init+0x94>)
 8001d28:	f005 ffd4 	bl	8007cd4 <HAL_TIM_ConfigClockSource>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001d32:	f000 f995 	bl	8002060 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d36:	2300      	movs	r3, #0
 8001d38:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d3e:	463b      	mov	r3, r7
 8001d40:	4619      	mov	r1, r3
 8001d42:	4806      	ldr	r0, [pc, #24]	@ (8001d5c <MX_TIM4_Init+0x94>)
 8001d44:	f006 fb60 	bl	8008408 <HAL_TIMEx_MasterConfigSynchronization>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001d4e:	f000 f987 	bl	8002060 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001d52:	bf00      	nop
 8001d54:	3718      	adds	r7, #24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	200003d8 	.word	0x200003d8
 8001d60:	40000800 	.word	0x40000800

08001d64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d68:	4b11      	ldr	r3, [pc, #68]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d6a:	4a12      	ldr	r2, [pc, #72]	@ (8001db4 <MX_USART2_UART_Init+0x50>)
 8001d6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d6e:	4b10      	ldr	r3, [pc, #64]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d76:	4b0e      	ldr	r3, [pc, #56]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d82:	4b0b      	ldr	r3, [pc, #44]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d88:	4b09      	ldr	r3, [pc, #36]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d8a:	220c      	movs	r2, #12
 8001d8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d8e:	4b08      	ldr	r3, [pc, #32]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d94:	4b06      	ldr	r3, [pc, #24]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d9a:	4805      	ldr	r0, [pc, #20]	@ (8001db0 <MX_USART2_UART_Init+0x4c>)
 8001d9c:	f006 fbf4 	bl	8008588 <HAL_UART_Init>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001da6:	f000 f95b 	bl	8002060 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001daa:	bf00      	nop
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000420 	.word	0x20000420
 8001db4:	40004400 	.word	0x40004400

08001db8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	607b      	str	r3, [r7, #4]
 8001dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8001df4 <MX_DMA_Init+0x3c>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc6:	4a0b      	ldr	r2, [pc, #44]	@ (8001df4 <MX_DMA_Init+0x3c>)
 8001dc8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001dcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dce:	4b09      	ldr	r3, [pc, #36]	@ (8001df4 <MX_DMA_Init+0x3c>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dd6:	607b      	str	r3, [r7, #4]
 8001dd8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001dda:	2200      	movs	r2, #0
 8001ddc:	2100      	movs	r1, #0
 8001dde:	2038      	movs	r0, #56	@ 0x38
 8001de0:	f001 fad5 	bl	800338e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001de4:	2038      	movs	r0, #56	@ 0x38
 8001de6:	f001 faee 	bl	80033c6 <HAL_NVIC_EnableIRQ>

}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40023800 	.word	0x40023800

08001df8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b08c      	sub	sp, #48	@ 0x30
 8001dfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dfe:	f107 031c 	add.w	r3, r7, #28
 8001e02:	2200      	movs	r2, #0
 8001e04:	601a      	str	r2, [r3, #0]
 8001e06:	605a      	str	r2, [r3, #4]
 8001e08:	609a      	str	r2, [r3, #8]
 8001e0a:	60da      	str	r2, [r3, #12]
 8001e0c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	61bb      	str	r3, [r7, #24]
 8001e12:	4b8d      	ldr	r3, [pc, #564]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e16:	4a8c      	ldr	r2, [pc, #560]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001e18:	f043 0310 	orr.w	r3, r3, #16
 8001e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e1e:	4b8a      	ldr	r3, [pc, #552]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	f003 0310 	and.w	r3, r3, #16
 8001e26:	61bb      	str	r3, [r7, #24]
 8001e28:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	617b      	str	r3, [r7, #20]
 8001e2e:	4b86      	ldr	r3, [pc, #536]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	4a85      	ldr	r2, [pc, #532]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001e34:	f043 0304 	orr.w	r3, r3, #4
 8001e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e3a:	4b83      	ldr	r3, [pc, #524]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3e:	f003 0304 	and.w	r3, r3, #4
 8001e42:	617b      	str	r3, [r7, #20]
 8001e44:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	613b      	str	r3, [r7, #16]
 8001e4a:	4b7f      	ldr	r3, [pc, #508]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4e:	4a7e      	ldr	r2, [pc, #504]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001e50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e56:	4b7c      	ldr	r3, [pc, #496]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e5e:	613b      	str	r3, [r7, #16]
 8001e60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	60fb      	str	r3, [r7, #12]
 8001e66:	4b78      	ldr	r3, [pc, #480]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6a:	4a77      	ldr	r2, [pc, #476]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e72:	4b75      	ldr	r3, [pc, #468]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60bb      	str	r3, [r7, #8]
 8001e82:	4b71      	ldr	r3, [pc, #452]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e86:	4a70      	ldr	r2, [pc, #448]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001e88:	f043 0302 	orr.w	r3, r3, #2
 8001e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e8e:	4b6e      	ldr	r3, [pc, #440]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	60bb      	str	r3, [r7, #8]
 8001e98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	607b      	str	r3, [r7, #4]
 8001e9e:	4b6a      	ldr	r3, [pc, #424]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea2:	4a69      	ldr	r2, [pc, #420]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001ea4:	f043 0308 	orr.w	r3, r3, #8
 8001ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eaa:	4b67      	ldr	r3, [pc, #412]	@ (8002048 <MX_GPIO_Init+0x250>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eae:	f003 0308 	and.w	r3, r3, #8
 8001eb2:	607b      	str	r3, [r7, #4]
 8001eb4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2108      	movs	r1, #8
 8001eba:	4864      	ldr	r0, [pc, #400]	@ (800204c <MX_GPIO_Init+0x254>)
 8001ebc:	f001 ffb6 	bl	8003e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	2101      	movs	r1, #1
 8001ec4:	4862      	ldr	r0, [pc, #392]	@ (8002050 <MX_GPIO_Init+0x258>)
 8001ec6:	f001 ffb1 	bl	8003e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001ed0:	4860      	ldr	r0, [pc, #384]	@ (8002054 <MX_GPIO_Init+0x25c>)
 8001ed2:	f001 ffab 	bl	8003e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8001ed6:	2304      	movs	r3, #4
 8001ed8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eda:	2300      	movs	r3, #0
 8001edc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8001ee2:	f107 031c 	add.w	r3, r7, #28
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4858      	ldr	r0, [pc, #352]	@ (800204c <MX_GPIO_Init+0x254>)
 8001eea:	f001 fe03 	bl	8003af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001eee:	2308      	movs	r3, #8
 8001ef0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efa:	2300      	movs	r3, #0
 8001efc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001efe:	f107 031c 	add.w	r3, r7, #28
 8001f02:	4619      	mov	r1, r3
 8001f04:	4851      	ldr	r0, [pc, #324]	@ (800204c <MX_GPIO_Init+0x254>)
 8001f06:	f001 fdf5 	bl	8003af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f12:	2300      	movs	r3, #0
 8001f14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f16:	2300      	movs	r3, #0
 8001f18:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001f1a:	f107 031c 	add.w	r3, r7, #28
 8001f1e:	4619      	mov	r1, r3
 8001f20:	484b      	ldr	r0, [pc, #300]	@ (8002050 <MX_GPIO_Init+0x258>)
 8001f22:	f001 fde7 	bl	8003af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f26:	2301      	movs	r3, #1
 8001f28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f32:	2300      	movs	r3, #0
 8001f34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001f36:	2302      	movs	r3, #2
 8001f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3a:	f107 031c 	add.w	r3, r7, #28
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4845      	ldr	r0, [pc, #276]	@ (8002058 <MX_GPIO_Init+0x260>)
 8001f42:	f001 fdd7 	bl	8003af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001f46:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001f4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f50:	2301      	movs	r3, #1
 8001f52:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f54:	f107 031c 	add.w	r3, r7, #28
 8001f58:	4619      	mov	r1, r3
 8001f5a:	483c      	ldr	r0, [pc, #240]	@ (800204c <MX_GPIO_Init+0x254>)
 8001f5c:	f001 fdca 	bl	8003af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : GEAR_6_Pin GEAR_2_Pin BUTTON_5_Pin BUTTON_2_Pin
                           BUTTON_4_Pin GEAR_1_Pin GEAR_3_Pin GEAR_4_Pin
                           GEAR_5_Pin */
  GPIO_InitStruct.Pin = GEAR_6_Pin|GEAR_2_Pin|BUTTON_5_Pin|BUTTON_2_Pin
 8001f60:	f240 33ef 	movw	r3, #1007	@ 0x3ef
 8001f64:	61fb      	str	r3, [r7, #28]
                          |BUTTON_4_Pin|GEAR_1_Pin|GEAR_3_Pin|GEAR_4_Pin
                          |GEAR_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f66:	2300      	movs	r3, #0
 8001f68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f6e:	f107 031c 	add.w	r3, r7, #28
 8001f72:	4619      	mov	r1, r3
 8001f74:	4837      	ldr	r0, [pc, #220]	@ (8002054 <MX_GPIO_Init+0x25c>)
 8001f76:	f001 fdbd 	bl	8003af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 8001f7a:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001f7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f80:	2301      	movs	r3, #1
 8001f82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f84:	2300      	movs	r3, #0
 8001f86:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f8c:	f107 031c 	add.w	r3, r7, #28
 8001f90:	4619      	mov	r1, r3
 8001f92:	4830      	ldr	r0, [pc, #192]	@ (8002054 <MX_GPIO_Init+0x25c>)
 8001f94:	f001 fdae 	bl	8003af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : HANDBREAK_Pin BUTTON_3_Pin BUTTON_7_Pin BUTTON_6_Pin */
  GPIO_InitStruct.Pin = HANDBREAK_Pin|BUTTON_3_Pin|BUTTON_7_Pin|BUTTON_6_Pin;
 8001f98:	f44f 6354 	mov.w	r3, #3392	@ 0xd40
 8001f9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fa6:	f107 031c 	add.w	r3, r7, #28
 8001faa:	4619      	mov	r1, r3
 8001fac:	4828      	ldr	r0, [pc, #160]	@ (8002050 <MX_GPIO_Init+0x258>)
 8001fae:	f001 fda1 	bl	8003af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_MCK_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin;
 8001fb2:	2380      	movs	r3, #128	@ 0x80
 8001fb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001fc2:	2306      	movs	r3, #6
 8001fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_MCK_GPIO_Port, &GPIO_InitStruct);
 8001fc6:	f107 031c 	add.w	r3, r7, #28
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4820      	ldr	r0, [pc, #128]	@ (8002050 <MX_GPIO_Init+0x258>)
 8001fce:	f001 fd91 	bl	8003af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_1_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin;
 8001fd2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUTTON_1_GPIO_Port, &GPIO_InitStruct);
 8001fe0:	f107 031c 	add.w	r3, r7, #28
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	481c      	ldr	r0, [pc, #112]	@ (8002058 <MX_GPIO_Init+0x260>)
 8001fe8:	f001 fd84 	bl	8003af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : R_ENABLE_Pin BUTTON_8_Pin CALIBRATION_BUTTON_1_Pin CALIBRATION_BUTTON_2_Pin */
  GPIO_InitStruct.Pin = R_ENABLE_Pin|BUTTON_8_Pin|CALIBRATION_BUTTON_1_Pin|CALIBRATION_BUTTON_2_Pin;
 8001fec:	f44f 7368 	mov.w	r3, #928	@ 0x3a0
 8001ff0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ffa:	f107 031c 	add.w	r3, r7, #28
 8001ffe:	4619      	mov	r1, r3
 8002000:	4816      	ldr	r0, [pc, #88]	@ (800205c <MX_GPIO_Init+0x264>)
 8002002:	f001 fd77 	bl	8003af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_SCL_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin;
 8002006:	2340      	movs	r3, #64	@ 0x40
 8002008:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800200a:	2312      	movs	r3, #18
 800200c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800200e:	2301      	movs	r3, #1
 8002010:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002012:	2300      	movs	r3, #0
 8002014:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002016:	2304      	movs	r3, #4
 8002018:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Audio_SCL_GPIO_Port, &GPIO_InitStruct);
 800201a:	f107 031c 	add.w	r3, r7, #28
 800201e:	4619      	mov	r1, r3
 8002020:	480e      	ldr	r0, [pc, #56]	@ (800205c <MX_GPIO_Init+0x264>)
 8002022:	f001 fd67 	bl	8003af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8002026:	2302      	movs	r3, #2
 8002028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800202a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800202e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	2300      	movs	r3, #0
 8002032:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8002034:	f107 031c 	add.w	r3, r7, #28
 8002038:	4619      	mov	r1, r3
 800203a:	4804      	ldr	r0, [pc, #16]	@ (800204c <MX_GPIO_Init+0x254>)
 800203c:	f001 fd5a 	bl	8003af4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002040:	bf00      	nop
 8002042:	3730      	adds	r7, #48	@ 0x30
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40023800 	.word	0x40023800
 800204c:	40021000 	.word	0x40021000
 8002050:	40020800 	.word	0x40020800
 8002054:	40020c00 	.word	0x40020c00
 8002058:	40020000 	.word	0x40020000
 800205c:	40020400 	.word	0x40020400

08002060 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002064:	b672      	cpsid	i
}
 8002066:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002068:	bf00      	nop
 800206a:	e7fd      	b.n	8002068 <Error_Handler+0x8>

0800206c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	607b      	str	r3, [r7, #4]
 8002076:	4b10      	ldr	r3, [pc, #64]	@ (80020b8 <HAL_MspInit+0x4c>)
 8002078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207a:	4a0f      	ldr	r2, [pc, #60]	@ (80020b8 <HAL_MspInit+0x4c>)
 800207c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002080:	6453      	str	r3, [r2, #68]	@ 0x44
 8002082:	4b0d      	ldr	r3, [pc, #52]	@ (80020b8 <HAL_MspInit+0x4c>)
 8002084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002086:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800208a:	607b      	str	r3, [r7, #4]
 800208c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	603b      	str	r3, [r7, #0]
 8002092:	4b09      	ldr	r3, [pc, #36]	@ (80020b8 <HAL_MspInit+0x4c>)
 8002094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002096:	4a08      	ldr	r2, [pc, #32]	@ (80020b8 <HAL_MspInit+0x4c>)
 8002098:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800209c:	6413      	str	r3, [r2, #64]	@ 0x40
 800209e:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <HAL_MspInit+0x4c>)
 80020a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020a6:	603b      	str	r3, [r7, #0]
 80020a8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80020aa:	2007      	movs	r0, #7
 80020ac:	f001 f964 	bl	8003378 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020b0:	bf00      	nop
 80020b2:	3708      	adds	r7, #8
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	40023800 	.word	0x40023800

080020bc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b08c      	sub	sp, #48	@ 0x30
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c4:	f107 031c 	add.w	r3, r7, #28
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
 80020cc:	605a      	str	r2, [r3, #4]
 80020ce:	609a      	str	r2, [r3, #8]
 80020d0:	60da      	str	r2, [r3, #12]
 80020d2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a49      	ldr	r2, [pc, #292]	@ (8002200 <HAL_ADC_MspInit+0x144>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	f040 808b 	bne.w	80021f6 <HAL_ADC_MspInit+0x13a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80020e0:	2300      	movs	r3, #0
 80020e2:	61bb      	str	r3, [r7, #24]
 80020e4:	4b47      	ldr	r3, [pc, #284]	@ (8002204 <HAL_ADC_MspInit+0x148>)
 80020e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e8:	4a46      	ldr	r2, [pc, #280]	@ (8002204 <HAL_ADC_MspInit+0x148>)
 80020ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ee:	6453      	str	r3, [r2, #68]	@ 0x44
 80020f0:	4b44      	ldr	r3, [pc, #272]	@ (8002204 <HAL_ADC_MspInit+0x148>)
 80020f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020f8:	61bb      	str	r3, [r7, #24]
 80020fa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020fc:	2300      	movs	r3, #0
 80020fe:	617b      	str	r3, [r7, #20]
 8002100:	4b40      	ldr	r3, [pc, #256]	@ (8002204 <HAL_ADC_MspInit+0x148>)
 8002102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002104:	4a3f      	ldr	r2, [pc, #252]	@ (8002204 <HAL_ADC_MspInit+0x148>)
 8002106:	f043 0304 	orr.w	r3, r3, #4
 800210a:	6313      	str	r3, [r2, #48]	@ 0x30
 800210c:	4b3d      	ldr	r3, [pc, #244]	@ (8002204 <HAL_ADC_MspInit+0x148>)
 800210e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002110:	f003 0304 	and.w	r3, r3, #4
 8002114:	617b      	str	r3, [r7, #20]
 8002116:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002118:	2300      	movs	r3, #0
 800211a:	613b      	str	r3, [r7, #16]
 800211c:	4b39      	ldr	r3, [pc, #228]	@ (8002204 <HAL_ADC_MspInit+0x148>)
 800211e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002120:	4a38      	ldr	r2, [pc, #224]	@ (8002204 <HAL_ADC_MspInit+0x148>)
 8002122:	f043 0301 	orr.w	r3, r3, #1
 8002126:	6313      	str	r3, [r2, #48]	@ 0x30
 8002128:	4b36      	ldr	r3, [pc, #216]	@ (8002204 <HAL_ADC_MspInit+0x148>)
 800212a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212c:	f003 0301 	and.w	r3, r3, #1
 8002130:	613b      	str	r3, [r7, #16]
 8002132:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002134:	2300      	movs	r3, #0
 8002136:	60fb      	str	r3, [r7, #12]
 8002138:	4b32      	ldr	r3, [pc, #200]	@ (8002204 <HAL_ADC_MspInit+0x148>)
 800213a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213c:	4a31      	ldr	r2, [pc, #196]	@ (8002204 <HAL_ADC_MspInit+0x148>)
 800213e:	f043 0302 	orr.w	r3, r3, #2
 8002142:	6313      	str	r3, [r2, #48]	@ 0x30
 8002144:	4b2f      	ldr	r3, [pc, #188]	@ (8002204 <HAL_ADC_MspInit+0x148>)
 8002146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8002150:	2332      	movs	r3, #50	@ 0x32
 8002152:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002154:	2303      	movs	r3, #3
 8002156:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002158:	2300      	movs	r3, #0
 800215a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800215c:	f107 031c 	add.w	r3, r7, #28
 8002160:	4619      	mov	r1, r3
 8002162:	4829      	ldr	r0, [pc, #164]	@ (8002208 <HAL_ADC_MspInit+0x14c>)
 8002164:	f001 fcc6 	bl	8003af4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002168:	2310      	movs	r3, #16
 800216a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800216c:	2303      	movs	r3, #3
 800216e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002170:	2300      	movs	r3, #0
 8002172:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002174:	f107 031c 	add.w	r3, r7, #28
 8002178:	4619      	mov	r1, r3
 800217a:	4824      	ldr	r0, [pc, #144]	@ (800220c <HAL_ADC_MspInit+0x150>)
 800217c:	f001 fcba 	bl	8003af4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002180:	2301      	movs	r3, #1
 8002182:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002184:	2303      	movs	r3, #3
 8002186:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002188:	2300      	movs	r3, #0
 800218a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800218c:	f107 031c 	add.w	r3, r7, #28
 8002190:	4619      	mov	r1, r3
 8002192:	481f      	ldr	r0, [pc, #124]	@ (8002210 <HAL_ADC_MspInit+0x154>)
 8002194:	f001 fcae 	bl	8003af4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002198:	4b1e      	ldr	r3, [pc, #120]	@ (8002214 <HAL_ADC_MspInit+0x158>)
 800219a:	4a1f      	ldr	r2, [pc, #124]	@ (8002218 <HAL_ADC_MspInit+0x15c>)
 800219c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800219e:	4b1d      	ldr	r3, [pc, #116]	@ (8002214 <HAL_ADC_MspInit+0x158>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002214 <HAL_ADC_MspInit+0x158>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80021aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002214 <HAL_ADC_MspInit+0x158>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80021b0:	4b18      	ldr	r3, [pc, #96]	@ (8002214 <HAL_ADC_MspInit+0x158>)
 80021b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021b6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80021b8:	4b16      	ldr	r3, [pc, #88]	@ (8002214 <HAL_ADC_MspInit+0x158>)
 80021ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80021be:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80021c0:	4b14      	ldr	r3, [pc, #80]	@ (8002214 <HAL_ADC_MspInit+0x158>)
 80021c2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021c6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80021c8:	4b12      	ldr	r3, [pc, #72]	@ (8002214 <HAL_ADC_MspInit+0x158>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80021ce:	4b11      	ldr	r3, [pc, #68]	@ (8002214 <HAL_ADC_MspInit+0x158>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002214 <HAL_ADC_MspInit+0x158>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80021da:	480e      	ldr	r0, [pc, #56]	@ (8002214 <HAL_ADC_MspInit+0x158>)
 80021dc:	f001 f90e 	bl	80033fc <HAL_DMA_Init>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <HAL_ADC_MspInit+0x12e>
    {
      Error_Handler();
 80021e6:	f7ff ff3b 	bl	8002060 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a09      	ldr	r2, [pc, #36]	@ (8002214 <HAL_ADC_MspInit+0x158>)
 80021ee:	639a      	str	r2, [r3, #56]	@ 0x38
 80021f0:	4a08      	ldr	r2, [pc, #32]	@ (8002214 <HAL_ADC_MspInit+0x158>)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80021f6:	bf00      	nop
 80021f8:	3730      	adds	r7, #48	@ 0x30
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40012000 	.word	0x40012000
 8002204:	40023800 	.word	0x40023800
 8002208:	40020800 	.word	0x40020800
 800220c:	40020000 	.word	0x40020000
 8002210:	40020400 	.word	0x40020400
 8002214:	20000258 	.word	0x20000258
 8002218:	40026410 	.word	0x40026410

0800221c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b090      	sub	sp, #64	@ 0x40
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002224:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	605a      	str	r2, [r3, #4]
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	60da      	str	r2, [r3, #12]
 8002232:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002234:	f107 0314 	add.w	r3, r7, #20
 8002238:	2200      	movs	r2, #0
 800223a:	601a      	str	r2, [r3, #0]
 800223c:	605a      	str	r2, [r3, #4]
 800223e:	609a      	str	r2, [r3, #8]
 8002240:	60da      	str	r2, [r3, #12]
 8002242:	611a      	str	r2, [r3, #16]
 8002244:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI2)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a3a      	ldr	r2, [pc, #232]	@ (8002334 <HAL_I2S_MspInit+0x118>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d16c      	bne.n	800232a <HAL_I2S_MspInit+0x10e>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002250:	2301      	movs	r3, #1
 8002252:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8002254:	23c8      	movs	r3, #200	@ 0xc8
 8002256:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8002258:	2305      	movs	r3, #5
 800225a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800225c:	2302      	movs	r3, #2
 800225e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	4618      	mov	r0, r3
 8002266:	f005 f843 	bl	80072f0 <HAL_RCCEx_PeriphCLKConfig>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d001      	beq.n	8002274 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 8002270:	f7ff fef6 	bl	8002060 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002274:	2300      	movs	r3, #0
 8002276:	613b      	str	r3, [r7, #16]
 8002278:	4b2f      	ldr	r3, [pc, #188]	@ (8002338 <HAL_I2S_MspInit+0x11c>)
 800227a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227c:	4a2e      	ldr	r2, [pc, #184]	@ (8002338 <HAL_I2S_MspInit+0x11c>)
 800227e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002282:	6413      	str	r3, [r2, #64]	@ 0x40
 8002284:	4b2c      	ldr	r3, [pc, #176]	@ (8002338 <HAL_I2S_MspInit+0x11c>)
 8002286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002288:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800228c:	613b      	str	r3, [r7, #16]
 800228e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002290:	2300      	movs	r3, #0
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	4b28      	ldr	r3, [pc, #160]	@ (8002338 <HAL_I2S_MspInit+0x11c>)
 8002296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002298:	4a27      	ldr	r2, [pc, #156]	@ (8002338 <HAL_I2S_MspInit+0x11c>)
 800229a:	f043 0304 	orr.w	r3, r3, #4
 800229e:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a0:	4b25      	ldr	r3, [pc, #148]	@ (8002338 <HAL_I2S_MspInit+0x11c>)
 80022a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a4:	f003 0304 	and.w	r3, r3, #4
 80022a8:	60fb      	str	r3, [r7, #12]
 80022aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ac:	2300      	movs	r3, #0
 80022ae:	60bb      	str	r3, [r7, #8]
 80022b0:	4b21      	ldr	r3, [pc, #132]	@ (8002338 <HAL_I2S_MspInit+0x11c>)
 80022b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b4:	4a20      	ldr	r2, [pc, #128]	@ (8002338 <HAL_I2S_MspInit+0x11c>)
 80022b6:	f043 0302 	orr.w	r3, r3, #2
 80022ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80022bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002338 <HAL_I2S_MspInit+0x11c>)
 80022be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c0:	f003 0302 	and.w	r3, r3, #2
 80022c4:	60bb      	str	r3, [r7, #8]
 80022c6:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80022c8:	2304      	movs	r3, #4
 80022ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022cc:	2302      	movs	r3, #2
 80022ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d0:	2300      	movs	r3, #0
 80022d2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d4:	2300      	movs	r3, #0
 80022d6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 80022d8:	2306      	movs	r3, #6
 80022da:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80022e0:	4619      	mov	r1, r3
 80022e2:	4816      	ldr	r0, [pc, #88]	@ (800233c <HAL_I2S_MspInit+0x120>)
 80022e4:	f001 fc06 	bl	8003af4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80022e8:	2308      	movs	r3, #8
 80022ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ec:	2302      	movs	r3, #2
 80022ee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f0:	2300      	movs	r3, #0
 80022f2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f4:	2300      	movs	r3, #0
 80022f6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80022f8:	2305      	movs	r3, #5
 80022fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80022fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002300:	4619      	mov	r1, r3
 8002302:	480e      	ldr	r0, [pc, #56]	@ (800233c <HAL_I2S_MspInit+0x120>)
 8002304:	f001 fbf6 	bl	8003af4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8002308:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800230c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230e:	2302      	movs	r3, #2
 8002310:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002312:	2300      	movs	r3, #0
 8002314:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002316:	2300      	movs	r3, #0
 8002318:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800231a:	2305      	movs	r3, #5
 800231c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800231e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002322:	4619      	mov	r1, r3
 8002324:	4806      	ldr	r0, [pc, #24]	@ (8002340 <HAL_I2S_MspInit+0x124>)
 8002326:	f001 fbe5 	bl	8003af4 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800232a:	bf00      	nop
 800232c:	3740      	adds	r7, #64	@ 0x40
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40003800 	.word	0x40003800
 8002338:	40023800 	.word	0x40023800
 800233c:	40020800 	.word	0x40020800
 8002340:	40020400 	.word	0x40020400

08002344 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002344:	b480      	push	{r7}
 8002346:	b085      	sub	sp, #20
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a15      	ldr	r2, [pc, #84]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x64>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d10e      	bne.n	8002374 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	4b14      	ldr	r3, [pc, #80]	@ (80023ac <HAL_TIM_PWM_MspInit+0x68>)
 800235c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235e:	4a13      	ldr	r2, [pc, #76]	@ (80023ac <HAL_TIM_PWM_MspInit+0x68>)
 8002360:	f043 0301 	orr.w	r3, r3, #1
 8002364:	6453      	str	r3, [r2, #68]	@ 0x44
 8002366:	4b11      	ldr	r3, [pc, #68]	@ (80023ac <HAL_TIM_PWM_MspInit+0x68>)
 8002368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002372:	e012      	b.n	800239a <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM3)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a0d      	ldr	r2, [pc, #52]	@ (80023b0 <HAL_TIM_PWM_MspInit+0x6c>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d10d      	bne.n	800239a <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	60bb      	str	r3, [r7, #8]
 8002382:	4b0a      	ldr	r3, [pc, #40]	@ (80023ac <HAL_TIM_PWM_MspInit+0x68>)
 8002384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002386:	4a09      	ldr	r2, [pc, #36]	@ (80023ac <HAL_TIM_PWM_MspInit+0x68>)
 8002388:	f043 0302 	orr.w	r3, r3, #2
 800238c:	6413      	str	r3, [r2, #64]	@ 0x40
 800238e:	4b07      	ldr	r3, [pc, #28]	@ (80023ac <HAL_TIM_PWM_MspInit+0x68>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	60bb      	str	r3, [r7, #8]
 8002398:	68bb      	ldr	r3, [r7, #8]
}
 800239a:	bf00      	nop
 800239c:	3714      	adds	r7, #20
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	40010000 	.word	0x40010000
 80023ac:	40023800 	.word	0x40023800
 80023b0:	40000400 	.word	0x40000400

080023b4 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b08a      	sub	sp, #40	@ 0x28
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023bc:	f107 0314 	add.w	r3, r7, #20
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	605a      	str	r2, [r3, #4]
 80023c6:	609a      	str	r2, [r3, #8]
 80023c8:	60da      	str	r2, [r3, #12]
 80023ca:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023d4:	d12c      	bne.n	8002430 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023d6:	2300      	movs	r3, #0
 80023d8:	613b      	str	r3, [r7, #16]
 80023da:	4b17      	ldr	r3, [pc, #92]	@ (8002438 <HAL_TIM_Encoder_MspInit+0x84>)
 80023dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023de:	4a16      	ldr	r2, [pc, #88]	@ (8002438 <HAL_TIM_Encoder_MspInit+0x84>)
 80023e0:	f043 0301 	orr.w	r3, r3, #1
 80023e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80023e6:	4b14      	ldr	r3, [pc, #80]	@ (8002438 <HAL_TIM_Encoder_MspInit+0x84>)
 80023e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ea:	f003 0301 	and.w	r3, r3, #1
 80023ee:	613b      	str	r3, [r7, #16]
 80023f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	4b10      	ldr	r3, [pc, #64]	@ (8002438 <HAL_TIM_Encoder_MspInit+0x84>)
 80023f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fa:	4a0f      	ldr	r2, [pc, #60]	@ (8002438 <HAL_TIM_Encoder_MspInit+0x84>)
 80023fc:	f043 0301 	orr.w	r3, r3, #1
 8002400:	6313      	str	r3, [r2, #48]	@ 0x30
 8002402:	4b0d      	ldr	r3, [pc, #52]	@ (8002438 <HAL_TIM_Encoder_MspInit+0x84>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	60fb      	str	r3, [r7, #12]
 800240c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 800240e:	f248 0302 	movw	r3, #32770	@ 0x8002
 8002412:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002414:	2302      	movs	r3, #2
 8002416:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002418:	2300      	movs	r3, #0
 800241a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241c:	2300      	movs	r3, #0
 800241e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002420:	2301      	movs	r3, #1
 8002422:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002424:	f107 0314 	add.w	r3, r7, #20
 8002428:	4619      	mov	r1, r3
 800242a:	4804      	ldr	r0, [pc, #16]	@ (800243c <HAL_TIM_Encoder_MspInit+0x88>)
 800242c:	f001 fb62 	bl	8003af4 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002430:	bf00      	nop
 8002432:	3728      	adds	r7, #40	@ 0x28
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	40023800 	.word	0x40023800
 800243c:	40020000 	.word	0x40020000

08002440 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a0b      	ldr	r2, [pc, #44]	@ (800247c <HAL_TIM_Base_MspInit+0x3c>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d10d      	bne.n	800246e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002452:	2300      	movs	r3, #0
 8002454:	60fb      	str	r3, [r7, #12]
 8002456:	4b0a      	ldr	r3, [pc, #40]	@ (8002480 <HAL_TIM_Base_MspInit+0x40>)
 8002458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245a:	4a09      	ldr	r2, [pc, #36]	@ (8002480 <HAL_TIM_Base_MspInit+0x40>)
 800245c:	f043 0304 	orr.w	r3, r3, #4
 8002460:	6413      	str	r3, [r2, #64]	@ 0x40
 8002462:	4b07      	ldr	r3, [pc, #28]	@ (8002480 <HAL_TIM_Base_MspInit+0x40>)
 8002464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002466:	f003 0304 	and.w	r3, r3, #4
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 800246e:	bf00      	nop
 8002470:	3714      	adds	r7, #20
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	40000800 	.word	0x40000800
 8002480:	40023800 	.word	0x40023800

08002484 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b08a      	sub	sp, #40	@ 0x28
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800248c:	f107 0314 	add.w	r3, r7, #20
 8002490:	2200      	movs	r2, #0
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	605a      	str	r2, [r3, #4]
 8002496:	609a      	str	r2, [r3, #8]
 8002498:	60da      	str	r2, [r3, #12]
 800249a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a33      	ldr	r2, [pc, #204]	@ (8002570 <HAL_TIM_MspPostInit+0xec>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d11f      	bne.n	80024e6 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	613b      	str	r3, [r7, #16]
 80024aa:	4b32      	ldr	r3, [pc, #200]	@ (8002574 <HAL_TIM_MspPostInit+0xf0>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ae:	4a31      	ldr	r2, [pc, #196]	@ (8002574 <HAL_TIM_MspPostInit+0xf0>)
 80024b0:	f043 0310 	orr.w	r3, r3, #16
 80024b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024b6:	4b2f      	ldr	r3, [pc, #188]	@ (8002574 <HAL_TIM_MspPostInit+0xf0>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ba:	f003 0310 	and.w	r3, r3, #16
 80024be:	613b      	str	r3, [r7, #16]
 80024c0:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 80024c2:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 80024c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c8:	2302      	movs	r3, #2
 80024ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024cc:	2300      	movs	r3, #0
 80024ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d0:	2300      	movs	r3, #0
 80024d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80024d4:	2301      	movs	r3, #1
 80024d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024d8:	f107 0314 	add.w	r3, r7, #20
 80024dc:	4619      	mov	r1, r3
 80024de:	4826      	ldr	r0, [pc, #152]	@ (8002578 <HAL_TIM_MspPostInit+0xf4>)
 80024e0:	f001 fb08 	bl	8003af4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80024e4:	e040      	b.n	8002568 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a24      	ldr	r2, [pc, #144]	@ (800257c <HAL_TIM_MspPostInit+0xf8>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d13b      	bne.n	8002568 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f0:	2300      	movs	r3, #0
 80024f2:	60fb      	str	r3, [r7, #12]
 80024f4:	4b1f      	ldr	r3, [pc, #124]	@ (8002574 <HAL_TIM_MspPostInit+0xf0>)
 80024f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f8:	4a1e      	ldr	r2, [pc, #120]	@ (8002574 <HAL_TIM_MspPostInit+0xf0>)
 80024fa:	f043 0301 	orr.w	r3, r3, #1
 80024fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002500:	4b1c      	ldr	r3, [pc, #112]	@ (8002574 <HAL_TIM_MspPostInit+0xf0>)
 8002502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002504:	f003 0301 	and.w	r3, r3, #1
 8002508:	60fb      	str	r3, [r7, #12]
 800250a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800250c:	2300      	movs	r3, #0
 800250e:	60bb      	str	r3, [r7, #8]
 8002510:	4b18      	ldr	r3, [pc, #96]	@ (8002574 <HAL_TIM_MspPostInit+0xf0>)
 8002512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002514:	4a17      	ldr	r2, [pc, #92]	@ (8002574 <HAL_TIM_MspPostInit+0xf0>)
 8002516:	f043 0302 	orr.w	r3, r3, #2
 800251a:	6313      	str	r3, [r2, #48]	@ 0x30
 800251c:	4b15      	ldr	r3, [pc, #84]	@ (8002574 <HAL_TIM_MspPostInit+0xf0>)
 800251e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002520:	f003 0302 	and.w	r3, r3, #2
 8002524:	60bb      	str	r3, [r7, #8]
 8002526:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002528:	23c0      	movs	r3, #192	@ 0xc0
 800252a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800252c:	2302      	movs	r3, #2
 800252e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002530:	2300      	movs	r3, #0
 8002532:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002534:	2300      	movs	r3, #0
 8002536:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002538:	2302      	movs	r3, #2
 800253a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800253c:	f107 0314 	add.w	r3, r7, #20
 8002540:	4619      	mov	r1, r3
 8002542:	480f      	ldr	r0, [pc, #60]	@ (8002580 <HAL_TIM_MspPostInit+0xfc>)
 8002544:	f001 fad6 	bl	8003af4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002548:	2302      	movs	r3, #2
 800254a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800254c:	2302      	movs	r3, #2
 800254e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002550:	2300      	movs	r3, #0
 8002552:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002554:	2300      	movs	r3, #0
 8002556:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002558:	2302      	movs	r3, #2
 800255a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800255c:	f107 0314 	add.w	r3, r7, #20
 8002560:	4619      	mov	r1, r3
 8002562:	4808      	ldr	r0, [pc, #32]	@ (8002584 <HAL_TIM_MspPostInit+0x100>)
 8002564:	f001 fac6 	bl	8003af4 <HAL_GPIO_Init>
}
 8002568:	bf00      	nop
 800256a:	3728      	adds	r7, #40	@ 0x28
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40010000 	.word	0x40010000
 8002574:	40023800 	.word	0x40023800
 8002578:	40021000 	.word	0x40021000
 800257c:	40000400 	.word	0x40000400
 8002580:	40020000 	.word	0x40020000
 8002584:	40020400 	.word	0x40020400

08002588 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b08a      	sub	sp, #40	@ 0x28
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002590:	f107 0314 	add.w	r3, r7, #20
 8002594:	2200      	movs	r2, #0
 8002596:	601a      	str	r2, [r3, #0]
 8002598:	605a      	str	r2, [r3, #4]
 800259a:	609a      	str	r2, [r3, #8]
 800259c:	60da      	str	r2, [r3, #12]
 800259e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a1d      	ldr	r2, [pc, #116]	@ (800261c <HAL_UART_MspInit+0x94>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d133      	bne.n	8002612 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80025aa:	2300      	movs	r3, #0
 80025ac:	613b      	str	r3, [r7, #16]
 80025ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002620 <HAL_UART_MspInit+0x98>)
 80025b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b2:	4a1b      	ldr	r2, [pc, #108]	@ (8002620 <HAL_UART_MspInit+0x98>)
 80025b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ba:	4b19      	ldr	r3, [pc, #100]	@ (8002620 <HAL_UART_MspInit+0x98>)
 80025bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025c2:	613b      	str	r3, [r7, #16]
 80025c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025c6:	2300      	movs	r3, #0
 80025c8:	60fb      	str	r3, [r7, #12]
 80025ca:	4b15      	ldr	r3, [pc, #84]	@ (8002620 <HAL_UART_MspInit+0x98>)
 80025cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ce:	4a14      	ldr	r2, [pc, #80]	@ (8002620 <HAL_UART_MspInit+0x98>)
 80025d0:	f043 0301 	orr.w	r3, r3, #1
 80025d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025d6:	4b12      	ldr	r3, [pc, #72]	@ (8002620 <HAL_UART_MspInit+0x98>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	60fb      	str	r3, [r7, #12]
 80025e0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80025e2:	230c      	movs	r3, #12
 80025e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e6:	2302      	movs	r3, #2
 80025e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ea:	2300      	movs	r3, #0
 80025ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ee:	2303      	movs	r3, #3
 80025f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025f2:	2307      	movs	r3, #7
 80025f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025f6:	f107 0314 	add.w	r3, r7, #20
 80025fa:	4619      	mov	r1, r3
 80025fc:	4809      	ldr	r0, [pc, #36]	@ (8002624 <HAL_UART_MspInit+0x9c>)
 80025fe:	f001 fa79 	bl	8003af4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002602:	2200      	movs	r2, #0
 8002604:	2100      	movs	r1, #0
 8002606:	2026      	movs	r0, #38	@ 0x26
 8002608:	f000 fec1 	bl	800338e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800260c:	2026      	movs	r0, #38	@ 0x26
 800260e:	f000 feda 	bl	80033c6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002612:	bf00      	nop
 8002614:	3728      	adds	r7, #40	@ 0x28
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	40004400 	.word	0x40004400
 8002620:	40023800 	.word	0x40023800
 8002624:	40020000 	.word	0x40020000

08002628 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800262c:	bf00      	nop
 800262e:	e7fd      	b.n	800262c <NMI_Handler+0x4>

08002630 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002634:	bf00      	nop
 8002636:	e7fd      	b.n	8002634 <HardFault_Handler+0x4>

08002638 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800263c:	bf00      	nop
 800263e:	e7fd      	b.n	800263c <MemManage_Handler+0x4>

08002640 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002644:	bf00      	nop
 8002646:	e7fd      	b.n	8002644 <BusFault_Handler+0x4>

08002648 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800264c:	bf00      	nop
 800264e:	e7fd      	b.n	800264c <UsageFault_Handler+0x4>

08002650 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002654:	bf00      	nop
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr

0800265e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800265e:	b480      	push	{r7}
 8002660:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002662:	bf00      	nop
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002670:	bf00      	nop
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800267e:	f000 f975 	bl	800296c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002682:	bf00      	nop
 8002684:	bd80      	pop	{r7, pc}
	...

08002688 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800268c:	4802      	ldr	r0, [pc, #8]	@ (8002698 <USART2_IRQHandler+0x10>)
 800268e:	f006 f87b 	bl	8008788 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002692:	bf00      	nop
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	20000420 	.word	0x20000420

0800269c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80026a0:	4802      	ldr	r0, [pc, #8]	@ (80026ac <DMA2_Stream0_IRQHandler+0x10>)
 80026a2:	f000 ffeb 	bl	800367c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	20000258 	.word	0x20000258

080026b0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80026b4:	4802      	ldr	r0, [pc, #8]	@ (80026c0 <OTG_FS_IRQHandler+0x10>)
 80026b6:	f001 fe8f 	bl	80043d8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80026ba:	bf00      	nop
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	20000900 	.word	0x20000900

080026c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  return 1;
 80026c8:	2301      	movs	r3, #1
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <_kill>:

int _kill(int pid, int sig)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80026de:	f00b fb2b 	bl	800dd38 <__errno>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2216      	movs	r2, #22
 80026e6:	601a      	str	r2, [r3, #0]
  return -1;
 80026e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <_exit>:

void _exit (int status)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f7ff ffe7 	bl	80026d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002706:	bf00      	nop
 8002708:	e7fd      	b.n	8002706 <_exit+0x12>

0800270a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800270a:	b580      	push	{r7, lr}
 800270c:	b086      	sub	sp, #24
 800270e:	af00      	add	r7, sp, #0
 8002710:	60f8      	str	r0, [r7, #12]
 8002712:	60b9      	str	r1, [r7, #8]
 8002714:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002716:	2300      	movs	r3, #0
 8002718:	617b      	str	r3, [r7, #20]
 800271a:	e00a      	b.n	8002732 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800271c:	f3af 8000 	nop.w
 8002720:	4601      	mov	r1, r0
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	1c5a      	adds	r2, r3, #1
 8002726:	60ba      	str	r2, [r7, #8]
 8002728:	b2ca      	uxtb	r2, r1
 800272a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	3301      	adds	r3, #1
 8002730:	617b      	str	r3, [r7, #20]
 8002732:	697a      	ldr	r2, [r7, #20]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	429a      	cmp	r2, r3
 8002738:	dbf0      	blt.n	800271c <_read+0x12>
  }

  return len;
 800273a:	687b      	ldr	r3, [r7, #4]
}
 800273c:	4618      	mov	r0, r3
 800273e:	3718      	adds	r7, #24
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002750:	2300      	movs	r3, #0
 8002752:	617b      	str	r3, [r7, #20]
 8002754:	e009      	b.n	800276a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	1c5a      	adds	r2, r3, #1
 800275a:	60ba      	str	r2, [r7, #8]
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	4618      	mov	r0, r3
 8002760:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	3301      	adds	r3, #1
 8002768:	617b      	str	r3, [r7, #20]
 800276a:	697a      	ldr	r2, [r7, #20]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	429a      	cmp	r2, r3
 8002770:	dbf1      	blt.n	8002756 <_write+0x12>
  }
  return len;
 8002772:	687b      	ldr	r3, [r7, #4]
}
 8002774:	4618      	mov	r0, r3
 8002776:	3718      	adds	r7, #24
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <_close>:

int _close(int file)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002784:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002788:	4618      	mov	r0, r3
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027a4:	605a      	str	r2, [r3, #4]
  return 0;
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <_isatty>:

int _isatty(int file)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80027bc:	2301      	movs	r3, #1
}
 80027be:	4618      	mov	r0, r3
 80027c0:	370c      	adds	r7, #12
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr

080027ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027ca:	b480      	push	{r7}
 80027cc:	b085      	sub	sp, #20
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	60f8      	str	r0, [r7, #12]
 80027d2:	60b9      	str	r1, [r7, #8]
 80027d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027d6:	2300      	movs	r3, #0
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3714      	adds	r7, #20
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027ec:	4a14      	ldr	r2, [pc, #80]	@ (8002840 <_sbrk+0x5c>)
 80027ee:	4b15      	ldr	r3, [pc, #84]	@ (8002844 <_sbrk+0x60>)
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027f8:	4b13      	ldr	r3, [pc, #76]	@ (8002848 <_sbrk+0x64>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d102      	bne.n	8002806 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002800:	4b11      	ldr	r3, [pc, #68]	@ (8002848 <_sbrk+0x64>)
 8002802:	4a12      	ldr	r2, [pc, #72]	@ (800284c <_sbrk+0x68>)
 8002804:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002806:	4b10      	ldr	r3, [pc, #64]	@ (8002848 <_sbrk+0x64>)
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4413      	add	r3, r2
 800280e:	693a      	ldr	r2, [r7, #16]
 8002810:	429a      	cmp	r2, r3
 8002812:	d207      	bcs.n	8002824 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002814:	f00b fa90 	bl	800dd38 <__errno>
 8002818:	4603      	mov	r3, r0
 800281a:	220c      	movs	r2, #12
 800281c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800281e:	f04f 33ff 	mov.w	r3, #4294967295
 8002822:	e009      	b.n	8002838 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002824:	4b08      	ldr	r3, [pc, #32]	@ (8002848 <_sbrk+0x64>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800282a:	4b07      	ldr	r3, [pc, #28]	@ (8002848 <_sbrk+0x64>)
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4413      	add	r3, r2
 8002832:	4a05      	ldr	r2, [pc, #20]	@ (8002848 <_sbrk+0x64>)
 8002834:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002836:	68fb      	ldr	r3, [r7, #12]
}
 8002838:	4618      	mov	r0, r3
 800283a:	3718      	adds	r7, #24
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	20020000 	.word	0x20020000
 8002844:	00000400 	.word	0x00000400
 8002848:	2000051c 	.word	0x2000051c
 800284c:	20000e30 	.word	0x20000e30

08002850 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002854:	4b06      	ldr	r3, [pc, #24]	@ (8002870 <SystemInit+0x20>)
 8002856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800285a:	4a05      	ldr	r2, [pc, #20]	@ (8002870 <SystemInit+0x20>)
 800285c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002860:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002864:	bf00      	nop
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	e000ed00 	.word	0xe000ed00

08002874 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002874:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80028ac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002878:	f7ff ffea 	bl	8002850 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800287c:	480c      	ldr	r0, [pc, #48]	@ (80028b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800287e:	490d      	ldr	r1, [pc, #52]	@ (80028b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002880:	4a0d      	ldr	r2, [pc, #52]	@ (80028b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002882:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002884:	e002      	b.n	800288c <LoopCopyDataInit>

08002886 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002886:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002888:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800288a:	3304      	adds	r3, #4

0800288c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800288c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800288e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002890:	d3f9      	bcc.n	8002886 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002892:	4a0a      	ldr	r2, [pc, #40]	@ (80028bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002894:	4c0a      	ldr	r4, [pc, #40]	@ (80028c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002896:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002898:	e001      	b.n	800289e <LoopFillZerobss>

0800289a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800289a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800289c:	3204      	adds	r2, #4

0800289e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800289e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028a0:	d3fb      	bcc.n	800289a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028a2:	f00b fa4f 	bl	800dd44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028a6:	f7fe fd19 	bl	80012dc <main>
  bx  lr    
 80028aa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80028ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80028b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028b4:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80028b8:	080100a0 	.word	0x080100a0
  ldr r2, =_sbss
 80028bc:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80028c0:	20000e2c 	.word	0x20000e2c

080028c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028c4:	e7fe      	b.n	80028c4 <ADC_IRQHandler>
	...

080028c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002908 <HAL_Init+0x40>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002908 <HAL_Init+0x40>)
 80028d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002908 <HAL_Init+0x40>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002908 <HAL_Init+0x40>)
 80028de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028e4:	4b08      	ldr	r3, [pc, #32]	@ (8002908 <HAL_Init+0x40>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a07      	ldr	r2, [pc, #28]	@ (8002908 <HAL_Init+0x40>)
 80028ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028f0:	2003      	movs	r0, #3
 80028f2:	f000 fd41 	bl	8003378 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028f6:	2000      	movs	r0, #0
 80028f8:	f000 f808 	bl	800290c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028fc:	f7ff fbb6 	bl	800206c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	40023c00 	.word	0x40023c00

0800290c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002914:	4b12      	ldr	r3, [pc, #72]	@ (8002960 <HAL_InitTick+0x54>)
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	4b12      	ldr	r3, [pc, #72]	@ (8002964 <HAL_InitTick+0x58>)
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	4619      	mov	r1, r3
 800291e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002922:	fbb3 f3f1 	udiv	r3, r3, r1
 8002926:	fbb2 f3f3 	udiv	r3, r2, r3
 800292a:	4618      	mov	r0, r3
 800292c:	f000 fd59 	bl	80033e2 <HAL_SYSTICK_Config>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e00e      	b.n	8002958 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2b0f      	cmp	r3, #15
 800293e:	d80a      	bhi.n	8002956 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002940:	2200      	movs	r2, #0
 8002942:	6879      	ldr	r1, [r7, #4]
 8002944:	f04f 30ff 	mov.w	r0, #4294967295
 8002948:	f000 fd21 	bl	800338e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800294c:	4a06      	ldr	r2, [pc, #24]	@ (8002968 <HAL_InitTick+0x5c>)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002952:	2300      	movs	r3, #0
 8002954:	e000      	b.n	8002958 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
}
 8002958:	4618      	mov	r0, r3
 800295a:	3708      	adds	r7, #8
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	20000000 	.word	0x20000000
 8002964:	20000008 	.word	0x20000008
 8002968:	20000004 	.word	0x20000004

0800296c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002970:	4b06      	ldr	r3, [pc, #24]	@ (800298c <HAL_IncTick+0x20>)
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	461a      	mov	r2, r3
 8002976:	4b06      	ldr	r3, [pc, #24]	@ (8002990 <HAL_IncTick+0x24>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4413      	add	r3, r2
 800297c:	4a04      	ldr	r2, [pc, #16]	@ (8002990 <HAL_IncTick+0x24>)
 800297e:	6013      	str	r3, [r2, #0]
}
 8002980:	bf00      	nop
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	20000008 	.word	0x20000008
 8002990:	20000520 	.word	0x20000520

08002994 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  return uwTick;
 8002998:	4b03      	ldr	r3, [pc, #12]	@ (80029a8 <HAL_GetTick+0x14>)
 800299a:	681b      	ldr	r3, [r3, #0]
}
 800299c:	4618      	mov	r0, r3
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	20000520 	.word	0x20000520

080029ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029b4:	f7ff ffee 	bl	8002994 <HAL_GetTick>
 80029b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c4:	d005      	beq.n	80029d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029c6:	4b0a      	ldr	r3, [pc, #40]	@ (80029f0 <HAL_Delay+0x44>)
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	461a      	mov	r2, r3
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	4413      	add	r3, r2
 80029d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029d2:	bf00      	nop
 80029d4:	f7ff ffde 	bl	8002994 <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d8f7      	bhi.n	80029d4 <HAL_Delay+0x28>
  {
  }
}
 80029e4:	bf00      	nop
 80029e6:	bf00      	nop
 80029e8:	3710      	adds	r7, #16
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	20000008 	.word	0x20000008

080029f4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029fc:	2300      	movs	r3, #0
 80029fe:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d101      	bne.n	8002a0a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e033      	b.n	8002a72 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d109      	bne.n	8002a26 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f7ff fb52 	bl	80020bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2a:	f003 0310 	and.w	r3, r3, #16
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d118      	bne.n	8002a64 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a36:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a3a:	f023 0302 	bic.w	r3, r3, #2
 8002a3e:	f043 0202 	orr.w	r2, r3, #2
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 faca 	bl	8002fe0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a56:	f023 0303 	bic.w	r3, r3, #3
 8002a5a:	f043 0201 	orr.w	r2, r3, #1
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a62:	e001      	b.n	8002a68 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
	...

08002a7c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b085      	sub	sp, #20
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002a84:	2300      	movs	r3, #0
 8002a86:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d101      	bne.n	8002a96 <HAL_ADC_Start+0x1a>
 8002a92:	2302      	movs	r3, #2
 8002a94:	e097      	b.n	8002bc6 <HAL_ADC_Start+0x14a>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f003 0301 	and.w	r3, r3, #1
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d018      	beq.n	8002ade <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	689a      	ldr	r2, [r3, #8]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f042 0201 	orr.w	r2, r2, #1
 8002aba:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002abc:	4b45      	ldr	r3, [pc, #276]	@ (8002bd4 <HAL_ADC_Start+0x158>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a45      	ldr	r2, [pc, #276]	@ (8002bd8 <HAL_ADC_Start+0x15c>)
 8002ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac6:	0c9a      	lsrs	r2, r3, #18
 8002ac8:	4613      	mov	r3, r2
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	4413      	add	r3, r2
 8002ace:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002ad0:	e002      	b.n	8002ad8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1f9      	bne.n	8002ad2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f003 0301 	and.w	r3, r3, #1
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d15f      	bne.n	8002bac <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002af4:	f023 0301 	bic.w	r3, r3, #1
 8002af8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d007      	beq.n	8002b1e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b12:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b16:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b2a:	d106      	bne.n	8002b3a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b30:	f023 0206 	bic.w	r2, r3, #6
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	645a      	str	r2, [r3, #68]	@ 0x44
 8002b38:	e002      	b.n	8002b40 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b48:	4b24      	ldr	r3, [pc, #144]	@ (8002bdc <HAL_ADC_Start+0x160>)
 8002b4a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002b54:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f003 031f 	and.w	r3, r3, #31
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d10f      	bne.n	8002b82 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d129      	bne.n	8002bc4 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	689a      	ldr	r2, [r3, #8]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b7e:	609a      	str	r2, [r3, #8]
 8002b80:	e020      	b.n	8002bc4 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a16      	ldr	r2, [pc, #88]	@ (8002be0 <HAL_ADC_Start+0x164>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d11b      	bne.n	8002bc4 <HAL_ADC_Start+0x148>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d114      	bne.n	8002bc4 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002ba8:	609a      	str	r2, [r3, #8]
 8002baa:	e00b      	b.n	8002bc4 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb0:	f043 0210 	orr.w	r2, r3, #16
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bbc:	f043 0201 	orr.w	r2, r3, #1
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3714      	adds	r7, #20
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	20000000 	.word	0x20000000
 8002bd8:	431bde83 	.word	0x431bde83
 8002bdc:	40012300 	.word	0x40012300
 8002be0:	40012000 	.word	0x40012000

08002be4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d101      	bne.n	8002bfa <HAL_ADC_Stop+0x16>
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	e021      	b.n	8002c3e <HAL_ADC_Stop+0x5a>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	689a      	ldr	r2, [r3, #8]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f022 0201 	bic.w	r2, r2, #1
 8002c10:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	f003 0301 	and.w	r3, r3, #1
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d109      	bne.n	8002c34 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c24:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002c28:	f023 0301 	bic.w	r3, r3, #1
 8002c2c:	f043 0201 	orr.w	r2, r3, #1
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr

08002c4a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b084      	sub	sp, #16
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
 8002c52:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002c54:	2300      	movs	r3, #0
 8002c56:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c66:	d113      	bne.n	8002c90 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002c72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c76:	d10b      	bne.n	8002c90 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7c:	f043 0220 	orr.w	r2, r3, #32
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e063      	b.n	8002d58 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c90:	f7ff fe80 	bl	8002994 <HAL_GetTick>
 8002c94:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c96:	e021      	b.n	8002cdc <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c9e:	d01d      	beq.n	8002cdc <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d007      	beq.n	8002cb6 <HAL_ADC_PollForConversion+0x6c>
 8002ca6:	f7ff fe75 	bl	8002994 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	683a      	ldr	r2, [r7, #0]
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d212      	bcs.n	8002cdc <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0302 	and.w	r3, r3, #2
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d00b      	beq.n	8002cdc <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc8:	f043 0204 	orr.w	r2, r3, #4
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e03d      	b.n	8002d58 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0302 	and.w	r3, r3, #2
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d1d6      	bne.n	8002c98 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f06f 0212 	mvn.w	r2, #18
 8002cf2:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d123      	bne.n	8002d56 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d11f      	bne.n	8002d56 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d1c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d006      	beq.n	8002d32 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d111      	bne.n	8002d56 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d36:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d105      	bne.n	8002d56 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4e:	f043 0201 	orr.w	r2, r3, #1
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3710      	adds	r7, #16
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
	...

08002d7c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d86:	2300      	movs	r3, #0
 8002d88:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d101      	bne.n	8002d98 <HAL_ADC_ConfigChannel+0x1c>
 8002d94:	2302      	movs	r3, #2
 8002d96:	e113      	b.n	8002fc0 <HAL_ADC_ConfigChannel+0x244>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	2b09      	cmp	r3, #9
 8002da6:	d925      	bls.n	8002df4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68d9      	ldr	r1, [r3, #12]
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	461a      	mov	r2, r3
 8002db6:	4613      	mov	r3, r2
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	4413      	add	r3, r2
 8002dbc:	3b1e      	subs	r3, #30
 8002dbe:	2207      	movs	r2, #7
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	43da      	mvns	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	400a      	ands	r2, r1
 8002dcc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68d9      	ldr	r1, [r3, #12]
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	689a      	ldr	r2, [r3, #8]
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	4618      	mov	r0, r3
 8002de0:	4603      	mov	r3, r0
 8002de2:	005b      	lsls	r3, r3, #1
 8002de4:	4403      	add	r3, r0
 8002de6:	3b1e      	subs	r3, #30
 8002de8:	409a      	lsls	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	60da      	str	r2, [r3, #12]
 8002df2:	e022      	b.n	8002e3a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6919      	ldr	r1, [r3, #16]
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	461a      	mov	r2, r3
 8002e02:	4613      	mov	r3, r2
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	4413      	add	r3, r2
 8002e08:	2207      	movs	r2, #7
 8002e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0e:	43da      	mvns	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	400a      	ands	r2, r1
 8002e16:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6919      	ldr	r1, [r3, #16]
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	689a      	ldr	r2, [r3, #8]
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	4618      	mov	r0, r3
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	4403      	add	r3, r0
 8002e30:	409a      	lsls	r2, r3
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	2b06      	cmp	r3, #6
 8002e40:	d824      	bhi.n	8002e8c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685a      	ldr	r2, [r3, #4]
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	4413      	add	r3, r2
 8002e52:	3b05      	subs	r3, #5
 8002e54:	221f      	movs	r2, #31
 8002e56:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5a:	43da      	mvns	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	400a      	ands	r2, r1
 8002e62:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	4618      	mov	r0, r3
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685a      	ldr	r2, [r3, #4]
 8002e76:	4613      	mov	r3, r2
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	4413      	add	r3, r2
 8002e7c:	3b05      	subs	r3, #5
 8002e7e:	fa00 f203 	lsl.w	r2, r0, r3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	635a      	str	r2, [r3, #52]	@ 0x34
 8002e8a:	e04c      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	2b0c      	cmp	r3, #12
 8002e92:	d824      	bhi.n	8002ede <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685a      	ldr	r2, [r3, #4]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	4413      	add	r3, r2
 8002ea4:	3b23      	subs	r3, #35	@ 0x23
 8002ea6:	221f      	movs	r2, #31
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	43da      	mvns	r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	400a      	ands	r2, r1
 8002eb4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	4413      	add	r3, r2
 8002ece:	3b23      	subs	r3, #35	@ 0x23
 8002ed0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	631a      	str	r2, [r3, #48]	@ 0x30
 8002edc:	e023      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	4413      	add	r3, r2
 8002eee:	3b41      	subs	r3, #65	@ 0x41
 8002ef0:	221f      	movs	r2, #31
 8002ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef6:	43da      	mvns	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	400a      	ands	r2, r1
 8002efe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685a      	ldr	r2, [r3, #4]
 8002f12:	4613      	mov	r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	4413      	add	r3, r2
 8002f18:	3b41      	subs	r3, #65	@ 0x41
 8002f1a:	fa00 f203 	lsl.w	r2, r0, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	430a      	orrs	r2, r1
 8002f24:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f26:	4b29      	ldr	r3, [pc, #164]	@ (8002fcc <HAL_ADC_ConfigChannel+0x250>)
 8002f28:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a28      	ldr	r2, [pc, #160]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x254>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d10f      	bne.n	8002f54 <HAL_ADC_ConfigChannel+0x1d8>
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2b12      	cmp	r3, #18
 8002f3a:	d10b      	bne.n	8002f54 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a1d      	ldr	r2, [pc, #116]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x254>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d12b      	bne.n	8002fb6 <HAL_ADC_ConfigChannel+0x23a>
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a1c      	ldr	r2, [pc, #112]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x258>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d003      	beq.n	8002f70 <HAL_ADC_ConfigChannel+0x1f4>
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2b11      	cmp	r3, #17
 8002f6e:	d122      	bne.n	8002fb6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a11      	ldr	r2, [pc, #68]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x258>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d111      	bne.n	8002fb6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f92:	4b11      	ldr	r3, [pc, #68]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x25c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a11      	ldr	r2, [pc, #68]	@ (8002fdc <HAL_ADC_ConfigChannel+0x260>)
 8002f98:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9c:	0c9a      	lsrs	r2, r3, #18
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	4413      	add	r3, r2
 8002fa4:	005b      	lsls	r3, r3, #1
 8002fa6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002fa8:	e002      	b.n	8002fb0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	3b01      	subs	r3, #1
 8002fae:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d1f9      	bne.n	8002faa <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002fbe:	2300      	movs	r3, #0
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3714      	adds	r7, #20
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr
 8002fcc:	40012300 	.word	0x40012300
 8002fd0:	40012000 	.word	0x40012000
 8002fd4:	10000012 	.word	0x10000012
 8002fd8:	20000000 	.word	0x20000000
 8002fdc:	431bde83 	.word	0x431bde83

08002fe0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fe8:	4b79      	ldr	r3, [pc, #484]	@ (80031d0 <ADC_Init+0x1f0>)
 8002fea:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	685a      	ldr	r2, [r3, #4]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	431a      	orrs	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	685a      	ldr	r2, [r3, #4]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003014:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	6859      	ldr	r1, [r3, #4]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	021a      	lsls	r2, r3, #8
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	430a      	orrs	r2, r1
 8003028:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003038:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	6859      	ldr	r1, [r3, #4]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	689a      	ldr	r2, [r3, #8]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	430a      	orrs	r2, r1
 800304a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	689a      	ldr	r2, [r3, #8]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800305a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	6899      	ldr	r1, [r3, #8]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	68da      	ldr	r2, [r3, #12]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	430a      	orrs	r2, r1
 800306c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003072:	4a58      	ldr	r2, [pc, #352]	@ (80031d4 <ADC_Init+0x1f4>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d022      	beq.n	80030be <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	689a      	ldr	r2, [r3, #8]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003086:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6899      	ldr	r1, [r3, #8]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	430a      	orrs	r2, r1
 8003098:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80030a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	6899      	ldr	r1, [r3, #8]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	430a      	orrs	r2, r1
 80030ba:	609a      	str	r2, [r3, #8]
 80030bc:	e00f      	b.n	80030de <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80030dc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689a      	ldr	r2, [r3, #8]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f022 0202 	bic.w	r2, r2, #2
 80030ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	6899      	ldr	r1, [r3, #8]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	7e1b      	ldrb	r3, [r3, #24]
 80030f8:	005a      	lsls	r2, r3, #1
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	430a      	orrs	r2, r1
 8003100:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d01b      	beq.n	8003144 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	685a      	ldr	r2, [r3, #4]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800311a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	685a      	ldr	r2, [r3, #4]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800312a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	6859      	ldr	r1, [r3, #4]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003136:	3b01      	subs	r3, #1
 8003138:	035a      	lsls	r2, r3, #13
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	430a      	orrs	r2, r1
 8003140:	605a      	str	r2, [r3, #4]
 8003142:	e007      	b.n	8003154 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	685a      	ldr	r2, [r3, #4]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003152:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003162:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	69db      	ldr	r3, [r3, #28]
 800316e:	3b01      	subs	r3, #1
 8003170:	051a      	lsls	r2, r3, #20
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	430a      	orrs	r2, r1
 8003178:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	689a      	ldr	r2, [r3, #8]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003188:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	6899      	ldr	r1, [r3, #8]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003196:	025a      	lsls	r2, r3, #9
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	430a      	orrs	r2, r1
 800319e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	689a      	ldr	r2, [r3, #8]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6899      	ldr	r1, [r3, #8]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	029a      	lsls	r2, r3, #10
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	430a      	orrs	r2, r1
 80031c2:	609a      	str	r2, [r3, #8]
}
 80031c4:	bf00      	nop
 80031c6:	3714      	adds	r7, #20
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr
 80031d0:	40012300 	.word	0x40012300
 80031d4:	0f000001 	.word	0x0f000001

080031d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031d8:	b480      	push	{r7}
 80031da:	b085      	sub	sp, #20
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f003 0307 	and.w	r3, r3, #7
 80031e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031e8:	4b0c      	ldr	r3, [pc, #48]	@ (800321c <__NVIC_SetPriorityGrouping+0x44>)
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031ee:	68ba      	ldr	r2, [r7, #8]
 80031f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031f4:	4013      	ands	r3, r2
 80031f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003200:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003204:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003208:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800320a:	4a04      	ldr	r2, [pc, #16]	@ (800321c <__NVIC_SetPriorityGrouping+0x44>)
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	60d3      	str	r3, [r2, #12]
}
 8003210:	bf00      	nop
 8003212:	3714      	adds	r7, #20
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr
 800321c:	e000ed00 	.word	0xe000ed00

08003220 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003224:	4b04      	ldr	r3, [pc, #16]	@ (8003238 <__NVIC_GetPriorityGrouping+0x18>)
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	0a1b      	lsrs	r3, r3, #8
 800322a:	f003 0307 	and.w	r3, r3, #7
}
 800322e:	4618      	mov	r0, r3
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr
 8003238:	e000ed00 	.word	0xe000ed00

0800323c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	4603      	mov	r3, r0
 8003244:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324a:	2b00      	cmp	r3, #0
 800324c:	db0b      	blt.n	8003266 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800324e:	79fb      	ldrb	r3, [r7, #7]
 8003250:	f003 021f 	and.w	r2, r3, #31
 8003254:	4907      	ldr	r1, [pc, #28]	@ (8003274 <__NVIC_EnableIRQ+0x38>)
 8003256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800325a:	095b      	lsrs	r3, r3, #5
 800325c:	2001      	movs	r0, #1
 800325e:	fa00 f202 	lsl.w	r2, r0, r2
 8003262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003266:	bf00      	nop
 8003268:	370c      	adds	r7, #12
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	e000e100 	.word	0xe000e100

08003278 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	4603      	mov	r3, r0
 8003280:	6039      	str	r1, [r7, #0]
 8003282:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003288:	2b00      	cmp	r3, #0
 800328a:	db0a      	blt.n	80032a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	b2da      	uxtb	r2, r3
 8003290:	490c      	ldr	r1, [pc, #48]	@ (80032c4 <__NVIC_SetPriority+0x4c>)
 8003292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003296:	0112      	lsls	r2, r2, #4
 8003298:	b2d2      	uxtb	r2, r2
 800329a:	440b      	add	r3, r1
 800329c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032a0:	e00a      	b.n	80032b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	b2da      	uxtb	r2, r3
 80032a6:	4908      	ldr	r1, [pc, #32]	@ (80032c8 <__NVIC_SetPriority+0x50>)
 80032a8:	79fb      	ldrb	r3, [r7, #7]
 80032aa:	f003 030f 	and.w	r3, r3, #15
 80032ae:	3b04      	subs	r3, #4
 80032b0:	0112      	lsls	r2, r2, #4
 80032b2:	b2d2      	uxtb	r2, r2
 80032b4:	440b      	add	r3, r1
 80032b6:	761a      	strb	r2, [r3, #24]
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr
 80032c4:	e000e100 	.word	0xe000e100
 80032c8:	e000ed00 	.word	0xe000ed00

080032cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b089      	sub	sp, #36	@ 0x24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f003 0307 	and.w	r3, r3, #7
 80032de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	f1c3 0307 	rsb	r3, r3, #7
 80032e6:	2b04      	cmp	r3, #4
 80032e8:	bf28      	it	cs
 80032ea:	2304      	movcs	r3, #4
 80032ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	3304      	adds	r3, #4
 80032f2:	2b06      	cmp	r3, #6
 80032f4:	d902      	bls.n	80032fc <NVIC_EncodePriority+0x30>
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	3b03      	subs	r3, #3
 80032fa:	e000      	b.n	80032fe <NVIC_EncodePriority+0x32>
 80032fc:	2300      	movs	r3, #0
 80032fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003300:	f04f 32ff 	mov.w	r2, #4294967295
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	fa02 f303 	lsl.w	r3, r2, r3
 800330a:	43da      	mvns	r2, r3
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	401a      	ands	r2, r3
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003314:	f04f 31ff 	mov.w	r1, #4294967295
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	fa01 f303 	lsl.w	r3, r1, r3
 800331e:	43d9      	mvns	r1, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003324:	4313      	orrs	r3, r2
         );
}
 8003326:	4618      	mov	r0, r3
 8003328:	3724      	adds	r7, #36	@ 0x24
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
	...

08003334 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	3b01      	subs	r3, #1
 8003340:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003344:	d301      	bcc.n	800334a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003346:	2301      	movs	r3, #1
 8003348:	e00f      	b.n	800336a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800334a:	4a0a      	ldr	r2, [pc, #40]	@ (8003374 <SysTick_Config+0x40>)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	3b01      	subs	r3, #1
 8003350:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003352:	210f      	movs	r1, #15
 8003354:	f04f 30ff 	mov.w	r0, #4294967295
 8003358:	f7ff ff8e 	bl	8003278 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800335c:	4b05      	ldr	r3, [pc, #20]	@ (8003374 <SysTick_Config+0x40>)
 800335e:	2200      	movs	r2, #0
 8003360:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003362:	4b04      	ldr	r3, [pc, #16]	@ (8003374 <SysTick_Config+0x40>)
 8003364:	2207      	movs	r2, #7
 8003366:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	e000e010 	.word	0xe000e010

08003378 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f7ff ff29 	bl	80031d8 <__NVIC_SetPriorityGrouping>
}
 8003386:	bf00      	nop
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}

0800338e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800338e:	b580      	push	{r7, lr}
 8003390:	b086      	sub	sp, #24
 8003392:	af00      	add	r7, sp, #0
 8003394:	4603      	mov	r3, r0
 8003396:	60b9      	str	r1, [r7, #8]
 8003398:	607a      	str	r2, [r7, #4]
 800339a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800339c:	2300      	movs	r3, #0
 800339e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033a0:	f7ff ff3e 	bl	8003220 <__NVIC_GetPriorityGrouping>
 80033a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	68b9      	ldr	r1, [r7, #8]
 80033aa:	6978      	ldr	r0, [r7, #20]
 80033ac:	f7ff ff8e 	bl	80032cc <NVIC_EncodePriority>
 80033b0:	4602      	mov	r2, r0
 80033b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033b6:	4611      	mov	r1, r2
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7ff ff5d 	bl	8003278 <__NVIC_SetPriority>
}
 80033be:	bf00      	nop
 80033c0:	3718      	adds	r7, #24
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b082      	sub	sp, #8
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	4603      	mov	r3, r0
 80033ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7ff ff31 	bl	800323c <__NVIC_EnableIRQ>
}
 80033da:	bf00      	nop
 80033dc:	3708      	adds	r7, #8
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b082      	sub	sp, #8
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f7ff ffa2 	bl	8003334 <SysTick_Config>
 80033f0:	4603      	mov	r3, r0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3708      	adds	r7, #8
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
	...

080033fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b086      	sub	sp, #24
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003404:	2300      	movs	r3, #0
 8003406:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003408:	f7ff fac4 	bl	8002994 <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d101      	bne.n	8003418 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e099      	b.n	800354c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2202      	movs	r2, #2
 800341c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 0201 	bic.w	r2, r2, #1
 8003436:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003438:	e00f      	b.n	800345a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800343a:	f7ff faab 	bl	8002994 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b05      	cmp	r3, #5
 8003446:	d908      	bls.n	800345a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2220      	movs	r2, #32
 800344c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2203      	movs	r2, #3
 8003452:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e078      	b.n	800354c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0301 	and.w	r3, r3, #1
 8003464:	2b00      	cmp	r3, #0
 8003466:	d1e8      	bne.n	800343a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003470:	697a      	ldr	r2, [r7, #20]
 8003472:	4b38      	ldr	r3, [pc, #224]	@ (8003554 <HAL_DMA_Init+0x158>)
 8003474:	4013      	ands	r3, r2
 8003476:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685a      	ldr	r2, [r3, #4]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003486:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	691b      	ldr	r3, [r3, #16]
 800348c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003492:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	699b      	ldr	r3, [r3, #24]
 8003498:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800349e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b0:	2b04      	cmp	r3, #4
 80034b2:	d107      	bne.n	80034c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034bc:	4313      	orrs	r3, r2
 80034be:	697a      	ldr	r2, [r7, #20]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	697a      	ldr	r2, [r7, #20]
 80034ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	f023 0307 	bic.w	r3, r3, #7
 80034da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e0:	697a      	ldr	r2, [r7, #20]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ea:	2b04      	cmp	r3, #4
 80034ec:	d117      	bne.n	800351e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f2:	697a      	ldr	r2, [r7, #20]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d00e      	beq.n	800351e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f000 fa7b 	bl	80039fc <DMA_CheckFifoParam>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d008      	beq.n	800351e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2240      	movs	r2, #64	@ 0x40
 8003510:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2201      	movs	r2, #1
 8003516:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800351a:	2301      	movs	r3, #1
 800351c:	e016      	b.n	800354c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	697a      	ldr	r2, [r7, #20]
 8003524:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f000 fa32 	bl	8003990 <DMA_CalcBaseAndBitshift>
 800352c:	4603      	mov	r3, r0
 800352e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003534:	223f      	movs	r2, #63	@ 0x3f
 8003536:	409a      	lsls	r2, r3
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800354a:	2300      	movs	r3, #0
}
 800354c:	4618      	mov	r0, r3
 800354e:	3718      	adds	r7, #24
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	f010803f 	.word	0xf010803f

08003558 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003564:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003566:	f7ff fa15 	bl	8002994 <HAL_GetTick>
 800356a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003572:	b2db      	uxtb	r3, r3
 8003574:	2b02      	cmp	r3, #2
 8003576:	d008      	beq.n	800358a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2280      	movs	r2, #128	@ 0x80
 800357c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2200      	movs	r2, #0
 8003582:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e052      	b.n	8003630 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f022 0216 	bic.w	r2, r2, #22
 8003598:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	695a      	ldr	r2, [r3, #20]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035a8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d103      	bne.n	80035ba <HAL_DMA_Abort+0x62>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d007      	beq.n	80035ca <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f022 0208 	bic.w	r2, r2, #8
 80035c8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f022 0201 	bic.w	r2, r2, #1
 80035d8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035da:	e013      	b.n	8003604 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035dc:	f7ff f9da 	bl	8002994 <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	2b05      	cmp	r3, #5
 80035e8:	d90c      	bls.n	8003604 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2220      	movs	r2, #32
 80035ee:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2203      	movs	r2, #3
 80035f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e015      	b.n	8003630 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b00      	cmp	r3, #0
 8003610:	d1e4      	bne.n	80035dc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003616:	223f      	movs	r2, #63	@ 0x3f
 8003618:	409a      	lsls	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800362e:	2300      	movs	r3, #0
}
 8003630:	4618      	mov	r0, r3
 8003632:	3710      	adds	r7, #16
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b02      	cmp	r3, #2
 800364a:	d004      	beq.n	8003656 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2280      	movs	r2, #128	@ 0x80
 8003650:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e00c      	b.n	8003670 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2205      	movs	r2, #5
 800365a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f022 0201 	bic.w	r2, r2, #1
 800366c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003684:	2300      	movs	r3, #0
 8003686:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003688:	4b8e      	ldr	r3, [pc, #568]	@ (80038c4 <HAL_DMA_IRQHandler+0x248>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a8e      	ldr	r2, [pc, #568]	@ (80038c8 <HAL_DMA_IRQHandler+0x24c>)
 800368e:	fba2 2303 	umull	r2, r3, r2, r3
 8003692:	0a9b      	lsrs	r3, r3, #10
 8003694:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a6:	2208      	movs	r2, #8
 80036a8:	409a      	lsls	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	4013      	ands	r3, r2
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d01a      	beq.n	80036e8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0304 	and.w	r3, r3, #4
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d013      	beq.n	80036e8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 0204 	bic.w	r2, r2, #4
 80036ce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036d4:	2208      	movs	r2, #8
 80036d6:	409a      	lsls	r2, r3
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036e0:	f043 0201 	orr.w	r2, r3, #1
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ec:	2201      	movs	r2, #1
 80036ee:	409a      	lsls	r2, r3
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	4013      	ands	r3, r2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d012      	beq.n	800371e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003702:	2b00      	cmp	r3, #0
 8003704:	d00b      	beq.n	800371e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800370a:	2201      	movs	r2, #1
 800370c:	409a      	lsls	r2, r3
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003716:	f043 0202 	orr.w	r2, r3, #2
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003722:	2204      	movs	r2, #4
 8003724:	409a      	lsls	r2, r3
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	4013      	ands	r3, r2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d012      	beq.n	8003754 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0302 	and.w	r3, r3, #2
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00b      	beq.n	8003754 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003740:	2204      	movs	r2, #4
 8003742:	409a      	lsls	r2, r3
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800374c:	f043 0204 	orr.w	r2, r3, #4
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003758:	2210      	movs	r2, #16
 800375a:	409a      	lsls	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	4013      	ands	r3, r2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d043      	beq.n	80037ec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0308 	and.w	r3, r3, #8
 800376e:	2b00      	cmp	r3, #0
 8003770:	d03c      	beq.n	80037ec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003776:	2210      	movs	r2, #16
 8003778:	409a      	lsls	r2, r3
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d018      	beq.n	80037be <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d108      	bne.n	80037ac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d024      	beq.n	80037ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a6:	6878      	ldr	r0, [r7, #4]
 80037a8:	4798      	blx	r3
 80037aa:	e01f      	b.n	80037ec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d01b      	beq.n	80037ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	4798      	blx	r3
 80037bc:	e016      	b.n	80037ec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d107      	bne.n	80037dc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f022 0208 	bic.w	r2, r2, #8
 80037da:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d003      	beq.n	80037ec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f0:	2220      	movs	r2, #32
 80037f2:	409a      	lsls	r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	4013      	ands	r3, r2
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f000 808f 	beq.w	800391c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0310 	and.w	r3, r3, #16
 8003808:	2b00      	cmp	r3, #0
 800380a:	f000 8087 	beq.w	800391c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003812:	2220      	movs	r2, #32
 8003814:	409a      	lsls	r2, r3
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b05      	cmp	r3, #5
 8003824:	d136      	bne.n	8003894 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f022 0216 	bic.w	r2, r2, #22
 8003834:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	695a      	ldr	r2, [r3, #20]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003844:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384a:	2b00      	cmp	r3, #0
 800384c:	d103      	bne.n	8003856 <HAL_DMA_IRQHandler+0x1da>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003852:	2b00      	cmp	r3, #0
 8003854:	d007      	beq.n	8003866 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f022 0208 	bic.w	r2, r2, #8
 8003864:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800386a:	223f      	movs	r2, #63	@ 0x3f
 800386c:	409a      	lsls	r2, r3
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2201      	movs	r2, #1
 8003876:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2200      	movs	r2, #0
 800387e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003886:	2b00      	cmp	r3, #0
 8003888:	d07e      	beq.n	8003988 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	4798      	blx	r3
        }
        return;
 8003892:	e079      	b.n	8003988 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d01d      	beq.n	80038de <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d10d      	bne.n	80038cc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d031      	beq.n	800391c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	4798      	blx	r3
 80038c0:	e02c      	b.n	800391c <HAL_DMA_IRQHandler+0x2a0>
 80038c2:	bf00      	nop
 80038c4:	20000000 	.word	0x20000000
 80038c8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d023      	beq.n	800391c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	4798      	blx	r3
 80038dc:	e01e      	b.n	800391c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10f      	bne.n	800390c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f022 0210 	bic.w	r2, r2, #16
 80038fa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003910:	2b00      	cmp	r3, #0
 8003912:	d003      	beq.n	800391c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003920:	2b00      	cmp	r3, #0
 8003922:	d032      	beq.n	800398a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003928:	f003 0301 	and.w	r3, r3, #1
 800392c:	2b00      	cmp	r3, #0
 800392e:	d022      	beq.n	8003976 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2205      	movs	r2, #5
 8003934:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 0201 	bic.w	r2, r2, #1
 8003946:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	3301      	adds	r3, #1
 800394c:	60bb      	str	r3, [r7, #8]
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	429a      	cmp	r2, r3
 8003952:	d307      	bcc.n	8003964 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d1f2      	bne.n	8003948 <HAL_DMA_IRQHandler+0x2cc>
 8003962:	e000      	b.n	8003966 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003964:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2201      	movs	r2, #1
 800396a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800397a:	2b00      	cmp	r3, #0
 800397c:	d005      	beq.n	800398a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	4798      	blx	r3
 8003986:	e000      	b.n	800398a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003988:	bf00      	nop
    }
  }
}
 800398a:	3718      	adds	r7, #24
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003990:	b480      	push	{r7}
 8003992:	b085      	sub	sp, #20
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	b2db      	uxtb	r3, r3
 800399e:	3b10      	subs	r3, #16
 80039a0:	4a14      	ldr	r2, [pc, #80]	@ (80039f4 <DMA_CalcBaseAndBitshift+0x64>)
 80039a2:	fba2 2303 	umull	r2, r3, r2, r3
 80039a6:	091b      	lsrs	r3, r3, #4
 80039a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80039aa:	4a13      	ldr	r2, [pc, #76]	@ (80039f8 <DMA_CalcBaseAndBitshift+0x68>)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	4413      	add	r3, r2
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	461a      	mov	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2b03      	cmp	r3, #3
 80039bc:	d909      	bls.n	80039d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80039c6:	f023 0303 	bic.w	r3, r3, #3
 80039ca:	1d1a      	adds	r2, r3, #4
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80039d0:	e007      	b.n	80039e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80039da:	f023 0303 	bic.w	r3, r3, #3
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3714      	adds	r7, #20
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	aaaaaaab 	.word	0xaaaaaaab
 80039f8:	0800fd18 	.word	0x0800fd18

080039fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b085      	sub	sp, #20
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a04:	2300      	movs	r3, #0
 8003a06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a0c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	699b      	ldr	r3, [r3, #24]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d11f      	bne.n	8003a56 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	2b03      	cmp	r3, #3
 8003a1a:	d856      	bhi.n	8003aca <DMA_CheckFifoParam+0xce>
 8003a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8003a24 <DMA_CheckFifoParam+0x28>)
 8003a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a22:	bf00      	nop
 8003a24:	08003a35 	.word	0x08003a35
 8003a28:	08003a47 	.word	0x08003a47
 8003a2c:	08003a35 	.word	0x08003a35
 8003a30:	08003acb 	.word	0x08003acb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d046      	beq.n	8003ace <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a44:	e043      	b.n	8003ace <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003a4e:	d140      	bne.n	8003ad2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a54:	e03d      	b.n	8003ad2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	699b      	ldr	r3, [r3, #24]
 8003a5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a5e:	d121      	bne.n	8003aa4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	2b03      	cmp	r3, #3
 8003a64:	d837      	bhi.n	8003ad6 <DMA_CheckFifoParam+0xda>
 8003a66:	a201      	add	r2, pc, #4	@ (adr r2, 8003a6c <DMA_CheckFifoParam+0x70>)
 8003a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a6c:	08003a7d 	.word	0x08003a7d
 8003a70:	08003a83 	.word	0x08003a83
 8003a74:	08003a7d 	.word	0x08003a7d
 8003a78:	08003a95 	.word	0x08003a95
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	73fb      	strb	r3, [r7, #15]
      break;
 8003a80:	e030      	b.n	8003ae4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a86:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d025      	beq.n	8003ada <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a92:	e022      	b.n	8003ada <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a98:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003a9c:	d11f      	bne.n	8003ade <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003aa2:	e01c      	b.n	8003ade <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d903      	bls.n	8003ab2 <DMA_CheckFifoParam+0xb6>
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2b03      	cmp	r3, #3
 8003aae:	d003      	beq.n	8003ab8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ab0:	e018      	b.n	8003ae4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	73fb      	strb	r3, [r7, #15]
      break;
 8003ab6:	e015      	b.n	8003ae4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003abc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00e      	beq.n	8003ae2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ac8:	e00b      	b.n	8003ae2 <DMA_CheckFifoParam+0xe6>
      break;
 8003aca:	bf00      	nop
 8003acc:	e00a      	b.n	8003ae4 <DMA_CheckFifoParam+0xe8>
      break;
 8003ace:	bf00      	nop
 8003ad0:	e008      	b.n	8003ae4 <DMA_CheckFifoParam+0xe8>
      break;
 8003ad2:	bf00      	nop
 8003ad4:	e006      	b.n	8003ae4 <DMA_CheckFifoParam+0xe8>
      break;
 8003ad6:	bf00      	nop
 8003ad8:	e004      	b.n	8003ae4 <DMA_CheckFifoParam+0xe8>
      break;
 8003ada:	bf00      	nop
 8003adc:	e002      	b.n	8003ae4 <DMA_CheckFifoParam+0xe8>
      break;   
 8003ade:	bf00      	nop
 8003ae0:	e000      	b.n	8003ae4 <DMA_CheckFifoParam+0xe8>
      break;
 8003ae2:	bf00      	nop
    }
  } 
  
  return status; 
 8003ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3714      	adds	r7, #20
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
 8003af2:	bf00      	nop

08003af4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b089      	sub	sp, #36	@ 0x24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003afe:	2300      	movs	r3, #0
 8003b00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b02:	2300      	movs	r3, #0
 8003b04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b06:	2300      	movs	r3, #0
 8003b08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	61fb      	str	r3, [r7, #28]
 8003b0e:	e159      	b.n	8003dc4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b10:	2201      	movs	r2, #1
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	fa02 f303 	lsl.w	r3, r2, r3
 8003b18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	697a      	ldr	r2, [r7, #20]
 8003b20:	4013      	ands	r3, r2
 8003b22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b24:	693a      	ldr	r2, [r7, #16]
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	f040 8148 	bne.w	8003dbe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f003 0303 	and.w	r3, r3, #3
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d005      	beq.n	8003b46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d130      	bne.n	8003ba8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b4c:	69fb      	ldr	r3, [r7, #28]
 8003b4e:	005b      	lsls	r3, r3, #1
 8003b50:	2203      	movs	r2, #3
 8003b52:	fa02 f303 	lsl.w	r3, r2, r3
 8003b56:	43db      	mvns	r3, r3
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	68da      	ldr	r2, [r3, #12]
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	005b      	lsls	r3, r3, #1
 8003b66:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6a:	69ba      	ldr	r2, [r7, #24]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	69ba      	ldr	r2, [r7, #24]
 8003b74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	fa02 f303 	lsl.w	r3, r2, r3
 8003b84:	43db      	mvns	r3, r3
 8003b86:	69ba      	ldr	r2, [r7, #24]
 8003b88:	4013      	ands	r3, r2
 8003b8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	091b      	lsrs	r3, r3, #4
 8003b92:	f003 0201 	and.w	r2, r3, #1
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9c:	69ba      	ldr	r2, [r7, #24]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	69ba      	ldr	r2, [r7, #24]
 8003ba6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f003 0303 	and.w	r3, r3, #3
 8003bb0:	2b03      	cmp	r3, #3
 8003bb2:	d017      	beq.n	8003be4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	2203      	movs	r2, #3
 8003bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc4:	43db      	mvns	r3, r3
 8003bc6:	69ba      	ldr	r2, [r7, #24]
 8003bc8:	4013      	ands	r3, r2
 8003bca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	689a      	ldr	r2, [r3, #8]
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	005b      	lsls	r3, r3, #1
 8003bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f003 0303 	and.w	r3, r3, #3
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d123      	bne.n	8003c38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	08da      	lsrs	r2, r3, #3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	3208      	adds	r2, #8
 8003bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	f003 0307 	and.w	r3, r3, #7
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	220f      	movs	r2, #15
 8003c08:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0c:	43db      	mvns	r3, r3
 8003c0e:	69ba      	ldr	r2, [r7, #24]
 8003c10:	4013      	ands	r3, r2
 8003c12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	691a      	ldr	r2, [r3, #16]
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	f003 0307 	and.w	r3, r3, #7
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	fa02 f303 	lsl.w	r3, r2, r3
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	08da      	lsrs	r2, r3, #3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	3208      	adds	r2, #8
 8003c32:	69b9      	ldr	r1, [r7, #24]
 8003c34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	005b      	lsls	r3, r3, #1
 8003c42:	2203      	movs	r2, #3
 8003c44:	fa02 f303 	lsl.w	r3, r2, r3
 8003c48:	43db      	mvns	r3, r3
 8003c4a:	69ba      	ldr	r2, [r7, #24]
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f003 0203 	and.w	r2, r3, #3
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	005b      	lsls	r3, r3, #1
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	69ba      	ldr	r2, [r7, #24]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	f000 80a2 	beq.w	8003dbe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	60fb      	str	r3, [r7, #12]
 8003c7e:	4b57      	ldr	r3, [pc, #348]	@ (8003ddc <HAL_GPIO_Init+0x2e8>)
 8003c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c82:	4a56      	ldr	r2, [pc, #344]	@ (8003ddc <HAL_GPIO_Init+0x2e8>)
 8003c84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c88:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c8a:	4b54      	ldr	r3, [pc, #336]	@ (8003ddc <HAL_GPIO_Init+0x2e8>)
 8003c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c92:	60fb      	str	r3, [r7, #12]
 8003c94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c96:	4a52      	ldr	r2, [pc, #328]	@ (8003de0 <HAL_GPIO_Init+0x2ec>)
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	089b      	lsrs	r3, r3, #2
 8003c9c:	3302      	adds	r3, #2
 8003c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ca4:	69fb      	ldr	r3, [r7, #28]
 8003ca6:	f003 0303 	and.w	r3, r3, #3
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	220f      	movs	r2, #15
 8003cae:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb2:	43db      	mvns	r3, r3
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a49      	ldr	r2, [pc, #292]	@ (8003de4 <HAL_GPIO_Init+0x2f0>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d019      	beq.n	8003cf6 <HAL_GPIO_Init+0x202>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a48      	ldr	r2, [pc, #288]	@ (8003de8 <HAL_GPIO_Init+0x2f4>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d013      	beq.n	8003cf2 <HAL_GPIO_Init+0x1fe>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a47      	ldr	r2, [pc, #284]	@ (8003dec <HAL_GPIO_Init+0x2f8>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d00d      	beq.n	8003cee <HAL_GPIO_Init+0x1fa>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a46      	ldr	r2, [pc, #280]	@ (8003df0 <HAL_GPIO_Init+0x2fc>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d007      	beq.n	8003cea <HAL_GPIO_Init+0x1f6>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a45      	ldr	r2, [pc, #276]	@ (8003df4 <HAL_GPIO_Init+0x300>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d101      	bne.n	8003ce6 <HAL_GPIO_Init+0x1f2>
 8003ce2:	2304      	movs	r3, #4
 8003ce4:	e008      	b.n	8003cf8 <HAL_GPIO_Init+0x204>
 8003ce6:	2307      	movs	r3, #7
 8003ce8:	e006      	b.n	8003cf8 <HAL_GPIO_Init+0x204>
 8003cea:	2303      	movs	r3, #3
 8003cec:	e004      	b.n	8003cf8 <HAL_GPIO_Init+0x204>
 8003cee:	2302      	movs	r3, #2
 8003cf0:	e002      	b.n	8003cf8 <HAL_GPIO_Init+0x204>
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e000      	b.n	8003cf8 <HAL_GPIO_Init+0x204>
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	69fa      	ldr	r2, [r7, #28]
 8003cfa:	f002 0203 	and.w	r2, r2, #3
 8003cfe:	0092      	lsls	r2, r2, #2
 8003d00:	4093      	lsls	r3, r2
 8003d02:	69ba      	ldr	r2, [r7, #24]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d08:	4935      	ldr	r1, [pc, #212]	@ (8003de0 <HAL_GPIO_Init+0x2ec>)
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	089b      	lsrs	r3, r3, #2
 8003d0e:	3302      	adds	r3, #2
 8003d10:	69ba      	ldr	r2, [r7, #24]
 8003d12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d16:	4b38      	ldr	r3, [pc, #224]	@ (8003df8 <HAL_GPIO_Init+0x304>)
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	43db      	mvns	r3, r3
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	4013      	ands	r3, r2
 8003d24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d003      	beq.n	8003d3a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003d32:	69ba      	ldr	r2, [r7, #24]
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d3a:	4a2f      	ldr	r2, [pc, #188]	@ (8003df8 <HAL_GPIO_Init+0x304>)
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d40:	4b2d      	ldr	r3, [pc, #180]	@ (8003df8 <HAL_GPIO_Init+0x304>)
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	43db      	mvns	r3, r3
 8003d4a:	69ba      	ldr	r2, [r7, #24]
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d003      	beq.n	8003d64 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003d5c:	69ba      	ldr	r2, [r7, #24]
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d64:	4a24      	ldr	r2, [pc, #144]	@ (8003df8 <HAL_GPIO_Init+0x304>)
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d6a:	4b23      	ldr	r3, [pc, #140]	@ (8003df8 <HAL_GPIO_Init+0x304>)
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	43db      	mvns	r3, r3
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	4013      	ands	r3, r2
 8003d78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d003      	beq.n	8003d8e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003d86:	69ba      	ldr	r2, [r7, #24]
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d8e:	4a1a      	ldr	r2, [pc, #104]	@ (8003df8 <HAL_GPIO_Init+0x304>)
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d94:	4b18      	ldr	r3, [pc, #96]	@ (8003df8 <HAL_GPIO_Init+0x304>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	43db      	mvns	r3, r3
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	4013      	ands	r3, r2
 8003da2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d003      	beq.n	8003db8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003db8:	4a0f      	ldr	r2, [pc, #60]	@ (8003df8 <HAL_GPIO_Init+0x304>)
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	61fb      	str	r3, [r7, #28]
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	2b0f      	cmp	r3, #15
 8003dc8:	f67f aea2 	bls.w	8003b10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003dcc:	bf00      	nop
 8003dce:	bf00      	nop
 8003dd0:	3724      	adds	r7, #36	@ 0x24
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	40023800 	.word	0x40023800
 8003de0:	40013800 	.word	0x40013800
 8003de4:	40020000 	.word	0x40020000
 8003de8:	40020400 	.word	0x40020400
 8003dec:	40020800 	.word	0x40020800
 8003df0:	40020c00 	.word	0x40020c00
 8003df4:	40021000 	.word	0x40021000
 8003df8:	40013c00 	.word	0x40013c00

08003dfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b085      	sub	sp, #20
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	460b      	mov	r3, r1
 8003e06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	691a      	ldr	r2, [r3, #16]
 8003e0c:	887b      	ldrh	r3, [r7, #2]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d002      	beq.n	8003e1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003e14:	2301      	movs	r3, #1
 8003e16:	73fb      	strb	r3, [r7, #15]
 8003e18:	e001      	b.n	8003e1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3714      	adds	r7, #20
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr

08003e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	460b      	mov	r3, r1
 8003e36:	807b      	strh	r3, [r7, #2]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e3c:	787b      	ldrb	r3, [r7, #1]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d003      	beq.n	8003e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e42:	887a      	ldrh	r2, [r7, #2]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e48:	e003      	b.n	8003e52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e4a:	887b      	ldrh	r3, [r7, #2]
 8003e4c:	041a      	lsls	r2, r3, #16
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	619a      	str	r2, [r3, #24]
}
 8003e52:	bf00      	nop
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003e5e:	b580      	push	{r7, lr}
 8003e60:	b086      	sub	sp, #24
 8003e62:	af02      	add	r7, sp, #8
 8003e64:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d101      	bne.n	8003e70 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e059      	b.n	8003f24 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d106      	bne.n	8003e90 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f008 fda2 	bl	800c9d4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2203      	movs	r2, #3
 8003e94:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e9e:	d102      	bne.n	8003ea6 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f005 fc4d 	bl	800974a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6818      	ldr	r0, [r3, #0]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	7c1a      	ldrb	r2, [r3, #16]
 8003eb8:	f88d 2000 	strb.w	r2, [sp]
 8003ebc:	3304      	adds	r3, #4
 8003ebe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ec0:	f005 fbce 	bl	8009660 <USB_CoreInit>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d005      	beq.n	8003ed6 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2202      	movs	r2, #2
 8003ece:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e026      	b.n	8003f24 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2101      	movs	r1, #1
 8003edc:	4618      	mov	r0, r3
 8003ede:	f005 fc45 	bl	800976c <USB_SetCurrentMode>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d005      	beq.n	8003ef4 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2202      	movs	r2, #2
 8003eec:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e017      	b.n	8003f24 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6818      	ldr	r0, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	7c1a      	ldrb	r2, [r3, #16]
 8003efc:	f88d 2000 	strb.w	r2, [sp]
 8003f00:	3304      	adds	r3, #4
 8003f02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f04:	f005 fdee 	bl	8009ae4 <USB_HostInit>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d005      	beq.n	8003f1a <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2202      	movs	r2, #2
 8003f12:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e004      	b.n	8003f24 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8003f22:	2300      	movs	r3, #0
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3710      	adds	r7, #16
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8003f2c:	b590      	push	{r4, r7, lr}
 8003f2e:	b08b      	sub	sp, #44	@ 0x2c
 8003f30:	af04      	add	r7, sp, #16
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	4608      	mov	r0, r1
 8003f36:	4611      	mov	r1, r2
 8003f38:	461a      	mov	r2, r3
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	70fb      	strb	r3, [r7, #3]
 8003f3e:	460b      	mov	r3, r1
 8003f40:	70bb      	strb	r3, [r7, #2]
 8003f42:	4613      	mov	r3, r2
 8003f44:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8003f46:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003f48:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d101      	bne.n	8003f58 <HAL_HCD_HC_Init+0x2c>
 8003f54:	2302      	movs	r3, #2
 8003f56:	e09d      	b.n	8004094 <HAL_HCD_HC_Init+0x168>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8003f60:	78fa      	ldrb	r2, [r7, #3]
 8003f62:	6879      	ldr	r1, [r7, #4]
 8003f64:	4613      	mov	r3, r2
 8003f66:	011b      	lsls	r3, r3, #4
 8003f68:	1a9b      	subs	r3, r3, r2
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	440b      	add	r3, r1
 8003f6e:	3319      	adds	r3, #25
 8003f70:	2200      	movs	r2, #0
 8003f72:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003f74:	78fa      	ldrb	r2, [r7, #3]
 8003f76:	6879      	ldr	r1, [r7, #4]
 8003f78:	4613      	mov	r3, r2
 8003f7a:	011b      	lsls	r3, r3, #4
 8003f7c:	1a9b      	subs	r3, r3, r2
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	440b      	add	r3, r1
 8003f82:	3314      	adds	r3, #20
 8003f84:	787a      	ldrb	r2, [r7, #1]
 8003f86:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003f88:	78fa      	ldrb	r2, [r7, #3]
 8003f8a:	6879      	ldr	r1, [r7, #4]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	011b      	lsls	r3, r3, #4
 8003f90:	1a9b      	subs	r3, r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	440b      	add	r3, r1
 8003f96:	3315      	adds	r3, #21
 8003f98:	78fa      	ldrb	r2, [r7, #3]
 8003f9a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003f9c:	78fa      	ldrb	r2, [r7, #3]
 8003f9e:	6879      	ldr	r1, [r7, #4]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	011b      	lsls	r3, r3, #4
 8003fa4:	1a9b      	subs	r3, r3, r2
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	440b      	add	r3, r1
 8003faa:	3326      	adds	r3, #38	@ 0x26
 8003fac:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003fb0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003fb2:	78fa      	ldrb	r2, [r7, #3]
 8003fb4:	78bb      	ldrb	r3, [r7, #2]
 8003fb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fba:	b2d8      	uxtb	r0, r3
 8003fbc:	6879      	ldr	r1, [r7, #4]
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	011b      	lsls	r3, r3, #4
 8003fc2:	1a9b      	subs	r3, r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	440b      	add	r3, r1
 8003fc8:	3316      	adds	r3, #22
 8003fca:	4602      	mov	r2, r0
 8003fcc:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003fce:	78fb      	ldrb	r3, [r7, #3]
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 fba4 	bl	8004720 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003fd8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	da0a      	bge.n	8003ff6 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003fe0:	78fa      	ldrb	r2, [r7, #3]
 8003fe2:	6879      	ldr	r1, [r7, #4]
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	011b      	lsls	r3, r3, #4
 8003fe8:	1a9b      	subs	r3, r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	440b      	add	r3, r1
 8003fee:	3317      	adds	r3, #23
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	701a      	strb	r2, [r3, #0]
 8003ff4:	e009      	b.n	800400a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003ff6:	78fa      	ldrb	r2, [r7, #3]
 8003ff8:	6879      	ldr	r1, [r7, #4]
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	011b      	lsls	r3, r3, #4
 8003ffe:	1a9b      	subs	r3, r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	440b      	add	r3, r1
 8004004:	3317      	adds	r3, #23
 8004006:	2200      	movs	r2, #0
 8004008:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4618      	mov	r0, r3
 8004010:	f005 feb6 	bl	8009d80 <USB_GetHostSpeed>
 8004014:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8004016:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800401a:	2b01      	cmp	r3, #1
 800401c:	d10b      	bne.n	8004036 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800401e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004022:	2b01      	cmp	r3, #1
 8004024:	d107      	bne.n	8004036 <HAL_HCD_HC_Init+0x10a>
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d104      	bne.n	8004036 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	2bbc      	cmp	r3, #188	@ 0xbc
 8004030:	d901      	bls.n	8004036 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8004032:	23bc      	movs	r3, #188	@ 0xbc
 8004034:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8004036:	78fa      	ldrb	r2, [r7, #3]
 8004038:	6879      	ldr	r1, [r7, #4]
 800403a:	4613      	mov	r3, r2
 800403c:	011b      	lsls	r3, r3, #4
 800403e:	1a9b      	subs	r3, r3, r2
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	440b      	add	r3, r1
 8004044:	3318      	adds	r3, #24
 8004046:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800404a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 800404c:	78fa      	ldrb	r2, [r7, #3]
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	b298      	uxth	r0, r3
 8004052:	6879      	ldr	r1, [r7, #4]
 8004054:	4613      	mov	r3, r2
 8004056:	011b      	lsls	r3, r3, #4
 8004058:	1a9b      	subs	r3, r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	440b      	add	r3, r1
 800405e:	3328      	adds	r3, #40	@ 0x28
 8004060:	4602      	mov	r2, r0
 8004062:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6818      	ldr	r0, [r3, #0]
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	b29b      	uxth	r3, r3
 800406c:	787c      	ldrb	r4, [r7, #1]
 800406e:	78ba      	ldrb	r2, [r7, #2]
 8004070:	78f9      	ldrb	r1, [r7, #3]
 8004072:	9302      	str	r3, [sp, #8]
 8004074:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004078:	9301      	str	r3, [sp, #4]
 800407a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	4623      	mov	r3, r4
 8004082:	f005 fea5 	bl	8009dd0 <USB_HC_Init>
 8004086:	4603      	mov	r3, r0
 8004088:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8004092:	7bfb      	ldrb	r3, [r7, #15]
}
 8004094:	4618      	mov	r0, r3
 8004096:	371c      	adds	r7, #28
 8004098:	46bd      	mov	sp, r7
 800409a:	bd90      	pop	{r4, r7, pc}

0800409c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b082      	sub	sp, #8
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	4608      	mov	r0, r1
 80040a6:	4611      	mov	r1, r2
 80040a8:	461a      	mov	r2, r3
 80040aa:	4603      	mov	r3, r0
 80040ac:	70fb      	strb	r3, [r7, #3]
 80040ae:	460b      	mov	r3, r1
 80040b0:	70bb      	strb	r3, [r7, #2]
 80040b2:	4613      	mov	r3, r2
 80040b4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80040b6:	78fa      	ldrb	r2, [r7, #3]
 80040b8:	6879      	ldr	r1, [r7, #4]
 80040ba:	4613      	mov	r3, r2
 80040bc:	011b      	lsls	r3, r3, #4
 80040be:	1a9b      	subs	r3, r3, r2
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	440b      	add	r3, r1
 80040c4:	3317      	adds	r3, #23
 80040c6:	78ba      	ldrb	r2, [r7, #2]
 80040c8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80040ca:	78fa      	ldrb	r2, [r7, #3]
 80040cc:	6879      	ldr	r1, [r7, #4]
 80040ce:	4613      	mov	r3, r2
 80040d0:	011b      	lsls	r3, r3, #4
 80040d2:	1a9b      	subs	r3, r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	440b      	add	r3, r1
 80040d8:	3326      	adds	r3, #38	@ 0x26
 80040da:	787a      	ldrb	r2, [r7, #1]
 80040dc:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80040de:	7c3b      	ldrb	r3, [r7, #16]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d114      	bne.n	800410e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80040e4:	78fa      	ldrb	r2, [r7, #3]
 80040e6:	6879      	ldr	r1, [r7, #4]
 80040e8:	4613      	mov	r3, r2
 80040ea:	011b      	lsls	r3, r3, #4
 80040ec:	1a9b      	subs	r3, r3, r2
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	440b      	add	r3, r1
 80040f2:	332a      	adds	r3, #42	@ 0x2a
 80040f4:	2203      	movs	r2, #3
 80040f6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80040f8:	78fa      	ldrb	r2, [r7, #3]
 80040fa:	6879      	ldr	r1, [r7, #4]
 80040fc:	4613      	mov	r3, r2
 80040fe:	011b      	lsls	r3, r3, #4
 8004100:	1a9b      	subs	r3, r3, r2
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	440b      	add	r3, r1
 8004106:	3319      	adds	r3, #25
 8004108:	7f3a      	ldrb	r2, [r7, #28]
 800410a:	701a      	strb	r2, [r3, #0]
 800410c:	e009      	b.n	8004122 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800410e:	78fa      	ldrb	r2, [r7, #3]
 8004110:	6879      	ldr	r1, [r7, #4]
 8004112:	4613      	mov	r3, r2
 8004114:	011b      	lsls	r3, r3, #4
 8004116:	1a9b      	subs	r3, r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	440b      	add	r3, r1
 800411c:	332a      	adds	r3, #42	@ 0x2a
 800411e:	2202      	movs	r2, #2
 8004120:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8004122:	787b      	ldrb	r3, [r7, #1]
 8004124:	2b03      	cmp	r3, #3
 8004126:	f200 8102 	bhi.w	800432e <HAL_HCD_HC_SubmitRequest+0x292>
 800412a:	a201      	add	r2, pc, #4	@ (adr r2, 8004130 <HAL_HCD_HC_SubmitRequest+0x94>)
 800412c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004130:	08004141 	.word	0x08004141
 8004134:	08004319 	.word	0x08004319
 8004138:	08004205 	.word	0x08004205
 800413c:	0800428f 	.word	0x0800428f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8004140:	7c3b      	ldrb	r3, [r7, #16]
 8004142:	2b01      	cmp	r3, #1
 8004144:	f040 80f5 	bne.w	8004332 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8004148:	78bb      	ldrb	r3, [r7, #2]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d12d      	bne.n	80041aa <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800414e:	8b3b      	ldrh	r3, [r7, #24]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d109      	bne.n	8004168 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8004154:	78fa      	ldrb	r2, [r7, #3]
 8004156:	6879      	ldr	r1, [r7, #4]
 8004158:	4613      	mov	r3, r2
 800415a:	011b      	lsls	r3, r3, #4
 800415c:	1a9b      	subs	r3, r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	440b      	add	r3, r1
 8004162:	333d      	adds	r3, #61	@ 0x3d
 8004164:	2201      	movs	r2, #1
 8004166:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8004168:	78fa      	ldrb	r2, [r7, #3]
 800416a:	6879      	ldr	r1, [r7, #4]
 800416c:	4613      	mov	r3, r2
 800416e:	011b      	lsls	r3, r3, #4
 8004170:	1a9b      	subs	r3, r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	440b      	add	r3, r1
 8004176:	333d      	adds	r3, #61	@ 0x3d
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d10a      	bne.n	8004194 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800417e:	78fa      	ldrb	r2, [r7, #3]
 8004180:	6879      	ldr	r1, [r7, #4]
 8004182:	4613      	mov	r3, r2
 8004184:	011b      	lsls	r3, r3, #4
 8004186:	1a9b      	subs	r3, r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	440b      	add	r3, r1
 800418c:	332a      	adds	r3, #42	@ 0x2a
 800418e:	2200      	movs	r2, #0
 8004190:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8004192:	e0ce      	b.n	8004332 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004194:	78fa      	ldrb	r2, [r7, #3]
 8004196:	6879      	ldr	r1, [r7, #4]
 8004198:	4613      	mov	r3, r2
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	1a9b      	subs	r3, r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	440b      	add	r3, r1
 80041a2:	332a      	adds	r3, #42	@ 0x2a
 80041a4:	2202      	movs	r2, #2
 80041a6:	701a      	strb	r2, [r3, #0]
      break;
 80041a8:	e0c3      	b.n	8004332 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80041aa:	78fa      	ldrb	r2, [r7, #3]
 80041ac:	6879      	ldr	r1, [r7, #4]
 80041ae:	4613      	mov	r3, r2
 80041b0:	011b      	lsls	r3, r3, #4
 80041b2:	1a9b      	subs	r3, r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	440b      	add	r3, r1
 80041b8:	331a      	adds	r3, #26
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	2b01      	cmp	r3, #1
 80041be:	f040 80b8 	bne.w	8004332 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80041c2:	78fa      	ldrb	r2, [r7, #3]
 80041c4:	6879      	ldr	r1, [r7, #4]
 80041c6:	4613      	mov	r3, r2
 80041c8:	011b      	lsls	r3, r3, #4
 80041ca:	1a9b      	subs	r3, r3, r2
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	440b      	add	r3, r1
 80041d0:	333c      	adds	r3, #60	@ 0x3c
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d10a      	bne.n	80041ee <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80041d8:	78fa      	ldrb	r2, [r7, #3]
 80041da:	6879      	ldr	r1, [r7, #4]
 80041dc:	4613      	mov	r3, r2
 80041de:	011b      	lsls	r3, r3, #4
 80041e0:	1a9b      	subs	r3, r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	440b      	add	r3, r1
 80041e6:	332a      	adds	r3, #42	@ 0x2a
 80041e8:	2200      	movs	r2, #0
 80041ea:	701a      	strb	r2, [r3, #0]
      break;
 80041ec:	e0a1      	b.n	8004332 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80041ee:	78fa      	ldrb	r2, [r7, #3]
 80041f0:	6879      	ldr	r1, [r7, #4]
 80041f2:	4613      	mov	r3, r2
 80041f4:	011b      	lsls	r3, r3, #4
 80041f6:	1a9b      	subs	r3, r3, r2
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	440b      	add	r3, r1
 80041fc:	332a      	adds	r3, #42	@ 0x2a
 80041fe:	2202      	movs	r2, #2
 8004200:	701a      	strb	r2, [r3, #0]
      break;
 8004202:	e096      	b.n	8004332 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004204:	78bb      	ldrb	r3, [r7, #2]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d120      	bne.n	800424c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800420a:	78fa      	ldrb	r2, [r7, #3]
 800420c:	6879      	ldr	r1, [r7, #4]
 800420e:	4613      	mov	r3, r2
 8004210:	011b      	lsls	r3, r3, #4
 8004212:	1a9b      	subs	r3, r3, r2
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	440b      	add	r3, r1
 8004218:	333d      	adds	r3, #61	@ 0x3d
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d10a      	bne.n	8004236 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004220:	78fa      	ldrb	r2, [r7, #3]
 8004222:	6879      	ldr	r1, [r7, #4]
 8004224:	4613      	mov	r3, r2
 8004226:	011b      	lsls	r3, r3, #4
 8004228:	1a9b      	subs	r3, r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	440b      	add	r3, r1
 800422e:	332a      	adds	r3, #42	@ 0x2a
 8004230:	2200      	movs	r2, #0
 8004232:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004234:	e07e      	b.n	8004334 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004236:	78fa      	ldrb	r2, [r7, #3]
 8004238:	6879      	ldr	r1, [r7, #4]
 800423a:	4613      	mov	r3, r2
 800423c:	011b      	lsls	r3, r3, #4
 800423e:	1a9b      	subs	r3, r3, r2
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	440b      	add	r3, r1
 8004244:	332a      	adds	r3, #42	@ 0x2a
 8004246:	2202      	movs	r2, #2
 8004248:	701a      	strb	r2, [r3, #0]
      break;
 800424a:	e073      	b.n	8004334 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800424c:	78fa      	ldrb	r2, [r7, #3]
 800424e:	6879      	ldr	r1, [r7, #4]
 8004250:	4613      	mov	r3, r2
 8004252:	011b      	lsls	r3, r3, #4
 8004254:	1a9b      	subs	r3, r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	440b      	add	r3, r1
 800425a:	333c      	adds	r3, #60	@ 0x3c
 800425c:	781b      	ldrb	r3, [r3, #0]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10a      	bne.n	8004278 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004262:	78fa      	ldrb	r2, [r7, #3]
 8004264:	6879      	ldr	r1, [r7, #4]
 8004266:	4613      	mov	r3, r2
 8004268:	011b      	lsls	r3, r3, #4
 800426a:	1a9b      	subs	r3, r3, r2
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	440b      	add	r3, r1
 8004270:	332a      	adds	r3, #42	@ 0x2a
 8004272:	2200      	movs	r2, #0
 8004274:	701a      	strb	r2, [r3, #0]
      break;
 8004276:	e05d      	b.n	8004334 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004278:	78fa      	ldrb	r2, [r7, #3]
 800427a:	6879      	ldr	r1, [r7, #4]
 800427c:	4613      	mov	r3, r2
 800427e:	011b      	lsls	r3, r3, #4
 8004280:	1a9b      	subs	r3, r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	440b      	add	r3, r1
 8004286:	332a      	adds	r3, #42	@ 0x2a
 8004288:	2202      	movs	r2, #2
 800428a:	701a      	strb	r2, [r3, #0]
      break;
 800428c:	e052      	b.n	8004334 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800428e:	78bb      	ldrb	r3, [r7, #2]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d120      	bne.n	80042d6 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004294:	78fa      	ldrb	r2, [r7, #3]
 8004296:	6879      	ldr	r1, [r7, #4]
 8004298:	4613      	mov	r3, r2
 800429a:	011b      	lsls	r3, r3, #4
 800429c:	1a9b      	subs	r3, r3, r2
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	440b      	add	r3, r1
 80042a2:	333d      	adds	r3, #61	@ 0x3d
 80042a4:	781b      	ldrb	r3, [r3, #0]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d10a      	bne.n	80042c0 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80042aa:	78fa      	ldrb	r2, [r7, #3]
 80042ac:	6879      	ldr	r1, [r7, #4]
 80042ae:	4613      	mov	r3, r2
 80042b0:	011b      	lsls	r3, r3, #4
 80042b2:	1a9b      	subs	r3, r3, r2
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	440b      	add	r3, r1
 80042b8:	332a      	adds	r3, #42	@ 0x2a
 80042ba:	2200      	movs	r2, #0
 80042bc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80042be:	e039      	b.n	8004334 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80042c0:	78fa      	ldrb	r2, [r7, #3]
 80042c2:	6879      	ldr	r1, [r7, #4]
 80042c4:	4613      	mov	r3, r2
 80042c6:	011b      	lsls	r3, r3, #4
 80042c8:	1a9b      	subs	r3, r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	440b      	add	r3, r1
 80042ce:	332a      	adds	r3, #42	@ 0x2a
 80042d0:	2202      	movs	r2, #2
 80042d2:	701a      	strb	r2, [r3, #0]
      break;
 80042d4:	e02e      	b.n	8004334 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80042d6:	78fa      	ldrb	r2, [r7, #3]
 80042d8:	6879      	ldr	r1, [r7, #4]
 80042da:	4613      	mov	r3, r2
 80042dc:	011b      	lsls	r3, r3, #4
 80042de:	1a9b      	subs	r3, r3, r2
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	440b      	add	r3, r1
 80042e4:	333c      	adds	r3, #60	@ 0x3c
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d10a      	bne.n	8004302 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80042ec:	78fa      	ldrb	r2, [r7, #3]
 80042ee:	6879      	ldr	r1, [r7, #4]
 80042f0:	4613      	mov	r3, r2
 80042f2:	011b      	lsls	r3, r3, #4
 80042f4:	1a9b      	subs	r3, r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	440b      	add	r3, r1
 80042fa:	332a      	adds	r3, #42	@ 0x2a
 80042fc:	2200      	movs	r2, #0
 80042fe:	701a      	strb	r2, [r3, #0]
      break;
 8004300:	e018      	b.n	8004334 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004302:	78fa      	ldrb	r2, [r7, #3]
 8004304:	6879      	ldr	r1, [r7, #4]
 8004306:	4613      	mov	r3, r2
 8004308:	011b      	lsls	r3, r3, #4
 800430a:	1a9b      	subs	r3, r3, r2
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	440b      	add	r3, r1
 8004310:	332a      	adds	r3, #42	@ 0x2a
 8004312:	2202      	movs	r2, #2
 8004314:	701a      	strb	r2, [r3, #0]
      break;
 8004316:	e00d      	b.n	8004334 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004318:	78fa      	ldrb	r2, [r7, #3]
 800431a:	6879      	ldr	r1, [r7, #4]
 800431c:	4613      	mov	r3, r2
 800431e:	011b      	lsls	r3, r3, #4
 8004320:	1a9b      	subs	r3, r3, r2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	440b      	add	r3, r1
 8004326:	332a      	adds	r3, #42	@ 0x2a
 8004328:	2200      	movs	r2, #0
 800432a:	701a      	strb	r2, [r3, #0]
      break;
 800432c:	e002      	b.n	8004334 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800432e:	bf00      	nop
 8004330:	e000      	b.n	8004334 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8004332:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8004334:	78fa      	ldrb	r2, [r7, #3]
 8004336:	6879      	ldr	r1, [r7, #4]
 8004338:	4613      	mov	r3, r2
 800433a:	011b      	lsls	r3, r3, #4
 800433c:	1a9b      	subs	r3, r3, r2
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	440b      	add	r3, r1
 8004342:	332c      	adds	r3, #44	@ 0x2c
 8004344:	697a      	ldr	r2, [r7, #20]
 8004346:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004348:	78fa      	ldrb	r2, [r7, #3]
 800434a:	8b39      	ldrh	r1, [r7, #24]
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	4613      	mov	r3, r2
 8004350:	011b      	lsls	r3, r3, #4
 8004352:	1a9b      	subs	r3, r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	4403      	add	r3, r0
 8004358:	3334      	adds	r3, #52	@ 0x34
 800435a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800435c:	78fa      	ldrb	r2, [r7, #3]
 800435e:	6879      	ldr	r1, [r7, #4]
 8004360:	4613      	mov	r3, r2
 8004362:	011b      	lsls	r3, r3, #4
 8004364:	1a9b      	subs	r3, r3, r2
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	440b      	add	r3, r1
 800436a:	334c      	adds	r3, #76	@ 0x4c
 800436c:	2200      	movs	r2, #0
 800436e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8004370:	78fa      	ldrb	r2, [r7, #3]
 8004372:	6879      	ldr	r1, [r7, #4]
 8004374:	4613      	mov	r3, r2
 8004376:	011b      	lsls	r3, r3, #4
 8004378:	1a9b      	subs	r3, r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	440b      	add	r3, r1
 800437e:	3338      	adds	r3, #56	@ 0x38
 8004380:	2200      	movs	r2, #0
 8004382:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004384:	78fa      	ldrb	r2, [r7, #3]
 8004386:	6879      	ldr	r1, [r7, #4]
 8004388:	4613      	mov	r3, r2
 800438a:	011b      	lsls	r3, r3, #4
 800438c:	1a9b      	subs	r3, r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	440b      	add	r3, r1
 8004392:	3315      	adds	r3, #21
 8004394:	78fa      	ldrb	r2, [r7, #3]
 8004396:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004398:	78fa      	ldrb	r2, [r7, #3]
 800439a:	6879      	ldr	r1, [r7, #4]
 800439c:	4613      	mov	r3, r2
 800439e:	011b      	lsls	r3, r3, #4
 80043a0:	1a9b      	subs	r3, r3, r2
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	440b      	add	r3, r1
 80043a6:	334d      	adds	r3, #77	@ 0x4d
 80043a8:	2200      	movs	r2, #0
 80043aa:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6818      	ldr	r0, [r3, #0]
 80043b0:	78fa      	ldrb	r2, [r7, #3]
 80043b2:	4613      	mov	r3, r2
 80043b4:	011b      	lsls	r3, r3, #4
 80043b6:	1a9b      	subs	r3, r3, r2
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	3310      	adds	r3, #16
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	4413      	add	r3, r2
 80043c0:	1d19      	adds	r1, r3, #4
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	799b      	ldrb	r3, [r3, #6]
 80043c6:	461a      	mov	r2, r3
 80043c8:	f005 fe18 	bl	8009ffc <USB_HC_StartXfer>
 80043cc:	4603      	mov	r3, r0
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3708      	adds	r7, #8
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop

080043d8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b086      	sub	sp, #24
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4618      	mov	r0, r3
 80043f0:	f005 fb32 	bl	8009a58 <USB_GetMode>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	f040 80fb 	bne.w	80045f2 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4618      	mov	r0, r3
 8004402:	f005 faf5 	bl	80099f0 <USB_ReadInterrupts>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	f000 80f1 	beq.w	80045f0 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4618      	mov	r0, r3
 8004414:	f005 faec 	bl	80099f0 <USB_ReadInterrupts>
 8004418:	4603      	mov	r3, r0
 800441a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800441e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004422:	d104      	bne.n	800442e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800442c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4618      	mov	r0, r3
 8004434:	f005 fadc 	bl	80099f0 <USB_ReadInterrupts>
 8004438:	4603      	mov	r3, r0
 800443a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800443e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004442:	d104      	bne.n	800444e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800444c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4618      	mov	r0, r3
 8004454:	f005 facc 	bl	80099f0 <USB_ReadInterrupts>
 8004458:	4603      	mov	r3, r0
 800445a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800445e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004462:	d104      	bne.n	800446e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800446c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4618      	mov	r0, r3
 8004474:	f005 fabc 	bl	80099f0 <USB_ReadInterrupts>
 8004478:	4603      	mov	r3, r0
 800447a:	f003 0302 	and.w	r3, r3, #2
 800447e:	2b02      	cmp	r3, #2
 8004480:	d103      	bne.n	800448a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	2202      	movs	r2, #2
 8004488:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4618      	mov	r0, r3
 8004490:	f005 faae 	bl	80099f0 <USB_ReadInterrupts>
 8004494:	4603      	mov	r3, r0
 8004496:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800449a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800449e:	d120      	bne.n	80044e2 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80044a8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0301 	and.w	r3, r3, #1
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d113      	bne.n	80044e2 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80044ba:	2110      	movs	r1, #16
 80044bc:	6938      	ldr	r0, [r7, #16]
 80044be:	f005 f9a1 	bl	8009804 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80044c2:	6938      	ldr	r0, [r7, #16]
 80044c4:	f005 f9d0 	bl	8009868 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	7a5b      	ldrb	r3, [r3, #9]
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d105      	bne.n	80044dc <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	2101      	movs	r1, #1
 80044d6:	4618      	mov	r0, r3
 80044d8:	f005 fbb2 	bl	8009c40 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f008 fae9 	bl	800cab4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4618      	mov	r0, r3
 80044e8:	f005 fa82 	bl	80099f0 <USB_ReadInterrupts>
 80044ec:	4603      	mov	r3, r0
 80044ee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80044f6:	d102      	bne.n	80044fe <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f001 fd4d 	bl	8005f98 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4618      	mov	r0, r3
 8004504:	f005 fa74 	bl	80099f0 <USB_ReadInterrupts>
 8004508:	4603      	mov	r3, r0
 800450a:	f003 0308 	and.w	r3, r3, #8
 800450e:	2b08      	cmp	r3, #8
 8004510:	d106      	bne.n	8004520 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f008 fab2 	bl	800ca7c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2208      	movs	r2, #8
 800451e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4618      	mov	r0, r3
 8004526:	f005 fa63 	bl	80099f0 <USB_ReadInterrupts>
 800452a:	4603      	mov	r3, r0
 800452c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004530:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004534:	d139      	bne.n	80045aa <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4618      	mov	r0, r3
 800453c:	f005 ffa2 	bl	800a484 <USB_HC_ReadInterrupt>
 8004540:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004542:	2300      	movs	r3, #0
 8004544:	617b      	str	r3, [r7, #20]
 8004546:	e025      	b.n	8004594 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	f003 030f 	and.w	r3, r3, #15
 800454e:	68ba      	ldr	r2, [r7, #8]
 8004550:	fa22 f303 	lsr.w	r3, r2, r3
 8004554:	f003 0301 	and.w	r3, r3, #1
 8004558:	2b00      	cmp	r3, #0
 800455a:	d018      	beq.n	800458e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	015a      	lsls	r2, r3, #5
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	4413      	add	r3, r2
 8004564:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800456e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004572:	d106      	bne.n	8004582 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	b2db      	uxtb	r3, r3
 8004578:	4619      	mov	r1, r3
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 f905 	bl	800478a <HCD_HC_IN_IRQHandler>
 8004580:	e005      	b.n	800458e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	b2db      	uxtb	r3, r3
 8004586:	4619      	mov	r1, r3
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f000 ff67 	bl	800545c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	3301      	adds	r3, #1
 8004592:	617b      	str	r3, [r7, #20]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	795b      	ldrb	r3, [r3, #5]
 8004598:	461a      	mov	r2, r3
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	4293      	cmp	r3, r2
 800459e:	d3d3      	bcc.n	8004548 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80045a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4618      	mov	r0, r3
 80045b0:	f005 fa1e 	bl	80099f0 <USB_ReadInterrupts>
 80045b4:	4603      	mov	r3, r0
 80045b6:	f003 0310 	and.w	r3, r3, #16
 80045ba:	2b10      	cmp	r3, #16
 80045bc:	d101      	bne.n	80045c2 <HAL_HCD_IRQHandler+0x1ea>
 80045be:	2301      	movs	r3, #1
 80045c0:	e000      	b.n	80045c4 <HAL_HCD_IRQHandler+0x1ec>
 80045c2:	2300      	movs	r3, #0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d014      	beq.n	80045f2 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	699a      	ldr	r2, [r3, #24]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f022 0210 	bic.w	r2, r2, #16
 80045d6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f001 fbfe 	bl	8005dda <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	699a      	ldr	r2, [r3, #24]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f042 0210 	orr.w	r2, r2, #16
 80045ec:	619a      	str	r2, [r3, #24]
 80045ee:	e000      	b.n	80045f2 <HAL_HCD_IRQHandler+0x21a>
      return;
 80045f0:	bf00      	nop
    }
  }
}
 80045f2:	3718      	adds	r7, #24
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8004606:	2b01      	cmp	r3, #1
 8004608:	d101      	bne.n	800460e <HAL_HCD_Start+0x16>
 800460a:	2302      	movs	r3, #2
 800460c:	e013      	b.n	8004636 <HAL_HCD_Start+0x3e>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2201      	movs	r2, #1
 8004612:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2101      	movs	r1, #1
 800461c:	4618      	mov	r0, r3
 800461e:	f005 fb76 	bl	8009d0e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4618      	mov	r0, r3
 8004628:	f005 f87e 	bl	8009728 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	4618      	mov	r0, r3
 8004638:	3708      	adds	r7, #8
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}

0800463e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800463e:	b580      	push	{r7, lr}
 8004640:	b082      	sub	sp, #8
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800464c:	2b01      	cmp	r3, #1
 800464e:	d101      	bne.n	8004654 <HAL_HCD_Stop+0x16>
 8004650:	2302      	movs	r3, #2
 8004652:	e00d      	b.n	8004670 <HAL_HCD_Stop+0x32>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4618      	mov	r0, r3
 8004662:	f006 f840 	bl	800a6e6 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800466e:	2300      	movs	r3, #0
}
 8004670:	4618      	mov	r0, r3
 8004672:	3708      	adds	r7, #8
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4618      	mov	r0, r3
 8004686:	f005 fb18 	bl	8009cba <USB_ResetPort>
 800468a:	4603      	mov	r3, r0
}
 800468c:	4618      	mov	r0, r3
 800468e:	3708      	adds	r7, #8
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}

08004694 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	460b      	mov	r3, r1
 800469e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80046a0:	78fa      	ldrb	r2, [r7, #3]
 80046a2:	6879      	ldr	r1, [r7, #4]
 80046a4:	4613      	mov	r3, r2
 80046a6:	011b      	lsls	r3, r3, #4
 80046a8:	1a9b      	subs	r3, r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	440b      	add	r3, r1
 80046ae:	334c      	adds	r3, #76	@ 0x4c
 80046b0:	781b      	ldrb	r3, [r3, #0]
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	370c      	adds	r7, #12
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr

080046be <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80046be:	b480      	push	{r7}
 80046c0:	b083      	sub	sp, #12
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
 80046c6:	460b      	mov	r3, r1
 80046c8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80046ca:	78fa      	ldrb	r2, [r7, #3]
 80046cc:	6879      	ldr	r1, [r7, #4]
 80046ce:	4613      	mov	r3, r2
 80046d0:	011b      	lsls	r3, r3, #4
 80046d2:	1a9b      	subs	r3, r3, r2
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	440b      	add	r3, r1
 80046d8:	3338      	adds	r3, #56	@ 0x38
 80046da:	681b      	ldr	r3, [r3, #0]
}
 80046dc:	4618      	mov	r0, r3
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b082      	sub	sp, #8
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f005 fb5a 	bl	8009dae <USB_GetCurrentFrame>
 80046fa:	4603      	mov	r3, r0
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3708      	adds	r7, #8
 8004700:	46bd      	mov	sp, r7
 8004702:	bd80      	pop	{r7, pc}

08004704 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4618      	mov	r0, r3
 8004712:	f005 fb35 	bl	8009d80 <USB_GetHostSpeed>
 8004716:	4603      	mov	r3, r0
}
 8004718:	4618      	mov	r0, r3
 800471a:	3708      	adds	r7, #8
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}

08004720 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	460b      	mov	r3, r1
 800472a:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 800472c:	78fa      	ldrb	r2, [r7, #3]
 800472e:	6879      	ldr	r1, [r7, #4]
 8004730:	4613      	mov	r3, r2
 8004732:	011b      	lsls	r3, r3, #4
 8004734:	1a9b      	subs	r3, r3, r2
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	440b      	add	r3, r1
 800473a:	331a      	adds	r3, #26
 800473c:	2200      	movs	r2, #0
 800473e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8004740:	78fa      	ldrb	r2, [r7, #3]
 8004742:	6879      	ldr	r1, [r7, #4]
 8004744:	4613      	mov	r3, r2
 8004746:	011b      	lsls	r3, r3, #4
 8004748:	1a9b      	subs	r3, r3, r2
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	440b      	add	r3, r1
 800474e:	331b      	adds	r3, #27
 8004750:	2200      	movs	r2, #0
 8004752:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8004754:	78fa      	ldrb	r2, [r7, #3]
 8004756:	6879      	ldr	r1, [r7, #4]
 8004758:	4613      	mov	r3, r2
 800475a:	011b      	lsls	r3, r3, #4
 800475c:	1a9b      	subs	r3, r3, r2
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	440b      	add	r3, r1
 8004762:	3325      	adds	r3, #37	@ 0x25
 8004764:	2200      	movs	r2, #0
 8004766:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8004768:	78fa      	ldrb	r2, [r7, #3]
 800476a:	6879      	ldr	r1, [r7, #4]
 800476c:	4613      	mov	r3, r2
 800476e:	011b      	lsls	r3, r3, #4
 8004770:	1a9b      	subs	r3, r3, r2
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	440b      	add	r3, r1
 8004776:	3324      	adds	r3, #36	@ 0x24
 8004778:	2200      	movs	r2, #0
 800477a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr

0800478a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800478a:	b580      	push	{r7, lr}
 800478c:	b086      	sub	sp, #24
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
 8004792:	460b      	mov	r3, r1
 8004794:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	78fa      	ldrb	r2, [r7, #3]
 80047a6:	4611      	mov	r1, r2
 80047a8:	4618      	mov	r0, r3
 80047aa:	f005 f934 	bl	8009a16 <USB_ReadChInterrupts>
 80047ae:	4603      	mov	r3, r0
 80047b0:	f003 0304 	and.w	r3, r3, #4
 80047b4:	2b04      	cmp	r3, #4
 80047b6:	d11a      	bne.n	80047ee <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80047b8:	78fb      	ldrb	r3, [r7, #3]
 80047ba:	015a      	lsls	r2, r3, #5
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	4413      	add	r3, r2
 80047c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047c4:	461a      	mov	r2, r3
 80047c6:	2304      	movs	r3, #4
 80047c8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80047ca:	78fa      	ldrb	r2, [r7, #3]
 80047cc:	6879      	ldr	r1, [r7, #4]
 80047ce:	4613      	mov	r3, r2
 80047d0:	011b      	lsls	r3, r3, #4
 80047d2:	1a9b      	subs	r3, r3, r2
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	440b      	add	r3, r1
 80047d8:	334d      	adds	r3, #77	@ 0x4d
 80047da:	2207      	movs	r2, #7
 80047dc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	78fa      	ldrb	r2, [r7, #3]
 80047e4:	4611      	mov	r1, r2
 80047e6:	4618      	mov	r0, r3
 80047e8:	f005 fe5d 	bl	800a4a6 <USB_HC_Halt>
 80047ec:	e09e      	b.n	800492c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	78fa      	ldrb	r2, [r7, #3]
 80047f4:	4611      	mov	r1, r2
 80047f6:	4618      	mov	r0, r3
 80047f8:	f005 f90d 	bl	8009a16 <USB_ReadChInterrupts>
 80047fc:	4603      	mov	r3, r0
 80047fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004802:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004806:	d11b      	bne.n	8004840 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8004808:	78fb      	ldrb	r3, [r7, #3]
 800480a:	015a      	lsls	r2, r3, #5
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	4413      	add	r3, r2
 8004810:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004814:	461a      	mov	r2, r3
 8004816:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800481a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800481c:	78fa      	ldrb	r2, [r7, #3]
 800481e:	6879      	ldr	r1, [r7, #4]
 8004820:	4613      	mov	r3, r2
 8004822:	011b      	lsls	r3, r3, #4
 8004824:	1a9b      	subs	r3, r3, r2
 8004826:	009b      	lsls	r3, r3, #2
 8004828:	440b      	add	r3, r1
 800482a:	334d      	adds	r3, #77	@ 0x4d
 800482c:	2208      	movs	r2, #8
 800482e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	78fa      	ldrb	r2, [r7, #3]
 8004836:	4611      	mov	r1, r2
 8004838:	4618      	mov	r0, r3
 800483a:	f005 fe34 	bl	800a4a6 <USB_HC_Halt>
 800483e:	e075      	b.n	800492c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	78fa      	ldrb	r2, [r7, #3]
 8004846:	4611      	mov	r1, r2
 8004848:	4618      	mov	r0, r3
 800484a:	f005 f8e4 	bl	8009a16 <USB_ReadChInterrupts>
 800484e:	4603      	mov	r3, r0
 8004850:	f003 0308 	and.w	r3, r3, #8
 8004854:	2b08      	cmp	r3, #8
 8004856:	d11a      	bne.n	800488e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004858:	78fb      	ldrb	r3, [r7, #3]
 800485a:	015a      	lsls	r2, r3, #5
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	4413      	add	r3, r2
 8004860:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004864:	461a      	mov	r2, r3
 8004866:	2308      	movs	r3, #8
 8004868:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800486a:	78fa      	ldrb	r2, [r7, #3]
 800486c:	6879      	ldr	r1, [r7, #4]
 800486e:	4613      	mov	r3, r2
 8004870:	011b      	lsls	r3, r3, #4
 8004872:	1a9b      	subs	r3, r3, r2
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	440b      	add	r3, r1
 8004878:	334d      	adds	r3, #77	@ 0x4d
 800487a:	2206      	movs	r2, #6
 800487c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	78fa      	ldrb	r2, [r7, #3]
 8004884:	4611      	mov	r1, r2
 8004886:	4618      	mov	r0, r3
 8004888:	f005 fe0d 	bl	800a4a6 <USB_HC_Halt>
 800488c:	e04e      	b.n	800492c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	78fa      	ldrb	r2, [r7, #3]
 8004894:	4611      	mov	r1, r2
 8004896:	4618      	mov	r0, r3
 8004898:	f005 f8bd 	bl	8009a16 <USB_ReadChInterrupts>
 800489c:	4603      	mov	r3, r0
 800489e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048a6:	d11b      	bne.n	80048e0 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80048a8:	78fb      	ldrb	r3, [r7, #3]
 80048aa:	015a      	lsls	r2, r3, #5
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	4413      	add	r3, r2
 80048b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048b4:	461a      	mov	r2, r3
 80048b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048ba:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80048bc:	78fa      	ldrb	r2, [r7, #3]
 80048be:	6879      	ldr	r1, [r7, #4]
 80048c0:	4613      	mov	r3, r2
 80048c2:	011b      	lsls	r3, r3, #4
 80048c4:	1a9b      	subs	r3, r3, r2
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	440b      	add	r3, r1
 80048ca:	334d      	adds	r3, #77	@ 0x4d
 80048cc:	2209      	movs	r2, #9
 80048ce:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	78fa      	ldrb	r2, [r7, #3]
 80048d6:	4611      	mov	r1, r2
 80048d8:	4618      	mov	r0, r3
 80048da:	f005 fde4 	bl	800a4a6 <USB_HC_Halt>
 80048de:	e025      	b.n	800492c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	78fa      	ldrb	r2, [r7, #3]
 80048e6:	4611      	mov	r1, r2
 80048e8:	4618      	mov	r0, r3
 80048ea:	f005 f894 	bl	8009a16 <USB_ReadChInterrupts>
 80048ee:	4603      	mov	r3, r0
 80048f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048f4:	2b80      	cmp	r3, #128	@ 0x80
 80048f6:	d119      	bne.n	800492c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80048f8:	78fb      	ldrb	r3, [r7, #3]
 80048fa:	015a      	lsls	r2, r3, #5
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	4413      	add	r3, r2
 8004900:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004904:	461a      	mov	r2, r3
 8004906:	2380      	movs	r3, #128	@ 0x80
 8004908:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800490a:	78fa      	ldrb	r2, [r7, #3]
 800490c:	6879      	ldr	r1, [r7, #4]
 800490e:	4613      	mov	r3, r2
 8004910:	011b      	lsls	r3, r3, #4
 8004912:	1a9b      	subs	r3, r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	440b      	add	r3, r1
 8004918:	334d      	adds	r3, #77	@ 0x4d
 800491a:	2207      	movs	r2, #7
 800491c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	78fa      	ldrb	r2, [r7, #3]
 8004924:	4611      	mov	r1, r2
 8004926:	4618      	mov	r0, r3
 8004928:	f005 fdbd 	bl	800a4a6 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	78fa      	ldrb	r2, [r7, #3]
 8004932:	4611      	mov	r1, r2
 8004934:	4618      	mov	r0, r3
 8004936:	f005 f86e 	bl	8009a16 <USB_ReadChInterrupts>
 800493a:	4603      	mov	r3, r0
 800493c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004940:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004944:	d112      	bne.n	800496c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	78fa      	ldrb	r2, [r7, #3]
 800494c:	4611      	mov	r1, r2
 800494e:	4618      	mov	r0, r3
 8004950:	f005 fda9 	bl	800a4a6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004954:	78fb      	ldrb	r3, [r7, #3]
 8004956:	015a      	lsls	r2, r3, #5
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	4413      	add	r3, r2
 800495c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004960:	461a      	mov	r2, r3
 8004962:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004966:	6093      	str	r3, [r2, #8]
 8004968:	f000 bd75 	b.w	8005456 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	78fa      	ldrb	r2, [r7, #3]
 8004972:	4611      	mov	r1, r2
 8004974:	4618      	mov	r0, r3
 8004976:	f005 f84e 	bl	8009a16 <USB_ReadChInterrupts>
 800497a:	4603      	mov	r3, r0
 800497c:	f003 0301 	and.w	r3, r3, #1
 8004980:	2b01      	cmp	r3, #1
 8004982:	f040 8128 	bne.w	8004bd6 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004986:	78fb      	ldrb	r3, [r7, #3]
 8004988:	015a      	lsls	r2, r3, #5
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	4413      	add	r3, r2
 800498e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004992:	461a      	mov	r2, r3
 8004994:	2320      	movs	r3, #32
 8004996:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004998:	78fa      	ldrb	r2, [r7, #3]
 800499a:	6879      	ldr	r1, [r7, #4]
 800499c:	4613      	mov	r3, r2
 800499e:	011b      	lsls	r3, r3, #4
 80049a0:	1a9b      	subs	r3, r3, r2
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	440b      	add	r3, r1
 80049a6:	331b      	adds	r3, #27
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d119      	bne.n	80049e2 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80049ae:	78fa      	ldrb	r2, [r7, #3]
 80049b0:	6879      	ldr	r1, [r7, #4]
 80049b2:	4613      	mov	r3, r2
 80049b4:	011b      	lsls	r3, r3, #4
 80049b6:	1a9b      	subs	r3, r3, r2
 80049b8:	009b      	lsls	r3, r3, #2
 80049ba:	440b      	add	r3, r1
 80049bc:	331b      	adds	r3, #27
 80049be:	2200      	movs	r2, #0
 80049c0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80049c2:	78fb      	ldrb	r3, [r7, #3]
 80049c4:	015a      	lsls	r2, r3, #5
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	4413      	add	r3, r2
 80049ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	78fa      	ldrb	r2, [r7, #3]
 80049d2:	0151      	lsls	r1, r2, #5
 80049d4:	693a      	ldr	r2, [r7, #16]
 80049d6:	440a      	add	r2, r1
 80049d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80049dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049e0:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	799b      	ldrb	r3, [r3, #6]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d01b      	beq.n	8004a22 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80049ea:	78fa      	ldrb	r2, [r7, #3]
 80049ec:	6879      	ldr	r1, [r7, #4]
 80049ee:	4613      	mov	r3, r2
 80049f0:	011b      	lsls	r3, r3, #4
 80049f2:	1a9b      	subs	r3, r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	440b      	add	r3, r1
 80049f8:	3330      	adds	r3, #48	@ 0x30
 80049fa:	6819      	ldr	r1, [r3, #0]
 80049fc:	78fb      	ldrb	r3, [r7, #3]
 80049fe:	015a      	lsls	r2, r3, #5
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	4413      	add	r3, r2
 8004a04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a0e:	78fa      	ldrb	r2, [r7, #3]
 8004a10:	1ac9      	subs	r1, r1, r3
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	4613      	mov	r3, r2
 8004a16:	011b      	lsls	r3, r3, #4
 8004a18:	1a9b      	subs	r3, r3, r2
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	4403      	add	r3, r0
 8004a1e:	3338      	adds	r3, #56	@ 0x38
 8004a20:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8004a22:	78fa      	ldrb	r2, [r7, #3]
 8004a24:	6879      	ldr	r1, [r7, #4]
 8004a26:	4613      	mov	r3, r2
 8004a28:	011b      	lsls	r3, r3, #4
 8004a2a:	1a9b      	subs	r3, r3, r2
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	440b      	add	r3, r1
 8004a30:	334d      	adds	r3, #77	@ 0x4d
 8004a32:	2201      	movs	r2, #1
 8004a34:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8004a36:	78fa      	ldrb	r2, [r7, #3]
 8004a38:	6879      	ldr	r1, [r7, #4]
 8004a3a:	4613      	mov	r3, r2
 8004a3c:	011b      	lsls	r3, r3, #4
 8004a3e:	1a9b      	subs	r3, r3, r2
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	440b      	add	r3, r1
 8004a44:	3344      	adds	r3, #68	@ 0x44
 8004a46:	2200      	movs	r2, #0
 8004a48:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004a4a:	78fb      	ldrb	r3, [r7, #3]
 8004a4c:	015a      	lsls	r2, r3, #5
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	4413      	add	r3, r2
 8004a52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a56:	461a      	mov	r2, r3
 8004a58:	2301      	movs	r3, #1
 8004a5a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004a5c:	78fa      	ldrb	r2, [r7, #3]
 8004a5e:	6879      	ldr	r1, [r7, #4]
 8004a60:	4613      	mov	r3, r2
 8004a62:	011b      	lsls	r3, r3, #4
 8004a64:	1a9b      	subs	r3, r3, r2
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	440b      	add	r3, r1
 8004a6a:	3326      	adds	r3, #38	@ 0x26
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d00a      	beq.n	8004a88 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004a72:	78fa      	ldrb	r2, [r7, #3]
 8004a74:	6879      	ldr	r1, [r7, #4]
 8004a76:	4613      	mov	r3, r2
 8004a78:	011b      	lsls	r3, r3, #4
 8004a7a:	1a9b      	subs	r3, r3, r2
 8004a7c:	009b      	lsls	r3, r3, #2
 8004a7e:	440b      	add	r3, r1
 8004a80:	3326      	adds	r3, #38	@ 0x26
 8004a82:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	d110      	bne.n	8004aaa <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	78fa      	ldrb	r2, [r7, #3]
 8004a8e:	4611      	mov	r1, r2
 8004a90:	4618      	mov	r0, r3
 8004a92:	f005 fd08 	bl	800a4a6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004a96:	78fb      	ldrb	r3, [r7, #3]
 8004a98:	015a      	lsls	r2, r3, #5
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	2310      	movs	r3, #16
 8004aa6:	6093      	str	r3, [r2, #8]
 8004aa8:	e03d      	b.n	8004b26 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004aaa:	78fa      	ldrb	r2, [r7, #3]
 8004aac:	6879      	ldr	r1, [r7, #4]
 8004aae:	4613      	mov	r3, r2
 8004ab0:	011b      	lsls	r3, r3, #4
 8004ab2:	1a9b      	subs	r3, r3, r2
 8004ab4:	009b      	lsls	r3, r3, #2
 8004ab6:	440b      	add	r3, r1
 8004ab8:	3326      	adds	r3, #38	@ 0x26
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	2b03      	cmp	r3, #3
 8004abe:	d00a      	beq.n	8004ad6 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8004ac0:	78fa      	ldrb	r2, [r7, #3]
 8004ac2:	6879      	ldr	r1, [r7, #4]
 8004ac4:	4613      	mov	r3, r2
 8004ac6:	011b      	lsls	r3, r3, #4
 8004ac8:	1a9b      	subs	r3, r3, r2
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	440b      	add	r3, r1
 8004ace:	3326      	adds	r3, #38	@ 0x26
 8004ad0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d127      	bne.n	8004b26 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004ad6:	78fb      	ldrb	r3, [r7, #3]
 8004ad8:	015a      	lsls	r2, r3, #5
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	4413      	add	r3, r2
 8004ade:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	78fa      	ldrb	r2, [r7, #3]
 8004ae6:	0151      	lsls	r1, r2, #5
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	440a      	add	r2, r1
 8004aec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004af0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004af4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004af6:	78fa      	ldrb	r2, [r7, #3]
 8004af8:	6879      	ldr	r1, [r7, #4]
 8004afa:	4613      	mov	r3, r2
 8004afc:	011b      	lsls	r3, r3, #4
 8004afe:	1a9b      	subs	r3, r3, r2
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	440b      	add	r3, r1
 8004b04:	334c      	adds	r3, #76	@ 0x4c
 8004b06:	2201      	movs	r2, #1
 8004b08:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004b0a:	78fa      	ldrb	r2, [r7, #3]
 8004b0c:	6879      	ldr	r1, [r7, #4]
 8004b0e:	4613      	mov	r3, r2
 8004b10:	011b      	lsls	r3, r3, #4
 8004b12:	1a9b      	subs	r3, r3, r2
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	440b      	add	r3, r1
 8004b18:	334c      	adds	r3, #76	@ 0x4c
 8004b1a:	781a      	ldrb	r2, [r3, #0]
 8004b1c:	78fb      	ldrb	r3, [r7, #3]
 8004b1e:	4619      	mov	r1, r3
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f007 ffd5 	bl	800cad0 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	799b      	ldrb	r3, [r3, #6]
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d13b      	bne.n	8004ba6 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8004b2e:	78fa      	ldrb	r2, [r7, #3]
 8004b30:	6879      	ldr	r1, [r7, #4]
 8004b32:	4613      	mov	r3, r2
 8004b34:	011b      	lsls	r3, r3, #4
 8004b36:	1a9b      	subs	r3, r3, r2
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	440b      	add	r3, r1
 8004b3c:	3338      	adds	r3, #56	@ 0x38
 8004b3e:	6819      	ldr	r1, [r3, #0]
 8004b40:	78fa      	ldrb	r2, [r7, #3]
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	4613      	mov	r3, r2
 8004b46:	011b      	lsls	r3, r3, #4
 8004b48:	1a9b      	subs	r3, r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	4403      	add	r3, r0
 8004b4e:	3328      	adds	r3, #40	@ 0x28
 8004b50:	881b      	ldrh	r3, [r3, #0]
 8004b52:	440b      	add	r3, r1
 8004b54:	1e59      	subs	r1, r3, #1
 8004b56:	78fa      	ldrb	r2, [r7, #3]
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	011b      	lsls	r3, r3, #4
 8004b5e:	1a9b      	subs	r3, r3, r2
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	4403      	add	r3, r0
 8004b64:	3328      	adds	r3, #40	@ 0x28
 8004b66:	881b      	ldrh	r3, [r3, #0]
 8004b68:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b6c:	f003 0301 	and.w	r3, r3, #1
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	f000 8470 	beq.w	8005456 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8004b76:	78fa      	ldrb	r2, [r7, #3]
 8004b78:	6879      	ldr	r1, [r7, #4]
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	011b      	lsls	r3, r3, #4
 8004b7e:	1a9b      	subs	r3, r3, r2
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	440b      	add	r3, r1
 8004b84:	333c      	adds	r3, #60	@ 0x3c
 8004b86:	781b      	ldrb	r3, [r3, #0]
 8004b88:	78fa      	ldrb	r2, [r7, #3]
 8004b8a:	f083 0301 	eor.w	r3, r3, #1
 8004b8e:	b2d8      	uxtb	r0, r3
 8004b90:	6879      	ldr	r1, [r7, #4]
 8004b92:	4613      	mov	r3, r2
 8004b94:	011b      	lsls	r3, r3, #4
 8004b96:	1a9b      	subs	r3, r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	440b      	add	r3, r1
 8004b9c:	333c      	adds	r3, #60	@ 0x3c
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	701a      	strb	r2, [r3, #0]
 8004ba2:	f000 bc58 	b.w	8005456 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8004ba6:	78fa      	ldrb	r2, [r7, #3]
 8004ba8:	6879      	ldr	r1, [r7, #4]
 8004baa:	4613      	mov	r3, r2
 8004bac:	011b      	lsls	r3, r3, #4
 8004bae:	1a9b      	subs	r3, r3, r2
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	440b      	add	r3, r1
 8004bb4:	333c      	adds	r3, #60	@ 0x3c
 8004bb6:	781b      	ldrb	r3, [r3, #0]
 8004bb8:	78fa      	ldrb	r2, [r7, #3]
 8004bba:	f083 0301 	eor.w	r3, r3, #1
 8004bbe:	b2d8      	uxtb	r0, r3
 8004bc0:	6879      	ldr	r1, [r7, #4]
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	011b      	lsls	r3, r3, #4
 8004bc6:	1a9b      	subs	r3, r3, r2
 8004bc8:	009b      	lsls	r3, r3, #2
 8004bca:	440b      	add	r3, r1
 8004bcc:	333c      	adds	r3, #60	@ 0x3c
 8004bce:	4602      	mov	r2, r0
 8004bd0:	701a      	strb	r2, [r3, #0]
 8004bd2:	f000 bc40 	b.w	8005456 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	78fa      	ldrb	r2, [r7, #3]
 8004bdc:	4611      	mov	r1, r2
 8004bde:	4618      	mov	r0, r3
 8004be0:	f004 ff19 	bl	8009a16 <USB_ReadChInterrupts>
 8004be4:	4603      	mov	r3, r0
 8004be6:	f003 0320 	and.w	r3, r3, #32
 8004bea:	2b20      	cmp	r3, #32
 8004bec:	d131      	bne.n	8004c52 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004bee:	78fb      	ldrb	r3, [r7, #3]
 8004bf0:	015a      	lsls	r2, r3, #5
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	4413      	add	r3, r2
 8004bf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	2320      	movs	r3, #32
 8004bfe:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8004c00:	78fa      	ldrb	r2, [r7, #3]
 8004c02:	6879      	ldr	r1, [r7, #4]
 8004c04:	4613      	mov	r3, r2
 8004c06:	011b      	lsls	r3, r3, #4
 8004c08:	1a9b      	subs	r3, r3, r2
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	440b      	add	r3, r1
 8004c0e:	331a      	adds	r3, #26
 8004c10:	781b      	ldrb	r3, [r3, #0]
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	f040 841f 	bne.w	8005456 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8004c18:	78fa      	ldrb	r2, [r7, #3]
 8004c1a:	6879      	ldr	r1, [r7, #4]
 8004c1c:	4613      	mov	r3, r2
 8004c1e:	011b      	lsls	r3, r3, #4
 8004c20:	1a9b      	subs	r3, r3, r2
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	440b      	add	r3, r1
 8004c26:	331b      	adds	r3, #27
 8004c28:	2201      	movs	r2, #1
 8004c2a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004c2c:	78fa      	ldrb	r2, [r7, #3]
 8004c2e:	6879      	ldr	r1, [r7, #4]
 8004c30:	4613      	mov	r3, r2
 8004c32:	011b      	lsls	r3, r3, #4
 8004c34:	1a9b      	subs	r3, r3, r2
 8004c36:	009b      	lsls	r3, r3, #2
 8004c38:	440b      	add	r3, r1
 8004c3a:	334d      	adds	r3, #77	@ 0x4d
 8004c3c:	2203      	movs	r2, #3
 8004c3e:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	78fa      	ldrb	r2, [r7, #3]
 8004c46:	4611      	mov	r1, r2
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f005 fc2c 	bl	800a4a6 <USB_HC_Halt>
 8004c4e:	f000 bc02 	b.w	8005456 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	78fa      	ldrb	r2, [r7, #3]
 8004c58:	4611      	mov	r1, r2
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f004 fedb 	bl	8009a16 <USB_ReadChInterrupts>
 8004c60:	4603      	mov	r3, r0
 8004c62:	f003 0302 	and.w	r3, r3, #2
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	f040 8305 	bne.w	8005276 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004c6c:	78fb      	ldrb	r3, [r7, #3]
 8004c6e:	015a      	lsls	r2, r3, #5
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	4413      	add	r3, r2
 8004c74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c78:	461a      	mov	r2, r3
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004c7e:	78fa      	ldrb	r2, [r7, #3]
 8004c80:	6879      	ldr	r1, [r7, #4]
 8004c82:	4613      	mov	r3, r2
 8004c84:	011b      	lsls	r3, r3, #4
 8004c86:	1a9b      	subs	r3, r3, r2
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	440b      	add	r3, r1
 8004c8c:	334d      	adds	r3, #77	@ 0x4d
 8004c8e:	781b      	ldrb	r3, [r3, #0]
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d114      	bne.n	8004cbe <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c94:	78fa      	ldrb	r2, [r7, #3]
 8004c96:	6879      	ldr	r1, [r7, #4]
 8004c98:	4613      	mov	r3, r2
 8004c9a:	011b      	lsls	r3, r3, #4
 8004c9c:	1a9b      	subs	r3, r3, r2
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	440b      	add	r3, r1
 8004ca2:	334d      	adds	r3, #77	@ 0x4d
 8004ca4:	2202      	movs	r2, #2
 8004ca6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004ca8:	78fa      	ldrb	r2, [r7, #3]
 8004caa:	6879      	ldr	r1, [r7, #4]
 8004cac:	4613      	mov	r3, r2
 8004cae:	011b      	lsls	r3, r3, #4
 8004cb0:	1a9b      	subs	r3, r3, r2
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	440b      	add	r3, r1
 8004cb6:	334c      	adds	r3, #76	@ 0x4c
 8004cb8:	2201      	movs	r2, #1
 8004cba:	701a      	strb	r2, [r3, #0]
 8004cbc:	e2cc      	b.n	8005258 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004cbe:	78fa      	ldrb	r2, [r7, #3]
 8004cc0:	6879      	ldr	r1, [r7, #4]
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	011b      	lsls	r3, r3, #4
 8004cc6:	1a9b      	subs	r3, r3, r2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	440b      	add	r3, r1
 8004ccc:	334d      	adds	r3, #77	@ 0x4d
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	2b06      	cmp	r3, #6
 8004cd2:	d114      	bne.n	8004cfe <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004cd4:	78fa      	ldrb	r2, [r7, #3]
 8004cd6:	6879      	ldr	r1, [r7, #4]
 8004cd8:	4613      	mov	r3, r2
 8004cda:	011b      	lsls	r3, r3, #4
 8004cdc:	1a9b      	subs	r3, r3, r2
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	440b      	add	r3, r1
 8004ce2:	334d      	adds	r3, #77	@ 0x4d
 8004ce4:	2202      	movs	r2, #2
 8004ce6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8004ce8:	78fa      	ldrb	r2, [r7, #3]
 8004cea:	6879      	ldr	r1, [r7, #4]
 8004cec:	4613      	mov	r3, r2
 8004cee:	011b      	lsls	r3, r3, #4
 8004cf0:	1a9b      	subs	r3, r3, r2
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	440b      	add	r3, r1
 8004cf6:	334c      	adds	r3, #76	@ 0x4c
 8004cf8:	2205      	movs	r2, #5
 8004cfa:	701a      	strb	r2, [r3, #0]
 8004cfc:	e2ac      	b.n	8005258 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004cfe:	78fa      	ldrb	r2, [r7, #3]
 8004d00:	6879      	ldr	r1, [r7, #4]
 8004d02:	4613      	mov	r3, r2
 8004d04:	011b      	lsls	r3, r3, #4
 8004d06:	1a9b      	subs	r3, r3, r2
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	440b      	add	r3, r1
 8004d0c:	334d      	adds	r3, #77	@ 0x4d
 8004d0e:	781b      	ldrb	r3, [r3, #0]
 8004d10:	2b07      	cmp	r3, #7
 8004d12:	d00b      	beq.n	8004d2c <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004d14:	78fa      	ldrb	r2, [r7, #3]
 8004d16:	6879      	ldr	r1, [r7, #4]
 8004d18:	4613      	mov	r3, r2
 8004d1a:	011b      	lsls	r3, r3, #4
 8004d1c:	1a9b      	subs	r3, r3, r2
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	440b      	add	r3, r1
 8004d22:	334d      	adds	r3, #77	@ 0x4d
 8004d24:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004d26:	2b09      	cmp	r3, #9
 8004d28:	f040 80a6 	bne.w	8004e78 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d2c:	78fa      	ldrb	r2, [r7, #3]
 8004d2e:	6879      	ldr	r1, [r7, #4]
 8004d30:	4613      	mov	r3, r2
 8004d32:	011b      	lsls	r3, r3, #4
 8004d34:	1a9b      	subs	r3, r3, r2
 8004d36:	009b      	lsls	r3, r3, #2
 8004d38:	440b      	add	r3, r1
 8004d3a:	334d      	adds	r3, #77	@ 0x4d
 8004d3c:	2202      	movs	r2, #2
 8004d3e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004d40:	78fa      	ldrb	r2, [r7, #3]
 8004d42:	6879      	ldr	r1, [r7, #4]
 8004d44:	4613      	mov	r3, r2
 8004d46:	011b      	lsls	r3, r3, #4
 8004d48:	1a9b      	subs	r3, r3, r2
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	440b      	add	r3, r1
 8004d4e:	3344      	adds	r3, #68	@ 0x44
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	1c59      	adds	r1, r3, #1
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	4613      	mov	r3, r2
 8004d58:	011b      	lsls	r3, r3, #4
 8004d5a:	1a9b      	subs	r3, r3, r2
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	4403      	add	r3, r0
 8004d60:	3344      	adds	r3, #68	@ 0x44
 8004d62:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004d64:	78fa      	ldrb	r2, [r7, #3]
 8004d66:	6879      	ldr	r1, [r7, #4]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	011b      	lsls	r3, r3, #4
 8004d6c:	1a9b      	subs	r3, r3, r2
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	440b      	add	r3, r1
 8004d72:	3344      	adds	r3, #68	@ 0x44
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d943      	bls.n	8004e02 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004d7a:	78fa      	ldrb	r2, [r7, #3]
 8004d7c:	6879      	ldr	r1, [r7, #4]
 8004d7e:	4613      	mov	r3, r2
 8004d80:	011b      	lsls	r3, r3, #4
 8004d82:	1a9b      	subs	r3, r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	440b      	add	r3, r1
 8004d88:	3344      	adds	r3, #68	@ 0x44
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8004d8e:	78fa      	ldrb	r2, [r7, #3]
 8004d90:	6879      	ldr	r1, [r7, #4]
 8004d92:	4613      	mov	r3, r2
 8004d94:	011b      	lsls	r3, r3, #4
 8004d96:	1a9b      	subs	r3, r3, r2
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	440b      	add	r3, r1
 8004d9c:	331a      	adds	r3, #26
 8004d9e:	781b      	ldrb	r3, [r3, #0]
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d123      	bne.n	8004dec <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004da4:	78fa      	ldrb	r2, [r7, #3]
 8004da6:	6879      	ldr	r1, [r7, #4]
 8004da8:	4613      	mov	r3, r2
 8004daa:	011b      	lsls	r3, r3, #4
 8004dac:	1a9b      	subs	r3, r3, r2
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	440b      	add	r3, r1
 8004db2:	331b      	adds	r3, #27
 8004db4:	2200      	movs	r2, #0
 8004db6:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004db8:	78fa      	ldrb	r2, [r7, #3]
 8004dba:	6879      	ldr	r1, [r7, #4]
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	011b      	lsls	r3, r3, #4
 8004dc0:	1a9b      	subs	r3, r3, r2
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	440b      	add	r3, r1
 8004dc6:	331c      	adds	r3, #28
 8004dc8:	2200      	movs	r2, #0
 8004dca:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004dcc:	78fb      	ldrb	r3, [r7, #3]
 8004dce:	015a      	lsls	r2, r3, #5
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	4413      	add	r3, r2
 8004dd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	78fa      	ldrb	r2, [r7, #3]
 8004ddc:	0151      	lsls	r1, r2, #5
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	440a      	add	r2, r1
 8004de2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004de6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dea:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004dec:	78fa      	ldrb	r2, [r7, #3]
 8004dee:	6879      	ldr	r1, [r7, #4]
 8004df0:	4613      	mov	r3, r2
 8004df2:	011b      	lsls	r3, r3, #4
 8004df4:	1a9b      	subs	r3, r3, r2
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	440b      	add	r3, r1
 8004dfa:	334c      	adds	r3, #76	@ 0x4c
 8004dfc:	2204      	movs	r2, #4
 8004dfe:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004e00:	e229      	b.n	8005256 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004e02:	78fa      	ldrb	r2, [r7, #3]
 8004e04:	6879      	ldr	r1, [r7, #4]
 8004e06:	4613      	mov	r3, r2
 8004e08:	011b      	lsls	r3, r3, #4
 8004e0a:	1a9b      	subs	r3, r3, r2
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	440b      	add	r3, r1
 8004e10:	334c      	adds	r3, #76	@ 0x4c
 8004e12:	2202      	movs	r2, #2
 8004e14:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004e16:	78fa      	ldrb	r2, [r7, #3]
 8004e18:	6879      	ldr	r1, [r7, #4]
 8004e1a:	4613      	mov	r3, r2
 8004e1c:	011b      	lsls	r3, r3, #4
 8004e1e:	1a9b      	subs	r3, r3, r2
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	440b      	add	r3, r1
 8004e24:	3326      	adds	r3, #38	@ 0x26
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d00b      	beq.n	8004e44 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004e2c:	78fa      	ldrb	r2, [r7, #3]
 8004e2e:	6879      	ldr	r1, [r7, #4]
 8004e30:	4613      	mov	r3, r2
 8004e32:	011b      	lsls	r3, r3, #4
 8004e34:	1a9b      	subs	r3, r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	440b      	add	r3, r1
 8004e3a:	3326      	adds	r3, #38	@ 0x26
 8004e3c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	f040 8209 	bne.w	8005256 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004e44:	78fb      	ldrb	r3, [r7, #3]
 8004e46:	015a      	lsls	r2, r3, #5
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	4413      	add	r3, r2
 8004e4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004e5a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e62:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004e64:	78fb      	ldrb	r3, [r7, #3]
 8004e66:	015a      	lsls	r2, r3, #5
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	4413      	add	r3, r2
 8004e6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e70:	461a      	mov	r2, r3
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004e76:	e1ee      	b.n	8005256 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004e78:	78fa      	ldrb	r2, [r7, #3]
 8004e7a:	6879      	ldr	r1, [r7, #4]
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	011b      	lsls	r3, r3, #4
 8004e80:	1a9b      	subs	r3, r3, r2
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	440b      	add	r3, r1
 8004e86:	334d      	adds	r3, #77	@ 0x4d
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	2b05      	cmp	r3, #5
 8004e8c:	f040 80c8 	bne.w	8005020 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e90:	78fa      	ldrb	r2, [r7, #3]
 8004e92:	6879      	ldr	r1, [r7, #4]
 8004e94:	4613      	mov	r3, r2
 8004e96:	011b      	lsls	r3, r3, #4
 8004e98:	1a9b      	subs	r3, r3, r2
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	440b      	add	r3, r1
 8004e9e:	334d      	adds	r3, #77	@ 0x4d
 8004ea0:	2202      	movs	r2, #2
 8004ea2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004ea4:	78fa      	ldrb	r2, [r7, #3]
 8004ea6:	6879      	ldr	r1, [r7, #4]
 8004ea8:	4613      	mov	r3, r2
 8004eaa:	011b      	lsls	r3, r3, #4
 8004eac:	1a9b      	subs	r3, r3, r2
 8004eae:	009b      	lsls	r3, r3, #2
 8004eb0:	440b      	add	r3, r1
 8004eb2:	331b      	adds	r3, #27
 8004eb4:	781b      	ldrb	r3, [r3, #0]
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	f040 81ce 	bne.w	8005258 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004ebc:	78fa      	ldrb	r2, [r7, #3]
 8004ebe:	6879      	ldr	r1, [r7, #4]
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	011b      	lsls	r3, r3, #4
 8004ec4:	1a9b      	subs	r3, r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	440b      	add	r3, r1
 8004eca:	3326      	adds	r3, #38	@ 0x26
 8004ecc:	781b      	ldrb	r3, [r3, #0]
 8004ece:	2b03      	cmp	r3, #3
 8004ed0:	d16b      	bne.n	8004faa <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8004ed2:	78fa      	ldrb	r2, [r7, #3]
 8004ed4:	6879      	ldr	r1, [r7, #4]
 8004ed6:	4613      	mov	r3, r2
 8004ed8:	011b      	lsls	r3, r3, #4
 8004eda:	1a9b      	subs	r3, r3, r2
 8004edc:	009b      	lsls	r3, r3, #2
 8004ede:	440b      	add	r3, r1
 8004ee0:	3348      	adds	r3, #72	@ 0x48
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	1c59      	adds	r1, r3, #1
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	4613      	mov	r3, r2
 8004eea:	011b      	lsls	r3, r3, #4
 8004eec:	1a9b      	subs	r3, r3, r2
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	4403      	add	r3, r0
 8004ef2:	3348      	adds	r3, #72	@ 0x48
 8004ef4:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8004ef6:	78fa      	ldrb	r2, [r7, #3]
 8004ef8:	6879      	ldr	r1, [r7, #4]
 8004efa:	4613      	mov	r3, r2
 8004efc:	011b      	lsls	r3, r3, #4
 8004efe:	1a9b      	subs	r3, r3, r2
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	440b      	add	r3, r1
 8004f04:	3348      	adds	r3, #72	@ 0x48
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d943      	bls.n	8004f94 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004f0c:	78fa      	ldrb	r2, [r7, #3]
 8004f0e:	6879      	ldr	r1, [r7, #4]
 8004f10:	4613      	mov	r3, r2
 8004f12:	011b      	lsls	r3, r3, #4
 8004f14:	1a9b      	subs	r3, r3, r2
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	440b      	add	r3, r1
 8004f1a:	3348      	adds	r3, #72	@ 0x48
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004f20:	78fa      	ldrb	r2, [r7, #3]
 8004f22:	6879      	ldr	r1, [r7, #4]
 8004f24:	4613      	mov	r3, r2
 8004f26:	011b      	lsls	r3, r3, #4
 8004f28:	1a9b      	subs	r3, r3, r2
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	440b      	add	r3, r1
 8004f2e:	331b      	adds	r3, #27
 8004f30:	2200      	movs	r2, #0
 8004f32:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004f34:	78fa      	ldrb	r2, [r7, #3]
 8004f36:	6879      	ldr	r1, [r7, #4]
 8004f38:	4613      	mov	r3, r2
 8004f3a:	011b      	lsls	r3, r3, #4
 8004f3c:	1a9b      	subs	r3, r3, r2
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	440b      	add	r3, r1
 8004f42:	3344      	adds	r3, #68	@ 0x44
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d809      	bhi.n	8004f5e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8004f4a:	78fa      	ldrb	r2, [r7, #3]
 8004f4c:	6879      	ldr	r1, [r7, #4]
 8004f4e:	4613      	mov	r3, r2
 8004f50:	011b      	lsls	r3, r3, #4
 8004f52:	1a9b      	subs	r3, r3, r2
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	440b      	add	r3, r1
 8004f58:	331c      	adds	r3, #28
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004f5e:	78fb      	ldrb	r3, [r7, #3]
 8004f60:	015a      	lsls	r2, r3, #5
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	4413      	add	r3, r2
 8004f66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	78fa      	ldrb	r2, [r7, #3]
 8004f6e:	0151      	lsls	r1, r2, #5
 8004f70:	693a      	ldr	r2, [r7, #16]
 8004f72:	440a      	add	r2, r1
 8004f74:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004f78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f7c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004f7e:	78fa      	ldrb	r2, [r7, #3]
 8004f80:	6879      	ldr	r1, [r7, #4]
 8004f82:	4613      	mov	r3, r2
 8004f84:	011b      	lsls	r3, r3, #4
 8004f86:	1a9b      	subs	r3, r3, r2
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	440b      	add	r3, r1
 8004f8c:	334c      	adds	r3, #76	@ 0x4c
 8004f8e:	2204      	movs	r2, #4
 8004f90:	701a      	strb	r2, [r3, #0]
 8004f92:	e014      	b.n	8004fbe <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004f94:	78fa      	ldrb	r2, [r7, #3]
 8004f96:	6879      	ldr	r1, [r7, #4]
 8004f98:	4613      	mov	r3, r2
 8004f9a:	011b      	lsls	r3, r3, #4
 8004f9c:	1a9b      	subs	r3, r3, r2
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	440b      	add	r3, r1
 8004fa2:	334c      	adds	r3, #76	@ 0x4c
 8004fa4:	2202      	movs	r2, #2
 8004fa6:	701a      	strb	r2, [r3, #0]
 8004fa8:	e009      	b.n	8004fbe <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004faa:	78fa      	ldrb	r2, [r7, #3]
 8004fac:	6879      	ldr	r1, [r7, #4]
 8004fae:	4613      	mov	r3, r2
 8004fb0:	011b      	lsls	r3, r3, #4
 8004fb2:	1a9b      	subs	r3, r3, r2
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	440b      	add	r3, r1
 8004fb8:	334c      	adds	r3, #76	@ 0x4c
 8004fba:	2202      	movs	r2, #2
 8004fbc:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004fbe:	78fa      	ldrb	r2, [r7, #3]
 8004fc0:	6879      	ldr	r1, [r7, #4]
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	011b      	lsls	r3, r3, #4
 8004fc6:	1a9b      	subs	r3, r3, r2
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	440b      	add	r3, r1
 8004fcc:	3326      	adds	r3, #38	@ 0x26
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d00b      	beq.n	8004fec <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004fd4:	78fa      	ldrb	r2, [r7, #3]
 8004fd6:	6879      	ldr	r1, [r7, #4]
 8004fd8:	4613      	mov	r3, r2
 8004fda:	011b      	lsls	r3, r3, #4
 8004fdc:	1a9b      	subs	r3, r3, r2
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	440b      	add	r3, r1
 8004fe2:	3326      	adds	r3, #38	@ 0x26
 8004fe4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	f040 8136 	bne.w	8005258 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004fec:	78fb      	ldrb	r3, [r7, #3]
 8004fee:	015a      	lsls	r2, r3, #5
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	4413      	add	r3, r2
 8004ff4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005002:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800500a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800500c:	78fb      	ldrb	r3, [r7, #3]
 800500e:	015a      	lsls	r2, r3, #5
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	4413      	add	r3, r2
 8005014:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005018:	461a      	mov	r2, r3
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6013      	str	r3, [r2, #0]
 800501e:	e11b      	b.n	8005258 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005020:	78fa      	ldrb	r2, [r7, #3]
 8005022:	6879      	ldr	r1, [r7, #4]
 8005024:	4613      	mov	r3, r2
 8005026:	011b      	lsls	r3, r3, #4
 8005028:	1a9b      	subs	r3, r3, r2
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	440b      	add	r3, r1
 800502e:	334d      	adds	r3, #77	@ 0x4d
 8005030:	781b      	ldrb	r3, [r3, #0]
 8005032:	2b03      	cmp	r3, #3
 8005034:	f040 8081 	bne.w	800513a <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005038:	78fa      	ldrb	r2, [r7, #3]
 800503a:	6879      	ldr	r1, [r7, #4]
 800503c:	4613      	mov	r3, r2
 800503e:	011b      	lsls	r3, r3, #4
 8005040:	1a9b      	subs	r3, r3, r2
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	440b      	add	r3, r1
 8005046:	334d      	adds	r3, #77	@ 0x4d
 8005048:	2202      	movs	r2, #2
 800504a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800504c:	78fa      	ldrb	r2, [r7, #3]
 800504e:	6879      	ldr	r1, [r7, #4]
 8005050:	4613      	mov	r3, r2
 8005052:	011b      	lsls	r3, r3, #4
 8005054:	1a9b      	subs	r3, r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	440b      	add	r3, r1
 800505a:	331b      	adds	r3, #27
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	2b01      	cmp	r3, #1
 8005060:	f040 80fa 	bne.w	8005258 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005064:	78fa      	ldrb	r2, [r7, #3]
 8005066:	6879      	ldr	r1, [r7, #4]
 8005068:	4613      	mov	r3, r2
 800506a:	011b      	lsls	r3, r3, #4
 800506c:	1a9b      	subs	r3, r3, r2
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	440b      	add	r3, r1
 8005072:	334c      	adds	r3, #76	@ 0x4c
 8005074:	2202      	movs	r2, #2
 8005076:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005078:	78fb      	ldrb	r3, [r7, #3]
 800507a:	015a      	lsls	r2, r3, #5
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	4413      	add	r3, r2
 8005080:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	78fa      	ldrb	r2, [r7, #3]
 8005088:	0151      	lsls	r1, r2, #5
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	440a      	add	r2, r1
 800508e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005092:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005096:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8005098:	78fb      	ldrb	r3, [r7, #3]
 800509a:	015a      	lsls	r2, r3, #5
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	4413      	add	r3, r2
 80050a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	78fa      	ldrb	r2, [r7, #3]
 80050a8:	0151      	lsls	r1, r2, #5
 80050aa:	693a      	ldr	r2, [r7, #16]
 80050ac:	440a      	add	r2, r1
 80050ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80050b6:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80050b8:	78fb      	ldrb	r3, [r7, #3]
 80050ba:	015a      	lsls	r2, r3, #5
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	4413      	add	r3, r2
 80050c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	78fa      	ldrb	r2, [r7, #3]
 80050c8:	0151      	lsls	r1, r2, #5
 80050ca:	693a      	ldr	r2, [r7, #16]
 80050cc:	440a      	add	r2, r1
 80050ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050d2:	f023 0320 	bic.w	r3, r3, #32
 80050d6:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80050d8:	78fa      	ldrb	r2, [r7, #3]
 80050da:	6879      	ldr	r1, [r7, #4]
 80050dc:	4613      	mov	r3, r2
 80050de:	011b      	lsls	r3, r3, #4
 80050e0:	1a9b      	subs	r3, r3, r2
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	440b      	add	r3, r1
 80050e6:	3326      	adds	r3, #38	@ 0x26
 80050e8:	781b      	ldrb	r3, [r3, #0]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d00b      	beq.n	8005106 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80050ee:	78fa      	ldrb	r2, [r7, #3]
 80050f0:	6879      	ldr	r1, [r7, #4]
 80050f2:	4613      	mov	r3, r2
 80050f4:	011b      	lsls	r3, r3, #4
 80050f6:	1a9b      	subs	r3, r3, r2
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	440b      	add	r3, r1
 80050fc:	3326      	adds	r3, #38	@ 0x26
 80050fe:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005100:	2b02      	cmp	r3, #2
 8005102:	f040 80a9 	bne.w	8005258 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8005106:	78fb      	ldrb	r3, [r7, #3]
 8005108:	015a      	lsls	r2, r3, #5
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	4413      	add	r3, r2
 800510e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800511c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005124:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8005126:	78fb      	ldrb	r3, [r7, #3]
 8005128:	015a      	lsls	r2, r3, #5
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	4413      	add	r3, r2
 800512e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005132:	461a      	mov	r2, r3
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6013      	str	r3, [r2, #0]
 8005138:	e08e      	b.n	8005258 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800513a:	78fa      	ldrb	r2, [r7, #3]
 800513c:	6879      	ldr	r1, [r7, #4]
 800513e:	4613      	mov	r3, r2
 8005140:	011b      	lsls	r3, r3, #4
 8005142:	1a9b      	subs	r3, r3, r2
 8005144:	009b      	lsls	r3, r3, #2
 8005146:	440b      	add	r3, r1
 8005148:	334d      	adds	r3, #77	@ 0x4d
 800514a:	781b      	ldrb	r3, [r3, #0]
 800514c:	2b04      	cmp	r3, #4
 800514e:	d143      	bne.n	80051d8 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005150:	78fa      	ldrb	r2, [r7, #3]
 8005152:	6879      	ldr	r1, [r7, #4]
 8005154:	4613      	mov	r3, r2
 8005156:	011b      	lsls	r3, r3, #4
 8005158:	1a9b      	subs	r3, r3, r2
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	440b      	add	r3, r1
 800515e:	334d      	adds	r3, #77	@ 0x4d
 8005160:	2202      	movs	r2, #2
 8005162:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005164:	78fa      	ldrb	r2, [r7, #3]
 8005166:	6879      	ldr	r1, [r7, #4]
 8005168:	4613      	mov	r3, r2
 800516a:	011b      	lsls	r3, r3, #4
 800516c:	1a9b      	subs	r3, r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	440b      	add	r3, r1
 8005172:	334c      	adds	r3, #76	@ 0x4c
 8005174:	2202      	movs	r2, #2
 8005176:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005178:	78fa      	ldrb	r2, [r7, #3]
 800517a:	6879      	ldr	r1, [r7, #4]
 800517c:	4613      	mov	r3, r2
 800517e:	011b      	lsls	r3, r3, #4
 8005180:	1a9b      	subs	r3, r3, r2
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	440b      	add	r3, r1
 8005186:	3326      	adds	r3, #38	@ 0x26
 8005188:	781b      	ldrb	r3, [r3, #0]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00a      	beq.n	80051a4 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800518e:	78fa      	ldrb	r2, [r7, #3]
 8005190:	6879      	ldr	r1, [r7, #4]
 8005192:	4613      	mov	r3, r2
 8005194:	011b      	lsls	r3, r3, #4
 8005196:	1a9b      	subs	r3, r3, r2
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	440b      	add	r3, r1
 800519c:	3326      	adds	r3, #38	@ 0x26
 800519e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	d159      	bne.n	8005258 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80051a4:	78fb      	ldrb	r3, [r7, #3]
 80051a6:	015a      	lsls	r2, r3, #5
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	4413      	add	r3, r2
 80051ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80051ba:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80051c2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80051c4:	78fb      	ldrb	r3, [r7, #3]
 80051c6:	015a      	lsls	r2, r3, #5
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	4413      	add	r3, r2
 80051cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051d0:	461a      	mov	r2, r3
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	6013      	str	r3, [r2, #0]
 80051d6:	e03f      	b.n	8005258 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80051d8:	78fa      	ldrb	r2, [r7, #3]
 80051da:	6879      	ldr	r1, [r7, #4]
 80051dc:	4613      	mov	r3, r2
 80051de:	011b      	lsls	r3, r3, #4
 80051e0:	1a9b      	subs	r3, r3, r2
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	440b      	add	r3, r1
 80051e6:	334d      	adds	r3, #77	@ 0x4d
 80051e8:	781b      	ldrb	r3, [r3, #0]
 80051ea:	2b08      	cmp	r3, #8
 80051ec:	d126      	bne.n	800523c <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80051ee:	78fa      	ldrb	r2, [r7, #3]
 80051f0:	6879      	ldr	r1, [r7, #4]
 80051f2:	4613      	mov	r3, r2
 80051f4:	011b      	lsls	r3, r3, #4
 80051f6:	1a9b      	subs	r3, r3, r2
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	440b      	add	r3, r1
 80051fc:	334d      	adds	r3, #77	@ 0x4d
 80051fe:	2202      	movs	r2, #2
 8005200:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005202:	78fa      	ldrb	r2, [r7, #3]
 8005204:	6879      	ldr	r1, [r7, #4]
 8005206:	4613      	mov	r3, r2
 8005208:	011b      	lsls	r3, r3, #4
 800520a:	1a9b      	subs	r3, r3, r2
 800520c:	009b      	lsls	r3, r3, #2
 800520e:	440b      	add	r3, r1
 8005210:	3344      	adds	r3, #68	@ 0x44
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	1c59      	adds	r1, r3, #1
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	4613      	mov	r3, r2
 800521a:	011b      	lsls	r3, r3, #4
 800521c:	1a9b      	subs	r3, r3, r2
 800521e:	009b      	lsls	r3, r3, #2
 8005220:	4403      	add	r3, r0
 8005222:	3344      	adds	r3, #68	@ 0x44
 8005224:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8005226:	78fa      	ldrb	r2, [r7, #3]
 8005228:	6879      	ldr	r1, [r7, #4]
 800522a:	4613      	mov	r3, r2
 800522c:	011b      	lsls	r3, r3, #4
 800522e:	1a9b      	subs	r3, r3, r2
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	440b      	add	r3, r1
 8005234:	334c      	adds	r3, #76	@ 0x4c
 8005236:	2204      	movs	r2, #4
 8005238:	701a      	strb	r2, [r3, #0]
 800523a:	e00d      	b.n	8005258 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800523c:	78fa      	ldrb	r2, [r7, #3]
 800523e:	6879      	ldr	r1, [r7, #4]
 8005240:	4613      	mov	r3, r2
 8005242:	011b      	lsls	r3, r3, #4
 8005244:	1a9b      	subs	r3, r3, r2
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	440b      	add	r3, r1
 800524a:	334d      	adds	r3, #77	@ 0x4d
 800524c:	781b      	ldrb	r3, [r3, #0]
 800524e:	2b02      	cmp	r3, #2
 8005250:	f000 8100 	beq.w	8005454 <HCD_HC_IN_IRQHandler+0xcca>
 8005254:	e000      	b.n	8005258 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005256:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005258:	78fa      	ldrb	r2, [r7, #3]
 800525a:	6879      	ldr	r1, [r7, #4]
 800525c:	4613      	mov	r3, r2
 800525e:	011b      	lsls	r3, r3, #4
 8005260:	1a9b      	subs	r3, r3, r2
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	440b      	add	r3, r1
 8005266:	334c      	adds	r3, #76	@ 0x4c
 8005268:	781a      	ldrb	r2, [r3, #0]
 800526a:	78fb      	ldrb	r3, [r7, #3]
 800526c:	4619      	mov	r1, r3
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f007 fc2e 	bl	800cad0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005274:	e0ef      	b.n	8005456 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	78fa      	ldrb	r2, [r7, #3]
 800527c:	4611      	mov	r1, r2
 800527e:	4618      	mov	r0, r3
 8005280:	f004 fbc9 	bl	8009a16 <USB_ReadChInterrupts>
 8005284:	4603      	mov	r3, r0
 8005286:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800528a:	2b40      	cmp	r3, #64	@ 0x40
 800528c:	d12f      	bne.n	80052ee <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800528e:	78fb      	ldrb	r3, [r7, #3]
 8005290:	015a      	lsls	r2, r3, #5
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	4413      	add	r3, r2
 8005296:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800529a:	461a      	mov	r2, r3
 800529c:	2340      	movs	r3, #64	@ 0x40
 800529e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80052a0:	78fa      	ldrb	r2, [r7, #3]
 80052a2:	6879      	ldr	r1, [r7, #4]
 80052a4:	4613      	mov	r3, r2
 80052a6:	011b      	lsls	r3, r3, #4
 80052a8:	1a9b      	subs	r3, r3, r2
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	440b      	add	r3, r1
 80052ae:	334d      	adds	r3, #77	@ 0x4d
 80052b0:	2205      	movs	r2, #5
 80052b2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80052b4:	78fa      	ldrb	r2, [r7, #3]
 80052b6:	6879      	ldr	r1, [r7, #4]
 80052b8:	4613      	mov	r3, r2
 80052ba:	011b      	lsls	r3, r3, #4
 80052bc:	1a9b      	subs	r3, r3, r2
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	440b      	add	r3, r1
 80052c2:	331a      	adds	r3, #26
 80052c4:	781b      	ldrb	r3, [r3, #0]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d109      	bne.n	80052de <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80052ca:	78fa      	ldrb	r2, [r7, #3]
 80052cc:	6879      	ldr	r1, [r7, #4]
 80052ce:	4613      	mov	r3, r2
 80052d0:	011b      	lsls	r3, r3, #4
 80052d2:	1a9b      	subs	r3, r3, r2
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	440b      	add	r3, r1
 80052d8:	3344      	adds	r3, #68	@ 0x44
 80052da:	2200      	movs	r2, #0
 80052dc:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	78fa      	ldrb	r2, [r7, #3]
 80052e4:	4611      	mov	r1, r2
 80052e6:	4618      	mov	r0, r3
 80052e8:	f005 f8dd 	bl	800a4a6 <USB_HC_Halt>
 80052ec:	e0b3      	b.n	8005456 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	78fa      	ldrb	r2, [r7, #3]
 80052f4:	4611      	mov	r1, r2
 80052f6:	4618      	mov	r0, r3
 80052f8:	f004 fb8d 	bl	8009a16 <USB_ReadChInterrupts>
 80052fc:	4603      	mov	r3, r0
 80052fe:	f003 0310 	and.w	r3, r3, #16
 8005302:	2b10      	cmp	r3, #16
 8005304:	f040 80a7 	bne.w	8005456 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8005308:	78fa      	ldrb	r2, [r7, #3]
 800530a:	6879      	ldr	r1, [r7, #4]
 800530c:	4613      	mov	r3, r2
 800530e:	011b      	lsls	r3, r3, #4
 8005310:	1a9b      	subs	r3, r3, r2
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	440b      	add	r3, r1
 8005316:	3326      	adds	r3, #38	@ 0x26
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	2b03      	cmp	r3, #3
 800531c:	d11b      	bne.n	8005356 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800531e:	78fa      	ldrb	r2, [r7, #3]
 8005320:	6879      	ldr	r1, [r7, #4]
 8005322:	4613      	mov	r3, r2
 8005324:	011b      	lsls	r3, r3, #4
 8005326:	1a9b      	subs	r3, r3, r2
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	440b      	add	r3, r1
 800532c:	3344      	adds	r3, #68	@ 0x44
 800532e:	2200      	movs	r2, #0
 8005330:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8005332:	78fa      	ldrb	r2, [r7, #3]
 8005334:	6879      	ldr	r1, [r7, #4]
 8005336:	4613      	mov	r3, r2
 8005338:	011b      	lsls	r3, r3, #4
 800533a:	1a9b      	subs	r3, r3, r2
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	440b      	add	r3, r1
 8005340:	334d      	adds	r3, #77	@ 0x4d
 8005342:	2204      	movs	r2, #4
 8005344:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	78fa      	ldrb	r2, [r7, #3]
 800534c:	4611      	mov	r1, r2
 800534e:	4618      	mov	r0, r3
 8005350:	f005 f8a9 	bl	800a4a6 <USB_HC_Halt>
 8005354:	e03f      	b.n	80053d6 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8005356:	78fa      	ldrb	r2, [r7, #3]
 8005358:	6879      	ldr	r1, [r7, #4]
 800535a:	4613      	mov	r3, r2
 800535c:	011b      	lsls	r3, r3, #4
 800535e:	1a9b      	subs	r3, r3, r2
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	440b      	add	r3, r1
 8005364:	3326      	adds	r3, #38	@ 0x26
 8005366:	781b      	ldrb	r3, [r3, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d00a      	beq.n	8005382 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800536c:	78fa      	ldrb	r2, [r7, #3]
 800536e:	6879      	ldr	r1, [r7, #4]
 8005370:	4613      	mov	r3, r2
 8005372:	011b      	lsls	r3, r3, #4
 8005374:	1a9b      	subs	r3, r3, r2
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	440b      	add	r3, r1
 800537a:	3326      	adds	r3, #38	@ 0x26
 800537c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800537e:	2b02      	cmp	r3, #2
 8005380:	d129      	bne.n	80053d6 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8005382:	78fa      	ldrb	r2, [r7, #3]
 8005384:	6879      	ldr	r1, [r7, #4]
 8005386:	4613      	mov	r3, r2
 8005388:	011b      	lsls	r3, r3, #4
 800538a:	1a9b      	subs	r3, r3, r2
 800538c:	009b      	lsls	r3, r3, #2
 800538e:	440b      	add	r3, r1
 8005390:	3344      	adds	r3, #68	@ 0x44
 8005392:	2200      	movs	r2, #0
 8005394:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	799b      	ldrb	r3, [r3, #6]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00a      	beq.n	80053b4 <HCD_HC_IN_IRQHandler+0xc2a>
 800539e:	78fa      	ldrb	r2, [r7, #3]
 80053a0:	6879      	ldr	r1, [r7, #4]
 80053a2:	4613      	mov	r3, r2
 80053a4:	011b      	lsls	r3, r3, #4
 80053a6:	1a9b      	subs	r3, r3, r2
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	440b      	add	r3, r1
 80053ac:	331b      	adds	r3, #27
 80053ae:	781b      	ldrb	r3, [r3, #0]
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d110      	bne.n	80053d6 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80053b4:	78fa      	ldrb	r2, [r7, #3]
 80053b6:	6879      	ldr	r1, [r7, #4]
 80053b8:	4613      	mov	r3, r2
 80053ba:	011b      	lsls	r3, r3, #4
 80053bc:	1a9b      	subs	r3, r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	440b      	add	r3, r1
 80053c2:	334d      	adds	r3, #77	@ 0x4d
 80053c4:	2204      	movs	r2, #4
 80053c6:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	78fa      	ldrb	r2, [r7, #3]
 80053ce:	4611      	mov	r1, r2
 80053d0:	4618      	mov	r0, r3
 80053d2:	f005 f868 	bl	800a4a6 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80053d6:	78fa      	ldrb	r2, [r7, #3]
 80053d8:	6879      	ldr	r1, [r7, #4]
 80053da:	4613      	mov	r3, r2
 80053dc:	011b      	lsls	r3, r3, #4
 80053de:	1a9b      	subs	r3, r3, r2
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	440b      	add	r3, r1
 80053e4:	331b      	adds	r3, #27
 80053e6:	781b      	ldrb	r3, [r3, #0]
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d129      	bne.n	8005440 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80053ec:	78fa      	ldrb	r2, [r7, #3]
 80053ee:	6879      	ldr	r1, [r7, #4]
 80053f0:	4613      	mov	r3, r2
 80053f2:	011b      	lsls	r3, r3, #4
 80053f4:	1a9b      	subs	r3, r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	440b      	add	r3, r1
 80053fa:	331b      	adds	r3, #27
 80053fc:	2200      	movs	r2, #0
 80053fe:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005400:	78fb      	ldrb	r3, [r7, #3]
 8005402:	015a      	lsls	r2, r3, #5
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	4413      	add	r3, r2
 8005408:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	78fa      	ldrb	r2, [r7, #3]
 8005410:	0151      	lsls	r1, r2, #5
 8005412:	693a      	ldr	r2, [r7, #16]
 8005414:	440a      	add	r2, r1
 8005416:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800541a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800541e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8005420:	78fb      	ldrb	r3, [r7, #3]
 8005422:	015a      	lsls	r2, r3, #5
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	4413      	add	r3, r2
 8005428:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800542c:	68db      	ldr	r3, [r3, #12]
 800542e:	78fa      	ldrb	r2, [r7, #3]
 8005430:	0151      	lsls	r1, r2, #5
 8005432:	693a      	ldr	r2, [r7, #16]
 8005434:	440a      	add	r2, r1
 8005436:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800543a:	f043 0320 	orr.w	r3, r3, #32
 800543e:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005440:	78fb      	ldrb	r3, [r7, #3]
 8005442:	015a      	lsls	r2, r3, #5
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	4413      	add	r3, r2
 8005448:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800544c:	461a      	mov	r2, r3
 800544e:	2310      	movs	r3, #16
 8005450:	6093      	str	r3, [r2, #8]
 8005452:	e000      	b.n	8005456 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8005454:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8005456:	3718      	adds	r7, #24
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}

0800545c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b086      	sub	sp, #24
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	460b      	mov	r3, r1
 8005466:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	78fa      	ldrb	r2, [r7, #3]
 8005478:	4611      	mov	r1, r2
 800547a:	4618      	mov	r0, r3
 800547c:	f004 facb 	bl	8009a16 <USB_ReadChInterrupts>
 8005480:	4603      	mov	r3, r0
 8005482:	f003 0304 	and.w	r3, r3, #4
 8005486:	2b04      	cmp	r3, #4
 8005488:	d11b      	bne.n	80054c2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800548a:	78fb      	ldrb	r3, [r7, #3]
 800548c:	015a      	lsls	r2, r3, #5
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	4413      	add	r3, r2
 8005492:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005496:	461a      	mov	r2, r3
 8005498:	2304      	movs	r3, #4
 800549a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800549c:	78fa      	ldrb	r2, [r7, #3]
 800549e:	6879      	ldr	r1, [r7, #4]
 80054a0:	4613      	mov	r3, r2
 80054a2:	011b      	lsls	r3, r3, #4
 80054a4:	1a9b      	subs	r3, r3, r2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	440b      	add	r3, r1
 80054aa:	334d      	adds	r3, #77	@ 0x4d
 80054ac:	2207      	movs	r2, #7
 80054ae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	78fa      	ldrb	r2, [r7, #3]
 80054b6:	4611      	mov	r1, r2
 80054b8:	4618      	mov	r0, r3
 80054ba:	f004 fff4 	bl	800a4a6 <USB_HC_Halt>
 80054be:	f000 bc89 	b.w	8005dd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	78fa      	ldrb	r2, [r7, #3]
 80054c8:	4611      	mov	r1, r2
 80054ca:	4618      	mov	r0, r3
 80054cc:	f004 faa3 	bl	8009a16 <USB_ReadChInterrupts>
 80054d0:	4603      	mov	r3, r0
 80054d2:	f003 0320 	and.w	r3, r3, #32
 80054d6:	2b20      	cmp	r3, #32
 80054d8:	f040 8082 	bne.w	80055e0 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80054dc:	78fb      	ldrb	r3, [r7, #3]
 80054de:	015a      	lsls	r2, r3, #5
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	4413      	add	r3, r2
 80054e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054e8:	461a      	mov	r2, r3
 80054ea:	2320      	movs	r3, #32
 80054ec:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80054ee:	78fa      	ldrb	r2, [r7, #3]
 80054f0:	6879      	ldr	r1, [r7, #4]
 80054f2:	4613      	mov	r3, r2
 80054f4:	011b      	lsls	r3, r3, #4
 80054f6:	1a9b      	subs	r3, r3, r2
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	440b      	add	r3, r1
 80054fc:	3319      	adds	r3, #25
 80054fe:	781b      	ldrb	r3, [r3, #0]
 8005500:	2b01      	cmp	r3, #1
 8005502:	d124      	bne.n	800554e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8005504:	78fa      	ldrb	r2, [r7, #3]
 8005506:	6879      	ldr	r1, [r7, #4]
 8005508:	4613      	mov	r3, r2
 800550a:	011b      	lsls	r3, r3, #4
 800550c:	1a9b      	subs	r3, r3, r2
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	440b      	add	r3, r1
 8005512:	3319      	adds	r3, #25
 8005514:	2200      	movs	r2, #0
 8005516:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005518:	78fa      	ldrb	r2, [r7, #3]
 800551a:	6879      	ldr	r1, [r7, #4]
 800551c:	4613      	mov	r3, r2
 800551e:	011b      	lsls	r3, r3, #4
 8005520:	1a9b      	subs	r3, r3, r2
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	440b      	add	r3, r1
 8005526:	334c      	adds	r3, #76	@ 0x4c
 8005528:	2202      	movs	r2, #2
 800552a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800552c:	78fa      	ldrb	r2, [r7, #3]
 800552e:	6879      	ldr	r1, [r7, #4]
 8005530:	4613      	mov	r3, r2
 8005532:	011b      	lsls	r3, r3, #4
 8005534:	1a9b      	subs	r3, r3, r2
 8005536:	009b      	lsls	r3, r3, #2
 8005538:	440b      	add	r3, r1
 800553a:	334d      	adds	r3, #77	@ 0x4d
 800553c:	2203      	movs	r2, #3
 800553e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	78fa      	ldrb	r2, [r7, #3]
 8005546:	4611      	mov	r1, r2
 8005548:	4618      	mov	r0, r3
 800554a:	f004 ffac 	bl	800a4a6 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800554e:	78fa      	ldrb	r2, [r7, #3]
 8005550:	6879      	ldr	r1, [r7, #4]
 8005552:	4613      	mov	r3, r2
 8005554:	011b      	lsls	r3, r3, #4
 8005556:	1a9b      	subs	r3, r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	440b      	add	r3, r1
 800555c:	331a      	adds	r3, #26
 800555e:	781b      	ldrb	r3, [r3, #0]
 8005560:	2b01      	cmp	r3, #1
 8005562:	f040 8437 	bne.w	8005dd4 <HCD_HC_OUT_IRQHandler+0x978>
 8005566:	78fa      	ldrb	r2, [r7, #3]
 8005568:	6879      	ldr	r1, [r7, #4]
 800556a:	4613      	mov	r3, r2
 800556c:	011b      	lsls	r3, r3, #4
 800556e:	1a9b      	subs	r3, r3, r2
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	440b      	add	r3, r1
 8005574:	331b      	adds	r3, #27
 8005576:	781b      	ldrb	r3, [r3, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	f040 842b 	bne.w	8005dd4 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800557e:	78fa      	ldrb	r2, [r7, #3]
 8005580:	6879      	ldr	r1, [r7, #4]
 8005582:	4613      	mov	r3, r2
 8005584:	011b      	lsls	r3, r3, #4
 8005586:	1a9b      	subs	r3, r3, r2
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	440b      	add	r3, r1
 800558c:	3326      	adds	r3, #38	@ 0x26
 800558e:	781b      	ldrb	r3, [r3, #0]
 8005590:	2b01      	cmp	r3, #1
 8005592:	d009      	beq.n	80055a8 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8005594:	78fa      	ldrb	r2, [r7, #3]
 8005596:	6879      	ldr	r1, [r7, #4]
 8005598:	4613      	mov	r3, r2
 800559a:	011b      	lsls	r3, r3, #4
 800559c:	1a9b      	subs	r3, r3, r2
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	440b      	add	r3, r1
 80055a2:	331b      	adds	r3, #27
 80055a4:	2201      	movs	r2, #1
 80055a6:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80055a8:	78fa      	ldrb	r2, [r7, #3]
 80055aa:	6879      	ldr	r1, [r7, #4]
 80055ac:	4613      	mov	r3, r2
 80055ae:	011b      	lsls	r3, r3, #4
 80055b0:	1a9b      	subs	r3, r3, r2
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	440b      	add	r3, r1
 80055b6:	334d      	adds	r3, #77	@ 0x4d
 80055b8:	2203      	movs	r2, #3
 80055ba:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	78fa      	ldrb	r2, [r7, #3]
 80055c2:	4611      	mov	r1, r2
 80055c4:	4618      	mov	r0, r3
 80055c6:	f004 ff6e 	bl	800a4a6 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80055ca:	78fa      	ldrb	r2, [r7, #3]
 80055cc:	6879      	ldr	r1, [r7, #4]
 80055ce:	4613      	mov	r3, r2
 80055d0:	011b      	lsls	r3, r3, #4
 80055d2:	1a9b      	subs	r3, r3, r2
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	440b      	add	r3, r1
 80055d8:	3344      	adds	r3, #68	@ 0x44
 80055da:	2200      	movs	r2, #0
 80055dc:	601a      	str	r2, [r3, #0]
 80055de:	e3f9      	b.n	8005dd4 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	78fa      	ldrb	r2, [r7, #3]
 80055e6:	4611      	mov	r1, r2
 80055e8:	4618      	mov	r0, r3
 80055ea:	f004 fa14 	bl	8009a16 <USB_ReadChInterrupts>
 80055ee:	4603      	mov	r3, r0
 80055f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055f8:	d111      	bne.n	800561e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80055fa:	78fb      	ldrb	r3, [r7, #3]
 80055fc:	015a      	lsls	r2, r3, #5
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	4413      	add	r3, r2
 8005602:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005606:	461a      	mov	r2, r3
 8005608:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800560c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	78fa      	ldrb	r2, [r7, #3]
 8005614:	4611      	mov	r1, r2
 8005616:	4618      	mov	r0, r3
 8005618:	f004 ff45 	bl	800a4a6 <USB_HC_Halt>
 800561c:	e3da      	b.n	8005dd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	78fa      	ldrb	r2, [r7, #3]
 8005624:	4611      	mov	r1, r2
 8005626:	4618      	mov	r0, r3
 8005628:	f004 f9f5 	bl	8009a16 <USB_ReadChInterrupts>
 800562c:	4603      	mov	r3, r0
 800562e:	f003 0301 	and.w	r3, r3, #1
 8005632:	2b01      	cmp	r3, #1
 8005634:	d168      	bne.n	8005708 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8005636:	78fa      	ldrb	r2, [r7, #3]
 8005638:	6879      	ldr	r1, [r7, #4]
 800563a:	4613      	mov	r3, r2
 800563c:	011b      	lsls	r3, r3, #4
 800563e:	1a9b      	subs	r3, r3, r2
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	440b      	add	r3, r1
 8005644:	3344      	adds	r3, #68	@ 0x44
 8005646:	2200      	movs	r2, #0
 8005648:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	78fa      	ldrb	r2, [r7, #3]
 8005650:	4611      	mov	r1, r2
 8005652:	4618      	mov	r0, r3
 8005654:	f004 f9df 	bl	8009a16 <USB_ReadChInterrupts>
 8005658:	4603      	mov	r3, r0
 800565a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800565e:	2b40      	cmp	r3, #64	@ 0x40
 8005660:	d112      	bne.n	8005688 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8005662:	78fa      	ldrb	r2, [r7, #3]
 8005664:	6879      	ldr	r1, [r7, #4]
 8005666:	4613      	mov	r3, r2
 8005668:	011b      	lsls	r3, r3, #4
 800566a:	1a9b      	subs	r3, r3, r2
 800566c:	009b      	lsls	r3, r3, #2
 800566e:	440b      	add	r3, r1
 8005670:	3319      	adds	r3, #25
 8005672:	2201      	movs	r2, #1
 8005674:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005676:	78fb      	ldrb	r3, [r7, #3]
 8005678:	015a      	lsls	r2, r3, #5
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	4413      	add	r3, r2
 800567e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005682:	461a      	mov	r2, r3
 8005684:	2340      	movs	r3, #64	@ 0x40
 8005686:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8005688:	78fa      	ldrb	r2, [r7, #3]
 800568a:	6879      	ldr	r1, [r7, #4]
 800568c:	4613      	mov	r3, r2
 800568e:	011b      	lsls	r3, r3, #4
 8005690:	1a9b      	subs	r3, r3, r2
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	440b      	add	r3, r1
 8005696:	331b      	adds	r3, #27
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d019      	beq.n	80056d2 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800569e:	78fa      	ldrb	r2, [r7, #3]
 80056a0:	6879      	ldr	r1, [r7, #4]
 80056a2:	4613      	mov	r3, r2
 80056a4:	011b      	lsls	r3, r3, #4
 80056a6:	1a9b      	subs	r3, r3, r2
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	440b      	add	r3, r1
 80056ac:	331b      	adds	r3, #27
 80056ae:	2200      	movs	r2, #0
 80056b0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80056b2:	78fb      	ldrb	r3, [r7, #3]
 80056b4:	015a      	lsls	r2, r3, #5
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	4413      	add	r3, r2
 80056ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	78fa      	ldrb	r2, [r7, #3]
 80056c2:	0151      	lsls	r1, r2, #5
 80056c4:	693a      	ldr	r2, [r7, #16]
 80056c6:	440a      	add	r2, r1
 80056c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80056cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056d0:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80056d2:	78fb      	ldrb	r3, [r7, #3]
 80056d4:	015a      	lsls	r2, r3, #5
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	4413      	add	r3, r2
 80056da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056de:	461a      	mov	r2, r3
 80056e0:	2301      	movs	r3, #1
 80056e2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80056e4:	78fa      	ldrb	r2, [r7, #3]
 80056e6:	6879      	ldr	r1, [r7, #4]
 80056e8:	4613      	mov	r3, r2
 80056ea:	011b      	lsls	r3, r3, #4
 80056ec:	1a9b      	subs	r3, r3, r2
 80056ee:	009b      	lsls	r3, r3, #2
 80056f0:	440b      	add	r3, r1
 80056f2:	334d      	adds	r3, #77	@ 0x4d
 80056f4:	2201      	movs	r2, #1
 80056f6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	78fa      	ldrb	r2, [r7, #3]
 80056fe:	4611      	mov	r1, r2
 8005700:	4618      	mov	r0, r3
 8005702:	f004 fed0 	bl	800a4a6 <USB_HC_Halt>
 8005706:	e365      	b.n	8005dd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	78fa      	ldrb	r2, [r7, #3]
 800570e:	4611      	mov	r1, r2
 8005710:	4618      	mov	r0, r3
 8005712:	f004 f980 	bl	8009a16 <USB_ReadChInterrupts>
 8005716:	4603      	mov	r3, r0
 8005718:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800571c:	2b40      	cmp	r3, #64	@ 0x40
 800571e:	d139      	bne.n	8005794 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8005720:	78fa      	ldrb	r2, [r7, #3]
 8005722:	6879      	ldr	r1, [r7, #4]
 8005724:	4613      	mov	r3, r2
 8005726:	011b      	lsls	r3, r3, #4
 8005728:	1a9b      	subs	r3, r3, r2
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	440b      	add	r3, r1
 800572e:	334d      	adds	r3, #77	@ 0x4d
 8005730:	2205      	movs	r2, #5
 8005732:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005734:	78fa      	ldrb	r2, [r7, #3]
 8005736:	6879      	ldr	r1, [r7, #4]
 8005738:	4613      	mov	r3, r2
 800573a:	011b      	lsls	r3, r3, #4
 800573c:	1a9b      	subs	r3, r3, r2
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	440b      	add	r3, r1
 8005742:	331a      	adds	r3, #26
 8005744:	781b      	ldrb	r3, [r3, #0]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d109      	bne.n	800575e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800574a:	78fa      	ldrb	r2, [r7, #3]
 800574c:	6879      	ldr	r1, [r7, #4]
 800574e:	4613      	mov	r3, r2
 8005750:	011b      	lsls	r3, r3, #4
 8005752:	1a9b      	subs	r3, r3, r2
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	440b      	add	r3, r1
 8005758:	3319      	adds	r3, #25
 800575a:	2201      	movs	r2, #1
 800575c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800575e:	78fa      	ldrb	r2, [r7, #3]
 8005760:	6879      	ldr	r1, [r7, #4]
 8005762:	4613      	mov	r3, r2
 8005764:	011b      	lsls	r3, r3, #4
 8005766:	1a9b      	subs	r3, r3, r2
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	440b      	add	r3, r1
 800576c:	3344      	adds	r3, #68	@ 0x44
 800576e:	2200      	movs	r2, #0
 8005770:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	78fa      	ldrb	r2, [r7, #3]
 8005778:	4611      	mov	r1, r2
 800577a:	4618      	mov	r0, r3
 800577c:	f004 fe93 	bl	800a4a6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005780:	78fb      	ldrb	r3, [r7, #3]
 8005782:	015a      	lsls	r2, r3, #5
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	4413      	add	r3, r2
 8005788:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800578c:	461a      	mov	r2, r3
 800578e:	2340      	movs	r3, #64	@ 0x40
 8005790:	6093      	str	r3, [r2, #8]
 8005792:	e31f      	b.n	8005dd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	78fa      	ldrb	r2, [r7, #3]
 800579a:	4611      	mov	r1, r2
 800579c:	4618      	mov	r0, r3
 800579e:	f004 f93a 	bl	8009a16 <USB_ReadChInterrupts>
 80057a2:	4603      	mov	r3, r0
 80057a4:	f003 0308 	and.w	r3, r3, #8
 80057a8:	2b08      	cmp	r3, #8
 80057aa:	d11a      	bne.n	80057e2 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80057ac:	78fb      	ldrb	r3, [r7, #3]
 80057ae:	015a      	lsls	r2, r3, #5
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	4413      	add	r3, r2
 80057b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057b8:	461a      	mov	r2, r3
 80057ba:	2308      	movs	r3, #8
 80057bc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80057be:	78fa      	ldrb	r2, [r7, #3]
 80057c0:	6879      	ldr	r1, [r7, #4]
 80057c2:	4613      	mov	r3, r2
 80057c4:	011b      	lsls	r3, r3, #4
 80057c6:	1a9b      	subs	r3, r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	440b      	add	r3, r1
 80057cc:	334d      	adds	r3, #77	@ 0x4d
 80057ce:	2206      	movs	r2, #6
 80057d0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	78fa      	ldrb	r2, [r7, #3]
 80057d8:	4611      	mov	r1, r2
 80057da:	4618      	mov	r0, r3
 80057dc:	f004 fe63 	bl	800a4a6 <USB_HC_Halt>
 80057e0:	e2f8      	b.n	8005dd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	78fa      	ldrb	r2, [r7, #3]
 80057e8:	4611      	mov	r1, r2
 80057ea:	4618      	mov	r0, r3
 80057ec:	f004 f913 	bl	8009a16 <USB_ReadChInterrupts>
 80057f0:	4603      	mov	r3, r0
 80057f2:	f003 0310 	and.w	r3, r3, #16
 80057f6:	2b10      	cmp	r3, #16
 80057f8:	d144      	bne.n	8005884 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80057fa:	78fa      	ldrb	r2, [r7, #3]
 80057fc:	6879      	ldr	r1, [r7, #4]
 80057fe:	4613      	mov	r3, r2
 8005800:	011b      	lsls	r3, r3, #4
 8005802:	1a9b      	subs	r3, r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	440b      	add	r3, r1
 8005808:	3344      	adds	r3, #68	@ 0x44
 800580a:	2200      	movs	r2, #0
 800580c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800580e:	78fa      	ldrb	r2, [r7, #3]
 8005810:	6879      	ldr	r1, [r7, #4]
 8005812:	4613      	mov	r3, r2
 8005814:	011b      	lsls	r3, r3, #4
 8005816:	1a9b      	subs	r3, r3, r2
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	440b      	add	r3, r1
 800581c:	334d      	adds	r3, #77	@ 0x4d
 800581e:	2204      	movs	r2, #4
 8005820:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8005822:	78fa      	ldrb	r2, [r7, #3]
 8005824:	6879      	ldr	r1, [r7, #4]
 8005826:	4613      	mov	r3, r2
 8005828:	011b      	lsls	r3, r3, #4
 800582a:	1a9b      	subs	r3, r3, r2
 800582c:	009b      	lsls	r3, r3, #2
 800582e:	440b      	add	r3, r1
 8005830:	3319      	adds	r3, #25
 8005832:	781b      	ldrb	r3, [r3, #0]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d114      	bne.n	8005862 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8005838:	78fa      	ldrb	r2, [r7, #3]
 800583a:	6879      	ldr	r1, [r7, #4]
 800583c:	4613      	mov	r3, r2
 800583e:	011b      	lsls	r3, r3, #4
 8005840:	1a9b      	subs	r3, r3, r2
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	440b      	add	r3, r1
 8005846:	3318      	adds	r3, #24
 8005848:	781b      	ldrb	r3, [r3, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d109      	bne.n	8005862 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800584e:	78fa      	ldrb	r2, [r7, #3]
 8005850:	6879      	ldr	r1, [r7, #4]
 8005852:	4613      	mov	r3, r2
 8005854:	011b      	lsls	r3, r3, #4
 8005856:	1a9b      	subs	r3, r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	440b      	add	r3, r1
 800585c:	3319      	adds	r3, #25
 800585e:	2201      	movs	r2, #1
 8005860:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	78fa      	ldrb	r2, [r7, #3]
 8005868:	4611      	mov	r1, r2
 800586a:	4618      	mov	r0, r3
 800586c:	f004 fe1b 	bl	800a4a6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005870:	78fb      	ldrb	r3, [r7, #3]
 8005872:	015a      	lsls	r2, r3, #5
 8005874:	693b      	ldr	r3, [r7, #16]
 8005876:	4413      	add	r3, r2
 8005878:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800587c:	461a      	mov	r2, r3
 800587e:	2310      	movs	r3, #16
 8005880:	6093      	str	r3, [r2, #8]
 8005882:	e2a7      	b.n	8005dd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	78fa      	ldrb	r2, [r7, #3]
 800588a:	4611      	mov	r1, r2
 800588c:	4618      	mov	r0, r3
 800588e:	f004 f8c2 	bl	8009a16 <USB_ReadChInterrupts>
 8005892:	4603      	mov	r3, r0
 8005894:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005898:	2b80      	cmp	r3, #128	@ 0x80
 800589a:	f040 8083 	bne.w	80059a4 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	799b      	ldrb	r3, [r3, #6]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d111      	bne.n	80058ca <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80058a6:	78fa      	ldrb	r2, [r7, #3]
 80058a8:	6879      	ldr	r1, [r7, #4]
 80058aa:	4613      	mov	r3, r2
 80058ac:	011b      	lsls	r3, r3, #4
 80058ae:	1a9b      	subs	r3, r3, r2
 80058b0:	009b      	lsls	r3, r3, #2
 80058b2:	440b      	add	r3, r1
 80058b4:	334d      	adds	r3, #77	@ 0x4d
 80058b6:	2207      	movs	r2, #7
 80058b8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	78fa      	ldrb	r2, [r7, #3]
 80058c0:	4611      	mov	r1, r2
 80058c2:	4618      	mov	r0, r3
 80058c4:	f004 fdef 	bl	800a4a6 <USB_HC_Halt>
 80058c8:	e062      	b.n	8005990 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80058ca:	78fa      	ldrb	r2, [r7, #3]
 80058cc:	6879      	ldr	r1, [r7, #4]
 80058ce:	4613      	mov	r3, r2
 80058d0:	011b      	lsls	r3, r3, #4
 80058d2:	1a9b      	subs	r3, r3, r2
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	440b      	add	r3, r1
 80058d8:	3344      	adds	r3, #68	@ 0x44
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	1c59      	adds	r1, r3, #1
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	4613      	mov	r3, r2
 80058e2:	011b      	lsls	r3, r3, #4
 80058e4:	1a9b      	subs	r3, r3, r2
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	4403      	add	r3, r0
 80058ea:	3344      	adds	r3, #68	@ 0x44
 80058ec:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80058ee:	78fa      	ldrb	r2, [r7, #3]
 80058f0:	6879      	ldr	r1, [r7, #4]
 80058f2:	4613      	mov	r3, r2
 80058f4:	011b      	lsls	r3, r3, #4
 80058f6:	1a9b      	subs	r3, r3, r2
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	440b      	add	r3, r1
 80058fc:	3344      	adds	r3, #68	@ 0x44
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2b02      	cmp	r3, #2
 8005902:	d922      	bls.n	800594a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005904:	78fa      	ldrb	r2, [r7, #3]
 8005906:	6879      	ldr	r1, [r7, #4]
 8005908:	4613      	mov	r3, r2
 800590a:	011b      	lsls	r3, r3, #4
 800590c:	1a9b      	subs	r3, r3, r2
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	440b      	add	r3, r1
 8005912:	3344      	adds	r3, #68	@ 0x44
 8005914:	2200      	movs	r2, #0
 8005916:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005918:	78fa      	ldrb	r2, [r7, #3]
 800591a:	6879      	ldr	r1, [r7, #4]
 800591c:	4613      	mov	r3, r2
 800591e:	011b      	lsls	r3, r3, #4
 8005920:	1a9b      	subs	r3, r3, r2
 8005922:	009b      	lsls	r3, r3, #2
 8005924:	440b      	add	r3, r1
 8005926:	334c      	adds	r3, #76	@ 0x4c
 8005928:	2204      	movs	r2, #4
 800592a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800592c:	78fa      	ldrb	r2, [r7, #3]
 800592e:	6879      	ldr	r1, [r7, #4]
 8005930:	4613      	mov	r3, r2
 8005932:	011b      	lsls	r3, r3, #4
 8005934:	1a9b      	subs	r3, r3, r2
 8005936:	009b      	lsls	r3, r3, #2
 8005938:	440b      	add	r3, r1
 800593a:	334c      	adds	r3, #76	@ 0x4c
 800593c:	781a      	ldrb	r2, [r3, #0]
 800593e:	78fb      	ldrb	r3, [r7, #3]
 8005940:	4619      	mov	r1, r3
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f007 f8c4 	bl	800cad0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005948:	e022      	b.n	8005990 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800594a:	78fa      	ldrb	r2, [r7, #3]
 800594c:	6879      	ldr	r1, [r7, #4]
 800594e:	4613      	mov	r3, r2
 8005950:	011b      	lsls	r3, r3, #4
 8005952:	1a9b      	subs	r3, r3, r2
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	440b      	add	r3, r1
 8005958:	334c      	adds	r3, #76	@ 0x4c
 800595a:	2202      	movs	r2, #2
 800595c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800595e:	78fb      	ldrb	r3, [r7, #3]
 8005960:	015a      	lsls	r2, r3, #5
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	4413      	add	r3, r2
 8005966:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005974:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800597c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800597e:	78fb      	ldrb	r3, [r7, #3]
 8005980:	015a      	lsls	r2, r3, #5
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	4413      	add	r3, r2
 8005986:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800598a:	461a      	mov	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005990:	78fb      	ldrb	r3, [r7, #3]
 8005992:	015a      	lsls	r2, r3, #5
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	4413      	add	r3, r2
 8005998:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800599c:	461a      	mov	r2, r3
 800599e:	2380      	movs	r3, #128	@ 0x80
 80059a0:	6093      	str	r3, [r2, #8]
 80059a2:	e217      	b.n	8005dd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	78fa      	ldrb	r2, [r7, #3]
 80059aa:	4611      	mov	r1, r2
 80059ac:	4618      	mov	r0, r3
 80059ae:	f004 f832 	bl	8009a16 <USB_ReadChInterrupts>
 80059b2:	4603      	mov	r3, r0
 80059b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059bc:	d11b      	bne.n	80059f6 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80059be:	78fa      	ldrb	r2, [r7, #3]
 80059c0:	6879      	ldr	r1, [r7, #4]
 80059c2:	4613      	mov	r3, r2
 80059c4:	011b      	lsls	r3, r3, #4
 80059c6:	1a9b      	subs	r3, r3, r2
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	440b      	add	r3, r1
 80059cc:	334d      	adds	r3, #77	@ 0x4d
 80059ce:	2209      	movs	r2, #9
 80059d0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	78fa      	ldrb	r2, [r7, #3]
 80059d8:	4611      	mov	r1, r2
 80059da:	4618      	mov	r0, r3
 80059dc:	f004 fd63 	bl	800a4a6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80059e0:	78fb      	ldrb	r3, [r7, #3]
 80059e2:	015a      	lsls	r2, r3, #5
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	4413      	add	r3, r2
 80059e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80059ec:	461a      	mov	r2, r3
 80059ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80059f2:	6093      	str	r3, [r2, #8]
 80059f4:	e1ee      	b.n	8005dd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	78fa      	ldrb	r2, [r7, #3]
 80059fc:	4611      	mov	r1, r2
 80059fe:	4618      	mov	r0, r3
 8005a00:	f004 f809 	bl	8009a16 <USB_ReadChInterrupts>
 8005a04:	4603      	mov	r3, r0
 8005a06:	f003 0302 	and.w	r3, r3, #2
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	f040 81df 	bne.w	8005dce <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005a10:	78fb      	ldrb	r3, [r7, #3]
 8005a12:	015a      	lsls	r2, r3, #5
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	4413      	add	r3, r2
 8005a18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	2302      	movs	r3, #2
 8005a20:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005a22:	78fa      	ldrb	r2, [r7, #3]
 8005a24:	6879      	ldr	r1, [r7, #4]
 8005a26:	4613      	mov	r3, r2
 8005a28:	011b      	lsls	r3, r3, #4
 8005a2a:	1a9b      	subs	r3, r3, r2
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	440b      	add	r3, r1
 8005a30:	334d      	adds	r3, #77	@ 0x4d
 8005a32:	781b      	ldrb	r3, [r3, #0]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	f040 8093 	bne.w	8005b60 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005a3a:	78fa      	ldrb	r2, [r7, #3]
 8005a3c:	6879      	ldr	r1, [r7, #4]
 8005a3e:	4613      	mov	r3, r2
 8005a40:	011b      	lsls	r3, r3, #4
 8005a42:	1a9b      	subs	r3, r3, r2
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	440b      	add	r3, r1
 8005a48:	334d      	adds	r3, #77	@ 0x4d
 8005a4a:	2202      	movs	r2, #2
 8005a4c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8005a4e:	78fa      	ldrb	r2, [r7, #3]
 8005a50:	6879      	ldr	r1, [r7, #4]
 8005a52:	4613      	mov	r3, r2
 8005a54:	011b      	lsls	r3, r3, #4
 8005a56:	1a9b      	subs	r3, r3, r2
 8005a58:	009b      	lsls	r3, r3, #2
 8005a5a:	440b      	add	r3, r1
 8005a5c:	334c      	adds	r3, #76	@ 0x4c
 8005a5e:	2201      	movs	r2, #1
 8005a60:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005a62:	78fa      	ldrb	r2, [r7, #3]
 8005a64:	6879      	ldr	r1, [r7, #4]
 8005a66:	4613      	mov	r3, r2
 8005a68:	011b      	lsls	r3, r3, #4
 8005a6a:	1a9b      	subs	r3, r3, r2
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	440b      	add	r3, r1
 8005a70:	3326      	adds	r3, #38	@ 0x26
 8005a72:	781b      	ldrb	r3, [r3, #0]
 8005a74:	2b02      	cmp	r3, #2
 8005a76:	d00b      	beq.n	8005a90 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8005a78:	78fa      	ldrb	r2, [r7, #3]
 8005a7a:	6879      	ldr	r1, [r7, #4]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	011b      	lsls	r3, r3, #4
 8005a80:	1a9b      	subs	r3, r3, r2
 8005a82:	009b      	lsls	r3, r3, #2
 8005a84:	440b      	add	r3, r1
 8005a86:	3326      	adds	r3, #38	@ 0x26
 8005a88:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005a8a:	2b03      	cmp	r3, #3
 8005a8c:	f040 8190 	bne.w	8005db0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	799b      	ldrb	r3, [r3, #6]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d115      	bne.n	8005ac4 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005a98:	78fa      	ldrb	r2, [r7, #3]
 8005a9a:	6879      	ldr	r1, [r7, #4]
 8005a9c:	4613      	mov	r3, r2
 8005a9e:	011b      	lsls	r3, r3, #4
 8005aa0:	1a9b      	subs	r3, r3, r2
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	440b      	add	r3, r1
 8005aa6:	333d      	adds	r3, #61	@ 0x3d
 8005aa8:	781b      	ldrb	r3, [r3, #0]
 8005aaa:	78fa      	ldrb	r2, [r7, #3]
 8005aac:	f083 0301 	eor.w	r3, r3, #1
 8005ab0:	b2d8      	uxtb	r0, r3
 8005ab2:	6879      	ldr	r1, [r7, #4]
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	011b      	lsls	r3, r3, #4
 8005ab8:	1a9b      	subs	r3, r3, r2
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	440b      	add	r3, r1
 8005abe:	333d      	adds	r3, #61	@ 0x3d
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	799b      	ldrb	r3, [r3, #6]
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	f040 8171 	bne.w	8005db0 <HCD_HC_OUT_IRQHandler+0x954>
 8005ace:	78fa      	ldrb	r2, [r7, #3]
 8005ad0:	6879      	ldr	r1, [r7, #4]
 8005ad2:	4613      	mov	r3, r2
 8005ad4:	011b      	lsls	r3, r3, #4
 8005ad6:	1a9b      	subs	r3, r3, r2
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	440b      	add	r3, r1
 8005adc:	3334      	adds	r3, #52	@ 0x34
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	f000 8165 	beq.w	8005db0 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8005ae6:	78fa      	ldrb	r2, [r7, #3]
 8005ae8:	6879      	ldr	r1, [r7, #4]
 8005aea:	4613      	mov	r3, r2
 8005aec:	011b      	lsls	r3, r3, #4
 8005aee:	1a9b      	subs	r3, r3, r2
 8005af0:	009b      	lsls	r3, r3, #2
 8005af2:	440b      	add	r3, r1
 8005af4:	3334      	adds	r3, #52	@ 0x34
 8005af6:	6819      	ldr	r1, [r3, #0]
 8005af8:	78fa      	ldrb	r2, [r7, #3]
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	4613      	mov	r3, r2
 8005afe:	011b      	lsls	r3, r3, #4
 8005b00:	1a9b      	subs	r3, r3, r2
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	4403      	add	r3, r0
 8005b06:	3328      	adds	r3, #40	@ 0x28
 8005b08:	881b      	ldrh	r3, [r3, #0]
 8005b0a:	440b      	add	r3, r1
 8005b0c:	1e59      	subs	r1, r3, #1
 8005b0e:	78fa      	ldrb	r2, [r7, #3]
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	4613      	mov	r3, r2
 8005b14:	011b      	lsls	r3, r3, #4
 8005b16:	1a9b      	subs	r3, r3, r2
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	4403      	add	r3, r0
 8005b1c:	3328      	adds	r3, #40	@ 0x28
 8005b1e:	881b      	ldrh	r3, [r3, #0]
 8005b20:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b24:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	f003 0301 	and.w	r3, r3, #1
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	f000 813f 	beq.w	8005db0 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8005b32:	78fa      	ldrb	r2, [r7, #3]
 8005b34:	6879      	ldr	r1, [r7, #4]
 8005b36:	4613      	mov	r3, r2
 8005b38:	011b      	lsls	r3, r3, #4
 8005b3a:	1a9b      	subs	r3, r3, r2
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	440b      	add	r3, r1
 8005b40:	333d      	adds	r3, #61	@ 0x3d
 8005b42:	781b      	ldrb	r3, [r3, #0]
 8005b44:	78fa      	ldrb	r2, [r7, #3]
 8005b46:	f083 0301 	eor.w	r3, r3, #1
 8005b4a:	b2d8      	uxtb	r0, r3
 8005b4c:	6879      	ldr	r1, [r7, #4]
 8005b4e:	4613      	mov	r3, r2
 8005b50:	011b      	lsls	r3, r3, #4
 8005b52:	1a9b      	subs	r3, r3, r2
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	440b      	add	r3, r1
 8005b58:	333d      	adds	r3, #61	@ 0x3d
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	701a      	strb	r2, [r3, #0]
 8005b5e:	e127      	b.n	8005db0 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005b60:	78fa      	ldrb	r2, [r7, #3]
 8005b62:	6879      	ldr	r1, [r7, #4]
 8005b64:	4613      	mov	r3, r2
 8005b66:	011b      	lsls	r3, r3, #4
 8005b68:	1a9b      	subs	r3, r3, r2
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	440b      	add	r3, r1
 8005b6e:	334d      	adds	r3, #77	@ 0x4d
 8005b70:	781b      	ldrb	r3, [r3, #0]
 8005b72:	2b03      	cmp	r3, #3
 8005b74:	d120      	bne.n	8005bb8 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005b76:	78fa      	ldrb	r2, [r7, #3]
 8005b78:	6879      	ldr	r1, [r7, #4]
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	011b      	lsls	r3, r3, #4
 8005b7e:	1a9b      	subs	r3, r3, r2
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	440b      	add	r3, r1
 8005b84:	334d      	adds	r3, #77	@ 0x4d
 8005b86:	2202      	movs	r2, #2
 8005b88:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005b8a:	78fa      	ldrb	r2, [r7, #3]
 8005b8c:	6879      	ldr	r1, [r7, #4]
 8005b8e:	4613      	mov	r3, r2
 8005b90:	011b      	lsls	r3, r3, #4
 8005b92:	1a9b      	subs	r3, r3, r2
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	440b      	add	r3, r1
 8005b98:	331b      	adds	r3, #27
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	f040 8107 	bne.w	8005db0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005ba2:	78fa      	ldrb	r2, [r7, #3]
 8005ba4:	6879      	ldr	r1, [r7, #4]
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	011b      	lsls	r3, r3, #4
 8005baa:	1a9b      	subs	r3, r3, r2
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	440b      	add	r3, r1
 8005bb0:	334c      	adds	r3, #76	@ 0x4c
 8005bb2:	2202      	movs	r2, #2
 8005bb4:	701a      	strb	r2, [r3, #0]
 8005bb6:	e0fb      	b.n	8005db0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005bb8:	78fa      	ldrb	r2, [r7, #3]
 8005bba:	6879      	ldr	r1, [r7, #4]
 8005bbc:	4613      	mov	r3, r2
 8005bbe:	011b      	lsls	r3, r3, #4
 8005bc0:	1a9b      	subs	r3, r3, r2
 8005bc2:	009b      	lsls	r3, r3, #2
 8005bc4:	440b      	add	r3, r1
 8005bc6:	334d      	adds	r3, #77	@ 0x4d
 8005bc8:	781b      	ldrb	r3, [r3, #0]
 8005bca:	2b04      	cmp	r3, #4
 8005bcc:	d13a      	bne.n	8005c44 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005bce:	78fa      	ldrb	r2, [r7, #3]
 8005bd0:	6879      	ldr	r1, [r7, #4]
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	011b      	lsls	r3, r3, #4
 8005bd6:	1a9b      	subs	r3, r3, r2
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	440b      	add	r3, r1
 8005bdc:	334d      	adds	r3, #77	@ 0x4d
 8005bde:	2202      	movs	r2, #2
 8005be0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005be2:	78fa      	ldrb	r2, [r7, #3]
 8005be4:	6879      	ldr	r1, [r7, #4]
 8005be6:	4613      	mov	r3, r2
 8005be8:	011b      	lsls	r3, r3, #4
 8005bea:	1a9b      	subs	r3, r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	440b      	add	r3, r1
 8005bf0:	334c      	adds	r3, #76	@ 0x4c
 8005bf2:	2202      	movs	r2, #2
 8005bf4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005bf6:	78fa      	ldrb	r2, [r7, #3]
 8005bf8:	6879      	ldr	r1, [r7, #4]
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	011b      	lsls	r3, r3, #4
 8005bfe:	1a9b      	subs	r3, r3, r2
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	440b      	add	r3, r1
 8005c04:	331b      	adds	r3, #27
 8005c06:	781b      	ldrb	r3, [r3, #0]
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	f040 80d1 	bne.w	8005db0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8005c0e:	78fa      	ldrb	r2, [r7, #3]
 8005c10:	6879      	ldr	r1, [r7, #4]
 8005c12:	4613      	mov	r3, r2
 8005c14:	011b      	lsls	r3, r3, #4
 8005c16:	1a9b      	subs	r3, r3, r2
 8005c18:	009b      	lsls	r3, r3, #2
 8005c1a:	440b      	add	r3, r1
 8005c1c:	331b      	adds	r3, #27
 8005c1e:	2200      	movs	r2, #0
 8005c20:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005c22:	78fb      	ldrb	r3, [r7, #3]
 8005c24:	015a      	lsls	r2, r3, #5
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	4413      	add	r3, r2
 8005c2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	78fa      	ldrb	r2, [r7, #3]
 8005c32:	0151      	lsls	r1, r2, #5
 8005c34:	693a      	ldr	r2, [r7, #16]
 8005c36:	440a      	add	r2, r1
 8005c38:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c40:	6053      	str	r3, [r2, #4]
 8005c42:	e0b5      	b.n	8005db0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005c44:	78fa      	ldrb	r2, [r7, #3]
 8005c46:	6879      	ldr	r1, [r7, #4]
 8005c48:	4613      	mov	r3, r2
 8005c4a:	011b      	lsls	r3, r3, #4
 8005c4c:	1a9b      	subs	r3, r3, r2
 8005c4e:	009b      	lsls	r3, r3, #2
 8005c50:	440b      	add	r3, r1
 8005c52:	334d      	adds	r3, #77	@ 0x4d
 8005c54:	781b      	ldrb	r3, [r3, #0]
 8005c56:	2b05      	cmp	r3, #5
 8005c58:	d114      	bne.n	8005c84 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005c5a:	78fa      	ldrb	r2, [r7, #3]
 8005c5c:	6879      	ldr	r1, [r7, #4]
 8005c5e:	4613      	mov	r3, r2
 8005c60:	011b      	lsls	r3, r3, #4
 8005c62:	1a9b      	subs	r3, r3, r2
 8005c64:	009b      	lsls	r3, r3, #2
 8005c66:	440b      	add	r3, r1
 8005c68:	334d      	adds	r3, #77	@ 0x4d
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8005c6e:	78fa      	ldrb	r2, [r7, #3]
 8005c70:	6879      	ldr	r1, [r7, #4]
 8005c72:	4613      	mov	r3, r2
 8005c74:	011b      	lsls	r3, r3, #4
 8005c76:	1a9b      	subs	r3, r3, r2
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	440b      	add	r3, r1
 8005c7c:	334c      	adds	r3, #76	@ 0x4c
 8005c7e:	2202      	movs	r2, #2
 8005c80:	701a      	strb	r2, [r3, #0]
 8005c82:	e095      	b.n	8005db0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005c84:	78fa      	ldrb	r2, [r7, #3]
 8005c86:	6879      	ldr	r1, [r7, #4]
 8005c88:	4613      	mov	r3, r2
 8005c8a:	011b      	lsls	r3, r3, #4
 8005c8c:	1a9b      	subs	r3, r3, r2
 8005c8e:	009b      	lsls	r3, r3, #2
 8005c90:	440b      	add	r3, r1
 8005c92:	334d      	adds	r3, #77	@ 0x4d
 8005c94:	781b      	ldrb	r3, [r3, #0]
 8005c96:	2b06      	cmp	r3, #6
 8005c98:	d114      	bne.n	8005cc4 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005c9a:	78fa      	ldrb	r2, [r7, #3]
 8005c9c:	6879      	ldr	r1, [r7, #4]
 8005c9e:	4613      	mov	r3, r2
 8005ca0:	011b      	lsls	r3, r3, #4
 8005ca2:	1a9b      	subs	r3, r3, r2
 8005ca4:	009b      	lsls	r3, r3, #2
 8005ca6:	440b      	add	r3, r1
 8005ca8:	334d      	adds	r3, #77	@ 0x4d
 8005caa:	2202      	movs	r2, #2
 8005cac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8005cae:	78fa      	ldrb	r2, [r7, #3]
 8005cb0:	6879      	ldr	r1, [r7, #4]
 8005cb2:	4613      	mov	r3, r2
 8005cb4:	011b      	lsls	r3, r3, #4
 8005cb6:	1a9b      	subs	r3, r3, r2
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	440b      	add	r3, r1
 8005cbc:	334c      	adds	r3, #76	@ 0x4c
 8005cbe:	2205      	movs	r2, #5
 8005cc0:	701a      	strb	r2, [r3, #0]
 8005cc2:	e075      	b.n	8005db0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005cc4:	78fa      	ldrb	r2, [r7, #3]
 8005cc6:	6879      	ldr	r1, [r7, #4]
 8005cc8:	4613      	mov	r3, r2
 8005cca:	011b      	lsls	r3, r3, #4
 8005ccc:	1a9b      	subs	r3, r3, r2
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	440b      	add	r3, r1
 8005cd2:	334d      	adds	r3, #77	@ 0x4d
 8005cd4:	781b      	ldrb	r3, [r3, #0]
 8005cd6:	2b07      	cmp	r3, #7
 8005cd8:	d00a      	beq.n	8005cf0 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005cda:	78fa      	ldrb	r2, [r7, #3]
 8005cdc:	6879      	ldr	r1, [r7, #4]
 8005cde:	4613      	mov	r3, r2
 8005ce0:	011b      	lsls	r3, r3, #4
 8005ce2:	1a9b      	subs	r3, r3, r2
 8005ce4:	009b      	lsls	r3, r3, #2
 8005ce6:	440b      	add	r3, r1
 8005ce8:	334d      	adds	r3, #77	@ 0x4d
 8005cea:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005cec:	2b09      	cmp	r3, #9
 8005cee:	d170      	bne.n	8005dd2 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005cf0:	78fa      	ldrb	r2, [r7, #3]
 8005cf2:	6879      	ldr	r1, [r7, #4]
 8005cf4:	4613      	mov	r3, r2
 8005cf6:	011b      	lsls	r3, r3, #4
 8005cf8:	1a9b      	subs	r3, r3, r2
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	440b      	add	r3, r1
 8005cfe:	334d      	adds	r3, #77	@ 0x4d
 8005d00:	2202      	movs	r2, #2
 8005d02:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005d04:	78fa      	ldrb	r2, [r7, #3]
 8005d06:	6879      	ldr	r1, [r7, #4]
 8005d08:	4613      	mov	r3, r2
 8005d0a:	011b      	lsls	r3, r3, #4
 8005d0c:	1a9b      	subs	r3, r3, r2
 8005d0e:	009b      	lsls	r3, r3, #2
 8005d10:	440b      	add	r3, r1
 8005d12:	3344      	adds	r3, #68	@ 0x44
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	1c59      	adds	r1, r3, #1
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	4613      	mov	r3, r2
 8005d1c:	011b      	lsls	r3, r3, #4
 8005d1e:	1a9b      	subs	r3, r3, r2
 8005d20:	009b      	lsls	r3, r3, #2
 8005d22:	4403      	add	r3, r0
 8005d24:	3344      	adds	r3, #68	@ 0x44
 8005d26:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005d28:	78fa      	ldrb	r2, [r7, #3]
 8005d2a:	6879      	ldr	r1, [r7, #4]
 8005d2c:	4613      	mov	r3, r2
 8005d2e:	011b      	lsls	r3, r3, #4
 8005d30:	1a9b      	subs	r3, r3, r2
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	440b      	add	r3, r1
 8005d36:	3344      	adds	r3, #68	@ 0x44
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2b02      	cmp	r3, #2
 8005d3c:	d914      	bls.n	8005d68 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005d3e:	78fa      	ldrb	r2, [r7, #3]
 8005d40:	6879      	ldr	r1, [r7, #4]
 8005d42:	4613      	mov	r3, r2
 8005d44:	011b      	lsls	r3, r3, #4
 8005d46:	1a9b      	subs	r3, r3, r2
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	440b      	add	r3, r1
 8005d4c:	3344      	adds	r3, #68	@ 0x44
 8005d4e:	2200      	movs	r2, #0
 8005d50:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005d52:	78fa      	ldrb	r2, [r7, #3]
 8005d54:	6879      	ldr	r1, [r7, #4]
 8005d56:	4613      	mov	r3, r2
 8005d58:	011b      	lsls	r3, r3, #4
 8005d5a:	1a9b      	subs	r3, r3, r2
 8005d5c:	009b      	lsls	r3, r3, #2
 8005d5e:	440b      	add	r3, r1
 8005d60:	334c      	adds	r3, #76	@ 0x4c
 8005d62:	2204      	movs	r2, #4
 8005d64:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005d66:	e022      	b.n	8005dae <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005d68:	78fa      	ldrb	r2, [r7, #3]
 8005d6a:	6879      	ldr	r1, [r7, #4]
 8005d6c:	4613      	mov	r3, r2
 8005d6e:	011b      	lsls	r3, r3, #4
 8005d70:	1a9b      	subs	r3, r3, r2
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	440b      	add	r3, r1
 8005d76:	334c      	adds	r3, #76	@ 0x4c
 8005d78:	2202      	movs	r2, #2
 8005d7a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005d7c:	78fb      	ldrb	r3, [r7, #3]
 8005d7e:	015a      	lsls	r2, r3, #5
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	4413      	add	r3, r2
 8005d84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005d92:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005d9a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005d9c:	78fb      	ldrb	r3, [r7, #3]
 8005d9e:	015a      	lsls	r2, r3, #5
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	4413      	add	r3, r2
 8005da4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005da8:	461a      	mov	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005dae:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005db0:	78fa      	ldrb	r2, [r7, #3]
 8005db2:	6879      	ldr	r1, [r7, #4]
 8005db4:	4613      	mov	r3, r2
 8005db6:	011b      	lsls	r3, r3, #4
 8005db8:	1a9b      	subs	r3, r3, r2
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	440b      	add	r3, r1
 8005dbe:	334c      	adds	r3, #76	@ 0x4c
 8005dc0:	781a      	ldrb	r2, [r3, #0]
 8005dc2:	78fb      	ldrb	r3, [r7, #3]
 8005dc4:	4619      	mov	r1, r3
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f006 fe82 	bl	800cad0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005dcc:	e002      	b.n	8005dd4 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005dce:	bf00      	nop
 8005dd0:	e000      	b.n	8005dd4 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8005dd2:	bf00      	nop
  }
}
 8005dd4:	3718      	adds	r7, #24
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}

08005dda <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005dda:	b580      	push	{r7, lr}
 8005ddc:	b08a      	sub	sp, #40	@ 0x28
 8005dde:	af00      	add	r7, sp, #0
 8005de0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dea:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	6a1b      	ldr	r3, [r3, #32]
 8005df2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	f003 030f 	and.w	r3, r3, #15
 8005dfa:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	0c5b      	lsrs	r3, r3, #17
 8005e00:	f003 030f 	and.w	r3, r3, #15
 8005e04:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005e06:	69fb      	ldr	r3, [r7, #28]
 8005e08:	091b      	lsrs	r3, r3, #4
 8005e0a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e0e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d004      	beq.n	8005e20 <HCD_RXQLVL_IRQHandler+0x46>
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	2b05      	cmp	r3, #5
 8005e1a:	f000 80b6 	beq.w	8005f8a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005e1e:	e0b7      	b.n	8005f90 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	f000 80b3 	beq.w	8005f8e <HCD_RXQLVL_IRQHandler+0x1b4>
 8005e28:	6879      	ldr	r1, [r7, #4]
 8005e2a:	69ba      	ldr	r2, [r7, #24]
 8005e2c:	4613      	mov	r3, r2
 8005e2e:	011b      	lsls	r3, r3, #4
 8005e30:	1a9b      	subs	r3, r3, r2
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	440b      	add	r3, r1
 8005e36:	332c      	adds	r3, #44	@ 0x2c
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	f000 80a7 	beq.w	8005f8e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8005e40:	6879      	ldr	r1, [r7, #4]
 8005e42:	69ba      	ldr	r2, [r7, #24]
 8005e44:	4613      	mov	r3, r2
 8005e46:	011b      	lsls	r3, r3, #4
 8005e48:	1a9b      	subs	r3, r3, r2
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	440b      	add	r3, r1
 8005e4e:	3338      	adds	r3, #56	@ 0x38
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	18d1      	adds	r1, r2, r3
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	69ba      	ldr	r2, [r7, #24]
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	011b      	lsls	r3, r3, #4
 8005e5e:	1a9b      	subs	r3, r3, r2
 8005e60:	009b      	lsls	r3, r3, #2
 8005e62:	4403      	add	r3, r0
 8005e64:	3334      	adds	r3, #52	@ 0x34
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4299      	cmp	r1, r3
 8005e6a:	f200 8083 	bhi.w	8005f74 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6818      	ldr	r0, [r3, #0]
 8005e72:	6879      	ldr	r1, [r7, #4]
 8005e74:	69ba      	ldr	r2, [r7, #24]
 8005e76:	4613      	mov	r3, r2
 8005e78:	011b      	lsls	r3, r3, #4
 8005e7a:	1a9b      	subs	r3, r3, r2
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	440b      	add	r3, r1
 8005e80:	332c      	adds	r3, #44	@ 0x2c
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	693a      	ldr	r2, [r7, #16]
 8005e86:	b292      	uxth	r2, r2
 8005e88:	4619      	mov	r1, r3
 8005e8a:	f003 fd59 	bl	8009940 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8005e8e:	6879      	ldr	r1, [r7, #4]
 8005e90:	69ba      	ldr	r2, [r7, #24]
 8005e92:	4613      	mov	r3, r2
 8005e94:	011b      	lsls	r3, r3, #4
 8005e96:	1a9b      	subs	r3, r3, r2
 8005e98:	009b      	lsls	r3, r3, #2
 8005e9a:	440b      	add	r3, r1
 8005e9c:	332c      	adds	r3, #44	@ 0x2c
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	18d1      	adds	r1, r2, r3
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	69ba      	ldr	r2, [r7, #24]
 8005ea8:	4613      	mov	r3, r2
 8005eaa:	011b      	lsls	r3, r3, #4
 8005eac:	1a9b      	subs	r3, r3, r2
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	4403      	add	r3, r0
 8005eb2:	332c      	adds	r3, #44	@ 0x2c
 8005eb4:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005eb6:	6879      	ldr	r1, [r7, #4]
 8005eb8:	69ba      	ldr	r2, [r7, #24]
 8005eba:	4613      	mov	r3, r2
 8005ebc:	011b      	lsls	r3, r3, #4
 8005ebe:	1a9b      	subs	r3, r3, r2
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	440b      	add	r3, r1
 8005ec4:	3338      	adds	r3, #56	@ 0x38
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	18d1      	adds	r1, r2, r3
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	69ba      	ldr	r2, [r7, #24]
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	011b      	lsls	r3, r3, #4
 8005ed4:	1a9b      	subs	r3, r3, r2
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	4403      	add	r3, r0
 8005eda:	3338      	adds	r3, #56	@ 0x38
 8005edc:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	015a      	lsls	r2, r3, #5
 8005ee2:	6a3b      	ldr	r3, [r7, #32]
 8005ee4:	4413      	add	r3, r2
 8005ee6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005eea:	691b      	ldr	r3, [r3, #16]
 8005eec:	0cdb      	lsrs	r3, r3, #19
 8005eee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005ef2:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005ef4:	6879      	ldr	r1, [r7, #4]
 8005ef6:	69ba      	ldr	r2, [r7, #24]
 8005ef8:	4613      	mov	r3, r2
 8005efa:	011b      	lsls	r3, r3, #4
 8005efc:	1a9b      	subs	r3, r3, r2
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	440b      	add	r3, r1
 8005f02:	3328      	adds	r3, #40	@ 0x28
 8005f04:	881b      	ldrh	r3, [r3, #0]
 8005f06:	461a      	mov	r2, r3
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d13f      	bne.n	8005f8e <HCD_RXQLVL_IRQHandler+0x1b4>
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d03c      	beq.n	8005f8e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005f14:	69bb      	ldr	r3, [r7, #24]
 8005f16:	015a      	lsls	r2, r3, #5
 8005f18:	6a3b      	ldr	r3, [r7, #32]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005f2a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005f32:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005f34:	69bb      	ldr	r3, [r7, #24]
 8005f36:	015a      	lsls	r2, r3, #5
 8005f38:	6a3b      	ldr	r3, [r7, #32]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f40:	461a      	mov	r2, r3
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005f46:	6879      	ldr	r1, [r7, #4]
 8005f48:	69ba      	ldr	r2, [r7, #24]
 8005f4a:	4613      	mov	r3, r2
 8005f4c:	011b      	lsls	r3, r3, #4
 8005f4e:	1a9b      	subs	r3, r3, r2
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	440b      	add	r3, r1
 8005f54:	333c      	adds	r3, #60	@ 0x3c
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	f083 0301 	eor.w	r3, r3, #1
 8005f5c:	b2d8      	uxtb	r0, r3
 8005f5e:	6879      	ldr	r1, [r7, #4]
 8005f60:	69ba      	ldr	r2, [r7, #24]
 8005f62:	4613      	mov	r3, r2
 8005f64:	011b      	lsls	r3, r3, #4
 8005f66:	1a9b      	subs	r3, r3, r2
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	440b      	add	r3, r1
 8005f6c:	333c      	adds	r3, #60	@ 0x3c
 8005f6e:	4602      	mov	r2, r0
 8005f70:	701a      	strb	r2, [r3, #0]
      break;
 8005f72:	e00c      	b.n	8005f8e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005f74:	6879      	ldr	r1, [r7, #4]
 8005f76:	69ba      	ldr	r2, [r7, #24]
 8005f78:	4613      	mov	r3, r2
 8005f7a:	011b      	lsls	r3, r3, #4
 8005f7c:	1a9b      	subs	r3, r3, r2
 8005f7e:	009b      	lsls	r3, r3, #2
 8005f80:	440b      	add	r3, r1
 8005f82:	334c      	adds	r3, #76	@ 0x4c
 8005f84:	2204      	movs	r2, #4
 8005f86:	701a      	strb	r2, [r3, #0]
      break;
 8005f88:	e001      	b.n	8005f8e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005f8a:	bf00      	nop
 8005f8c:	e000      	b.n	8005f90 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005f8e:	bf00      	nop
  }
}
 8005f90:	bf00      	nop
 8005f92:	3728      	adds	r7, #40	@ 0x28
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b086      	sub	sp, #24
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005fc4:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	f003 0302 	and.w	r3, r3, #2
 8005fcc:	2b02      	cmp	r3, #2
 8005fce:	d10b      	bne.n	8005fe8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f003 0301 	and.w	r3, r3, #1
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d102      	bne.n	8005fe0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f006 fd5c 	bl	800ca98 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	f043 0302 	orr.w	r3, r3, #2
 8005fe6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f003 0308 	and.w	r3, r3, #8
 8005fee:	2b08      	cmp	r3, #8
 8005ff0:	d132      	bne.n	8006058 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	f043 0308 	orr.w	r3, r3, #8
 8005ff8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	f003 0304 	and.w	r3, r3, #4
 8006000:	2b04      	cmp	r3, #4
 8006002:	d126      	bne.n	8006052 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	7a5b      	ldrb	r3, [r3, #9]
 8006008:	2b02      	cmp	r3, #2
 800600a:	d113      	bne.n	8006034 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8006012:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006016:	d106      	bne.n	8006026 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2102      	movs	r1, #2
 800601e:	4618      	mov	r0, r3
 8006020:	f003 fe0e 	bl	8009c40 <USB_InitFSLSPClkSel>
 8006024:	e011      	b.n	800604a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	2101      	movs	r1, #1
 800602c:	4618      	mov	r0, r3
 800602e:	f003 fe07 	bl	8009c40 <USB_InitFSLSPClkSel>
 8006032:	e00a      	b.n	800604a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	79db      	ldrb	r3, [r3, #7]
 8006038:	2b01      	cmp	r3, #1
 800603a:	d106      	bne.n	800604a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006042:	461a      	mov	r2, r3
 8006044:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8006048:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f006 fd4e 	bl	800caec <HAL_HCD_PortEnabled_Callback>
 8006050:	e002      	b.n	8006058 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f006 fd58 	bl	800cb08 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f003 0320 	and.w	r3, r3, #32
 800605e:	2b20      	cmp	r3, #32
 8006060:	d103      	bne.n	800606a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	f043 0320 	orr.w	r3, r3, #32
 8006068:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006070:	461a      	mov	r2, r3
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	6013      	str	r3, [r2, #0]
}
 8006076:	bf00      	nop
 8006078:	3718      	adds	r7, #24
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
	...

08006080 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b088      	sub	sp, #32
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d101      	bne.n	8006092 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	e128      	b.n	80062e4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006098:	b2db      	uxtb	r3, r3
 800609a:	2b00      	cmp	r3, #0
 800609c:	d109      	bne.n	80060b2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a90      	ldr	r2, [pc, #576]	@ (80062ec <HAL_I2S_Init+0x26c>)
 80060aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f7fc f8b5 	bl	800221c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2202      	movs	r2, #2
 80060b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	69db      	ldr	r3, [r3, #28]
 80060c0:	687a      	ldr	r2, [r7, #4]
 80060c2:	6812      	ldr	r2, [r2, #0]
 80060c4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80060c8:	f023 030f 	bic.w	r3, r3, #15
 80060cc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	2202      	movs	r2, #2
 80060d4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	695b      	ldr	r3, [r3, #20]
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d060      	beq.n	80061a0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d102      	bne.n	80060ec <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80060e6:	2310      	movs	r3, #16
 80060e8:	617b      	str	r3, [r7, #20]
 80060ea:	e001      	b.n	80060f0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80060ec:	2320      	movs	r3, #32
 80060ee:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	2b20      	cmp	r3, #32
 80060f6:	d802      	bhi.n	80060fe <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	005b      	lsls	r3, r3, #1
 80060fc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80060fe:	2001      	movs	r0, #1
 8006100:	f001 f9e6 	bl	80074d0 <HAL_RCCEx_GetPeriphCLKFreq>
 8006104:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	691b      	ldr	r3, [r3, #16]
 800610a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800610e:	d125      	bne.n	800615c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d010      	beq.n	800613a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	009b      	lsls	r3, r3, #2
 800611c:	68fa      	ldr	r2, [r7, #12]
 800611e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006122:	4613      	mov	r3, r2
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	4413      	add	r3, r2
 8006128:	005b      	lsls	r3, r3, #1
 800612a:	461a      	mov	r2, r3
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	695b      	ldr	r3, [r3, #20]
 8006130:	fbb2 f3f3 	udiv	r3, r2, r3
 8006134:	3305      	adds	r3, #5
 8006136:	613b      	str	r3, [r7, #16]
 8006138:	e01f      	b.n	800617a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	00db      	lsls	r3, r3, #3
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	fbb2 f2f3 	udiv	r2, r2, r3
 8006144:	4613      	mov	r3, r2
 8006146:	009b      	lsls	r3, r3, #2
 8006148:	4413      	add	r3, r2
 800614a:	005b      	lsls	r3, r3, #1
 800614c:	461a      	mov	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	695b      	ldr	r3, [r3, #20]
 8006152:	fbb2 f3f3 	udiv	r3, r2, r3
 8006156:	3305      	adds	r3, #5
 8006158:	613b      	str	r3, [r7, #16]
 800615a:	e00e      	b.n	800617a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800615c:	68fa      	ldr	r2, [r7, #12]
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	fbb2 f2f3 	udiv	r2, r2, r3
 8006164:	4613      	mov	r3, r2
 8006166:	009b      	lsls	r3, r3, #2
 8006168:	4413      	add	r3, r2
 800616a:	005b      	lsls	r3, r3, #1
 800616c:	461a      	mov	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	695b      	ldr	r3, [r3, #20]
 8006172:	fbb2 f3f3 	udiv	r3, r2, r3
 8006176:	3305      	adds	r3, #5
 8006178:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	4a5c      	ldr	r2, [pc, #368]	@ (80062f0 <HAL_I2S_Init+0x270>)
 800617e:	fba2 2303 	umull	r2, r3, r2, r3
 8006182:	08db      	lsrs	r3, r3, #3
 8006184:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	f003 0301 	and.w	r3, r3, #1
 800618c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800618e:	693a      	ldr	r2, [r7, #16]
 8006190:	69bb      	ldr	r3, [r7, #24]
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	085b      	lsrs	r3, r3, #1
 8006196:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006198:	69bb      	ldr	r3, [r7, #24]
 800619a:	021b      	lsls	r3, r3, #8
 800619c:	61bb      	str	r3, [r7, #24]
 800619e:	e003      	b.n	80061a8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80061a0:	2302      	movs	r3, #2
 80061a2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80061a4:	2300      	movs	r3, #0
 80061a6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80061a8:	69fb      	ldr	r3, [r7, #28]
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d902      	bls.n	80061b4 <HAL_I2S_Init+0x134>
 80061ae:	69fb      	ldr	r3, [r7, #28]
 80061b0:	2bff      	cmp	r3, #255	@ 0xff
 80061b2:	d907      	bls.n	80061c4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061b8:	f043 0210 	orr.w	r2, r3, #16
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	e08f      	b.n	80062e4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	691a      	ldr	r2, [r3, #16]
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	ea42 0103 	orr.w	r1, r2, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	69fa      	ldr	r2, [r7, #28]
 80061d4:	430a      	orrs	r2, r1
 80061d6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	69db      	ldr	r3, [r3, #28]
 80061de:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80061e2:	f023 030f 	bic.w	r3, r3, #15
 80061e6:	687a      	ldr	r2, [r7, #4]
 80061e8:	6851      	ldr	r1, [r2, #4]
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	6892      	ldr	r2, [r2, #8]
 80061ee:	4311      	orrs	r1, r2
 80061f0:	687a      	ldr	r2, [r7, #4]
 80061f2:	68d2      	ldr	r2, [r2, #12]
 80061f4:	4311      	orrs	r1, r2
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	6992      	ldr	r2, [r2, #24]
 80061fa:	430a      	orrs	r2, r1
 80061fc:	431a      	orrs	r2, r3
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006206:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6a1b      	ldr	r3, [r3, #32]
 800620c:	2b01      	cmp	r3, #1
 800620e:	d161      	bne.n	80062d4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4a38      	ldr	r2, [pc, #224]	@ (80062f4 <HAL_I2S_Init+0x274>)
 8006214:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a37      	ldr	r2, [pc, #220]	@ (80062f8 <HAL_I2S_Init+0x278>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d101      	bne.n	8006224 <HAL_I2S_Init+0x1a4>
 8006220:	4b36      	ldr	r3, [pc, #216]	@ (80062fc <HAL_I2S_Init+0x27c>)
 8006222:	e001      	b.n	8006228 <HAL_I2S_Init+0x1a8>
 8006224:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006228:	69db      	ldr	r3, [r3, #28]
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	6812      	ldr	r2, [r2, #0]
 800622e:	4932      	ldr	r1, [pc, #200]	@ (80062f8 <HAL_I2S_Init+0x278>)
 8006230:	428a      	cmp	r2, r1
 8006232:	d101      	bne.n	8006238 <HAL_I2S_Init+0x1b8>
 8006234:	4a31      	ldr	r2, [pc, #196]	@ (80062fc <HAL_I2S_Init+0x27c>)
 8006236:	e001      	b.n	800623c <HAL_I2S_Init+0x1bc>
 8006238:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800623c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006240:	f023 030f 	bic.w	r3, r3, #15
 8006244:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a2b      	ldr	r2, [pc, #172]	@ (80062f8 <HAL_I2S_Init+0x278>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d101      	bne.n	8006254 <HAL_I2S_Init+0x1d4>
 8006250:	4b2a      	ldr	r3, [pc, #168]	@ (80062fc <HAL_I2S_Init+0x27c>)
 8006252:	e001      	b.n	8006258 <HAL_I2S_Init+0x1d8>
 8006254:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006258:	2202      	movs	r2, #2
 800625a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a25      	ldr	r2, [pc, #148]	@ (80062f8 <HAL_I2S_Init+0x278>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d101      	bne.n	800626a <HAL_I2S_Init+0x1ea>
 8006266:	4b25      	ldr	r3, [pc, #148]	@ (80062fc <HAL_I2S_Init+0x27c>)
 8006268:	e001      	b.n	800626e <HAL_I2S_Init+0x1ee>
 800626a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800626e:	69db      	ldr	r3, [r3, #28]
 8006270:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800627a:	d003      	beq.n	8006284 <HAL_I2S_Init+0x204>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d103      	bne.n	800628c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8006284:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006288:	613b      	str	r3, [r7, #16]
 800628a:	e001      	b.n	8006290 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800628c:	2300      	movs	r3, #0
 800628e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800629a:	4313      	orrs	r3, r2
 800629c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80062a4:	4313      	orrs	r3, r2
 80062a6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	699b      	ldr	r3, [r3, #24]
 80062ac:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80062ae:	4313      	orrs	r3, r2
 80062b0:	b29a      	uxth	r2, r3
 80062b2:	897b      	ldrh	r3, [r7, #10]
 80062b4:	4313      	orrs	r3, r2
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80062bc:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a0d      	ldr	r2, [pc, #52]	@ (80062f8 <HAL_I2S_Init+0x278>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d101      	bne.n	80062cc <HAL_I2S_Init+0x24c>
 80062c8:	4b0c      	ldr	r3, [pc, #48]	@ (80062fc <HAL_I2S_Init+0x27c>)
 80062ca:	e001      	b.n	80062d0 <HAL_I2S_Init+0x250>
 80062cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80062d0:	897a      	ldrh	r2, [r7, #10]
 80062d2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2200      	movs	r2, #0
 80062d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2201      	movs	r2, #1
 80062de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80062e2:	2300      	movs	r3, #0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3720      	adds	r7, #32
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}
 80062ec:	080063f7 	.word	0x080063f7
 80062f0:	cccccccd 	.word	0xcccccccd
 80062f4:	0800650d 	.word	0x0800650d
 80062f8:	40003800 	.word	0x40003800
 80062fc:	40003400 	.word	0x40003400

08006300 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8006308:	bf00      	nop
 800630a:	370c      	adds	r7, #12
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800631c:	bf00      	nop
 800631e:	370c      	adds	r7, #12
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr

08006328 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006328:	b480      	push	{r7}
 800632a:	b083      	sub	sp, #12
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8006330:	bf00      	nop
 8006332:	370c      	adds	r7, #12
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr

0800633c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b082      	sub	sp, #8
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006348:	881a      	ldrh	r2, [r3, #0]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006354:	1c9a      	adds	r2, r3, #2
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800635e:	b29b      	uxth	r3, r3
 8006360:	3b01      	subs	r3, #1
 8006362:	b29a      	uxth	r2, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800636c:	b29b      	uxth	r3, r3
 800636e:	2b00      	cmp	r3, #0
 8006370:	d10e      	bne.n	8006390 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	685a      	ldr	r2, [r3, #4]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006380:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2201      	movs	r2, #1
 8006386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f7ff ffb8 	bl	8006300 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006390:	bf00      	nop
 8006392:	3708      	adds	r7, #8
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}

08006398 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b082      	sub	sp, #8
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68da      	ldr	r2, [r3, #12]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063aa:	b292      	uxth	r2, r2
 80063ac:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063b2:	1c9a      	adds	r2, r3, #2
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80063bc:	b29b      	uxth	r3, r3
 80063be:	3b01      	subs	r3, #1
 80063c0:	b29a      	uxth	r2, r3
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d10e      	bne.n	80063ee <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	685a      	ldr	r2, [r3, #4]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80063de:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2201      	movs	r2, #1
 80063e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f7ff ff93 	bl	8006314 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80063ee:	bf00      	nop
 80063f0:	3708      	adds	r7, #8
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}

080063f6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80063f6:	b580      	push	{r7, lr}
 80063f8:	b086      	sub	sp, #24
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800640c:	b2db      	uxtb	r3, r3
 800640e:	2b04      	cmp	r3, #4
 8006410:	d13a      	bne.n	8006488 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	f003 0301 	and.w	r3, r3, #1
 8006418:	2b01      	cmp	r3, #1
 800641a:	d109      	bne.n	8006430 <I2S_IRQHandler+0x3a>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006426:	2b40      	cmp	r3, #64	@ 0x40
 8006428:	d102      	bne.n	8006430 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f7ff ffb4 	bl	8006398 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006436:	2b40      	cmp	r3, #64	@ 0x40
 8006438:	d126      	bne.n	8006488 <I2S_IRQHandler+0x92>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	f003 0320 	and.w	r3, r3, #32
 8006444:	2b20      	cmp	r3, #32
 8006446:	d11f      	bne.n	8006488 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	685a      	ldr	r2, [r3, #4]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006456:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006458:	2300      	movs	r3, #0
 800645a:	613b      	str	r3, [r7, #16]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68db      	ldr	r3, [r3, #12]
 8006462:	613b      	str	r3, [r7, #16]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	613b      	str	r3, [r7, #16]
 800646c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2201      	movs	r2, #1
 8006472:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800647a:	f043 0202 	orr.w	r2, r3, #2
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f7ff ff50 	bl	8006328 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800648e:	b2db      	uxtb	r3, r3
 8006490:	2b03      	cmp	r3, #3
 8006492:	d136      	bne.n	8006502 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	f003 0302 	and.w	r3, r3, #2
 800649a:	2b02      	cmp	r3, #2
 800649c:	d109      	bne.n	80064b2 <I2S_IRQHandler+0xbc>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064a8:	2b80      	cmp	r3, #128	@ 0x80
 80064aa:	d102      	bne.n	80064b2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f7ff ff45 	bl	800633c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	f003 0308 	and.w	r3, r3, #8
 80064b8:	2b08      	cmp	r3, #8
 80064ba:	d122      	bne.n	8006502 <I2S_IRQHandler+0x10c>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	f003 0320 	and.w	r3, r3, #32
 80064c6:	2b20      	cmp	r3, #32
 80064c8:	d11b      	bne.n	8006502 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	685a      	ldr	r2, [r3, #4]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80064d8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80064da:	2300      	movs	r3, #0
 80064dc:	60fb      	str	r3, [r7, #12]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	60fb      	str	r3, [r7, #12]
 80064e6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064f4:	f043 0204 	orr.w	r2, r3, #4
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f7ff ff13 	bl	8006328 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006502:	bf00      	nop
 8006504:	3718      	adds	r7, #24
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
	...

0800650c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b088      	sub	sp, #32
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a92      	ldr	r2, [pc, #584]	@ (800676c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d101      	bne.n	800652a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006526:	4b92      	ldr	r3, [pc, #584]	@ (8006770 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006528:	e001      	b.n	800652e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800652a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a8b      	ldr	r2, [pc, #556]	@ (800676c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d101      	bne.n	8006548 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006544:	4b8a      	ldr	r3, [pc, #552]	@ (8006770 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006546:	e001      	b.n	800654c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006548:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006558:	d004      	beq.n	8006564 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	2b00      	cmp	r3, #0
 8006560:	f040 8099 	bne.w	8006696 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006564:	69fb      	ldr	r3, [r7, #28]
 8006566:	f003 0302 	and.w	r3, r3, #2
 800656a:	2b02      	cmp	r3, #2
 800656c:	d107      	bne.n	800657e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006574:	2b00      	cmp	r3, #0
 8006576:	d002      	beq.n	800657e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f000 f925 	bl	80067c8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800657e:	69bb      	ldr	r3, [r7, #24]
 8006580:	f003 0301 	and.w	r3, r3, #1
 8006584:	2b01      	cmp	r3, #1
 8006586:	d107      	bne.n	8006598 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800658e:	2b00      	cmp	r3, #0
 8006590:	d002      	beq.n	8006598 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 f9c8 	bl	8006928 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006598:	69bb      	ldr	r3, [r7, #24]
 800659a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800659e:	2b40      	cmp	r3, #64	@ 0x40
 80065a0:	d13a      	bne.n	8006618 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	f003 0320 	and.w	r3, r3, #32
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d035      	beq.n	8006618 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a6e      	ldr	r2, [pc, #440]	@ (800676c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d101      	bne.n	80065ba <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80065b6:	4b6e      	ldr	r3, [pc, #440]	@ (8006770 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80065b8:	e001      	b.n	80065be <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80065ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80065be:	685a      	ldr	r2, [r3, #4]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4969      	ldr	r1, [pc, #420]	@ (800676c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80065c6:	428b      	cmp	r3, r1
 80065c8:	d101      	bne.n	80065ce <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80065ca:	4b69      	ldr	r3, [pc, #420]	@ (8006770 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80065cc:	e001      	b.n	80065d2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80065ce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80065d2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80065d6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	685a      	ldr	r2, [r3, #4]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80065e6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80065e8:	2300      	movs	r3, #0
 80065ea:	60fb      	str	r3, [r7, #12]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	60fb      	str	r3, [r7, #12]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	60fb      	str	r3, [r7, #12]
 80065fc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2201      	movs	r2, #1
 8006602:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800660a:	f043 0202 	orr.w	r2, r3, #2
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f7ff fe88 	bl	8006328 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006618:	69fb      	ldr	r3, [r7, #28]
 800661a:	f003 0308 	and.w	r3, r3, #8
 800661e:	2b08      	cmp	r3, #8
 8006620:	f040 80c3 	bne.w	80067aa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	f003 0320 	and.w	r3, r3, #32
 800662a:	2b00      	cmp	r3, #0
 800662c:	f000 80bd 	beq.w	80067aa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	685a      	ldr	r2, [r3, #4]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800663e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a49      	ldr	r2, [pc, #292]	@ (800676c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d101      	bne.n	800664e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800664a:	4b49      	ldr	r3, [pc, #292]	@ (8006770 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800664c:	e001      	b.n	8006652 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800664e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006652:	685a      	ldr	r2, [r3, #4]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4944      	ldr	r1, [pc, #272]	@ (800676c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800665a:	428b      	cmp	r3, r1
 800665c:	d101      	bne.n	8006662 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800665e:	4b44      	ldr	r3, [pc, #272]	@ (8006770 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006660:	e001      	b.n	8006666 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006662:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006666:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800666a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800666c:	2300      	movs	r3, #0
 800666e:	60bb      	str	r3, [r7, #8]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	60bb      	str	r3, [r7, #8]
 8006678:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2201      	movs	r2, #1
 800667e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006686:	f043 0204 	orr.w	r2, r3, #4
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f7ff fe4a 	bl	8006328 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006694:	e089      	b.n	80067aa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006696:	69bb      	ldr	r3, [r7, #24]
 8006698:	f003 0302 	and.w	r3, r3, #2
 800669c:	2b02      	cmp	r3, #2
 800669e:	d107      	bne.n	80066b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d002      	beq.n	80066b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 f8be 	bl	800682c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	f003 0301 	and.w	r3, r3, #1
 80066b6:	2b01      	cmp	r3, #1
 80066b8:	d107      	bne.n	80066ca <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d002      	beq.n	80066ca <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	f000 f8fd 	bl	80068c4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80066ca:	69fb      	ldr	r3, [r7, #28]
 80066cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066d0:	2b40      	cmp	r3, #64	@ 0x40
 80066d2:	d12f      	bne.n	8006734 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	f003 0320 	and.w	r3, r3, #32
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d02a      	beq.n	8006734 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	685a      	ldr	r2, [r3, #4]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80066ec:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4a1e      	ldr	r2, [pc, #120]	@ (800676c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d101      	bne.n	80066fc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80066f8:	4b1d      	ldr	r3, [pc, #116]	@ (8006770 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80066fa:	e001      	b.n	8006700 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80066fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006700:	685a      	ldr	r2, [r3, #4]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4919      	ldr	r1, [pc, #100]	@ (800676c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006708:	428b      	cmp	r3, r1
 800670a:	d101      	bne.n	8006710 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800670c:	4b18      	ldr	r3, [pc, #96]	@ (8006770 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800670e:	e001      	b.n	8006714 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006710:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006714:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006718:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2201      	movs	r2, #1
 800671e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006726:	f043 0202 	orr.w	r2, r3, #2
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f7ff fdfa 	bl	8006328 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006734:	69bb      	ldr	r3, [r7, #24]
 8006736:	f003 0308 	and.w	r3, r3, #8
 800673a:	2b08      	cmp	r3, #8
 800673c:	d136      	bne.n	80067ac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	f003 0320 	and.w	r3, r3, #32
 8006744:	2b00      	cmp	r3, #0
 8006746:	d031      	beq.n	80067ac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a07      	ldr	r2, [pc, #28]	@ (800676c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d101      	bne.n	8006756 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8006752:	4b07      	ldr	r3, [pc, #28]	@ (8006770 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006754:	e001      	b.n	800675a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006756:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800675a:	685a      	ldr	r2, [r3, #4]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4902      	ldr	r1, [pc, #8]	@ (800676c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006762:	428b      	cmp	r3, r1
 8006764:	d106      	bne.n	8006774 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8006766:	4b02      	ldr	r3, [pc, #8]	@ (8006770 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006768:	e006      	b.n	8006778 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800676a:	bf00      	nop
 800676c:	40003800 	.word	0x40003800
 8006770:	40003400 	.word	0x40003400
 8006774:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006778:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800677c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	685a      	ldr	r2, [r3, #4]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800678c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800679a:	f043 0204 	orr.w	r2, r3, #4
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f7ff fdc0 	bl	8006328 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80067a8:	e000      	b.n	80067ac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80067aa:	bf00      	nop
}
 80067ac:	bf00      	nop
 80067ae:	3720      	adds	r7, #32
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80067bc:	bf00      	nop
 80067be:	370c      	adds	r7, #12
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr

080067c8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b082      	sub	sp, #8
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067d4:	1c99      	adds	r1, r3, #2
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	6251      	str	r1, [r2, #36]	@ 0x24
 80067da:	881a      	ldrh	r2, [r3, #0]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	3b01      	subs	r3, #1
 80067ea:	b29a      	uxth	r2, r3
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d113      	bne.n	8006822 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	685a      	ldr	r2, [r3, #4]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006808:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800680e:	b29b      	uxth	r3, r3
 8006810:	2b00      	cmp	r3, #0
 8006812:	d106      	bne.n	8006822 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2201      	movs	r2, #1
 8006818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f7ff ffc9 	bl	80067b4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006822:	bf00      	nop
 8006824:	3708      	adds	r7, #8
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}
	...

0800682c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b082      	sub	sp, #8
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006838:	1c99      	adds	r1, r3, #2
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	6251      	str	r1, [r2, #36]	@ 0x24
 800683e:	8819      	ldrh	r1, [r3, #0]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a1d      	ldr	r2, [pc, #116]	@ (80068bc <I2SEx_TxISR_I2SExt+0x90>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d101      	bne.n	800684e <I2SEx_TxISR_I2SExt+0x22>
 800684a:	4b1d      	ldr	r3, [pc, #116]	@ (80068c0 <I2SEx_TxISR_I2SExt+0x94>)
 800684c:	e001      	b.n	8006852 <I2SEx_TxISR_I2SExt+0x26>
 800684e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006852:	460a      	mov	r2, r1
 8006854:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800685a:	b29b      	uxth	r3, r3
 800685c:	3b01      	subs	r3, #1
 800685e:	b29a      	uxth	r2, r3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006868:	b29b      	uxth	r3, r3
 800686a:	2b00      	cmp	r3, #0
 800686c:	d121      	bne.n	80068b2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a12      	ldr	r2, [pc, #72]	@ (80068bc <I2SEx_TxISR_I2SExt+0x90>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d101      	bne.n	800687c <I2SEx_TxISR_I2SExt+0x50>
 8006878:	4b11      	ldr	r3, [pc, #68]	@ (80068c0 <I2SEx_TxISR_I2SExt+0x94>)
 800687a:	e001      	b.n	8006880 <I2SEx_TxISR_I2SExt+0x54>
 800687c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006880:	685a      	ldr	r2, [r3, #4]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	490d      	ldr	r1, [pc, #52]	@ (80068bc <I2SEx_TxISR_I2SExt+0x90>)
 8006888:	428b      	cmp	r3, r1
 800688a:	d101      	bne.n	8006890 <I2SEx_TxISR_I2SExt+0x64>
 800688c:	4b0c      	ldr	r3, [pc, #48]	@ (80068c0 <I2SEx_TxISR_I2SExt+0x94>)
 800688e:	e001      	b.n	8006894 <I2SEx_TxISR_I2SExt+0x68>
 8006890:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006894:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006898:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800689e:	b29b      	uxth	r3, r3
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d106      	bne.n	80068b2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f7ff ff81 	bl	80067b4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80068b2:	bf00      	nop
 80068b4:	3708      	adds	r7, #8
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}
 80068ba:	bf00      	nop
 80068bc:	40003800 	.word	0x40003800
 80068c0:	40003400 	.word	0x40003400

080068c4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b082      	sub	sp, #8
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	68d8      	ldr	r0, [r3, #12]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d6:	1c99      	adds	r1, r3, #2
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80068dc:	b282      	uxth	r2, r0
 80068de:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	3b01      	subs	r3, #1
 80068e8:	b29a      	uxth	r2, r3
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80068f2:	b29b      	uxth	r3, r3
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d113      	bne.n	8006920 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	685a      	ldr	r2, [r3, #4]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006906:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800690c:	b29b      	uxth	r3, r3
 800690e:	2b00      	cmp	r3, #0
 8006910:	d106      	bne.n	8006920 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2201      	movs	r2, #1
 8006916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f7ff ff4a 	bl	80067b4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006920:	bf00      	nop
 8006922:	3708      	adds	r7, #8
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}

08006928 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b082      	sub	sp, #8
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a20      	ldr	r2, [pc, #128]	@ (80069b8 <I2SEx_RxISR_I2SExt+0x90>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d101      	bne.n	800693e <I2SEx_RxISR_I2SExt+0x16>
 800693a:	4b20      	ldr	r3, [pc, #128]	@ (80069bc <I2SEx_RxISR_I2SExt+0x94>)
 800693c:	e001      	b.n	8006942 <I2SEx_RxISR_I2SExt+0x1a>
 800693e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006942:	68d8      	ldr	r0, [r3, #12]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006948:	1c99      	adds	r1, r3, #2
 800694a:	687a      	ldr	r2, [r7, #4]
 800694c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800694e:	b282      	uxth	r2, r0
 8006950:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006956:	b29b      	uxth	r3, r3
 8006958:	3b01      	subs	r3, #1
 800695a:	b29a      	uxth	r2, r3
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006964:	b29b      	uxth	r3, r3
 8006966:	2b00      	cmp	r3, #0
 8006968:	d121      	bne.n	80069ae <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a12      	ldr	r2, [pc, #72]	@ (80069b8 <I2SEx_RxISR_I2SExt+0x90>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d101      	bne.n	8006978 <I2SEx_RxISR_I2SExt+0x50>
 8006974:	4b11      	ldr	r3, [pc, #68]	@ (80069bc <I2SEx_RxISR_I2SExt+0x94>)
 8006976:	e001      	b.n	800697c <I2SEx_RxISR_I2SExt+0x54>
 8006978:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800697c:	685a      	ldr	r2, [r3, #4]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	490d      	ldr	r1, [pc, #52]	@ (80069b8 <I2SEx_RxISR_I2SExt+0x90>)
 8006984:	428b      	cmp	r3, r1
 8006986:	d101      	bne.n	800698c <I2SEx_RxISR_I2SExt+0x64>
 8006988:	4b0c      	ldr	r3, [pc, #48]	@ (80069bc <I2SEx_RxISR_I2SExt+0x94>)
 800698a:	e001      	b.n	8006990 <I2SEx_RxISR_I2SExt+0x68>
 800698c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006990:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006994:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800699a:	b29b      	uxth	r3, r3
 800699c:	2b00      	cmp	r3, #0
 800699e:	d106      	bne.n	80069ae <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f7ff ff03 	bl	80067b4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80069ae:	bf00      	nop
 80069b0:	3708      	adds	r7, #8
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
 80069b6:	bf00      	nop
 80069b8:	40003800 	.word	0x40003800
 80069bc:	40003400 	.word	0x40003400

080069c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b086      	sub	sp, #24
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d101      	bne.n	80069d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80069ce:	2301      	movs	r3, #1
 80069d0:	e267      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f003 0301 	and.w	r3, r3, #1
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d075      	beq.n	8006aca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80069de:	4b88      	ldr	r3, [pc, #544]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	f003 030c 	and.w	r3, r3, #12
 80069e6:	2b04      	cmp	r3, #4
 80069e8:	d00c      	beq.n	8006a04 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80069ea:	4b85      	ldr	r3, [pc, #532]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 80069ec:	689b      	ldr	r3, [r3, #8]
 80069ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80069f2:	2b08      	cmp	r3, #8
 80069f4:	d112      	bne.n	8006a1c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80069f6:	4b82      	ldr	r3, [pc, #520]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80069fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a02:	d10b      	bne.n	8006a1c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a04:	4b7e      	ldr	r3, [pc, #504]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d05b      	beq.n	8006ac8 <HAL_RCC_OscConfig+0x108>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d157      	bne.n	8006ac8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e242      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a24:	d106      	bne.n	8006a34 <HAL_RCC_OscConfig+0x74>
 8006a26:	4b76      	ldr	r3, [pc, #472]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a75      	ldr	r2, [pc, #468]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006a2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a30:	6013      	str	r3, [r2, #0]
 8006a32:	e01d      	b.n	8006a70 <HAL_RCC_OscConfig+0xb0>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006a3c:	d10c      	bne.n	8006a58 <HAL_RCC_OscConfig+0x98>
 8006a3e:	4b70      	ldr	r3, [pc, #448]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4a6f      	ldr	r2, [pc, #444]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006a44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006a48:	6013      	str	r3, [r2, #0]
 8006a4a:	4b6d      	ldr	r3, [pc, #436]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a6c      	ldr	r2, [pc, #432]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006a50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a54:	6013      	str	r3, [r2, #0]
 8006a56:	e00b      	b.n	8006a70 <HAL_RCC_OscConfig+0xb0>
 8006a58:	4b69      	ldr	r3, [pc, #420]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a68      	ldr	r2, [pc, #416]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006a5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a62:	6013      	str	r3, [r2, #0]
 8006a64:	4b66      	ldr	r3, [pc, #408]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a65      	ldr	r2, [pc, #404]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006a6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006a6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d013      	beq.n	8006aa0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a78:	f7fb ff8c 	bl	8002994 <HAL_GetTick>
 8006a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a7e:	e008      	b.n	8006a92 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a80:	f7fb ff88 	bl	8002994 <HAL_GetTick>
 8006a84:	4602      	mov	r2, r0
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	1ad3      	subs	r3, r2, r3
 8006a8a:	2b64      	cmp	r3, #100	@ 0x64
 8006a8c:	d901      	bls.n	8006a92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006a8e:	2303      	movs	r3, #3
 8006a90:	e207      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a92:	4b5b      	ldr	r3, [pc, #364]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d0f0      	beq.n	8006a80 <HAL_RCC_OscConfig+0xc0>
 8006a9e:	e014      	b.n	8006aca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006aa0:	f7fb ff78 	bl	8002994 <HAL_GetTick>
 8006aa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006aa6:	e008      	b.n	8006aba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006aa8:	f7fb ff74 	bl	8002994 <HAL_GetTick>
 8006aac:	4602      	mov	r2, r0
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	1ad3      	subs	r3, r2, r3
 8006ab2:	2b64      	cmp	r3, #100	@ 0x64
 8006ab4:	d901      	bls.n	8006aba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006ab6:	2303      	movs	r3, #3
 8006ab8:	e1f3      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006aba:	4b51      	ldr	r3, [pc, #324]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d1f0      	bne.n	8006aa8 <HAL_RCC_OscConfig+0xe8>
 8006ac6:	e000      	b.n	8006aca <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ac8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f003 0302 	and.w	r3, r3, #2
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d063      	beq.n	8006b9e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006ad6:	4b4a      	ldr	r3, [pc, #296]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	f003 030c 	and.w	r3, r3, #12
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d00b      	beq.n	8006afa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006ae2:	4b47      	ldr	r3, [pc, #284]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006aea:	2b08      	cmp	r3, #8
 8006aec:	d11c      	bne.n	8006b28 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006aee:	4b44      	ldr	r3, [pc, #272]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d116      	bne.n	8006b28 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006afa:	4b41      	ldr	r3, [pc, #260]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f003 0302 	and.w	r3, r3, #2
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d005      	beq.n	8006b12 <HAL_RCC_OscConfig+0x152>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	68db      	ldr	r3, [r3, #12]
 8006b0a:	2b01      	cmp	r3, #1
 8006b0c:	d001      	beq.n	8006b12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e1c7      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b12:	4b3b      	ldr	r3, [pc, #236]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	00db      	lsls	r3, r3, #3
 8006b20:	4937      	ldr	r1, [pc, #220]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006b22:	4313      	orrs	r3, r2
 8006b24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b26:	e03a      	b.n	8006b9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d020      	beq.n	8006b72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b30:	4b34      	ldr	r3, [pc, #208]	@ (8006c04 <HAL_RCC_OscConfig+0x244>)
 8006b32:	2201      	movs	r2, #1
 8006b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b36:	f7fb ff2d 	bl	8002994 <HAL_GetTick>
 8006b3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b3c:	e008      	b.n	8006b50 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b3e:	f7fb ff29 	bl	8002994 <HAL_GetTick>
 8006b42:	4602      	mov	r2, r0
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	1ad3      	subs	r3, r2, r3
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	d901      	bls.n	8006b50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006b4c:	2303      	movs	r3, #3
 8006b4e:	e1a8      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b50:	4b2b      	ldr	r3, [pc, #172]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0302 	and.w	r3, r3, #2
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d0f0      	beq.n	8006b3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b5c:	4b28      	ldr	r3, [pc, #160]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	691b      	ldr	r3, [r3, #16]
 8006b68:	00db      	lsls	r3, r3, #3
 8006b6a:	4925      	ldr	r1, [pc, #148]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	600b      	str	r3, [r1, #0]
 8006b70:	e015      	b.n	8006b9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b72:	4b24      	ldr	r3, [pc, #144]	@ (8006c04 <HAL_RCC_OscConfig+0x244>)
 8006b74:	2200      	movs	r2, #0
 8006b76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b78:	f7fb ff0c 	bl	8002994 <HAL_GetTick>
 8006b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b7e:	e008      	b.n	8006b92 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b80:	f7fb ff08 	bl	8002994 <HAL_GetTick>
 8006b84:	4602      	mov	r2, r0
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	1ad3      	subs	r3, r2, r3
 8006b8a:	2b02      	cmp	r3, #2
 8006b8c:	d901      	bls.n	8006b92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006b8e:	2303      	movs	r3, #3
 8006b90:	e187      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b92:	4b1b      	ldr	r3, [pc, #108]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f003 0302 	and.w	r3, r3, #2
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d1f0      	bne.n	8006b80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f003 0308 	and.w	r3, r3, #8
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d036      	beq.n	8006c18 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	695b      	ldr	r3, [r3, #20]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d016      	beq.n	8006be0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006bb2:	4b15      	ldr	r3, [pc, #84]	@ (8006c08 <HAL_RCC_OscConfig+0x248>)
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bb8:	f7fb feec 	bl	8002994 <HAL_GetTick>
 8006bbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006bbe:	e008      	b.n	8006bd2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bc0:	f7fb fee8 	bl	8002994 <HAL_GetTick>
 8006bc4:	4602      	mov	r2, r0
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	1ad3      	subs	r3, r2, r3
 8006bca:	2b02      	cmp	r3, #2
 8006bcc:	d901      	bls.n	8006bd2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006bce:	2303      	movs	r3, #3
 8006bd0:	e167      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8006c00 <HAL_RCC_OscConfig+0x240>)
 8006bd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006bd6:	f003 0302 	and.w	r3, r3, #2
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d0f0      	beq.n	8006bc0 <HAL_RCC_OscConfig+0x200>
 8006bde:	e01b      	b.n	8006c18 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006be0:	4b09      	ldr	r3, [pc, #36]	@ (8006c08 <HAL_RCC_OscConfig+0x248>)
 8006be2:	2200      	movs	r2, #0
 8006be4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006be6:	f7fb fed5 	bl	8002994 <HAL_GetTick>
 8006bea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006bec:	e00e      	b.n	8006c0c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006bee:	f7fb fed1 	bl	8002994 <HAL_GetTick>
 8006bf2:	4602      	mov	r2, r0
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	1ad3      	subs	r3, r2, r3
 8006bf8:	2b02      	cmp	r3, #2
 8006bfa:	d907      	bls.n	8006c0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006bfc:	2303      	movs	r3, #3
 8006bfe:	e150      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
 8006c00:	40023800 	.word	0x40023800
 8006c04:	42470000 	.word	0x42470000
 8006c08:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c0c:	4b88      	ldr	r3, [pc, #544]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006c0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c10:	f003 0302 	and.w	r3, r3, #2
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d1ea      	bne.n	8006bee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f003 0304 	and.w	r3, r3, #4
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f000 8097 	beq.w	8006d54 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c26:	2300      	movs	r3, #0
 8006c28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006c2a:	4b81      	ldr	r3, [pc, #516]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d10f      	bne.n	8006c56 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c36:	2300      	movs	r3, #0
 8006c38:	60bb      	str	r3, [r7, #8]
 8006c3a:	4b7d      	ldr	r3, [pc, #500]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c3e:	4a7c      	ldr	r2, [pc, #496]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006c40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c44:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c46:	4b7a      	ldr	r3, [pc, #488]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c4e:	60bb      	str	r3, [r7, #8]
 8006c50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c52:	2301      	movs	r3, #1
 8006c54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c56:	4b77      	ldr	r3, [pc, #476]	@ (8006e34 <HAL_RCC_OscConfig+0x474>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d118      	bne.n	8006c94 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006c62:	4b74      	ldr	r3, [pc, #464]	@ (8006e34 <HAL_RCC_OscConfig+0x474>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a73      	ldr	r2, [pc, #460]	@ (8006e34 <HAL_RCC_OscConfig+0x474>)
 8006c68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c6e:	f7fb fe91 	bl	8002994 <HAL_GetTick>
 8006c72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c74:	e008      	b.n	8006c88 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c76:	f7fb fe8d 	bl	8002994 <HAL_GetTick>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	1ad3      	subs	r3, r2, r3
 8006c80:	2b02      	cmp	r3, #2
 8006c82:	d901      	bls.n	8006c88 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006c84:	2303      	movs	r3, #3
 8006c86:	e10c      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c88:	4b6a      	ldr	r3, [pc, #424]	@ (8006e34 <HAL_RCC_OscConfig+0x474>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d0f0      	beq.n	8006c76 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	2b01      	cmp	r3, #1
 8006c9a:	d106      	bne.n	8006caa <HAL_RCC_OscConfig+0x2ea>
 8006c9c:	4b64      	ldr	r3, [pc, #400]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006c9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ca0:	4a63      	ldr	r2, [pc, #396]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006ca2:	f043 0301 	orr.w	r3, r3, #1
 8006ca6:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ca8:	e01c      	b.n	8006ce4 <HAL_RCC_OscConfig+0x324>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	2b05      	cmp	r3, #5
 8006cb0:	d10c      	bne.n	8006ccc <HAL_RCC_OscConfig+0x30c>
 8006cb2:	4b5f      	ldr	r3, [pc, #380]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cb6:	4a5e      	ldr	r2, [pc, #376]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006cb8:	f043 0304 	orr.w	r3, r3, #4
 8006cbc:	6713      	str	r3, [r2, #112]	@ 0x70
 8006cbe:	4b5c      	ldr	r3, [pc, #368]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cc2:	4a5b      	ldr	r2, [pc, #364]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006cc4:	f043 0301 	orr.w	r3, r3, #1
 8006cc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8006cca:	e00b      	b.n	8006ce4 <HAL_RCC_OscConfig+0x324>
 8006ccc:	4b58      	ldr	r3, [pc, #352]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006cce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cd0:	4a57      	ldr	r2, [pc, #348]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006cd2:	f023 0301 	bic.w	r3, r3, #1
 8006cd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8006cd8:	4b55      	ldr	r3, [pc, #340]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006cda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cdc:	4a54      	ldr	r2, [pc, #336]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006cde:	f023 0304 	bic.w	r3, r3, #4
 8006ce2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d015      	beq.n	8006d18 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cec:	f7fb fe52 	bl	8002994 <HAL_GetTick>
 8006cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cf2:	e00a      	b.n	8006d0a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cf4:	f7fb fe4e 	bl	8002994 <HAL_GetTick>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	1ad3      	subs	r3, r2, r3
 8006cfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d901      	bls.n	8006d0a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006d06:	2303      	movs	r3, #3
 8006d08:	e0cb      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d0a:	4b49      	ldr	r3, [pc, #292]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d0e:	f003 0302 	and.w	r3, r3, #2
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d0ee      	beq.n	8006cf4 <HAL_RCC_OscConfig+0x334>
 8006d16:	e014      	b.n	8006d42 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d18:	f7fb fe3c 	bl	8002994 <HAL_GetTick>
 8006d1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d1e:	e00a      	b.n	8006d36 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d20:	f7fb fe38 	bl	8002994 <HAL_GetTick>
 8006d24:	4602      	mov	r2, r0
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	1ad3      	subs	r3, r2, r3
 8006d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d901      	bls.n	8006d36 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006d32:	2303      	movs	r3, #3
 8006d34:	e0b5      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d36:	4b3e      	ldr	r3, [pc, #248]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d3a:	f003 0302 	and.w	r3, r3, #2
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d1ee      	bne.n	8006d20 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006d42:	7dfb      	ldrb	r3, [r7, #23]
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d105      	bne.n	8006d54 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d48:	4b39      	ldr	r3, [pc, #228]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d4c:	4a38      	ldr	r2, [pc, #224]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006d4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d52:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	699b      	ldr	r3, [r3, #24]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	f000 80a1 	beq.w	8006ea0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d5e:	4b34      	ldr	r3, [pc, #208]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	f003 030c 	and.w	r3, r3, #12
 8006d66:	2b08      	cmp	r3, #8
 8006d68:	d05c      	beq.n	8006e24 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	699b      	ldr	r3, [r3, #24]
 8006d6e:	2b02      	cmp	r3, #2
 8006d70:	d141      	bne.n	8006df6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d72:	4b31      	ldr	r3, [pc, #196]	@ (8006e38 <HAL_RCC_OscConfig+0x478>)
 8006d74:	2200      	movs	r2, #0
 8006d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d78:	f7fb fe0c 	bl	8002994 <HAL_GetTick>
 8006d7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d7e:	e008      	b.n	8006d92 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d80:	f7fb fe08 	bl	8002994 <HAL_GetTick>
 8006d84:	4602      	mov	r2, r0
 8006d86:	693b      	ldr	r3, [r7, #16]
 8006d88:	1ad3      	subs	r3, r2, r3
 8006d8a:	2b02      	cmp	r3, #2
 8006d8c:	d901      	bls.n	8006d92 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	e087      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d92:	4b27      	ldr	r3, [pc, #156]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d1f0      	bne.n	8006d80 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	69da      	ldr	r2, [r3, #28]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6a1b      	ldr	r3, [r3, #32]
 8006da6:	431a      	orrs	r2, r3
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dac:	019b      	lsls	r3, r3, #6
 8006dae:	431a      	orrs	r2, r3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006db4:	085b      	lsrs	r3, r3, #1
 8006db6:	3b01      	subs	r3, #1
 8006db8:	041b      	lsls	r3, r3, #16
 8006dba:	431a      	orrs	r2, r3
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dc0:	061b      	lsls	r3, r3, #24
 8006dc2:	491b      	ldr	r1, [pc, #108]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8006e38 <HAL_RCC_OscConfig+0x478>)
 8006dca:	2201      	movs	r2, #1
 8006dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dce:	f7fb fde1 	bl	8002994 <HAL_GetTick>
 8006dd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006dd4:	e008      	b.n	8006de8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006dd6:	f7fb fddd 	bl	8002994 <HAL_GetTick>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	1ad3      	subs	r3, r2, r3
 8006de0:	2b02      	cmp	r3, #2
 8006de2:	d901      	bls.n	8006de8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006de4:	2303      	movs	r3, #3
 8006de6:	e05c      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006de8:	4b11      	ldr	r3, [pc, #68]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d0f0      	beq.n	8006dd6 <HAL_RCC_OscConfig+0x416>
 8006df4:	e054      	b.n	8006ea0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006df6:	4b10      	ldr	r3, [pc, #64]	@ (8006e38 <HAL_RCC_OscConfig+0x478>)
 8006df8:	2200      	movs	r2, #0
 8006dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dfc:	f7fb fdca 	bl	8002994 <HAL_GetTick>
 8006e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e02:	e008      	b.n	8006e16 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e04:	f7fb fdc6 	bl	8002994 <HAL_GetTick>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	1ad3      	subs	r3, r2, r3
 8006e0e:	2b02      	cmp	r3, #2
 8006e10:	d901      	bls.n	8006e16 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006e12:	2303      	movs	r3, #3
 8006e14:	e045      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e16:	4b06      	ldr	r3, [pc, #24]	@ (8006e30 <HAL_RCC_OscConfig+0x470>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d1f0      	bne.n	8006e04 <HAL_RCC_OscConfig+0x444>
 8006e22:	e03d      	b.n	8006ea0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	699b      	ldr	r3, [r3, #24]
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d107      	bne.n	8006e3c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e038      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
 8006e30:	40023800 	.word	0x40023800
 8006e34:	40007000 	.word	0x40007000
 8006e38:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006e3c:	4b1b      	ldr	r3, [pc, #108]	@ (8006eac <HAL_RCC_OscConfig+0x4ec>)
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	699b      	ldr	r3, [r3, #24]
 8006e46:	2b01      	cmp	r3, #1
 8006e48:	d028      	beq.n	8006e9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d121      	bne.n	8006e9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d11a      	bne.n	8006e9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006e66:	68fa      	ldr	r2, [r7, #12]
 8006e68:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006e6c:	4013      	ands	r3, r2
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006e72:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d111      	bne.n	8006e9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e82:	085b      	lsrs	r3, r3, #1
 8006e84:	3b01      	subs	r3, #1
 8006e86:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d107      	bne.n	8006e9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e96:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	d001      	beq.n	8006ea0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	e000      	b.n	8006ea2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006ea0:	2300      	movs	r3, #0
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3718      	adds	r7, #24
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}
 8006eaa:	bf00      	nop
 8006eac:	40023800 	.word	0x40023800

08006eb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d101      	bne.n	8006ec4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	e0cc      	b.n	800705e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006ec4:	4b68      	ldr	r3, [pc, #416]	@ (8007068 <HAL_RCC_ClockConfig+0x1b8>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f003 0307 	and.w	r3, r3, #7
 8006ecc:	683a      	ldr	r2, [r7, #0]
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	d90c      	bls.n	8006eec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ed2:	4b65      	ldr	r3, [pc, #404]	@ (8007068 <HAL_RCC_ClockConfig+0x1b8>)
 8006ed4:	683a      	ldr	r2, [r7, #0]
 8006ed6:	b2d2      	uxtb	r2, r2
 8006ed8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006eda:	4b63      	ldr	r3, [pc, #396]	@ (8007068 <HAL_RCC_ClockConfig+0x1b8>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f003 0307 	and.w	r3, r3, #7
 8006ee2:	683a      	ldr	r2, [r7, #0]
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	d001      	beq.n	8006eec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	e0b8      	b.n	800705e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 0302 	and.w	r3, r3, #2
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d020      	beq.n	8006f3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f003 0304 	and.w	r3, r3, #4
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d005      	beq.n	8006f10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006f04:	4b59      	ldr	r3, [pc, #356]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	4a58      	ldr	r2, [pc, #352]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8006f0a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006f0e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f003 0308 	and.w	r3, r3, #8
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d005      	beq.n	8006f28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006f1c:	4b53      	ldr	r3, [pc, #332]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8006f1e:	689b      	ldr	r3, [r3, #8]
 8006f20:	4a52      	ldr	r2, [pc, #328]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8006f22:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006f26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f28:	4b50      	ldr	r3, [pc, #320]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8006f2a:	689b      	ldr	r3, [r3, #8]
 8006f2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	494d      	ldr	r1, [pc, #308]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8006f36:	4313      	orrs	r3, r2
 8006f38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 0301 	and.w	r3, r3, #1
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d044      	beq.n	8006fd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	2b01      	cmp	r3, #1
 8006f4c:	d107      	bne.n	8006f5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f4e:	4b47      	ldr	r3, [pc, #284]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d119      	bne.n	8006f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e07f      	b.n	800705e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	2b02      	cmp	r3, #2
 8006f64:	d003      	beq.n	8006f6e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f6a:	2b03      	cmp	r3, #3
 8006f6c:	d107      	bne.n	8006f7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f6e:	4b3f      	ldr	r3, [pc, #252]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d109      	bne.n	8006f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e06f      	b.n	800705e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f7e:	4b3b      	ldr	r3, [pc, #236]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 0302 	and.w	r3, r3, #2
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d101      	bne.n	8006f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e067      	b.n	800705e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006f8e:	4b37      	ldr	r3, [pc, #220]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	f023 0203 	bic.w	r2, r3, #3
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	4934      	ldr	r1, [pc, #208]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006fa0:	f7fb fcf8 	bl	8002994 <HAL_GetTick>
 8006fa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fa6:	e00a      	b.n	8006fbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fa8:	f7fb fcf4 	bl	8002994 <HAL_GetTick>
 8006fac:	4602      	mov	r2, r0
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	1ad3      	subs	r3, r2, r3
 8006fb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d901      	bls.n	8006fbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006fba:	2303      	movs	r3, #3
 8006fbc:	e04f      	b.n	800705e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fbe:	4b2b      	ldr	r3, [pc, #172]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	f003 020c 	and.w	r2, r3, #12
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	009b      	lsls	r3, r3, #2
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d1eb      	bne.n	8006fa8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006fd0:	4b25      	ldr	r3, [pc, #148]	@ (8007068 <HAL_RCC_ClockConfig+0x1b8>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 0307 	and.w	r3, r3, #7
 8006fd8:	683a      	ldr	r2, [r7, #0]
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d20c      	bcs.n	8006ff8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fde:	4b22      	ldr	r3, [pc, #136]	@ (8007068 <HAL_RCC_ClockConfig+0x1b8>)
 8006fe0:	683a      	ldr	r2, [r7, #0]
 8006fe2:	b2d2      	uxtb	r2, r2
 8006fe4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fe6:	4b20      	ldr	r3, [pc, #128]	@ (8007068 <HAL_RCC_ClockConfig+0x1b8>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f003 0307 	and.w	r3, r3, #7
 8006fee:	683a      	ldr	r2, [r7, #0]
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	d001      	beq.n	8006ff8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	e032      	b.n	800705e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f003 0304 	and.w	r3, r3, #4
 8007000:	2b00      	cmp	r3, #0
 8007002:	d008      	beq.n	8007016 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007004:	4b19      	ldr	r3, [pc, #100]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	68db      	ldr	r3, [r3, #12]
 8007010:	4916      	ldr	r1, [pc, #88]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8007012:	4313      	orrs	r3, r2
 8007014:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f003 0308 	and.w	r3, r3, #8
 800701e:	2b00      	cmp	r3, #0
 8007020:	d009      	beq.n	8007036 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007022:	4b12      	ldr	r3, [pc, #72]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	691b      	ldr	r3, [r3, #16]
 800702e:	00db      	lsls	r3, r3, #3
 8007030:	490e      	ldr	r1, [pc, #56]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 8007032:	4313      	orrs	r3, r2
 8007034:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007036:	f000 f821 	bl	800707c <HAL_RCC_GetSysClockFreq>
 800703a:	4602      	mov	r2, r0
 800703c:	4b0b      	ldr	r3, [pc, #44]	@ (800706c <HAL_RCC_ClockConfig+0x1bc>)
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	091b      	lsrs	r3, r3, #4
 8007042:	f003 030f 	and.w	r3, r3, #15
 8007046:	490a      	ldr	r1, [pc, #40]	@ (8007070 <HAL_RCC_ClockConfig+0x1c0>)
 8007048:	5ccb      	ldrb	r3, [r1, r3]
 800704a:	fa22 f303 	lsr.w	r3, r2, r3
 800704e:	4a09      	ldr	r2, [pc, #36]	@ (8007074 <HAL_RCC_ClockConfig+0x1c4>)
 8007050:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007052:	4b09      	ldr	r3, [pc, #36]	@ (8007078 <HAL_RCC_ClockConfig+0x1c8>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4618      	mov	r0, r3
 8007058:	f7fb fc58 	bl	800290c <HAL_InitTick>

  return HAL_OK;
 800705c:	2300      	movs	r3, #0
}
 800705e:	4618      	mov	r0, r3
 8007060:	3710      	adds	r7, #16
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
 8007066:	bf00      	nop
 8007068:	40023c00 	.word	0x40023c00
 800706c:	40023800 	.word	0x40023800
 8007070:	0800fd00 	.word	0x0800fd00
 8007074:	20000000 	.word	0x20000000
 8007078:	20000004 	.word	0x20000004

0800707c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800707c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007080:	b094      	sub	sp, #80	@ 0x50
 8007082:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007084:	2300      	movs	r3, #0
 8007086:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007088:	2300      	movs	r3, #0
 800708a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800708c:	2300      	movs	r3, #0
 800708e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007090:	2300      	movs	r3, #0
 8007092:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007094:	4b79      	ldr	r3, [pc, #484]	@ (800727c <HAL_RCC_GetSysClockFreq+0x200>)
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	f003 030c 	and.w	r3, r3, #12
 800709c:	2b08      	cmp	r3, #8
 800709e:	d00d      	beq.n	80070bc <HAL_RCC_GetSysClockFreq+0x40>
 80070a0:	2b08      	cmp	r3, #8
 80070a2:	f200 80e1 	bhi.w	8007268 <HAL_RCC_GetSysClockFreq+0x1ec>
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d002      	beq.n	80070b0 <HAL_RCC_GetSysClockFreq+0x34>
 80070aa:	2b04      	cmp	r3, #4
 80070ac:	d003      	beq.n	80070b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80070ae:	e0db      	b.n	8007268 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80070b0:	4b73      	ldr	r3, [pc, #460]	@ (8007280 <HAL_RCC_GetSysClockFreq+0x204>)
 80070b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80070b4:	e0db      	b.n	800726e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80070b6:	4b73      	ldr	r3, [pc, #460]	@ (8007284 <HAL_RCC_GetSysClockFreq+0x208>)
 80070b8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80070ba:	e0d8      	b.n	800726e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80070bc:	4b6f      	ldr	r3, [pc, #444]	@ (800727c <HAL_RCC_GetSysClockFreq+0x200>)
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80070c4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80070c6:	4b6d      	ldr	r3, [pc, #436]	@ (800727c <HAL_RCC_GetSysClockFreq+0x200>)
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d063      	beq.n	800719a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80070d2:	4b6a      	ldr	r3, [pc, #424]	@ (800727c <HAL_RCC_GetSysClockFreq+0x200>)
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	099b      	lsrs	r3, r3, #6
 80070d8:	2200      	movs	r2, #0
 80070da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80070dc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80070de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80070e6:	2300      	movs	r3, #0
 80070e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80070ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80070ee:	4622      	mov	r2, r4
 80070f0:	462b      	mov	r3, r5
 80070f2:	f04f 0000 	mov.w	r0, #0
 80070f6:	f04f 0100 	mov.w	r1, #0
 80070fa:	0159      	lsls	r1, r3, #5
 80070fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007100:	0150      	lsls	r0, r2, #5
 8007102:	4602      	mov	r2, r0
 8007104:	460b      	mov	r3, r1
 8007106:	4621      	mov	r1, r4
 8007108:	1a51      	subs	r1, r2, r1
 800710a:	6139      	str	r1, [r7, #16]
 800710c:	4629      	mov	r1, r5
 800710e:	eb63 0301 	sbc.w	r3, r3, r1
 8007112:	617b      	str	r3, [r7, #20]
 8007114:	f04f 0200 	mov.w	r2, #0
 8007118:	f04f 0300 	mov.w	r3, #0
 800711c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007120:	4659      	mov	r1, fp
 8007122:	018b      	lsls	r3, r1, #6
 8007124:	4651      	mov	r1, sl
 8007126:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800712a:	4651      	mov	r1, sl
 800712c:	018a      	lsls	r2, r1, #6
 800712e:	4651      	mov	r1, sl
 8007130:	ebb2 0801 	subs.w	r8, r2, r1
 8007134:	4659      	mov	r1, fp
 8007136:	eb63 0901 	sbc.w	r9, r3, r1
 800713a:	f04f 0200 	mov.w	r2, #0
 800713e:	f04f 0300 	mov.w	r3, #0
 8007142:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007146:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800714a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800714e:	4690      	mov	r8, r2
 8007150:	4699      	mov	r9, r3
 8007152:	4623      	mov	r3, r4
 8007154:	eb18 0303 	adds.w	r3, r8, r3
 8007158:	60bb      	str	r3, [r7, #8]
 800715a:	462b      	mov	r3, r5
 800715c:	eb49 0303 	adc.w	r3, r9, r3
 8007160:	60fb      	str	r3, [r7, #12]
 8007162:	f04f 0200 	mov.w	r2, #0
 8007166:	f04f 0300 	mov.w	r3, #0
 800716a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800716e:	4629      	mov	r1, r5
 8007170:	024b      	lsls	r3, r1, #9
 8007172:	4621      	mov	r1, r4
 8007174:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007178:	4621      	mov	r1, r4
 800717a:	024a      	lsls	r2, r1, #9
 800717c:	4610      	mov	r0, r2
 800717e:	4619      	mov	r1, r3
 8007180:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007182:	2200      	movs	r2, #0
 8007184:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007186:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007188:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800718c:	f7f9 fd14 	bl	8000bb8 <__aeabi_uldivmod>
 8007190:	4602      	mov	r2, r0
 8007192:	460b      	mov	r3, r1
 8007194:	4613      	mov	r3, r2
 8007196:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007198:	e058      	b.n	800724c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800719a:	4b38      	ldr	r3, [pc, #224]	@ (800727c <HAL_RCC_GetSysClockFreq+0x200>)
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	099b      	lsrs	r3, r3, #6
 80071a0:	2200      	movs	r2, #0
 80071a2:	4618      	mov	r0, r3
 80071a4:	4611      	mov	r1, r2
 80071a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80071aa:	623b      	str	r3, [r7, #32]
 80071ac:	2300      	movs	r3, #0
 80071ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80071b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80071b4:	4642      	mov	r2, r8
 80071b6:	464b      	mov	r3, r9
 80071b8:	f04f 0000 	mov.w	r0, #0
 80071bc:	f04f 0100 	mov.w	r1, #0
 80071c0:	0159      	lsls	r1, r3, #5
 80071c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80071c6:	0150      	lsls	r0, r2, #5
 80071c8:	4602      	mov	r2, r0
 80071ca:	460b      	mov	r3, r1
 80071cc:	4641      	mov	r1, r8
 80071ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80071d2:	4649      	mov	r1, r9
 80071d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80071d8:	f04f 0200 	mov.w	r2, #0
 80071dc:	f04f 0300 	mov.w	r3, #0
 80071e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80071e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80071e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80071ec:	ebb2 040a 	subs.w	r4, r2, sl
 80071f0:	eb63 050b 	sbc.w	r5, r3, fp
 80071f4:	f04f 0200 	mov.w	r2, #0
 80071f8:	f04f 0300 	mov.w	r3, #0
 80071fc:	00eb      	lsls	r3, r5, #3
 80071fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007202:	00e2      	lsls	r2, r4, #3
 8007204:	4614      	mov	r4, r2
 8007206:	461d      	mov	r5, r3
 8007208:	4643      	mov	r3, r8
 800720a:	18e3      	adds	r3, r4, r3
 800720c:	603b      	str	r3, [r7, #0]
 800720e:	464b      	mov	r3, r9
 8007210:	eb45 0303 	adc.w	r3, r5, r3
 8007214:	607b      	str	r3, [r7, #4]
 8007216:	f04f 0200 	mov.w	r2, #0
 800721a:	f04f 0300 	mov.w	r3, #0
 800721e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007222:	4629      	mov	r1, r5
 8007224:	028b      	lsls	r3, r1, #10
 8007226:	4621      	mov	r1, r4
 8007228:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800722c:	4621      	mov	r1, r4
 800722e:	028a      	lsls	r2, r1, #10
 8007230:	4610      	mov	r0, r2
 8007232:	4619      	mov	r1, r3
 8007234:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007236:	2200      	movs	r2, #0
 8007238:	61bb      	str	r3, [r7, #24]
 800723a:	61fa      	str	r2, [r7, #28]
 800723c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007240:	f7f9 fcba 	bl	8000bb8 <__aeabi_uldivmod>
 8007244:	4602      	mov	r2, r0
 8007246:	460b      	mov	r3, r1
 8007248:	4613      	mov	r3, r2
 800724a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800724c:	4b0b      	ldr	r3, [pc, #44]	@ (800727c <HAL_RCC_GetSysClockFreq+0x200>)
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	0c1b      	lsrs	r3, r3, #16
 8007252:	f003 0303 	and.w	r3, r3, #3
 8007256:	3301      	adds	r3, #1
 8007258:	005b      	lsls	r3, r3, #1
 800725a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800725c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800725e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007260:	fbb2 f3f3 	udiv	r3, r2, r3
 8007264:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007266:	e002      	b.n	800726e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007268:	4b05      	ldr	r3, [pc, #20]	@ (8007280 <HAL_RCC_GetSysClockFreq+0x204>)
 800726a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800726c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800726e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007270:	4618      	mov	r0, r3
 8007272:	3750      	adds	r7, #80	@ 0x50
 8007274:	46bd      	mov	sp, r7
 8007276:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800727a:	bf00      	nop
 800727c:	40023800 	.word	0x40023800
 8007280:	00f42400 	.word	0x00f42400
 8007284:	007a1200 	.word	0x007a1200

08007288 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007288:	b480      	push	{r7}
 800728a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800728c:	4b03      	ldr	r3, [pc, #12]	@ (800729c <HAL_RCC_GetHCLKFreq+0x14>)
 800728e:	681b      	ldr	r3, [r3, #0]
}
 8007290:	4618      	mov	r0, r3
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr
 800729a:	bf00      	nop
 800729c:	20000000 	.word	0x20000000

080072a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80072a4:	f7ff fff0 	bl	8007288 <HAL_RCC_GetHCLKFreq>
 80072a8:	4602      	mov	r2, r0
 80072aa:	4b05      	ldr	r3, [pc, #20]	@ (80072c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80072ac:	689b      	ldr	r3, [r3, #8]
 80072ae:	0a9b      	lsrs	r3, r3, #10
 80072b0:	f003 0307 	and.w	r3, r3, #7
 80072b4:	4903      	ldr	r1, [pc, #12]	@ (80072c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80072b6:	5ccb      	ldrb	r3, [r1, r3]
 80072b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80072bc:	4618      	mov	r0, r3
 80072be:	bd80      	pop	{r7, pc}
 80072c0:	40023800 	.word	0x40023800
 80072c4:	0800fd10 	.word	0x0800fd10

080072c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80072cc:	f7ff ffdc 	bl	8007288 <HAL_RCC_GetHCLKFreq>
 80072d0:	4602      	mov	r2, r0
 80072d2:	4b05      	ldr	r3, [pc, #20]	@ (80072e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	0b5b      	lsrs	r3, r3, #13
 80072d8:	f003 0307 	and.w	r3, r3, #7
 80072dc:	4903      	ldr	r1, [pc, #12]	@ (80072ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80072de:	5ccb      	ldrb	r3, [r1, r3]
 80072e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	bd80      	pop	{r7, pc}
 80072e8:	40023800 	.word	0x40023800
 80072ec:	0800fd10 	.word	0x0800fd10

080072f0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b086      	sub	sp, #24
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80072f8:	2300      	movs	r3, #0
 80072fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80072fc:	2300      	movs	r3, #0
 80072fe:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f003 0301 	and.w	r3, r3, #1
 8007308:	2b00      	cmp	r3, #0
 800730a:	d105      	bne.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007314:	2b00      	cmp	r3, #0
 8007316:	d038      	beq.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007318:	4b68      	ldr	r3, [pc, #416]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800731a:	2200      	movs	r2, #0
 800731c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800731e:	f7fb fb39 	bl	8002994 <HAL_GetTick>
 8007322:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007324:	e008      	b.n	8007338 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007326:	f7fb fb35 	bl	8002994 <HAL_GetTick>
 800732a:	4602      	mov	r2, r0
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	1ad3      	subs	r3, r2, r3
 8007330:	2b02      	cmp	r3, #2
 8007332:	d901      	bls.n	8007338 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007334:	2303      	movs	r3, #3
 8007336:	e0bd      	b.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007338:	4b61      	ldr	r3, [pc, #388]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007340:	2b00      	cmp	r3, #0
 8007342:	d1f0      	bne.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	685a      	ldr	r2, [r3, #4]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	019b      	lsls	r3, r3, #6
 800734e:	431a      	orrs	r2, r3
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	68db      	ldr	r3, [r3, #12]
 8007354:	071b      	lsls	r3, r3, #28
 8007356:	495a      	ldr	r1, [pc, #360]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007358:	4313      	orrs	r3, r2
 800735a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800735e:	4b57      	ldr	r3, [pc, #348]	@ (80074bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007360:	2201      	movs	r2, #1
 8007362:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007364:	f7fb fb16 	bl	8002994 <HAL_GetTick>
 8007368:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800736a:	e008      	b.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800736c:	f7fb fb12 	bl	8002994 <HAL_GetTick>
 8007370:	4602      	mov	r2, r0
 8007372:	697b      	ldr	r3, [r7, #20]
 8007374:	1ad3      	subs	r3, r2, r3
 8007376:	2b02      	cmp	r3, #2
 8007378:	d901      	bls.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800737a:	2303      	movs	r3, #3
 800737c:	e09a      	b.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800737e:	4b50      	ldr	r3, [pc, #320]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007386:	2b00      	cmp	r3, #0
 8007388:	d0f0      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f003 0302 	and.w	r3, r3, #2
 8007392:	2b00      	cmp	r3, #0
 8007394:	f000 8083 	beq.w	800749e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007398:	2300      	movs	r3, #0
 800739a:	60fb      	str	r3, [r7, #12]
 800739c:	4b48      	ldr	r3, [pc, #288]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800739e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a0:	4a47      	ldr	r2, [pc, #284]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80073a8:	4b45      	ldr	r3, [pc, #276]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073b0:	60fb      	str	r3, [r7, #12]
 80073b2:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80073b4:	4b43      	ldr	r3, [pc, #268]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a42      	ldr	r2, [pc, #264]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80073ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073be:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80073c0:	f7fb fae8 	bl	8002994 <HAL_GetTick>
 80073c4:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80073c6:	e008      	b.n	80073da <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073c8:	f7fb fae4 	bl	8002994 <HAL_GetTick>
 80073cc:	4602      	mov	r2, r0
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	1ad3      	subs	r3, r2, r3
 80073d2:	2b02      	cmp	r3, #2
 80073d4:	d901      	bls.n	80073da <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80073d6:	2303      	movs	r3, #3
 80073d8:	e06c      	b.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80073da:	4b3a      	ldr	r3, [pc, #232]	@ (80074c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d0f0      	beq.n	80073c8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80073e6:	4b36      	ldr	r3, [pc, #216]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073ee:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d02f      	beq.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073fe:	693a      	ldr	r2, [r7, #16]
 8007400:	429a      	cmp	r2, r3
 8007402:	d028      	beq.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007404:	4b2e      	ldr	r3, [pc, #184]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007408:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800740c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800740e:	4b2e      	ldr	r3, [pc, #184]	@ (80074c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007410:	2201      	movs	r2, #1
 8007412:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007414:	4b2c      	ldr	r3, [pc, #176]	@ (80074c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007416:	2200      	movs	r2, #0
 8007418:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800741a:	4a29      	ldr	r2, [pc, #164]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007420:	4b27      	ldr	r3, [pc, #156]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007422:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007424:	f003 0301 	and.w	r3, r3, #1
 8007428:	2b01      	cmp	r3, #1
 800742a:	d114      	bne.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800742c:	f7fb fab2 	bl	8002994 <HAL_GetTick>
 8007430:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007432:	e00a      	b.n	800744a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007434:	f7fb faae 	bl	8002994 <HAL_GetTick>
 8007438:	4602      	mov	r2, r0
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	1ad3      	subs	r3, r2, r3
 800743e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007442:	4293      	cmp	r3, r2
 8007444:	d901      	bls.n	800744a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8007446:	2303      	movs	r3, #3
 8007448:	e034      	b.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800744a:	4b1d      	ldr	r3, [pc, #116]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800744c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800744e:	f003 0302 	and.w	r3, r3, #2
 8007452:	2b00      	cmp	r3, #0
 8007454:	d0ee      	beq.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	691b      	ldr	r3, [r3, #16]
 800745a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800745e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007462:	d10d      	bne.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8007464:	4b16      	ldr	r3, [pc, #88]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	691b      	ldr	r3, [r3, #16]
 8007470:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007474:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007478:	4911      	ldr	r1, [pc, #68]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800747a:	4313      	orrs	r3, r2
 800747c:	608b      	str	r3, [r1, #8]
 800747e:	e005      	b.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8007480:	4b0f      	ldr	r3, [pc, #60]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007482:	689b      	ldr	r3, [r3, #8]
 8007484:	4a0e      	ldr	r2, [pc, #56]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007486:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800748a:	6093      	str	r3, [r2, #8]
 800748c:	4b0c      	ldr	r3, [pc, #48]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800748e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	691b      	ldr	r3, [r3, #16]
 8007494:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007498:	4909      	ldr	r1, [pc, #36]	@ (80074c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800749a:	4313      	orrs	r3, r2
 800749c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f003 0308 	and.w	r3, r3, #8
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d003      	beq.n	80074b2 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	7d1a      	ldrb	r2, [r3, #20]
 80074ae:	4b07      	ldr	r3, [pc, #28]	@ (80074cc <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80074b0:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80074b2:	2300      	movs	r3, #0
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3718      	adds	r7, #24
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}
 80074bc:	42470068 	.word	0x42470068
 80074c0:	40023800 	.word	0x40023800
 80074c4:	40007000 	.word	0x40007000
 80074c8:	42470e40 	.word	0x42470e40
 80074cc:	424711e0 	.word	0x424711e0

080074d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b087      	sub	sp, #28
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80074d8:	2300      	movs	r3, #0
 80074da:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80074dc:	2300      	movs	r3, #0
 80074de:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80074e0:	2300      	movs	r3, #0
 80074e2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80074e4:	2300      	movs	r3, #0
 80074e6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d141      	bne.n	8007572 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80074ee:	4b25      	ldr	r3, [pc, #148]	@ (8007584 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80074f0:	689b      	ldr	r3, [r3, #8]
 80074f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80074f6:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d006      	beq.n	800750c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007504:	d131      	bne.n	800756a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007506:	4b20      	ldr	r3, [pc, #128]	@ (8007588 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007508:	617b      	str	r3, [r7, #20]
          break;
 800750a:	e031      	b.n	8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800750c:	4b1d      	ldr	r3, [pc, #116]	@ (8007584 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007514:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007518:	d109      	bne.n	800752e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800751a:	4b1a      	ldr	r3, [pc, #104]	@ (8007584 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800751c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007520:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007524:	4a19      	ldr	r2, [pc, #100]	@ (800758c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8007526:	fbb2 f3f3 	udiv	r3, r2, r3
 800752a:	613b      	str	r3, [r7, #16]
 800752c:	e008      	b.n	8007540 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800752e:	4b15      	ldr	r3, [pc, #84]	@ (8007584 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007530:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007534:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007538:	4a15      	ldr	r2, [pc, #84]	@ (8007590 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 800753a:	fbb2 f3f3 	udiv	r3, r2, r3
 800753e:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007540:	4b10      	ldr	r3, [pc, #64]	@ (8007584 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007542:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007546:	099b      	lsrs	r3, r3, #6
 8007548:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	fb02 f303 	mul.w	r3, r2, r3
 8007552:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8007554:	4b0b      	ldr	r3, [pc, #44]	@ (8007584 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007556:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800755a:	0f1b      	lsrs	r3, r3, #28
 800755c:	f003 0307 	and.w	r3, r3, #7
 8007560:	68ba      	ldr	r2, [r7, #8]
 8007562:	fbb2 f3f3 	udiv	r3, r2, r3
 8007566:	617b      	str	r3, [r7, #20]
          break;
 8007568:	e002      	b.n	8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800756a:	2300      	movs	r3, #0
 800756c:	617b      	str	r3, [r7, #20]
          break;
 800756e:	bf00      	nop
        }
      }
      break;
 8007570:	e000      	b.n	8007574 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 8007572:	bf00      	nop
    }
  }
  return frequency;
 8007574:	697b      	ldr	r3, [r7, #20]
}
 8007576:	4618      	mov	r0, r3
 8007578:	371c      	adds	r7, #28
 800757a:	46bd      	mov	sp, r7
 800757c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007580:	4770      	bx	lr
 8007582:	bf00      	nop
 8007584:	40023800 	.word	0x40023800
 8007588:	00bb8000 	.word	0x00bb8000
 800758c:	007a1200 	.word	0x007a1200
 8007590:	00f42400 	.word	0x00f42400

08007594 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b082      	sub	sp, #8
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d101      	bne.n	80075a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80075a2:	2301      	movs	r3, #1
 80075a4:	e041      	b.n	800762a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d106      	bne.n	80075c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2200      	movs	r2, #0
 80075b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f7fa ff40 	bl	8002440 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2202      	movs	r2, #2
 80075c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681a      	ldr	r2, [r3, #0]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	3304      	adds	r3, #4
 80075d0:	4619      	mov	r1, r3
 80075d2:	4610      	mov	r0, r2
 80075d4:	f000 fc46 	bl	8007e64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2201      	movs	r2, #1
 80075dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2201      	movs	r2, #1
 80075e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2201      	movs	r2, #1
 80075ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2201      	movs	r2, #1
 8007604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2201      	movs	r2, #1
 8007614:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2201      	movs	r2, #1
 8007624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007628:	2300      	movs	r3, #0
}
 800762a:	4618      	mov	r0, r3
 800762c:	3708      	adds	r7, #8
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}
	...

08007634 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007634:	b480      	push	{r7}
 8007636:	b085      	sub	sp, #20
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007642:	b2db      	uxtb	r3, r3
 8007644:	2b01      	cmp	r3, #1
 8007646:	d001      	beq.n	800764c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007648:	2301      	movs	r3, #1
 800764a:	e03c      	b.n	80076c6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2202      	movs	r2, #2
 8007650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a1e      	ldr	r2, [pc, #120]	@ (80076d4 <HAL_TIM_Base_Start+0xa0>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d018      	beq.n	8007690 <HAL_TIM_Base_Start+0x5c>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007666:	d013      	beq.n	8007690 <HAL_TIM_Base_Start+0x5c>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a1a      	ldr	r2, [pc, #104]	@ (80076d8 <HAL_TIM_Base_Start+0xa4>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d00e      	beq.n	8007690 <HAL_TIM_Base_Start+0x5c>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a19      	ldr	r2, [pc, #100]	@ (80076dc <HAL_TIM_Base_Start+0xa8>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d009      	beq.n	8007690 <HAL_TIM_Base_Start+0x5c>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a17      	ldr	r2, [pc, #92]	@ (80076e0 <HAL_TIM_Base_Start+0xac>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d004      	beq.n	8007690 <HAL_TIM_Base_Start+0x5c>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a16      	ldr	r2, [pc, #88]	@ (80076e4 <HAL_TIM_Base_Start+0xb0>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d111      	bne.n	80076b4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	f003 0307 	and.w	r3, r3, #7
 800769a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2b06      	cmp	r3, #6
 80076a0:	d010      	beq.n	80076c4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f042 0201 	orr.w	r2, r2, #1
 80076b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076b2:	e007      	b.n	80076c4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	681a      	ldr	r2, [r3, #0]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f042 0201 	orr.w	r2, r2, #1
 80076c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80076c4:	2300      	movs	r3, #0
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3714      	adds	r7, #20
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr
 80076d2:	bf00      	nop
 80076d4:	40010000 	.word	0x40010000
 80076d8:	40000400 	.word	0x40000400
 80076dc:	40000800 	.word	0x40000800
 80076e0:	40000c00 	.word	0x40000c00
 80076e4:	40014000 	.word	0x40014000

080076e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b082      	sub	sp, #8
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d101      	bne.n	80076fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	e041      	b.n	800777e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007700:	b2db      	uxtb	r3, r3
 8007702:	2b00      	cmp	r3, #0
 8007704:	d106      	bne.n	8007714 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2200      	movs	r2, #0
 800770a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f7fa fe18 	bl	8002344 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2202      	movs	r2, #2
 8007718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	3304      	adds	r3, #4
 8007724:	4619      	mov	r1, r3
 8007726:	4610      	mov	r0, r2
 8007728:	f000 fb9c 	bl	8007e64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2201      	movs	r2, #1
 8007730:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2201      	movs	r2, #1
 8007738:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2201      	movs	r2, #1
 8007740:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2201      	movs	r2, #1
 8007748:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2201      	movs	r2, #1
 8007758:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2201      	movs	r2, #1
 8007760:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2201      	movs	r2, #1
 8007768:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2201      	movs	r2, #1
 8007770:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2201      	movs	r2, #1
 8007778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800777c:	2300      	movs	r3, #0
}
 800777e:	4618      	mov	r0, r3
 8007780:	3708      	adds	r7, #8
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}
	...

08007788 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b084      	sub	sp, #16
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d109      	bne.n	80077ac <HAL_TIM_PWM_Start+0x24>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800779e:	b2db      	uxtb	r3, r3
 80077a0:	2b01      	cmp	r3, #1
 80077a2:	bf14      	ite	ne
 80077a4:	2301      	movne	r3, #1
 80077a6:	2300      	moveq	r3, #0
 80077a8:	b2db      	uxtb	r3, r3
 80077aa:	e022      	b.n	80077f2 <HAL_TIM_PWM_Start+0x6a>
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	2b04      	cmp	r3, #4
 80077b0:	d109      	bne.n	80077c6 <HAL_TIM_PWM_Start+0x3e>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80077b8:	b2db      	uxtb	r3, r3
 80077ba:	2b01      	cmp	r3, #1
 80077bc:	bf14      	ite	ne
 80077be:	2301      	movne	r3, #1
 80077c0:	2300      	moveq	r3, #0
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	e015      	b.n	80077f2 <HAL_TIM_PWM_Start+0x6a>
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	2b08      	cmp	r3, #8
 80077ca:	d109      	bne.n	80077e0 <HAL_TIM_PWM_Start+0x58>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80077d2:	b2db      	uxtb	r3, r3
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	bf14      	ite	ne
 80077d8:	2301      	movne	r3, #1
 80077da:	2300      	moveq	r3, #0
 80077dc:	b2db      	uxtb	r3, r3
 80077de:	e008      	b.n	80077f2 <HAL_TIM_PWM_Start+0x6a>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077e6:	b2db      	uxtb	r3, r3
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	bf14      	ite	ne
 80077ec:	2301      	movne	r3, #1
 80077ee:	2300      	moveq	r3, #0
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d001      	beq.n	80077fa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	e068      	b.n	80078cc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d104      	bne.n	800780a <HAL_TIM_PWM_Start+0x82>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2202      	movs	r2, #2
 8007804:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007808:	e013      	b.n	8007832 <HAL_TIM_PWM_Start+0xaa>
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	2b04      	cmp	r3, #4
 800780e:	d104      	bne.n	800781a <HAL_TIM_PWM_Start+0x92>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2202      	movs	r2, #2
 8007814:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007818:	e00b      	b.n	8007832 <HAL_TIM_PWM_Start+0xaa>
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	2b08      	cmp	r3, #8
 800781e:	d104      	bne.n	800782a <HAL_TIM_PWM_Start+0xa2>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2202      	movs	r2, #2
 8007824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007828:	e003      	b.n	8007832 <HAL_TIM_PWM_Start+0xaa>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2202      	movs	r2, #2
 800782e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	2201      	movs	r2, #1
 8007838:	6839      	ldr	r1, [r7, #0]
 800783a:	4618      	mov	r0, r3
 800783c:	f000 fdbe 	bl	80083bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a23      	ldr	r2, [pc, #140]	@ (80078d4 <HAL_TIM_PWM_Start+0x14c>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d107      	bne.n	800785a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007858:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a1d      	ldr	r2, [pc, #116]	@ (80078d4 <HAL_TIM_PWM_Start+0x14c>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d018      	beq.n	8007896 <HAL_TIM_PWM_Start+0x10e>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800786c:	d013      	beq.n	8007896 <HAL_TIM_PWM_Start+0x10e>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a19      	ldr	r2, [pc, #100]	@ (80078d8 <HAL_TIM_PWM_Start+0x150>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d00e      	beq.n	8007896 <HAL_TIM_PWM_Start+0x10e>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a17      	ldr	r2, [pc, #92]	@ (80078dc <HAL_TIM_PWM_Start+0x154>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d009      	beq.n	8007896 <HAL_TIM_PWM_Start+0x10e>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a16      	ldr	r2, [pc, #88]	@ (80078e0 <HAL_TIM_PWM_Start+0x158>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d004      	beq.n	8007896 <HAL_TIM_PWM_Start+0x10e>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a14      	ldr	r2, [pc, #80]	@ (80078e4 <HAL_TIM_PWM_Start+0x15c>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d111      	bne.n	80078ba <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	689b      	ldr	r3, [r3, #8]
 800789c:	f003 0307 	and.w	r3, r3, #7
 80078a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2b06      	cmp	r3, #6
 80078a6:	d010      	beq.n	80078ca <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	681a      	ldr	r2, [r3, #0]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f042 0201 	orr.w	r2, r2, #1
 80078b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078b8:	e007      	b.n	80078ca <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f042 0201 	orr.w	r2, r2, #1
 80078c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80078ca:	2300      	movs	r3, #0
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3710      	adds	r7, #16
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	40010000 	.word	0x40010000
 80078d8:	40000400 	.word	0x40000400
 80078dc:	40000800 	.word	0x40000800
 80078e0:	40000c00 	.word	0x40000c00
 80078e4:	40014000 	.word	0x40014000

080078e8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b086      	sub	sp, #24
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
 80078f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d101      	bne.n	80078fc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80078f8:	2301      	movs	r3, #1
 80078fa:	e097      	b.n	8007a2c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007902:	b2db      	uxtb	r3, r3
 8007904:	2b00      	cmp	r3, #0
 8007906:	d106      	bne.n	8007916 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2200      	movs	r2, #0
 800790c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f7fa fd4f 	bl	80023b4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2202      	movs	r2, #2
 800791a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	687a      	ldr	r2, [r7, #4]
 8007926:	6812      	ldr	r2, [r2, #0]
 8007928:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800792c:	f023 0307 	bic.w	r3, r3, #7
 8007930:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681a      	ldr	r2, [r3, #0]
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	3304      	adds	r3, #4
 800793a:	4619      	mov	r1, r3
 800793c:	4610      	mov	r0, r2
 800793e:	f000 fa91 	bl	8007e64 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	699b      	ldr	r3, [r3, #24]
 8007950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	6a1b      	ldr	r3, [r3, #32]
 8007958:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	697a      	ldr	r2, [r7, #20]
 8007960:	4313      	orrs	r3, r2
 8007962:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800796a:	f023 0303 	bic.w	r3, r3, #3
 800796e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	689a      	ldr	r2, [r3, #8]
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	699b      	ldr	r3, [r3, #24]
 8007978:	021b      	lsls	r3, r3, #8
 800797a:	4313      	orrs	r3, r2
 800797c:	693a      	ldr	r2, [r7, #16]
 800797e:	4313      	orrs	r3, r2
 8007980:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007988:	f023 030c 	bic.w	r3, r3, #12
 800798c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007994:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007998:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	68da      	ldr	r2, [r3, #12]
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	69db      	ldr	r3, [r3, #28]
 80079a2:	021b      	lsls	r3, r3, #8
 80079a4:	4313      	orrs	r3, r2
 80079a6:	693a      	ldr	r2, [r7, #16]
 80079a8:	4313      	orrs	r3, r2
 80079aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	691b      	ldr	r3, [r3, #16]
 80079b0:	011a      	lsls	r2, r3, #4
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	6a1b      	ldr	r3, [r3, #32]
 80079b6:	031b      	lsls	r3, r3, #12
 80079b8:	4313      	orrs	r3, r2
 80079ba:	693a      	ldr	r2, [r7, #16]
 80079bc:	4313      	orrs	r3, r2
 80079be:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80079c6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80079ce:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	685a      	ldr	r2, [r3, #4]
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	695b      	ldr	r3, [r3, #20]
 80079d8:	011b      	lsls	r3, r3, #4
 80079da:	4313      	orrs	r3, r2
 80079dc:	68fa      	ldr	r2, [r7, #12]
 80079de:	4313      	orrs	r3, r2
 80079e0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	697a      	ldr	r2, [r7, #20]
 80079e8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	693a      	ldr	r2, [r7, #16]
 80079f0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	68fa      	ldr	r2, [r7, #12]
 80079f8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2201      	movs	r2, #1
 80079fe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2201      	movs	r2, #1
 8007a06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2201      	movs	r2, #1
 8007a0e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2201      	movs	r2, #1
 8007a16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2201      	movs	r2, #1
 8007a26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007a2a:	2300      	movs	r3, #0
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3718      	adds	r7, #24
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}

08007a34 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b084      	sub	sp, #16
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
 8007a3c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007a44:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007a4c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a54:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007a5c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d110      	bne.n	8007a86 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a64:	7bfb      	ldrb	r3, [r7, #15]
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	d102      	bne.n	8007a70 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007a6a:	7b7b      	ldrb	r3, [r7, #13]
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d001      	beq.n	8007a74 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007a70:	2301      	movs	r3, #1
 8007a72:	e069      	b.n	8007b48 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2202      	movs	r2, #2
 8007a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2202      	movs	r2, #2
 8007a80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a84:	e031      	b.n	8007aea <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	2b04      	cmp	r3, #4
 8007a8a:	d110      	bne.n	8007aae <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a8c:	7bbb      	ldrb	r3, [r7, #14]
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	d102      	bne.n	8007a98 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007a92:	7b3b      	ldrb	r3, [r7, #12]
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d001      	beq.n	8007a9c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e055      	b.n	8007b48 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2202      	movs	r2, #2
 8007aa0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2202      	movs	r2, #2
 8007aa8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007aac:	e01d      	b.n	8007aea <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007aae:	7bfb      	ldrb	r3, [r7, #15]
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d108      	bne.n	8007ac6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007ab4:	7bbb      	ldrb	r3, [r7, #14]
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d105      	bne.n	8007ac6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007aba:	7b7b      	ldrb	r3, [r7, #13]
 8007abc:	2b01      	cmp	r3, #1
 8007abe:	d102      	bne.n	8007ac6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007ac0:	7b3b      	ldrb	r3, [r7, #12]
 8007ac2:	2b01      	cmp	r3, #1
 8007ac4:	d001      	beq.n	8007aca <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	e03e      	b.n	8007b48 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2202      	movs	r2, #2
 8007ace:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2202      	movs	r2, #2
 8007ad6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2202      	movs	r2, #2
 8007ade:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2202      	movs	r2, #2
 8007ae6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d003      	beq.n	8007af8 <HAL_TIM_Encoder_Start+0xc4>
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	2b04      	cmp	r3, #4
 8007af4:	d008      	beq.n	8007b08 <HAL_TIM_Encoder_Start+0xd4>
 8007af6:	e00f      	b.n	8007b18 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	2201      	movs	r2, #1
 8007afe:	2100      	movs	r1, #0
 8007b00:	4618      	mov	r0, r3
 8007b02:	f000 fc5b 	bl	80083bc <TIM_CCxChannelCmd>
      break;
 8007b06:	e016      	b.n	8007b36 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	2104      	movs	r1, #4
 8007b10:	4618      	mov	r0, r3
 8007b12:	f000 fc53 	bl	80083bc <TIM_CCxChannelCmd>
      break;
 8007b16:	e00e      	b.n	8007b36 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	2100      	movs	r1, #0
 8007b20:	4618      	mov	r0, r3
 8007b22:	f000 fc4b 	bl	80083bc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	2104      	movs	r1, #4
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f000 fc44 	bl	80083bc <TIM_CCxChannelCmd>
      break;
 8007b34:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	681a      	ldr	r2, [r3, #0]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f042 0201 	orr.w	r2, r2, #1
 8007b44:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007b46:	2300      	movs	r3, #0
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3710      	adds	r7, #16
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}

08007b50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b086      	sub	sp, #24
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	60f8      	str	r0, [r7, #12]
 8007b58:	60b9      	str	r1, [r7, #8]
 8007b5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b66:	2b01      	cmp	r3, #1
 8007b68:	d101      	bne.n	8007b6e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007b6a:	2302      	movs	r3, #2
 8007b6c:	e0ae      	b.n	8007ccc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2201      	movs	r2, #1
 8007b72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2b0c      	cmp	r3, #12
 8007b7a:	f200 809f 	bhi.w	8007cbc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007b7e:	a201      	add	r2, pc, #4	@ (adr r2, 8007b84 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b84:	08007bb9 	.word	0x08007bb9
 8007b88:	08007cbd 	.word	0x08007cbd
 8007b8c:	08007cbd 	.word	0x08007cbd
 8007b90:	08007cbd 	.word	0x08007cbd
 8007b94:	08007bf9 	.word	0x08007bf9
 8007b98:	08007cbd 	.word	0x08007cbd
 8007b9c:	08007cbd 	.word	0x08007cbd
 8007ba0:	08007cbd 	.word	0x08007cbd
 8007ba4:	08007c3b 	.word	0x08007c3b
 8007ba8:	08007cbd 	.word	0x08007cbd
 8007bac:	08007cbd 	.word	0x08007cbd
 8007bb0:	08007cbd 	.word	0x08007cbd
 8007bb4:	08007c7b 	.word	0x08007c7b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	68b9      	ldr	r1, [r7, #8]
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	f000 f9d6 	bl	8007f70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	699a      	ldr	r2, [r3, #24]
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f042 0208 	orr.w	r2, r2, #8
 8007bd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	699a      	ldr	r2, [r3, #24]
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f022 0204 	bic.w	r2, r2, #4
 8007be2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	6999      	ldr	r1, [r3, #24]
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	691a      	ldr	r2, [r3, #16]
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	430a      	orrs	r2, r1
 8007bf4:	619a      	str	r2, [r3, #24]
      break;
 8007bf6:	e064      	b.n	8007cc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	68b9      	ldr	r1, [r7, #8]
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f000 fa1c 	bl	800803c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	699a      	ldr	r2, [r3, #24]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	699a      	ldr	r2, [r3, #24]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	6999      	ldr	r1, [r3, #24]
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	691b      	ldr	r3, [r3, #16]
 8007c2e:	021a      	lsls	r2, r3, #8
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	430a      	orrs	r2, r1
 8007c36:	619a      	str	r2, [r3, #24]
      break;
 8007c38:	e043      	b.n	8007cc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	68b9      	ldr	r1, [r7, #8]
 8007c40:	4618      	mov	r0, r3
 8007c42:	f000 fa67 	bl	8008114 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	69da      	ldr	r2, [r3, #28]
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f042 0208 	orr.w	r2, r2, #8
 8007c54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	69da      	ldr	r2, [r3, #28]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f022 0204 	bic.w	r2, r2, #4
 8007c64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	69d9      	ldr	r1, [r3, #28]
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	691a      	ldr	r2, [r3, #16]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	430a      	orrs	r2, r1
 8007c76:	61da      	str	r2, [r3, #28]
      break;
 8007c78:	e023      	b.n	8007cc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	68b9      	ldr	r1, [r7, #8]
 8007c80:	4618      	mov	r0, r3
 8007c82:	f000 fab1 	bl	80081e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	69da      	ldr	r2, [r3, #28]
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	69da      	ldr	r2, [r3, #28]
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ca4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	69d9      	ldr	r1, [r3, #28]
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	691b      	ldr	r3, [r3, #16]
 8007cb0:	021a      	lsls	r2, r3, #8
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	430a      	orrs	r2, r1
 8007cb8:	61da      	str	r2, [r3, #28]
      break;
 8007cba:	e002      	b.n	8007cc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	75fb      	strb	r3, [r7, #23]
      break;
 8007cc0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007cca:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3718      	adds	r7, #24
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b084      	sub	sp, #16
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d101      	bne.n	8007cf0 <HAL_TIM_ConfigClockSource+0x1c>
 8007cec:	2302      	movs	r3, #2
 8007cee:	e0b4      	b.n	8007e5a <HAL_TIM_ConfigClockSource+0x186>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2202      	movs	r2, #2
 8007cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007d0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	68ba      	ldr	r2, [r7, #8]
 8007d1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d28:	d03e      	beq.n	8007da8 <HAL_TIM_ConfigClockSource+0xd4>
 8007d2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d2e:	f200 8087 	bhi.w	8007e40 <HAL_TIM_ConfigClockSource+0x16c>
 8007d32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d36:	f000 8086 	beq.w	8007e46 <HAL_TIM_ConfigClockSource+0x172>
 8007d3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d3e:	d87f      	bhi.n	8007e40 <HAL_TIM_ConfigClockSource+0x16c>
 8007d40:	2b70      	cmp	r3, #112	@ 0x70
 8007d42:	d01a      	beq.n	8007d7a <HAL_TIM_ConfigClockSource+0xa6>
 8007d44:	2b70      	cmp	r3, #112	@ 0x70
 8007d46:	d87b      	bhi.n	8007e40 <HAL_TIM_ConfigClockSource+0x16c>
 8007d48:	2b60      	cmp	r3, #96	@ 0x60
 8007d4a:	d050      	beq.n	8007dee <HAL_TIM_ConfigClockSource+0x11a>
 8007d4c:	2b60      	cmp	r3, #96	@ 0x60
 8007d4e:	d877      	bhi.n	8007e40 <HAL_TIM_ConfigClockSource+0x16c>
 8007d50:	2b50      	cmp	r3, #80	@ 0x50
 8007d52:	d03c      	beq.n	8007dce <HAL_TIM_ConfigClockSource+0xfa>
 8007d54:	2b50      	cmp	r3, #80	@ 0x50
 8007d56:	d873      	bhi.n	8007e40 <HAL_TIM_ConfigClockSource+0x16c>
 8007d58:	2b40      	cmp	r3, #64	@ 0x40
 8007d5a:	d058      	beq.n	8007e0e <HAL_TIM_ConfigClockSource+0x13a>
 8007d5c:	2b40      	cmp	r3, #64	@ 0x40
 8007d5e:	d86f      	bhi.n	8007e40 <HAL_TIM_ConfigClockSource+0x16c>
 8007d60:	2b30      	cmp	r3, #48	@ 0x30
 8007d62:	d064      	beq.n	8007e2e <HAL_TIM_ConfigClockSource+0x15a>
 8007d64:	2b30      	cmp	r3, #48	@ 0x30
 8007d66:	d86b      	bhi.n	8007e40 <HAL_TIM_ConfigClockSource+0x16c>
 8007d68:	2b20      	cmp	r3, #32
 8007d6a:	d060      	beq.n	8007e2e <HAL_TIM_ConfigClockSource+0x15a>
 8007d6c:	2b20      	cmp	r3, #32
 8007d6e:	d867      	bhi.n	8007e40 <HAL_TIM_ConfigClockSource+0x16c>
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d05c      	beq.n	8007e2e <HAL_TIM_ConfigClockSource+0x15a>
 8007d74:	2b10      	cmp	r3, #16
 8007d76:	d05a      	beq.n	8007e2e <HAL_TIM_ConfigClockSource+0x15a>
 8007d78:	e062      	b.n	8007e40 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007d8a:	f000 faf7 	bl	800837c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007d9c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	68ba      	ldr	r2, [r7, #8]
 8007da4:	609a      	str	r2, [r3, #8]
      break;
 8007da6:	e04f      	b.n	8007e48 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007db8:	f000 fae0 	bl	800837c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	689a      	ldr	r2, [r3, #8]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007dca:	609a      	str	r2, [r3, #8]
      break;
 8007dcc:	e03c      	b.n	8007e48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007dda:	461a      	mov	r2, r3
 8007ddc:	f000 fa54 	bl	8008288 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	2150      	movs	r1, #80	@ 0x50
 8007de6:	4618      	mov	r0, r3
 8007de8:	f000 faad 	bl	8008346 <TIM_ITRx_SetConfig>
      break;
 8007dec:	e02c      	b.n	8007e48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	f000 fa73 	bl	80082e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	2160      	movs	r1, #96	@ 0x60
 8007e06:	4618      	mov	r0, r3
 8007e08:	f000 fa9d 	bl	8008346 <TIM_ITRx_SetConfig>
      break;
 8007e0c:	e01c      	b.n	8007e48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	f000 fa34 	bl	8008288 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	2140      	movs	r1, #64	@ 0x40
 8007e26:	4618      	mov	r0, r3
 8007e28:	f000 fa8d 	bl	8008346 <TIM_ITRx_SetConfig>
      break;
 8007e2c:	e00c      	b.n	8007e48 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681a      	ldr	r2, [r3, #0]
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4619      	mov	r1, r3
 8007e38:	4610      	mov	r0, r2
 8007e3a:	f000 fa84 	bl	8008346 <TIM_ITRx_SetConfig>
      break;
 8007e3e:	e003      	b.n	8007e48 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007e40:	2301      	movs	r3, #1
 8007e42:	73fb      	strb	r3, [r7, #15]
      break;
 8007e44:	e000      	b.n	8007e48 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007e46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2200      	movs	r2, #0
 8007e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3710      	adds	r7, #16
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}
	...

08007e64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007e64:	b480      	push	{r7}
 8007e66:	b085      	sub	sp, #20
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
 8007e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	4a37      	ldr	r2, [pc, #220]	@ (8007f54 <TIM_Base_SetConfig+0xf0>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d00f      	beq.n	8007e9c <TIM_Base_SetConfig+0x38>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e82:	d00b      	beq.n	8007e9c <TIM_Base_SetConfig+0x38>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	4a34      	ldr	r2, [pc, #208]	@ (8007f58 <TIM_Base_SetConfig+0xf4>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d007      	beq.n	8007e9c <TIM_Base_SetConfig+0x38>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	4a33      	ldr	r2, [pc, #204]	@ (8007f5c <TIM_Base_SetConfig+0xf8>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d003      	beq.n	8007e9c <TIM_Base_SetConfig+0x38>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	4a32      	ldr	r2, [pc, #200]	@ (8007f60 <TIM_Base_SetConfig+0xfc>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d108      	bne.n	8007eae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ea2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	68fa      	ldr	r2, [r7, #12]
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	4a28      	ldr	r2, [pc, #160]	@ (8007f54 <TIM_Base_SetConfig+0xf0>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d01b      	beq.n	8007eee <TIM_Base_SetConfig+0x8a>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ebc:	d017      	beq.n	8007eee <TIM_Base_SetConfig+0x8a>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	4a25      	ldr	r2, [pc, #148]	@ (8007f58 <TIM_Base_SetConfig+0xf4>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d013      	beq.n	8007eee <TIM_Base_SetConfig+0x8a>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	4a24      	ldr	r2, [pc, #144]	@ (8007f5c <TIM_Base_SetConfig+0xf8>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d00f      	beq.n	8007eee <TIM_Base_SetConfig+0x8a>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	4a23      	ldr	r2, [pc, #140]	@ (8007f60 <TIM_Base_SetConfig+0xfc>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d00b      	beq.n	8007eee <TIM_Base_SetConfig+0x8a>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	4a22      	ldr	r2, [pc, #136]	@ (8007f64 <TIM_Base_SetConfig+0x100>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d007      	beq.n	8007eee <TIM_Base_SetConfig+0x8a>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	4a21      	ldr	r2, [pc, #132]	@ (8007f68 <TIM_Base_SetConfig+0x104>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d003      	beq.n	8007eee <TIM_Base_SetConfig+0x8a>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	4a20      	ldr	r2, [pc, #128]	@ (8007f6c <TIM_Base_SetConfig+0x108>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d108      	bne.n	8007f00 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ef4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	68db      	ldr	r3, [r3, #12]
 8007efa:	68fa      	ldr	r2, [r7, #12]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	695b      	ldr	r3, [r3, #20]
 8007f0a:	4313      	orrs	r3, r2
 8007f0c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	689a      	ldr	r2, [r3, #8]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	681a      	ldr	r2, [r3, #0]
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	4a0c      	ldr	r2, [pc, #48]	@ (8007f54 <TIM_Base_SetConfig+0xf0>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d103      	bne.n	8007f2e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	691a      	ldr	r2, [r3, #16]
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f043 0204 	orr.w	r2, r3, #4
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	68fa      	ldr	r2, [r7, #12]
 8007f44:	601a      	str	r2, [r3, #0]
}
 8007f46:	bf00      	nop
 8007f48:	3714      	adds	r7, #20
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop
 8007f54:	40010000 	.word	0x40010000
 8007f58:	40000400 	.word	0x40000400
 8007f5c:	40000800 	.word	0x40000800
 8007f60:	40000c00 	.word	0x40000c00
 8007f64:	40014000 	.word	0x40014000
 8007f68:	40014400 	.word	0x40014400
 8007f6c:	40014800 	.word	0x40014800

08007f70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b087      	sub	sp, #28
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
 8007f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6a1b      	ldr	r3, [r3, #32]
 8007f7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6a1b      	ldr	r3, [r3, #32]
 8007f84:	f023 0201 	bic.w	r2, r3, #1
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	699b      	ldr	r3, [r3, #24]
 8007f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f023 0303 	bic.w	r3, r3, #3
 8007fa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	68fa      	ldr	r2, [r7, #12]
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	f023 0302 	bic.w	r3, r3, #2
 8007fb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	689b      	ldr	r3, [r3, #8]
 8007fbe:	697a      	ldr	r2, [r7, #20]
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	4a1c      	ldr	r2, [pc, #112]	@ (8008038 <TIM_OC1_SetConfig+0xc8>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d10c      	bne.n	8007fe6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	f023 0308 	bic.w	r3, r3, #8
 8007fd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	68db      	ldr	r3, [r3, #12]
 8007fd8:	697a      	ldr	r2, [r7, #20]
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	f023 0304 	bic.w	r3, r3, #4
 8007fe4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	4a13      	ldr	r2, [pc, #76]	@ (8008038 <TIM_OC1_SetConfig+0xc8>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d111      	bne.n	8008012 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ff4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007ffc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	695b      	ldr	r3, [r3, #20]
 8008002:	693a      	ldr	r2, [r7, #16]
 8008004:	4313      	orrs	r3, r2
 8008006:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	699b      	ldr	r3, [r3, #24]
 800800c:	693a      	ldr	r2, [r7, #16]
 800800e:	4313      	orrs	r3, r2
 8008010:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	693a      	ldr	r2, [r7, #16]
 8008016:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	68fa      	ldr	r2, [r7, #12]
 800801c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	685a      	ldr	r2, [r3, #4]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	697a      	ldr	r2, [r7, #20]
 800802a:	621a      	str	r2, [r3, #32]
}
 800802c:	bf00      	nop
 800802e:	371c      	adds	r7, #28
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr
 8008038:	40010000 	.word	0x40010000

0800803c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800803c:	b480      	push	{r7}
 800803e:	b087      	sub	sp, #28
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6a1b      	ldr	r3, [r3, #32]
 800804a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6a1b      	ldr	r3, [r3, #32]
 8008050:	f023 0210 	bic.w	r2, r3, #16
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	685b      	ldr	r3, [r3, #4]
 800805c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	699b      	ldr	r3, [r3, #24]
 8008062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800806a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008072:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	021b      	lsls	r3, r3, #8
 800807a:	68fa      	ldr	r2, [r7, #12]
 800807c:	4313      	orrs	r3, r2
 800807e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	f023 0320 	bic.w	r3, r3, #32
 8008086:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	689b      	ldr	r3, [r3, #8]
 800808c:	011b      	lsls	r3, r3, #4
 800808e:	697a      	ldr	r2, [r7, #20]
 8008090:	4313      	orrs	r3, r2
 8008092:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	4a1e      	ldr	r2, [pc, #120]	@ (8008110 <TIM_OC2_SetConfig+0xd4>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d10d      	bne.n	80080b8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800809c:	697b      	ldr	r3, [r7, #20]
 800809e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	68db      	ldr	r3, [r3, #12]
 80080a8:	011b      	lsls	r3, r3, #4
 80080aa:	697a      	ldr	r2, [r7, #20]
 80080ac:	4313      	orrs	r3, r2
 80080ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80080b0:	697b      	ldr	r3, [r7, #20]
 80080b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	4a15      	ldr	r2, [pc, #84]	@ (8008110 <TIM_OC2_SetConfig+0xd4>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d113      	bne.n	80080e8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80080c0:	693b      	ldr	r3, [r7, #16]
 80080c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80080c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80080c8:	693b      	ldr	r3, [r7, #16]
 80080ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80080ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	695b      	ldr	r3, [r3, #20]
 80080d4:	009b      	lsls	r3, r3, #2
 80080d6:	693a      	ldr	r2, [r7, #16]
 80080d8:	4313      	orrs	r3, r2
 80080da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	699b      	ldr	r3, [r3, #24]
 80080e0:	009b      	lsls	r3, r3, #2
 80080e2:	693a      	ldr	r2, [r7, #16]
 80080e4:	4313      	orrs	r3, r2
 80080e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	693a      	ldr	r2, [r7, #16]
 80080ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	68fa      	ldr	r2, [r7, #12]
 80080f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	685a      	ldr	r2, [r3, #4]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	697a      	ldr	r2, [r7, #20]
 8008100:	621a      	str	r2, [r3, #32]
}
 8008102:	bf00      	nop
 8008104:	371c      	adds	r7, #28
 8008106:	46bd      	mov	sp, r7
 8008108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810c:	4770      	bx	lr
 800810e:	bf00      	nop
 8008110:	40010000 	.word	0x40010000

08008114 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008114:	b480      	push	{r7}
 8008116:	b087      	sub	sp, #28
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6a1b      	ldr	r3, [r3, #32]
 8008122:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6a1b      	ldr	r3, [r3, #32]
 8008128:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	69db      	ldr	r3, [r3, #28]
 800813a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008142:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f023 0303 	bic.w	r3, r3, #3
 800814a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	68fa      	ldr	r2, [r7, #12]
 8008152:	4313      	orrs	r3, r2
 8008154:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800815c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	021b      	lsls	r3, r3, #8
 8008164:	697a      	ldr	r2, [r7, #20]
 8008166:	4313      	orrs	r3, r2
 8008168:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	4a1d      	ldr	r2, [pc, #116]	@ (80081e4 <TIM_OC3_SetConfig+0xd0>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d10d      	bne.n	800818e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008178:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	68db      	ldr	r3, [r3, #12]
 800817e:	021b      	lsls	r3, r3, #8
 8008180:	697a      	ldr	r2, [r7, #20]
 8008182:	4313      	orrs	r3, r2
 8008184:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800818c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	4a14      	ldr	r2, [pc, #80]	@ (80081e4 <TIM_OC3_SetConfig+0xd0>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d113      	bne.n	80081be <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800819c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80081a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	695b      	ldr	r3, [r3, #20]
 80081aa:	011b      	lsls	r3, r3, #4
 80081ac:	693a      	ldr	r2, [r7, #16]
 80081ae:	4313      	orrs	r3, r2
 80081b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	699b      	ldr	r3, [r3, #24]
 80081b6:	011b      	lsls	r3, r3, #4
 80081b8:	693a      	ldr	r2, [r7, #16]
 80081ba:	4313      	orrs	r3, r2
 80081bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	693a      	ldr	r2, [r7, #16]
 80081c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	68fa      	ldr	r2, [r7, #12]
 80081c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	685a      	ldr	r2, [r3, #4]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	697a      	ldr	r2, [r7, #20]
 80081d6:	621a      	str	r2, [r3, #32]
}
 80081d8:	bf00      	nop
 80081da:	371c      	adds	r7, #28
 80081dc:	46bd      	mov	sp, r7
 80081de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e2:	4770      	bx	lr
 80081e4:	40010000 	.word	0x40010000

080081e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b087      	sub	sp, #28
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6a1b      	ldr	r3, [r3, #32]
 80081f6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6a1b      	ldr	r3, [r3, #32]
 80081fc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	685b      	ldr	r3, [r3, #4]
 8008208:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	69db      	ldr	r3, [r3, #28]
 800820e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008216:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800821e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	021b      	lsls	r3, r3, #8
 8008226:	68fa      	ldr	r2, [r7, #12]
 8008228:	4313      	orrs	r3, r2
 800822a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008232:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	689b      	ldr	r3, [r3, #8]
 8008238:	031b      	lsls	r3, r3, #12
 800823a:	693a      	ldr	r2, [r7, #16]
 800823c:	4313      	orrs	r3, r2
 800823e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	4a10      	ldr	r2, [pc, #64]	@ (8008284 <TIM_OC4_SetConfig+0x9c>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d109      	bne.n	800825c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800824e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	695b      	ldr	r3, [r3, #20]
 8008254:	019b      	lsls	r3, r3, #6
 8008256:	697a      	ldr	r2, [r7, #20]
 8008258:	4313      	orrs	r3, r2
 800825a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	697a      	ldr	r2, [r7, #20]
 8008260:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	68fa      	ldr	r2, [r7, #12]
 8008266:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	685a      	ldr	r2, [r3, #4]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	693a      	ldr	r2, [r7, #16]
 8008274:	621a      	str	r2, [r3, #32]
}
 8008276:	bf00      	nop
 8008278:	371c      	adds	r7, #28
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr
 8008282:	bf00      	nop
 8008284:	40010000 	.word	0x40010000

08008288 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008288:	b480      	push	{r7}
 800828a:	b087      	sub	sp, #28
 800828c:	af00      	add	r7, sp, #0
 800828e:	60f8      	str	r0, [r7, #12]
 8008290:	60b9      	str	r1, [r7, #8]
 8008292:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	6a1b      	ldr	r3, [r3, #32]
 8008298:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	6a1b      	ldr	r3, [r3, #32]
 800829e:	f023 0201 	bic.w	r2, r3, #1
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	699b      	ldr	r3, [r3, #24]
 80082aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80082ac:	693b      	ldr	r3, [r7, #16]
 80082ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80082b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	011b      	lsls	r3, r3, #4
 80082b8:	693a      	ldr	r2, [r7, #16]
 80082ba:	4313      	orrs	r3, r2
 80082bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	f023 030a 	bic.w	r3, r3, #10
 80082c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80082c6:	697a      	ldr	r2, [r7, #20]
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	4313      	orrs	r3, r2
 80082cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	693a      	ldr	r2, [r7, #16]
 80082d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	697a      	ldr	r2, [r7, #20]
 80082d8:	621a      	str	r2, [r3, #32]
}
 80082da:	bf00      	nop
 80082dc:	371c      	adds	r7, #28
 80082de:	46bd      	mov	sp, r7
 80082e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e4:	4770      	bx	lr

080082e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082e6:	b480      	push	{r7}
 80082e8:	b087      	sub	sp, #28
 80082ea:	af00      	add	r7, sp, #0
 80082ec:	60f8      	str	r0, [r7, #12]
 80082ee:	60b9      	str	r1, [r7, #8]
 80082f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	6a1b      	ldr	r3, [r3, #32]
 80082f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6a1b      	ldr	r3, [r3, #32]
 80082fc:	f023 0210 	bic.w	r2, r3, #16
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	699b      	ldr	r3, [r3, #24]
 8008308:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008310:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	031b      	lsls	r3, r3, #12
 8008316:	693a      	ldr	r2, [r7, #16]
 8008318:	4313      	orrs	r3, r2
 800831a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008322:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	011b      	lsls	r3, r3, #4
 8008328:	697a      	ldr	r2, [r7, #20]
 800832a:	4313      	orrs	r3, r2
 800832c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	693a      	ldr	r2, [r7, #16]
 8008332:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	697a      	ldr	r2, [r7, #20]
 8008338:	621a      	str	r2, [r3, #32]
}
 800833a:	bf00      	nop
 800833c:	371c      	adds	r7, #28
 800833e:	46bd      	mov	sp, r7
 8008340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008344:	4770      	bx	lr

08008346 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008346:	b480      	push	{r7}
 8008348:	b085      	sub	sp, #20
 800834a:	af00      	add	r7, sp, #0
 800834c:	6078      	str	r0, [r7, #4]
 800834e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	689b      	ldr	r3, [r3, #8]
 8008354:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800835c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800835e:	683a      	ldr	r2, [r7, #0]
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	4313      	orrs	r3, r2
 8008364:	f043 0307 	orr.w	r3, r3, #7
 8008368:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	68fa      	ldr	r2, [r7, #12]
 800836e:	609a      	str	r2, [r3, #8]
}
 8008370:	bf00      	nop
 8008372:	3714      	adds	r7, #20
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800837c:	b480      	push	{r7}
 800837e:	b087      	sub	sp, #28
 8008380:	af00      	add	r7, sp, #0
 8008382:	60f8      	str	r0, [r7, #12]
 8008384:	60b9      	str	r1, [r7, #8]
 8008386:	607a      	str	r2, [r7, #4]
 8008388:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	689b      	ldr	r3, [r3, #8]
 800838e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008390:	697b      	ldr	r3, [r7, #20]
 8008392:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008396:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	021a      	lsls	r2, r3, #8
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	431a      	orrs	r2, r3
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	4313      	orrs	r3, r2
 80083a4:	697a      	ldr	r2, [r7, #20]
 80083a6:	4313      	orrs	r3, r2
 80083a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	697a      	ldr	r2, [r7, #20]
 80083ae:	609a      	str	r2, [r3, #8]
}
 80083b0:	bf00      	nop
 80083b2:	371c      	adds	r7, #28
 80083b4:	46bd      	mov	sp, r7
 80083b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ba:	4770      	bx	lr

080083bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80083bc:	b480      	push	{r7}
 80083be:	b087      	sub	sp, #28
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	60f8      	str	r0, [r7, #12]
 80083c4:	60b9      	str	r1, [r7, #8]
 80083c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	f003 031f 	and.w	r3, r3, #31
 80083ce:	2201      	movs	r2, #1
 80083d0:	fa02 f303 	lsl.w	r3, r2, r3
 80083d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	6a1a      	ldr	r2, [r3, #32]
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	43db      	mvns	r3, r3
 80083de:	401a      	ands	r2, r3
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	6a1a      	ldr	r2, [r3, #32]
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	f003 031f 	and.w	r3, r3, #31
 80083ee:	6879      	ldr	r1, [r7, #4]
 80083f0:	fa01 f303 	lsl.w	r3, r1, r3
 80083f4:	431a      	orrs	r2, r3
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	621a      	str	r2, [r3, #32]
}
 80083fa:	bf00      	nop
 80083fc:	371c      	adds	r7, #28
 80083fe:	46bd      	mov	sp, r7
 8008400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008404:	4770      	bx	lr
	...

08008408 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008408:	b480      	push	{r7}
 800840a:	b085      	sub	sp, #20
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008418:	2b01      	cmp	r3, #1
 800841a:	d101      	bne.n	8008420 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800841c:	2302      	movs	r3, #2
 800841e:	e050      	b.n	80084c2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2201      	movs	r2, #1
 8008424:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2202      	movs	r2, #2
 800842c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	685b      	ldr	r3, [r3, #4]
 8008436:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	689b      	ldr	r3, [r3, #8]
 800843e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008446:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	68fa      	ldr	r2, [r7, #12]
 800844e:	4313      	orrs	r3, r2
 8008450:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	68fa      	ldr	r2, [r7, #12]
 8008458:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4a1c      	ldr	r2, [pc, #112]	@ (80084d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d018      	beq.n	8008496 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800846c:	d013      	beq.n	8008496 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4a18      	ldr	r2, [pc, #96]	@ (80084d4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d00e      	beq.n	8008496 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a16      	ldr	r2, [pc, #88]	@ (80084d8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d009      	beq.n	8008496 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a15      	ldr	r2, [pc, #84]	@ (80084dc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d004      	beq.n	8008496 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a13      	ldr	r2, [pc, #76]	@ (80084e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d10c      	bne.n	80084b0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800849c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	685b      	ldr	r3, [r3, #4]
 80084a2:	68ba      	ldr	r2, [r7, #8]
 80084a4:	4313      	orrs	r3, r2
 80084a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	68ba      	ldr	r2, [r7, #8]
 80084ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2200      	movs	r2, #0
 80084bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3714      	adds	r7, #20
 80084c6:	46bd      	mov	sp, r7
 80084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084cc:	4770      	bx	lr
 80084ce:	bf00      	nop
 80084d0:	40010000 	.word	0x40010000
 80084d4:	40000400 	.word	0x40000400
 80084d8:	40000800 	.word	0x40000800
 80084dc:	40000c00 	.word	0x40000c00
 80084e0:	40014000 	.word	0x40014000

080084e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b085      	sub	sp, #20
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80084ee:	2300      	movs	r3, #0
 80084f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d101      	bne.n	8008500 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80084fc:	2302      	movs	r3, #2
 80084fe:	e03d      	b.n	800857c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2201      	movs	r2, #1
 8008504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	68db      	ldr	r3, [r3, #12]
 8008512:	4313      	orrs	r3, r2
 8008514:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	689b      	ldr	r3, [r3, #8]
 8008520:	4313      	orrs	r3, r2
 8008522:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	4313      	orrs	r3, r2
 8008530:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4313      	orrs	r3, r2
 800853e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	691b      	ldr	r3, [r3, #16]
 800854a:	4313      	orrs	r3, r2
 800854c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	695b      	ldr	r3, [r3, #20]
 8008558:	4313      	orrs	r3, r2
 800855a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	69db      	ldr	r3, [r3, #28]
 8008566:	4313      	orrs	r3, r2
 8008568:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	68fa      	ldr	r2, [r7, #12]
 8008570:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2200      	movs	r2, #0
 8008576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800857a:	2300      	movs	r3, #0
}
 800857c:	4618      	mov	r0, r3
 800857e:	3714      	adds	r7, #20
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr

08008588 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b082      	sub	sp, #8
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d101      	bne.n	800859a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008596:	2301      	movs	r3, #1
 8008598:	e042      	b.n	8008620 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80085a0:	b2db      	uxtb	r3, r3
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d106      	bne.n	80085b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2200      	movs	r2, #0
 80085aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f7f9 ffea 	bl	8002588 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2224      	movs	r2, #36	@ 0x24
 80085b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	68da      	ldr	r2, [r3, #12]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80085ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f000 fdd3 	bl	8009178 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	691a      	ldr	r2, [r3, #16]
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80085e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	695a      	ldr	r2, [r3, #20]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80085f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	68da      	ldr	r2, [r3, #12]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008600:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2200      	movs	r2, #0
 8008606:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2220      	movs	r2, #32
 800860c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2220      	movs	r2, #32
 8008614:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2200      	movs	r2, #0
 800861c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800861e:	2300      	movs	r3, #0
}
 8008620:	4618      	mov	r0, r3
 8008622:	3708      	adds	r7, #8
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}

08008628 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b08a      	sub	sp, #40	@ 0x28
 800862c:	af02      	add	r7, sp, #8
 800862e:	60f8      	str	r0, [r7, #12]
 8008630:	60b9      	str	r1, [r7, #8]
 8008632:	603b      	str	r3, [r7, #0]
 8008634:	4613      	mov	r3, r2
 8008636:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008638:	2300      	movs	r3, #0
 800863a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008642:	b2db      	uxtb	r3, r3
 8008644:	2b20      	cmp	r3, #32
 8008646:	d175      	bne.n	8008734 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d002      	beq.n	8008654 <HAL_UART_Transmit+0x2c>
 800864e:	88fb      	ldrh	r3, [r7, #6]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d101      	bne.n	8008658 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008654:	2301      	movs	r3, #1
 8008656:	e06e      	b.n	8008736 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	2200      	movs	r2, #0
 800865c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	2221      	movs	r2, #33	@ 0x21
 8008662:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008666:	f7fa f995 	bl	8002994 <HAL_GetTick>
 800866a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	88fa      	ldrh	r2, [r7, #6]
 8008670:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	88fa      	ldrh	r2, [r7, #6]
 8008676:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	689b      	ldr	r3, [r3, #8]
 800867c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008680:	d108      	bne.n	8008694 <HAL_UART_Transmit+0x6c>
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	691b      	ldr	r3, [r3, #16]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d104      	bne.n	8008694 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800868a:	2300      	movs	r3, #0
 800868c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	61bb      	str	r3, [r7, #24]
 8008692:	e003      	b.n	800869c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008698:	2300      	movs	r3, #0
 800869a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800869c:	e02e      	b.n	80086fc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	9300      	str	r3, [sp, #0]
 80086a2:	697b      	ldr	r3, [r7, #20]
 80086a4:	2200      	movs	r2, #0
 80086a6:	2180      	movs	r1, #128	@ 0x80
 80086a8:	68f8      	ldr	r0, [r7, #12]
 80086aa:	f000 fb37 	bl	8008d1c <UART_WaitOnFlagUntilTimeout>
 80086ae:	4603      	mov	r3, r0
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d005      	beq.n	80086c0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2220      	movs	r2, #32
 80086b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80086bc:	2303      	movs	r3, #3
 80086be:	e03a      	b.n	8008736 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80086c0:	69fb      	ldr	r3, [r7, #28]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d10b      	bne.n	80086de <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80086c6:	69bb      	ldr	r3, [r7, #24]
 80086c8:	881b      	ldrh	r3, [r3, #0]
 80086ca:	461a      	mov	r2, r3
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80086d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80086d6:	69bb      	ldr	r3, [r7, #24]
 80086d8:	3302      	adds	r3, #2
 80086da:	61bb      	str	r3, [r7, #24]
 80086dc:	e007      	b.n	80086ee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80086de:	69fb      	ldr	r3, [r7, #28]
 80086e0:	781a      	ldrb	r2, [r3, #0]
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80086e8:	69fb      	ldr	r3, [r7, #28]
 80086ea:	3301      	adds	r3, #1
 80086ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80086f2:	b29b      	uxth	r3, r3
 80086f4:	3b01      	subs	r3, #1
 80086f6:	b29a      	uxth	r2, r3
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008700:	b29b      	uxth	r3, r3
 8008702:	2b00      	cmp	r3, #0
 8008704:	d1cb      	bne.n	800869e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	9300      	str	r3, [sp, #0]
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	2200      	movs	r2, #0
 800870e:	2140      	movs	r1, #64	@ 0x40
 8008710:	68f8      	ldr	r0, [r7, #12]
 8008712:	f000 fb03 	bl	8008d1c <UART_WaitOnFlagUntilTimeout>
 8008716:	4603      	mov	r3, r0
 8008718:	2b00      	cmp	r3, #0
 800871a:	d005      	beq.n	8008728 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2220      	movs	r2, #32
 8008720:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008724:	2303      	movs	r3, #3
 8008726:	e006      	b.n	8008736 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2220      	movs	r2, #32
 800872c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008730:	2300      	movs	r3, #0
 8008732:	e000      	b.n	8008736 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008734:	2302      	movs	r3, #2
  }
}
 8008736:	4618      	mov	r0, r3
 8008738:	3720      	adds	r7, #32
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}

0800873e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800873e:	b580      	push	{r7, lr}
 8008740:	b084      	sub	sp, #16
 8008742:	af00      	add	r7, sp, #0
 8008744:	60f8      	str	r0, [r7, #12]
 8008746:	60b9      	str	r1, [r7, #8]
 8008748:	4613      	mov	r3, r2
 800874a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008752:	b2db      	uxtb	r3, r3
 8008754:	2b20      	cmp	r3, #32
 8008756:	d112      	bne.n	800877e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d002      	beq.n	8008764 <HAL_UART_Receive_IT+0x26>
 800875e:	88fb      	ldrh	r3, [r7, #6]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d101      	bne.n	8008768 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008764:	2301      	movs	r3, #1
 8008766:	e00b      	b.n	8008780 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	2200      	movs	r2, #0
 800876c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800876e:	88fb      	ldrh	r3, [r7, #6]
 8008770:	461a      	mov	r2, r3
 8008772:	68b9      	ldr	r1, [r7, #8]
 8008774:	68f8      	ldr	r0, [r7, #12]
 8008776:	f000 fb2a 	bl	8008dce <UART_Start_Receive_IT>
 800877a:	4603      	mov	r3, r0
 800877c:	e000      	b.n	8008780 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800877e:	2302      	movs	r3, #2
  }
}
 8008780:	4618      	mov	r0, r3
 8008782:	3710      	adds	r7, #16
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}

08008788 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b0ba      	sub	sp, #232	@ 0xe8
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	68db      	ldr	r3, [r3, #12]
 80087a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	695b      	ldr	r3, [r3, #20]
 80087aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80087ae:	2300      	movs	r3, #0
 80087b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80087b4:	2300      	movs	r3, #0
 80087b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80087ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087be:	f003 030f 	and.w	r3, r3, #15
 80087c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80087c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d10f      	bne.n	80087ee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80087ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087d2:	f003 0320 	and.w	r3, r3, #32
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d009      	beq.n	80087ee <HAL_UART_IRQHandler+0x66>
 80087da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087de:	f003 0320 	and.w	r3, r3, #32
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d003      	beq.n	80087ee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f000 fc07 	bl	8008ffa <UART_Receive_IT>
      return;
 80087ec:	e273      	b.n	8008cd6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80087ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	f000 80de 	beq.w	80089b4 <HAL_UART_IRQHandler+0x22c>
 80087f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087fc:	f003 0301 	and.w	r3, r3, #1
 8008800:	2b00      	cmp	r3, #0
 8008802:	d106      	bne.n	8008812 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008804:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008808:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800880c:	2b00      	cmp	r3, #0
 800880e:	f000 80d1 	beq.w	80089b4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008816:	f003 0301 	and.w	r3, r3, #1
 800881a:	2b00      	cmp	r3, #0
 800881c:	d00b      	beq.n	8008836 <HAL_UART_IRQHandler+0xae>
 800881e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008826:	2b00      	cmp	r3, #0
 8008828:	d005      	beq.n	8008836 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800882e:	f043 0201 	orr.w	r2, r3, #1
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800883a:	f003 0304 	and.w	r3, r3, #4
 800883e:	2b00      	cmp	r3, #0
 8008840:	d00b      	beq.n	800885a <HAL_UART_IRQHandler+0xd2>
 8008842:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008846:	f003 0301 	and.w	r3, r3, #1
 800884a:	2b00      	cmp	r3, #0
 800884c:	d005      	beq.n	800885a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008852:	f043 0202 	orr.w	r2, r3, #2
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800885a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800885e:	f003 0302 	and.w	r3, r3, #2
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00b      	beq.n	800887e <HAL_UART_IRQHandler+0xf6>
 8008866:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800886a:	f003 0301 	and.w	r3, r3, #1
 800886e:	2b00      	cmp	r3, #0
 8008870:	d005      	beq.n	800887e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008876:	f043 0204 	orr.w	r2, r3, #4
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800887e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008882:	f003 0308 	and.w	r3, r3, #8
 8008886:	2b00      	cmp	r3, #0
 8008888:	d011      	beq.n	80088ae <HAL_UART_IRQHandler+0x126>
 800888a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800888e:	f003 0320 	and.w	r3, r3, #32
 8008892:	2b00      	cmp	r3, #0
 8008894:	d105      	bne.n	80088a2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008896:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800889a:	f003 0301 	and.w	r3, r3, #1
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d005      	beq.n	80088ae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088a6:	f043 0208 	orr.w	r2, r3, #8
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	f000 820a 	beq.w	8008ccc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80088b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088bc:	f003 0320 	and.w	r3, r3, #32
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d008      	beq.n	80088d6 <HAL_UART_IRQHandler+0x14e>
 80088c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088c8:	f003 0320 	and.w	r3, r3, #32
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d002      	beq.n	80088d6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f000 fb92 	bl	8008ffa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	695b      	ldr	r3, [r3, #20]
 80088dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088e0:	2b40      	cmp	r3, #64	@ 0x40
 80088e2:	bf0c      	ite	eq
 80088e4:	2301      	moveq	r3, #1
 80088e6:	2300      	movne	r3, #0
 80088e8:	b2db      	uxtb	r3, r3
 80088ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088f2:	f003 0308 	and.w	r3, r3, #8
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d103      	bne.n	8008902 <HAL_UART_IRQHandler+0x17a>
 80088fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d04f      	beq.n	80089a2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 fa9d 	bl	8008e42 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	695b      	ldr	r3, [r3, #20]
 800890e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008912:	2b40      	cmp	r3, #64	@ 0x40
 8008914:	d141      	bne.n	800899a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	3314      	adds	r3, #20
 800891c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008920:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008924:	e853 3f00 	ldrex	r3, [r3]
 8008928:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800892c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008930:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008934:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	3314      	adds	r3, #20
 800893e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008942:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008946:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800894a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800894e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008952:	e841 2300 	strex	r3, r2, [r1]
 8008956:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800895a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1d9      	bne.n	8008916 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008966:	2b00      	cmp	r3, #0
 8008968:	d013      	beq.n	8008992 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800896e:	4a8a      	ldr	r2, [pc, #552]	@ (8008b98 <HAL_UART_IRQHandler+0x410>)
 8008970:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008976:	4618      	mov	r0, r3
 8008978:	f7fa fe5e 	bl	8003638 <HAL_DMA_Abort_IT>
 800897c:	4603      	mov	r3, r0
 800897e:	2b00      	cmp	r3, #0
 8008980:	d016      	beq.n	80089b0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008986:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800898c:	4610      	mov	r0, r2
 800898e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008990:	e00e      	b.n	80089b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f000 f9ac 	bl	8008cf0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008998:	e00a      	b.n	80089b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f000 f9a8 	bl	8008cf0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089a0:	e006      	b.n	80089b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 f9a4 	bl	8008cf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2200      	movs	r2, #0
 80089ac:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80089ae:	e18d      	b.n	8008ccc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089b0:	bf00      	nop
    return;
 80089b2:	e18b      	b.n	8008ccc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	f040 8167 	bne.w	8008c8c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80089be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089c2:	f003 0310 	and.w	r3, r3, #16
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	f000 8160 	beq.w	8008c8c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80089cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089d0:	f003 0310 	and.w	r3, r3, #16
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	f000 8159 	beq.w	8008c8c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80089da:	2300      	movs	r3, #0
 80089dc:	60bb      	str	r3, [r7, #8]
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	60bb      	str	r3, [r7, #8]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	60bb      	str	r3, [r7, #8]
 80089ee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	695b      	ldr	r3, [r3, #20]
 80089f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089fa:	2b40      	cmp	r3, #64	@ 0x40
 80089fc:	f040 80ce 	bne.w	8008b9c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008a0c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	f000 80a9 	beq.w	8008b68 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008a1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	f080 80a2 	bcs.w	8008b68 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a2a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a30:	69db      	ldr	r3, [r3, #28]
 8008a32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a36:	f000 8088 	beq.w	8008b4a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	330c      	adds	r3, #12
 8008a40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a44:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008a48:	e853 3f00 	ldrex	r3, [r3]
 8008a4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008a50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	330c      	adds	r3, #12
 8008a62:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008a66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008a6a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a6e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008a72:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008a76:	e841 2300 	strex	r3, r2, [r1]
 8008a7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008a7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d1d9      	bne.n	8008a3a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	3314      	adds	r3, #20
 8008a8c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008a90:	e853 3f00 	ldrex	r3, [r3]
 8008a94:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008a96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a98:	f023 0301 	bic.w	r3, r3, #1
 8008a9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	3314      	adds	r3, #20
 8008aa6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008aaa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008aae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008ab2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008ab6:	e841 2300 	strex	r3, r2, [r1]
 8008aba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008abc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d1e1      	bne.n	8008a86 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	3314      	adds	r3, #20
 8008ac8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008acc:	e853 3f00 	ldrex	r3, [r3]
 8008ad0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008ad2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008ad4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ad8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	3314      	adds	r3, #20
 8008ae2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008ae6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008ae8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008aec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008aee:	e841 2300 	strex	r3, r2, [r1]
 8008af2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008af4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d1e3      	bne.n	8008ac2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2220      	movs	r2, #32
 8008afe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2200      	movs	r2, #0
 8008b06:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	330c      	adds	r3, #12
 8008b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b12:	e853 3f00 	ldrex	r3, [r3]
 8008b16:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008b18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b1a:	f023 0310 	bic.w	r3, r3, #16
 8008b1e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	330c      	adds	r3, #12
 8008b28:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008b2c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008b2e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b30:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008b32:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008b34:	e841 2300 	strex	r3, r2, [r1]
 8008b38:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008b3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d1e3      	bne.n	8008b08 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b44:	4618      	mov	r0, r3
 8008b46:	f7fa fd07 	bl	8003558 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2202      	movs	r2, #2
 8008b4e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008b58:	b29b      	uxth	r3, r3
 8008b5a:	1ad3      	subs	r3, r2, r3
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	4619      	mov	r1, r3
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f000 f8cf 	bl	8008d04 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008b66:	e0b3      	b.n	8008cd0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008b6c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b70:	429a      	cmp	r2, r3
 8008b72:	f040 80ad 	bne.w	8008cd0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b7a:	69db      	ldr	r3, [r3, #28]
 8008b7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b80:	f040 80a6 	bne.w	8008cd0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2202      	movs	r2, #2
 8008b88:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008b8e:	4619      	mov	r1, r3
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f000 f8b7 	bl	8008d04 <HAL_UARTEx_RxEventCallback>
      return;
 8008b96:	e09b      	b.n	8008cd0 <HAL_UART_IRQHandler+0x548>
 8008b98:	08008f09 	.word	0x08008f09
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008ba4:	b29b      	uxth	r3, r3
 8008ba6:	1ad3      	subs	r3, r2, r3
 8008ba8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008bb0:	b29b      	uxth	r3, r3
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	f000 808e 	beq.w	8008cd4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008bb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	f000 8089 	beq.w	8008cd4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	330c      	adds	r3, #12
 8008bc8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bcc:	e853 3f00 	ldrex	r3, [r3]
 8008bd0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008bd8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	330c      	adds	r3, #12
 8008be2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008be6:	647a      	str	r2, [r7, #68]	@ 0x44
 8008be8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008bec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008bee:	e841 2300 	strex	r3, r2, [r1]
 8008bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008bf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d1e3      	bne.n	8008bc2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	3314      	adds	r3, #20
 8008c00:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c04:	e853 3f00 	ldrex	r3, [r3]
 8008c08:	623b      	str	r3, [r7, #32]
   return(result);
 8008c0a:	6a3b      	ldr	r3, [r7, #32]
 8008c0c:	f023 0301 	bic.w	r3, r3, #1
 8008c10:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	3314      	adds	r3, #20
 8008c1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008c1e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c26:	e841 2300 	strex	r3, r2, [r1]
 8008c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d1e3      	bne.n	8008bfa <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2220      	movs	r2, #32
 8008c36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	330c      	adds	r3, #12
 8008c46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c48:	693b      	ldr	r3, [r7, #16]
 8008c4a:	e853 3f00 	ldrex	r3, [r3]
 8008c4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f023 0310 	bic.w	r3, r3, #16
 8008c56:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	330c      	adds	r3, #12
 8008c60:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008c64:	61fa      	str	r2, [r7, #28]
 8008c66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c68:	69b9      	ldr	r1, [r7, #24]
 8008c6a:	69fa      	ldr	r2, [r7, #28]
 8008c6c:	e841 2300 	strex	r3, r2, [r1]
 8008c70:	617b      	str	r3, [r7, #20]
   return(result);
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d1e3      	bne.n	8008c40 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2202      	movs	r2, #2
 8008c7c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008c7e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008c82:	4619      	mov	r1, r3
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 f83d 	bl	8008d04 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008c8a:	e023      	b.n	8008cd4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008c8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d009      	beq.n	8008cac <HAL_UART_IRQHandler+0x524>
 8008c98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d003      	beq.n	8008cac <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 f940 	bl	8008f2a <UART_Transmit_IT>
    return;
 8008caa:	e014      	b.n	8008cd6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008cac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d00e      	beq.n	8008cd6 <HAL_UART_IRQHandler+0x54e>
 8008cb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d008      	beq.n	8008cd6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f000 f980 	bl	8008fca <UART_EndTransmit_IT>
    return;
 8008cca:	e004      	b.n	8008cd6 <HAL_UART_IRQHandler+0x54e>
    return;
 8008ccc:	bf00      	nop
 8008cce:	e002      	b.n	8008cd6 <HAL_UART_IRQHandler+0x54e>
      return;
 8008cd0:	bf00      	nop
 8008cd2:	e000      	b.n	8008cd6 <HAL_UART_IRQHandler+0x54e>
      return;
 8008cd4:	bf00      	nop
  }
}
 8008cd6:	37e8      	adds	r7, #232	@ 0xe8
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}

08008cdc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008ce4:	bf00      	nop
 8008ce6:	370c      	adds	r7, #12
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008cf8:	bf00      	nop
 8008cfa:	370c      	adds	r7, #12
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d02:	4770      	bx	lr

08008d04 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008d04:	b480      	push	{r7}
 8008d06:	b083      	sub	sp, #12
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
 8008d0c:	460b      	mov	r3, r1
 8008d0e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008d10:	bf00      	nop
 8008d12:	370c      	adds	r7, #12
 8008d14:	46bd      	mov	sp, r7
 8008d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1a:	4770      	bx	lr

08008d1c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b086      	sub	sp, #24
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	60f8      	str	r0, [r7, #12]
 8008d24:	60b9      	str	r1, [r7, #8]
 8008d26:	603b      	str	r3, [r7, #0]
 8008d28:	4613      	mov	r3, r2
 8008d2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d2c:	e03b      	b.n	8008da6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d2e:	6a3b      	ldr	r3, [r7, #32]
 8008d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d34:	d037      	beq.n	8008da6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d36:	f7f9 fe2d 	bl	8002994 <HAL_GetTick>
 8008d3a:	4602      	mov	r2, r0
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	1ad3      	subs	r3, r2, r3
 8008d40:	6a3a      	ldr	r2, [r7, #32]
 8008d42:	429a      	cmp	r2, r3
 8008d44:	d302      	bcc.n	8008d4c <UART_WaitOnFlagUntilTimeout+0x30>
 8008d46:	6a3b      	ldr	r3, [r7, #32]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d101      	bne.n	8008d50 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008d4c:	2303      	movs	r3, #3
 8008d4e:	e03a      	b.n	8008dc6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	68db      	ldr	r3, [r3, #12]
 8008d56:	f003 0304 	and.w	r3, r3, #4
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d023      	beq.n	8008da6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	2b80      	cmp	r3, #128	@ 0x80
 8008d62:	d020      	beq.n	8008da6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	2b40      	cmp	r3, #64	@ 0x40
 8008d68:	d01d      	beq.n	8008da6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f003 0308 	and.w	r3, r3, #8
 8008d74:	2b08      	cmp	r3, #8
 8008d76:	d116      	bne.n	8008da6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008d78:	2300      	movs	r3, #0
 8008d7a:	617b      	str	r3, [r7, #20]
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	617b      	str	r3, [r7, #20]
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	685b      	ldr	r3, [r3, #4]
 8008d8a:	617b      	str	r3, [r7, #20]
 8008d8c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008d8e:	68f8      	ldr	r0, [r7, #12]
 8008d90:	f000 f857 	bl	8008e42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	2208      	movs	r2, #8
 8008d98:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008da2:	2301      	movs	r3, #1
 8008da4:	e00f      	b.n	8008dc6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	4013      	ands	r3, r2
 8008db0:	68ba      	ldr	r2, [r7, #8]
 8008db2:	429a      	cmp	r2, r3
 8008db4:	bf0c      	ite	eq
 8008db6:	2301      	moveq	r3, #1
 8008db8:	2300      	movne	r3, #0
 8008dba:	b2db      	uxtb	r3, r3
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	79fb      	ldrb	r3, [r7, #7]
 8008dc0:	429a      	cmp	r2, r3
 8008dc2:	d0b4      	beq.n	8008d2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008dc4:	2300      	movs	r3, #0
}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	3718      	adds	r7, #24
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}

08008dce <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008dce:	b480      	push	{r7}
 8008dd0:	b085      	sub	sp, #20
 8008dd2:	af00      	add	r7, sp, #0
 8008dd4:	60f8      	str	r0, [r7, #12]
 8008dd6:	60b9      	str	r1, [r7, #8]
 8008dd8:	4613      	mov	r3, r2
 8008dda:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	68ba      	ldr	r2, [r7, #8]
 8008de0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	88fa      	ldrh	r2, [r7, #6]
 8008de6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	88fa      	ldrh	r2, [r7, #6]
 8008dec:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	2200      	movs	r2, #0
 8008df2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	2222      	movs	r2, #34	@ 0x22
 8008df8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	691b      	ldr	r3, [r3, #16]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d007      	beq.n	8008e14 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	68da      	ldr	r2, [r3, #12]
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008e12:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	695a      	ldr	r2, [r3, #20]
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f042 0201 	orr.w	r2, r2, #1
 8008e22:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	68da      	ldr	r2, [r3, #12]
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f042 0220 	orr.w	r2, r2, #32
 8008e32:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008e34:	2300      	movs	r3, #0
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3714      	adds	r7, #20
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr

08008e42 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e42:	b480      	push	{r7}
 8008e44:	b095      	sub	sp, #84	@ 0x54
 8008e46:	af00      	add	r7, sp, #0
 8008e48:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	330c      	adds	r3, #12
 8008e50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e54:	e853 3f00 	ldrex	r3, [r3]
 8008e58:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	330c      	adds	r3, #12
 8008e68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008e6a:	643a      	str	r2, [r7, #64]	@ 0x40
 8008e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e6e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008e70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e72:	e841 2300 	strex	r3, r2, [r1]
 8008e76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d1e5      	bne.n	8008e4a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	3314      	adds	r3, #20
 8008e84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e86:	6a3b      	ldr	r3, [r7, #32]
 8008e88:	e853 3f00 	ldrex	r3, [r3]
 8008e8c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e8e:	69fb      	ldr	r3, [r7, #28]
 8008e90:	f023 0301 	bic.w	r3, r3, #1
 8008e94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	3314      	adds	r3, #20
 8008e9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ea4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ea6:	e841 2300 	strex	r3, r2, [r1]
 8008eaa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d1e5      	bne.n	8008e7e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eb6:	2b01      	cmp	r3, #1
 8008eb8:	d119      	bne.n	8008eee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	330c      	adds	r3, #12
 8008ec0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	e853 3f00 	ldrex	r3, [r3]
 8008ec8:	60bb      	str	r3, [r7, #8]
   return(result);
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	f023 0310 	bic.w	r3, r3, #16
 8008ed0:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	330c      	adds	r3, #12
 8008ed8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008eda:	61ba      	str	r2, [r7, #24]
 8008edc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ede:	6979      	ldr	r1, [r7, #20]
 8008ee0:	69ba      	ldr	r2, [r7, #24]
 8008ee2:	e841 2300 	strex	r3, r2, [r1]
 8008ee6:	613b      	str	r3, [r7, #16]
   return(result);
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d1e5      	bne.n	8008eba <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2220      	movs	r2, #32
 8008ef2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	2200      	movs	r2, #0
 8008efa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008efc:	bf00      	nop
 8008efe:	3754      	adds	r7, #84	@ 0x54
 8008f00:	46bd      	mov	sp, r7
 8008f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f06:	4770      	bx	lr

08008f08 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b084      	sub	sp, #16
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f14:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008f1c:	68f8      	ldr	r0, [r7, #12]
 8008f1e:	f7ff fee7 	bl	8008cf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f22:	bf00      	nop
 8008f24:	3710      	adds	r7, #16
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}

08008f2a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008f2a:	b480      	push	{r7}
 8008f2c:	b085      	sub	sp, #20
 8008f2e:	af00      	add	r7, sp, #0
 8008f30:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f38:	b2db      	uxtb	r3, r3
 8008f3a:	2b21      	cmp	r3, #33	@ 0x21
 8008f3c:	d13e      	bne.n	8008fbc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	689b      	ldr	r3, [r3, #8]
 8008f42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f46:	d114      	bne.n	8008f72 <UART_Transmit_IT+0x48>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	691b      	ldr	r3, [r3, #16]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d110      	bne.n	8008f72 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6a1b      	ldr	r3, [r3, #32]
 8008f54:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	881b      	ldrh	r3, [r3, #0]
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f64:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	6a1b      	ldr	r3, [r3, #32]
 8008f6a:	1c9a      	adds	r2, r3, #2
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	621a      	str	r2, [r3, #32]
 8008f70:	e008      	b.n	8008f84 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6a1b      	ldr	r3, [r3, #32]
 8008f76:	1c59      	adds	r1, r3, #1
 8008f78:	687a      	ldr	r2, [r7, #4]
 8008f7a:	6211      	str	r1, [r2, #32]
 8008f7c:	781a      	ldrb	r2, [r3, #0]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008f88:	b29b      	uxth	r3, r3
 8008f8a:	3b01      	subs	r3, #1
 8008f8c:	b29b      	uxth	r3, r3
 8008f8e:	687a      	ldr	r2, [r7, #4]
 8008f90:	4619      	mov	r1, r3
 8008f92:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d10f      	bne.n	8008fb8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	68da      	ldr	r2, [r3, #12]
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008fa6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	68da      	ldr	r2, [r3, #12]
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008fb6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	e000      	b.n	8008fbe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008fbc:	2302      	movs	r3, #2
  }
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3714      	adds	r7, #20
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc8:	4770      	bx	lr

08008fca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008fca:	b580      	push	{r7, lr}
 8008fcc:	b082      	sub	sp, #8
 8008fce:	af00      	add	r7, sp, #0
 8008fd0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	68da      	ldr	r2, [r3, #12]
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008fe0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2220      	movs	r2, #32
 8008fe6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f7ff fe76 	bl	8008cdc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008ff0:	2300      	movs	r3, #0
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	3708      	adds	r7, #8
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}

08008ffa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008ffa:	b580      	push	{r7, lr}
 8008ffc:	b08c      	sub	sp, #48	@ 0x30
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009002:	2300      	movs	r3, #0
 8009004:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009006:	2300      	movs	r3, #0
 8009008:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009010:	b2db      	uxtb	r3, r3
 8009012:	2b22      	cmp	r3, #34	@ 0x22
 8009014:	f040 80aa 	bne.w	800916c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	689b      	ldr	r3, [r3, #8]
 800901c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009020:	d115      	bne.n	800904e <UART_Receive_IT+0x54>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	691b      	ldr	r3, [r3, #16]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d111      	bne.n	800904e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800902e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	b29b      	uxth	r3, r3
 8009038:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800903c:	b29a      	uxth	r2, r3
 800903e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009040:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009046:	1c9a      	adds	r2, r3, #2
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	629a      	str	r2, [r3, #40]	@ 0x28
 800904c:	e024      	b.n	8009098 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009052:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	689b      	ldr	r3, [r3, #8]
 8009058:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800905c:	d007      	beq.n	800906e <UART_Receive_IT+0x74>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	689b      	ldr	r3, [r3, #8]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d10a      	bne.n	800907c <UART_Receive_IT+0x82>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	691b      	ldr	r3, [r3, #16]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d106      	bne.n	800907c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	685b      	ldr	r3, [r3, #4]
 8009074:	b2da      	uxtb	r2, r3
 8009076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009078:	701a      	strb	r2, [r3, #0]
 800907a:	e008      	b.n	800908e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	685b      	ldr	r3, [r3, #4]
 8009082:	b2db      	uxtb	r3, r3
 8009084:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009088:	b2da      	uxtb	r2, r3
 800908a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800908c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009092:	1c5a      	adds	r2, r3, #1
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800909c:	b29b      	uxth	r3, r3
 800909e:	3b01      	subs	r3, #1
 80090a0:	b29b      	uxth	r3, r3
 80090a2:	687a      	ldr	r2, [r7, #4]
 80090a4:	4619      	mov	r1, r3
 80090a6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d15d      	bne.n	8009168 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	68da      	ldr	r2, [r3, #12]
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f022 0220 	bic.w	r2, r2, #32
 80090ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	68da      	ldr	r2, [r3, #12]
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80090ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	695a      	ldr	r2, [r3, #20]
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f022 0201 	bic.w	r2, r2, #1
 80090da:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2220      	movs	r2, #32
 80090e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2200      	movs	r2, #0
 80090e8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090ee:	2b01      	cmp	r3, #1
 80090f0:	d135      	bne.n	800915e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2200      	movs	r2, #0
 80090f6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	330c      	adds	r3, #12
 80090fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	e853 3f00 	ldrex	r3, [r3]
 8009106:	613b      	str	r3, [r7, #16]
   return(result);
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	f023 0310 	bic.w	r3, r3, #16
 800910e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	330c      	adds	r3, #12
 8009116:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009118:	623a      	str	r2, [r7, #32]
 800911a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800911c:	69f9      	ldr	r1, [r7, #28]
 800911e:	6a3a      	ldr	r2, [r7, #32]
 8009120:	e841 2300 	strex	r3, r2, [r1]
 8009124:	61bb      	str	r3, [r7, #24]
   return(result);
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d1e5      	bne.n	80090f8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f003 0310 	and.w	r3, r3, #16
 8009136:	2b10      	cmp	r3, #16
 8009138:	d10a      	bne.n	8009150 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800913a:	2300      	movs	r3, #0
 800913c:	60fb      	str	r3, [r7, #12]
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	60fb      	str	r3, [r7, #12]
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	685b      	ldr	r3, [r3, #4]
 800914c:	60fb      	str	r3, [r7, #12]
 800914e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009154:	4619      	mov	r1, r3
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	f7ff fdd4 	bl	8008d04 <HAL_UARTEx_RxEventCallback>
 800915c:	e002      	b.n	8009164 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f7f7 ffc2 	bl	80010e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009164:	2300      	movs	r3, #0
 8009166:	e002      	b.n	800916e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009168:	2300      	movs	r3, #0
 800916a:	e000      	b.n	800916e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800916c:	2302      	movs	r3, #2
  }
}
 800916e:	4618      	mov	r0, r3
 8009170:	3730      	adds	r7, #48	@ 0x30
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}
	...

08009178 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009178:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800917c:	b0c0      	sub	sp, #256	@ 0x100
 800917e:	af00      	add	r7, sp, #0
 8009180:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	691b      	ldr	r3, [r3, #16]
 800918c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009194:	68d9      	ldr	r1, [r3, #12]
 8009196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800919a:	681a      	ldr	r2, [r3, #0]
 800919c:	ea40 0301 	orr.w	r3, r0, r1
 80091a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80091a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091a6:	689a      	ldr	r2, [r3, #8]
 80091a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091ac:	691b      	ldr	r3, [r3, #16]
 80091ae:	431a      	orrs	r2, r3
 80091b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091b4:	695b      	ldr	r3, [r3, #20]
 80091b6:	431a      	orrs	r2, r3
 80091b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091bc:	69db      	ldr	r3, [r3, #28]
 80091be:	4313      	orrs	r3, r2
 80091c0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80091c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	68db      	ldr	r3, [r3, #12]
 80091cc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80091d0:	f021 010c 	bic.w	r1, r1, #12
 80091d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091d8:	681a      	ldr	r2, [r3, #0]
 80091da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80091de:	430b      	orrs	r3, r1
 80091e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80091e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	695b      	ldr	r3, [r3, #20]
 80091ea:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80091ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091f2:	6999      	ldr	r1, [r3, #24]
 80091f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091f8:	681a      	ldr	r2, [r3, #0]
 80091fa:	ea40 0301 	orr.w	r3, r0, r1
 80091fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009204:	681a      	ldr	r2, [r3, #0]
 8009206:	4b8f      	ldr	r3, [pc, #572]	@ (8009444 <UART_SetConfig+0x2cc>)
 8009208:	429a      	cmp	r2, r3
 800920a:	d005      	beq.n	8009218 <UART_SetConfig+0xa0>
 800920c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	4b8d      	ldr	r3, [pc, #564]	@ (8009448 <UART_SetConfig+0x2d0>)
 8009214:	429a      	cmp	r2, r3
 8009216:	d104      	bne.n	8009222 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009218:	f7fe f856 	bl	80072c8 <HAL_RCC_GetPCLK2Freq>
 800921c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009220:	e003      	b.n	800922a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009222:	f7fe f83d 	bl	80072a0 <HAL_RCC_GetPCLK1Freq>
 8009226:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800922a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800922e:	69db      	ldr	r3, [r3, #28]
 8009230:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009234:	f040 810c 	bne.w	8009450 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009238:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800923c:	2200      	movs	r2, #0
 800923e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009242:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009246:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800924a:	4622      	mov	r2, r4
 800924c:	462b      	mov	r3, r5
 800924e:	1891      	adds	r1, r2, r2
 8009250:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009252:	415b      	adcs	r3, r3
 8009254:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009256:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800925a:	4621      	mov	r1, r4
 800925c:	eb12 0801 	adds.w	r8, r2, r1
 8009260:	4629      	mov	r1, r5
 8009262:	eb43 0901 	adc.w	r9, r3, r1
 8009266:	f04f 0200 	mov.w	r2, #0
 800926a:	f04f 0300 	mov.w	r3, #0
 800926e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009272:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009276:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800927a:	4690      	mov	r8, r2
 800927c:	4699      	mov	r9, r3
 800927e:	4623      	mov	r3, r4
 8009280:	eb18 0303 	adds.w	r3, r8, r3
 8009284:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009288:	462b      	mov	r3, r5
 800928a:	eb49 0303 	adc.w	r3, r9, r3
 800928e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	2200      	movs	r2, #0
 800929a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800929e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80092a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80092a6:	460b      	mov	r3, r1
 80092a8:	18db      	adds	r3, r3, r3
 80092aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80092ac:	4613      	mov	r3, r2
 80092ae:	eb42 0303 	adc.w	r3, r2, r3
 80092b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80092b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80092b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80092bc:	f7f7 fc7c 	bl	8000bb8 <__aeabi_uldivmod>
 80092c0:	4602      	mov	r2, r0
 80092c2:	460b      	mov	r3, r1
 80092c4:	4b61      	ldr	r3, [pc, #388]	@ (800944c <UART_SetConfig+0x2d4>)
 80092c6:	fba3 2302 	umull	r2, r3, r3, r2
 80092ca:	095b      	lsrs	r3, r3, #5
 80092cc:	011c      	lsls	r4, r3, #4
 80092ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092d2:	2200      	movs	r2, #0
 80092d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80092d8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80092dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80092e0:	4642      	mov	r2, r8
 80092e2:	464b      	mov	r3, r9
 80092e4:	1891      	adds	r1, r2, r2
 80092e6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80092e8:	415b      	adcs	r3, r3
 80092ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80092ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80092f0:	4641      	mov	r1, r8
 80092f2:	eb12 0a01 	adds.w	sl, r2, r1
 80092f6:	4649      	mov	r1, r9
 80092f8:	eb43 0b01 	adc.w	fp, r3, r1
 80092fc:	f04f 0200 	mov.w	r2, #0
 8009300:	f04f 0300 	mov.w	r3, #0
 8009304:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009308:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800930c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009310:	4692      	mov	sl, r2
 8009312:	469b      	mov	fp, r3
 8009314:	4643      	mov	r3, r8
 8009316:	eb1a 0303 	adds.w	r3, sl, r3
 800931a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800931e:	464b      	mov	r3, r9
 8009320:	eb4b 0303 	adc.w	r3, fp, r3
 8009324:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800932c:	685b      	ldr	r3, [r3, #4]
 800932e:	2200      	movs	r2, #0
 8009330:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009334:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009338:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800933c:	460b      	mov	r3, r1
 800933e:	18db      	adds	r3, r3, r3
 8009340:	643b      	str	r3, [r7, #64]	@ 0x40
 8009342:	4613      	mov	r3, r2
 8009344:	eb42 0303 	adc.w	r3, r2, r3
 8009348:	647b      	str	r3, [r7, #68]	@ 0x44
 800934a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800934e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009352:	f7f7 fc31 	bl	8000bb8 <__aeabi_uldivmod>
 8009356:	4602      	mov	r2, r0
 8009358:	460b      	mov	r3, r1
 800935a:	4611      	mov	r1, r2
 800935c:	4b3b      	ldr	r3, [pc, #236]	@ (800944c <UART_SetConfig+0x2d4>)
 800935e:	fba3 2301 	umull	r2, r3, r3, r1
 8009362:	095b      	lsrs	r3, r3, #5
 8009364:	2264      	movs	r2, #100	@ 0x64
 8009366:	fb02 f303 	mul.w	r3, r2, r3
 800936a:	1acb      	subs	r3, r1, r3
 800936c:	00db      	lsls	r3, r3, #3
 800936e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009372:	4b36      	ldr	r3, [pc, #216]	@ (800944c <UART_SetConfig+0x2d4>)
 8009374:	fba3 2302 	umull	r2, r3, r3, r2
 8009378:	095b      	lsrs	r3, r3, #5
 800937a:	005b      	lsls	r3, r3, #1
 800937c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009380:	441c      	add	r4, r3
 8009382:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009386:	2200      	movs	r2, #0
 8009388:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800938c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009390:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009394:	4642      	mov	r2, r8
 8009396:	464b      	mov	r3, r9
 8009398:	1891      	adds	r1, r2, r2
 800939a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800939c:	415b      	adcs	r3, r3
 800939e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80093a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80093a4:	4641      	mov	r1, r8
 80093a6:	1851      	adds	r1, r2, r1
 80093a8:	6339      	str	r1, [r7, #48]	@ 0x30
 80093aa:	4649      	mov	r1, r9
 80093ac:	414b      	adcs	r3, r1
 80093ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80093b0:	f04f 0200 	mov.w	r2, #0
 80093b4:	f04f 0300 	mov.w	r3, #0
 80093b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80093bc:	4659      	mov	r1, fp
 80093be:	00cb      	lsls	r3, r1, #3
 80093c0:	4651      	mov	r1, sl
 80093c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093c6:	4651      	mov	r1, sl
 80093c8:	00ca      	lsls	r2, r1, #3
 80093ca:	4610      	mov	r0, r2
 80093cc:	4619      	mov	r1, r3
 80093ce:	4603      	mov	r3, r0
 80093d0:	4642      	mov	r2, r8
 80093d2:	189b      	adds	r3, r3, r2
 80093d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80093d8:	464b      	mov	r3, r9
 80093da:	460a      	mov	r2, r1
 80093dc:	eb42 0303 	adc.w	r3, r2, r3
 80093e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80093e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093e8:	685b      	ldr	r3, [r3, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80093f0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80093f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80093f8:	460b      	mov	r3, r1
 80093fa:	18db      	adds	r3, r3, r3
 80093fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80093fe:	4613      	mov	r3, r2
 8009400:	eb42 0303 	adc.w	r3, r2, r3
 8009404:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009406:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800940a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800940e:	f7f7 fbd3 	bl	8000bb8 <__aeabi_uldivmod>
 8009412:	4602      	mov	r2, r0
 8009414:	460b      	mov	r3, r1
 8009416:	4b0d      	ldr	r3, [pc, #52]	@ (800944c <UART_SetConfig+0x2d4>)
 8009418:	fba3 1302 	umull	r1, r3, r3, r2
 800941c:	095b      	lsrs	r3, r3, #5
 800941e:	2164      	movs	r1, #100	@ 0x64
 8009420:	fb01 f303 	mul.w	r3, r1, r3
 8009424:	1ad3      	subs	r3, r2, r3
 8009426:	00db      	lsls	r3, r3, #3
 8009428:	3332      	adds	r3, #50	@ 0x32
 800942a:	4a08      	ldr	r2, [pc, #32]	@ (800944c <UART_SetConfig+0x2d4>)
 800942c:	fba2 2303 	umull	r2, r3, r2, r3
 8009430:	095b      	lsrs	r3, r3, #5
 8009432:	f003 0207 	and.w	r2, r3, #7
 8009436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	4422      	add	r2, r4
 800943e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009440:	e106      	b.n	8009650 <UART_SetConfig+0x4d8>
 8009442:	bf00      	nop
 8009444:	40011000 	.word	0x40011000
 8009448:	40011400 	.word	0x40011400
 800944c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009450:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009454:	2200      	movs	r2, #0
 8009456:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800945a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800945e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009462:	4642      	mov	r2, r8
 8009464:	464b      	mov	r3, r9
 8009466:	1891      	adds	r1, r2, r2
 8009468:	6239      	str	r1, [r7, #32]
 800946a:	415b      	adcs	r3, r3
 800946c:	627b      	str	r3, [r7, #36]	@ 0x24
 800946e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009472:	4641      	mov	r1, r8
 8009474:	1854      	adds	r4, r2, r1
 8009476:	4649      	mov	r1, r9
 8009478:	eb43 0501 	adc.w	r5, r3, r1
 800947c:	f04f 0200 	mov.w	r2, #0
 8009480:	f04f 0300 	mov.w	r3, #0
 8009484:	00eb      	lsls	r3, r5, #3
 8009486:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800948a:	00e2      	lsls	r2, r4, #3
 800948c:	4614      	mov	r4, r2
 800948e:	461d      	mov	r5, r3
 8009490:	4643      	mov	r3, r8
 8009492:	18e3      	adds	r3, r4, r3
 8009494:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009498:	464b      	mov	r3, r9
 800949a:	eb45 0303 	adc.w	r3, r5, r3
 800949e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80094a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094a6:	685b      	ldr	r3, [r3, #4]
 80094a8:	2200      	movs	r2, #0
 80094aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80094ae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80094b2:	f04f 0200 	mov.w	r2, #0
 80094b6:	f04f 0300 	mov.w	r3, #0
 80094ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80094be:	4629      	mov	r1, r5
 80094c0:	008b      	lsls	r3, r1, #2
 80094c2:	4621      	mov	r1, r4
 80094c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80094c8:	4621      	mov	r1, r4
 80094ca:	008a      	lsls	r2, r1, #2
 80094cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80094d0:	f7f7 fb72 	bl	8000bb8 <__aeabi_uldivmod>
 80094d4:	4602      	mov	r2, r0
 80094d6:	460b      	mov	r3, r1
 80094d8:	4b60      	ldr	r3, [pc, #384]	@ (800965c <UART_SetConfig+0x4e4>)
 80094da:	fba3 2302 	umull	r2, r3, r3, r2
 80094de:	095b      	lsrs	r3, r3, #5
 80094e0:	011c      	lsls	r4, r3, #4
 80094e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094e6:	2200      	movs	r2, #0
 80094e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80094ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80094f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80094f4:	4642      	mov	r2, r8
 80094f6:	464b      	mov	r3, r9
 80094f8:	1891      	adds	r1, r2, r2
 80094fa:	61b9      	str	r1, [r7, #24]
 80094fc:	415b      	adcs	r3, r3
 80094fe:	61fb      	str	r3, [r7, #28]
 8009500:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009504:	4641      	mov	r1, r8
 8009506:	1851      	adds	r1, r2, r1
 8009508:	6139      	str	r1, [r7, #16]
 800950a:	4649      	mov	r1, r9
 800950c:	414b      	adcs	r3, r1
 800950e:	617b      	str	r3, [r7, #20]
 8009510:	f04f 0200 	mov.w	r2, #0
 8009514:	f04f 0300 	mov.w	r3, #0
 8009518:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800951c:	4659      	mov	r1, fp
 800951e:	00cb      	lsls	r3, r1, #3
 8009520:	4651      	mov	r1, sl
 8009522:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009526:	4651      	mov	r1, sl
 8009528:	00ca      	lsls	r2, r1, #3
 800952a:	4610      	mov	r0, r2
 800952c:	4619      	mov	r1, r3
 800952e:	4603      	mov	r3, r0
 8009530:	4642      	mov	r2, r8
 8009532:	189b      	adds	r3, r3, r2
 8009534:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009538:	464b      	mov	r3, r9
 800953a:	460a      	mov	r2, r1
 800953c:	eb42 0303 	adc.w	r3, r2, r3
 8009540:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009548:	685b      	ldr	r3, [r3, #4]
 800954a:	2200      	movs	r2, #0
 800954c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800954e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009550:	f04f 0200 	mov.w	r2, #0
 8009554:	f04f 0300 	mov.w	r3, #0
 8009558:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800955c:	4649      	mov	r1, r9
 800955e:	008b      	lsls	r3, r1, #2
 8009560:	4641      	mov	r1, r8
 8009562:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009566:	4641      	mov	r1, r8
 8009568:	008a      	lsls	r2, r1, #2
 800956a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800956e:	f7f7 fb23 	bl	8000bb8 <__aeabi_uldivmod>
 8009572:	4602      	mov	r2, r0
 8009574:	460b      	mov	r3, r1
 8009576:	4611      	mov	r1, r2
 8009578:	4b38      	ldr	r3, [pc, #224]	@ (800965c <UART_SetConfig+0x4e4>)
 800957a:	fba3 2301 	umull	r2, r3, r3, r1
 800957e:	095b      	lsrs	r3, r3, #5
 8009580:	2264      	movs	r2, #100	@ 0x64
 8009582:	fb02 f303 	mul.w	r3, r2, r3
 8009586:	1acb      	subs	r3, r1, r3
 8009588:	011b      	lsls	r3, r3, #4
 800958a:	3332      	adds	r3, #50	@ 0x32
 800958c:	4a33      	ldr	r2, [pc, #204]	@ (800965c <UART_SetConfig+0x4e4>)
 800958e:	fba2 2303 	umull	r2, r3, r2, r3
 8009592:	095b      	lsrs	r3, r3, #5
 8009594:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009598:	441c      	add	r4, r3
 800959a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800959e:	2200      	movs	r2, #0
 80095a0:	673b      	str	r3, [r7, #112]	@ 0x70
 80095a2:	677a      	str	r2, [r7, #116]	@ 0x74
 80095a4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80095a8:	4642      	mov	r2, r8
 80095aa:	464b      	mov	r3, r9
 80095ac:	1891      	adds	r1, r2, r2
 80095ae:	60b9      	str	r1, [r7, #8]
 80095b0:	415b      	adcs	r3, r3
 80095b2:	60fb      	str	r3, [r7, #12]
 80095b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80095b8:	4641      	mov	r1, r8
 80095ba:	1851      	adds	r1, r2, r1
 80095bc:	6039      	str	r1, [r7, #0]
 80095be:	4649      	mov	r1, r9
 80095c0:	414b      	adcs	r3, r1
 80095c2:	607b      	str	r3, [r7, #4]
 80095c4:	f04f 0200 	mov.w	r2, #0
 80095c8:	f04f 0300 	mov.w	r3, #0
 80095cc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80095d0:	4659      	mov	r1, fp
 80095d2:	00cb      	lsls	r3, r1, #3
 80095d4:	4651      	mov	r1, sl
 80095d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80095da:	4651      	mov	r1, sl
 80095dc:	00ca      	lsls	r2, r1, #3
 80095de:	4610      	mov	r0, r2
 80095e0:	4619      	mov	r1, r3
 80095e2:	4603      	mov	r3, r0
 80095e4:	4642      	mov	r2, r8
 80095e6:	189b      	adds	r3, r3, r2
 80095e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80095ea:	464b      	mov	r3, r9
 80095ec:	460a      	mov	r2, r1
 80095ee:	eb42 0303 	adc.w	r3, r2, r3
 80095f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80095f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095f8:	685b      	ldr	r3, [r3, #4]
 80095fa:	2200      	movs	r2, #0
 80095fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80095fe:	667a      	str	r2, [r7, #100]	@ 0x64
 8009600:	f04f 0200 	mov.w	r2, #0
 8009604:	f04f 0300 	mov.w	r3, #0
 8009608:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800960c:	4649      	mov	r1, r9
 800960e:	008b      	lsls	r3, r1, #2
 8009610:	4641      	mov	r1, r8
 8009612:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009616:	4641      	mov	r1, r8
 8009618:	008a      	lsls	r2, r1, #2
 800961a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800961e:	f7f7 facb 	bl	8000bb8 <__aeabi_uldivmod>
 8009622:	4602      	mov	r2, r0
 8009624:	460b      	mov	r3, r1
 8009626:	4b0d      	ldr	r3, [pc, #52]	@ (800965c <UART_SetConfig+0x4e4>)
 8009628:	fba3 1302 	umull	r1, r3, r3, r2
 800962c:	095b      	lsrs	r3, r3, #5
 800962e:	2164      	movs	r1, #100	@ 0x64
 8009630:	fb01 f303 	mul.w	r3, r1, r3
 8009634:	1ad3      	subs	r3, r2, r3
 8009636:	011b      	lsls	r3, r3, #4
 8009638:	3332      	adds	r3, #50	@ 0x32
 800963a:	4a08      	ldr	r2, [pc, #32]	@ (800965c <UART_SetConfig+0x4e4>)
 800963c:	fba2 2303 	umull	r2, r3, r2, r3
 8009640:	095b      	lsrs	r3, r3, #5
 8009642:	f003 020f 	and.w	r2, r3, #15
 8009646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	4422      	add	r2, r4
 800964e:	609a      	str	r2, [r3, #8]
}
 8009650:	bf00      	nop
 8009652:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009656:	46bd      	mov	sp, r7
 8009658:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800965c:	51eb851f 	.word	0x51eb851f

08009660 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009660:	b084      	sub	sp, #16
 8009662:	b580      	push	{r7, lr}
 8009664:	b084      	sub	sp, #16
 8009666:	af00      	add	r7, sp, #0
 8009668:	6078      	str	r0, [r7, #4]
 800966a:	f107 001c 	add.w	r0, r7, #28
 800966e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009672:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009676:	2b01      	cmp	r3, #1
 8009678:	d123      	bne.n	80096c2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800967e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	68db      	ldr	r3, [r3, #12]
 800968a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800968e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009692:	687a      	ldr	r2, [r7, #4]
 8009694:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	68db      	ldr	r3, [r3, #12]
 800969a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80096a2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80096a6:	2b01      	cmp	r3, #1
 80096a8:	d105      	bne.n	80096b6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	68db      	ldr	r3, [r3, #12]
 80096ae:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80096b6:	6878      	ldr	r0, [r7, #4]
 80096b8:	f000 f9dc 	bl	8009a74 <USB_CoreReset>
 80096bc:	4603      	mov	r3, r0
 80096be:	73fb      	strb	r3, [r7, #15]
 80096c0:	e01b      	b.n	80096fa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	68db      	ldr	r3, [r3, #12]
 80096c6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	f000 f9d0 	bl	8009a74 <USB_CoreReset>
 80096d4:	4603      	mov	r3, r0
 80096d6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80096d8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d106      	bne.n	80096ee <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096e4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	639a      	str	r2, [r3, #56]	@ 0x38
 80096ec:	e005      	b.n	80096fa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096f2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80096fa:	7fbb      	ldrb	r3, [r7, #30]
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d10b      	bne.n	8009718 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	689b      	ldr	r3, [r3, #8]
 8009704:	f043 0206 	orr.w	r2, r3, #6
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	689b      	ldr	r3, [r3, #8]
 8009710:	f043 0220 	orr.w	r2, r3, #32
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009718:	7bfb      	ldrb	r3, [r7, #15]
}
 800971a:	4618      	mov	r0, r3
 800971c:	3710      	adds	r7, #16
 800971e:	46bd      	mov	sp, r7
 8009720:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009724:	b004      	add	sp, #16
 8009726:	4770      	bx	lr

08009728 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009728:	b480      	push	{r7}
 800972a:	b083      	sub	sp, #12
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	689b      	ldr	r3, [r3, #8]
 8009734:	f043 0201 	orr.w	r2, r3, #1
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800973c:	2300      	movs	r3, #0
}
 800973e:	4618      	mov	r0, r3
 8009740:	370c      	adds	r7, #12
 8009742:	46bd      	mov	sp, r7
 8009744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009748:	4770      	bx	lr

0800974a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800974a:	b480      	push	{r7}
 800974c:	b083      	sub	sp, #12
 800974e:	af00      	add	r7, sp, #0
 8009750:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	689b      	ldr	r3, [r3, #8]
 8009756:	f023 0201 	bic.w	r2, r3, #1
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800975e:	2300      	movs	r3, #0
}
 8009760:	4618      	mov	r0, r3
 8009762:	370c      	adds	r7, #12
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr

0800976c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b084      	sub	sp, #16
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	460b      	mov	r3, r1
 8009776:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009778:	2300      	movs	r3, #0
 800977a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	68db      	ldr	r3, [r3, #12]
 8009780:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009788:	78fb      	ldrb	r3, [r7, #3]
 800978a:	2b01      	cmp	r3, #1
 800978c:	d115      	bne.n	80097ba <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	68db      	ldr	r3, [r3, #12]
 8009792:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800979a:	200a      	movs	r0, #10
 800979c:	f7f9 f906 	bl	80029ac <HAL_Delay>
      ms += 10U;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	330a      	adds	r3, #10
 80097a4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f000 f956 	bl	8009a58 <USB_GetMode>
 80097ac:	4603      	mov	r3, r0
 80097ae:	2b01      	cmp	r3, #1
 80097b0:	d01e      	beq.n	80097f0 <USB_SetCurrentMode+0x84>
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	2bc7      	cmp	r3, #199	@ 0xc7
 80097b6:	d9f0      	bls.n	800979a <USB_SetCurrentMode+0x2e>
 80097b8:	e01a      	b.n	80097f0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80097ba:	78fb      	ldrb	r3, [r7, #3]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d115      	bne.n	80097ec <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	68db      	ldr	r3, [r3, #12]
 80097c4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80097cc:	200a      	movs	r0, #10
 80097ce:	f7f9 f8ed 	bl	80029ac <HAL_Delay>
      ms += 10U;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	330a      	adds	r3, #10
 80097d6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f000 f93d 	bl	8009a58 <USB_GetMode>
 80097de:	4603      	mov	r3, r0
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d005      	beq.n	80097f0 <USB_SetCurrentMode+0x84>
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	2bc7      	cmp	r3, #199	@ 0xc7
 80097e8:	d9f0      	bls.n	80097cc <USB_SetCurrentMode+0x60>
 80097ea:	e001      	b.n	80097f0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80097ec:	2301      	movs	r3, #1
 80097ee:	e005      	b.n	80097fc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	2bc8      	cmp	r3, #200	@ 0xc8
 80097f4:	d101      	bne.n	80097fa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80097f6:	2301      	movs	r3, #1
 80097f8:	e000      	b.n	80097fc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80097fa:	2300      	movs	r3, #0
}
 80097fc:	4618      	mov	r0, r3
 80097fe:	3710      	adds	r7, #16
 8009800:	46bd      	mov	sp, r7
 8009802:	bd80      	pop	{r7, pc}

08009804 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009804:	b480      	push	{r7}
 8009806:	b085      	sub	sp, #20
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
 800980c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800980e:	2300      	movs	r3, #0
 8009810:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	3301      	adds	r3, #1
 8009816:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800981e:	d901      	bls.n	8009824 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009820:	2303      	movs	r3, #3
 8009822:	e01b      	b.n	800985c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	691b      	ldr	r3, [r3, #16]
 8009828:	2b00      	cmp	r3, #0
 800982a:	daf2      	bge.n	8009812 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800982c:	2300      	movs	r3, #0
 800982e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	019b      	lsls	r3, r3, #6
 8009834:	f043 0220 	orr.w	r2, r3, #32
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	3301      	adds	r3, #1
 8009840:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009848:	d901      	bls.n	800984e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800984a:	2303      	movs	r3, #3
 800984c:	e006      	b.n	800985c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	691b      	ldr	r3, [r3, #16]
 8009852:	f003 0320 	and.w	r3, r3, #32
 8009856:	2b20      	cmp	r3, #32
 8009858:	d0f0      	beq.n	800983c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800985a:	2300      	movs	r3, #0
}
 800985c:	4618      	mov	r0, r3
 800985e:	3714      	adds	r7, #20
 8009860:	46bd      	mov	sp, r7
 8009862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009866:	4770      	bx	lr

08009868 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009868:	b480      	push	{r7}
 800986a:	b085      	sub	sp, #20
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009870:	2300      	movs	r3, #0
 8009872:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	3301      	adds	r3, #1
 8009878:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009880:	d901      	bls.n	8009886 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009882:	2303      	movs	r3, #3
 8009884:	e018      	b.n	80098b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	691b      	ldr	r3, [r3, #16]
 800988a:	2b00      	cmp	r3, #0
 800988c:	daf2      	bge.n	8009874 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800988e:	2300      	movs	r3, #0
 8009890:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2210      	movs	r2, #16
 8009896:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	3301      	adds	r3, #1
 800989c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80098a4:	d901      	bls.n	80098aa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80098a6:	2303      	movs	r3, #3
 80098a8:	e006      	b.n	80098b8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	691b      	ldr	r3, [r3, #16]
 80098ae:	f003 0310 	and.w	r3, r3, #16
 80098b2:	2b10      	cmp	r3, #16
 80098b4:	d0f0      	beq.n	8009898 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80098b6:	2300      	movs	r3, #0
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3714      	adds	r7, #20
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr

080098c4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80098c4:	b480      	push	{r7}
 80098c6:	b089      	sub	sp, #36	@ 0x24
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	60f8      	str	r0, [r7, #12]
 80098cc:	60b9      	str	r1, [r7, #8]
 80098ce:	4611      	mov	r1, r2
 80098d0:	461a      	mov	r2, r3
 80098d2:	460b      	mov	r3, r1
 80098d4:	71fb      	strb	r3, [r7, #7]
 80098d6:	4613      	mov	r3, r2
 80098d8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80098de:	68bb      	ldr	r3, [r7, #8]
 80098e0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80098e2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d123      	bne.n	8009932 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80098ea:	88bb      	ldrh	r3, [r7, #4]
 80098ec:	3303      	adds	r3, #3
 80098ee:	089b      	lsrs	r3, r3, #2
 80098f0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80098f2:	2300      	movs	r3, #0
 80098f4:	61bb      	str	r3, [r7, #24]
 80098f6:	e018      	b.n	800992a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80098f8:	79fb      	ldrb	r3, [r7, #7]
 80098fa:	031a      	lsls	r2, r3, #12
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	4413      	add	r3, r2
 8009900:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009904:	461a      	mov	r2, r3
 8009906:	69fb      	ldr	r3, [r7, #28]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800990c:	69fb      	ldr	r3, [r7, #28]
 800990e:	3301      	adds	r3, #1
 8009910:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009912:	69fb      	ldr	r3, [r7, #28]
 8009914:	3301      	adds	r3, #1
 8009916:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009918:	69fb      	ldr	r3, [r7, #28]
 800991a:	3301      	adds	r3, #1
 800991c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800991e:	69fb      	ldr	r3, [r7, #28]
 8009920:	3301      	adds	r3, #1
 8009922:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009924:	69bb      	ldr	r3, [r7, #24]
 8009926:	3301      	adds	r3, #1
 8009928:	61bb      	str	r3, [r7, #24]
 800992a:	69ba      	ldr	r2, [r7, #24]
 800992c:	693b      	ldr	r3, [r7, #16]
 800992e:	429a      	cmp	r2, r3
 8009930:	d3e2      	bcc.n	80098f8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009932:	2300      	movs	r3, #0
}
 8009934:	4618      	mov	r0, r3
 8009936:	3724      	adds	r7, #36	@ 0x24
 8009938:	46bd      	mov	sp, r7
 800993a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993e:	4770      	bx	lr

08009940 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009940:	b480      	push	{r7}
 8009942:	b08b      	sub	sp, #44	@ 0x2c
 8009944:	af00      	add	r7, sp, #0
 8009946:	60f8      	str	r0, [r7, #12]
 8009948:	60b9      	str	r1, [r7, #8]
 800994a:	4613      	mov	r3, r2
 800994c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009956:	88fb      	ldrh	r3, [r7, #6]
 8009958:	089b      	lsrs	r3, r3, #2
 800995a:	b29b      	uxth	r3, r3
 800995c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800995e:	88fb      	ldrh	r3, [r7, #6]
 8009960:	f003 0303 	and.w	r3, r3, #3
 8009964:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009966:	2300      	movs	r3, #0
 8009968:	623b      	str	r3, [r7, #32]
 800996a:	e014      	b.n	8009996 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800996c:	69bb      	ldr	r3, [r7, #24]
 800996e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009972:	681a      	ldr	r2, [r3, #0]
 8009974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009976:	601a      	str	r2, [r3, #0]
    pDest++;
 8009978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800997a:	3301      	adds	r3, #1
 800997c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800997e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009980:	3301      	adds	r3, #1
 8009982:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009986:	3301      	adds	r3, #1
 8009988:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800998a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800998c:	3301      	adds	r3, #1
 800998e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009990:	6a3b      	ldr	r3, [r7, #32]
 8009992:	3301      	adds	r3, #1
 8009994:	623b      	str	r3, [r7, #32]
 8009996:	6a3a      	ldr	r2, [r7, #32]
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	429a      	cmp	r2, r3
 800999c:	d3e6      	bcc.n	800996c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800999e:	8bfb      	ldrh	r3, [r7, #30]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d01e      	beq.n	80099e2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80099a4:	2300      	movs	r3, #0
 80099a6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80099a8:	69bb      	ldr	r3, [r7, #24]
 80099aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099ae:	461a      	mov	r2, r3
 80099b0:	f107 0310 	add.w	r3, r7, #16
 80099b4:	6812      	ldr	r2, [r2, #0]
 80099b6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80099b8:	693a      	ldr	r2, [r7, #16]
 80099ba:	6a3b      	ldr	r3, [r7, #32]
 80099bc:	b2db      	uxtb	r3, r3
 80099be:	00db      	lsls	r3, r3, #3
 80099c0:	fa22 f303 	lsr.w	r3, r2, r3
 80099c4:	b2da      	uxtb	r2, r3
 80099c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c8:	701a      	strb	r2, [r3, #0]
      i++;
 80099ca:	6a3b      	ldr	r3, [r7, #32]
 80099cc:	3301      	adds	r3, #1
 80099ce:	623b      	str	r3, [r7, #32]
      pDest++;
 80099d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d2:	3301      	adds	r3, #1
 80099d4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80099d6:	8bfb      	ldrh	r3, [r7, #30]
 80099d8:	3b01      	subs	r3, #1
 80099da:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80099dc:	8bfb      	ldrh	r3, [r7, #30]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d1ea      	bne.n	80099b8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80099e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80099e4:	4618      	mov	r0, r3
 80099e6:	372c      	adds	r7, #44	@ 0x2c
 80099e8:	46bd      	mov	sp, r7
 80099ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ee:	4770      	bx	lr

080099f0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80099f0:	b480      	push	{r7}
 80099f2:	b085      	sub	sp, #20
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	695b      	ldr	r3, [r3, #20]
 80099fc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	699b      	ldr	r3, [r3, #24]
 8009a02:	68fa      	ldr	r2, [r7, #12]
 8009a04:	4013      	ands	r3, r2
 8009a06:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009a08:	68fb      	ldr	r3, [r7, #12]
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3714      	adds	r7, #20
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr

08009a16 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8009a16:	b480      	push	{r7}
 8009a18:	b085      	sub	sp, #20
 8009a1a:	af00      	add	r7, sp, #0
 8009a1c:	6078      	str	r0, [r7, #4]
 8009a1e:	460b      	mov	r3, r1
 8009a20:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8009a26:	78fb      	ldrb	r3, [r7, #3]
 8009a28:	015a      	lsls	r2, r3, #5
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	4413      	add	r3, r2
 8009a2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8009a36:	78fb      	ldrb	r3, [r7, #3]
 8009a38:	015a      	lsls	r2, r3, #5
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	4413      	add	r3, r2
 8009a3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a42:	68db      	ldr	r3, [r3, #12]
 8009a44:	68ba      	ldr	r2, [r7, #8]
 8009a46:	4013      	ands	r3, r2
 8009a48:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009a4a:	68bb      	ldr	r3, [r7, #8]
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	3714      	adds	r7, #20
 8009a50:	46bd      	mov	sp, r7
 8009a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a56:	4770      	bx	lr

08009a58 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b083      	sub	sp, #12
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	695b      	ldr	r3, [r3, #20]
 8009a64:	f003 0301 	and.w	r3, r3, #1
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	370c      	adds	r7, #12
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a72:	4770      	bx	lr

08009a74 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009a74:	b480      	push	{r7}
 8009a76:	b085      	sub	sp, #20
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	3301      	adds	r3, #1
 8009a84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009a8c:	d901      	bls.n	8009a92 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009a8e:	2303      	movs	r3, #3
 8009a90:	e022      	b.n	8009ad8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	691b      	ldr	r3, [r3, #16]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	daf2      	bge.n	8009a80 <USB_CoreReset+0xc>

  count = 10U;
 8009a9a:	230a      	movs	r3, #10
 8009a9c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009a9e:	e002      	b.n	8009aa6 <USB_CoreReset+0x32>
  {
    count--;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	3b01      	subs	r3, #1
 8009aa4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d1f9      	bne.n	8009aa0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	691b      	ldr	r3, [r3, #16]
 8009ab0:	f043 0201 	orr.w	r2, r3, #1
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	3301      	adds	r3, #1
 8009abc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009ac4:	d901      	bls.n	8009aca <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009ac6:	2303      	movs	r3, #3
 8009ac8:	e006      	b.n	8009ad8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	691b      	ldr	r3, [r3, #16]
 8009ace:	f003 0301 	and.w	r3, r3, #1
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d0f0      	beq.n	8009ab8 <USB_CoreReset+0x44>

  return HAL_OK;
 8009ad6:	2300      	movs	r3, #0
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	3714      	adds	r7, #20
 8009adc:	46bd      	mov	sp, r7
 8009ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae2:	4770      	bx	lr

08009ae4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009ae4:	b084      	sub	sp, #16
 8009ae6:	b580      	push	{r7, lr}
 8009ae8:	b086      	sub	sp, #24
 8009aea:	af00      	add	r7, sp, #0
 8009aec:	6078      	str	r0, [r7, #4]
 8009aee:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009af2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009af6:	2300      	movs	r3, #0
 8009af8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009b04:	461a      	mov	r2, r3
 8009b06:	2300      	movs	r3, #0
 8009b08:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b0e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b1a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b26:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	68db      	ldr	r3, [r3, #12]
 8009b32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d119      	bne.n	8009b6e <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8009b3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009b3e:	2b01      	cmp	r3, #1
 8009b40:	d10a      	bne.n	8009b58 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	68fa      	ldr	r2, [r7, #12]
 8009b4c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009b50:	f043 0304 	orr.w	r3, r3, #4
 8009b54:	6013      	str	r3, [r2, #0]
 8009b56:	e014      	b.n	8009b82 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	68fa      	ldr	r2, [r7, #12]
 8009b62:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009b66:	f023 0304 	bic.w	r3, r3, #4
 8009b6a:	6013      	str	r3, [r2, #0]
 8009b6c:	e009      	b.n	8009b82 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	68fa      	ldr	r2, [r7, #12]
 8009b78:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009b7c:	f023 0304 	bic.w	r3, r3, #4
 8009b80:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009b82:	2110      	movs	r1, #16
 8009b84:	6878      	ldr	r0, [r7, #4]
 8009b86:	f7ff fe3d 	bl	8009804 <USB_FlushTxFifo>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d001      	beq.n	8009b94 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8009b90:	2301      	movs	r3, #1
 8009b92:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f7ff fe67 	bl	8009868 <USB_FlushRxFifo>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d001      	beq.n	8009ba4 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8009ba0:	2301      	movs	r3, #1
 8009ba2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	613b      	str	r3, [r7, #16]
 8009ba8:	e015      	b.n	8009bd6 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8009baa:	693b      	ldr	r3, [r7, #16]
 8009bac:	015a      	lsls	r2, r3, #5
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	4413      	add	r3, r2
 8009bb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009bb6:	461a      	mov	r2, r3
 8009bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8009bbc:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8009bbe:	693b      	ldr	r3, [r7, #16]
 8009bc0:	015a      	lsls	r2, r3, #5
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	4413      	add	r3, r2
 8009bc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009bca:	461a      	mov	r2, r3
 8009bcc:	2300      	movs	r3, #0
 8009bce:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8009bd0:	693b      	ldr	r3, [r7, #16]
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	613b      	str	r3, [r7, #16]
 8009bd6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009bda:	461a      	mov	r2, r3
 8009bdc:	693b      	ldr	r3, [r7, #16]
 8009bde:	4293      	cmp	r3, r2
 8009be0:	d3e3      	bcc.n	8009baa <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2200      	movs	r2, #0
 8009be6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f04f 32ff 	mov.w	r2, #4294967295
 8009bee:	615a      	str	r2, [r3, #20]
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2280      	movs	r2, #128	@ 0x80
 8009bf4:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	4a0e      	ldr	r2, [pc, #56]	@ (8009c34 <USB_HostInit+0x150>)
 8009bfa:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	4a0e      	ldr	r2, [pc, #56]	@ (8009c38 <USB_HostInit+0x154>)
 8009c00:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009c04:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d105      	bne.n	8009c18 <USB_HostInit+0x134>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	699b      	ldr	r3, [r3, #24]
 8009c10:	f043 0210 	orr.w	r2, r3, #16
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	699a      	ldr	r2, [r3, #24]
 8009c1c:	4b07      	ldr	r3, [pc, #28]	@ (8009c3c <USB_HostInit+0x158>)
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	687a      	ldr	r2, [r7, #4]
 8009c22:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8009c24:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3718      	adds	r7, #24
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009c30:	b004      	add	sp, #16
 8009c32:	4770      	bx	lr
 8009c34:	00600080 	.word	0x00600080
 8009c38:	004000e0 	.word	0x004000e0
 8009c3c:	a3200008 	.word	0xa3200008

08009c40 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009c40:	b480      	push	{r7}
 8009c42:	b085      	sub	sp, #20
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
 8009c48:	460b      	mov	r3, r1
 8009c4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	68fa      	ldr	r2, [r7, #12]
 8009c5a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009c5e:	f023 0303 	bic.w	r3, r3, #3
 8009c62:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009c6a:	681a      	ldr	r2, [r3, #0]
 8009c6c:	78fb      	ldrb	r3, [r7, #3]
 8009c6e:	f003 0303 	and.w	r3, r3, #3
 8009c72:	68f9      	ldr	r1, [r7, #12]
 8009c74:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009c78:	4313      	orrs	r3, r2
 8009c7a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009c7c:	78fb      	ldrb	r3, [r7, #3]
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d107      	bne.n	8009c92 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009c88:	461a      	mov	r2, r3
 8009c8a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8009c8e:	6053      	str	r3, [r2, #4]
 8009c90:	e00c      	b.n	8009cac <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8009c92:	78fb      	ldrb	r3, [r7, #3]
 8009c94:	2b02      	cmp	r3, #2
 8009c96:	d107      	bne.n	8009ca8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009c9e:	461a      	mov	r2, r3
 8009ca0:	f241 7370 	movw	r3, #6000	@ 0x1770
 8009ca4:	6053      	str	r3, [r2, #4]
 8009ca6:	e001      	b.n	8009cac <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8009ca8:	2301      	movs	r3, #1
 8009caa:	e000      	b.n	8009cae <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8009cac:	2300      	movs	r3, #0
}
 8009cae:	4618      	mov	r0, r3
 8009cb0:	3714      	adds	r7, #20
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb8:	4770      	bx	lr

08009cba <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8009cba:	b580      	push	{r7, lr}
 8009cbc:	b084      	sub	sp, #16
 8009cbe:	af00      	add	r7, sp, #0
 8009cc0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009cd4:	68bb      	ldr	r3, [r7, #8]
 8009cd6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009cda:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	68fa      	ldr	r2, [r7, #12]
 8009ce0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009ce4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009ce8:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8009cea:	2064      	movs	r0, #100	@ 0x64
 8009cec:	f7f8 fe5e 	bl	80029ac <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	68fa      	ldr	r2, [r7, #12]
 8009cf4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009cf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009cfc:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8009cfe:	200a      	movs	r0, #10
 8009d00:	f7f8 fe54 	bl	80029ac <HAL_Delay>

  return HAL_OK;
 8009d04:	2300      	movs	r3, #0
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3710      	adds	r7, #16
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}

08009d0e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8009d0e:	b480      	push	{r7}
 8009d10:	b085      	sub	sp, #20
 8009d12:	af00      	add	r7, sp, #0
 8009d14:	6078      	str	r0, [r7, #4]
 8009d16:	460b      	mov	r3, r1
 8009d18:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009d1e:	2300      	movs	r3, #0
 8009d20:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009d32:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009d34:	68bb      	ldr	r3, [r7, #8]
 8009d36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d109      	bne.n	8009d52 <USB_DriveVbus+0x44>
 8009d3e:	78fb      	ldrb	r3, [r7, #3]
 8009d40:	2b01      	cmp	r3, #1
 8009d42:	d106      	bne.n	8009d52 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	68fa      	ldr	r2, [r7, #12]
 8009d48:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009d4c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009d50:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8009d52:	68bb      	ldr	r3, [r7, #8]
 8009d54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009d58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d5c:	d109      	bne.n	8009d72 <USB_DriveVbus+0x64>
 8009d5e:	78fb      	ldrb	r3, [r7, #3]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d106      	bne.n	8009d72 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009d64:	68bb      	ldr	r3, [r7, #8]
 8009d66:	68fa      	ldr	r2, [r7, #12]
 8009d68:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009d6c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009d70:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8009d72:	2300      	movs	r3, #0
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	3714      	adds	r7, #20
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7e:	4770      	bx	lr

08009d80 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8009d80:	b480      	push	{r7}
 8009d82:	b085      	sub	sp, #20
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8009d9a:	68bb      	ldr	r3, [r7, #8]
 8009d9c:	0c5b      	lsrs	r3, r3, #17
 8009d9e:	f003 0303 	and.w	r3, r3, #3
}
 8009da2:	4618      	mov	r0, r3
 8009da4:	3714      	adds	r7, #20
 8009da6:	46bd      	mov	sp, r7
 8009da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dac:	4770      	bx	lr

08009dae <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8009dae:	b480      	push	{r7}
 8009db0:	b085      	sub	sp, #20
 8009db2:	af00      	add	r7, sp, #0
 8009db4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009dc0:	689b      	ldr	r3, [r3, #8]
 8009dc2:	b29b      	uxth	r3, r3
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	3714      	adds	r7, #20
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dce:	4770      	bx	lr

08009dd0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b088      	sub	sp, #32
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
 8009dd8:	4608      	mov	r0, r1
 8009dda:	4611      	mov	r1, r2
 8009ddc:	461a      	mov	r2, r3
 8009dde:	4603      	mov	r3, r0
 8009de0:	70fb      	strb	r3, [r7, #3]
 8009de2:	460b      	mov	r3, r1
 8009de4:	70bb      	strb	r3, [r7, #2]
 8009de6:	4613      	mov	r3, r2
 8009de8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8009dea:	2300      	movs	r3, #0
 8009dec:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8009df2:	78fb      	ldrb	r3, [r7, #3]
 8009df4:	015a      	lsls	r2, r3, #5
 8009df6:	693b      	ldr	r3, [r7, #16]
 8009df8:	4413      	add	r3, r2
 8009dfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dfe:	461a      	mov	r2, r3
 8009e00:	f04f 33ff 	mov.w	r3, #4294967295
 8009e04:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8009e06:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009e0a:	2b03      	cmp	r3, #3
 8009e0c:	d867      	bhi.n	8009ede <USB_HC_Init+0x10e>
 8009e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8009e14 <USB_HC_Init+0x44>)
 8009e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e14:	08009e25 	.word	0x08009e25
 8009e18:	08009ea1 	.word	0x08009ea1
 8009e1c:	08009e25 	.word	0x08009e25
 8009e20:	08009e63 	.word	0x08009e63
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009e24:	78fb      	ldrb	r3, [r7, #3]
 8009e26:	015a      	lsls	r2, r3, #5
 8009e28:	693b      	ldr	r3, [r7, #16]
 8009e2a:	4413      	add	r3, r2
 8009e2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e30:	461a      	mov	r2, r3
 8009e32:	f240 439d 	movw	r3, #1181	@ 0x49d
 8009e36:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8009e38:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	da51      	bge.n	8009ee4 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009e40:	78fb      	ldrb	r3, [r7, #3]
 8009e42:	015a      	lsls	r2, r3, #5
 8009e44:	693b      	ldr	r3, [r7, #16]
 8009e46:	4413      	add	r3, r2
 8009e48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e4c:	68db      	ldr	r3, [r3, #12]
 8009e4e:	78fa      	ldrb	r2, [r7, #3]
 8009e50:	0151      	lsls	r1, r2, #5
 8009e52:	693a      	ldr	r2, [r7, #16]
 8009e54:	440a      	add	r2, r1
 8009e56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009e5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e5e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8009e60:	e040      	b.n	8009ee4 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009e62:	78fb      	ldrb	r3, [r7, #3]
 8009e64:	015a      	lsls	r2, r3, #5
 8009e66:	693b      	ldr	r3, [r7, #16]
 8009e68:	4413      	add	r3, r2
 8009e6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e6e:	461a      	mov	r2, r3
 8009e70:	f240 639d 	movw	r3, #1693	@ 0x69d
 8009e74:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009e76:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	da34      	bge.n	8009ee8 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009e7e:	78fb      	ldrb	r3, [r7, #3]
 8009e80:	015a      	lsls	r2, r3, #5
 8009e82:	693b      	ldr	r3, [r7, #16]
 8009e84:	4413      	add	r3, r2
 8009e86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e8a:	68db      	ldr	r3, [r3, #12]
 8009e8c:	78fa      	ldrb	r2, [r7, #3]
 8009e8e:	0151      	lsls	r1, r2, #5
 8009e90:	693a      	ldr	r2, [r7, #16]
 8009e92:	440a      	add	r2, r1
 8009e94:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009e98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e9c:	60d3      	str	r3, [r2, #12]
      }

      break;
 8009e9e:	e023      	b.n	8009ee8 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009ea0:	78fb      	ldrb	r3, [r7, #3]
 8009ea2:	015a      	lsls	r2, r3, #5
 8009ea4:	693b      	ldr	r3, [r7, #16]
 8009ea6:	4413      	add	r3, r2
 8009ea8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009eac:	461a      	mov	r2, r3
 8009eae:	f240 2325 	movw	r3, #549	@ 0x225
 8009eb2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009eb4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	da17      	bge.n	8009eec <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8009ebc:	78fb      	ldrb	r3, [r7, #3]
 8009ebe:	015a      	lsls	r2, r3, #5
 8009ec0:	693b      	ldr	r3, [r7, #16]
 8009ec2:	4413      	add	r3, r2
 8009ec4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ec8:	68db      	ldr	r3, [r3, #12]
 8009eca:	78fa      	ldrb	r2, [r7, #3]
 8009ecc:	0151      	lsls	r1, r2, #5
 8009ece:	693a      	ldr	r2, [r7, #16]
 8009ed0:	440a      	add	r2, r1
 8009ed2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009ed6:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8009eda:	60d3      	str	r3, [r2, #12]
      }
      break;
 8009edc:	e006      	b.n	8009eec <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 8009ede:	2301      	movs	r3, #1
 8009ee0:	77fb      	strb	r3, [r7, #31]
      break;
 8009ee2:	e004      	b.n	8009eee <USB_HC_Init+0x11e>
      break;
 8009ee4:	bf00      	nop
 8009ee6:	e002      	b.n	8009eee <USB_HC_Init+0x11e>
      break;
 8009ee8:	bf00      	nop
 8009eea:	e000      	b.n	8009eee <USB_HC_Init+0x11e>
      break;
 8009eec:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8009eee:	78fb      	ldrb	r3, [r7, #3]
 8009ef0:	015a      	lsls	r2, r3, #5
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	4413      	add	r3, r2
 8009ef6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009efa:	461a      	mov	r2, r3
 8009efc:	2300      	movs	r3, #0
 8009efe:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8009f00:	78fb      	ldrb	r3, [r7, #3]
 8009f02:	015a      	lsls	r2, r3, #5
 8009f04:	693b      	ldr	r3, [r7, #16]
 8009f06:	4413      	add	r3, r2
 8009f08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f0c:	68db      	ldr	r3, [r3, #12]
 8009f0e:	78fa      	ldrb	r2, [r7, #3]
 8009f10:	0151      	lsls	r1, r2, #5
 8009f12:	693a      	ldr	r2, [r7, #16]
 8009f14:	440a      	add	r2, r1
 8009f16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009f1a:	f043 0302 	orr.w	r3, r3, #2
 8009f1e:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8009f20:	693b      	ldr	r3, [r7, #16]
 8009f22:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009f26:	699a      	ldr	r2, [r3, #24]
 8009f28:	78fb      	ldrb	r3, [r7, #3]
 8009f2a:	f003 030f 	and.w	r3, r3, #15
 8009f2e:	2101      	movs	r1, #1
 8009f30:	fa01 f303 	lsl.w	r3, r1, r3
 8009f34:	6939      	ldr	r1, [r7, #16]
 8009f36:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009f3a:	4313      	orrs	r3, r2
 8009f3c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	699b      	ldr	r3, [r3, #24]
 8009f42:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8009f4a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	da03      	bge.n	8009f5a <USB_HC_Init+0x18a>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009f52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f56:	61bb      	str	r3, [r7, #24]
 8009f58:	e001      	b.n	8009f5e <USB_HC_Init+0x18e>
  }
  else
  {
    HCcharEpDir = 0U;
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f7ff ff0e 	bl	8009d80 <USB_GetHostSpeed>
 8009f64:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8009f66:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009f6a:	2b02      	cmp	r3, #2
 8009f6c:	d106      	bne.n	8009f7c <USB_HC_Init+0x1ac>
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	2b02      	cmp	r3, #2
 8009f72:	d003      	beq.n	8009f7c <USB_HC_Init+0x1ac>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8009f74:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009f78:	617b      	str	r3, [r7, #20]
 8009f7a:	e001      	b.n	8009f80 <USB_HC_Init+0x1b0>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009f80:	787b      	ldrb	r3, [r7, #1]
 8009f82:	059b      	lsls	r3, r3, #22
 8009f84:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009f88:	78bb      	ldrb	r3, [r7, #2]
 8009f8a:	02db      	lsls	r3, r3, #11
 8009f8c:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009f90:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009f92:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009f96:	049b      	lsls	r3, r3, #18
 8009f98:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009f9c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8009f9e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009fa0:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009fa4:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8009fa6:	69bb      	ldr	r3, [r7, #24]
 8009fa8:	431a      	orrs	r2, r3
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009fae:	78fa      	ldrb	r2, [r7, #3]
 8009fb0:	0151      	lsls	r1, r2, #5
 8009fb2:	693a      	ldr	r2, [r7, #16]
 8009fb4:	440a      	add	r2, r1
 8009fb6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8009fba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009fbe:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8009fc0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009fc4:	2b03      	cmp	r3, #3
 8009fc6:	d003      	beq.n	8009fd0 <USB_HC_Init+0x200>
 8009fc8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009fcc:	2b01      	cmp	r3, #1
 8009fce:	d10f      	bne.n	8009ff0 <USB_HC_Init+0x220>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8009fd0:	78fb      	ldrb	r3, [r7, #3]
 8009fd2:	015a      	lsls	r2, r3, #5
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	4413      	add	r3, r2
 8009fd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	78fa      	ldrb	r2, [r7, #3]
 8009fe0:	0151      	lsls	r1, r2, #5
 8009fe2:	693a      	ldr	r2, [r7, #16]
 8009fe4:	440a      	add	r2, r1
 8009fe6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009fea:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009fee:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8009ff0:	7ffb      	ldrb	r3, [r7, #31]
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	3720      	adds	r7, #32
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}
 8009ffa:	bf00      	nop

08009ffc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b08c      	sub	sp, #48	@ 0x30
 800a000:	af02      	add	r7, sp, #8
 800a002:	60f8      	str	r0, [r7, #12]
 800a004:	60b9      	str	r1, [r7, #8]
 800a006:	4613      	mov	r3, r2
 800a008:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	785b      	ldrb	r3, [r3, #1]
 800a012:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800a014:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a018:	837b      	strh	r3, [r7, #26]
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800a01a:	68bb      	ldr	r3, [r7, #8]
 800a01c:	799b      	ldrb	r3, [r3, #6]
 800a01e:	2b01      	cmp	r3, #1
 800a020:	d158      	bne.n	800a0d4 <USB_HC_StartXfer+0xd8>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800a022:	2301      	movs	r3, #1
 800a024:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800a026:	68bb      	ldr	r3, [r7, #8]
 800a028:	78db      	ldrb	r3, [r3, #3]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d007      	beq.n	800a03e <USB_HC_StartXfer+0x42>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a02e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a030:	68ba      	ldr	r2, [r7, #8]
 800a032:	8a92      	ldrh	r2, [r2, #20]
 800a034:	fb03 f202 	mul.w	r2, r3, r2
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	61da      	str	r2, [r3, #28]
 800a03c:	e079      	b.n	800a132 <USB_HC_StartXfer+0x136>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800a03e:	68bb      	ldr	r3, [r7, #8]
 800a040:	7c9b      	ldrb	r3, [r3, #18]
 800a042:	2b01      	cmp	r3, #1
 800a044:	d130      	bne.n	800a0a8 <USB_HC_StartXfer+0xac>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	6a1b      	ldr	r3, [r3, #32]
 800a04a:	2bbc      	cmp	r3, #188	@ 0xbc
 800a04c:	d918      	bls.n	800a080 <USB_HC_StartXfer+0x84>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	8a9b      	ldrh	r3, [r3, #20]
 800a052:	461a      	mov	r2, r3
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	69da      	ldr	r2, [r3, #28]
 800a05c:	68bb      	ldr	r3, [r7, #8]
 800a05e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	68db      	ldr	r3, [r3, #12]
 800a064:	2b01      	cmp	r3, #1
 800a066:	d003      	beq.n	800a070 <USB_HC_StartXfer+0x74>
 800a068:	68bb      	ldr	r3, [r7, #8]
 800a06a:	68db      	ldr	r3, [r3, #12]
 800a06c:	2b02      	cmp	r3, #2
 800a06e:	d103      	bne.n	800a078 <USB_HC_StartXfer+0x7c>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	2202      	movs	r2, #2
 800a074:	60da      	str	r2, [r3, #12]
 800a076:	e05c      	b.n	800a132 <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	2201      	movs	r2, #1
 800a07c:	60da      	str	r2, [r3, #12]
 800a07e:	e058      	b.n	800a132 <USB_HC_StartXfer+0x136>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	6a1a      	ldr	r2, [r3, #32]
 800a084:	68bb      	ldr	r3, [r7, #8]
 800a086:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800a088:	68bb      	ldr	r3, [r7, #8]
 800a08a:	68db      	ldr	r3, [r3, #12]
 800a08c:	2b01      	cmp	r3, #1
 800a08e:	d007      	beq.n	800a0a0 <USB_HC_StartXfer+0xa4>
 800a090:	68bb      	ldr	r3, [r7, #8]
 800a092:	68db      	ldr	r3, [r3, #12]
 800a094:	2b02      	cmp	r3, #2
 800a096:	d003      	beq.n	800a0a0 <USB_HC_StartXfer+0xa4>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	2204      	movs	r2, #4
 800a09c:	60da      	str	r2, [r3, #12]
 800a09e:	e048      	b.n	800a132 <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	2203      	movs	r2, #3
 800a0a4:	60da      	str	r2, [r3, #12]
 800a0a6:	e044      	b.n	800a132 <USB_HC_StartXfer+0x136>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800a0a8:	79fb      	ldrb	r3, [r7, #7]
 800a0aa:	2b01      	cmp	r3, #1
 800a0ac:	d10d      	bne.n	800a0ca <USB_HC_StartXfer+0xce>
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	6a1b      	ldr	r3, [r3, #32]
 800a0b2:	68ba      	ldr	r2, [r7, #8]
 800a0b4:	8a92      	ldrh	r2, [r2, #20]
 800a0b6:	4293      	cmp	r3, r2
 800a0b8:	d907      	bls.n	800a0ca <USB_HC_StartXfer+0xce>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a0ba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a0bc:	68ba      	ldr	r2, [r7, #8]
 800a0be:	8a92      	ldrh	r2, [r2, #20]
 800a0c0:	fb03 f202 	mul.w	r2, r3, r2
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	61da      	str	r2, [r3, #28]
 800a0c8:	e033      	b.n	800a132 <USB_HC_StartXfer+0x136>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	6a1a      	ldr	r2, [r3, #32]
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	61da      	str	r2, [r3, #28]
 800a0d2:	e02e      	b.n	800a132 <USB_HC_StartXfer+0x136>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	6a1b      	ldr	r3, [r3, #32]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d018      	beq.n	800a10e <USB_HC_StartXfer+0x112>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	6a1b      	ldr	r3, [r3, #32]
 800a0e0:	68ba      	ldr	r2, [r7, #8]
 800a0e2:	8a92      	ldrh	r2, [r2, #20]
 800a0e4:	4413      	add	r3, r2
 800a0e6:	3b01      	subs	r3, #1
 800a0e8:	68ba      	ldr	r2, [r7, #8]
 800a0ea:	8a92      	ldrh	r2, [r2, #20]
 800a0ec:	fbb3 f3f2 	udiv	r3, r3, r2
 800a0f0:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800a0f2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a0f4:	8b7b      	ldrh	r3, [r7, #26]
 800a0f6:	429a      	cmp	r2, r3
 800a0f8:	d90b      	bls.n	800a112 <USB_HC_StartXfer+0x116>
      {
        num_packets = max_hc_pkt_count;
 800a0fa:	8b7b      	ldrh	r3, [r7, #26]
 800a0fc:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a0fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a100:	68ba      	ldr	r2, [r7, #8]
 800a102:	8a92      	ldrh	r2, [r2, #20]
 800a104:	fb03 f202 	mul.w	r2, r3, r2
 800a108:	68bb      	ldr	r3, [r7, #8]
 800a10a:	61da      	str	r2, [r3, #28]
 800a10c:	e001      	b.n	800a112 <USB_HC_StartXfer+0x116>
      }
    }
    else
    {
      num_packets = 1U;
 800a10e:	2301      	movs	r3, #1
 800a110:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	78db      	ldrb	r3, [r3, #3]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d007      	beq.n	800a12a <USB_HC_StartXfer+0x12e>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a11a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a11c:	68ba      	ldr	r2, [r7, #8]
 800a11e:	8a92      	ldrh	r2, [r2, #20]
 800a120:	fb03 f202 	mul.w	r2, r3, r2
 800a124:	68bb      	ldr	r3, [r7, #8]
 800a126:	61da      	str	r2, [r3, #28]
 800a128:	e003      	b.n	800a132 <USB_HC_StartXfer+0x136>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	6a1a      	ldr	r2, [r3, #32]
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a132:	68bb      	ldr	r3, [r7, #8]
 800a134:	69db      	ldr	r3, [r3, #28]
 800a136:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a13a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a13c:	04d9      	lsls	r1, r3, #19
 800a13e:	4ba4      	ldr	r3, [pc, #656]	@ (800a3d0 <USB_HC_StartXfer+0x3d4>)
 800a140:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a142:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a144:	68bb      	ldr	r3, [r7, #8]
 800a146:	7d9b      	ldrb	r3, [r3, #22]
 800a148:	075b      	lsls	r3, r3, #29
 800a14a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a14e:	69f9      	ldr	r1, [r7, #28]
 800a150:	0148      	lsls	r0, r1, #5
 800a152:	6a39      	ldr	r1, [r7, #32]
 800a154:	4401      	add	r1, r0
 800a156:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a15a:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a15c:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800a15e:	79fb      	ldrb	r3, [r7, #7]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d009      	beq.n	800a178 <USB_HC_StartXfer+0x17c>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800a164:	68bb      	ldr	r3, [r7, #8]
 800a166:	6999      	ldr	r1, [r3, #24]
 800a168:	69fb      	ldr	r3, [r7, #28]
 800a16a:	015a      	lsls	r2, r3, #5
 800a16c:	6a3b      	ldr	r3, [r7, #32]
 800a16e:	4413      	add	r3, r2
 800a170:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a174:	460a      	mov	r2, r1
 800a176:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a178:	6a3b      	ldr	r3, [r7, #32]
 800a17a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a17e:	689b      	ldr	r3, [r3, #8]
 800a180:	f003 0301 	and.w	r3, r3, #1
 800a184:	2b00      	cmp	r3, #0
 800a186:	bf0c      	ite	eq
 800a188:	2301      	moveq	r3, #1
 800a18a:	2300      	movne	r3, #0
 800a18c:	b2db      	uxtb	r3, r3
 800a18e:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a190:	69fb      	ldr	r3, [r7, #28]
 800a192:	015a      	lsls	r2, r3, #5
 800a194:	6a3b      	ldr	r3, [r7, #32]
 800a196:	4413      	add	r3, r2
 800a198:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	69fa      	ldr	r2, [r7, #28]
 800a1a0:	0151      	lsls	r1, r2, #5
 800a1a2:	6a3a      	ldr	r2, [r7, #32]
 800a1a4:	440a      	add	r2, r1
 800a1a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a1aa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a1ae:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a1b0:	69fb      	ldr	r3, [r7, #28]
 800a1b2:	015a      	lsls	r2, r3, #5
 800a1b4:	6a3b      	ldr	r3, [r7, #32]
 800a1b6:	4413      	add	r3, r2
 800a1b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1bc:	681a      	ldr	r2, [r3, #0]
 800a1be:	7e7b      	ldrb	r3, [r7, #25]
 800a1c0:	075b      	lsls	r3, r3, #29
 800a1c2:	69f9      	ldr	r1, [r7, #28]
 800a1c4:	0148      	lsls	r0, r1, #5
 800a1c6:	6a39      	ldr	r1, [r7, #32]
 800a1c8:	4401      	add	r1, r0
 800a1ca:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800a1ce:	4313      	orrs	r3, r2
 800a1d0:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800a1d2:	68bb      	ldr	r3, [r7, #8]
 800a1d4:	799b      	ldrb	r3, [r3, #6]
 800a1d6:	2b01      	cmp	r3, #1
 800a1d8:	f040 80c4 	bne.w	800a364 <USB_HC_StartXfer+0x368>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a1dc:	68bb      	ldr	r3, [r7, #8]
 800a1de:	7c5b      	ldrb	r3, [r3, #17]
 800a1e0:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800a1e2:	68ba      	ldr	r2, [r7, #8]
 800a1e4:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a1e6:	4313      	orrs	r3, r2
 800a1e8:	69fa      	ldr	r2, [r7, #28]
 800a1ea:	0151      	lsls	r1, r2, #5
 800a1ec:	6a3a      	ldr	r2, [r7, #32]
 800a1ee:	440a      	add	r2, r1
 800a1f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800a1f4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a1f8:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800a1fa:	69fb      	ldr	r3, [r7, #28]
 800a1fc:	015a      	lsls	r2, r3, #5
 800a1fe:	6a3b      	ldr	r3, [r7, #32]
 800a200:	4413      	add	r3, r2
 800a202:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a206:	68db      	ldr	r3, [r3, #12]
 800a208:	69fa      	ldr	r2, [r7, #28]
 800a20a:	0151      	lsls	r1, r2, #5
 800a20c:	6a3a      	ldr	r2, [r7, #32]
 800a20e:	440a      	add	r2, r1
 800a210:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a214:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a218:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800a21a:	68bb      	ldr	r3, [r7, #8]
 800a21c:	79db      	ldrb	r3, [r3, #7]
 800a21e:	2b01      	cmp	r3, #1
 800a220:	d123      	bne.n	800a26a <USB_HC_StartXfer+0x26e>
 800a222:	68bb      	ldr	r3, [r7, #8]
 800a224:	78db      	ldrb	r3, [r3, #3]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d11f      	bne.n	800a26a <USB_HC_StartXfer+0x26e>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800a22a:	69fb      	ldr	r3, [r7, #28]
 800a22c:	015a      	lsls	r2, r3, #5
 800a22e:	6a3b      	ldr	r3, [r7, #32]
 800a230:	4413      	add	r3, r2
 800a232:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a236:	685b      	ldr	r3, [r3, #4]
 800a238:	69fa      	ldr	r2, [r7, #28]
 800a23a:	0151      	lsls	r1, r2, #5
 800a23c:	6a3a      	ldr	r2, [r7, #32]
 800a23e:	440a      	add	r2, r1
 800a240:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a244:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a248:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800a24a:	69fb      	ldr	r3, [r7, #28]
 800a24c:	015a      	lsls	r2, r3, #5
 800a24e:	6a3b      	ldr	r3, [r7, #32]
 800a250:	4413      	add	r3, r2
 800a252:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a256:	68db      	ldr	r3, [r3, #12]
 800a258:	69fa      	ldr	r2, [r7, #28]
 800a25a:	0151      	lsls	r1, r2, #5
 800a25c:	6a3a      	ldr	r2, [r7, #32]
 800a25e:	440a      	add	r2, r1
 800a260:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a264:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a268:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	7c9b      	ldrb	r3, [r3, #18]
 800a26e:	2b01      	cmp	r3, #1
 800a270:	d003      	beq.n	800a27a <USB_HC_StartXfer+0x27e>
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	7c9b      	ldrb	r3, [r3, #18]
 800a276:	2b03      	cmp	r3, #3
 800a278:	d117      	bne.n	800a2aa <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800a27e:	2b01      	cmp	r3, #1
 800a280:	d113      	bne.n	800a2aa <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800a282:	68bb      	ldr	r3, [r7, #8]
 800a284:	78db      	ldrb	r3, [r3, #3]
 800a286:	2b01      	cmp	r3, #1
 800a288:	d10f      	bne.n	800a2aa <USB_HC_StartXfer+0x2ae>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800a28a:	69fb      	ldr	r3, [r7, #28]
 800a28c:	015a      	lsls	r2, r3, #5
 800a28e:	6a3b      	ldr	r3, [r7, #32]
 800a290:	4413      	add	r3, r2
 800a292:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a296:	685b      	ldr	r3, [r3, #4]
 800a298:	69fa      	ldr	r2, [r7, #28]
 800a29a:	0151      	lsls	r1, r2, #5
 800a29c:	6a3a      	ldr	r2, [r7, #32]
 800a29e:	440a      	add	r2, r1
 800a2a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a2a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a2a8:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800a2aa:	68bb      	ldr	r3, [r7, #8]
 800a2ac:	7c9b      	ldrb	r3, [r3, #18]
 800a2ae:	2b01      	cmp	r3, #1
 800a2b0:	d163      	bne.n	800a37a <USB_HC_StartXfer+0x37e>
 800a2b2:	68bb      	ldr	r3, [r7, #8]
 800a2b4:	78db      	ldrb	r3, [r3, #3]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d15f      	bne.n	800a37a <USB_HC_StartXfer+0x37e>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	68db      	ldr	r3, [r3, #12]
 800a2be:	3b01      	subs	r3, #1
 800a2c0:	2b03      	cmp	r3, #3
 800a2c2:	d859      	bhi.n	800a378 <USB_HC_StartXfer+0x37c>
 800a2c4:	a201      	add	r2, pc, #4	@ (adr r2, 800a2cc <USB_HC_StartXfer+0x2d0>)
 800a2c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2ca:	bf00      	nop
 800a2cc:	0800a2dd 	.word	0x0800a2dd
 800a2d0:	0800a2ff 	.word	0x0800a2ff
 800a2d4:	0800a321 	.word	0x0800a321
 800a2d8:	0800a343 	.word	0x0800a343
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800a2dc:	69fb      	ldr	r3, [r7, #28]
 800a2de:	015a      	lsls	r2, r3, #5
 800a2e0:	6a3b      	ldr	r3, [r7, #32]
 800a2e2:	4413      	add	r3, r2
 800a2e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a2e8:	685b      	ldr	r3, [r3, #4]
 800a2ea:	69fa      	ldr	r2, [r7, #28]
 800a2ec:	0151      	lsls	r1, r2, #5
 800a2ee:	6a3a      	ldr	r2, [r7, #32]
 800a2f0:	440a      	add	r2, r1
 800a2f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a2f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a2fa:	6053      	str	r3, [r2, #4]
          break;
 800a2fc:	e03d      	b.n	800a37a <USB_HC_StartXfer+0x37e>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800a2fe:	69fb      	ldr	r3, [r7, #28]
 800a300:	015a      	lsls	r2, r3, #5
 800a302:	6a3b      	ldr	r3, [r7, #32]
 800a304:	4413      	add	r3, r2
 800a306:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a30a:	685b      	ldr	r3, [r3, #4]
 800a30c:	69fa      	ldr	r2, [r7, #28]
 800a30e:	0151      	lsls	r1, r2, #5
 800a310:	6a3a      	ldr	r2, [r7, #32]
 800a312:	440a      	add	r2, r1
 800a314:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a318:	f043 030e 	orr.w	r3, r3, #14
 800a31c:	6053      	str	r3, [r2, #4]
          break;
 800a31e:	e02c      	b.n	800a37a <USB_HC_StartXfer+0x37e>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800a320:	69fb      	ldr	r3, [r7, #28]
 800a322:	015a      	lsls	r2, r3, #5
 800a324:	6a3b      	ldr	r3, [r7, #32]
 800a326:	4413      	add	r3, r2
 800a328:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a32c:	685b      	ldr	r3, [r3, #4]
 800a32e:	69fa      	ldr	r2, [r7, #28]
 800a330:	0151      	lsls	r1, r2, #5
 800a332:	6a3a      	ldr	r2, [r7, #32]
 800a334:	440a      	add	r2, r1
 800a336:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a33a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a33e:	6053      	str	r3, [r2, #4]
          break;
 800a340:	e01b      	b.n	800a37a <USB_HC_StartXfer+0x37e>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800a342:	69fb      	ldr	r3, [r7, #28]
 800a344:	015a      	lsls	r2, r3, #5
 800a346:	6a3b      	ldr	r3, [r7, #32]
 800a348:	4413      	add	r3, r2
 800a34a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a34e:	685b      	ldr	r3, [r3, #4]
 800a350:	69fa      	ldr	r2, [r7, #28]
 800a352:	0151      	lsls	r1, r2, #5
 800a354:	6a3a      	ldr	r2, [r7, #32]
 800a356:	440a      	add	r2, r1
 800a358:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a35c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a360:	6053      	str	r3, [r2, #4]
          break;
 800a362:	e00a      	b.n	800a37a <USB_HC_StartXfer+0x37e>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800a364:	69fb      	ldr	r3, [r7, #28]
 800a366:	015a      	lsls	r2, r3, #5
 800a368:	6a3b      	ldr	r3, [r7, #32]
 800a36a:	4413      	add	r3, r2
 800a36c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a370:	461a      	mov	r2, r3
 800a372:	2300      	movs	r3, #0
 800a374:	6053      	str	r3, [r2, #4]
 800a376:	e000      	b.n	800a37a <USB_HC_StartXfer+0x37e>
          break;
 800a378:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a37a:	69fb      	ldr	r3, [r7, #28]
 800a37c:	015a      	lsls	r2, r3, #5
 800a37e:	6a3b      	ldr	r3, [r7, #32]
 800a380:	4413      	add	r3, r2
 800a382:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a38a:	693b      	ldr	r3, [r7, #16]
 800a38c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a390:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a392:	68bb      	ldr	r3, [r7, #8]
 800a394:	78db      	ldrb	r3, [r3, #3]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d004      	beq.n	800a3a4 <USB_HC_StartXfer+0x3a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a39a:	693b      	ldr	r3, [r7, #16]
 800a39c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a3a0:	613b      	str	r3, [r7, #16]
 800a3a2:	e003      	b.n	800a3ac <USB_HC_StartXfer+0x3b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a3aa:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a3b2:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a3b4:	69fb      	ldr	r3, [r7, #28]
 800a3b6:	015a      	lsls	r2, r3, #5
 800a3b8:	6a3b      	ldr	r3, [r7, #32]
 800a3ba:	4413      	add	r3, r2
 800a3bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3c0:	461a      	mov	r2, r3
 800a3c2:	693b      	ldr	r3, [r7, #16]
 800a3c4:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800a3c6:	79fb      	ldrb	r3, [r7, #7]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d003      	beq.n	800a3d4 <USB_HC_StartXfer+0x3d8>
  {
    return HAL_OK;
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	e055      	b.n	800a47c <USB_HC_StartXfer+0x480>
 800a3d0:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	78db      	ldrb	r3, [r3, #3]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d14e      	bne.n	800a47a <USB_HC_StartXfer+0x47e>
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	6a1b      	ldr	r3, [r3, #32]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d04a      	beq.n	800a47a <USB_HC_StartXfer+0x47e>
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	79db      	ldrb	r3, [r3, #7]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d146      	bne.n	800a47a <USB_HC_StartXfer+0x47e>
  {
    switch (hc->ep_type)
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	7c9b      	ldrb	r3, [r3, #18]
 800a3f0:	2b03      	cmp	r3, #3
 800a3f2:	d831      	bhi.n	800a458 <USB_HC_StartXfer+0x45c>
 800a3f4:	a201      	add	r2, pc, #4	@ (adr r2, 800a3fc <USB_HC_StartXfer+0x400>)
 800a3f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3fa:	bf00      	nop
 800a3fc:	0800a40d 	.word	0x0800a40d
 800a400:	0800a431 	.word	0x0800a431
 800a404:	0800a40d 	.word	0x0800a40d
 800a408:	0800a431 	.word	0x0800a431
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a40c:	68bb      	ldr	r3, [r7, #8]
 800a40e:	6a1b      	ldr	r3, [r3, #32]
 800a410:	3303      	adds	r3, #3
 800a412:	089b      	lsrs	r3, r3, #2
 800a414:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a416:	8afa      	ldrh	r2, [r7, #22]
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a41c:	b29b      	uxth	r3, r3
 800a41e:	429a      	cmp	r2, r3
 800a420:	d91c      	bls.n	800a45c <USB_HC_StartXfer+0x460>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	699b      	ldr	r3, [r3, #24]
 800a426:	f043 0220 	orr.w	r2, r3, #32
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	619a      	str	r2, [r3, #24]
        }
        break;
 800a42e:	e015      	b.n	800a45c <USB_HC_StartXfer+0x460>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a430:	68bb      	ldr	r3, [r7, #8]
 800a432:	6a1b      	ldr	r3, [r3, #32]
 800a434:	3303      	adds	r3, #3
 800a436:	089b      	lsrs	r3, r3, #2
 800a438:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a43a:	8afa      	ldrh	r2, [r7, #22]
 800a43c:	6a3b      	ldr	r3, [r7, #32]
 800a43e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a442:	691b      	ldr	r3, [r3, #16]
 800a444:	b29b      	uxth	r3, r3
 800a446:	429a      	cmp	r2, r3
 800a448:	d90a      	bls.n	800a460 <USB_HC_StartXfer+0x464>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	699b      	ldr	r3, [r3, #24]
 800a44e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	619a      	str	r2, [r3, #24]
        }
        break;
 800a456:	e003      	b.n	800a460 <USB_HC_StartXfer+0x464>

      default:
        break;
 800a458:	bf00      	nop
 800a45a:	e002      	b.n	800a462 <USB_HC_StartXfer+0x466>
        break;
 800a45c:	bf00      	nop
 800a45e:	e000      	b.n	800a462 <USB_HC_StartXfer+0x466>
        break;
 800a460:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	6999      	ldr	r1, [r3, #24]
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	785a      	ldrb	r2, [r3, #1]
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	6a1b      	ldr	r3, [r3, #32]
 800a46e:	b29b      	uxth	r3, r3
 800a470:	2000      	movs	r0, #0
 800a472:	9000      	str	r0, [sp, #0]
 800a474:	68f8      	ldr	r0, [r7, #12]
 800a476:	f7ff fa25 	bl	80098c4 <USB_WritePacket>
  }

  return HAL_OK;
 800a47a:	2300      	movs	r3, #0
}
 800a47c:	4618      	mov	r0, r3
 800a47e:	3728      	adds	r7, #40	@ 0x28
 800a480:	46bd      	mov	sp, r7
 800a482:	bd80      	pop	{r7, pc}

0800a484 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a484:	b480      	push	{r7}
 800a486:	b085      	sub	sp, #20
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a496:	695b      	ldr	r3, [r3, #20]
 800a498:	b29b      	uxth	r3, r3
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3714      	adds	r7, #20
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a4:	4770      	bx	lr

0800a4a6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a4a6:	b480      	push	{r7}
 800a4a8:	b089      	sub	sp, #36	@ 0x24
 800a4aa:	af00      	add	r7, sp, #0
 800a4ac:	6078      	str	r0, [r7, #4]
 800a4ae:	460b      	mov	r3, r1
 800a4b0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800a4b6:	78fb      	ldrb	r3, [r7, #3]
 800a4b8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a4be:	69bb      	ldr	r3, [r7, #24]
 800a4c0:	015a      	lsls	r2, r3, #5
 800a4c2:	69fb      	ldr	r3, [r7, #28]
 800a4c4:	4413      	add	r3, r2
 800a4c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	0c9b      	lsrs	r3, r3, #18
 800a4ce:	f003 0303 	and.w	r3, r3, #3
 800a4d2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800a4d4:	69bb      	ldr	r3, [r7, #24]
 800a4d6:	015a      	lsls	r2, r3, #5
 800a4d8:	69fb      	ldr	r3, [r7, #28]
 800a4da:	4413      	add	r3, r2
 800a4dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	0fdb      	lsrs	r3, r3, #31
 800a4e4:	f003 0301 	and.w	r3, r3, #1
 800a4e8:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800a4ea:	69bb      	ldr	r3, [r7, #24]
 800a4ec:	015a      	lsls	r2, r3, #5
 800a4ee:	69fb      	ldr	r3, [r7, #28]
 800a4f0:	4413      	add	r3, r2
 800a4f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4f6:	685b      	ldr	r3, [r3, #4]
 800a4f8:	0fdb      	lsrs	r3, r3, #31
 800a4fa:	f003 0301 	and.w	r3, r3, #1
 800a4fe:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	689b      	ldr	r3, [r3, #8]
 800a504:	f003 0320 	and.w	r3, r3, #32
 800a508:	2b20      	cmp	r3, #32
 800a50a:	d10d      	bne.n	800a528 <USB_HC_Halt+0x82>
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d10a      	bne.n	800a528 <USB_HC_Halt+0x82>
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d005      	beq.n	800a524 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800a518:	697b      	ldr	r3, [r7, #20]
 800a51a:	2b01      	cmp	r3, #1
 800a51c:	d002      	beq.n	800a524 <USB_HC_Halt+0x7e>
 800a51e:	697b      	ldr	r3, [r7, #20]
 800a520:	2b03      	cmp	r3, #3
 800a522:	d101      	bne.n	800a528 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800a524:	2300      	movs	r3, #0
 800a526:	e0d8      	b.n	800a6da <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a528:	697b      	ldr	r3, [r7, #20]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d002      	beq.n	800a534 <USB_HC_Halt+0x8e>
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	2b02      	cmp	r3, #2
 800a532:	d173      	bne.n	800a61c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a534:	69bb      	ldr	r3, [r7, #24]
 800a536:	015a      	lsls	r2, r3, #5
 800a538:	69fb      	ldr	r3, [r7, #28]
 800a53a:	4413      	add	r3, r2
 800a53c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	69ba      	ldr	r2, [r7, #24]
 800a544:	0151      	lsls	r1, r2, #5
 800a546:	69fa      	ldr	r2, [r7, #28]
 800a548:	440a      	add	r2, r1
 800a54a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a54e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a552:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	689b      	ldr	r3, [r3, #8]
 800a558:	f003 0320 	and.w	r3, r3, #32
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d14a      	bne.n	800a5f6 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a564:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d133      	bne.n	800a5d4 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a56c:	69bb      	ldr	r3, [r7, #24]
 800a56e:	015a      	lsls	r2, r3, #5
 800a570:	69fb      	ldr	r3, [r7, #28]
 800a572:	4413      	add	r3, r2
 800a574:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	69ba      	ldr	r2, [r7, #24]
 800a57c:	0151      	lsls	r1, r2, #5
 800a57e:	69fa      	ldr	r2, [r7, #28]
 800a580:	440a      	add	r2, r1
 800a582:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a586:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a58a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a58c:	69bb      	ldr	r3, [r7, #24]
 800a58e:	015a      	lsls	r2, r3, #5
 800a590:	69fb      	ldr	r3, [r7, #28]
 800a592:	4413      	add	r3, r2
 800a594:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	69ba      	ldr	r2, [r7, #24]
 800a59c:	0151      	lsls	r1, r2, #5
 800a59e:	69fa      	ldr	r2, [r7, #28]
 800a5a0:	440a      	add	r2, r1
 800a5a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a5a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a5aa:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800a5ac:	68bb      	ldr	r3, [r7, #8]
 800a5ae:	3301      	adds	r3, #1
 800a5b0:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a5b8:	d82e      	bhi.n	800a618 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a5ba:	69bb      	ldr	r3, [r7, #24]
 800a5bc:	015a      	lsls	r2, r3, #5
 800a5be:	69fb      	ldr	r3, [r7, #28]
 800a5c0:	4413      	add	r3, r2
 800a5c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a5cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a5d0:	d0ec      	beq.n	800a5ac <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a5d2:	e081      	b.n	800a6d8 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a5d4:	69bb      	ldr	r3, [r7, #24]
 800a5d6:	015a      	lsls	r2, r3, #5
 800a5d8:	69fb      	ldr	r3, [r7, #28]
 800a5da:	4413      	add	r3, r2
 800a5dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	69ba      	ldr	r2, [r7, #24]
 800a5e4:	0151      	lsls	r1, r2, #5
 800a5e6:	69fa      	ldr	r2, [r7, #28]
 800a5e8:	440a      	add	r2, r1
 800a5ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a5ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a5f2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a5f4:	e070      	b.n	800a6d8 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a5f6:	69bb      	ldr	r3, [r7, #24]
 800a5f8:	015a      	lsls	r2, r3, #5
 800a5fa:	69fb      	ldr	r3, [r7, #28]
 800a5fc:	4413      	add	r3, r2
 800a5fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	69ba      	ldr	r2, [r7, #24]
 800a606:	0151      	lsls	r1, r2, #5
 800a608:	69fa      	ldr	r2, [r7, #28]
 800a60a:	440a      	add	r2, r1
 800a60c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a610:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a614:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a616:	e05f      	b.n	800a6d8 <USB_HC_Halt+0x232>
            break;
 800a618:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a61a:	e05d      	b.n	800a6d8 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a61c:	69bb      	ldr	r3, [r7, #24]
 800a61e:	015a      	lsls	r2, r3, #5
 800a620:	69fb      	ldr	r3, [r7, #28]
 800a622:	4413      	add	r3, r2
 800a624:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	69ba      	ldr	r2, [r7, #24]
 800a62c:	0151      	lsls	r1, r2, #5
 800a62e:	69fa      	ldr	r2, [r7, #28]
 800a630:	440a      	add	r2, r1
 800a632:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a636:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a63a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a63c:	69fb      	ldr	r3, [r7, #28]
 800a63e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a642:	691b      	ldr	r3, [r3, #16]
 800a644:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d133      	bne.n	800a6b4 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a64c:	69bb      	ldr	r3, [r7, #24]
 800a64e:	015a      	lsls	r2, r3, #5
 800a650:	69fb      	ldr	r3, [r7, #28]
 800a652:	4413      	add	r3, r2
 800a654:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	69ba      	ldr	r2, [r7, #24]
 800a65c:	0151      	lsls	r1, r2, #5
 800a65e:	69fa      	ldr	r2, [r7, #28]
 800a660:	440a      	add	r2, r1
 800a662:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a666:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a66a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a66c:	69bb      	ldr	r3, [r7, #24]
 800a66e:	015a      	lsls	r2, r3, #5
 800a670:	69fb      	ldr	r3, [r7, #28]
 800a672:	4413      	add	r3, r2
 800a674:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	69ba      	ldr	r2, [r7, #24]
 800a67c:	0151      	lsls	r1, r2, #5
 800a67e:	69fa      	ldr	r2, [r7, #28]
 800a680:	440a      	add	r2, r1
 800a682:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a686:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a68a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	3301      	adds	r3, #1
 800a690:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a698:	d81d      	bhi.n	800a6d6 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a69a:	69bb      	ldr	r3, [r7, #24]
 800a69c:	015a      	lsls	r2, r3, #5
 800a69e:	69fb      	ldr	r3, [r7, #28]
 800a6a0:	4413      	add	r3, r2
 800a6a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a6ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a6b0:	d0ec      	beq.n	800a68c <USB_HC_Halt+0x1e6>
 800a6b2:	e011      	b.n	800a6d8 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a6b4:	69bb      	ldr	r3, [r7, #24]
 800a6b6:	015a      	lsls	r2, r3, #5
 800a6b8:	69fb      	ldr	r3, [r7, #28]
 800a6ba:	4413      	add	r3, r2
 800a6bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	69ba      	ldr	r2, [r7, #24]
 800a6c4:	0151      	lsls	r1, r2, #5
 800a6c6:	69fa      	ldr	r2, [r7, #28]
 800a6c8:	440a      	add	r2, r1
 800a6ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a6ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a6d2:	6013      	str	r3, [r2, #0]
 800a6d4:	e000      	b.n	800a6d8 <USB_HC_Halt+0x232>
          break;
 800a6d6:	bf00      	nop
    }
  }

  return HAL_OK;
 800a6d8:	2300      	movs	r3, #0
}
 800a6da:	4618      	mov	r0, r3
 800a6dc:	3724      	adds	r7, #36	@ 0x24
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e4:	4770      	bx	lr

0800a6e6 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a6e6:	b580      	push	{r7, lr}
 800a6e8:	b088      	sub	sp, #32
 800a6ea:	af00      	add	r7, sp, #0
 800a6ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f7ff f825 	bl	800974a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a700:	2110      	movs	r1, #16
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	f7ff f87e 	bl	8009804 <USB_FlushTxFifo>
 800a708:	4603      	mov	r3, r0
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d001      	beq.n	800a712 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800a70e:	2301      	movs	r3, #1
 800a710:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a712:	6878      	ldr	r0, [r7, #4]
 800a714:	f7ff f8a8 	bl	8009868 <USB_FlushRxFifo>
 800a718:	4603      	mov	r3, r0
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d001      	beq.n	800a722 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800a71e:	2301      	movs	r3, #1
 800a720:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a722:	2300      	movs	r3, #0
 800a724:	61bb      	str	r3, [r7, #24]
 800a726:	e01f      	b.n	800a768 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800a728:	69bb      	ldr	r3, [r7, #24]
 800a72a:	015a      	lsls	r2, r3, #5
 800a72c:	697b      	ldr	r3, [r7, #20]
 800a72e:	4413      	add	r3, r2
 800a730:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a73e:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a740:	693b      	ldr	r3, [r7, #16]
 800a742:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a746:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a74e:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a750:	69bb      	ldr	r3, [r7, #24]
 800a752:	015a      	lsls	r2, r3, #5
 800a754:	697b      	ldr	r3, [r7, #20]
 800a756:	4413      	add	r3, r2
 800a758:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a75c:	461a      	mov	r2, r3
 800a75e:	693b      	ldr	r3, [r7, #16]
 800a760:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a762:	69bb      	ldr	r3, [r7, #24]
 800a764:	3301      	adds	r3, #1
 800a766:	61bb      	str	r3, [r7, #24]
 800a768:	69bb      	ldr	r3, [r7, #24]
 800a76a:	2b0f      	cmp	r3, #15
 800a76c:	d9dc      	bls.n	800a728 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a76e:	2300      	movs	r3, #0
 800a770:	61bb      	str	r3, [r7, #24]
 800a772:	e034      	b.n	800a7de <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800a774:	69bb      	ldr	r3, [r7, #24]
 800a776:	015a      	lsls	r2, r3, #5
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	4413      	add	r3, r2
 800a77c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a784:	693b      	ldr	r3, [r7, #16]
 800a786:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a78a:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800a78c:	693b      	ldr	r3, [r7, #16]
 800a78e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a792:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a79a:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a79c:	69bb      	ldr	r3, [r7, #24]
 800a79e:	015a      	lsls	r2, r3, #5
 800a7a0:	697b      	ldr	r3, [r7, #20]
 800a7a2:	4413      	add	r3, r2
 800a7a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a7a8:	461a      	mov	r2, r3
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	3301      	adds	r3, #1
 800a7b2:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a7ba:	d80c      	bhi.n	800a7d6 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a7bc:	69bb      	ldr	r3, [r7, #24]
 800a7be:	015a      	lsls	r2, r3, #5
 800a7c0:	697b      	ldr	r3, [r7, #20]
 800a7c2:	4413      	add	r3, r2
 800a7c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a7ce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a7d2:	d0ec      	beq.n	800a7ae <USB_StopHost+0xc8>
 800a7d4:	e000      	b.n	800a7d8 <USB_StopHost+0xf2>
        break;
 800a7d6:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a7d8:	69bb      	ldr	r3, [r7, #24]
 800a7da:	3301      	adds	r3, #1
 800a7dc:	61bb      	str	r3, [r7, #24]
 800a7de:	69bb      	ldr	r3, [r7, #24]
 800a7e0:	2b0f      	cmp	r3, #15
 800a7e2:	d9c7      	bls.n	800a774 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800a7e4:	697b      	ldr	r3, [r7, #20]
 800a7e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a7ea:	461a      	mov	r2, r3
 800a7ec:	f04f 33ff 	mov.w	r3, #4294967295
 800a7f0:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	f04f 32ff 	mov.w	r2, #4294967295
 800a7f8:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f7fe ff94 	bl	8009728 <USB_EnableGlobalInt>

  return ret;
 800a800:	7ffb      	ldrb	r3, [r7, #31]
}
 800a802:	4618      	mov	r0, r3
 800a804:	3720      	adds	r7, #32
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}

0800a80a <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800a80a:	b590      	push	{r4, r7, lr}
 800a80c:	b089      	sub	sp, #36	@ 0x24
 800a80e:	af04      	add	r7, sp, #16
 800a810:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800a812:	2301      	movs	r3, #1
 800a814:	2202      	movs	r2, #2
 800a816:	2102      	movs	r1, #2
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	f000 fc84 	bl	800b126 <USBH_FindInterface>
 800a81e:	4603      	mov	r3, r0
 800a820:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a822:	7bfb      	ldrb	r3, [r7, #15]
 800a824:	2bff      	cmp	r3, #255	@ 0xff
 800a826:	d002      	beq.n	800a82e <USBH_CDC_InterfaceInit+0x24>
 800a828:	7bfb      	ldrb	r3, [r7, #15]
 800a82a:	2b01      	cmp	r3, #1
 800a82c:	d901      	bls.n	800a832 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a82e:	2302      	movs	r3, #2
 800a830:	e13d      	b.n	800aaae <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800a832:	7bfb      	ldrb	r3, [r7, #15]
 800a834:	4619      	mov	r1, r3
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f000 fc59 	bl	800b0ee <USBH_SelectInterface>
 800a83c:	4603      	mov	r3, r0
 800a83e:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800a840:	7bbb      	ldrb	r3, [r7, #14]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d001      	beq.n	800a84a <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800a846:	2302      	movs	r3, #2
 800a848:	e131      	b.n	800aaae <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800a850:	2050      	movs	r0, #80	@ 0x50
 800a852:	f002 fb4f 	bl	800cef4 <malloc>
 800a856:	4603      	mov	r3, r0
 800a858:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a860:	69db      	ldr	r3, [r3, #28]
 800a862:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d101      	bne.n	800a86e <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800a86a:	2302      	movs	r3, #2
 800a86c:	e11f      	b.n	800aaae <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800a86e:	2250      	movs	r2, #80	@ 0x50
 800a870:	2100      	movs	r1, #0
 800a872:	68b8      	ldr	r0, [r7, #8]
 800a874:	f003 f9fd 	bl	800dc72 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a878:	7bfb      	ldrb	r3, [r7, #15]
 800a87a:	687a      	ldr	r2, [r7, #4]
 800a87c:	211a      	movs	r1, #26
 800a87e:	fb01 f303 	mul.w	r3, r1, r3
 800a882:	4413      	add	r3, r2
 800a884:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a888:	781b      	ldrb	r3, [r3, #0]
 800a88a:	b25b      	sxtb	r3, r3
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	da15      	bge.n	800a8bc <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a890:	7bfb      	ldrb	r3, [r7, #15]
 800a892:	687a      	ldr	r2, [r7, #4]
 800a894:	211a      	movs	r1, #26
 800a896:	fb01 f303 	mul.w	r3, r1, r3
 800a89a:	4413      	add	r3, r2
 800a89c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a8a0:	781a      	ldrb	r2, [r3, #0]
 800a8a2:	68bb      	ldr	r3, [r7, #8]
 800a8a4:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a8a6:	7bfb      	ldrb	r3, [r7, #15]
 800a8a8:	687a      	ldr	r2, [r7, #4]
 800a8aa:	211a      	movs	r1, #26
 800a8ac:	fb01 f303 	mul.w	r3, r1, r3
 800a8b0:	4413      	add	r3, r2
 800a8b2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a8b6:	881a      	ldrh	r2, [r3, #0]
 800a8b8:	68bb      	ldr	r3, [r7, #8]
 800a8ba:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	785b      	ldrb	r3, [r3, #1]
 800a8c0:	4619      	mov	r1, r3
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f001 ffc5 	bl	800c852 <USBH_AllocPipe>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	461a      	mov	r2, r3
 800a8cc:	68bb      	ldr	r3, [r7, #8]
 800a8ce:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	7819      	ldrb	r1, [r3, #0]
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	7858      	ldrb	r0, [r3, #1]
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a8e4:	68ba      	ldr	r2, [r7, #8]
 800a8e6:	8952      	ldrh	r2, [r2, #10]
 800a8e8:	9202      	str	r2, [sp, #8]
 800a8ea:	2203      	movs	r2, #3
 800a8ec:	9201      	str	r2, [sp, #4]
 800a8ee:	9300      	str	r3, [sp, #0]
 800a8f0:	4623      	mov	r3, r4
 800a8f2:	4602      	mov	r2, r0
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f001 ff7d 	bl	800c7f4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	781b      	ldrb	r3, [r3, #0]
 800a8fe:	2200      	movs	r2, #0
 800a900:	4619      	mov	r1, r3
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	f002 fa6c 	bl	800cde0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800a908:	2300      	movs	r3, #0
 800a90a:	2200      	movs	r2, #0
 800a90c:	210a      	movs	r1, #10
 800a90e:	6878      	ldr	r0, [r7, #4]
 800a910:	f000 fc09 	bl	800b126 <USBH_FindInterface>
 800a914:	4603      	mov	r3, r0
 800a916:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a918:	7bfb      	ldrb	r3, [r7, #15]
 800a91a:	2bff      	cmp	r3, #255	@ 0xff
 800a91c:	d002      	beq.n	800a924 <USBH_CDC_InterfaceInit+0x11a>
 800a91e:	7bfb      	ldrb	r3, [r7, #15]
 800a920:	2b01      	cmp	r3, #1
 800a922:	d901      	bls.n	800a928 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a924:	2302      	movs	r3, #2
 800a926:	e0c2      	b.n	800aaae <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a928:	7bfb      	ldrb	r3, [r7, #15]
 800a92a:	687a      	ldr	r2, [r7, #4]
 800a92c:	211a      	movs	r1, #26
 800a92e:	fb01 f303 	mul.w	r3, r1, r3
 800a932:	4413      	add	r3, r2
 800a934:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a938:	781b      	ldrb	r3, [r3, #0]
 800a93a:	b25b      	sxtb	r3, r3
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	da16      	bge.n	800a96e <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a940:	7bfb      	ldrb	r3, [r7, #15]
 800a942:	687a      	ldr	r2, [r7, #4]
 800a944:	211a      	movs	r1, #26
 800a946:	fb01 f303 	mul.w	r3, r1, r3
 800a94a:	4413      	add	r3, r2
 800a94c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a950:	781a      	ldrb	r2, [r3, #0]
 800a952:	68bb      	ldr	r3, [r7, #8]
 800a954:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a956:	7bfb      	ldrb	r3, [r7, #15]
 800a958:	687a      	ldr	r2, [r7, #4]
 800a95a:	211a      	movs	r1, #26
 800a95c:	fb01 f303 	mul.w	r3, r1, r3
 800a960:	4413      	add	r3, r2
 800a962:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a966:	881a      	ldrh	r2, [r3, #0]
 800a968:	68bb      	ldr	r3, [r7, #8]
 800a96a:	835a      	strh	r2, [r3, #26]
 800a96c:	e015      	b.n	800a99a <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a96e:	7bfb      	ldrb	r3, [r7, #15]
 800a970:	687a      	ldr	r2, [r7, #4]
 800a972:	211a      	movs	r1, #26
 800a974:	fb01 f303 	mul.w	r3, r1, r3
 800a978:	4413      	add	r3, r2
 800a97a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a97e:	781a      	ldrb	r2, [r3, #0]
 800a980:	68bb      	ldr	r3, [r7, #8]
 800a982:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a984:	7bfb      	ldrb	r3, [r7, #15]
 800a986:	687a      	ldr	r2, [r7, #4]
 800a988:	211a      	movs	r1, #26
 800a98a:	fb01 f303 	mul.w	r3, r1, r3
 800a98e:	4413      	add	r3, r2
 800a990:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a994:	881a      	ldrh	r2, [r3, #0]
 800a996:	68bb      	ldr	r3, [r7, #8]
 800a998:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800a99a:	7bfb      	ldrb	r3, [r7, #15]
 800a99c:	687a      	ldr	r2, [r7, #4]
 800a99e:	211a      	movs	r1, #26
 800a9a0:	fb01 f303 	mul.w	r3, r1, r3
 800a9a4:	4413      	add	r3, r2
 800a9a6:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a9aa:	781b      	ldrb	r3, [r3, #0]
 800a9ac:	b25b      	sxtb	r3, r3
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	da16      	bge.n	800a9e0 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a9b2:	7bfb      	ldrb	r3, [r7, #15]
 800a9b4:	687a      	ldr	r2, [r7, #4]
 800a9b6:	211a      	movs	r1, #26
 800a9b8:	fb01 f303 	mul.w	r3, r1, r3
 800a9bc:	4413      	add	r3, r2
 800a9be:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a9c2:	781a      	ldrb	r2, [r3, #0]
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a9c8:	7bfb      	ldrb	r3, [r7, #15]
 800a9ca:	687a      	ldr	r2, [r7, #4]
 800a9cc:	211a      	movs	r1, #26
 800a9ce:	fb01 f303 	mul.w	r3, r1, r3
 800a9d2:	4413      	add	r3, r2
 800a9d4:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800a9d8:	881a      	ldrh	r2, [r3, #0]
 800a9da:	68bb      	ldr	r3, [r7, #8]
 800a9dc:	835a      	strh	r2, [r3, #26]
 800a9de:	e015      	b.n	800aa0c <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a9e0:	7bfb      	ldrb	r3, [r7, #15]
 800a9e2:	687a      	ldr	r2, [r7, #4]
 800a9e4:	211a      	movs	r1, #26
 800a9e6:	fb01 f303 	mul.w	r3, r1, r3
 800a9ea:	4413      	add	r3, r2
 800a9ec:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a9f0:	781a      	ldrb	r2, [r3, #0]
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a9f6:	7bfb      	ldrb	r3, [r7, #15]
 800a9f8:	687a      	ldr	r2, [r7, #4]
 800a9fa:	211a      	movs	r1, #26
 800a9fc:	fb01 f303 	mul.w	r3, r1, r3
 800aa00:	4413      	add	r3, r2
 800aa02:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800aa06:	881a      	ldrh	r2, [r3, #0]
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	7b9b      	ldrb	r3, [r3, #14]
 800aa10:	4619      	mov	r1, r3
 800aa12:	6878      	ldr	r0, [r7, #4]
 800aa14:	f001 ff1d 	bl	800c852 <USBH_AllocPipe>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	68bb      	ldr	r3, [r7, #8]
 800aa1e:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	7bdb      	ldrb	r3, [r3, #15]
 800aa24:	4619      	mov	r1, r3
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f001 ff13 	bl	800c852 <USBH_AllocPipe>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	461a      	mov	r2, r3
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	7b59      	ldrb	r1, [r3, #13]
 800aa38:	68bb      	ldr	r3, [r7, #8]
 800aa3a:	7b98      	ldrb	r0, [r3, #14]
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800aa48:	68ba      	ldr	r2, [r7, #8]
 800aa4a:	8b12      	ldrh	r2, [r2, #24]
 800aa4c:	9202      	str	r2, [sp, #8]
 800aa4e:	2202      	movs	r2, #2
 800aa50:	9201      	str	r2, [sp, #4]
 800aa52:	9300      	str	r3, [sp, #0]
 800aa54:	4623      	mov	r3, r4
 800aa56:	4602      	mov	r2, r0
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f001 fecb 	bl	800c7f4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	7b19      	ldrb	r1, [r3, #12]
 800aa62:	68bb      	ldr	r3, [r7, #8]
 800aa64:	7bd8      	ldrb	r0, [r3, #15]
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800aa72:	68ba      	ldr	r2, [r7, #8]
 800aa74:	8b52      	ldrh	r2, [r2, #26]
 800aa76:	9202      	str	r2, [sp, #8]
 800aa78:	2202      	movs	r2, #2
 800aa7a:	9201      	str	r2, [sp, #4]
 800aa7c:	9300      	str	r3, [sp, #0]
 800aa7e:	4623      	mov	r3, r4
 800aa80:	4602      	mov	r2, r0
 800aa82:	6878      	ldr	r0, [r7, #4]
 800aa84:	f001 feb6 	bl	800c7f4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800aa88:	68bb      	ldr	r3, [r7, #8]
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	7b5b      	ldrb	r3, [r3, #13]
 800aa94:	2200      	movs	r2, #0
 800aa96:	4619      	mov	r1, r3
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f002 f9a1 	bl	800cde0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800aa9e:	68bb      	ldr	r3, [r7, #8]
 800aaa0:	7b1b      	ldrb	r3, [r3, #12]
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	4619      	mov	r1, r3
 800aaa6:	6878      	ldr	r0, [r7, #4]
 800aaa8:	f002 f99a 	bl	800cde0 <USBH_LL_SetToggle>

  return USBH_OK;
 800aaac:	2300      	movs	r3, #0
}
 800aaae:	4618      	mov	r0, r3
 800aab0:	3714      	adds	r7, #20
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bd90      	pop	{r4, r7, pc}

0800aab6 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800aab6:	b580      	push	{r7, lr}
 800aab8:	b084      	sub	sp, #16
 800aaba:	af00      	add	r7, sp, #0
 800aabc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aac4:	69db      	ldr	r3, [r3, #28]
 800aac6:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	781b      	ldrb	r3, [r3, #0]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d00e      	beq.n	800aaee <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	781b      	ldrb	r3, [r3, #0]
 800aad4:	4619      	mov	r1, r3
 800aad6:	6878      	ldr	r0, [r7, #4]
 800aad8:	f001 feab 	bl	800c832 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	781b      	ldrb	r3, [r3, #0]
 800aae0:	4619      	mov	r1, r3
 800aae2:	6878      	ldr	r0, [r7, #4]
 800aae4:	f001 fed6 	bl	800c894 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	2200      	movs	r2, #0
 800aaec:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	7b1b      	ldrb	r3, [r3, #12]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d00e      	beq.n	800ab14 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	7b1b      	ldrb	r3, [r3, #12]
 800aafa:	4619      	mov	r1, r3
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	f001 fe98 	bl	800c832 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	7b1b      	ldrb	r3, [r3, #12]
 800ab06:	4619      	mov	r1, r3
 800ab08:	6878      	ldr	r0, [r7, #4]
 800ab0a:	f001 fec3 	bl	800c894 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	2200      	movs	r2, #0
 800ab12:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	7b5b      	ldrb	r3, [r3, #13]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d00e      	beq.n	800ab3a <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	7b5b      	ldrb	r3, [r3, #13]
 800ab20:	4619      	mov	r1, r3
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f001 fe85 	bl	800c832 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	7b5b      	ldrb	r3, [r3, #13]
 800ab2c:	4619      	mov	r1, r3
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f001 feb0 	bl	800c894 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	2200      	movs	r2, #0
 800ab38:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ab40:	69db      	ldr	r3, [r3, #28]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d00b      	beq.n	800ab5e <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ab4c:	69db      	ldr	r3, [r3, #28]
 800ab4e:	4618      	mov	r0, r3
 800ab50:	f002 f9d8 	bl	800cf04 <free>
    phost->pActiveClass->pData = 0U;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800ab5e:	2300      	movs	r3, #0
}
 800ab60:	4618      	mov	r0, r3
 800ab62:	3710      	adds	r7, #16
 800ab64:	46bd      	mov	sp, r7
 800ab66:	bd80      	pop	{r7, pc}

0800ab68 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b084      	sub	sp, #16
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ab76:	69db      	ldr	r3, [r3, #28]
 800ab78:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	3340      	adds	r3, #64	@ 0x40
 800ab7e:	4619      	mov	r1, r3
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	f000 f8b2 	bl	800acea <GetLineCoding>
 800ab86:	4603      	mov	r3, r0
 800ab88:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800ab8a:	7afb      	ldrb	r3, [r7, #11]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d105      	bne.n	800ab9c <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800ab96:	2102      	movs	r1, #2
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800ab9c:	7afb      	ldrb	r3, [r7, #11]
}
 800ab9e:	4618      	mov	r0, r3
 800aba0:	3710      	adds	r7, #16
 800aba2:	46bd      	mov	sp, r7
 800aba4:	bd80      	pop	{r7, pc}
	...

0800aba8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b084      	sub	sp, #16
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800abb0:	2301      	movs	r3, #1
 800abb2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800abb4:	2300      	movs	r3, #0
 800abb6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800abbe:	69db      	ldr	r3, [r3, #28]
 800abc0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800abc8:	2b04      	cmp	r3, #4
 800abca:	d877      	bhi.n	800acbc <USBH_CDC_Process+0x114>
 800abcc:	a201      	add	r2, pc, #4	@ (adr r2, 800abd4 <USBH_CDC_Process+0x2c>)
 800abce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abd2:	bf00      	nop
 800abd4:	0800abe9 	.word	0x0800abe9
 800abd8:	0800abef 	.word	0x0800abef
 800abdc:	0800ac1f 	.word	0x0800ac1f
 800abe0:	0800ac93 	.word	0x0800ac93
 800abe4:	0800aca1 	.word	0x0800aca1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800abe8:	2300      	movs	r3, #0
 800abea:	73fb      	strb	r3, [r7, #15]
      break;
 800abec:	e06d      	b.n	800acca <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800abf2:	4619      	mov	r1, r3
 800abf4:	6878      	ldr	r0, [r7, #4]
 800abf6:	f000 f897 	bl	800ad28 <SetLineCoding>
 800abfa:	4603      	mov	r3, r0
 800abfc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800abfe:	7bbb      	ldrb	r3, [r7, #14]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d104      	bne.n	800ac0e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	2202      	movs	r2, #2
 800ac08:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800ac0c:	e058      	b.n	800acc0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800ac0e:	7bbb      	ldrb	r3, [r7, #14]
 800ac10:	2b01      	cmp	r3, #1
 800ac12:	d055      	beq.n	800acc0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800ac14:	68bb      	ldr	r3, [r7, #8]
 800ac16:	2204      	movs	r2, #4
 800ac18:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800ac1c:	e050      	b.n	800acc0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800ac1e:	68bb      	ldr	r3, [r7, #8]
 800ac20:	3340      	adds	r3, #64	@ 0x40
 800ac22:	4619      	mov	r1, r3
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	f000 f860 	bl	800acea <GetLineCoding>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800ac2e:	7bbb      	ldrb	r3, [r7, #14]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d126      	bne.n	800ac82 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	2200      	movs	r2, #0
 800ac38:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800ac42:	68bb      	ldr	r3, [r7, #8]
 800ac44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac46:	791b      	ldrb	r3, [r3, #4]
 800ac48:	429a      	cmp	r2, r3
 800ac4a:	d13b      	bne.n	800acc4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800ac4c:	68bb      	ldr	r3, [r7, #8]
 800ac4e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800ac52:	68bb      	ldr	r3, [r7, #8]
 800ac54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac56:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800ac58:	429a      	cmp	r2, r3
 800ac5a:	d133      	bne.n	800acc4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac66:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800ac68:	429a      	cmp	r2, r3
 800ac6a:	d12b      	bne.n	800acc4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800ac6c:	68bb      	ldr	r3, [r7, #8]
 800ac6e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac74:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800ac76:	429a      	cmp	r2, r3
 800ac78:	d124      	bne.n	800acc4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800ac7a:	6878      	ldr	r0, [r7, #4]
 800ac7c:	f000 f958 	bl	800af30 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800ac80:	e020      	b.n	800acc4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800ac82:	7bbb      	ldrb	r3, [r7, #14]
 800ac84:	2b01      	cmp	r3, #1
 800ac86:	d01d      	beq.n	800acc4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	2204      	movs	r2, #4
 800ac8c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800ac90:	e018      	b.n	800acc4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800ac92:	6878      	ldr	r0, [r7, #4]
 800ac94:	f000 f867 	bl	800ad66 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800ac98:	6878      	ldr	r0, [r7, #4]
 800ac9a:	f000 f8da 	bl	800ae52 <CDC_ProcessReception>
      break;
 800ac9e:	e014      	b.n	800acca <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800aca0:	2100      	movs	r1, #0
 800aca2:	6878      	ldr	r0, [r7, #4]
 800aca4:	f001 f81e 	bl	800bce4 <USBH_ClrFeature>
 800aca8:	4603      	mov	r3, r0
 800acaa:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800acac:	7bbb      	ldrb	r3, [r7, #14]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d10a      	bne.n	800acc8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	2200      	movs	r2, #0
 800acb6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800acba:	e005      	b.n	800acc8 <USBH_CDC_Process+0x120>

    default:
      break;
 800acbc:	bf00      	nop
 800acbe:	e004      	b.n	800acca <USBH_CDC_Process+0x122>
      break;
 800acc0:	bf00      	nop
 800acc2:	e002      	b.n	800acca <USBH_CDC_Process+0x122>
      break;
 800acc4:	bf00      	nop
 800acc6:	e000      	b.n	800acca <USBH_CDC_Process+0x122>
      break;
 800acc8:	bf00      	nop

  }

  return status;
 800acca:	7bfb      	ldrb	r3, [r7, #15]
}
 800accc:	4618      	mov	r0, r3
 800acce:	3710      	adds	r7, #16
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}

0800acd4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800acd4:	b480      	push	{r7}
 800acd6:	b083      	sub	sp, #12
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800acdc:	2300      	movs	r3, #0
}
 800acde:	4618      	mov	r0, r3
 800ace0:	370c      	adds	r7, #12
 800ace2:	46bd      	mov	sp, r7
 800ace4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace8:	4770      	bx	lr

0800acea <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800acea:	b580      	push	{r7, lr}
 800acec:	b082      	sub	sp, #8
 800acee:	af00      	add	r7, sp, #0
 800acf0:	6078      	str	r0, [r7, #4]
 800acf2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	22a1      	movs	r2, #161	@ 0xa1
 800acf8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2221      	movs	r2, #33	@ 0x21
 800acfe:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2200      	movs	r2, #0
 800ad04:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2200      	movs	r2, #0
 800ad0a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	2207      	movs	r2, #7
 800ad10:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	2207      	movs	r2, #7
 800ad16:	4619      	mov	r1, r3
 800ad18:	6878      	ldr	r0, [r7, #4]
 800ad1a:	f001 fb17 	bl	800c34c <USBH_CtlReq>
 800ad1e:	4603      	mov	r3, r0
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	3708      	adds	r7, #8
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}

0800ad28 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b082      	sub	sp, #8
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
 800ad30:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	2221      	movs	r2, #33	@ 0x21
 800ad36:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	2220      	movs	r2, #32
 800ad3c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2200      	movs	r2, #0
 800ad42:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2200      	movs	r2, #0
 800ad48:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	2207      	movs	r2, #7
 800ad4e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	2207      	movs	r2, #7
 800ad54:	4619      	mov	r1, r3
 800ad56:	6878      	ldr	r0, [r7, #4]
 800ad58:	f001 faf8 	bl	800c34c <USBH_CtlReq>
 800ad5c:	4603      	mov	r3, r0
}
 800ad5e:	4618      	mov	r0, r3
 800ad60:	3708      	adds	r7, #8
 800ad62:	46bd      	mov	sp, r7
 800ad64:	bd80      	pop	{r7, pc}

0800ad66 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800ad66:	b580      	push	{r7, lr}
 800ad68:	b086      	sub	sp, #24
 800ad6a:	af02      	add	r7, sp, #8
 800ad6c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ad74:	69db      	ldr	r3, [r3, #28]
 800ad76:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ad78:	2300      	movs	r3, #0
 800ad7a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800ad82:	2b01      	cmp	r3, #1
 800ad84:	d002      	beq.n	800ad8c <CDC_ProcessTransmission+0x26>
 800ad86:	2b02      	cmp	r3, #2
 800ad88:	d023      	beq.n	800add2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800ad8a:	e05e      	b.n	800ae4a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad90:	68fa      	ldr	r2, [r7, #12]
 800ad92:	8b12      	ldrh	r2, [r2, #24]
 800ad94:	4293      	cmp	r3, r2
 800ad96:	d90b      	bls.n	800adb0 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	69d9      	ldr	r1, [r3, #28]
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	8b1a      	ldrh	r2, [r3, #24]
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	7b5b      	ldrb	r3, [r3, #13]
 800ada4:	2001      	movs	r0, #1
 800ada6:	9000      	str	r0, [sp, #0]
 800ada8:	6878      	ldr	r0, [r7, #4]
 800adaa:	f001 fce0 	bl	800c76e <USBH_BulkSendData>
 800adae:	e00b      	b.n	800adc8 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800adb8:	b29a      	uxth	r2, r3
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	7b5b      	ldrb	r3, [r3, #13]
 800adbe:	2001      	movs	r0, #1
 800adc0:	9000      	str	r0, [sp, #0]
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	f001 fcd3 	bl	800c76e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	2202      	movs	r2, #2
 800adcc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800add0:	e03b      	b.n	800ae4a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	7b5b      	ldrb	r3, [r3, #13]
 800add6:	4619      	mov	r1, r3
 800add8:	6878      	ldr	r0, [r7, #4]
 800adda:	f001 ffd7 	bl	800cd8c <USBH_LL_GetURBState>
 800adde:	4603      	mov	r3, r0
 800ade0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800ade2:	7afb      	ldrb	r3, [r7, #11]
 800ade4:	2b01      	cmp	r3, #1
 800ade6:	d128      	bne.n	800ae3a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adec:	68fa      	ldr	r2, [r7, #12]
 800adee:	8b12      	ldrh	r2, [r2, #24]
 800adf0:	4293      	cmp	r3, r2
 800adf2:	d90e      	bls.n	800ae12 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adf8:	68fa      	ldr	r2, [r7, #12]
 800adfa:	8b12      	ldrh	r2, [r2, #24]
 800adfc:	1a9a      	subs	r2, r3, r2
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	69db      	ldr	r3, [r3, #28]
 800ae06:	68fa      	ldr	r2, [r7, #12]
 800ae08:	8b12      	ldrh	r2, [r2, #24]
 800ae0a:	441a      	add	r2, r3
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	61da      	str	r2, [r3, #28]
 800ae10:	e002      	b.n	800ae18 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	2200      	movs	r2, #0
 800ae16:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d004      	beq.n	800ae2a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	2201      	movs	r2, #1
 800ae24:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800ae28:	e00e      	b.n	800ae48 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f000 f868 	bl	800af08 <USBH_CDC_TransmitCallback>
      break;
 800ae38:	e006      	b.n	800ae48 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800ae3a:	7afb      	ldrb	r3, [r7, #11]
 800ae3c:	2b02      	cmp	r3, #2
 800ae3e:	d103      	bne.n	800ae48 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	2201      	movs	r2, #1
 800ae44:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800ae48:	bf00      	nop
  }
}
 800ae4a:	bf00      	nop
 800ae4c:	3710      	adds	r7, #16
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	bd80      	pop	{r7, pc}

0800ae52 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800ae52:	b580      	push	{r7, lr}
 800ae54:	b086      	sub	sp, #24
 800ae56:	af00      	add	r7, sp, #0
 800ae58:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ae60:	69db      	ldr	r3, [r3, #28]
 800ae62:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ae64:	2300      	movs	r3, #0
 800ae66:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800ae68:	697b      	ldr	r3, [r7, #20]
 800ae6a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800ae6e:	2b03      	cmp	r3, #3
 800ae70:	d002      	beq.n	800ae78 <CDC_ProcessReception+0x26>
 800ae72:	2b04      	cmp	r3, #4
 800ae74:	d00e      	beq.n	800ae94 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800ae76:	e043      	b.n	800af00 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800ae78:	697b      	ldr	r3, [r7, #20]
 800ae7a:	6a19      	ldr	r1, [r3, #32]
 800ae7c:	697b      	ldr	r3, [r7, #20]
 800ae7e:	8b5a      	ldrh	r2, [r3, #26]
 800ae80:	697b      	ldr	r3, [r7, #20]
 800ae82:	7b1b      	ldrb	r3, [r3, #12]
 800ae84:	6878      	ldr	r0, [r7, #4]
 800ae86:	f001 fc97 	bl	800c7b8 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800ae8a:	697b      	ldr	r3, [r7, #20]
 800ae8c:	2204      	movs	r2, #4
 800ae8e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800ae92:	e035      	b.n	800af00 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800ae94:	697b      	ldr	r3, [r7, #20]
 800ae96:	7b1b      	ldrb	r3, [r3, #12]
 800ae98:	4619      	mov	r1, r3
 800ae9a:	6878      	ldr	r0, [r7, #4]
 800ae9c:	f001 ff76 	bl	800cd8c <USBH_LL_GetURBState>
 800aea0:	4603      	mov	r3, r0
 800aea2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800aea4:	7cfb      	ldrb	r3, [r7, #19]
 800aea6:	2b01      	cmp	r3, #1
 800aea8:	d129      	bne.n	800aefe <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800aeaa:	697b      	ldr	r3, [r7, #20]
 800aeac:	7b1b      	ldrb	r3, [r3, #12]
 800aeae:	4619      	mov	r1, r3
 800aeb0:	6878      	ldr	r0, [r7, #4]
 800aeb2:	f001 feeb 	bl	800cc8c <USBH_LL_GetLastXferSize>
 800aeb6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800aeb8:	697b      	ldr	r3, [r7, #20]
 800aeba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aebc:	68fa      	ldr	r2, [r7, #12]
 800aebe:	429a      	cmp	r2, r3
 800aec0:	d016      	beq.n	800aef0 <CDC_ProcessReception+0x9e>
 800aec2:	697b      	ldr	r3, [r7, #20]
 800aec4:	8b5b      	ldrh	r3, [r3, #26]
 800aec6:	461a      	mov	r2, r3
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d110      	bne.n	800aef0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	1ad2      	subs	r2, r2, r3
 800aed6:	697b      	ldr	r3, [r7, #20]
 800aed8:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800aeda:	697b      	ldr	r3, [r7, #20]
 800aedc:	6a1a      	ldr	r2, [r3, #32]
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	441a      	add	r2, r3
 800aee2:	697b      	ldr	r3, [r7, #20]
 800aee4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	2203      	movs	r2, #3
 800aeea:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800aeee:	e006      	b.n	800aefe <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800aef0:	697b      	ldr	r3, [r7, #20]
 800aef2:	2200      	movs	r2, #0
 800aef4:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800aef8:	6878      	ldr	r0, [r7, #4]
 800aefa:	f000 f80f 	bl	800af1c <USBH_CDC_ReceiveCallback>
      break;
 800aefe:	bf00      	nop
  }
}
 800af00:	bf00      	nop
 800af02:	3718      	adds	r7, #24
 800af04:	46bd      	mov	sp, r7
 800af06:	bd80      	pop	{r7, pc}

0800af08 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800af08:	b480      	push	{r7}
 800af0a:	b083      	sub	sp, #12
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800af10:	bf00      	nop
 800af12:	370c      	adds	r7, #12
 800af14:	46bd      	mov	sp, r7
 800af16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1a:	4770      	bx	lr

0800af1c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800af1c:	b480      	push	{r7}
 800af1e:	b083      	sub	sp, #12
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800af24:	bf00      	nop
 800af26:	370c      	adds	r7, #12
 800af28:	46bd      	mov	sp, r7
 800af2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2e:	4770      	bx	lr

0800af30 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800af30:	b480      	push	{r7}
 800af32:	b083      	sub	sp, #12
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800af38:	bf00      	nop
 800af3a:	370c      	adds	r7, #12
 800af3c:	46bd      	mov	sp, r7
 800af3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af42:	4770      	bx	lr

0800af44 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b084      	sub	sp, #16
 800af48:	af00      	add	r7, sp, #0
 800af4a:	60f8      	str	r0, [r7, #12]
 800af4c:	60b9      	str	r1, [r7, #8]
 800af4e:	4613      	mov	r3, r2
 800af50:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d101      	bne.n	800af5c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800af58:	2302      	movs	r3, #2
 800af5a:	e029      	b.n	800afb0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	79fa      	ldrb	r2, [r7, #7]
 800af60:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	2200      	movs	r2, #0
 800af68:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	2200      	movs	r2, #0
 800af70:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800af74:	68f8      	ldr	r0, [r7, #12]
 800af76:	f000 f81f 	bl	800afb8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	2200      	movs	r2, #0
 800af7e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	2200      	movs	r2, #0
 800af86:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	2200      	movs	r2, #0
 800af8e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	2200      	movs	r2, #0
 800af96:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800af9a:	68bb      	ldr	r3, [r7, #8]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d003      	beq.n	800afa8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	68ba      	ldr	r2, [r7, #8]
 800afa4:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800afa8:	68f8      	ldr	r0, [r7, #12]
 800afaa:	f001 fdbb 	bl	800cb24 <USBH_LL_Init>

  return USBH_OK;
 800afae:	2300      	movs	r3, #0
}
 800afb0:	4618      	mov	r0, r3
 800afb2:	3710      	adds	r7, #16
 800afb4:	46bd      	mov	sp, r7
 800afb6:	bd80      	pop	{r7, pc}

0800afb8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b084      	sub	sp, #16
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800afc0:	2300      	movs	r3, #0
 800afc2:	60fb      	str	r3, [r7, #12]
 800afc4:	e009      	b.n	800afda <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800afc6:	687a      	ldr	r2, [r7, #4]
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	33e0      	adds	r3, #224	@ 0xe0
 800afcc:	009b      	lsls	r3, r3, #2
 800afce:	4413      	add	r3, r2
 800afd0:	2200      	movs	r2, #0
 800afd2:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	3301      	adds	r3, #1
 800afd8:	60fb      	str	r3, [r7, #12]
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	2b0f      	cmp	r3, #15
 800afde:	d9f2      	bls.n	800afc6 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800afe0:	2300      	movs	r3, #0
 800afe2:	60fb      	str	r3, [r7, #12]
 800afe4:	e009      	b.n	800affa <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800afe6:	687a      	ldr	r2, [r7, #4]
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	4413      	add	r3, r2
 800afec:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800aff0:	2200      	movs	r2, #0
 800aff2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	3301      	adds	r3, #1
 800aff8:	60fb      	str	r3, [r7, #12]
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b000:	d3f1      	bcc.n	800afe6 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2200      	movs	r2, #0
 800b006:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	2200      	movs	r2, #0
 800b00c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2201      	movs	r2, #1
 800b012:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	2200      	movs	r2, #0
 800b018:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	2201      	movs	r2, #1
 800b020:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	2240      	movs	r2, #64	@ 0x40
 800b026:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	2200      	movs	r2, #0
 800b02c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2200      	movs	r2, #0
 800b032:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	2201      	movs	r2, #1
 800b03a:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	2200      	movs	r2, #0
 800b042:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	2200      	movs	r2, #0
 800b04a:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	331c      	adds	r3, #28
 800b052:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b056:	2100      	movs	r1, #0
 800b058:	4618      	mov	r0, r3
 800b05a:	f002 fe0a 	bl	800dc72 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800b064:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b068:	2100      	movs	r1, #0
 800b06a:	4618      	mov	r0, r3
 800b06c:	f002 fe01 	bl	800dc72 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800b076:	2212      	movs	r2, #18
 800b078:	2100      	movs	r1, #0
 800b07a:	4618      	mov	r0, r3
 800b07c:	f002 fdf9 	bl	800dc72 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800b086:	223e      	movs	r2, #62	@ 0x3e
 800b088:	2100      	movs	r1, #0
 800b08a:	4618      	mov	r0, r3
 800b08c:	f002 fdf1 	bl	800dc72 <memset>

  return USBH_OK;
 800b090:	2300      	movs	r3, #0
}
 800b092:	4618      	mov	r0, r3
 800b094:	3710      	adds	r7, #16
 800b096:	46bd      	mov	sp, r7
 800b098:	bd80      	pop	{r7, pc}

0800b09a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b09a:	b480      	push	{r7}
 800b09c:	b085      	sub	sp, #20
 800b09e:	af00      	add	r7, sp, #0
 800b0a0:	6078      	str	r0, [r7, #4]
 800b0a2:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d016      	beq.n	800b0dc <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d10e      	bne.n	800b0d6 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800b0be:	1c59      	adds	r1, r3, #1
 800b0c0:	687a      	ldr	r2, [r7, #4]
 800b0c2:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800b0c6:	687a      	ldr	r2, [r7, #4]
 800b0c8:	33de      	adds	r3, #222	@ 0xde
 800b0ca:	6839      	ldr	r1, [r7, #0]
 800b0cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	73fb      	strb	r3, [r7, #15]
 800b0d4:	e004      	b.n	800b0e0 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b0d6:	2302      	movs	r3, #2
 800b0d8:	73fb      	strb	r3, [r7, #15]
 800b0da:	e001      	b.n	800b0e0 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b0dc:	2302      	movs	r3, #2
 800b0de:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b0e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	3714      	adds	r7, #20
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ec:	4770      	bx	lr

0800b0ee <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800b0ee:	b480      	push	{r7}
 800b0f0:	b085      	sub	sp, #20
 800b0f2:	af00      	add	r7, sp, #0
 800b0f4:	6078      	str	r0, [r7, #4]
 800b0f6:	460b      	mov	r3, r1
 800b0f8:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800b104:	78fa      	ldrb	r2, [r7, #3]
 800b106:	429a      	cmp	r2, r3
 800b108:	d204      	bcs.n	800b114 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	78fa      	ldrb	r2, [r7, #3]
 800b10e:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800b112:	e001      	b.n	800b118 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800b114:	2302      	movs	r3, #2
 800b116:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b118:	7bfb      	ldrb	r3, [r7, #15]
}
 800b11a:	4618      	mov	r0, r3
 800b11c:	3714      	adds	r7, #20
 800b11e:	46bd      	mov	sp, r7
 800b120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b124:	4770      	bx	lr

0800b126 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b126:	b480      	push	{r7}
 800b128:	b087      	sub	sp, #28
 800b12a:	af00      	add	r7, sp, #0
 800b12c:	6078      	str	r0, [r7, #4]
 800b12e:	4608      	mov	r0, r1
 800b130:	4611      	mov	r1, r2
 800b132:	461a      	mov	r2, r3
 800b134:	4603      	mov	r3, r0
 800b136:	70fb      	strb	r3, [r7, #3]
 800b138:	460b      	mov	r3, r1
 800b13a:	70bb      	strb	r3, [r7, #2]
 800b13c:	4613      	mov	r3, r2
 800b13e:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800b140:	2300      	movs	r3, #0
 800b142:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800b144:	2300      	movs	r3, #0
 800b146:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800b14e:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b150:	e025      	b.n	800b19e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b152:	7dfb      	ldrb	r3, [r7, #23]
 800b154:	221a      	movs	r2, #26
 800b156:	fb02 f303 	mul.w	r3, r2, r3
 800b15a:	3308      	adds	r3, #8
 800b15c:	68fa      	ldr	r2, [r7, #12]
 800b15e:	4413      	add	r3, r2
 800b160:	3302      	adds	r3, #2
 800b162:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b164:	693b      	ldr	r3, [r7, #16]
 800b166:	795b      	ldrb	r3, [r3, #5]
 800b168:	78fa      	ldrb	r2, [r7, #3]
 800b16a:	429a      	cmp	r2, r3
 800b16c:	d002      	beq.n	800b174 <USBH_FindInterface+0x4e>
 800b16e:	78fb      	ldrb	r3, [r7, #3]
 800b170:	2bff      	cmp	r3, #255	@ 0xff
 800b172:	d111      	bne.n	800b198 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b174:	693b      	ldr	r3, [r7, #16]
 800b176:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b178:	78ba      	ldrb	r2, [r7, #2]
 800b17a:	429a      	cmp	r2, r3
 800b17c:	d002      	beq.n	800b184 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b17e:	78bb      	ldrb	r3, [r7, #2]
 800b180:	2bff      	cmp	r3, #255	@ 0xff
 800b182:	d109      	bne.n	800b198 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b184:	693b      	ldr	r3, [r7, #16]
 800b186:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b188:	787a      	ldrb	r2, [r7, #1]
 800b18a:	429a      	cmp	r2, r3
 800b18c:	d002      	beq.n	800b194 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b18e:	787b      	ldrb	r3, [r7, #1]
 800b190:	2bff      	cmp	r3, #255	@ 0xff
 800b192:	d101      	bne.n	800b198 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b194:	7dfb      	ldrb	r3, [r7, #23]
 800b196:	e006      	b.n	800b1a6 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b198:	7dfb      	ldrb	r3, [r7, #23]
 800b19a:	3301      	adds	r3, #1
 800b19c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b19e:	7dfb      	ldrb	r3, [r7, #23]
 800b1a0:	2b01      	cmp	r3, #1
 800b1a2:	d9d6      	bls.n	800b152 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b1a4:	23ff      	movs	r3, #255	@ 0xff
}
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	371c      	adds	r7, #28
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b0:	4770      	bx	lr

0800b1b2 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800b1b2:	b580      	push	{r7, lr}
 800b1b4:	b082      	sub	sp, #8
 800b1b6:	af00      	add	r7, sp, #0
 800b1b8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800b1ba:	6878      	ldr	r0, [r7, #4]
 800b1bc:	f001 fcee 	bl	800cb9c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800b1c0:	2101      	movs	r1, #1
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f001 fdf5 	bl	800cdb2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b1c8:	2300      	movs	r3, #0
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	3708      	adds	r7, #8
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
	...

0800b1d4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b088      	sub	sp, #32
 800b1d8:	af04      	add	r7, sp, #16
 800b1da:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800b1dc:	2302      	movs	r3, #2
 800b1de:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800b1ea:	b2db      	uxtb	r3, r3
 800b1ec:	2b01      	cmp	r3, #1
 800b1ee:	d102      	bne.n	800b1f6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	2203      	movs	r2, #3
 800b1f4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	781b      	ldrb	r3, [r3, #0]
 800b1fa:	b2db      	uxtb	r3, r3
 800b1fc:	2b0b      	cmp	r3, #11
 800b1fe:	f200 81bc 	bhi.w	800b57a <USBH_Process+0x3a6>
 800b202:	a201      	add	r2, pc, #4	@ (adr r2, 800b208 <USBH_Process+0x34>)
 800b204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b208:	0800b239 	.word	0x0800b239
 800b20c:	0800b26b 	.word	0x0800b26b
 800b210:	0800b2d5 	.word	0x0800b2d5
 800b214:	0800b515 	.word	0x0800b515
 800b218:	0800b57b 	.word	0x0800b57b
 800b21c:	0800b375 	.word	0x0800b375
 800b220:	0800b4bb 	.word	0x0800b4bb
 800b224:	0800b3ab 	.word	0x0800b3ab
 800b228:	0800b3cb 	.word	0x0800b3cb
 800b22c:	0800b3e9 	.word	0x0800b3e9
 800b230:	0800b42d 	.word	0x0800b42d
 800b234:	0800b4fd 	.word	0x0800b4fd
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800b23e:	b2db      	uxtb	r3, r3
 800b240:	2b00      	cmp	r3, #0
 800b242:	f000 819c 	beq.w	800b57e <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2201      	movs	r2, #1
 800b24a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800b24c:	20c8      	movs	r0, #200	@ 0xc8
 800b24e:	f001 fdfa 	bl	800ce46 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800b252:	6878      	ldr	r0, [r7, #4]
 800b254:	f001 fcff 	bl	800cc56 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	2200      	movs	r2, #0
 800b25c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	2200      	movs	r2, #0
 800b264:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b268:	e189      	b.n	800b57e <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800b270:	b2db      	uxtb	r3, r3
 800b272:	2b01      	cmp	r3, #1
 800b274:	d107      	bne.n	800b286 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2200      	movs	r2, #0
 800b27a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	2202      	movs	r2, #2
 800b282:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b284:	e18a      	b.n	800b59c <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800b28c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b290:	d914      	bls.n	800b2bc <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800b298:	3301      	adds	r3, #1
 800b29a:	b2da      	uxtb	r2, r3
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800b2a8:	2b03      	cmp	r3, #3
 800b2aa:	d903      	bls.n	800b2b4 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	220d      	movs	r2, #13
 800b2b0:	701a      	strb	r2, [r3, #0]
      break;
 800b2b2:	e173      	b.n	800b59c <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	701a      	strb	r2, [r3, #0]
      break;
 800b2ba:	e16f      	b.n	800b59c <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800b2c2:	f103 020a 	add.w	r2, r3, #10
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800b2cc:	200a      	movs	r0, #10
 800b2ce:	f001 fdba 	bl	800ce46 <USBH_Delay>
      break;
 800b2d2:	e163      	b.n	800b59c <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d005      	beq.n	800b2ea <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b2e4:	2104      	movs	r1, #4
 800b2e6:	6878      	ldr	r0, [r7, #4]
 800b2e8:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800b2ea:	2064      	movs	r0, #100	@ 0x64
 800b2ec:	f001 fdab 	bl	800ce46 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f001 fc89 	bl	800cc08 <USBH_LL_GetSpeed>
 800b2f6:	4603      	mov	r3, r0
 800b2f8:	461a      	mov	r2, r3
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	2205      	movs	r2, #5
 800b304:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800b306:	2100      	movs	r1, #0
 800b308:	6878      	ldr	r0, [r7, #4]
 800b30a:	f001 faa2 	bl	800c852 <USBH_AllocPipe>
 800b30e:	4603      	mov	r3, r0
 800b310:	461a      	mov	r2, r3
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800b316:	2180      	movs	r1, #128	@ 0x80
 800b318:	6878      	ldr	r0, [r7, #4]
 800b31a:	f001 fa9a 	bl	800c852 <USBH_AllocPipe>
 800b31e:	4603      	mov	r3, r0
 800b320:	461a      	mov	r2, r3
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	7919      	ldrb	r1, [r3, #4]
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b336:	687a      	ldr	r2, [r7, #4]
 800b338:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b33a:	9202      	str	r2, [sp, #8]
 800b33c:	2200      	movs	r2, #0
 800b33e:	9201      	str	r2, [sp, #4]
 800b340:	9300      	str	r3, [sp, #0]
 800b342:	4603      	mov	r3, r0
 800b344:	2280      	movs	r2, #128	@ 0x80
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	f001 fa54 	bl	800c7f4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	7959      	ldrb	r1, [r3, #5]
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b35c:	687a      	ldr	r2, [r7, #4]
 800b35e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b360:	9202      	str	r2, [sp, #8]
 800b362:	2200      	movs	r2, #0
 800b364:	9201      	str	r2, [sp, #4]
 800b366:	9300      	str	r3, [sp, #0]
 800b368:	4603      	mov	r3, r0
 800b36a:	2200      	movs	r2, #0
 800b36c:	6878      	ldr	r0, [r7, #4]
 800b36e:	f001 fa41 	bl	800c7f4 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b372:	e113      	b.n	800b59c <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800b374:	6878      	ldr	r0, [r7, #4]
 800b376:	f000 f917 	bl	800b5a8 <USBH_HandleEnum>
 800b37a:	4603      	mov	r3, r0
 800b37c:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800b37e:	7bbb      	ldrb	r3, [r7, #14]
 800b380:	b2db      	uxtb	r3, r3
 800b382:	2b00      	cmp	r3, #0
 800b384:	f040 80fd 	bne.w	800b582 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	2200      	movs	r2, #0
 800b38c:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800b396:	2b01      	cmp	r3, #1
 800b398:	d103      	bne.n	800b3a2 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	2208      	movs	r2, #8
 800b39e:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b3a0:	e0ef      	b.n	800b582 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2207      	movs	r2, #7
 800b3a6:	701a      	strb	r2, [r3, #0]
      break;
 800b3a8:	e0eb      	b.n	800b582 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	f000 80e8 	beq.w	800b586 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b3bc:	2101      	movs	r1, #1
 800b3be:	6878      	ldr	r0, [r7, #4]
 800b3c0:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2208      	movs	r2, #8
 800b3c6:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800b3c8:	e0dd      	b.n	800b586 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800b3d0:	4619      	mov	r1, r3
 800b3d2:	6878      	ldr	r0, [r7, #4]
 800b3d4:	f000 fc3f 	bl	800bc56 <USBH_SetCfg>
 800b3d8:	4603      	mov	r3, r0
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	f040 80d5 	bne.w	800b58a <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2209      	movs	r2, #9
 800b3e4:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b3e6:	e0d0      	b.n	800b58a <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800b3ee:	f003 0320 	and.w	r3, r3, #32
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d016      	beq.n	800b424 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800b3f6:	2101      	movs	r1, #1
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f000 fc4f 	bl	800bc9c <USBH_SetFeature>
 800b3fe:	4603      	mov	r3, r0
 800b400:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b402:	7bbb      	ldrb	r3, [r7, #14]
 800b404:	b2db      	uxtb	r3, r3
 800b406:	2b00      	cmp	r3, #0
 800b408:	d103      	bne.n	800b412 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	220a      	movs	r2, #10
 800b40e:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b410:	e0bd      	b.n	800b58e <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800b412:	7bbb      	ldrb	r3, [r7, #14]
 800b414:	b2db      	uxtb	r3, r3
 800b416:	2b03      	cmp	r3, #3
 800b418:	f040 80b9 	bne.w	800b58e <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	220a      	movs	r2, #10
 800b420:	701a      	strb	r2, [r3, #0]
      break;
 800b422:	e0b4      	b.n	800b58e <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	220a      	movs	r2, #10
 800b428:	701a      	strb	r2, [r3, #0]
      break;
 800b42a:	e0b0      	b.n	800b58e <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800b432:	2b00      	cmp	r3, #0
 800b434:	f000 80ad 	beq.w	800b592 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2200      	movs	r2, #0
 800b43c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b440:	2300      	movs	r3, #0
 800b442:	73fb      	strb	r3, [r7, #15]
 800b444:	e016      	b.n	800b474 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800b446:	7bfa      	ldrb	r2, [r7, #15]
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	32de      	adds	r2, #222	@ 0xde
 800b44c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b450:	791a      	ldrb	r2, [r3, #4]
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800b458:	429a      	cmp	r2, r3
 800b45a:	d108      	bne.n	800b46e <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800b45c:	7bfa      	ldrb	r2, [r7, #15]
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	32de      	adds	r2, #222	@ 0xde
 800b462:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800b46c:	e005      	b.n	800b47a <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b46e:	7bfb      	ldrb	r3, [r7, #15]
 800b470:	3301      	adds	r3, #1
 800b472:	73fb      	strb	r3, [r7, #15]
 800b474:	7bfb      	ldrb	r3, [r7, #15]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d0e5      	beq.n	800b446 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b480:	2b00      	cmp	r3, #0
 800b482:	d016      	beq.n	800b4b2 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b48a:	689b      	ldr	r3, [r3, #8]
 800b48c:	6878      	ldr	r0, [r7, #4]
 800b48e:	4798      	blx	r3
 800b490:	4603      	mov	r3, r0
 800b492:	2b00      	cmp	r3, #0
 800b494:	d109      	bne.n	800b4aa <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2206      	movs	r2, #6
 800b49a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b4a2:	2103      	movs	r1, #3
 800b4a4:	6878      	ldr	r0, [r7, #4]
 800b4a6:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b4a8:	e073      	b.n	800b592 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	220d      	movs	r2, #13
 800b4ae:	701a      	strb	r2, [r3, #0]
      break;
 800b4b0:	e06f      	b.n	800b592 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	220d      	movs	r2, #13
 800b4b6:	701a      	strb	r2, [r3, #0]
      break;
 800b4b8:	e06b      	b.n	800b592 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d017      	beq.n	800b4f4 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b4ca:	691b      	ldr	r3, [r3, #16]
 800b4cc:	6878      	ldr	r0, [r7, #4]
 800b4ce:	4798      	blx	r3
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b4d4:	7bbb      	ldrb	r3, [r7, #14]
 800b4d6:	b2db      	uxtb	r3, r3
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d103      	bne.n	800b4e4 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	220b      	movs	r2, #11
 800b4e0:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b4e2:	e058      	b.n	800b596 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800b4e4:	7bbb      	ldrb	r3, [r7, #14]
 800b4e6:	b2db      	uxtb	r3, r3
 800b4e8:	2b02      	cmp	r3, #2
 800b4ea:	d154      	bne.n	800b596 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	220d      	movs	r2, #13
 800b4f0:	701a      	strb	r2, [r3, #0]
      break;
 800b4f2:	e050      	b.n	800b596 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	220d      	movs	r2, #13
 800b4f8:	701a      	strb	r2, [r3, #0]
      break;
 800b4fa:	e04c      	b.n	800b596 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b502:	2b00      	cmp	r3, #0
 800b504:	d049      	beq.n	800b59a <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b50c:	695b      	ldr	r3, [r3, #20]
 800b50e:	6878      	ldr	r0, [r7, #4]
 800b510:	4798      	blx	r3
      }
      break;
 800b512:	e042      	b.n	800b59a <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	2200      	movs	r2, #0
 800b518:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800b51c:	6878      	ldr	r0, [r7, #4]
 800b51e:	f7ff fd4b 	bl	800afb8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d009      	beq.n	800b540 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b532:	68db      	ldr	r3, [r3, #12]
 800b534:	6878      	ldr	r0, [r7, #4]
 800b536:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2200      	movs	r2, #0
 800b53c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b546:	2b00      	cmp	r3, #0
 800b548:	d005      	beq.n	800b556 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b550:	2105      	movs	r1, #5
 800b552:	6878      	ldr	r0, [r7, #4]
 800b554:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800b55c:	b2db      	uxtb	r3, r3
 800b55e:	2b01      	cmp	r3, #1
 800b560:	d107      	bne.n	800b572 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2200      	movs	r2, #0
 800b566:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f7ff fe21 	bl	800b1b2 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b570:	e014      	b.n	800b59c <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800b572:	6878      	ldr	r0, [r7, #4]
 800b574:	f001 fb12 	bl	800cb9c <USBH_LL_Start>
      break;
 800b578:	e010      	b.n	800b59c <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800b57a:	bf00      	nop
 800b57c:	e00e      	b.n	800b59c <USBH_Process+0x3c8>
      break;
 800b57e:	bf00      	nop
 800b580:	e00c      	b.n	800b59c <USBH_Process+0x3c8>
      break;
 800b582:	bf00      	nop
 800b584:	e00a      	b.n	800b59c <USBH_Process+0x3c8>
    break;
 800b586:	bf00      	nop
 800b588:	e008      	b.n	800b59c <USBH_Process+0x3c8>
      break;
 800b58a:	bf00      	nop
 800b58c:	e006      	b.n	800b59c <USBH_Process+0x3c8>
      break;
 800b58e:	bf00      	nop
 800b590:	e004      	b.n	800b59c <USBH_Process+0x3c8>
      break;
 800b592:	bf00      	nop
 800b594:	e002      	b.n	800b59c <USBH_Process+0x3c8>
      break;
 800b596:	bf00      	nop
 800b598:	e000      	b.n	800b59c <USBH_Process+0x3c8>
      break;
 800b59a:	bf00      	nop
  }
  return USBH_OK;
 800b59c:	2300      	movs	r3, #0
}
 800b59e:	4618      	mov	r0, r3
 800b5a0:	3710      	adds	r7, #16
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	bd80      	pop	{r7, pc}
 800b5a6:	bf00      	nop

0800b5a8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b088      	sub	sp, #32
 800b5ac:	af04      	add	r7, sp, #16
 800b5ae:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	785b      	ldrb	r3, [r3, #1]
 800b5bc:	2b07      	cmp	r3, #7
 800b5be:	f200 81bd 	bhi.w	800b93c <USBH_HandleEnum+0x394>
 800b5c2:	a201      	add	r2, pc, #4	@ (adr r2, 800b5c8 <USBH_HandleEnum+0x20>)
 800b5c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5c8:	0800b5e9 	.word	0x0800b5e9
 800b5cc:	0800b6a3 	.word	0x0800b6a3
 800b5d0:	0800b70d 	.word	0x0800b70d
 800b5d4:	0800b797 	.word	0x0800b797
 800b5d8:	0800b801 	.word	0x0800b801
 800b5dc:	0800b871 	.word	0x0800b871
 800b5e0:	0800b8b7 	.word	0x0800b8b7
 800b5e4:	0800b8fd 	.word	0x0800b8fd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800b5e8:	2108      	movs	r1, #8
 800b5ea:	6878      	ldr	r0, [r7, #4]
 800b5ec:	f000 fa50 	bl	800ba90 <USBH_Get_DevDesc>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b5f4:	7bbb      	ldrb	r3, [r7, #14]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d12e      	bne.n	800b658 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	2201      	movs	r2, #1
 800b608:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	7919      	ldrb	r1, [r3, #4]
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b61a:	687a      	ldr	r2, [r7, #4]
 800b61c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b61e:	9202      	str	r2, [sp, #8]
 800b620:	2200      	movs	r2, #0
 800b622:	9201      	str	r2, [sp, #4]
 800b624:	9300      	str	r3, [sp, #0]
 800b626:	4603      	mov	r3, r0
 800b628:	2280      	movs	r2, #128	@ 0x80
 800b62a:	6878      	ldr	r0, [r7, #4]
 800b62c:	f001 f8e2 	bl	800c7f4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	7959      	ldrb	r1, [r3, #5]
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b640:	687a      	ldr	r2, [r7, #4]
 800b642:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b644:	9202      	str	r2, [sp, #8]
 800b646:	2200      	movs	r2, #0
 800b648:	9201      	str	r2, [sp, #4]
 800b64a:	9300      	str	r3, [sp, #0]
 800b64c:	4603      	mov	r3, r0
 800b64e:	2200      	movs	r2, #0
 800b650:	6878      	ldr	r0, [r7, #4]
 800b652:	f001 f8cf 	bl	800c7f4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b656:	e173      	b.n	800b940 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b658:	7bbb      	ldrb	r3, [r7, #14]
 800b65a:	2b03      	cmp	r3, #3
 800b65c:	f040 8170 	bne.w	800b940 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b666:	3301      	adds	r3, #1
 800b668:	b2da      	uxtb	r2, r3
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b676:	2b03      	cmp	r3, #3
 800b678:	d903      	bls.n	800b682 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	220d      	movs	r2, #13
 800b67e:	701a      	strb	r2, [r3, #0]
      break;
 800b680:	e15e      	b.n	800b940 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	795b      	ldrb	r3, [r3, #5]
 800b686:	4619      	mov	r1, r3
 800b688:	6878      	ldr	r0, [r7, #4]
 800b68a:	f001 f903 	bl	800c894 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	791b      	ldrb	r3, [r3, #4]
 800b692:	4619      	mov	r1, r3
 800b694:	6878      	ldr	r0, [r7, #4]
 800b696:	f001 f8fd 	bl	800c894 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	2200      	movs	r2, #0
 800b69e:	701a      	strb	r2, [r3, #0]
      break;
 800b6a0:	e14e      	b.n	800b940 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800b6a2:	2112      	movs	r1, #18
 800b6a4:	6878      	ldr	r0, [r7, #4]
 800b6a6:	f000 f9f3 	bl	800ba90 <USBH_Get_DevDesc>
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b6ae:	7bbb      	ldrb	r3, [r7, #14]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d103      	bne.n	800b6bc <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2202      	movs	r2, #2
 800b6b8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b6ba:	e143      	b.n	800b944 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b6bc:	7bbb      	ldrb	r3, [r7, #14]
 800b6be:	2b03      	cmp	r3, #3
 800b6c0:	f040 8140 	bne.w	800b944 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b6ca:	3301      	adds	r3, #1
 800b6cc:	b2da      	uxtb	r2, r3
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b6da:	2b03      	cmp	r3, #3
 800b6dc:	d903      	bls.n	800b6e6 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	220d      	movs	r2, #13
 800b6e2:	701a      	strb	r2, [r3, #0]
      break;
 800b6e4:	e12e      	b.n	800b944 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	795b      	ldrb	r3, [r3, #5]
 800b6ea:	4619      	mov	r1, r3
 800b6ec:	6878      	ldr	r0, [r7, #4]
 800b6ee:	f001 f8d1 	bl	800c894 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	791b      	ldrb	r3, [r3, #4]
 800b6f6:	4619      	mov	r1, r3
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f001 f8cb 	bl	800c894 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	2200      	movs	r2, #0
 800b702:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	2200      	movs	r2, #0
 800b708:	701a      	strb	r2, [r3, #0]
      break;
 800b70a:	e11b      	b.n	800b944 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800b70c:	2101      	movs	r1, #1
 800b70e:	6878      	ldr	r0, [r7, #4]
 800b710:	f000 fa7d 	bl	800bc0e <USBH_SetAddress>
 800b714:	4603      	mov	r3, r0
 800b716:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b718:	7bbb      	ldrb	r3, [r7, #14]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d130      	bne.n	800b780 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800b71e:	2002      	movs	r0, #2
 800b720:	f001 fb91 	bl	800ce46 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	2201      	movs	r2, #1
 800b728:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	2203      	movs	r2, #3
 800b730:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	7919      	ldrb	r1, [r3, #4]
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b742:	687a      	ldr	r2, [r7, #4]
 800b744:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b746:	9202      	str	r2, [sp, #8]
 800b748:	2200      	movs	r2, #0
 800b74a:	9201      	str	r2, [sp, #4]
 800b74c:	9300      	str	r3, [sp, #0]
 800b74e:	4603      	mov	r3, r0
 800b750:	2280      	movs	r2, #128	@ 0x80
 800b752:	6878      	ldr	r0, [r7, #4]
 800b754:	f001 f84e 	bl	800c7f4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	7959      	ldrb	r1, [r3, #5]
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b768:	687a      	ldr	r2, [r7, #4]
 800b76a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b76c:	9202      	str	r2, [sp, #8]
 800b76e:	2200      	movs	r2, #0
 800b770:	9201      	str	r2, [sp, #4]
 800b772:	9300      	str	r3, [sp, #0]
 800b774:	4603      	mov	r3, r0
 800b776:	2200      	movs	r2, #0
 800b778:	6878      	ldr	r0, [r7, #4]
 800b77a:	f001 f83b 	bl	800c7f4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b77e:	e0e3      	b.n	800b948 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b780:	7bbb      	ldrb	r3, [r7, #14]
 800b782:	2b03      	cmp	r3, #3
 800b784:	f040 80e0 	bne.w	800b948 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	220d      	movs	r2, #13
 800b78c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	2200      	movs	r2, #0
 800b792:	705a      	strb	r2, [r3, #1]
      break;
 800b794:	e0d8      	b.n	800b948 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800b796:	2109      	movs	r1, #9
 800b798:	6878      	ldr	r0, [r7, #4]
 800b79a:	f000 f9a5 	bl	800bae8 <USBH_Get_CfgDesc>
 800b79e:	4603      	mov	r3, r0
 800b7a0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b7a2:	7bbb      	ldrb	r3, [r7, #14]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d103      	bne.n	800b7b0 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2204      	movs	r2, #4
 800b7ac:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b7ae:	e0cd      	b.n	800b94c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b7b0:	7bbb      	ldrb	r3, [r7, #14]
 800b7b2:	2b03      	cmp	r3, #3
 800b7b4:	f040 80ca 	bne.w	800b94c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b7be:	3301      	adds	r3, #1
 800b7c0:	b2da      	uxtb	r2, r3
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b7ce:	2b03      	cmp	r3, #3
 800b7d0:	d903      	bls.n	800b7da <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	220d      	movs	r2, #13
 800b7d6:	701a      	strb	r2, [r3, #0]
      break;
 800b7d8:	e0b8      	b.n	800b94c <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	795b      	ldrb	r3, [r3, #5]
 800b7de:	4619      	mov	r1, r3
 800b7e0:	6878      	ldr	r0, [r7, #4]
 800b7e2:	f001 f857 	bl	800c894 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	791b      	ldrb	r3, [r3, #4]
 800b7ea:	4619      	mov	r1, r3
 800b7ec:	6878      	ldr	r0, [r7, #4]
 800b7ee:	f001 f851 	bl	800c894 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	701a      	strb	r2, [r3, #0]
      break;
 800b7fe:	e0a5      	b.n	800b94c <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800b806:	4619      	mov	r1, r3
 800b808:	6878      	ldr	r0, [r7, #4]
 800b80a:	f000 f96d 	bl	800bae8 <USBH_Get_CfgDesc>
 800b80e:	4603      	mov	r3, r0
 800b810:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b812:	7bbb      	ldrb	r3, [r7, #14]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d103      	bne.n	800b820 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2205      	movs	r2, #5
 800b81c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b81e:	e097      	b.n	800b950 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b820:	7bbb      	ldrb	r3, [r7, #14]
 800b822:	2b03      	cmp	r3, #3
 800b824:	f040 8094 	bne.w	800b950 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b82e:	3301      	adds	r3, #1
 800b830:	b2da      	uxtb	r2, r3
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b83e:	2b03      	cmp	r3, #3
 800b840:	d903      	bls.n	800b84a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	220d      	movs	r2, #13
 800b846:	701a      	strb	r2, [r3, #0]
      break;
 800b848:	e082      	b.n	800b950 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	795b      	ldrb	r3, [r3, #5]
 800b84e:	4619      	mov	r1, r3
 800b850:	6878      	ldr	r0, [r7, #4]
 800b852:	f001 f81f 	bl	800c894 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	791b      	ldrb	r3, [r3, #4]
 800b85a:	4619      	mov	r1, r3
 800b85c:	6878      	ldr	r0, [r7, #4]
 800b85e:	f001 f819 	bl	800c894 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	2200      	movs	r2, #0
 800b866:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2200      	movs	r2, #0
 800b86c:	701a      	strb	r2, [r3, #0]
      break;
 800b86e:	e06f      	b.n	800b950 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800b876:	2b00      	cmp	r3, #0
 800b878:	d019      	beq.n	800b8ae <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b886:	23ff      	movs	r3, #255	@ 0xff
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	f000 f957 	bl	800bb3c <USBH_Get_StringDesc>
 800b88e:	4603      	mov	r3, r0
 800b890:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b892:	7bbb      	ldrb	r3, [r7, #14]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d103      	bne.n	800b8a0 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	2206      	movs	r2, #6
 800b89c:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b89e:	e059      	b.n	800b954 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b8a0:	7bbb      	ldrb	r3, [r7, #14]
 800b8a2:	2b03      	cmp	r3, #3
 800b8a4:	d156      	bne.n	800b954 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	2206      	movs	r2, #6
 800b8aa:	705a      	strb	r2, [r3, #1]
      break;
 800b8ac:	e052      	b.n	800b954 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	2206      	movs	r2, #6
 800b8b2:	705a      	strb	r2, [r3, #1]
      break;
 800b8b4:	e04e      	b.n	800b954 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	d019      	beq.n	800b8f4 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b8cc:	23ff      	movs	r3, #255	@ 0xff
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f000 f934 	bl	800bb3c <USBH_Get_StringDesc>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b8d8:	7bbb      	ldrb	r3, [r7, #14]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d103      	bne.n	800b8e6 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2207      	movs	r2, #7
 800b8e2:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b8e4:	e038      	b.n	800b958 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b8e6:	7bbb      	ldrb	r3, [r7, #14]
 800b8e8:	2b03      	cmp	r3, #3
 800b8ea:	d135      	bne.n	800b958 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2207      	movs	r2, #7
 800b8f0:	705a      	strb	r2, [r3, #1]
      break;
 800b8f2:	e031      	b.n	800b958 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2207      	movs	r2, #7
 800b8f8:	705a      	strb	r2, [r3, #1]
      break;
 800b8fa:	e02d      	b.n	800b958 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800b902:	2b00      	cmp	r3, #0
 800b904:	d017      	beq.n	800b936 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b912:	23ff      	movs	r3, #255	@ 0xff
 800b914:	6878      	ldr	r0, [r7, #4]
 800b916:	f000 f911 	bl	800bb3c <USBH_Get_StringDesc>
 800b91a:	4603      	mov	r3, r0
 800b91c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b91e:	7bbb      	ldrb	r3, [r7, #14]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d102      	bne.n	800b92a <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800b924:	2300      	movs	r3, #0
 800b926:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800b928:	e018      	b.n	800b95c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b92a:	7bbb      	ldrb	r3, [r7, #14]
 800b92c:	2b03      	cmp	r3, #3
 800b92e:	d115      	bne.n	800b95c <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800b930:	2300      	movs	r3, #0
 800b932:	73fb      	strb	r3, [r7, #15]
      break;
 800b934:	e012      	b.n	800b95c <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800b936:	2300      	movs	r3, #0
 800b938:	73fb      	strb	r3, [r7, #15]
      break;
 800b93a:	e00f      	b.n	800b95c <USBH_HandleEnum+0x3b4>

    default:
      break;
 800b93c:	bf00      	nop
 800b93e:	e00e      	b.n	800b95e <USBH_HandleEnum+0x3b6>
      break;
 800b940:	bf00      	nop
 800b942:	e00c      	b.n	800b95e <USBH_HandleEnum+0x3b6>
      break;
 800b944:	bf00      	nop
 800b946:	e00a      	b.n	800b95e <USBH_HandleEnum+0x3b6>
      break;
 800b948:	bf00      	nop
 800b94a:	e008      	b.n	800b95e <USBH_HandleEnum+0x3b6>
      break;
 800b94c:	bf00      	nop
 800b94e:	e006      	b.n	800b95e <USBH_HandleEnum+0x3b6>
      break;
 800b950:	bf00      	nop
 800b952:	e004      	b.n	800b95e <USBH_HandleEnum+0x3b6>
      break;
 800b954:	bf00      	nop
 800b956:	e002      	b.n	800b95e <USBH_HandleEnum+0x3b6>
      break;
 800b958:	bf00      	nop
 800b95a:	e000      	b.n	800b95e <USBH_HandleEnum+0x3b6>
      break;
 800b95c:	bf00      	nop
  }
  return Status;
 800b95e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b960:	4618      	mov	r0, r3
 800b962:	3710      	adds	r7, #16
 800b964:	46bd      	mov	sp, r7
 800b966:	bd80      	pop	{r7, pc}

0800b968 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800b968:	b480      	push	{r7}
 800b96a:	b083      	sub	sp, #12
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
 800b970:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	683a      	ldr	r2, [r7, #0]
 800b976:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800b97a:	bf00      	nop
 800b97c:	370c      	adds	r7, #12
 800b97e:	46bd      	mov	sp, r7
 800b980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b984:	4770      	bx	lr

0800b986 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800b986:	b580      	push	{r7, lr}
 800b988:	b082      	sub	sp, #8
 800b98a:	af00      	add	r7, sp, #0
 800b98c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b994:	1c5a      	adds	r2, r3, #1
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f000 f804 	bl	800b9aa <USBH_HandleSof>
}
 800b9a2:	bf00      	nop
 800b9a4:	3708      	adds	r7, #8
 800b9a6:	46bd      	mov	sp, r7
 800b9a8:	bd80      	pop	{r7, pc}

0800b9aa <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800b9aa:	b580      	push	{r7, lr}
 800b9ac:	b082      	sub	sp, #8
 800b9ae:	af00      	add	r7, sp, #0
 800b9b0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	781b      	ldrb	r3, [r3, #0]
 800b9b6:	b2db      	uxtb	r3, r3
 800b9b8:	2b0b      	cmp	r3, #11
 800b9ba:	d10a      	bne.n	800b9d2 <USBH_HandleSof+0x28>
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d005      	beq.n	800b9d2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b9cc:	699b      	ldr	r3, [r3, #24]
 800b9ce:	6878      	ldr	r0, [r7, #4]
 800b9d0:	4798      	blx	r3
  }
}
 800b9d2:	bf00      	nop
 800b9d4:	3708      	adds	r7, #8
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	bd80      	pop	{r7, pc}

0800b9da <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800b9da:	b480      	push	{r7}
 800b9dc:	b083      	sub	sp, #12
 800b9de:	af00      	add	r7, sp, #0
 800b9e0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	2201      	movs	r2, #1
 800b9e6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800b9ea:	bf00      	nop
}
 800b9ec:	370c      	adds	r7, #12
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f4:	4770      	bx	lr

0800b9f6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800b9f6:	b480      	push	{r7}
 800b9f8:	b083      	sub	sp, #12
 800b9fa:	af00      	add	r7, sp, #0
 800b9fc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	2200      	movs	r2, #0
 800ba02:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	2201      	movs	r2, #1
 800ba0a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800ba0e:	bf00      	nop
}
 800ba10:	370c      	adds	r7, #12
 800ba12:	46bd      	mov	sp, r7
 800ba14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba18:	4770      	bx	lr

0800ba1a <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800ba1a:	b480      	push	{r7}
 800ba1c:	b083      	sub	sp, #12
 800ba1e:	af00      	add	r7, sp, #0
 800ba20:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	2201      	movs	r2, #1
 800ba26:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	2200      	movs	r2, #0
 800ba36:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800ba3a:	2300      	movs	r3, #0
}
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	370c      	adds	r7, #12
 800ba40:	46bd      	mov	sp, r7
 800ba42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba46:	4770      	bx	lr

0800ba48 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b082      	sub	sp, #8
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2201      	movs	r2, #1
 800ba54:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2200      	movs	r2, #0
 800ba64:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800ba68:	6878      	ldr	r0, [r7, #4]
 800ba6a:	f001 f8b2 	bl	800cbd2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	791b      	ldrb	r3, [r3, #4]
 800ba72:	4619      	mov	r1, r3
 800ba74:	6878      	ldr	r0, [r7, #4]
 800ba76:	f000 ff0d 	bl	800c894 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	795b      	ldrb	r3, [r3, #5]
 800ba7e:	4619      	mov	r1, r3
 800ba80:	6878      	ldr	r0, [r7, #4]
 800ba82:	f000 ff07 	bl	800c894 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800ba86:	2300      	movs	r3, #0
}
 800ba88:	4618      	mov	r0, r3
 800ba8a:	3708      	adds	r7, #8
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}

0800ba90 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b086      	sub	sp, #24
 800ba94:	af02      	add	r7, sp, #8
 800ba96:	6078      	str	r0, [r7, #4]
 800ba98:	460b      	mov	r3, r1
 800ba9a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800ba9c:	887b      	ldrh	r3, [r7, #2]
 800ba9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800baa2:	d901      	bls.n	800baa8 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800baa4:	2303      	movs	r3, #3
 800baa6:	e01b      	b.n	800bae0 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800baae:	887b      	ldrh	r3, [r7, #2]
 800bab0:	9300      	str	r3, [sp, #0]
 800bab2:	4613      	mov	r3, r2
 800bab4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bab8:	2100      	movs	r1, #0
 800baba:	6878      	ldr	r0, [r7, #4]
 800babc:	f000 f872 	bl	800bba4 <USBH_GetDescriptor>
 800bac0:	4603      	mov	r3, r0
 800bac2:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800bac4:	7bfb      	ldrb	r3, [r7, #15]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d109      	bne.n	800bade <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800bad0:	887a      	ldrh	r2, [r7, #2]
 800bad2:	4619      	mov	r1, r3
 800bad4:	6878      	ldr	r0, [r7, #4]
 800bad6:	f000 f929 	bl	800bd2c <USBH_ParseDevDesc>
 800bada:	4603      	mov	r3, r0
 800badc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bade:	7bfb      	ldrb	r3, [r7, #15]
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	3710      	adds	r7, #16
 800bae4:	46bd      	mov	sp, r7
 800bae6:	bd80      	pop	{r7, pc}

0800bae8 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b086      	sub	sp, #24
 800baec:	af02      	add	r7, sp, #8
 800baee:	6078      	str	r0, [r7, #4]
 800baf0:	460b      	mov	r3, r1
 800baf2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	331c      	adds	r3, #28
 800baf8:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800bafa:	887b      	ldrh	r3, [r7, #2]
 800bafc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb00:	d901      	bls.n	800bb06 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800bb02:	2303      	movs	r3, #3
 800bb04:	e016      	b.n	800bb34 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800bb06:	887b      	ldrh	r3, [r7, #2]
 800bb08:	9300      	str	r3, [sp, #0]
 800bb0a:	68bb      	ldr	r3, [r7, #8]
 800bb0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bb10:	2100      	movs	r1, #0
 800bb12:	6878      	ldr	r0, [r7, #4]
 800bb14:	f000 f846 	bl	800bba4 <USBH_GetDescriptor>
 800bb18:	4603      	mov	r3, r0
 800bb1a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800bb1c:	7bfb      	ldrb	r3, [r7, #15]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d107      	bne.n	800bb32 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800bb22:	887b      	ldrh	r3, [r7, #2]
 800bb24:	461a      	mov	r2, r3
 800bb26:	68b9      	ldr	r1, [r7, #8]
 800bb28:	6878      	ldr	r0, [r7, #4]
 800bb2a:	f000 f9af 	bl	800be8c <USBH_ParseCfgDesc>
 800bb2e:	4603      	mov	r3, r0
 800bb30:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800bb32:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb34:	4618      	mov	r0, r3
 800bb36:	3710      	adds	r7, #16
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}

0800bb3c <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b088      	sub	sp, #32
 800bb40:	af02      	add	r7, sp, #8
 800bb42:	60f8      	str	r0, [r7, #12]
 800bb44:	607a      	str	r2, [r7, #4]
 800bb46:	461a      	mov	r2, r3
 800bb48:	460b      	mov	r3, r1
 800bb4a:	72fb      	strb	r3, [r7, #11]
 800bb4c:	4613      	mov	r3, r2
 800bb4e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800bb50:	893b      	ldrh	r3, [r7, #8]
 800bb52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb56:	d802      	bhi.n	800bb5e <USBH_Get_StringDesc+0x22>
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d101      	bne.n	800bb62 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800bb5e:	2303      	movs	r3, #3
 800bb60:	e01c      	b.n	800bb9c <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800bb62:	7afb      	ldrb	r3, [r7, #11]
 800bb64:	b29b      	uxth	r3, r3
 800bb66:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800bb6a:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800bb72:	893b      	ldrh	r3, [r7, #8]
 800bb74:	9300      	str	r3, [sp, #0]
 800bb76:	460b      	mov	r3, r1
 800bb78:	2100      	movs	r1, #0
 800bb7a:	68f8      	ldr	r0, [r7, #12]
 800bb7c:	f000 f812 	bl	800bba4 <USBH_GetDescriptor>
 800bb80:	4603      	mov	r3, r0
 800bb82:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800bb84:	7dfb      	ldrb	r3, [r7, #23]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d107      	bne.n	800bb9a <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800bb90:	893a      	ldrh	r2, [r7, #8]
 800bb92:	6879      	ldr	r1, [r7, #4]
 800bb94:	4618      	mov	r0, r3
 800bb96:	f000 fb8c 	bl	800c2b2 <USBH_ParseStringDesc>
  }

  return status;
 800bb9a:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	3718      	adds	r7, #24
 800bba0:	46bd      	mov	sp, r7
 800bba2:	bd80      	pop	{r7, pc}

0800bba4 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b084      	sub	sp, #16
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	60f8      	str	r0, [r7, #12]
 800bbac:	607b      	str	r3, [r7, #4]
 800bbae:	460b      	mov	r3, r1
 800bbb0:	72fb      	strb	r3, [r7, #11]
 800bbb2:	4613      	mov	r3, r2
 800bbb4:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	789b      	ldrb	r3, [r3, #2]
 800bbba:	2b01      	cmp	r3, #1
 800bbbc:	d11c      	bne.n	800bbf8 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800bbbe:	7afb      	ldrb	r3, [r7, #11]
 800bbc0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bbc4:	b2da      	uxtb	r2, r3
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	2206      	movs	r2, #6
 800bbce:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	893a      	ldrh	r2, [r7, #8]
 800bbd4:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800bbd6:	893b      	ldrh	r3, [r7, #8]
 800bbd8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800bbdc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bbe0:	d104      	bne.n	800bbec <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	f240 4209 	movw	r2, #1033	@ 0x409
 800bbe8:	829a      	strh	r2, [r3, #20]
 800bbea:	e002      	b.n	800bbf2 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	2200      	movs	r2, #0
 800bbf0:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	8b3a      	ldrh	r2, [r7, #24]
 800bbf6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800bbf8:	8b3b      	ldrh	r3, [r7, #24]
 800bbfa:	461a      	mov	r2, r3
 800bbfc:	6879      	ldr	r1, [r7, #4]
 800bbfe:	68f8      	ldr	r0, [r7, #12]
 800bc00:	f000 fba4 	bl	800c34c <USBH_CtlReq>
 800bc04:	4603      	mov	r3, r0
}
 800bc06:	4618      	mov	r0, r3
 800bc08:	3710      	adds	r7, #16
 800bc0a:	46bd      	mov	sp, r7
 800bc0c:	bd80      	pop	{r7, pc}

0800bc0e <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800bc0e:	b580      	push	{r7, lr}
 800bc10:	b082      	sub	sp, #8
 800bc12:	af00      	add	r7, sp, #0
 800bc14:	6078      	str	r0, [r7, #4]
 800bc16:	460b      	mov	r3, r1
 800bc18:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	789b      	ldrb	r3, [r3, #2]
 800bc1e:	2b01      	cmp	r3, #1
 800bc20:	d10f      	bne.n	800bc42 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	2200      	movs	r2, #0
 800bc26:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2205      	movs	r2, #5
 800bc2c:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800bc2e:	78fb      	ldrb	r3, [r7, #3]
 800bc30:	b29a      	uxth	r2, r3
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	2200      	movs	r2, #0
 800bc3a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2200      	movs	r2, #0
 800bc40:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800bc42:	2200      	movs	r2, #0
 800bc44:	2100      	movs	r1, #0
 800bc46:	6878      	ldr	r0, [r7, #4]
 800bc48:	f000 fb80 	bl	800c34c <USBH_CtlReq>
 800bc4c:	4603      	mov	r3, r0
}
 800bc4e:	4618      	mov	r0, r3
 800bc50:	3708      	adds	r7, #8
 800bc52:	46bd      	mov	sp, r7
 800bc54:	bd80      	pop	{r7, pc}

0800bc56 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800bc56:	b580      	push	{r7, lr}
 800bc58:	b082      	sub	sp, #8
 800bc5a:	af00      	add	r7, sp, #0
 800bc5c:	6078      	str	r0, [r7, #4]
 800bc5e:	460b      	mov	r3, r1
 800bc60:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	789b      	ldrb	r3, [r3, #2]
 800bc66:	2b01      	cmp	r3, #1
 800bc68:	d10e      	bne.n	800bc88 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2209      	movs	r2, #9
 800bc74:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	887a      	ldrh	r2, [r7, #2]
 800bc7a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	2200      	movs	r2, #0
 800bc80:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	2200      	movs	r2, #0
 800bc86:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800bc88:	2200      	movs	r2, #0
 800bc8a:	2100      	movs	r1, #0
 800bc8c:	6878      	ldr	r0, [r7, #4]
 800bc8e:	f000 fb5d 	bl	800c34c <USBH_CtlReq>
 800bc92:	4603      	mov	r3, r0
}
 800bc94:	4618      	mov	r0, r3
 800bc96:	3708      	adds	r7, #8
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	bd80      	pop	{r7, pc}

0800bc9c <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b082      	sub	sp, #8
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
 800bca4:	460b      	mov	r3, r1
 800bca6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	789b      	ldrb	r3, [r3, #2]
 800bcac:	2b01      	cmp	r3, #1
 800bcae:	d10f      	bne.n	800bcd0 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	2203      	movs	r2, #3
 800bcba:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800bcbc:	78fb      	ldrb	r3, [r7, #3]
 800bcbe:	b29a      	uxth	r2, r3
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	2200      	movs	r2, #0
 800bcce:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	2100      	movs	r1, #0
 800bcd4:	6878      	ldr	r0, [r7, #4]
 800bcd6:	f000 fb39 	bl	800c34c <USBH_CtlReq>
 800bcda:	4603      	mov	r3, r0
}
 800bcdc:	4618      	mov	r0, r3
 800bcde:	3708      	adds	r7, #8
 800bce0:	46bd      	mov	sp, r7
 800bce2:	bd80      	pop	{r7, pc}

0800bce4 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800bce4:	b580      	push	{r7, lr}
 800bce6:	b082      	sub	sp, #8
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
 800bcec:	460b      	mov	r3, r1
 800bcee:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	789b      	ldrb	r3, [r3, #2]
 800bcf4:	2b01      	cmp	r3, #1
 800bcf6:	d10f      	bne.n	800bd18 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	2202      	movs	r2, #2
 800bcfc:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	2201      	movs	r2, #1
 800bd02:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	2200      	movs	r2, #0
 800bd08:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800bd0a:	78fb      	ldrb	r3, [r7, #3]
 800bd0c:	b29a      	uxth	r2, r3
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	2200      	movs	r2, #0
 800bd16:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800bd18:	2200      	movs	r2, #0
 800bd1a:	2100      	movs	r1, #0
 800bd1c:	6878      	ldr	r0, [r7, #4]
 800bd1e:	f000 fb15 	bl	800c34c <USBH_CtlReq>
 800bd22:	4603      	mov	r3, r0
}
 800bd24:	4618      	mov	r0, r3
 800bd26:	3708      	adds	r7, #8
 800bd28:	46bd      	mov	sp, r7
 800bd2a:	bd80      	pop	{r7, pc}

0800bd2c <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800bd2c:	b480      	push	{r7}
 800bd2e:	b087      	sub	sp, #28
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	60f8      	str	r0, [r7, #12]
 800bd34:	60b9      	str	r1, [r7, #8]
 800bd36:	4613      	mov	r3, r2
 800bd38:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800bd40:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800bd42:	2300      	movs	r3, #0
 800bd44:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800bd46:	68bb      	ldr	r3, [r7, #8]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d101      	bne.n	800bd50 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800bd4c:	2302      	movs	r3, #2
 800bd4e:	e094      	b.n	800be7a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	781a      	ldrb	r2, [r3, #0]
 800bd54:	693b      	ldr	r3, [r7, #16]
 800bd56:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800bd58:	68bb      	ldr	r3, [r7, #8]
 800bd5a:	785a      	ldrb	r2, [r3, #1]
 800bd5c:	693b      	ldr	r3, [r7, #16]
 800bd5e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800bd60:	68bb      	ldr	r3, [r7, #8]
 800bd62:	3302      	adds	r3, #2
 800bd64:	781b      	ldrb	r3, [r3, #0]
 800bd66:	461a      	mov	r2, r3
 800bd68:	68bb      	ldr	r3, [r7, #8]
 800bd6a:	3303      	adds	r3, #3
 800bd6c:	781b      	ldrb	r3, [r3, #0]
 800bd6e:	021b      	lsls	r3, r3, #8
 800bd70:	b29b      	uxth	r3, r3
 800bd72:	4313      	orrs	r3, r2
 800bd74:	b29a      	uxth	r2, r3
 800bd76:	693b      	ldr	r3, [r7, #16]
 800bd78:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800bd7a:	68bb      	ldr	r3, [r7, #8]
 800bd7c:	791a      	ldrb	r2, [r3, #4]
 800bd7e:	693b      	ldr	r3, [r7, #16]
 800bd80:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800bd82:	68bb      	ldr	r3, [r7, #8]
 800bd84:	795a      	ldrb	r2, [r3, #5]
 800bd86:	693b      	ldr	r3, [r7, #16]
 800bd88:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800bd8a:	68bb      	ldr	r3, [r7, #8]
 800bd8c:	799a      	ldrb	r2, [r3, #6]
 800bd8e:	693b      	ldr	r3, [r7, #16]
 800bd90:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800bd92:	68bb      	ldr	r3, [r7, #8]
 800bd94:	79da      	ldrb	r2, [r3, #7]
 800bd96:	693b      	ldr	r3, [r7, #16]
 800bd98:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d004      	beq.n	800bdae <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800bdaa:	2b01      	cmp	r3, #1
 800bdac:	d11b      	bne.n	800bde6 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800bdae:	693b      	ldr	r3, [r7, #16]
 800bdb0:	79db      	ldrb	r3, [r3, #7]
 800bdb2:	2b20      	cmp	r3, #32
 800bdb4:	dc0f      	bgt.n	800bdd6 <USBH_ParseDevDesc+0xaa>
 800bdb6:	2b08      	cmp	r3, #8
 800bdb8:	db0f      	blt.n	800bdda <USBH_ParseDevDesc+0xae>
 800bdba:	3b08      	subs	r3, #8
 800bdbc:	4a32      	ldr	r2, [pc, #200]	@ (800be88 <USBH_ParseDevDesc+0x15c>)
 800bdbe:	fa22 f303 	lsr.w	r3, r2, r3
 800bdc2:	f003 0301 	and.w	r3, r3, #1
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	bf14      	ite	ne
 800bdca:	2301      	movne	r3, #1
 800bdcc:	2300      	moveq	r3, #0
 800bdce:	b2db      	uxtb	r3, r3
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d106      	bne.n	800bde2 <USBH_ParseDevDesc+0xb6>
 800bdd4:	e001      	b.n	800bdda <USBH_ParseDevDesc+0xae>
 800bdd6:	2b40      	cmp	r3, #64	@ 0x40
 800bdd8:	d003      	beq.n	800bde2 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800bdda:	693b      	ldr	r3, [r7, #16]
 800bddc:	2208      	movs	r2, #8
 800bdde:	71da      	strb	r2, [r3, #7]
        break;
 800bde0:	e000      	b.n	800bde4 <USBH_ParseDevDesc+0xb8>
        break;
 800bde2:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800bde4:	e00e      	b.n	800be04 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bdec:	2b02      	cmp	r3, #2
 800bdee:	d107      	bne.n	800be00 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800bdf0:	693b      	ldr	r3, [r7, #16]
 800bdf2:	79db      	ldrb	r3, [r3, #7]
 800bdf4:	2b08      	cmp	r3, #8
 800bdf6:	d005      	beq.n	800be04 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800bdf8:	693b      	ldr	r3, [r7, #16]
 800bdfa:	2208      	movs	r2, #8
 800bdfc:	71da      	strb	r2, [r3, #7]
 800bdfe:	e001      	b.n	800be04 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800be00:	2303      	movs	r3, #3
 800be02:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800be04:	88fb      	ldrh	r3, [r7, #6]
 800be06:	2b08      	cmp	r3, #8
 800be08:	d936      	bls.n	800be78 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800be0a:	68bb      	ldr	r3, [r7, #8]
 800be0c:	3308      	adds	r3, #8
 800be0e:	781b      	ldrb	r3, [r3, #0]
 800be10:	461a      	mov	r2, r3
 800be12:	68bb      	ldr	r3, [r7, #8]
 800be14:	3309      	adds	r3, #9
 800be16:	781b      	ldrb	r3, [r3, #0]
 800be18:	021b      	lsls	r3, r3, #8
 800be1a:	b29b      	uxth	r3, r3
 800be1c:	4313      	orrs	r3, r2
 800be1e:	b29a      	uxth	r2, r3
 800be20:	693b      	ldr	r3, [r7, #16]
 800be22:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800be24:	68bb      	ldr	r3, [r7, #8]
 800be26:	330a      	adds	r3, #10
 800be28:	781b      	ldrb	r3, [r3, #0]
 800be2a:	461a      	mov	r2, r3
 800be2c:	68bb      	ldr	r3, [r7, #8]
 800be2e:	330b      	adds	r3, #11
 800be30:	781b      	ldrb	r3, [r3, #0]
 800be32:	021b      	lsls	r3, r3, #8
 800be34:	b29b      	uxth	r3, r3
 800be36:	4313      	orrs	r3, r2
 800be38:	b29a      	uxth	r2, r3
 800be3a:	693b      	ldr	r3, [r7, #16]
 800be3c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	330c      	adds	r3, #12
 800be42:	781b      	ldrb	r3, [r3, #0]
 800be44:	461a      	mov	r2, r3
 800be46:	68bb      	ldr	r3, [r7, #8]
 800be48:	330d      	adds	r3, #13
 800be4a:	781b      	ldrb	r3, [r3, #0]
 800be4c:	021b      	lsls	r3, r3, #8
 800be4e:	b29b      	uxth	r3, r3
 800be50:	4313      	orrs	r3, r2
 800be52:	b29a      	uxth	r2, r3
 800be54:	693b      	ldr	r3, [r7, #16]
 800be56:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800be58:	68bb      	ldr	r3, [r7, #8]
 800be5a:	7b9a      	ldrb	r2, [r3, #14]
 800be5c:	693b      	ldr	r3, [r7, #16]
 800be5e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800be60:	68bb      	ldr	r3, [r7, #8]
 800be62:	7bda      	ldrb	r2, [r3, #15]
 800be64:	693b      	ldr	r3, [r7, #16]
 800be66:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800be68:	68bb      	ldr	r3, [r7, #8]
 800be6a:	7c1a      	ldrb	r2, [r3, #16]
 800be6c:	693b      	ldr	r3, [r7, #16]
 800be6e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800be70:	68bb      	ldr	r3, [r7, #8]
 800be72:	7c5a      	ldrb	r2, [r3, #17]
 800be74:	693b      	ldr	r3, [r7, #16]
 800be76:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800be78:	7dfb      	ldrb	r3, [r7, #23]
}
 800be7a:	4618      	mov	r0, r3
 800be7c:	371c      	adds	r7, #28
 800be7e:	46bd      	mov	sp, r7
 800be80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be84:	4770      	bx	lr
 800be86:	bf00      	nop
 800be88:	01000101 	.word	0x01000101

0800be8c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b08c      	sub	sp, #48	@ 0x30
 800be90:	af00      	add	r7, sp, #0
 800be92:	60f8      	str	r0, [r7, #12]
 800be94:	60b9      	str	r1, [r7, #8]
 800be96:	4613      	mov	r3, r2
 800be98:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800bea0:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800bea2:	2300      	movs	r3, #0
 800bea4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800bea8:	2300      	movs	r3, #0
 800beaa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800beae:	2300      	movs	r3, #0
 800beb0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800beb4:	68bb      	ldr	r3, [r7, #8]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d101      	bne.n	800bebe <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800beba:	2302      	movs	r3, #2
 800bebc:	e0de      	b.n	800c07c <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800bebe:	68bb      	ldr	r3, [r7, #8]
 800bec0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800bec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bec4:	781b      	ldrb	r3, [r3, #0]
 800bec6:	2b09      	cmp	r3, #9
 800bec8:	d002      	beq.n	800bed0 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800beca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800becc:	2209      	movs	r2, #9
 800bece:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800bed0:	68bb      	ldr	r3, [r7, #8]
 800bed2:	781a      	ldrb	r2, [r3, #0]
 800bed4:	6a3b      	ldr	r3, [r7, #32]
 800bed6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	785a      	ldrb	r2, [r3, #1]
 800bedc:	6a3b      	ldr	r3, [r7, #32]
 800bede:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800bee0:	68bb      	ldr	r3, [r7, #8]
 800bee2:	3302      	adds	r3, #2
 800bee4:	781b      	ldrb	r3, [r3, #0]
 800bee6:	461a      	mov	r2, r3
 800bee8:	68bb      	ldr	r3, [r7, #8]
 800beea:	3303      	adds	r3, #3
 800beec:	781b      	ldrb	r3, [r3, #0]
 800beee:	021b      	lsls	r3, r3, #8
 800bef0:	b29b      	uxth	r3, r3
 800bef2:	4313      	orrs	r3, r2
 800bef4:	b29b      	uxth	r3, r3
 800bef6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800befa:	bf28      	it	cs
 800befc:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800bf00:	b29a      	uxth	r2, r3
 800bf02:	6a3b      	ldr	r3, [r7, #32]
 800bf04:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800bf06:	68bb      	ldr	r3, [r7, #8]
 800bf08:	791a      	ldrb	r2, [r3, #4]
 800bf0a:	6a3b      	ldr	r3, [r7, #32]
 800bf0c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800bf0e:	68bb      	ldr	r3, [r7, #8]
 800bf10:	795a      	ldrb	r2, [r3, #5]
 800bf12:	6a3b      	ldr	r3, [r7, #32]
 800bf14:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800bf16:	68bb      	ldr	r3, [r7, #8]
 800bf18:	799a      	ldrb	r2, [r3, #6]
 800bf1a:	6a3b      	ldr	r3, [r7, #32]
 800bf1c:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	79da      	ldrb	r2, [r3, #7]
 800bf22:	6a3b      	ldr	r3, [r7, #32]
 800bf24:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800bf26:	68bb      	ldr	r3, [r7, #8]
 800bf28:	7a1a      	ldrb	r2, [r3, #8]
 800bf2a:	6a3b      	ldr	r3, [r7, #32]
 800bf2c:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800bf2e:	88fb      	ldrh	r3, [r7, #6]
 800bf30:	2b09      	cmp	r3, #9
 800bf32:	f240 80a1 	bls.w	800c078 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800bf36:	2309      	movs	r3, #9
 800bf38:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800bf3e:	e085      	b.n	800c04c <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800bf40:	f107 0316 	add.w	r3, r7, #22
 800bf44:	4619      	mov	r1, r3
 800bf46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf48:	f000 f9e6 	bl	800c318 <USBH_GetNextDesc>
 800bf4c:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800bf4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf50:	785b      	ldrb	r3, [r3, #1]
 800bf52:	2b04      	cmp	r3, #4
 800bf54:	d17a      	bne.n	800c04c <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800bf56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf58:	781b      	ldrb	r3, [r3, #0]
 800bf5a:	2b09      	cmp	r3, #9
 800bf5c:	d002      	beq.n	800bf64 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800bf5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf60:	2209      	movs	r2, #9
 800bf62:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800bf64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bf68:	221a      	movs	r2, #26
 800bf6a:	fb02 f303 	mul.w	r3, r2, r3
 800bf6e:	3308      	adds	r3, #8
 800bf70:	6a3a      	ldr	r2, [r7, #32]
 800bf72:	4413      	add	r3, r2
 800bf74:	3302      	adds	r3, #2
 800bf76:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800bf78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bf7a:	69f8      	ldr	r0, [r7, #28]
 800bf7c:	f000 f882 	bl	800c084 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800bf80:	2300      	movs	r3, #0
 800bf82:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800bf86:	2300      	movs	r3, #0
 800bf88:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800bf8a:	e043      	b.n	800c014 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800bf8c:	f107 0316 	add.w	r3, r7, #22
 800bf90:	4619      	mov	r1, r3
 800bf92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf94:	f000 f9c0 	bl	800c318 <USBH_GetNextDesc>
 800bf98:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bf9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf9c:	785b      	ldrb	r3, [r3, #1]
 800bf9e:	2b05      	cmp	r3, #5
 800bfa0:	d138      	bne.n	800c014 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800bfa2:	69fb      	ldr	r3, [r7, #28]
 800bfa4:	795b      	ldrb	r3, [r3, #5]
 800bfa6:	2b01      	cmp	r3, #1
 800bfa8:	d113      	bne.n	800bfd2 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800bfaa:	69fb      	ldr	r3, [r7, #28]
 800bfac:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800bfae:	2b02      	cmp	r3, #2
 800bfb0:	d003      	beq.n	800bfba <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800bfb2:	69fb      	ldr	r3, [r7, #28]
 800bfb4:	799b      	ldrb	r3, [r3, #6]
 800bfb6:	2b03      	cmp	r3, #3
 800bfb8:	d10b      	bne.n	800bfd2 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800bfba:	69fb      	ldr	r3, [r7, #28]
 800bfbc:	79db      	ldrb	r3, [r3, #7]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d10b      	bne.n	800bfda <USBH_ParseCfgDesc+0x14e>
 800bfc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfc4:	781b      	ldrb	r3, [r3, #0]
 800bfc6:	2b09      	cmp	r3, #9
 800bfc8:	d007      	beq.n	800bfda <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800bfca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfcc:	2209      	movs	r2, #9
 800bfce:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800bfd0:	e003      	b.n	800bfda <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800bfd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfd4:	2207      	movs	r2, #7
 800bfd6:	701a      	strb	r2, [r3, #0]
 800bfd8:	e000      	b.n	800bfdc <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800bfda:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800bfdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bfe0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800bfe4:	3201      	adds	r2, #1
 800bfe6:	00d2      	lsls	r2, r2, #3
 800bfe8:	211a      	movs	r1, #26
 800bfea:	fb01 f303 	mul.w	r3, r1, r3
 800bfee:	4413      	add	r3, r2
 800bff0:	3308      	adds	r3, #8
 800bff2:	6a3a      	ldr	r2, [r7, #32]
 800bff4:	4413      	add	r3, r2
 800bff6:	3304      	adds	r3, #4
 800bff8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800bffa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bffc:	69b9      	ldr	r1, [r7, #24]
 800bffe:	68f8      	ldr	r0, [r7, #12]
 800c000:	f000 f86f 	bl	800c0e2 <USBH_ParseEPDesc>
 800c004:	4603      	mov	r3, r0
 800c006:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800c00a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c00e:	3301      	adds	r3, #1
 800c010:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c014:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c018:	2b01      	cmp	r3, #1
 800c01a:	d80a      	bhi.n	800c032 <USBH_ParseCfgDesc+0x1a6>
 800c01c:	69fb      	ldr	r3, [r7, #28]
 800c01e:	791b      	ldrb	r3, [r3, #4]
 800c020:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800c024:	429a      	cmp	r2, r3
 800c026:	d204      	bcs.n	800c032 <USBH_ParseCfgDesc+0x1a6>
 800c028:	6a3b      	ldr	r3, [r7, #32]
 800c02a:	885a      	ldrh	r2, [r3, #2]
 800c02c:	8afb      	ldrh	r3, [r7, #22]
 800c02e:	429a      	cmp	r2, r3
 800c030:	d8ac      	bhi.n	800bf8c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800c032:	69fb      	ldr	r3, [r7, #28]
 800c034:	791b      	ldrb	r3, [r3, #4]
 800c036:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800c03a:	429a      	cmp	r2, r3
 800c03c:	d201      	bcs.n	800c042 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800c03e:	2303      	movs	r3, #3
 800c040:	e01c      	b.n	800c07c <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800c042:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c046:	3301      	adds	r3, #1
 800c048:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c04c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c050:	2b01      	cmp	r3, #1
 800c052:	d805      	bhi.n	800c060 <USBH_ParseCfgDesc+0x1d4>
 800c054:	6a3b      	ldr	r3, [r7, #32]
 800c056:	885a      	ldrh	r2, [r3, #2]
 800c058:	8afb      	ldrh	r3, [r7, #22]
 800c05a:	429a      	cmp	r2, r3
 800c05c:	f63f af70 	bhi.w	800bf40 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800c060:	6a3b      	ldr	r3, [r7, #32]
 800c062:	791b      	ldrb	r3, [r3, #4]
 800c064:	2b02      	cmp	r3, #2
 800c066:	bf28      	it	cs
 800c068:	2302      	movcs	r3, #2
 800c06a:	b2db      	uxtb	r3, r3
 800c06c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c070:	429a      	cmp	r2, r3
 800c072:	d201      	bcs.n	800c078 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800c074:	2303      	movs	r3, #3
 800c076:	e001      	b.n	800c07c <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800c078:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c07c:	4618      	mov	r0, r3
 800c07e:	3730      	adds	r7, #48	@ 0x30
 800c080:	46bd      	mov	sp, r7
 800c082:	bd80      	pop	{r7, pc}

0800c084 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800c084:	b480      	push	{r7}
 800c086:	b083      	sub	sp, #12
 800c088:	af00      	add	r7, sp, #0
 800c08a:	6078      	str	r0, [r7, #4]
 800c08c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800c08e:	683b      	ldr	r3, [r7, #0]
 800c090:	781a      	ldrb	r2, [r3, #0]
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800c096:	683b      	ldr	r3, [r7, #0]
 800c098:	785a      	ldrb	r2, [r3, #1]
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800c09e:	683b      	ldr	r3, [r7, #0]
 800c0a0:	789a      	ldrb	r2, [r3, #2]
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	78da      	ldrb	r2, [r3, #3]
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	791a      	ldrb	r2, [r3, #4]
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800c0b6:	683b      	ldr	r3, [r7, #0]
 800c0b8:	795a      	ldrb	r2, [r3, #5]
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	799a      	ldrb	r2, [r3, #6]
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800c0c6:	683b      	ldr	r3, [r7, #0]
 800c0c8:	79da      	ldrb	r2, [r3, #7]
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800c0ce:	683b      	ldr	r3, [r7, #0]
 800c0d0:	7a1a      	ldrb	r2, [r3, #8]
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	721a      	strb	r2, [r3, #8]
}
 800c0d6:	bf00      	nop
 800c0d8:	370c      	adds	r7, #12
 800c0da:	46bd      	mov	sp, r7
 800c0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e0:	4770      	bx	lr

0800c0e2 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800c0e2:	b480      	push	{r7}
 800c0e4:	b087      	sub	sp, #28
 800c0e6:	af00      	add	r7, sp, #0
 800c0e8:	60f8      	str	r0, [r7, #12]
 800c0ea:	60b9      	str	r1, [r7, #8]
 800c0ec:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	781a      	ldrb	r2, [r3, #0]
 800c0f6:	68bb      	ldr	r3, [r7, #8]
 800c0f8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	785a      	ldrb	r2, [r3, #1]
 800c0fe:	68bb      	ldr	r3, [r7, #8]
 800c100:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	789a      	ldrb	r2, [r3, #2]
 800c106:	68bb      	ldr	r3, [r7, #8]
 800c108:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	78da      	ldrb	r2, [r3, #3]
 800c10e:	68bb      	ldr	r3, [r7, #8]
 800c110:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	3304      	adds	r3, #4
 800c116:	781b      	ldrb	r3, [r3, #0]
 800c118:	461a      	mov	r2, r3
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	3305      	adds	r3, #5
 800c11e:	781b      	ldrb	r3, [r3, #0]
 800c120:	021b      	lsls	r3, r3, #8
 800c122:	b29b      	uxth	r3, r3
 800c124:	4313      	orrs	r3, r2
 800c126:	b29a      	uxth	r2, r3
 800c128:	68bb      	ldr	r3, [r7, #8]
 800c12a:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	799a      	ldrb	r2, [r3, #6]
 800c130:	68bb      	ldr	r3, [r7, #8]
 800c132:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800c134:	68bb      	ldr	r3, [r7, #8]
 800c136:	889b      	ldrh	r3, [r3, #4]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d009      	beq.n	800c150 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800c13c:	68bb      	ldr	r3, [r7, #8]
 800c13e:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800c140:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c144:	d804      	bhi.n	800c150 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800c146:	68bb      	ldr	r3, [r7, #8]
 800c148:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800c14a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c14e:	d901      	bls.n	800c154 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800c150:	2303      	movs	r3, #3
 800c152:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d136      	bne.n	800c1cc <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	78db      	ldrb	r3, [r3, #3]
 800c162:	f003 0303 	and.w	r3, r3, #3
 800c166:	2b02      	cmp	r3, #2
 800c168:	d108      	bne.n	800c17c <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800c16a:	68bb      	ldr	r3, [r7, #8]
 800c16c:	889b      	ldrh	r3, [r3, #4]
 800c16e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c172:	f240 8097 	bls.w	800c2a4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c176:	2303      	movs	r3, #3
 800c178:	75fb      	strb	r3, [r7, #23]
 800c17a:	e093      	b.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800c17c:	68bb      	ldr	r3, [r7, #8]
 800c17e:	78db      	ldrb	r3, [r3, #3]
 800c180:	f003 0303 	and.w	r3, r3, #3
 800c184:	2b00      	cmp	r3, #0
 800c186:	d107      	bne.n	800c198 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	889b      	ldrh	r3, [r3, #4]
 800c18c:	2b40      	cmp	r3, #64	@ 0x40
 800c18e:	f240 8089 	bls.w	800c2a4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c192:	2303      	movs	r3, #3
 800c194:	75fb      	strb	r3, [r7, #23]
 800c196:	e085      	b.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	78db      	ldrb	r3, [r3, #3]
 800c19c:	f003 0303 	and.w	r3, r3, #3
 800c1a0:	2b01      	cmp	r3, #1
 800c1a2:	d005      	beq.n	800c1b0 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800c1a4:	68bb      	ldr	r3, [r7, #8]
 800c1a6:	78db      	ldrb	r3, [r3, #3]
 800c1a8:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c1ac:	2b03      	cmp	r3, #3
 800c1ae:	d10a      	bne.n	800c1c6 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	799b      	ldrb	r3, [r3, #6]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d003      	beq.n	800c1c0 <USBH_ParseEPDesc+0xde>
 800c1b8:	68bb      	ldr	r3, [r7, #8]
 800c1ba:	799b      	ldrb	r3, [r3, #6]
 800c1bc:	2b10      	cmp	r3, #16
 800c1be:	d970      	bls.n	800c2a2 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800c1c0:	2303      	movs	r3, #3
 800c1c2:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c1c4:	e06d      	b.n	800c2a2 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c1c6:	2303      	movs	r3, #3
 800c1c8:	75fb      	strb	r3, [r7, #23]
 800c1ca:	e06b      	b.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c1d2:	2b01      	cmp	r3, #1
 800c1d4:	d13c      	bne.n	800c250 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800c1d6:	68bb      	ldr	r3, [r7, #8]
 800c1d8:	78db      	ldrb	r3, [r3, #3]
 800c1da:	f003 0303 	and.w	r3, r3, #3
 800c1de:	2b02      	cmp	r3, #2
 800c1e0:	d005      	beq.n	800c1ee <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800c1e2:	68bb      	ldr	r3, [r7, #8]
 800c1e4:	78db      	ldrb	r3, [r3, #3]
 800c1e6:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d106      	bne.n	800c1fc <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c1ee:	68bb      	ldr	r3, [r7, #8]
 800c1f0:	889b      	ldrh	r3, [r3, #4]
 800c1f2:	2b40      	cmp	r3, #64	@ 0x40
 800c1f4:	d956      	bls.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c1f6:	2303      	movs	r3, #3
 800c1f8:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c1fa:	e053      	b.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800c1fc:	68bb      	ldr	r3, [r7, #8]
 800c1fe:	78db      	ldrb	r3, [r3, #3]
 800c200:	f003 0303 	and.w	r3, r3, #3
 800c204:	2b01      	cmp	r3, #1
 800c206:	d10e      	bne.n	800c226 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800c208:	68bb      	ldr	r3, [r7, #8]
 800c20a:	799b      	ldrb	r3, [r3, #6]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d007      	beq.n	800c220 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800c210:	68bb      	ldr	r3, [r7, #8]
 800c212:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800c214:	2b10      	cmp	r3, #16
 800c216:	d803      	bhi.n	800c220 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800c218:	68bb      	ldr	r3, [r7, #8]
 800c21a:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800c21c:	2b40      	cmp	r3, #64	@ 0x40
 800c21e:	d941      	bls.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c220:	2303      	movs	r3, #3
 800c222:	75fb      	strb	r3, [r7, #23]
 800c224:	e03e      	b.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c226:	68bb      	ldr	r3, [r7, #8]
 800c228:	78db      	ldrb	r3, [r3, #3]
 800c22a:	f003 0303 	and.w	r3, r3, #3
 800c22e:	2b03      	cmp	r3, #3
 800c230:	d10b      	bne.n	800c24a <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800c232:	68bb      	ldr	r3, [r7, #8]
 800c234:	799b      	ldrb	r3, [r3, #6]
 800c236:	2b00      	cmp	r3, #0
 800c238:	d004      	beq.n	800c244 <USBH_ParseEPDesc+0x162>
 800c23a:	68bb      	ldr	r3, [r7, #8]
 800c23c:	889b      	ldrh	r3, [r3, #4]
 800c23e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c242:	d32f      	bcc.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c244:	2303      	movs	r3, #3
 800c246:	75fb      	strb	r3, [r7, #23]
 800c248:	e02c      	b.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c24a:	2303      	movs	r3, #3
 800c24c:	75fb      	strb	r3, [r7, #23]
 800c24e:	e029      	b.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c256:	2b02      	cmp	r3, #2
 800c258:	d120      	bne.n	800c29c <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800c25a:	68bb      	ldr	r3, [r7, #8]
 800c25c:	78db      	ldrb	r3, [r3, #3]
 800c25e:	f003 0303 	and.w	r3, r3, #3
 800c262:	2b00      	cmp	r3, #0
 800c264:	d106      	bne.n	800c274 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800c266:	68bb      	ldr	r3, [r7, #8]
 800c268:	889b      	ldrh	r3, [r3, #4]
 800c26a:	2b08      	cmp	r3, #8
 800c26c:	d01a      	beq.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c26e:	2303      	movs	r3, #3
 800c270:	75fb      	strb	r3, [r7, #23]
 800c272:	e017      	b.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c274:	68bb      	ldr	r3, [r7, #8]
 800c276:	78db      	ldrb	r3, [r3, #3]
 800c278:	f003 0303 	and.w	r3, r3, #3
 800c27c:	2b03      	cmp	r3, #3
 800c27e:	d10a      	bne.n	800c296 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800c280:	68bb      	ldr	r3, [r7, #8]
 800c282:	799b      	ldrb	r3, [r3, #6]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d003      	beq.n	800c290 <USBH_ParseEPDesc+0x1ae>
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	889b      	ldrh	r3, [r3, #4]
 800c28c:	2b08      	cmp	r3, #8
 800c28e:	d909      	bls.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c290:	2303      	movs	r3, #3
 800c292:	75fb      	strb	r3, [r7, #23]
 800c294:	e006      	b.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c296:	2303      	movs	r3, #3
 800c298:	75fb      	strb	r3, [r7, #23]
 800c29a:	e003      	b.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800c29c:	2303      	movs	r3, #3
 800c29e:	75fb      	strb	r3, [r7, #23]
 800c2a0:	e000      	b.n	800c2a4 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c2a2:	bf00      	nop
  }

  return status;
 800c2a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	371c      	adds	r7, #28
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b0:	4770      	bx	lr

0800c2b2 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800c2b2:	b480      	push	{r7}
 800c2b4:	b087      	sub	sp, #28
 800c2b6:	af00      	add	r7, sp, #0
 800c2b8:	60f8      	str	r0, [r7, #12]
 800c2ba:	60b9      	str	r1, [r7, #8]
 800c2bc:	4613      	mov	r3, r2
 800c2be:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	3301      	adds	r3, #1
 800c2c4:	781b      	ldrb	r3, [r3, #0]
 800c2c6:	2b03      	cmp	r3, #3
 800c2c8:	d120      	bne.n	800c30c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	781b      	ldrb	r3, [r3, #0]
 800c2ce:	1e9a      	subs	r2, r3, #2
 800c2d0:	88fb      	ldrh	r3, [r7, #6]
 800c2d2:	4293      	cmp	r3, r2
 800c2d4:	bf28      	it	cs
 800c2d6:	4613      	movcs	r3, r2
 800c2d8:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	3302      	adds	r3, #2
 800c2de:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	82fb      	strh	r3, [r7, #22]
 800c2e4:	e00b      	b.n	800c2fe <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800c2e6:	8afb      	ldrh	r3, [r7, #22]
 800c2e8:	68fa      	ldr	r2, [r7, #12]
 800c2ea:	4413      	add	r3, r2
 800c2ec:	781a      	ldrb	r2, [r3, #0]
 800c2ee:	68bb      	ldr	r3, [r7, #8]
 800c2f0:	701a      	strb	r2, [r3, #0]
      pdest++;
 800c2f2:	68bb      	ldr	r3, [r7, #8]
 800c2f4:	3301      	adds	r3, #1
 800c2f6:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800c2f8:	8afb      	ldrh	r3, [r7, #22]
 800c2fa:	3302      	adds	r3, #2
 800c2fc:	82fb      	strh	r3, [r7, #22]
 800c2fe:	8afa      	ldrh	r2, [r7, #22]
 800c300:	8abb      	ldrh	r3, [r7, #20]
 800c302:	429a      	cmp	r2, r3
 800c304:	d3ef      	bcc.n	800c2e6 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800c306:	68bb      	ldr	r3, [r7, #8]
 800c308:	2200      	movs	r2, #0
 800c30a:	701a      	strb	r2, [r3, #0]
  }
}
 800c30c:	bf00      	nop
 800c30e:	371c      	adds	r7, #28
 800c310:	46bd      	mov	sp, r7
 800c312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c316:	4770      	bx	lr

0800c318 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c318:	b480      	push	{r7}
 800c31a:	b085      	sub	sp, #20
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	6078      	str	r0, [r7, #4]
 800c320:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800c322:	683b      	ldr	r3, [r7, #0]
 800c324:	881b      	ldrh	r3, [r3, #0]
 800c326:	687a      	ldr	r2, [r7, #4]
 800c328:	7812      	ldrb	r2, [r2, #0]
 800c32a:	4413      	add	r3, r2
 800c32c:	b29a      	uxth	r2, r3
 800c32e:	683b      	ldr	r3, [r7, #0]
 800c330:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	781b      	ldrb	r3, [r3, #0]
 800c336:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	4413      	add	r3, r2
 800c33c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c33e:	68fb      	ldr	r3, [r7, #12]
}
 800c340:	4618      	mov	r0, r3
 800c342:	3714      	adds	r7, #20
 800c344:	46bd      	mov	sp, r7
 800c346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34a:	4770      	bx	lr

0800c34c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b086      	sub	sp, #24
 800c350:	af00      	add	r7, sp, #0
 800c352:	60f8      	str	r0, [r7, #12]
 800c354:	60b9      	str	r1, [r7, #8]
 800c356:	4613      	mov	r3, r2
 800c358:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800c35a:	2301      	movs	r3, #1
 800c35c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	789b      	ldrb	r3, [r3, #2]
 800c362:	2b01      	cmp	r3, #1
 800c364:	d002      	beq.n	800c36c <USBH_CtlReq+0x20>
 800c366:	2b02      	cmp	r3, #2
 800c368:	d00f      	beq.n	800c38a <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800c36a:	e027      	b.n	800c3bc <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	68ba      	ldr	r2, [r7, #8]
 800c370:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	88fa      	ldrh	r2, [r7, #6]
 800c376:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	2201      	movs	r2, #1
 800c37c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	2202      	movs	r2, #2
 800c382:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800c384:	2301      	movs	r3, #1
 800c386:	75fb      	strb	r3, [r7, #23]
      break;
 800c388:	e018      	b.n	800c3bc <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800c38a:	68f8      	ldr	r0, [r7, #12]
 800c38c:	f000 f81c 	bl	800c3c8 <USBH_HandleControl>
 800c390:	4603      	mov	r3, r0
 800c392:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800c394:	7dfb      	ldrb	r3, [r7, #23]
 800c396:	2b00      	cmp	r3, #0
 800c398:	d002      	beq.n	800c3a0 <USBH_CtlReq+0x54>
 800c39a:	7dfb      	ldrb	r3, [r7, #23]
 800c39c:	2b03      	cmp	r3, #3
 800c39e:	d106      	bne.n	800c3ae <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	2201      	movs	r2, #1
 800c3a4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	761a      	strb	r2, [r3, #24]
      break;
 800c3ac:	e005      	b.n	800c3ba <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800c3ae:	7dfb      	ldrb	r3, [r7, #23]
 800c3b0:	2b02      	cmp	r3, #2
 800c3b2:	d102      	bne.n	800c3ba <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	2201      	movs	r2, #1
 800c3b8:	709a      	strb	r2, [r3, #2]
      break;
 800c3ba:	bf00      	nop
  }
  return status;
 800c3bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3be:	4618      	mov	r0, r3
 800c3c0:	3718      	adds	r7, #24
 800c3c2:	46bd      	mov	sp, r7
 800c3c4:	bd80      	pop	{r7, pc}
	...

0800c3c8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b086      	sub	sp, #24
 800c3cc:	af02      	add	r7, sp, #8
 800c3ce:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800c3d0:	2301      	movs	r3, #1
 800c3d2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	7e1b      	ldrb	r3, [r3, #24]
 800c3dc:	3b01      	subs	r3, #1
 800c3de:	2b0a      	cmp	r3, #10
 800c3e0:	f200 8157 	bhi.w	800c692 <USBH_HandleControl+0x2ca>
 800c3e4:	a201      	add	r2, pc, #4	@ (adr r2, 800c3ec <USBH_HandleControl+0x24>)
 800c3e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3ea:	bf00      	nop
 800c3ec:	0800c419 	.word	0x0800c419
 800c3f0:	0800c433 	.word	0x0800c433
 800c3f4:	0800c49d 	.word	0x0800c49d
 800c3f8:	0800c4c3 	.word	0x0800c4c3
 800c3fc:	0800c4fd 	.word	0x0800c4fd
 800c400:	0800c527 	.word	0x0800c527
 800c404:	0800c579 	.word	0x0800c579
 800c408:	0800c59b 	.word	0x0800c59b
 800c40c:	0800c5d7 	.word	0x0800c5d7
 800c410:	0800c5fd 	.word	0x0800c5fd
 800c414:	0800c63b 	.word	0x0800c63b
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	f103 0110 	add.w	r1, r3, #16
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	795b      	ldrb	r3, [r3, #5]
 800c422:	461a      	mov	r2, r3
 800c424:	6878      	ldr	r0, [r7, #4]
 800c426:	f000 f945 	bl	800c6b4 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	2202      	movs	r2, #2
 800c42e:	761a      	strb	r2, [r3, #24]
      break;
 800c430:	e13a      	b.n	800c6a8 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	795b      	ldrb	r3, [r3, #5]
 800c436:	4619      	mov	r1, r3
 800c438:	6878      	ldr	r0, [r7, #4]
 800c43a:	f000 fca7 	bl	800cd8c <USBH_LL_GetURBState>
 800c43e:	4603      	mov	r3, r0
 800c440:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800c442:	7bbb      	ldrb	r3, [r7, #14]
 800c444:	2b01      	cmp	r3, #1
 800c446:	d11e      	bne.n	800c486 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	7c1b      	ldrb	r3, [r3, #16]
 800c44c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c450:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	8adb      	ldrh	r3, [r3, #22]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d00a      	beq.n	800c470 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800c45a:	7b7b      	ldrb	r3, [r7, #13]
 800c45c:	2b80      	cmp	r3, #128	@ 0x80
 800c45e:	d103      	bne.n	800c468 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2203      	movs	r2, #3
 800c464:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c466:	e116      	b.n	800c696 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2205      	movs	r2, #5
 800c46c:	761a      	strb	r2, [r3, #24]
      break;
 800c46e:	e112      	b.n	800c696 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800c470:	7b7b      	ldrb	r3, [r7, #13]
 800c472:	2b80      	cmp	r3, #128	@ 0x80
 800c474:	d103      	bne.n	800c47e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	2209      	movs	r2, #9
 800c47a:	761a      	strb	r2, [r3, #24]
      break;
 800c47c:	e10b      	b.n	800c696 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2207      	movs	r2, #7
 800c482:	761a      	strb	r2, [r3, #24]
      break;
 800c484:	e107      	b.n	800c696 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800c486:	7bbb      	ldrb	r3, [r7, #14]
 800c488:	2b04      	cmp	r3, #4
 800c48a:	d003      	beq.n	800c494 <USBH_HandleControl+0xcc>
 800c48c:	7bbb      	ldrb	r3, [r7, #14]
 800c48e:	2b02      	cmp	r3, #2
 800c490:	f040 8101 	bne.w	800c696 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	220b      	movs	r2, #11
 800c498:	761a      	strb	r2, [r3, #24]
      break;
 800c49a:	e0fc      	b.n	800c696 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c4a2:	b29a      	uxth	r2, r3
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	6899      	ldr	r1, [r3, #8]
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	899a      	ldrh	r2, [r3, #12]
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	791b      	ldrb	r3, [r3, #4]
 800c4b4:	6878      	ldr	r0, [r7, #4]
 800c4b6:	f000 f93c 	bl	800c732 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	2204      	movs	r2, #4
 800c4be:	761a      	strb	r2, [r3, #24]
      break;
 800c4c0:	e0f2      	b.n	800c6a8 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	791b      	ldrb	r3, [r3, #4]
 800c4c6:	4619      	mov	r1, r3
 800c4c8:	6878      	ldr	r0, [r7, #4]
 800c4ca:	f000 fc5f 	bl	800cd8c <USBH_LL_GetURBState>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800c4d2:	7bbb      	ldrb	r3, [r7, #14]
 800c4d4:	2b01      	cmp	r3, #1
 800c4d6:	d103      	bne.n	800c4e0 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2209      	movs	r2, #9
 800c4dc:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c4de:	e0dc      	b.n	800c69a <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800c4e0:	7bbb      	ldrb	r3, [r7, #14]
 800c4e2:	2b05      	cmp	r3, #5
 800c4e4:	d102      	bne.n	800c4ec <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800c4e6:	2303      	movs	r3, #3
 800c4e8:	73fb      	strb	r3, [r7, #15]
      break;
 800c4ea:	e0d6      	b.n	800c69a <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800c4ec:	7bbb      	ldrb	r3, [r7, #14]
 800c4ee:	2b04      	cmp	r3, #4
 800c4f0:	f040 80d3 	bne.w	800c69a <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	220b      	movs	r2, #11
 800c4f8:	761a      	strb	r2, [r3, #24]
      break;
 800c4fa:	e0ce      	b.n	800c69a <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	6899      	ldr	r1, [r3, #8]
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	899a      	ldrh	r2, [r3, #12]
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	795b      	ldrb	r3, [r3, #5]
 800c508:	2001      	movs	r0, #1
 800c50a:	9000      	str	r0, [sp, #0]
 800c50c:	6878      	ldr	r0, [r7, #4]
 800c50e:	f000 f8eb 	bl	800c6e8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c518:	b29a      	uxth	r2, r3
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	2206      	movs	r2, #6
 800c522:	761a      	strb	r2, [r3, #24]
      break;
 800c524:	e0c0      	b.n	800c6a8 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	795b      	ldrb	r3, [r3, #5]
 800c52a:	4619      	mov	r1, r3
 800c52c:	6878      	ldr	r0, [r7, #4]
 800c52e:	f000 fc2d 	bl	800cd8c <USBH_LL_GetURBState>
 800c532:	4603      	mov	r3, r0
 800c534:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c536:	7bbb      	ldrb	r3, [r7, #14]
 800c538:	2b01      	cmp	r3, #1
 800c53a:	d103      	bne.n	800c544 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	2207      	movs	r2, #7
 800c540:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c542:	e0ac      	b.n	800c69e <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800c544:	7bbb      	ldrb	r3, [r7, #14]
 800c546:	2b05      	cmp	r3, #5
 800c548:	d105      	bne.n	800c556 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	220c      	movs	r2, #12
 800c54e:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800c550:	2303      	movs	r3, #3
 800c552:	73fb      	strb	r3, [r7, #15]
      break;
 800c554:	e0a3      	b.n	800c69e <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c556:	7bbb      	ldrb	r3, [r7, #14]
 800c558:	2b02      	cmp	r3, #2
 800c55a:	d103      	bne.n	800c564 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	2205      	movs	r2, #5
 800c560:	761a      	strb	r2, [r3, #24]
      break;
 800c562:	e09c      	b.n	800c69e <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800c564:	7bbb      	ldrb	r3, [r7, #14]
 800c566:	2b04      	cmp	r3, #4
 800c568:	f040 8099 	bne.w	800c69e <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	220b      	movs	r2, #11
 800c570:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800c572:	2302      	movs	r3, #2
 800c574:	73fb      	strb	r3, [r7, #15]
      break;
 800c576:	e092      	b.n	800c69e <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	791b      	ldrb	r3, [r3, #4]
 800c57c:	2200      	movs	r2, #0
 800c57e:	2100      	movs	r1, #0
 800c580:	6878      	ldr	r0, [r7, #4]
 800c582:	f000 f8d6 	bl	800c732 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c58c:	b29a      	uxth	r2, r3
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	2208      	movs	r2, #8
 800c596:	761a      	strb	r2, [r3, #24]

      break;
 800c598:	e086      	b.n	800c6a8 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	791b      	ldrb	r3, [r3, #4]
 800c59e:	4619      	mov	r1, r3
 800c5a0:	6878      	ldr	r0, [r7, #4]
 800c5a2:	f000 fbf3 	bl	800cd8c <USBH_LL_GetURBState>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c5aa:	7bbb      	ldrb	r3, [r7, #14]
 800c5ac:	2b01      	cmp	r3, #1
 800c5ae:	d105      	bne.n	800c5bc <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	220d      	movs	r2, #13
 800c5b4:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800c5b6:	2300      	movs	r3, #0
 800c5b8:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c5ba:	e072      	b.n	800c6a2 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800c5bc:	7bbb      	ldrb	r3, [r7, #14]
 800c5be:	2b04      	cmp	r3, #4
 800c5c0:	d103      	bne.n	800c5ca <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	220b      	movs	r2, #11
 800c5c6:	761a      	strb	r2, [r3, #24]
      break;
 800c5c8:	e06b      	b.n	800c6a2 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800c5ca:	7bbb      	ldrb	r3, [r7, #14]
 800c5cc:	2b05      	cmp	r3, #5
 800c5ce:	d168      	bne.n	800c6a2 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800c5d0:	2303      	movs	r3, #3
 800c5d2:	73fb      	strb	r3, [r7, #15]
      break;
 800c5d4:	e065      	b.n	800c6a2 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	795b      	ldrb	r3, [r3, #5]
 800c5da:	2201      	movs	r2, #1
 800c5dc:	9200      	str	r2, [sp, #0]
 800c5de:	2200      	movs	r2, #0
 800c5e0:	2100      	movs	r1, #0
 800c5e2:	6878      	ldr	r0, [r7, #4]
 800c5e4:	f000 f880 	bl	800c6e8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c5ee:	b29a      	uxth	r2, r3
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	220a      	movs	r2, #10
 800c5f8:	761a      	strb	r2, [r3, #24]
      break;
 800c5fa:	e055      	b.n	800c6a8 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	795b      	ldrb	r3, [r3, #5]
 800c600:	4619      	mov	r1, r3
 800c602:	6878      	ldr	r0, [r7, #4]
 800c604:	f000 fbc2 	bl	800cd8c <USBH_LL_GetURBState>
 800c608:	4603      	mov	r3, r0
 800c60a:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800c60c:	7bbb      	ldrb	r3, [r7, #14]
 800c60e:	2b01      	cmp	r3, #1
 800c610:	d105      	bne.n	800c61e <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800c612:	2300      	movs	r3, #0
 800c614:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	220d      	movs	r2, #13
 800c61a:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c61c:	e043      	b.n	800c6a6 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c61e:	7bbb      	ldrb	r3, [r7, #14]
 800c620:	2b02      	cmp	r3, #2
 800c622:	d103      	bne.n	800c62c <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	2209      	movs	r2, #9
 800c628:	761a      	strb	r2, [r3, #24]
      break;
 800c62a:	e03c      	b.n	800c6a6 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800c62c:	7bbb      	ldrb	r3, [r7, #14]
 800c62e:	2b04      	cmp	r3, #4
 800c630:	d139      	bne.n	800c6a6 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	220b      	movs	r2, #11
 800c636:	761a      	strb	r2, [r3, #24]
      break;
 800c638:	e035      	b.n	800c6a6 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	7e5b      	ldrb	r3, [r3, #25]
 800c63e:	3301      	adds	r3, #1
 800c640:	b2da      	uxtb	r2, r3
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	765a      	strb	r2, [r3, #25]
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	7e5b      	ldrb	r3, [r3, #25]
 800c64a:	2b02      	cmp	r3, #2
 800c64c:	d806      	bhi.n	800c65c <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	2201      	movs	r2, #1
 800c652:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	2201      	movs	r2, #1
 800c658:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800c65a:	e025      	b.n	800c6a8 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c662:	2106      	movs	r1, #6
 800c664:	6878      	ldr	r0, [r7, #4]
 800c666:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	2200      	movs	r2, #0
 800c66c:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	795b      	ldrb	r3, [r3, #5]
 800c672:	4619      	mov	r1, r3
 800c674:	6878      	ldr	r0, [r7, #4]
 800c676:	f000 f90d 	bl	800c894 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	791b      	ldrb	r3, [r3, #4]
 800c67e:	4619      	mov	r1, r3
 800c680:	6878      	ldr	r0, [r7, #4]
 800c682:	f000 f907 	bl	800c894 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	2200      	movs	r2, #0
 800c68a:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800c68c:	2302      	movs	r3, #2
 800c68e:	73fb      	strb	r3, [r7, #15]
      break;
 800c690:	e00a      	b.n	800c6a8 <USBH_HandleControl+0x2e0>

    default:
      break;
 800c692:	bf00      	nop
 800c694:	e008      	b.n	800c6a8 <USBH_HandleControl+0x2e0>
      break;
 800c696:	bf00      	nop
 800c698:	e006      	b.n	800c6a8 <USBH_HandleControl+0x2e0>
      break;
 800c69a:	bf00      	nop
 800c69c:	e004      	b.n	800c6a8 <USBH_HandleControl+0x2e0>
      break;
 800c69e:	bf00      	nop
 800c6a0:	e002      	b.n	800c6a8 <USBH_HandleControl+0x2e0>
      break;
 800c6a2:	bf00      	nop
 800c6a4:	e000      	b.n	800c6a8 <USBH_HandleControl+0x2e0>
      break;
 800c6a6:	bf00      	nop
  }

  return status;
 800c6a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	3710      	adds	r7, #16
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	bd80      	pop	{r7, pc}
 800c6b2:	bf00      	nop

0800c6b4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	b088      	sub	sp, #32
 800c6b8:	af04      	add	r7, sp, #16
 800c6ba:	60f8      	str	r0, [r7, #12]
 800c6bc:	60b9      	str	r1, [r7, #8]
 800c6be:	4613      	mov	r3, r2
 800c6c0:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c6c2:	79f9      	ldrb	r1, [r7, #7]
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	9303      	str	r3, [sp, #12]
 800c6c8:	2308      	movs	r3, #8
 800c6ca:	9302      	str	r3, [sp, #8]
 800c6cc:	68bb      	ldr	r3, [r7, #8]
 800c6ce:	9301      	str	r3, [sp, #4]
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	9300      	str	r3, [sp, #0]
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	68f8      	ldr	r0, [r7, #12]
 800c6da:	f000 fb26 	bl	800cd2a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800c6de:	2300      	movs	r3, #0
}
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	3710      	adds	r7, #16
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	bd80      	pop	{r7, pc}

0800c6e8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b088      	sub	sp, #32
 800c6ec:	af04      	add	r7, sp, #16
 800c6ee:	60f8      	str	r0, [r7, #12]
 800c6f0:	60b9      	str	r1, [r7, #8]
 800c6f2:	4611      	mov	r1, r2
 800c6f4:	461a      	mov	r2, r3
 800c6f6:	460b      	mov	r3, r1
 800c6f8:	80fb      	strh	r3, [r7, #6]
 800c6fa:	4613      	mov	r3, r2
 800c6fc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c704:	2b00      	cmp	r3, #0
 800c706:	d001      	beq.n	800c70c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800c708:	2300      	movs	r3, #0
 800c70a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c70c:	7979      	ldrb	r1, [r7, #5]
 800c70e:	7e3b      	ldrb	r3, [r7, #24]
 800c710:	9303      	str	r3, [sp, #12]
 800c712:	88fb      	ldrh	r3, [r7, #6]
 800c714:	9302      	str	r3, [sp, #8]
 800c716:	68bb      	ldr	r3, [r7, #8]
 800c718:	9301      	str	r3, [sp, #4]
 800c71a:	2301      	movs	r3, #1
 800c71c:	9300      	str	r3, [sp, #0]
 800c71e:	2300      	movs	r3, #0
 800c720:	2200      	movs	r2, #0
 800c722:	68f8      	ldr	r0, [r7, #12]
 800c724:	f000 fb01 	bl	800cd2a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800c728:	2300      	movs	r3, #0
}
 800c72a:	4618      	mov	r0, r3
 800c72c:	3710      	adds	r7, #16
 800c72e:	46bd      	mov	sp, r7
 800c730:	bd80      	pop	{r7, pc}

0800c732 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800c732:	b580      	push	{r7, lr}
 800c734:	b088      	sub	sp, #32
 800c736:	af04      	add	r7, sp, #16
 800c738:	60f8      	str	r0, [r7, #12]
 800c73a:	60b9      	str	r1, [r7, #8]
 800c73c:	4611      	mov	r1, r2
 800c73e:	461a      	mov	r2, r3
 800c740:	460b      	mov	r3, r1
 800c742:	80fb      	strh	r3, [r7, #6]
 800c744:	4613      	mov	r3, r2
 800c746:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c748:	7979      	ldrb	r1, [r7, #5]
 800c74a:	2300      	movs	r3, #0
 800c74c:	9303      	str	r3, [sp, #12]
 800c74e:	88fb      	ldrh	r3, [r7, #6]
 800c750:	9302      	str	r3, [sp, #8]
 800c752:	68bb      	ldr	r3, [r7, #8]
 800c754:	9301      	str	r3, [sp, #4]
 800c756:	2301      	movs	r3, #1
 800c758:	9300      	str	r3, [sp, #0]
 800c75a:	2300      	movs	r3, #0
 800c75c:	2201      	movs	r2, #1
 800c75e:	68f8      	ldr	r0, [r7, #12]
 800c760:	f000 fae3 	bl	800cd2a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c764:	2300      	movs	r3, #0

}
 800c766:	4618      	mov	r0, r3
 800c768:	3710      	adds	r7, #16
 800c76a:	46bd      	mov	sp, r7
 800c76c:	bd80      	pop	{r7, pc}

0800c76e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800c76e:	b580      	push	{r7, lr}
 800c770:	b088      	sub	sp, #32
 800c772:	af04      	add	r7, sp, #16
 800c774:	60f8      	str	r0, [r7, #12]
 800c776:	60b9      	str	r1, [r7, #8]
 800c778:	4611      	mov	r1, r2
 800c77a:	461a      	mov	r2, r3
 800c77c:	460b      	mov	r3, r1
 800c77e:	80fb      	strh	r3, [r7, #6]
 800c780:	4613      	mov	r3, r2
 800c782:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d001      	beq.n	800c792 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800c78e:	2300      	movs	r3, #0
 800c790:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c792:	7979      	ldrb	r1, [r7, #5]
 800c794:	7e3b      	ldrb	r3, [r7, #24]
 800c796:	9303      	str	r3, [sp, #12]
 800c798:	88fb      	ldrh	r3, [r7, #6]
 800c79a:	9302      	str	r3, [sp, #8]
 800c79c:	68bb      	ldr	r3, [r7, #8]
 800c79e:	9301      	str	r3, [sp, #4]
 800c7a0:	2301      	movs	r3, #1
 800c7a2:	9300      	str	r3, [sp, #0]
 800c7a4:	2302      	movs	r3, #2
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	68f8      	ldr	r0, [r7, #12]
 800c7aa:	f000 fabe 	bl	800cd2a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800c7ae:	2300      	movs	r3, #0
}
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	3710      	adds	r7, #16
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	bd80      	pop	{r7, pc}

0800c7b8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b088      	sub	sp, #32
 800c7bc:	af04      	add	r7, sp, #16
 800c7be:	60f8      	str	r0, [r7, #12]
 800c7c0:	60b9      	str	r1, [r7, #8]
 800c7c2:	4611      	mov	r1, r2
 800c7c4:	461a      	mov	r2, r3
 800c7c6:	460b      	mov	r3, r1
 800c7c8:	80fb      	strh	r3, [r7, #6]
 800c7ca:	4613      	mov	r3, r2
 800c7cc:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c7ce:	7979      	ldrb	r1, [r7, #5]
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	9303      	str	r3, [sp, #12]
 800c7d4:	88fb      	ldrh	r3, [r7, #6]
 800c7d6:	9302      	str	r3, [sp, #8]
 800c7d8:	68bb      	ldr	r3, [r7, #8]
 800c7da:	9301      	str	r3, [sp, #4]
 800c7dc:	2301      	movs	r3, #1
 800c7de:	9300      	str	r3, [sp, #0]
 800c7e0:	2302      	movs	r3, #2
 800c7e2:	2201      	movs	r2, #1
 800c7e4:	68f8      	ldr	r0, [r7, #12]
 800c7e6:	f000 faa0 	bl	800cd2a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c7ea:	2300      	movs	r3, #0
}
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	3710      	adds	r7, #16
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	bd80      	pop	{r7, pc}

0800c7f4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c7f4:	b580      	push	{r7, lr}
 800c7f6:	b086      	sub	sp, #24
 800c7f8:	af04      	add	r7, sp, #16
 800c7fa:	6078      	str	r0, [r7, #4]
 800c7fc:	4608      	mov	r0, r1
 800c7fe:	4611      	mov	r1, r2
 800c800:	461a      	mov	r2, r3
 800c802:	4603      	mov	r3, r0
 800c804:	70fb      	strb	r3, [r7, #3]
 800c806:	460b      	mov	r3, r1
 800c808:	70bb      	strb	r3, [r7, #2]
 800c80a:	4613      	mov	r3, r2
 800c80c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800c80e:	7878      	ldrb	r0, [r7, #1]
 800c810:	78ba      	ldrb	r2, [r7, #2]
 800c812:	78f9      	ldrb	r1, [r7, #3]
 800c814:	8b3b      	ldrh	r3, [r7, #24]
 800c816:	9302      	str	r3, [sp, #8]
 800c818:	7d3b      	ldrb	r3, [r7, #20]
 800c81a:	9301      	str	r3, [sp, #4]
 800c81c:	7c3b      	ldrb	r3, [r7, #16]
 800c81e:	9300      	str	r3, [sp, #0]
 800c820:	4603      	mov	r3, r0
 800c822:	6878      	ldr	r0, [r7, #4]
 800c824:	f000 fa45 	bl	800ccb2 <USBH_LL_OpenPipe>

  return USBH_OK;
 800c828:	2300      	movs	r3, #0
}
 800c82a:	4618      	mov	r0, r3
 800c82c:	3708      	adds	r7, #8
 800c82e:	46bd      	mov	sp, r7
 800c830:	bd80      	pop	{r7, pc}

0800c832 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800c832:	b580      	push	{r7, lr}
 800c834:	b082      	sub	sp, #8
 800c836:	af00      	add	r7, sp, #0
 800c838:	6078      	str	r0, [r7, #4]
 800c83a:	460b      	mov	r3, r1
 800c83c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800c83e:	78fb      	ldrb	r3, [r7, #3]
 800c840:	4619      	mov	r1, r3
 800c842:	6878      	ldr	r0, [r7, #4]
 800c844:	f000 fa64 	bl	800cd10 <USBH_LL_ClosePipe>

  return USBH_OK;
 800c848:	2300      	movs	r3, #0
}
 800c84a:	4618      	mov	r0, r3
 800c84c:	3708      	adds	r7, #8
 800c84e:	46bd      	mov	sp, r7
 800c850:	bd80      	pop	{r7, pc}

0800c852 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800c852:	b580      	push	{r7, lr}
 800c854:	b084      	sub	sp, #16
 800c856:	af00      	add	r7, sp, #0
 800c858:	6078      	str	r0, [r7, #4]
 800c85a:	460b      	mov	r3, r1
 800c85c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800c85e:	6878      	ldr	r0, [r7, #4]
 800c860:	f000 f836 	bl	800c8d0 <USBH_GetFreePipe>
 800c864:	4603      	mov	r3, r0
 800c866:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800c868:	89fb      	ldrh	r3, [r7, #14]
 800c86a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c86e:	4293      	cmp	r3, r2
 800c870:	d00a      	beq.n	800c888 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800c872:	78fa      	ldrb	r2, [r7, #3]
 800c874:	89fb      	ldrh	r3, [r7, #14]
 800c876:	f003 030f 	and.w	r3, r3, #15
 800c87a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c87e:	6879      	ldr	r1, [r7, #4]
 800c880:	33e0      	adds	r3, #224	@ 0xe0
 800c882:	009b      	lsls	r3, r3, #2
 800c884:	440b      	add	r3, r1
 800c886:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800c888:	89fb      	ldrh	r3, [r7, #14]
 800c88a:	b2db      	uxtb	r3, r3
}
 800c88c:	4618      	mov	r0, r3
 800c88e:	3710      	adds	r7, #16
 800c890:	46bd      	mov	sp, r7
 800c892:	bd80      	pop	{r7, pc}

0800c894 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800c894:	b480      	push	{r7}
 800c896:	b083      	sub	sp, #12
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
 800c89c:	460b      	mov	r3, r1
 800c89e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800c8a0:	78fb      	ldrb	r3, [r7, #3]
 800c8a2:	2b0f      	cmp	r3, #15
 800c8a4:	d80d      	bhi.n	800c8c2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800c8a6:	78fb      	ldrb	r3, [r7, #3]
 800c8a8:	687a      	ldr	r2, [r7, #4]
 800c8aa:	33e0      	adds	r3, #224	@ 0xe0
 800c8ac:	009b      	lsls	r3, r3, #2
 800c8ae:	4413      	add	r3, r2
 800c8b0:	685a      	ldr	r2, [r3, #4]
 800c8b2:	78fb      	ldrb	r3, [r7, #3]
 800c8b4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c8b8:	6879      	ldr	r1, [r7, #4]
 800c8ba:	33e0      	adds	r3, #224	@ 0xe0
 800c8bc:	009b      	lsls	r3, r3, #2
 800c8be:	440b      	add	r3, r1
 800c8c0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800c8c2:	2300      	movs	r3, #0
}
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	370c      	adds	r7, #12
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ce:	4770      	bx	lr

0800c8d0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800c8d0:	b480      	push	{r7}
 800c8d2:	b085      	sub	sp, #20
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800c8d8:	2300      	movs	r3, #0
 800c8da:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800c8dc:	2300      	movs	r3, #0
 800c8de:	73fb      	strb	r3, [r7, #15]
 800c8e0:	e00f      	b.n	800c902 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800c8e2:	7bfb      	ldrb	r3, [r7, #15]
 800c8e4:	687a      	ldr	r2, [r7, #4]
 800c8e6:	33e0      	adds	r3, #224	@ 0xe0
 800c8e8:	009b      	lsls	r3, r3, #2
 800c8ea:	4413      	add	r3, r2
 800c8ec:	685b      	ldr	r3, [r3, #4]
 800c8ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d102      	bne.n	800c8fc <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800c8f6:	7bfb      	ldrb	r3, [r7, #15]
 800c8f8:	b29b      	uxth	r3, r3
 800c8fa:	e007      	b.n	800c90c <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800c8fc:	7bfb      	ldrb	r3, [r7, #15]
 800c8fe:	3301      	adds	r3, #1
 800c900:	73fb      	strb	r3, [r7, #15]
 800c902:	7bfb      	ldrb	r3, [r7, #15]
 800c904:	2b0f      	cmp	r3, #15
 800c906:	d9ec      	bls.n	800c8e2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800c908:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800c90c:	4618      	mov	r0, r3
 800c90e:	3714      	adds	r7, #20
 800c910:	46bd      	mov	sp, r7
 800c912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c916:	4770      	bx	lr

0800c918 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800c91c:	2201      	movs	r2, #1
 800c91e:	490e      	ldr	r1, [pc, #56]	@ (800c958 <MX_USB_HOST_Init+0x40>)
 800c920:	480e      	ldr	r0, [pc, #56]	@ (800c95c <MX_USB_HOST_Init+0x44>)
 800c922:	f7fe fb0f 	bl	800af44 <USBH_Init>
 800c926:	4603      	mov	r3, r0
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d001      	beq.n	800c930 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800c92c:	f7f5 fb98 	bl	8002060 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800c930:	490b      	ldr	r1, [pc, #44]	@ (800c960 <MX_USB_HOST_Init+0x48>)
 800c932:	480a      	ldr	r0, [pc, #40]	@ (800c95c <MX_USB_HOST_Init+0x44>)
 800c934:	f7fe fbb1 	bl	800b09a <USBH_RegisterClass>
 800c938:	4603      	mov	r3, r0
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d001      	beq.n	800c942 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800c93e:	f7f5 fb8f 	bl	8002060 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c942:	4806      	ldr	r0, [pc, #24]	@ (800c95c <MX_USB_HOST_Init+0x44>)
 800c944:	f7fe fc35 	bl	800b1b2 <USBH_Start>
 800c948:	4603      	mov	r3, r0
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d001      	beq.n	800c952 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800c94e:	f7f5 fb87 	bl	8002060 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800c952:	bf00      	nop
 800c954:	bd80      	pop	{r7, pc}
 800c956:	bf00      	nop
 800c958:	0800c979 	.word	0x0800c979
 800c95c:	20000524 	.word	0x20000524
 800c960:	2000000c 	.word	0x2000000c

0800c964 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800c964:	b580      	push	{r7, lr}
 800c966:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800c968:	4802      	ldr	r0, [pc, #8]	@ (800c974 <MX_USB_HOST_Process+0x10>)
 800c96a:	f7fe fc33 	bl	800b1d4 <USBH_Process>
}
 800c96e:	bf00      	nop
 800c970:	bd80      	pop	{r7, pc}
 800c972:	bf00      	nop
 800c974:	20000524 	.word	0x20000524

0800c978 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c978:	b480      	push	{r7}
 800c97a:	b083      	sub	sp, #12
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	6078      	str	r0, [r7, #4]
 800c980:	460b      	mov	r3, r1
 800c982:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c984:	78fb      	ldrb	r3, [r7, #3]
 800c986:	3b01      	subs	r3, #1
 800c988:	2b04      	cmp	r3, #4
 800c98a:	d819      	bhi.n	800c9c0 <USBH_UserProcess+0x48>
 800c98c:	a201      	add	r2, pc, #4	@ (adr r2, 800c994 <USBH_UserProcess+0x1c>)
 800c98e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c992:	bf00      	nop
 800c994:	0800c9c1 	.word	0x0800c9c1
 800c998:	0800c9b1 	.word	0x0800c9b1
 800c99c:	0800c9c1 	.word	0x0800c9c1
 800c9a0:	0800c9b9 	.word	0x0800c9b9
 800c9a4:	0800c9a9 	.word	0x0800c9a9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c9a8:	4b09      	ldr	r3, [pc, #36]	@ (800c9d0 <USBH_UserProcess+0x58>)
 800c9aa:	2203      	movs	r2, #3
 800c9ac:	701a      	strb	r2, [r3, #0]
  break;
 800c9ae:	e008      	b.n	800c9c2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c9b0:	4b07      	ldr	r3, [pc, #28]	@ (800c9d0 <USBH_UserProcess+0x58>)
 800c9b2:	2202      	movs	r2, #2
 800c9b4:	701a      	strb	r2, [r3, #0]
  break;
 800c9b6:	e004      	b.n	800c9c2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c9b8:	4b05      	ldr	r3, [pc, #20]	@ (800c9d0 <USBH_UserProcess+0x58>)
 800c9ba:	2201      	movs	r2, #1
 800c9bc:	701a      	strb	r2, [r3, #0]
  break;
 800c9be:	e000      	b.n	800c9c2 <USBH_UserProcess+0x4a>

  default:
  break;
 800c9c0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c9c2:	bf00      	nop
 800c9c4:	370c      	adds	r7, #12
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9cc:	4770      	bx	lr
 800c9ce:	bf00      	nop
 800c9d0:	200008fc 	.word	0x200008fc

0800c9d4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b08a      	sub	sp, #40	@ 0x28
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c9dc:	f107 0314 	add.w	r3, r7, #20
 800c9e0:	2200      	movs	r2, #0
 800c9e2:	601a      	str	r2, [r3, #0]
 800c9e4:	605a      	str	r2, [r3, #4]
 800c9e6:	609a      	str	r2, [r3, #8]
 800c9e8:	60da      	str	r2, [r3, #12]
 800c9ea:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c9f4:	d13a      	bne.n	800ca6c <HAL_HCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	613b      	str	r3, [r7, #16]
 800c9fa:	4b1e      	ldr	r3, [pc, #120]	@ (800ca74 <HAL_HCD_MspInit+0xa0>)
 800c9fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9fe:	4a1d      	ldr	r2, [pc, #116]	@ (800ca74 <HAL_HCD_MspInit+0xa0>)
 800ca00:	f043 0301 	orr.w	r3, r3, #1
 800ca04:	6313      	str	r3, [r2, #48]	@ 0x30
 800ca06:	4b1b      	ldr	r3, [pc, #108]	@ (800ca74 <HAL_HCD_MspInit+0xa0>)
 800ca08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca0a:	f003 0301 	and.w	r3, r3, #1
 800ca0e:	613b      	str	r3, [r7, #16]
 800ca10:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800ca12:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800ca16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca18:	2302      	movs	r3, #2
 800ca1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ca20:	2303      	movs	r3, #3
 800ca22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ca24:	230a      	movs	r3, #10
 800ca26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ca28:	f107 0314 	add.w	r3, r7, #20
 800ca2c:	4619      	mov	r1, r3
 800ca2e:	4812      	ldr	r0, [pc, #72]	@ (800ca78 <HAL_HCD_MspInit+0xa4>)
 800ca30:	f7f7 f860 	bl	8003af4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ca34:	4b0f      	ldr	r3, [pc, #60]	@ (800ca74 <HAL_HCD_MspInit+0xa0>)
 800ca36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca38:	4a0e      	ldr	r2, [pc, #56]	@ (800ca74 <HAL_HCD_MspInit+0xa0>)
 800ca3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca3e:	6353      	str	r3, [r2, #52]	@ 0x34
 800ca40:	2300      	movs	r3, #0
 800ca42:	60fb      	str	r3, [r7, #12]
 800ca44:	4b0b      	ldr	r3, [pc, #44]	@ (800ca74 <HAL_HCD_MspInit+0xa0>)
 800ca46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca48:	4a0a      	ldr	r2, [pc, #40]	@ (800ca74 <HAL_HCD_MspInit+0xa0>)
 800ca4a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ca4e:	6453      	str	r3, [r2, #68]	@ 0x44
 800ca50:	4b08      	ldr	r3, [pc, #32]	@ (800ca74 <HAL_HCD_MspInit+0xa0>)
 800ca52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca58:	60fb      	str	r3, [r7, #12]
 800ca5a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	2100      	movs	r1, #0
 800ca60:	2043      	movs	r0, #67	@ 0x43
 800ca62:	f7f6 fc94 	bl	800338e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ca66:	2043      	movs	r0, #67	@ 0x43
 800ca68:	f7f6 fcad 	bl	80033c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ca6c:	bf00      	nop
 800ca6e:	3728      	adds	r7, #40	@ 0x28
 800ca70:	46bd      	mov	sp, r7
 800ca72:	bd80      	pop	{r7, pc}
 800ca74:	40023800 	.word	0x40023800
 800ca78:	40020000 	.word	0x40020000

0800ca7c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800ca7c:	b580      	push	{r7, lr}
 800ca7e:	b082      	sub	sp, #8
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	f7fe ff7b 	bl	800b986 <USBH_LL_IncTimer>
}
 800ca90:	bf00      	nop
 800ca92:	3708      	adds	r7, #8
 800ca94:	46bd      	mov	sp, r7
 800ca96:	bd80      	pop	{r7, pc}

0800ca98 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b082      	sub	sp, #8
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800caa6:	4618      	mov	r0, r3
 800caa8:	f7fe ffb7 	bl	800ba1a <USBH_LL_Connect>
}
 800caac:	bf00      	nop
 800caae:	3708      	adds	r7, #8
 800cab0:	46bd      	mov	sp, r7
 800cab2:	bd80      	pop	{r7, pc}

0800cab4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b082      	sub	sp, #8
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800cac2:	4618      	mov	r0, r3
 800cac4:	f7fe ffc0 	bl	800ba48 <USBH_LL_Disconnect>
}
 800cac8:	bf00      	nop
 800caca:	3708      	adds	r7, #8
 800cacc:	46bd      	mov	sp, r7
 800cace:	bd80      	pop	{r7, pc}

0800cad0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800cad0:	b480      	push	{r7}
 800cad2:	b083      	sub	sp, #12
 800cad4:	af00      	add	r7, sp, #0
 800cad6:	6078      	str	r0, [r7, #4]
 800cad8:	460b      	mov	r3, r1
 800cada:	70fb      	strb	r3, [r7, #3]
 800cadc:	4613      	mov	r3, r2
 800cade:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800cae0:	bf00      	nop
 800cae2:	370c      	adds	r7, #12
 800cae4:	46bd      	mov	sp, r7
 800cae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caea:	4770      	bx	lr

0800caec <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800caec:	b580      	push	{r7, lr}
 800caee:	b082      	sub	sp, #8
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800cafa:	4618      	mov	r0, r3
 800cafc:	f7fe ff6d 	bl	800b9da <USBH_LL_PortEnabled>
}
 800cb00:	bf00      	nop
 800cb02:	3708      	adds	r7, #8
 800cb04:	46bd      	mov	sp, r7
 800cb06:	bd80      	pop	{r7, pc}

0800cb08 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800cb08:	b580      	push	{r7, lr}
 800cb0a:	b082      	sub	sp, #8
 800cb0c:	af00      	add	r7, sp, #0
 800cb0e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800cb16:	4618      	mov	r0, r3
 800cb18:	f7fe ff6d 	bl	800b9f6 <USBH_LL_PortDisabled>
}
 800cb1c:	bf00      	nop
 800cb1e:	3708      	adds	r7, #8
 800cb20:	46bd      	mov	sp, r7
 800cb22:	bd80      	pop	{r7, pc}

0800cb24 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b082      	sub	sp, #8
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800cb32:	2b01      	cmp	r3, #1
 800cb34:	d12a      	bne.n	800cb8c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800cb36:	4a18      	ldr	r2, [pc, #96]	@ (800cb98 <USBH_LL_Init+0x74>)
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	4a15      	ldr	r2, [pc, #84]	@ (800cb98 <USBH_LL_Init+0x74>)
 800cb42:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800cb46:	4b14      	ldr	r3, [pc, #80]	@ (800cb98 <USBH_LL_Init+0x74>)
 800cb48:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800cb4c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800cb4e:	4b12      	ldr	r3, [pc, #72]	@ (800cb98 <USBH_LL_Init+0x74>)
 800cb50:	2208      	movs	r2, #8
 800cb52:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800cb54:	4b10      	ldr	r3, [pc, #64]	@ (800cb98 <USBH_LL_Init+0x74>)
 800cb56:	2201      	movs	r2, #1
 800cb58:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800cb5a:	4b0f      	ldr	r3, [pc, #60]	@ (800cb98 <USBH_LL_Init+0x74>)
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800cb60:	4b0d      	ldr	r3, [pc, #52]	@ (800cb98 <USBH_LL_Init+0x74>)
 800cb62:	2202      	movs	r2, #2
 800cb64:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800cb66:	4b0c      	ldr	r3, [pc, #48]	@ (800cb98 <USBH_LL_Init+0x74>)
 800cb68:	2200      	movs	r2, #0
 800cb6a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800cb6c:	480a      	ldr	r0, [pc, #40]	@ (800cb98 <USBH_LL_Init+0x74>)
 800cb6e:	f7f7 f976 	bl	8003e5e <HAL_HCD_Init>
 800cb72:	4603      	mov	r3, r0
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d001      	beq.n	800cb7c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800cb78:	f7f5 fa72 	bl	8002060 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800cb7c:	4806      	ldr	r0, [pc, #24]	@ (800cb98 <USBH_LL_Init+0x74>)
 800cb7e:	f7f7 fdb3 	bl	80046e8 <HAL_HCD_GetCurrentFrame>
 800cb82:	4603      	mov	r3, r0
 800cb84:	4619      	mov	r1, r3
 800cb86:	6878      	ldr	r0, [r7, #4]
 800cb88:	f7fe feee 	bl	800b968 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800cb8c:	2300      	movs	r3, #0
}
 800cb8e:	4618      	mov	r0, r3
 800cb90:	3708      	adds	r7, #8
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bd80      	pop	{r7, pc}
 800cb96:	bf00      	nop
 800cb98:	20000900 	.word	0x20000900

0800cb9c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800cb9c:	b580      	push	{r7, lr}
 800cb9e:	b084      	sub	sp, #16
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cba4:	2300      	movs	r3, #0
 800cba6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cba8:	2300      	movs	r3, #0
 800cbaa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	f7f7 fd20 	bl	80045f8 <HAL_HCD_Start>
 800cbb8:	4603      	mov	r3, r0
 800cbba:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800cbbc:	7bfb      	ldrb	r3, [r7, #15]
 800cbbe:	4618      	mov	r0, r3
 800cbc0:	f000 f94c 	bl	800ce5c <USBH_Get_USB_Status>
 800cbc4:	4603      	mov	r3, r0
 800cbc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cbc8:	7bbb      	ldrb	r3, [r7, #14]
}
 800cbca:	4618      	mov	r0, r3
 800cbcc:	3710      	adds	r7, #16
 800cbce:	46bd      	mov	sp, r7
 800cbd0:	bd80      	pop	{r7, pc}

0800cbd2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800cbd2:	b580      	push	{r7, lr}
 800cbd4:	b084      	sub	sp, #16
 800cbd6:	af00      	add	r7, sp, #0
 800cbd8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cbda:	2300      	movs	r3, #0
 800cbdc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cbde:	2300      	movs	r3, #0
 800cbe0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cbe8:	4618      	mov	r0, r3
 800cbea:	f7f7 fd28 	bl	800463e <HAL_HCD_Stop>
 800cbee:	4603      	mov	r3, r0
 800cbf0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800cbf2:	7bfb      	ldrb	r3, [r7, #15]
 800cbf4:	4618      	mov	r0, r3
 800cbf6:	f000 f931 	bl	800ce5c <USBH_Get_USB_Status>
 800cbfa:	4603      	mov	r3, r0
 800cbfc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cbfe:	7bbb      	ldrb	r3, [r7, #14]
}
 800cc00:	4618      	mov	r0, r3
 800cc02:	3710      	adds	r7, #16
 800cc04:	46bd      	mov	sp, r7
 800cc06:	bd80      	pop	{r7, pc}

0800cc08 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800cc08:	b580      	push	{r7, lr}
 800cc0a:	b084      	sub	sp, #16
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800cc10:	2301      	movs	r3, #1
 800cc12:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	f7f7 fd72 	bl	8004704 <HAL_HCD_GetCurrentSpeed>
 800cc20:	4603      	mov	r3, r0
 800cc22:	2b02      	cmp	r3, #2
 800cc24:	d00c      	beq.n	800cc40 <USBH_LL_GetSpeed+0x38>
 800cc26:	2b02      	cmp	r3, #2
 800cc28:	d80d      	bhi.n	800cc46 <USBH_LL_GetSpeed+0x3e>
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d002      	beq.n	800cc34 <USBH_LL_GetSpeed+0x2c>
 800cc2e:	2b01      	cmp	r3, #1
 800cc30:	d003      	beq.n	800cc3a <USBH_LL_GetSpeed+0x32>
 800cc32:	e008      	b.n	800cc46 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800cc34:	2300      	movs	r3, #0
 800cc36:	73fb      	strb	r3, [r7, #15]
    break;
 800cc38:	e008      	b.n	800cc4c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	73fb      	strb	r3, [r7, #15]
    break;
 800cc3e:	e005      	b.n	800cc4c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800cc40:	2302      	movs	r3, #2
 800cc42:	73fb      	strb	r3, [r7, #15]
    break;
 800cc44:	e002      	b.n	800cc4c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800cc46:	2301      	movs	r3, #1
 800cc48:	73fb      	strb	r3, [r7, #15]
    break;
 800cc4a:	bf00      	nop
  }
  return  speed;
 800cc4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc4e:	4618      	mov	r0, r3
 800cc50:	3710      	adds	r7, #16
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bd80      	pop	{r7, pc}

0800cc56 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800cc56:	b580      	push	{r7, lr}
 800cc58:	b084      	sub	sp, #16
 800cc5a:	af00      	add	r7, sp, #0
 800cc5c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc5e:	2300      	movs	r3, #0
 800cc60:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cc62:	2300      	movs	r3, #0
 800cc64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	f7f7 fd03 	bl	8004678 <HAL_HCD_ResetPort>
 800cc72:	4603      	mov	r3, r0
 800cc74:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800cc76:	7bfb      	ldrb	r3, [r7, #15]
 800cc78:	4618      	mov	r0, r3
 800cc7a:	f000 f8ef 	bl	800ce5c <USBH_Get_USB_Status>
 800cc7e:	4603      	mov	r3, r0
 800cc80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cc82:	7bbb      	ldrb	r3, [r7, #14]
}
 800cc84:	4618      	mov	r0, r3
 800cc86:	3710      	adds	r7, #16
 800cc88:	46bd      	mov	sp, r7
 800cc8a:	bd80      	pop	{r7, pc}

0800cc8c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b082      	sub	sp, #8
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	6078      	str	r0, [r7, #4]
 800cc94:	460b      	mov	r3, r1
 800cc96:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cc9e:	78fa      	ldrb	r2, [r7, #3]
 800cca0:	4611      	mov	r1, r2
 800cca2:	4618      	mov	r0, r3
 800cca4:	f7f7 fd0b 	bl	80046be <HAL_HCD_HC_GetXferCount>
 800cca8:	4603      	mov	r3, r0
}
 800ccaa:	4618      	mov	r0, r3
 800ccac:	3708      	adds	r7, #8
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	bd80      	pop	{r7, pc}

0800ccb2 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800ccb2:	b590      	push	{r4, r7, lr}
 800ccb4:	b089      	sub	sp, #36	@ 0x24
 800ccb6:	af04      	add	r7, sp, #16
 800ccb8:	6078      	str	r0, [r7, #4]
 800ccba:	4608      	mov	r0, r1
 800ccbc:	4611      	mov	r1, r2
 800ccbe:	461a      	mov	r2, r3
 800ccc0:	4603      	mov	r3, r0
 800ccc2:	70fb      	strb	r3, [r7, #3]
 800ccc4:	460b      	mov	r3, r1
 800ccc6:	70bb      	strb	r3, [r7, #2]
 800ccc8:	4613      	mov	r3, r2
 800ccca:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cccc:	2300      	movs	r3, #0
 800ccce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800ccda:	787c      	ldrb	r4, [r7, #1]
 800ccdc:	78ba      	ldrb	r2, [r7, #2]
 800ccde:	78f9      	ldrb	r1, [r7, #3]
 800cce0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cce2:	9302      	str	r3, [sp, #8]
 800cce4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cce8:	9301      	str	r3, [sp, #4]
 800ccea:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ccee:	9300      	str	r3, [sp, #0]
 800ccf0:	4623      	mov	r3, r4
 800ccf2:	f7f7 f91b 	bl	8003f2c <HAL_HCD_HC_Init>
 800ccf6:	4603      	mov	r3, r0
 800ccf8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800ccfa:	7bfb      	ldrb	r3, [r7, #15]
 800ccfc:	4618      	mov	r0, r3
 800ccfe:	f000 f8ad 	bl	800ce5c <USBH_Get_USB_Status>
 800cd02:	4603      	mov	r3, r0
 800cd04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cd06:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd08:	4618      	mov	r0, r3
 800cd0a:	3714      	adds	r7, #20
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	bd90      	pop	{r4, r7, pc}

0800cd10 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800cd10:	b480      	push	{r7}
 800cd12:	b083      	sub	sp, #12
 800cd14:	af00      	add	r7, sp, #0
 800cd16:	6078      	str	r0, [r7, #4]
 800cd18:	460b      	mov	r3, r1
 800cd1a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800cd1c:	2300      	movs	r3, #0
}
 800cd1e:	4618      	mov	r0, r3
 800cd20:	370c      	adds	r7, #12
 800cd22:	46bd      	mov	sp, r7
 800cd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd28:	4770      	bx	lr

0800cd2a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800cd2a:	b590      	push	{r4, r7, lr}
 800cd2c:	b089      	sub	sp, #36	@ 0x24
 800cd2e:	af04      	add	r7, sp, #16
 800cd30:	6078      	str	r0, [r7, #4]
 800cd32:	4608      	mov	r0, r1
 800cd34:	4611      	mov	r1, r2
 800cd36:	461a      	mov	r2, r3
 800cd38:	4603      	mov	r3, r0
 800cd3a:	70fb      	strb	r3, [r7, #3]
 800cd3c:	460b      	mov	r3, r1
 800cd3e:	70bb      	strb	r3, [r7, #2]
 800cd40:	4613      	mov	r3, r2
 800cd42:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cd44:	2300      	movs	r3, #0
 800cd46:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800cd48:	2300      	movs	r3, #0
 800cd4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800cd52:	787c      	ldrb	r4, [r7, #1]
 800cd54:	78ba      	ldrb	r2, [r7, #2]
 800cd56:	78f9      	ldrb	r1, [r7, #3]
 800cd58:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800cd5c:	9303      	str	r3, [sp, #12]
 800cd5e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cd60:	9302      	str	r3, [sp, #8]
 800cd62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd64:	9301      	str	r3, [sp, #4]
 800cd66:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cd6a:	9300      	str	r3, [sp, #0]
 800cd6c:	4623      	mov	r3, r4
 800cd6e:	f7f7 f995 	bl	800409c <HAL_HCD_HC_SubmitRequest>
 800cd72:	4603      	mov	r3, r0
 800cd74:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800cd76:	7bfb      	ldrb	r3, [r7, #15]
 800cd78:	4618      	mov	r0, r3
 800cd7a:	f000 f86f 	bl	800ce5c <USBH_Get_USB_Status>
 800cd7e:	4603      	mov	r3, r0
 800cd80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800cd82:	7bbb      	ldrb	r3, [r7, #14]
}
 800cd84:	4618      	mov	r0, r3
 800cd86:	3714      	adds	r7, #20
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	bd90      	pop	{r4, r7, pc}

0800cd8c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b082      	sub	sp, #8
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	6078      	str	r0, [r7, #4]
 800cd94:	460b      	mov	r3, r1
 800cd96:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cd9e:	78fa      	ldrb	r2, [r7, #3]
 800cda0:	4611      	mov	r1, r2
 800cda2:	4618      	mov	r0, r3
 800cda4:	f7f7 fc76 	bl	8004694 <HAL_HCD_HC_GetURBState>
 800cda8:	4603      	mov	r3, r0
}
 800cdaa:	4618      	mov	r0, r3
 800cdac:	3708      	adds	r7, #8
 800cdae:	46bd      	mov	sp, r7
 800cdb0:	bd80      	pop	{r7, pc}

0800cdb2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800cdb2:	b580      	push	{r7, lr}
 800cdb4:	b082      	sub	sp, #8
 800cdb6:	af00      	add	r7, sp, #0
 800cdb8:	6078      	str	r0, [r7, #4]
 800cdba:	460b      	mov	r3, r1
 800cdbc:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800cdc4:	2b01      	cmp	r3, #1
 800cdc6:	d103      	bne.n	800cdd0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800cdc8:	78fb      	ldrb	r3, [r7, #3]
 800cdca:	4618      	mov	r0, r3
 800cdcc:	f000 f872 	bl	800ceb4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800cdd0:	20c8      	movs	r0, #200	@ 0xc8
 800cdd2:	f7f5 fdeb 	bl	80029ac <HAL_Delay>
  return USBH_OK;
 800cdd6:	2300      	movs	r3, #0
}
 800cdd8:	4618      	mov	r0, r3
 800cdda:	3708      	adds	r7, #8
 800cddc:	46bd      	mov	sp, r7
 800cdde:	bd80      	pop	{r7, pc}

0800cde0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800cde0:	b480      	push	{r7}
 800cde2:	b085      	sub	sp, #20
 800cde4:	af00      	add	r7, sp, #0
 800cde6:	6078      	str	r0, [r7, #4]
 800cde8:	460b      	mov	r3, r1
 800cdea:	70fb      	strb	r3, [r7, #3]
 800cdec:	4613      	mov	r3, r2
 800cdee:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800cdf6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800cdf8:	78fa      	ldrb	r2, [r7, #3]
 800cdfa:	68f9      	ldr	r1, [r7, #12]
 800cdfc:	4613      	mov	r3, r2
 800cdfe:	011b      	lsls	r3, r3, #4
 800ce00:	1a9b      	subs	r3, r3, r2
 800ce02:	009b      	lsls	r3, r3, #2
 800ce04:	440b      	add	r3, r1
 800ce06:	3317      	adds	r3, #23
 800ce08:	781b      	ldrb	r3, [r3, #0]
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d00a      	beq.n	800ce24 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800ce0e:	78fa      	ldrb	r2, [r7, #3]
 800ce10:	68f9      	ldr	r1, [r7, #12]
 800ce12:	4613      	mov	r3, r2
 800ce14:	011b      	lsls	r3, r3, #4
 800ce16:	1a9b      	subs	r3, r3, r2
 800ce18:	009b      	lsls	r3, r3, #2
 800ce1a:	440b      	add	r3, r1
 800ce1c:	333c      	adds	r3, #60	@ 0x3c
 800ce1e:	78ba      	ldrb	r2, [r7, #2]
 800ce20:	701a      	strb	r2, [r3, #0]
 800ce22:	e009      	b.n	800ce38 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800ce24:	78fa      	ldrb	r2, [r7, #3]
 800ce26:	68f9      	ldr	r1, [r7, #12]
 800ce28:	4613      	mov	r3, r2
 800ce2a:	011b      	lsls	r3, r3, #4
 800ce2c:	1a9b      	subs	r3, r3, r2
 800ce2e:	009b      	lsls	r3, r3, #2
 800ce30:	440b      	add	r3, r1
 800ce32:	333d      	adds	r3, #61	@ 0x3d
 800ce34:	78ba      	ldrb	r2, [r7, #2]
 800ce36:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800ce38:	2300      	movs	r3, #0
}
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	3714      	adds	r7, #20
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce44:	4770      	bx	lr

0800ce46 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800ce46:	b580      	push	{r7, lr}
 800ce48:	b082      	sub	sp, #8
 800ce4a:	af00      	add	r7, sp, #0
 800ce4c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800ce4e:	6878      	ldr	r0, [r7, #4]
 800ce50:	f7f5 fdac 	bl	80029ac <HAL_Delay>
}
 800ce54:	bf00      	nop
 800ce56:	3708      	adds	r7, #8
 800ce58:	46bd      	mov	sp, r7
 800ce5a:	bd80      	pop	{r7, pc}

0800ce5c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ce5c:	b480      	push	{r7}
 800ce5e:	b085      	sub	sp, #20
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	4603      	mov	r3, r0
 800ce64:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ce66:	2300      	movs	r3, #0
 800ce68:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ce6a:	79fb      	ldrb	r3, [r7, #7]
 800ce6c:	2b03      	cmp	r3, #3
 800ce6e:	d817      	bhi.n	800cea0 <USBH_Get_USB_Status+0x44>
 800ce70:	a201      	add	r2, pc, #4	@ (adr r2, 800ce78 <USBH_Get_USB_Status+0x1c>)
 800ce72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce76:	bf00      	nop
 800ce78:	0800ce89 	.word	0x0800ce89
 800ce7c:	0800ce8f 	.word	0x0800ce8f
 800ce80:	0800ce95 	.word	0x0800ce95
 800ce84:	0800ce9b 	.word	0x0800ce9b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800ce88:	2300      	movs	r3, #0
 800ce8a:	73fb      	strb	r3, [r7, #15]
    break;
 800ce8c:	e00b      	b.n	800cea6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800ce8e:	2302      	movs	r3, #2
 800ce90:	73fb      	strb	r3, [r7, #15]
    break;
 800ce92:	e008      	b.n	800cea6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800ce94:	2301      	movs	r3, #1
 800ce96:	73fb      	strb	r3, [r7, #15]
    break;
 800ce98:	e005      	b.n	800cea6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800ce9a:	2302      	movs	r3, #2
 800ce9c:	73fb      	strb	r3, [r7, #15]
    break;
 800ce9e:	e002      	b.n	800cea6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800cea0:	2302      	movs	r3, #2
 800cea2:	73fb      	strb	r3, [r7, #15]
    break;
 800cea4:	bf00      	nop
  }
  return usb_status;
 800cea6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cea8:	4618      	mov	r0, r3
 800ceaa:	3714      	adds	r7, #20
 800ceac:	46bd      	mov	sp, r7
 800ceae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb2:	4770      	bx	lr

0800ceb4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b084      	sub	sp, #16
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	4603      	mov	r3, r0
 800cebc:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800cebe:	79fb      	ldrb	r3, [r7, #7]
 800cec0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800cec2:	79fb      	ldrb	r3, [r7, #7]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d102      	bne.n	800cece <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800cec8:	2300      	movs	r3, #0
 800ceca:	73fb      	strb	r3, [r7, #15]
 800cecc:	e001      	b.n	800ced2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800cece:	2301      	movs	r3, #1
 800ced0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800ced2:	7bfb      	ldrb	r3, [r7, #15]
 800ced4:	461a      	mov	r2, r3
 800ced6:	2101      	movs	r1, #1
 800ced8:	4803      	ldr	r0, [pc, #12]	@ (800cee8 <MX_DriverVbusFS+0x34>)
 800ceda:	f7f6 ffa7 	bl	8003e2c <HAL_GPIO_WritePin>
}
 800cede:	bf00      	nop
 800cee0:	3710      	adds	r7, #16
 800cee2:	46bd      	mov	sp, r7
 800cee4:	bd80      	pop	{r7, pc}
 800cee6:	bf00      	nop
 800cee8:	40020800 	.word	0x40020800

0800ceec <atoi>:
 800ceec:	220a      	movs	r2, #10
 800ceee:	2100      	movs	r1, #0
 800cef0:	f000 b938 	b.w	800d164 <strtol>

0800cef4 <malloc>:
 800cef4:	4b02      	ldr	r3, [pc, #8]	@ (800cf00 <malloc+0xc>)
 800cef6:	4601      	mov	r1, r0
 800cef8:	6818      	ldr	r0, [r3, #0]
 800cefa:	f000 b82d 	b.w	800cf58 <_malloc_r>
 800cefe:	bf00      	nop
 800cf00:	20000038 	.word	0x20000038

0800cf04 <free>:
 800cf04:	4b02      	ldr	r3, [pc, #8]	@ (800cf10 <free+0xc>)
 800cf06:	4601      	mov	r1, r0
 800cf08:	6818      	ldr	r0, [r3, #0]
 800cf0a:	f001 bd9d 	b.w	800ea48 <_free_r>
 800cf0e:	bf00      	nop
 800cf10:	20000038 	.word	0x20000038

0800cf14 <sbrk_aligned>:
 800cf14:	b570      	push	{r4, r5, r6, lr}
 800cf16:	4e0f      	ldr	r6, [pc, #60]	@ (800cf54 <sbrk_aligned+0x40>)
 800cf18:	460c      	mov	r4, r1
 800cf1a:	6831      	ldr	r1, [r6, #0]
 800cf1c:	4605      	mov	r5, r0
 800cf1e:	b911      	cbnz	r1, 800cf26 <sbrk_aligned+0x12>
 800cf20:	f000 fee8 	bl	800dcf4 <_sbrk_r>
 800cf24:	6030      	str	r0, [r6, #0]
 800cf26:	4621      	mov	r1, r4
 800cf28:	4628      	mov	r0, r5
 800cf2a:	f000 fee3 	bl	800dcf4 <_sbrk_r>
 800cf2e:	1c43      	adds	r3, r0, #1
 800cf30:	d103      	bne.n	800cf3a <sbrk_aligned+0x26>
 800cf32:	f04f 34ff 	mov.w	r4, #4294967295
 800cf36:	4620      	mov	r0, r4
 800cf38:	bd70      	pop	{r4, r5, r6, pc}
 800cf3a:	1cc4      	adds	r4, r0, #3
 800cf3c:	f024 0403 	bic.w	r4, r4, #3
 800cf40:	42a0      	cmp	r0, r4
 800cf42:	d0f8      	beq.n	800cf36 <sbrk_aligned+0x22>
 800cf44:	1a21      	subs	r1, r4, r0
 800cf46:	4628      	mov	r0, r5
 800cf48:	f000 fed4 	bl	800dcf4 <_sbrk_r>
 800cf4c:	3001      	adds	r0, #1
 800cf4e:	d1f2      	bne.n	800cf36 <sbrk_aligned+0x22>
 800cf50:	e7ef      	b.n	800cf32 <sbrk_aligned+0x1e>
 800cf52:	bf00      	nop
 800cf54:	20000ce0 	.word	0x20000ce0

0800cf58 <_malloc_r>:
 800cf58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf5c:	1ccd      	adds	r5, r1, #3
 800cf5e:	f025 0503 	bic.w	r5, r5, #3
 800cf62:	3508      	adds	r5, #8
 800cf64:	2d0c      	cmp	r5, #12
 800cf66:	bf38      	it	cc
 800cf68:	250c      	movcc	r5, #12
 800cf6a:	2d00      	cmp	r5, #0
 800cf6c:	4606      	mov	r6, r0
 800cf6e:	db01      	blt.n	800cf74 <_malloc_r+0x1c>
 800cf70:	42a9      	cmp	r1, r5
 800cf72:	d904      	bls.n	800cf7e <_malloc_r+0x26>
 800cf74:	230c      	movs	r3, #12
 800cf76:	6033      	str	r3, [r6, #0]
 800cf78:	2000      	movs	r0, #0
 800cf7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d054 <_malloc_r+0xfc>
 800cf82:	f000 f869 	bl	800d058 <__malloc_lock>
 800cf86:	f8d8 3000 	ldr.w	r3, [r8]
 800cf8a:	461c      	mov	r4, r3
 800cf8c:	bb44      	cbnz	r4, 800cfe0 <_malloc_r+0x88>
 800cf8e:	4629      	mov	r1, r5
 800cf90:	4630      	mov	r0, r6
 800cf92:	f7ff ffbf 	bl	800cf14 <sbrk_aligned>
 800cf96:	1c43      	adds	r3, r0, #1
 800cf98:	4604      	mov	r4, r0
 800cf9a:	d158      	bne.n	800d04e <_malloc_r+0xf6>
 800cf9c:	f8d8 4000 	ldr.w	r4, [r8]
 800cfa0:	4627      	mov	r7, r4
 800cfa2:	2f00      	cmp	r7, #0
 800cfa4:	d143      	bne.n	800d02e <_malloc_r+0xd6>
 800cfa6:	2c00      	cmp	r4, #0
 800cfa8:	d04b      	beq.n	800d042 <_malloc_r+0xea>
 800cfaa:	6823      	ldr	r3, [r4, #0]
 800cfac:	4639      	mov	r1, r7
 800cfae:	4630      	mov	r0, r6
 800cfb0:	eb04 0903 	add.w	r9, r4, r3
 800cfb4:	f000 fe9e 	bl	800dcf4 <_sbrk_r>
 800cfb8:	4581      	cmp	r9, r0
 800cfba:	d142      	bne.n	800d042 <_malloc_r+0xea>
 800cfbc:	6821      	ldr	r1, [r4, #0]
 800cfbe:	1a6d      	subs	r5, r5, r1
 800cfc0:	4629      	mov	r1, r5
 800cfc2:	4630      	mov	r0, r6
 800cfc4:	f7ff ffa6 	bl	800cf14 <sbrk_aligned>
 800cfc8:	3001      	adds	r0, #1
 800cfca:	d03a      	beq.n	800d042 <_malloc_r+0xea>
 800cfcc:	6823      	ldr	r3, [r4, #0]
 800cfce:	442b      	add	r3, r5
 800cfd0:	6023      	str	r3, [r4, #0]
 800cfd2:	f8d8 3000 	ldr.w	r3, [r8]
 800cfd6:	685a      	ldr	r2, [r3, #4]
 800cfd8:	bb62      	cbnz	r2, 800d034 <_malloc_r+0xdc>
 800cfda:	f8c8 7000 	str.w	r7, [r8]
 800cfde:	e00f      	b.n	800d000 <_malloc_r+0xa8>
 800cfe0:	6822      	ldr	r2, [r4, #0]
 800cfe2:	1b52      	subs	r2, r2, r5
 800cfe4:	d420      	bmi.n	800d028 <_malloc_r+0xd0>
 800cfe6:	2a0b      	cmp	r2, #11
 800cfe8:	d917      	bls.n	800d01a <_malloc_r+0xc2>
 800cfea:	1961      	adds	r1, r4, r5
 800cfec:	42a3      	cmp	r3, r4
 800cfee:	6025      	str	r5, [r4, #0]
 800cff0:	bf18      	it	ne
 800cff2:	6059      	strne	r1, [r3, #4]
 800cff4:	6863      	ldr	r3, [r4, #4]
 800cff6:	bf08      	it	eq
 800cff8:	f8c8 1000 	streq.w	r1, [r8]
 800cffc:	5162      	str	r2, [r4, r5]
 800cffe:	604b      	str	r3, [r1, #4]
 800d000:	4630      	mov	r0, r6
 800d002:	f000 f82f 	bl	800d064 <__malloc_unlock>
 800d006:	f104 000b 	add.w	r0, r4, #11
 800d00a:	1d23      	adds	r3, r4, #4
 800d00c:	f020 0007 	bic.w	r0, r0, #7
 800d010:	1ac2      	subs	r2, r0, r3
 800d012:	bf1c      	itt	ne
 800d014:	1a1b      	subne	r3, r3, r0
 800d016:	50a3      	strne	r3, [r4, r2]
 800d018:	e7af      	b.n	800cf7a <_malloc_r+0x22>
 800d01a:	6862      	ldr	r2, [r4, #4]
 800d01c:	42a3      	cmp	r3, r4
 800d01e:	bf0c      	ite	eq
 800d020:	f8c8 2000 	streq.w	r2, [r8]
 800d024:	605a      	strne	r2, [r3, #4]
 800d026:	e7eb      	b.n	800d000 <_malloc_r+0xa8>
 800d028:	4623      	mov	r3, r4
 800d02a:	6864      	ldr	r4, [r4, #4]
 800d02c:	e7ae      	b.n	800cf8c <_malloc_r+0x34>
 800d02e:	463c      	mov	r4, r7
 800d030:	687f      	ldr	r7, [r7, #4]
 800d032:	e7b6      	b.n	800cfa2 <_malloc_r+0x4a>
 800d034:	461a      	mov	r2, r3
 800d036:	685b      	ldr	r3, [r3, #4]
 800d038:	42a3      	cmp	r3, r4
 800d03a:	d1fb      	bne.n	800d034 <_malloc_r+0xdc>
 800d03c:	2300      	movs	r3, #0
 800d03e:	6053      	str	r3, [r2, #4]
 800d040:	e7de      	b.n	800d000 <_malloc_r+0xa8>
 800d042:	230c      	movs	r3, #12
 800d044:	6033      	str	r3, [r6, #0]
 800d046:	4630      	mov	r0, r6
 800d048:	f000 f80c 	bl	800d064 <__malloc_unlock>
 800d04c:	e794      	b.n	800cf78 <_malloc_r+0x20>
 800d04e:	6005      	str	r5, [r0, #0]
 800d050:	e7d6      	b.n	800d000 <_malloc_r+0xa8>
 800d052:	bf00      	nop
 800d054:	20000ce4 	.word	0x20000ce4

0800d058 <__malloc_lock>:
 800d058:	4801      	ldr	r0, [pc, #4]	@ (800d060 <__malloc_lock+0x8>)
 800d05a:	f000 be98 	b.w	800dd8e <__retarget_lock_acquire_recursive>
 800d05e:	bf00      	nop
 800d060:	20000e28 	.word	0x20000e28

0800d064 <__malloc_unlock>:
 800d064:	4801      	ldr	r0, [pc, #4]	@ (800d06c <__malloc_unlock+0x8>)
 800d066:	f000 be93 	b.w	800dd90 <__retarget_lock_release_recursive>
 800d06a:	bf00      	nop
 800d06c:	20000e28 	.word	0x20000e28

0800d070 <_strtol_l.isra.0>:
 800d070:	2b24      	cmp	r3, #36	@ 0x24
 800d072:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d076:	4686      	mov	lr, r0
 800d078:	4690      	mov	r8, r2
 800d07a:	d801      	bhi.n	800d080 <_strtol_l.isra.0+0x10>
 800d07c:	2b01      	cmp	r3, #1
 800d07e:	d106      	bne.n	800d08e <_strtol_l.isra.0+0x1e>
 800d080:	f000 fe5a 	bl	800dd38 <__errno>
 800d084:	2316      	movs	r3, #22
 800d086:	6003      	str	r3, [r0, #0]
 800d088:	2000      	movs	r0, #0
 800d08a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d08e:	4834      	ldr	r0, [pc, #208]	@ (800d160 <_strtol_l.isra.0+0xf0>)
 800d090:	460d      	mov	r5, r1
 800d092:	462a      	mov	r2, r5
 800d094:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d098:	5d06      	ldrb	r6, [r0, r4]
 800d09a:	f016 0608 	ands.w	r6, r6, #8
 800d09e:	d1f8      	bne.n	800d092 <_strtol_l.isra.0+0x22>
 800d0a0:	2c2d      	cmp	r4, #45	@ 0x2d
 800d0a2:	d110      	bne.n	800d0c6 <_strtol_l.isra.0+0x56>
 800d0a4:	782c      	ldrb	r4, [r5, #0]
 800d0a6:	2601      	movs	r6, #1
 800d0a8:	1c95      	adds	r5, r2, #2
 800d0aa:	f033 0210 	bics.w	r2, r3, #16
 800d0ae:	d115      	bne.n	800d0dc <_strtol_l.isra.0+0x6c>
 800d0b0:	2c30      	cmp	r4, #48	@ 0x30
 800d0b2:	d10d      	bne.n	800d0d0 <_strtol_l.isra.0+0x60>
 800d0b4:	782a      	ldrb	r2, [r5, #0]
 800d0b6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d0ba:	2a58      	cmp	r2, #88	@ 0x58
 800d0bc:	d108      	bne.n	800d0d0 <_strtol_l.isra.0+0x60>
 800d0be:	786c      	ldrb	r4, [r5, #1]
 800d0c0:	3502      	adds	r5, #2
 800d0c2:	2310      	movs	r3, #16
 800d0c4:	e00a      	b.n	800d0dc <_strtol_l.isra.0+0x6c>
 800d0c6:	2c2b      	cmp	r4, #43	@ 0x2b
 800d0c8:	bf04      	itt	eq
 800d0ca:	782c      	ldrbeq	r4, [r5, #0]
 800d0cc:	1c95      	addeq	r5, r2, #2
 800d0ce:	e7ec      	b.n	800d0aa <_strtol_l.isra.0+0x3a>
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d1f6      	bne.n	800d0c2 <_strtol_l.isra.0+0x52>
 800d0d4:	2c30      	cmp	r4, #48	@ 0x30
 800d0d6:	bf14      	ite	ne
 800d0d8:	230a      	movne	r3, #10
 800d0da:	2308      	moveq	r3, #8
 800d0dc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d0e0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d0e4:	2200      	movs	r2, #0
 800d0e6:	fbbc f9f3 	udiv	r9, ip, r3
 800d0ea:	4610      	mov	r0, r2
 800d0ec:	fb03 ca19 	mls	sl, r3, r9, ip
 800d0f0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d0f4:	2f09      	cmp	r7, #9
 800d0f6:	d80f      	bhi.n	800d118 <_strtol_l.isra.0+0xa8>
 800d0f8:	463c      	mov	r4, r7
 800d0fa:	42a3      	cmp	r3, r4
 800d0fc:	dd1b      	ble.n	800d136 <_strtol_l.isra.0+0xc6>
 800d0fe:	1c57      	adds	r7, r2, #1
 800d100:	d007      	beq.n	800d112 <_strtol_l.isra.0+0xa2>
 800d102:	4581      	cmp	r9, r0
 800d104:	d314      	bcc.n	800d130 <_strtol_l.isra.0+0xc0>
 800d106:	d101      	bne.n	800d10c <_strtol_l.isra.0+0x9c>
 800d108:	45a2      	cmp	sl, r4
 800d10a:	db11      	blt.n	800d130 <_strtol_l.isra.0+0xc0>
 800d10c:	fb00 4003 	mla	r0, r0, r3, r4
 800d110:	2201      	movs	r2, #1
 800d112:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d116:	e7eb      	b.n	800d0f0 <_strtol_l.isra.0+0x80>
 800d118:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d11c:	2f19      	cmp	r7, #25
 800d11e:	d801      	bhi.n	800d124 <_strtol_l.isra.0+0xb4>
 800d120:	3c37      	subs	r4, #55	@ 0x37
 800d122:	e7ea      	b.n	800d0fa <_strtol_l.isra.0+0x8a>
 800d124:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d128:	2f19      	cmp	r7, #25
 800d12a:	d804      	bhi.n	800d136 <_strtol_l.isra.0+0xc6>
 800d12c:	3c57      	subs	r4, #87	@ 0x57
 800d12e:	e7e4      	b.n	800d0fa <_strtol_l.isra.0+0x8a>
 800d130:	f04f 32ff 	mov.w	r2, #4294967295
 800d134:	e7ed      	b.n	800d112 <_strtol_l.isra.0+0xa2>
 800d136:	1c53      	adds	r3, r2, #1
 800d138:	d108      	bne.n	800d14c <_strtol_l.isra.0+0xdc>
 800d13a:	2322      	movs	r3, #34	@ 0x22
 800d13c:	f8ce 3000 	str.w	r3, [lr]
 800d140:	4660      	mov	r0, ip
 800d142:	f1b8 0f00 	cmp.w	r8, #0
 800d146:	d0a0      	beq.n	800d08a <_strtol_l.isra.0+0x1a>
 800d148:	1e69      	subs	r1, r5, #1
 800d14a:	e006      	b.n	800d15a <_strtol_l.isra.0+0xea>
 800d14c:	b106      	cbz	r6, 800d150 <_strtol_l.isra.0+0xe0>
 800d14e:	4240      	negs	r0, r0
 800d150:	f1b8 0f00 	cmp.w	r8, #0
 800d154:	d099      	beq.n	800d08a <_strtol_l.isra.0+0x1a>
 800d156:	2a00      	cmp	r2, #0
 800d158:	d1f6      	bne.n	800d148 <_strtol_l.isra.0+0xd8>
 800d15a:	f8c8 1000 	str.w	r1, [r8]
 800d15e:	e794      	b.n	800d08a <_strtol_l.isra.0+0x1a>
 800d160:	0800fd21 	.word	0x0800fd21

0800d164 <strtol>:
 800d164:	4613      	mov	r3, r2
 800d166:	460a      	mov	r2, r1
 800d168:	4601      	mov	r1, r0
 800d16a:	4802      	ldr	r0, [pc, #8]	@ (800d174 <strtol+0x10>)
 800d16c:	6800      	ldr	r0, [r0, #0]
 800d16e:	f7ff bf7f 	b.w	800d070 <_strtol_l.isra.0>
 800d172:	bf00      	nop
 800d174:	20000038 	.word	0x20000038

0800d178 <__cvt>:
 800d178:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d17c:	ec57 6b10 	vmov	r6, r7, d0
 800d180:	2f00      	cmp	r7, #0
 800d182:	460c      	mov	r4, r1
 800d184:	4619      	mov	r1, r3
 800d186:	463b      	mov	r3, r7
 800d188:	bfbb      	ittet	lt
 800d18a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d18e:	461f      	movlt	r7, r3
 800d190:	2300      	movge	r3, #0
 800d192:	232d      	movlt	r3, #45	@ 0x2d
 800d194:	700b      	strb	r3, [r1, #0]
 800d196:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d198:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d19c:	4691      	mov	r9, r2
 800d19e:	f023 0820 	bic.w	r8, r3, #32
 800d1a2:	bfbc      	itt	lt
 800d1a4:	4632      	movlt	r2, r6
 800d1a6:	4616      	movlt	r6, r2
 800d1a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d1ac:	d005      	beq.n	800d1ba <__cvt+0x42>
 800d1ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d1b2:	d100      	bne.n	800d1b6 <__cvt+0x3e>
 800d1b4:	3401      	adds	r4, #1
 800d1b6:	2102      	movs	r1, #2
 800d1b8:	e000      	b.n	800d1bc <__cvt+0x44>
 800d1ba:	2103      	movs	r1, #3
 800d1bc:	ab03      	add	r3, sp, #12
 800d1be:	9301      	str	r3, [sp, #4]
 800d1c0:	ab02      	add	r3, sp, #8
 800d1c2:	9300      	str	r3, [sp, #0]
 800d1c4:	ec47 6b10 	vmov	d0, r6, r7
 800d1c8:	4653      	mov	r3, sl
 800d1ca:	4622      	mov	r2, r4
 800d1cc:	f000 fe6c 	bl	800dea8 <_dtoa_r>
 800d1d0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d1d4:	4605      	mov	r5, r0
 800d1d6:	d119      	bne.n	800d20c <__cvt+0x94>
 800d1d8:	f019 0f01 	tst.w	r9, #1
 800d1dc:	d00e      	beq.n	800d1fc <__cvt+0x84>
 800d1de:	eb00 0904 	add.w	r9, r0, r4
 800d1e2:	2200      	movs	r2, #0
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	4630      	mov	r0, r6
 800d1e8:	4639      	mov	r1, r7
 800d1ea:	f7f3 fc75 	bl	8000ad8 <__aeabi_dcmpeq>
 800d1ee:	b108      	cbz	r0, 800d1f4 <__cvt+0x7c>
 800d1f0:	f8cd 900c 	str.w	r9, [sp, #12]
 800d1f4:	2230      	movs	r2, #48	@ 0x30
 800d1f6:	9b03      	ldr	r3, [sp, #12]
 800d1f8:	454b      	cmp	r3, r9
 800d1fa:	d31e      	bcc.n	800d23a <__cvt+0xc2>
 800d1fc:	9b03      	ldr	r3, [sp, #12]
 800d1fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d200:	1b5b      	subs	r3, r3, r5
 800d202:	4628      	mov	r0, r5
 800d204:	6013      	str	r3, [r2, #0]
 800d206:	b004      	add	sp, #16
 800d208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d20c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d210:	eb00 0904 	add.w	r9, r0, r4
 800d214:	d1e5      	bne.n	800d1e2 <__cvt+0x6a>
 800d216:	7803      	ldrb	r3, [r0, #0]
 800d218:	2b30      	cmp	r3, #48	@ 0x30
 800d21a:	d10a      	bne.n	800d232 <__cvt+0xba>
 800d21c:	2200      	movs	r2, #0
 800d21e:	2300      	movs	r3, #0
 800d220:	4630      	mov	r0, r6
 800d222:	4639      	mov	r1, r7
 800d224:	f7f3 fc58 	bl	8000ad8 <__aeabi_dcmpeq>
 800d228:	b918      	cbnz	r0, 800d232 <__cvt+0xba>
 800d22a:	f1c4 0401 	rsb	r4, r4, #1
 800d22e:	f8ca 4000 	str.w	r4, [sl]
 800d232:	f8da 3000 	ldr.w	r3, [sl]
 800d236:	4499      	add	r9, r3
 800d238:	e7d3      	b.n	800d1e2 <__cvt+0x6a>
 800d23a:	1c59      	adds	r1, r3, #1
 800d23c:	9103      	str	r1, [sp, #12]
 800d23e:	701a      	strb	r2, [r3, #0]
 800d240:	e7d9      	b.n	800d1f6 <__cvt+0x7e>

0800d242 <__exponent>:
 800d242:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d244:	2900      	cmp	r1, #0
 800d246:	bfba      	itte	lt
 800d248:	4249      	neglt	r1, r1
 800d24a:	232d      	movlt	r3, #45	@ 0x2d
 800d24c:	232b      	movge	r3, #43	@ 0x2b
 800d24e:	2909      	cmp	r1, #9
 800d250:	7002      	strb	r2, [r0, #0]
 800d252:	7043      	strb	r3, [r0, #1]
 800d254:	dd29      	ble.n	800d2aa <__exponent+0x68>
 800d256:	f10d 0307 	add.w	r3, sp, #7
 800d25a:	461d      	mov	r5, r3
 800d25c:	270a      	movs	r7, #10
 800d25e:	461a      	mov	r2, r3
 800d260:	fbb1 f6f7 	udiv	r6, r1, r7
 800d264:	fb07 1416 	mls	r4, r7, r6, r1
 800d268:	3430      	adds	r4, #48	@ 0x30
 800d26a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d26e:	460c      	mov	r4, r1
 800d270:	2c63      	cmp	r4, #99	@ 0x63
 800d272:	f103 33ff 	add.w	r3, r3, #4294967295
 800d276:	4631      	mov	r1, r6
 800d278:	dcf1      	bgt.n	800d25e <__exponent+0x1c>
 800d27a:	3130      	adds	r1, #48	@ 0x30
 800d27c:	1e94      	subs	r4, r2, #2
 800d27e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d282:	1c41      	adds	r1, r0, #1
 800d284:	4623      	mov	r3, r4
 800d286:	42ab      	cmp	r3, r5
 800d288:	d30a      	bcc.n	800d2a0 <__exponent+0x5e>
 800d28a:	f10d 0309 	add.w	r3, sp, #9
 800d28e:	1a9b      	subs	r3, r3, r2
 800d290:	42ac      	cmp	r4, r5
 800d292:	bf88      	it	hi
 800d294:	2300      	movhi	r3, #0
 800d296:	3302      	adds	r3, #2
 800d298:	4403      	add	r3, r0
 800d29a:	1a18      	subs	r0, r3, r0
 800d29c:	b003      	add	sp, #12
 800d29e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2a0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d2a4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d2a8:	e7ed      	b.n	800d286 <__exponent+0x44>
 800d2aa:	2330      	movs	r3, #48	@ 0x30
 800d2ac:	3130      	adds	r1, #48	@ 0x30
 800d2ae:	7083      	strb	r3, [r0, #2]
 800d2b0:	70c1      	strb	r1, [r0, #3]
 800d2b2:	1d03      	adds	r3, r0, #4
 800d2b4:	e7f1      	b.n	800d29a <__exponent+0x58>
	...

0800d2b8 <_printf_float>:
 800d2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2bc:	b08d      	sub	sp, #52	@ 0x34
 800d2be:	460c      	mov	r4, r1
 800d2c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d2c4:	4616      	mov	r6, r2
 800d2c6:	461f      	mov	r7, r3
 800d2c8:	4605      	mov	r5, r0
 800d2ca:	f000 fcdb 	bl	800dc84 <_localeconv_r>
 800d2ce:	6803      	ldr	r3, [r0, #0]
 800d2d0:	9304      	str	r3, [sp, #16]
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	f7f2 ffd4 	bl	8000280 <strlen>
 800d2d8:	2300      	movs	r3, #0
 800d2da:	930a      	str	r3, [sp, #40]	@ 0x28
 800d2dc:	f8d8 3000 	ldr.w	r3, [r8]
 800d2e0:	9005      	str	r0, [sp, #20]
 800d2e2:	3307      	adds	r3, #7
 800d2e4:	f023 0307 	bic.w	r3, r3, #7
 800d2e8:	f103 0208 	add.w	r2, r3, #8
 800d2ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d2f0:	f8d4 b000 	ldr.w	fp, [r4]
 800d2f4:	f8c8 2000 	str.w	r2, [r8]
 800d2f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d2fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d300:	9307      	str	r3, [sp, #28]
 800d302:	f8cd 8018 	str.w	r8, [sp, #24]
 800d306:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d30a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d30e:	4b9c      	ldr	r3, [pc, #624]	@ (800d580 <_printf_float+0x2c8>)
 800d310:	f04f 32ff 	mov.w	r2, #4294967295
 800d314:	f7f3 fc12 	bl	8000b3c <__aeabi_dcmpun>
 800d318:	bb70      	cbnz	r0, 800d378 <_printf_float+0xc0>
 800d31a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d31e:	4b98      	ldr	r3, [pc, #608]	@ (800d580 <_printf_float+0x2c8>)
 800d320:	f04f 32ff 	mov.w	r2, #4294967295
 800d324:	f7f3 fbec 	bl	8000b00 <__aeabi_dcmple>
 800d328:	bb30      	cbnz	r0, 800d378 <_printf_float+0xc0>
 800d32a:	2200      	movs	r2, #0
 800d32c:	2300      	movs	r3, #0
 800d32e:	4640      	mov	r0, r8
 800d330:	4649      	mov	r1, r9
 800d332:	f7f3 fbdb 	bl	8000aec <__aeabi_dcmplt>
 800d336:	b110      	cbz	r0, 800d33e <_printf_float+0x86>
 800d338:	232d      	movs	r3, #45	@ 0x2d
 800d33a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d33e:	4a91      	ldr	r2, [pc, #580]	@ (800d584 <_printf_float+0x2cc>)
 800d340:	4b91      	ldr	r3, [pc, #580]	@ (800d588 <_printf_float+0x2d0>)
 800d342:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d346:	bf8c      	ite	hi
 800d348:	4690      	movhi	r8, r2
 800d34a:	4698      	movls	r8, r3
 800d34c:	2303      	movs	r3, #3
 800d34e:	6123      	str	r3, [r4, #16]
 800d350:	f02b 0304 	bic.w	r3, fp, #4
 800d354:	6023      	str	r3, [r4, #0]
 800d356:	f04f 0900 	mov.w	r9, #0
 800d35a:	9700      	str	r7, [sp, #0]
 800d35c:	4633      	mov	r3, r6
 800d35e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d360:	4621      	mov	r1, r4
 800d362:	4628      	mov	r0, r5
 800d364:	f000 f9d2 	bl	800d70c <_printf_common>
 800d368:	3001      	adds	r0, #1
 800d36a:	f040 808d 	bne.w	800d488 <_printf_float+0x1d0>
 800d36e:	f04f 30ff 	mov.w	r0, #4294967295
 800d372:	b00d      	add	sp, #52	@ 0x34
 800d374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d378:	4642      	mov	r2, r8
 800d37a:	464b      	mov	r3, r9
 800d37c:	4640      	mov	r0, r8
 800d37e:	4649      	mov	r1, r9
 800d380:	f7f3 fbdc 	bl	8000b3c <__aeabi_dcmpun>
 800d384:	b140      	cbz	r0, 800d398 <_printf_float+0xe0>
 800d386:	464b      	mov	r3, r9
 800d388:	2b00      	cmp	r3, #0
 800d38a:	bfbc      	itt	lt
 800d38c:	232d      	movlt	r3, #45	@ 0x2d
 800d38e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d392:	4a7e      	ldr	r2, [pc, #504]	@ (800d58c <_printf_float+0x2d4>)
 800d394:	4b7e      	ldr	r3, [pc, #504]	@ (800d590 <_printf_float+0x2d8>)
 800d396:	e7d4      	b.n	800d342 <_printf_float+0x8a>
 800d398:	6863      	ldr	r3, [r4, #4]
 800d39a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d39e:	9206      	str	r2, [sp, #24]
 800d3a0:	1c5a      	adds	r2, r3, #1
 800d3a2:	d13b      	bne.n	800d41c <_printf_float+0x164>
 800d3a4:	2306      	movs	r3, #6
 800d3a6:	6063      	str	r3, [r4, #4]
 800d3a8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	6022      	str	r2, [r4, #0]
 800d3b0:	9303      	str	r3, [sp, #12]
 800d3b2:	ab0a      	add	r3, sp, #40	@ 0x28
 800d3b4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d3b8:	ab09      	add	r3, sp, #36	@ 0x24
 800d3ba:	9300      	str	r3, [sp, #0]
 800d3bc:	6861      	ldr	r1, [r4, #4]
 800d3be:	ec49 8b10 	vmov	d0, r8, r9
 800d3c2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d3c6:	4628      	mov	r0, r5
 800d3c8:	f7ff fed6 	bl	800d178 <__cvt>
 800d3cc:	9b06      	ldr	r3, [sp, #24]
 800d3ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d3d0:	2b47      	cmp	r3, #71	@ 0x47
 800d3d2:	4680      	mov	r8, r0
 800d3d4:	d129      	bne.n	800d42a <_printf_float+0x172>
 800d3d6:	1cc8      	adds	r0, r1, #3
 800d3d8:	db02      	blt.n	800d3e0 <_printf_float+0x128>
 800d3da:	6863      	ldr	r3, [r4, #4]
 800d3dc:	4299      	cmp	r1, r3
 800d3de:	dd41      	ble.n	800d464 <_printf_float+0x1ac>
 800d3e0:	f1aa 0a02 	sub.w	sl, sl, #2
 800d3e4:	fa5f fa8a 	uxtb.w	sl, sl
 800d3e8:	3901      	subs	r1, #1
 800d3ea:	4652      	mov	r2, sl
 800d3ec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d3f0:	9109      	str	r1, [sp, #36]	@ 0x24
 800d3f2:	f7ff ff26 	bl	800d242 <__exponent>
 800d3f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d3f8:	1813      	adds	r3, r2, r0
 800d3fa:	2a01      	cmp	r2, #1
 800d3fc:	4681      	mov	r9, r0
 800d3fe:	6123      	str	r3, [r4, #16]
 800d400:	dc02      	bgt.n	800d408 <_printf_float+0x150>
 800d402:	6822      	ldr	r2, [r4, #0]
 800d404:	07d2      	lsls	r2, r2, #31
 800d406:	d501      	bpl.n	800d40c <_printf_float+0x154>
 800d408:	3301      	adds	r3, #1
 800d40a:	6123      	str	r3, [r4, #16]
 800d40c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d410:	2b00      	cmp	r3, #0
 800d412:	d0a2      	beq.n	800d35a <_printf_float+0xa2>
 800d414:	232d      	movs	r3, #45	@ 0x2d
 800d416:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d41a:	e79e      	b.n	800d35a <_printf_float+0xa2>
 800d41c:	9a06      	ldr	r2, [sp, #24]
 800d41e:	2a47      	cmp	r2, #71	@ 0x47
 800d420:	d1c2      	bne.n	800d3a8 <_printf_float+0xf0>
 800d422:	2b00      	cmp	r3, #0
 800d424:	d1c0      	bne.n	800d3a8 <_printf_float+0xf0>
 800d426:	2301      	movs	r3, #1
 800d428:	e7bd      	b.n	800d3a6 <_printf_float+0xee>
 800d42a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d42e:	d9db      	bls.n	800d3e8 <_printf_float+0x130>
 800d430:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d434:	d118      	bne.n	800d468 <_printf_float+0x1b0>
 800d436:	2900      	cmp	r1, #0
 800d438:	6863      	ldr	r3, [r4, #4]
 800d43a:	dd0b      	ble.n	800d454 <_printf_float+0x19c>
 800d43c:	6121      	str	r1, [r4, #16]
 800d43e:	b913      	cbnz	r3, 800d446 <_printf_float+0x18e>
 800d440:	6822      	ldr	r2, [r4, #0]
 800d442:	07d0      	lsls	r0, r2, #31
 800d444:	d502      	bpl.n	800d44c <_printf_float+0x194>
 800d446:	3301      	adds	r3, #1
 800d448:	440b      	add	r3, r1
 800d44a:	6123      	str	r3, [r4, #16]
 800d44c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d44e:	f04f 0900 	mov.w	r9, #0
 800d452:	e7db      	b.n	800d40c <_printf_float+0x154>
 800d454:	b913      	cbnz	r3, 800d45c <_printf_float+0x1a4>
 800d456:	6822      	ldr	r2, [r4, #0]
 800d458:	07d2      	lsls	r2, r2, #31
 800d45a:	d501      	bpl.n	800d460 <_printf_float+0x1a8>
 800d45c:	3302      	adds	r3, #2
 800d45e:	e7f4      	b.n	800d44a <_printf_float+0x192>
 800d460:	2301      	movs	r3, #1
 800d462:	e7f2      	b.n	800d44a <_printf_float+0x192>
 800d464:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d468:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d46a:	4299      	cmp	r1, r3
 800d46c:	db05      	blt.n	800d47a <_printf_float+0x1c2>
 800d46e:	6823      	ldr	r3, [r4, #0]
 800d470:	6121      	str	r1, [r4, #16]
 800d472:	07d8      	lsls	r0, r3, #31
 800d474:	d5ea      	bpl.n	800d44c <_printf_float+0x194>
 800d476:	1c4b      	adds	r3, r1, #1
 800d478:	e7e7      	b.n	800d44a <_printf_float+0x192>
 800d47a:	2900      	cmp	r1, #0
 800d47c:	bfd4      	ite	le
 800d47e:	f1c1 0202 	rsble	r2, r1, #2
 800d482:	2201      	movgt	r2, #1
 800d484:	4413      	add	r3, r2
 800d486:	e7e0      	b.n	800d44a <_printf_float+0x192>
 800d488:	6823      	ldr	r3, [r4, #0]
 800d48a:	055a      	lsls	r2, r3, #21
 800d48c:	d407      	bmi.n	800d49e <_printf_float+0x1e6>
 800d48e:	6923      	ldr	r3, [r4, #16]
 800d490:	4642      	mov	r2, r8
 800d492:	4631      	mov	r1, r6
 800d494:	4628      	mov	r0, r5
 800d496:	47b8      	blx	r7
 800d498:	3001      	adds	r0, #1
 800d49a:	d12b      	bne.n	800d4f4 <_printf_float+0x23c>
 800d49c:	e767      	b.n	800d36e <_printf_float+0xb6>
 800d49e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d4a2:	f240 80dd 	bls.w	800d660 <_printf_float+0x3a8>
 800d4a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	f7f3 fb13 	bl	8000ad8 <__aeabi_dcmpeq>
 800d4b2:	2800      	cmp	r0, #0
 800d4b4:	d033      	beq.n	800d51e <_printf_float+0x266>
 800d4b6:	4a37      	ldr	r2, [pc, #220]	@ (800d594 <_printf_float+0x2dc>)
 800d4b8:	2301      	movs	r3, #1
 800d4ba:	4631      	mov	r1, r6
 800d4bc:	4628      	mov	r0, r5
 800d4be:	47b8      	blx	r7
 800d4c0:	3001      	adds	r0, #1
 800d4c2:	f43f af54 	beq.w	800d36e <_printf_float+0xb6>
 800d4c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d4ca:	4543      	cmp	r3, r8
 800d4cc:	db02      	blt.n	800d4d4 <_printf_float+0x21c>
 800d4ce:	6823      	ldr	r3, [r4, #0]
 800d4d0:	07d8      	lsls	r0, r3, #31
 800d4d2:	d50f      	bpl.n	800d4f4 <_printf_float+0x23c>
 800d4d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4d8:	4631      	mov	r1, r6
 800d4da:	4628      	mov	r0, r5
 800d4dc:	47b8      	blx	r7
 800d4de:	3001      	adds	r0, #1
 800d4e0:	f43f af45 	beq.w	800d36e <_printf_float+0xb6>
 800d4e4:	f04f 0900 	mov.w	r9, #0
 800d4e8:	f108 38ff 	add.w	r8, r8, #4294967295
 800d4ec:	f104 0a1a 	add.w	sl, r4, #26
 800d4f0:	45c8      	cmp	r8, r9
 800d4f2:	dc09      	bgt.n	800d508 <_printf_float+0x250>
 800d4f4:	6823      	ldr	r3, [r4, #0]
 800d4f6:	079b      	lsls	r3, r3, #30
 800d4f8:	f100 8103 	bmi.w	800d702 <_printf_float+0x44a>
 800d4fc:	68e0      	ldr	r0, [r4, #12]
 800d4fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d500:	4298      	cmp	r0, r3
 800d502:	bfb8      	it	lt
 800d504:	4618      	movlt	r0, r3
 800d506:	e734      	b.n	800d372 <_printf_float+0xba>
 800d508:	2301      	movs	r3, #1
 800d50a:	4652      	mov	r2, sl
 800d50c:	4631      	mov	r1, r6
 800d50e:	4628      	mov	r0, r5
 800d510:	47b8      	blx	r7
 800d512:	3001      	adds	r0, #1
 800d514:	f43f af2b 	beq.w	800d36e <_printf_float+0xb6>
 800d518:	f109 0901 	add.w	r9, r9, #1
 800d51c:	e7e8      	b.n	800d4f0 <_printf_float+0x238>
 800d51e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d520:	2b00      	cmp	r3, #0
 800d522:	dc39      	bgt.n	800d598 <_printf_float+0x2e0>
 800d524:	4a1b      	ldr	r2, [pc, #108]	@ (800d594 <_printf_float+0x2dc>)
 800d526:	2301      	movs	r3, #1
 800d528:	4631      	mov	r1, r6
 800d52a:	4628      	mov	r0, r5
 800d52c:	47b8      	blx	r7
 800d52e:	3001      	adds	r0, #1
 800d530:	f43f af1d 	beq.w	800d36e <_printf_float+0xb6>
 800d534:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d538:	ea59 0303 	orrs.w	r3, r9, r3
 800d53c:	d102      	bne.n	800d544 <_printf_float+0x28c>
 800d53e:	6823      	ldr	r3, [r4, #0]
 800d540:	07d9      	lsls	r1, r3, #31
 800d542:	d5d7      	bpl.n	800d4f4 <_printf_float+0x23c>
 800d544:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d548:	4631      	mov	r1, r6
 800d54a:	4628      	mov	r0, r5
 800d54c:	47b8      	blx	r7
 800d54e:	3001      	adds	r0, #1
 800d550:	f43f af0d 	beq.w	800d36e <_printf_float+0xb6>
 800d554:	f04f 0a00 	mov.w	sl, #0
 800d558:	f104 0b1a 	add.w	fp, r4, #26
 800d55c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d55e:	425b      	negs	r3, r3
 800d560:	4553      	cmp	r3, sl
 800d562:	dc01      	bgt.n	800d568 <_printf_float+0x2b0>
 800d564:	464b      	mov	r3, r9
 800d566:	e793      	b.n	800d490 <_printf_float+0x1d8>
 800d568:	2301      	movs	r3, #1
 800d56a:	465a      	mov	r2, fp
 800d56c:	4631      	mov	r1, r6
 800d56e:	4628      	mov	r0, r5
 800d570:	47b8      	blx	r7
 800d572:	3001      	adds	r0, #1
 800d574:	f43f aefb 	beq.w	800d36e <_printf_float+0xb6>
 800d578:	f10a 0a01 	add.w	sl, sl, #1
 800d57c:	e7ee      	b.n	800d55c <_printf_float+0x2a4>
 800d57e:	bf00      	nop
 800d580:	7fefffff 	.word	0x7fefffff
 800d584:	0800fe25 	.word	0x0800fe25
 800d588:	0800fe21 	.word	0x0800fe21
 800d58c:	0800fe2d 	.word	0x0800fe2d
 800d590:	0800fe29 	.word	0x0800fe29
 800d594:	0800fe31 	.word	0x0800fe31
 800d598:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d59a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d59e:	4553      	cmp	r3, sl
 800d5a0:	bfa8      	it	ge
 800d5a2:	4653      	movge	r3, sl
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	4699      	mov	r9, r3
 800d5a8:	dc36      	bgt.n	800d618 <_printf_float+0x360>
 800d5aa:	f04f 0b00 	mov.w	fp, #0
 800d5ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d5b2:	f104 021a 	add.w	r2, r4, #26
 800d5b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d5b8:	9306      	str	r3, [sp, #24]
 800d5ba:	eba3 0309 	sub.w	r3, r3, r9
 800d5be:	455b      	cmp	r3, fp
 800d5c0:	dc31      	bgt.n	800d626 <_printf_float+0x36e>
 800d5c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5c4:	459a      	cmp	sl, r3
 800d5c6:	dc3a      	bgt.n	800d63e <_printf_float+0x386>
 800d5c8:	6823      	ldr	r3, [r4, #0]
 800d5ca:	07da      	lsls	r2, r3, #31
 800d5cc:	d437      	bmi.n	800d63e <_printf_float+0x386>
 800d5ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5d0:	ebaa 0903 	sub.w	r9, sl, r3
 800d5d4:	9b06      	ldr	r3, [sp, #24]
 800d5d6:	ebaa 0303 	sub.w	r3, sl, r3
 800d5da:	4599      	cmp	r9, r3
 800d5dc:	bfa8      	it	ge
 800d5de:	4699      	movge	r9, r3
 800d5e0:	f1b9 0f00 	cmp.w	r9, #0
 800d5e4:	dc33      	bgt.n	800d64e <_printf_float+0x396>
 800d5e6:	f04f 0800 	mov.w	r8, #0
 800d5ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d5ee:	f104 0b1a 	add.w	fp, r4, #26
 800d5f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5f4:	ebaa 0303 	sub.w	r3, sl, r3
 800d5f8:	eba3 0309 	sub.w	r3, r3, r9
 800d5fc:	4543      	cmp	r3, r8
 800d5fe:	f77f af79 	ble.w	800d4f4 <_printf_float+0x23c>
 800d602:	2301      	movs	r3, #1
 800d604:	465a      	mov	r2, fp
 800d606:	4631      	mov	r1, r6
 800d608:	4628      	mov	r0, r5
 800d60a:	47b8      	blx	r7
 800d60c:	3001      	adds	r0, #1
 800d60e:	f43f aeae 	beq.w	800d36e <_printf_float+0xb6>
 800d612:	f108 0801 	add.w	r8, r8, #1
 800d616:	e7ec      	b.n	800d5f2 <_printf_float+0x33a>
 800d618:	4642      	mov	r2, r8
 800d61a:	4631      	mov	r1, r6
 800d61c:	4628      	mov	r0, r5
 800d61e:	47b8      	blx	r7
 800d620:	3001      	adds	r0, #1
 800d622:	d1c2      	bne.n	800d5aa <_printf_float+0x2f2>
 800d624:	e6a3      	b.n	800d36e <_printf_float+0xb6>
 800d626:	2301      	movs	r3, #1
 800d628:	4631      	mov	r1, r6
 800d62a:	4628      	mov	r0, r5
 800d62c:	9206      	str	r2, [sp, #24]
 800d62e:	47b8      	blx	r7
 800d630:	3001      	adds	r0, #1
 800d632:	f43f ae9c 	beq.w	800d36e <_printf_float+0xb6>
 800d636:	9a06      	ldr	r2, [sp, #24]
 800d638:	f10b 0b01 	add.w	fp, fp, #1
 800d63c:	e7bb      	b.n	800d5b6 <_printf_float+0x2fe>
 800d63e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d642:	4631      	mov	r1, r6
 800d644:	4628      	mov	r0, r5
 800d646:	47b8      	blx	r7
 800d648:	3001      	adds	r0, #1
 800d64a:	d1c0      	bne.n	800d5ce <_printf_float+0x316>
 800d64c:	e68f      	b.n	800d36e <_printf_float+0xb6>
 800d64e:	9a06      	ldr	r2, [sp, #24]
 800d650:	464b      	mov	r3, r9
 800d652:	4442      	add	r2, r8
 800d654:	4631      	mov	r1, r6
 800d656:	4628      	mov	r0, r5
 800d658:	47b8      	blx	r7
 800d65a:	3001      	adds	r0, #1
 800d65c:	d1c3      	bne.n	800d5e6 <_printf_float+0x32e>
 800d65e:	e686      	b.n	800d36e <_printf_float+0xb6>
 800d660:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d664:	f1ba 0f01 	cmp.w	sl, #1
 800d668:	dc01      	bgt.n	800d66e <_printf_float+0x3b6>
 800d66a:	07db      	lsls	r3, r3, #31
 800d66c:	d536      	bpl.n	800d6dc <_printf_float+0x424>
 800d66e:	2301      	movs	r3, #1
 800d670:	4642      	mov	r2, r8
 800d672:	4631      	mov	r1, r6
 800d674:	4628      	mov	r0, r5
 800d676:	47b8      	blx	r7
 800d678:	3001      	adds	r0, #1
 800d67a:	f43f ae78 	beq.w	800d36e <_printf_float+0xb6>
 800d67e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d682:	4631      	mov	r1, r6
 800d684:	4628      	mov	r0, r5
 800d686:	47b8      	blx	r7
 800d688:	3001      	adds	r0, #1
 800d68a:	f43f ae70 	beq.w	800d36e <_printf_float+0xb6>
 800d68e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d692:	2200      	movs	r2, #0
 800d694:	2300      	movs	r3, #0
 800d696:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d69a:	f7f3 fa1d 	bl	8000ad8 <__aeabi_dcmpeq>
 800d69e:	b9c0      	cbnz	r0, 800d6d2 <_printf_float+0x41a>
 800d6a0:	4653      	mov	r3, sl
 800d6a2:	f108 0201 	add.w	r2, r8, #1
 800d6a6:	4631      	mov	r1, r6
 800d6a8:	4628      	mov	r0, r5
 800d6aa:	47b8      	blx	r7
 800d6ac:	3001      	adds	r0, #1
 800d6ae:	d10c      	bne.n	800d6ca <_printf_float+0x412>
 800d6b0:	e65d      	b.n	800d36e <_printf_float+0xb6>
 800d6b2:	2301      	movs	r3, #1
 800d6b4:	465a      	mov	r2, fp
 800d6b6:	4631      	mov	r1, r6
 800d6b8:	4628      	mov	r0, r5
 800d6ba:	47b8      	blx	r7
 800d6bc:	3001      	adds	r0, #1
 800d6be:	f43f ae56 	beq.w	800d36e <_printf_float+0xb6>
 800d6c2:	f108 0801 	add.w	r8, r8, #1
 800d6c6:	45d0      	cmp	r8, sl
 800d6c8:	dbf3      	blt.n	800d6b2 <_printf_float+0x3fa>
 800d6ca:	464b      	mov	r3, r9
 800d6cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d6d0:	e6df      	b.n	800d492 <_printf_float+0x1da>
 800d6d2:	f04f 0800 	mov.w	r8, #0
 800d6d6:	f104 0b1a 	add.w	fp, r4, #26
 800d6da:	e7f4      	b.n	800d6c6 <_printf_float+0x40e>
 800d6dc:	2301      	movs	r3, #1
 800d6de:	4642      	mov	r2, r8
 800d6e0:	e7e1      	b.n	800d6a6 <_printf_float+0x3ee>
 800d6e2:	2301      	movs	r3, #1
 800d6e4:	464a      	mov	r2, r9
 800d6e6:	4631      	mov	r1, r6
 800d6e8:	4628      	mov	r0, r5
 800d6ea:	47b8      	blx	r7
 800d6ec:	3001      	adds	r0, #1
 800d6ee:	f43f ae3e 	beq.w	800d36e <_printf_float+0xb6>
 800d6f2:	f108 0801 	add.w	r8, r8, #1
 800d6f6:	68e3      	ldr	r3, [r4, #12]
 800d6f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d6fa:	1a5b      	subs	r3, r3, r1
 800d6fc:	4543      	cmp	r3, r8
 800d6fe:	dcf0      	bgt.n	800d6e2 <_printf_float+0x42a>
 800d700:	e6fc      	b.n	800d4fc <_printf_float+0x244>
 800d702:	f04f 0800 	mov.w	r8, #0
 800d706:	f104 0919 	add.w	r9, r4, #25
 800d70a:	e7f4      	b.n	800d6f6 <_printf_float+0x43e>

0800d70c <_printf_common>:
 800d70c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d710:	4616      	mov	r6, r2
 800d712:	4698      	mov	r8, r3
 800d714:	688a      	ldr	r2, [r1, #8]
 800d716:	690b      	ldr	r3, [r1, #16]
 800d718:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d71c:	4293      	cmp	r3, r2
 800d71e:	bfb8      	it	lt
 800d720:	4613      	movlt	r3, r2
 800d722:	6033      	str	r3, [r6, #0]
 800d724:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d728:	4607      	mov	r7, r0
 800d72a:	460c      	mov	r4, r1
 800d72c:	b10a      	cbz	r2, 800d732 <_printf_common+0x26>
 800d72e:	3301      	adds	r3, #1
 800d730:	6033      	str	r3, [r6, #0]
 800d732:	6823      	ldr	r3, [r4, #0]
 800d734:	0699      	lsls	r1, r3, #26
 800d736:	bf42      	ittt	mi
 800d738:	6833      	ldrmi	r3, [r6, #0]
 800d73a:	3302      	addmi	r3, #2
 800d73c:	6033      	strmi	r3, [r6, #0]
 800d73e:	6825      	ldr	r5, [r4, #0]
 800d740:	f015 0506 	ands.w	r5, r5, #6
 800d744:	d106      	bne.n	800d754 <_printf_common+0x48>
 800d746:	f104 0a19 	add.w	sl, r4, #25
 800d74a:	68e3      	ldr	r3, [r4, #12]
 800d74c:	6832      	ldr	r2, [r6, #0]
 800d74e:	1a9b      	subs	r3, r3, r2
 800d750:	42ab      	cmp	r3, r5
 800d752:	dc26      	bgt.n	800d7a2 <_printf_common+0x96>
 800d754:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d758:	6822      	ldr	r2, [r4, #0]
 800d75a:	3b00      	subs	r3, #0
 800d75c:	bf18      	it	ne
 800d75e:	2301      	movne	r3, #1
 800d760:	0692      	lsls	r2, r2, #26
 800d762:	d42b      	bmi.n	800d7bc <_printf_common+0xb0>
 800d764:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d768:	4641      	mov	r1, r8
 800d76a:	4638      	mov	r0, r7
 800d76c:	47c8      	blx	r9
 800d76e:	3001      	adds	r0, #1
 800d770:	d01e      	beq.n	800d7b0 <_printf_common+0xa4>
 800d772:	6823      	ldr	r3, [r4, #0]
 800d774:	6922      	ldr	r2, [r4, #16]
 800d776:	f003 0306 	and.w	r3, r3, #6
 800d77a:	2b04      	cmp	r3, #4
 800d77c:	bf02      	ittt	eq
 800d77e:	68e5      	ldreq	r5, [r4, #12]
 800d780:	6833      	ldreq	r3, [r6, #0]
 800d782:	1aed      	subeq	r5, r5, r3
 800d784:	68a3      	ldr	r3, [r4, #8]
 800d786:	bf0c      	ite	eq
 800d788:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d78c:	2500      	movne	r5, #0
 800d78e:	4293      	cmp	r3, r2
 800d790:	bfc4      	itt	gt
 800d792:	1a9b      	subgt	r3, r3, r2
 800d794:	18ed      	addgt	r5, r5, r3
 800d796:	2600      	movs	r6, #0
 800d798:	341a      	adds	r4, #26
 800d79a:	42b5      	cmp	r5, r6
 800d79c:	d11a      	bne.n	800d7d4 <_printf_common+0xc8>
 800d79e:	2000      	movs	r0, #0
 800d7a0:	e008      	b.n	800d7b4 <_printf_common+0xa8>
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	4652      	mov	r2, sl
 800d7a6:	4641      	mov	r1, r8
 800d7a8:	4638      	mov	r0, r7
 800d7aa:	47c8      	blx	r9
 800d7ac:	3001      	adds	r0, #1
 800d7ae:	d103      	bne.n	800d7b8 <_printf_common+0xac>
 800d7b0:	f04f 30ff 	mov.w	r0, #4294967295
 800d7b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7b8:	3501      	adds	r5, #1
 800d7ba:	e7c6      	b.n	800d74a <_printf_common+0x3e>
 800d7bc:	18e1      	adds	r1, r4, r3
 800d7be:	1c5a      	adds	r2, r3, #1
 800d7c0:	2030      	movs	r0, #48	@ 0x30
 800d7c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d7c6:	4422      	add	r2, r4
 800d7c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d7cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d7d0:	3302      	adds	r3, #2
 800d7d2:	e7c7      	b.n	800d764 <_printf_common+0x58>
 800d7d4:	2301      	movs	r3, #1
 800d7d6:	4622      	mov	r2, r4
 800d7d8:	4641      	mov	r1, r8
 800d7da:	4638      	mov	r0, r7
 800d7dc:	47c8      	blx	r9
 800d7de:	3001      	adds	r0, #1
 800d7e0:	d0e6      	beq.n	800d7b0 <_printf_common+0xa4>
 800d7e2:	3601      	adds	r6, #1
 800d7e4:	e7d9      	b.n	800d79a <_printf_common+0x8e>
	...

0800d7e8 <_printf_i>:
 800d7e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d7ec:	7e0f      	ldrb	r7, [r1, #24]
 800d7ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d7f0:	2f78      	cmp	r7, #120	@ 0x78
 800d7f2:	4691      	mov	r9, r2
 800d7f4:	4680      	mov	r8, r0
 800d7f6:	460c      	mov	r4, r1
 800d7f8:	469a      	mov	sl, r3
 800d7fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d7fe:	d807      	bhi.n	800d810 <_printf_i+0x28>
 800d800:	2f62      	cmp	r7, #98	@ 0x62
 800d802:	d80a      	bhi.n	800d81a <_printf_i+0x32>
 800d804:	2f00      	cmp	r7, #0
 800d806:	f000 80d1 	beq.w	800d9ac <_printf_i+0x1c4>
 800d80a:	2f58      	cmp	r7, #88	@ 0x58
 800d80c:	f000 80b8 	beq.w	800d980 <_printf_i+0x198>
 800d810:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d814:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d818:	e03a      	b.n	800d890 <_printf_i+0xa8>
 800d81a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d81e:	2b15      	cmp	r3, #21
 800d820:	d8f6      	bhi.n	800d810 <_printf_i+0x28>
 800d822:	a101      	add	r1, pc, #4	@ (adr r1, 800d828 <_printf_i+0x40>)
 800d824:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d828:	0800d881 	.word	0x0800d881
 800d82c:	0800d895 	.word	0x0800d895
 800d830:	0800d811 	.word	0x0800d811
 800d834:	0800d811 	.word	0x0800d811
 800d838:	0800d811 	.word	0x0800d811
 800d83c:	0800d811 	.word	0x0800d811
 800d840:	0800d895 	.word	0x0800d895
 800d844:	0800d811 	.word	0x0800d811
 800d848:	0800d811 	.word	0x0800d811
 800d84c:	0800d811 	.word	0x0800d811
 800d850:	0800d811 	.word	0x0800d811
 800d854:	0800d993 	.word	0x0800d993
 800d858:	0800d8bf 	.word	0x0800d8bf
 800d85c:	0800d94d 	.word	0x0800d94d
 800d860:	0800d811 	.word	0x0800d811
 800d864:	0800d811 	.word	0x0800d811
 800d868:	0800d9b5 	.word	0x0800d9b5
 800d86c:	0800d811 	.word	0x0800d811
 800d870:	0800d8bf 	.word	0x0800d8bf
 800d874:	0800d811 	.word	0x0800d811
 800d878:	0800d811 	.word	0x0800d811
 800d87c:	0800d955 	.word	0x0800d955
 800d880:	6833      	ldr	r3, [r6, #0]
 800d882:	1d1a      	adds	r2, r3, #4
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	6032      	str	r2, [r6, #0]
 800d888:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d88c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d890:	2301      	movs	r3, #1
 800d892:	e09c      	b.n	800d9ce <_printf_i+0x1e6>
 800d894:	6833      	ldr	r3, [r6, #0]
 800d896:	6820      	ldr	r0, [r4, #0]
 800d898:	1d19      	adds	r1, r3, #4
 800d89a:	6031      	str	r1, [r6, #0]
 800d89c:	0606      	lsls	r6, r0, #24
 800d89e:	d501      	bpl.n	800d8a4 <_printf_i+0xbc>
 800d8a0:	681d      	ldr	r5, [r3, #0]
 800d8a2:	e003      	b.n	800d8ac <_printf_i+0xc4>
 800d8a4:	0645      	lsls	r5, r0, #25
 800d8a6:	d5fb      	bpl.n	800d8a0 <_printf_i+0xb8>
 800d8a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d8ac:	2d00      	cmp	r5, #0
 800d8ae:	da03      	bge.n	800d8b8 <_printf_i+0xd0>
 800d8b0:	232d      	movs	r3, #45	@ 0x2d
 800d8b2:	426d      	negs	r5, r5
 800d8b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d8b8:	4858      	ldr	r0, [pc, #352]	@ (800da1c <_printf_i+0x234>)
 800d8ba:	230a      	movs	r3, #10
 800d8bc:	e011      	b.n	800d8e2 <_printf_i+0xfa>
 800d8be:	6821      	ldr	r1, [r4, #0]
 800d8c0:	6833      	ldr	r3, [r6, #0]
 800d8c2:	0608      	lsls	r0, r1, #24
 800d8c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800d8c8:	d402      	bmi.n	800d8d0 <_printf_i+0xe8>
 800d8ca:	0649      	lsls	r1, r1, #25
 800d8cc:	bf48      	it	mi
 800d8ce:	b2ad      	uxthmi	r5, r5
 800d8d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800d8d2:	4852      	ldr	r0, [pc, #328]	@ (800da1c <_printf_i+0x234>)
 800d8d4:	6033      	str	r3, [r6, #0]
 800d8d6:	bf14      	ite	ne
 800d8d8:	230a      	movne	r3, #10
 800d8da:	2308      	moveq	r3, #8
 800d8dc:	2100      	movs	r1, #0
 800d8de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d8e2:	6866      	ldr	r6, [r4, #4]
 800d8e4:	60a6      	str	r6, [r4, #8]
 800d8e6:	2e00      	cmp	r6, #0
 800d8e8:	db05      	blt.n	800d8f6 <_printf_i+0x10e>
 800d8ea:	6821      	ldr	r1, [r4, #0]
 800d8ec:	432e      	orrs	r6, r5
 800d8ee:	f021 0104 	bic.w	r1, r1, #4
 800d8f2:	6021      	str	r1, [r4, #0]
 800d8f4:	d04b      	beq.n	800d98e <_printf_i+0x1a6>
 800d8f6:	4616      	mov	r6, r2
 800d8f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800d8fc:	fb03 5711 	mls	r7, r3, r1, r5
 800d900:	5dc7      	ldrb	r7, [r0, r7]
 800d902:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d906:	462f      	mov	r7, r5
 800d908:	42bb      	cmp	r3, r7
 800d90a:	460d      	mov	r5, r1
 800d90c:	d9f4      	bls.n	800d8f8 <_printf_i+0x110>
 800d90e:	2b08      	cmp	r3, #8
 800d910:	d10b      	bne.n	800d92a <_printf_i+0x142>
 800d912:	6823      	ldr	r3, [r4, #0]
 800d914:	07df      	lsls	r7, r3, #31
 800d916:	d508      	bpl.n	800d92a <_printf_i+0x142>
 800d918:	6923      	ldr	r3, [r4, #16]
 800d91a:	6861      	ldr	r1, [r4, #4]
 800d91c:	4299      	cmp	r1, r3
 800d91e:	bfde      	ittt	le
 800d920:	2330      	movle	r3, #48	@ 0x30
 800d922:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d926:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d92a:	1b92      	subs	r2, r2, r6
 800d92c:	6122      	str	r2, [r4, #16]
 800d92e:	f8cd a000 	str.w	sl, [sp]
 800d932:	464b      	mov	r3, r9
 800d934:	aa03      	add	r2, sp, #12
 800d936:	4621      	mov	r1, r4
 800d938:	4640      	mov	r0, r8
 800d93a:	f7ff fee7 	bl	800d70c <_printf_common>
 800d93e:	3001      	adds	r0, #1
 800d940:	d14a      	bne.n	800d9d8 <_printf_i+0x1f0>
 800d942:	f04f 30ff 	mov.w	r0, #4294967295
 800d946:	b004      	add	sp, #16
 800d948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d94c:	6823      	ldr	r3, [r4, #0]
 800d94e:	f043 0320 	orr.w	r3, r3, #32
 800d952:	6023      	str	r3, [r4, #0]
 800d954:	4832      	ldr	r0, [pc, #200]	@ (800da20 <_printf_i+0x238>)
 800d956:	2778      	movs	r7, #120	@ 0x78
 800d958:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d95c:	6823      	ldr	r3, [r4, #0]
 800d95e:	6831      	ldr	r1, [r6, #0]
 800d960:	061f      	lsls	r7, r3, #24
 800d962:	f851 5b04 	ldr.w	r5, [r1], #4
 800d966:	d402      	bmi.n	800d96e <_printf_i+0x186>
 800d968:	065f      	lsls	r7, r3, #25
 800d96a:	bf48      	it	mi
 800d96c:	b2ad      	uxthmi	r5, r5
 800d96e:	6031      	str	r1, [r6, #0]
 800d970:	07d9      	lsls	r1, r3, #31
 800d972:	bf44      	itt	mi
 800d974:	f043 0320 	orrmi.w	r3, r3, #32
 800d978:	6023      	strmi	r3, [r4, #0]
 800d97a:	b11d      	cbz	r5, 800d984 <_printf_i+0x19c>
 800d97c:	2310      	movs	r3, #16
 800d97e:	e7ad      	b.n	800d8dc <_printf_i+0xf4>
 800d980:	4826      	ldr	r0, [pc, #152]	@ (800da1c <_printf_i+0x234>)
 800d982:	e7e9      	b.n	800d958 <_printf_i+0x170>
 800d984:	6823      	ldr	r3, [r4, #0]
 800d986:	f023 0320 	bic.w	r3, r3, #32
 800d98a:	6023      	str	r3, [r4, #0]
 800d98c:	e7f6      	b.n	800d97c <_printf_i+0x194>
 800d98e:	4616      	mov	r6, r2
 800d990:	e7bd      	b.n	800d90e <_printf_i+0x126>
 800d992:	6833      	ldr	r3, [r6, #0]
 800d994:	6825      	ldr	r5, [r4, #0]
 800d996:	6961      	ldr	r1, [r4, #20]
 800d998:	1d18      	adds	r0, r3, #4
 800d99a:	6030      	str	r0, [r6, #0]
 800d99c:	062e      	lsls	r6, r5, #24
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	d501      	bpl.n	800d9a6 <_printf_i+0x1be>
 800d9a2:	6019      	str	r1, [r3, #0]
 800d9a4:	e002      	b.n	800d9ac <_printf_i+0x1c4>
 800d9a6:	0668      	lsls	r0, r5, #25
 800d9a8:	d5fb      	bpl.n	800d9a2 <_printf_i+0x1ba>
 800d9aa:	8019      	strh	r1, [r3, #0]
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	6123      	str	r3, [r4, #16]
 800d9b0:	4616      	mov	r6, r2
 800d9b2:	e7bc      	b.n	800d92e <_printf_i+0x146>
 800d9b4:	6833      	ldr	r3, [r6, #0]
 800d9b6:	1d1a      	adds	r2, r3, #4
 800d9b8:	6032      	str	r2, [r6, #0]
 800d9ba:	681e      	ldr	r6, [r3, #0]
 800d9bc:	6862      	ldr	r2, [r4, #4]
 800d9be:	2100      	movs	r1, #0
 800d9c0:	4630      	mov	r0, r6
 800d9c2:	f7f2 fc0d 	bl	80001e0 <memchr>
 800d9c6:	b108      	cbz	r0, 800d9cc <_printf_i+0x1e4>
 800d9c8:	1b80      	subs	r0, r0, r6
 800d9ca:	6060      	str	r0, [r4, #4]
 800d9cc:	6863      	ldr	r3, [r4, #4]
 800d9ce:	6123      	str	r3, [r4, #16]
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d9d6:	e7aa      	b.n	800d92e <_printf_i+0x146>
 800d9d8:	6923      	ldr	r3, [r4, #16]
 800d9da:	4632      	mov	r2, r6
 800d9dc:	4649      	mov	r1, r9
 800d9de:	4640      	mov	r0, r8
 800d9e0:	47d0      	blx	sl
 800d9e2:	3001      	adds	r0, #1
 800d9e4:	d0ad      	beq.n	800d942 <_printf_i+0x15a>
 800d9e6:	6823      	ldr	r3, [r4, #0]
 800d9e8:	079b      	lsls	r3, r3, #30
 800d9ea:	d413      	bmi.n	800da14 <_printf_i+0x22c>
 800d9ec:	68e0      	ldr	r0, [r4, #12]
 800d9ee:	9b03      	ldr	r3, [sp, #12]
 800d9f0:	4298      	cmp	r0, r3
 800d9f2:	bfb8      	it	lt
 800d9f4:	4618      	movlt	r0, r3
 800d9f6:	e7a6      	b.n	800d946 <_printf_i+0x15e>
 800d9f8:	2301      	movs	r3, #1
 800d9fa:	4632      	mov	r2, r6
 800d9fc:	4649      	mov	r1, r9
 800d9fe:	4640      	mov	r0, r8
 800da00:	47d0      	blx	sl
 800da02:	3001      	adds	r0, #1
 800da04:	d09d      	beq.n	800d942 <_printf_i+0x15a>
 800da06:	3501      	adds	r5, #1
 800da08:	68e3      	ldr	r3, [r4, #12]
 800da0a:	9903      	ldr	r1, [sp, #12]
 800da0c:	1a5b      	subs	r3, r3, r1
 800da0e:	42ab      	cmp	r3, r5
 800da10:	dcf2      	bgt.n	800d9f8 <_printf_i+0x210>
 800da12:	e7eb      	b.n	800d9ec <_printf_i+0x204>
 800da14:	2500      	movs	r5, #0
 800da16:	f104 0619 	add.w	r6, r4, #25
 800da1a:	e7f5      	b.n	800da08 <_printf_i+0x220>
 800da1c:	0800fe33 	.word	0x0800fe33
 800da20:	0800fe44 	.word	0x0800fe44

0800da24 <std>:
 800da24:	2300      	movs	r3, #0
 800da26:	b510      	push	{r4, lr}
 800da28:	4604      	mov	r4, r0
 800da2a:	e9c0 3300 	strd	r3, r3, [r0]
 800da2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800da32:	6083      	str	r3, [r0, #8]
 800da34:	8181      	strh	r1, [r0, #12]
 800da36:	6643      	str	r3, [r0, #100]	@ 0x64
 800da38:	81c2      	strh	r2, [r0, #14]
 800da3a:	6183      	str	r3, [r0, #24]
 800da3c:	4619      	mov	r1, r3
 800da3e:	2208      	movs	r2, #8
 800da40:	305c      	adds	r0, #92	@ 0x5c
 800da42:	f000 f916 	bl	800dc72 <memset>
 800da46:	4b0d      	ldr	r3, [pc, #52]	@ (800da7c <std+0x58>)
 800da48:	6263      	str	r3, [r4, #36]	@ 0x24
 800da4a:	4b0d      	ldr	r3, [pc, #52]	@ (800da80 <std+0x5c>)
 800da4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800da4e:	4b0d      	ldr	r3, [pc, #52]	@ (800da84 <std+0x60>)
 800da50:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800da52:	4b0d      	ldr	r3, [pc, #52]	@ (800da88 <std+0x64>)
 800da54:	6323      	str	r3, [r4, #48]	@ 0x30
 800da56:	4b0d      	ldr	r3, [pc, #52]	@ (800da8c <std+0x68>)
 800da58:	6224      	str	r4, [r4, #32]
 800da5a:	429c      	cmp	r4, r3
 800da5c:	d006      	beq.n	800da6c <std+0x48>
 800da5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800da62:	4294      	cmp	r4, r2
 800da64:	d002      	beq.n	800da6c <std+0x48>
 800da66:	33d0      	adds	r3, #208	@ 0xd0
 800da68:	429c      	cmp	r4, r3
 800da6a:	d105      	bne.n	800da78 <std+0x54>
 800da6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800da70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da74:	f000 b98a 	b.w	800dd8c <__retarget_lock_init_recursive>
 800da78:	bd10      	pop	{r4, pc}
 800da7a:	bf00      	nop
 800da7c:	0800dbed 	.word	0x0800dbed
 800da80:	0800dc0f 	.word	0x0800dc0f
 800da84:	0800dc47 	.word	0x0800dc47
 800da88:	0800dc6b 	.word	0x0800dc6b
 800da8c:	20000ce8 	.word	0x20000ce8

0800da90 <stdio_exit_handler>:
 800da90:	4a02      	ldr	r2, [pc, #8]	@ (800da9c <stdio_exit_handler+0xc>)
 800da92:	4903      	ldr	r1, [pc, #12]	@ (800daa0 <stdio_exit_handler+0x10>)
 800da94:	4803      	ldr	r0, [pc, #12]	@ (800daa4 <stdio_exit_handler+0x14>)
 800da96:	f000 b869 	b.w	800db6c <_fwalk_sglue>
 800da9a:	bf00      	nop
 800da9c:	2000002c 	.word	0x2000002c
 800daa0:	0800f589 	.word	0x0800f589
 800daa4:	2000003c 	.word	0x2000003c

0800daa8 <cleanup_stdio>:
 800daa8:	6841      	ldr	r1, [r0, #4]
 800daaa:	4b0c      	ldr	r3, [pc, #48]	@ (800dadc <cleanup_stdio+0x34>)
 800daac:	4299      	cmp	r1, r3
 800daae:	b510      	push	{r4, lr}
 800dab0:	4604      	mov	r4, r0
 800dab2:	d001      	beq.n	800dab8 <cleanup_stdio+0x10>
 800dab4:	f001 fd68 	bl	800f588 <_fflush_r>
 800dab8:	68a1      	ldr	r1, [r4, #8]
 800daba:	4b09      	ldr	r3, [pc, #36]	@ (800dae0 <cleanup_stdio+0x38>)
 800dabc:	4299      	cmp	r1, r3
 800dabe:	d002      	beq.n	800dac6 <cleanup_stdio+0x1e>
 800dac0:	4620      	mov	r0, r4
 800dac2:	f001 fd61 	bl	800f588 <_fflush_r>
 800dac6:	68e1      	ldr	r1, [r4, #12]
 800dac8:	4b06      	ldr	r3, [pc, #24]	@ (800dae4 <cleanup_stdio+0x3c>)
 800daca:	4299      	cmp	r1, r3
 800dacc:	d004      	beq.n	800dad8 <cleanup_stdio+0x30>
 800dace:	4620      	mov	r0, r4
 800dad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dad4:	f001 bd58 	b.w	800f588 <_fflush_r>
 800dad8:	bd10      	pop	{r4, pc}
 800dada:	bf00      	nop
 800dadc:	20000ce8 	.word	0x20000ce8
 800dae0:	20000d50 	.word	0x20000d50
 800dae4:	20000db8 	.word	0x20000db8

0800dae8 <global_stdio_init.part.0>:
 800dae8:	b510      	push	{r4, lr}
 800daea:	4b0b      	ldr	r3, [pc, #44]	@ (800db18 <global_stdio_init.part.0+0x30>)
 800daec:	4c0b      	ldr	r4, [pc, #44]	@ (800db1c <global_stdio_init.part.0+0x34>)
 800daee:	4a0c      	ldr	r2, [pc, #48]	@ (800db20 <global_stdio_init.part.0+0x38>)
 800daf0:	601a      	str	r2, [r3, #0]
 800daf2:	4620      	mov	r0, r4
 800daf4:	2200      	movs	r2, #0
 800daf6:	2104      	movs	r1, #4
 800daf8:	f7ff ff94 	bl	800da24 <std>
 800dafc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800db00:	2201      	movs	r2, #1
 800db02:	2109      	movs	r1, #9
 800db04:	f7ff ff8e 	bl	800da24 <std>
 800db08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800db0c:	2202      	movs	r2, #2
 800db0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db12:	2112      	movs	r1, #18
 800db14:	f7ff bf86 	b.w	800da24 <std>
 800db18:	20000e20 	.word	0x20000e20
 800db1c:	20000ce8 	.word	0x20000ce8
 800db20:	0800da91 	.word	0x0800da91

0800db24 <__sfp_lock_acquire>:
 800db24:	4801      	ldr	r0, [pc, #4]	@ (800db2c <__sfp_lock_acquire+0x8>)
 800db26:	f000 b932 	b.w	800dd8e <__retarget_lock_acquire_recursive>
 800db2a:	bf00      	nop
 800db2c:	20000e29 	.word	0x20000e29

0800db30 <__sfp_lock_release>:
 800db30:	4801      	ldr	r0, [pc, #4]	@ (800db38 <__sfp_lock_release+0x8>)
 800db32:	f000 b92d 	b.w	800dd90 <__retarget_lock_release_recursive>
 800db36:	bf00      	nop
 800db38:	20000e29 	.word	0x20000e29

0800db3c <__sinit>:
 800db3c:	b510      	push	{r4, lr}
 800db3e:	4604      	mov	r4, r0
 800db40:	f7ff fff0 	bl	800db24 <__sfp_lock_acquire>
 800db44:	6a23      	ldr	r3, [r4, #32]
 800db46:	b11b      	cbz	r3, 800db50 <__sinit+0x14>
 800db48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db4c:	f7ff bff0 	b.w	800db30 <__sfp_lock_release>
 800db50:	4b04      	ldr	r3, [pc, #16]	@ (800db64 <__sinit+0x28>)
 800db52:	6223      	str	r3, [r4, #32]
 800db54:	4b04      	ldr	r3, [pc, #16]	@ (800db68 <__sinit+0x2c>)
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d1f5      	bne.n	800db48 <__sinit+0xc>
 800db5c:	f7ff ffc4 	bl	800dae8 <global_stdio_init.part.0>
 800db60:	e7f2      	b.n	800db48 <__sinit+0xc>
 800db62:	bf00      	nop
 800db64:	0800daa9 	.word	0x0800daa9
 800db68:	20000e20 	.word	0x20000e20

0800db6c <_fwalk_sglue>:
 800db6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db70:	4607      	mov	r7, r0
 800db72:	4688      	mov	r8, r1
 800db74:	4614      	mov	r4, r2
 800db76:	2600      	movs	r6, #0
 800db78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800db7c:	f1b9 0901 	subs.w	r9, r9, #1
 800db80:	d505      	bpl.n	800db8e <_fwalk_sglue+0x22>
 800db82:	6824      	ldr	r4, [r4, #0]
 800db84:	2c00      	cmp	r4, #0
 800db86:	d1f7      	bne.n	800db78 <_fwalk_sglue+0xc>
 800db88:	4630      	mov	r0, r6
 800db8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db8e:	89ab      	ldrh	r3, [r5, #12]
 800db90:	2b01      	cmp	r3, #1
 800db92:	d907      	bls.n	800dba4 <_fwalk_sglue+0x38>
 800db94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800db98:	3301      	adds	r3, #1
 800db9a:	d003      	beq.n	800dba4 <_fwalk_sglue+0x38>
 800db9c:	4629      	mov	r1, r5
 800db9e:	4638      	mov	r0, r7
 800dba0:	47c0      	blx	r8
 800dba2:	4306      	orrs	r6, r0
 800dba4:	3568      	adds	r5, #104	@ 0x68
 800dba6:	e7e9      	b.n	800db7c <_fwalk_sglue+0x10>

0800dba8 <siprintf>:
 800dba8:	b40e      	push	{r1, r2, r3}
 800dbaa:	b510      	push	{r4, lr}
 800dbac:	b09d      	sub	sp, #116	@ 0x74
 800dbae:	ab1f      	add	r3, sp, #124	@ 0x7c
 800dbb0:	9002      	str	r0, [sp, #8]
 800dbb2:	9006      	str	r0, [sp, #24]
 800dbb4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800dbb8:	480a      	ldr	r0, [pc, #40]	@ (800dbe4 <siprintf+0x3c>)
 800dbba:	9107      	str	r1, [sp, #28]
 800dbbc:	9104      	str	r1, [sp, #16]
 800dbbe:	490a      	ldr	r1, [pc, #40]	@ (800dbe8 <siprintf+0x40>)
 800dbc0:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbc4:	9105      	str	r1, [sp, #20]
 800dbc6:	2400      	movs	r4, #0
 800dbc8:	a902      	add	r1, sp, #8
 800dbca:	6800      	ldr	r0, [r0, #0]
 800dbcc:	9301      	str	r3, [sp, #4]
 800dbce:	941b      	str	r4, [sp, #108]	@ 0x6c
 800dbd0:	f001 fb5a 	bl	800f288 <_svfiprintf_r>
 800dbd4:	9b02      	ldr	r3, [sp, #8]
 800dbd6:	701c      	strb	r4, [r3, #0]
 800dbd8:	b01d      	add	sp, #116	@ 0x74
 800dbda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dbde:	b003      	add	sp, #12
 800dbe0:	4770      	bx	lr
 800dbe2:	bf00      	nop
 800dbe4:	20000038 	.word	0x20000038
 800dbe8:	ffff0208 	.word	0xffff0208

0800dbec <__sread>:
 800dbec:	b510      	push	{r4, lr}
 800dbee:	460c      	mov	r4, r1
 800dbf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dbf4:	f000 f86c 	bl	800dcd0 <_read_r>
 800dbf8:	2800      	cmp	r0, #0
 800dbfa:	bfab      	itete	ge
 800dbfc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800dbfe:	89a3      	ldrhlt	r3, [r4, #12]
 800dc00:	181b      	addge	r3, r3, r0
 800dc02:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800dc06:	bfac      	ite	ge
 800dc08:	6563      	strge	r3, [r4, #84]	@ 0x54
 800dc0a:	81a3      	strhlt	r3, [r4, #12]
 800dc0c:	bd10      	pop	{r4, pc}

0800dc0e <__swrite>:
 800dc0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc12:	461f      	mov	r7, r3
 800dc14:	898b      	ldrh	r3, [r1, #12]
 800dc16:	05db      	lsls	r3, r3, #23
 800dc18:	4605      	mov	r5, r0
 800dc1a:	460c      	mov	r4, r1
 800dc1c:	4616      	mov	r6, r2
 800dc1e:	d505      	bpl.n	800dc2c <__swrite+0x1e>
 800dc20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc24:	2302      	movs	r3, #2
 800dc26:	2200      	movs	r2, #0
 800dc28:	f000 f840 	bl	800dcac <_lseek_r>
 800dc2c:	89a3      	ldrh	r3, [r4, #12]
 800dc2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dc32:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dc36:	81a3      	strh	r3, [r4, #12]
 800dc38:	4632      	mov	r2, r6
 800dc3a:	463b      	mov	r3, r7
 800dc3c:	4628      	mov	r0, r5
 800dc3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dc42:	f000 b867 	b.w	800dd14 <_write_r>

0800dc46 <__sseek>:
 800dc46:	b510      	push	{r4, lr}
 800dc48:	460c      	mov	r4, r1
 800dc4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc4e:	f000 f82d 	bl	800dcac <_lseek_r>
 800dc52:	1c43      	adds	r3, r0, #1
 800dc54:	89a3      	ldrh	r3, [r4, #12]
 800dc56:	bf15      	itete	ne
 800dc58:	6560      	strne	r0, [r4, #84]	@ 0x54
 800dc5a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800dc5e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800dc62:	81a3      	strheq	r3, [r4, #12]
 800dc64:	bf18      	it	ne
 800dc66:	81a3      	strhne	r3, [r4, #12]
 800dc68:	bd10      	pop	{r4, pc}

0800dc6a <__sclose>:
 800dc6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc6e:	f000 b80d 	b.w	800dc8c <_close_r>

0800dc72 <memset>:
 800dc72:	4402      	add	r2, r0
 800dc74:	4603      	mov	r3, r0
 800dc76:	4293      	cmp	r3, r2
 800dc78:	d100      	bne.n	800dc7c <memset+0xa>
 800dc7a:	4770      	bx	lr
 800dc7c:	f803 1b01 	strb.w	r1, [r3], #1
 800dc80:	e7f9      	b.n	800dc76 <memset+0x4>
	...

0800dc84 <_localeconv_r>:
 800dc84:	4800      	ldr	r0, [pc, #0]	@ (800dc88 <_localeconv_r+0x4>)
 800dc86:	4770      	bx	lr
 800dc88:	20000178 	.word	0x20000178

0800dc8c <_close_r>:
 800dc8c:	b538      	push	{r3, r4, r5, lr}
 800dc8e:	4d06      	ldr	r5, [pc, #24]	@ (800dca8 <_close_r+0x1c>)
 800dc90:	2300      	movs	r3, #0
 800dc92:	4604      	mov	r4, r0
 800dc94:	4608      	mov	r0, r1
 800dc96:	602b      	str	r3, [r5, #0]
 800dc98:	f7f4 fd70 	bl	800277c <_close>
 800dc9c:	1c43      	adds	r3, r0, #1
 800dc9e:	d102      	bne.n	800dca6 <_close_r+0x1a>
 800dca0:	682b      	ldr	r3, [r5, #0]
 800dca2:	b103      	cbz	r3, 800dca6 <_close_r+0x1a>
 800dca4:	6023      	str	r3, [r4, #0]
 800dca6:	bd38      	pop	{r3, r4, r5, pc}
 800dca8:	20000e24 	.word	0x20000e24

0800dcac <_lseek_r>:
 800dcac:	b538      	push	{r3, r4, r5, lr}
 800dcae:	4d07      	ldr	r5, [pc, #28]	@ (800dccc <_lseek_r+0x20>)
 800dcb0:	4604      	mov	r4, r0
 800dcb2:	4608      	mov	r0, r1
 800dcb4:	4611      	mov	r1, r2
 800dcb6:	2200      	movs	r2, #0
 800dcb8:	602a      	str	r2, [r5, #0]
 800dcba:	461a      	mov	r2, r3
 800dcbc:	f7f4 fd85 	bl	80027ca <_lseek>
 800dcc0:	1c43      	adds	r3, r0, #1
 800dcc2:	d102      	bne.n	800dcca <_lseek_r+0x1e>
 800dcc4:	682b      	ldr	r3, [r5, #0]
 800dcc6:	b103      	cbz	r3, 800dcca <_lseek_r+0x1e>
 800dcc8:	6023      	str	r3, [r4, #0]
 800dcca:	bd38      	pop	{r3, r4, r5, pc}
 800dccc:	20000e24 	.word	0x20000e24

0800dcd0 <_read_r>:
 800dcd0:	b538      	push	{r3, r4, r5, lr}
 800dcd2:	4d07      	ldr	r5, [pc, #28]	@ (800dcf0 <_read_r+0x20>)
 800dcd4:	4604      	mov	r4, r0
 800dcd6:	4608      	mov	r0, r1
 800dcd8:	4611      	mov	r1, r2
 800dcda:	2200      	movs	r2, #0
 800dcdc:	602a      	str	r2, [r5, #0]
 800dcde:	461a      	mov	r2, r3
 800dce0:	f7f4 fd13 	bl	800270a <_read>
 800dce4:	1c43      	adds	r3, r0, #1
 800dce6:	d102      	bne.n	800dcee <_read_r+0x1e>
 800dce8:	682b      	ldr	r3, [r5, #0]
 800dcea:	b103      	cbz	r3, 800dcee <_read_r+0x1e>
 800dcec:	6023      	str	r3, [r4, #0]
 800dcee:	bd38      	pop	{r3, r4, r5, pc}
 800dcf0:	20000e24 	.word	0x20000e24

0800dcf4 <_sbrk_r>:
 800dcf4:	b538      	push	{r3, r4, r5, lr}
 800dcf6:	4d06      	ldr	r5, [pc, #24]	@ (800dd10 <_sbrk_r+0x1c>)
 800dcf8:	2300      	movs	r3, #0
 800dcfa:	4604      	mov	r4, r0
 800dcfc:	4608      	mov	r0, r1
 800dcfe:	602b      	str	r3, [r5, #0]
 800dd00:	f7f4 fd70 	bl	80027e4 <_sbrk>
 800dd04:	1c43      	adds	r3, r0, #1
 800dd06:	d102      	bne.n	800dd0e <_sbrk_r+0x1a>
 800dd08:	682b      	ldr	r3, [r5, #0]
 800dd0a:	b103      	cbz	r3, 800dd0e <_sbrk_r+0x1a>
 800dd0c:	6023      	str	r3, [r4, #0]
 800dd0e:	bd38      	pop	{r3, r4, r5, pc}
 800dd10:	20000e24 	.word	0x20000e24

0800dd14 <_write_r>:
 800dd14:	b538      	push	{r3, r4, r5, lr}
 800dd16:	4d07      	ldr	r5, [pc, #28]	@ (800dd34 <_write_r+0x20>)
 800dd18:	4604      	mov	r4, r0
 800dd1a:	4608      	mov	r0, r1
 800dd1c:	4611      	mov	r1, r2
 800dd1e:	2200      	movs	r2, #0
 800dd20:	602a      	str	r2, [r5, #0]
 800dd22:	461a      	mov	r2, r3
 800dd24:	f7f4 fd0e 	bl	8002744 <_write>
 800dd28:	1c43      	adds	r3, r0, #1
 800dd2a:	d102      	bne.n	800dd32 <_write_r+0x1e>
 800dd2c:	682b      	ldr	r3, [r5, #0]
 800dd2e:	b103      	cbz	r3, 800dd32 <_write_r+0x1e>
 800dd30:	6023      	str	r3, [r4, #0]
 800dd32:	bd38      	pop	{r3, r4, r5, pc}
 800dd34:	20000e24 	.word	0x20000e24

0800dd38 <__errno>:
 800dd38:	4b01      	ldr	r3, [pc, #4]	@ (800dd40 <__errno+0x8>)
 800dd3a:	6818      	ldr	r0, [r3, #0]
 800dd3c:	4770      	bx	lr
 800dd3e:	bf00      	nop
 800dd40:	20000038 	.word	0x20000038

0800dd44 <__libc_init_array>:
 800dd44:	b570      	push	{r4, r5, r6, lr}
 800dd46:	4d0d      	ldr	r5, [pc, #52]	@ (800dd7c <__libc_init_array+0x38>)
 800dd48:	4c0d      	ldr	r4, [pc, #52]	@ (800dd80 <__libc_init_array+0x3c>)
 800dd4a:	1b64      	subs	r4, r4, r5
 800dd4c:	10a4      	asrs	r4, r4, #2
 800dd4e:	2600      	movs	r6, #0
 800dd50:	42a6      	cmp	r6, r4
 800dd52:	d109      	bne.n	800dd68 <__libc_init_array+0x24>
 800dd54:	4d0b      	ldr	r5, [pc, #44]	@ (800dd84 <__libc_init_array+0x40>)
 800dd56:	4c0c      	ldr	r4, [pc, #48]	@ (800dd88 <__libc_init_array+0x44>)
 800dd58:	f001 ffa4 	bl	800fca4 <_init>
 800dd5c:	1b64      	subs	r4, r4, r5
 800dd5e:	10a4      	asrs	r4, r4, #2
 800dd60:	2600      	movs	r6, #0
 800dd62:	42a6      	cmp	r6, r4
 800dd64:	d105      	bne.n	800dd72 <__libc_init_array+0x2e>
 800dd66:	bd70      	pop	{r4, r5, r6, pc}
 800dd68:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd6c:	4798      	blx	r3
 800dd6e:	3601      	adds	r6, #1
 800dd70:	e7ee      	b.n	800dd50 <__libc_init_array+0xc>
 800dd72:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd76:	4798      	blx	r3
 800dd78:	3601      	adds	r6, #1
 800dd7a:	e7f2      	b.n	800dd62 <__libc_init_array+0x1e>
 800dd7c:	08010098 	.word	0x08010098
 800dd80:	08010098 	.word	0x08010098
 800dd84:	08010098 	.word	0x08010098
 800dd88:	0801009c 	.word	0x0801009c

0800dd8c <__retarget_lock_init_recursive>:
 800dd8c:	4770      	bx	lr

0800dd8e <__retarget_lock_acquire_recursive>:
 800dd8e:	4770      	bx	lr

0800dd90 <__retarget_lock_release_recursive>:
 800dd90:	4770      	bx	lr

0800dd92 <quorem>:
 800dd92:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd96:	6903      	ldr	r3, [r0, #16]
 800dd98:	690c      	ldr	r4, [r1, #16]
 800dd9a:	42a3      	cmp	r3, r4
 800dd9c:	4607      	mov	r7, r0
 800dd9e:	db7e      	blt.n	800de9e <quorem+0x10c>
 800dda0:	3c01      	subs	r4, #1
 800dda2:	f101 0814 	add.w	r8, r1, #20
 800dda6:	00a3      	lsls	r3, r4, #2
 800dda8:	f100 0514 	add.w	r5, r0, #20
 800ddac:	9300      	str	r3, [sp, #0]
 800ddae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ddb2:	9301      	str	r3, [sp, #4]
 800ddb4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ddb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ddbc:	3301      	adds	r3, #1
 800ddbe:	429a      	cmp	r2, r3
 800ddc0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ddc4:	fbb2 f6f3 	udiv	r6, r2, r3
 800ddc8:	d32e      	bcc.n	800de28 <quorem+0x96>
 800ddca:	f04f 0a00 	mov.w	sl, #0
 800ddce:	46c4      	mov	ip, r8
 800ddd0:	46ae      	mov	lr, r5
 800ddd2:	46d3      	mov	fp, sl
 800ddd4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ddd8:	b298      	uxth	r0, r3
 800ddda:	fb06 a000 	mla	r0, r6, r0, sl
 800ddde:	0c02      	lsrs	r2, r0, #16
 800dde0:	0c1b      	lsrs	r3, r3, #16
 800dde2:	fb06 2303 	mla	r3, r6, r3, r2
 800dde6:	f8de 2000 	ldr.w	r2, [lr]
 800ddea:	b280      	uxth	r0, r0
 800ddec:	b292      	uxth	r2, r2
 800ddee:	1a12      	subs	r2, r2, r0
 800ddf0:	445a      	add	r2, fp
 800ddf2:	f8de 0000 	ldr.w	r0, [lr]
 800ddf6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ddfa:	b29b      	uxth	r3, r3
 800ddfc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800de00:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800de04:	b292      	uxth	r2, r2
 800de06:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800de0a:	45e1      	cmp	r9, ip
 800de0c:	f84e 2b04 	str.w	r2, [lr], #4
 800de10:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800de14:	d2de      	bcs.n	800ddd4 <quorem+0x42>
 800de16:	9b00      	ldr	r3, [sp, #0]
 800de18:	58eb      	ldr	r3, [r5, r3]
 800de1a:	b92b      	cbnz	r3, 800de28 <quorem+0x96>
 800de1c:	9b01      	ldr	r3, [sp, #4]
 800de1e:	3b04      	subs	r3, #4
 800de20:	429d      	cmp	r5, r3
 800de22:	461a      	mov	r2, r3
 800de24:	d32f      	bcc.n	800de86 <quorem+0xf4>
 800de26:	613c      	str	r4, [r7, #16]
 800de28:	4638      	mov	r0, r7
 800de2a:	f001 f8c9 	bl	800efc0 <__mcmp>
 800de2e:	2800      	cmp	r0, #0
 800de30:	db25      	blt.n	800de7e <quorem+0xec>
 800de32:	4629      	mov	r1, r5
 800de34:	2000      	movs	r0, #0
 800de36:	f858 2b04 	ldr.w	r2, [r8], #4
 800de3a:	f8d1 c000 	ldr.w	ip, [r1]
 800de3e:	fa1f fe82 	uxth.w	lr, r2
 800de42:	fa1f f38c 	uxth.w	r3, ip
 800de46:	eba3 030e 	sub.w	r3, r3, lr
 800de4a:	4403      	add	r3, r0
 800de4c:	0c12      	lsrs	r2, r2, #16
 800de4e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800de52:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800de56:	b29b      	uxth	r3, r3
 800de58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800de5c:	45c1      	cmp	r9, r8
 800de5e:	f841 3b04 	str.w	r3, [r1], #4
 800de62:	ea4f 4022 	mov.w	r0, r2, asr #16
 800de66:	d2e6      	bcs.n	800de36 <quorem+0xa4>
 800de68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800de6c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800de70:	b922      	cbnz	r2, 800de7c <quorem+0xea>
 800de72:	3b04      	subs	r3, #4
 800de74:	429d      	cmp	r5, r3
 800de76:	461a      	mov	r2, r3
 800de78:	d30b      	bcc.n	800de92 <quorem+0x100>
 800de7a:	613c      	str	r4, [r7, #16]
 800de7c:	3601      	adds	r6, #1
 800de7e:	4630      	mov	r0, r6
 800de80:	b003      	add	sp, #12
 800de82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de86:	6812      	ldr	r2, [r2, #0]
 800de88:	3b04      	subs	r3, #4
 800de8a:	2a00      	cmp	r2, #0
 800de8c:	d1cb      	bne.n	800de26 <quorem+0x94>
 800de8e:	3c01      	subs	r4, #1
 800de90:	e7c6      	b.n	800de20 <quorem+0x8e>
 800de92:	6812      	ldr	r2, [r2, #0]
 800de94:	3b04      	subs	r3, #4
 800de96:	2a00      	cmp	r2, #0
 800de98:	d1ef      	bne.n	800de7a <quorem+0xe8>
 800de9a:	3c01      	subs	r4, #1
 800de9c:	e7ea      	b.n	800de74 <quorem+0xe2>
 800de9e:	2000      	movs	r0, #0
 800dea0:	e7ee      	b.n	800de80 <quorem+0xee>
 800dea2:	0000      	movs	r0, r0
 800dea4:	0000      	movs	r0, r0
	...

0800dea8 <_dtoa_r>:
 800dea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800deac:	69c7      	ldr	r7, [r0, #28]
 800deae:	b097      	sub	sp, #92	@ 0x5c
 800deb0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800deb4:	ec55 4b10 	vmov	r4, r5, d0
 800deb8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800deba:	9107      	str	r1, [sp, #28]
 800debc:	4681      	mov	r9, r0
 800debe:	920c      	str	r2, [sp, #48]	@ 0x30
 800dec0:	9311      	str	r3, [sp, #68]	@ 0x44
 800dec2:	b97f      	cbnz	r7, 800dee4 <_dtoa_r+0x3c>
 800dec4:	2010      	movs	r0, #16
 800dec6:	f7ff f815 	bl	800cef4 <malloc>
 800deca:	4602      	mov	r2, r0
 800decc:	f8c9 001c 	str.w	r0, [r9, #28]
 800ded0:	b920      	cbnz	r0, 800dedc <_dtoa_r+0x34>
 800ded2:	4ba9      	ldr	r3, [pc, #676]	@ (800e178 <_dtoa_r+0x2d0>)
 800ded4:	21ef      	movs	r1, #239	@ 0xef
 800ded6:	48a9      	ldr	r0, [pc, #676]	@ (800e17c <_dtoa_r+0x2d4>)
 800ded8:	f001 fba6 	bl	800f628 <__assert_func>
 800dedc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dee0:	6007      	str	r7, [r0, #0]
 800dee2:	60c7      	str	r7, [r0, #12]
 800dee4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dee8:	6819      	ldr	r1, [r3, #0]
 800deea:	b159      	cbz	r1, 800df04 <_dtoa_r+0x5c>
 800deec:	685a      	ldr	r2, [r3, #4]
 800deee:	604a      	str	r2, [r1, #4]
 800def0:	2301      	movs	r3, #1
 800def2:	4093      	lsls	r3, r2
 800def4:	608b      	str	r3, [r1, #8]
 800def6:	4648      	mov	r0, r9
 800def8:	f000 fe30 	bl	800eb5c <_Bfree>
 800defc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800df00:	2200      	movs	r2, #0
 800df02:	601a      	str	r2, [r3, #0]
 800df04:	1e2b      	subs	r3, r5, #0
 800df06:	bfb9      	ittee	lt
 800df08:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800df0c:	9305      	strlt	r3, [sp, #20]
 800df0e:	2300      	movge	r3, #0
 800df10:	6033      	strge	r3, [r6, #0]
 800df12:	9f05      	ldr	r7, [sp, #20]
 800df14:	4b9a      	ldr	r3, [pc, #616]	@ (800e180 <_dtoa_r+0x2d8>)
 800df16:	bfbc      	itt	lt
 800df18:	2201      	movlt	r2, #1
 800df1a:	6032      	strlt	r2, [r6, #0]
 800df1c:	43bb      	bics	r3, r7
 800df1e:	d112      	bne.n	800df46 <_dtoa_r+0x9e>
 800df20:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800df22:	f242 730f 	movw	r3, #9999	@ 0x270f
 800df26:	6013      	str	r3, [r2, #0]
 800df28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800df2c:	4323      	orrs	r3, r4
 800df2e:	f000 855a 	beq.w	800e9e6 <_dtoa_r+0xb3e>
 800df32:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800df34:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800e194 <_dtoa_r+0x2ec>
 800df38:	2b00      	cmp	r3, #0
 800df3a:	f000 855c 	beq.w	800e9f6 <_dtoa_r+0xb4e>
 800df3e:	f10a 0303 	add.w	r3, sl, #3
 800df42:	f000 bd56 	b.w	800e9f2 <_dtoa_r+0xb4a>
 800df46:	ed9d 7b04 	vldr	d7, [sp, #16]
 800df4a:	2200      	movs	r2, #0
 800df4c:	ec51 0b17 	vmov	r0, r1, d7
 800df50:	2300      	movs	r3, #0
 800df52:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800df56:	f7f2 fdbf 	bl	8000ad8 <__aeabi_dcmpeq>
 800df5a:	4680      	mov	r8, r0
 800df5c:	b158      	cbz	r0, 800df76 <_dtoa_r+0xce>
 800df5e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800df60:	2301      	movs	r3, #1
 800df62:	6013      	str	r3, [r2, #0]
 800df64:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800df66:	b113      	cbz	r3, 800df6e <_dtoa_r+0xc6>
 800df68:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800df6a:	4b86      	ldr	r3, [pc, #536]	@ (800e184 <_dtoa_r+0x2dc>)
 800df6c:	6013      	str	r3, [r2, #0]
 800df6e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800e198 <_dtoa_r+0x2f0>
 800df72:	f000 bd40 	b.w	800e9f6 <_dtoa_r+0xb4e>
 800df76:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800df7a:	aa14      	add	r2, sp, #80	@ 0x50
 800df7c:	a915      	add	r1, sp, #84	@ 0x54
 800df7e:	4648      	mov	r0, r9
 800df80:	f001 f8ce 	bl	800f120 <__d2b>
 800df84:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800df88:	9002      	str	r0, [sp, #8]
 800df8a:	2e00      	cmp	r6, #0
 800df8c:	d078      	beq.n	800e080 <_dtoa_r+0x1d8>
 800df8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df90:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800df94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800df98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800df9c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800dfa0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800dfa4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800dfa8:	4619      	mov	r1, r3
 800dfaa:	2200      	movs	r2, #0
 800dfac:	4b76      	ldr	r3, [pc, #472]	@ (800e188 <_dtoa_r+0x2e0>)
 800dfae:	f7f2 f973 	bl	8000298 <__aeabi_dsub>
 800dfb2:	a36b      	add	r3, pc, #428	@ (adr r3, 800e160 <_dtoa_r+0x2b8>)
 800dfb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfb8:	f7f2 fb26 	bl	8000608 <__aeabi_dmul>
 800dfbc:	a36a      	add	r3, pc, #424	@ (adr r3, 800e168 <_dtoa_r+0x2c0>)
 800dfbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfc2:	f7f2 f96b 	bl	800029c <__adddf3>
 800dfc6:	4604      	mov	r4, r0
 800dfc8:	4630      	mov	r0, r6
 800dfca:	460d      	mov	r5, r1
 800dfcc:	f7f2 fab2 	bl	8000534 <__aeabi_i2d>
 800dfd0:	a367      	add	r3, pc, #412	@ (adr r3, 800e170 <_dtoa_r+0x2c8>)
 800dfd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfd6:	f7f2 fb17 	bl	8000608 <__aeabi_dmul>
 800dfda:	4602      	mov	r2, r0
 800dfdc:	460b      	mov	r3, r1
 800dfde:	4620      	mov	r0, r4
 800dfe0:	4629      	mov	r1, r5
 800dfe2:	f7f2 f95b 	bl	800029c <__adddf3>
 800dfe6:	4604      	mov	r4, r0
 800dfe8:	460d      	mov	r5, r1
 800dfea:	f7f2 fdbd 	bl	8000b68 <__aeabi_d2iz>
 800dfee:	2200      	movs	r2, #0
 800dff0:	4607      	mov	r7, r0
 800dff2:	2300      	movs	r3, #0
 800dff4:	4620      	mov	r0, r4
 800dff6:	4629      	mov	r1, r5
 800dff8:	f7f2 fd78 	bl	8000aec <__aeabi_dcmplt>
 800dffc:	b140      	cbz	r0, 800e010 <_dtoa_r+0x168>
 800dffe:	4638      	mov	r0, r7
 800e000:	f7f2 fa98 	bl	8000534 <__aeabi_i2d>
 800e004:	4622      	mov	r2, r4
 800e006:	462b      	mov	r3, r5
 800e008:	f7f2 fd66 	bl	8000ad8 <__aeabi_dcmpeq>
 800e00c:	b900      	cbnz	r0, 800e010 <_dtoa_r+0x168>
 800e00e:	3f01      	subs	r7, #1
 800e010:	2f16      	cmp	r7, #22
 800e012:	d852      	bhi.n	800e0ba <_dtoa_r+0x212>
 800e014:	4b5d      	ldr	r3, [pc, #372]	@ (800e18c <_dtoa_r+0x2e4>)
 800e016:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e01e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e022:	f7f2 fd63 	bl	8000aec <__aeabi_dcmplt>
 800e026:	2800      	cmp	r0, #0
 800e028:	d049      	beq.n	800e0be <_dtoa_r+0x216>
 800e02a:	3f01      	subs	r7, #1
 800e02c:	2300      	movs	r3, #0
 800e02e:	9310      	str	r3, [sp, #64]	@ 0x40
 800e030:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e032:	1b9b      	subs	r3, r3, r6
 800e034:	1e5a      	subs	r2, r3, #1
 800e036:	bf45      	ittet	mi
 800e038:	f1c3 0301 	rsbmi	r3, r3, #1
 800e03c:	9300      	strmi	r3, [sp, #0]
 800e03e:	2300      	movpl	r3, #0
 800e040:	2300      	movmi	r3, #0
 800e042:	9206      	str	r2, [sp, #24]
 800e044:	bf54      	ite	pl
 800e046:	9300      	strpl	r3, [sp, #0]
 800e048:	9306      	strmi	r3, [sp, #24]
 800e04a:	2f00      	cmp	r7, #0
 800e04c:	db39      	blt.n	800e0c2 <_dtoa_r+0x21a>
 800e04e:	9b06      	ldr	r3, [sp, #24]
 800e050:	970d      	str	r7, [sp, #52]	@ 0x34
 800e052:	443b      	add	r3, r7
 800e054:	9306      	str	r3, [sp, #24]
 800e056:	2300      	movs	r3, #0
 800e058:	9308      	str	r3, [sp, #32]
 800e05a:	9b07      	ldr	r3, [sp, #28]
 800e05c:	2b09      	cmp	r3, #9
 800e05e:	d863      	bhi.n	800e128 <_dtoa_r+0x280>
 800e060:	2b05      	cmp	r3, #5
 800e062:	bfc4      	itt	gt
 800e064:	3b04      	subgt	r3, #4
 800e066:	9307      	strgt	r3, [sp, #28]
 800e068:	9b07      	ldr	r3, [sp, #28]
 800e06a:	f1a3 0302 	sub.w	r3, r3, #2
 800e06e:	bfcc      	ite	gt
 800e070:	2400      	movgt	r4, #0
 800e072:	2401      	movle	r4, #1
 800e074:	2b03      	cmp	r3, #3
 800e076:	d863      	bhi.n	800e140 <_dtoa_r+0x298>
 800e078:	e8df f003 	tbb	[pc, r3]
 800e07c:	2b375452 	.word	0x2b375452
 800e080:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e084:	441e      	add	r6, r3
 800e086:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e08a:	2b20      	cmp	r3, #32
 800e08c:	bfc1      	itttt	gt
 800e08e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e092:	409f      	lslgt	r7, r3
 800e094:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e098:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e09c:	bfd6      	itet	le
 800e09e:	f1c3 0320 	rsble	r3, r3, #32
 800e0a2:	ea47 0003 	orrgt.w	r0, r7, r3
 800e0a6:	fa04 f003 	lslle.w	r0, r4, r3
 800e0aa:	f7f2 fa33 	bl	8000514 <__aeabi_ui2d>
 800e0ae:	2201      	movs	r2, #1
 800e0b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e0b4:	3e01      	subs	r6, #1
 800e0b6:	9212      	str	r2, [sp, #72]	@ 0x48
 800e0b8:	e776      	b.n	800dfa8 <_dtoa_r+0x100>
 800e0ba:	2301      	movs	r3, #1
 800e0bc:	e7b7      	b.n	800e02e <_dtoa_r+0x186>
 800e0be:	9010      	str	r0, [sp, #64]	@ 0x40
 800e0c0:	e7b6      	b.n	800e030 <_dtoa_r+0x188>
 800e0c2:	9b00      	ldr	r3, [sp, #0]
 800e0c4:	1bdb      	subs	r3, r3, r7
 800e0c6:	9300      	str	r3, [sp, #0]
 800e0c8:	427b      	negs	r3, r7
 800e0ca:	9308      	str	r3, [sp, #32]
 800e0cc:	2300      	movs	r3, #0
 800e0ce:	930d      	str	r3, [sp, #52]	@ 0x34
 800e0d0:	e7c3      	b.n	800e05a <_dtoa_r+0x1b2>
 800e0d2:	2301      	movs	r3, #1
 800e0d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e0d8:	eb07 0b03 	add.w	fp, r7, r3
 800e0dc:	f10b 0301 	add.w	r3, fp, #1
 800e0e0:	2b01      	cmp	r3, #1
 800e0e2:	9303      	str	r3, [sp, #12]
 800e0e4:	bfb8      	it	lt
 800e0e6:	2301      	movlt	r3, #1
 800e0e8:	e006      	b.n	800e0f8 <_dtoa_r+0x250>
 800e0ea:	2301      	movs	r3, #1
 800e0ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	dd28      	ble.n	800e146 <_dtoa_r+0x29e>
 800e0f4:	469b      	mov	fp, r3
 800e0f6:	9303      	str	r3, [sp, #12]
 800e0f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e0fc:	2100      	movs	r1, #0
 800e0fe:	2204      	movs	r2, #4
 800e100:	f102 0514 	add.w	r5, r2, #20
 800e104:	429d      	cmp	r5, r3
 800e106:	d926      	bls.n	800e156 <_dtoa_r+0x2ae>
 800e108:	6041      	str	r1, [r0, #4]
 800e10a:	4648      	mov	r0, r9
 800e10c:	f000 fce6 	bl	800eadc <_Balloc>
 800e110:	4682      	mov	sl, r0
 800e112:	2800      	cmp	r0, #0
 800e114:	d142      	bne.n	800e19c <_dtoa_r+0x2f4>
 800e116:	4b1e      	ldr	r3, [pc, #120]	@ (800e190 <_dtoa_r+0x2e8>)
 800e118:	4602      	mov	r2, r0
 800e11a:	f240 11af 	movw	r1, #431	@ 0x1af
 800e11e:	e6da      	b.n	800ded6 <_dtoa_r+0x2e>
 800e120:	2300      	movs	r3, #0
 800e122:	e7e3      	b.n	800e0ec <_dtoa_r+0x244>
 800e124:	2300      	movs	r3, #0
 800e126:	e7d5      	b.n	800e0d4 <_dtoa_r+0x22c>
 800e128:	2401      	movs	r4, #1
 800e12a:	2300      	movs	r3, #0
 800e12c:	9307      	str	r3, [sp, #28]
 800e12e:	9409      	str	r4, [sp, #36]	@ 0x24
 800e130:	f04f 3bff 	mov.w	fp, #4294967295
 800e134:	2200      	movs	r2, #0
 800e136:	f8cd b00c 	str.w	fp, [sp, #12]
 800e13a:	2312      	movs	r3, #18
 800e13c:	920c      	str	r2, [sp, #48]	@ 0x30
 800e13e:	e7db      	b.n	800e0f8 <_dtoa_r+0x250>
 800e140:	2301      	movs	r3, #1
 800e142:	9309      	str	r3, [sp, #36]	@ 0x24
 800e144:	e7f4      	b.n	800e130 <_dtoa_r+0x288>
 800e146:	f04f 0b01 	mov.w	fp, #1
 800e14a:	f8cd b00c 	str.w	fp, [sp, #12]
 800e14e:	465b      	mov	r3, fp
 800e150:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800e154:	e7d0      	b.n	800e0f8 <_dtoa_r+0x250>
 800e156:	3101      	adds	r1, #1
 800e158:	0052      	lsls	r2, r2, #1
 800e15a:	e7d1      	b.n	800e100 <_dtoa_r+0x258>
 800e15c:	f3af 8000 	nop.w
 800e160:	636f4361 	.word	0x636f4361
 800e164:	3fd287a7 	.word	0x3fd287a7
 800e168:	8b60c8b3 	.word	0x8b60c8b3
 800e16c:	3fc68a28 	.word	0x3fc68a28
 800e170:	509f79fb 	.word	0x509f79fb
 800e174:	3fd34413 	.word	0x3fd34413
 800e178:	0800fe62 	.word	0x0800fe62
 800e17c:	0800fe79 	.word	0x0800fe79
 800e180:	7ff00000 	.word	0x7ff00000
 800e184:	0800fe32 	.word	0x0800fe32
 800e188:	3ff80000 	.word	0x3ff80000
 800e18c:	0800ffc8 	.word	0x0800ffc8
 800e190:	0800fed1 	.word	0x0800fed1
 800e194:	0800fe5e 	.word	0x0800fe5e
 800e198:	0800fe31 	.word	0x0800fe31
 800e19c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e1a0:	6018      	str	r0, [r3, #0]
 800e1a2:	9b03      	ldr	r3, [sp, #12]
 800e1a4:	2b0e      	cmp	r3, #14
 800e1a6:	f200 80a1 	bhi.w	800e2ec <_dtoa_r+0x444>
 800e1aa:	2c00      	cmp	r4, #0
 800e1ac:	f000 809e 	beq.w	800e2ec <_dtoa_r+0x444>
 800e1b0:	2f00      	cmp	r7, #0
 800e1b2:	dd33      	ble.n	800e21c <_dtoa_r+0x374>
 800e1b4:	4b9c      	ldr	r3, [pc, #624]	@ (800e428 <_dtoa_r+0x580>)
 800e1b6:	f007 020f 	and.w	r2, r7, #15
 800e1ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e1be:	ed93 7b00 	vldr	d7, [r3]
 800e1c2:	05f8      	lsls	r0, r7, #23
 800e1c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800e1c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e1cc:	d516      	bpl.n	800e1fc <_dtoa_r+0x354>
 800e1ce:	4b97      	ldr	r3, [pc, #604]	@ (800e42c <_dtoa_r+0x584>)
 800e1d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e1d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e1d8:	f7f2 fb40 	bl	800085c <__aeabi_ddiv>
 800e1dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e1e0:	f004 040f 	and.w	r4, r4, #15
 800e1e4:	2603      	movs	r6, #3
 800e1e6:	4d91      	ldr	r5, [pc, #580]	@ (800e42c <_dtoa_r+0x584>)
 800e1e8:	b954      	cbnz	r4, 800e200 <_dtoa_r+0x358>
 800e1ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e1ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e1f2:	f7f2 fb33 	bl	800085c <__aeabi_ddiv>
 800e1f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e1fa:	e028      	b.n	800e24e <_dtoa_r+0x3a6>
 800e1fc:	2602      	movs	r6, #2
 800e1fe:	e7f2      	b.n	800e1e6 <_dtoa_r+0x33e>
 800e200:	07e1      	lsls	r1, r4, #31
 800e202:	d508      	bpl.n	800e216 <_dtoa_r+0x36e>
 800e204:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e208:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e20c:	f7f2 f9fc 	bl	8000608 <__aeabi_dmul>
 800e210:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e214:	3601      	adds	r6, #1
 800e216:	1064      	asrs	r4, r4, #1
 800e218:	3508      	adds	r5, #8
 800e21a:	e7e5      	b.n	800e1e8 <_dtoa_r+0x340>
 800e21c:	f000 80af 	beq.w	800e37e <_dtoa_r+0x4d6>
 800e220:	427c      	negs	r4, r7
 800e222:	4b81      	ldr	r3, [pc, #516]	@ (800e428 <_dtoa_r+0x580>)
 800e224:	4d81      	ldr	r5, [pc, #516]	@ (800e42c <_dtoa_r+0x584>)
 800e226:	f004 020f 	and.w	r2, r4, #15
 800e22a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e232:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e236:	f7f2 f9e7 	bl	8000608 <__aeabi_dmul>
 800e23a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e23e:	1124      	asrs	r4, r4, #4
 800e240:	2300      	movs	r3, #0
 800e242:	2602      	movs	r6, #2
 800e244:	2c00      	cmp	r4, #0
 800e246:	f040 808f 	bne.w	800e368 <_dtoa_r+0x4c0>
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d1d3      	bne.n	800e1f6 <_dtoa_r+0x34e>
 800e24e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e250:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e254:	2b00      	cmp	r3, #0
 800e256:	f000 8094 	beq.w	800e382 <_dtoa_r+0x4da>
 800e25a:	4b75      	ldr	r3, [pc, #468]	@ (800e430 <_dtoa_r+0x588>)
 800e25c:	2200      	movs	r2, #0
 800e25e:	4620      	mov	r0, r4
 800e260:	4629      	mov	r1, r5
 800e262:	f7f2 fc43 	bl	8000aec <__aeabi_dcmplt>
 800e266:	2800      	cmp	r0, #0
 800e268:	f000 808b 	beq.w	800e382 <_dtoa_r+0x4da>
 800e26c:	9b03      	ldr	r3, [sp, #12]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	f000 8087 	beq.w	800e382 <_dtoa_r+0x4da>
 800e274:	f1bb 0f00 	cmp.w	fp, #0
 800e278:	dd34      	ble.n	800e2e4 <_dtoa_r+0x43c>
 800e27a:	4620      	mov	r0, r4
 800e27c:	4b6d      	ldr	r3, [pc, #436]	@ (800e434 <_dtoa_r+0x58c>)
 800e27e:	2200      	movs	r2, #0
 800e280:	4629      	mov	r1, r5
 800e282:	f7f2 f9c1 	bl	8000608 <__aeabi_dmul>
 800e286:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e28a:	f107 38ff 	add.w	r8, r7, #4294967295
 800e28e:	3601      	adds	r6, #1
 800e290:	465c      	mov	r4, fp
 800e292:	4630      	mov	r0, r6
 800e294:	f7f2 f94e 	bl	8000534 <__aeabi_i2d>
 800e298:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e29c:	f7f2 f9b4 	bl	8000608 <__aeabi_dmul>
 800e2a0:	4b65      	ldr	r3, [pc, #404]	@ (800e438 <_dtoa_r+0x590>)
 800e2a2:	2200      	movs	r2, #0
 800e2a4:	f7f1 fffa 	bl	800029c <__adddf3>
 800e2a8:	4605      	mov	r5, r0
 800e2aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e2ae:	2c00      	cmp	r4, #0
 800e2b0:	d16a      	bne.n	800e388 <_dtoa_r+0x4e0>
 800e2b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e2b6:	4b61      	ldr	r3, [pc, #388]	@ (800e43c <_dtoa_r+0x594>)
 800e2b8:	2200      	movs	r2, #0
 800e2ba:	f7f1 ffed 	bl	8000298 <__aeabi_dsub>
 800e2be:	4602      	mov	r2, r0
 800e2c0:	460b      	mov	r3, r1
 800e2c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e2c6:	462a      	mov	r2, r5
 800e2c8:	4633      	mov	r3, r6
 800e2ca:	f7f2 fc2d 	bl	8000b28 <__aeabi_dcmpgt>
 800e2ce:	2800      	cmp	r0, #0
 800e2d0:	f040 8298 	bne.w	800e804 <_dtoa_r+0x95c>
 800e2d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e2d8:	462a      	mov	r2, r5
 800e2da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e2de:	f7f2 fc05 	bl	8000aec <__aeabi_dcmplt>
 800e2e2:	bb38      	cbnz	r0, 800e334 <_dtoa_r+0x48c>
 800e2e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e2e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e2ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	f2c0 8157 	blt.w	800e5a2 <_dtoa_r+0x6fa>
 800e2f4:	2f0e      	cmp	r7, #14
 800e2f6:	f300 8154 	bgt.w	800e5a2 <_dtoa_r+0x6fa>
 800e2fa:	4b4b      	ldr	r3, [pc, #300]	@ (800e428 <_dtoa_r+0x580>)
 800e2fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e300:	ed93 7b00 	vldr	d7, [r3]
 800e304:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e306:	2b00      	cmp	r3, #0
 800e308:	ed8d 7b00 	vstr	d7, [sp]
 800e30c:	f280 80e5 	bge.w	800e4da <_dtoa_r+0x632>
 800e310:	9b03      	ldr	r3, [sp, #12]
 800e312:	2b00      	cmp	r3, #0
 800e314:	f300 80e1 	bgt.w	800e4da <_dtoa_r+0x632>
 800e318:	d10c      	bne.n	800e334 <_dtoa_r+0x48c>
 800e31a:	4b48      	ldr	r3, [pc, #288]	@ (800e43c <_dtoa_r+0x594>)
 800e31c:	2200      	movs	r2, #0
 800e31e:	ec51 0b17 	vmov	r0, r1, d7
 800e322:	f7f2 f971 	bl	8000608 <__aeabi_dmul>
 800e326:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e32a:	f7f2 fbf3 	bl	8000b14 <__aeabi_dcmpge>
 800e32e:	2800      	cmp	r0, #0
 800e330:	f000 8266 	beq.w	800e800 <_dtoa_r+0x958>
 800e334:	2400      	movs	r4, #0
 800e336:	4625      	mov	r5, r4
 800e338:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e33a:	4656      	mov	r6, sl
 800e33c:	ea6f 0803 	mvn.w	r8, r3
 800e340:	2700      	movs	r7, #0
 800e342:	4621      	mov	r1, r4
 800e344:	4648      	mov	r0, r9
 800e346:	f000 fc09 	bl	800eb5c <_Bfree>
 800e34a:	2d00      	cmp	r5, #0
 800e34c:	f000 80bd 	beq.w	800e4ca <_dtoa_r+0x622>
 800e350:	b12f      	cbz	r7, 800e35e <_dtoa_r+0x4b6>
 800e352:	42af      	cmp	r7, r5
 800e354:	d003      	beq.n	800e35e <_dtoa_r+0x4b6>
 800e356:	4639      	mov	r1, r7
 800e358:	4648      	mov	r0, r9
 800e35a:	f000 fbff 	bl	800eb5c <_Bfree>
 800e35e:	4629      	mov	r1, r5
 800e360:	4648      	mov	r0, r9
 800e362:	f000 fbfb 	bl	800eb5c <_Bfree>
 800e366:	e0b0      	b.n	800e4ca <_dtoa_r+0x622>
 800e368:	07e2      	lsls	r2, r4, #31
 800e36a:	d505      	bpl.n	800e378 <_dtoa_r+0x4d0>
 800e36c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e370:	f7f2 f94a 	bl	8000608 <__aeabi_dmul>
 800e374:	3601      	adds	r6, #1
 800e376:	2301      	movs	r3, #1
 800e378:	1064      	asrs	r4, r4, #1
 800e37a:	3508      	adds	r5, #8
 800e37c:	e762      	b.n	800e244 <_dtoa_r+0x39c>
 800e37e:	2602      	movs	r6, #2
 800e380:	e765      	b.n	800e24e <_dtoa_r+0x3a6>
 800e382:	9c03      	ldr	r4, [sp, #12]
 800e384:	46b8      	mov	r8, r7
 800e386:	e784      	b.n	800e292 <_dtoa_r+0x3ea>
 800e388:	4b27      	ldr	r3, [pc, #156]	@ (800e428 <_dtoa_r+0x580>)
 800e38a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e38c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e390:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e394:	4454      	add	r4, sl
 800e396:	2900      	cmp	r1, #0
 800e398:	d054      	beq.n	800e444 <_dtoa_r+0x59c>
 800e39a:	4929      	ldr	r1, [pc, #164]	@ (800e440 <_dtoa_r+0x598>)
 800e39c:	2000      	movs	r0, #0
 800e39e:	f7f2 fa5d 	bl	800085c <__aeabi_ddiv>
 800e3a2:	4633      	mov	r3, r6
 800e3a4:	462a      	mov	r2, r5
 800e3a6:	f7f1 ff77 	bl	8000298 <__aeabi_dsub>
 800e3aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e3ae:	4656      	mov	r6, sl
 800e3b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e3b4:	f7f2 fbd8 	bl	8000b68 <__aeabi_d2iz>
 800e3b8:	4605      	mov	r5, r0
 800e3ba:	f7f2 f8bb 	bl	8000534 <__aeabi_i2d>
 800e3be:	4602      	mov	r2, r0
 800e3c0:	460b      	mov	r3, r1
 800e3c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e3c6:	f7f1 ff67 	bl	8000298 <__aeabi_dsub>
 800e3ca:	3530      	adds	r5, #48	@ 0x30
 800e3cc:	4602      	mov	r2, r0
 800e3ce:	460b      	mov	r3, r1
 800e3d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e3d4:	f806 5b01 	strb.w	r5, [r6], #1
 800e3d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e3dc:	f7f2 fb86 	bl	8000aec <__aeabi_dcmplt>
 800e3e0:	2800      	cmp	r0, #0
 800e3e2:	d172      	bne.n	800e4ca <_dtoa_r+0x622>
 800e3e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e3e8:	4911      	ldr	r1, [pc, #68]	@ (800e430 <_dtoa_r+0x588>)
 800e3ea:	2000      	movs	r0, #0
 800e3ec:	f7f1 ff54 	bl	8000298 <__aeabi_dsub>
 800e3f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e3f4:	f7f2 fb7a 	bl	8000aec <__aeabi_dcmplt>
 800e3f8:	2800      	cmp	r0, #0
 800e3fa:	f040 80b4 	bne.w	800e566 <_dtoa_r+0x6be>
 800e3fe:	42a6      	cmp	r6, r4
 800e400:	f43f af70 	beq.w	800e2e4 <_dtoa_r+0x43c>
 800e404:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e408:	4b0a      	ldr	r3, [pc, #40]	@ (800e434 <_dtoa_r+0x58c>)
 800e40a:	2200      	movs	r2, #0
 800e40c:	f7f2 f8fc 	bl	8000608 <__aeabi_dmul>
 800e410:	4b08      	ldr	r3, [pc, #32]	@ (800e434 <_dtoa_r+0x58c>)
 800e412:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e416:	2200      	movs	r2, #0
 800e418:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e41c:	f7f2 f8f4 	bl	8000608 <__aeabi_dmul>
 800e420:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e424:	e7c4      	b.n	800e3b0 <_dtoa_r+0x508>
 800e426:	bf00      	nop
 800e428:	0800ffc8 	.word	0x0800ffc8
 800e42c:	0800ffa0 	.word	0x0800ffa0
 800e430:	3ff00000 	.word	0x3ff00000
 800e434:	40240000 	.word	0x40240000
 800e438:	401c0000 	.word	0x401c0000
 800e43c:	40140000 	.word	0x40140000
 800e440:	3fe00000 	.word	0x3fe00000
 800e444:	4631      	mov	r1, r6
 800e446:	4628      	mov	r0, r5
 800e448:	f7f2 f8de 	bl	8000608 <__aeabi_dmul>
 800e44c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e450:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e452:	4656      	mov	r6, sl
 800e454:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e458:	f7f2 fb86 	bl	8000b68 <__aeabi_d2iz>
 800e45c:	4605      	mov	r5, r0
 800e45e:	f7f2 f869 	bl	8000534 <__aeabi_i2d>
 800e462:	4602      	mov	r2, r0
 800e464:	460b      	mov	r3, r1
 800e466:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e46a:	f7f1 ff15 	bl	8000298 <__aeabi_dsub>
 800e46e:	3530      	adds	r5, #48	@ 0x30
 800e470:	f806 5b01 	strb.w	r5, [r6], #1
 800e474:	4602      	mov	r2, r0
 800e476:	460b      	mov	r3, r1
 800e478:	42a6      	cmp	r6, r4
 800e47a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e47e:	f04f 0200 	mov.w	r2, #0
 800e482:	d124      	bne.n	800e4ce <_dtoa_r+0x626>
 800e484:	4baf      	ldr	r3, [pc, #700]	@ (800e744 <_dtoa_r+0x89c>)
 800e486:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e48a:	f7f1 ff07 	bl	800029c <__adddf3>
 800e48e:	4602      	mov	r2, r0
 800e490:	460b      	mov	r3, r1
 800e492:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e496:	f7f2 fb47 	bl	8000b28 <__aeabi_dcmpgt>
 800e49a:	2800      	cmp	r0, #0
 800e49c:	d163      	bne.n	800e566 <_dtoa_r+0x6be>
 800e49e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e4a2:	49a8      	ldr	r1, [pc, #672]	@ (800e744 <_dtoa_r+0x89c>)
 800e4a4:	2000      	movs	r0, #0
 800e4a6:	f7f1 fef7 	bl	8000298 <__aeabi_dsub>
 800e4aa:	4602      	mov	r2, r0
 800e4ac:	460b      	mov	r3, r1
 800e4ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e4b2:	f7f2 fb1b 	bl	8000aec <__aeabi_dcmplt>
 800e4b6:	2800      	cmp	r0, #0
 800e4b8:	f43f af14 	beq.w	800e2e4 <_dtoa_r+0x43c>
 800e4bc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e4be:	1e73      	subs	r3, r6, #1
 800e4c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e4c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e4c6:	2b30      	cmp	r3, #48	@ 0x30
 800e4c8:	d0f8      	beq.n	800e4bc <_dtoa_r+0x614>
 800e4ca:	4647      	mov	r7, r8
 800e4cc:	e03b      	b.n	800e546 <_dtoa_r+0x69e>
 800e4ce:	4b9e      	ldr	r3, [pc, #632]	@ (800e748 <_dtoa_r+0x8a0>)
 800e4d0:	f7f2 f89a 	bl	8000608 <__aeabi_dmul>
 800e4d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e4d8:	e7bc      	b.n	800e454 <_dtoa_r+0x5ac>
 800e4da:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e4de:	4656      	mov	r6, sl
 800e4e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e4e4:	4620      	mov	r0, r4
 800e4e6:	4629      	mov	r1, r5
 800e4e8:	f7f2 f9b8 	bl	800085c <__aeabi_ddiv>
 800e4ec:	f7f2 fb3c 	bl	8000b68 <__aeabi_d2iz>
 800e4f0:	4680      	mov	r8, r0
 800e4f2:	f7f2 f81f 	bl	8000534 <__aeabi_i2d>
 800e4f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e4fa:	f7f2 f885 	bl	8000608 <__aeabi_dmul>
 800e4fe:	4602      	mov	r2, r0
 800e500:	460b      	mov	r3, r1
 800e502:	4620      	mov	r0, r4
 800e504:	4629      	mov	r1, r5
 800e506:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e50a:	f7f1 fec5 	bl	8000298 <__aeabi_dsub>
 800e50e:	f806 4b01 	strb.w	r4, [r6], #1
 800e512:	9d03      	ldr	r5, [sp, #12]
 800e514:	eba6 040a 	sub.w	r4, r6, sl
 800e518:	42a5      	cmp	r5, r4
 800e51a:	4602      	mov	r2, r0
 800e51c:	460b      	mov	r3, r1
 800e51e:	d133      	bne.n	800e588 <_dtoa_r+0x6e0>
 800e520:	f7f1 febc 	bl	800029c <__adddf3>
 800e524:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e528:	4604      	mov	r4, r0
 800e52a:	460d      	mov	r5, r1
 800e52c:	f7f2 fafc 	bl	8000b28 <__aeabi_dcmpgt>
 800e530:	b9c0      	cbnz	r0, 800e564 <_dtoa_r+0x6bc>
 800e532:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e536:	4620      	mov	r0, r4
 800e538:	4629      	mov	r1, r5
 800e53a:	f7f2 facd 	bl	8000ad8 <__aeabi_dcmpeq>
 800e53e:	b110      	cbz	r0, 800e546 <_dtoa_r+0x69e>
 800e540:	f018 0f01 	tst.w	r8, #1
 800e544:	d10e      	bne.n	800e564 <_dtoa_r+0x6bc>
 800e546:	9902      	ldr	r1, [sp, #8]
 800e548:	4648      	mov	r0, r9
 800e54a:	f000 fb07 	bl	800eb5c <_Bfree>
 800e54e:	2300      	movs	r3, #0
 800e550:	7033      	strb	r3, [r6, #0]
 800e552:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e554:	3701      	adds	r7, #1
 800e556:	601f      	str	r7, [r3, #0]
 800e558:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	f000 824b 	beq.w	800e9f6 <_dtoa_r+0xb4e>
 800e560:	601e      	str	r6, [r3, #0]
 800e562:	e248      	b.n	800e9f6 <_dtoa_r+0xb4e>
 800e564:	46b8      	mov	r8, r7
 800e566:	4633      	mov	r3, r6
 800e568:	461e      	mov	r6, r3
 800e56a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e56e:	2a39      	cmp	r2, #57	@ 0x39
 800e570:	d106      	bne.n	800e580 <_dtoa_r+0x6d8>
 800e572:	459a      	cmp	sl, r3
 800e574:	d1f8      	bne.n	800e568 <_dtoa_r+0x6c0>
 800e576:	2230      	movs	r2, #48	@ 0x30
 800e578:	f108 0801 	add.w	r8, r8, #1
 800e57c:	f88a 2000 	strb.w	r2, [sl]
 800e580:	781a      	ldrb	r2, [r3, #0]
 800e582:	3201      	adds	r2, #1
 800e584:	701a      	strb	r2, [r3, #0]
 800e586:	e7a0      	b.n	800e4ca <_dtoa_r+0x622>
 800e588:	4b6f      	ldr	r3, [pc, #444]	@ (800e748 <_dtoa_r+0x8a0>)
 800e58a:	2200      	movs	r2, #0
 800e58c:	f7f2 f83c 	bl	8000608 <__aeabi_dmul>
 800e590:	2200      	movs	r2, #0
 800e592:	2300      	movs	r3, #0
 800e594:	4604      	mov	r4, r0
 800e596:	460d      	mov	r5, r1
 800e598:	f7f2 fa9e 	bl	8000ad8 <__aeabi_dcmpeq>
 800e59c:	2800      	cmp	r0, #0
 800e59e:	d09f      	beq.n	800e4e0 <_dtoa_r+0x638>
 800e5a0:	e7d1      	b.n	800e546 <_dtoa_r+0x69e>
 800e5a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e5a4:	2a00      	cmp	r2, #0
 800e5a6:	f000 80ea 	beq.w	800e77e <_dtoa_r+0x8d6>
 800e5aa:	9a07      	ldr	r2, [sp, #28]
 800e5ac:	2a01      	cmp	r2, #1
 800e5ae:	f300 80cd 	bgt.w	800e74c <_dtoa_r+0x8a4>
 800e5b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e5b4:	2a00      	cmp	r2, #0
 800e5b6:	f000 80c1 	beq.w	800e73c <_dtoa_r+0x894>
 800e5ba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e5be:	9c08      	ldr	r4, [sp, #32]
 800e5c0:	9e00      	ldr	r6, [sp, #0]
 800e5c2:	9a00      	ldr	r2, [sp, #0]
 800e5c4:	441a      	add	r2, r3
 800e5c6:	9200      	str	r2, [sp, #0]
 800e5c8:	9a06      	ldr	r2, [sp, #24]
 800e5ca:	2101      	movs	r1, #1
 800e5cc:	441a      	add	r2, r3
 800e5ce:	4648      	mov	r0, r9
 800e5d0:	9206      	str	r2, [sp, #24]
 800e5d2:	f000 fb77 	bl	800ecc4 <__i2b>
 800e5d6:	4605      	mov	r5, r0
 800e5d8:	b166      	cbz	r6, 800e5f4 <_dtoa_r+0x74c>
 800e5da:	9b06      	ldr	r3, [sp, #24]
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	dd09      	ble.n	800e5f4 <_dtoa_r+0x74c>
 800e5e0:	42b3      	cmp	r3, r6
 800e5e2:	9a00      	ldr	r2, [sp, #0]
 800e5e4:	bfa8      	it	ge
 800e5e6:	4633      	movge	r3, r6
 800e5e8:	1ad2      	subs	r2, r2, r3
 800e5ea:	9200      	str	r2, [sp, #0]
 800e5ec:	9a06      	ldr	r2, [sp, #24]
 800e5ee:	1af6      	subs	r6, r6, r3
 800e5f0:	1ad3      	subs	r3, r2, r3
 800e5f2:	9306      	str	r3, [sp, #24]
 800e5f4:	9b08      	ldr	r3, [sp, #32]
 800e5f6:	b30b      	cbz	r3, 800e63c <_dtoa_r+0x794>
 800e5f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	f000 80c6 	beq.w	800e78c <_dtoa_r+0x8e4>
 800e600:	2c00      	cmp	r4, #0
 800e602:	f000 80c0 	beq.w	800e786 <_dtoa_r+0x8de>
 800e606:	4629      	mov	r1, r5
 800e608:	4622      	mov	r2, r4
 800e60a:	4648      	mov	r0, r9
 800e60c:	f000 fc12 	bl	800ee34 <__pow5mult>
 800e610:	9a02      	ldr	r2, [sp, #8]
 800e612:	4601      	mov	r1, r0
 800e614:	4605      	mov	r5, r0
 800e616:	4648      	mov	r0, r9
 800e618:	f000 fb6a 	bl	800ecf0 <__multiply>
 800e61c:	9902      	ldr	r1, [sp, #8]
 800e61e:	4680      	mov	r8, r0
 800e620:	4648      	mov	r0, r9
 800e622:	f000 fa9b 	bl	800eb5c <_Bfree>
 800e626:	9b08      	ldr	r3, [sp, #32]
 800e628:	1b1b      	subs	r3, r3, r4
 800e62a:	9308      	str	r3, [sp, #32]
 800e62c:	f000 80b1 	beq.w	800e792 <_dtoa_r+0x8ea>
 800e630:	9a08      	ldr	r2, [sp, #32]
 800e632:	4641      	mov	r1, r8
 800e634:	4648      	mov	r0, r9
 800e636:	f000 fbfd 	bl	800ee34 <__pow5mult>
 800e63a:	9002      	str	r0, [sp, #8]
 800e63c:	2101      	movs	r1, #1
 800e63e:	4648      	mov	r0, r9
 800e640:	f000 fb40 	bl	800ecc4 <__i2b>
 800e644:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e646:	4604      	mov	r4, r0
 800e648:	2b00      	cmp	r3, #0
 800e64a:	f000 81d8 	beq.w	800e9fe <_dtoa_r+0xb56>
 800e64e:	461a      	mov	r2, r3
 800e650:	4601      	mov	r1, r0
 800e652:	4648      	mov	r0, r9
 800e654:	f000 fbee 	bl	800ee34 <__pow5mult>
 800e658:	9b07      	ldr	r3, [sp, #28]
 800e65a:	2b01      	cmp	r3, #1
 800e65c:	4604      	mov	r4, r0
 800e65e:	f300 809f 	bgt.w	800e7a0 <_dtoa_r+0x8f8>
 800e662:	9b04      	ldr	r3, [sp, #16]
 800e664:	2b00      	cmp	r3, #0
 800e666:	f040 8097 	bne.w	800e798 <_dtoa_r+0x8f0>
 800e66a:	9b05      	ldr	r3, [sp, #20]
 800e66c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e670:	2b00      	cmp	r3, #0
 800e672:	f040 8093 	bne.w	800e79c <_dtoa_r+0x8f4>
 800e676:	9b05      	ldr	r3, [sp, #20]
 800e678:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e67c:	0d1b      	lsrs	r3, r3, #20
 800e67e:	051b      	lsls	r3, r3, #20
 800e680:	b133      	cbz	r3, 800e690 <_dtoa_r+0x7e8>
 800e682:	9b00      	ldr	r3, [sp, #0]
 800e684:	3301      	adds	r3, #1
 800e686:	9300      	str	r3, [sp, #0]
 800e688:	9b06      	ldr	r3, [sp, #24]
 800e68a:	3301      	adds	r3, #1
 800e68c:	9306      	str	r3, [sp, #24]
 800e68e:	2301      	movs	r3, #1
 800e690:	9308      	str	r3, [sp, #32]
 800e692:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e694:	2b00      	cmp	r3, #0
 800e696:	f000 81b8 	beq.w	800ea0a <_dtoa_r+0xb62>
 800e69a:	6923      	ldr	r3, [r4, #16]
 800e69c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e6a0:	6918      	ldr	r0, [r3, #16]
 800e6a2:	f000 fac3 	bl	800ec2c <__hi0bits>
 800e6a6:	f1c0 0020 	rsb	r0, r0, #32
 800e6aa:	9b06      	ldr	r3, [sp, #24]
 800e6ac:	4418      	add	r0, r3
 800e6ae:	f010 001f 	ands.w	r0, r0, #31
 800e6b2:	f000 8082 	beq.w	800e7ba <_dtoa_r+0x912>
 800e6b6:	f1c0 0320 	rsb	r3, r0, #32
 800e6ba:	2b04      	cmp	r3, #4
 800e6bc:	dd73      	ble.n	800e7a6 <_dtoa_r+0x8fe>
 800e6be:	9b00      	ldr	r3, [sp, #0]
 800e6c0:	f1c0 001c 	rsb	r0, r0, #28
 800e6c4:	4403      	add	r3, r0
 800e6c6:	9300      	str	r3, [sp, #0]
 800e6c8:	9b06      	ldr	r3, [sp, #24]
 800e6ca:	4403      	add	r3, r0
 800e6cc:	4406      	add	r6, r0
 800e6ce:	9306      	str	r3, [sp, #24]
 800e6d0:	9b00      	ldr	r3, [sp, #0]
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	dd05      	ble.n	800e6e2 <_dtoa_r+0x83a>
 800e6d6:	9902      	ldr	r1, [sp, #8]
 800e6d8:	461a      	mov	r2, r3
 800e6da:	4648      	mov	r0, r9
 800e6dc:	f000 fc04 	bl	800eee8 <__lshift>
 800e6e0:	9002      	str	r0, [sp, #8]
 800e6e2:	9b06      	ldr	r3, [sp, #24]
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	dd05      	ble.n	800e6f4 <_dtoa_r+0x84c>
 800e6e8:	4621      	mov	r1, r4
 800e6ea:	461a      	mov	r2, r3
 800e6ec:	4648      	mov	r0, r9
 800e6ee:	f000 fbfb 	bl	800eee8 <__lshift>
 800e6f2:	4604      	mov	r4, r0
 800e6f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d061      	beq.n	800e7be <_dtoa_r+0x916>
 800e6fa:	9802      	ldr	r0, [sp, #8]
 800e6fc:	4621      	mov	r1, r4
 800e6fe:	f000 fc5f 	bl	800efc0 <__mcmp>
 800e702:	2800      	cmp	r0, #0
 800e704:	da5b      	bge.n	800e7be <_dtoa_r+0x916>
 800e706:	2300      	movs	r3, #0
 800e708:	9902      	ldr	r1, [sp, #8]
 800e70a:	220a      	movs	r2, #10
 800e70c:	4648      	mov	r0, r9
 800e70e:	f000 fa47 	bl	800eba0 <__multadd>
 800e712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e714:	9002      	str	r0, [sp, #8]
 800e716:	f107 38ff 	add.w	r8, r7, #4294967295
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	f000 8177 	beq.w	800ea0e <_dtoa_r+0xb66>
 800e720:	4629      	mov	r1, r5
 800e722:	2300      	movs	r3, #0
 800e724:	220a      	movs	r2, #10
 800e726:	4648      	mov	r0, r9
 800e728:	f000 fa3a 	bl	800eba0 <__multadd>
 800e72c:	f1bb 0f00 	cmp.w	fp, #0
 800e730:	4605      	mov	r5, r0
 800e732:	dc6f      	bgt.n	800e814 <_dtoa_r+0x96c>
 800e734:	9b07      	ldr	r3, [sp, #28]
 800e736:	2b02      	cmp	r3, #2
 800e738:	dc49      	bgt.n	800e7ce <_dtoa_r+0x926>
 800e73a:	e06b      	b.n	800e814 <_dtoa_r+0x96c>
 800e73c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e73e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e742:	e73c      	b.n	800e5be <_dtoa_r+0x716>
 800e744:	3fe00000 	.word	0x3fe00000
 800e748:	40240000 	.word	0x40240000
 800e74c:	9b03      	ldr	r3, [sp, #12]
 800e74e:	1e5c      	subs	r4, r3, #1
 800e750:	9b08      	ldr	r3, [sp, #32]
 800e752:	42a3      	cmp	r3, r4
 800e754:	db09      	blt.n	800e76a <_dtoa_r+0x8c2>
 800e756:	1b1c      	subs	r4, r3, r4
 800e758:	9b03      	ldr	r3, [sp, #12]
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	f6bf af30 	bge.w	800e5c0 <_dtoa_r+0x718>
 800e760:	9b00      	ldr	r3, [sp, #0]
 800e762:	9a03      	ldr	r2, [sp, #12]
 800e764:	1a9e      	subs	r6, r3, r2
 800e766:	2300      	movs	r3, #0
 800e768:	e72b      	b.n	800e5c2 <_dtoa_r+0x71a>
 800e76a:	9b08      	ldr	r3, [sp, #32]
 800e76c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e76e:	9408      	str	r4, [sp, #32]
 800e770:	1ae3      	subs	r3, r4, r3
 800e772:	441a      	add	r2, r3
 800e774:	9e00      	ldr	r6, [sp, #0]
 800e776:	9b03      	ldr	r3, [sp, #12]
 800e778:	920d      	str	r2, [sp, #52]	@ 0x34
 800e77a:	2400      	movs	r4, #0
 800e77c:	e721      	b.n	800e5c2 <_dtoa_r+0x71a>
 800e77e:	9c08      	ldr	r4, [sp, #32]
 800e780:	9e00      	ldr	r6, [sp, #0]
 800e782:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e784:	e728      	b.n	800e5d8 <_dtoa_r+0x730>
 800e786:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e78a:	e751      	b.n	800e630 <_dtoa_r+0x788>
 800e78c:	9a08      	ldr	r2, [sp, #32]
 800e78e:	9902      	ldr	r1, [sp, #8]
 800e790:	e750      	b.n	800e634 <_dtoa_r+0x78c>
 800e792:	f8cd 8008 	str.w	r8, [sp, #8]
 800e796:	e751      	b.n	800e63c <_dtoa_r+0x794>
 800e798:	2300      	movs	r3, #0
 800e79a:	e779      	b.n	800e690 <_dtoa_r+0x7e8>
 800e79c:	9b04      	ldr	r3, [sp, #16]
 800e79e:	e777      	b.n	800e690 <_dtoa_r+0x7e8>
 800e7a0:	2300      	movs	r3, #0
 800e7a2:	9308      	str	r3, [sp, #32]
 800e7a4:	e779      	b.n	800e69a <_dtoa_r+0x7f2>
 800e7a6:	d093      	beq.n	800e6d0 <_dtoa_r+0x828>
 800e7a8:	9a00      	ldr	r2, [sp, #0]
 800e7aa:	331c      	adds	r3, #28
 800e7ac:	441a      	add	r2, r3
 800e7ae:	9200      	str	r2, [sp, #0]
 800e7b0:	9a06      	ldr	r2, [sp, #24]
 800e7b2:	441a      	add	r2, r3
 800e7b4:	441e      	add	r6, r3
 800e7b6:	9206      	str	r2, [sp, #24]
 800e7b8:	e78a      	b.n	800e6d0 <_dtoa_r+0x828>
 800e7ba:	4603      	mov	r3, r0
 800e7bc:	e7f4      	b.n	800e7a8 <_dtoa_r+0x900>
 800e7be:	9b03      	ldr	r3, [sp, #12]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	46b8      	mov	r8, r7
 800e7c4:	dc20      	bgt.n	800e808 <_dtoa_r+0x960>
 800e7c6:	469b      	mov	fp, r3
 800e7c8:	9b07      	ldr	r3, [sp, #28]
 800e7ca:	2b02      	cmp	r3, #2
 800e7cc:	dd1e      	ble.n	800e80c <_dtoa_r+0x964>
 800e7ce:	f1bb 0f00 	cmp.w	fp, #0
 800e7d2:	f47f adb1 	bne.w	800e338 <_dtoa_r+0x490>
 800e7d6:	4621      	mov	r1, r4
 800e7d8:	465b      	mov	r3, fp
 800e7da:	2205      	movs	r2, #5
 800e7dc:	4648      	mov	r0, r9
 800e7de:	f000 f9df 	bl	800eba0 <__multadd>
 800e7e2:	4601      	mov	r1, r0
 800e7e4:	4604      	mov	r4, r0
 800e7e6:	9802      	ldr	r0, [sp, #8]
 800e7e8:	f000 fbea 	bl	800efc0 <__mcmp>
 800e7ec:	2800      	cmp	r0, #0
 800e7ee:	f77f ada3 	ble.w	800e338 <_dtoa_r+0x490>
 800e7f2:	4656      	mov	r6, sl
 800e7f4:	2331      	movs	r3, #49	@ 0x31
 800e7f6:	f806 3b01 	strb.w	r3, [r6], #1
 800e7fa:	f108 0801 	add.w	r8, r8, #1
 800e7fe:	e59f      	b.n	800e340 <_dtoa_r+0x498>
 800e800:	9c03      	ldr	r4, [sp, #12]
 800e802:	46b8      	mov	r8, r7
 800e804:	4625      	mov	r5, r4
 800e806:	e7f4      	b.n	800e7f2 <_dtoa_r+0x94a>
 800e808:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e80c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e80e:	2b00      	cmp	r3, #0
 800e810:	f000 8101 	beq.w	800ea16 <_dtoa_r+0xb6e>
 800e814:	2e00      	cmp	r6, #0
 800e816:	dd05      	ble.n	800e824 <_dtoa_r+0x97c>
 800e818:	4629      	mov	r1, r5
 800e81a:	4632      	mov	r2, r6
 800e81c:	4648      	mov	r0, r9
 800e81e:	f000 fb63 	bl	800eee8 <__lshift>
 800e822:	4605      	mov	r5, r0
 800e824:	9b08      	ldr	r3, [sp, #32]
 800e826:	2b00      	cmp	r3, #0
 800e828:	d05c      	beq.n	800e8e4 <_dtoa_r+0xa3c>
 800e82a:	6869      	ldr	r1, [r5, #4]
 800e82c:	4648      	mov	r0, r9
 800e82e:	f000 f955 	bl	800eadc <_Balloc>
 800e832:	4606      	mov	r6, r0
 800e834:	b928      	cbnz	r0, 800e842 <_dtoa_r+0x99a>
 800e836:	4b82      	ldr	r3, [pc, #520]	@ (800ea40 <_dtoa_r+0xb98>)
 800e838:	4602      	mov	r2, r0
 800e83a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e83e:	f7ff bb4a 	b.w	800ded6 <_dtoa_r+0x2e>
 800e842:	692a      	ldr	r2, [r5, #16]
 800e844:	3202      	adds	r2, #2
 800e846:	0092      	lsls	r2, r2, #2
 800e848:	f105 010c 	add.w	r1, r5, #12
 800e84c:	300c      	adds	r0, #12
 800e84e:	f000 fedd 	bl	800f60c <memcpy>
 800e852:	2201      	movs	r2, #1
 800e854:	4631      	mov	r1, r6
 800e856:	4648      	mov	r0, r9
 800e858:	f000 fb46 	bl	800eee8 <__lshift>
 800e85c:	f10a 0301 	add.w	r3, sl, #1
 800e860:	9300      	str	r3, [sp, #0]
 800e862:	eb0a 030b 	add.w	r3, sl, fp
 800e866:	9308      	str	r3, [sp, #32]
 800e868:	9b04      	ldr	r3, [sp, #16]
 800e86a:	f003 0301 	and.w	r3, r3, #1
 800e86e:	462f      	mov	r7, r5
 800e870:	9306      	str	r3, [sp, #24]
 800e872:	4605      	mov	r5, r0
 800e874:	9b00      	ldr	r3, [sp, #0]
 800e876:	9802      	ldr	r0, [sp, #8]
 800e878:	4621      	mov	r1, r4
 800e87a:	f103 3bff 	add.w	fp, r3, #4294967295
 800e87e:	f7ff fa88 	bl	800dd92 <quorem>
 800e882:	4603      	mov	r3, r0
 800e884:	3330      	adds	r3, #48	@ 0x30
 800e886:	9003      	str	r0, [sp, #12]
 800e888:	4639      	mov	r1, r7
 800e88a:	9802      	ldr	r0, [sp, #8]
 800e88c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e88e:	f000 fb97 	bl	800efc0 <__mcmp>
 800e892:	462a      	mov	r2, r5
 800e894:	9004      	str	r0, [sp, #16]
 800e896:	4621      	mov	r1, r4
 800e898:	4648      	mov	r0, r9
 800e89a:	f000 fbad 	bl	800eff8 <__mdiff>
 800e89e:	68c2      	ldr	r2, [r0, #12]
 800e8a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8a2:	4606      	mov	r6, r0
 800e8a4:	bb02      	cbnz	r2, 800e8e8 <_dtoa_r+0xa40>
 800e8a6:	4601      	mov	r1, r0
 800e8a8:	9802      	ldr	r0, [sp, #8]
 800e8aa:	f000 fb89 	bl	800efc0 <__mcmp>
 800e8ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8b0:	4602      	mov	r2, r0
 800e8b2:	4631      	mov	r1, r6
 800e8b4:	4648      	mov	r0, r9
 800e8b6:	920c      	str	r2, [sp, #48]	@ 0x30
 800e8b8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8ba:	f000 f94f 	bl	800eb5c <_Bfree>
 800e8be:	9b07      	ldr	r3, [sp, #28]
 800e8c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e8c2:	9e00      	ldr	r6, [sp, #0]
 800e8c4:	ea42 0103 	orr.w	r1, r2, r3
 800e8c8:	9b06      	ldr	r3, [sp, #24]
 800e8ca:	4319      	orrs	r1, r3
 800e8cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8ce:	d10d      	bne.n	800e8ec <_dtoa_r+0xa44>
 800e8d0:	2b39      	cmp	r3, #57	@ 0x39
 800e8d2:	d027      	beq.n	800e924 <_dtoa_r+0xa7c>
 800e8d4:	9a04      	ldr	r2, [sp, #16]
 800e8d6:	2a00      	cmp	r2, #0
 800e8d8:	dd01      	ble.n	800e8de <_dtoa_r+0xa36>
 800e8da:	9b03      	ldr	r3, [sp, #12]
 800e8dc:	3331      	adds	r3, #49	@ 0x31
 800e8de:	f88b 3000 	strb.w	r3, [fp]
 800e8e2:	e52e      	b.n	800e342 <_dtoa_r+0x49a>
 800e8e4:	4628      	mov	r0, r5
 800e8e6:	e7b9      	b.n	800e85c <_dtoa_r+0x9b4>
 800e8e8:	2201      	movs	r2, #1
 800e8ea:	e7e2      	b.n	800e8b2 <_dtoa_r+0xa0a>
 800e8ec:	9904      	ldr	r1, [sp, #16]
 800e8ee:	2900      	cmp	r1, #0
 800e8f0:	db04      	blt.n	800e8fc <_dtoa_r+0xa54>
 800e8f2:	9807      	ldr	r0, [sp, #28]
 800e8f4:	4301      	orrs	r1, r0
 800e8f6:	9806      	ldr	r0, [sp, #24]
 800e8f8:	4301      	orrs	r1, r0
 800e8fa:	d120      	bne.n	800e93e <_dtoa_r+0xa96>
 800e8fc:	2a00      	cmp	r2, #0
 800e8fe:	ddee      	ble.n	800e8de <_dtoa_r+0xa36>
 800e900:	9902      	ldr	r1, [sp, #8]
 800e902:	9300      	str	r3, [sp, #0]
 800e904:	2201      	movs	r2, #1
 800e906:	4648      	mov	r0, r9
 800e908:	f000 faee 	bl	800eee8 <__lshift>
 800e90c:	4621      	mov	r1, r4
 800e90e:	9002      	str	r0, [sp, #8]
 800e910:	f000 fb56 	bl	800efc0 <__mcmp>
 800e914:	2800      	cmp	r0, #0
 800e916:	9b00      	ldr	r3, [sp, #0]
 800e918:	dc02      	bgt.n	800e920 <_dtoa_r+0xa78>
 800e91a:	d1e0      	bne.n	800e8de <_dtoa_r+0xa36>
 800e91c:	07da      	lsls	r2, r3, #31
 800e91e:	d5de      	bpl.n	800e8de <_dtoa_r+0xa36>
 800e920:	2b39      	cmp	r3, #57	@ 0x39
 800e922:	d1da      	bne.n	800e8da <_dtoa_r+0xa32>
 800e924:	2339      	movs	r3, #57	@ 0x39
 800e926:	f88b 3000 	strb.w	r3, [fp]
 800e92a:	4633      	mov	r3, r6
 800e92c:	461e      	mov	r6, r3
 800e92e:	3b01      	subs	r3, #1
 800e930:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e934:	2a39      	cmp	r2, #57	@ 0x39
 800e936:	d04e      	beq.n	800e9d6 <_dtoa_r+0xb2e>
 800e938:	3201      	adds	r2, #1
 800e93a:	701a      	strb	r2, [r3, #0]
 800e93c:	e501      	b.n	800e342 <_dtoa_r+0x49a>
 800e93e:	2a00      	cmp	r2, #0
 800e940:	dd03      	ble.n	800e94a <_dtoa_r+0xaa2>
 800e942:	2b39      	cmp	r3, #57	@ 0x39
 800e944:	d0ee      	beq.n	800e924 <_dtoa_r+0xa7c>
 800e946:	3301      	adds	r3, #1
 800e948:	e7c9      	b.n	800e8de <_dtoa_r+0xa36>
 800e94a:	9a00      	ldr	r2, [sp, #0]
 800e94c:	9908      	ldr	r1, [sp, #32]
 800e94e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e952:	428a      	cmp	r2, r1
 800e954:	d028      	beq.n	800e9a8 <_dtoa_r+0xb00>
 800e956:	9902      	ldr	r1, [sp, #8]
 800e958:	2300      	movs	r3, #0
 800e95a:	220a      	movs	r2, #10
 800e95c:	4648      	mov	r0, r9
 800e95e:	f000 f91f 	bl	800eba0 <__multadd>
 800e962:	42af      	cmp	r7, r5
 800e964:	9002      	str	r0, [sp, #8]
 800e966:	f04f 0300 	mov.w	r3, #0
 800e96a:	f04f 020a 	mov.w	r2, #10
 800e96e:	4639      	mov	r1, r7
 800e970:	4648      	mov	r0, r9
 800e972:	d107      	bne.n	800e984 <_dtoa_r+0xadc>
 800e974:	f000 f914 	bl	800eba0 <__multadd>
 800e978:	4607      	mov	r7, r0
 800e97a:	4605      	mov	r5, r0
 800e97c:	9b00      	ldr	r3, [sp, #0]
 800e97e:	3301      	adds	r3, #1
 800e980:	9300      	str	r3, [sp, #0]
 800e982:	e777      	b.n	800e874 <_dtoa_r+0x9cc>
 800e984:	f000 f90c 	bl	800eba0 <__multadd>
 800e988:	4629      	mov	r1, r5
 800e98a:	4607      	mov	r7, r0
 800e98c:	2300      	movs	r3, #0
 800e98e:	220a      	movs	r2, #10
 800e990:	4648      	mov	r0, r9
 800e992:	f000 f905 	bl	800eba0 <__multadd>
 800e996:	4605      	mov	r5, r0
 800e998:	e7f0      	b.n	800e97c <_dtoa_r+0xad4>
 800e99a:	f1bb 0f00 	cmp.w	fp, #0
 800e99e:	bfcc      	ite	gt
 800e9a0:	465e      	movgt	r6, fp
 800e9a2:	2601      	movle	r6, #1
 800e9a4:	4456      	add	r6, sl
 800e9a6:	2700      	movs	r7, #0
 800e9a8:	9902      	ldr	r1, [sp, #8]
 800e9aa:	9300      	str	r3, [sp, #0]
 800e9ac:	2201      	movs	r2, #1
 800e9ae:	4648      	mov	r0, r9
 800e9b0:	f000 fa9a 	bl	800eee8 <__lshift>
 800e9b4:	4621      	mov	r1, r4
 800e9b6:	9002      	str	r0, [sp, #8]
 800e9b8:	f000 fb02 	bl	800efc0 <__mcmp>
 800e9bc:	2800      	cmp	r0, #0
 800e9be:	dcb4      	bgt.n	800e92a <_dtoa_r+0xa82>
 800e9c0:	d102      	bne.n	800e9c8 <_dtoa_r+0xb20>
 800e9c2:	9b00      	ldr	r3, [sp, #0]
 800e9c4:	07db      	lsls	r3, r3, #31
 800e9c6:	d4b0      	bmi.n	800e92a <_dtoa_r+0xa82>
 800e9c8:	4633      	mov	r3, r6
 800e9ca:	461e      	mov	r6, r3
 800e9cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e9d0:	2a30      	cmp	r2, #48	@ 0x30
 800e9d2:	d0fa      	beq.n	800e9ca <_dtoa_r+0xb22>
 800e9d4:	e4b5      	b.n	800e342 <_dtoa_r+0x49a>
 800e9d6:	459a      	cmp	sl, r3
 800e9d8:	d1a8      	bne.n	800e92c <_dtoa_r+0xa84>
 800e9da:	2331      	movs	r3, #49	@ 0x31
 800e9dc:	f108 0801 	add.w	r8, r8, #1
 800e9e0:	f88a 3000 	strb.w	r3, [sl]
 800e9e4:	e4ad      	b.n	800e342 <_dtoa_r+0x49a>
 800e9e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e9e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ea44 <_dtoa_r+0xb9c>
 800e9ec:	b11b      	cbz	r3, 800e9f6 <_dtoa_r+0xb4e>
 800e9ee:	f10a 0308 	add.w	r3, sl, #8
 800e9f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e9f4:	6013      	str	r3, [r2, #0]
 800e9f6:	4650      	mov	r0, sl
 800e9f8:	b017      	add	sp, #92	@ 0x5c
 800e9fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9fe:	9b07      	ldr	r3, [sp, #28]
 800ea00:	2b01      	cmp	r3, #1
 800ea02:	f77f ae2e 	ble.w	800e662 <_dtoa_r+0x7ba>
 800ea06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ea08:	9308      	str	r3, [sp, #32]
 800ea0a:	2001      	movs	r0, #1
 800ea0c:	e64d      	b.n	800e6aa <_dtoa_r+0x802>
 800ea0e:	f1bb 0f00 	cmp.w	fp, #0
 800ea12:	f77f aed9 	ble.w	800e7c8 <_dtoa_r+0x920>
 800ea16:	4656      	mov	r6, sl
 800ea18:	9802      	ldr	r0, [sp, #8]
 800ea1a:	4621      	mov	r1, r4
 800ea1c:	f7ff f9b9 	bl	800dd92 <quorem>
 800ea20:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ea24:	f806 3b01 	strb.w	r3, [r6], #1
 800ea28:	eba6 020a 	sub.w	r2, r6, sl
 800ea2c:	4593      	cmp	fp, r2
 800ea2e:	ddb4      	ble.n	800e99a <_dtoa_r+0xaf2>
 800ea30:	9902      	ldr	r1, [sp, #8]
 800ea32:	2300      	movs	r3, #0
 800ea34:	220a      	movs	r2, #10
 800ea36:	4648      	mov	r0, r9
 800ea38:	f000 f8b2 	bl	800eba0 <__multadd>
 800ea3c:	9002      	str	r0, [sp, #8]
 800ea3e:	e7eb      	b.n	800ea18 <_dtoa_r+0xb70>
 800ea40:	0800fed1 	.word	0x0800fed1
 800ea44:	0800fe55 	.word	0x0800fe55

0800ea48 <_free_r>:
 800ea48:	b538      	push	{r3, r4, r5, lr}
 800ea4a:	4605      	mov	r5, r0
 800ea4c:	2900      	cmp	r1, #0
 800ea4e:	d041      	beq.n	800ead4 <_free_r+0x8c>
 800ea50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea54:	1f0c      	subs	r4, r1, #4
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	bfb8      	it	lt
 800ea5a:	18e4      	addlt	r4, r4, r3
 800ea5c:	f7fe fafc 	bl	800d058 <__malloc_lock>
 800ea60:	4a1d      	ldr	r2, [pc, #116]	@ (800ead8 <_free_r+0x90>)
 800ea62:	6813      	ldr	r3, [r2, #0]
 800ea64:	b933      	cbnz	r3, 800ea74 <_free_r+0x2c>
 800ea66:	6063      	str	r3, [r4, #4]
 800ea68:	6014      	str	r4, [r2, #0]
 800ea6a:	4628      	mov	r0, r5
 800ea6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea70:	f7fe baf8 	b.w	800d064 <__malloc_unlock>
 800ea74:	42a3      	cmp	r3, r4
 800ea76:	d908      	bls.n	800ea8a <_free_r+0x42>
 800ea78:	6820      	ldr	r0, [r4, #0]
 800ea7a:	1821      	adds	r1, r4, r0
 800ea7c:	428b      	cmp	r3, r1
 800ea7e:	bf01      	itttt	eq
 800ea80:	6819      	ldreq	r1, [r3, #0]
 800ea82:	685b      	ldreq	r3, [r3, #4]
 800ea84:	1809      	addeq	r1, r1, r0
 800ea86:	6021      	streq	r1, [r4, #0]
 800ea88:	e7ed      	b.n	800ea66 <_free_r+0x1e>
 800ea8a:	461a      	mov	r2, r3
 800ea8c:	685b      	ldr	r3, [r3, #4]
 800ea8e:	b10b      	cbz	r3, 800ea94 <_free_r+0x4c>
 800ea90:	42a3      	cmp	r3, r4
 800ea92:	d9fa      	bls.n	800ea8a <_free_r+0x42>
 800ea94:	6811      	ldr	r1, [r2, #0]
 800ea96:	1850      	adds	r0, r2, r1
 800ea98:	42a0      	cmp	r0, r4
 800ea9a:	d10b      	bne.n	800eab4 <_free_r+0x6c>
 800ea9c:	6820      	ldr	r0, [r4, #0]
 800ea9e:	4401      	add	r1, r0
 800eaa0:	1850      	adds	r0, r2, r1
 800eaa2:	4283      	cmp	r3, r0
 800eaa4:	6011      	str	r1, [r2, #0]
 800eaa6:	d1e0      	bne.n	800ea6a <_free_r+0x22>
 800eaa8:	6818      	ldr	r0, [r3, #0]
 800eaaa:	685b      	ldr	r3, [r3, #4]
 800eaac:	6053      	str	r3, [r2, #4]
 800eaae:	4408      	add	r0, r1
 800eab0:	6010      	str	r0, [r2, #0]
 800eab2:	e7da      	b.n	800ea6a <_free_r+0x22>
 800eab4:	d902      	bls.n	800eabc <_free_r+0x74>
 800eab6:	230c      	movs	r3, #12
 800eab8:	602b      	str	r3, [r5, #0]
 800eaba:	e7d6      	b.n	800ea6a <_free_r+0x22>
 800eabc:	6820      	ldr	r0, [r4, #0]
 800eabe:	1821      	adds	r1, r4, r0
 800eac0:	428b      	cmp	r3, r1
 800eac2:	bf04      	itt	eq
 800eac4:	6819      	ldreq	r1, [r3, #0]
 800eac6:	685b      	ldreq	r3, [r3, #4]
 800eac8:	6063      	str	r3, [r4, #4]
 800eaca:	bf04      	itt	eq
 800eacc:	1809      	addeq	r1, r1, r0
 800eace:	6021      	streq	r1, [r4, #0]
 800ead0:	6054      	str	r4, [r2, #4]
 800ead2:	e7ca      	b.n	800ea6a <_free_r+0x22>
 800ead4:	bd38      	pop	{r3, r4, r5, pc}
 800ead6:	bf00      	nop
 800ead8:	20000ce4 	.word	0x20000ce4

0800eadc <_Balloc>:
 800eadc:	b570      	push	{r4, r5, r6, lr}
 800eade:	69c6      	ldr	r6, [r0, #28]
 800eae0:	4604      	mov	r4, r0
 800eae2:	460d      	mov	r5, r1
 800eae4:	b976      	cbnz	r6, 800eb04 <_Balloc+0x28>
 800eae6:	2010      	movs	r0, #16
 800eae8:	f7fe fa04 	bl	800cef4 <malloc>
 800eaec:	4602      	mov	r2, r0
 800eaee:	61e0      	str	r0, [r4, #28]
 800eaf0:	b920      	cbnz	r0, 800eafc <_Balloc+0x20>
 800eaf2:	4b18      	ldr	r3, [pc, #96]	@ (800eb54 <_Balloc+0x78>)
 800eaf4:	4818      	ldr	r0, [pc, #96]	@ (800eb58 <_Balloc+0x7c>)
 800eaf6:	216b      	movs	r1, #107	@ 0x6b
 800eaf8:	f000 fd96 	bl	800f628 <__assert_func>
 800eafc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eb00:	6006      	str	r6, [r0, #0]
 800eb02:	60c6      	str	r6, [r0, #12]
 800eb04:	69e6      	ldr	r6, [r4, #28]
 800eb06:	68f3      	ldr	r3, [r6, #12]
 800eb08:	b183      	cbz	r3, 800eb2c <_Balloc+0x50>
 800eb0a:	69e3      	ldr	r3, [r4, #28]
 800eb0c:	68db      	ldr	r3, [r3, #12]
 800eb0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800eb12:	b9b8      	cbnz	r0, 800eb44 <_Balloc+0x68>
 800eb14:	2101      	movs	r1, #1
 800eb16:	fa01 f605 	lsl.w	r6, r1, r5
 800eb1a:	1d72      	adds	r2, r6, #5
 800eb1c:	0092      	lsls	r2, r2, #2
 800eb1e:	4620      	mov	r0, r4
 800eb20:	f000 fda0 	bl	800f664 <_calloc_r>
 800eb24:	b160      	cbz	r0, 800eb40 <_Balloc+0x64>
 800eb26:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800eb2a:	e00e      	b.n	800eb4a <_Balloc+0x6e>
 800eb2c:	2221      	movs	r2, #33	@ 0x21
 800eb2e:	2104      	movs	r1, #4
 800eb30:	4620      	mov	r0, r4
 800eb32:	f000 fd97 	bl	800f664 <_calloc_r>
 800eb36:	69e3      	ldr	r3, [r4, #28]
 800eb38:	60f0      	str	r0, [r6, #12]
 800eb3a:	68db      	ldr	r3, [r3, #12]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d1e4      	bne.n	800eb0a <_Balloc+0x2e>
 800eb40:	2000      	movs	r0, #0
 800eb42:	bd70      	pop	{r4, r5, r6, pc}
 800eb44:	6802      	ldr	r2, [r0, #0]
 800eb46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800eb4a:	2300      	movs	r3, #0
 800eb4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800eb50:	e7f7      	b.n	800eb42 <_Balloc+0x66>
 800eb52:	bf00      	nop
 800eb54:	0800fe62 	.word	0x0800fe62
 800eb58:	0800fee2 	.word	0x0800fee2

0800eb5c <_Bfree>:
 800eb5c:	b570      	push	{r4, r5, r6, lr}
 800eb5e:	69c6      	ldr	r6, [r0, #28]
 800eb60:	4605      	mov	r5, r0
 800eb62:	460c      	mov	r4, r1
 800eb64:	b976      	cbnz	r6, 800eb84 <_Bfree+0x28>
 800eb66:	2010      	movs	r0, #16
 800eb68:	f7fe f9c4 	bl	800cef4 <malloc>
 800eb6c:	4602      	mov	r2, r0
 800eb6e:	61e8      	str	r0, [r5, #28]
 800eb70:	b920      	cbnz	r0, 800eb7c <_Bfree+0x20>
 800eb72:	4b09      	ldr	r3, [pc, #36]	@ (800eb98 <_Bfree+0x3c>)
 800eb74:	4809      	ldr	r0, [pc, #36]	@ (800eb9c <_Bfree+0x40>)
 800eb76:	218f      	movs	r1, #143	@ 0x8f
 800eb78:	f000 fd56 	bl	800f628 <__assert_func>
 800eb7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eb80:	6006      	str	r6, [r0, #0]
 800eb82:	60c6      	str	r6, [r0, #12]
 800eb84:	b13c      	cbz	r4, 800eb96 <_Bfree+0x3a>
 800eb86:	69eb      	ldr	r3, [r5, #28]
 800eb88:	6862      	ldr	r2, [r4, #4]
 800eb8a:	68db      	ldr	r3, [r3, #12]
 800eb8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800eb90:	6021      	str	r1, [r4, #0]
 800eb92:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800eb96:	bd70      	pop	{r4, r5, r6, pc}
 800eb98:	0800fe62 	.word	0x0800fe62
 800eb9c:	0800fee2 	.word	0x0800fee2

0800eba0 <__multadd>:
 800eba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eba4:	690d      	ldr	r5, [r1, #16]
 800eba6:	4607      	mov	r7, r0
 800eba8:	460c      	mov	r4, r1
 800ebaa:	461e      	mov	r6, r3
 800ebac:	f101 0c14 	add.w	ip, r1, #20
 800ebb0:	2000      	movs	r0, #0
 800ebb2:	f8dc 3000 	ldr.w	r3, [ip]
 800ebb6:	b299      	uxth	r1, r3
 800ebb8:	fb02 6101 	mla	r1, r2, r1, r6
 800ebbc:	0c1e      	lsrs	r6, r3, #16
 800ebbe:	0c0b      	lsrs	r3, r1, #16
 800ebc0:	fb02 3306 	mla	r3, r2, r6, r3
 800ebc4:	b289      	uxth	r1, r1
 800ebc6:	3001      	adds	r0, #1
 800ebc8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ebcc:	4285      	cmp	r5, r0
 800ebce:	f84c 1b04 	str.w	r1, [ip], #4
 800ebd2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ebd6:	dcec      	bgt.n	800ebb2 <__multadd+0x12>
 800ebd8:	b30e      	cbz	r6, 800ec1e <__multadd+0x7e>
 800ebda:	68a3      	ldr	r3, [r4, #8]
 800ebdc:	42ab      	cmp	r3, r5
 800ebde:	dc19      	bgt.n	800ec14 <__multadd+0x74>
 800ebe0:	6861      	ldr	r1, [r4, #4]
 800ebe2:	4638      	mov	r0, r7
 800ebe4:	3101      	adds	r1, #1
 800ebe6:	f7ff ff79 	bl	800eadc <_Balloc>
 800ebea:	4680      	mov	r8, r0
 800ebec:	b928      	cbnz	r0, 800ebfa <__multadd+0x5a>
 800ebee:	4602      	mov	r2, r0
 800ebf0:	4b0c      	ldr	r3, [pc, #48]	@ (800ec24 <__multadd+0x84>)
 800ebf2:	480d      	ldr	r0, [pc, #52]	@ (800ec28 <__multadd+0x88>)
 800ebf4:	21ba      	movs	r1, #186	@ 0xba
 800ebf6:	f000 fd17 	bl	800f628 <__assert_func>
 800ebfa:	6922      	ldr	r2, [r4, #16]
 800ebfc:	3202      	adds	r2, #2
 800ebfe:	f104 010c 	add.w	r1, r4, #12
 800ec02:	0092      	lsls	r2, r2, #2
 800ec04:	300c      	adds	r0, #12
 800ec06:	f000 fd01 	bl	800f60c <memcpy>
 800ec0a:	4621      	mov	r1, r4
 800ec0c:	4638      	mov	r0, r7
 800ec0e:	f7ff ffa5 	bl	800eb5c <_Bfree>
 800ec12:	4644      	mov	r4, r8
 800ec14:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ec18:	3501      	adds	r5, #1
 800ec1a:	615e      	str	r6, [r3, #20]
 800ec1c:	6125      	str	r5, [r4, #16]
 800ec1e:	4620      	mov	r0, r4
 800ec20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec24:	0800fed1 	.word	0x0800fed1
 800ec28:	0800fee2 	.word	0x0800fee2

0800ec2c <__hi0bits>:
 800ec2c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ec30:	4603      	mov	r3, r0
 800ec32:	bf36      	itet	cc
 800ec34:	0403      	lslcc	r3, r0, #16
 800ec36:	2000      	movcs	r0, #0
 800ec38:	2010      	movcc	r0, #16
 800ec3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ec3e:	bf3c      	itt	cc
 800ec40:	021b      	lslcc	r3, r3, #8
 800ec42:	3008      	addcc	r0, #8
 800ec44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ec48:	bf3c      	itt	cc
 800ec4a:	011b      	lslcc	r3, r3, #4
 800ec4c:	3004      	addcc	r0, #4
 800ec4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec52:	bf3c      	itt	cc
 800ec54:	009b      	lslcc	r3, r3, #2
 800ec56:	3002      	addcc	r0, #2
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	db05      	blt.n	800ec68 <__hi0bits+0x3c>
 800ec5c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ec60:	f100 0001 	add.w	r0, r0, #1
 800ec64:	bf08      	it	eq
 800ec66:	2020      	moveq	r0, #32
 800ec68:	4770      	bx	lr

0800ec6a <__lo0bits>:
 800ec6a:	6803      	ldr	r3, [r0, #0]
 800ec6c:	4602      	mov	r2, r0
 800ec6e:	f013 0007 	ands.w	r0, r3, #7
 800ec72:	d00b      	beq.n	800ec8c <__lo0bits+0x22>
 800ec74:	07d9      	lsls	r1, r3, #31
 800ec76:	d421      	bmi.n	800ecbc <__lo0bits+0x52>
 800ec78:	0798      	lsls	r0, r3, #30
 800ec7a:	bf49      	itett	mi
 800ec7c:	085b      	lsrmi	r3, r3, #1
 800ec7e:	089b      	lsrpl	r3, r3, #2
 800ec80:	2001      	movmi	r0, #1
 800ec82:	6013      	strmi	r3, [r2, #0]
 800ec84:	bf5c      	itt	pl
 800ec86:	6013      	strpl	r3, [r2, #0]
 800ec88:	2002      	movpl	r0, #2
 800ec8a:	4770      	bx	lr
 800ec8c:	b299      	uxth	r1, r3
 800ec8e:	b909      	cbnz	r1, 800ec94 <__lo0bits+0x2a>
 800ec90:	0c1b      	lsrs	r3, r3, #16
 800ec92:	2010      	movs	r0, #16
 800ec94:	b2d9      	uxtb	r1, r3
 800ec96:	b909      	cbnz	r1, 800ec9c <__lo0bits+0x32>
 800ec98:	3008      	adds	r0, #8
 800ec9a:	0a1b      	lsrs	r3, r3, #8
 800ec9c:	0719      	lsls	r1, r3, #28
 800ec9e:	bf04      	itt	eq
 800eca0:	091b      	lsreq	r3, r3, #4
 800eca2:	3004      	addeq	r0, #4
 800eca4:	0799      	lsls	r1, r3, #30
 800eca6:	bf04      	itt	eq
 800eca8:	089b      	lsreq	r3, r3, #2
 800ecaa:	3002      	addeq	r0, #2
 800ecac:	07d9      	lsls	r1, r3, #31
 800ecae:	d403      	bmi.n	800ecb8 <__lo0bits+0x4e>
 800ecb0:	085b      	lsrs	r3, r3, #1
 800ecb2:	f100 0001 	add.w	r0, r0, #1
 800ecb6:	d003      	beq.n	800ecc0 <__lo0bits+0x56>
 800ecb8:	6013      	str	r3, [r2, #0]
 800ecba:	4770      	bx	lr
 800ecbc:	2000      	movs	r0, #0
 800ecbe:	4770      	bx	lr
 800ecc0:	2020      	movs	r0, #32
 800ecc2:	4770      	bx	lr

0800ecc4 <__i2b>:
 800ecc4:	b510      	push	{r4, lr}
 800ecc6:	460c      	mov	r4, r1
 800ecc8:	2101      	movs	r1, #1
 800ecca:	f7ff ff07 	bl	800eadc <_Balloc>
 800ecce:	4602      	mov	r2, r0
 800ecd0:	b928      	cbnz	r0, 800ecde <__i2b+0x1a>
 800ecd2:	4b05      	ldr	r3, [pc, #20]	@ (800ece8 <__i2b+0x24>)
 800ecd4:	4805      	ldr	r0, [pc, #20]	@ (800ecec <__i2b+0x28>)
 800ecd6:	f240 1145 	movw	r1, #325	@ 0x145
 800ecda:	f000 fca5 	bl	800f628 <__assert_func>
 800ecde:	2301      	movs	r3, #1
 800ece0:	6144      	str	r4, [r0, #20]
 800ece2:	6103      	str	r3, [r0, #16]
 800ece4:	bd10      	pop	{r4, pc}
 800ece6:	bf00      	nop
 800ece8:	0800fed1 	.word	0x0800fed1
 800ecec:	0800fee2 	.word	0x0800fee2

0800ecf0 <__multiply>:
 800ecf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecf4:	4617      	mov	r7, r2
 800ecf6:	690a      	ldr	r2, [r1, #16]
 800ecf8:	693b      	ldr	r3, [r7, #16]
 800ecfa:	429a      	cmp	r2, r3
 800ecfc:	bfa8      	it	ge
 800ecfe:	463b      	movge	r3, r7
 800ed00:	4689      	mov	r9, r1
 800ed02:	bfa4      	itt	ge
 800ed04:	460f      	movge	r7, r1
 800ed06:	4699      	movge	r9, r3
 800ed08:	693d      	ldr	r5, [r7, #16]
 800ed0a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ed0e:	68bb      	ldr	r3, [r7, #8]
 800ed10:	6879      	ldr	r1, [r7, #4]
 800ed12:	eb05 060a 	add.w	r6, r5, sl
 800ed16:	42b3      	cmp	r3, r6
 800ed18:	b085      	sub	sp, #20
 800ed1a:	bfb8      	it	lt
 800ed1c:	3101      	addlt	r1, #1
 800ed1e:	f7ff fedd 	bl	800eadc <_Balloc>
 800ed22:	b930      	cbnz	r0, 800ed32 <__multiply+0x42>
 800ed24:	4602      	mov	r2, r0
 800ed26:	4b41      	ldr	r3, [pc, #260]	@ (800ee2c <__multiply+0x13c>)
 800ed28:	4841      	ldr	r0, [pc, #260]	@ (800ee30 <__multiply+0x140>)
 800ed2a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ed2e:	f000 fc7b 	bl	800f628 <__assert_func>
 800ed32:	f100 0414 	add.w	r4, r0, #20
 800ed36:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ed3a:	4623      	mov	r3, r4
 800ed3c:	2200      	movs	r2, #0
 800ed3e:	4573      	cmp	r3, lr
 800ed40:	d320      	bcc.n	800ed84 <__multiply+0x94>
 800ed42:	f107 0814 	add.w	r8, r7, #20
 800ed46:	f109 0114 	add.w	r1, r9, #20
 800ed4a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ed4e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ed52:	9302      	str	r3, [sp, #8]
 800ed54:	1beb      	subs	r3, r5, r7
 800ed56:	3b15      	subs	r3, #21
 800ed58:	f023 0303 	bic.w	r3, r3, #3
 800ed5c:	3304      	adds	r3, #4
 800ed5e:	3715      	adds	r7, #21
 800ed60:	42bd      	cmp	r5, r7
 800ed62:	bf38      	it	cc
 800ed64:	2304      	movcc	r3, #4
 800ed66:	9301      	str	r3, [sp, #4]
 800ed68:	9b02      	ldr	r3, [sp, #8]
 800ed6a:	9103      	str	r1, [sp, #12]
 800ed6c:	428b      	cmp	r3, r1
 800ed6e:	d80c      	bhi.n	800ed8a <__multiply+0x9a>
 800ed70:	2e00      	cmp	r6, #0
 800ed72:	dd03      	ble.n	800ed7c <__multiply+0x8c>
 800ed74:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d055      	beq.n	800ee28 <__multiply+0x138>
 800ed7c:	6106      	str	r6, [r0, #16]
 800ed7e:	b005      	add	sp, #20
 800ed80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed84:	f843 2b04 	str.w	r2, [r3], #4
 800ed88:	e7d9      	b.n	800ed3e <__multiply+0x4e>
 800ed8a:	f8b1 a000 	ldrh.w	sl, [r1]
 800ed8e:	f1ba 0f00 	cmp.w	sl, #0
 800ed92:	d01f      	beq.n	800edd4 <__multiply+0xe4>
 800ed94:	46c4      	mov	ip, r8
 800ed96:	46a1      	mov	r9, r4
 800ed98:	2700      	movs	r7, #0
 800ed9a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ed9e:	f8d9 3000 	ldr.w	r3, [r9]
 800eda2:	fa1f fb82 	uxth.w	fp, r2
 800eda6:	b29b      	uxth	r3, r3
 800eda8:	fb0a 330b 	mla	r3, sl, fp, r3
 800edac:	443b      	add	r3, r7
 800edae:	f8d9 7000 	ldr.w	r7, [r9]
 800edb2:	0c12      	lsrs	r2, r2, #16
 800edb4:	0c3f      	lsrs	r7, r7, #16
 800edb6:	fb0a 7202 	mla	r2, sl, r2, r7
 800edba:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800edbe:	b29b      	uxth	r3, r3
 800edc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800edc4:	4565      	cmp	r5, ip
 800edc6:	f849 3b04 	str.w	r3, [r9], #4
 800edca:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800edce:	d8e4      	bhi.n	800ed9a <__multiply+0xaa>
 800edd0:	9b01      	ldr	r3, [sp, #4]
 800edd2:	50e7      	str	r7, [r4, r3]
 800edd4:	9b03      	ldr	r3, [sp, #12]
 800edd6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800edda:	3104      	adds	r1, #4
 800eddc:	f1b9 0f00 	cmp.w	r9, #0
 800ede0:	d020      	beq.n	800ee24 <__multiply+0x134>
 800ede2:	6823      	ldr	r3, [r4, #0]
 800ede4:	4647      	mov	r7, r8
 800ede6:	46a4      	mov	ip, r4
 800ede8:	f04f 0a00 	mov.w	sl, #0
 800edec:	f8b7 b000 	ldrh.w	fp, [r7]
 800edf0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800edf4:	fb09 220b 	mla	r2, r9, fp, r2
 800edf8:	4452      	add	r2, sl
 800edfa:	b29b      	uxth	r3, r3
 800edfc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ee00:	f84c 3b04 	str.w	r3, [ip], #4
 800ee04:	f857 3b04 	ldr.w	r3, [r7], #4
 800ee08:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ee0c:	f8bc 3000 	ldrh.w	r3, [ip]
 800ee10:	fb09 330a 	mla	r3, r9, sl, r3
 800ee14:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ee18:	42bd      	cmp	r5, r7
 800ee1a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ee1e:	d8e5      	bhi.n	800edec <__multiply+0xfc>
 800ee20:	9a01      	ldr	r2, [sp, #4]
 800ee22:	50a3      	str	r3, [r4, r2]
 800ee24:	3404      	adds	r4, #4
 800ee26:	e79f      	b.n	800ed68 <__multiply+0x78>
 800ee28:	3e01      	subs	r6, #1
 800ee2a:	e7a1      	b.n	800ed70 <__multiply+0x80>
 800ee2c:	0800fed1 	.word	0x0800fed1
 800ee30:	0800fee2 	.word	0x0800fee2

0800ee34 <__pow5mult>:
 800ee34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee38:	4615      	mov	r5, r2
 800ee3a:	f012 0203 	ands.w	r2, r2, #3
 800ee3e:	4607      	mov	r7, r0
 800ee40:	460e      	mov	r6, r1
 800ee42:	d007      	beq.n	800ee54 <__pow5mult+0x20>
 800ee44:	4c25      	ldr	r4, [pc, #148]	@ (800eedc <__pow5mult+0xa8>)
 800ee46:	3a01      	subs	r2, #1
 800ee48:	2300      	movs	r3, #0
 800ee4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ee4e:	f7ff fea7 	bl	800eba0 <__multadd>
 800ee52:	4606      	mov	r6, r0
 800ee54:	10ad      	asrs	r5, r5, #2
 800ee56:	d03d      	beq.n	800eed4 <__pow5mult+0xa0>
 800ee58:	69fc      	ldr	r4, [r7, #28]
 800ee5a:	b97c      	cbnz	r4, 800ee7c <__pow5mult+0x48>
 800ee5c:	2010      	movs	r0, #16
 800ee5e:	f7fe f849 	bl	800cef4 <malloc>
 800ee62:	4602      	mov	r2, r0
 800ee64:	61f8      	str	r0, [r7, #28]
 800ee66:	b928      	cbnz	r0, 800ee74 <__pow5mult+0x40>
 800ee68:	4b1d      	ldr	r3, [pc, #116]	@ (800eee0 <__pow5mult+0xac>)
 800ee6a:	481e      	ldr	r0, [pc, #120]	@ (800eee4 <__pow5mult+0xb0>)
 800ee6c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ee70:	f000 fbda 	bl	800f628 <__assert_func>
 800ee74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ee78:	6004      	str	r4, [r0, #0]
 800ee7a:	60c4      	str	r4, [r0, #12]
 800ee7c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ee80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ee84:	b94c      	cbnz	r4, 800ee9a <__pow5mult+0x66>
 800ee86:	f240 2171 	movw	r1, #625	@ 0x271
 800ee8a:	4638      	mov	r0, r7
 800ee8c:	f7ff ff1a 	bl	800ecc4 <__i2b>
 800ee90:	2300      	movs	r3, #0
 800ee92:	f8c8 0008 	str.w	r0, [r8, #8]
 800ee96:	4604      	mov	r4, r0
 800ee98:	6003      	str	r3, [r0, #0]
 800ee9a:	f04f 0900 	mov.w	r9, #0
 800ee9e:	07eb      	lsls	r3, r5, #31
 800eea0:	d50a      	bpl.n	800eeb8 <__pow5mult+0x84>
 800eea2:	4631      	mov	r1, r6
 800eea4:	4622      	mov	r2, r4
 800eea6:	4638      	mov	r0, r7
 800eea8:	f7ff ff22 	bl	800ecf0 <__multiply>
 800eeac:	4631      	mov	r1, r6
 800eeae:	4680      	mov	r8, r0
 800eeb0:	4638      	mov	r0, r7
 800eeb2:	f7ff fe53 	bl	800eb5c <_Bfree>
 800eeb6:	4646      	mov	r6, r8
 800eeb8:	106d      	asrs	r5, r5, #1
 800eeba:	d00b      	beq.n	800eed4 <__pow5mult+0xa0>
 800eebc:	6820      	ldr	r0, [r4, #0]
 800eebe:	b938      	cbnz	r0, 800eed0 <__pow5mult+0x9c>
 800eec0:	4622      	mov	r2, r4
 800eec2:	4621      	mov	r1, r4
 800eec4:	4638      	mov	r0, r7
 800eec6:	f7ff ff13 	bl	800ecf0 <__multiply>
 800eeca:	6020      	str	r0, [r4, #0]
 800eecc:	f8c0 9000 	str.w	r9, [r0]
 800eed0:	4604      	mov	r4, r0
 800eed2:	e7e4      	b.n	800ee9e <__pow5mult+0x6a>
 800eed4:	4630      	mov	r0, r6
 800eed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eeda:	bf00      	nop
 800eedc:	0800ff94 	.word	0x0800ff94
 800eee0:	0800fe62 	.word	0x0800fe62
 800eee4:	0800fee2 	.word	0x0800fee2

0800eee8 <__lshift>:
 800eee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eeec:	460c      	mov	r4, r1
 800eeee:	6849      	ldr	r1, [r1, #4]
 800eef0:	6923      	ldr	r3, [r4, #16]
 800eef2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800eef6:	68a3      	ldr	r3, [r4, #8]
 800eef8:	4607      	mov	r7, r0
 800eefa:	4691      	mov	r9, r2
 800eefc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ef00:	f108 0601 	add.w	r6, r8, #1
 800ef04:	42b3      	cmp	r3, r6
 800ef06:	db0b      	blt.n	800ef20 <__lshift+0x38>
 800ef08:	4638      	mov	r0, r7
 800ef0a:	f7ff fde7 	bl	800eadc <_Balloc>
 800ef0e:	4605      	mov	r5, r0
 800ef10:	b948      	cbnz	r0, 800ef26 <__lshift+0x3e>
 800ef12:	4602      	mov	r2, r0
 800ef14:	4b28      	ldr	r3, [pc, #160]	@ (800efb8 <__lshift+0xd0>)
 800ef16:	4829      	ldr	r0, [pc, #164]	@ (800efbc <__lshift+0xd4>)
 800ef18:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ef1c:	f000 fb84 	bl	800f628 <__assert_func>
 800ef20:	3101      	adds	r1, #1
 800ef22:	005b      	lsls	r3, r3, #1
 800ef24:	e7ee      	b.n	800ef04 <__lshift+0x1c>
 800ef26:	2300      	movs	r3, #0
 800ef28:	f100 0114 	add.w	r1, r0, #20
 800ef2c:	f100 0210 	add.w	r2, r0, #16
 800ef30:	4618      	mov	r0, r3
 800ef32:	4553      	cmp	r3, sl
 800ef34:	db33      	blt.n	800ef9e <__lshift+0xb6>
 800ef36:	6920      	ldr	r0, [r4, #16]
 800ef38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ef3c:	f104 0314 	add.w	r3, r4, #20
 800ef40:	f019 091f 	ands.w	r9, r9, #31
 800ef44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ef48:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ef4c:	d02b      	beq.n	800efa6 <__lshift+0xbe>
 800ef4e:	f1c9 0e20 	rsb	lr, r9, #32
 800ef52:	468a      	mov	sl, r1
 800ef54:	2200      	movs	r2, #0
 800ef56:	6818      	ldr	r0, [r3, #0]
 800ef58:	fa00 f009 	lsl.w	r0, r0, r9
 800ef5c:	4310      	orrs	r0, r2
 800ef5e:	f84a 0b04 	str.w	r0, [sl], #4
 800ef62:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef66:	459c      	cmp	ip, r3
 800ef68:	fa22 f20e 	lsr.w	r2, r2, lr
 800ef6c:	d8f3      	bhi.n	800ef56 <__lshift+0x6e>
 800ef6e:	ebac 0304 	sub.w	r3, ip, r4
 800ef72:	3b15      	subs	r3, #21
 800ef74:	f023 0303 	bic.w	r3, r3, #3
 800ef78:	3304      	adds	r3, #4
 800ef7a:	f104 0015 	add.w	r0, r4, #21
 800ef7e:	4560      	cmp	r0, ip
 800ef80:	bf88      	it	hi
 800ef82:	2304      	movhi	r3, #4
 800ef84:	50ca      	str	r2, [r1, r3]
 800ef86:	b10a      	cbz	r2, 800ef8c <__lshift+0xa4>
 800ef88:	f108 0602 	add.w	r6, r8, #2
 800ef8c:	3e01      	subs	r6, #1
 800ef8e:	4638      	mov	r0, r7
 800ef90:	612e      	str	r6, [r5, #16]
 800ef92:	4621      	mov	r1, r4
 800ef94:	f7ff fde2 	bl	800eb5c <_Bfree>
 800ef98:	4628      	mov	r0, r5
 800ef9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef9e:	f842 0f04 	str.w	r0, [r2, #4]!
 800efa2:	3301      	adds	r3, #1
 800efa4:	e7c5      	b.n	800ef32 <__lshift+0x4a>
 800efa6:	3904      	subs	r1, #4
 800efa8:	f853 2b04 	ldr.w	r2, [r3], #4
 800efac:	f841 2f04 	str.w	r2, [r1, #4]!
 800efb0:	459c      	cmp	ip, r3
 800efb2:	d8f9      	bhi.n	800efa8 <__lshift+0xc0>
 800efb4:	e7ea      	b.n	800ef8c <__lshift+0xa4>
 800efb6:	bf00      	nop
 800efb8:	0800fed1 	.word	0x0800fed1
 800efbc:	0800fee2 	.word	0x0800fee2

0800efc0 <__mcmp>:
 800efc0:	690a      	ldr	r2, [r1, #16]
 800efc2:	4603      	mov	r3, r0
 800efc4:	6900      	ldr	r0, [r0, #16]
 800efc6:	1a80      	subs	r0, r0, r2
 800efc8:	b530      	push	{r4, r5, lr}
 800efca:	d10e      	bne.n	800efea <__mcmp+0x2a>
 800efcc:	3314      	adds	r3, #20
 800efce:	3114      	adds	r1, #20
 800efd0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800efd4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800efd8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800efdc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800efe0:	4295      	cmp	r5, r2
 800efe2:	d003      	beq.n	800efec <__mcmp+0x2c>
 800efe4:	d205      	bcs.n	800eff2 <__mcmp+0x32>
 800efe6:	f04f 30ff 	mov.w	r0, #4294967295
 800efea:	bd30      	pop	{r4, r5, pc}
 800efec:	42a3      	cmp	r3, r4
 800efee:	d3f3      	bcc.n	800efd8 <__mcmp+0x18>
 800eff0:	e7fb      	b.n	800efea <__mcmp+0x2a>
 800eff2:	2001      	movs	r0, #1
 800eff4:	e7f9      	b.n	800efea <__mcmp+0x2a>
	...

0800eff8 <__mdiff>:
 800eff8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800effc:	4689      	mov	r9, r1
 800effe:	4606      	mov	r6, r0
 800f000:	4611      	mov	r1, r2
 800f002:	4648      	mov	r0, r9
 800f004:	4614      	mov	r4, r2
 800f006:	f7ff ffdb 	bl	800efc0 <__mcmp>
 800f00a:	1e05      	subs	r5, r0, #0
 800f00c:	d112      	bne.n	800f034 <__mdiff+0x3c>
 800f00e:	4629      	mov	r1, r5
 800f010:	4630      	mov	r0, r6
 800f012:	f7ff fd63 	bl	800eadc <_Balloc>
 800f016:	4602      	mov	r2, r0
 800f018:	b928      	cbnz	r0, 800f026 <__mdiff+0x2e>
 800f01a:	4b3f      	ldr	r3, [pc, #252]	@ (800f118 <__mdiff+0x120>)
 800f01c:	f240 2137 	movw	r1, #567	@ 0x237
 800f020:	483e      	ldr	r0, [pc, #248]	@ (800f11c <__mdiff+0x124>)
 800f022:	f000 fb01 	bl	800f628 <__assert_func>
 800f026:	2301      	movs	r3, #1
 800f028:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f02c:	4610      	mov	r0, r2
 800f02e:	b003      	add	sp, #12
 800f030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f034:	bfbc      	itt	lt
 800f036:	464b      	movlt	r3, r9
 800f038:	46a1      	movlt	r9, r4
 800f03a:	4630      	mov	r0, r6
 800f03c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f040:	bfba      	itte	lt
 800f042:	461c      	movlt	r4, r3
 800f044:	2501      	movlt	r5, #1
 800f046:	2500      	movge	r5, #0
 800f048:	f7ff fd48 	bl	800eadc <_Balloc>
 800f04c:	4602      	mov	r2, r0
 800f04e:	b918      	cbnz	r0, 800f058 <__mdiff+0x60>
 800f050:	4b31      	ldr	r3, [pc, #196]	@ (800f118 <__mdiff+0x120>)
 800f052:	f240 2145 	movw	r1, #581	@ 0x245
 800f056:	e7e3      	b.n	800f020 <__mdiff+0x28>
 800f058:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f05c:	6926      	ldr	r6, [r4, #16]
 800f05e:	60c5      	str	r5, [r0, #12]
 800f060:	f109 0310 	add.w	r3, r9, #16
 800f064:	f109 0514 	add.w	r5, r9, #20
 800f068:	f104 0e14 	add.w	lr, r4, #20
 800f06c:	f100 0b14 	add.w	fp, r0, #20
 800f070:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f074:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f078:	9301      	str	r3, [sp, #4]
 800f07a:	46d9      	mov	r9, fp
 800f07c:	f04f 0c00 	mov.w	ip, #0
 800f080:	9b01      	ldr	r3, [sp, #4]
 800f082:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f086:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f08a:	9301      	str	r3, [sp, #4]
 800f08c:	fa1f f38a 	uxth.w	r3, sl
 800f090:	4619      	mov	r1, r3
 800f092:	b283      	uxth	r3, r0
 800f094:	1acb      	subs	r3, r1, r3
 800f096:	0c00      	lsrs	r0, r0, #16
 800f098:	4463      	add	r3, ip
 800f09a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f09e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f0a2:	b29b      	uxth	r3, r3
 800f0a4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f0a8:	4576      	cmp	r6, lr
 800f0aa:	f849 3b04 	str.w	r3, [r9], #4
 800f0ae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f0b2:	d8e5      	bhi.n	800f080 <__mdiff+0x88>
 800f0b4:	1b33      	subs	r3, r6, r4
 800f0b6:	3b15      	subs	r3, #21
 800f0b8:	f023 0303 	bic.w	r3, r3, #3
 800f0bc:	3415      	adds	r4, #21
 800f0be:	3304      	adds	r3, #4
 800f0c0:	42a6      	cmp	r6, r4
 800f0c2:	bf38      	it	cc
 800f0c4:	2304      	movcc	r3, #4
 800f0c6:	441d      	add	r5, r3
 800f0c8:	445b      	add	r3, fp
 800f0ca:	461e      	mov	r6, r3
 800f0cc:	462c      	mov	r4, r5
 800f0ce:	4544      	cmp	r4, r8
 800f0d0:	d30e      	bcc.n	800f0f0 <__mdiff+0xf8>
 800f0d2:	f108 0103 	add.w	r1, r8, #3
 800f0d6:	1b49      	subs	r1, r1, r5
 800f0d8:	f021 0103 	bic.w	r1, r1, #3
 800f0dc:	3d03      	subs	r5, #3
 800f0de:	45a8      	cmp	r8, r5
 800f0e0:	bf38      	it	cc
 800f0e2:	2100      	movcc	r1, #0
 800f0e4:	440b      	add	r3, r1
 800f0e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f0ea:	b191      	cbz	r1, 800f112 <__mdiff+0x11a>
 800f0ec:	6117      	str	r7, [r2, #16]
 800f0ee:	e79d      	b.n	800f02c <__mdiff+0x34>
 800f0f0:	f854 1b04 	ldr.w	r1, [r4], #4
 800f0f4:	46e6      	mov	lr, ip
 800f0f6:	0c08      	lsrs	r0, r1, #16
 800f0f8:	fa1c fc81 	uxtah	ip, ip, r1
 800f0fc:	4471      	add	r1, lr
 800f0fe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f102:	b289      	uxth	r1, r1
 800f104:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f108:	f846 1b04 	str.w	r1, [r6], #4
 800f10c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f110:	e7dd      	b.n	800f0ce <__mdiff+0xd6>
 800f112:	3f01      	subs	r7, #1
 800f114:	e7e7      	b.n	800f0e6 <__mdiff+0xee>
 800f116:	bf00      	nop
 800f118:	0800fed1 	.word	0x0800fed1
 800f11c:	0800fee2 	.word	0x0800fee2

0800f120 <__d2b>:
 800f120:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f124:	460f      	mov	r7, r1
 800f126:	2101      	movs	r1, #1
 800f128:	ec59 8b10 	vmov	r8, r9, d0
 800f12c:	4616      	mov	r6, r2
 800f12e:	f7ff fcd5 	bl	800eadc <_Balloc>
 800f132:	4604      	mov	r4, r0
 800f134:	b930      	cbnz	r0, 800f144 <__d2b+0x24>
 800f136:	4602      	mov	r2, r0
 800f138:	4b23      	ldr	r3, [pc, #140]	@ (800f1c8 <__d2b+0xa8>)
 800f13a:	4824      	ldr	r0, [pc, #144]	@ (800f1cc <__d2b+0xac>)
 800f13c:	f240 310f 	movw	r1, #783	@ 0x30f
 800f140:	f000 fa72 	bl	800f628 <__assert_func>
 800f144:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f148:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f14c:	b10d      	cbz	r5, 800f152 <__d2b+0x32>
 800f14e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f152:	9301      	str	r3, [sp, #4]
 800f154:	f1b8 0300 	subs.w	r3, r8, #0
 800f158:	d023      	beq.n	800f1a2 <__d2b+0x82>
 800f15a:	4668      	mov	r0, sp
 800f15c:	9300      	str	r3, [sp, #0]
 800f15e:	f7ff fd84 	bl	800ec6a <__lo0bits>
 800f162:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f166:	b1d0      	cbz	r0, 800f19e <__d2b+0x7e>
 800f168:	f1c0 0320 	rsb	r3, r0, #32
 800f16c:	fa02 f303 	lsl.w	r3, r2, r3
 800f170:	430b      	orrs	r3, r1
 800f172:	40c2      	lsrs	r2, r0
 800f174:	6163      	str	r3, [r4, #20]
 800f176:	9201      	str	r2, [sp, #4]
 800f178:	9b01      	ldr	r3, [sp, #4]
 800f17a:	61a3      	str	r3, [r4, #24]
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	bf0c      	ite	eq
 800f180:	2201      	moveq	r2, #1
 800f182:	2202      	movne	r2, #2
 800f184:	6122      	str	r2, [r4, #16]
 800f186:	b1a5      	cbz	r5, 800f1b2 <__d2b+0x92>
 800f188:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f18c:	4405      	add	r5, r0
 800f18e:	603d      	str	r5, [r7, #0]
 800f190:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f194:	6030      	str	r0, [r6, #0]
 800f196:	4620      	mov	r0, r4
 800f198:	b003      	add	sp, #12
 800f19a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f19e:	6161      	str	r1, [r4, #20]
 800f1a0:	e7ea      	b.n	800f178 <__d2b+0x58>
 800f1a2:	a801      	add	r0, sp, #4
 800f1a4:	f7ff fd61 	bl	800ec6a <__lo0bits>
 800f1a8:	9b01      	ldr	r3, [sp, #4]
 800f1aa:	6163      	str	r3, [r4, #20]
 800f1ac:	3020      	adds	r0, #32
 800f1ae:	2201      	movs	r2, #1
 800f1b0:	e7e8      	b.n	800f184 <__d2b+0x64>
 800f1b2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f1b6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f1ba:	6038      	str	r0, [r7, #0]
 800f1bc:	6918      	ldr	r0, [r3, #16]
 800f1be:	f7ff fd35 	bl	800ec2c <__hi0bits>
 800f1c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f1c6:	e7e5      	b.n	800f194 <__d2b+0x74>
 800f1c8:	0800fed1 	.word	0x0800fed1
 800f1cc:	0800fee2 	.word	0x0800fee2

0800f1d0 <__ssputs_r>:
 800f1d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f1d4:	688e      	ldr	r6, [r1, #8]
 800f1d6:	461f      	mov	r7, r3
 800f1d8:	42be      	cmp	r6, r7
 800f1da:	680b      	ldr	r3, [r1, #0]
 800f1dc:	4682      	mov	sl, r0
 800f1de:	460c      	mov	r4, r1
 800f1e0:	4690      	mov	r8, r2
 800f1e2:	d82d      	bhi.n	800f240 <__ssputs_r+0x70>
 800f1e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f1e8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f1ec:	d026      	beq.n	800f23c <__ssputs_r+0x6c>
 800f1ee:	6965      	ldr	r5, [r4, #20]
 800f1f0:	6909      	ldr	r1, [r1, #16]
 800f1f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f1f6:	eba3 0901 	sub.w	r9, r3, r1
 800f1fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f1fe:	1c7b      	adds	r3, r7, #1
 800f200:	444b      	add	r3, r9
 800f202:	106d      	asrs	r5, r5, #1
 800f204:	429d      	cmp	r5, r3
 800f206:	bf38      	it	cc
 800f208:	461d      	movcc	r5, r3
 800f20a:	0553      	lsls	r3, r2, #21
 800f20c:	d527      	bpl.n	800f25e <__ssputs_r+0x8e>
 800f20e:	4629      	mov	r1, r5
 800f210:	f7fd fea2 	bl	800cf58 <_malloc_r>
 800f214:	4606      	mov	r6, r0
 800f216:	b360      	cbz	r0, 800f272 <__ssputs_r+0xa2>
 800f218:	6921      	ldr	r1, [r4, #16]
 800f21a:	464a      	mov	r2, r9
 800f21c:	f000 f9f6 	bl	800f60c <memcpy>
 800f220:	89a3      	ldrh	r3, [r4, #12]
 800f222:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f226:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f22a:	81a3      	strh	r3, [r4, #12]
 800f22c:	6126      	str	r6, [r4, #16]
 800f22e:	6165      	str	r5, [r4, #20]
 800f230:	444e      	add	r6, r9
 800f232:	eba5 0509 	sub.w	r5, r5, r9
 800f236:	6026      	str	r6, [r4, #0]
 800f238:	60a5      	str	r5, [r4, #8]
 800f23a:	463e      	mov	r6, r7
 800f23c:	42be      	cmp	r6, r7
 800f23e:	d900      	bls.n	800f242 <__ssputs_r+0x72>
 800f240:	463e      	mov	r6, r7
 800f242:	6820      	ldr	r0, [r4, #0]
 800f244:	4632      	mov	r2, r6
 800f246:	4641      	mov	r1, r8
 800f248:	f000 f9c6 	bl	800f5d8 <memmove>
 800f24c:	68a3      	ldr	r3, [r4, #8]
 800f24e:	1b9b      	subs	r3, r3, r6
 800f250:	60a3      	str	r3, [r4, #8]
 800f252:	6823      	ldr	r3, [r4, #0]
 800f254:	4433      	add	r3, r6
 800f256:	6023      	str	r3, [r4, #0]
 800f258:	2000      	movs	r0, #0
 800f25a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f25e:	462a      	mov	r2, r5
 800f260:	f000 fa26 	bl	800f6b0 <_realloc_r>
 800f264:	4606      	mov	r6, r0
 800f266:	2800      	cmp	r0, #0
 800f268:	d1e0      	bne.n	800f22c <__ssputs_r+0x5c>
 800f26a:	6921      	ldr	r1, [r4, #16]
 800f26c:	4650      	mov	r0, sl
 800f26e:	f7ff fbeb 	bl	800ea48 <_free_r>
 800f272:	230c      	movs	r3, #12
 800f274:	f8ca 3000 	str.w	r3, [sl]
 800f278:	89a3      	ldrh	r3, [r4, #12]
 800f27a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f27e:	81a3      	strh	r3, [r4, #12]
 800f280:	f04f 30ff 	mov.w	r0, #4294967295
 800f284:	e7e9      	b.n	800f25a <__ssputs_r+0x8a>
	...

0800f288 <_svfiprintf_r>:
 800f288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f28c:	4698      	mov	r8, r3
 800f28e:	898b      	ldrh	r3, [r1, #12]
 800f290:	061b      	lsls	r3, r3, #24
 800f292:	b09d      	sub	sp, #116	@ 0x74
 800f294:	4607      	mov	r7, r0
 800f296:	460d      	mov	r5, r1
 800f298:	4614      	mov	r4, r2
 800f29a:	d510      	bpl.n	800f2be <_svfiprintf_r+0x36>
 800f29c:	690b      	ldr	r3, [r1, #16]
 800f29e:	b973      	cbnz	r3, 800f2be <_svfiprintf_r+0x36>
 800f2a0:	2140      	movs	r1, #64	@ 0x40
 800f2a2:	f7fd fe59 	bl	800cf58 <_malloc_r>
 800f2a6:	6028      	str	r0, [r5, #0]
 800f2a8:	6128      	str	r0, [r5, #16]
 800f2aa:	b930      	cbnz	r0, 800f2ba <_svfiprintf_r+0x32>
 800f2ac:	230c      	movs	r3, #12
 800f2ae:	603b      	str	r3, [r7, #0]
 800f2b0:	f04f 30ff 	mov.w	r0, #4294967295
 800f2b4:	b01d      	add	sp, #116	@ 0x74
 800f2b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2ba:	2340      	movs	r3, #64	@ 0x40
 800f2bc:	616b      	str	r3, [r5, #20]
 800f2be:	2300      	movs	r3, #0
 800f2c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800f2c2:	2320      	movs	r3, #32
 800f2c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f2c8:	f8cd 800c 	str.w	r8, [sp, #12]
 800f2cc:	2330      	movs	r3, #48	@ 0x30
 800f2ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f46c <_svfiprintf_r+0x1e4>
 800f2d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f2d6:	f04f 0901 	mov.w	r9, #1
 800f2da:	4623      	mov	r3, r4
 800f2dc:	469a      	mov	sl, r3
 800f2de:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f2e2:	b10a      	cbz	r2, 800f2e8 <_svfiprintf_r+0x60>
 800f2e4:	2a25      	cmp	r2, #37	@ 0x25
 800f2e6:	d1f9      	bne.n	800f2dc <_svfiprintf_r+0x54>
 800f2e8:	ebba 0b04 	subs.w	fp, sl, r4
 800f2ec:	d00b      	beq.n	800f306 <_svfiprintf_r+0x7e>
 800f2ee:	465b      	mov	r3, fp
 800f2f0:	4622      	mov	r2, r4
 800f2f2:	4629      	mov	r1, r5
 800f2f4:	4638      	mov	r0, r7
 800f2f6:	f7ff ff6b 	bl	800f1d0 <__ssputs_r>
 800f2fa:	3001      	adds	r0, #1
 800f2fc:	f000 80a7 	beq.w	800f44e <_svfiprintf_r+0x1c6>
 800f300:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f302:	445a      	add	r2, fp
 800f304:	9209      	str	r2, [sp, #36]	@ 0x24
 800f306:	f89a 3000 	ldrb.w	r3, [sl]
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	f000 809f 	beq.w	800f44e <_svfiprintf_r+0x1c6>
 800f310:	2300      	movs	r3, #0
 800f312:	f04f 32ff 	mov.w	r2, #4294967295
 800f316:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f31a:	f10a 0a01 	add.w	sl, sl, #1
 800f31e:	9304      	str	r3, [sp, #16]
 800f320:	9307      	str	r3, [sp, #28]
 800f322:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f326:	931a      	str	r3, [sp, #104]	@ 0x68
 800f328:	4654      	mov	r4, sl
 800f32a:	2205      	movs	r2, #5
 800f32c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f330:	484e      	ldr	r0, [pc, #312]	@ (800f46c <_svfiprintf_r+0x1e4>)
 800f332:	f7f0 ff55 	bl	80001e0 <memchr>
 800f336:	9a04      	ldr	r2, [sp, #16]
 800f338:	b9d8      	cbnz	r0, 800f372 <_svfiprintf_r+0xea>
 800f33a:	06d0      	lsls	r0, r2, #27
 800f33c:	bf44      	itt	mi
 800f33e:	2320      	movmi	r3, #32
 800f340:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f344:	0711      	lsls	r1, r2, #28
 800f346:	bf44      	itt	mi
 800f348:	232b      	movmi	r3, #43	@ 0x2b
 800f34a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f34e:	f89a 3000 	ldrb.w	r3, [sl]
 800f352:	2b2a      	cmp	r3, #42	@ 0x2a
 800f354:	d015      	beq.n	800f382 <_svfiprintf_r+0xfa>
 800f356:	9a07      	ldr	r2, [sp, #28]
 800f358:	4654      	mov	r4, sl
 800f35a:	2000      	movs	r0, #0
 800f35c:	f04f 0c0a 	mov.w	ip, #10
 800f360:	4621      	mov	r1, r4
 800f362:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f366:	3b30      	subs	r3, #48	@ 0x30
 800f368:	2b09      	cmp	r3, #9
 800f36a:	d94b      	bls.n	800f404 <_svfiprintf_r+0x17c>
 800f36c:	b1b0      	cbz	r0, 800f39c <_svfiprintf_r+0x114>
 800f36e:	9207      	str	r2, [sp, #28]
 800f370:	e014      	b.n	800f39c <_svfiprintf_r+0x114>
 800f372:	eba0 0308 	sub.w	r3, r0, r8
 800f376:	fa09 f303 	lsl.w	r3, r9, r3
 800f37a:	4313      	orrs	r3, r2
 800f37c:	9304      	str	r3, [sp, #16]
 800f37e:	46a2      	mov	sl, r4
 800f380:	e7d2      	b.n	800f328 <_svfiprintf_r+0xa0>
 800f382:	9b03      	ldr	r3, [sp, #12]
 800f384:	1d19      	adds	r1, r3, #4
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	9103      	str	r1, [sp, #12]
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	bfbb      	ittet	lt
 800f38e:	425b      	neglt	r3, r3
 800f390:	f042 0202 	orrlt.w	r2, r2, #2
 800f394:	9307      	strge	r3, [sp, #28]
 800f396:	9307      	strlt	r3, [sp, #28]
 800f398:	bfb8      	it	lt
 800f39a:	9204      	strlt	r2, [sp, #16]
 800f39c:	7823      	ldrb	r3, [r4, #0]
 800f39e:	2b2e      	cmp	r3, #46	@ 0x2e
 800f3a0:	d10a      	bne.n	800f3b8 <_svfiprintf_r+0x130>
 800f3a2:	7863      	ldrb	r3, [r4, #1]
 800f3a4:	2b2a      	cmp	r3, #42	@ 0x2a
 800f3a6:	d132      	bne.n	800f40e <_svfiprintf_r+0x186>
 800f3a8:	9b03      	ldr	r3, [sp, #12]
 800f3aa:	1d1a      	adds	r2, r3, #4
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	9203      	str	r2, [sp, #12]
 800f3b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f3b4:	3402      	adds	r4, #2
 800f3b6:	9305      	str	r3, [sp, #20]
 800f3b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f47c <_svfiprintf_r+0x1f4>
 800f3bc:	7821      	ldrb	r1, [r4, #0]
 800f3be:	2203      	movs	r2, #3
 800f3c0:	4650      	mov	r0, sl
 800f3c2:	f7f0 ff0d 	bl	80001e0 <memchr>
 800f3c6:	b138      	cbz	r0, 800f3d8 <_svfiprintf_r+0x150>
 800f3c8:	9b04      	ldr	r3, [sp, #16]
 800f3ca:	eba0 000a 	sub.w	r0, r0, sl
 800f3ce:	2240      	movs	r2, #64	@ 0x40
 800f3d0:	4082      	lsls	r2, r0
 800f3d2:	4313      	orrs	r3, r2
 800f3d4:	3401      	adds	r4, #1
 800f3d6:	9304      	str	r3, [sp, #16]
 800f3d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f3dc:	4824      	ldr	r0, [pc, #144]	@ (800f470 <_svfiprintf_r+0x1e8>)
 800f3de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f3e2:	2206      	movs	r2, #6
 800f3e4:	f7f0 fefc 	bl	80001e0 <memchr>
 800f3e8:	2800      	cmp	r0, #0
 800f3ea:	d036      	beq.n	800f45a <_svfiprintf_r+0x1d2>
 800f3ec:	4b21      	ldr	r3, [pc, #132]	@ (800f474 <_svfiprintf_r+0x1ec>)
 800f3ee:	bb1b      	cbnz	r3, 800f438 <_svfiprintf_r+0x1b0>
 800f3f0:	9b03      	ldr	r3, [sp, #12]
 800f3f2:	3307      	adds	r3, #7
 800f3f4:	f023 0307 	bic.w	r3, r3, #7
 800f3f8:	3308      	adds	r3, #8
 800f3fa:	9303      	str	r3, [sp, #12]
 800f3fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3fe:	4433      	add	r3, r6
 800f400:	9309      	str	r3, [sp, #36]	@ 0x24
 800f402:	e76a      	b.n	800f2da <_svfiprintf_r+0x52>
 800f404:	fb0c 3202 	mla	r2, ip, r2, r3
 800f408:	460c      	mov	r4, r1
 800f40a:	2001      	movs	r0, #1
 800f40c:	e7a8      	b.n	800f360 <_svfiprintf_r+0xd8>
 800f40e:	2300      	movs	r3, #0
 800f410:	3401      	adds	r4, #1
 800f412:	9305      	str	r3, [sp, #20]
 800f414:	4619      	mov	r1, r3
 800f416:	f04f 0c0a 	mov.w	ip, #10
 800f41a:	4620      	mov	r0, r4
 800f41c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f420:	3a30      	subs	r2, #48	@ 0x30
 800f422:	2a09      	cmp	r2, #9
 800f424:	d903      	bls.n	800f42e <_svfiprintf_r+0x1a6>
 800f426:	2b00      	cmp	r3, #0
 800f428:	d0c6      	beq.n	800f3b8 <_svfiprintf_r+0x130>
 800f42a:	9105      	str	r1, [sp, #20]
 800f42c:	e7c4      	b.n	800f3b8 <_svfiprintf_r+0x130>
 800f42e:	fb0c 2101 	mla	r1, ip, r1, r2
 800f432:	4604      	mov	r4, r0
 800f434:	2301      	movs	r3, #1
 800f436:	e7f0      	b.n	800f41a <_svfiprintf_r+0x192>
 800f438:	ab03      	add	r3, sp, #12
 800f43a:	9300      	str	r3, [sp, #0]
 800f43c:	462a      	mov	r2, r5
 800f43e:	4b0e      	ldr	r3, [pc, #56]	@ (800f478 <_svfiprintf_r+0x1f0>)
 800f440:	a904      	add	r1, sp, #16
 800f442:	4638      	mov	r0, r7
 800f444:	f7fd ff38 	bl	800d2b8 <_printf_float>
 800f448:	1c42      	adds	r2, r0, #1
 800f44a:	4606      	mov	r6, r0
 800f44c:	d1d6      	bne.n	800f3fc <_svfiprintf_r+0x174>
 800f44e:	89ab      	ldrh	r3, [r5, #12]
 800f450:	065b      	lsls	r3, r3, #25
 800f452:	f53f af2d 	bmi.w	800f2b0 <_svfiprintf_r+0x28>
 800f456:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f458:	e72c      	b.n	800f2b4 <_svfiprintf_r+0x2c>
 800f45a:	ab03      	add	r3, sp, #12
 800f45c:	9300      	str	r3, [sp, #0]
 800f45e:	462a      	mov	r2, r5
 800f460:	4b05      	ldr	r3, [pc, #20]	@ (800f478 <_svfiprintf_r+0x1f0>)
 800f462:	a904      	add	r1, sp, #16
 800f464:	4638      	mov	r0, r7
 800f466:	f7fe f9bf 	bl	800d7e8 <_printf_i>
 800f46a:	e7ed      	b.n	800f448 <_svfiprintf_r+0x1c0>
 800f46c:	0800ff3b 	.word	0x0800ff3b
 800f470:	0800ff45 	.word	0x0800ff45
 800f474:	0800d2b9 	.word	0x0800d2b9
 800f478:	0800f1d1 	.word	0x0800f1d1
 800f47c:	0800ff41 	.word	0x0800ff41

0800f480 <__sflush_r>:
 800f480:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f488:	0716      	lsls	r6, r2, #28
 800f48a:	4605      	mov	r5, r0
 800f48c:	460c      	mov	r4, r1
 800f48e:	d454      	bmi.n	800f53a <__sflush_r+0xba>
 800f490:	684b      	ldr	r3, [r1, #4]
 800f492:	2b00      	cmp	r3, #0
 800f494:	dc02      	bgt.n	800f49c <__sflush_r+0x1c>
 800f496:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f498:	2b00      	cmp	r3, #0
 800f49a:	dd48      	ble.n	800f52e <__sflush_r+0xae>
 800f49c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f49e:	2e00      	cmp	r6, #0
 800f4a0:	d045      	beq.n	800f52e <__sflush_r+0xae>
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f4a8:	682f      	ldr	r7, [r5, #0]
 800f4aa:	6a21      	ldr	r1, [r4, #32]
 800f4ac:	602b      	str	r3, [r5, #0]
 800f4ae:	d030      	beq.n	800f512 <__sflush_r+0x92>
 800f4b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f4b2:	89a3      	ldrh	r3, [r4, #12]
 800f4b4:	0759      	lsls	r1, r3, #29
 800f4b6:	d505      	bpl.n	800f4c4 <__sflush_r+0x44>
 800f4b8:	6863      	ldr	r3, [r4, #4]
 800f4ba:	1ad2      	subs	r2, r2, r3
 800f4bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f4be:	b10b      	cbz	r3, 800f4c4 <__sflush_r+0x44>
 800f4c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f4c2:	1ad2      	subs	r2, r2, r3
 800f4c4:	2300      	movs	r3, #0
 800f4c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f4c8:	6a21      	ldr	r1, [r4, #32]
 800f4ca:	4628      	mov	r0, r5
 800f4cc:	47b0      	blx	r6
 800f4ce:	1c43      	adds	r3, r0, #1
 800f4d0:	89a3      	ldrh	r3, [r4, #12]
 800f4d2:	d106      	bne.n	800f4e2 <__sflush_r+0x62>
 800f4d4:	6829      	ldr	r1, [r5, #0]
 800f4d6:	291d      	cmp	r1, #29
 800f4d8:	d82b      	bhi.n	800f532 <__sflush_r+0xb2>
 800f4da:	4a2a      	ldr	r2, [pc, #168]	@ (800f584 <__sflush_r+0x104>)
 800f4dc:	40ca      	lsrs	r2, r1
 800f4de:	07d6      	lsls	r6, r2, #31
 800f4e0:	d527      	bpl.n	800f532 <__sflush_r+0xb2>
 800f4e2:	2200      	movs	r2, #0
 800f4e4:	6062      	str	r2, [r4, #4]
 800f4e6:	04d9      	lsls	r1, r3, #19
 800f4e8:	6922      	ldr	r2, [r4, #16]
 800f4ea:	6022      	str	r2, [r4, #0]
 800f4ec:	d504      	bpl.n	800f4f8 <__sflush_r+0x78>
 800f4ee:	1c42      	adds	r2, r0, #1
 800f4f0:	d101      	bne.n	800f4f6 <__sflush_r+0x76>
 800f4f2:	682b      	ldr	r3, [r5, #0]
 800f4f4:	b903      	cbnz	r3, 800f4f8 <__sflush_r+0x78>
 800f4f6:	6560      	str	r0, [r4, #84]	@ 0x54
 800f4f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f4fa:	602f      	str	r7, [r5, #0]
 800f4fc:	b1b9      	cbz	r1, 800f52e <__sflush_r+0xae>
 800f4fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f502:	4299      	cmp	r1, r3
 800f504:	d002      	beq.n	800f50c <__sflush_r+0x8c>
 800f506:	4628      	mov	r0, r5
 800f508:	f7ff fa9e 	bl	800ea48 <_free_r>
 800f50c:	2300      	movs	r3, #0
 800f50e:	6363      	str	r3, [r4, #52]	@ 0x34
 800f510:	e00d      	b.n	800f52e <__sflush_r+0xae>
 800f512:	2301      	movs	r3, #1
 800f514:	4628      	mov	r0, r5
 800f516:	47b0      	blx	r6
 800f518:	4602      	mov	r2, r0
 800f51a:	1c50      	adds	r0, r2, #1
 800f51c:	d1c9      	bne.n	800f4b2 <__sflush_r+0x32>
 800f51e:	682b      	ldr	r3, [r5, #0]
 800f520:	2b00      	cmp	r3, #0
 800f522:	d0c6      	beq.n	800f4b2 <__sflush_r+0x32>
 800f524:	2b1d      	cmp	r3, #29
 800f526:	d001      	beq.n	800f52c <__sflush_r+0xac>
 800f528:	2b16      	cmp	r3, #22
 800f52a:	d11e      	bne.n	800f56a <__sflush_r+0xea>
 800f52c:	602f      	str	r7, [r5, #0]
 800f52e:	2000      	movs	r0, #0
 800f530:	e022      	b.n	800f578 <__sflush_r+0xf8>
 800f532:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f536:	b21b      	sxth	r3, r3
 800f538:	e01b      	b.n	800f572 <__sflush_r+0xf2>
 800f53a:	690f      	ldr	r7, [r1, #16]
 800f53c:	2f00      	cmp	r7, #0
 800f53e:	d0f6      	beq.n	800f52e <__sflush_r+0xae>
 800f540:	0793      	lsls	r3, r2, #30
 800f542:	680e      	ldr	r6, [r1, #0]
 800f544:	bf08      	it	eq
 800f546:	694b      	ldreq	r3, [r1, #20]
 800f548:	600f      	str	r7, [r1, #0]
 800f54a:	bf18      	it	ne
 800f54c:	2300      	movne	r3, #0
 800f54e:	eba6 0807 	sub.w	r8, r6, r7
 800f552:	608b      	str	r3, [r1, #8]
 800f554:	f1b8 0f00 	cmp.w	r8, #0
 800f558:	dde9      	ble.n	800f52e <__sflush_r+0xae>
 800f55a:	6a21      	ldr	r1, [r4, #32]
 800f55c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f55e:	4643      	mov	r3, r8
 800f560:	463a      	mov	r2, r7
 800f562:	4628      	mov	r0, r5
 800f564:	47b0      	blx	r6
 800f566:	2800      	cmp	r0, #0
 800f568:	dc08      	bgt.n	800f57c <__sflush_r+0xfc>
 800f56a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f56e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f572:	81a3      	strh	r3, [r4, #12]
 800f574:	f04f 30ff 	mov.w	r0, #4294967295
 800f578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f57c:	4407      	add	r7, r0
 800f57e:	eba8 0800 	sub.w	r8, r8, r0
 800f582:	e7e7      	b.n	800f554 <__sflush_r+0xd4>
 800f584:	20400001 	.word	0x20400001

0800f588 <_fflush_r>:
 800f588:	b538      	push	{r3, r4, r5, lr}
 800f58a:	690b      	ldr	r3, [r1, #16]
 800f58c:	4605      	mov	r5, r0
 800f58e:	460c      	mov	r4, r1
 800f590:	b913      	cbnz	r3, 800f598 <_fflush_r+0x10>
 800f592:	2500      	movs	r5, #0
 800f594:	4628      	mov	r0, r5
 800f596:	bd38      	pop	{r3, r4, r5, pc}
 800f598:	b118      	cbz	r0, 800f5a2 <_fflush_r+0x1a>
 800f59a:	6a03      	ldr	r3, [r0, #32]
 800f59c:	b90b      	cbnz	r3, 800f5a2 <_fflush_r+0x1a>
 800f59e:	f7fe facd 	bl	800db3c <__sinit>
 800f5a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d0f3      	beq.n	800f592 <_fflush_r+0xa>
 800f5aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f5ac:	07d0      	lsls	r0, r2, #31
 800f5ae:	d404      	bmi.n	800f5ba <_fflush_r+0x32>
 800f5b0:	0599      	lsls	r1, r3, #22
 800f5b2:	d402      	bmi.n	800f5ba <_fflush_r+0x32>
 800f5b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f5b6:	f7fe fbea 	bl	800dd8e <__retarget_lock_acquire_recursive>
 800f5ba:	4628      	mov	r0, r5
 800f5bc:	4621      	mov	r1, r4
 800f5be:	f7ff ff5f 	bl	800f480 <__sflush_r>
 800f5c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f5c4:	07da      	lsls	r2, r3, #31
 800f5c6:	4605      	mov	r5, r0
 800f5c8:	d4e4      	bmi.n	800f594 <_fflush_r+0xc>
 800f5ca:	89a3      	ldrh	r3, [r4, #12]
 800f5cc:	059b      	lsls	r3, r3, #22
 800f5ce:	d4e1      	bmi.n	800f594 <_fflush_r+0xc>
 800f5d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f5d2:	f7fe fbdd 	bl	800dd90 <__retarget_lock_release_recursive>
 800f5d6:	e7dd      	b.n	800f594 <_fflush_r+0xc>

0800f5d8 <memmove>:
 800f5d8:	4288      	cmp	r0, r1
 800f5da:	b510      	push	{r4, lr}
 800f5dc:	eb01 0402 	add.w	r4, r1, r2
 800f5e0:	d902      	bls.n	800f5e8 <memmove+0x10>
 800f5e2:	4284      	cmp	r4, r0
 800f5e4:	4623      	mov	r3, r4
 800f5e6:	d807      	bhi.n	800f5f8 <memmove+0x20>
 800f5e8:	1e43      	subs	r3, r0, #1
 800f5ea:	42a1      	cmp	r1, r4
 800f5ec:	d008      	beq.n	800f600 <memmove+0x28>
 800f5ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f5f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f5f6:	e7f8      	b.n	800f5ea <memmove+0x12>
 800f5f8:	4402      	add	r2, r0
 800f5fa:	4601      	mov	r1, r0
 800f5fc:	428a      	cmp	r2, r1
 800f5fe:	d100      	bne.n	800f602 <memmove+0x2a>
 800f600:	bd10      	pop	{r4, pc}
 800f602:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f606:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f60a:	e7f7      	b.n	800f5fc <memmove+0x24>

0800f60c <memcpy>:
 800f60c:	440a      	add	r2, r1
 800f60e:	4291      	cmp	r1, r2
 800f610:	f100 33ff 	add.w	r3, r0, #4294967295
 800f614:	d100      	bne.n	800f618 <memcpy+0xc>
 800f616:	4770      	bx	lr
 800f618:	b510      	push	{r4, lr}
 800f61a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f61e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f622:	4291      	cmp	r1, r2
 800f624:	d1f9      	bne.n	800f61a <memcpy+0xe>
 800f626:	bd10      	pop	{r4, pc}

0800f628 <__assert_func>:
 800f628:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f62a:	4614      	mov	r4, r2
 800f62c:	461a      	mov	r2, r3
 800f62e:	4b09      	ldr	r3, [pc, #36]	@ (800f654 <__assert_func+0x2c>)
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	4605      	mov	r5, r0
 800f634:	68d8      	ldr	r0, [r3, #12]
 800f636:	b14c      	cbz	r4, 800f64c <__assert_func+0x24>
 800f638:	4b07      	ldr	r3, [pc, #28]	@ (800f658 <__assert_func+0x30>)
 800f63a:	9100      	str	r1, [sp, #0]
 800f63c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f640:	4906      	ldr	r1, [pc, #24]	@ (800f65c <__assert_func+0x34>)
 800f642:	462b      	mov	r3, r5
 800f644:	f000 f870 	bl	800f728 <fiprintf>
 800f648:	f000 f880 	bl	800f74c <abort>
 800f64c:	4b04      	ldr	r3, [pc, #16]	@ (800f660 <__assert_func+0x38>)
 800f64e:	461c      	mov	r4, r3
 800f650:	e7f3      	b.n	800f63a <__assert_func+0x12>
 800f652:	bf00      	nop
 800f654:	20000038 	.word	0x20000038
 800f658:	0800ff56 	.word	0x0800ff56
 800f65c:	0800ff63 	.word	0x0800ff63
 800f660:	0800ff91 	.word	0x0800ff91

0800f664 <_calloc_r>:
 800f664:	b570      	push	{r4, r5, r6, lr}
 800f666:	fba1 5402 	umull	r5, r4, r1, r2
 800f66a:	b934      	cbnz	r4, 800f67a <_calloc_r+0x16>
 800f66c:	4629      	mov	r1, r5
 800f66e:	f7fd fc73 	bl	800cf58 <_malloc_r>
 800f672:	4606      	mov	r6, r0
 800f674:	b928      	cbnz	r0, 800f682 <_calloc_r+0x1e>
 800f676:	4630      	mov	r0, r6
 800f678:	bd70      	pop	{r4, r5, r6, pc}
 800f67a:	220c      	movs	r2, #12
 800f67c:	6002      	str	r2, [r0, #0]
 800f67e:	2600      	movs	r6, #0
 800f680:	e7f9      	b.n	800f676 <_calloc_r+0x12>
 800f682:	462a      	mov	r2, r5
 800f684:	4621      	mov	r1, r4
 800f686:	f7fe faf4 	bl	800dc72 <memset>
 800f68a:	e7f4      	b.n	800f676 <_calloc_r+0x12>

0800f68c <__ascii_mbtowc>:
 800f68c:	b082      	sub	sp, #8
 800f68e:	b901      	cbnz	r1, 800f692 <__ascii_mbtowc+0x6>
 800f690:	a901      	add	r1, sp, #4
 800f692:	b142      	cbz	r2, 800f6a6 <__ascii_mbtowc+0x1a>
 800f694:	b14b      	cbz	r3, 800f6aa <__ascii_mbtowc+0x1e>
 800f696:	7813      	ldrb	r3, [r2, #0]
 800f698:	600b      	str	r3, [r1, #0]
 800f69a:	7812      	ldrb	r2, [r2, #0]
 800f69c:	1e10      	subs	r0, r2, #0
 800f69e:	bf18      	it	ne
 800f6a0:	2001      	movne	r0, #1
 800f6a2:	b002      	add	sp, #8
 800f6a4:	4770      	bx	lr
 800f6a6:	4610      	mov	r0, r2
 800f6a8:	e7fb      	b.n	800f6a2 <__ascii_mbtowc+0x16>
 800f6aa:	f06f 0001 	mvn.w	r0, #1
 800f6ae:	e7f8      	b.n	800f6a2 <__ascii_mbtowc+0x16>

0800f6b0 <_realloc_r>:
 800f6b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6b4:	4607      	mov	r7, r0
 800f6b6:	4614      	mov	r4, r2
 800f6b8:	460d      	mov	r5, r1
 800f6ba:	b921      	cbnz	r1, 800f6c6 <_realloc_r+0x16>
 800f6bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f6c0:	4611      	mov	r1, r2
 800f6c2:	f7fd bc49 	b.w	800cf58 <_malloc_r>
 800f6c6:	b92a      	cbnz	r2, 800f6d4 <_realloc_r+0x24>
 800f6c8:	f7ff f9be 	bl	800ea48 <_free_r>
 800f6cc:	4625      	mov	r5, r4
 800f6ce:	4628      	mov	r0, r5
 800f6d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6d4:	f000 f841 	bl	800f75a <_malloc_usable_size_r>
 800f6d8:	4284      	cmp	r4, r0
 800f6da:	4606      	mov	r6, r0
 800f6dc:	d802      	bhi.n	800f6e4 <_realloc_r+0x34>
 800f6de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f6e2:	d8f4      	bhi.n	800f6ce <_realloc_r+0x1e>
 800f6e4:	4621      	mov	r1, r4
 800f6e6:	4638      	mov	r0, r7
 800f6e8:	f7fd fc36 	bl	800cf58 <_malloc_r>
 800f6ec:	4680      	mov	r8, r0
 800f6ee:	b908      	cbnz	r0, 800f6f4 <_realloc_r+0x44>
 800f6f0:	4645      	mov	r5, r8
 800f6f2:	e7ec      	b.n	800f6ce <_realloc_r+0x1e>
 800f6f4:	42b4      	cmp	r4, r6
 800f6f6:	4622      	mov	r2, r4
 800f6f8:	4629      	mov	r1, r5
 800f6fa:	bf28      	it	cs
 800f6fc:	4632      	movcs	r2, r6
 800f6fe:	f7ff ff85 	bl	800f60c <memcpy>
 800f702:	4629      	mov	r1, r5
 800f704:	4638      	mov	r0, r7
 800f706:	f7ff f99f 	bl	800ea48 <_free_r>
 800f70a:	e7f1      	b.n	800f6f0 <_realloc_r+0x40>

0800f70c <__ascii_wctomb>:
 800f70c:	4603      	mov	r3, r0
 800f70e:	4608      	mov	r0, r1
 800f710:	b141      	cbz	r1, 800f724 <__ascii_wctomb+0x18>
 800f712:	2aff      	cmp	r2, #255	@ 0xff
 800f714:	d904      	bls.n	800f720 <__ascii_wctomb+0x14>
 800f716:	228a      	movs	r2, #138	@ 0x8a
 800f718:	601a      	str	r2, [r3, #0]
 800f71a:	f04f 30ff 	mov.w	r0, #4294967295
 800f71e:	4770      	bx	lr
 800f720:	700a      	strb	r2, [r1, #0]
 800f722:	2001      	movs	r0, #1
 800f724:	4770      	bx	lr
	...

0800f728 <fiprintf>:
 800f728:	b40e      	push	{r1, r2, r3}
 800f72a:	b503      	push	{r0, r1, lr}
 800f72c:	4601      	mov	r1, r0
 800f72e:	ab03      	add	r3, sp, #12
 800f730:	4805      	ldr	r0, [pc, #20]	@ (800f748 <fiprintf+0x20>)
 800f732:	f853 2b04 	ldr.w	r2, [r3], #4
 800f736:	6800      	ldr	r0, [r0, #0]
 800f738:	9301      	str	r3, [sp, #4]
 800f73a:	f000 f83f 	bl	800f7bc <_vfiprintf_r>
 800f73e:	b002      	add	sp, #8
 800f740:	f85d eb04 	ldr.w	lr, [sp], #4
 800f744:	b003      	add	sp, #12
 800f746:	4770      	bx	lr
 800f748:	20000038 	.word	0x20000038

0800f74c <abort>:
 800f74c:	b508      	push	{r3, lr}
 800f74e:	2006      	movs	r0, #6
 800f750:	f000 fa08 	bl	800fb64 <raise>
 800f754:	2001      	movs	r0, #1
 800f756:	f7f2 ffcd 	bl	80026f4 <_exit>

0800f75a <_malloc_usable_size_r>:
 800f75a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f75e:	1f18      	subs	r0, r3, #4
 800f760:	2b00      	cmp	r3, #0
 800f762:	bfbc      	itt	lt
 800f764:	580b      	ldrlt	r3, [r1, r0]
 800f766:	18c0      	addlt	r0, r0, r3
 800f768:	4770      	bx	lr

0800f76a <__sfputc_r>:
 800f76a:	6893      	ldr	r3, [r2, #8]
 800f76c:	3b01      	subs	r3, #1
 800f76e:	2b00      	cmp	r3, #0
 800f770:	b410      	push	{r4}
 800f772:	6093      	str	r3, [r2, #8]
 800f774:	da08      	bge.n	800f788 <__sfputc_r+0x1e>
 800f776:	6994      	ldr	r4, [r2, #24]
 800f778:	42a3      	cmp	r3, r4
 800f77a:	db01      	blt.n	800f780 <__sfputc_r+0x16>
 800f77c:	290a      	cmp	r1, #10
 800f77e:	d103      	bne.n	800f788 <__sfputc_r+0x1e>
 800f780:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f784:	f000 b932 	b.w	800f9ec <__swbuf_r>
 800f788:	6813      	ldr	r3, [r2, #0]
 800f78a:	1c58      	adds	r0, r3, #1
 800f78c:	6010      	str	r0, [r2, #0]
 800f78e:	7019      	strb	r1, [r3, #0]
 800f790:	4608      	mov	r0, r1
 800f792:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f796:	4770      	bx	lr

0800f798 <__sfputs_r>:
 800f798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f79a:	4606      	mov	r6, r0
 800f79c:	460f      	mov	r7, r1
 800f79e:	4614      	mov	r4, r2
 800f7a0:	18d5      	adds	r5, r2, r3
 800f7a2:	42ac      	cmp	r4, r5
 800f7a4:	d101      	bne.n	800f7aa <__sfputs_r+0x12>
 800f7a6:	2000      	movs	r0, #0
 800f7a8:	e007      	b.n	800f7ba <__sfputs_r+0x22>
 800f7aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7ae:	463a      	mov	r2, r7
 800f7b0:	4630      	mov	r0, r6
 800f7b2:	f7ff ffda 	bl	800f76a <__sfputc_r>
 800f7b6:	1c43      	adds	r3, r0, #1
 800f7b8:	d1f3      	bne.n	800f7a2 <__sfputs_r+0xa>
 800f7ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f7bc <_vfiprintf_r>:
 800f7bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7c0:	460d      	mov	r5, r1
 800f7c2:	b09d      	sub	sp, #116	@ 0x74
 800f7c4:	4614      	mov	r4, r2
 800f7c6:	4698      	mov	r8, r3
 800f7c8:	4606      	mov	r6, r0
 800f7ca:	b118      	cbz	r0, 800f7d4 <_vfiprintf_r+0x18>
 800f7cc:	6a03      	ldr	r3, [r0, #32]
 800f7ce:	b90b      	cbnz	r3, 800f7d4 <_vfiprintf_r+0x18>
 800f7d0:	f7fe f9b4 	bl	800db3c <__sinit>
 800f7d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f7d6:	07d9      	lsls	r1, r3, #31
 800f7d8:	d405      	bmi.n	800f7e6 <_vfiprintf_r+0x2a>
 800f7da:	89ab      	ldrh	r3, [r5, #12]
 800f7dc:	059a      	lsls	r2, r3, #22
 800f7de:	d402      	bmi.n	800f7e6 <_vfiprintf_r+0x2a>
 800f7e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f7e2:	f7fe fad4 	bl	800dd8e <__retarget_lock_acquire_recursive>
 800f7e6:	89ab      	ldrh	r3, [r5, #12]
 800f7e8:	071b      	lsls	r3, r3, #28
 800f7ea:	d501      	bpl.n	800f7f0 <_vfiprintf_r+0x34>
 800f7ec:	692b      	ldr	r3, [r5, #16]
 800f7ee:	b99b      	cbnz	r3, 800f818 <_vfiprintf_r+0x5c>
 800f7f0:	4629      	mov	r1, r5
 800f7f2:	4630      	mov	r0, r6
 800f7f4:	f000 f938 	bl	800fa68 <__swsetup_r>
 800f7f8:	b170      	cbz	r0, 800f818 <_vfiprintf_r+0x5c>
 800f7fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f7fc:	07dc      	lsls	r4, r3, #31
 800f7fe:	d504      	bpl.n	800f80a <_vfiprintf_r+0x4e>
 800f800:	f04f 30ff 	mov.w	r0, #4294967295
 800f804:	b01d      	add	sp, #116	@ 0x74
 800f806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f80a:	89ab      	ldrh	r3, [r5, #12]
 800f80c:	0598      	lsls	r0, r3, #22
 800f80e:	d4f7      	bmi.n	800f800 <_vfiprintf_r+0x44>
 800f810:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f812:	f7fe fabd 	bl	800dd90 <__retarget_lock_release_recursive>
 800f816:	e7f3      	b.n	800f800 <_vfiprintf_r+0x44>
 800f818:	2300      	movs	r3, #0
 800f81a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f81c:	2320      	movs	r3, #32
 800f81e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f822:	f8cd 800c 	str.w	r8, [sp, #12]
 800f826:	2330      	movs	r3, #48	@ 0x30
 800f828:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f9d8 <_vfiprintf_r+0x21c>
 800f82c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f830:	f04f 0901 	mov.w	r9, #1
 800f834:	4623      	mov	r3, r4
 800f836:	469a      	mov	sl, r3
 800f838:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f83c:	b10a      	cbz	r2, 800f842 <_vfiprintf_r+0x86>
 800f83e:	2a25      	cmp	r2, #37	@ 0x25
 800f840:	d1f9      	bne.n	800f836 <_vfiprintf_r+0x7a>
 800f842:	ebba 0b04 	subs.w	fp, sl, r4
 800f846:	d00b      	beq.n	800f860 <_vfiprintf_r+0xa4>
 800f848:	465b      	mov	r3, fp
 800f84a:	4622      	mov	r2, r4
 800f84c:	4629      	mov	r1, r5
 800f84e:	4630      	mov	r0, r6
 800f850:	f7ff ffa2 	bl	800f798 <__sfputs_r>
 800f854:	3001      	adds	r0, #1
 800f856:	f000 80a7 	beq.w	800f9a8 <_vfiprintf_r+0x1ec>
 800f85a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f85c:	445a      	add	r2, fp
 800f85e:	9209      	str	r2, [sp, #36]	@ 0x24
 800f860:	f89a 3000 	ldrb.w	r3, [sl]
 800f864:	2b00      	cmp	r3, #0
 800f866:	f000 809f 	beq.w	800f9a8 <_vfiprintf_r+0x1ec>
 800f86a:	2300      	movs	r3, #0
 800f86c:	f04f 32ff 	mov.w	r2, #4294967295
 800f870:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f874:	f10a 0a01 	add.w	sl, sl, #1
 800f878:	9304      	str	r3, [sp, #16]
 800f87a:	9307      	str	r3, [sp, #28]
 800f87c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f880:	931a      	str	r3, [sp, #104]	@ 0x68
 800f882:	4654      	mov	r4, sl
 800f884:	2205      	movs	r2, #5
 800f886:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f88a:	4853      	ldr	r0, [pc, #332]	@ (800f9d8 <_vfiprintf_r+0x21c>)
 800f88c:	f7f0 fca8 	bl	80001e0 <memchr>
 800f890:	9a04      	ldr	r2, [sp, #16]
 800f892:	b9d8      	cbnz	r0, 800f8cc <_vfiprintf_r+0x110>
 800f894:	06d1      	lsls	r1, r2, #27
 800f896:	bf44      	itt	mi
 800f898:	2320      	movmi	r3, #32
 800f89a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f89e:	0713      	lsls	r3, r2, #28
 800f8a0:	bf44      	itt	mi
 800f8a2:	232b      	movmi	r3, #43	@ 0x2b
 800f8a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f8a8:	f89a 3000 	ldrb.w	r3, [sl]
 800f8ac:	2b2a      	cmp	r3, #42	@ 0x2a
 800f8ae:	d015      	beq.n	800f8dc <_vfiprintf_r+0x120>
 800f8b0:	9a07      	ldr	r2, [sp, #28]
 800f8b2:	4654      	mov	r4, sl
 800f8b4:	2000      	movs	r0, #0
 800f8b6:	f04f 0c0a 	mov.w	ip, #10
 800f8ba:	4621      	mov	r1, r4
 800f8bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f8c0:	3b30      	subs	r3, #48	@ 0x30
 800f8c2:	2b09      	cmp	r3, #9
 800f8c4:	d94b      	bls.n	800f95e <_vfiprintf_r+0x1a2>
 800f8c6:	b1b0      	cbz	r0, 800f8f6 <_vfiprintf_r+0x13a>
 800f8c8:	9207      	str	r2, [sp, #28]
 800f8ca:	e014      	b.n	800f8f6 <_vfiprintf_r+0x13a>
 800f8cc:	eba0 0308 	sub.w	r3, r0, r8
 800f8d0:	fa09 f303 	lsl.w	r3, r9, r3
 800f8d4:	4313      	orrs	r3, r2
 800f8d6:	9304      	str	r3, [sp, #16]
 800f8d8:	46a2      	mov	sl, r4
 800f8da:	e7d2      	b.n	800f882 <_vfiprintf_r+0xc6>
 800f8dc:	9b03      	ldr	r3, [sp, #12]
 800f8de:	1d19      	adds	r1, r3, #4
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	9103      	str	r1, [sp, #12]
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	bfbb      	ittet	lt
 800f8e8:	425b      	neglt	r3, r3
 800f8ea:	f042 0202 	orrlt.w	r2, r2, #2
 800f8ee:	9307      	strge	r3, [sp, #28]
 800f8f0:	9307      	strlt	r3, [sp, #28]
 800f8f2:	bfb8      	it	lt
 800f8f4:	9204      	strlt	r2, [sp, #16]
 800f8f6:	7823      	ldrb	r3, [r4, #0]
 800f8f8:	2b2e      	cmp	r3, #46	@ 0x2e
 800f8fa:	d10a      	bne.n	800f912 <_vfiprintf_r+0x156>
 800f8fc:	7863      	ldrb	r3, [r4, #1]
 800f8fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800f900:	d132      	bne.n	800f968 <_vfiprintf_r+0x1ac>
 800f902:	9b03      	ldr	r3, [sp, #12]
 800f904:	1d1a      	adds	r2, r3, #4
 800f906:	681b      	ldr	r3, [r3, #0]
 800f908:	9203      	str	r2, [sp, #12]
 800f90a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f90e:	3402      	adds	r4, #2
 800f910:	9305      	str	r3, [sp, #20]
 800f912:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f9e8 <_vfiprintf_r+0x22c>
 800f916:	7821      	ldrb	r1, [r4, #0]
 800f918:	2203      	movs	r2, #3
 800f91a:	4650      	mov	r0, sl
 800f91c:	f7f0 fc60 	bl	80001e0 <memchr>
 800f920:	b138      	cbz	r0, 800f932 <_vfiprintf_r+0x176>
 800f922:	9b04      	ldr	r3, [sp, #16]
 800f924:	eba0 000a 	sub.w	r0, r0, sl
 800f928:	2240      	movs	r2, #64	@ 0x40
 800f92a:	4082      	lsls	r2, r0
 800f92c:	4313      	orrs	r3, r2
 800f92e:	3401      	adds	r4, #1
 800f930:	9304      	str	r3, [sp, #16]
 800f932:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f936:	4829      	ldr	r0, [pc, #164]	@ (800f9dc <_vfiprintf_r+0x220>)
 800f938:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f93c:	2206      	movs	r2, #6
 800f93e:	f7f0 fc4f 	bl	80001e0 <memchr>
 800f942:	2800      	cmp	r0, #0
 800f944:	d03f      	beq.n	800f9c6 <_vfiprintf_r+0x20a>
 800f946:	4b26      	ldr	r3, [pc, #152]	@ (800f9e0 <_vfiprintf_r+0x224>)
 800f948:	bb1b      	cbnz	r3, 800f992 <_vfiprintf_r+0x1d6>
 800f94a:	9b03      	ldr	r3, [sp, #12]
 800f94c:	3307      	adds	r3, #7
 800f94e:	f023 0307 	bic.w	r3, r3, #7
 800f952:	3308      	adds	r3, #8
 800f954:	9303      	str	r3, [sp, #12]
 800f956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f958:	443b      	add	r3, r7
 800f95a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f95c:	e76a      	b.n	800f834 <_vfiprintf_r+0x78>
 800f95e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f962:	460c      	mov	r4, r1
 800f964:	2001      	movs	r0, #1
 800f966:	e7a8      	b.n	800f8ba <_vfiprintf_r+0xfe>
 800f968:	2300      	movs	r3, #0
 800f96a:	3401      	adds	r4, #1
 800f96c:	9305      	str	r3, [sp, #20]
 800f96e:	4619      	mov	r1, r3
 800f970:	f04f 0c0a 	mov.w	ip, #10
 800f974:	4620      	mov	r0, r4
 800f976:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f97a:	3a30      	subs	r2, #48	@ 0x30
 800f97c:	2a09      	cmp	r2, #9
 800f97e:	d903      	bls.n	800f988 <_vfiprintf_r+0x1cc>
 800f980:	2b00      	cmp	r3, #0
 800f982:	d0c6      	beq.n	800f912 <_vfiprintf_r+0x156>
 800f984:	9105      	str	r1, [sp, #20]
 800f986:	e7c4      	b.n	800f912 <_vfiprintf_r+0x156>
 800f988:	fb0c 2101 	mla	r1, ip, r1, r2
 800f98c:	4604      	mov	r4, r0
 800f98e:	2301      	movs	r3, #1
 800f990:	e7f0      	b.n	800f974 <_vfiprintf_r+0x1b8>
 800f992:	ab03      	add	r3, sp, #12
 800f994:	9300      	str	r3, [sp, #0]
 800f996:	462a      	mov	r2, r5
 800f998:	4b12      	ldr	r3, [pc, #72]	@ (800f9e4 <_vfiprintf_r+0x228>)
 800f99a:	a904      	add	r1, sp, #16
 800f99c:	4630      	mov	r0, r6
 800f99e:	f7fd fc8b 	bl	800d2b8 <_printf_float>
 800f9a2:	4607      	mov	r7, r0
 800f9a4:	1c78      	adds	r0, r7, #1
 800f9a6:	d1d6      	bne.n	800f956 <_vfiprintf_r+0x19a>
 800f9a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f9aa:	07d9      	lsls	r1, r3, #31
 800f9ac:	d405      	bmi.n	800f9ba <_vfiprintf_r+0x1fe>
 800f9ae:	89ab      	ldrh	r3, [r5, #12]
 800f9b0:	059a      	lsls	r2, r3, #22
 800f9b2:	d402      	bmi.n	800f9ba <_vfiprintf_r+0x1fe>
 800f9b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f9b6:	f7fe f9eb 	bl	800dd90 <__retarget_lock_release_recursive>
 800f9ba:	89ab      	ldrh	r3, [r5, #12]
 800f9bc:	065b      	lsls	r3, r3, #25
 800f9be:	f53f af1f 	bmi.w	800f800 <_vfiprintf_r+0x44>
 800f9c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f9c4:	e71e      	b.n	800f804 <_vfiprintf_r+0x48>
 800f9c6:	ab03      	add	r3, sp, #12
 800f9c8:	9300      	str	r3, [sp, #0]
 800f9ca:	462a      	mov	r2, r5
 800f9cc:	4b05      	ldr	r3, [pc, #20]	@ (800f9e4 <_vfiprintf_r+0x228>)
 800f9ce:	a904      	add	r1, sp, #16
 800f9d0:	4630      	mov	r0, r6
 800f9d2:	f7fd ff09 	bl	800d7e8 <_printf_i>
 800f9d6:	e7e4      	b.n	800f9a2 <_vfiprintf_r+0x1e6>
 800f9d8:	0800ff3b 	.word	0x0800ff3b
 800f9dc:	0800ff45 	.word	0x0800ff45
 800f9e0:	0800d2b9 	.word	0x0800d2b9
 800f9e4:	0800f799 	.word	0x0800f799
 800f9e8:	0800ff41 	.word	0x0800ff41

0800f9ec <__swbuf_r>:
 800f9ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9ee:	460e      	mov	r6, r1
 800f9f0:	4614      	mov	r4, r2
 800f9f2:	4605      	mov	r5, r0
 800f9f4:	b118      	cbz	r0, 800f9fe <__swbuf_r+0x12>
 800f9f6:	6a03      	ldr	r3, [r0, #32]
 800f9f8:	b90b      	cbnz	r3, 800f9fe <__swbuf_r+0x12>
 800f9fa:	f7fe f89f 	bl	800db3c <__sinit>
 800f9fe:	69a3      	ldr	r3, [r4, #24]
 800fa00:	60a3      	str	r3, [r4, #8]
 800fa02:	89a3      	ldrh	r3, [r4, #12]
 800fa04:	071a      	lsls	r2, r3, #28
 800fa06:	d501      	bpl.n	800fa0c <__swbuf_r+0x20>
 800fa08:	6923      	ldr	r3, [r4, #16]
 800fa0a:	b943      	cbnz	r3, 800fa1e <__swbuf_r+0x32>
 800fa0c:	4621      	mov	r1, r4
 800fa0e:	4628      	mov	r0, r5
 800fa10:	f000 f82a 	bl	800fa68 <__swsetup_r>
 800fa14:	b118      	cbz	r0, 800fa1e <__swbuf_r+0x32>
 800fa16:	f04f 37ff 	mov.w	r7, #4294967295
 800fa1a:	4638      	mov	r0, r7
 800fa1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa1e:	6823      	ldr	r3, [r4, #0]
 800fa20:	6922      	ldr	r2, [r4, #16]
 800fa22:	1a98      	subs	r0, r3, r2
 800fa24:	6963      	ldr	r3, [r4, #20]
 800fa26:	b2f6      	uxtb	r6, r6
 800fa28:	4283      	cmp	r3, r0
 800fa2a:	4637      	mov	r7, r6
 800fa2c:	dc05      	bgt.n	800fa3a <__swbuf_r+0x4e>
 800fa2e:	4621      	mov	r1, r4
 800fa30:	4628      	mov	r0, r5
 800fa32:	f7ff fda9 	bl	800f588 <_fflush_r>
 800fa36:	2800      	cmp	r0, #0
 800fa38:	d1ed      	bne.n	800fa16 <__swbuf_r+0x2a>
 800fa3a:	68a3      	ldr	r3, [r4, #8]
 800fa3c:	3b01      	subs	r3, #1
 800fa3e:	60a3      	str	r3, [r4, #8]
 800fa40:	6823      	ldr	r3, [r4, #0]
 800fa42:	1c5a      	adds	r2, r3, #1
 800fa44:	6022      	str	r2, [r4, #0]
 800fa46:	701e      	strb	r6, [r3, #0]
 800fa48:	6962      	ldr	r2, [r4, #20]
 800fa4a:	1c43      	adds	r3, r0, #1
 800fa4c:	429a      	cmp	r2, r3
 800fa4e:	d004      	beq.n	800fa5a <__swbuf_r+0x6e>
 800fa50:	89a3      	ldrh	r3, [r4, #12]
 800fa52:	07db      	lsls	r3, r3, #31
 800fa54:	d5e1      	bpl.n	800fa1a <__swbuf_r+0x2e>
 800fa56:	2e0a      	cmp	r6, #10
 800fa58:	d1df      	bne.n	800fa1a <__swbuf_r+0x2e>
 800fa5a:	4621      	mov	r1, r4
 800fa5c:	4628      	mov	r0, r5
 800fa5e:	f7ff fd93 	bl	800f588 <_fflush_r>
 800fa62:	2800      	cmp	r0, #0
 800fa64:	d0d9      	beq.n	800fa1a <__swbuf_r+0x2e>
 800fa66:	e7d6      	b.n	800fa16 <__swbuf_r+0x2a>

0800fa68 <__swsetup_r>:
 800fa68:	b538      	push	{r3, r4, r5, lr}
 800fa6a:	4b29      	ldr	r3, [pc, #164]	@ (800fb10 <__swsetup_r+0xa8>)
 800fa6c:	4605      	mov	r5, r0
 800fa6e:	6818      	ldr	r0, [r3, #0]
 800fa70:	460c      	mov	r4, r1
 800fa72:	b118      	cbz	r0, 800fa7c <__swsetup_r+0x14>
 800fa74:	6a03      	ldr	r3, [r0, #32]
 800fa76:	b90b      	cbnz	r3, 800fa7c <__swsetup_r+0x14>
 800fa78:	f7fe f860 	bl	800db3c <__sinit>
 800fa7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa80:	0719      	lsls	r1, r3, #28
 800fa82:	d422      	bmi.n	800faca <__swsetup_r+0x62>
 800fa84:	06da      	lsls	r2, r3, #27
 800fa86:	d407      	bmi.n	800fa98 <__swsetup_r+0x30>
 800fa88:	2209      	movs	r2, #9
 800fa8a:	602a      	str	r2, [r5, #0]
 800fa8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fa90:	81a3      	strh	r3, [r4, #12]
 800fa92:	f04f 30ff 	mov.w	r0, #4294967295
 800fa96:	e033      	b.n	800fb00 <__swsetup_r+0x98>
 800fa98:	0758      	lsls	r0, r3, #29
 800fa9a:	d512      	bpl.n	800fac2 <__swsetup_r+0x5a>
 800fa9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fa9e:	b141      	cbz	r1, 800fab2 <__swsetup_r+0x4a>
 800faa0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800faa4:	4299      	cmp	r1, r3
 800faa6:	d002      	beq.n	800faae <__swsetup_r+0x46>
 800faa8:	4628      	mov	r0, r5
 800faaa:	f7fe ffcd 	bl	800ea48 <_free_r>
 800faae:	2300      	movs	r3, #0
 800fab0:	6363      	str	r3, [r4, #52]	@ 0x34
 800fab2:	89a3      	ldrh	r3, [r4, #12]
 800fab4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fab8:	81a3      	strh	r3, [r4, #12]
 800faba:	2300      	movs	r3, #0
 800fabc:	6063      	str	r3, [r4, #4]
 800fabe:	6923      	ldr	r3, [r4, #16]
 800fac0:	6023      	str	r3, [r4, #0]
 800fac2:	89a3      	ldrh	r3, [r4, #12]
 800fac4:	f043 0308 	orr.w	r3, r3, #8
 800fac8:	81a3      	strh	r3, [r4, #12]
 800faca:	6923      	ldr	r3, [r4, #16]
 800facc:	b94b      	cbnz	r3, 800fae2 <__swsetup_r+0x7a>
 800face:	89a3      	ldrh	r3, [r4, #12]
 800fad0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fad4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fad8:	d003      	beq.n	800fae2 <__swsetup_r+0x7a>
 800fada:	4621      	mov	r1, r4
 800fadc:	4628      	mov	r0, r5
 800fade:	f000 f883 	bl	800fbe8 <__smakebuf_r>
 800fae2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fae6:	f013 0201 	ands.w	r2, r3, #1
 800faea:	d00a      	beq.n	800fb02 <__swsetup_r+0x9a>
 800faec:	2200      	movs	r2, #0
 800faee:	60a2      	str	r2, [r4, #8]
 800faf0:	6962      	ldr	r2, [r4, #20]
 800faf2:	4252      	negs	r2, r2
 800faf4:	61a2      	str	r2, [r4, #24]
 800faf6:	6922      	ldr	r2, [r4, #16]
 800faf8:	b942      	cbnz	r2, 800fb0c <__swsetup_r+0xa4>
 800fafa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fafe:	d1c5      	bne.n	800fa8c <__swsetup_r+0x24>
 800fb00:	bd38      	pop	{r3, r4, r5, pc}
 800fb02:	0799      	lsls	r1, r3, #30
 800fb04:	bf58      	it	pl
 800fb06:	6962      	ldrpl	r2, [r4, #20]
 800fb08:	60a2      	str	r2, [r4, #8]
 800fb0a:	e7f4      	b.n	800faf6 <__swsetup_r+0x8e>
 800fb0c:	2000      	movs	r0, #0
 800fb0e:	e7f7      	b.n	800fb00 <__swsetup_r+0x98>
 800fb10:	20000038 	.word	0x20000038

0800fb14 <_raise_r>:
 800fb14:	291f      	cmp	r1, #31
 800fb16:	b538      	push	{r3, r4, r5, lr}
 800fb18:	4605      	mov	r5, r0
 800fb1a:	460c      	mov	r4, r1
 800fb1c:	d904      	bls.n	800fb28 <_raise_r+0x14>
 800fb1e:	2316      	movs	r3, #22
 800fb20:	6003      	str	r3, [r0, #0]
 800fb22:	f04f 30ff 	mov.w	r0, #4294967295
 800fb26:	bd38      	pop	{r3, r4, r5, pc}
 800fb28:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fb2a:	b112      	cbz	r2, 800fb32 <_raise_r+0x1e>
 800fb2c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fb30:	b94b      	cbnz	r3, 800fb46 <_raise_r+0x32>
 800fb32:	4628      	mov	r0, r5
 800fb34:	f000 f830 	bl	800fb98 <_getpid_r>
 800fb38:	4622      	mov	r2, r4
 800fb3a:	4601      	mov	r1, r0
 800fb3c:	4628      	mov	r0, r5
 800fb3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fb42:	f000 b817 	b.w	800fb74 <_kill_r>
 800fb46:	2b01      	cmp	r3, #1
 800fb48:	d00a      	beq.n	800fb60 <_raise_r+0x4c>
 800fb4a:	1c59      	adds	r1, r3, #1
 800fb4c:	d103      	bne.n	800fb56 <_raise_r+0x42>
 800fb4e:	2316      	movs	r3, #22
 800fb50:	6003      	str	r3, [r0, #0]
 800fb52:	2001      	movs	r0, #1
 800fb54:	e7e7      	b.n	800fb26 <_raise_r+0x12>
 800fb56:	2100      	movs	r1, #0
 800fb58:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fb5c:	4620      	mov	r0, r4
 800fb5e:	4798      	blx	r3
 800fb60:	2000      	movs	r0, #0
 800fb62:	e7e0      	b.n	800fb26 <_raise_r+0x12>

0800fb64 <raise>:
 800fb64:	4b02      	ldr	r3, [pc, #8]	@ (800fb70 <raise+0xc>)
 800fb66:	4601      	mov	r1, r0
 800fb68:	6818      	ldr	r0, [r3, #0]
 800fb6a:	f7ff bfd3 	b.w	800fb14 <_raise_r>
 800fb6e:	bf00      	nop
 800fb70:	20000038 	.word	0x20000038

0800fb74 <_kill_r>:
 800fb74:	b538      	push	{r3, r4, r5, lr}
 800fb76:	4d07      	ldr	r5, [pc, #28]	@ (800fb94 <_kill_r+0x20>)
 800fb78:	2300      	movs	r3, #0
 800fb7a:	4604      	mov	r4, r0
 800fb7c:	4608      	mov	r0, r1
 800fb7e:	4611      	mov	r1, r2
 800fb80:	602b      	str	r3, [r5, #0]
 800fb82:	f7f2 fda7 	bl	80026d4 <_kill>
 800fb86:	1c43      	adds	r3, r0, #1
 800fb88:	d102      	bne.n	800fb90 <_kill_r+0x1c>
 800fb8a:	682b      	ldr	r3, [r5, #0]
 800fb8c:	b103      	cbz	r3, 800fb90 <_kill_r+0x1c>
 800fb8e:	6023      	str	r3, [r4, #0]
 800fb90:	bd38      	pop	{r3, r4, r5, pc}
 800fb92:	bf00      	nop
 800fb94:	20000e24 	.word	0x20000e24

0800fb98 <_getpid_r>:
 800fb98:	f7f2 bd94 	b.w	80026c4 <_getpid>

0800fb9c <__swhatbuf_r>:
 800fb9c:	b570      	push	{r4, r5, r6, lr}
 800fb9e:	460c      	mov	r4, r1
 800fba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fba4:	2900      	cmp	r1, #0
 800fba6:	b096      	sub	sp, #88	@ 0x58
 800fba8:	4615      	mov	r5, r2
 800fbaa:	461e      	mov	r6, r3
 800fbac:	da0d      	bge.n	800fbca <__swhatbuf_r+0x2e>
 800fbae:	89a3      	ldrh	r3, [r4, #12]
 800fbb0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fbb4:	f04f 0100 	mov.w	r1, #0
 800fbb8:	bf14      	ite	ne
 800fbba:	2340      	movne	r3, #64	@ 0x40
 800fbbc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fbc0:	2000      	movs	r0, #0
 800fbc2:	6031      	str	r1, [r6, #0]
 800fbc4:	602b      	str	r3, [r5, #0]
 800fbc6:	b016      	add	sp, #88	@ 0x58
 800fbc8:	bd70      	pop	{r4, r5, r6, pc}
 800fbca:	466a      	mov	r2, sp
 800fbcc:	f000 f848 	bl	800fc60 <_fstat_r>
 800fbd0:	2800      	cmp	r0, #0
 800fbd2:	dbec      	blt.n	800fbae <__swhatbuf_r+0x12>
 800fbd4:	9901      	ldr	r1, [sp, #4]
 800fbd6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fbda:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fbde:	4259      	negs	r1, r3
 800fbe0:	4159      	adcs	r1, r3
 800fbe2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fbe6:	e7eb      	b.n	800fbc0 <__swhatbuf_r+0x24>

0800fbe8 <__smakebuf_r>:
 800fbe8:	898b      	ldrh	r3, [r1, #12]
 800fbea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fbec:	079d      	lsls	r5, r3, #30
 800fbee:	4606      	mov	r6, r0
 800fbf0:	460c      	mov	r4, r1
 800fbf2:	d507      	bpl.n	800fc04 <__smakebuf_r+0x1c>
 800fbf4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fbf8:	6023      	str	r3, [r4, #0]
 800fbfa:	6123      	str	r3, [r4, #16]
 800fbfc:	2301      	movs	r3, #1
 800fbfe:	6163      	str	r3, [r4, #20]
 800fc00:	b003      	add	sp, #12
 800fc02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc04:	ab01      	add	r3, sp, #4
 800fc06:	466a      	mov	r2, sp
 800fc08:	f7ff ffc8 	bl	800fb9c <__swhatbuf_r>
 800fc0c:	9f00      	ldr	r7, [sp, #0]
 800fc0e:	4605      	mov	r5, r0
 800fc10:	4639      	mov	r1, r7
 800fc12:	4630      	mov	r0, r6
 800fc14:	f7fd f9a0 	bl	800cf58 <_malloc_r>
 800fc18:	b948      	cbnz	r0, 800fc2e <__smakebuf_r+0x46>
 800fc1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc1e:	059a      	lsls	r2, r3, #22
 800fc20:	d4ee      	bmi.n	800fc00 <__smakebuf_r+0x18>
 800fc22:	f023 0303 	bic.w	r3, r3, #3
 800fc26:	f043 0302 	orr.w	r3, r3, #2
 800fc2a:	81a3      	strh	r3, [r4, #12]
 800fc2c:	e7e2      	b.n	800fbf4 <__smakebuf_r+0xc>
 800fc2e:	89a3      	ldrh	r3, [r4, #12]
 800fc30:	6020      	str	r0, [r4, #0]
 800fc32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc36:	81a3      	strh	r3, [r4, #12]
 800fc38:	9b01      	ldr	r3, [sp, #4]
 800fc3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fc3e:	b15b      	cbz	r3, 800fc58 <__smakebuf_r+0x70>
 800fc40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fc44:	4630      	mov	r0, r6
 800fc46:	f000 f81d 	bl	800fc84 <_isatty_r>
 800fc4a:	b128      	cbz	r0, 800fc58 <__smakebuf_r+0x70>
 800fc4c:	89a3      	ldrh	r3, [r4, #12]
 800fc4e:	f023 0303 	bic.w	r3, r3, #3
 800fc52:	f043 0301 	orr.w	r3, r3, #1
 800fc56:	81a3      	strh	r3, [r4, #12]
 800fc58:	89a3      	ldrh	r3, [r4, #12]
 800fc5a:	431d      	orrs	r5, r3
 800fc5c:	81a5      	strh	r5, [r4, #12]
 800fc5e:	e7cf      	b.n	800fc00 <__smakebuf_r+0x18>

0800fc60 <_fstat_r>:
 800fc60:	b538      	push	{r3, r4, r5, lr}
 800fc62:	4d07      	ldr	r5, [pc, #28]	@ (800fc80 <_fstat_r+0x20>)
 800fc64:	2300      	movs	r3, #0
 800fc66:	4604      	mov	r4, r0
 800fc68:	4608      	mov	r0, r1
 800fc6a:	4611      	mov	r1, r2
 800fc6c:	602b      	str	r3, [r5, #0]
 800fc6e:	f7f2 fd91 	bl	8002794 <_fstat>
 800fc72:	1c43      	adds	r3, r0, #1
 800fc74:	d102      	bne.n	800fc7c <_fstat_r+0x1c>
 800fc76:	682b      	ldr	r3, [r5, #0]
 800fc78:	b103      	cbz	r3, 800fc7c <_fstat_r+0x1c>
 800fc7a:	6023      	str	r3, [r4, #0]
 800fc7c:	bd38      	pop	{r3, r4, r5, pc}
 800fc7e:	bf00      	nop
 800fc80:	20000e24 	.word	0x20000e24

0800fc84 <_isatty_r>:
 800fc84:	b538      	push	{r3, r4, r5, lr}
 800fc86:	4d06      	ldr	r5, [pc, #24]	@ (800fca0 <_isatty_r+0x1c>)
 800fc88:	2300      	movs	r3, #0
 800fc8a:	4604      	mov	r4, r0
 800fc8c:	4608      	mov	r0, r1
 800fc8e:	602b      	str	r3, [r5, #0]
 800fc90:	f7f2 fd90 	bl	80027b4 <_isatty>
 800fc94:	1c43      	adds	r3, r0, #1
 800fc96:	d102      	bne.n	800fc9e <_isatty_r+0x1a>
 800fc98:	682b      	ldr	r3, [r5, #0]
 800fc9a:	b103      	cbz	r3, 800fc9e <_isatty_r+0x1a>
 800fc9c:	6023      	str	r3, [r4, #0]
 800fc9e:	bd38      	pop	{r3, r4, r5, pc}
 800fca0:	20000e24 	.word	0x20000e24

0800fca4 <_init>:
 800fca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fca6:	bf00      	nop
 800fca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fcaa:	bc08      	pop	{r3}
 800fcac:	469e      	mov	lr, r3
 800fcae:	4770      	bx	lr

0800fcb0 <_fini>:
 800fcb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcb2:	bf00      	nop
 800fcb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fcb6:	bc08      	pop	{r3}
 800fcb8:	469e      	mov	lr, r3
 800fcba:	4770      	bx	lr
