$date
	Thu Aug 11 00:28:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main $end
$var wire 1 ! k $end
$var wire 1 " l $end
$var wire 1 # m $end
$var wire 1 $ n $end
$var wire 1 % nq $end
$var wire 1 & q $end
$var reg 1 ' cp $end
$var reg 1 ( d $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
x&
x%
x$
x#
x"
x!
$end
#10
1'
#11
0#
0"
#12
1$
#13
0!
#20
0'
#21
1#
1"
#22
0$
0%
0#
0&
#23
1$
1%
#30
1'
#31
0"
#40
0'
#41
1#
1"
#42
0$
0%
0#
#43
1$
1%
#45
1(
#46
0$
#50
1'
#51
0"
#52
1!
#60
0'
#61
1#
#62
0%
#63
1&
#70
1'
#71
0#
#80
0'
#81
1#
#85
0(
#90
1'
#91
0#
#92
1$
#93
0!
#100
0'
#101
1#
1"
#102
0$
0#
0&
#103
1$
1%
#110
1'
#111
0"
#120
0'
#121
1#
1"
#122
0$
0%
0#
#123
1$
1%
#125
1(
#126
0$
#135
0(
#136
1$
#145
1(
#146
0$
#155
0(
#156
1$
#160
1'
#161
0"
#165
1(
#166
0$
#167
1!
#175
0(
#176
1$
#177
0!
#185
1(
#186
0$
#187
1!
#195
0(
#196
1$
#197
0!
#200
0'
#201
1#
1"
#202
0$
0%
0#
#203
1$
1%
#215
