<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\TangNano\tv80Tests\impl\gwsynthesis\tv80Tests.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\TangNano\tv80Tests\src\tv80Tests.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct 23 15:51:13 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1312</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>872</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>197</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">73.843(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-365.388</td>
<td>197</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.542</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.508</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.541</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.506</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.526</td>
<td>core/IR_5_s0/Q</td>
<td>core/F_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.491</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.512</td>
<td>core/IR_3_s0/Q</td>
<td>core/A_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.477</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.466</td>
<td>core/IR_5_s0/Q</td>
<td>core/F_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.431</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.464</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.429</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.462</td>
<td>core/IR_2_s0/Q</td>
<td>core/A_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.427</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.459</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s0/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.424</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.444</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_0_s1/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.410</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.443</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_0_s1/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.409</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.438</td>
<td>core/IR_2_s0/Q</td>
<td>core/A_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.403</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.437</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s1/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.403</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.437</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s0/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.403</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.437</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_1_s1/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.402</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.415</td>
<td>core/IR_2_s0/Q</td>
<td>core/A_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.380</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.403</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.368</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.391</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s1/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.356</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.369</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.334</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.300</td>
<td>core/IR_2_s0/Q</td>
<td>core/A_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.265</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.293</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_1_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.291</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.270</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.266</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_0_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.232</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.266</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_0_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.231</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.247</td>
<td>core/IR_1_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.213</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.429</td>
<td>core/Alternate_s1/Q</td>
<td>core/Alternate_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>2</td>
<td>0.485</td>
<td>core/R_4_s0/Q</td>
<td>core/R_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>3</td>
<td>0.542</td>
<td>core/F_5_s0/Q</td>
<td>core/Fp_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>4</td>
<td>0.550</td>
<td>core/BusReq_s_s0/Q</td>
<td>core/BusAck_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>5</td>
<td>0.550</td>
<td>core/PC_8_s0/Q</td>
<td>core/HaltPC_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>6</td>
<td>0.552</td>
<td>core/ACC_7_s0/Q</td>
<td>core/Ap_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.563</td>
</tr>
<tr>
<td>7</td>
<td>0.554</td>
<td>core/R_0_s0/Q</td>
<td>core/R_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>8</td>
<td>0.557</td>
<td>core/Alternate_s1/Q</td>
<td>core/RegAddrB_r_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>9</td>
<td>0.557</td>
<td>core/F_1_s0/Q</td>
<td>core/Fp_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>10</td>
<td>0.557</td>
<td>core/ACC_4_s0/Q</td>
<td>core/Ap_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>11</td>
<td>0.558</td>
<td>core/mcycle_4_s0/Q</td>
<td>core/Pre_XY_F_M_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.569</td>
</tr>
<tr>
<td>12</td>
<td>0.560</td>
<td>core/R_0_s0/Q</td>
<td>core/R_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>13</td>
<td>0.560</td>
<td>core/mcycle_5_s0/Q</td>
<td>core/Pre_XY_F_M_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>14</td>
<td>0.607</td>
<td>core/Pre_XY_F_M_1_s0/Q</td>
<td>core/mcycle_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.618</td>
</tr>
<tr>
<td>15</td>
<td>0.615</td>
<td>core/Alternate_s1/Q</td>
<td>core/RegAddrA_r_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.626</td>
</tr>
<tr>
<td>16</td>
<td>0.635</td>
<td>core/IR_4_s0/Q</td>
<td>core/TmpAddr_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.646</td>
</tr>
<tr>
<td>17</td>
<td>0.654</td>
<td>core/tstate_5_s0/Q</td>
<td>core/tstate_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.665</td>
</tr>
<tr>
<td>18</td>
<td>0.658</td>
<td>core/tstate_1_s0/Q</td>
<td>core/tstate_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.669</td>
</tr>
<tr>
<td>19</td>
<td>0.661</td>
<td>core/tstate_6_s0/Q</td>
<td>core/tstate_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.672</td>
</tr>
<tr>
<td>20</td>
<td>0.664</td>
<td>core/Auto_Wait_t1_s0/Q</td>
<td>core/Auto_Wait_t2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.675</td>
</tr>
<tr>
<td>21</td>
<td>0.665</td>
<td>core/R_2_s0/Q</td>
<td>core/R_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.676</td>
</tr>
<tr>
<td>22</td>
<td>0.672</td>
<td>core/ACC_5_s0/Q</td>
<td>core/R_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.683</td>
</tr>
<tr>
<td>23</td>
<td>0.674</td>
<td>core/Auto_Wait_t2_s0/Q</td>
<td>core/Auto_Wait_t1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.685</td>
</tr>
<tr>
<td>24</td>
<td>0.675</td>
<td>core/ACC_3_s0/Q</td>
<td>core/Ap_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.686</td>
</tr>
<tr>
<td>25</td>
<td>0.675</td>
<td>core/PC_7_s0/Q</td>
<td>core/HaltPC_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.686</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td>2</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>iorq_n_s2</td>
</tr>
<tr>
<td>3</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>di_reg_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>di_reg_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/PC_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/HaltPC_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/TmpAddr_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/Fp_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/Alternate_s1</td>
</tr>
<tr>
<td>10</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/ACC_7_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>16.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>16.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>16.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>16.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>16.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>16.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>16.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>16.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>16.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][B]</td>
<td>core/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>16.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[13]_1_s/COUT</td>
</tr>
<tr>
<td>16.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[1][A]</td>
<td>core/ID16[14]_1_s/CIN</td>
</tr>
<tr>
<td>16.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[14]_1_s/COUT</td>
</tr>
<tr>
<td>16.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[1][B]</td>
<td>core/ID16[15]_1_s/CIN</td>
</tr>
<tr>
<td>17.165</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C15[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[15]_1_s/SUM</td>
</tr>
<tr>
<td>17.687</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>core/RegDIH_7_s1/I1</td>
</tr>
<tr>
<td>18.204</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>18.694</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>core/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>19.211</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>20.009</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C6</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6</td>
<td>core/regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C6</td>
<td>core/regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.906, 43.722%; route: 7.370, 54.560%; tC2Q: 0.232, 1.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>16.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>16.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>16.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>16.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>16.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>16.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>16.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>17.059</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/SUM</td>
</tr>
<tr>
<td>17.853</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[3][B]</td>
<td>core/RegDIH_4_s1/I1</td>
</tr>
<tr>
<td>18.402</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C7[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s1/F</td>
</tr>
<tr>
<td>18.403</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[3][A]</td>
<td>core/RegDIH_4_s0/I0</td>
</tr>
<tr>
<td>18.920</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>20.007</td>
<td>1.087</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C9</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9</td>
<td>core/regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C9</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.832, 43.183%; route: 7.442, 55.100%; tC2Q: 0.232, 1.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>core/IR_5_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">core/IR_5_s0/Q</td>
</tr>
<tr>
<td>7.710</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s16/I2</td>
</tr>
<tr>
<td>8.227</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s16/F</td>
</tr>
<tr>
<td>9.041</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s14/I1</td>
</tr>
<tr>
<td>9.596</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C18[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s14/F</td>
</tr>
<tr>
<td>10.435</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][B]</td>
<td>core/mcode/tstates_1_s23/I0</td>
</tr>
<tr>
<td>10.984</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C13[3][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_1_s23/F</td>
</tr>
<tr>
<td>10.985</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>core/mcode/tstates_1_s4/I2</td>
</tr>
<tr>
<td>11.502</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C13[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_1_s4/F</td>
</tr>
<tr>
<td>12.162</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[1][B]</td>
<td>core/mcode/tstates_0_s0/I2</td>
</tr>
<tr>
<td>12.624</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C11[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s0/F</td>
</tr>
<tr>
<td>12.626</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[2][B]</td>
<td>core/mcode/tstates_0_s/I0</td>
</tr>
<tr>
<td>13.181</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R22C11[2][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>13.975</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[3][B]</td>
<td>core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>14.530</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>14.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[3][A]</td>
<td>core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>14.633</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s16/O</td>
</tr>
<tr>
<td>14.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>14.736</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>15.765</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td>core/F_7_s9/I0</td>
</tr>
<tr>
<td>16.136</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td style=" background: #97FFFF;">core/F_7_s9/F</td>
</tr>
<tr>
<td>16.140</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td>core/F_7_s7/I3</td>
</tr>
<tr>
<td>16.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C16[2][B]</td>
<td style=" background: #97FFFF;">core/F_7_s7/F</td>
</tr>
<tr>
<td>17.472</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>core/n1435_s12/I1</td>
</tr>
<tr>
<td>17.843</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">core/n1435_s12/F</td>
</tr>
<tr>
<td>18.337</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td>core/n1435_s10/I3</td>
</tr>
<tr>
<td>18.907</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1435_s10/F</td>
</tr>
<tr>
<td>19.079</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td>core/n1435_s7/I2</td>
</tr>
<tr>
<td>19.450</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[0][B]</td>
<td style=" background: #97FFFF;">core/n1435_s7/F</td>
</tr>
<tr>
<td>19.621</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>core/n1435_s6/I0</td>
</tr>
<tr>
<td>19.992</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">core/n1435_s6/F</td>
</tr>
<tr>
<td>19.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">core/F_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>core/F_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>core/F_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.423, 47.611%; route: 6.836, 50.670%; tC2Q: 0.232, 1.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>core/IR_3_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>82</td>
<td>R13C10[1][B]</td>
<td style=" font-weight:bold;">core/IR_3_s0/Q</td>
</tr>
<tr>
<td>7.722</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>core/n3447_s4/I0</td>
</tr>
<tr>
<td>8.175</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R13C6[0][B]</td>
<td style=" background: #97FFFF;">core/n3447_s4/F</td>
</tr>
<tr>
<td>8.949</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td>core/n2287_s5/I2</td>
</tr>
<tr>
<td>9.466</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C7[3][A]</td>
<td style=" background: #97FFFF;">core/n2287_s5/F</td>
</tr>
<tr>
<td>10.787</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][A]</td>
<td>core/n374_s14/I0</td>
</tr>
<tr>
<td>11.342</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C15[3][A]</td>
<td style=" background: #97FFFF;">core/n374_s14/F</td>
</tr>
<tr>
<td>12.483</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td>core/n968_s10/I3</td>
</tr>
<tr>
<td>13.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C13[3][A]</td>
<td style=" background: #97FFFF;">core/n968_s10/F</td>
</tr>
<tr>
<td>13.033</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>core/n968_s5/I3</td>
</tr>
<tr>
<td>13.486</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R17C13[0][A]</td>
<td style=" background: #97FFFF;">core/n968_s5/F</td>
</tr>
<tr>
<td>14.175</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>core/n1800_s5/I3</td>
</tr>
<tr>
<td>14.692</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">core/n1800_s5/F</td>
</tr>
<tr>
<td>14.943</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>core/n455_s13/I2</td>
</tr>
<tr>
<td>15.396</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">core/n455_s13/F</td>
</tr>
<tr>
<td>16.847</td>
<td>1.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>core/n448_s11/S0</td>
</tr>
<tr>
<td>17.098</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">core/n448_s11/O</td>
</tr>
<tr>
<td>17.351</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>core/n974_s6/I0</td>
</tr>
<tr>
<td>17.900</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">core/n974_s6/F</td>
</tr>
<tr>
<td>17.901</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>core/n974_s3/I0</td>
</tr>
<tr>
<td>18.456</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">core/n974_s3/F</td>
</tr>
<tr>
<td>18.869</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[0][B]</td>
<td>core/n974_s0/I2</td>
</tr>
<tr>
<td>19.322</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C14[0][B]</td>
<td style=" background: #97FFFF;">core/n974_s0/F</td>
</tr>
<tr>
<td>19.978</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">core/A_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>core/A_7_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>core/A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.305, 39.364%; route: 7.940, 58.915%; tC2Q: 0.232, 1.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>core/IR_5_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">core/IR_5_s0/Q</td>
</tr>
<tr>
<td>7.710</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s16/I2</td>
</tr>
<tr>
<td>8.227</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s16/F</td>
</tr>
<tr>
<td>9.041</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s14/I1</td>
</tr>
<tr>
<td>9.596</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C18[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s14/F</td>
</tr>
<tr>
<td>10.435</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[3][B]</td>
<td>core/mcode/tstates_1_s23/I0</td>
</tr>
<tr>
<td>10.984</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C13[3][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_1_s23/F</td>
</tr>
<tr>
<td>10.985</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[0][A]</td>
<td>core/mcode/tstates_1_s4/I2</td>
</tr>
<tr>
<td>11.502</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C13[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_1_s4/F</td>
</tr>
<tr>
<td>12.162</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[1][B]</td>
<td>core/mcode/tstates_0_s0/I2</td>
</tr>
<tr>
<td>12.624</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C11[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s0/F</td>
</tr>
<tr>
<td>12.626</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[2][B]</td>
<td>core/mcode/tstates_0_s/I0</td>
</tr>
<tr>
<td>13.181</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R22C11[2][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>13.975</td>
<td>0.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[3][B]</td>
<td>core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>14.530</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>14.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[3][A]</td>
<td>core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>14.633</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C7[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s16/O</td>
</tr>
<tr>
<td>14.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>14.736</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>15.765</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td>core/F_7_s9/I0</td>
</tr>
<tr>
<td>16.136</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][A]</td>
<td style=" background: #97FFFF;">core/F_7_s9/F</td>
</tr>
<tr>
<td>16.140</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[2][B]</td>
<td>core/F_7_s7/I3</td>
</tr>
<tr>
<td>16.602</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R22C16[2][B]</td>
<td style=" background: #97FFFF;">core/F_7_s7/F</td>
</tr>
<tr>
<td>16.779</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[1][A]</td>
<td>core/F_6_s8/I0</td>
</tr>
<tr>
<td>17.296</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C16[1][A]</td>
<td style=" background: #97FFFF;">core/F_6_s8/F</td>
</tr>
<tr>
<td>17.819</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>core/F_6_s2/I1</td>
</tr>
<tr>
<td>18.281</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">core/F_6_s2/F</td>
</tr>
<tr>
<td>18.283</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>core/F_7_s6/I3</td>
</tr>
<tr>
<td>18.832</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">core/F_7_s6/F</td>
</tr>
<tr>
<td>19.006</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[3][B]</td>
<td>core/F_2_s7/I3</td>
</tr>
<tr>
<td>19.576</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C15[3][B]</td>
<td style=" background: #97FFFF;">core/F_2_s7/F</td>
</tr>
<tr>
<td>19.932</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">core/F_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>core/F_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>core/F_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.847, 50.978%; route: 6.352, 47.295%; tC2Q: 0.232, 1.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>16.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>16.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>16.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>16.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>16.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>16.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>16.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>16.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>16.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][B]</td>
<td>core/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>16.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[13]_1_s/COUT</td>
</tr>
<tr>
<td>16.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[1][A]</td>
<td>core/ID16[14]_1_s/CIN</td>
</tr>
<tr>
<td>17.130</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C15[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[14]_1_s/SUM</td>
</tr>
<tr>
<td>17.652</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>core/RegDIH_6_s2/I1</td>
</tr>
<tr>
<td>18.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_6_s2/F</td>
</tr>
<tr>
<td>18.513</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>core/RegDIH_6_s0/I2</td>
</tr>
<tr>
<td>18.966</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>19.930</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C6</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6</td>
<td>core/regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C6</td>
<td>core/regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 42.152%; route: 7.536, 56.120%; tC2Q: 0.232, 1.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>8.152</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>core/n147_s9/I1</td>
</tr>
<tr>
<td>8.605</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">core/n147_s9/F</td>
</tr>
<tr>
<td>9.952</td>
<td>1.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[3][B]</td>
<td>core/mcode/Set_Addr_To_Z_1_s27/I1</td>
</tr>
<tr>
<td>10.501</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[3][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s27/F</td>
</tr>
<tr>
<td>10.673</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s11/I3</td>
</tr>
<tr>
<td>11.243</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s11/F</td>
</tr>
<tr>
<td>11.387</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][B]</td>
<td>core/mcode/Set_Addr_To_Z_1_s2/I1</td>
</tr>
<tr>
<td>11.840</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C9[2][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s2/F</td>
</tr>
<tr>
<td>12.800</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s/I2</td>
</tr>
<tr>
<td>13.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s/F</td>
</tr>
<tr>
<td>14.574</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td>core/n374_s2/I1</td>
</tr>
<tr>
<td>15.091</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R22C8[3][A]</td>
<td style=" background: #97FFFF;">core/n374_s2/F</td>
</tr>
<tr>
<td>16.835</td>
<td>1.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][B]</td>
<td>core/n453_s14/I2</td>
</tr>
<tr>
<td>17.384</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C11[3][B]</td>
<td style=" background: #97FFFF;">core/n453_s14/F</td>
</tr>
<tr>
<td>17.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>core/n453_s11/I1</td>
</tr>
<tr>
<td>17.489</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">core/n453_s11/O</td>
</tr>
<tr>
<td>17.667</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>core/n979_s6/I0</td>
</tr>
<tr>
<td>18.129</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" background: #97FFFF;">core/n979_s6/F</td>
</tr>
<tr>
<td>18.131</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>core/n979_s1/I1</td>
</tr>
<tr>
<td>18.701</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" background: #97FFFF;">core/n979_s1/F</td>
</tr>
<tr>
<td>18.873</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>core/n979_s0/I0</td>
</tr>
<tr>
<td>19.244</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">core/n979_s0/F</td>
</tr>
<tr>
<td>19.928</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT12[A]</td>
<td style=" font-weight:bold;">core/A_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT12[A]</td>
<td>core/A_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT12[A]</td>
<td>core/A_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.154, 38.385%; route: 8.041, 59.887%; tC2Q: 0.232, 1.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>16.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>16.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>16.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>16.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>16.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>16.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>16.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>16.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>16.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][B]</td>
<td>core/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>16.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[13]_1_s/COUT</td>
</tr>
<tr>
<td>16.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[1][A]</td>
<td>core/ID16[14]_1_s/CIN</td>
</tr>
<tr>
<td>17.130</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C15[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[14]_1_s/SUM</td>
</tr>
<tr>
<td>17.652</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td>core/RegDIH_6_s2/I1</td>
</tr>
<tr>
<td>18.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_6_s2/F</td>
</tr>
<tr>
<td>18.513</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>core/RegDIH_6_s0/I2</td>
</tr>
<tr>
<td>18.966</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>19.925</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C9</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9</td>
<td>core/regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C9</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.661, 42.168%; route: 7.531, 56.104%; tC2Q: 0.232, 1.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.672</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/SUM</td>
</tr>
<tr>
<td>17.708</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td>core/RegDIL_1_s2/I1</td>
</tr>
<tr>
<td>18.278</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_1_s2/F</td>
</tr>
<tr>
<td>18.279</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>core/RegDIL_1_s0/I1</td>
</tr>
<tr>
<td>18.796</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_1_s0/F</td>
</tr>
<tr>
<td>19.911</td>
<td>1.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_0_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.466, 40.761%; route: 7.712, 57.509%; tC2Q: 0.232, 1.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>16.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>16.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>16.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>16.989</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/SUM</td>
</tr>
<tr>
<td>18.025</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>core/RegDIH_2_s1/I1</td>
</tr>
<tr>
<td>18.574</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_2_s1/F</td>
</tr>
<tr>
<td>18.575</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>core/RegDIH_2_s0/I0</td>
</tr>
<tr>
<td>18.946</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_2_s0/F</td>
</tr>
<tr>
<td>19.910</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_0_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10</td>
<td>core/regs/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C10</td>
<td>core/regs/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.616, 41.882%; route: 7.561, 56.388%; tC2Q: 0.232, 1.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>8.152</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>core/n147_s9/I1</td>
</tr>
<tr>
<td>8.605</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">core/n147_s9/F</td>
</tr>
<tr>
<td>9.952</td>
<td>1.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[3][B]</td>
<td>core/mcode/Set_Addr_To_Z_1_s27/I1</td>
</tr>
<tr>
<td>10.501</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[3][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s27/F</td>
</tr>
<tr>
<td>10.673</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s11/I3</td>
</tr>
<tr>
<td>11.243</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s11/F</td>
</tr>
<tr>
<td>11.387</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][B]</td>
<td>core/mcode/Set_Addr_To_Z_1_s2/I1</td>
</tr>
<tr>
<td>11.840</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C9[2][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s2/F</td>
</tr>
<tr>
<td>12.800</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s/I2</td>
</tr>
<tr>
<td>13.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s/F</td>
</tr>
<tr>
<td>14.574</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td>core/n374_s2/I1</td>
</tr>
<tr>
<td>15.091</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R22C8[3][A]</td>
<td style=" background: #97FFFF;">core/n374_s2/F</td>
</tr>
<tr>
<td>16.505</td>
<td>1.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>core/n440_s16/I2</td>
</tr>
<tr>
<td>16.876</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">core/n440_s16/F</td>
</tr>
<tr>
<td>16.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>core/n440_s11/I1</td>
</tr>
<tr>
<td>16.979</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">core/n440_s11/O</td>
</tr>
<tr>
<td>17.155</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>core/n966_s9/I0</td>
</tr>
<tr>
<td>17.704</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">core/n966_s9/F</td>
</tr>
<tr>
<td>17.877</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>core/n966_s2/I2</td>
</tr>
<tr>
<td>18.426</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">core/n966_s2/F</td>
</tr>
<tr>
<td>18.598</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td>core/n966_s0/I1</td>
</tr>
<tr>
<td>19.115</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td style=" background: #97FFFF;">core/n966_s0/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT22[A]</td>
<td style=" font-weight:bold;">core/A_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT22[A]</td>
<td>core/A_15_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT22[A]</td>
<td>core/A_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.186, 38.693%; route: 7.985, 59.576%; tC2Q: 0.232, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>16.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>16.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>16.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>16.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>16.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>16.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>16.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>16.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>16.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][B]</td>
<td>core/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>16.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[13]_1_s/COUT</td>
</tr>
<tr>
<td>16.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[1][A]</td>
<td>core/ID16[14]_1_s/CIN</td>
</tr>
<tr>
<td>16.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[14]_1_s/COUT</td>
</tr>
<tr>
<td>16.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[1][B]</td>
<td>core/ID16[15]_1_s/CIN</td>
</tr>
<tr>
<td>17.165</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C15[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[15]_1_s/SUM</td>
</tr>
<tr>
<td>17.687</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>core/RegDIH_7_s1/I1</td>
</tr>
<tr>
<td>18.204</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>18.694</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>core/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>19.211</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11</td>
<td>core/regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C11</td>
<td>core/regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.906, 44.064%; route: 7.265, 54.205%; tC2Q: 0.232, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>16.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>16.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>16.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>16.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>16.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>16.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>16.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>16.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>16.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][B]</td>
<td>core/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>16.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[13]_1_s/COUT</td>
</tr>
<tr>
<td>16.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[1][A]</td>
<td>core/ID16[14]_1_s/CIN</td>
</tr>
<tr>
<td>16.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[14]_1_s/COUT</td>
</tr>
<tr>
<td>16.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[1][B]</td>
<td>core/ID16[15]_1_s/CIN</td>
</tr>
<tr>
<td>17.165</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C15[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[15]_1_s/SUM</td>
</tr>
<tr>
<td>17.687</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>core/RegDIH_7_s1/I1</td>
</tr>
<tr>
<td>18.204</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>18.694</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>core/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>19.211</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>19.904</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C9</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9</td>
<td>core/regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C9</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.906, 44.064%; route: 7.265, 54.205%; tC2Q: 0.232, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.778</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/SUM</td>
</tr>
<tr>
<td>17.737</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[3][B]</td>
<td>core/RegDIL_4_s2/I1</td>
</tr>
<tr>
<td>18.199</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C6[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_4_s2/F</td>
</tr>
<tr>
<td>18.200</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>core/RegDIL_4_s0/I1</td>
</tr>
<tr>
<td>18.717</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>19.904</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_1_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13</td>
<td>core/regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C13</td>
<td>core/regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.464, 40.766%; route: 7.707, 57.503%; tC2Q: 0.232, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>8.152</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>core/n147_s9/I1</td>
</tr>
<tr>
<td>8.605</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">core/n147_s9/F</td>
</tr>
<tr>
<td>9.952</td>
<td>1.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[3][B]</td>
<td>core/mcode/Set_Addr_To_Z_1_s27/I1</td>
</tr>
<tr>
<td>10.501</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[3][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s27/F</td>
</tr>
<tr>
<td>10.673</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s11/I3</td>
</tr>
<tr>
<td>11.243</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s11/F</td>
</tr>
<tr>
<td>11.387</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][B]</td>
<td>core/mcode/Set_Addr_To_Z_1_s2/I1</td>
</tr>
<tr>
<td>11.840</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C9[2][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s2/F</td>
</tr>
<tr>
<td>12.800</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s/I2</td>
</tr>
<tr>
<td>13.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s/F</td>
</tr>
<tr>
<td>14.574</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td>core/n374_s2/I1</td>
</tr>
<tr>
<td>15.091</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R22C8[3][A]</td>
<td style=" background: #97FFFF;">core/n374_s2/F</td>
</tr>
<tr>
<td>16.040</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][B]</td>
<td>core/n451_s14/I2</td>
</tr>
<tr>
<td>16.610</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C8[3][B]</td>
<td style=" background: #97FFFF;">core/n451_s14/F</td>
</tr>
<tr>
<td>16.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>core/n451_s11/I1</td>
</tr>
<tr>
<td>16.715</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">core/n451_s11/O</td>
</tr>
<tr>
<td>16.893</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>core/n977_s7/I0</td>
</tr>
<tr>
<td>17.442</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">core/n977_s7/F</td>
</tr>
<tr>
<td>17.615</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>core/n977_s3/I2</td>
</tr>
<tr>
<td>17.986</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">core/n977_s3/F</td>
</tr>
<tr>
<td>18.399</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td>core/n977_s0/I2</td>
</tr>
<tr>
<td>18.954</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C9[0][B]</td>
<td style=" background: #97FFFF;">core/n977_s0/F</td>
</tr>
<tr>
<td>19.881</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td style=" font-weight:bold;">core/A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>core/A_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT13[A]</td>
<td>core/A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.247, 39.216%; route: 7.901, 59.050%; tC2Q: 0.232, 1.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>16.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>16.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>16.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>16.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>16.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>16.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>16.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>16.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>16.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][B]</td>
<td>core/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>17.094</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[13]_1_s/SUM</td>
</tr>
<tr>
<td>17.783</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>core/RegDIH_5_s2/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>18.567</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>core/RegDIH_5_s0/I2</td>
</tr>
<tr>
<td>18.938</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>19.869</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C9</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9</td>
<td>core/regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C9</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.543, 41.468%; route: 7.593, 56.797%; tC2Q: 0.232, 1.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>16.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>16.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>16.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>16.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>16.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>16.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>16.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>17.059</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/SUM</td>
</tr>
<tr>
<td>17.853</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[3][B]</td>
<td>core/RegDIH_4_s1/I1</td>
</tr>
<tr>
<td>18.402</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C7[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s1/F</td>
</tr>
<tr>
<td>18.403</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[3][A]</td>
<td>core/RegDIH_4_s0/I0</td>
</tr>
<tr>
<td>18.920</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>19.857</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11</td>
<td>core/regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C11</td>
<td>core/regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.832, 43.667%; route: 7.292, 54.596%; tC2Q: 0.232, 1.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>16.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>16.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>16.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>16.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>16.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>16.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>16.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>17.059</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/SUM</td>
</tr>
<tr>
<td>17.853</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[3][B]</td>
<td>core/RegDIH_4_s1/I1</td>
</tr>
<tr>
<td>18.402</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C7[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s1/F</td>
</tr>
<tr>
<td>18.403</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[3][A]</td>
<td>core/RegDIH_4_s0/I0</td>
</tr>
<tr>
<td>18.920</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>19.835</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C6</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6</td>
<td>core/regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C6</td>
<td>core/regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.832, 43.739%; route: 7.270, 54.521%; tC2Q: 0.232, 1.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>8.152</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>core/n147_s9/I1</td>
</tr>
<tr>
<td>8.605</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">core/n147_s9/F</td>
</tr>
<tr>
<td>9.952</td>
<td>1.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[3][B]</td>
<td>core/mcode/Set_Addr_To_Z_1_s27/I1</td>
</tr>
<tr>
<td>10.501</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[3][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s27/F</td>
</tr>
<tr>
<td>10.673</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s11/I3</td>
</tr>
<tr>
<td>11.243</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s11/F</td>
</tr>
<tr>
<td>11.387</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][B]</td>
<td>core/mcode/Set_Addr_To_Z_1_s2/I1</td>
</tr>
<tr>
<td>11.840</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C9[2][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s2/F</td>
</tr>
<tr>
<td>12.800</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>core/mcode/Set_Addr_To_Z_1_s/I2</td>
</tr>
<tr>
<td>13.355</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_Addr_To_Z_1_s/F</td>
</tr>
<tr>
<td>14.574</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[3][A]</td>
<td>core/n374_s2/I1</td>
</tr>
<tr>
<td>15.091</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R22C8[3][A]</td>
<td style=" background: #97FFFF;">core/n374_s2/F</td>
</tr>
<tr>
<td>16.354</td>
<td>1.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td>core/n455_s15/I2</td>
</tr>
<tr>
<td>16.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td style=" background: #97FFFF;">core/n455_s15/F</td>
</tr>
<tr>
<td>16.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>core/n455_s11/I1</td>
</tr>
<tr>
<td>17.012</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">core/n455_s11/O</td>
</tr>
<tr>
<td>17.265</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[3][A]</td>
<td>core/n981_s4/I0</td>
</tr>
<tr>
<td>17.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[3][A]</td>
<td style=" background: #97FFFF;">core/n981_s4/F</td>
</tr>
<tr>
<td>17.806</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[3][B]</td>
<td>core/n981_s1/I1</td>
</tr>
<tr>
<td>18.268</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[3][B]</td>
<td style=" background: #97FFFF;">core/n981_s1/F</td>
</tr>
<tr>
<td>18.441</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td>core/n981_s0/I0</td>
</tr>
<tr>
<td>18.812</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C17[2][B]</td>
<td style=" background: #97FFFF;">core/n981_s0/F</td>
</tr>
<tr>
<td>19.767</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT22[B]</td>
<td style=" font-weight:bold;">core/A_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT22[B]</td>
<td>core/A_0_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT22[B]</td>
<td>core/A_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.959, 37.383%; route: 8.074, 60.868%; tC2Q: 0.232, 1.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.778</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/SUM</td>
</tr>
<tr>
<td>17.737</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[3][B]</td>
<td>core/RegDIL_4_s2/I1</td>
</tr>
<tr>
<td>18.199</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C6[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_4_s2/F</td>
</tr>
<tr>
<td>18.200</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>core/RegDIL_4_s0/I1</td>
</tr>
<tr>
<td>18.717</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>19.760</td>
<td>1.042</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8</td>
<td>core/regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C8</td>
<td>core/regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.464, 41.209%; route: 7.563, 57.041%; tC2Q: 0.232, 1.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.848</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/SUM</td>
</tr>
<tr>
<td>17.536</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>core/RegDIL_6_s1/I1</td>
</tr>
<tr>
<td>17.998</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>18.171</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[3][A]</td>
<td>core/RegDIL_6_s0/I2</td>
</tr>
<tr>
<td>18.726</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C12[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>19.758</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8</td>
<td>core/regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C8</td>
<td>core/regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.572, 42.032%; route: 7.452, 56.217%; tC2Q: 0.232, 1.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>16.484</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>16.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>16.519</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>16.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][A]</td>
<td>core/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>16.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>16.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[2][B]</td>
<td>core/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>16.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>16.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>16.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C15[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>16.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][B]</td>
<td>core/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>17.094</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[13]_1_s/SUM</td>
</tr>
<tr>
<td>17.783</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>core/RegDIH_5_s2/I1</td>
</tr>
<tr>
<td>18.154</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>18.567</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>core/RegDIH_5_s0/I2</td>
</tr>
<tr>
<td>18.938</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>19.736</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C6</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6</td>
<td>core/regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C6</td>
<td>core/regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.543, 41.884%; route: 7.460, 56.363%; tC2Q: 0.232, 1.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.672</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/SUM</td>
</tr>
<tr>
<td>17.708</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td>core/RegDIL_1_s2/I1</td>
</tr>
<tr>
<td>18.278</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_1_s2/F</td>
</tr>
<tr>
<td>18.279</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>core/RegDIL_1_s0/I1</td>
</tr>
<tr>
<td>18.796</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_1_s0/F</td>
</tr>
<tr>
<td>19.733</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_0_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C9</td>
<td>core/regs/RegsL_RegsL_0_0_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C9</td>
<td>core/regs/RegsL_RegsL_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.466, 41.310%; route: 7.534, 56.937%; tC2Q: 0.232, 1.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.707</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/SUM</td>
</tr>
<tr>
<td>17.590</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td>core/RegDIL_2_s1/I1</td>
</tr>
<tr>
<td>18.139</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_2_s1/F</td>
</tr>
<tr>
<td>18.140</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[3][B]</td>
<td>core/RegDIL_2_s0/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C5[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_2_s0/F</td>
</tr>
<tr>
<td>19.733</td>
<td>1.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7</td>
<td>core/regs/RegsL_RegsL_0_0_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C7</td>
<td>core/regs/RegsL_RegsL_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.518, 41.705%; route: 7.481, 56.541%; tC2Q: 0.232, 1.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>core/IR_1_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">core/IR_1_s0/Q</td>
</tr>
<tr>
<td>7.851</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>core/RegDIH_0_s4/I1</td>
</tr>
<tr>
<td>8.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s4/F</td>
</tr>
<tr>
<td>8.925</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>core/mcode/IncDec_16_Z[3]_2_s24/I2</td>
</tr>
<tr>
<td>9.378</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/IncDec_16_Z[3]_2_s24/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[1][A]</td>
<td>core/n1813_s30/I3</td>
</tr>
<tr>
<td>10.374</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C11[1][A]</td>
<td style=" background: #97FFFF;">core/n1813_s30/F</td>
</tr>
<tr>
<td>10.553</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][B]</td>
<td>core/n1813_s29/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1813_s29/F</td>
</tr>
<tr>
<td>11.674</td>
<td>0.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][B]</td>
<td>core/RegAddrA_2_s11/I1</td>
</tr>
<tr>
<td>12.127</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C9[3][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s11/F</td>
</tr>
<tr>
<td>12.824</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>core/RegAddrA_2_s7/I2</td>
</tr>
<tr>
<td>13.195</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s7/F</td>
</tr>
<tr>
<td>13.637</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[3][A]</td>
<td>core/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>14.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R24C7[3][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C12</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C12</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>15.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>16.202</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C13[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>16.202</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C13[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>16.237</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C13[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>16.308</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>16.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>16.343</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>16.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C13[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C13[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>16.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>16.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>16.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td>core/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>16.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>16.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td>core/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>16.918</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/SUM</td>
</tr>
<tr>
<td>17.364</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>core/RegDIH_0_s2/I1</td>
</tr>
<tr>
<td>17.881</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s2/F</td>
</tr>
<tr>
<td>18.399</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][B]</td>
<td>core/RegDIH_0_s0/I2</td>
</tr>
<tr>
<td>18.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C10[2][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_0_s0/F</td>
</tr>
<tr>
<td>19.714</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C5</td>
<td>core/regs/RegsH_RegsH_0_0_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C5</td>
<td>core/regs/RegsH_RegsH_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.659, 42.833%; route: 7.321, 55.411%; tC2Q: 0.232, 1.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/Alternate_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Alternate_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>core/Alternate_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">core/Alternate_s1/Q</td>
</tr>
<tr>
<td>4.846</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>core/n1590_s2/I0</td>
</tr>
<tr>
<td>5.078</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">core/n1590_s2/F</td>
</tr>
<tr>
<td>5.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">core/Alternate_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>core/Alternate_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>core/Alternate_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td>core/R_4_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C5[2][A]</td>
<td style=" font-weight:bold;">core/R_4_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td>core/n984_s0/I1</td>
</tr>
<tr>
<td>5.133</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td style=" background: #97FFFF;">core/n984_s0/F</td>
</tr>
<tr>
<td>5.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td style=" font-weight:bold;">core/R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td>core/R_4_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C5[2][A]</td>
<td>core/R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.507%; route: 0.004, 0.740%; tC2Q: 0.202, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/F_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Fp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][B]</td>
<td>core/F_5_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C17[1][B]</td>
<td style=" font-weight:bold;">core/F_5_s0/Q</td>
</tr>
<tr>
<td>5.191</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td style=" font-weight:bold;">core/Fp_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>core/Fp_5_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>core/Fp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/BusReq_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/BusAck_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>core/BusReq_s_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C6[1][A]</td>
<td style=" font-weight:bold;">core/BusReq_s_s0/Q</td>
</tr>
<tr>
<td>4.967</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][B]</td>
<td>core/n2426_s2/I0</td>
</tr>
<tr>
<td>5.199</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][B]</td>
<td style=" background: #97FFFF;">core/n2426_s2/F</td>
</tr>
<tr>
<td>5.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][B]</td>
<td style=" font-weight:bold;">core/BusAck_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][B]</td>
<td>core/BusAck_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C6[1][B]</td>
<td>core/BusAck_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.321%; route: 0.128, 22.879%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/PC_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/HaltPC_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>core/PC_8_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C13[2][A]</td>
<td style=" font-weight:bold;">core/PC_8_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">core/HaltPC_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>core/HaltPC_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>core/HaltPC_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.360, 64.200%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/ACC_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Ap_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>core/ACC_7_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">core/ACC_7_s0/Q</td>
</tr>
<tr>
<td>5.200</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">core/Ap_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>core/Ap_7_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>core/Ap_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.361, 64.100%; tC2Q: 0.202, 35.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>core/R_0_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">core/R_0_s0/Q</td>
</tr>
<tr>
<td>4.970</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>core/n987_s0/I1</td>
</tr>
<tr>
<td>5.202</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">core/n987_s0/F</td>
</tr>
<tr>
<td>5.202</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">core/R_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>core/R_1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>core/R_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.082%; route: 0.132, 23.326%; tC2Q: 0.201, 35.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/Alternate_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/RegAddrB_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>core/Alternate_s1/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">core/Alternate_s1/Q</td>
</tr>
<tr>
<td>4.974</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td>core/n1793_s0/I2</td>
</tr>
<tr>
<td>5.206</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td style=" background: #97FFFF;">core/n1793_s0/F</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td style=" font-weight:bold;">core/RegAddrB_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td>core/RegAddrB_r_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C14[0][A]</td>
<td>core/RegAddrB_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.844%; route: 0.135, 23.769%; tC2Q: 0.201, 35.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/F_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Fp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>core/F_1_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R23C17[2][A]</td>
<td style=" font-weight:bold;">core/F_1_s0/Q</td>
</tr>
<tr>
<td>5.206</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" font-weight:bold;">core/Fp_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>core/Fp_1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>core/Fp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.367, 64.613%; tC2Q: 0.201, 35.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/ACC_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Ap_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>core/ACC_4_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C6[2][A]</td>
<td style=" font-weight:bold;">core/ACC_4_s0/Q</td>
</tr>
<tr>
<td>5.206</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td style=" font-weight:bold;">core/Ap_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td>core/Ap_4_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C6[2][A]</td>
<td>core/Ap_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.367, 64.613%; tC2Q: 0.201, 35.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/mcycle_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Pre_XY_F_M_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[2][B]</td>
<td>core/mcycle_4_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R25C8[2][B]</td>
<td style=" font-weight:bold;">core/mcycle_4_s0/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>0.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C8[0][B]</td>
<td>core/n2285_s2/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C8[0][B]</td>
<td style=" background: #97FFFF;">core/n2285_s2/F</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C8[0][B]</td>
<td style=" font-weight:bold;">core/Pre_XY_F_M_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[0][B]</td>
<td>core/Pre_XY_F_M_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C8[0][B]</td>
<td>core/Pre_XY_F_M_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.744%; route: 0.136, 23.957%; tC2Q: 0.201, 35.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>core/R_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">core/R_0_s0/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>core/n988_s0/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" background: #97FFFF;">core/n988_s0/F</td>
</tr>
<tr>
<td>5.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">core/R_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>core/R_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>core/R_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.760%; route: 0.005, 0.856%; tC2Q: 0.202, 35.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/mcycle_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Pre_XY_F_M_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[2][A]</td>
<td>core/mcycle_5_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R26C10[2][A]</td>
<td style=" font-weight:bold;">core/mcycle_5_s0/Q</td>
</tr>
<tr>
<td>4.977</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[1][A]</td>
<td>core/n2287_s2/I0</td>
</tr>
<tr>
<td>5.209</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C9[1][A]</td>
<td style=" background: #97FFFF;">core/n2287_s2/F</td>
</tr>
<tr>
<td>5.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[1][A]</td>
<td style=" font-weight:bold;">core/Pre_XY_F_M_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[1][A]</td>
<td>core/Pre_XY_F_M_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C9[1][A]</td>
<td>core/Pre_XY_F_M_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.610%; route: 0.138, 24.206%; tC2Q: 0.201, 35.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/Pre_XY_F_M_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/mcycle_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[2][A]</td>
<td>core/Pre_XY_F_M_1_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R26C8[2][A]</td>
<td style=" font-weight:bold;">core/Pre_XY_F_M_1_s0/Q</td>
</tr>
<tr>
<td>4.965</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[0][B]</td>
<td>core/n2350_s2/I1</td>
</tr>
<tr>
<td>5.255</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C10[0][B]</td>
<td style=" background: #97FFFF;">core/n2350_s2/F</td>
</tr>
<tr>
<td>5.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C10[0][B]</td>
<td style=" font-weight:bold;">core/mcycle_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[0][B]</td>
<td>core/mcycle_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C10[0][B]</td>
<td>core/mcycle_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.951%; route: 0.126, 20.345%; tC2Q: 0.202, 32.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/Alternate_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/RegAddrA_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>core/Alternate_s1/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">core/Alternate_s1/Q</td>
</tr>
<tr>
<td>4.974</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[0][B]</td>
<td>core/n1784_s0/I2</td>
</tr>
<tr>
<td>5.264</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C14[0][B]</td>
<td style=" background: #97FFFF;">core/n1784_s0/F</td>
</tr>
<tr>
<td>5.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[0][B]</td>
<td style=" font-weight:bold;">core/RegAddrA_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[0][B]</td>
<td>core/RegAddrA_r_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C14[0][B]</td>
<td>core/RegAddrA_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.325%; route: 0.135, 21.566%; tC2Q: 0.201, 32.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/TmpAddr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>core/IR_4_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>67</td>
<td>R12C9[1][B]</td>
<td style=" font-weight:bold;">core/IR_4_s0/Q</td>
</tr>
<tr>
<td>4.990</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>core/n1195_s8/I1</td>
</tr>
<tr>
<td>5.222</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">core/n1195_s8/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>core/n1195_s5/I1</td>
</tr>
<tr>
<td>5.274</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">core/n1195_s5/O</td>
</tr>
<tr>
<td>5.284</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" font-weight:bold;">core/TmpAddr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>core/TmpAddr_4_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[1][A]</td>
<td>core/TmpAddr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.284, 43.932%; route: 0.160, 24.821%; tC2Q: 0.202, 31.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/tstate_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/tstate_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>core/tstate_5_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C7[1][B]</td>
<td style=" font-weight:bold;">core/tstate_5_s0/Q</td>
</tr>
<tr>
<td>4.959</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>core/n2403_s2/I1</td>
</tr>
<tr>
<td>5.303</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">core/n2403_s2/F</td>
</tr>
<tr>
<td>5.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" font-weight:bold;">core/tstate_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>core/tstate_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>core/tstate_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.710%; route: 0.120, 18.076%; tC2Q: 0.201, 30.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/tstate_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/tstate_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[2][A]</td>
<td>core/tstate_1_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C8[2][A]</td>
<td style=" font-weight:bold;">core/tstate_1_s0/Q</td>
</tr>
<tr>
<td>4.962</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][B]</td>
<td>core/n2407_s2/I1</td>
</tr>
<tr>
<td>5.306</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][B]</td>
<td style=" background: #97FFFF;">core/n2407_s2/F</td>
</tr>
<tr>
<td>5.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][B]</td>
<td style=" font-weight:bold;">core/tstate_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][B]</td>
<td>core/tstate_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C8[0][B]</td>
<td>core/tstate_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.456%; route: 0.124, 18.478%; tC2Q: 0.201, 30.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/tstate_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/tstate_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>core/tstate_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td style=" font-weight:bold;">core/tstate_6_s0/Q</td>
</tr>
<tr>
<td>4.966</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>core/n2409_s2/I1</td>
</tr>
<tr>
<td>5.310</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td style=" background: #97FFFF;">core/n2409_s2/F</td>
</tr>
<tr>
<td>5.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td style=" font-weight:bold;">core/tstate_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>core/tstate_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C7[0][A]</td>
<td>core/tstate_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.174%; route: 0.126, 18.777%; tC2Q: 0.202, 30.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/Auto_Wait_t1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Auto_Wait_t2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[1][B]</td>
<td>core/Auto_Wait_t1_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C8[1][B]</td>
<td style=" font-weight:bold;">core/Auto_Wait_t1_s0/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[1][A]</td>
<td>core/n2208_s1/I1</td>
</tr>
<tr>
<td>5.313</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[1][A]</td>
<td style=" background: #97FFFF;">core/n2208_s1/F</td>
</tr>
<tr>
<td>5.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[1][A]</td>
<td style=" font-weight:bold;">core/Auto_Wait_t2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[1][A]</td>
<td>core/Auto_Wait_t2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C8[1][A]</td>
<td>core/Auto_Wait_t2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.935%; route: 0.130, 19.303%; tC2Q: 0.201, 29.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>core/R_2_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">core/R_2_s0/Q</td>
</tr>
<tr>
<td>4.969</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>core/n986_s0/I1</td>
</tr>
<tr>
<td>5.313</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">core/n986_s0/F</td>
</tr>
<tr>
<td>5.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">core/R_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>core/R_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>core/R_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.903%; route: 0.131, 19.354%; tC2Q: 0.201, 29.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/ACC_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>core/ACC_5_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">core/ACC_5_s0/Q</td>
</tr>
<tr>
<td>4.977</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>core/n983_s0/I1</td>
</tr>
<tr>
<td>5.321</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">core/n983_s0/F</td>
</tr>
<tr>
<td>5.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" font-weight:bold;">core/R_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>core/R_5_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>core/R_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.345%; route: 0.138, 20.238%; tC2Q: 0.201, 29.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/Auto_Wait_t2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Auto_Wait_t1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[1][A]</td>
<td>core/Auto_Wait_t2_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C8[1][A]</td>
<td style=" font-weight:bold;">core/Auto_Wait_t2_s0/Q</td>
</tr>
<tr>
<td>4.959</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[1][B]</td>
<td>core/n2206_s2/I0</td>
</tr>
<tr>
<td>5.323</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[1][B]</td>
<td style=" background: #97FFFF;">core/n2206_s2/F</td>
</tr>
<tr>
<td>5.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[1][B]</td>
<td style=" font-weight:bold;">core/Auto_Wait_t1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[1][B]</td>
<td>core/Auto_Wait_t1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C8[1][B]</td>
<td>core/Auto_Wait_t1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 53.119%; route: 0.120, 17.549%; tC2Q: 0.201, 29.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/ACC_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Ap_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td>core/ACC_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C14[2][A]</td>
<td style=" font-weight:bold;">core/ACC_3_s0/Q</td>
</tr>
<tr>
<td>5.324</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[2][B]</td>
<td style=" font-weight:bold;">core/Ap_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[2][B]</td>
<td>core/Ap_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[2][B]</td>
<td>core/Ap_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.549%; tC2Q: 0.202, 29.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/PC_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/HaltPC_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>core/PC_7_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C18[1][A]</td>
<td style=" font-weight:bold;">core/PC_7_s0/Q</td>
</tr>
<tr>
<td>5.324</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">core/HaltPC_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>268</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>core/HaltPC_7_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>core/HaltPC_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.549%; tC2Q: 0.202, 29.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>wr_n_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>wr_n_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>wr_n_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>iorq_n_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>iorq_n_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>iorq_n_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>di_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>di_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>di_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>di_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>di_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>di_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/PC_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/PC_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/PC_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/HaltPC_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/HaltPC_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/HaltPC_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/TmpAddr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/TmpAddr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/TmpAddr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/Fp_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/Fp_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/Fp_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/Alternate_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/Alternate_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/Alternate_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/ACC_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/ACC_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/ACC_7_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>268</td>
<td>clk_d</td>
<td>-3.542</td>
<td>2.274</td>
</tr>
<tr>
<td>82</td>
<td>IR[3]</td>
<td>-3.512</td>
<td>2.535</td>
</tr>
<tr>
<td>78</td>
<td>mcycle_Z[0]</td>
<td>-3.371</td>
<td>3.220</td>
</tr>
<tr>
<td>76</td>
<td>mcycle[1]</td>
<td>-3.528</td>
<td>2.451</td>
</tr>
<tr>
<td>69</td>
<td>core/ClkEn</td>
<td>3.494</td>
<td>2.297</td>
</tr>
<tr>
<td>68</td>
<td>core/IR_2[5]</td>
<td>-3.542</td>
<td>2.095</td>
</tr>
<tr>
<td>67</td>
<td>core/IR_2[4]</td>
<td>-3.531</td>
<td>2.670</td>
</tr>
<tr>
<td>67</td>
<td>ISet[1]</td>
<td>-2.733</td>
<td>2.102</td>
</tr>
<tr>
<td>61</td>
<td>core/ALU_Op_r[1]</td>
<td>-2.515</td>
<td>1.541</td>
</tr>
<tr>
<td>57</td>
<td>IR[7]</td>
<td>-3.506</td>
<td>2.107</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C40</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C50</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C33</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C34</td>
<td>100.00%</td>
</tr>
<tr>
<td>R21C37</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 10 -waveform {0 5} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
