{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",[
          ["in",["Record",[["arg_0",["Array",1,["Array",1,["Array",16,"BitIn"]]]]]]],
          ["reset","BitIn"],
          ["out",["Array",1,["Array",1,["Array",16,"Bit"]]]],
          ["valid","Bit"]
        ]],
        "instances":{
          "add_0_0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1_0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_2_0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "const0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const00_17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const10_14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000E"]}
          },
          "const20_11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000B"]}
          },
          "io16_out_0_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_in_arg_0_0_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io1_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "mul_0_0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_1_0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_2_0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lakemem":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 1],
                         "config":["Json", {
                             "stencil_valid":{"dimensionality": 2, "cycle_starting_addr":[128], "extent": [64,100], "cycle_stride": [1,64]},
                             "in2agg_0":{"dimensionality": 4, "cycle_starting_addr":[0], "extent": [4,16,64,1], "cycle_stride": [1,4,64,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,0,0,0]},
                             "agg2sram":{"dimensionality": 3, "cycle_starting_addr":[4], "extent": [16,64,1], "cycle_stride": [4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [0,0,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,16,0]},
                             "sram2tb":{"dimensionality": 4, "cycle_starting_addr":[123], "extent": [2,16,64,1], "cycle_stride": [2,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [0], "read_data_stride": [16,1,16,0], "mux_write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "mux_write_data_starting_addr": [0], "mux_write_data_stride": [1,0,0,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [0,1,16,0]},
                             "tb2out_0":{"dimensionality": 4, "cycle_starting_addr":[128], "extent": [4,16,64,1], "cycle_stride": [1,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,4,64,0]},
                             "tb2out_1":{"dimensionality": 4, "cycle_starting_addr":[128], "extent": [4,16,64,1], "cycle_stride": [1,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,4,64,0]}
                         }]}}
        },
        "connections":[
          ["const0_0.out","add_0_0$binop.data.in.0"],
          ["mul_0_0$binop.data.out","add_0_0$binop.data.in.1"],
          ["add_1_0$binop.data.in.0","add_0_0$binop.data.out"],
          ["mul_1_0$binop.data.out","add_1_0$binop.data.in.1"],
          ["add_2_0$binop.data.in.0","add_1_0$binop.data.out"],
          ["mul_2_0$binop.data.out","add_2_0$binop.data.in.1"],
          ["io16_out_0_0.in","add_2_0$binop.data.out"],
          ["mul_0_0$binop.data.in.0","const00_17.out"],
          ["mul_1_0$binop.data.in.0","const10_14.out"],
          ["mul_2_0$binop.data.in.0","const20_11.out"],
          ["lakemem.data_in_0","io16in_in_arg_0_0_0.out"],
          ["mul_0_0$binop.data.in.1","io16in_in_arg_0_0_0.out"],
          ["mul_1_0$binop.data.in.1","lakemem.data_out_1"],
          ["mul_2_0$binop.data.in.1","lakemem.data_out_0"],
          ["lakemem.flush","io1in_reset.out"],
          ["lakemem.stencil_valid","io1_valid.in"]
        ]
      }
    }
  }
}
}
