Verilator Tree Dump (format 0x3900) from <e24526> to <e35853>
     NETLIST 0x55573dea1f80 <e1> {a0}
    1: MODULE 0x55573dec1b00 <e17417> {c5}  mips_cpu_bus  L2
    1:2: VAR 0x55573dec2ee0 <e32609#> {c7} @dt=0x55573dec2600@(nw1)  clk INPUT PORT
    1:2: VAR 0x55573deb8540 <e32612#> {c8} @dt=0x55573deb7c20@(nw1)  reset INPUT PORT
    1:2: VAR 0x55573ded0320 <e32615#> {c9} @dt=0x55573decf920@(nw1)  active OUTPUT PORT
    1:2: VAR 0x55573dee4940 <e32618#> {c10} @dt=0x55573dee44c0@(nw32)  register_v0 OUTPUT PORT
    1:2: VAR 0x55573dee57c0 <e32626#> {c13} @dt=0x55573dee5340@(nw32)  address OUTPUT PORT
    1:2: VAR 0x55573dee5be0 <e32634#> {c14} @dt=0x55573dee5b00@(nw1)  write OUTPUT PORT
    1:2: VAR 0x55573dee6000 <e32637#> {c15} @dt=0x55573dee5f20@(nw1)  read OUTPUT PORT
    1:2: VAR 0x55573dee6420 <e32640#> {c16} @dt=0x55573dee6340@(nw1)  waitrequest INPUT PORT
    1:2: VAR 0x55573dee72a0 <e32643#> {c17} @dt=0x55573dee6e20@(nw32)  writedata OUTPUT PORT
    1:2: VAR 0x55573dee8120 <e32651#> {c18} @dt=0x55573dee7ca0@(nw4)  byteenable OUTPUT PORT
    1:2: VAR 0x55573dee9280 <e32659#> {c19} @dt=0x55573dee8d80@(nw32)  readdata INPUT PORT
    1:2: VAR 0x55573dee9700 <e32667#> {c22} @dt=0x55573dee9620@(nw1)  internal_clk VAR
    1:2: VAR 0x55573deea880 <e32670#> {c25} @dt=0x55573deea3c0@(nw32)  program_counter_prime VAR
    1:2: VAR 0x55573deeb9e0 <e32678#> {c26} @dt=0x55573deeb4e0@(nw32)  instr_address VAR
    1:2: VAR 0x55573deecb00 <e32686#> {c27} @dt=0x55573deec600@(nw32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x55573deedc20 <e32694#> {c28} @dt=0x55573deed720@(nw32)  program_counter_mux_1_out VAR
    1:2: VAR 0x55573deee020 <e32702#> {c29} @dt=0x55573deedf40@(nw1)  HALT_fetch VAR
    1:2: VAR 0x55573deee460 <e32705#> {c32} @dt=0x55573deee380@(nw1)  program_counter_src_decode VAR
    1:2: VAR 0x55573deee8c0 <e32708#> {c33} @dt=0x55573deee7e0@(nw1)  register_write_decode VAR
    1:2: VAR 0x55573deeecc0 <e32711#> {c34} @dt=0x55573deeebe0@(nw1)  memory_to_register_decode VAR
    1:2: VAR 0x55573deef120 <e32714#> {c35} @dt=0x55573deef040@(nw1)  memory_write_decode VAR
    1:2: VAR 0x55573def0220 <e32717#> {c36} @dt=0x55573deefda0@(nw2)  ALU_src_B_decode VAR
    1:2: VAR 0x55573def0fc0 <e32725#> {c37} @dt=0x55573def0b40@(nw2)  register_destination_decode VAR
    1:2: VAR 0x55573def1300 <e32733#> {c38} @dt=0x55573def1220@(nw1)  branch_decode VAR
    1:2: VAR 0x55573def1700 <e32736#> {c39} @dt=0x55573def1620@(nw1)  equal_decode VAR
    1:2: VAR 0x55573def26a0 <e32739#> {c40} @dt=0x55573def2220@(nw6)  ALU_function_decode VAR
    1:2: VAR 0x55573def2aa0 <e32747#> {c41} @dt=0x55573def29c0@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x55573def2ea0 <e32750#> {c42} @dt=0x55573def2dc0@(nw1)  using_HI_LO_decode VAR
    1:2: VAR 0x55573def32a0 <e32753#> {c43} @dt=0x55573def31c0@(nw1)  j_instruction_decode VAR
    1:2: VAR 0x55573def36a0 <e32756#> {c44} @dt=0x55573def35c0@(nw1)  HI_register_write_decode VAR
    1:2: VAR 0x55573def3aa0 <e32759#> {c45} @dt=0x55573def39c0@(nw1)  LO_register_write_decode VAR
    1:2: VAR 0x55573def3ea0 <e32762#> {c46} @dt=0x55573def3dc0@(nw1)  HALT_decode VAR
    1:2: VAR 0x55573def4e80 <e32765#> {c51} @dt=0x55573def4a00@(nw32)  program_counter_branch_decode VAR
    1:2: VAR 0x55573def5ec0 <e32773#> {c52} @dt=0x55573def59e0@(nw32)  instruction_decode VAR
    1:2: VAR 0x55573def7050 <e32781#> {c53} @dt=0x55573def6b50@(nw32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x55573def81d0 <e32789#> {c55} @dt=0x55573def7cd0@(nw6)  op VAR
    1:2: ASSIGNW 0x55573def8ff0 <e32796#> {c56} @dt=0x55573def7cd0@(nw6)
    1:2:1: SEL 0x55573e2a5a60 <e32818#> {c56} @dt=0x55573df988a0@(G/w6) decl[31:0]]
    1:2:1:1: VARREF 0x55573e223970 <e32809#> {c56} @dt=0x55573def59e0@(nw32)  instruction_decode [RV] <- VAR 0x55573def5ec0 <e32773#> {c52} @dt=0x55573def59e0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55573e2a5cf0 <e32837#> {c56} @dt=0x55573e254770@(G/sw5)  5'h1a
    1:2:1:3: CONST 0x55573e2a5810 <e32811#> {c56} @dt=0x55573e279300@(G/wu32/3)  ?32?h6
    1:2:2: VARREF 0x55573e223a90 <e32795#> {c56} @dt=0x55573def7cd0@(nw6)  op [LV] => VAR 0x55573def81d0 <e32789#> {c55} @dt=0x55573def7cd0@(nw6)  op VAR
    1:2: VAR 0x55573defa080 <e32844#> {c57} @dt=0x55573def9b80@(nw5)  read_address_1 VAR
    1:2: VAR 0x55573defa7b0 <e32852#> {c57} @dt=0x55573defa2b0@(nw5)  Rs_decode VAR
    1:2: ASSIGNW 0x55573defb5d0 <e32859#> {c58} @dt=0x55573def9b80@(nw5)
    1:2:1: SEL 0x55573e2a6270 <e32881#> {c58} @dt=0x55573df6e510@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55573e223bb0 <e32872#> {c58} @dt=0x55573def59e0@(nw32)  instruction_decode [RV] <- VAR 0x55573def5ec0 <e32773#> {c52} @dt=0x55573def59e0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55573e2a6500 <e32900#> {c58} @dt=0x55573e254770@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55573e2a6020 <e32874#> {c58} @dt=0x55573e279300@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55573e223cd0 <e32858#> {c58} @dt=0x55573def9b80@(nw5)  read_address_1 [LV] => VAR 0x55573defa080 <e32844#> {c57} @dt=0x55573def9b80@(nw5)  read_address_1 VAR
    1:2: ASSIGNW 0x55573defc330 <e32906#> {c59} @dt=0x55573defa2b0@(nw5)
    1:2:1: SEL 0x55573e2a6a80 <e32928#> {c59} @dt=0x55573df6e510@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55573e223df0 <e32919#> {c59} @dt=0x55573def59e0@(nw32)  instruction_decode [RV] <- VAR 0x55573def5ec0 <e32773#> {c52} @dt=0x55573def59e0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55573e2a6d10 <e32947#> {c59} @dt=0x55573e254770@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55573e2a6830 <e32921#> {c59} @dt=0x55573e279300@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55573e223f10 <e32905#> {c59} @dt=0x55573defa2b0@(nw5)  Rs_decode [LV] => VAR 0x55573defa7b0 <e32852#> {c57} @dt=0x55573defa2b0@(nw5)  Rs_decode VAR
    1:2: VAR 0x55573defd3c0 <e32954#> {c60} @dt=0x55573defcec0@(nw5)  read_address_2 VAR
    1:2: VAR 0x55573defdaf0 <e32962#> {c60} @dt=0x55573defd5f0@(nw5)  Rt_decode VAR
    1:2: ASSIGNW 0x55573defe910 <e32969#> {c61} @dt=0x55573defcec0@(nw5)
    1:2:1: SEL 0x55573e2a7290 <e32991#> {c61} @dt=0x55573df6e510@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55573e224030 <e32982#> {c61} @dt=0x55573def59e0@(nw32)  instruction_decode [RV] <- VAR 0x55573def5ec0 <e32773#> {c52} @dt=0x55573def59e0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55573e2a7520 <e33010#> {c61} @dt=0x55573e254770@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55573e2a7040 <e32984#> {c61} @dt=0x55573e279300@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55573e224150 <e32968#> {c61} @dt=0x55573defcec0@(nw5)  read_address_2 [LV] => VAR 0x55573defd3c0 <e32954#> {c60} @dt=0x55573defcec0@(nw5)  read_address_2 VAR
    1:2: ASSIGNW 0x55573deff670 <e33016#> {c62} @dt=0x55573defd5f0@(nw5)
    1:2:1: SEL 0x55573e2a7aa0 <e33038#> {c62} @dt=0x55573df6e510@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55573e224270 <e33029#> {c62} @dt=0x55573def59e0@(nw32)  instruction_decode [RV] <- VAR 0x55573def5ec0 <e32773#> {c52} @dt=0x55573def59e0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55573e2a7d30 <e33057#> {c62} @dt=0x55573e254770@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55573e2a7850 <e33031#> {c62} @dt=0x55573e279300@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55573e224390 <e33015#> {c62} @dt=0x55573defd5f0@(nw5)  Rt_decode [LV] => VAR 0x55573defdaf0 <e32962#> {c60} @dt=0x55573defd5f0@(nw5)  Rt_decode VAR
    1:2: VAR 0x55573df00700 <e33064#> {c63} @dt=0x55573df00200@(nw5)  Rd_decode VAR
    1:2: ASSIGNW 0x55573df01520 <e33071#> {c64} @dt=0x55573df00200@(nw5)
    1:2:1: SEL 0x55573e2a82b0 <e33093#> {c64} @dt=0x55573df6e510@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55573e2244b0 <e33084#> {c64} @dt=0x55573def59e0@(nw32)  instruction_decode [RV] <- VAR 0x55573def5ec0 <e32773#> {c52} @dt=0x55573def59e0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55573e2a8540 <e33112#> {c64} @dt=0x55573e254770@(G/sw5)  5'hb
    1:2:1:3: CONST 0x55573e2a8060 <e33086#> {c64} @dt=0x55573e279300@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55573e2245d0 <e33070#> {c64} @dt=0x55573df00200@(nw5)  Rd_decode [LV] => VAR 0x55573df00700 <e33064#> {c63} @dt=0x55573df00200@(nw5)  Rd_decode VAR
    1:2: VAR 0x55573df025b0 <e33119#> {c65} @dt=0x55573df020b0@(nw16)  immediate VAR
    1:2: ASSIGNW 0x55573df033d0 <e33126#> {c66} @dt=0x55573df020b0@(nw16)
    1:2:1: SEL 0x55573e2a8ac0 <e33148#> {c66} @dt=0x55573e1e5df0@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x55573e2246f0 <e33139#> {c66} @dt=0x55573def59e0@(nw32)  instruction_decode [RV] <- VAR 0x55573def5ec0 <e32773#> {c52} @dt=0x55573def59e0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55573e2a8d50 <e33167#> {c66} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:1:3: CONST 0x55573e2a8870 <e33141#> {c66} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h10
    1:2:2: VARREF 0x55573e224810 <e33125#> {c66} @dt=0x55573df020b0@(nw16)  immediate [LV] => VAR 0x55573df025b0 <e33119#> {c65} @dt=0x55573df020b0@(nw16)  immediate VAR
    1:2: VAR 0x55573df04460 <e33174#> {c67} @dt=0x55573df03f60@(nw26)  j_offset VAR
    1:2: ASSIGNW 0x55573df05280 <e33181#> {c68} @dt=0x55573df03f60@(nw26)
    1:2:1: SEL 0x55573e2a92d0 <e33202#> {c68} @dt=0x55573e2a93a0@(G/w26) decl[31:0]]
    1:2:1:1: VARREF 0x55573e224930 <e33194#> {c68} @dt=0x55573def59e0@(nw32)  instruction_decode [RV] <- VAR 0x55573def5ec0 <e32773#> {c52} @dt=0x55573def59e0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55573e2a9560 <e33221#> {c68} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:1:3: CONST 0x55573e2a9080 <e33196#> {c68} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h1a
    1:2:2: VARREF 0x55573e224a50 <e33180#> {c68} @dt=0x55573df03f60@(nw26)  j_offset [LV] => VAR 0x55573df04460 <e33174#> {c67} @dt=0x55573df03f60@(nw26)  j_offset VAR
    1:2: VAR 0x55573df063a0 <e33228#> {c70} @dt=0x55573df05ea0@(nw32)  register_file_output_LO_decode VAR
    1:2: VAR 0x55573df07580 <e33236#> {c71} @dt=0x55573df07080@(nw32)  register_file_output_HI_decode VAR
    1:2: VAR 0x55573df086f0 <e33244#> {c72} @dt=0x55573df08230@(nw32)  shifter_output_decode VAR
    1:2: VAR 0x55573df09910 <e33252#> {c73} @dt=0x55573df09410@(nw32)  register_file_output_A_decode VAR
    1:2: VAR 0x55573df0aaf0 <e33260#> {c74} @dt=0x55573df0a5f0@(nw32)  register_file_output_B_decode VAR
    1:2: VAR 0x55573df0bc40 <e33268#> {c75} @dt=0x55573df0b740@(nw32)  src_A_decode VAR
    1:2: VAR 0x55573df0cd90 <e33276#> {c76} @dt=0x55573df0c890@(nw32)  src_B_decode VAR
    1:2: VAR 0x55573df0dee0 <e33284#> {c77} @dt=0x55573df0d9e0@(nw32)  sign_imm_decode VAR
    1:2: VAR 0x55573df0f030 <e33292#> {c78} @dt=0x55573df0eb30@(nw32)  comparator_1 VAR
    1:2: VAR 0x55573df10180 <e33300#> {c79} @dt=0x55573df0fc80@(nw32)  comparator_2 VAR
    1:2: VAR 0x55573df11360 <e33308#> {c80} @dt=0x55573df10e60@(nw32)  j_program_counter_decode VAR
    1:2: VAR 0x55573df12580 <e33316#> {c83} @dt=0x55573df12080@(nw2)  register_destination_execute VAR
    1:2: VAR 0x55573df12a40 <e33324#> {c84} @dt=0x55573df12960@(nw1)  memory_to_register_execute VAR
    1:2: VAR 0x55573df12ed0 <e33327#> {c85} @dt=0x55573df12df0@(nw1)  memory_write_execute VAR
    1:2: VAR 0x55573df14040 <e33330#> {c86} @dt=0x55573df13b80@(nw5)  write_register_execute VAR
    1:2: VAR 0x55573df151f0 <e33338#> {c87} @dt=0x55573df14d30@(nw2)  ALU_src_B_execute VAR
    1:2: VAR 0x55573df163a0 <e33346#> {c88} @dt=0x55573df15ee0@(nw6)  ALU_function_execute VAR
    1:2: VAR 0x55573df168a0 <e33354#> {c89} @dt=0x55573df167c0@(nw1)  HI_register_write_execute VAR
    1:2: VAR 0x55573df16d60 <e33357#> {c90} @dt=0x55573df16c80@(nw1)  LO_register_write_execute VAR
    1:2: VAR 0x55573df171f0 <e33360#> {c91} @dt=0x55573df17110@(nw1)  register_write_execute VAR
    1:2: VAR 0x55573df17730 <e33363#> {c92} @dt=0x55573df17650@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x55573df17bc0 <e33366#> {c93} @dt=0x55573df17ae0@(nw1)  j_instruction_execute VAR
    1:2: VAR 0x55573df18050 <e33369#> {c94} @dt=0x55573df17f70@(nw1)  using_HI_LO_execute VAR
    1:2: VAR 0x55573df18480 <e33372#> {c95} @dt=0x55573df183a0@(nw1)  HALT_execute VAR
    1:2: VAR 0x55573df195d0 <e33375#> {c96} @dt=0x55573df190d0@(nw6)  op_execute VAR
    1:2: VAR 0x55573df1a760 <e33383#> {c99} @dt=0x55573df1a260@(nw32)  src_A_execute VAR
    1:2: VAR 0x55573df1b8b0 <e33391#> {c100} @dt=0x55573df1b3b0@(nw32)  src_B_execute VAR
    1:2: VAR 0x55573df1ca20 <e33399#> {c101} @dt=0x55573df1c560@(nw32)  src_A_ALU_execute VAR
    1:2: VAR 0x55573df1dbd0 <e33407#> {c102} @dt=0x55573df1d710@(nw32)  src_B_ALU_execute VAR
    1:2: VAR 0x55573df1ed80 <e33415#> {c103} @dt=0x55573df1e8c0@(nw32)  write_data_execute VAR
    1:2: VAR 0x55573df1ff30 <e33423#> {c104} @dt=0x55573df1fa70@(nw32)  ALU_output_execute VAR
    1:2: VAR 0x55573df210e0 <e33431#> {c105} @dt=0x55573df20c20@(nw32)  ALU_HI_output_execute VAR
    1:2: VAR 0x55573df22290 <e33439#> {c106} @dt=0x55573df21dd0@(nw32)  ALU_LO_output_execute VAR
    1:2: VAR 0x55573df23420 <e33447#> {c107} @dt=0x55573df22f20@(nw5)  Rs_execute VAR
    1:2: VAR 0x55573df24570 <e33455#> {c108} @dt=0x55573df24070@(nw5)  Rt_execute VAR
    1:2: VAR 0x55573df256c0 <e33463#> {c109} @dt=0x55573df251c0@(nw5)  Rd_execute VAR
    1:2: VAR 0x55573df26830 <e33471#> {c110} @dt=0x55573df26370@(nw32)  sign_imm_execute VAR
    1:2: VAR 0x55573df27a20 <e33479#> {c111} @dt=0x55573df27520@(nw32)  program_counter_plus_eight_execute VAR
    1:2: VAR 0x55573df28c00 <e33487#> {c112} @dt=0x55573df28700@(nw32)  program_counter_plus_four_execute VAR
    1:2: VAR 0x55573df29e10 <e33495#> {c113} @dt=0x55573df29910@(nw32)  j_program_counter_execute VAR
    1:2: VAR 0x55573df2a2e0 <e33503#> {c116} @dt=0x55573df2a200@(nw1)  register_write_memory VAR
    1:2: VAR 0x55573df2b450 <e33506#> {c117} @dt=0x55573df2af90@(nw5)  write_register_memory VAR
    1:2: VAR 0x55573df2b950 <e33514#> {c118} @dt=0x55573df2b870@(nw1)  memory_to_register_memory VAR
    1:2: VAR 0x55573df2bde0 <e33517#> {c119} @dt=0x55573df2bd00@(nw1)  memory_write_memory VAR
    1:2: VAR 0x55573df2c2a0 <e33520#> {c120} @dt=0x55573df2c1c0@(nw1)  HI_register_write_memory VAR
    1:2: VAR 0x55573df2c760 <e33523#> {c121} @dt=0x55573df2c680@(nw1)  LO_register_write_memory VAR
    1:2: VAR 0x55573df2cbf0 <e33526#> {c122} @dt=0x55573df2cb10@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x55573df2d0b0 <e33529#> {c123} @dt=0x55573df2cfd0@(nw1)  j_instruction_memory VAR
    1:2: VAR 0x55573df2d4e0 <e33532#> {c124} @dt=0x55573df2d400@(nw1)  HALT_memory VAR
    1:2: VAR 0x55573df2e630 <e33535#> {c125} @dt=0x55573df2e130@(nw6)  op_memory VAR
    1:2: VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2: VAR 0x55573df30990 <e33551#> {c129} @dt=0x55573df304d0@(nw32)  ALU_output_memory VAR
    1:2: VAR 0x55573df31b40 <e33559#> {c130} @dt=0x55573df31680@(nw32)  ALU_HI_output_memory VAR
    1:2: VAR 0x55573df32cf0 <e33567#> {c131} @dt=0x55573df32830@(nw32)  ALU_LO_output_memory VAR
    1:2: VAR 0x55573df33ea0 <e33575#> {c132} @dt=0x55573df339e0@(nw32)  write_data_memory VAR
    1:2: VAR 0x55573df350c0 <e33583#> {c133} @dt=0x55573df34bc0@(nw32)  ALU_output_memory_resolved VAR
    1:2: VAR 0x55573df362a0 <e33591#> {c134} @dt=0x55573df35da0@(nw32)  j_program_counter_memory VAR
    1:2: VAR 0x55573df37410 <e33599#> {c135} @dt=0x55573df36f50@(nw32)  src_A_ALU_memory VAR
    1:2: VAR 0x55573df37950 <e33607#> {c138} @dt=0x55573df37870@(nw1)  register_write_writeback VAR
    1:2: VAR 0x55573df37e10 <e33610#> {c139} @dt=0x55573df37d30@(nw1)  HI_register_write_writeback VAR
    1:2: VAR 0x55573df382d0 <e33613#> {c140} @dt=0x55573df381f0@(nw1)  LO_register_write_writeback VAR
    1:2: VAR 0x55573df38790 <e33616#> {c141} @dt=0x55573df386b0@(nw1)  memory_to_register_writeback VAR
    1:2: VAR 0x55573df38bc0 <e33619#> {c142} @dt=0x55573df38ae0@(nw1)  HALT_writeback VAR
    1:2: VAR 0x55573df39d10 <e33622#> {c143} @dt=0x55573df39810@(nw6)  op_writeback VAR
    1:2: VAR 0x55573df3ae80 <e33630#> {c144} @dt=0x55573df3a9c0@(nw4)  byteenable_writeback VAR
    1:2: VAR 0x55573df3c030 <e33638#> {c145} @dt=0x55573df3bb70@(nw32)  src_A_ALU_writeback VAR
    1:2: VAR 0x55573df3d290 <e33646#> {c148} @dt=0x55573df3cd90@(nw5)  write_register_writeback VAR
    1:2: VAR 0x55573df3e400 <e33654#> {c149} @dt=0x55573df3df40@(nw32)  result_writeback VAR
    1:2: VAR 0x55573df3f5b0 <e33662#> {c150} @dt=0x55573df3f0f0@(nw32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x55573df40760 <e33670#> {c151} @dt=0x55573df402a0@(nw32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x55573df41910 <e33678#> {c152} @dt=0x55573df41450@(nw32)  ALU_output_writeback VAR
    1:2: VAR 0x55573df42ac0 <e33686#> {c153} @dt=0x55573df42600@(nw32)  read_data_writeback VAR
    1:2: VAR 0x55573df43ce0 <e33694#> {c154} @dt=0x55573df437e0@(nw32)  read_data_writeback_filtered VAR
    1:2: VAR 0x55573df44150 <e33702#> {c157} @dt=0x55573df44070@(nw1)  stall_fetch VAR
    1:2: VAR 0x55573df44580 <e33705#> {c158} @dt=0x55573df444a0@(nw1)  stall_decode VAR
    1:2: VAR 0x55573df44a10 <e33708#> {c159} @dt=0x55573df44930@(nw1)  forward_A_decode VAR
    1:2: VAR 0x55573df44ea0 <e33711#> {c160} @dt=0x55573df44dc0@(nw1)  forward_B_decode VAR
    1:2: VAR 0x55573df45330 <e33714#> {c161} @dt=0x55573df45250@(nw1)  flush_execute_register VAR
    1:2: VAR 0x55573df464a0 <e33717#> {c162} @dt=0x55573df45fe0@(nw3)  forward_A_execute VAR
    1:2: VAR 0x55573df47650 <e33725#> {c163} @dt=0x55573df47190@(nw3)  forward_B_execute VAR
    1:2: VAR 0x55573df48820 <e33733#> {c166} @dt=0x55573df48320@(nw32)  data_address VAR
    1:2: ASSIGNW 0x55573df48da0 <e33740#> {c171} @dt=0x55573df48320@(nw32)
    1:2:1: VARREF 0x55573e224b70 <e33741#> {c171} @dt=0x55573df304d0@(nw32)  ALU_output_memory [RV] <- VAR 0x55573df30990 <e33551#> {c129} @dt=0x55573df304d0@(nw32)  ALU_output_memory VAR
    1:2:2: VARREF 0x55573e224c90 <e33739#> {c171} @dt=0x55573df48320@(nw32)  data_address [LV] => VAR 0x55573df48820 <e33733#> {c166} @dt=0x55573df48320@(nw32)  data_address VAR
    1:2: ASSIGNW 0x55573df49200 <e33743#> {c172} @dt=0x55573dee6e20@(nw32)
    1:2:1: VARREF 0x55573e224db0 <e33744#> {c172} @dt=0x55573df339e0@(nw32)  write_data_memory [RV] <- VAR 0x55573df33ea0 <e33575#> {c132} @dt=0x55573df339e0@(nw32)  write_data_memory VAR
    1:2:2: VARREF 0x55573e224ed0 <e33742#> {c172} @dt=0x55573dee6e20@(nw32)  writedata [LV] => VAR 0x55573dee72a0 <e32643#> {c17} @dt=0x55573dee6e20@(nw32)  writedata OUTPUT PORT
    1:2: VAR 0x55573df4a2d0 <e33747#> {c175} @dt=0x55573df49e10@(nw32)  register_v0_reg_file VAR
    1:2: CELL 0x55573deb8a70 <e2586> {c176}  register_file -> MODULE 0x55573e0ef7e0 <e17441> {l2}  Register_File  L3
    1:2:1: PIN 0x55573deaeec0 <e2518> {c177}  clk -> VAR 0x55573e0efc50 <e27378#> {l3} @dt=0x55573e0efb70@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55573e224ff0 <e33753#> {c177} @dt=0x55573dee9620@(nw1)  internal_clk [RV] <- VAR 0x55573dee9700 <e32667#> {c22} @dt=0x55573dee9620@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55573df4ad60 <e2528> {c177}  pipelined -> VAR 0x55573e0f0170 <e27381#> {l4} @dt=0x55573e0f0090@(nw1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x55573e2a9970 <e33766#> {c177} @dt=0x55573e0f0090@(nw1)  1'h1
    1:2:1: PIN 0x55573df4b1b0 <e2532> {c178}  write_enable -> VAR 0x55573e0f0690 <e27384#> {l5} @dt=0x55573e0f05b0@(nw1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x55573e225110 <e33767#> {c178} @dt=0x55573df37870@(nw1)  register_write_writeback [RV] <- VAR 0x55573df37950 <e33607#> {c138} @dt=0x55573df37870@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x55573df4b5d0 <e2536> {c179}  HI_write_enable -> VAR 0x55573e0f0a50 <e27387#> {l5} @dt=0x55573e0f0970@(nw1)  HI_write_enable INPUT PORT
    1:2:1:1: VARREF 0x55573e225230 <e33768#> {c179} @dt=0x55573df37d30@(nw1)  HI_register_write_writeback [RV] <- VAR 0x55573df37e10 <e33610#> {c139} @dt=0x55573df37d30@(nw1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x55573df4b9f0 <e2540> {c180}  LO_write_enable -> VAR 0x55573e0f0e10 <e27390#> {l5} @dt=0x55573e0f0d30@(nw1)  LO_write_enable INPUT PORT
    1:2:1:1: VARREF 0x55573e225350 <e33769#> {c180} @dt=0x55573df381f0@(nw1)  LO_register_write_writeback [RV] <- VAR 0x55573df382d0 <e33613#> {c140} @dt=0x55573df381f0@(nw1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x55573df4bd80 <e2544> {c181}  read_address_1 -> VAR 0x55573e0f1fd0 <e27393#> {l6} @dt=0x55573e0f1ad0@(nw5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x55573e225470 <e33770#> {c181} @dt=0x55573def9b80@(nw5)  read_address_1 [RV] <- VAR 0x55573defa080 <e32844#> {c57} @dt=0x55573def9b80@(nw5)  read_address_1 VAR
    1:2:1: PIN 0x55573df4c140 <e2548> {c182}  read_address_2 -> VAR 0x55573e0f27b0 <e27401#> {l6} @dt=0x55573e0f22b0@(nw5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x55573e225590 <e33771#> {c182} @dt=0x55573defcec0@(nw5)  read_address_2 [RV] <- VAR 0x55573defd3c0 <e32954#> {c60} @dt=0x55573defcec0@(nw5)  read_address_2 VAR
    1:2:1: PIN 0x55573df4c590 <e2552> {c183}  write_address -> VAR 0x55573e0f2f90 <e27409#> {l6} @dt=0x55573e0f2a90@(nw5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x55573e2256b0 <e33772#> {c183} @dt=0x55573df3cd90@(nw5)  write_register_writeback [RV] <- VAR 0x55573df3d290 <e33646#> {c148} @dt=0x55573df3cd90@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x55573df4c980 <e2556> {c184}  write_data -> VAR 0x55573e0f41d0 <e27417#> {l7} @dt=0x55573e0f3cd0@(nw32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x55573e2257d0 <e33773#> {c184} @dt=0x55573df3df40@(nw32)  result_writeback [RV] <- VAR 0x55573df3e400 <e33654#> {c149} @dt=0x55573df3df40@(nw32)  result_writeback VAR
    1:2:1: PIN 0x55573df4cd80 <e2560> {c185}  HI_write_data -> VAR 0x55573e0f49b0 <e27425#> {l7} @dt=0x55573e0f44b0@(nw32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x55573e2258f0 <e33774#> {c185} @dt=0x55573df3f0f0@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x55573df3f5b0 <e33662#> {c150} @dt=0x55573df3f0f0@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x55573df4d180 <e2564> {c186}  LO_write_data -> VAR 0x55573e0f5190 <e27433#> {l7} @dt=0x55573e0f4c90@(nw32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x55573e225a10 <e33775#> {c186} @dt=0x55573df402a0@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x55573df40760 <e33670#> {c151} @dt=0x55573df402a0@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x55573df4d5d0 <e2568> {c187}  read_data_1 -> VAR 0x55573e0f63d0 <e27441#> {l8} @dt=0x55573e0f5ed0@(nw32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x55573e225b30 <e33776#> {c187} @dt=0x55573df09410@(nw32)  register_file_output_A_decode [LV] => VAR 0x55573df09910 <e33252#> {c73} @dt=0x55573df09410@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x55573df4d9f0 <e2572> {c188}  read_data_2 -> VAR 0x55573e0f6bb0 <e27449#> {l8} @dt=0x55573e0f66b0@(nw32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x55573e225c50 <e33777#> {c188} @dt=0x55573df0a5f0@(nw32)  register_file_output_B_decode [LV] => VAR 0x55573df0aaf0 <e33260#> {c74} @dt=0x55573df0a5f0@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x55573df4ddc0 <e2576> {c189}  read_register_2 -> VAR 0x55573e0f9950 <e27473#> {l10} @dt=0x55573e0f9450@(nw32)  read_register_2 OUTPUT PORT
    1:2:1:1: VARREF 0x55573e225d70 <e33778#> {c189} @dt=0x55573df49e10@(nw32)  register_v0_reg_file [LV] => VAR 0x55573df4a2d0 <e33747#> {c175} @dt=0x55573df49e10@(nw32)  register_v0_reg_file VAR
    1:2:1: PIN 0x55573df4e210 <e2580> {c190}  read_data_HI -> VAR 0x55573e0f8710 <e27465#> {l9} @dt=0x55573e0f8210@(nw32)  read_data_HI OUTPUT PORT
    1:2:1:1: VARREF 0x55573e225e90 <e33779#> {c190} @dt=0x55573df07080@(nw32)  register_file_output_HI_decode [LV] => VAR 0x55573df07580 <e33236#> {c71} @dt=0x55573df07080@(nw32)  register_file_output_HI_decode VAR
    1:2:1: PIN 0x55573df4e630 <e2584> {c191}  read_data_LO -> VAR 0x55573e0f7f30 <e27457#> {l9} @dt=0x55573e0f7a30@(nw32)  read_data_LO OUTPUT PORT
    1:2:1:1: VARREF 0x55573e225fb0 <e33780#> {c191} @dt=0x55573df05ea0@(nw32)  register_file_output_LO_decode [LV] => VAR 0x55573df063a0 <e33228#> {c70} @dt=0x55573df05ea0@(nw32)  register_file_output_LO_decode VAR
    1:2: CELL 0x55573dec6860 <e2611> {c194}  pc -> MODULE 0x55573e0e6300 <e17440> {k1}  Program_Counter  L3
    1:2:1: PIN 0x55573df4eb60 <e2588> {c195}  clk -> VAR 0x55573e0e67b0 <e27644#> {k2} @dt=0x55573e0e66d0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55573e2260d0 <e33781#> {c195} @dt=0x55573dee9620@(nw1)  internal_clk [RV] <- VAR 0x55573dee9700 <e32667#> {c22} @dt=0x55573dee9620@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55573df4ef60 <e2593> {c196}  address_input -> VAR 0x55573e0e7910 <e27647#> {k3} @dt=0x55573e0e7410@(nw32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x55573e2261f0 <e33782#> {c196} @dt=0x55573deea3c0@(nw32)  program_counter_prime [RV] <- VAR 0x55573deea880 <e32670#> {c25} @dt=0x55573deea3c0@(nw32)  program_counter_prime VAR
    1:2:1: PIN 0x55573df4f320 <e2597> {c197}  reset -> VAR 0x55573e0e8350 <e27658#> {k5} @dt=0x55573e0e8270@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55573e226310 <e33783#> {c197} @dt=0x55573deb7c20@(nw1)  reset [RV] <- VAR 0x55573deb8540 <e32612#> {c8} @dt=0x55573deb7c20@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x55573df4f6e0 <e2601> {c198}  enable -> VAR 0x55573e0e7e30 <e27655#> {k4} @dt=0x55573e0e7d50@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x55573e226430 <e33784#> {c198} @dt=0x55573df44070@(nw1)  stall_fetch [RV] <- VAR 0x55573df44150 <e33702#> {c157} @dt=0x55573df44070@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x55573df4faa0 <e2605> {c199}  address_output -> VAR 0x55573e0e9af0 <e27664#> {k7} @dt=0x55573e0e95f0@(nw32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x55573e226550 <e33785#> {c199} @dt=0x55573deeb4e0@(nw32)  instr_address [LV] => VAR 0x55573deeb9e0 <e32678#> {c26} @dt=0x55573deeb4e0@(nw32)  instr_address VAR
    1:2:1: PIN 0x55573df4fe60 <e2609> {c200}  halt -> VAR 0x55573e0e8870 <e27661#> {k6} @dt=0x55573e0e8790@(nw1)  halt OUTPUT PORT
    1:2:1:1: VARREF 0x55573e226670 <e33786#> {c200} @dt=0x55573deedf40@(nw1)  HALT_fetch [LV] => VAR 0x55573deee020 <e32702#> {c29} @dt=0x55573deedf40@(nw1)  HALT_fetch VAR
    1:2: CELL 0x55573df52120 <e2667> {c203}  plus_four_adder -> MODULE 0x55573dfcae40 <e17433> {d1}  Adder  L3
    1:2:1: PIN 0x55573df503c0 <e2613> {c204}  a -> VAR 0x55573dfcc0b0 <e32575#> {d3} @dt=0x55573dfcbbd0@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x55573e226790 <e33787#> {c204} @dt=0x55573deeb4e0@(nw32)  instr_address [RV] <- VAR 0x55573deeb9e0 <e32678#> {c26} @dt=0x55573deeb4e0@(nw32)  instr_address VAR
    1:2:1: PIN 0x55573df51b70 <e2661> {c205}  b -> VAR 0x55573dfcc890 <e32583#> {d3} @dt=0x55573dfcc3b0@(nw32)  b INPUT PORT
    1:2:1:1: REPLICATE 0x55573df51740 <e2660> {c205} @dt=0x55573df515d0@(G/w32)
    1:2:1:1:1: CONCAT 0x55573df51510 <e2652> {c205} @dt=0x55573df515d0@(G/w32)
    1:2:1:1:1:1: REPLICATE 0x55573df50e90 <e2639> {c205} @dt=0x55573df50f50@(G/w28)
    1:2:1:1:1:1:1: CONST 0x55573df50b80 <e2627> {c205} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:1:1:1:1:2: CONST 0x55573df50780 <e2628> {c205} @dt=0x55573ded1ed0@(G/swu32/5)  ?32?sh1c
    1:2:1:1:1:2: CONST 0x55573df511f0 <e2640> {c205} @dt=0x55573df513a0@(G/w4)  4'h4
    1:2:1:1:2: CONST 0x55573df51800 <e2653> {c205} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:1: PIN 0x55573df51fe0 <e2665> {c206}  z -> VAR 0x55573dfcdad0 <e32591#> {d4} @dt=0x55573dfcd5f0@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x55573e2268b0 <e33800#> {c206} @dt=0x55573deec600@(nw32)  program_counter_plus_four_fetch [LV] => VAR 0x55573deecb00 <e32686#> {c27} @dt=0x55573deec600@(nw32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x55573df53e90 <e2694> {c209}  program_counter_multiplexer -> MODULE 0x55573e2421a0 <e24380> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55573df52df0 <e2676> {c210}  control -> VAR 0x55573e2423d0 <e27907#> {i6} @dt=0x55573e242550@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55573e2269d0 <e33801#> {c210} @dt=0x55573deee380@(nw1)  program_counter_src_decode [RV] <- VAR 0x55573deee460 <e32705#> {c32} @dt=0x55573deee380@(nw1)  program_counter_src_decode VAR
    1:2:1: PIN 0x55573df53230 <e2681> {c211}  input_0 -> VAR 0x55573e242630 <e27910#> {i7} @dt=0x55573e2427b0@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55573e226af0 <e33802#> {c211} @dt=0x55573deec600@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x55573deecb00 <e32686#> {c27} @dt=0x55573deec600@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x55573df53680 <e2685> {c212}  input_1 -> VAR 0x55573e242e90 <e27947#> {i8} @dt=0x55573e243010@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55573e226c10 <e33803#> {c212} @dt=0x55573def4a00@(nw32)  program_counter_branch_decode [RV] <- VAR 0x55573def4e80 <e32765#> {c51} @dt=0x55573def4a00@(nw32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x55573df53aa0 <e2689> {c213}  resolved -> VAR 0x55573e2436f0 <e27984#> {i10} @dt=0x55573e243870@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55573e226d30 <e33804#> {c213} @dt=0x55573deed720@(nw32)  program_counter_mux_1_out [LV] => VAR 0x55573deedc20 <e32694#> {c28} @dt=0x55573deed720@(nw32)  program_counter_mux_1_out VAR
    1:2: CELL 0x55573df55b90 <e2722> {c216}  program_counter_multiplexer_two -> MODULE 0x55573e2421a0 <e24380> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55573df54b60 <e2704> {c217}  control -> VAR 0x55573e2423d0 <e27907#> {i6} @dt=0x55573e242550@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55573e226e50 <e33805#> {c217} @dt=0x55573df2cb10@(nw1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x55573df2cbf0 <e33526#> {c122} @dt=0x55573df2cb10@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x55573df54fb0 <e2709> {c218}  input_0 -> VAR 0x55573e242630 <e27910#> {i7} @dt=0x55573e2427b0@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55573e226f70 <e33806#> {c218} @dt=0x55573deed720@(nw32)  program_counter_mux_1_out [RV] <- VAR 0x55573deedc20 <e32694#> {c28} @dt=0x55573deed720@(nw32)  program_counter_mux_1_out VAR
    1:2:1: PIN 0x55573df553d0 <e2713> {c219}  input_1 -> VAR 0x55573e242e90 <e27947#> {i8} @dt=0x55573e243010@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55573e227090 <e33807#> {c219} @dt=0x55573df34bc0@(nw32)  ALU_output_memory_resolved [RV] <- VAR 0x55573df350c0 <e33583#> {c133} @dt=0x55573df34bc0@(nw32)  ALU_output_memory_resolved VAR
    1:2:1: PIN 0x55573df557c0 <e2717> {c220}  resolved -> VAR 0x55573e2436f0 <e27984#> {i10} @dt=0x55573e243870@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55573e2271b0 <e33808#> {c220} @dt=0x55573deea3c0@(nw32)  program_counter_prime [LV] => VAR 0x55573deea880 <e32670#> {c25} @dt=0x55573deea3c0@(nw32)  program_counter_prime VAR
    1:2: CELL 0x55573df57f60 <e2755> {c223}  fetch_decode_register -> MODULE 0x55573e17ba70 <e17444> {o1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x55573df56200 <e2724> {c224}  clk -> VAR 0x55573e17bf60 <e26112#> {o3} @dt=0x55573e17be80@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55573e2272d0 <e33809#> {c224} @dt=0x55573dee9620@(nw1)  internal_clk [RV] <- VAR 0x55573dee9700 <e32667#> {c22} @dt=0x55573dee9620@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55573df565c0 <e2729> {c225}  reset -> VAR 0x55573e17cec0 <e26121#> {o6} @dt=0x55573e17cde0@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55573e2273f0 <e33810#> {c225} @dt=0x55573deb7c20@(nw1)  reset [RV] <- VAR 0x55573deb8540 <e32612#> {c8} @dt=0x55573deb7c20@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x55573df56980 <e2733> {c226}  enable -> VAR 0x55573e17c480 <e26115#> {o4} @dt=0x55573e17c3a0@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x55573e227510 <e33811#> {c226} @dt=0x55573df444a0@(nw1)  stall_decode [RV] <- VAR 0x55573df44580 <e33705#> {c158} @dt=0x55573df444a0@(nw1)  stall_decode VAR
    1:2:1: PIN 0x55573df56dd0 <e2737> {c227}  clear -> VAR 0x55573e17c9a0 <e26118#> {o5} @dt=0x55573e17c8c0@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x55573e227630 <e33812#> {c227} @dt=0x55573deee380@(nw1)  program_counter_src_decode [RV] <- VAR 0x55573deee460 <e32705#> {c32} @dt=0x55573deee380@(nw1)  program_counter_src_decode VAR
    1:2:1: PIN 0x55573df571f0 <e2741> {c228}  program_counter_plus_four_fetch -> VAR 0x55573e17ead0 <e26130#> {o11} @dt=0x55573e17e5d0@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x55573e227750 <e33813#> {c228} @dt=0x55573deec600@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x55573deecb00 <e32686#> {c27} @dt=0x55573deec600@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x55573df57670 <e2745> {c229}  program_counter_plus_four_decode -> VAR 0x55573e1800c0 <e26138#> {o13} @dt=0x55573e17fbc0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55573e227870 <e33814#> {c229} @dt=0x55573def6b50@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x55573def7050 <e32781#> {c53} @dt=0x55573def6b50@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x55573df57a60 <e2749> {c230}  HALT_fetch -> VAR 0x55573e17d420 <e26124#> {o8} @dt=0x55573e17d340@(nw1)  HALT_fetch INPUT PORT
    1:2:1:1: VARREF 0x55573e227990 <e33815#> {c230} @dt=0x55573deedf40@(nw1)  HALT_fetch [RV] <- VAR 0x55573deee020 <e32702#> {c29} @dt=0x55573deedf40@(nw1)  HALT_fetch VAR
    1:2:1: PIN 0x55573df57e20 <e2753> {c231}  HALT_decode -> VAR 0x55573e17d940 <e26127#> {o9} @dt=0x55573e17d860@(nw1)  HALT_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55573e227ab0 <e33816#> {c231} @dt=0x55573def3dc0@(nw1)  HALT_decode [LV] => VAR 0x55573def3ea0 <e32762#> {c46} @dt=0x55573def3dc0@(nw1)  HALT_decode VAR
    1:2: CELL 0x55573df5b840 <e2808> {c234}  control_unit -> MODULE 0x55573e010810 <e17435> {f1}  Control_Unit  L3
    1:2:1: PIN 0x55573df58540 <e2757> {c235}  instruction -> VAR 0x55573e0224e0 <e28614#> {f3} @dt=0x55573e0208e0@(nw32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x55573e227bd0 <e33817#> {c235} @dt=0x55573def59e0@(nw32)  instruction_decode [RV] <- VAR 0x55573def5ec0 <e32773#> {c52} @dt=0x55573def59e0@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x55573df58940 <e2762> {c236}  register_write -> VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x55573e227cf0 <e33818#> {c236} @dt=0x55573deee7e0@(nw1)  register_write_decode [LV] => VAR 0x55573deee8c0 <e32708#> {c33} @dt=0x55573deee7e0@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x55573df58dd0 <e2766> {c237}  memory_to_register -> VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x55573e227e10 <e33819#> {c237} @dt=0x55573deeebe0@(nw1)  memory_to_register_decode [LV] => VAR 0x55573deeecc0 <e32711#> {c34} @dt=0x55573deeebe0@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x55573df591a0 <e2770> {c238}  memory_write -> VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x55573e227f30 <e33820#> {c238} @dt=0x55573deef040@(nw1)  memory_write_decode [LV] => VAR 0x55573deef120 <e32714#> {c35} @dt=0x55573deef040@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x55573df595a0 <e2774> {c239}  ALU_src_B -> VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x55573e228050 <e33821#> {c239} @dt=0x55573deefda0@(nw2)  ALU_src_B_decode [LV] => VAR 0x55573def0220 <e32717#> {c36} @dt=0x55573deefda0@(nw2)  ALU_src_B_decode VAR
    1:2:1: PIN 0x55573df59a30 <e2778> {c240}  register_destination -> VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x55573e228170 <e33822#> {c240} @dt=0x55573def0b40@(nw2)  register_destination_decode [LV] => VAR 0x55573def0fc0 <e32725#> {c37} @dt=0x55573def0b40@(nw2)  register_destination_decode VAR
    1:2:1: PIN 0x55573df59dc0 <e2782> {c241}  branch -> VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x55573e228290 <e33823#> {c241} @dt=0x55573def1220@(nw1)  branch_decode [LV] => VAR 0x55573def1300 <e32733#> {c38} @dt=0x55573def1220@(nw1)  branch_decode VAR
    1:2:1: PIN 0x55573df5a250 <e2786> {c242}  HI_register_write -> VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x55573e2283b0 <e33824#> {c242} @dt=0x55573def35c0@(nw1)  HI_register_write_decode [LV] => VAR 0x55573def36a0 <e32756#> {c44} @dt=0x55573def35c0@(nw1)  HI_register_write_decode VAR
    1:2:1: PIN 0x55573df5a6b0 <e2790> {c243}  LO_register_write -> VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x55573e2284d0 <e33825#> {c243} @dt=0x55573def39c0@(nw1)  LO_register_write_decode [LV] => VAR 0x55573def3aa0 <e32759#> {c45} @dt=0x55573def39c0@(nw1)  LO_register_write_decode VAR
    1:2:1: PIN 0x55573df5aa80 <e2794> {c244}  ALU_function -> VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x55573e2285f0 <e33826#> {c244} @dt=0x55573def2220@(nw6)  ALU_function_decode [LV] => VAR 0x55573def26a0 <e32739#> {c40} @dt=0x55573def2220@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x55573df5aed0 <e2798> {c245}  program_counter_multiplexer_jump -> VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:1:1: VARREF 0x55573e228710 <e33827#> {c245} @dt=0x55573def29c0@(nw1)  program_counter_multiplexer_jump_decode [LV] => VAR 0x55573def2aa0 <e32747#> {c41} @dt=0x55573def29c0@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x55573df5b300 <e2802> {c246}  j_instruction -> VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:1:1: VARREF 0x55573e228830 <e33828#> {c246} @dt=0x55573def31c0@(nw1)  j_instruction_decode [LV] => VAR 0x55573def32a0 <e32753#> {c43} @dt=0x55573def31c0@(nw1)  j_instruction_decode VAR
    1:2:1: PIN 0x55573df5b700 <e2806> {c247}  using_HI_LO -> VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:1:1: VARREF 0x55573e228950 <e33829#> {c247} @dt=0x55573def2dc0@(nw1)  using_HI_LO_decode [LV] => VAR 0x55573def2ea0 <e32750#> {c42} @dt=0x55573def2dc0@(nw1)  using_HI_LO_decode VAR
    1:2: ASSIGNW 0x55573ded5db0 <e33831#> {c251} @dt=0x55573df0eb30@(nw32)
    1:2:1: COND 0x55573ded5cf0 <e33840#> {c251} @dt=0x55573df0eb30@(nw32)
    1:2:1:1: VARREF 0x55573e228a70 <e33832#> {c251} @dt=0x55573df44930@(nw1)  forward_A_decode [RV] <- VAR 0x55573df44a10 <e33708#> {c159} @dt=0x55573df44930@(nw1)  forward_A_decode VAR
    1:2:1:2: VARREF 0x55573e228b90 <e33833#> {c251} @dt=0x55573df304d0@(nw32)  ALU_output_memory [RV] <- VAR 0x55573df30990 <e33551#> {c129} @dt=0x55573df304d0@(nw32)  ALU_output_memory VAR
    1:2:1:3: VARREF 0x55573e228cb0 <e33834#> {c251} @dt=0x55573df09410@(nw32)  register_file_output_A_decode [RV] <- VAR 0x55573df09910 <e33252#> {c73} @dt=0x55573df09410@(nw32)  register_file_output_A_decode VAR
    1:2:2: VARREF 0x55573e228dd0 <e33830#> {c251} @dt=0x55573df0eb30@(nw32)  comparator_1 [LV] => VAR 0x55573df0f030 <e33292#> {c78} @dt=0x55573df0eb30@(nw32)  comparator_1 VAR
    1:2: ASSIGNW 0x55573ded83c0 <e33842#> {c252} @dt=0x55573df0fc80@(nw32)
    1:2:1: COND 0x55573ded8300 <e33851#> {c252} @dt=0x55573df0fc80@(nw32)
    1:2:1:1: VARREF 0x55573e228ef0 <e33843#> {c252} @dt=0x55573df44dc0@(nw1)  forward_B_decode [RV] <- VAR 0x55573df44ea0 <e33711#> {c160} @dt=0x55573df44dc0@(nw1)  forward_B_decode VAR
    1:2:1:2: VARREF 0x55573e229010 <e33844#> {c252} @dt=0x55573df304d0@(nw32)  ALU_output_memory [RV] <- VAR 0x55573df30990 <e33551#> {c129} @dt=0x55573df304d0@(nw32)  ALU_output_memory VAR
    1:2:1:3: VARREF 0x55573e229130 <e33845#> {c252} @dt=0x55573df0a5f0@(nw32)  register_file_output_B_decode [RV] <- VAR 0x55573df0aaf0 <e33260#> {c74} @dt=0x55573df0a5f0@(nw32)  register_file_output_B_decode VAR
    1:2:2: VARREF 0x55573e229250 <e33841#> {c252} @dt=0x55573df0fc80@(nw32)  comparator_2 [LV] => VAR 0x55573df10180 <e33300#> {c79} @dt=0x55573df0fc80@(nw32)  comparator_2 VAR
    1:2: ASSIGNW 0x55573df5bc80 <e33853#> {c253} @dt=0x55573df0b740@(nw32)
    1:2:1: COND 0x55573df5bbc0 <e33862#> {c253} @dt=0x55573df0b740@(nw32)
    1:2:1:1: VARREF 0x55573e229370 <e33854#> {c253} @dt=0x55573def2dc0@(nw1)  using_HI_LO_decode [RV] <- VAR 0x55573def2ea0 <e32750#> {c42} @dt=0x55573def2dc0@(nw1)  using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x55573e229490 <e33855#> {c253} @dt=0x55573df05ea0@(nw32)  register_file_output_LO_decode [RV] <- VAR 0x55573df063a0 <e33228#> {c70} @dt=0x55573df05ea0@(nw32)  register_file_output_LO_decode VAR
    1:2:1:3: VARREF 0x55573e2295b0 <e33856#> {c253} @dt=0x55573df09410@(nw32)  register_file_output_A_decode [RV] <- VAR 0x55573df09910 <e33252#> {c73} @dt=0x55573df09410@(nw32)  register_file_output_A_decode VAR
    1:2:2: VARREF 0x55573e2296d0 <e33852#> {c253} @dt=0x55573df0b740@(nw32)  src_A_decode [LV] => VAR 0x55573df0bc40 <e33268#> {c75} @dt=0x55573df0b740@(nw32)  src_A_decode VAR
    1:2: ASSIGNW 0x55573df5c180 <e33864#> {c254} @dt=0x55573df0c890@(nw32)
    1:2:1: COND 0x55573df5c0c0 <e33873#> {c254} @dt=0x55573df0c890@(nw32)
    1:2:1:1: VARREF 0x55573e2297f0 <e33865#> {c254} @dt=0x55573def2dc0@(nw1)  using_HI_LO_decode [RV] <- VAR 0x55573def2ea0 <e32750#> {c42} @dt=0x55573def2dc0@(nw1)  using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x55573e229910 <e33866#> {c254} @dt=0x55573df07080@(nw32)  register_file_output_HI_decode [RV] <- VAR 0x55573df07580 <e33236#> {c71} @dt=0x55573df07080@(nw32)  register_file_output_HI_decode VAR
    1:2:1:3: VARREF 0x55573e229a30 <e33867#> {c254} @dt=0x55573df0a5f0@(nw32)  register_file_output_B_decode [RV] <- VAR 0x55573df0aaf0 <e33260#> {c74} @dt=0x55573df0a5f0@(nw32)  register_file_output_B_decode VAR
    1:2:2: VARREF 0x55573e229b50 <e33863#> {c254} @dt=0x55573df0c890@(nw32)  src_B_decode [LV] => VAR 0x55573df0cd90 <e33276#> {c76} @dt=0x55573df0c890@(nw32)  src_B_decode VAR
    1:2: CELL 0x55573df5cba0 <e2877> {c257}  reg_output_comparator -> MODULE 0x55573e097f40 <e17436> {g1}  Comparator  L3
    1:2:1: PIN 0x55573df5c320 <e2858> {c258}  op -> VAR 0x55573e099090 <e28360#> {g3} @dt=0x55573e098c10@(nw6)  op INPUT PORT
    1:2:1:1: VARREF 0x55573e229c70 <e33874#> {c258} @dt=0x55573def7cd0@(nw6)  op [RV] <- VAR 0x55573def81d0 <e32789#> {c55} @dt=0x55573def7cd0@(nw6)  op VAR
    1:2:1: PIN 0x55573df5c500 <e2863> {c259}  rt -> VAR 0x55573e09a290 <e28368#> {g4} @dt=0x55573e099db0@(nw5)  rt INPUT PORT
    1:2:1:1: VARREF 0x55573e229d90 <e33875#> {c259} @dt=0x55573defd5f0@(nw5)  Rt_decode [RV] <- VAR 0x55573defdaf0 <e32962#> {c60} @dt=0x55573defd5f0@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x55573df5c6e0 <e2867> {c260}  a -> VAR 0x55573e09b4d0 <e28376#> {g5} @dt=0x55573e09aff0@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x55573e229eb0 <e33876#> {c260} @dt=0x55573df0eb30@(nw32)  comparator_1 [RV] <- VAR 0x55573df0f030 <e33292#> {c78} @dt=0x55573df0eb30@(nw32)  comparator_1 VAR
    1:2:1: PIN 0x55573df5c8c0 <e2871> {c261}  b -> VAR 0x55573e09c710 <e28384#> {g6} @dt=0x55573e09c230@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x55573e229fd0 <e33877#> {c261} @dt=0x55573df0fc80@(nw32)  comparator_2 [RV] <- VAR 0x55573df10180 <e33300#> {c79} @dt=0x55573df0fc80@(nw32)  comparator_2 VAR
    1:2:1: PIN 0x55573df5caa0 <e2875> {c262}  c -> VAR 0x55573e09cc50 <e28392#> {g7} @dt=0x55573e09cb70@(nw1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22a0f0 <e33878#> {c262} @dt=0x55573def1620@(nw1)  equal_decode [LV] => VAR 0x55573def1700 <e32736#> {c39} @dt=0x55573def1620@(nw1)  equal_decode VAR
    1:2: ASSIGNW 0x55573df5d100 <e33880#> {c265} @dt=0x55573deee380@(nw1)
    1:2:1: AND 0x55573df5d040 <e33888#> {c265} @dt=0x55573deee380@(nw1)
    1:2:1:1: VARREF 0x55573e22a210 <e33881#> {c265} @dt=0x55573def1220@(nw1)  branch_decode [RV] <- VAR 0x55573def1300 <e32733#> {c38} @dt=0x55573def1220@(nw1)  branch_decode VAR
    1:2:1:2: VARREF 0x55573e22a330 <e33882#> {c265} @dt=0x55573def1620@(nw1)  equal_decode [RV] <- VAR 0x55573def1700 <e32736#> {c39} @dt=0x55573def1620@(nw1)  equal_decode VAR
    1:2:2: VARREF 0x55573e22a450 <e33879#> {c265} @dt=0x55573deee380@(nw1)  program_counter_src_decode [LV] => VAR 0x55573deee460 <e32705#> {c32} @dt=0x55573deee380@(nw1)  program_counter_src_decode VAR
    1:2: ASSIGNW 0x55573df5e6b0 <e33890#> {c266} @dt=0x55573df0d9e0@(nw32)
    1:2:1: REPLICATE 0x55573df5e280 <e33943#> {c266} @dt=0x55573df515d0@(G/w32)
    1:2:1:1: CONCAT 0x55573df5e180 <e33938#> {c266} @dt=0x55573df515d0@(G/w32)
    1:2:1:1:1: REPLICATE 0x55573df5de40 <e33932#> {c266} @dt=0x55573e1e5df0@(G/w16)
    1:2:1:1:1:1: SEL 0x55573e2aa510 <e33911#> {c266} @dt=0x55573df50d30@(G/w1) decl[15:0]]
    1:2:1:1:1:1:1: VARREF 0x55573e22a570 <e33902#> {c266} @dt=0x55573df020b0@(nw16)  immediate [RV] <- VAR 0x55573df025b0 <e33119#> {c65} @dt=0x55573df020b0@(nw16)  immediate VAR
    1:2:1:1:1:1:2: CONST 0x55573e2aa7a0 <e33927#> {c266} @dt=0x55573e2aa6c0@(G/sw4)  4'hf
    1:2:1:1:1:1:3: CONST 0x55573e2aa2c0 <e33904#> {c266} @dt=0x55573e2545b0@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x55573df5d4d0 <e2907> {c266} @dt=0x55573ded1ed0@(G/swu32/5)  ?32?sh10
    1:2:1:1:2: VARREF 0x55573e22a690 <e33933#> {c266} @dt=0x55573df020b0@(nw16)  immediate [RV] <- VAR 0x55573df025b0 <e33119#> {c65} @dt=0x55573df020b0@(nw16)  immediate VAR
    1:2:1:2: CONST 0x55573df5e340 <e2924> {c266} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2: VARREF 0x55573e22a7b0 <e33889#> {c266} @dt=0x55573df0d9e0@(nw32)  sign_imm_decode [LV] => VAR 0x55573df0dee0 <e33284#> {c77} @dt=0x55573df0d9e0@(nw32)  sign_imm_decode VAR
    1:2: ASSIGNW 0x55573df5ef70 <e33945#> {c267} @dt=0x55573df08230@(nw32)
    1:2:1: SHIFTL 0x55573df5eeb0 <e33953#> {c267} @dt=0x55573df08230@(nw32)
    1:2:1:1: VARREF 0x55573e22a8d0 <e33946#> {c267} @dt=0x55573df0d9e0@(nw32)  sign_imm_decode [RV] <- VAR 0x55573df0dee0 <e33284#> {c77} @dt=0x55573df0d9e0@(nw32)  sign_imm_decode VAR
    1:2:1:2: CONST 0x55573df5ebe0 <e2944> {c267} @dt=0x55573dee7720@(G/swu32/2)  ?32?sh2
    1:2:2: VARREF 0x55573e22a9f0 <e33944#> {c267} @dt=0x55573df08230@(nw32)  shifter_output_decode [LV] => VAR 0x55573df086f0 <e33244#> {c72} @dt=0x55573df08230@(nw32)  shifter_output_decode VAR
    1:2: CELL 0x55573df5fbe0 <e2961> {c269}  adder_decode -> MODULE 0x55573dfcae40 <e17433> {d1}  Adder  L3
    1:2:1: PIN 0x55573df5f3b0 <e2950> {c270}  a -> VAR 0x55573dfcc0b0 <e32575#> {d3} @dt=0x55573dfcbbd0@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x55573e22ab10 <e33954#> {c270} @dt=0x55573df08230@(nw32)  shifter_output_decode [RV] <- VAR 0x55573df086f0 <e33244#> {c72} @dt=0x55573df08230@(nw32)  shifter_output_decode VAR
    1:2:1: PIN 0x55573df5f710 <e2955> {c271}  b -> VAR 0x55573dfcc890 <e32583#> {d3} @dt=0x55573dfcc3b0@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x55573e22ac30 <e33955#> {c271} @dt=0x55573def6b50@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x55573def7050 <e32781#> {c53} @dt=0x55573def6b50@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x55573df5faa0 <e2959> {c272}  z -> VAR 0x55573dfcdad0 <e32591#> {d4} @dt=0x55573dfcd5f0@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22ad50 <e33956#> {c272} @dt=0x55573def4a00@(nw32)  program_counter_branch_decode [LV] => VAR 0x55573def4e80 <e32765#> {c51} @dt=0x55573def4a00@(nw32)  program_counter_branch_decode VAR
    1:2: CELL 0x55573df6b9d0 <e3142> {c275}  decode_execute_register -> MODULE 0x55573e108740 <e17442> {m1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x55573df60170 <e2963> {c276}  clk -> VAR 0x55573e10ad70 <e26614#> {m3} @dt=0x55573e10a3a0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55573e22ae70 <e33957#> {c276} @dt=0x55573dee9620@(nw1)  internal_clk [RV] <- VAR 0x55573dee9700 <e32667#> {c22} @dt=0x55573dee9620@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55573df60550 <e2968> {c277}  clear -> VAR 0x55573e10c910 <e26617#> {m4} @dt=0x55573e10c830@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x55573e22af90 <e33958#> {c277} @dt=0x55573df45250@(nw1)  flush_execute_register [RV] <- VAR 0x55573df45330 <e33714#> {c161} @dt=0x55573df45250@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x55573df609b0 <e2972> {c278}  reset -> VAR 0x55573e10cd30 <e26620#> {m5} @dt=0x55573e10cc50@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55573e22b0b0 <e33959#> {c278} @dt=0x55573deb7c20@(nw1)  reset [RV] <- VAR 0x55573deb8540 <e32612#> {c8} @dt=0x55573deb7c20@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x55573df60dd0 <e2976> {c279}  register_write_decode -> VAR 0x55573e10d150 <e26623#> {m8} @dt=0x55573e10d070@(nw1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22b1d0 <e33960#> {c279} @dt=0x55573deee7e0@(nw1)  register_write_decode [RV] <- VAR 0x55573deee8c0 <e32708#> {c33} @dt=0x55573deee7e0@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x55573df61250 <e2980> {c280}  memory_to_register_decode -> VAR 0x55573e10d570 <e26626#> {m9} @dt=0x55573e10d490@(nw1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22b2f0 <e33961#> {c280} @dt=0x55573deeebe0@(nw1)  memory_to_register_decode [RV] <- VAR 0x55573deeecc0 <e32711#> {c34} @dt=0x55573deeebe0@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x55573df61690 <e2984> {c281}  memory_write_decode -> VAR 0x55573e10d990 <e26629#> {m10} @dt=0x55573e10d8b0@(nw1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22b410 <e33962#> {c281} @dt=0x55573deef040@(nw1)  memory_write_decode [RV] <- VAR 0x55573deef120 <e32714#> {c35} @dt=0x55573deef040@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x55573df61ad0 <e2988> {c282}  ALU_src_B_decode -> VAR 0x55573e10ea10 <e26632#> {m11} @dt=0x55573e10e510@(nw2)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22b530 <e33963#> {c282} @dt=0x55573deefda0@(nw2)  ALU_src_B_decode [RV] <- VAR 0x55573def0220 <e32717#> {c36} @dt=0x55573deefda0@(nw2)  ALU_src_B_decode VAR
    1:2:1: PIN 0x55573df61f50 <e2992> {c283}  register_destination_decode -> VAR 0x55573e10fc70 <e26640#> {m12} @dt=0x55573e10f770@(nw2)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22b650 <e33964#> {c283} @dt=0x55573def0b40@(nw2)  register_destination_decode [RV] <- VAR 0x55573def0fc0 <e32725#> {c37} @dt=0x55573def0b40@(nw2)  register_destination_decode VAR
    1:2:1: PIN 0x55573df623d0 <e2996> {c284}  HI_register_write_decode -> VAR 0x55573e110190 <e26648#> {m13} @dt=0x55573e1100b0@(nw1)  HI_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22b770 <e33965#> {c284} @dt=0x55573def35c0@(nw1)  HI_register_write_decode [RV] <- VAR 0x55573def36a0 <e32756#> {c44} @dt=0x55573def35c0@(nw1)  HI_register_write_decode VAR
    1:2:1: PIN 0x55573df62850 <e3000> {c285}  LO_register_write_decode -> VAR 0x55573e1106b0 <e26651#> {m14} @dt=0x55573e1105d0@(nw1)  LO_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22b890 <e33966#> {c285} @dt=0x55573def39c0@(nw1)  LO_register_write_decode [RV] <- VAR 0x55573def3aa0 <e32759#> {c45} @dt=0x55573def39c0@(nw1)  LO_register_write_decode VAR
    1:2:1: PIN 0x55573df62c90 <e3004> {c286}  ALU_function_decode -> VAR 0x55573e111950 <e26654#> {m15} @dt=0x55573e111450@(nw6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22b9b0 <e33967#> {c286} @dt=0x55573def2220@(nw6)  ALU_function_decode [RV] <- VAR 0x55573def26a0 <e32739#> {c40} @dt=0x55573def2220@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x55573df63050 <e3008> {c287}  Rs_decode -> VAR 0x55573e11ced0 <e26741#> {m36} @dt=0x55573e11c9d0@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22bad0 <e33968#> {c287} @dt=0x55573defa2b0@(nw5)  Rs_decode [RV] <- VAR 0x55573defa7b0 <e32852#> {c57} @dt=0x55573defa2b0@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x55573df63410 <e3012> {c288}  Rt_decode -> VAR 0x55573e11e110 <e26749#> {m37} @dt=0x55573e11dc10@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22bbf0 <e33969#> {c288} @dt=0x55573defd5f0@(nw5)  Rt_decode [RV] <- VAR 0x55573defdaf0 <e32962#> {c60} @dt=0x55573defd5f0@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x55573df637d0 <e3016> {c289}  Rd_decode -> VAR 0x55573e11f380 <e26757#> {m38} @dt=0x55573e11ee80@(nw5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22bd10 <e33970#> {c289} @dt=0x55573df00200@(nw5)  Rd_decode [RV] <- VAR 0x55573df00700 <e33064#> {c63} @dt=0x55573df00200@(nw5)  Rd_decode VAR
    1:2:1: PIN 0x55573df63b90 <e3020> {c290}  sign_imm_decode -> VAR 0x55573e1205f0 <e26765#> {m39} @dt=0x55573e1200f0@(nw32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22be30 <e33971#> {c290} @dt=0x55573df0d9e0@(nw32)  sign_imm_decode [RV] <- VAR 0x55573df0dee0 <e33284#> {c77} @dt=0x55573df0d9e0@(nw32)  sign_imm_decode VAR
    1:2:1: PIN 0x55573df63fe0 <e3024> {c291}  program_counter_multiplexer_jump_decode -> VAR 0x55573e111eb0 <e26662#> {m16} @dt=0x55573e111dd0@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22bf50 <e33972#> {c291} @dt=0x55573def29c0@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x55573def2aa0 <e32747#> {c41} @dt=0x55573def29c0@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x55573df64450 <e3028> {c292}  j_instruction_decode -> VAR 0x55573e112410 <e26665#> {m17} @dt=0x55573e112330@(nw1)  j_instruction_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22c070 <e33973#> {c292} @dt=0x55573def31c0@(nw1)  j_instruction_decode [RV] <- VAR 0x55573def32a0 <e32753#> {c43} @dt=0x55573def31c0@(nw1)  j_instruction_decode VAR
    1:2:1: PIN 0x55573df64890 <e3032> {c293}  using_HI_LO_decode -> VAR 0x55573e1129b0 <e26668#> {m18} @dt=0x55573e1128d0@(nw1)  using_HI_LO_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22c190 <e33974#> {c293} @dt=0x55573def2dc0@(nw1)  using_HI_LO_decode [RV] <- VAR 0x55573def2ea0 <e32750#> {c42} @dt=0x55573def2dc0@(nw1)  using_HI_LO_decode VAR
    1:2:1: PIN 0x55573df64c50 <e3036> {c294}  HALT_decode -> VAR 0x55573e112f10 <e26671#> {m19} @dt=0x55573e112e30@(nw1)  HALT_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22c2b0 <e33975#> {c294} @dt=0x55573def3dc0@(nw1)  HALT_decode [RV] <- VAR 0x55573def3ea0 <e32762#> {c46} @dt=0x55573def3dc0@(nw1)  HALT_decode VAR
    1:2:1: PIN 0x55573df65010 <e3040> {c295}  HALT_execute -> VAR 0x55573e11aa30 <e26730#> {m33} @dt=0x55573e11a950@(nw1)  HALT_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22c3d0 <e33976#> {c295} @dt=0x55573df183a0@(nw1)  HALT_execute [LV] => VAR 0x55573df18480 <e33372#> {c95} @dt=0x55573df183a0@(nw1)  HALT_execute VAR
    1:2:1: PIN 0x55573df65490 <e3044> {c297}  register_write_execute -> VAR 0x55573e1146b0 <e26682#> {m22} @dt=0x55573e1145d0@(nw1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22c4f0 <e33977#> {c297} @dt=0x55573df17110@(nw1)  register_write_execute [LV] => VAR 0x55573df171f0 <e33360#> {c91} @dt=0x55573df17110@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x55573df65910 <e3048> {c298}  memory_to_register_execute -> VAR 0x55573e114c10 <e26685#> {m23} @dt=0x55573e114b30@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22c610 <e33978#> {c298} @dt=0x55573df12960@(nw1)  memory_to_register_execute [LV] => VAR 0x55573df12a40 <e33324#> {c84} @dt=0x55573df12960@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x55573df65d50 <e3052> {c299}  memory_write_execute -> VAR 0x55573e115170 <e26688#> {m24} @dt=0x55573e115090@(nw1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22c730 <e33979#> {c299} @dt=0x55573df12df0@(nw1)  memory_write_execute [LV] => VAR 0x55573df12ed0 <e33327#> {c85} @dt=0x55573df12df0@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x55573df66190 <e3056> {c300}  ALU_src_B_execute -> VAR 0x55573e116430 <e26691#> {m25} @dt=0x55573e115f30@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22c850 <e33980#> {c300} @dt=0x55573df14d30@(nw2)  ALU_src_B_execute [LV] => VAR 0x55573df151f0 <e33338#> {c87} @dt=0x55573df14d30@(nw2)  ALU_src_B_execute VAR
    1:2:1: PIN 0x55573df66610 <e3060> {c301}  register_destination_execute -> VAR 0x55573e117690 <e26699#> {m26} @dt=0x55573e117190@(nw2)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22c970 <e33981#> {c301} @dt=0x55573df12080@(nw2)  register_destination_execute [LV] => VAR 0x55573df12580 <e33316#> {c83} @dt=0x55573df12080@(nw2)  register_destination_execute VAR
    1:2:1: PIN 0x55573df66a90 <e3064> {c302}  HI_register_write_execute -> VAR 0x55573e117bb0 <e26707#> {m27} @dt=0x55573e117ad0@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22ca90 <e33982#> {c302} @dt=0x55573df167c0@(nw1)  HI_register_write_execute [LV] => VAR 0x55573df168a0 <e33354#> {c89} @dt=0x55573df167c0@(nw1)  HI_register_write_execute VAR
    1:2:1: PIN 0x55573df66f10 <e3068> {c303}  LO_register_write_execute -> VAR 0x55573e1180d0 <e26710#> {m28} @dt=0x55573e117ff0@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22cbb0 <e33983#> {c303} @dt=0x55573df16c80@(nw1)  LO_register_write_execute [LV] => VAR 0x55573df16d60 <e33357#> {c90} @dt=0x55573df16c80@(nw1)  LO_register_write_execute VAR
    1:2:1: PIN 0x55573df67350 <e3072> {c304}  ALU_function_execute -> VAR 0x55573e119370 <e26713#> {m29} @dt=0x55573e118e70@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22ccd0 <e33984#> {c304} @dt=0x55573df15ee0@(nw6)  ALU_function_execute [LV] => VAR 0x55573df163a0 <e33346#> {c88} @dt=0x55573df15ee0@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x55573df67710 <e3076> {c305}  Rs_execute -> VAR 0x55573e1216f0 <e26773#> {m41} @dt=0x55573e121270@(nw5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22cdf0 <e33985#> {c305} @dt=0x55573df22f20@(nw5)  Rs_execute [LV] => VAR 0x55573df23420 <e33447#> {c107} @dt=0x55573df22f20@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x55573df67ad0 <e3080> {c306}  Rt_execute -> VAR 0x55573e122600 <e26781#> {m42} @dt=0x55573e122160@(nw5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22cf10 <e33986#> {c306} @dt=0x55573df24070@(nw5)  Rt_execute [LV] => VAR 0x55573df24570 <e33455#> {c108} @dt=0x55573df24070@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x55573df67e90 <e3084> {c307}  Rd_execute -> VAR 0x55573e123870 <e26789#> {m43} @dt=0x55573e123370@(nw5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22d030 <e33987#> {c307} @dt=0x55573df251c0@(nw5)  Rd_execute [LV] => VAR 0x55573df256c0 <e33463#> {c109} @dt=0x55573df251c0@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x55573df682d0 <e3088> {c308}  sign_imm_execute -> VAR 0x55573e124b70 <e26797#> {m44} @dt=0x55573e124670@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22d150 <e33988#> {c308} @dt=0x55573df26370@(nw32)  sign_imm_execute [LV] => VAR 0x55573df26830 <e33471#> {c110} @dt=0x55573df26370@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x55573df68790 <e3092> {c309}  program_counter_multiplexer_jump_execute -> VAR 0x55573e119990 <e26721#> {m30} @dt=0x55573e1198b0@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22d270 <e33989#> {c309} @dt=0x55573df17650@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x55573df17730 <e33363#> {c92} @dt=0x55573df17650@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x55573df68bd0 <e3096> {c310}  j_instruction_execute -> VAR 0x55573e119f30 <e26724#> {m31} @dt=0x55573e119e50@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22d390 <e33990#> {c310} @dt=0x55573df17ae0@(nw1)  j_instruction_execute [LV] => VAR 0x55573df17bc0 <e33366#> {c93} @dt=0x55573df17ae0@(nw1)  j_instruction_execute VAR
    1:2:1: PIN 0x55573df69010 <e3100> {c311}  using_HI_LO_execute -> VAR 0x55573e11a4d0 <e26727#> {m32} @dt=0x55573e11a3f0@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22d4b0 <e33991#> {c311} @dt=0x55573df17f70@(nw1)  using_HI_LO_execute [LV] => VAR 0x55573df18050 <e33369#> {c94} @dt=0x55573df17f70@(nw1)  using_HI_LO_execute VAR
    1:2:1: PIN 0x55573df693d0 <e3104> {c312}  src_A_decode -> VAR 0x55573e125e10 <e26805#> {m47} @dt=0x55573e125910@(nw32)  src_A_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22d5d0 <e33992#> {c312} @dt=0x55573df0b740@(nw32)  src_A_decode [RV] <- VAR 0x55573df0bc40 <e33268#> {c75} @dt=0x55573df0b740@(nw32)  src_A_decode VAR
    1:2:1: PIN 0x55573df69790 <e3108> {c313}  src_B_decode -> VAR 0x55573e127080 <e26813#> {m48} @dt=0x55573e126b80@(nw32)  src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22d6f0 <e33993#> {c313} @dt=0x55573df0c890@(nw32)  src_B_decode [RV] <- VAR 0x55573df0cd90 <e33276#> {c76} @dt=0x55573df0c890@(nw32)  src_B_decode VAR
    1:2:1: PIN 0x55573df69be0 <e3112> {c314}  program_counter_plus_four_decode -> VAR 0x55573e128380 <e26821#> {m49} @dt=0x55573e127e80@(nw32)  program_counter_plus_four_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22d810 <e33994#> {c314} @dt=0x55573def6b50@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x55573def7050 <e32781#> {c53} @dt=0x55573def6b50@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x55573df6a090 <e3116> {c315}  j_program_counter_decode -> VAR 0x55573e1296e0 <e26829#> {m50} @dt=0x55573e1291e0@(nw32)  j_program_counter_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22d930 <e33995#> {c315} @dt=0x55573df10e60@(nw32)  j_program_counter_decode [RV] <- VAR 0x55573df11360 <e33308#> {c80} @dt=0x55573df10e60@(nw32)  j_program_counter_decode VAR
    1:2:1: PIN 0x55573df6a450 <e3120> {c316}  src_A_execute -> VAR 0x55573e12a990 <e26837#> {m52} @dt=0x55573e12a490@(nw32)  src_A_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22da50 <e33996#> {c316} @dt=0x55573df1a260@(nw32)  src_A_execute [LV] => VAR 0x55573df1a760 <e33383#> {c99} @dt=0x55573df1a260@(nw32)  src_A_execute VAR
    1:2:1: PIN 0x55573df6a810 <e3124> {c317}  src_B_execute -> VAR 0x55573e12bc00 <e26845#> {m53} @dt=0x55573e12b700@(nw32)  src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22db70 <e33997#> {c317} @dt=0x55573df1b3b0@(nw32)  src_B_execute [LV] => VAR 0x55573df1b8b0 <e33391#> {c100} @dt=0x55573df1b3b0@(nw32)  src_B_execute VAR
    1:2:1: PIN 0x55573df6ac60 <e3128> {c318}  program_counter_plus_four_execute -> VAR 0x55573e12cf00 <e26853#> {m54} @dt=0x55573e12ca00@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22dc90 <e33998#> {c318} @dt=0x55573df28700@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x55573df28c00 <e33487#> {c112} @dt=0x55573df28700@(nw32)  program_counter_plus_four_execute VAR
    1:2:1: PIN 0x55573df6b110 <e3132> {c319}  j_program_counter_execute -> VAR 0x55573e12e2a0 <e26861#> {m55} @dt=0x55573e12dda0@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22ddb0 <e33999#> {c319} @dt=0x55573df29910@(nw32)  j_program_counter_execute [LV] => VAR 0x55573df29e10 <e33495#> {c113} @dt=0x55573df29910@(nw32)  j_program_counter_execute VAR
    1:2:1: PIN 0x55573df6b4d0 <e3136> {c320}  op_decode -> VAR 0x55573e114130 <e26674#> {m20} @dt=0x55573e113c30@(nw6)  op_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e22ded0 <e34000#> {c320} @dt=0x55573def7cd0@(nw6)  op [RV] <- VAR 0x55573def81d0 <e32789#> {c55} @dt=0x55573def7cd0@(nw6)  op VAR
    1:2:1: PIN 0x55573df6b890 <e3140> {c321}  op_execute -> VAR 0x55573e11bc50 <e26733#> {m34} @dt=0x55573e11b750@(nw6)  op_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22dff0 <e34001#> {c321} @dt=0x55573df190d0@(nw6)  op_execute [LV] => VAR 0x55573df195d0 <e33375#> {c96} @dt=0x55573df190d0@(nw6)  op_execute VAR
    1:2: CELL 0x55573df6cba0 <e3160> {c324}  plus_four_adder_execute -> MODULE 0x55573dfcae40 <e17433> {d1}  Adder  L3
    1:2:1: PIN 0x55573df6c220 <e3149> {c325}  a -> VAR 0x55573dfcc0b0 <e32575#> {d3} @dt=0x55573dfcbbd0@(nw32)  a INPUT PORT
    1:2:1:1: CONST 0x55573df6bf50 <e3150> {c325} @dt=0x55573df515d0@(G/w32)  32'h4
    1:2:1: PIN 0x55573df6c640 <e3154> {c326}  b -> VAR 0x55573dfcc890 <e32583#> {d3} @dt=0x55573dfcc3b0@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x55573e22e110 <e34002#> {c326} @dt=0x55573df28700@(nw32)  program_counter_plus_four_execute [RV] <- VAR 0x55573df28c00 <e33487#> {c112} @dt=0x55573df28700@(nw32)  program_counter_plus_four_execute VAR
    1:2:1: PIN 0x55573df6ca60 <e3158> {c327}  z -> VAR 0x55573dfcdad0 <e32591#> {d4} @dt=0x55573dfcd5f0@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22e230 <e34003#> {c327} @dt=0x55573df27520@(nw32)  program_counter_plus_eight_execute [LV] => VAR 0x55573df27a20 <e33479#> {c111} @dt=0x55573df27520@(nw32)  program_counter_plus_eight_execute VAR
    1:2: CELL 0x55573df6f450 <e3205> {c330}  write_register_execute_mux -> MODULE 0x55573e244720 <e24393> {j1}  MUX_4INPUT__B5  L3
    1:2:1: PIN 0x55573df6d8b0 <e3170> {c331}  control -> VAR 0x55573e244c40 <e27697#> {j6} @dt=0x55573e244dc0@(nw2)  control INPUT PORT
    1:2:1:1: VARREF 0x55573e22e350 <e34004#> {c331} @dt=0x55573df12080@(nw2)  register_destination_execute [RV] <- VAR 0x55573df12580 <e33316#> {c83} @dt=0x55573df12080@(nw2)  register_destination_execute VAR
    1:2:1: PIN 0x55573df6dc40 <e3175> {c332}  input_0 -> VAR 0x55573e2452c0 <e27705#> {j7} @dt=0x55573e245440@(nw5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55573e22e470 <e34005#> {c332} @dt=0x55573df24070@(nw5)  Rt_execute [RV] <- VAR 0x55573df24570 <e33455#> {c108} @dt=0x55573df24070@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x55573df6e000 <e3179> {c333}  input_1 -> VAR 0x55573e245b20 <e27742#> {j8} @dt=0x55573e245ca0@(nw5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55573e22e590 <e34006#> {c333} @dt=0x55573df251c0@(nw5)  Rd_execute [RV] <- VAR 0x55573df256c0 <e33463#> {c109} @dt=0x55573df251c0@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x55573df6e630 <e3187> {c334}  input_2 -> VAR 0x55573e246380 <e27779#> {j9} @dt=0x55573e246500@(nw5)  input_2 INPUT PORT
    1:2:1:1: CONST 0x55573df6e360 <e3186> {c334} @dt=0x55573df6e510@(G/w5)  5'h1f
    1:2:1: PIN 0x55573df6ec60 <e3196> {c335}  input_3 -> VAR 0x55573e246be0 <e27816#> {j10} @dt=0x55573e246d60@(nw5)  input_3 INPUT PORT
    1:2:1:1: CONST 0x55573df6e990 <e3195> {c335} @dt=0x55573df6e510@(G/w5)  5'h0
    1:2:1: PIN 0x55573df6f080 <e3200> {c336}  resolved -> VAR 0x55573e247440 <e27853#> {j12} @dt=0x55573e2475c0@(nw5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22e6b0 <e34007#> {c336} @dt=0x55573df13b80@(nw5)  write_register_execute [LV] => VAR 0x55573df14040 <e33330#> {c86} @dt=0x55573df13b80@(nw5)  write_register_execute VAR
    1:2: CELL 0x55573df73b10 <e3270> {c339}  alu_input_mux -> MODULE 0x55573e1abbc0 <e17446> {q1}  ALU_Input_Mux  L3
    1:2:1: PIN 0x55573df6fa90 <e3207> {c340}  ALU_src_B_execute -> VAR 0x55573e1acbd0 <e25570#> {q2} @dt=0x55573e1ac6d0@(nw2)  ALU_src_B_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e22e7d0 <e34008#> {c340} @dt=0x55573df14d30@(nw2)  ALU_src_B_execute [RV] <- VAR 0x55573df151f0 <e33338#> {c87} @dt=0x55573df14d30@(nw2)  ALU_src_B_execute VAR
    1:2:1: PIN 0x55573df6fed0 <e3212> {c341}  forward_one_execute -> VAR 0x55573e1adc50 <e25578#> {q3} @dt=0x55573e1ad750@(nw3)  forward_one_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e22e8f0 <e34009#> {c341} @dt=0x55573df45fe0@(nw3)  forward_A_execute [RV] <- VAR 0x55573df464a0 <e33717#> {c162} @dt=0x55573df45fe0@(nw3)  forward_A_execute VAR
    1:2:1: PIN 0x55573df70310 <e3216> {c342}  forward_two_execute -> VAR 0x55573e1aeed0 <e25586#> {q4} @dt=0x55573e1ae9d0@(nw3)  forward_two_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e22ea10 <e34010#> {c342} @dt=0x55573df47190@(nw3)  forward_B_execute [RV] <- VAR 0x55573df47650 <e33725#> {c163} @dt=0x55573df47190@(nw3)  forward_B_execute VAR
    1:2:1: PIN 0x55573df706d0 <e3220> {c344}  read_data_1_reg -> VAR 0x55573e1b0170 <e25594#> {q6} @dt=0x55573e1afc70@(nw32)  read_data_1_reg INPUT PORT
    1:2:1:1: VARREF 0x55573e22eb30 <e34011#> {c344} @dt=0x55573df1a260@(nw32)  src_A_execute [RV] <- VAR 0x55573df1a760 <e33383#> {c99} @dt=0x55573df1a260@(nw32)  src_A_execute VAR
    1:2:1: PIN 0x55573df70b10 <e3224> {c345}  result_writeback -> VAR 0x55573e1b1410 <e25602#> {q7} @dt=0x55573e1b0f10@(nw32)  result_writeback INPUT PORT
    1:2:1:1: VARREF 0x55573e22ec50 <e34012#> {c345} @dt=0x55573df3df40@(nw32)  result_writeback [RV] <- VAR 0x55573df3e400 <e33654#> {c149} @dt=0x55573df3df40@(nw32)  result_writeback VAR
    1:2:1: PIN 0x55573df70f50 <e3228> {c346}  ALU_output_memory -> VAR 0x55573e1b26d0 <e25610#> {q8} @dt=0x55573e1b21d0@(nw32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e22ed70 <e34013#> {c346} @dt=0x55573df304d0@(nw32)  ALU_output_memory [RV] <- VAR 0x55573df30990 <e33551#> {c129} @dt=0x55573df304d0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x55573df71390 <e3232> {c347}  LO_result_writeback -> VAR 0x55573e1b3990 <e25618#> {q9} @dt=0x55573e1b3490@(nw32)  LO_result_writeback INPUT PORT
    1:2:1:1: VARREF 0x55573e22ee90 <e34014#> {c347} @dt=0x55573df402a0@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x55573df40760 <e33670#> {c151} @dt=0x55573df402a0@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x55573df717d0 <e3236> {c348}  ALU_LO_output_memory -> VAR 0x55573e1b4c50 <e25626#> {q10} @dt=0x55573e1b4750@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e22efb0 <e34015#> {c348} @dt=0x55573df32830@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x55573df32cf0 <e33567#> {c131} @dt=0x55573df32830@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x55573df71b90 <e3240> {c349}  read_data_2_reg -> VAR 0x55573e1b5eb0 <e25634#> {q11} @dt=0x55573e1b59b0@(nw32)  read_data_2_reg INPUT PORT
    1:2:1:1: VARREF 0x55573e22f0d0 <e34016#> {c349} @dt=0x55573df1b3b0@(nw32)  src_B_execute [RV] <- VAR 0x55573df1b8b0 <e33391#> {c100} @dt=0x55573df1b3b0@(nw32)  src_B_execute VAR
    1:2:1: PIN 0x55573df71fd0 <e3244> {c350}  ALU_HI_output_memory -> VAR 0x55573e1b7150 <e25642#> {q12} @dt=0x55573e1b6c50@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e22f1f0 <e34017#> {c350} @dt=0x55573df31680@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x55573df31b40 <e33559#> {c130} @dt=0x55573df31680@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x55573df72410 <e3248> {c351}  HI_result_writeback -> VAR 0x55573e1b8410 <e25650#> {q13} @dt=0x55573e1b7f10@(nw32)  HI_result_writeback INPUT PORT
    1:2:1:1: VARREF 0x55573e22f310 <e34018#> {c351} @dt=0x55573df3f0f0@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x55573df3f5b0 <e33662#> {c150} @dt=0x55573df3f0f0@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x55573df72850 <e3252> {c352}  sign_imm_execute -> VAR 0x55573e1b96d0 <e25658#> {q14} @dt=0x55573e1b91d0@(nw32)  sign_imm_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e22f430 <e34019#> {c352} @dt=0x55573df26370@(nw32)  sign_imm_execute [RV] <- VAR 0x55573df26830 <e33471#> {c110} @dt=0x55573df26370@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x55573df72ca0 <e3256> {c353}  program_counter_plus_eight_execute -> VAR 0x55573e1ba930 <e25666#> {q15} @dt=0x55573e1ba430@(nw32)  program_counter_plus_eight_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e22f550 <e34020#> {c353} @dt=0x55573df27520@(nw32)  program_counter_plus_eight_execute [RV] <- VAR 0x55573df27a20 <e33479#> {c111} @dt=0x55573df27520@(nw32)  program_counter_plus_eight_execute VAR
    1:2:1: PIN 0x55573df73150 <e3260> {c355}  src_A_ALU_execute -> VAR 0x55573e1bbc10 <e25674#> {q17} @dt=0x55573e1bb710@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22f670 <e34021#> {c355} @dt=0x55573df1c560@(nw32)  src_A_ALU_execute [LV] => VAR 0x55573df1ca20 <e33399#> {c101} @dt=0x55573df1c560@(nw32)  src_A_ALU_execute VAR
    1:2:1: PIN 0x55573df73590 <e3264> {c356}  src_B_ALU_execute -> VAR 0x55573e1bced0 <e25682#> {q18} @dt=0x55573e1bc9d0@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22f790 <e34022#> {c356} @dt=0x55573df1d710@(nw32)  src_B_ALU_execute [LV] => VAR 0x55573df1dbd0 <e33407#> {c102} @dt=0x55573df1d710@(nw32)  src_B_ALU_execute VAR
    1:2:1: PIN 0x55573df739d0 <e3268> {c357}  write_data_execute -> VAR 0x55573e1be190 <e25690#> {q19} @dt=0x55573e1bdc90@(nw32)  write_data_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22f8b0 <e34023#> {c357} @dt=0x55573df1e8c0@(nw32)  write_data_execute [LV] => VAR 0x55573df1ed80 <e33415#> {c103} @dt=0x55573df1e8c0@(nw32)  write_data_execute VAR
    1:2: CELL 0x55573df751f0 <e3295> {c360}  alu -> MODULE 0x55573dfd47c0 <e17434> {e2}  ALU  L3
    1:2:1: PIN 0x55573df740d0 <e3272> {c361}  ALU_operation -> VAR 0x55573dfd5770 <e31465#> {e4} @dt=0x55573dfd5270@(nw6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x55573e22f9d0 <e34024#> {c361} @dt=0x55573df15ee0@(nw6)  ALU_function_execute [RV] <- VAR 0x55573df163a0 <e33346#> {c88} @dt=0x55573df15ee0@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x55573df742b0 <e3277> {c362}  input_1 -> VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55573e22faf0 <e34025#> {c362} @dt=0x55573df1c560@(nw32)  src_A_ALU_execute [RV] <- VAR 0x55573df1ca20 <e33399#> {c101} @dt=0x55573df1c560@(nw32)  src_A_ALU_execute VAR
    1:2:1: PIN 0x55573df74490 <e3281> {c363}  input_2 -> VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x55573e22fc10 <e34026#> {c363} @dt=0x55573df1d710@(nw32)  src_B_ALU_execute [RV] <- VAR 0x55573df1dbd0 <e33407#> {c102} @dt=0x55573df1d710@(nw32)  src_B_ALU_execute VAR
    1:2:1: PIN 0x55573df748b0 <e3285> {c365}  ALU_output -> VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22fd30 <e34027#> {c365} @dt=0x55573df1fa70@(nw32)  ALU_output_execute [LV] => VAR 0x55573df1ff30 <e33423#> {c104} @dt=0x55573df1fa70@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x55573df74cb0 <e3289> {c366}  ALU_HI_output -> VAR 0x55573dfd9a30 <e31497#> {e9} @dt=0x55573dfd9530@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22fe50 <e34028#> {c366} @dt=0x55573df20c20@(nw32)  ALU_HI_output_execute [LV] => VAR 0x55573df210e0 <e33431#> {c105} @dt=0x55573df20c20@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x55573df750b0 <e3293> {c367}  ALU_LO_output -> VAR 0x55573dfdacb0 <e31505#> {e10} @dt=0x55573dfda7d0@(nw32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x55573e22ff70 <e34029#> {c367} @dt=0x55573df21dd0@(nw32)  ALU_LO_output_execute [LV] => VAR 0x55573df22290 <e33439#> {c106} @dt=0x55573df21dd0@(nw32)  ALU_LO_output_execute VAR
    1:2: ASSIGNW 0x55573df76c70 <e34031#> {c370} @dt=0x55573df10e60@(nw32)
    1:2:1: REPLICATE 0x55573df76840 <e34087#> {c370} @dt=0x55573df515d0@(G/w32)
    1:2:1:1: CONCAT 0x55573df76740 <e34082#> {c370} @dt=0x55573df515d0@(G/w32)
    1:2:1:1:1: CONCAT 0x55573df76280 <e34077#> {c370} @dt=0x55573e2abd30@(G/w30)
    1:2:1:1:1:1: SEL 0x55573e287790 <e34053#> {c370} @dt=0x55573df513a0@(G/w4) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x55573e230090 <e34044#> {c370} @dt=0x55573def6b50@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x55573def7050 <e32781#> {c53} @dt=0x55573def6b50@(nw32)  program_counter_plus_four_decode VAR
    1:2:1:1:1:1:2: CONST 0x55573e2abae0 <e34072#> {c370} @dt=0x55573e254770@(G/sw5)  5'h1c
    1:2:1:1:1:1:3: CONST 0x55573e287500 <e34046#> {c370} @dt=0x55573e279300@(G/wu32/3)  ?32?h4
    1:2:1:1:1:2: VARREF 0x55573e2301b0 <e34073#> {c370} @dt=0x55573df03f60@(nw26)  j_offset [RV] <- VAR 0x55573df04460 <e33174#> {c67} @dt=0x55573df03f60@(nw26)  j_offset VAR
    1:2:1:1:2: CONST 0x55573df76470 <e3325> {c370} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:1:2: CONST 0x55573df76900 <e3334> {c370} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2: VARREF 0x55573e2302d0 <e34030#> {c370} @dt=0x55573df10e60@(nw32)  j_program_counter_decode [LV] => VAR 0x55573df11360 <e33308#> {c80} @dt=0x55573df10e60@(nw32)  j_program_counter_decode VAR
    1:2: CELL 0x55573df80010 <e3480> {c372}  execute_memory_register -> MODULE 0x55573e154710 <e17443> {n1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x55573df77190 <e3345> {c373}  clk -> VAR 0x55573e154ae0 <e26195#> {n3} @dt=0x55573e154a00@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55573e2303f0 <e34088#> {c373} @dt=0x55573dee9620@(nw1)  internal_clk [RV] <- VAR 0x55573dee9700 <e32667#> {c22} @dt=0x55573dee9620@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55573df77550 <e3350> {c374}  reset -> VAR 0x55573e154f00 <e26198#> {n4} @dt=0x55573e154e20@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55573e230510 <e34089#> {c374} @dt=0x55573deb7c20@(nw1)  reset [RV] <- VAR 0x55573deb8540 <e32612#> {c8} @dt=0x55573deb7c20@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x55573df77950 <e3354> {c375}  register_write_execute -> VAR 0x55573e155320 <e26201#> {n7} @dt=0x55573e155240@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e230630 <e34090#> {c375} @dt=0x55573df17110@(nw1)  register_write_execute [RV] <- VAR 0x55573df171f0 <e33360#> {c91} @dt=0x55573df17110@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x55573df77dd0 <e3358> {c376}  memory_to_register_execute -> VAR 0x55573e155780 <e26204#> {n8} @dt=0x55573e1556a0@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e230750 <e34091#> {c376} @dt=0x55573df12960@(nw1)  memory_to_register_execute [RV] <- VAR 0x55573df12a40 <e33324#> {c84} @dt=0x55573df12960@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x55573df78210 <e3362> {c377}  memory_write_execute -> VAR 0x55573e155be0 <e26207#> {n9} @dt=0x55573e155b00@(nw1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e230870 <e34092#> {c377} @dt=0x55573df12df0@(nw1)  memory_write_execute [RV] <- VAR 0x55573df12ed0 <e33327#> {c85} @dt=0x55573df12df0@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x55573df78690 <e3366> {c378}  HI_register_write_execute -> VAR 0x55573e156040 <e26210#> {n10} @dt=0x55573e155f60@(nw1)  HI_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e230990 <e34093#> {c378} @dt=0x55573df167c0@(nw1)  HI_register_write_execute [RV] <- VAR 0x55573df168a0 <e33354#> {c89} @dt=0x55573df167c0@(nw1)  HI_register_write_execute VAR
    1:2:1: PIN 0x55573df78b10 <e3370> {c379}  LO_register_write_execute -> VAR 0x55573e156460 <e26213#> {n11} @dt=0x55573e156380@(nw1)  LO_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e230ab0 <e34094#> {c379} @dt=0x55573df16c80@(nw1)  LO_register_write_execute [RV] <- VAR 0x55573df16d60 <e33357#> {c90} @dt=0x55573df16c80@(nw1)  LO_register_write_execute VAR
    1:2:1: PIN 0x55573df78fd0 <e3374> {c380}  program_counter_multiplexer_jump_execute -> VAR 0x55573e156a00 <e26216#> {n12} @dt=0x55573e156920@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e230bd0 <e34095#> {c380} @dt=0x55573df17650@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573df17730 <e33363#> {c92} @dt=0x55573df17650@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x55573df79410 <e3378> {c381}  j_instruction_execute -> VAR 0x55573e156fa0 <e26219#> {n13} @dt=0x55573e156ec0@(nw1)  j_instruction_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e230cf0 <e34096#> {c381} @dt=0x55573df17ae0@(nw1)  j_instruction_execute [RV] <- VAR 0x55573df17bc0 <e33366#> {c93} @dt=0x55573df17ae0@(nw1)  j_instruction_execute VAR
    1:2:1: PIN 0x55573df797d0 <e3382> {c382}  HALT_execute -> VAR 0x55573e157500 <e26222#> {n14} @dt=0x55573e157420@(nw1)  HALT_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e230e10 <e34097#> {c382} @dt=0x55573df183a0@(nw1)  HALT_execute [RV] <- VAR 0x55573df18480 <e33372#> {c95} @dt=0x55573df183a0@(nw1)  HALT_execute VAR
    1:2:1: PIN 0x55573df79c50 <e3386> {c384}  register_write_memory -> VAR 0x55573e159fa0 <e26241#> {n18} @dt=0x55573e159ec0@(nw1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e230f30 <e34098#> {c384} @dt=0x55573df2a200@(nw1)  register_write_memory [LV] => VAR 0x55573df2a2e0 <e33503#> {c116} @dt=0x55573df2a200@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x55573df7a0d0 <e3390> {c385}  memory_to_register_memory -> VAR 0x55573e15a500 <e26244#> {n19} @dt=0x55573e15a420@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e231050 <e34099#> {c385} @dt=0x55573df2b870@(nw1)  memory_to_register_memory [LV] => VAR 0x55573df2b950 <e33514#> {c118} @dt=0x55573df2b870@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x55573df7a510 <e3394> {c386}  memory_write_memory -> VAR 0x55573e15aac0 <e26247#> {n20} @dt=0x55573e15a9e0@(nw1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e231170 <e34100#> {c386} @dt=0x55573df2bd00@(nw1)  memory_write_memory [LV] => VAR 0x55573df2bde0 <e33517#> {c119} @dt=0x55573df2bd00@(nw1)  memory_write_memory VAR
    1:2:1: PIN 0x55573df7a990 <e3398> {c387}  HI_register_write_memory -> VAR 0x55573e15b0e0 <e26250#> {n21} @dt=0x55573e15b000@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e231290 <e34101#> {c387} @dt=0x55573df2c1c0@(nw1)  HI_register_write_memory [LV] => VAR 0x55573df2c2a0 <e33520#> {c120} @dt=0x55573df2c1c0@(nw1)  HI_register_write_memory VAR
    1:2:1: PIN 0x55573df7ae10 <e3402> {c388}  LO_register_write_memory -> VAR 0x55573e15b6f0 <e26253#> {n22} @dt=0x55573e15b610@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e2313b0 <e34102#> {c388} @dt=0x55573df2c680@(nw1)  LO_register_write_memory [LV] => VAR 0x55573df2c760 <e33523#> {c121} @dt=0x55573df2c680@(nw1)  LO_register_write_memory VAR
    1:2:1: PIN 0x55573df7b260 <e3406> {c389}  program_counter_multiplexer_jump_memory -> VAR 0x55573e15bcd0 <e26256#> {n23} @dt=0x55573e15bbf0@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e2314d0 <e34103#> {c389} @dt=0x55573df2cb10@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x55573df2cbf0 <e33526#> {c122} @dt=0x55573df2cb10@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x55573df7b6d0 <e3410> {c390}  j_instruction_memory -> VAR 0x55573e15c2c0 <e26259#> {n24} @dt=0x55573e15c1e0@(nw1)  j_instruction_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e2315f0 <e34104#> {c390} @dt=0x55573df2cfd0@(nw1)  j_instruction_memory [LV] => VAR 0x55573df2d0b0 <e33529#> {c123} @dt=0x55573df2cfd0@(nw1)  j_instruction_memory VAR
    1:2:1: PIN 0x55573df7ba90 <e3414> {c391}  HALT_memory -> VAR 0x55573e15c820 <e26262#> {n25} @dt=0x55573e15c740@(nw1)  HALT_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e231710 <e34105#> {c391} @dt=0x55573df2d400@(nw1)  HALT_memory [LV] => VAR 0x55573df2d4e0 <e33532#> {c124} @dt=0x55573df2d400@(nw1)  HALT_memory VAR
    1:2:1: PIN 0x55573df7bf10 <e3418> {c393}  ALU_output_execute -> VAR 0x55573e1600a0 <e26281#> {n30} @dt=0x55573e15fba0@(nw32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e231830 <e34106#> {c393} @dt=0x55573df1fa70@(nw32)  ALU_output_execute [RV] <- VAR 0x55573df1ff30 <e33423#> {c104} @dt=0x55573df1fa70@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x55573df7c350 <e3422> {c394}  ALU_HI_output_execute -> VAR 0x55573e161390 <e26289#> {n31} @dt=0x55573e160e90@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e231950 <e34107#> {c394} @dt=0x55573df20c20@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x55573df210e0 <e33431#> {c105} @dt=0x55573df20c20@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x55573df7c790 <e3426> {c395}  ALU_LO_output_execute -> VAR 0x55573e162680 <e26297#> {n32} @dt=0x55573e162180@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e231a70 <e34108#> {c395} @dt=0x55573df21dd0@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x55573df22290 <e33439#> {c106} @dt=0x55573df21dd0@(nw32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x55573df7cbd0 <e3430> {c396}  write_data_execute -> VAR 0x55573e163760 <e26305#> {n33} @dt=0x55573e1632e0@(nw32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e231b90 <e34109#> {c396} @dt=0x55573df1e8c0@(nw32)  write_data_execute [RV] <- VAR 0x55573df1ed80 <e33415#> {c103} @dt=0x55573df1e8c0@(nw32)  write_data_execute VAR
    1:2:1: PIN 0x55573df7d010 <e3434> {c397}  write_register_execute -> VAR 0x55573e164a30 <e26313#> {n34} @dt=0x55573e164530@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e231cb0 <e34110#> {c397} @dt=0x55573df13b80@(nw5)  write_register_execute [RV] <- VAR 0x55573df14040 <e33330#> {c86} @dt=0x55573df13b80@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x55573df7d490 <e3438> {c398}  j_program_counter_execute -> VAR 0x55573e165d50 <e26321#> {n35} @dt=0x55573e165850@(nw32)  j_program_counter_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e231dd0 <e34111#> {c398} @dt=0x55573df29910@(nw32)  j_program_counter_execute [RV] <- VAR 0x55573df29e10 <e33495#> {c113} @dt=0x55573df29910@(nw32)  j_program_counter_execute VAR
    1:2:1: PIN 0x55573df7d910 <e3442> {c400}  ALU_output_memory -> VAR 0x55573e167090 <e26329#> {n37} @dt=0x55573e166b90@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e231ef0 <e34112#> {c400} @dt=0x55573df304d0@(nw32)  ALU_output_memory [LV] => VAR 0x55573df30990 <e33551#> {c129} @dt=0x55573df304d0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x55573df7dd50 <e3446> {c401}  ALU_HI_output_memory -> VAR 0x55573e168380 <e26337#> {n38} @dt=0x55573e167e80@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e232010 <e34113#> {c401} @dt=0x55573df31680@(nw32)  ALU_HI_output_memory [LV] => VAR 0x55573df31b40 <e33559#> {c130} @dt=0x55573df31680@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x55573df7e190 <e3450> {c402}  ALU_LO_output_memory -> VAR 0x55573e169670 <e26345#> {n39} @dt=0x55573e169170@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e232130 <e34114#> {c402} @dt=0x55573df32830@(nw32)  ALU_LO_output_memory [LV] => VAR 0x55573df32cf0 <e33567#> {c131} @dt=0x55573df32830@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x55573df7e5d0 <e3454> {c403}  write_data_memory -> VAR 0x55573e16a960 <e26353#> {n40} @dt=0x55573e16a460@(nw32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e232250 <e34115#> {c403} @dt=0x55573df339e0@(nw32)  write_data_memory [LV] => VAR 0x55573df33ea0 <e33575#> {c132} @dt=0x55573df339e0@(nw32)  write_data_memory VAR
    1:2:1: PIN 0x55573df7ea10 <e3458> {c404}  write_register_memory -> VAR 0x55573e16bc50 <e26361#> {n41} @dt=0x55573e16b750@(nw5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e232370 <e34116#> {c404} @dt=0x55573df2af90@(nw5)  write_register_memory [LV] => VAR 0x55573df2b450 <e33506#> {c117} @dt=0x55573df2af90@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x55573df7ee90 <e3462> {c405}  j_program_counter_memory -> VAR 0x55573e16cfb0 <e26369#> {n42} @dt=0x55573e16cab0@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e20d320 <e34117#> {c405} @dt=0x55573df35da0@(nw32)  j_program_counter_memory [LV] => VAR 0x55573df362a0 <e33591#> {c134} @dt=0x55573df35da0@(nw32)  j_program_counter_memory VAR
    1:2:1: PIN 0x55573df7f290 <e3466> {c407}  op_execute -> VAR 0x55573e158720 <e26225#> {n15} @dt=0x55573e158220@(nw6)  op_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e20d440 <e34118#> {c407} @dt=0x55573df190d0@(nw6)  op_execute [RV] <- VAR 0x55573df195d0 <e33375#> {c96} @dt=0x55573df190d0@(nw6)  op_execute VAR
    1:2:1: PIN 0x55573df7f650 <e3470> {c408}  op_memory -> VAR 0x55573e15da70 <e26265#> {n26} @dt=0x55573e15d570@(nw6)  op_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e20d560 <e34119#> {c408} @dt=0x55573df2e130@(nw6)  op_memory [LV] => VAR 0x55573df2e630 <e33535#> {c125} @dt=0x55573df2e130@(nw6)  op_memory VAR
    1:2:1: PIN 0x55573df7fa90 <e3474> {c409}  src_A_ALU_execute -> VAR 0x55573e1599c0 <e26233#> {n16} @dt=0x55573e1594c0@(nw32)  src_A_ALU_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e20d680 <e34120#> {c409} @dt=0x55573df1c560@(nw32)  src_A_ALU_execute [RV] <- VAR 0x55573df1ca20 <e33399#> {c101} @dt=0x55573df1c560@(nw32)  src_A_ALU_execute VAR
    1:2:1: PIN 0x55573df7fed0 <e3478> {c410}  src_A_ALU_memory -> VAR 0x55573e15ed70 <e26273#> {n27} @dt=0x55573e15e870@(nw32)  src_A_ALU_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55573e20d7c0 <e34121#> {c410} @dt=0x55573df36f50@(nw32)  src_A_ALU_memory [LV] => VAR 0x55573df37410 <e33599#> {c135} @dt=0x55573df36f50@(nw32)  src_A_ALU_memory VAR
    1:2: ASSIGNW 0x55573df80ad0 <e34123#> {c413} @dt=0x55573df34bc0@(nw32)
    1:2:1: COND 0x55573df80a10 <e34132#> {c413} @dt=0x55573df34bc0@(nw32)
    1:2:1:1: VARREF 0x55573e20d900 <e34124#> {c413} @dt=0x55573df2cfd0@(nw1)  j_instruction_memory [RV] <- VAR 0x55573df2d0b0 <e33529#> {c123} @dt=0x55573df2cfd0@(nw1)  j_instruction_memory VAR
    1:2:1:2: VARREF 0x55573e20da40 <e34125#> {c413} @dt=0x55573df35da0@(nw32)  j_program_counter_memory [RV] <- VAR 0x55573df362a0 <e33591#> {c134} @dt=0x55573df35da0@(nw32)  j_program_counter_memory VAR
    1:2:1:3: VARREF 0x55573e20db60 <e34126#> {c413} @dt=0x55573df304d0@(nw32)  ALU_output_memory [RV] <- VAR 0x55573df30990 <e33551#> {c129} @dt=0x55573df304d0@(nw32)  ALU_output_memory VAR
    1:2:2: VARREF 0x55573e20dca0 <e34122#> {c413} @dt=0x55573df34bc0@(nw32)  ALU_output_memory_resolved [LV] => VAR 0x55573df350c0 <e33583#> {c133} @dt=0x55573df34bc0@(nw32)  ALU_output_memory_resolved VAR
    1:2: CELL 0x55573df82510 <e3517> {c414}  memory_filter -> MODULE 0x55573e1ce740 <e17447> {r2}  Memory_Filter  L3
    1:2:1: PIN 0x55573df80f30 <e3494> {c415}  reset -> VAR 0x55573e1d32d0 <e24561#> {r7} @dt=0x55573e1d31f0@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55573e20ddc0 <e34133#> {c415} @dt=0x55573deb7c20@(nw1)  reset [RV] <- VAR 0x55573deb8540 <e32612#> {c8} @dt=0x55573deb7c20@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x55573df812f0 <e3499> {c416}  op_writeback -> VAR 0x55573e1cf650 <e24529#> {r3} @dt=0x55573e1cf190@(nw6)  op_writeback INPUT PORT
    1:2:1:1: VARREF 0x55573e20dee0 <e34134#> {c416} @dt=0x55573df39810@(nw6)  op_writeback [RV] <- VAR 0x55573df39d10 <e33622#> {c143} @dt=0x55573df39810@(nw6)  op_writeback VAR
    1:2:1: PIN 0x55573df81710 <e3503> {c417}  byteenable_writeback -> VAR 0x55573e1d0870 <e24537#> {r4} @dt=0x55573e1d0370@(nw4)  byteenable_writeback INPUT PORT
    1:2:1:1: VARREF 0x55573e20e000 <e34135#> {c417} @dt=0x55573df3a9c0@(nw4)  byteenable_writeback [RV] <- VAR 0x55573df3ae80 <e33630#> {c144} @dt=0x55573df3a9c0@(nw4)  byteenable_writeback VAR
    1:2:1: PIN 0x55573df81b30 <e3507> {c418}  src_A_writeback -> VAR 0x55573e1d1ad0 <e24545#> {r5} @dt=0x55573e1d15d0@(nw32)  src_A_writeback INPUT PORT
    1:2:1:1: VARREF 0x55573e20e140 <e34136#> {c418} @dt=0x55573df3bb70@(nw32)  src_A_ALU_writeback [RV] <- VAR 0x55573df3c030 <e33638#> {c145} @dt=0x55573df3bb70@(nw32)  src_A_ALU_writeback VAR
    1:2:1: PIN 0x55573df81f50 <e3511> {c419}  read_data_writeback -> VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:1:1: VARREF 0x55573e20e280 <e34137#> {c419} @dt=0x55573df42600@(nw32)  read_data_writeback [RV] <- VAR 0x55573df42ac0 <e33686#> {c153} @dt=0x55573df42600@(nw32)  read_data_writeback VAR
    1:2:1: PIN 0x55573df823d0 <e3515> {c420}  filtered_output_writeback -> VAR 0x55573e1d44f0 <e24564#> {r8} @dt=0x55573e1d3ff0@(nw32)  filtered_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55573e20e3c0 <e34138#> {c420} @dt=0x55573df437e0@(nw32)  read_data_writeback_filtered [LV] => VAR 0x55573df43ce0 <e33694#> {c154} @dt=0x55573df437e0@(nw32)  read_data_writeback_filtered VAR
    1:2: CELL 0x55573dedf070 <e3622> {c423}  memory_writeback_register -> MODULE 0x55573e18a8e0 <e17445> {p1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x55573df82ad0 <e3519> {c424}  clk -> VAR 0x55573e18acb0 <e25781#> {p3} @dt=0x55573e18abd0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55573e20e4e0 <e34139#> {c424} @dt=0x55573dee9620@(nw1)  internal_clk [RV] <- VAR 0x55573dee9700 <e32667#> {c22} @dt=0x55573dee9620@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55573df82e90 <e3524> {c425}  reset -> VAR 0x55573e18b0d0 <e25784#> {p4} @dt=0x55573e18aff0@(nw1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55573e20e600 <e34140#> {c425} @dt=0x55573deb7c20@(nw1)  reset [RV] <- VAR 0x55573deb8540 <e32612#> {c8} @dt=0x55573deb7c20@(nw1)  reset INPUT PORT
    1:2:1: PIN 0x55573df832d0 <e3528> {c426}  register_write_memory -> VAR 0x55573e18b4f0 <e25787#> {p7} @dt=0x55573e18b410@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e20e720 <e34141#> {c426} @dt=0x55573df2a200@(nw1)  register_write_memory [RV] <- VAR 0x55573df2a2e0 <e33503#> {c116} @dt=0x55573df2a200@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x55573df83750 <e3532> {c427}  memory_to_register_memory -> VAR 0x55573e18b910 <e25790#> {p8} @dt=0x55573e18b830@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e20e860 <e34142#> {c427} @dt=0x55573df2b870@(nw1)  memory_to_register_memory [RV] <- VAR 0x55573df2b950 <e33514#> {c118} @dt=0x55573df2b870@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x55573df83bd0 <e3536> {c428}  HI_register_write_memory -> VAR 0x55573e18bd30 <e25793#> {p9} @dt=0x55573e18bc50@(nw1)  HI_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e20e980 <e34143#> {c428} @dt=0x55573df2c1c0@(nw1)  HI_register_write_memory [RV] <- VAR 0x55573df2c2a0 <e33520#> {c120} @dt=0x55573df2c1c0@(nw1)  HI_register_write_memory VAR
    1:2:1: PIN 0x55573df84050 <e3540> {c429}  LO_register_write_memory -> VAR 0x55573e18c1d0 <e25796#> {p10} @dt=0x55573e18c0f0@(nw1)  LO_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e20eaa0 <e34144#> {c429} @dt=0x55573df2c680@(nw1)  LO_register_write_memory [RV] <- VAR 0x55573df2c760 <e33523#> {c121} @dt=0x55573df2c680@(nw1)  LO_register_write_memory VAR
    1:2:1: PIN 0x55573df844d0 <e3544> {c430}  register_write_writeback -> VAR 0x55573e1904f0 <e25826#> {p17} @dt=0x55573e190410@(nw1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55573e20ebc0 <e34145#> {c430} @dt=0x55573df37870@(nw1)  register_write_writeback [LV] => VAR 0x55573df37950 <e33607#> {c138} @dt=0x55573df37870@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x55573df84950 <e3548> {c431}  memory_to_register_writeback -> VAR 0x55573e190b00 <e25829#> {p18} @dt=0x55573e190a20@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55573e20ece0 <e34146#> {c431} @dt=0x55573df386b0@(nw1)  memory_to_register_writeback [LV] => VAR 0x55573df38790 <e33616#> {c141} @dt=0x55573df386b0@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x55573df84dd0 <e3552> {c432}  HI_register_write_writeback -> VAR 0x55573e191110 <e25832#> {p19} @dt=0x55573e191030@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55573e20ee00 <e34147#> {c432} @dt=0x55573df37d30@(nw1)  HI_register_write_writeback [LV] => VAR 0x55573df37e10 <e33610#> {c139} @dt=0x55573df37d30@(nw1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x55573df85250 <e3556> {c433}  LO_register_write_writeback -> VAR 0x55573e191720 <e25835#> {p20} @dt=0x55573e191640@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55573e20ef20 <e34148#> {c433} @dt=0x55573df381f0@(nw1)  LO_register_write_writeback [LV] => VAR 0x55573df382d0 <e33613#> {c140} @dt=0x55573df381f0@(nw1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x55573df85610 <e3560> {c434}  HALT_memory -> VAR 0x55573e18c6f0 <e25799#> {p11} @dt=0x55573e18c610@(nw1)  HALT_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e20f040 <e34149#> {c434} @dt=0x55573df2d400@(nw1)  HALT_memory [RV] <- VAR 0x55573df2d4e0 <e33532#> {c124} @dt=0x55573df2d400@(nw1)  HALT_memory VAR
    1:2:1: PIN 0x55573df859d0 <e3564> {c435}  HALT_writeback -> VAR 0x55573e191c70 <e25838#> {p21} @dt=0x55573e191b90@(nw1)  HALT_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55573e20f160 <e34150#> {c435} @dt=0x55573df38ae0@(nw1)  HALT_writeback [LV] => VAR 0x55573df38bc0 <e33619#> {c142} @dt=0x55573df38ae0@(nw1)  HALT_writeback VAR
    1:2:1: PIN 0x55573df85d90 <e3568> {c436}  op_memory -> VAR 0x55573e18d8d0 <e25802#> {p12} @dt=0x55573e18d3d0@(nw6)  op_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e2364a0 <e34151#> {c436} @dt=0x55573df2e130@(nw6)  op_memory [RV] <- VAR 0x55573df2e630 <e33535#> {c125} @dt=0x55573df2e130@(nw6)  op_memory VAR
    1:2:1: PIN 0x55573df861d0 <e3572> {c437}  byteenable_memory -> VAR 0x55573e18eba0 <e25810#> {p13} @dt=0x55573e18e6a0@(nw4)  byteenable_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e2365c0 <e34152#> {c437} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [RV] <- VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:1: PIN 0x55573df86650 <e3576> {c439}  ALU_output_memory -> VAR 0x55573e1967e0 <e25865#> {p27} @dt=0x55573e1962e0@(nw32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e2366e0 <e34153#> {c439} @dt=0x55573df304d0@(nw32)  ALU_output_memory [RV] <- VAR 0x55573df30990 <e33551#> {c129} @dt=0x55573df304d0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x55573df86a90 <e3580> {c440}  write_register_memory -> VAR 0x55573e197ad0 <e25873#> {p28} @dt=0x55573e1975d0@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e236800 <e34154#> {c440} @dt=0x55573df2af90@(nw5)  write_register_memory [RV] <- VAR 0x55573df2b450 <e33506#> {c117} @dt=0x55573df2af90@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x55573df86ed0 <e3584> {c441}  ALU_HI_output_memory -> VAR 0x55573e198dc0 <e25881#> {p29} @dt=0x55573e1988c0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e236920 <e34155#> {c441} @dt=0x55573df31680@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x55573df31b40 <e33559#> {c130} @dt=0x55573df31680@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x55573df87310 <e3588> {c442}  ALU_LO_output_memory -> VAR 0x55573e19a0b0 <e25889#> {p30} @dt=0x55573e199bb0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e236a40 <e34156#> {c442} @dt=0x55573df32830@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x55573df32cf0 <e33567#> {c131} @dt=0x55573df32830@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x55573df87750 <e3592> {c443}  ALU_output_writeback -> VAR 0x55573e19b3a0 <e25897#> {p32} @dt=0x55573e19aea0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55573e236b60 <e34157#> {c443} @dt=0x55573df41450@(nw32)  ALU_output_writeback [LV] => VAR 0x55573df41910 <e33678#> {c152} @dt=0x55573df41450@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x55573df87bd0 <e3596> {c444}  write_register_writeback -> VAR 0x55573e19c6c0 <e25905#> {p33} @dt=0x55573e19c1c0@(nw5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55573e236c80 <e34158#> {c444} @dt=0x55573df3cd90@(nw5)  write_register_writeback [LV] => VAR 0x55573df3d290 <e33646#> {c148} @dt=0x55573df3cd90@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x55573df88010 <e3600> {c445}  ALU_HI_output_writeback -> VAR 0x55573e19d9c0 <e25913#> {p34} @dt=0x55573e19d4c0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55573e236da0 <e34159#> {c445} @dt=0x55573df3f0f0@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x55573df3f5b0 <e33662#> {c150} @dt=0x55573df3f0f0@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x55573dedba90 <e3604> {c446}  ALU_LO_output_writeback -> VAR 0x55573e19ecb0 <e25921#> {p35} @dt=0x55573e19e7b0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55573e236ec0 <e34160#> {c446} @dt=0x55573df402a0@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x55573df40760 <e33670#> {c151} @dt=0x55573df402a0@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x55573dedc430 <e3608> {c447}  op_writeback -> VAR 0x55573e192ec0 <e25841#> {p22} @dt=0x55573e1929c0@(nw6)  op_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55573e236fe0 <e34161#> {c447} @dt=0x55573df39810@(nw6)  op_writeback [LV] => VAR 0x55573df39d10 <e33622#> {c143} @dt=0x55573df39810@(nw6)  op_writeback VAR
    1:2:1: PIN 0x55573dedcdd0 <e3612> {c450}  byteenable_writeback -> VAR 0x55573e1941c0 <e25849#> {p23} @dt=0x55573e193cc0@(nw4)  byteenable_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55573e237100 <e34162#> {c450} @dt=0x55573df3a9c0@(nw4)  byteenable_writeback [LV] => VAR 0x55573df3ae80 <e33630#> {c144} @dt=0x55573df3a9c0@(nw4)  byteenable_writeback VAR
    1:2:1: PIN 0x55573dedd770 <e3616> {c451}  src_A_ALU_memory -> VAR 0x55573e18fe90 <e25818#> {p14} @dt=0x55573e18f990@(nw32)  src_A_ALU_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e237220 <e34163#> {c451} @dt=0x55573df36f50@(nw32)  src_A_ALU_memory [RV] <- VAR 0x55573df37410 <e33599#> {c135} @dt=0x55573df36f50@(nw32)  src_A_ALU_memory VAR
    1:2:1: PIN 0x55573dede690 <e3620> {c452}  src_A_ALU_writeback -> VAR 0x55573e1954b0 <e25857#> {p24} @dt=0x55573e194fb0@(nw32)  src_A_ALU_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55573e237340 <e34164#> {c452} @dt=0x55573df3bb70@(nw32)  src_A_ALU_writeback [LV] => VAR 0x55573df3c030 <e33638#> {c145} @dt=0x55573df3bb70@(nw32)  src_A_ALU_writeback VAR
    1:2: CELL 0x55573df89310 <e3650> {c456}  writeback_mux -> MODULE 0x55573e2421a0 <e24380> {i1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55573df88540 <e3632> {c457}  control -> VAR 0x55573e2423d0 <e27907#> {i6} @dt=0x55573e242550@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55573e237460 <e34165#> {c457} @dt=0x55573df386b0@(nw1)  memory_to_register_writeback [RV] <- VAR 0x55573df38790 <e33616#> {c141} @dt=0x55573df386b0@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x55573df88820 <e3637> {c458}  input_0 -> VAR 0x55573e242630 <e27910#> {i7} @dt=0x55573e2427b0@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55573e237580 <e34166#> {c458} @dt=0x55573df41450@(nw32)  ALU_output_writeback [RV] <- VAR 0x55573df41910 <e33678#> {c152} @dt=0x55573df41450@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x55573df88b80 <e3641> {c459}  input_1 -> VAR 0x55573e242e90 <e27947#> {i8} @dt=0x55573e243010@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55573e2376a0 <e34167#> {c459} @dt=0x55573df437e0@(nw32)  read_data_writeback_filtered [RV] <- VAR 0x55573df43ce0 <e33694#> {c154} @dt=0x55573df437e0@(nw32)  read_data_writeback_filtered VAR
    1:2:1: PIN 0x55573df88f40 <e3645> {c460}  resolved -> VAR 0x55573e2436f0 <e27984#> {i10} @dt=0x55573e243870@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55573e2377c0 <e34168#> {c460} @dt=0x55573df3df40@(nw32)  result_writeback [LV] => VAR 0x55573df3e400 <e33654#> {c149} @dt=0x55573df3df40@(nw32)  result_writeback VAR
    1:2: CELL 0x55573df8fc50 <e3755> {c462}  hazard_unit -> MODULE 0x55573e0add10 <e17437> {h1}  Hazard_Unit  L3
    1:2:1: PIN 0x55573df89770 <e3652> {c463}  branch_decode -> VAR 0x55573e0ae0e0 <e28032#> {h2} @dt=0x55573e0ae000@(nw1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e2378e0 <e34169#> {c463} @dt=0x55573def1220@(nw1)  branch_decode [RV] <- VAR 0x55573def1300 <e32733#> {c38} @dt=0x55573def1220@(nw1)  branch_decode VAR
    1:2:1: PIN 0x55573df89ad0 <e3657> {c464}  Rs_decode -> VAR 0x55573e0aefe0 <e28035#> {h3} @dt=0x55573e0aeb00@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e237a00 <e34170#> {c464} @dt=0x55573defa2b0@(nw5)  Rs_decode [RV] <- VAR 0x55573defa7b0 <e32852#> {c57} @dt=0x55573defa2b0@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x55573df89e30 <e3661> {c465}  Rt_decode -> VAR 0x55573e0b0020 <e28043#> {h4} @dt=0x55573e0afb40@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x55573e237b20 <e34171#> {c465} @dt=0x55573defd5f0@(nw5)  Rt_decode [RV] <- VAR 0x55573defdaf0 <e32962#> {c60} @dt=0x55573defd5f0@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x55573df8a190 <e3665> {c466}  Rs_execute -> VAR 0x55573e0b1260 <e28051#> {h5} @dt=0x55573e0b0d80@(nw5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e237c40 <e34172#> {c466} @dt=0x55573df22f20@(nw5)  Rs_execute [RV] <- VAR 0x55573df23420 <e33447#> {c107} @dt=0x55573df22f20@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x55573df8a4f0 <e3669> {c467}  Rt_execute -> VAR 0x55573e0b24a0 <e28059#> {h6} @dt=0x55573e0b1fc0@(nw5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e237d60 <e34173#> {c467} @dt=0x55573df24070@(nw5)  Rt_execute [RV] <- VAR 0x55573df24570 <e33455#> {c108} @dt=0x55573df24070@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x55573df8a8d0 <e3673> {c468}  write_register_execute -> VAR 0x55573e0b3740 <e28067#> {h7} @dt=0x55573e0b3240@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e237e80 <e34174#> {c468} @dt=0x55573df13b80@(nw5)  write_register_execute [RV] <- VAR 0x55573df14040 <e33330#> {c86} @dt=0x55573df13b80@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x55573df8ac30 <e3677> {c469}  memory_to_register_execute -> VAR 0x55573e0b3ca0 <e28075#> {h8} @dt=0x55573e0b3bc0@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e237fa0 <e34175#> {c469} @dt=0x55573df12960@(nw1)  memory_to_register_execute [RV] <- VAR 0x55573df12a40 <e33324#> {c84} @dt=0x55573df12960@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x55573df8b010 <e3681> {c470}  register_write_execute -> VAR 0x55573e0b4200 <e28078#> {h9} @dt=0x55573e0b4120@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e2380c0 <e34176#> {c470} @dt=0x55573df17110@(nw1)  register_write_execute [RV] <- VAR 0x55573df171f0 <e33360#> {c91} @dt=0x55573df17110@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x55573df8b3f0 <e3685> {c471}  write_register_memory -> VAR 0x55573e0b54c0 <e28081#> {h10} @dt=0x55573e0b4fc0@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e2381e0 <e34177#> {c471} @dt=0x55573df2af90@(nw5)  write_register_memory [RV] <- VAR 0x55573df2b450 <e33506#> {c117} @dt=0x55573df2af90@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x55573df8b750 <e3689> {c472}  HI_register_write_memory -> VAR 0x55573e0b8410 <e28109#> {h16} @dt=0x55573e0b8330@(nw1)  HI_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e238300 <e34178#> {c472} @dt=0x55573df2c1c0@(nw1)  HI_register_write_memory [RV] <- VAR 0x55573df2c2a0 <e33520#> {c120} @dt=0x55573df2c1c0@(nw1)  HI_register_write_memory VAR
    1:2:1: PIN 0x55573df8bab0 <e3693> {c473}  LO_register_write_memory -> VAR 0x55573e0b8a20 <e28112#> {h17} @dt=0x55573e0b8940@(nw1)  LO_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e238420 <e34179#> {c473} @dt=0x55573df2c680@(nw1)  LO_register_write_memory [RV] <- VAR 0x55573df2c760 <e33523#> {c121} @dt=0x55573df2c680@(nw1)  LO_register_write_memory VAR
    1:2:1: PIN 0x55573df8be70 <e3697> {c474}  memory_to_register_memory -> VAR 0x55573e0b5a20 <e28089#> {h11} @dt=0x55573e0b5940@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e238540 <e34180#> {c474} @dt=0x55573df2b870@(nw1)  memory_to_register_memory [RV] <- VAR 0x55573df2b950 <e33514#> {c118} @dt=0x55573df2b870@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x55573df8c2b0 <e3701> {c475}  register_write_memory -> VAR 0x55573e0b5f80 <e28092#> {h12} @dt=0x55573e0b5ea0@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55573e238660 <e34181#> {c475} @dt=0x55573df2a200@(nw1)  register_write_memory [RV] <- VAR 0x55573df2a2e0 <e33503#> {c116} @dt=0x55573df2a200@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x55573df8c730 <e3705> {c476}  write_register_writeback -> VAR 0x55573e0b71e0 <e28095#> {h13} @dt=0x55573e0b6d00@(nw5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x55573e238780 <e34182#> {c476} @dt=0x55573df3cd90@(nw5)  write_register_writeback [RV] <- VAR 0x55573df3d290 <e33646#> {c148} @dt=0x55573df3cd90@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x55573df8cbb0 <e3709> {c477}  HI_register_write_writeback -> VAR 0x55573e0b9640 <e28118#> {h19} @dt=0x55573e0b9560@(nw1)  HI_register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x55573e2388a0 <e34183#> {c477} @dt=0x55573df37d30@(nw1)  HI_register_write_writeback [RV] <- VAR 0x55573df37e10 <e33610#> {c139} @dt=0x55573df37d30@(nw1)  HI_register_write_writeback VAR
    1:2:1: PIN 0x55573df8d030 <e3713> {c478}  LO_register_write_writeback -> VAR 0x55573e0b9030 <e28115#> {h18} @dt=0x55573e0b8f50@(nw1)  LO_register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x55573e2389c0 <e34184#> {c478} @dt=0x55573df381f0@(nw1)  LO_register_write_writeback [RV] <- VAR 0x55573df382d0 <e33613#> {c140} @dt=0x55573df381f0@(nw1)  LO_register_write_writeback VAR
    1:2:1: PIN 0x55573df8d4b0 <e3717> {c479}  register_write_writeback -> VAR 0x55573e0b77b0 <e28103#> {h14} @dt=0x55573e0b76d0@(nw1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x55573e238ae0 <e34185#> {c479} @dt=0x55573df37870@(nw1)  register_write_writeback [RV] <- VAR 0x55573df37950 <e33607#> {c138} @dt=0x55573df37870@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x55573df8d970 <e3721> {c480}  program_counter_multiplexer_jump_execute -> VAR 0x55573e0b7dc0 <e28106#> {h15} @dt=0x55573e0b7ce0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e238c00 <e34186#> {c480} @dt=0x55573df17650@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573df17730 <e33363#> {c92} @dt=0x55573df17650@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x55573df8ddb0 <e3725> {c481}  using_HI_LO_execute -> VAR 0x55573e0b9c00 <e28121#> {h20} @dt=0x55573e0b9b20@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:1:1: VARREF 0x55573e238d20 <e34187#> {c481} @dt=0x55573df17f70@(nw1)  using_HI_LO_execute [RV] <- VAR 0x55573df18050 <e33369#> {c94} @dt=0x55573df17f70@(nw1)  using_HI_LO_execute VAR
    1:2:1: PIN 0x55573df8e170 <e3729> {c482}  stall_fetch -> VAR 0x55573e0ba1a0 <e28124#> {h22} @dt=0x55573e0ba0c0@(nw1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x55573e238e40 <e34188#> {c482} @dt=0x55573df44070@(nw1)  stall_fetch [LV] => VAR 0x55573df44150 <e33702#> {c157} @dt=0x55573df44070@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x55573df8e530 <e3733> {c483}  stall_decode -> VAR 0x55573e0ba6f0 <e28127#> {h23} @dt=0x55573e0ba610@(nw1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55573e238f60 <e34189#> {c483} @dt=0x55573df444a0@(nw1)  stall_decode [LV] => VAR 0x55573df44580 <e33705#> {c158} @dt=0x55573df444a0@(nw1)  stall_decode VAR
    1:2:1: PIN 0x55573df8e980 <e3737> {c484}  forward_register_file_output_A_decode -> VAR 0x55573e0bacd0 <e28130#> {h24} @dt=0x55573e0babf0@(nw1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55573e239080 <e34190#> {c484} @dt=0x55573df44930@(nw1)  forward_A_decode [LV] => VAR 0x55573df44a10 <e33708#> {c159} @dt=0x55573df44930@(nw1)  forward_A_decode VAR
    1:2:1: PIN 0x55573df8ede0 <e3741> {c485}  forward_register_file_output_B_decode -> VAR 0x55573e0bb2e0 <e28133#> {h25} @dt=0x55573e0bb200@(nw1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55573e2391a0 <e34191#> {c485} @dt=0x55573df44dc0@(nw1)  forward_B_decode [LV] => VAR 0x55573df44ea0 <e33711#> {c160} @dt=0x55573df44dc0@(nw1)  forward_B_decode VAR
    1:2:1: PIN 0x55573df8f230 <e3745> {c486}  flush_execute_register -> VAR 0x55573e0bb8d0 <e28136#> {h26} @dt=0x55573e0bb7f0@(nw1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x55573e2392c0 <e34192#> {c486} @dt=0x55573df45250@(nw1)  flush_execute_register [LV] => VAR 0x55573df45330 <e33714#> {c161} @dt=0x55573df45250@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x55573df8f680 <e3749> {c487}  forward_register_file_output_A_execute -> VAR 0x55573e0bcbc0 <e28139#> {h27} @dt=0x55573e0bc6e0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e2393e0 <e34193#> {c487} @dt=0x55573df45fe0@(nw3)  forward_A_execute [LV] => VAR 0x55573df464a0 <e33717#> {c162} @dt=0x55573df45fe0@(nw3)  forward_A_execute VAR
    1:2:1: PIN 0x55573df8fae0 <e3753> {c488}  forward_register_file_output_B_execute -> VAR 0x55573e0bdef0 <e28147#> {h28} @dt=0x55573e0bda10@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55573e239500 <e34194#> {c488} @dt=0x55573df47190@(nw3)  forward_B_execute [LV] => VAR 0x55573df47650 <e33725#> {c163} @dt=0x55573df47190@(nw3)  forward_B_execute VAR
    1:2: ASSIGNW 0x55573df90310 <e34196#> {c490} @dt=0x55573decf920@(nw1)
    1:2:1: LOGNOT 0x55573df90170 <e3765> {c490} @dt=0x55573df90230@(G/nw1)
    1:2:1:1: VARREF 0x55573e239620 <e34197#> {c490} @dt=0x55573df38ae0@(nw1)  HALT_writeback [RV] <- VAR 0x55573df38bc0 <e33619#> {c142} @dt=0x55573df38ae0@(nw1)  HALT_writeback VAR
    1:2:2: VARREF 0x55573e239740 <e34195#> {c490} @dt=0x55573decf920@(nw1)  active [LV] => VAR 0x55573ded0320 <e32615#> {c9} @dt=0x55573decf920@(nw1)  active OUTPUT PORT
    1:2: ASSIGNW 0x55573df90770 <e34199#> {c491} @dt=0x55573dee7ca0@(nw4)
    1:2:1: VARREF 0x55573e239860 <e34200#> {c491} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [RV] <- VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2: VARREF 0x55573e239980 <e34198#> {c491} @dt=0x55573dee7ca0@(nw4)  byteenable [LV] => VAR 0x55573dee8120 <e32651#> {c18} @dt=0x55573dee7ca0@(nw4)  byteenable OUTPUT PORT
    1:2: ALWAYS 0x55573dfb6810 <e4712> {c493} [always_comb]
    1:2:2: BEGIN 0x55573df908f0 <e3774> {c493} [UNNAMED]
    1:2:2:1: ASSIGN 0x55573df918c0 <e34245#> {c494} @dt=0x55573df76620@(G/w2)
    1:2:2:1:1: CONST 0x55573df915f0 <e3799> {c494} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:2: SEL 0x55573e2ac300 <e34221#> {c494} @dt=0x55573df76620@(G/w2) decl[31:0]]
    1:2:2:1:2:1: VARREF 0x55573e239aa0 <e34212#> {c494} @dt=0x55573dee5340@(nw32)  address [LV] => VAR 0x55573dee57c0 <e32626#> {c13} @dt=0x55573dee5340@(nw32)  address OUTPUT PORT
    1:2:2:1:2:2: CONST 0x55573e2ac590 <e34240#> {c494} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:2:3: CONST 0x55573e2ac0b0 <e34214#> {c494} @dt=0x55573e2ac220@(G/wu32/2)  ?32?h2
    1:2:2:1: IF 0x55573df93bd0 <e3845> {c495}
    1:2:2:1:1: EQ 0x55573df91fd0 <e3844> {c495} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1: VARREF 0x55573e239bc0 <e34260#> {c495} @dt=0x55573df2af90@(nw5)  write_register_memory [RV] <- VAR 0x55573df2b450 <e33506#> {c117} @dt=0x55573df2af90@(nw5)  write_register_memory VAR
    1:2:2:1:1:2: CONST 0x55573df91d00 <e3810> {c495} @dt=0x55573df6e510@(G/w5)  5'h2
    1:2:2:1:2: BEGIN 0x55573df92110 <e3812> {c495} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x55573df925b0 <e34247#> {c496} @dt=0x55573dee44c0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x55573e239ce0 <e34248#> {c496} @dt=0x55573df304d0@(nw32)  ALU_output_memory [RV] <- VAR 0x55573df30990 <e33551#> {c129} @dt=0x55573df304d0@(nw32)  ALU_output_memory VAR
    1:2:2:1:2:1:2: VARREF 0x55573e239e00 <e34246#> {c496} @dt=0x55573dee44c0@(nw32)  register_v0 [LV] => VAR 0x55573dee4940 <e32618#> {c10} @dt=0x55573dee44c0@(nw32)  register_v0 OUTPUT PORT
    1:2:2:1:3: IF 0x55573df93b00 <e3841> {c497}
    1:2:2:1:3:1: EQ 0x55573df92d70 <e3842> {c497} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x55573e239f20 <e34255#> {c497} @dt=0x55573df3cd90@(nw5)  write_register_writeback [RV] <- VAR 0x55573df3d290 <e33646#> {c148} @dt=0x55573df3cd90@(nw5)  write_register_writeback VAR
    1:2:2:1:3:1:2: CONST 0x55573df92aa0 <e3827> {c497} @dt=0x55573df6e510@(G/w5)  5'h2
    1:2:2:1:3:2: BEGIN 0x55573df92eb0 <e3829> {c497} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x55573df93350 <e34250#> {c498} @dt=0x55573dee44c0@(nw32)
    1:2:2:1:3:2:1:1: VARREF 0x55573e23a040 <e34251#> {c498} @dt=0x55573df3df40@(nw32)  result_writeback [RV] <- VAR 0x55573df3e400 <e33654#> {c149} @dt=0x55573df3df40@(nw32)  result_writeback VAR
    1:2:2:1:3:2:1:2: VARREF 0x55573e23a160 <e34249#> {c498} @dt=0x55573dee44c0@(nw32)  register_v0 [LV] => VAR 0x55573dee4940 <e32618#> {c10} @dt=0x55573dee44c0@(nw32)  register_v0 OUTPUT PORT
    1:2:2:1:3:3: BEGIN 0x55573df93510 <e3835> {c499} [UNNAMED]
    1:2:2:1:3:3:1: ASSIGN 0x55573df939c0 <e34253#> {c500} @dt=0x55573dee44c0@(nw32)
    1:2:2:1:3:3:1:1: VARREF 0x55573e23a280 <e34254#> {c500} @dt=0x55573df49e10@(nw32)  register_v0_reg_file [RV] <- VAR 0x55573df4a2d0 <e33747#> {c175} @dt=0x55573df49e10@(nw32)  register_v0_reg_file VAR
    1:2:2:1:3:3:1:2: VARREF 0x55573e23a3a0 <e34252#> {c500} @dt=0x55573dee44c0@(nw32)  register_v0 [LV] => VAR 0x55573dee4940 <e32618#> {c10} @dt=0x55573dee44c0@(nw32)  register_v0 OUTPUT PORT
    1:2:2:1: IF 0x55573dfb6690 <e4710> {c502}
    1:2:2:1:1: LOGOR 0x55573df95070 <e4709> {c502} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x55573df94960 <e3884> {c502} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1: EQ 0x55573df94250 <e3869> {c502} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x55573e23a4c0 <e34882#> {c502} @dt=0x55573dfb7330@(nw2)  fetch_state [RV] <- VAR 0x55573dfb7830 <e34876#> {c576} @dt=0x55573dfb7330@(nw2)  fetch_state VAR
    1:2:2:1:1:1:1:2: CONST 0x55573df93f80 <e3855> {c502} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:1:1:2: EQ 0x55573df948a0 <e3870> {c502} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55573e23a5e0 <e34887#> {c502} @dt=0x55573dfb7330@(nw2)  fetch_state [RV] <- VAR 0x55573dfb7830 <e34876#> {c576} @dt=0x55573dfb7330@(nw2)  fetch_state VAR
    1:2:2:1:1:1:2:2: CONST 0x55573df945d0 <e3866> {c502} @dt=0x55573df76620@(G/w2)  2'h1
    1:2:2:1:1:2: EQ 0x55573df94fb0 <e3885> {c502} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:2:1: VARREF 0x55573e23a700 <e34892#> {c502} @dt=0x55573dfb7330@(nw2)  fetch_state [RV] <- VAR 0x55573dfb7830 <e34876#> {c576} @dt=0x55573dfb7330@(nw2)  fetch_state VAR
    1:2:2:1:1:2:2: CONST 0x55573df94ce0 <e3881> {c502} @dt=0x55573df76620@(G/w2)  2'h3
    1:2:2:1:2: BEGIN 0x55573df95130 <e3887> {c502} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x55573df956a0 <e34266#> {c503} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:2:1:1: CONST 0x55573df95450 <e3896> {c503} @dt=0x55573df513a0@(G/w4)  4'hf
    1:2:2:1:2:1:2: VARREF 0x55573e23a820 <e34265#> {c503} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:2:1: ASSIGN 0x55573df969f0 <e34312#> {c504} @dt=0x55573e2abd30@(G/w30)
    1:2:2:1:2:1:1: SEL 0x55573e2ad4e0 <e34334#> {c504} @dt=0x55573e2abd30@(G/w30) decl[31:0]]
    1:2:2:1:2:1:1:1: VARREF 0x55573e23a940 <e34325#> {c504} @dt=0x55573deeb4e0@(nw32)  instr_address [RV] <- VAR 0x55573deeb9e0 <e32678#> {c26} @dt=0x55573deeb4e0@(nw32)  instr_address VAR
    1:2:2:1:2:1:1:2: CONST 0x55573e2ad770 <e34353#> {c504} @dt=0x55573e254770@(G/sw5)  5'h2
    1:2:2:1:2:1:1:3: CONST 0x55573e2ad290 <e34327#> {c504} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h1e
    1:2:2:1:2:1:2: SEL 0x55573e2accd0 <e34288#> {c504} @dt=0x55573e2abd30@(G/w30) decl[31:0]]
    1:2:2:1:2:1:2:1: VARREF 0x55573e23aa60 <e34279#> {c504} @dt=0x55573dee5340@(nw32)  address [LV] => VAR 0x55573dee57c0 <e32626#> {c13} @dt=0x55573dee5340@(nw32)  address OUTPUT PORT
    1:2:2:1:2:1:2:2: CONST 0x55573e2acf60 <e34307#> {c504} @dt=0x55573e254770@(G/sw5)  5'h2
    1:2:2:1:2:1:2:3: CONST 0x55573e2aca80 <e34281#> {c504} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h1e
    1:2:2:1:3: BEGIN 0x55573df96bb0 <e3936> {c506} [UNNAMED]
    1:2:2:1:3:1: ASSIGN 0x55573df98220 <e34403#> {c507} @dt=0x55573e2abd30@(G/w30)
    1:2:2:1:3:1:1: SEL 0x55573e2ae500 <e34425#> {c507} @dt=0x55573e2abd30@(G/w30) decl[31:0]]
    1:2:2:1:3:1:1:1: VARREF 0x55573e23ab80 <e34416#> {c507} @dt=0x55573df48320@(nw32)  data_address [RV] <- VAR 0x55573df48820 <e33733#> {c166} @dt=0x55573df48320@(nw32)  data_address VAR
    1:2:2:1:3:1:1:2: CONST 0x55573e2ae790 <e34444#> {c507} @dt=0x55573e254770@(G/sw5)  5'h2
    1:2:2:1:3:1:1:3: CONST 0x55573e2ae2b0 <e34418#> {c507} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h1e
    1:2:2:1:3:1:2: SEL 0x55573e2adcf0 <e34379#> {c507} @dt=0x55573e2abd30@(G/w30) decl[31:0]]
    1:2:2:1:3:1:2:1: VARREF 0x55573e23aca0 <e34370#> {c507} @dt=0x55573dee5340@(nw32)  address [LV] => VAR 0x55573dee57c0 <e32626#> {c13} @dt=0x55573dee5340@(nw32)  address OUTPUT PORT
    1:2:2:1:3:1:2:2: CONST 0x55573e2adf80 <e34398#> {c507} @dt=0x55573e254770@(G/sw5)  5'h2
    1:2:2:1:3:1:2:3: CONST 0x55573e2adaa0 <e34372#> {c507} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h1e
    1:2:2:1:3:1: CASE 0x55573df984f0 <e4707> {c508}
    1:2:2:1:3:1:1: VARREF 0x55573e23adc0 <e34449#> {c508} @dt=0x55573df2e130@(nw6)  op_memory [RV] <- VAR 0x55573df2e630 <e33535#> {c125} @dt=0x55573df2e130@(nw6)  op_memory VAR
    1:2:2:1:3:1:2: CASEITEM 0x55573df9c720 <e4073> {c509}
    1:2:2:1:3:1:2:1: CONST 0x55573df986f0 <e3981> {c509} @dt=0x55573df988a0@(G/w6)  6'h20
    1:2:2:1:3:1:2:2: BEGIN 0x55573df98a90 <e3982> {c509} [UNNAMED]
    1:2:2:1:3:1:2:2:1: CASE 0x55573df99760 <e4000> {c510}
    1:2:2:1:3:1:2:2:1:1: SEL 0x55573e2aed10 <e34471#> {c510} @dt=0x55573df76620@(G/w2) decl[31:0]]
    1:2:2:1:3:1:2:2:1:1:1: VARREF 0x55573e23aee0 <e34462#> {c510} @dt=0x55573df48320@(nw32)  data_address [RV] <- VAR 0x55573df48820 <e33733#> {c166} @dt=0x55573df48320@(nw32)  data_address VAR
    1:2:2:1:3:1:2:2:1:1:2: CONST 0x55573e2aefa0 <e34490#> {c510} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:1:3: CONST 0x55573e2aeac0 <e34464#> {c510} @dt=0x55573e2ac220@(G/wu32/2)  ?32?h2
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573df9a2c0 <e4018> {c511}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573df99960 <e4007> {c511} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573df9a200 <e34496#> {c511} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573df99f30 <e4016> {c511} @dt=0x55573df513a0@(G/w4)  4'h1
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23b000 <e34495#> {c511} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573df9ae10 <e4036> {c512}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573df9a4b0 <e4024> {c512} @dt=0x55573df76620@(G/w2)  2'h1
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573df9ad50 <e34498#> {c512} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573df9aa80 <e4033> {c512} @dt=0x55573df513a0@(G/w4)  4'h2
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23b120 <e34497#> {c512} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573df9b960 <e4054> {c513}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573df9b000 <e4042> {c513} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573df9b8a0 <e34500#> {c513} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573df9b5d0 <e4051> {c513} @dt=0x55573df513a0@(G/w4)  4'h4
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23b240 <e34499#> {c513} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573df9c4b0 <e4072> {c514}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573df9bb50 <e4060> {c514} @dt=0x55573df76620@(G/w2)  2'h3
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573df9c3f0 <e34502#> {c514} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573df9c120 <e4069> {c514} @dt=0x55573df513a0@(G/w4)  4'h8
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23b360 <e34501#> {c514} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2: CASEITEM 0x55573dfa07a0 <e4172> {c517}
    1:2:2:1:3:1:2:1: CONST 0x55573df9c7e0 <e4079> {c517} @dt=0x55573df988a0@(G/w6)  6'h24
    1:2:2:1:3:1:2:2: BEGIN 0x55573df9cb30 <e4080> {c517} [UNNAMED]
    1:2:2:1:3:1:2:2:1: CASE 0x55573df9d7e0 <e4098> {c518}
    1:2:2:1:3:1:2:2:1:1: SEL 0x55573e2af520 <e34524#> {c518} @dt=0x55573df76620@(G/w2) decl[31:0]]
    1:2:2:1:3:1:2:2:1:1:1: VARREF 0x55573e23b480 <e34515#> {c518} @dt=0x55573df48320@(nw32)  data_address [RV] <- VAR 0x55573df48820 <e33733#> {c166} @dt=0x55573df48320@(nw32)  data_address VAR
    1:2:2:1:3:1:2:2:1:1:2: CONST 0x55573e2af7b0 <e34543#> {c518} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:1:3: CONST 0x55573e2af2d0 <e34517#> {c518} @dt=0x55573e2ac220@(G/wu32/2)  ?32?h2
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573df9e340 <e4116> {c519}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573df9d9e0 <e4105> {c519} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573df9e280 <e34549#> {c519} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573df9dfb0 <e4114> {c519} @dt=0x55573df513a0@(G/w4)  4'h1
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23b5a0 <e34548#> {c519} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573df9ee90 <e4134> {c520}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573df9e530 <e4122> {c520} @dt=0x55573df76620@(G/w2)  2'h1
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573df9edd0 <e34551#> {c520} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573df9eb00 <e4131> {c520} @dt=0x55573df513a0@(G/w4)  4'h2
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23b6c0 <e34550#> {c520} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573df9f9e0 <e4152> {c521}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573df9f080 <e4140> {c521} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573df9f920 <e34553#> {c521} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573df9f650 <e4149> {c521} @dt=0x55573df513a0@(G/w4)  4'h4
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23b7e0 <e34552#> {c521} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfa0530 <e4170> {c522}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573df9fbd0 <e4158> {c522} @dt=0x55573df76620@(G/w2)  2'h3
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfa0470 <e34555#> {c522} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfa01a0 <e4167> {c522} @dt=0x55573df513a0@(G/w4)  4'h8
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23b900 <e34554#> {c522} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2: CASEITEM 0x55573dfa3950 <e4247> {c525}
    1:2:2:1:3:1:2:1: CONST 0x55573dfa0860 <e4178> {c525} @dt=0x55573df988a0@(G/w6)  6'h21
    1:2:2:1:3:1:2:2: BEGIN 0x55573dfa0bb0 <e4179> {c525} [UNNAMED]
    1:2:2:1:3:1:2:2:1: CASE 0x55573dfa1860 <e4197> {c526}
    1:2:2:1:3:1:2:2:1:1: SEL 0x55573e2afd30 <e34577#> {c526} @dt=0x55573df76620@(G/w2) decl[31:0]]
    1:2:2:1:3:1:2:2:1:1:1: VARREF 0x55573e23ba20 <e34568#> {c526} @dt=0x55573df48320@(nw32)  data_address [RV] <- VAR 0x55573df48820 <e33733#> {c166} @dt=0x55573df48320@(nw32)  data_address VAR
    1:2:2:1:3:1:2:2:1:1:2: CONST 0x55573e2affc0 <e34596#> {c526} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:1:3: CONST 0x55573e2afae0 <e34570#> {c526} @dt=0x55573e2ac220@(G/wu32/2)  ?32?h2
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfa23c0 <e4215> {c527}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfa1a60 <e4204> {c527} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfa2300 <e34602#> {c527} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfa2030 <e4213> {c527} @dt=0x55573df513a0@(G/w4)  4'h3
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23bb40 <e34601#> {c527} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfa2f10 <e4233> {c528}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfa25b0 <e4221> {c528} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfa2e50 <e34604#> {c528} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfa2b80 <e4230> {c528} @dt=0x55573df513a0@(G/w4)  4'hc
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23bc60 <e34603#> {c528} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfa36e0 <e4245> {c529}
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfa3620 <e34606#> {c529} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfa3350 <e4242> {c529} @dt=0x55573df513a0@(G/w4)  4'hf
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23bd80 <e34605#> {c529} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2: CASEITEM 0x55573dfa6b00 <e4322> {c532}
    1:2:2:1:3:1:2:1: CONST 0x55573dfa3a10 <e4253> {c532} @dt=0x55573df988a0@(G/w6)  6'h25
    1:2:2:1:3:1:2:2: BEGIN 0x55573dfa3d60 <e4254> {c532} [UNNAMED]
    1:2:2:1:3:1:2:2:1: CASE 0x55573dfa4a10 <e4272> {c533}
    1:2:2:1:3:1:2:2:1:1: SEL 0x55573e2b0540 <e34628#> {c533} @dt=0x55573df76620@(G/w2) decl[31:0]]
    1:2:2:1:3:1:2:2:1:1:1: VARREF 0x55573e23bea0 <e34619#> {c533} @dt=0x55573df48320@(nw32)  data_address [RV] <- VAR 0x55573df48820 <e33733#> {c166} @dt=0x55573df48320@(nw32)  data_address VAR
    1:2:2:1:3:1:2:2:1:1:2: CONST 0x55573e2b07d0 <e34647#> {c533} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:1:3: CONST 0x55573e2b02f0 <e34621#> {c533} @dt=0x55573e2ac220@(G/wu32/2)  ?32?h2
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfa5570 <e4290> {c534}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfa4c10 <e4279> {c534} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfa54b0 <e34653#> {c534} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfa51e0 <e4288> {c534} @dt=0x55573df513a0@(G/w4)  4'h3
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23bfc0 <e34652#> {c534} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfa60c0 <e4308> {c535}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfa5760 <e4296> {c535} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfa6000 <e34655#> {c535} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfa5d30 <e4305> {c535} @dt=0x55573df513a0@(G/w4)  4'hc
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23c0e0 <e34654#> {c535} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfa6890 <e4320> {c536}
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfa67d0 <e34657#> {c536} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfa6500 <e4317> {c536} @dt=0x55573df513a0@(G/w4)  4'hf
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23c200 <e34656#> {c536} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2: CASEITEM 0x55573dfaab80 <e4421> {c539}
    1:2:2:1:3:1:2:1: CONST 0x55573dfa6bc0 <e4328> {c539} @dt=0x55573df988a0@(G/w6)  6'h22
    1:2:2:1:3:1:2:2: BEGIN 0x55573dfa6f10 <e4329> {c539} [UNNAMED]
    1:2:2:1:3:1:2:2:1: CASE 0x55573dfa7bc0 <e4347> {c540}
    1:2:2:1:3:1:2:2:1:1: SEL 0x55573e2b0d50 <e34679#> {c540} @dt=0x55573df76620@(G/w2) decl[31:0]]
    1:2:2:1:3:1:2:2:1:1:1: VARREF 0x55573e23c320 <e34670#> {c540} @dt=0x55573df48320@(nw32)  data_address [RV] <- VAR 0x55573df48820 <e33733#> {c166} @dt=0x55573df48320@(nw32)  data_address VAR
    1:2:2:1:3:1:2:2:1:1:2: CONST 0x55573e2b0fe0 <e34698#> {c540} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:1:3: CONST 0x55573e2b0b00 <e34672#> {c540} @dt=0x55573e2ac220@(G/wu32/2)  ?32?h2
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfa8720 <e4365> {c541}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfa7dc0 <e4354> {c541} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfa8660 <e34704#> {c541} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfa8390 <e4363> {c541} @dt=0x55573df513a0@(G/w4)  4'h1
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23c440 <e34703#> {c541} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfa9270 <e4383> {c542}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfa8910 <e4371> {c542} @dt=0x55573df76620@(G/w2)  2'h1
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfa91b0 <e34706#> {c542} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfa8ee0 <e4380> {c542} @dt=0x55573df513a0@(G/w4)  4'h3
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23c560 <e34705#> {c542} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfa9dc0 <e4401> {c543}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfa9460 <e4389> {c543} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfa9d00 <e34708#> {c543} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfa9a30 <e4398> {c543} @dt=0x55573df513a0@(G/w4)  4'h7
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23c680 <e34707#> {c543} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfaa910 <e4419> {c544}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfa9fb0 <e4407> {c544} @dt=0x55573df76620@(G/w2)  2'h3
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfaa850 <e34710#> {c544} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfaa580 <e4416> {c544} @dt=0x55573df513a0@(G/w4)  4'hf
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23c7a0 <e34709#> {c544} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2: CASEITEM 0x55573dfaec00 <e4520> {c547}
    1:2:2:1:3:1:2:1: CONST 0x55573dfaac40 <e4427> {c547} @dt=0x55573df988a0@(G/w6)  6'h26
    1:2:2:1:3:1:2:2: BEGIN 0x55573dfaaf90 <e4428> {c547} [UNNAMED]
    1:2:2:1:3:1:2:2:1: CASE 0x55573dfabc40 <e4446> {c548}
    1:2:2:1:3:1:2:2:1:1: SEL 0x55573e2b1560 <e34732#> {c548} @dt=0x55573df76620@(G/w2) decl[31:0]]
    1:2:2:1:3:1:2:2:1:1:1: VARREF 0x55573e23c8c0 <e34723#> {c548} @dt=0x55573df48320@(nw32)  data_address [RV] <- VAR 0x55573df48820 <e33733#> {c166} @dt=0x55573df48320@(nw32)  data_address VAR
    1:2:2:1:3:1:2:2:1:1:2: CONST 0x55573e2b17f0 <e34751#> {c548} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:1:3: CONST 0x55573e2b1310 <e34725#> {c548} @dt=0x55573e2ac220@(G/wu32/2)  ?32?h2
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfac7a0 <e4464> {c549}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfabe40 <e4453> {c549} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfac6e0 <e34757#> {c549} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfac410 <e4462> {c549} @dt=0x55573df513a0@(G/w4)  4'hf
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23c9e0 <e34756#> {c549} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfad2f0 <e4482> {c550}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfac990 <e4470> {c550} @dt=0x55573df76620@(G/w2)  2'h1
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfad230 <e34759#> {c550} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfacf60 <e4479> {c550} @dt=0x55573df513a0@(G/w4)  4'he
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23cb00 <e34758#> {c550} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfade40 <e4500> {c551}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfad4e0 <e4488> {c551} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfadd80 <e34761#> {c551} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfadab0 <e4497> {c551} @dt=0x55573df513a0@(G/w4)  4'hc
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23cc20 <e34760#> {c551} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfae990 <e4518> {c552}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfae030 <e4506> {c552} @dt=0x55573df76620@(G/w2)  2'h3
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfae8d0 <e34763#> {c552} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfae600 <e4515> {c552} @dt=0x55573df513a0@(G/w4)  4'h8
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23cd40 <e34762#> {c552} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2: CASEITEM 0x55573dfb2c80 <e4619> {c555}
    1:2:2:1:3:1:2:1: CONST 0x55573dfaecc0 <e4526> {c555} @dt=0x55573df988a0@(G/w6)  6'h28
    1:2:2:1:3:1:2:2: BEGIN 0x55573dfaf010 <e4527> {c555} [UNNAMED]
    1:2:2:1:3:1:2:2:1: CASE 0x55573dfafcc0 <e4545> {c556}
    1:2:2:1:3:1:2:2:1:1: SEL 0x55573e2b1d70 <e34785#> {c556} @dt=0x55573df76620@(G/w2) decl[31:0]]
    1:2:2:1:3:1:2:2:1:1:1: VARREF 0x55573e23ce60 <e34776#> {c556} @dt=0x55573df48320@(nw32)  data_address [RV] <- VAR 0x55573df48820 <e33733#> {c166} @dt=0x55573df48320@(nw32)  data_address VAR
    1:2:2:1:3:1:2:2:1:1:2: CONST 0x55573e2b2000 <e34804#> {c556} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:1:3: CONST 0x55573e2b1b20 <e34778#> {c556} @dt=0x55573e2ac220@(G/wu32/2)  ?32?h2
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfb0820 <e4563> {c557}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfafec0 <e4552> {c557} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfb0760 <e34810#> {c557} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfb0490 <e4561> {c557} @dt=0x55573df513a0@(G/w4)  4'h1
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23cf80 <e34809#> {c557} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfb1370 <e4581> {c558}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfb0a10 <e4569> {c558} @dt=0x55573df76620@(G/w2)  2'h1
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfb12b0 <e34812#> {c558} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfb0fe0 <e4578> {c558} @dt=0x55573df513a0@(G/w4)  4'h2
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23d0a0 <e34811#> {c558} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfb1ec0 <e4599> {c559}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfb1560 <e4587> {c559} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfb1e00 <e34814#> {c559} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfb1b30 <e4596> {c559} @dt=0x55573df513a0@(G/w4)  4'h4
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23d1c0 <e34813#> {c559} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfb2a10 <e4617> {c560}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfb20b0 <e4605> {c560} @dt=0x55573df76620@(G/w2)  2'h3
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfb2950 <e34816#> {c560} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfb2680 <e4614> {c560} @dt=0x55573df513a0@(G/w4)  4'h8
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23d2e0 <e34815#> {c560} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2: CASEITEM 0x55573dfb5db0 <e4694> {c563}
    1:2:2:1:3:1:2:1: CONST 0x55573dfb2d40 <e4625> {c563} @dt=0x55573df988a0@(G/w6)  6'h29
    1:2:2:1:3:1:2:2: BEGIN 0x55573dfb3090 <e4626> {c563} [UNNAMED]
    1:2:2:1:3:1:2:2:1: CASE 0x55573dfb3d40 <e4644> {c564}
    1:2:2:1:3:1:2:2:1:1: SEL 0x55573e2b2580 <e34838#> {c564} @dt=0x55573df76620@(G/w2) decl[31:0]]
    1:2:2:1:3:1:2:2:1:1:1: VARREF 0x55573e23d400 <e34829#> {c564} @dt=0x55573df48320@(nw32)  data_address [RV] <- VAR 0x55573df48820 <e33733#> {c166} @dt=0x55573df48320@(nw32)  data_address VAR
    1:2:2:1:3:1:2:2:1:1:2: CONST 0x55573e2b2810 <e34857#> {c564} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:1:3: CONST 0x55573e2b2330 <e34831#> {c564} @dt=0x55573e2ac220@(G/wu32/2)  ?32?h2
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfb48a0 <e4662> {c565}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfb3f40 <e4651> {c565} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfb47e0 <e34863#> {c565} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfb4510 <e4660> {c565} @dt=0x55573df513a0@(G/w4)  4'h3
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23d520 <e34862#> {c565} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfb53f0 <e4680> {c566}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573dfb4a90 <e4668> {c566} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfb5330 <e34865#> {c566} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfb5060 <e4677> {c566} @dt=0x55573df513a0@(G/w4)  4'hc
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23d640 <e34864#> {c566} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573dfb5bc0 <e4692> {c567}
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573dfb5b00 <e34867#> {c567} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1:2:2:1: CONST 0x55573dfb5830 <e4689> {c567} @dt=0x55573df513a0@(G/w4)  4'hf
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e23d760 <e34866#> {c567} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2:2:1:3:1:2: CASEITEM 0x55573dfb6510 <e4706> {c571}
    1:2:2:1:3:1:2:2: ASSIGN 0x55573dfb6450 <e34869#> {c571} @dt=0x55573df2f2e0@(nw4)
    1:2:2:1:3:1:2:2:1: CONST 0x55573dfb6180 <e4703> {c571} @dt=0x55573df513a0@(G/w4)  4'hf
    1:2:2:1:3:1:2:2:2: VARREF 0x55573e23d880 <e34868#> {c571} @dt=0x55573df2f2e0@(nw4)  byteenable_memory [LV] => VAR 0x55573df2f7a0 <e33543#> {c126} @dt=0x55573df2f2e0@(nw4)  byteenable_memory VAR
    1:2: VAR 0x55573dfb7830 <e34876#> {c576} @dt=0x55573dfb7330@(nw2)  fetch_state VAR
    1:2: ALWAYS 0x55573dfc9d20 <e5177> {c578} [always_ff]
    1:2:1: SENTREE 0x55573dfb8260 <e4745> {c578}
    1:2:1:1: SENITEM 0x55573dfb7c80 <e4735> {c578} [POS]
    1:2:1:1:1: VARREF 0x55573e23d9a0 <e34897#> {c578} @dt=0x55573dec2600@(nw1)  clk [RV] <- VAR 0x55573dec2ee0 <e32609#> {c7} @dt=0x55573dec2600@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55573dfb7f10 <e4740> {c578} [NEG]
    1:2:1:1:1: VARREF 0x55573e23dac0 <e34898#> {c578} @dt=0x55573dec2600@(nw1)  clk [RV] <- VAR 0x55573dec2ee0 <e32609#> {c7} @dt=0x55573dec2600@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55573dfb81a0 <e4744> {c578} [POS]
    1:2:1:1:1: VARREF 0x55573e23dbe0 <e34899#> {c578} @dt=0x55573deb7c20@(nw1)  reset [RV] <- VAR 0x55573deb8540 <e32612#> {c8} @dt=0x55573deb7c20@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x55573dfb8410 <e4746> {c578} [UNNAMED]
    1:2:2:1: IF 0x55573dfc9ba0 <e5174> {c580}
    1:2:2:1:1: VARREF 0x55573e23dd00 <e35169#> {c580} @dt=0x55573deb7c20@(nw1)  reset [RV] <- VAR 0x55573deb8540 <e32612#> {c8} @dt=0x55573deb7c20@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x55573dfb8810 <e4748> {c580} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55573dfb8f40 <e34901#> {c581} @dt=0x55573dee5f20@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e2b2fa0 <e34914#> {c581} @dt=0x55573dee5f20@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573e23de20 <e34900#> {c581} @dt=0x55573dee5f20@(nw1)  read [LV] => VAR 0x55573dee6000 <e32637#> {c15} @dt=0x55573dee5f20@(nw1)  read OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573dfb9590 <e34916#> {c582} @dt=0x55573dee5b00@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e2b32d0 <e34929#> {c582} @dt=0x55573dee5b00@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573e23df40 <e34915#> {c582} @dt=0x55573dee5b00@(nw1)  write [LV] => VAR 0x55573dee5be0 <e32634#> {c14} @dt=0x55573dee5b00@(nw1)  write OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573dfb9c20 <e34931#> {c583} @dt=0x55573def59e0@(nw32)
    1:2:2:1:2:1:1: CONST 0x55573dfb9950 <e4778> {c583} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55573e23e060 <e34930#> {c583} @dt=0x55573def59e0@(nw32)  instruction_decode [LV] => VAR 0x55573def5ec0 <e32773#> {c52} @dt=0x55573def59e0@(nw32)  instruction_decode VAR
    1:2:2:1:2:1: ASSIGNDLY 0x55573dfba2b0 <e34937#> {c584} @dt=0x55573df42600@(nw32)
    1:2:2:1:2:1:1: CONST 0x55573dfb9fe0 <e4789> {c584} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55573e23e180 <e34936#> {c584} @dt=0x55573df42600@(nw32)  read_data_writeback [LV] => VAR 0x55573df42ac0 <e33686#> {c153} @dt=0x55573df42600@(nw32)  read_data_writeback VAR
    1:2:2:1:2:1: ASSIGNDLY 0x55573dfba900 <e34943#> {c585} @dt=0x55573dee9620@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e2b37c0 <e34956#> {c585} @dt=0x55573dee9620@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573e23e2a0 <e34942#> {c585} @dt=0x55573dee9620@(nw1)  internal_clk [LV] => VAR 0x55573dee9700 <e32667#> {c22} @dt=0x55573dee9620@(nw1)  internal_clk VAR
    1:2:2:1:2:1: ASSIGNDLY 0x55573dfbaf50 <e34958#> {c586} @dt=0x55573dfb7330@(nw2)
    1:2:2:1:2:1:1: CONST 0x55573dfbac80 <e4811> {c586} @dt=0x55573df76620@(G/w2)  2'h3
    1:2:2:1:2:1:2: VARREF 0x55573e23e3c0 <e34957#> {c586} @dt=0x55573dfb7330@(nw2)  fetch_state [LV] => VAR 0x55573dfb7830 <e34876#> {c576} @dt=0x55573dfb7330@(nw2)  fetch_state VAR
    1:2:2:1:3: IF 0x55573dfc9ad0 <e5172> {c587}
    1:2:2:1:3:1: LOGNOT 0x55573dfbb2e0 <e5173> {c587} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x55573e23e4e0 <e35168#> {c587} @dt=0x55573dec2600@(nw1)  clk [RV] <- VAR 0x55573dec2ee0 <e32609#> {c7} @dt=0x55573dec2600@(nw1)  clk INPUT PORT
    1:2:2:1:3:2: BEGIN 0x55573dfbb420 <e4818> {c587} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573dfbbb50 <e34960#> {c588} @dt=0x55573dee9620@(nw1)
    1:2:2:1:3:2:1:1: CONST 0x55573e2b3af0 <e34973#> {c588} @dt=0x55573dee9620@(nw1)  1'h0
    1:2:2:1:3:2:1:2: VARREF 0x55573e23e600 <e34959#> {c588} @dt=0x55573dee9620@(nw1)  internal_clk [LV] => VAR 0x55573dee9700 <e32667#> {c22} @dt=0x55573dee9620@(nw1)  internal_clk VAR
    1:2:2:1:3:3: IF 0x55573dfc9a00 <e5170> {c589}
    1:2:2:1:3:3:1: LOGNOT 0x55573dfbbee0 <e5171> {c589} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:1:1: VARREF 0x55573e23e720 <e35167#> {c589} @dt=0x55573dee6340@(nw1)  waitrequest [RV] <- VAR 0x55573dee6420 <e32640#> {c16} @dt=0x55573dee6340@(nw1)  waitrequest INPUT PORT
    1:2:2:1:3:3:2: BEGIN 0x55573dfbc020 <e4833> {c589} [UNNAMED]
    1:2:2:1:3:3:2:1: IF 0x55573dfc09e0 <e4942> {c590}
    1:2:2:1:3:3:2:1:1: EQ 0x55573dfbc7d0 <e4943> {c590} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:1:1: VARREF 0x55573e23e840 <e35017#> {c590} @dt=0x55573dfb7330@(nw2)  fetch_state [RV] <- VAR 0x55573dfb7830 <e34876#> {c576} @dt=0x55573dfb7330@(nw2)  fetch_state VAR
    1:2:2:1:3:3:2:1:1:2: CONST 0x55573dfbc500 <e4843> {c590} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:3:3:2:1:2: BEGIN 0x55573dfbc910 <e4845> {c590} [UNNAMED]
    1:2:2:1:3:3:2:1:2:1: IF 0x55573dfbe7f0 <e4886> {c591}
    1:2:2:1:3:3:2:1:2:1:1: LOGAND 0x55573dfbd0e0 <e4887> {c591} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:2:1:1:1: LOGNOT 0x55573dfbcd00 <e4855> {c591} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:2:1:1:1:1: VARREF 0x55573e23e960 <e34985#> {c591} @dt=0x55573df444a0@(nw1)  stall_decode [RV] <- VAR 0x55573df44580 <e33705#> {c158} @dt=0x55573df444a0@(nw1)  stall_decode VAR
    1:2:2:1:3:3:2:1:2:1:1:2: LOGNOT 0x55573dfbd020 <e4856> {c591} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:2:1:1:2:1: VARREF 0x55573e23ea80 <e34986#> {c591} @dt=0x55573deee380@(nw1)  program_counter_src_decode [RV] <- VAR 0x55573deee460 <e32705#> {c32} @dt=0x55573deee380@(nw1)  program_counter_src_decode VAR
    1:2:2:1:3:3:2:1:2:1:2: BEGIN 0x55573dfbd280 <e4858> {c591} [UNNAMED]
    1:2:2:1:3:3:2:1:2:1:2:1: ASSIGNDLY 0x55573dfbd710 <e34975#> {c592} @dt=0x55573def59e0@(nw32)
    1:2:2:1:3:3:2:1:2:1:2:1:1: VARREF 0x55573e23eba0 <e34976#> {c592} @dt=0x55573dee8d80@(nw32)  readdata [RV] <- VAR 0x55573dee9280 <e32659#> {c19} @dt=0x55573dee8d80@(nw32)  readdata INPUT PORT
    1:2:2:1:3:3:2:1:2:1:2:1:2: VARREF 0x55573e23ecc0 <e34974#> {c592} @dt=0x55573def59e0@(nw32)  instruction_decode [LV] => VAR 0x55573def5ec0 <e32773#> {c52} @dt=0x55573def59e0@(nw32)  instruction_decode VAR
    1:2:2:1:3:3:2:1:2:1:3: IF 0x55573dfbe720 <e4884> {c594}
    1:2:2:1:3:3:2:1:2:1:3:1: LOGAND 0x55573dfbdd80 <e4885> {c594} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:2:1:3:1:1: LOGNOT 0x55573dfbdaa0 <e4870> {c594} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:2:1:3:1:1:1: VARREF 0x55573e23ede0 <e34983#> {c594} @dt=0x55573df444a0@(nw1)  stall_decode [RV] <- VAR 0x55573df44580 <e33705#> {c158} @dt=0x55573df444a0@(nw1)  stall_decode VAR
    1:2:2:1:3:3:2:1:2:1:3:1:2: VARREF 0x55573e23ef00 <e34984#> {c594} @dt=0x55573deee380@(nw1)  program_counter_src_decode [RV] <- VAR 0x55573deee460 <e32705#> {c32} @dt=0x55573deee380@(nw1)  program_counter_src_decode VAR
    1:2:2:1:3:3:2:1:2:1:3:2: BEGIN 0x55573dfbdf00 <e4873> {c594} [UNNAMED]
    1:2:2:1:3:3:2:1:2:1:3:2:1: ASSIGNDLY 0x55573dfbe5e0 <e34978#> {c595} @dt=0x55573def59e0@(nw32)
    1:2:2:1:3:3:2:1:2:1:3:2:1:1: CONST 0x55573dfbe310 <e4882> {c595} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:3:2:1:2:1:3:2:1:2: VARREF 0x55573e23f020 <e34977#> {c595} @dt=0x55573def59e0@(nw32)  instruction_decode [LV] => VAR 0x55573def5ec0 <e32773#> {c52} @dt=0x55573def59e0@(nw32)  instruction_decode VAR
    1:2:2:1:3:3:2:1:2:1: ASSIGNDLY 0x55573dfbf7d0 <e34988#> {c597} @dt=0x55573dfb7330@(nw2)
    1:2:2:1:3:3:2:1:2:1:1: COND 0x55573dfbf710 <e34995#> {c597} @dt=0x55573dfb7330@(nw2)
    1:2:2:1:3:3:2:1:2:1:1:1: LOGOR 0x55573dfbee30 <e4908> {c597} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:2:1:1:1:1: VARREF 0x55573e23f140 <e34989#> {c597} @dt=0x55573df2b870@(nw1)  memory_to_register_memory [RV] <- VAR 0x55573df2b950 <e33514#> {c118} @dt=0x55573df2b870@(nw1)  memory_to_register_memory VAR
    1:2:2:1:3:3:2:1:2:1:1:1:2: VARREF 0x55573e23f260 <e34990#> {c597} @dt=0x55573df2bd00@(nw1)  memory_write_memory [RV] <- VAR 0x55573df2bde0 <e33517#> {c119} @dt=0x55573df2bd00@(nw1)  memory_write_memory VAR
    1:2:2:1:3:3:2:1:2:1:1:2: CONST 0x55573dfbf040 <e4909> {c597} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:3:3:2:1:2:1:1:3: CONST 0x55573dfbf440 <e4910> {c597} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:3:3:2:1:2:1:2: VARREF 0x55573e23f380 <e34987#> {c597} @dt=0x55573dfb7330@(nw2)  fetch_state [LV] => VAR 0x55573dfb7830 <e34876#> {c576} @dt=0x55573dfb7330@(nw2)  fetch_state VAR
    1:2:2:1:3:3:2:1:2:1: ASSIGNDLY 0x55573dfbfe50 <e34997#> {c598} @dt=0x55573dee5f20@(nw1)
    1:2:2:1:3:3:2:1:2:1:1: LOGNOT 0x55573dfbfd90 <e4922> {c598} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:2:1:1:1: VARREF 0x55573e23f4a0 <e34998#> {c598} @dt=0x55573df2bd00@(nw1)  memory_write_memory [RV] <- VAR 0x55573df2bde0 <e33517#> {c119} @dt=0x55573df2bd00@(nw1)  memory_write_memory VAR
    1:2:2:1:3:3:2:1:2:1:2: VARREF 0x55573e23f5c0 <e34996#> {c598} @dt=0x55573dee5f20@(nw1)  read [LV] => VAR 0x55573dee6000 <e32637#> {c15} @dt=0x55573dee5f20@(nw1)  read OUTPUT PORT
    1:2:2:1:3:3:2:1:2:1: ASSIGNDLY 0x55573dfc0270 <e35000#> {c599} @dt=0x55573dee5b00@(nw1)
    1:2:2:1:3:3:2:1:2:1:1: VARREF 0x55573e23f6e0 <e35001#> {c599} @dt=0x55573df2bd00@(nw1)  memory_write_memory [RV] <- VAR 0x55573df2bde0 <e33517#> {c119} @dt=0x55573df2bd00@(nw1)  memory_write_memory VAR
    1:2:2:1:3:3:2:1:2:1:2: VARREF 0x55573e23f800 <e34999#> {c599} @dt=0x55573dee5b00@(nw1)  write [LV] => VAR 0x55573dee5be0 <e32634#> {c14} @dt=0x55573dee5b00@(nw1)  write OUTPUT PORT
    1:2:2:1:3:3:2:1:2:1: ASSIGNDLY 0x55573dfc08a0 <e35003#> {c600} @dt=0x55573dee9620@(nw1)
    1:2:2:1:3:3:2:1:2:1:1: CONST 0x55573e2b3fe0 <e35016#> {c600} @dt=0x55573dee9620@(nw1)  1'h1
    1:2:2:1:3:3:2:1:2:1:2: VARREF 0x55573e23f920 <e35002#> {c600} @dt=0x55573dee9620@(nw1)  internal_clk [LV] => VAR 0x55573dee9700 <e32667#> {c22} @dt=0x55573dee9620@(nw1)  internal_clk VAR
    1:2:2:1:3:3:2:1: IF 0x55573dfc98f0 <e5169> {c602}
    1:2:2:1:3:3:2:1:1: EQ 0x55573dfc1080 <e5168> {c602} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:1:1: VARREF 0x55573e23fa40 <e35162#> {c602} @dt=0x55573dfb7330@(nw2)  fetch_state [RV] <- VAR 0x55573dfb7830 <e34876#> {c576} @dt=0x55573dfb7330@(nw2)  fetch_state VAR
    1:2:2:1:3:3:2:1:1:2: CONST 0x55573dfc0db0 <e4953> {c602} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:3:3:2:1:2: BEGIN 0x55573dfc11c0 <e4955> {c602} [UNNAMED]
    1:2:2:1:3:3:2:1:2:1: IF 0x55573dfc3000 <e4996> {c603}
    1:2:2:1:3:3:2:1:2:1:1: LOGAND 0x55573dfc18f0 <e4997> {c603} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:2:1:1:1: LOGNOT 0x55573dfc1510 <e4965> {c603} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:2:1:1:1:1: VARREF 0x55573e23fb60 <e35033#> {c603} @dt=0x55573df444a0@(nw1)  stall_decode [RV] <- VAR 0x55573df44580 <e33705#> {c158} @dt=0x55573df444a0@(nw1)  stall_decode VAR
    1:2:2:1:3:3:2:1:2:1:1:2: LOGNOT 0x55573dfc1830 <e4966> {c603} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:2:1:1:2:1: VARREF 0x55573e23fc80 <e35034#> {c603} @dt=0x55573deee380@(nw1)  program_counter_src_decode [RV] <- VAR 0x55573deee460 <e32705#> {c32} @dt=0x55573deee380@(nw1)  program_counter_src_decode VAR
    1:2:2:1:3:3:2:1:2:1:2: BEGIN 0x55573dfc1a90 <e4968> {c603} [UNNAMED]
    1:2:2:1:3:3:2:1:2:1:2:1: ASSIGNDLY 0x55573dfc1f20 <e35023#> {c604} @dt=0x55573def59e0@(nw32)
    1:2:2:1:3:3:2:1:2:1:2:1:1: VARREF 0x55573e23fda0 <e35024#> {c604} @dt=0x55573dee8d80@(nw32)  readdata [RV] <- VAR 0x55573dee9280 <e32659#> {c19} @dt=0x55573dee8d80@(nw32)  readdata INPUT PORT
    1:2:2:1:3:3:2:1:2:1:2:1:2: VARREF 0x55573e23fec0 <e35022#> {c604} @dt=0x55573def59e0@(nw32)  instruction_decode [LV] => VAR 0x55573def5ec0 <e32773#> {c52} @dt=0x55573def59e0@(nw32)  instruction_decode VAR
    1:2:2:1:3:3:2:1:2:1:3: IF 0x55573dfc2f30 <e4994> {c606}
    1:2:2:1:3:3:2:1:2:1:3:1: LOGAND 0x55573dfc2590 <e4995> {c606} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:2:1:3:1:1: LOGNOT 0x55573dfc22b0 <e4980> {c606} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:2:1:3:1:1:1: VARREF 0x55573e23ffe0 <e35031#> {c606} @dt=0x55573df444a0@(nw1)  stall_decode [RV] <- VAR 0x55573df44580 <e33705#> {c158} @dt=0x55573df444a0@(nw1)  stall_decode VAR
    1:2:2:1:3:3:2:1:2:1:3:1:2: VARREF 0x55573e240100 <e35032#> {c606} @dt=0x55573deee380@(nw1)  program_counter_src_decode [RV] <- VAR 0x55573deee460 <e32705#> {c32} @dt=0x55573deee380@(nw1)  program_counter_src_decode VAR
    1:2:2:1:3:3:2:1:2:1:3:2: BEGIN 0x55573dfc2710 <e4983> {c606} [UNNAMED]
    1:2:2:1:3:3:2:1:2:1:3:2:1: ASSIGNDLY 0x55573dfc2df0 <e35026#> {c607} @dt=0x55573def59e0@(nw32)
    1:2:2:1:3:3:2:1:2:1:3:2:1:1: CONST 0x55573dfc2b20 <e4992> {c607} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:3:2:1:2:1:3:2:1:2: VARREF 0x55573e240220 <e35025#> {c607} @dt=0x55573def59e0@(nw32)  instruction_decode [LV] => VAR 0x55573def5ec0 <e32773#> {c52} @dt=0x55573def59e0@(nw32)  instruction_decode VAR
    1:2:2:1:3:3:2:1:2:1: ASSIGNDLY 0x55573dfc3620 <e35036#> {c609} @dt=0x55573dee5f20@(nw1)
    1:2:2:1:3:3:2:1:2:1:1: CONST 0x55573e2b44d0 <e35049#> {c609} @dt=0x55573dee5f20@(nw1)  1'h1
    1:2:2:1:3:3:2:1:2:1:2: VARREF 0x55573e240340 <e35035#> {c609} @dt=0x55573dee5f20@(nw1)  read [LV] => VAR 0x55573dee6000 <e32637#> {c15} @dt=0x55573dee5f20@(nw1)  read OUTPUT PORT
    1:2:2:1:3:3:2:1:2:1: ASSIGNDLY 0x55573dfc3c70 <e35051#> {c610} @dt=0x55573dee5b00@(nw1)
    1:2:2:1:3:3:2:1:2:1:1: CONST 0x55573e2b4800 <e35064#> {c610} @dt=0x55573dee5b00@(nw1)  1'h0
    1:2:2:1:3:3:2:1:2:1:2: VARREF 0x55573e240460 <e35050#> {c610} @dt=0x55573dee5b00@(nw1)  write [LV] => VAR 0x55573dee5be0 <e32634#> {c14} @dt=0x55573dee5b00@(nw1)  write OUTPUT PORT
    1:2:2:1:3:3:2:1:2:1: ASSIGNDLY 0x55573dfc42c0 <e35066#> {c611} @dt=0x55573dee9620@(nw1)
    1:2:2:1:3:3:2:1:2:1:1: CONST 0x55573e2b4b30 <e35079#> {c611} @dt=0x55573dee9620@(nw1)  1'h1
    1:2:2:1:3:3:2:1:2:1:2: VARREF 0x55573e240580 <e35065#> {c611} @dt=0x55573dee9620@(nw1)  internal_clk [LV] => VAR 0x55573dee9700 <e32667#> {c22} @dt=0x55573dee9620@(nw1)  internal_clk VAR
    1:2:2:1:3:3:2:1:3: IF 0x55573dfc9820 <e5165> {c613}
    1:2:2:1:3:3:2:1:3:1: EQ 0x55573dfc4a10 <e5166> {c613} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:3:1:1: VARREF 0x55573e2406a0 <e35157#> {c613} @dt=0x55573dfb7330@(nw2)  fetch_state [RV] <- VAR 0x55573dfb7830 <e34876#> {c576} @dt=0x55573dfb7330@(nw2)  fetch_state VAR
    1:2:2:1:3:3:2:1:3:1:2: CONST 0x55573dfc4740 <e5040> {c613} @dt=0x55573df76620@(G/w2)  2'h1
    1:2:2:1:3:3:2:1:3:2: BEGIN 0x55573dfc4be0 <e5042> {c613} [UNNAMED]
    1:2:2:1:3:3:2:1:3:2:1: ASSIGNDLY 0x55573dfc5070 <e35081#> {c614} @dt=0x55573df42600@(nw32)
    1:2:2:1:3:3:2:1:3:2:1:1: VARREF 0x55573e2407c0 <e35082#> {c614} @dt=0x55573dee8d80@(nw32)  readdata [RV] <- VAR 0x55573dee9280 <e32659#> {c19} @dt=0x55573dee8d80@(nw32)  readdata INPUT PORT
    1:2:2:1:3:3:2:1:3:2:1:2: VARREF 0x55573e2408e0 <e35080#> {c614} @dt=0x55573df42600@(nw32)  read_data_writeback [LV] => VAR 0x55573df42ac0 <e33686#> {c153} @dt=0x55573df42600@(nw32)  read_data_writeback VAR
    1:2:2:1:3:3:2:1:3:2:1: ASSIGNDLY 0x55573dfc6060 <e35084#> {c615} @dt=0x55573dfb7330@(nw2)
    1:2:2:1:3:3:2:1:3:2:1:1: COND 0x55573dfc5fa0 <e35091#> {c615} @dt=0x55573dfb7330@(nw2)
    1:2:2:1:3:3:2:1:3:2:1:1:1: LOGOR 0x55573dfc56c0 <e5068> {c615} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:3:2:1:1:1:1: VARREF 0x55573e240a00 <e35085#> {c615} @dt=0x55573df2b870@(nw1)  memory_to_register_memory [RV] <- VAR 0x55573df2b950 <e33514#> {c118} @dt=0x55573df2b870@(nw1)  memory_to_register_memory VAR
    1:2:2:1:3:3:2:1:3:2:1:1:1:2: VARREF 0x55573e240b20 <e35086#> {c615} @dt=0x55573df2bd00@(nw1)  memory_write_memory [RV] <- VAR 0x55573df2bde0 <e33517#> {c119} @dt=0x55573df2bd00@(nw1)  memory_write_memory VAR
    1:2:2:1:3:3:2:1:3:2:1:1:2: CONST 0x55573dfc58d0 <e5069> {c615} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:3:3:2:1:3:2:1:1:3: CONST 0x55573dfc5cd0 <e5070> {c615} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:3:3:2:1:3:2:1:2: VARREF 0x55573e240c40 <e35083#> {c615} @dt=0x55573dfb7330@(nw2)  fetch_state [LV] => VAR 0x55573dfb7830 <e34876#> {c576} @dt=0x55573dfb7330@(nw2)  fetch_state VAR
    1:2:2:1:3:3:2:1:3:2:1: ASSIGNDLY 0x55573dfc65a0 <e35093#> {c616} @dt=0x55573dee5f20@(nw1)
    1:2:2:1:3:3:2:1:3:2:1:1: LOGNOT 0x55573dfc64e0 <e5082> {c616} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:3:2:1:1:1: VARREF 0x55573e240d60 <e35094#> {c616} @dt=0x55573df2bd00@(nw1)  memory_write_memory [RV] <- VAR 0x55573df2bde0 <e33517#> {c119} @dt=0x55573df2bd00@(nw1)  memory_write_memory VAR
    1:2:2:1:3:3:2:1:3:2:1:2: VARREF 0x55573e240e80 <e35092#> {c616} @dt=0x55573dee5f20@(nw1)  read [LV] => VAR 0x55573dee6000 <e32637#> {c15} @dt=0x55573dee5f20@(nw1)  read OUTPUT PORT
    1:2:2:1:3:3:2:1:3:2:1: ASSIGNDLY 0x55573dfc69c0 <e35096#> {c617} @dt=0x55573dee5b00@(nw1)
    1:2:2:1:3:3:2:1:3:2:1:1: VARREF 0x55573e240fa0 <e35097#> {c617} @dt=0x55573df2bd00@(nw1)  memory_write_memory [RV] <- VAR 0x55573df2bde0 <e33517#> {c119} @dt=0x55573df2bd00@(nw1)  memory_write_memory VAR
    1:2:2:1:3:3:2:1:3:2:1:2: VARREF 0x55573e2410c0 <e35095#> {c617} @dt=0x55573dee5b00@(nw1)  write [LV] => VAR 0x55573dee5be0 <e32634#> {c14} @dt=0x55573dee5b00@(nw1)  write OUTPUT PORT
    1:2:2:1:3:3:2:1:3:2:1: ASSIGNDLY 0x55573dfc6ff0 <e35099#> {c618} @dt=0x55573dee9620@(nw1)
    1:2:2:1:3:3:2:1:3:2:1:1: CONST 0x55573e2b4f40 <e35112#> {c618} @dt=0x55573dee9620@(nw1)  1'h1
    1:2:2:1:3:3:2:1:3:2:1:2: VARREF 0x55573e2411e0 <e35098#> {c618} @dt=0x55573dee9620@(nw1)  internal_clk [LV] => VAR 0x55573dee9700 <e32667#> {c22} @dt=0x55573dee9620@(nw1)  internal_clk VAR
    1:2:2:1:3:3:2:1:3:3: IF 0x55573dfc9750 <e5163> {c620}
    1:2:2:1:3:3:2:1:3:3:1: EQ 0x55573dfc7740 <e5164> {c620} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:3:3:1:1: VARREF 0x55573e241300 <e35152#> {c620} @dt=0x55573dfb7330@(nw2)  fetch_state [RV] <- VAR 0x55573dfb7830 <e34876#> {c576} @dt=0x55573dfb7330@(nw2)  fetch_state VAR
    1:2:2:1:3:3:2:1:3:3:1:2: CONST 0x55573dfc7470 <e5111> {c620} @dt=0x55573df76620@(G/w2)  2'h3
    1:2:2:1:3:3:2:1:3:3:2: BEGIN 0x55573dfc7880 <e5113> {c620} [UNNAMED]
    1:2:2:1:3:3:2:1:3:3:2:1: ASSIGNDLY 0x55573dfc8970 <e35114#> {c621} @dt=0x55573dfb7330@(nw2)
    1:2:2:1:3:3:2:1:3:3:2:1:1: COND 0x55573dfc88b0 <e35121#> {c621} @dt=0x55573dfb7330@(nw2)
    1:2:2:1:3:3:2:1:3:3:2:1:1:1: LOGOR 0x55573dfc7fd0 <e5134> {c621} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:2:1:3:3:2:1:1:1:1: VARREF 0x55573e241420 <e35115#> {c621} @dt=0x55573df2b870@(nw1)  memory_to_register_memory [RV] <- VAR 0x55573df2b950 <e33514#> {c118} @dt=0x55573df2b870@(nw1)  memory_to_register_memory VAR
    1:2:2:1:3:3:2:1:3:3:2:1:1:1:2: VARREF 0x55573e241540 <e35116#> {c621} @dt=0x55573df2bd00@(nw1)  memory_write_memory [RV] <- VAR 0x55573df2bde0 <e33517#> {c119} @dt=0x55573df2bd00@(nw1)  memory_write_memory VAR
    1:2:2:1:3:3:2:1:3:3:2:1:1:2: CONST 0x55573dfc81e0 <e5135> {c621} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:3:3:2:1:3:3:2:1:1:3: CONST 0x55573dfc85e0 <e5136> {c621} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:3:3:2:1:3:3:2:1:2: VARREF 0x55573e241660 <e35113#> {c621} @dt=0x55573dfb7330@(nw2)  fetch_state [LV] => VAR 0x55573dfb7830 <e34876#> {c576} @dt=0x55573dfb7330@(nw2)  fetch_state VAR
    1:2:2:1:3:3:2:1:3:3:2:1: ASSIGNDLY 0x55573dfc8fc0 <e35123#> {c622} @dt=0x55573dee5f20@(nw1)
    1:2:2:1:3:3:2:1:3:3:2:1:1: CONST 0x55573e2b5350 <e35136#> {c622} @dt=0x55573dee5f20@(nw1)  1'h1
    1:2:2:1:3:3:2:1:3:3:2:1:2: VARREF 0x55573e241780 <e35122#> {c622} @dt=0x55573dee5f20@(nw1)  read [LV] => VAR 0x55573dee6000 <e32637#> {c15} @dt=0x55573dee5f20@(nw1)  read OUTPUT PORT
    1:2:2:1:3:3:2:1:3:3:2:1: ASSIGNDLY 0x55573dfc9610 <e35138#> {c623} @dt=0x55573dee5b00@(nw1)
    1:2:2:1:3:3:2:1:3:3:2:1:1: CONST 0x55573e2b5680 <e35151#> {c623} @dt=0x55573dee5b00@(nw1)  1'h0
    1:2:2:1:3:3:2:1:3:3:2:1:2: VARREF 0x55573e2418a0 <e35137#> {c623} @dt=0x55573dee5b00@(nw1)  write [LV] => VAR 0x55573dee5be0 <e32634#> {c14} @dt=0x55573dee5b00@(nw1)  write OUTPUT PORT
    1: MODULE 0x55573dfcae40 <e17433> {d1}  Adder  L3
    1:2: VAR 0x55573dfcc0b0 <e32575#> {d3} @dt=0x55573dfcbbd0@(nw32)  a INPUT PORT
    1:2: VAR 0x55573dfcc890 <e32583#> {d3} @dt=0x55573dfcc3b0@(nw32)  b INPUT PORT
    1:2: VAR 0x55573dfcdad0 <e32591#> {d4} @dt=0x55573dfcd5f0@(nw32)  z OUTPUT PORT
    1:2: ASSIGNW 0x55573dfce230 <e32598#> {d7} @dt=0x55573dfcd5f0@(nw32)
    1:2:1: ADD 0x55573dfce170 <e32606#> {d7} @dt=0x55573dfcd5f0@(nw32)
    1:2:1:1: VARREF 0x55573e223610 <e32599#> {d7} @dt=0x55573dfcbbd0@(nw32)  a [RV] <- VAR 0x55573dfcc0b0 <e32575#> {d3} @dt=0x55573dfcbbd0@(nw32)  a INPUT PORT
    1:2:1:2: VARREF 0x55573e223730 <e32600#> {d7} @dt=0x55573dfcc3b0@(nw32)  b [RV] <- VAR 0x55573dfcc890 <e32583#> {d3} @dt=0x55573dfcc3b0@(nw32)  b INPUT PORT
    1:2:2: VARREF 0x55573e223850 <e32597#> {d7} @dt=0x55573dfcd5f0@(nw32)  z [LV] => VAR 0x55573dfcdad0 <e32591#> {d4} @dt=0x55573dfcd5f0@(nw32)  z OUTPUT PORT
    1: MODULE 0x55573dfd47c0 <e17434> {e2}  ALU  L3
    1:2: VAR 0x55573dfd5770 <e31465#> {e4} @dt=0x55573dfd5270@(nw6)  ALU_operation INPUT PORT
    1:2: VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2: VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2: VAR 0x55573dfd9a30 <e31497#> {e9} @dt=0x55573dfd9530@(nw32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x55573dfdacb0 <e31505#> {e10} @dt=0x55573dfda7d0@(nw32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x55573dfdbe50 <e31513#> {e14} @dt=0x55573dfdb950@(nw5)  shift_amount VAR
    1:2: VAR 0x55573dfdcff0 <e31521#> {e15} @dt=0x55573dfdcb30@(nw64)  sign_extened_input_1 VAR
    1:2: VAR 0x55573dfde1a0 <e31529#> {e16} @dt=0x55573dfddce0@(nw64)  sign_extened_input_2 VAR
    1:2: VAR 0x55573dfdf350 <e31537#> {e17} @dt=0x55573dfdee90@(nw64)  extended_input_1 VAR
    1:2: VAR 0x55573dfe0500 <e31545#> {e18} @dt=0x55573dfe0040@(nw64)  extended_input_2 VAR
    1:2: VAR 0x55573dfe16b0 <e31553#> {e19} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x55573dfe24a0 <e31560#> {e21} @dt=0x55573dfdb950@(nw5)
    1:2:1: SEL 0x55573e29c1e0 <e31582#> {e21} @dt=0x55573df6e510@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55573e21bc90 <e31573#> {e21} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x55573e29c470 <e31601#> {e21} @dt=0x55573e254770@(G/sw5)  5'h6
    1:2:1:3: CONST 0x55573e29bf90 <e31575#> {e21} @dt=0x55573e279300@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55573e21bdb0 <e31559#> {e21} @dt=0x55573dfdb950@(nw5)  shift_amount [LV] => VAR 0x55573dfdbe50 <e31513#> {e14} @dt=0x55573dfdb950@(nw5)  shift_amount VAR
    1:2: ASSIGNW 0x55573dfe4460 <e31607#> {e22} @dt=0x55573dfdcb30@(nw64)
    1:2:1: REPLICATE 0x55573dfe4030 <e31700#> {e22} @dt=0x55573dfea780@(G/w64)
    1:2:1:1: CONCAT 0x55573dfe3f30 <e31695#> {e22} @dt=0x55573dfea780@(G/w64)
    1:2:1:1:1: REPLICATE 0x55573dfe32c0 <e31650#> {e22} @dt=0x55573df515d0@(G/w32)
    1:2:1:1:1:1: SEL 0x55573e29c9f0 <e31628#> {e22} @dt=0x55573df50d30@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x55573e21bed0 <e31619#> {e22} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x55573e29cc80 <e31645#> {e22} @dt=0x55573e254770@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x55573e29c7a0 <e31621#> {e22} @dt=0x55573e2545b0@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x55573dfe2950 <e5616> {e22} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x55573e29d200 <e31671#> {e22} @dt=0x55573df515d0@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x55573e21bff0 <e31662#> {e22} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:1:1:2:2: CONST 0x55573e29d490 <e31690#> {e22} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x55573e29cfb0 <e31664#> {e22} @dt=0x55573e29d120@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x55573dfe40f0 <e5650> {e22} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2: VARREF 0x55573e21c110 <e31606#> {e22} @dt=0x55573dfdcb30@(nw64)  sign_extened_input_1 [LV] => VAR 0x55573dfdcff0 <e31521#> {e15} @dt=0x55573dfdcb30@(nw64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x55573dfe6420 <e31702#> {e23} @dt=0x55573dfddce0@(nw64)
    1:2:1: REPLICATE 0x55573dfe5ff0 <e31796#> {e23} @dt=0x55573dfea780@(G/w64)
    1:2:1:1: CONCAT 0x55573dfe5ef0 <e31791#> {e23} @dt=0x55573dfea780@(G/w64)
    1:2:1:1:1: REPLICATE 0x55573dfe5280 <e31745#> {e23} @dt=0x55573df515d0@(G/w32)
    1:2:1:1:1:1: SEL 0x55573e29daf0 <e31723#> {e23} @dt=0x55573df50d30@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x55573e21c230 <e31714#> {e23} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x55573e29dd80 <e31740#> {e23} @dt=0x55573e254770@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x55573e29d8a0 <e31716#> {e23} @dt=0x55573e2545b0@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x55573dfe4910 <e5679> {e23} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x55573e29e300 <e31767#> {e23} @dt=0x55573df515d0@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x55573e21c350 <e31758#> {e23} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:1:1:2:2: CONST 0x55573e29e590 <e31786#> {e23} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x55573e29e0b0 <e31760#> {e23} @dt=0x55573e29d120@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x55573dfe60b0 <e5713> {e23} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2: VARREF 0x55573e21c470 <e31701#> {e23} @dt=0x55573dfddce0@(nw64)  sign_extened_input_2 [LV] => VAR 0x55573dfde1a0 <e31529#> {e16} @dt=0x55573dfddce0@(nw64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x55573dfe7850 <e31798#> {e24} @dt=0x55573dfdee90@(nw64)
    1:2:1: REPLICATE 0x55573dfe7420 <e31813#> {e24} @dt=0x55573dfea780@(G/w64)
    1:2:1:1: CONCAT 0x55573dfe7320 <e31808#> {e24} @dt=0x55573dfea780@(G/w64)
    1:2:1:1:1: REPLICATE 0x55573dfe6fe0 <e5746> {e24} @dt=0x55573df515d0@(G/w32)
    1:2:1:1:1:1: CONST 0x55573dfe6cd0 <e5737> {e24} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x55573dfe68d0 <e5738> {e24} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x55573e21c590 <e31803#> {e24} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x55573dfe74e0 <e5756> {e24} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2: VARREF 0x55573e21c6b0 <e31797#> {e24} @dt=0x55573dfdee90@(nw64)  extended_input_1 [LV] => VAR 0x55573dfdf350 <e31537#> {e17} @dt=0x55573dfdee90@(nw64)  extended_input_1 VAR
    1:2: ASSIGNW 0x55573dfe8c80 <e31815#> {e25} @dt=0x55573dfe0040@(nw64)
    1:2:1: REPLICATE 0x55573dfe8850 <e31830#> {e25} @dt=0x55573dfea780@(G/w64)
    1:2:1:1: CONCAT 0x55573dfe8750 <e31825#> {e25} @dt=0x55573dfea780@(G/w64)
    1:2:1:1:1: REPLICATE 0x55573dfe8410 <e5789> {e25} @dt=0x55573df515d0@(G/w32)
    1:2:1:1:1:1: CONST 0x55573dfe8100 <e5780> {e25} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x55573dfe7d00 <e5781> {e25} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x55573e21c7d0 <e31820#> {e25} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:1:2: CONST 0x55573dfe8910 <e5799> {e25} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2: VARREF 0x55573e21c8f0 <e31814#> {e25} @dt=0x55573dfe0040@(nw64)  extended_input_2 [LV] => VAR 0x55573dfe0500 <e31545#> {e18} @dt=0x55573dfe0040@(nw64)  extended_input_2 VAR
    1:2: ALWAYS 0x55573e00ecd0 <e6874> {e29} [always_comb]
    1:2:2: BEGIN 0x55573dfe8e90 <e5809> {e29} [UNNAMED]
    1:2:2:1: ASSIGN 0x55573dfe9b80 <e31832#> {e30} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:1: REPLICATE 0x55573dfe99a0 <e5832> {e30} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:1:1: CONST 0x55573dfe9690 <e5824> {e30} @dt=0x55573df50d30@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x55573dfe9290 <e5825> {e30} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2: VARREF 0x55573e21ca10 <e31831#> {e30} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x55573dfea8a0 <e31838#> {e31} @dt=0x55573dfe11f0@(nw64)
    1:2:2:1:1: REPLICATE 0x55573dfea6c0 <e5854> {e31} @dt=0x55573dfea780@(G/w64)
    1:2:2:1:1:1: CONST 0x55573dfea3b0 <e5847> {e31} @dt=0x55573df50d30@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x55573dfe9fb0 <e5848> {e31} @dt=0x55573dfea160@(G/swu32/7)  ?32?sh40
    1:2:2:1:2: VARREF 0x55573e21cb30 <e31837#> {e31} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55573dfe16b0 <e31553#> {e19} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1: CASE 0x55573dfeab40 <e6828> {e32}
    1:2:2:1:1: VARREF 0x55573e21cc50 <e31843#> {e32} @dt=0x55573dfd5270@(nw6)  ALU_operation [RV] <- VAR 0x55573dfd5770 <e31465#> {e4} @dt=0x55573dfd5270@(nw6)  ALU_operation INPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dfeb640 <e5875> {e33}
    1:2:2:1:2:1: CONST 0x55573dfead40 <e5865> {e33} @dt=0x55573df988a0@(G/w6)  6'h0
    1:2:2:1:2:2: ASSIGN 0x55573dfeb580 <e31845#> {e33} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x55573dfeb4c0 <e31854#> {e33} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55573e21cd70 <e31846#> {e33} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e21ce90 <e31847#> {e33} @dt=0x55573dfdb950@(nw5)  shift_amount [RV] <- VAR 0x55573dfdbe50 <e31513#> {e14} @dt=0x55573dfdb950@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x55573e21cfb0 <e31844#> {e33} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dfec130 <e5892> {e34}
    1:2:2:1:2:1: CONST 0x55573dfeb830 <e5881> {e34} @dt=0x55573df988a0@(G/w6)  6'h1
    1:2:2:1:2:2: ASSIGN 0x55573dfec070 <e31856#> {e34} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x55573dfebfb0 <e31865#> {e34} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55573e21d0d0 <e31857#> {e34} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e21d1f0 <e31858#> {e34} @dt=0x55573dfdb950@(nw5)  shift_amount [RV] <- VAR 0x55573dfdbe50 <e31513#> {e14} @dt=0x55573dfdb950@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x55573e21d310 <e31855#> {e34} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dfecc20 <e5909> {e35}
    1:2:2:1:2:1: CONST 0x55573dfec320 <e5898> {e35} @dt=0x55573df988a0@(G/w6)  6'h3
    1:2:2:1:2:2: ASSIGN 0x55573dfecb60 <e31867#> {e35} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x55573e29f340 <e31884#> {e35} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55573e21d430 <e31880#> {e35} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e21d550 <e31881#> {e35} @dt=0x55573dfdb950@(nw5)  shift_amount [RV] <- VAR 0x55573dfdbe50 <e31513#> {e14} @dt=0x55573dfdb950@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x55573e21d670 <e31866#> {e35} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dfee010 <e5942> {e36}
    1:2:2:1:2:1: CONST 0x55573dfece10 <e5915> {e36} @dt=0x55573df988a0@(G/w6)  6'h4
    1:2:2:1:2:2: ASSIGN 0x55573dfedf50 <e31886#> {e36} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x55573dfede90 <e31935#> {e36} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55573e21d790 <e31887#> {e36} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x55573e29f650 <e31909#> {e36} @dt=0x55573df6e510@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x55573e21d8b0 <e31900#> {e36} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x55573e29f8e0 <e31928#> {e36} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x55573e29f400 <e31902#> {e36} @dt=0x55573e279300@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x55573e21d9d0 <e31885#> {e36} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dfef400 <e5975> {e37}
    1:2:2:1:2:1: CONST 0x55573dfee200 <e5948> {e37} @dt=0x55573df988a0@(G/w6)  6'h6
    1:2:2:1:2:2: ASSIGN 0x55573dfef340 <e31937#> {e37} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x55573dfef280 <e31986#> {e37} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55573e21daf0 <e31938#> {e37} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x55573e29fe60 <e31960#> {e37} @dt=0x55573df6e510@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x55573e21dc10 <e31951#> {e37} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x55573e2a00f0 <e31979#> {e37} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x55573e29fc10 <e31953#> {e37} @dt=0x55573e279300@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x55573e21dd30 <e31936#> {e37} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dff07f0 <e6008> {e38}
    1:2:2:1:2:1: CONST 0x55573dfef5f0 <e5981> {e38} @dt=0x55573df988a0@(G/w6)  6'h7
    1:2:2:1:2:2: ASSIGN 0x55573dff0730 <e31988#> {e38} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x55573e2a0c30 <e32045#> {e38} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55573e21de50 <e32041#> {e38} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x55573e2a0670 <e32042#> {e38} @dt=0x55573df6e510@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x55573e21df70 <e32002#> {e38} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x55573e2a0900 <e32030#> {e38} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x55573e2a0420 <e32004#> {e38} @dt=0x55573e279300@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x55573e21e090 <e31987#> {e38} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dff1090 <e6021> {e39}
    1:2:2:1:2:1: CONST 0x55573dff09e0 <e6014> {e39} @dt=0x55573df988a0@(G/w6)  6'h8
    1:2:2:1:2:2: ASSIGN 0x55573dff0fd0 <e32047#> {e39} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e21e1b0 <e32048#> {e39} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e21e2d0 <e32046#> {e39} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dff1930 <e6034> {e40}
    1:2:2:1:2:1: CONST 0x55573dff1280 <e6027> {e40} @dt=0x55573df988a0@(G/w6)  6'h9
    1:2:2:1:2:2: ASSIGN 0x55573dff1870 <e32050#> {e40} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e21e3f0 <e32051#> {e40} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e21e510 <e32049#> {e40} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dff21d0 <e6047> {e41}
    1:2:2:1:2:1: CONST 0x55573dff1b20 <e6040> {e41} @dt=0x55573df988a0@(G/w6)  6'h10
    1:2:2:1:2:2: ASSIGN 0x55573dff2110 <e32053#> {e41} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e21e630 <e32054#> {e41} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e21e750 <e32052#> {e41} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dff2a70 <e6060> {e42}
    1:2:2:1:2:1: CONST 0x55573dff23c0 <e6053> {e42} @dt=0x55573df988a0@(G/w6)  6'h11
    1:2:2:1:2:2: ASSIGN 0x55573dff29b0 <e32056#> {e42} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e21e870 <e32057#> {e42} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e21e990 <e32055#> {e42} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dff3310 <e6073> {e43}
    1:2:2:1:2:1: CONST 0x55573dff2c60 <e6066> {e43} @dt=0x55573df988a0@(G/w6)  6'h12
    1:2:2:1:2:2: ASSIGN 0x55573dff3250 <e32059#> {e43} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e21eab0 <e32060#> {e43} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e21ebd0 <e32058#> {e43} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dff3bb0 <e6086> {e44}
    1:2:2:1:2:1: CONST 0x55573dff3500 <e6079> {e44} @dt=0x55573df988a0@(G/w6)  6'h13
    1:2:2:1:2:2: ASSIGN 0x55573dff3af0 <e32062#> {e44} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e21ecf0 <e32063#> {e44} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e21ee10 <e32061#> {e44} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dff4ab0 <e6107> {e45}
    1:2:2:1:2:1: CONST 0x55573dff3da0 <e6092> {e45} @dt=0x55573df988a0@(G/w6)  6'h18
    1:2:2:1:2:2: ASSIGN 0x55573dff49f0 <e32065#> {e45} @dt=0x55573dfe11f0@(nw64)
    1:2:2:1:2:2:1: MULS 0x55573e2a1070 <e32093#> {e45} @dt=0x55573e2a0cf0@(G/sw64)
    1:2:2:1:2:2:1:1: VARREF 0x55573e21ef30 <e35173#> {e45} @dt=0x55573e2a0cf0@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x55573dfdcff0 <e31521#> {e15} @dt=0x55573dfdcb30@(nw64)  sign_extened_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x55573e21f050 <e35177#> {e45} @dt=0x55573e2a0cf0@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x55573dfde1a0 <e31529#> {e16} @dt=0x55573dfddce0@(nw64)  sign_extened_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x55573e21f170 <e32064#> {e45} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55573dfe16b0 <e31553#> {e19} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x55573dff5660 <e6124> {e46}
    1:2:2:1:2:1: CONST 0x55573dff4c80 <e6113> {e46} @dt=0x55573df988a0@(G/w6)  6'h19
    1:2:2:1:2:2: ASSIGN 0x55573dff55a0 <e32095#> {e46} @dt=0x55573dfe11f0@(nw64)
    1:2:2:1:2:2:1: MUL 0x55573dff54e0 <e32103#> {e46} @dt=0x55573dfe11f0@(nw64)
    1:2:2:1:2:2:1:1: VARREF 0x55573e21f290 <e32096#> {e46} @dt=0x55573dfdee90@(nw64)  extended_input_1 [RV] <- VAR 0x55573dfdf350 <e31537#> {e17} @dt=0x55573dfdee90@(nw64)  extended_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x55573e21f3b0 <e32097#> {e46} @dt=0x55573dfe0040@(nw64)  extended_input_2 [RV] <- VAR 0x55573dfe0500 <e31545#> {e18} @dt=0x55573dfe0040@(nw64)  extended_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x55573e21f4d0 <e32094#> {e46} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55573dfe16b0 <e31553#> {e19} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x55573dff9320 <e6238> {e47}
    1:2:2:1:2:1: CONST 0x55573dff5830 <e6130> {e47} @dt=0x55573df988a0@(G/w6)  6'h1a
    1:2:2:1:2:2: BEGIN 0x55573dff5c10 <e6131> {e47} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573dff7520 <e32105#> {e48} @dt=0x55573dfe11f0@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x55573dff70f0 <e32144#> {e48} @dt=0x55573dfea780@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x55573dff6ff0 <e32139#> {e48} @dt=0x55573dfea780@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIVS 0x55573e2a14b0 <e32130#> {e48} @dt=0x55573e253fe0@(G/sw32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x55573e21f5f0 <e35181#> {e48} @dt=0x55573e253fe0@(G/sw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x55573e21f710 <e35185#> {e48} @dt=0x55573e253fe0@(G/sw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x55573dff6e10 <e6164> {e48} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x55573dff6b00 <e6155> {e48} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x55573dff6700 <e6156> {e48} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x55573dff71b0 <e6173> {e48} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e21f830 <e32104#> {e48} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55573dfe16b0 <e31553#> {e19} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x55573dff90f0 <e32146#> {e49} @dt=0x55573dfe11f0@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x55573dff9030 <e32192#> {e49} @dt=0x55573dfe11f0@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x55573e21f950 <e32147#> {e49} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x55573dfe16b0 <e31553#> {e19} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x55573dff8c00 <e32186#> {e49} @dt=0x55573dfea780@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x55573dff8b00 <e32181#> {e49} @dt=0x55573dfea780@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x55573dff8270 <e6214> {e49} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x55573dff7f60 <e6197> {e49} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x55573dff7b60 <e6198> {e49} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIVS 0x55573e2a1b90 <e32176#> {e49} @dt=0x55573e253fe0@(G/sw32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x55573e21fa70 <e35189#> {e49} @dt=0x55573e253fe0@(G/sw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x55573e21fb90 <e35193#> {e49} @dt=0x55573e253fe0@(G/sw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x55573dff8cc0 <e6224> {e49} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e21fcb0 <e32145#> {e49} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55573dfe16b0 <e31553#> {e19} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x55573dffc900 <e6344> {e51}
    1:2:2:1:2:1: CONST 0x55573dff93e0 <e6244> {e51} @dt=0x55573df988a0@(G/w6)  6'h1b
    1:2:2:1:2:2: BEGIN 0x55573dff97f0 <e6245> {e51} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573dffae00 <e32194#> {e52} @dt=0x55573dfe11f0@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x55573dffa9d0 <e32215#> {e52} @dt=0x55573dfea780@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x55573dffa8d0 <e32210#> {e52} @dt=0x55573dfea780@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIV 0x55573dff9dd0 <e32201#> {e52} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x55573e21fdd0 <e32195#> {e52} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x55573e21fef0 <e32196#> {e52} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x55573dffa6f0 <e6274> {e52} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x55573dffa3e0 <e6265> {e52} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x55573dff9fe0 <e6266> {e52} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x55573dffaa90 <e6283> {e52} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e220010 <e32193#> {e52} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55573dfe16b0 <e31553#> {e19} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x55573dffc6d0 <e32217#> {e53} @dt=0x55573dfe11f0@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x55573dffc610 <e32245#> {e53} @dt=0x55573dfe11f0@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x55573e220130 <e32218#> {e53} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x55573dfe16b0 <e31553#> {e19} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x55573dffc1e0 <e32239#> {e53} @dt=0x55573dfea780@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x55573dffc0e0 <e32234#> {e53} @dt=0x55573dfea780@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x55573dffbb50 <e6320> {e53} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x55573dffb840 <e6307> {e53} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x55573dffb440 <e6308> {e53} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIV 0x55573dffc020 <e32229#> {e53} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x55573e220250 <e32223#> {e53} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x55573e220370 <e32224#> {e53} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x55573dffc2a0 <e6330> {e53} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e220490 <e32216#> {e53} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55573dfe16b0 <e31553#> {e19} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x55573dffd5c0 <e6365> {e55}
    1:2:2:1:2:1: CONST 0x55573dffc9c0 <e6350> {e55} @dt=0x55573df988a0@(G/w6)  6'h20
    1:2:2:1:2:2: ASSIGN 0x55573dffd500 <e32247#> {e55} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: ADD 0x55573dffd440 <e32264#> {e55} @dt=0x55573e253fe0@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x55573e2205b0 <e35197#> {e55} @dt=0x55573e253fe0@(G/sw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e2206d0 <e35201#> {e55} @dt=0x55573e253fe0@(G/sw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e2207f0 <e32246#> {e55} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dffe0b0 <e6382> {e56}
    1:2:2:1:2:1: CONST 0x55573dffd7b0 <e6371> {e56} @dt=0x55573df988a0@(G/w6)  6'h21
    1:2:2:1:2:2: ASSIGN 0x55573dffdff0 <e32270#> {e56} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: ADD 0x55573dffdf30 <e32278#> {e56} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55573e220910 <e32271#> {e56} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e220a30 <e32272#> {e56} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e220b50 <e32269#> {e56} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dffeea0 <e6403> {e57}
    1:2:2:1:2:1: CONST 0x55573dffe2a0 <e6388> {e57} @dt=0x55573df988a0@(G/w6)  6'h22
    1:2:2:1:2:2: ASSIGN 0x55573dffede0 <e32280#> {e57} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: SUB 0x55573dffed20 <e32297#> {e57} @dt=0x55573e253fe0@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x55573e220c70 <e35205#> {e57} @dt=0x55573e253fe0@(G/sw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e220d90 <e35209#> {e57} @dt=0x55573e253fe0@(G/sw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e220eb0 <e32279#> {e57} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573dfff990 <e6420> {e58}
    1:2:2:1:2:1: CONST 0x55573dfff090 <e6409> {e58} @dt=0x55573df988a0@(G/w6)  6'h23
    1:2:2:1:2:2: ASSIGN 0x55573dfff8d0 <e32303#> {e58} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: SUB 0x55573dfff810 <e32311#> {e58} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55573e220fd0 <e32304#> {e58} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e2210f0 <e32305#> {e58} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e221210 <e32302#> {e58} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e000480 <e6437> {e59}
    1:2:2:1:2:1: CONST 0x55573dfffb80 <e6426> {e59} @dt=0x55573df988a0@(G/w6)  6'h24
    1:2:2:1:2:2: ASSIGN 0x55573e0003c0 <e32313#> {e59} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: AND 0x55573e000300 <e32321#> {e59} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55573e221330 <e32314#> {e59} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e221450 <e32315#> {e59} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e221570 <e32312#> {e59} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e000f70 <e6454> {e60}
    1:2:2:1:2:1: CONST 0x55573e000670 <e6443> {e60} @dt=0x55573df988a0@(G/w6)  6'h25
    1:2:2:1:2:2: ASSIGN 0x55573e000eb0 <e32323#> {e60} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: OR 0x55573e000df0 <e32331#> {e60} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55573e221690 <e32324#> {e60} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e2217b0 <e32325#> {e60} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e2218d0 <e32322#> {e60} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e001a60 <e6471> {e61}
    1:2:2:1:2:1: CONST 0x55573e001160 <e6460> {e61} @dt=0x55573df988a0@(G/w6)  6'h26
    1:2:2:1:2:2: ASSIGN 0x55573e0019a0 <e32333#> {e61} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: XNOR 0x55573e0018e0 <e32341#> {e61} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55573e2219f0 <e32334#> {e61} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e221b10 <e32335#> {e61} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e221c30 <e32332#> {e61} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e0026d0 <e6490> {e62}
    1:2:2:1:2:1: CONST 0x55573e001c50 <e6477> {e62} @dt=0x55573df988a0@(G/w6)  6'h27
    1:2:2:1:2:2: ASSIGN 0x55573e002610 <e32343#> {e62} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: NOT 0x55573e002550 <e32352#> {e62} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1:1: OR 0x55573e002450 <e32353#> {e62} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1:1:1: VARREF 0x55573e221d50 <e32344#> {e62} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x55573e221e70 <e32345#> {e62} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e221f90 <e32342#> {e62} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e005510 <e6584> {e63}
    1:2:2:1:2:1: CONST 0x55573e0028c0 <e6496> {e63} @dt=0x55573df988a0@(G/w6)  6'h2a
    1:2:2:1:2:2: ASSIGN 0x55573e005450 <e32355#> {e63} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: COND 0x55573e005390 <e32400#> {e63} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1:1: LTS 0x55573e2a34d0 <e32375#> {e63} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x55573e2220b0 <e35213#> {e63} @dt=0x55573e253fe0@(G/sw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x55573e2221d0 <e35217#> {e63} @dt=0x55573e253fe0@(G/sw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x55573e004500 <e6577> {e63} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x55573e004320 <e6548> {e63} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x55573e003d40 <e6534> {e63} @dt=0x55573e003e00@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x55573e003a30 <e6521> {e63} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x55573e003630 <e6522> {e63} @dt=0x55573ded1ed0@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x55573e004050 <e6535> {e63} @dt=0x55573df50d30@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x55573e0045c0 <e6549> {e63} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x55573e0051b0 <e6578> {e63} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x55573e004ea0 <e6568> {e63} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x55573e004aa0 <e6569> {e63} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x55573e2222f0 <e32354#> {e63} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e008050 <e6675> {e64}
    1:2:2:1:2:1: CONST 0x55573e005700 <e6590> {e64} @dt=0x55573df988a0@(G/w6)  6'h2b
    1:2:2:1:2:2: ASSIGN 0x55573e007f90 <e32402#> {e64} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: COND 0x55573e007ed0 <e32429#> {e64} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1:1: LT 0x55573e005ec0 <e6667> {e64} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x55573e222410 <e32403#> {e64} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x55573e222530 <e32404#> {e64} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x55573e007040 <e6668> {e64} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x55573e006e60 <e6639> {e64} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x55573e006880 <e6625> {e64} @dt=0x55573e003e00@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x55573e006570 <e6611> {e64} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x55573e006170 <e6612> {e64} @dt=0x55573ded1ed0@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x55573e006b90 <e6626> {e64} @dt=0x55573df50d30@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x55573e007100 <e6640> {e64} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x55573e007cf0 <e6669> {e64} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x55573e0079e0 <e6659> {e64} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x55573e0075e0 <e6660> {e64} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x55573e222650 <e32401#> {e64} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e009900 <e6725> {e65}
    1:2:2:1:2:1: CONST 0x55573e008240 <e6681> {e65} @dt=0x55573df988a0@(G/w6)  6'h3c
    1:2:2:1:2:2: ASSIGN 0x55573e009840 <e32431#> {e65} @dt=0x55573dfe11f0@(nw64)
    1:2:2:1:2:2:1: REPLICATE 0x55573e009410 <e32446#> {e65} @dt=0x55573dfea780@(G/w64)
    1:2:2:1:2:2:1:1: CONCAT 0x55573e009310 <e32441#> {e65} @dt=0x55573dfea780@(G/w64)
    1:2:2:1:2:2:1:1:1: REPLICATE 0x55573e008fd0 <e6705> {e65} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:2:1:1:1:1: CONST 0x55573e008cc0 <e6696> {e65} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2: CONST 0x55573e0088c0 <e6697> {e65} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: VARREF 0x55573e222770 <e32436#> {e65} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: CONST 0x55573e0094d0 <e6715> {e65} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:2:2:2: VARREF 0x55573e222890 <e32430#> {e65} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55573dfe16b0 <e31553#> {e19} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x55573e00b1b0 <e6775> {e66}
    1:2:2:1:2:1: CONST 0x55573e009af0 <e6731> {e66} @dt=0x55573df988a0@(G/w6)  6'h3d
    1:2:2:1:2:2: ASSIGN 0x55573e00b0f0 <e32448#> {e66} @dt=0x55573dfe11f0@(nw64)
    1:2:2:1:2:2:1: REPLICATE 0x55573e00acc0 <e32463#> {e66} @dt=0x55573dfea780@(G/w64)
    1:2:2:1:2:2:1:1: CONCAT 0x55573e00abc0 <e32458#> {e66} @dt=0x55573dfea780@(G/w64)
    1:2:2:1:2:2:1:1:1: VARREF 0x55573e2229b0 <e32449#> {e66} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: REPLICATE 0x55573e00a9e0 <e6756> {e66} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:2:1:1:2:1: CONST 0x55573e00a6d0 <e6747> {e66} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:2: CONST 0x55573e00a2d0 <e6748> {e66} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:2: CONST 0x55573e00ad80 <e6765> {e66} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:2:2:2: VARREF 0x55573e222ad0 <e32447#> {e66} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55573dfe16b0 <e31553#> {e19} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x55573e00ba50 <e6788> {e67}
    1:2:2:1:2:1: CONST 0x55573e00b3a0 <e6781> {e67} @dt=0x55573df988a0@(G/w6)  6'h3e
    1:2:2:1:2:2: ASSIGN 0x55573e00b990 <e32465#> {e67} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e222bf0 <e32466#> {e67} @dt=0x55573dfd62f0@(nw32)  input_1 [RV] <- VAR 0x55573dfd67f0 <e31473#> {e5} @dt=0x55573dfd62f0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e222d10 <e32464#> {e67} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e00c2f0 <e6801> {e68}
    1:2:2:1:2:1: CONST 0x55573e00bc40 <e6794> {e68} @dt=0x55573df988a0@(G/w6)  6'h3f
    1:2:2:1:2:2: ASSIGN 0x55573e00c230 <e32468#> {e68} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e222e30 <e32469#> {e68} @dt=0x55573dfd7490@(nw32)  input_2 [RV] <- VAR 0x55573dfd7910 <e31481#> {e6} @dt=0x55573dfd7490@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e222f50 <e32467#> {e68} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e00d0e0 <e6827> {e69}
    1:2:2:1:2:2: ASSIGN 0x55573e00d020 <e32471#> {e69} @dt=0x55573dfd8350@(nw32)
    1:2:2:1:2:2:1: REPLICATE 0x55573e00ce40 <e6824> {e69} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:2:1:1: CONST 0x55573e00cb30 <e6816> {e69} @dt=0x55573df50d30@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: CONST 0x55573e00c730 <e6817> {e69} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x55573e223070 <e32470#> {e69} @dt=0x55573dfd8350@(nw32)  ALU_output [LV] => VAR 0x55573dfd87f0 <e31489#> {e8} @dt=0x55573dfd8350@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x55573e00de70 <e32481#> {e71} @dt=0x55573dfd9530@(nw32)
    1:2:2:1:1: SEL 0x55573e2a4960 <e32503#> {e71} @dt=0x55573df515d0@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x55573e223190 <e32494#> {e71} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x55573dfe16b0 <e31553#> {e19} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x55573e2a4bf0 <e32521#> {e71} @dt=0x55573e2a4b10@(G/sw6)  6'h20
    1:2:2:1:1:3: CONST 0x55573e2a4710 <e32496#> {e71} @dt=0x55573e29d120@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x55573e2232b0 <e32480#> {e71} @dt=0x55573dfd9530@(nw32)  ALU_HI_output [LV] => VAR 0x55573dfd9a30 <e31497#> {e9} @dt=0x55573dfd9530@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x55573e00eb90 <e32527#> {e72} @dt=0x55573dfda7d0@(nw32)
    1:2:2:1:1: SEL 0x55573e2a5170 <e32549#> {e72} @dt=0x55573df515d0@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x55573e2233d0 <e32540#> {e72} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x55573dfe16b0 <e31553#> {e19} @dt=0x55573dfe11f0@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x55573e2a5400 <e32568#> {e72} @dt=0x55573e2a4b10@(G/sw6)  6'h0
    1:2:2:1:1:3: CONST 0x55573e2a4f20 <e32542#> {e72} @dt=0x55573e29d120@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x55573e2234f0 <e32526#> {e72} @dt=0x55573dfda7d0@(nw32)  ALU_LO_output [LV] => VAR 0x55573dfdacb0 <e31505#> {e10} @dt=0x55573dfda7d0@(nw32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x55573e010810 <e17435> {f1}  Control_Unit  L3
    1:2: VAR 0x55573e0224e0 <e28614#> {f3} @dt=0x55573e0208e0@(nw32)  instruction INPUT PORT
    1:2: VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2: VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2: VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2: VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2: VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2: VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2: VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2: VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2: VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2: VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2: VAR 0x55573e02cc50 <e28673#> {f19} @dt=0x55573e02c750@(nw6)  op VAR
    1:2: VAR 0x55573e02dd70 <e28681#> {f20} @dt=0x55573e02d870@(nw5)  rt VAR
    1:2: VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2: ALWAYS 0x55573e0954b0 <e9912> {f23} [always_comb]
    1:2:2: BEGIN 0x55573e02f0d0 <e7147> {f23} [UNNAMED]
    1:2:2:1: ASSIGN 0x55573e02fd40 <e28696#> {f24} @dt=0x55573e02c750@(nw6)
    1:2:2:1:1: SEL 0x55573e2793e0 <e28717#> {f24} @dt=0x55573df988a0@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x55573e208460 <e28708#> {f24} @dt=0x55573e0208e0@(nw32)  instruction [RV] <- VAR 0x55573e0224e0 <e28614#> {f3} @dt=0x55573e0208e0@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x55573e279670 <e28736#> {f24} @dt=0x55573e254770@(G/sw5)  5'h1a
    1:2:2:1:1:3: CONST 0x55573e279190 <e28710#> {f24} @dt=0x55573e279300@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x55573e208580 <e28695#> {f24} @dt=0x55573e02c750@(nw6)  op [LV] => VAR 0x55573e02cc50 <e28673#> {f19} @dt=0x55573e02c750@(nw6)  op VAR
    1:2:2:1: ASSIGN 0x55573e0309c0 <e28742#> {f25} @dt=0x55573e02d870@(nw5)
    1:2:2:1:1: SEL 0x55573e279bf0 <e28764#> {f25} @dt=0x55573df6e510@(G/w5) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x55573e2086a0 <e28755#> {f25} @dt=0x55573e0208e0@(nw32)  instruction [RV] <- VAR 0x55573e0224e0 <e28614#> {f3} @dt=0x55573e0208e0@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x55573e279e80 <e28783#> {f25} @dt=0x55573e254770@(G/sw5)  5'h10
    1:2:2:1:1:3: CONST 0x55573e2799a0 <e28757#> {f25} @dt=0x55573e279300@(G/wu32/3)  ?32?h5
    1:2:2:1:2: VARREF 0x55573e2087c0 <e28741#> {f25} @dt=0x55573e02d870@(nw5)  rt [LV] => VAR 0x55573e02dd70 <e28681#> {f20} @dt=0x55573e02d870@(nw5)  rt VAR
    1:2:2:1: ASSIGN 0x55573e031640 <e28789#> {f26} @dt=0x55573e02e990@(nw6)
    1:2:2:1:1: SEL 0x55573e27a400 <e28811#> {f26} @dt=0x55573df988a0@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x55573e2088e0 <e28802#> {f26} @dt=0x55573e0208e0@(nw32)  instruction [RV] <- VAR 0x55573e0224e0 <e28614#> {f3} @dt=0x55573e0208e0@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x55573e27a690 <e28830#> {f26} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:1:3: CONST 0x55573e27a1b0 <e28804#> {f26} @dt=0x55573e279300@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x55573e208a00 <e28788#> {f26} @dt=0x55573e02e990@(nw6)  funct [LV] => VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1: CASE 0x55573e017cc0 <e9910> {f27}
    1:2:2:1:1: VARREF 0x55573e208b20 <e28835#> {f27} @dt=0x55573e02c750@(nw6)  op [RV] <- VAR 0x55573e02cc50 <e28673#> {f19} @dt=0x55573e02c750@(nw6)  op VAR
    1:2:2:1:2: CASEITEM 0x55573e03e7d0 <e7600> {f28}
    1:2:2:1:2:1: CONST 0x55573e031a10 <e7221> {f28} @dt=0x55573df988a0@(G/w6)  6'h0
    1:2:2:1:2:2: BEGIN 0x55573e031d60 <e7222> {f28} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e032370 <e28837#> {f29} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27aaa0 <e28850#> {f29} @dt=0x55573e023610@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e208c40 <e28836#> {f29} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0329d0 <e28852#> {f30} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27add0 <e28865#> {f30} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e208d60 <e28851#> {f30} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e032ff0 <e28867#> {f31} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27b100 <e28880#> {f31} @dt=0x55573e026df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e208e80 <e28866#> {f31} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e033610 <e28882#> {f32} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e27b430 <e28895#> {f32} @dt=0x55573e0278d0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e208fa0 <e28881#> {f32} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e033c70 <e28897#> {f33} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e27b760 <e28910#> {f33} @dt=0x55573e028750@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e2090c0 <e28896#> {f33} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e034290 <e28912#> {f34} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27ba90 <e28925#> {f34} @dt=0x55573e028f10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2091e0 <e28911#> {f34} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e036710 <e28927#> {f35} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x55573e036610 <e7361> {f35} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1: LOGOR 0x55573e035f30 <e7357> {f35} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: LOGOR 0x55573e035850 <e7342> {f35} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1: LOGOR 0x55573e035170 <e7327> {f35} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1: EQ 0x55573e034a90 <e7312> {f35} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1:1: VARREF 0x55573e209300 <e28928#> {f35} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:1:2: CONST 0x55573e0347c0 <e7298> {f35} @dt=0x55573df988a0@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:1:2: EQ 0x55573e0350b0 <e7313> {f35} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:2:1: VARREF 0x55573e209420 <e28933#> {f35} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2:2: CONST 0x55573e034de0 <e7309> {f35} @dt=0x55573df988a0@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x55573e035790 <e7328> {f35} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:2:1: VARREF 0x55573e209540 <e28938#> {f35} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2:2: CONST 0x55573e0354c0 <e7324> {f35} @dt=0x55573df988a0@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:1:2: EQ 0x55573e035e70 <e7343> {f35} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x55573e209660 <e28943#> {f35} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x55573e035ba0 <e7339> {f35} @dt=0x55573df988a0@(G/w6)  6'h1b
    1:2:2:1:2:2:1:1:2: EQ 0x55573e036550 <e7358> {f35} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x55573e209780 <e28948#> {f35} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x55573e036280 <e7354> {f35} @dt=0x55573df988a0@(G/w6)  6'h11
    1:2:2:1:2:2:1:2: VARREF 0x55573e2098a0 <e28926#> {f35} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e038b90 <e28954#> {f36} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x55573e038a90 <e7437> {f36} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1: LOGOR 0x55573e0383b0 <e7433> {f36} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: LOGOR 0x55573e037cd0 <e7418> {f36} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1: LOGOR 0x55573e0375f0 <e7403> {f36} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1: EQ 0x55573e036f10 <e7388> {f36} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1:1: VARREF 0x55573e2099c0 <e28955#> {f36} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:1:2: CONST 0x55573e036c40 <e7374> {f36} @dt=0x55573df988a0@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:1:2: EQ 0x55573e037530 <e7389> {f36} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:2:1: VARREF 0x55573e209ae0 <e28960#> {f36} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2:2: CONST 0x55573e037260 <e7385> {f36} @dt=0x55573df988a0@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x55573e037c10 <e7404> {f36} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:2:1: VARREF 0x55573e209c00 <e28965#> {f36} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2:2: CONST 0x55573e037940 <e7400> {f36} @dt=0x55573df988a0@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:1:2: EQ 0x55573e0382f0 <e7419> {f36} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x55573e209d20 <e28970#> {f36} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x55573e038020 <e7415> {f36} @dt=0x55573df988a0@(G/w6)  6'h1b
    1:2:2:1:2:2:1:1:2: EQ 0x55573e0389d0 <e7434> {f36} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x55573e209e40 <e28975#> {f36} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x55573e038700 <e7430> {f36} @dt=0x55573df988a0@(G/w6)  6'h13
    1:2:2:1:2:2:1:2: VARREF 0x55573e209f60 <e28953#> {f36} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: CASE 0x55573e038e30 <e7526> {f37}
    1:2:2:1:2:2:1:1: VARREF 0x55573e20a080 <e28980#> {f37} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:2: CASEITEM 0x55573e039bc0 <e7460> {f38}
    1:2:2:1:2:2:1:2:1: CONST 0x55573e039030 <e7448> {f38} @dt=0x55573df988a0@(G/w6)  6'h11
    1:2:2:1:2:2:1:2:2: BEGIN 0x55573e039380 <e7449> {f38} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x55573e039990 <e28982#> {f39} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x55573e0396c0 <e7458> {f39} @dt=0x55573df988a0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x55573e20a1a0 <e28981#> {f39} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x55573e03a610 <e7479> {f41}
    1:2:2:1:2:2:1:2:1: CONST 0x55573e039c80 <e7466> {f41} @dt=0x55573df988a0@(G/w6)  6'h13
    1:2:2:1:2:2:1:2:2: BEGIN 0x55573e039fd0 <e7467> {f41} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x55573e03a4a0 <e28984#> {f42} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x55573e03a250 <e7476> {f42} @dt=0x55573df988a0@(G/w6)  6'h3e
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x55573e20a2c0 <e28983#> {f42} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x55573e03b000 <e7498> {f44}
    1:2:2:1:2:2:1:2:1: CONST 0x55573e03a6d0 <e7485> {f44} @dt=0x55573df988a0@(G/w6)  6'h10
    1:2:2:1:2:2:1:2:2: BEGIN 0x55573e03a920 <e7486> {f44} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x55573e03ae90 <e28986#> {f45} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x55573e03ac40 <e7495> {f45} @dt=0x55573df988a0@(G/w6)  6'h3e
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x55573e20a3e0 <e28985#> {f45} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x55573e03bb90 <e7517> {f47}
    1:2:2:1:2:2:1:2:1: CONST 0x55573e03b0c0 <e7504> {f47} @dt=0x55573df988a0@(G/w6)  6'h12
    1:2:2:1:2:2:1:2:2: BEGIN 0x55573e03b3d0 <e7505> {f47} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x55573e03ba50 <e28988#> {f48} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: CONST 0x55573e03b7c0 <e7514> {f48} @dt=0x55573df988a0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x55573e20a500 <e28987#> {f48} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1:2: CASEITEM 0x55573e03c2b0 <e7525> {f50}
    1:2:2:1:2:2:1:2:2: BEGIN 0x55573e03bd10 <e7518> {f50} [UNNAMED]
    1:2:2:1:2:2:1:2:2:1: ASSIGN 0x55573e03c170 <e28990#> {f51} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:2:2:1:1: VARREF 0x55573e20a620 <e28991#> {f51} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:2:2:1:2: VARREF 0x55573e20a740 <e28989#> {f51} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e03d1a0 <e28997#> {f54} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x55573e03d0a0 <e7555> {f54} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x55573e03ca40 <e7551> {f54} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x55573e20a860 <e28998#> {f54} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x55573e03c7b0 <e7537> {f54} @dt=0x55573df988a0@(G/w6)  6'h8
    1:2:2:1:2:2:1:1:2: EQ 0x55573e03cfe0 <e7552> {f54} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x55573e20a980 <e29003#> {f54} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x55573e03cd50 <e7548> {f54} @dt=0x55573df988a0@(G/w6)  6'h9
    1:2:2:1:2:2:1:2: VARREF 0x55573e20aaa0 <e28996#> {f54} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e03d740 <e29009#> {f55} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27c920 <e29022#> {f55} @dt=0x55573e02a970@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20abc0 <e29008#> {f55} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e03e5e0 <e29024#> {f56} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x55573e03e4e0 <e7597> {f56} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x55573e03de80 <e7593> {f56} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x55573e20ace0 <e29025#> {f56} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x55573e03dbf0 <e7579> {f56} @dt=0x55573df988a0@(G/w6)  6'h10
    1:2:2:1:2:2:1:1:2: EQ 0x55573e03e420 <e7594> {f56} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x55573e20ae00 <e29030#> {f56} @dt=0x55573e02e990@(nw6)  funct [RV] <- VAR 0x55573e02ee90 <e28689#> {f21} @dt=0x55573e02e990@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x55573e03e190 <e7590> {f56} @dt=0x55573df988a0@(G/w6)  6'h12
    1:2:2:1:2:2:1:2: VARREF 0x55573e20af20 <e29023#> {f56} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e043b90 <e7755> {f59}
    1:2:2:1:2:1: CONST 0x55573e03e890 <e7606> {f59} @dt=0x55573df988a0@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x55573e03eba0 <e7607> {f59} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e03fad0 <e29036#> {f60} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x55573e03f9d0 <e7636> {f60} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x55573e03f370 <e7632> {f60} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x55573e20b040 <e29037#> {f60} @dt=0x55573e02d870@(nw5)  rt [RV] <- VAR 0x55573e02dd70 <e28681#> {f20} @dt=0x55573e02d870@(nw5)  rt VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x55573e03f0e0 <e7618> {f60} @dt=0x55573df6e510@(G/w5)  5'h11
    1:2:2:1:2:2:1:1:2: EQ 0x55573e03f910 <e7633> {f60} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x55573e20b160 <e29042#> {f60} @dt=0x55573e02d870@(nw5)  rt [RV] <- VAR 0x55573e02dd70 <e28681#> {f20} @dt=0x55573e02d870@(nw5)  rt VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x55573e03f680 <e7629> {f60} @dt=0x55573df6e510@(G/w5)  5'h10
    1:2:2:1:2:2:1:2: VARREF 0x55573e20b280 <e29035#> {f60} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e040070 <e29048#> {f61} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27cfd0 <e29061#> {f61} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20b3a0 <e29047#> {f61} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e040610 <e29063#> {f62} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27d300 <e29076#> {f62} @dt=0x55573e026df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20b4c0 <e29062#> {f62} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e040bb0 <e29078#> {f63} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e040920 <e7668> {f63} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x55573e20b5e0 <e29077#> {f63} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e041150 <e29080#> {f64} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e040ec0 <e7679> {f64} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x55573e20b700 <e29079#> {f64} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0416f0 <e29082#> {f65} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27d630 <e29095#> {f65} @dt=0x55573e028f10@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e20b820 <e29081#> {f65} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e041c90 <e29097#> {f66} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27d960 <e29110#> {f66} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20b940 <e29096#> {f66} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e042050 <e29112#> {f67} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e20ba60 <e29113#> {f67} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e20bb80 <e29111#> {f67} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e042670 <e29115#> {f68} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e0423a0 <e7718> {f68} @dt=0x55573df988a0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x55573e20bca0 <e29114#> {f68} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e042ce0 <e29117#> {f69} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27dc90 <e29130#> {f69} @dt=0x55573e02a450@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20bdc0 <e29116#> {f69} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e043300 <e29132#> {f70} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27dfc0 <e29145#> {f70} @dt=0x55573e02a970@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20bee0 <e29131#> {f70} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e043920 <e29147#> {f71} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27e2f0 <e29160#> {f71} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20c000 <e29146#> {f71} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e048cb0 <e7890> {f75}
    1:2:2:1:2:1: CONST 0x55573e043c50 <e7761> {f75} @dt=0x55573df988a0@(G/w6)  6'h2
    1:2:2:1:2:2: BEGIN 0x55573e043fa0 <e7762> {f75} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e044650 <e29162#> {f76} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27e620 <e29175#> {f76} @dt=0x55573e023610@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20c120 <e29161#> {f76} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e044cb0 <e29177#> {f77} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27e950 <e29190#> {f77} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20c240 <e29176#> {f77} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0452d0 <e29192#> {f78} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27ec80 <e29205#> {f78} @dt=0x55573e026df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20c360 <e29191#> {f78} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0458f0 <e29207#> {f79} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e045620 <e7803> {f79} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x55573e20c480 <e29206#> {f79} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e045f50 <e29209#> {f80} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e045c80 <e7814> {f80} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x55573e20c5a0 <e29208#> {f80} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0465a0 <e29211#> {f81} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27efb0 <e29224#> {f81} @dt=0x55573e028f10@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e20c6c0 <e29210#> {f81} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e046c30 <e29226#> {f82} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27f2e0 <e29239#> {f82} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20c7e0 <e29225#> {f82} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0470b0 <e29241#> {f83} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e20c900 <e29242#> {f83} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e20ca20 <e29240#> {f83} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0476e0 <e29244#> {f84} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e047410 <e7853> {f84} @dt=0x55573df988a0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x55573e20cb40 <e29243#> {f84} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e047de0 <e29246#> {f85} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27f610 <e29259#> {f85} @dt=0x55573e02a450@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e20cc60 <e29245#> {f85} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e048430 <e29261#> {f86} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27f940 <e29274#> {f86} @dt=0x55573e02a970@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e20cd80 <e29260#> {f86} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e048a80 <e29276#> {f87} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27fc70 <e29289#> {f87} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20cea0 <e29275#> {f87} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e04dec0 <e8025> {f89}
    1:2:2:1:2:1: CONST 0x55573e048d70 <e7896> {f89} @dt=0x55573df988a0@(G/w6)  6'h3
    1:2:2:1:2:2: BEGIN 0x55573e0490c0 <e7897> {f89} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e0497a0 <e29291#> {f90} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e27ffa0 <e29304#> {f90} @dt=0x55573e023610@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e20cfc0 <e29290#> {f90} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e049e30 <e29306#> {f91} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2802d0 <e29319#> {f91} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20d0e0 <e29305#> {f91} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e04a480 <e29321#> {f92} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e280600 <e29334#> {f92} @dt=0x55573e026df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20d200 <e29320#> {f92} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e04aad0 <e29336#> {f93} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e04a800 <e7938> {f93} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x55573e1faaf0 <e29335#> {f93} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e04b160 <e29338#> {f94} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e04ae90 <e7949> {f94} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:2:2:1:2: VARREF 0x55573e1fac10 <e29337#> {f94} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e04b7b0 <e29340#> {f95} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e280930 <e29353#> {f95} @dt=0x55573e028f10@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e1fad50 <e29339#> {f95} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e04be40 <e29355#> {f96} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e280c60 <e29368#> {f96} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e1fae70 <e29354#> {f96} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e04c2c0 <e29370#> {f97} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e1fafb0 <e29371#> {f97} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e1fb0f0 <e29369#> {f97} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e04c8f0 <e29373#> {f98} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e04c620 <e7988> {f98} @dt=0x55573df988a0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x55573e1fb230 <e29372#> {f98} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e04cff0 <e29375#> {f99} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e280f90 <e29388#> {f99} @dt=0x55573e02a450@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e1fb350 <e29374#> {f99} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e04d640 <e29390#> {f100} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2812c0 <e29403#> {f100} @dt=0x55573e02a970@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e1fb470 <e29389#> {f100} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e04dc90 <e29405#> {f101} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2815f0 <e29418#> {f101} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e1fb590 <e29404#> {f101} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e0530d0 <e8160> {f103}
    1:2:2:1:2:1: CONST 0x55573e04df80 <e8031> {f103} @dt=0x55573df988a0@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x55573e04e2d0 <e8032> {f103} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e04e9b0 <e29420#> {f104} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e281920 <e29433#> {f104} @dt=0x55573e023610@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e1fb6b0 <e29419#> {f104} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e04f040 <e29435#> {f105} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e281c50 <e29448#> {f105} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e1fb7d0 <e29434#> {f105} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e04f690 <e29450#> {f106} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e281f80 <e29463#> {f106} @dt=0x55573e026df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e1fb910 <e29449#> {f106} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e04fce0 <e29465#> {f107} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e2822b0 <e29478#> {f107} @dt=0x55573e0278d0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20f330 <e29464#> {f107} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e050370 <e29480#> {f108} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e2825e0 <e29493#> {f108} @dt=0x55573e028750@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20f450 <e29479#> {f108} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0509c0 <e29495#> {f109} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e282910 <e29508#> {f109} @dt=0x55573e028f10@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e20f570 <e29494#> {f109} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e051050 <e29510#> {f110} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e282c40 <e29523#> {f110} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20f690 <e29509#> {f110} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0514d0 <e29525#> {f111} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e20f7b0 <e29526#> {f111} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e20f8d0 <e29524#> {f111} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e051b00 <e29528#> {f112} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e051830 <e8123> {f112} @dt=0x55573df988a0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x55573e20f9f0 <e29527#> {f112} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e052200 <e29530#> {f113} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e282f70 <e29543#> {f113} @dt=0x55573e02a450@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20fb10 <e29529#> {f113} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e052850 <e29545#> {f114} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2832a0 <e29558#> {f114} @dt=0x55573e02a970@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20fc30 <e29544#> {f114} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e052ea0 <e29560#> {f115} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2835d0 <e29573#> {f115} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20fd50 <e29559#> {f115} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e0582e0 <e8295> {f118}
    1:2:2:1:2:1: CONST 0x55573e053190 <e8166> {f118} @dt=0x55573df988a0@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x55573e0534e0 <e8167> {f118} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e053bc0 <e29575#> {f119} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e283900 <e29588#> {f119} @dt=0x55573e023610@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20fe70 <e29574#> {f119} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e054250 <e29590#> {f120} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e283c30 <e29603#> {f120} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e20ff90 <e29589#> {f120} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0548a0 <e29605#> {f121} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e283f60 <e29618#> {f121} @dt=0x55573e026df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2100b0 <e29604#> {f121} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e054ef0 <e29620#> {f122} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e284290 <e29633#> {f122} @dt=0x55573e0278d0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2101d0 <e29619#> {f122} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e055580 <e29635#> {f123} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e2845c0 <e29648#> {f123} @dt=0x55573e028750@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2102f0 <e29634#> {f123} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e055bd0 <e29650#> {f124} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2848f0 <e29663#> {f124} @dt=0x55573e028f10@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e210410 <e29649#> {f124} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e056260 <e29665#> {f125} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e284c20 <e29678#> {f125} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e210530 <e29664#> {f125} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0566e0 <e29680#> {f126} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e210650 <e29681#> {f126} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e210770 <e29679#> {f126} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e056d10 <e29683#> {f127} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e056a40 <e8258> {f127} @dt=0x55573df988a0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x55573e210890 <e29682#> {f127} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e057410 <e29685#> {f128} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e284f50 <e29698#> {f128} @dt=0x55573e02a450@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2109b0 <e29684#> {f128} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e057a60 <e29700#> {f129} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e285280 <e29713#> {f129} @dt=0x55573e02a970@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e210ad0 <e29699#> {f129} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0580b0 <e29715#> {f130} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2855b0 <e29728#> {f130} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e210bf0 <e29714#> {f130} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e05d4f0 <e8430> {f134}
    1:2:2:1:2:1: CONST 0x55573e0583a0 <e8301> {f134} @dt=0x55573df988a0@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x55573e0586f0 <e8302> {f134} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e058dd0 <e29730#> {f135} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2858e0 <e29743#> {f135} @dt=0x55573e023610@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e210d10 <e29729#> {f135} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e059460 <e29745#> {f136} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e285c10 <e29758#> {f136} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e210e30 <e29744#> {f136} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e059ab0 <e29760#> {f137} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e285f40 <e29773#> {f137} @dt=0x55573e026df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e210f50 <e29759#> {f137} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e05a100 <e29775#> {f138} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e286270 <e29788#> {f138} @dt=0x55573e0278d0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e211070 <e29774#> {f138} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e05a790 <e29790#> {f139} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e2865a0 <e29803#> {f139} @dt=0x55573e028750@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e211190 <e29789#> {f139} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e05ade0 <e29805#> {f140} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2868d0 <e29818#> {f140} @dt=0x55573e028f10@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e2112b0 <e29804#> {f140} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e05b470 <e29820#> {f141} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e286c00 <e29833#> {f141} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2113d0 <e29819#> {f141} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e05b8f0 <e29835#> {f142} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e2114f0 <e29836#> {f142} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e211610 <e29834#> {f142} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e05bf20 <e29838#> {f143} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e05bc50 <e8393> {f143} @dt=0x55573df988a0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x55573e211730 <e29837#> {f143} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e05c620 <e29840#> {f144} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e286f30 <e29853#> {f144} @dt=0x55573e02a450@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e211850 <e29839#> {f144} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e05cc70 <e29855#> {f145} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e287a70 <e29868#> {f145} @dt=0x55573e02a970@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e211970 <e29854#> {f145} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e05d2c0 <e29870#> {f146} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e287da0 <e29883#> {f146} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e211a90 <e29869#> {f146} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e062700 <e8565> {f148}
    1:2:2:1:2:1: CONST 0x55573e05d5b0 <e8436> {f148} @dt=0x55573df988a0@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x55573e05d900 <e8437> {f148} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e05dfe0 <e29885#> {f149} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2880d0 <e29898#> {f149} @dt=0x55573e023610@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e211bb0 <e29884#> {f149} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e05e670 <e29900#> {f150} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e288400 <e29913#> {f150} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e211cd0 <e29899#> {f150} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e05ecc0 <e29915#> {f151} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e288730 <e29928#> {f151} @dt=0x55573e026df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e211df0 <e29914#> {f151} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e05f310 <e29930#> {f152} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e288a60 <e29943#> {f152} @dt=0x55573e0278d0@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e211f10 <e29929#> {f152} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e05f9a0 <e29945#> {f153} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e288d90 <e29958#> {f153} @dt=0x55573e028750@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e212030 <e29944#> {f153} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e05fff0 <e29960#> {f154} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2890c0 <e29973#> {f154} @dt=0x55573e028f10@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e212150 <e29959#> {f154} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e060680 <e29975#> {f155} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2893f0 <e29988#> {f155} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e212270 <e29974#> {f155} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e060b00 <e29990#> {f156} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e212390 <e29991#> {f156} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e2124b0 <e29989#> {f156} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e061130 <e29993#> {f157} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e060e60 <e8528> {f157} @dt=0x55573df988a0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x55573e2125d0 <e29992#> {f157} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e061830 <e29995#> {f158} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e289720 <e30008#> {f158} @dt=0x55573e02a450@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2126f0 <e29994#> {f158} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e061e80 <e30010#> {f159} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e289a50 <e30023#> {f159} @dt=0x55573e02a970@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e212810 <e30009#> {f159} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0624d0 <e30025#> {f160} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e289d80 <e30038#> {f160} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e212930 <e30024#> {f160} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e067910 <e8700> {f163}
    1:2:2:1:2:1: CONST 0x55573e0627c0 <e8571> {f163} @dt=0x55573df988a0@(G/w6)  6'h8
    1:2:2:1:2:2: BEGIN 0x55573e062b10 <e8572> {f163} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e0631f0 <e30040#> {f164} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28a0b0 <e30053#> {f164} @dt=0x55573e023610@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e212a50 <e30039#> {f164} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e063880 <e30055#> {f165} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28a3e0 <e30068#> {f165} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e212b70 <e30054#> {f165} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e063ed0 <e30070#> {f166} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28a710 <e30083#> {f166} @dt=0x55573e026df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e212c90 <e30069#> {f166} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e064520 <e30085#> {f167} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e28aa40 <e30098#> {f167} @dt=0x55573e0278d0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e212db0 <e30084#> {f167} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e064bb0 <e30100#> {f168} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e28ad70 <e30113#> {f168} @dt=0x55573e028750@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e212ed0 <e30099#> {f168} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e065200 <e30115#> {f169} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28b0a0 <e30128#> {f169} @dt=0x55573e028f10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e212ff0 <e30114#> {f169} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e065890 <e30130#> {f170} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28b3d0 <e30143#> {f170} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e213110 <e30129#> {f170} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e065d10 <e30145#> {f171} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e213230 <e30146#> {f171} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e213350 <e30144#> {f171} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e066340 <e30148#> {f172} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e066070 <e8663> {f172} @dt=0x55573df988a0@(G/w6)  6'h20
    1:2:2:1:2:2:1:2: VARREF 0x55573e213470 <e30147#> {f172} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e066a40 <e30150#> {f173} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28b700 <e30163#> {f173} @dt=0x55573e02a450@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e213590 <e30149#> {f173} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e067090 <e30165#> {f174} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28ba30 <e30178#> {f174} @dt=0x55573e02a970@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2136b0 <e30164#> {f174} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0676e0 <e30180#> {f175} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28bd60 <e30193#> {f175} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2137d0 <e30179#> {f175} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e06cb20 <e8835> {f178}
    1:2:2:1:2:1: CONST 0x55573e0679d0 <e8706> {f178} @dt=0x55573df988a0@(G/w6)  6'h9
    1:2:2:1:2:2: BEGIN 0x55573e067d20 <e8707> {f178} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e068400 <e30195#> {f179} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28c090 <e30208#> {f179} @dt=0x55573e023610@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e2138f0 <e30194#> {f179} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e068a90 <e30210#> {f180} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28c3c0 <e30223#> {f180} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e213a10 <e30209#> {f180} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0690e0 <e30225#> {f181} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28c6f0 <e30238#> {f181} @dt=0x55573e026df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e213b30 <e30224#> {f181} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e069730 <e30240#> {f182} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e28ca20 <e30253#> {f182} @dt=0x55573e0278d0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e213c50 <e30239#> {f182} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e069dc0 <e30255#> {f183} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e28cd50 <e30268#> {f183} @dt=0x55573e028750@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e213d70 <e30254#> {f183} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e06a410 <e30270#> {f184} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28d080 <e30283#> {f184} @dt=0x55573e028f10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e213e90 <e30269#> {f184} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e06aaa0 <e30285#> {f185} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28d3b0 <e30298#> {f185} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e213fb0 <e30284#> {f185} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e06af20 <e30300#> {f186} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e2140d0 <e30301#> {f186} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e2141f0 <e30299#> {f186} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e06b550 <e30303#> {f187} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e06b280 <e8798> {f187} @dt=0x55573df988a0@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x55573e214310 <e30302#> {f187} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e06bc50 <e30305#> {f188} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28d6e0 <e30318#> {f188} @dt=0x55573e02a450@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e214430 <e30304#> {f188} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e06c2a0 <e30320#> {f189} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28da10 <e30333#> {f189} @dt=0x55573e02a970@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e214550 <e30319#> {f189} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e06c8f0 <e30335#> {f190} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28dd40 <e30348#> {f190} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e214670 <e30334#> {f190} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e071de0 <e8970> {f193}
    1:2:2:1:2:1: CONST 0x55573e06cbe0 <e8841> {f193} @dt=0x55573df988a0@(G/w6)  6'ha
    1:2:2:1:2:2: BEGIN 0x55573e06cf30 <e8842> {f193} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e06d610 <e30350#> {f194} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28e070 <e30363#> {f194} @dt=0x55573e023610@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e214790 <e30349#> {f194} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e06dca0 <e30365#> {f195} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28e3a0 <e30378#> {f195} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2148b0 <e30364#> {f195} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e06e2f0 <e30380#> {f196} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28e6d0 <e30393#> {f196} @dt=0x55573e026df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2149d0 <e30379#> {f196} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e06e940 <e30395#> {f197} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e28ea00 <e30408#> {f197} @dt=0x55573e0278d0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e214af0 <e30394#> {f197} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e06efd0 <e30410#> {f198} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e28ed30 <e30423#> {f198} @dt=0x55573e028750@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e214c10 <e30409#> {f198} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e06f620 <e30425#> {f199} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28f060 <e30438#> {f199} @dt=0x55573e028f10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e214d30 <e30424#> {f199} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e06fcb0 <e30440#> {f200} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28f390 <e30453#> {f200} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e214e50 <e30439#> {f200} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e070130 <e30455#> {f201} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e214f70 <e30456#> {f201} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e215090 <e30454#> {f201} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e070760 <e30458#> {f202} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e070490 <e8933> {f202} @dt=0x55573df988a0@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x55573e2151b0 <e30457#> {f202} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e070e60 <e30460#> {f203} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28f6c0 <e30473#> {f203} @dt=0x55573e02a450@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2152d0 <e30459#> {f203} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0714b0 <e30475#> {f204} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28f9f0 <e30488#> {f204} @dt=0x55573e02a970@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2153f0 <e30474#> {f204} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e071b00 <e30490#> {f205} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e28fd20 <e30503#> {f205} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e215510 <e30489#> {f205} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e076fc0 <e9105> {f222}
    1:2:2:1:2:1: CONST 0x55573e071ea0 <e8976> {f222} @dt=0x55573df988a0@(G/w6)  6'hc
    1:2:2:1:2:2: BEGIN 0x55573e0721f0 <e8977> {f222} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e0728a0 <e30505#> {f223} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e290050 <e30518#> {f223} @dt=0x55573e023610@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e215630 <e30504#> {f223} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e072f30 <e30520#> {f224} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e290380 <e30533#> {f224} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e215750 <e30519#> {f224} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e073580 <e30535#> {f225} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2906b0 <e30548#> {f225} @dt=0x55573e026df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e215870 <e30534#> {f225} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e073bd0 <e30550#> {f226} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e2909e0 <e30563#> {f226} @dt=0x55573e0278d0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e215990 <e30549#> {f226} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e074260 <e30565#> {f227} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e290d10 <e30578#> {f227} @dt=0x55573e028750@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e215ab0 <e30564#> {f227} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0748b0 <e30580#> {f228} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e291040 <e30593#> {f228} @dt=0x55573e028f10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e215bd0 <e30579#> {f228} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e074f40 <e30595#> {f229} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e291370 <e30608#> {f229} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e215cf0 <e30594#> {f229} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0753c0 <e30610#> {f230} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e215e10 <e30611#> {f230} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e215f30 <e30609#> {f230} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0759f0 <e30613#> {f231} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e075720 <e9068> {f231} @dt=0x55573df988a0@(G/w6)  6'h24
    1:2:2:1:2:2:1:2: VARREF 0x55573e216050 <e30612#> {f231} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0760f0 <e30615#> {f232} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2916a0 <e30628#> {f232} @dt=0x55573e02a450@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e216170 <e30614#> {f232} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e076740 <e30630#> {f233} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2919d0 <e30643#> {f233} @dt=0x55573e02a970@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e216290 <e30629#> {f233} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e076d90 <e30645#> {f234} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e291d00 <e30658#> {f234} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2163b0 <e30644#> {f234} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e07c1d0 <e9240> {f236}
    1:2:2:1:2:1: CONST 0x55573e077080 <e9111> {f236} @dt=0x55573df988a0@(G/w6)  6'hd
    1:2:2:1:2:2: BEGIN 0x55573e0773d0 <e9112> {f236} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e077ab0 <e30660#> {f237} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e292030 <e30673#> {f237} @dt=0x55573e023610@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e2164d0 <e30659#> {f237} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e078140 <e30675#> {f238} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e292360 <e30688#> {f238} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2165f0 <e30674#> {f238} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e078790 <e30690#> {f239} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e292690 <e30703#> {f239} @dt=0x55573e026df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e216710 <e30689#> {f239} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e078de0 <e30705#> {f240} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e2929c0 <e30718#> {f240} @dt=0x55573e0278d0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e216830 <e30704#> {f240} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e079470 <e30720#> {f241} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e292cf0 <e30733#> {f241} @dt=0x55573e028750@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e216950 <e30719#> {f241} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e079ac0 <e30735#> {f242} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e293020 <e30748#> {f242} @dt=0x55573e028f10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e216a70 <e30734#> {f242} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e07a150 <e30750#> {f243} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e293350 <e30763#> {f243} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e216b90 <e30749#> {f243} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e07a5d0 <e30765#> {f244} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e216cb0 <e30766#> {f244} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e216dd0 <e30764#> {f244} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e07ac00 <e30768#> {f245} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e07a930 <e9203> {f245} @dt=0x55573df988a0@(G/w6)  6'h25
    1:2:2:1:2:2:1:2: VARREF 0x55573e216ef0 <e30767#> {f245} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e07b300 <e30770#> {f246} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e293680 <e30783#> {f246} @dt=0x55573e02a450@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e217010 <e30769#> {f246} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e07b950 <e30785#> {f247} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2939b0 <e30798#> {f247} @dt=0x55573e02a970@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e217130 <e30784#> {f247} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e07bfa0 <e30800#> {f248} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e293ce0 <e30813#> {f248} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e217250 <e30799#> {f248} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e0813e0 <e9375> {f250}
    1:2:2:1:2:1: CONST 0x55573e07c290 <e9246> {f250} @dt=0x55573df988a0@(G/w6)  6'he
    1:2:2:1:2:2: BEGIN 0x55573e07c5e0 <e9247> {f250} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e07ccc0 <e30815#> {f251} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e294010 <e30828#> {f251} @dt=0x55573e023610@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e217370 <e30814#> {f251} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e07d350 <e30830#> {f252} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e294340 <e30843#> {f252} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e217490 <e30829#> {f252} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e07d9a0 <e30845#> {f253} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e294670 <e30858#> {f253} @dt=0x55573e026df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2175b0 <e30844#> {f253} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e07dff0 <e30860#> {f254} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e2949a0 <e30873#> {f254} @dt=0x55573e0278d0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e2176d0 <e30859#> {f254} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e07e680 <e30875#> {f255} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e294cd0 <e30888#> {f255} @dt=0x55573e028750@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2177f0 <e30874#> {f255} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e07ecd0 <e30890#> {f256} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e295000 <e30903#> {f256} @dt=0x55573e028f10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e217910 <e30889#> {f256} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e07f360 <e30905#> {f257} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e295330 <e30918#> {f257} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e217a30 <e30904#> {f257} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e07f7e0 <e30920#> {f258} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e217b50 <e30921#> {f258} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e217c70 <e30919#> {f258} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e07fe10 <e30923#> {f259} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e07fb40 <e9338> {f259} @dt=0x55573df988a0@(G/w6)  6'h26
    1:2:2:1:2:2:1:2: VARREF 0x55573e217d90 <e30922#> {f259} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e080510 <e30925#> {f260} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e295660 <e30938#> {f260} @dt=0x55573e02a450@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e217eb0 <e30924#> {f260} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e080b60 <e30940#> {f261} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e295990 <e30953#> {f261} @dt=0x55573e02a970@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e217fd0 <e30939#> {f261} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0811b0 <e30955#> {f262} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e295cc0 <e30968#> {f262} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2180f0 <e30954#> {f262} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e086870 <e9510> {f264}
    1:2:2:1:2:1: CONST 0x55573e0814a0 <e9381> {f264} @dt=0x55573df988a0@(G/w6)  6'hf
    1:2:2:1:2:2: BEGIN 0x55573e0817f0 <e9382> {f264} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e081ed0 <e30970#> {f265} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e295ff0 <e30983#> {f265} @dt=0x55573e023610@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e218210 <e30969#> {f265} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e082560 <e30985#> {f266} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e296320 <e30998#> {f266} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e218330 <e30984#> {f266} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e082bb0 <e31000#> {f267} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e296650 <e31013#> {f267} @dt=0x55573e026df0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e218450 <e30999#> {f267} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e083200 <e31015#> {f268} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e296980 <e31028#> {f268} @dt=0x55573e0278d0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e218570 <e31014#> {f268} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e083890 <e31030#> {f269} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e296cb0 <e31043#> {f269} @dt=0x55573e028750@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e218690 <e31029#> {f269} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e083ee0 <e31045#> {f270} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e296fe0 <e31058#> {f270} @dt=0x55573e028f10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2187b0 <e31044#> {f270} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e084570 <e31060#> {f271} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e297310 <e31073#> {f271} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2188d0 <e31059#> {f271} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0849f0 <e31075#> {f272} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e2189f0 <e31076#> {f272} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e218b10 <e31074#> {f272} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e085020 <e31078#> {f273} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e084d50 <e9473> {f273} @dt=0x55573df988a0@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x55573e218c30 <e31077#> {f273} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e085720 <e31080#> {f274} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e297640 <e31093#> {f274} @dt=0x55573e02a450@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e218d50 <e31079#> {f274} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e085d70 <e31095#> {f275} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e297970 <e31108#> {f275} @dt=0x55573e02a970@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e218e70 <e31094#> {f275} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0863c0 <e31110#> {f276} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e297ca0 <e31123#> {f276} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e218f90 <e31109#> {f276} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e08b620 <e9645> {f331}
    1:2:2:1:2:1: CONST 0x55573e086930 <e9516> {f331} @dt=0x55573df988a0@(G/w6)  6'h25
    1:2:2:1:2:2: BEGIN 0x55573e086c80 <e9517> {f331} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e087330 <e31125#> {f332} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e297fd0 <e31138#> {f332} @dt=0x55573e023610@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2190b0 <e31124#> {f332} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0879c0 <e31140#> {f333} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e298300 <e31153#> {f333} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e2191d0 <e31139#> {f333} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e088010 <e31155#> {f334} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e298630 <e31168#> {f334} @dt=0x55573e026df0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e2192f0 <e31154#> {f334} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0885c0 <e31170#> {f335} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e298960 <e31183#> {f335} @dt=0x55573e0278d0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e219410 <e31169#> {f335} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e088ae0 <e31185#> {f336} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e298c90 <e31198#> {f336} @dt=0x55573e028750@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e219530 <e31184#> {f336} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0890c0 <e31200#> {f337} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e298fc0 <e31213#> {f337} @dt=0x55573e028f10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e219650 <e31199#> {f337} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e089720 <e31215#> {f338} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e2992f0 <e31228#> {f338} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e219770 <e31214#> {f338} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e089b40 <e31230#> {f339} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e219890 <e31231#> {f339} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e2199b0 <e31229#> {f339} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e08a140 <e31233#> {f340} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e089e70 <e9608> {f340} @dt=0x55573df988a0@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x55573e219ad0 <e31232#> {f340} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e08a7b0 <e31235#> {f341} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e299620 <e31248#> {f341} @dt=0x55573e02a450@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e219bf0 <e31234#> {f341} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e08add0 <e31250#> {f342} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e299950 <e31263#> {f342} @dt=0x55573e02a970@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e219d10 <e31249#> {f342} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e08b3f0 <e31265#> {f343} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e299c80 <e31278#> {f343} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e219e30 <e31264#> {f343} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e090510 <e9780> {f348}
    1:2:2:1:2:1: CONST 0x55573e08b6e0 <e9651> {f348} @dt=0x55573df988a0@(G/w6)  6'h2b
    1:2:2:1:2:2: BEGIN 0x55573e08ba30 <e9652> {f348} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e08c0e0 <e31280#> {f349} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e299fb0 <e31293#> {f349} @dt=0x55573e023610@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e219f50 <e31279#> {f349} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e08c740 <e31295#> {f350} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e29a2e0 <e31308#> {f350} @dt=0x55573e024ab0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e21a070 <e31294#> {f350} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e08cd60 <e31310#> {f351} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e29a610 <e31323#> {f351} @dt=0x55573e026df0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e21a190 <e31309#> {f351} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e08d380 <e31325#> {f352} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e29a940 <e31338#> {f352} @dt=0x55573e0278d0@(nw2)  2'h1
    1:2:2:1:2:2:1:2: VARREF 0x55573e21a2b0 <e31324#> {f352} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e08d9e0 <e31340#> {f353} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e29ac70 <e31353#> {f353} @dt=0x55573e028750@(nw2)  2'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e21a3d0 <e31339#> {f353} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e08e000 <e31355#> {f354} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e29afa0 <e31368#> {f354} @dt=0x55573e028f10@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e21a4f0 <e31354#> {f354} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e08e660 <e31370#> {f355} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e29b2d0 <e31383#> {f355} @dt=0x55573e02b490@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e21a610 <e31369#> {f355} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e08ea80 <e31385#> {f356} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e21a730 <e31386#> {f356} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e21a850 <e31384#> {f356} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e08f080 <e31388#> {f357} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e08edb0 <e9743> {f357} @dt=0x55573df988a0@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x55573e21a970 <e31387#> {f357} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e08f6f0 <e31390#> {f358} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e29b600 <e31403#> {f358} @dt=0x55573e02a450@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e21aa90 <e31389#> {f358} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e08fd10 <e31405#> {f359} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e29b930 <e31418#> {f359} @dt=0x55573e02a970@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e21abb0 <e31404#> {f359} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e090360 <e31420#> {f360} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e29bc60 <e31433#> {f360} @dt=0x55573e02b9f0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e21acd0 <e31419#> {f360} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e095370 <e9909> {f365}
    1:2:2:1:2:2: BEGIN 0x55573e090690 <e9781> {f365} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e090d40 <e31435#> {f366} @dt=0x55573e023610@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e090a70 <e9790> {f366} @dt=0x55573df50d30@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55573e21adf0 <e31434#> {f366} @dt=0x55573e023610@(nw1)  register_write [LV] => VAR 0x55573e023ff0 <e28622#> {f5} @dt=0x55573e023610@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0913d0 <e31437#> {f367} @dt=0x55573e024ab0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e091100 <e9800> {f367} @dt=0x55573df50d30@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55573e21af10 <e31436#> {f367} @dt=0x55573e024ab0@(nw1)  memory_to_register [LV] => VAR 0x55573e024ee0 <e28625#> {f6} @dt=0x55573e024ab0@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e091a20 <e31439#> {f368} @dt=0x55573e026df0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e091750 <e9811> {f368} @dt=0x55573df50d30@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55573e21b030 <e31438#> {f368} @dt=0x55573e026df0@(nw1)  memory_write [LV] => VAR 0x55573e026ed0 <e28628#> {f7} @dt=0x55573e026df0@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e092070 <e31441#> {f369} @dt=0x55573e0278d0@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e091da0 <e9822> {f369} @dt=0x55573df76620@(G/w2)  2'bxx
    1:2:2:1:2:2:1:2: VARREF 0x55573e21b150 <e31440#> {f369} @dt=0x55573e0278d0@(nw2)  ALU_src_B [LV] => VAR 0x55573e027d50 <e28631#> {f8} @dt=0x55573e0278d0@(nw2)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e092700 <e31443#> {f370} @dt=0x55573e028750@(nw2)
    1:2:2:1:2:2:1:1: CONST 0x55573e092430 <e9833> {f370} @dt=0x55573df76620@(G/w2)  2'bxx
    1:2:2:1:2:2:1:2: VARREF 0x55573e21b270 <e31442#> {f370} @dt=0x55573e028750@(nw2)  register_destination [LV] => VAR 0x55573e028bd0 <e28639#> {f9} @dt=0x55573e028750@(nw2)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e092d50 <e31445#> {f371} @dt=0x55573e028f10@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e092a80 <e9844> {f371} @dt=0x55573df50d30@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55573e21b390 <e31444#> {f371} @dt=0x55573e028f10@(nw1)  branch [LV] => VAR 0x55573e028ff0 <e28647#> {f10} @dt=0x55573e028f10@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e0933e0 <e31447#> {f372} @dt=0x55573e02b490@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e093110 <e9855> {f372} @dt=0x55573df50d30@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55573e21b4b0 <e31446#> {f372} @dt=0x55573e02b490@(nw1)  HI_register_write [LV] => VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e093860 <e31449#> {f373} @dt=0x55573e02aef0@(nw1)
    1:2:2:1:2:2:1:1: VARREF 0x55573e21b5d0 <e31450#> {f373} @dt=0x55573e02b490@(nw1)  HI_register_write [RV] <- VAR 0x55573e02b570 <e28667#> {f15} @dt=0x55573e02b490@(nw1)  HI_register_write OUTPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e21b6f0 <e31448#> {f373} @dt=0x55573e02aef0@(nw1)  LO_register_write [LV] => VAR 0x55573e02afd0 <e28664#> {f14} @dt=0x55573e02aef0@(nw1)  LO_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e093e90 <e31452#> {f374} @dt=0x55573e029b10@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55573e093bc0 <e9872> {f374} @dt=0x55573df988a0@(G/w6)  6'bxxxxxx
    1:2:2:1:2:2:1:2: VARREF 0x55573e21b810 <e31451#> {f374} @dt=0x55573e029b10@(nw6)  ALU_function [LV] => VAR 0x55573e02a010 <e28650#> {f11} @dt=0x55573e029b10@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e094590 <e31454#> {f375} @dt=0x55573e02a450@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e0942c0 <e9883> {f375} @dt=0x55573df50d30@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55573e21b930 <e31453#> {f375} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x55573e02a530 <e28658#> {f12} @dt=0x55573e02a450@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e094be0 <e31456#> {f376} @dt=0x55573e02a970@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e094910 <e9894> {f376} @dt=0x55573df50d30@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55573e21ba50 <e31455#> {f376} @dt=0x55573e02a970@(nw1)  j_instruction [LV] => VAR 0x55573e02aa50 <e28661#> {f13} @dt=0x55573e02a970@(nw1)  j_instruction OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55573e095230 <e31458#> {f377} @dt=0x55573e02b9f0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e094f60 <e9905> {f377} @dt=0x55573df50d30@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55573e21bb70 <e31457#> {f377} @dt=0x55573e02b9f0@(nw1)  using_HI_LO [LV] => VAR 0x55573e02bad0 <e28670#> {f16} @dt=0x55573e02b9f0@(nw1)  using_HI_LO OUTPUT PORT
    1: MODULE 0x55573e097f40 <e17436> {g1}  Comparator  L3
    1:2: VAR 0x55573e099090 <e28360#> {g3} @dt=0x55573e098c10@(nw6)  op INPUT PORT
    1:2: VAR 0x55573e09a290 <e28368#> {g4} @dt=0x55573e099db0@(nw5)  rt INPUT PORT
    1:2: VAR 0x55573e09b4d0 <e28376#> {g5} @dt=0x55573e09aff0@(nw32)  a INPUT PORT
    1:2: VAR 0x55573e09c710 <e28384#> {g6} @dt=0x55573e09c230@(nw32)  b INPUT PORT
    1:2: VAR 0x55573e09cc50 <e28392#> {g7} @dt=0x55573e09cb70@(nw1)  c OUTPUT PORT
    1:2: ALWAYS 0x55573e0a6900 <e10271> {g9} [always_comb]
    1:2:2: BEGIN 0x55573e09ced0 <e10041> {g9} [UNNAMED]
    1:2:2:1: CASE 0x55573e09d250 <e10043> {g10}
    1:2:2:1:1: VARREF 0x55573e206cc0 <e28393#> {g10} @dt=0x55573e098c10@(nw6)  op [RV] <- VAR 0x55573e099090 <e28360#> {g3} @dt=0x55573e098c10@(nw6)  op INPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e0a1970 <e10160> {g11}
    1:2:2:1:2:1: CONST 0x55573e09d410 <e10050> {g11} @dt=0x55573df988a0@(G/w6)  6'h1
    1:2:2:1:2:2: BEGIN 0x55573e09d720 <e10051> {g11} [UNNAMED]
    1:2:2:1:2:2:1: IF 0x55573e0a1750 <e10158> {g12}
    1:2:2:1:2:2:1:1: LOGOR 0x55573e09e5a0 <e10159> {g12} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x55573e09dec0 <e10075> {g12} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x55573e206de0 <e28493#> {g12} @dt=0x55573e099db0@(nw5)  rt [RV] <- VAR 0x55573e09a290 <e28368#> {g4} @dt=0x55573e099db0@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:1:2: CONST 0x55573e09dbd0 <e10061> {g12} @dt=0x55573df6e510@(G/w5)  5'h1
    1:2:2:1:2:2:1:1:2: EQ 0x55573e09e4e0 <e10076> {g12} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x55573e206f00 <e28498#> {g12} @dt=0x55573e099db0@(nw5)  rt [RV] <- VAR 0x55573e09a290 <e28368#> {g4} @dt=0x55573e099db0@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x55573e09e1f0 <e10072> {g12} @dt=0x55573df6e510@(G/w5)  5'h11
    1:2:2:1:2:2:1:2: BEGIN 0x55573e09e6e0 <e10078> {g12} [UNNAMED]
    1:2:2:1:2:2:1:2:1: ASSIGN 0x55573e09f300 <e28395#> {g13} @dt=0x55573e09cb70@(nw1)
    1:2:2:1:2:2:1:2:1:1: GTES 0x55573e276ed0 <e28414#> {g13} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:2:1:1:1: VARREF 0x55573e207020 <e35221#> {g13} @dt=0x55573e253fe0@(G/sw32)  a [RV] <- VAR 0x55573e09b4d0 <e28376#> {g5} @dt=0x55573e09aff0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x55573e09ee50 <e35225#> {g13} @dt=0x55573e253fe0@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2:1:2: VARREF 0x55573e207140 <e28394#> {g13} @dt=0x55573e09cb70@(nw1)  c [LV] => VAR 0x55573e09cc50 <e28392#> {g7} @dt=0x55573e09cb70@(nw1)  c OUTPUT PORT
    1:2:2:1:2:2:1:3: IF 0x55573e0a1680 <e10156> {g15}
    1:2:2:1:2:2:1:3:1: LOGOR 0x55573e0a0130 <e10157> {g15} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:3:1:1: EQ 0x55573e09fa20 <e10122> {g15} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:3:1:1:1: VARREF 0x55573e207260 <e28483#> {g15} @dt=0x55573e099db0@(nw5)  rt [RV] <- VAR 0x55573e09a290 <e28368#> {g4} @dt=0x55573e099db0@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:1:2: CONST 0x55573e09f730 <e10108> {g15} @dt=0x55573df6e510@(G/w5)  5'h0
    1:2:2:1:2:2:1:3:1:2: EQ 0x55573e0a0070 <e10123> {g15} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:3:1:2:1: VARREF 0x55573e207380 <e28488#> {g15} @dt=0x55573e099db0@(nw5)  rt [RV] <- VAR 0x55573e09a290 <e28368#> {g4} @dt=0x55573e099db0@(nw5)  rt INPUT PORT
    1:2:2:1:2:2:1:3:1:2:2: CONST 0x55573e09fd80 <e10119> {g15} @dt=0x55573df6e510@(G/w5)  5'h10
    1:2:2:1:2:2:1:3:2: BEGIN 0x55573e0a02a0 <e10125> {g15} [UNNAMED]
    1:2:2:1:2:2:1:3:2:1: ASSIGN 0x55573e0a0ef0 <e28432#> {g16} @dt=0x55573e09cb70@(nw1)
    1:2:2:1:2:2:1:3:2:1:1: LTS 0x55573e2774d0 <e28451#> {g16} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:3:2:1:1:1: VARREF 0x55573e2074a0 <e35229#> {g16} @dt=0x55573e253fe0@(G/sw32)  a [RV] <- VAR 0x55573e09b4d0 <e28376#> {g5} @dt=0x55573e09aff0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:3:2:1:1:2: CONST 0x55573e0a0a40 <e35233#> {g16} @dt=0x55573e253fe0@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:3:2:1:2: VARREF 0x55573e2075c0 <e28431#> {g16} @dt=0x55573e09cb70@(nw1)  c [LV] => VAR 0x55573e09cc50 <e28392#> {g7} @dt=0x55573e09cb70@(nw1)  c OUTPUT PORT
    1:2:2:1:2:2:1:3:3: ASSIGN 0x55573e0a15c0 <e28469#> {g18} @dt=0x55573e09cb70@(nw1)
    1:2:2:1:2:2:1:3:3:1: CONST 0x55573e2779f0 <e28482#> {g18} @dt=0x55573e09cb70@(nw1)  1'h0
    1:2:2:1:2:2:1:3:3:2: VARREF 0x55573e2076e0 <e28468#> {g18} @dt=0x55573e09cb70@(nw1)  c [LV] => VAR 0x55573e09cc50 <e28392#> {g7} @dt=0x55573e09cb70@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e0a2b50 <e10179> {g20}
    1:2:2:1:2:1: CONST 0x55573e0a1a30 <e10166> {g20} @dt=0x55573df988a0@(G/w6)  6'h4
    1:2:2:1:2:2: BEGIN 0x55573e0a1dd0 <e10167> {g20} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e0a2940 <e28504#> {g21} @dt=0x55573e09cb70@(nw1)
    1:2:2:1:2:2:1:1: EQ 0x55573e0a2840 <e10176> {g21} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x55573e207800 <e28505#> {g21} @dt=0x55573e09aff0@(nw32)  a [RV] <- VAR 0x55573e09b4d0 <e28376#> {g5} @dt=0x55573e09aff0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x55573e207920 <e28506#> {g21} @dt=0x55573e09c230@(nw32)  b [RV] <- VAR 0x55573e09c710 <e28384#> {g6} @dt=0x55573e09c230@(nw32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e207a40 <e28503#> {g21} @dt=0x55573e09cb70@(nw1)  c [LV] => VAR 0x55573e09cc50 <e28392#> {g7} @dt=0x55573e09cb70@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e0a3920 <e10198> {g23}
    1:2:2:1:2:1: CONST 0x55573e0a2c10 <e10185> {g23} @dt=0x55573df988a0@(G/w6)  6'h5
    1:2:2:1:2:2: BEGIN 0x55573e0a2fb0 <e10186> {g23} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e0a3710 <e28512#> {g24} @dt=0x55573e09cb70@(nw1)
    1:2:2:1:2:2:1:1: NEQ 0x55573e0a3610 <e10195> {g24} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x55573e207b60 <e28513#> {g24} @dt=0x55573e09aff0@(nw32)  a [RV] <- VAR 0x55573e09b4d0 <e28376#> {g5} @dt=0x55573e09aff0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x55573e207c80 <e28514#> {g24} @dt=0x55573e09c230@(nw32)  b [RV] <- VAR 0x55573e09c710 <e28384#> {g6} @dt=0x55573e09c230@(nw32)  b INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55573e207da0 <e28511#> {g24} @dt=0x55573e09cb70@(nw1)  c [LV] => VAR 0x55573e09cc50 <e28392#> {g7} @dt=0x55573e09cb70@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e0a4be0 <e10227> {g26}
    1:2:2:1:2:1: CONST 0x55573e0a39e0 <e10204> {g26} @dt=0x55573df988a0@(G/w6)  6'h6
    1:2:2:1:2:2: BEGIN 0x55573e0a3d80 <e10205> {g26} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e0a49d0 <e28520#> {g27} @dt=0x55573e09cb70@(nw1)
    1:2:2:1:2:2:1:1: LTES 0x55573e278340 <e28539#> {g27} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x55573e207ec0 <e35237#> {g27} @dt=0x55573e253fe0@(G/sw32)  a [RV] <- VAR 0x55573e09b4d0 <e28376#> {g5} @dt=0x55573e09aff0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x55573e0a4520 <e35241#> {g27} @dt=0x55573e253fe0@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x55573e207fe0 <e28519#> {g27} @dt=0x55573e09cb70@(nw1)  c [LV] => VAR 0x55573e09cc50 <e28392#> {g7} @dt=0x55573e09cb70@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e0a5dd0 <e10256> {g29}
    1:2:2:1:2:1: CONST 0x55573e0a4ca0 <e10233> {g29} @dt=0x55573df988a0@(G/w6)  6'h7
    1:2:2:1:2:2: BEGIN 0x55573e0a5040 <e10234> {g29} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e0a5c90 <e28557#> {g30} @dt=0x55573e09cb70@(nw1)
    1:2:2:1:2:2:1:1: GTS 0x55573e278940 <e28576#> {g30} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x55573e208100 <e35245#> {g30} @dt=0x55573e253fe0@(G/sw32)  a [RV] <- VAR 0x55573e09b4d0 <e28376#> {g5} @dt=0x55573e09aff0@(nw32)  a INPUT PORT
    1:2:2:1:2:2:1:1:2: CONST 0x55573e0a57e0 <e35249#> {g30} @dt=0x55573e253fe0@(G/sw32)  ?32?sh0
    1:2:2:1:2:2:1:2: VARREF 0x55573e208220 <e28556#> {g30} @dt=0x55573e09cb70@(nw1)  c [LV] => VAR 0x55573e09cc50 <e28392#> {g7} @dt=0x55573e09cb70@(nw1)  c OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e0a67c0 <e10269> {g32}
    1:2:2:1:2:2: BEGIN 0x55573e0a5f80 <e10257> {g32} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55573e0a6680 <e28594#> {g33} @dt=0x55573e09cb70@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55573e278e60 <e28607#> {g33} @dt=0x55573e09cb70@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55573e208340 <e28593#> {g33} @dt=0x55573e09cb70@(nw1)  c [LV] => VAR 0x55573e09cc50 <e28392#> {g7} @dt=0x55573e09cb70@(nw1)  c OUTPUT PORT
    1: MODULE 0x55573e0add10 <e17437> {h1}  Hazard_Unit  L3
    1:2: VAR 0x55573e0ae0e0 <e28032#> {h2} @dt=0x55573e0ae000@(nw1)  branch_decode INPUT PORT
    1:2: VAR 0x55573e0aefe0 <e28035#> {h3} @dt=0x55573e0aeb00@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x55573e0b0020 <e28043#> {h4} @dt=0x55573e0afb40@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x55573e0b1260 <e28051#> {h5} @dt=0x55573e0b0d80@(nw5)  Rs_execute INPUT PORT
    1:2: VAR 0x55573e0b24a0 <e28059#> {h6} @dt=0x55573e0b1fc0@(nw5)  Rt_execute INPUT PORT
    1:2: VAR 0x55573e0b3740 <e28067#> {h7} @dt=0x55573e0b3240@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x55573e0b3ca0 <e28075#> {h8} @dt=0x55573e0b3bc0@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x55573e0b4200 <e28078#> {h9} @dt=0x55573e0b4120@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x55573e0b54c0 <e28081#> {h10} @dt=0x55573e0b4fc0@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x55573e0b5a20 <e28089#> {h11} @dt=0x55573e0b5940@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x55573e0b5f80 <e28092#> {h12} @dt=0x55573e0b5ea0@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x55573e0b71e0 <e28095#> {h13} @dt=0x55573e0b6d00@(nw5)  write_register_writeback INPUT PORT
    1:2: VAR 0x55573e0b77b0 <e28103#> {h14} @dt=0x55573e0b76d0@(nw1)  register_write_writeback INPUT PORT
    1:2: VAR 0x55573e0b7dc0 <e28106#> {h15} @dt=0x55573e0b7ce0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x55573e0b8410 <e28109#> {h16} @dt=0x55573e0b8330@(nw1)  HI_register_write_memory INPUT PORT
    1:2: VAR 0x55573e0b8a20 <e28112#> {h17} @dt=0x55573e0b8940@(nw1)  LO_register_write_memory INPUT PORT
    1:2: VAR 0x55573e0b9030 <e28115#> {h18} @dt=0x55573e0b8f50@(nw1)  LO_register_write_writeback INPUT PORT
    1:2: VAR 0x55573e0b9640 <e28118#> {h19} @dt=0x55573e0b9560@(nw1)  HI_register_write_writeback INPUT PORT
    1:2: VAR 0x55573e0b9c00 <e28121#> {h20} @dt=0x55573e0b9b20@(nw1)  using_HI_LO_execute INPUT PORT
    1:2: VAR 0x55573e0ba1a0 <e28124#> {h22} @dt=0x55573e0ba0c0@(nw1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x55573e0ba6f0 <e28127#> {h23} @dt=0x55573e0ba610@(nw1)  stall_decode OUTPUT PORT
    1:2: VAR 0x55573e0bacd0 <e28130#> {h24} @dt=0x55573e0babf0@(nw1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2: VAR 0x55573e0bb2e0 <e28133#> {h25} @dt=0x55573e0bb200@(nw1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2: VAR 0x55573e0bb8d0 <e28136#> {h26} @dt=0x55573e0bb7f0@(nw1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x55573e0bcbc0 <e28139#> {h27} @dt=0x55573e0bc6e0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2: VAR 0x55573e0bdef0 <e28147#> {h28} @dt=0x55573e0bda10@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2: VAR 0x55573e0be370 <e28155#> {h31} @dt=0x55573e0be290@(nw1)  lwstall VAR
    1:2: VAR 0x55573e0be770 <e28158#> {h32} @dt=0x55573e0be690@(nw1)  branchstall VAR
    1:2: ALWAYS 0x55573e0d0ba0 <e11137> {h34} [always_comb]
    1:2:2: BEGIN 0x55573e0bea20 <e10689> {h34} [UNNAMED]
    1:2:2:1: IF 0x55573e0c4430 <e10814> {h36}
    1:2:2:1:1: LOGAND 0x55573e0bf9f0 <e10815> {h36} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x55573e0bf760 <e10713> {h36} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x55573e0bf190 <e10708> {h36} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x55573e275c30 <e28201#> {h36} @dt=0x55573e2600a0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x55573e201980 <e28199#> {h36} @dt=0x55573e0b0d80@(nw5)  Rs_execute [RV] <- VAR 0x55573e0b1260 <e28051#> {h5} @dt=0x55573e0b0d80@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x55573e0beea0 <e10699> {h36} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x55573e0bf660 <e10709> {h36} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55573e201aa0 <e28202#> {h36} @dt=0x55573e0b0d80@(nw5)  Rs_execute [RV] <- VAR 0x55573e0b1260 <e28051#> {h5} @dt=0x55573e0b0d80@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x55573e201bc0 <e28203#> {h36} @dt=0x55573e0b4fc0@(nw5)  write_register_memory [RV] <- VAR 0x55573e0b54c0 <e28081#> {h10} @dt=0x55573e0b4fc0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x55573e201ce0 <e28208#> {h36} @dt=0x55573e0b5ea0@(nw1)  register_write_memory [RV] <- VAR 0x55573e0b5f80 <e28092#> {h12} @dt=0x55573e0b5ea0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x55573e0bfbc0 <e10716> {h36} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x55573e0c0270 <e28160#> {h37} @dt=0x55573e0bc6e0@(nw3)
    1:2:2:1:2:1:1: CONST 0x55573e0bff80 <e10724> {h37} @dt=0x55573e0c0130@(G/w3)  3'h2
    1:2:2:1:2:1:2: VARREF 0x55573e201e00 <e28159#> {h37} @dt=0x55573e0bc6e0@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x55573e0bcbc0 <e28139#> {h27} @dt=0x55573e0bc6e0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3: IF 0x55573e0c4360 <e10812> {h38}
    1:2:2:1:3:1: LOGAND 0x55573e0c0820 <e10813> {h38} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x55573e201f20 <e28189#> {h38} @dt=0x55573e0b9b20@(nw1)  using_HI_LO_execute [RV] <- VAR 0x55573e0b9c00 <e28121#> {h20} @dt=0x55573e0b9b20@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573e202040 <e28190#> {h38} @dt=0x55573e0b8940@(nw1)  LO_register_write_memory [RV] <- VAR 0x55573e0b8a20 <e28112#> {h17} @dt=0x55573e0b8940@(nw1)  LO_register_write_memory INPUT PORT
    1:2:2:1:3:2: BEGIN 0x55573e0c09c0 <e10732> {h38} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x55573e0c1070 <e28162#> {h39} @dt=0x55573e0bc6e0@(nw3)
    1:2:2:1:3:2:1:1: CONST 0x55573e0c0d80 <e10741> {h39} @dt=0x55573e0c0130@(G/w3)  3'h4
    1:2:2:1:3:2:1:2: VARREF 0x55573e202160 <e28161#> {h39} @dt=0x55573e0bc6e0@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x55573e0bcbc0 <e28139#> {h27} @dt=0x55573e0bc6e0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3: IF 0x55573e0c4290 <e10810> {h40}
    1:2:2:1:3:3:1: LOGAND 0x55573e0c20a0 <e10811> {h40} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:1:1: LOGAND 0x55573e0c1df0 <e10766> {h40} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:1:1:1: NEQ 0x55573e0c17d0 <e10761> {h40} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:1:1:1:1: EXTEND 0x55573e2759b0 <e28181#> {h40} @dt=0x55573e2600a0@(G/wu32/5)
    1:2:2:1:3:3:1:1:1:1:1: VARREF 0x55573e202280 <e28179#> {h40} @dt=0x55573e0b0d80@(nw5)  Rs_execute [RV] <- VAR 0x55573e0b1260 <e28051#> {h5} @dt=0x55573e0b0d80@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:3:1:1:1:2: CONST 0x55573e0c14e0 <e10752> {h40} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:3:1:1:2: EQ 0x55573e0c1cf0 <e10762> {h40} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x55573e2023a0 <e28182#> {h40} @dt=0x55573e0b0d80@(nw5)  Rs_execute [RV] <- VAR 0x55573e0b1260 <e28051#> {h5} @dt=0x55573e0b0d80@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:3:1:1:2:2: VARREF 0x55573e2024c0 <e28183#> {h40} @dt=0x55573e0b6d00@(nw5)  write_register_writeback [RV] <- VAR 0x55573e0b71e0 <e28095#> {h13} @dt=0x55573e0b6d00@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e2025e0 <e28188#> {h40} @dt=0x55573e0b76d0@(nw1)  register_write_writeback [RV] <- VAR 0x55573e0b77b0 <e28103#> {h14} @dt=0x55573e0b76d0@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:3:2: BEGIN 0x55573e0c2240 <e10769> {h40} [UNNAMED]
    1:2:2:1:3:3:2:1: ASSIGN 0x55573e0c28f0 <e28164#> {h41} @dt=0x55573e0bc6e0@(nw3)
    1:2:2:1:3:3:2:1:1: CONST 0x55573e0c2600 <e10778> {h41} @dt=0x55573e0c0130@(G/w3)  3'h1
    1:2:2:1:3:3:2:1:2: VARREF 0x55573e202700 <e28163#> {h41} @dt=0x55573e0bc6e0@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x55573e0bcbc0 <e28139#> {h27} @dt=0x55573e0bc6e0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3:3: IF 0x55573e0c41c0 <e10808> {h42}
    1:2:2:1:3:3:3:1: LOGAND 0x55573e0c2ea0 <e10809> {h42} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:3:1:1: VARREF 0x55573e202820 <e28169#> {h42} @dt=0x55573e0b9b20@(nw1)  using_HI_LO_execute [RV] <- VAR 0x55573e0b9c00 <e28121#> {h20} @dt=0x55573e0b9b20@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:3:3:1:2: VARREF 0x55573e202940 <e28170#> {h42} @dt=0x55573e0b8f50@(nw1)  LO_register_write_writeback [RV] <- VAR 0x55573e0b9030 <e28115#> {h18} @dt=0x55573e0b8f50@(nw1)  LO_register_write_writeback INPUT PORT
    1:2:2:1:3:3:3:2: BEGIN 0x55573e0c3040 <e10786> {h42} [UNNAMED]
    1:2:2:1:3:3:3:2:1: ASSIGN 0x55573e0c36f0 <e28166#> {h43} @dt=0x55573e0bc6e0@(nw3)
    1:2:2:1:3:3:3:2:1:1: CONST 0x55573e0c3400 <e10795> {h43} @dt=0x55573e0c0130@(G/w3)  3'h3
    1:2:2:1:3:3:3:2:1:2: VARREF 0x55573e202a60 <e28165#> {h43} @dt=0x55573e0bc6e0@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x55573e0bcbc0 <e28139#> {h27} @dt=0x55573e0bc6e0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1:3:3:3:3: BEGIN 0x55573e0c3990 <e10797> {h44} [UNNAMED]
    1:2:2:1:3:3:3:3:1: ASSIGN 0x55573e0c4040 <e28168#> {h45} @dt=0x55573e0bc6e0@(nw3)
    1:2:2:1:3:3:3:3:1:1: CONST 0x55573e0c3d50 <e10806> {h45} @dt=0x55573e0c0130@(G/w3)  3'h0
    1:2:2:1:3:3:3:3:1:2: VARREF 0x55573e202b80 <e28167#> {h45} @dt=0x55573e0bc6e0@(nw3)  forward_register_file_output_A_execute [LV] => VAR 0x55573e0bcbc0 <e28139#> {h27} @dt=0x55573e0bc6e0@(nw3)  forward_register_file_output_A_execute OUTPUT PORT
    1:2:2:1: IF 0x55573e0c9ec0 <e10943> {h48}
    1:2:2:1:1: LOGAND 0x55573e0c5340 <e10942> {h48} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x55573e0c50b0 <e10839> {h48} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x55573e0c4ae0 <e10834> {h48} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x55573e276130 <e28251#> {h48} @dt=0x55573e2600a0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x55573e202ca0 <e28249#> {h48} @dt=0x55573e0b1fc0@(nw5)  Rt_execute [RV] <- VAR 0x55573e0b24a0 <e28059#> {h6} @dt=0x55573e0b1fc0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x55573e0c47f0 <e10825> {h48} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x55573e0c4fb0 <e10835> {h48} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55573e202dc0 <e28252#> {h48} @dt=0x55573e0b1fc0@(nw5)  Rt_execute [RV] <- VAR 0x55573e0b24a0 <e28059#> {h6} @dt=0x55573e0b1fc0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x55573e202ee0 <e28253#> {h48} @dt=0x55573e0b4fc0@(nw5)  write_register_memory [RV] <- VAR 0x55573e0b54c0 <e28081#> {h10} @dt=0x55573e0b4fc0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x55573e203000 <e28258#> {h48} @dt=0x55573e0b5ea0@(nw1)  register_write_memory [RV] <- VAR 0x55573e0b5f80 <e28092#> {h12} @dt=0x55573e0b5ea0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x55573e0c5560 <e10842> {h48} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x55573e0c5c10 <e28210#> {h49} @dt=0x55573e0bda10@(nw3)
    1:2:2:1:2:1:1: CONST 0x55573e0c5920 <e10851> {h49} @dt=0x55573e0c0130@(G/w3)  3'h2
    1:2:2:1:2:1:2: VARREF 0x55573e203120 <e28209#> {h49} @dt=0x55573e0bda10@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x55573e0bdef0 <e28147#> {h28} @dt=0x55573e0bda10@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3: IF 0x55573e0c9df0 <e10939> {h50}
    1:2:2:1:3:1: LOGAND 0x55573e0c61c0 <e10940> {h50} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x55573e203240 <e28239#> {h50} @dt=0x55573e0b9b20@(nw1)  using_HI_LO_execute [RV] <- VAR 0x55573e0b9c00 <e28121#> {h20} @dt=0x55573e0b9b20@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573e203360 <e28240#> {h50} @dt=0x55573e0b8330@(nw1)  HI_register_write_memory [RV] <- VAR 0x55573e0b8410 <e28109#> {h16} @dt=0x55573e0b8330@(nw1)  HI_register_write_memory INPUT PORT
    1:2:2:1:3:2: BEGIN 0x55573e0c63b0 <e10859> {h50} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x55573e0c6a60 <e28212#> {h51} @dt=0x55573e0bda10@(nw3)
    1:2:2:1:3:2:1:1: CONST 0x55573e0c6770 <e10868> {h51} @dt=0x55573e0c0130@(G/w3)  3'h4
    1:2:2:1:3:2:1:2: VARREF 0x55573e203480 <e28211#> {h51} @dt=0x55573e0bda10@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x55573e0bdef0 <e28147#> {h28} @dt=0x55573e0bda10@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3: IF 0x55573e0c9d20 <e10937> {h52}
    1:2:2:1:3:3:1: LOGAND 0x55573e0c7a90 <e10938> {h52} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:1:1: LOGAND 0x55573e0c77e0 <e10893> {h52} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:1:1:1: NEQ 0x55573e0c71c0 <e10888> {h52} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:1:1:1:1: EXTEND 0x55573e275eb0 <e28231#> {h52} @dt=0x55573e2600a0@(G/wu32/5)
    1:2:2:1:3:3:1:1:1:1:1: VARREF 0x55573e2035a0 <e28229#> {h52} @dt=0x55573e0b1fc0@(nw5)  Rt_execute [RV] <- VAR 0x55573e0b24a0 <e28059#> {h6} @dt=0x55573e0b1fc0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:3:1:1:1:2: CONST 0x55573e0c6ed0 <e10879> {h52} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:3:1:1:2: EQ 0x55573e0c76e0 <e10889> {h52} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x55573e2036c0 <e28232#> {h52} @dt=0x55573e0b1fc0@(nw5)  Rt_execute [RV] <- VAR 0x55573e0b24a0 <e28059#> {h6} @dt=0x55573e0b1fc0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:3:1:1:2:2: VARREF 0x55573e2037e0 <e28233#> {h52} @dt=0x55573e0b6d00@(nw5)  write_register_writeback [RV] <- VAR 0x55573e0b71e0 <e28095#> {h13} @dt=0x55573e0b6d00@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e203900 <e28238#> {h52} @dt=0x55573e0b76d0@(nw1)  register_write_writeback [RV] <- VAR 0x55573e0b77b0 <e28103#> {h14} @dt=0x55573e0b76d0@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:3:2: BEGIN 0x55573e0c7c80 <e10896> {h52} [UNNAMED]
    1:2:2:1:3:3:2:1: ASSIGN 0x55573e0c8330 <e28214#> {h53} @dt=0x55573e0bda10@(nw3)
    1:2:2:1:3:3:2:1:1: CONST 0x55573e0c8040 <e10905> {h53} @dt=0x55573e0c0130@(G/w3)  3'h1
    1:2:2:1:3:3:2:1:2: VARREF 0x55573e203a20 <e28213#> {h53} @dt=0x55573e0bda10@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x55573e0bdef0 <e28147#> {h28} @dt=0x55573e0bda10@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3:3: IF 0x55573e0c9c50 <e10935> {h54}
    1:2:2:1:3:3:3:1: LOGAND 0x55573e0c88e0 <e10936> {h54} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:3:3:1:1: VARREF 0x55573e203b40 <e28219#> {h54} @dt=0x55573e0b9b20@(nw1)  using_HI_LO_execute [RV] <- VAR 0x55573e0b9c00 <e28121#> {h20} @dt=0x55573e0b9b20@(nw1)  using_HI_LO_execute INPUT PORT
    1:2:2:1:3:3:3:1:2: VARREF 0x55573e203c60 <e28220#> {h54} @dt=0x55573e0b9560@(nw1)  HI_register_write_writeback [RV] <- VAR 0x55573e0b9640 <e28118#> {h19} @dt=0x55573e0b9560@(nw1)  HI_register_write_writeback INPUT PORT
    1:2:2:1:3:3:3:2: BEGIN 0x55573e0c8ad0 <e10913> {h54} [UNNAMED]
    1:2:2:1:3:3:3:2:1: ASSIGN 0x55573e0c9180 <e28216#> {h55} @dt=0x55573e0bda10@(nw3)
    1:2:2:1:3:3:3:2:1:1: CONST 0x55573e0c8e90 <e10922> {h55} @dt=0x55573e0c0130@(G/w3)  3'h3
    1:2:2:1:3:3:3:2:1:2: VARREF 0x55573e203d80 <e28215#> {h55} @dt=0x55573e0bda10@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x55573e0bdef0 <e28147#> {h28} @dt=0x55573e0bda10@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1:3:3:3:3: BEGIN 0x55573e0c9420 <e10924> {h56} [UNNAMED]
    1:2:2:1:3:3:3:3:1: ASSIGN 0x55573e0c9ad0 <e28218#> {h57} @dt=0x55573e0bda10@(nw3)
    1:2:2:1:3:3:3:3:1:1: CONST 0x55573e0c97e0 <e10933> {h57} @dt=0x55573e0c0130@(G/w3)  3'h0
    1:2:2:1:3:3:3:3:1:2: VARREF 0x55573e203ea0 <e28217#> {h57} @dt=0x55573e0bda10@(nw3)  forward_register_file_output_B_execute [LV] => VAR 0x55573e0bdef0 <e28147#> {h28} @dt=0x55573e0bda10@(nw3)  forward_register_file_output_B_execute OUTPUT PORT
    1:2:2:1: ASSIGN 0x55573e0cadc0 <e28260#> {h62} @dt=0x55573e0be290@(nw1)
    1:2:2:1:1: LOGAND 0x55573e0cad00 <e10967> {h62} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x55573e0ca9b0 <e10963> {h62} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1: EQ 0x55573e0ca450 <e10958> {h62} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x55573e203fc0 <e28261#> {h62} @dt=0x55573e0aeb00@(nw5)  Rs_decode [RV] <- VAR 0x55573e0aefe0 <e28035#> {h3} @dt=0x55573e0aeb00@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x55573e2040e0 <e28262#> {h62} @dt=0x55573e0b1fc0@(nw5)  Rt_execute [RV] <- VAR 0x55573e0b24a0 <e28059#> {h6} @dt=0x55573e0b1fc0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x55573e0ca8b0 <e10959> {h62} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55573e204200 <e28267#> {h62} @dt=0x55573e0afb40@(nw5)  Rt_decode [RV] <- VAR 0x55573e0b0020 <e28043#> {h4} @dt=0x55573e0afb40@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x55573e204320 <e28268#> {h62} @dt=0x55573e0b1fc0@(nw5)  Rt_execute [RV] <- VAR 0x55573e0b24a0 <e28059#> {h6} @dt=0x55573e0b1fc0@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: VARREF 0x55573e204440 <e28273#> {h62} @dt=0x55573e0b3bc0@(nw1)  memory_to_register_execute [RV] <- VAR 0x55573e0b3ca0 <e28075#> {h8} @dt=0x55573e0b3bc0@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55573e204560 <e28259#> {h62} @dt=0x55573e0be290@(nw1)  lwstall [LV] => VAR 0x55573e0be370 <e28155#> {h31} @dt=0x55573e0be290@(nw1)  lwstall VAR
    1:2:2:1: ASSIGN 0x55573e0cbfd0 <e28275#> {h67} @dt=0x55573e0babf0@(nw1)
    1:2:2:1:1: LOGAND 0x55573e0cbf10 <e10998> {h67} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x55573e0cbc80 <e10994> {h67} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x55573e0cb6b0 <e10989> {h67} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x55573e276570 <e28286#> {h67} @dt=0x55573e2600a0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x55573e204680 <e28284#> {h67} @dt=0x55573e0aeb00@(nw5)  Rs_decode [RV] <- VAR 0x55573e0aefe0 <e28035#> {h3} @dt=0x55573e0aeb00@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x55573e0cb3c0 <e10980> {h67} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x55573e0cbb80 <e10990> {h67} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55573e2047a0 <e28287#> {h67} @dt=0x55573e0aeb00@(nw5)  Rs_decode [RV] <- VAR 0x55573e0aefe0 <e28035#> {h3} @dt=0x55573e0aeb00@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x55573e2048c0 <e28288#> {h67} @dt=0x55573e0b4fc0@(nw5)  write_register_memory [RV] <- VAR 0x55573e0b54c0 <e28081#> {h10} @dt=0x55573e0b4fc0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x55573e2049e0 <e28293#> {h67} @dt=0x55573e0b5ea0@(nw1)  register_write_memory [RV] <- VAR 0x55573e0b5f80 <e28092#> {h12} @dt=0x55573e0b5ea0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55573e204b00 <e28274#> {h67} @dt=0x55573e0babf0@(nw1)  forward_register_file_output_A_decode [LV] => VAR 0x55573e0bacd0 <e28130#> {h24} @dt=0x55573e0babf0@(nw1)  forward_register_file_output_A_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x55573e0cd140 <e28295#> {h68} @dt=0x55573e0bb200@(nw1)
    1:2:2:1:1: LOGAND 0x55573e0cd080 <e11029> {h68} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x55573e0ccdf0 <e11025> {h68} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x55573e0cc820 <e11020> {h68} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x55573e2767f0 <e28306#> {h68} @dt=0x55573e2600a0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x55573e204c20 <e28304#> {h68} @dt=0x55573e0afb40@(nw5)  Rt_decode [RV] <- VAR 0x55573e0b0020 <e28043#> {h4} @dt=0x55573e0afb40@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x55573e0cc530 <e11011> {h68} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x55573e0cccf0 <e11021> {h68} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55573e204d40 <e28307#> {h68} @dt=0x55573e0afb40@(nw5)  Rt_decode [RV] <- VAR 0x55573e0b0020 <e28043#> {h4} @dt=0x55573e0afb40@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x55573e204e60 <e28308#> {h68} @dt=0x55573e0b4fc0@(nw5)  write_register_memory [RV] <- VAR 0x55573e0b54c0 <e28081#> {h10} @dt=0x55573e0b4fc0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x55573e204f80 <e28313#> {h68} @dt=0x55573e0b5ea0@(nw1)  register_write_memory [RV] <- VAR 0x55573e0b5f80 <e28092#> {h12} @dt=0x55573e0b5ea0@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55573e2050a0 <e28294#> {h68} @dt=0x55573e0bb200@(nw1)  forward_register_file_output_B_decode [LV] => VAR 0x55573e0bb2e0 <e28133#> {h25} @dt=0x55573e0bb200@(nw1)  forward_register_file_output_B_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x55573e0cf140 <e28315#> {h70} @dt=0x55573e0be690@(nw1)
    1:2:2:1:1: LOGOR 0x55573e0cf080 <e11090> {h70} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x55573e0ce140 <e11086> {h70} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1: LOGAND 0x55573e0cd730 <e11056> {h70} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x55573e2051c0 <e28316#> {h70} @dt=0x55573e0ae000@(nw1)  branch_decode [RV] <- VAR 0x55573e0ae0e0 <e28032#> {h2} @dt=0x55573e0ae000@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x55573e2052e0 <e28317#> {h70} @dt=0x55573e0b4120@(nw1)  register_write_execute [RV] <- VAR 0x55573e0b4200 <e28078#> {h9} @dt=0x55573e0b4120@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:1:1:2: LOGOR 0x55573e0ce040 <e11057> {h70} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:2:1: EQ 0x55573e0cdb60 <e11052> {h70} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:2:1:1: VARREF 0x55573e205400 <e28318#> {h70} @dt=0x55573e0b3240@(nw5)  write_register_execute [RV] <- VAR 0x55573e0b3740 <e28067#> {h7} @dt=0x55573e0b3240@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:1:2: VARREF 0x55573e205520 <e28319#> {h70} @dt=0x55573e0aeb00@(nw5)  Rs_decode [RV] <- VAR 0x55573e0aefe0 <e28035#> {h3} @dt=0x55573e0aeb00@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: EQ 0x55573e0cdf80 <e11053> {h70} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:2:2:1: VARREF 0x55573e205640 <e28324#> {h70} @dt=0x55573e0b3240@(nw5)  write_register_execute [RV] <- VAR 0x55573e0b3740 <e28067#> {h7} @dt=0x55573e0b3240@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:2:2: VARREF 0x55573e205760 <e28325#> {h70} @dt=0x55573e0afb40@(nw5)  Rt_decode [RV] <- VAR 0x55573e0b0020 <e28043#> {h4} @dt=0x55573e0afb40@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: LOGAND 0x55573e0cefc0 <e11087> {h70} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:2:1: LOGAND 0x55573e0ce5e0 <e11082> {h70} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:2:1:1: VARREF 0x55573e205880 <e28330#> {h70} @dt=0x55573e0ae000@(nw1)  branch_decode [RV] <- VAR 0x55573e0ae0e0 <e28032#> {h2} @dt=0x55573e0ae000@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x55573e2059a0 <e28331#> {h70} @dt=0x55573e0b5940@(nw1)  memory_to_register_memory [RV] <- VAR 0x55573e0b5a20 <e28089#> {h11} @dt=0x55573e0b5940@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:1:2:2: LOGOR 0x55573e0ceec0 <e11083> {h70} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:2:2:1: EQ 0x55573e0ce9e0 <e11078> {h70} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:2:2:1:1: VARREF 0x55573e205ac0 <e28332#> {h70} @dt=0x55573e0b4fc0@(nw5)  write_register_memory [RV] <- VAR 0x55573e0b54c0 <e28081#> {h10} @dt=0x55573e0b4fc0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:1:2: VARREF 0x55573e205be0 <e28333#> {h70} @dt=0x55573e0aeb00@(nw5)  Rs_decode [RV] <- VAR 0x55573e0aefe0 <e28035#> {h3} @dt=0x55573e0aeb00@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2:2: EQ 0x55573e0cee00 <e11079> {h70} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:2:2:2:1: VARREF 0x55573e205d00 <e28338#> {h70} @dt=0x55573e0b4fc0@(nw5)  write_register_memory [RV] <- VAR 0x55573e0b54c0 <e28081#> {h10} @dt=0x55573e0b4fc0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:2:2: VARREF 0x55573e205e20 <e28339#> {h70} @dt=0x55573e0afb40@(nw5)  Rt_decode [RV] <- VAR 0x55573e0b0020 <e28043#> {h4} @dt=0x55573e0afb40@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:2: VARREF 0x55573e205f40 <e28314#> {h70} @dt=0x55573e0be690@(nw1)  branchstall [LV] => VAR 0x55573e0be770 <e28158#> {h32} @dt=0x55573e0be690@(nw1)  branchstall VAR
    1:2:2:1: ASSIGN 0x55573e0cfac0 <e28345#> {h73} @dt=0x55573e0ba0c0@(nw1)
    1:2:2:1:1: LOGOR 0x55573e0cfa00 <e11106> {h73} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x55573e0cf6f0 <e11102> {h73} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x55573e206060 <e28346#> {h73} @dt=0x55573e0be690@(nw1)  branchstall [RV] <- VAR 0x55573e0be770 <e28158#> {h32} @dt=0x55573e0be690@(nw1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x55573e206180 <e28347#> {h73} @dt=0x55573e0be290@(nw1)  lwstall [RV] <- VAR 0x55573e0be370 <e28155#> {h31} @dt=0x55573e0be290@(nw1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x55573e2062a0 <e28348#> {h73} @dt=0x55573e0b7ce0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e0b7dc0 <e28106#> {h15} @dt=0x55573e0b7ce0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55573e2063c0 <e28344#> {h73} @dt=0x55573e0ba0c0@(nw1)  stall_fetch [LV] => VAR 0x55573e0ba1a0 <e28124#> {h22} @dt=0x55573e0ba0c0@(nw1)  stall_fetch OUTPUT PORT
    1:2:2:1: ASSIGN 0x55573e0d03c0 <e28350#> {h74} @dt=0x55573e0ba610@(nw1)
    1:2:2:1:1: LOGOR 0x55573e0d0300 <e11122> {h74} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x55573e0cfff0 <e11118> {h74} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x55573e2064e0 <e28351#> {h74} @dt=0x55573e0be690@(nw1)  branchstall [RV] <- VAR 0x55573e0be770 <e28158#> {h32} @dt=0x55573e0be690@(nw1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x55573e206600 <e28352#> {h74} @dt=0x55573e0be290@(nw1)  lwstall [RV] <- VAR 0x55573e0be370 <e28155#> {h31} @dt=0x55573e0be290@(nw1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x55573e206720 <e28353#> {h74} @dt=0x55573e0b7ce0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e0b7dc0 <e28106#> {h15} @dt=0x55573e0b7ce0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55573e206840 <e28349#> {h74} @dt=0x55573e0ba610@(nw1)  stall_decode [LV] => VAR 0x55573e0ba6f0 <e28127#> {h23} @dt=0x55573e0ba610@(nw1)  stall_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x55573e0d09f0 <e28355#> {h75} @dt=0x55573e0bb7f0@(nw1)
    1:2:2:1:1: LOGOR 0x55573e0d0930 <e11133> {h75} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:1:1: VARREF 0x55573e206960 <e28356#> {h75} @dt=0x55573e0be690@(nw1)  branchstall [RV] <- VAR 0x55573e0be770 <e28158#> {h32} @dt=0x55573e0be690@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x55573e206a80 <e28357#> {h75} @dt=0x55573e0be290@(nw1)  lwstall [RV] <- VAR 0x55573e0be370 <e28155#> {h31} @dt=0x55573e0be290@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x55573e206ba0 <e28354#> {h75} @dt=0x55573e0bb7f0@(nw1)  flush_execute_register [LV] => VAR 0x55573e0bb8d0 <e28136#> {h26} @dt=0x55573e0bb7f0@(nw1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x55573e2421a0 <e24380> {i1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x55573e1f9810 <e24413> {i3} @dt=0x55573df527a0@(G/swu32/6)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x55573e244550 <e24384> {c209} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2: VAR 0x55573e2423d0 <e27907#> {i6} @dt=0x55573e242550@(nw1)  control INPUT PORT
    1:2: VAR 0x55573e242630 <e27910#> {i7} @dt=0x55573e2427b0@(nw32)  input_0 INPUT PORT
    1:2: VAR 0x55573e242e90 <e27947#> {i8} @dt=0x55573e243010@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x55573e2436f0 <e27984#> {i10} @dt=0x55573e243870@(nw32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x55573e243f50 <e28020#> {i13} @dt=0x55573e243870@(nw32)
    1:2:1: COND 0x55573e244010 <e28029#> {i13} @dt=0x55573e243870@(nw32)
    1:2:1:1: VARREF 0x55573e2440d0 <e28021#> {i13} @dt=0x55573e242550@(nw1)  control [RV] <- VAR 0x55573e2423d0 <e27907#> {i6} @dt=0x55573e242550@(nw1)  control INPUT PORT
    1:2:1:2: VARREF 0x55573e2441f0 <e28022#> {i13} @dt=0x55573e243010@(nw32)  input_1 [RV] <- VAR 0x55573e242e90 <e27947#> {i8} @dt=0x55573e243010@(nw32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x55573e244310 <e28023#> {i13} @dt=0x55573e2427b0@(nw32)  input_0 [RV] <- VAR 0x55573e242630 <e27910#> {i7} @dt=0x55573e2427b0@(nw32)  input_0 INPUT PORT
    1:2:2: VARREF 0x55573e244430 <e28019#> {i13} @dt=0x55573e243870@(nw32)  resolved [LV] => VAR 0x55573e2436f0 <e27984#> {i10} @dt=0x55573e243870@(nw32)  resolved OUTPUT PORT
    1: MODULE 0x55573e244720 <e24393> {j1}  MUX_4INPUT__B5  L3
    1:2: VAR 0x55573e244850 <e24421> {j3} @dt=0x55573def1c40@(G/swu32/3)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x55573e24e620 <e24397> {c330} @dt=0x55573def1c40@(G/swu32/3)  ?32?sh5
    1:2: VAR 0x55573e244c40 <e27697#> {j6} @dt=0x55573e244dc0@(nw2)  control INPUT PORT
    1:2: VAR 0x55573e2452c0 <e27705#> {j7} @dt=0x55573e245440@(nw5)  input_0 INPUT PORT
    1:2: VAR 0x55573e245b20 <e27742#> {j8} @dt=0x55573e245ca0@(nw5)  input_1 INPUT PORT
    1:2: VAR 0x55573e246380 <e27779#> {j9} @dt=0x55573e246500@(nw5)  input_2 INPUT PORT
    1:2: VAR 0x55573e246be0 <e27816#> {j10} @dt=0x55573e246d60@(nw5)  input_3 INPUT PORT
    1:2: VAR 0x55573e247440 <e27853#> {j12} @dt=0x55573e2475c0@(nw5)  resolved OUTPUT PORT
    1:2: ALWAYS 0x55573e247ca0 <e11544> {j15} [always_comb]
    1:2:2: BEGIN 0x55573e094e70 <e11487> {j15} [UNNAMED]
    1:2:2:1: CASE 0x55573e0b19e0 <e11489> {j16}
    1:2:2:1:1: VARREF 0x55573e24d640 <e27888#> {j16} @dt=0x55573e244dc0@(nw2)  control [RV] <- VAR 0x55573e244c40 <e27697#> {j6} @dt=0x55573e244dc0@(nw2)  control INPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e247d60 <e11502> {j17}
    1:2:2:1:2:1: CONST 0x55573e24d760 <e11496> {j17} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x55573e08f950 <e27890#> {j17} @dt=0x55573e2475c0@(nw5)
    1:2:2:1:2:2:1: VARREF 0x55573e24d8d0 <e27891#> {j17} @dt=0x55573e245440@(nw5)  input_0 [RV] <- VAR 0x55573e2452c0 <e27705#> {j7} @dt=0x55573e245440@(nw5)  input_0 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e24d9f0 <e27889#> {j17} @dt=0x55573e2475c0@(nw5)  resolved [LV] => VAR 0x55573e247440 <e27853#> {j12} @dt=0x55573e2475c0@(nw5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e08f330 <e11515> {j18}
    1:2:2:1:2:1: CONST 0x55573e24db10 <e11508> {j18} @dt=0x55573df76620@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x55573e08dc40 <e27893#> {j18} @dt=0x55573e2475c0@(nw5)
    1:2:2:1:2:2:1: VARREF 0x55573e24dc80 <e27894#> {j18} @dt=0x55573e245ca0@(nw5)  input_1 [RV] <- VAR 0x55573e245b20 <e27742#> {j8} @dt=0x55573e245ca0@(nw5)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e24dda0 <e27892#> {j18} @dt=0x55573e2475c0@(nw5)  resolved [LV] => VAR 0x55573e247440 <e27853#> {j12} @dt=0x55573e2475c0@(nw5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e08cfc0 <e11528> {j19}
    1:2:2:1:2:1: CONST 0x55573e24dec0 <e11521> {j19} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x55573e08c9a0 <e27896#> {j19} @dt=0x55573e2475c0@(nw5)
    1:2:2:1:2:2:1: VARREF 0x55573e24e030 <e27897#> {j19} @dt=0x55573e246500@(nw5)  input_2 [RV] <- VAR 0x55573e246380 <e27779#> {j9} @dt=0x55573e246500@(nw5)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e24e150 <e27895#> {j19} @dt=0x55573e2475c0@(nw5)  resolved [LV] => VAR 0x55573e247440 <e27853#> {j12} @dt=0x55573e2475c0@(nw5)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e08bd20 <e11541> {j20}
    1:2:2:1:2:1: CONST 0x55573e24e270 <e11534> {j20} @dt=0x55573df76620@(G/w2)  2'h3
    1:2:2:1:2:2: ASSIGN 0x55573e08b530 <e27899#> {j20} @dt=0x55573e2475c0@(nw5)
    1:2:2:1:2:2:1: VARREF 0x55573e24e3e0 <e27900#> {j20} @dt=0x55573e246d60@(nw5)  input_3 [RV] <- VAR 0x55573e246be0 <e27816#> {j10} @dt=0x55573e246d60@(nw5)  input_3 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e24e500 <e27898#> {j20} @dt=0x55573e2475c0@(nw5)  resolved [LV] => VAR 0x55573e247440 <e27853#> {j12} @dt=0x55573e2475c0@(nw5)  resolved OUTPUT PORT
    1: MODULE 0x55573e0e6300 <e17440> {k1}  Program_Counter  L3
    1:2: VAR 0x55573e0e67b0 <e27644#> {k2} @dt=0x55573e0e66d0@(nw1)  clk INPUT PORT
    1:2: VAR 0x55573e0e7910 <e27647#> {k3} @dt=0x55573e0e7410@(nw32)  address_input INPUT PORT
    1:2: VAR 0x55573e0e7e30 <e27655#> {k4} @dt=0x55573e0e7d50@(nw1)  enable INPUT PORT
    1:2: VAR 0x55573e0e8350 <e27658#> {k5} @dt=0x55573e0e8270@(nw1)  reset INPUT PORT
    1:2: VAR 0x55573e0e8870 <e27661#> {k6} @dt=0x55573e0e8790@(nw1)  halt OUTPUT PORT
    1:2: VAR 0x55573e0e9af0 <e27664#> {k7} @dt=0x55573e0e95f0@(nw32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x55573e0ec5a0 <e11693> {k11} [always_ff]
    1:2:1: SENTREE 0x55573e0ea270 <e11645> {k11}
    1:2:1:1: SENITEM 0x55573e0e9f50 <e11639> {k11} [POS]
    1:2:1:1:1: VARREF 0x55573e1ff7c0 <e27670#> {k11} @dt=0x55573e0e66d0@(nw1)  clk [RV] <- VAR 0x55573e0e67b0 <e27644#> {k2} @dt=0x55573e0e66d0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55573e0ea1b0 <e11644> {k11} [POS]
    1:2:1:1:1: VARREF 0x55573e1ff8e0 <e27671#> {k11} @dt=0x55573e0e8270@(nw1)  reset [RV] <- VAR 0x55573e0e8350 <e27658#> {k5} @dt=0x55573e0e8270@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x55573e0ea3b0 <e11646> {k11} [UNNAMED]
    1:2:2:1: IF 0x55573e0ec420 <e11690> {k12}
    1:2:2:1:1: VARREF 0x55573e1ffa00 <e27694#> {k12} @dt=0x55573e0e8270@(nw1)  reset [RV] <- VAR 0x55573e0e8350 <e27658#> {k5} @dt=0x55573e0e8270@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x55573e0ea7b0 <e11648> {k12} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55573e0eaee0 <e27673#> {k13} @dt=0x55573e0e95f0@(nw32)
    1:2:2:1:2:1:1: CONST 0x55573e0eac10 <e11657> {k13} @dt=0x55573df515d0@(G/w32)  32'hbfc00000
    1:2:2:1:2:1:2: VARREF 0x55573e1ffb20 <e27672#> {k13} @dt=0x55573e0e95f0@(nw32)  address_output [LV] => VAR 0x55573e0e9af0 <e27664#> {k7} @dt=0x55573e0e95f0@(nw32)  address_output OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e0eb530 <e27675#> {k14} @dt=0x55573e0e8790@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e2728c0 <e27688#> {k14} @dt=0x55573e0e8790@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573e1ffc40 <e27674#> {k14} @dt=0x55573e0e8790@(nw1)  halt [LV] => VAR 0x55573e0e8870 <e27661#> {k6} @dt=0x55573e0e8790@(nw1)  halt OUTPUT PORT
    1:2:2:1:3: IF 0x55573e0ec350 <e11688> {k16}
    1:2:2:1:3:1: LOGAND 0x55573e0ebc10 <e11689> {k16} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:1:1: LOGNOT 0x55573e0eb8c0 <e11679> {k16} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:1:1:1: VARREF 0x55573e1ffd60 <e27692#> {k16} @dt=0x55573e0e7d50@(nw1)  enable [RV] <- VAR 0x55573e0e7e30 <e27655#> {k4} @dt=0x55573e0e7d50@(nw1)  enable INPUT PORT
    1:2:2:1:3:1:2: LOGNOT 0x55573e0ebb50 <e11680> {k16} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:1:2:1: VARREF 0x55573e1ffe80 <e27693#> {k16} @dt=0x55573e0e8790@(nw1)  halt [RV] <- VAR 0x55573e0e8870 <e27661#> {k6} @dt=0x55573e0e8790@(nw1)  halt OUTPUT PORT
    1:2:2:1:3:2: BEGIN 0x55573e0ebd50 <e11682> {k16} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e0ec210 <e27690#> {k17} @dt=0x55573e0e95f0@(nw32)
    1:2:2:1:3:2:1:1: VARREF 0x55573e1fffa0 <e27691#> {k17} @dt=0x55573e0e7410@(nw32)  address_input [RV] <- VAR 0x55573e0e7910 <e27647#> {k3} @dt=0x55573e0e7410@(nw32)  address_input INPUT PORT
    1:2:2:1:3:2:1:2: VARREF 0x55573e2000c0 <e27689#> {k17} @dt=0x55573e0e95f0@(nw32)  address_output [LV] => VAR 0x55573e0e9af0 <e27664#> {k7} @dt=0x55573e0e95f0@(nw32)  address_output OUTPUT PORT
    1: MODULE 0x55573e0ef7e0 <e17441> {l2}  Register_File  L3
    1:2: VAR 0x55573e0efc50 <e27378#> {l3} @dt=0x55573e0efb70@(nw1)  clk INPUT PORT
    1:2: VAR 0x55573e0f0170 <e27381#> {l4} @dt=0x55573e0f0090@(nw1)  pipelined INPUT PORT
    1:2: VAR 0x55573e0f0690 <e27384#> {l5} @dt=0x55573e0f05b0@(nw1)  write_enable INPUT PORT
    1:2: VAR 0x55573e0f0a50 <e27387#> {l5} @dt=0x55573e0f0970@(nw1)  HI_write_enable INPUT PORT
    1:2: VAR 0x55573e0f0e10 <e27390#> {l5} @dt=0x55573e0f0d30@(nw1)  LO_write_enable INPUT PORT
    1:2: VAR 0x55573e0f1fd0 <e27393#> {l6} @dt=0x55573e0f1ad0@(nw5)  read_address_1 INPUT PORT
    1:2: VAR 0x55573e0f27b0 <e27401#> {l6} @dt=0x55573e0f22b0@(nw5)  read_address_2 INPUT PORT
    1:2: VAR 0x55573e0f2f90 <e27409#> {l6} @dt=0x55573e0f2a90@(nw5)  write_address INPUT PORT
    1:2: VAR 0x55573e0f41d0 <e27417#> {l7} @dt=0x55573e0f3cd0@(nw32)  write_data INPUT PORT
    1:2: VAR 0x55573e0f49b0 <e27425#> {l7} @dt=0x55573e0f44b0@(nw32)  HI_write_data INPUT PORT
    1:2: VAR 0x55573e0f5190 <e27433#> {l7} @dt=0x55573e0f4c90@(nw32)  LO_write_data INPUT PORT
    1:2: VAR 0x55573e0f63d0 <e27441#> {l8} @dt=0x55573e0f5ed0@(nw32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x55573e0f6bb0 <e27449#> {l8} @dt=0x55573e0f66b0@(nw32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x55573e0f7f30 <e27457#> {l9} @dt=0x55573e0f7a30@(nw32)  read_data_LO OUTPUT PORT
    1:2: VAR 0x55573e0f8710 <e27465#> {l9} @dt=0x55573e0f8210@(nw32)  read_data_HI OUTPUT PORT
    1:2: VAR 0x55573e0f9950 <e27473#> {l10} @dt=0x55573e0f9450@(nw32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x55573e0fb490 <e27481#> {l13} @dt=0x55573e0fb3b0@(nw32)u[31:0]  registers VAR
    1:2: VAR 0x55573e0fc5e0 <e27492#> {l14} @dt=0x55573e0fc0e0@(nw32)  HI_reg VAR
    1:2: VAR 0x55573e0fcd10 <e27500#> {l14} @dt=0x55573e0fc810@(nw32)  LO_reg VAR
    1:2: ASSIGNW 0x55573e0fd4c0 <e27507#> {l19} @dt=0x55573e0f5ed0@(nw32)
    1:2:1: ARRAYSEL 0x55573e271ab0 <e27518#> {l19} @dt=0x55573e0faeb0@(nw32)
    1:2:1:1: VARREF 0x55573e1fda80 <e27514#> {l19} @dt=0x55573e0fb3b0@(nw32)u[31:0]  registers [RV] <- VAR 0x55573e0fb490 <e27481#> {l13} @dt=0x55573e0fb3b0@(nw32)u[31:0]  registers VAR
    1:2:1:2: VARREF 0x55573e1fdba0 <e27515#> {l19} @dt=0x55573e0f1ad0@(nw5)  read_address_1 [RV] <- VAR 0x55573e0f1fd0 <e27393#> {l6} @dt=0x55573e0f1ad0@(nw5)  read_address_1 INPUT PORT
    1:2:2: VARREF 0x55573e1fdcc0 <e27506#> {l19} @dt=0x55573e0f5ed0@(nw32)  read_data_1 [LV] => VAR 0x55573e0f63d0 <e27441#> {l8} @dt=0x55573e0f5ed0@(nw32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x55573e0fdb70 <e27531#> {l20} @dt=0x55573e0f66b0@(nw32)
    1:2:1: ARRAYSEL 0x55573e271d30 <e27542#> {l20} @dt=0x55573e0faeb0@(nw32)
    1:2:1:1: VARREF 0x55573e1fdde0 <e27538#> {l20} @dt=0x55573e0fb3b0@(nw32)u[31:0]  registers [RV] <- VAR 0x55573e0fb490 <e27481#> {l13} @dt=0x55573e0fb3b0@(nw32)u[31:0]  registers VAR
    1:2:1:2: VARREF 0x55573e1fdf00 <e27539#> {l20} @dt=0x55573e0f22b0@(nw5)  read_address_2 [RV] <- VAR 0x55573e0f27b0 <e27401#> {l6} @dt=0x55573e0f22b0@(nw5)  read_address_2 INPUT PORT
    1:2:2: VARREF 0x55573e1fe020 <e27530#> {l20} @dt=0x55573e0f66b0@(nw32)  read_data_2 [LV] => VAR 0x55573e0f6bb0 <e27449#> {l8} @dt=0x55573e0f66b0@(nw32)  read_data_2 OUTPUT PORT
    1:2: ASSIGNW 0x55573e0fdf90 <e27556#> {l21} @dt=0x55573e0f7a30@(nw32)
    1:2:1: VARREF 0x55573e1fe140 <e27557#> {l21} @dt=0x55573e0fc810@(nw32)  LO_reg [RV] <- VAR 0x55573e0fcd10 <e27500#> {l14} @dt=0x55573e0fc810@(nw32)  LO_reg VAR
    1:2:2: VARREF 0x55573e1fe260 <e27555#> {l21} @dt=0x55573e0f7a30@(nw32)  read_data_LO [LV] => VAR 0x55573e0f7f30 <e27457#> {l9} @dt=0x55573e0f7a30@(nw32)  read_data_LO OUTPUT PORT
    1:2: ASSIGNW 0x55573e0fe3b0 <e27559#> {l22} @dt=0x55573e0f8210@(nw32)
    1:2:1: VARREF 0x55573e1fe380 <e27560#> {l22} @dt=0x55573e0fc0e0@(nw32)  HI_reg [RV] <- VAR 0x55573e0fc5e0 <e27492#> {l14} @dt=0x55573e0fc0e0@(nw32)  HI_reg VAR
    1:2:2: VARREF 0x55573e1fe4a0 <e27558#> {l22} @dt=0x55573e0f8210@(nw32)  read_data_HI [LV] => VAR 0x55573e0f8710 <e27465#> {l9} @dt=0x55573e0f8210@(nw32)  read_data_HI OUTPUT PORT
    1:2: ASSIGNW 0x55573e0fecd0 <e27562#> {l23} @dt=0x55573e0f9450@(nw32)
    1:2:1: ARRAYSEL 0x55573e271fb0 <e27572#> {l23} @dt=0x55573e0faeb0@(nw32)
    1:2:1:1: VARREF 0x55573e1fe5c0 <e27568#> {l23} @dt=0x55573e0fb3b0@(nw32)u[31:0]  registers [RV] <- VAR 0x55573e0fb490 <e27481#> {l13} @dt=0x55573e0fb3b0@(nw32)u[31:0]  registers VAR
    1:2:1:2: CONST 0x55573e272150 <e27589#> {l23} @dt=0x55573e254770@(G/sw5)  5'h2
    1:2:2: VARREF 0x55573e1fe6e0 <e27561#> {l23} @dt=0x55573e0f9450@(nw32)  read_register_2 [LV] => VAR 0x55573e0f9950 <e27473#> {l10} @dt=0x55573e0f9450@(nw32)  read_register_2 OUTPUT PORT
    1:2: VAR 0x55573e0ff0a0 <e27596#> {l28} @dt=0x55573e0fefc0@(nw1)  modified_write_clk VAR
    1:2: ASSIGNW 0x55573e0ff830 <e27598#> {l29} @dt=0x55573e0fefc0@(nw1)
    1:2:1: XOR 0x55573e0ff770 <e27606#> {l29} @dt=0x55573e0fefc0@(nw1)
    1:2:1:1: VARREF 0x55573e1fe800 <e27599#> {l29} @dt=0x55573e0efb70@(nw1)  clk [RV] <- VAR 0x55573e0efc50 <e27378#> {l3} @dt=0x55573e0efb70@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x55573e1fe920 <e27600#> {l29} @dt=0x55573e0f0090@(nw1)  pipelined [RV] <- VAR 0x55573e0f0170 <e27381#> {l4} @dt=0x55573e0f0090@(nw1)  pipelined INPUT PORT
    1:2:2: VARREF 0x55573e1fea40 <e27597#> {l29} @dt=0x55573e0fefc0@(nw1)  modified_write_clk [LV] => VAR 0x55573e0ff0a0 <e27596#> {l28} @dt=0x55573e0fefc0@(nw1)  modified_write_clk VAR
    1:2: ALWAYS 0x55573e1019e0 <e12074> {l30} [always_ff]
    1:2:1: SENTREE 0x55573e0ffc80 <e12039> {l30}
    1:2:1:1: SENITEM 0x55573e0ffbc0 <e12037> {l30} [POS]
    1:2:1:1:1: VARREF 0x55573e1feb60 <e27607#> {l30} @dt=0x55573e0fefc0@(nw1)  modified_write_clk [RV] <- VAR 0x55573e0ff0a0 <e27596#> {l28} @dt=0x55573e0fefc0@(nw1)  modified_write_clk VAR
    1:2:2: BEGIN 0x55573e0ffdc0 <e12040> {l30} [UNNAMED]
    1:2:2:1: IF 0x55573e100730 <e12051> {l31}
    1:2:2:1:1: VARREF 0x55573e1fec80 <e27633#> {l31} @dt=0x55573e0f05b0@(nw1)  write_enable [RV] <- VAR 0x55573e0f0690 <e27384#> {l5} @dt=0x55573e0f05b0@(nw1)  write_enable INPUT PORT
    1:2:2:1:2: ASSIGNDLY 0x55573e100630 <e27631#> {l31} @dt=0x55573e0faeb0@(nw32)
    1:2:2:1:2:1: VARREF 0x55573e1feda0 <e27632#> {l31} @dt=0x55573e0f3cd0@(nw32)  write_data [RV] <- VAR 0x55573e0f41d0 <e27417#> {l7} @dt=0x55573e0f3cd0@(nw32)  write_data INPUT PORT
    1:2:2:1:2:2: ARRAYSEL 0x55573e272560 <e27618#> {l31} @dt=0x55573e0faeb0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e1feec0 <e27614#> {l31} @dt=0x55573e0fb3b0@(nw32)u[31:0]  registers [LV] => VAR 0x55573e0fb490 <e27481#> {l13} @dt=0x55573e0fb3b0@(nw32)u[31:0]  registers VAR
    1:2:2:1:2:2:2: VARREF 0x55573e1fefe0 <e27615#> {l31} @dt=0x55573e0f2a90@(nw5)  write_address [RV] <- VAR 0x55573e0f2f90 <e27409#> {l6} @dt=0x55573e0f2a90@(nw5)  write_address INPUT PORT
    1:2:2:1: IF 0x55573e101000 <e12062> {l32}
    1:2:2:1:1: VARREF 0x55573e1ff100 <e27637#> {l32} @dt=0x55573e0f0970@(nw1)  HI_write_enable [RV] <- VAR 0x55573e0f0a50 <e27387#> {l5} @dt=0x55573e0f0970@(nw1)  HI_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x55573e100a50 <e12054> {l32} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55573e100ec0 <e27635#> {l33} @dt=0x55573e0fc0e0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x55573e1ff220 <e27636#> {l33} @dt=0x55573e0f44b0@(nw32)  HI_write_data [RV] <- VAR 0x55573e0f49b0 <e27425#> {l7} @dt=0x55573e0f44b0@(nw32)  HI_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55573e1ff340 <e27634#> {l33} @dt=0x55573e0fc0e0@(nw32)  HI_reg [LV] => VAR 0x55573e0fc5e0 <e27492#> {l14} @dt=0x55573e0fc0e0@(nw32)  HI_reg VAR
    1:2:2:1: IF 0x55573e1018d0 <e12072> {l35}
    1:2:2:1:1: VARREF 0x55573e1ff460 <e27641#> {l35} @dt=0x55573e0f0d30@(nw1)  LO_write_enable [RV] <- VAR 0x55573e0f0e10 <e27390#> {l5} @dt=0x55573e0f0d30@(nw1)  LO_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x55573e101320 <e12064> {l35} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55573e101790 <e27639#> {l36} @dt=0x55573e0fc810@(nw32)
    1:2:2:1:2:1:1: VARREF 0x55573e1ff580 <e27640#> {l36} @dt=0x55573e0f4c90@(nw32)  LO_write_data [RV] <- VAR 0x55573e0f5190 <e27433#> {l7} @dt=0x55573e0f4c90@(nw32)  LO_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55573e1ff6a0 <e27638#> {l36} @dt=0x55573e0fc810@(nw32)  LO_reg [LV] => VAR 0x55573e0fcd10 <e27500#> {l14} @dt=0x55573e0fc810@(nw32)  LO_reg VAR
    1: MODULE 0x55573e108740 <e17442> {m1}  Decode_Execute_Register  L3
    1:2: VAR 0x55573e10ad70 <e26614#> {m3} @dt=0x55573e10a3a0@(nw1)  clk INPUT PORT
    1:2: VAR 0x55573e10c910 <e26617#> {m4} @dt=0x55573e10c830@(nw1)  clear INPUT PORT
    1:2: VAR 0x55573e10cd30 <e26620#> {m5} @dt=0x55573e10cc50@(nw1)  reset INPUT PORT
    1:2: VAR 0x55573e10d150 <e26623#> {m8} @dt=0x55573e10d070@(nw1)  register_write_decode INPUT PORT
    1:2: VAR 0x55573e10d570 <e26626#> {m9} @dt=0x55573e10d490@(nw1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x55573e10d990 <e26629#> {m10} @dt=0x55573e10d8b0@(nw1)  memory_write_decode INPUT PORT
    1:2: VAR 0x55573e10ea10 <e26632#> {m11} @dt=0x55573e10e510@(nw2)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x55573e10fc70 <e26640#> {m12} @dt=0x55573e10f770@(nw2)  register_destination_decode INPUT PORT
    1:2: VAR 0x55573e110190 <e26648#> {m13} @dt=0x55573e1100b0@(nw1)  HI_register_write_decode INPUT PORT
    1:2: VAR 0x55573e1106b0 <e26651#> {m14} @dt=0x55573e1105d0@(nw1)  LO_register_write_decode INPUT PORT
    1:2: VAR 0x55573e111950 <e26654#> {m15} @dt=0x55573e111450@(nw6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x55573e111eb0 <e26662#> {m16} @dt=0x55573e111dd0@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2: VAR 0x55573e112410 <e26665#> {m17} @dt=0x55573e112330@(nw1)  j_instruction_decode INPUT PORT
    1:2: VAR 0x55573e1129b0 <e26668#> {m18} @dt=0x55573e1128d0@(nw1)  using_HI_LO_decode INPUT PORT
    1:2: VAR 0x55573e112f10 <e26671#> {m19} @dt=0x55573e112e30@(nw1)  HALT_decode INPUT PORT
    1:2: VAR 0x55573e114130 <e26674#> {m20} @dt=0x55573e113c30@(nw6)  op_decode INPUT PORT
    1:2: VAR 0x55573e1146b0 <e26682#> {m22} @dt=0x55573e1145d0@(nw1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x55573e114c10 <e26685#> {m23} @dt=0x55573e114b30@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x55573e115170 <e26688#> {m24} @dt=0x55573e115090@(nw1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x55573e116430 <e26691#> {m25} @dt=0x55573e115f30@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x55573e117690 <e26699#> {m26} @dt=0x55573e117190@(nw2)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x55573e117bb0 <e26707#> {m27} @dt=0x55573e117ad0@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2: VAR 0x55573e1180d0 <e26710#> {m28} @dt=0x55573e117ff0@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2: VAR 0x55573e119370 <e26713#> {m29} @dt=0x55573e118e70@(nw6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x55573e119990 <e26721#> {m30} @dt=0x55573e1198b0@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2: VAR 0x55573e119f30 <e26724#> {m31} @dt=0x55573e119e50@(nw1)  j_instruction_execute OUTPUT PORT
    1:2: VAR 0x55573e11a4d0 <e26727#> {m32} @dt=0x55573e11a3f0@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2: VAR 0x55573e11aa30 <e26730#> {m33} @dt=0x55573e11a950@(nw1)  HALT_execute OUTPUT PORT
    1:2: VAR 0x55573e11bc50 <e26733#> {m34} @dt=0x55573e11b750@(nw6)  op_execute OUTPUT PORT
    1:2: VAR 0x55573e11ced0 <e26741#> {m36} @dt=0x55573e11c9d0@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x55573e11e110 <e26749#> {m37} @dt=0x55573e11dc10@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x55573e11f380 <e26757#> {m38} @dt=0x55573e11ee80@(nw5)  Rd_decode INPUT PORT
    1:2: VAR 0x55573e1205f0 <e26765#> {m39} @dt=0x55573e1200f0@(nw32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x55573e1216f0 <e26773#> {m41} @dt=0x55573e121270@(nw5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x55573e122600 <e26781#> {m42} @dt=0x55573e122160@(nw5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x55573e123870 <e26789#> {m43} @dt=0x55573e123370@(nw5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x55573e124b70 <e26797#> {m44} @dt=0x55573e124670@(nw32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x55573e125e10 <e26805#> {m47} @dt=0x55573e125910@(nw32)  src_A_decode INPUT PORT
    1:2: VAR 0x55573e127080 <e26813#> {m48} @dt=0x55573e126b80@(nw32)  src_B_decode INPUT PORT
    1:2: VAR 0x55573e128380 <e26821#> {m49} @dt=0x55573e127e80@(nw32)  program_counter_plus_four_decode INPUT PORT
    1:2: VAR 0x55573e1296e0 <e26829#> {m50} @dt=0x55573e1291e0@(nw32)  j_program_counter_decode INPUT PORT
    1:2: VAR 0x55573e12a990 <e26837#> {m52} @dt=0x55573e12a490@(nw32)  src_A_execute OUTPUT PORT
    1:2: VAR 0x55573e12bc00 <e26845#> {m53} @dt=0x55573e12b700@(nw32)  src_B_execute OUTPUT PORT
    1:2: VAR 0x55573e12cf00 <e26853#> {m54} @dt=0x55573e12ca00@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2: VAR 0x55573e12e2a0 <e26861#> {m55} @dt=0x55573e12dda0@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2: ALWAYS 0x55573e14da80 <e13796> {m60} [always_ff]
    1:2:1: SENTREE 0x55573e12ea80 <e12947> {m60}
    1:2:1:1: SENITEM 0x55573e12e730 <e12941> {m60} [POS]
    1:2:1:1:1: VARREF 0x55573deba4f0 <e26867#> {m60} @dt=0x55573e10a3a0@(nw1)  clk [RV] <- VAR 0x55573e10ad70 <e26614#> {m3} @dt=0x55573e10a3a0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55573e12e9c0 <e12946> {m60} [POS]
    1:2:1:1:1: VARREF 0x55573deba610 <e26868#> {m60} @dt=0x55573e10cc50@(nw1)  reset [RV] <- VAR 0x55573e10cd30 <e26620#> {m5} @dt=0x55573e10cc50@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x55573e12ebc0 <e12948> {m60} [UNNAMED]
    1:2:2:1: IF 0x55573e14d930 <e13793> {m61}
    1:2:2:1:1: VARREF 0x55573deba730 <e27375#> {m61} @dt=0x55573e10c830@(nw1)  clear [RV] <- VAR 0x55573e10c910 <e26617#> {m4} @dt=0x55573e10c830@(nw1)  clear INPUT PORT
    1:2:2:1:2: BEGIN 0x55573e12f060 <e12950> {m61} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55573e12f6f0 <e26870#> {m62} @dt=0x55573e1145d0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26c5b0 <e26883#> {m62} @dt=0x55573e1145d0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573deba850 <e26869#> {m62} @dt=0x55573e1145d0@(nw1)  register_write_execute [LV] => VAR 0x55573e1146b0 <e26682#> {m22} @dt=0x55573e1145d0@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e12fdd0 <e26885#> {m63} @dt=0x55573e114b30@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26c8e0 <e26898#> {m63} @dt=0x55573e114b30@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573deba970 <e26884#> {m63} @dt=0x55573e114b30@(nw1)  memory_to_register_execute [LV] => VAR 0x55573e114c10 <e26685#> {m23} @dt=0x55573e114b30@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e130430 <e26900#> {m64} @dt=0x55573e115090@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26cc10 <e26913#> {m64} @dt=0x55573e115090@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573debaa90 <e26899#> {m64} @dt=0x55573e115090@(nw1)  memory_write_execute [LV] => VAR 0x55573e115170 <e26688#> {m24} @dt=0x55573e115090@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e130ac0 <e26915#> {m65} @dt=0x55573e115f30@(nw2)
    1:2:2:1:2:1:1: CONST 0x55573e26cf40 <e26928#> {m65} @dt=0x55573e115f30@(nw2)  2'h0
    1:2:2:1:2:1:2: VARREF 0x55573debabb0 <e26914#> {m65} @dt=0x55573e115f30@(nw2)  ALU_src_B_execute [LV] => VAR 0x55573e116430 <e26691#> {m25} @dt=0x55573e115f30@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1311a0 <e26930#> {m66} @dt=0x55573e117190@(nw2)
    1:2:2:1:2:1:1: CONST 0x55573e130ed0 <e13002> {m66} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:2:1:2: VARREF 0x55573debacd0 <e26929#> {m66} @dt=0x55573e117190@(nw2)  register_destination_execute [LV] => VAR 0x55573e117690 <e26699#> {m26} @dt=0x55573e117190@(nw2)  register_destination_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e131850 <e26932#> {m67} @dt=0x55573e117ad0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26d270 <e26945#> {m67} @dt=0x55573e117ad0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573debadf0 <e26931#> {m67} @dt=0x55573e117ad0@(nw1)  HI_register_write_execute [LV] => VAR 0x55573e117bb0 <e26707#> {m27} @dt=0x55573e117ad0@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e131f00 <e26947#> {m68} @dt=0x55573e117ff0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26d5a0 <e26960#> {m68} @dt=0x55573e117ff0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573debaf10 <e26946#> {m68} @dt=0x55573e117ff0@(nw1)  LO_register_write_execute [LV] => VAR 0x55573e1180d0 <e26710#> {m28} @dt=0x55573e117ff0@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e132bc0 <e26962#> {m69} @dt=0x55573e118e70@(nw6)
    1:2:2:1:2:1:1: REPLICATE 0x55573e1329e0 <e13049> {m69} @dt=0x55573df988a0@(G/w6)
    1:2:2:1:2:1:1:1: CONST 0x55573e1326d0 <e13041> {m69} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55573e1322d0 <e13042> {m69} @dt=0x55573def1c40@(G/swu32/3)  ?32?sh6
    1:2:2:1:2:1:2: VARREF 0x55573debb030 <e26961#> {m69} @dt=0x55573e118e70@(nw6)  ALU_function_execute [LV] => VAR 0x55573e119370 <e26713#> {m29} @dt=0x55573e118e70@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e133840 <e26968#> {m70} @dt=0x55573e122160@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x55573e133660 <e13074> {m70} @dt=0x55573df6e510@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x55573e133350 <e13066> {m70} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55573e132f50 <e13067> {m70} @dt=0x55573def1c40@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x55573debb150 <e26967#> {m70} @dt=0x55573e122160@(nw5)  Rt_execute [LV] => VAR 0x55573e122600 <e26781#> {m42} @dt=0x55573e122160@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1344f0 <e26974#> {m71} @dt=0x55573e123370@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x55573e134310 <e13099> {m71} @dt=0x55573df6e510@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x55573e134000 <e13091> {m71} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55573e133c00 <e13092> {m71} @dt=0x55573def1c40@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x55573debb270 <e26973#> {m71} @dt=0x55573e123370@(nw5)  Rd_execute [LV] => VAR 0x55573e123870 <e26789#> {m43} @dt=0x55573e123370@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1351a0 <e26980#> {m72} @dt=0x55573e121270@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x55573e134fc0 <e13124> {m72} @dt=0x55573df6e510@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x55573e134cb0 <e13116> {m72} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55573e1348b0 <e13117> {m72} @dt=0x55573def1c40@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x55573debb390 <e26979#> {m72} @dt=0x55573e121270@(nw5)  Rs_execute [LV] => VAR 0x55573e1216f0 <e26773#> {m41} @dt=0x55573e121270@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e135ec0 <e26986#> {m73} @dt=0x55573e124670@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x55573e135ce0 <e13149> {m73} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x55573e1359d0 <e13141> {m73} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55573e1355d0 <e13142> {m73} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x55573debb4b0 <e26985#> {m73} @dt=0x55573e124670@(nw32)  sign_imm_execute [LV] => VAR 0x55573e124b70 <e26797#> {m44} @dt=0x55573e124670@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e136560 <e26992#> {m74} @dt=0x55573e1198b0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26dd30 <e27005#> {m74} @dt=0x55573e1198b0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573debb5d0 <e26991#> {m74} @dt=0x55573e1198b0@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x55573e119990 <e26721#> {m30} @dt=0x55573e1198b0@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e136c20 <e27007#> {m75} @dt=0x55573e119e50@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26e060 <e27020#> {m75} @dt=0x55573e119e50@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573debb6f0 <e27006#> {m75} @dt=0x55573e119e50@(nw1)  j_instruction_execute [LV] => VAR 0x55573e119f30 <e26724#> {m31} @dt=0x55573e119e50@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1372b0 <e27022#> {m76} @dt=0x55573e11a3f0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26e390 <e27035#> {m76} @dt=0x55573e11a3f0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573debb810 <e27021#> {m76} @dt=0x55573e11a3f0@(nw1)  using_HI_LO_execute [LV] => VAR 0x55573e11a4d0 <e26727#> {m32} @dt=0x55573e11a3f0@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1378d0 <e27037#> {m77} @dt=0x55573e11b750@(nw6)
    1:2:2:1:2:1:1: CONST 0x55573e26e6c0 <e27050#> {m77} @dt=0x55573e11b750@(nw6)  6'h0
    1:2:2:1:2:1:2: VARREF 0x55573debb930 <e27036#> {m77} @dt=0x55573e11b750@(nw6)  op_execute [LV] => VAR 0x55573e11bc50 <e26733#> {m34} @dt=0x55573e11b750@(nw6)  op_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e138650 <e27052#> {m79} @dt=0x55573e12ca00@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x55573e138470 <e13218> {m79} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x55573e138160 <e13210> {m79} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55573e137d60 <e13211> {m79} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x55573debba50 <e27051#> {m79} @dt=0x55573e12ca00@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x55573e12cf00 <e26853#> {m54} @dt=0x55573e12ca00@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e139390 <e27058#> {m80} @dt=0x55573e12dda0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x55573e1391b0 <e13243> {m80} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x55573e138ea0 <e13235> {m80} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55573e138aa0 <e13236> {m80} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x55573debbb70 <e27057#> {m80} @dt=0x55573e12dda0@(nw32)  j_program_counter_execute [LV] => VAR 0x55573e12e2a0 <e26861#> {m55} @dt=0x55573e12dda0@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e13a010 <e27064#> {m81} @dt=0x55573e12a490@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x55573e139e30 <e13268> {m81} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x55573e139b20 <e13260> {m81} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55573e139720 <e13261> {m81} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x55573debbc90 <e27063#> {m81} @dt=0x55573e12a490@(nw32)  src_A_execute [LV] => VAR 0x55573e12a990 <e26837#> {m52} @dt=0x55573e12a490@(nw32)  src_A_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e13ac90 <e27070#> {m82} @dt=0x55573e12b700@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x55573e13aab0 <e13293> {m82} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x55573e13a7a0 <e13285> {m82} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55573e13a3a0 <e13286> {m82} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x55573debbdb0 <e27069#> {m82} @dt=0x55573e12b700@(nw32)  src_B_execute [LV] => VAR 0x55573e12bc00 <e26845#> {m53} @dt=0x55573e12b700@(nw32)  src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e13b320 <e27076#> {m84} @dt=0x55573e11a950@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26ed70 <e27089#> {m84} @dt=0x55573e11a950@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573debbed0 <e27075#> {m84} @dt=0x55573e11a950@(nw1)  HALT_execute [LV] => VAR 0x55573e11aa30 <e26730#> {m33} @dt=0x55573e11a950@(nw1)  HALT_execute OUTPUT PORT
    1:2:2:1:3: IF 0x55573e14d860 <e13791> {m85}
    1:2:2:1:3:1: VARREF 0x55573debbff0 <e27374#> {m85} @dt=0x55573e10cc50@(nw1)  reset [RV] <- VAR 0x55573e10cd30 <e26620#> {m5} @dt=0x55573e10cc50@(nw1)  reset INPUT PORT
    1:2:2:1:3:2: BEGIN 0x55573e13b7b0 <e13308> {m85} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e13be40 <e27091#> {m86} @dt=0x55573e1145d0@(nw1)
    1:2:2:1:3:2:1:1: CONST 0x55573e26f0a0 <e27104#> {m86} @dt=0x55573e1145d0@(nw1)  1'h0
    1:2:2:1:3:2:1:2: VARREF 0x55573debc110 <e27090#> {m86} @dt=0x55573e1145d0@(nw1)  register_write_execute [LV] => VAR 0x55573e1146b0 <e26682#> {m22} @dt=0x55573e1145d0@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e13c520 <e27106#> {m87} @dt=0x55573e114b30@(nw1)
    1:2:2:1:3:2:1:1: CONST 0x55573e26f3d0 <e27119#> {m87} @dt=0x55573e114b30@(nw1)  1'h0
    1:2:2:1:3:2:1:2: VARREF 0x55573debc230 <e27105#> {m87} @dt=0x55573e114b30@(nw1)  memory_to_register_execute [LV] => VAR 0x55573e114c10 <e26685#> {m23} @dt=0x55573e114b30@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e13cb80 <e27121#> {m88} @dt=0x55573e115090@(nw1)
    1:2:2:1:3:2:1:1: CONST 0x55573e26f700 <e27134#> {m88} @dt=0x55573e115090@(nw1)  1'h0
    1:2:2:1:3:2:1:2: VARREF 0x55573debc350 <e27120#> {m88} @dt=0x55573e115090@(nw1)  memory_write_execute [LV] => VAR 0x55573e115170 <e26688#> {m24} @dt=0x55573e115090@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e13d210 <e27136#> {m89} @dt=0x55573e115f30@(nw2)
    1:2:2:1:3:2:1:1: CONST 0x55573e26fa30 <e27149#> {m89} @dt=0x55573e115f30@(nw2)  2'h0
    1:2:2:1:3:2:1:2: VARREF 0x55573debc470 <e27135#> {m89} @dt=0x55573e115f30@(nw2)  ALU_src_B_execute [LV] => VAR 0x55573e116430 <e26691#> {m25} @dt=0x55573e115f30@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e13d8f0 <e27151#> {m90} @dt=0x55573e117190@(nw2)
    1:2:2:1:3:2:1:1: CONST 0x55573e13d620 <e13360> {m90} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:3:2:1:2: VARREF 0x55573debc590 <e27150#> {m90} @dt=0x55573e117190@(nw2)  register_destination_execute [LV] => VAR 0x55573e117690 <e26699#> {m26} @dt=0x55573e117190@(nw2)  register_destination_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e13dfa0 <e27153#> {m91} @dt=0x55573e117ad0@(nw1)
    1:2:2:1:3:2:1:1: CONST 0x55573e26fd60 <e27166#> {m91} @dt=0x55573e117ad0@(nw1)  1'h0
    1:2:2:1:3:2:1:2: VARREF 0x55573debc6b0 <e27152#> {m91} @dt=0x55573e117ad0@(nw1)  HI_register_write_execute [LV] => VAR 0x55573e117bb0 <e26707#> {m27} @dt=0x55573e117ad0@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e13e650 <e27168#> {m92} @dt=0x55573e117ff0@(nw1)
    1:2:2:1:3:2:1:1: CONST 0x55573e270090 <e27181#> {m92} @dt=0x55573e117ff0@(nw1)  1'h0
    1:2:2:1:3:2:1:2: VARREF 0x55573debc7d0 <e27167#> {m92} @dt=0x55573e117ff0@(nw1)  LO_register_write_execute [LV] => VAR 0x55573e1180d0 <e26710#> {m28} @dt=0x55573e117ff0@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e13f310 <e27183#> {m93} @dt=0x55573e118e70@(nw6)
    1:2:2:1:3:2:1:1: REPLICATE 0x55573e13f130 <e13407> {m93} @dt=0x55573df988a0@(G/w6)
    1:2:2:1:3:2:1:1:1: CONST 0x55573e13ee20 <e13399> {m93} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:3:2:1:1:2: CONST 0x55573e13ea20 <e13400> {m93} @dt=0x55573def1c40@(G/swu32/3)  ?32?sh6
    1:2:2:1:3:2:1:2: VARREF 0x55573debc8f0 <e27182#> {m93} @dt=0x55573e118e70@(nw6)  ALU_function_execute [LV] => VAR 0x55573e119370 <e26713#> {m29} @dt=0x55573e118e70@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e13ff90 <e27189#> {m94} @dt=0x55573e122160@(nw5)
    1:2:2:1:3:2:1:1: REPLICATE 0x55573e13fdb0 <e13432> {m94} @dt=0x55573df6e510@(G/w5)
    1:2:2:1:3:2:1:1:1: CONST 0x55573e13faa0 <e13424> {m94} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:3:2:1:1:2: CONST 0x55573e13f6a0 <e13425> {m94} @dt=0x55573def1c40@(G/swu32/3)  ?32?sh5
    1:2:2:1:3:2:1:2: VARREF 0x55573debca10 <e27188#> {m94} @dt=0x55573e122160@(nw5)  Rt_execute [LV] => VAR 0x55573e122600 <e26781#> {m42} @dt=0x55573e122160@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e140c40 <e27195#> {m95} @dt=0x55573e123370@(nw5)
    1:2:2:1:3:2:1:1: REPLICATE 0x55573e140a60 <e13457> {m95} @dt=0x55573df6e510@(G/w5)
    1:2:2:1:3:2:1:1:1: CONST 0x55573e140750 <e13449> {m95} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:3:2:1:1:2: CONST 0x55573e140350 <e13450> {m95} @dt=0x55573def1c40@(G/swu32/3)  ?32?sh5
    1:2:2:1:3:2:1:2: VARREF 0x55573debcb30 <e27194#> {m95} @dt=0x55573e123370@(nw5)  Rd_execute [LV] => VAR 0x55573e123870 <e26789#> {m43} @dt=0x55573e123370@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e1418f0 <e27201#> {m96} @dt=0x55573e121270@(nw5)
    1:2:2:1:3:2:1:1: REPLICATE 0x55573e141710 <e13482> {m96} @dt=0x55573df6e510@(G/w5)
    1:2:2:1:3:2:1:1:1: CONST 0x55573e141400 <e13474> {m96} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:3:2:1:1:2: CONST 0x55573e141000 <e13475> {m96} @dt=0x55573def1c40@(G/swu32/3)  ?32?sh5
    1:2:2:1:3:2:1:2: VARREF 0x55573debcc50 <e27200#> {m96} @dt=0x55573e121270@(nw5)  Rs_execute [LV] => VAR 0x55573e1216f0 <e26773#> {m41} @dt=0x55573e121270@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e142610 <e27207#> {m97} @dt=0x55573e124670@(nw32)
    1:2:2:1:3:2:1:1: REPLICATE 0x55573e142430 <e13507> {m97} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:2:1:1:1: CONST 0x55573e142120 <e13499> {m97} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:3:2:1:1:2: CONST 0x55573e141d20 <e13500> {m97} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:3:2:1:2: VARREF 0x55573debcd70 <e27206#> {m97} @dt=0x55573e124670@(nw32)  sign_imm_execute [LV] => VAR 0x55573e124b70 <e26797#> {m44} @dt=0x55573e124670@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e142cb0 <e27213#> {m98} @dt=0x55573e1198b0@(nw1)
    1:2:2:1:3:2:1:1: CONST 0x55573e270820 <e27226#> {m98} @dt=0x55573e1198b0@(nw1)  1'h0
    1:2:2:1:3:2:1:2: VARREF 0x55573debce90 <e27212#> {m98} @dt=0x55573e1198b0@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x55573e119990 <e26721#> {m30} @dt=0x55573e1198b0@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e143370 <e27228#> {m99} @dt=0x55573e119e50@(nw1)
    1:2:2:1:3:2:1:1: CONST 0x55573e270b50 <e27241#> {m99} @dt=0x55573e119e50@(nw1)  1'h0
    1:2:2:1:3:2:1:2: VARREF 0x55573debcfb0 <e27227#> {m99} @dt=0x55573e119e50@(nw1)  j_instruction_execute [LV] => VAR 0x55573e119f30 <e26724#> {m31} @dt=0x55573e119e50@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e143a00 <e27243#> {m100} @dt=0x55573e11a3f0@(nw1)
    1:2:2:1:3:2:1:1: CONST 0x55573e270e80 <e27256#> {m100} @dt=0x55573e11a3f0@(nw1)  1'h0
    1:2:2:1:3:2:1:2: VARREF 0x55573debd0d0 <e27242#> {m100} @dt=0x55573e11a3f0@(nw1)  using_HI_LO_execute [LV] => VAR 0x55573e11a4d0 <e26727#> {m32} @dt=0x55573e11a3f0@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e144020 <e27258#> {m101} @dt=0x55573e11b750@(nw6)
    1:2:2:1:3:2:1:1: CONST 0x55573e2711b0 <e27271#> {m101} @dt=0x55573e11b750@(nw6)  6'h0
    1:2:2:1:3:2:1:2: VARREF 0x55573debd1f0 <e27257#> {m101} @dt=0x55573e11b750@(nw6)  op_execute [LV] => VAR 0x55573e11bc50 <e26733#> {m34} @dt=0x55573e11b750@(nw6)  op_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e144da0 <e27273#> {m103} @dt=0x55573e12ca00@(nw32)
    1:2:2:1:3:2:1:1: REPLICATE 0x55573e144bc0 <e13576> {m103} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:2:1:1:1: CONST 0x55573e1448b0 <e13568> {m103} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:3:2:1:1:2: CONST 0x55573e1444b0 <e13569> {m103} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:3:2:1:2: VARREF 0x55573debd310 <e27272#> {m103} @dt=0x55573e12ca00@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x55573e12cf00 <e26853#> {m54} @dt=0x55573e12ca00@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e145ae0 <e27279#> {m104} @dt=0x55573e12dda0@(nw32)
    1:2:2:1:3:2:1:1: REPLICATE 0x55573e145900 <e13601> {m104} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:2:1:1:1: CONST 0x55573e1455f0 <e13593> {m104} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:3:2:1:1:2: CONST 0x55573e1451f0 <e13594> {m104} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:3:2:1:2: VARREF 0x55573debd430 <e27278#> {m104} @dt=0x55573e12dda0@(nw32)  j_program_counter_execute [LV] => VAR 0x55573e12e2a0 <e26861#> {m55} @dt=0x55573e12dda0@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e146760 <e27285#> {m105} @dt=0x55573e12a490@(nw32)
    1:2:2:1:3:2:1:1: REPLICATE 0x55573e146580 <e13626> {m105} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:2:1:1:1: CONST 0x55573e146270 <e13618> {m105} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:3:2:1:1:2: CONST 0x55573e145e70 <e13619> {m105} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:3:2:1:2: VARREF 0x55573debd550 <e27284#> {m105} @dt=0x55573e12a490@(nw32)  src_A_execute [LV] => VAR 0x55573e12a990 <e26837#> {m52} @dt=0x55573e12a490@(nw32)  src_A_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e1473e0 <e27291#> {m106} @dt=0x55573e12b700@(nw32)
    1:2:2:1:3:2:1:1: REPLICATE 0x55573e147200 <e13651> {m106} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:2:1:1:1: CONST 0x55573e146ef0 <e13643> {m106} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:3:2:1:1:2: CONST 0x55573e146af0 <e13644> {m106} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:3:2:1:2: VARREF 0x55573debd670 <e27290#> {m106} @dt=0x55573e12b700@(nw32)  src_B_execute [LV] => VAR 0x55573e12bc00 <e26845#> {m53} @dt=0x55573e12b700@(nw32)  src_B_execute OUTPUT PORT
    1:2:2:1:3:2:1: ASSIGNDLY 0x55573e147a70 <e27297#> {m108} @dt=0x55573e11a950@(nw1)
    1:2:2:1:3:2:1:1: CONST 0x55573e271860 <e27310#> {m108} @dt=0x55573e11a950@(nw1)  1'h0
    1:2:2:1:3:2:1:2: VARREF 0x55573debd790 <e27296#> {m108} @dt=0x55573e11a950@(nw1)  HALT_execute [LV] => VAR 0x55573e11aa30 <e26730#> {m33} @dt=0x55573e11a950@(nw1)  HALT_execute OUTPUT PORT
    1:2:2:1:3:3: BEGIN 0x55573e147cf0 <e13665> {m109} [UNNAMED]
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e148170 <e27312#> {m110} @dt=0x55573e1145d0@(nw1)
    1:2:2:1:3:3:1:1: VARREF 0x55573debd8b0 <e27313#> {m110} @dt=0x55573e10d070@(nw1)  register_write_decode [RV] <- VAR 0x55573e10d150 <e26623#> {m8} @dt=0x55573e10d070@(nw1)  register_write_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573debd9d0 <e27311#> {m110} @dt=0x55573e1145d0@(nw1)  register_write_execute [LV] => VAR 0x55573e1146b0 <e26682#> {m22} @dt=0x55573e1145d0@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e148640 <e27315#> {m111} @dt=0x55573e114b30@(nw1)
    1:2:2:1:3:3:1:1: VARREF 0x55573debdaf0 <e27316#> {m111} @dt=0x55573e10d490@(nw1)  memory_to_register_decode [RV] <- VAR 0x55573e10d570 <e26626#> {m9} @dt=0x55573e10d490@(nw1)  memory_to_register_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573debdc10 <e27314#> {m111} @dt=0x55573e114b30@(nw1)  memory_to_register_execute [LV] => VAR 0x55573e114c10 <e26685#> {m23} @dt=0x55573e114b30@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e148a70 <e27318#> {m112} @dt=0x55573e115090@(nw1)
    1:2:2:1:3:3:1:1: VARREF 0x55573debdd30 <e27319#> {m112} @dt=0x55573e10d8b0@(nw1)  memory_write_decode [RV] <- VAR 0x55573e10d990 <e26629#> {m10} @dt=0x55573e10d8b0@(nw1)  memory_write_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e1fa8b0 <e27317#> {m112} @dt=0x55573e115090@(nw1)  memory_write_execute [LV] => VAR 0x55573e115170 <e26688#> {m24} @dt=0x55573e115090@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e148ed0 <e27321#> {m113} @dt=0x55573e115f30@(nw2)
    1:2:2:1:3:3:1:1: VARREF 0x55573e1fa9d0 <e27322#> {m113} @dt=0x55573e10e510@(nw2)  ALU_src_B_decode [RV] <- VAR 0x55573e10ea10 <e26632#> {m11} @dt=0x55573e10e510@(nw2)  ALU_src_B_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e0136a0 <e27320#> {m113} @dt=0x55573e115f30@(nw2)  ALU_src_B_execute [LV] => VAR 0x55573e116430 <e26691#> {m25} @dt=0x55573e115f30@(nw2)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e1493a0 <e27324#> {m114} @dt=0x55573e117190@(nw2)
    1:2:2:1:3:3:1:1: VARREF 0x55573e0137c0 <e27325#> {m114} @dt=0x55573e10f770@(nw2)  register_destination_decode [RV] <- VAR 0x55573e10fc70 <e26640#> {m12} @dt=0x55573e10f770@(nw2)  register_destination_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e0138e0 <e27323#> {m114} @dt=0x55573e117190@(nw2)  register_destination_execute [LV] => VAR 0x55573e117690 <e26699#> {m26} @dt=0x55573e117190@(nw2)  register_destination_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e149840 <e27327#> {m115} @dt=0x55573e117ad0@(nw1)
    1:2:2:1:3:3:1:1: VARREF 0x55573e013a00 <e27328#> {m115} @dt=0x55573e1100b0@(nw1)  HI_register_write_decode [RV] <- VAR 0x55573e110190 <e26648#> {m13} @dt=0x55573e1100b0@(nw1)  HI_register_write_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e013b20 <e27326#> {m115} @dt=0x55573e117ad0@(nw1)  HI_register_write_execute [LV] => VAR 0x55573e117bb0 <e26707#> {m27} @dt=0x55573e117ad0@(nw1)  HI_register_write_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e149ce0 <e27330#> {m116} @dt=0x55573e117ff0@(nw1)
    1:2:2:1:3:3:1:1: VARREF 0x55573e013c40 <e27331#> {m116} @dt=0x55573e1105d0@(nw1)  LO_register_write_decode [RV] <- VAR 0x55573e1106b0 <e26651#> {m14} @dt=0x55573e1105d0@(nw1)  LO_register_write_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e013d60 <e27329#> {m116} @dt=0x55573e117ff0@(nw1)  LO_register_write_execute [LV] => VAR 0x55573e1180d0 <e26710#> {m28} @dt=0x55573e117ff0@(nw1)  LO_register_write_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e14a110 <e27333#> {m117} @dt=0x55573e118e70@(nw6)
    1:2:2:1:3:3:1:1: VARREF 0x55573e1fbb00 <e27334#> {m117} @dt=0x55573e111450@(nw6)  ALU_function_decode [RV] <- VAR 0x55573e111950 <e26654#> {m15} @dt=0x55573e111450@(nw6)  ALU_function_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e1fbc20 <e27332#> {m117} @dt=0x55573e118e70@(nw6)  ALU_function_execute [LV] => VAR 0x55573e119370 <e26713#> {m29} @dt=0x55573e118e70@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e14a4c0 <e27336#> {m118} @dt=0x55573e121270@(nw5)
    1:2:2:1:3:3:1:1: VARREF 0x55573e1fbd40 <e27337#> {m118} @dt=0x55573e11c9d0@(nw5)  Rs_decode [RV] <- VAR 0x55573e11ced0 <e26741#> {m36} @dt=0x55573e11c9d0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e1fbe60 <e27335#> {m118} @dt=0x55573e121270@(nw5)  Rs_execute [LV] => VAR 0x55573e1216f0 <e26773#> {m41} @dt=0x55573e121270@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e14a8a0 <e27339#> {m119} @dt=0x55573e122160@(nw5)
    1:2:2:1:3:3:1:1: VARREF 0x55573e1fbf80 <e27340#> {m119} @dt=0x55573e11dc10@(nw5)  Rt_decode [RV] <- VAR 0x55573e11e110 <e26749#> {m37} @dt=0x55573e11dc10@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e1fc0a0 <e27338#> {m119} @dt=0x55573e122160@(nw5)  Rt_execute [LV] => VAR 0x55573e122600 <e26781#> {m42} @dt=0x55573e122160@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e14ac80 <e27342#> {m120} @dt=0x55573e123370@(nw5)
    1:2:2:1:3:3:1:1: VARREF 0x55573e1fc1c0 <e27343#> {m120} @dt=0x55573e11ee80@(nw5)  Rd_decode [RV] <- VAR 0x55573e11f380 <e26757#> {m38} @dt=0x55573e11ee80@(nw5)  Rd_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e1fc2e0 <e27341#> {m120} @dt=0x55573e123370@(nw5)  Rd_execute [LV] => VAR 0x55573e123870 <e26789#> {m43} @dt=0x55573e123370@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e14b0a0 <e27345#> {m121} @dt=0x55573e124670@(nw32)
    1:2:2:1:3:3:1:1: VARREF 0x55573e1fc400 <e27346#> {m121} @dt=0x55573e1200f0@(nw32)  sign_imm_decode [RV] <- VAR 0x55573e1205f0 <e26765#> {m39} @dt=0x55573e1200f0@(nw32)  sign_imm_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e1fc520 <e27344#> {m121} @dt=0x55573e124670@(nw32)  sign_imm_execute [LV] => VAR 0x55573e124b70 <e26797#> {m44} @dt=0x55573e124670@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e14b590 <e27348#> {m122} @dt=0x55573e1198b0@(nw1)
    1:2:2:1:3:3:1:1: VARREF 0x55573e1fc640 <e27349#> {m122} @dt=0x55573e111dd0@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x55573e111eb0 <e26662#> {m16} @dt=0x55573e111dd0@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e1fc760 <e27347#> {m122} @dt=0x55573e1198b0@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x55573e119990 <e26721#> {m30} @dt=0x55573e1198b0@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e14b9f0 <e27351#> {m123} @dt=0x55573e119e50@(nw1)
    1:2:2:1:3:3:1:1: VARREF 0x55573e1fc880 <e27352#> {m123} @dt=0x55573e112330@(nw1)  j_instruction_decode [RV] <- VAR 0x55573e112410 <e26665#> {m17} @dt=0x55573e112330@(nw1)  j_instruction_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e1fc9a0 <e27350#> {m123} @dt=0x55573e119e50@(nw1)  j_instruction_execute [LV] => VAR 0x55573e119f30 <e26724#> {m31} @dt=0x55573e119e50@(nw1)  j_instruction_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e14be50 <e27354#> {m124} @dt=0x55573e11a3f0@(nw1)
    1:2:2:1:3:3:1:1: VARREF 0x55573e1fcac0 <e27355#> {m124} @dt=0x55573e1128d0@(nw1)  using_HI_LO_decode [RV] <- VAR 0x55573e1129b0 <e26668#> {m18} @dt=0x55573e1128d0@(nw1)  using_HI_LO_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e1fcbe0 <e27353#> {m124} @dt=0x55573e11a3f0@(nw1)  using_HI_LO_execute [LV] => VAR 0x55573e11a4d0 <e26727#> {m32} @dt=0x55573e11a3f0@(nw1)  using_HI_LO_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e14c200 <e27357#> {m125} @dt=0x55573e11b750@(nw6)
    1:2:2:1:3:3:1:1: VARREF 0x55573e1fcd00 <e27358#> {m125} @dt=0x55573e113c30@(nw6)  op_decode [RV] <- VAR 0x55573e114130 <e26674#> {m20} @dt=0x55573e113c30@(nw6)  op_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e1fce20 <e27356#> {m125} @dt=0x55573e11b750@(nw6)  op_execute [LV] => VAR 0x55573e11bc50 <e26733#> {m34} @dt=0x55573e11b750@(nw6)  op_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e14c6d0 <e27360#> {m127} @dt=0x55573e12ca00@(nw32)
    1:2:2:1:3:3:1:1: VARREF 0x55573e1fcf40 <e27361#> {m127} @dt=0x55573e127e80@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x55573e128380 <e26821#> {m49} @dt=0x55573e127e80@(nw32)  program_counter_plus_four_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e1fd060 <e27359#> {m127} @dt=0x55573e12ca00@(nw32)  program_counter_plus_four_execute [LV] => VAR 0x55573e12cf00 <e26853#> {m54} @dt=0x55573e12ca00@(nw32)  program_counter_plus_four_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e14cba0 <e27363#> {m128} @dt=0x55573e12dda0@(nw32)
    1:2:2:1:3:3:1:1: VARREF 0x55573e1fd180 <e27364#> {m128} @dt=0x55573e1291e0@(nw32)  j_program_counter_decode [RV] <- VAR 0x55573e1296e0 <e26829#> {m50} @dt=0x55573e1291e0@(nw32)  j_program_counter_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e1fd2a0 <e27362#> {m128} @dt=0x55573e12dda0@(nw32)  j_program_counter_execute [LV] => VAR 0x55573e12e2a0 <e26861#> {m55} @dt=0x55573e12dda0@(nw32)  j_program_counter_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e14cf20 <e27366#> {m129} @dt=0x55573e12a490@(nw32)
    1:2:2:1:3:3:1:1: VARREF 0x55573e1fd3c0 <e27367#> {m129} @dt=0x55573e125910@(nw32)  src_A_decode [RV] <- VAR 0x55573e125e10 <e26805#> {m47} @dt=0x55573e125910@(nw32)  src_A_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e1fd4e0 <e27365#> {m129} @dt=0x55573e12a490@(nw32)  src_A_execute [LV] => VAR 0x55573e12a990 <e26837#> {m52} @dt=0x55573e12a490@(nw32)  src_A_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e14d300 <e27369#> {m130} @dt=0x55573e12b700@(nw32)
    1:2:2:1:3:3:1:1: VARREF 0x55573e1fd600 <e27370#> {m130} @dt=0x55573e126b80@(nw32)  src_B_decode [RV] <- VAR 0x55573e127080 <e26813#> {m48} @dt=0x55573e126b80@(nw32)  src_B_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e1fd720 <e27368#> {m130} @dt=0x55573e12b700@(nw32)  src_B_execute [LV] => VAR 0x55573e12bc00 <e26845#> {m53} @dt=0x55573e12b700@(nw32)  src_B_execute OUTPUT PORT
    1:2:2:1:3:3:1: ASSIGNDLY 0x55573e14d720 <e27372#> {m132} @dt=0x55573e11a950@(nw1)
    1:2:2:1:3:3:1:1: VARREF 0x55573e1fd840 <e27373#> {m132} @dt=0x55573e112e30@(nw1)  HALT_decode [RV] <- VAR 0x55573e112f10 <e26671#> {m19} @dt=0x55573e112e30@(nw1)  HALT_decode INPUT PORT
    1:2:2:1:3:3:1:2: VARREF 0x55573e1fd960 <e27371#> {m132} @dt=0x55573e11a950@(nw1)  HALT_execute [LV] => VAR 0x55573e11aa30 <e26730#> {m33} @dt=0x55573e11a950@(nw1)  HALT_execute OUTPUT PORT
    1: MODULE 0x55573e154710 <e17443> {n1}  Execute_Memory_Register  L3
    1:2: VAR 0x55573e154ae0 <e26195#> {n3} @dt=0x55573e154a00@(nw1)  clk INPUT PORT
    1:2: VAR 0x55573e154f00 <e26198#> {n4} @dt=0x55573e154e20@(nw1)  reset INPUT PORT
    1:2: VAR 0x55573e155320 <e26201#> {n7} @dt=0x55573e155240@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x55573e155780 <e26204#> {n8} @dt=0x55573e1556a0@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x55573e155be0 <e26207#> {n9} @dt=0x55573e155b00@(nw1)  memory_write_execute INPUT PORT
    1:2: VAR 0x55573e156040 <e26210#> {n10} @dt=0x55573e155f60@(nw1)  HI_register_write_execute INPUT PORT
    1:2: VAR 0x55573e156460 <e26213#> {n11} @dt=0x55573e156380@(nw1)  LO_register_write_execute INPUT PORT
    1:2: VAR 0x55573e156a00 <e26216#> {n12} @dt=0x55573e156920@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x55573e156fa0 <e26219#> {n13} @dt=0x55573e156ec0@(nw1)  j_instruction_execute INPUT PORT
    1:2: VAR 0x55573e157500 <e26222#> {n14} @dt=0x55573e157420@(nw1)  HALT_execute INPUT PORT
    1:2: VAR 0x55573e158720 <e26225#> {n15} @dt=0x55573e158220@(nw6)  op_execute INPUT PORT
    1:2: VAR 0x55573e1599c0 <e26233#> {n16} @dt=0x55573e1594c0@(nw32)  src_A_ALU_execute INPUT PORT
    1:2: VAR 0x55573e159fa0 <e26241#> {n18} @dt=0x55573e159ec0@(nw1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x55573e15a500 <e26244#> {n19} @dt=0x55573e15a420@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x55573e15aac0 <e26247#> {n20} @dt=0x55573e15a9e0@(nw1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x55573e15b0e0 <e26250#> {n21} @dt=0x55573e15b000@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2: VAR 0x55573e15b6f0 <e26253#> {n22} @dt=0x55573e15b610@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2: VAR 0x55573e15bcd0 <e26256#> {n23} @dt=0x55573e15bbf0@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2: VAR 0x55573e15c2c0 <e26259#> {n24} @dt=0x55573e15c1e0@(nw1)  j_instruction_memory OUTPUT PORT
    1:2: VAR 0x55573e15c820 <e26262#> {n25} @dt=0x55573e15c740@(nw1)  HALT_memory OUTPUT PORT
    1:2: VAR 0x55573e15da70 <e26265#> {n26} @dt=0x55573e15d570@(nw6)  op_memory OUTPUT PORT
    1:2: VAR 0x55573e15ed70 <e26273#> {n27} @dt=0x55573e15e870@(nw32)  src_A_ALU_memory OUTPUT PORT
    1:2: VAR 0x55573e1600a0 <e26281#> {n30} @dt=0x55573e15fba0@(nw32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x55573e161390 <e26289#> {n31} @dt=0x55573e160e90@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x55573e162680 <e26297#> {n32} @dt=0x55573e162180@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x55573e163760 <e26305#> {n33} @dt=0x55573e1632e0@(nw32)  write_data_execute INPUT PORT
    1:2: VAR 0x55573e164a30 <e26313#> {n34} @dt=0x55573e164530@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x55573e165d50 <e26321#> {n35} @dt=0x55573e165850@(nw32)  j_program_counter_execute INPUT PORT
    1:2: VAR 0x55573e167090 <e26329#> {n37} @dt=0x55573e166b90@(nw32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x55573e168380 <e26337#> {n38} @dt=0x55573e167e80@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x55573e169670 <e26345#> {n39} @dt=0x55573e169170@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x55573e16a960 <e26353#> {n40} @dt=0x55573e16a460@(nw32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x55573e16bc50 <e26361#> {n41} @dt=0x55573e16b750@(nw5)  write_register_memory OUTPUT PORT
    1:2: VAR 0x55573e16cfb0 <e26369#> {n42} @dt=0x55573e16cab0@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2: ALWAYS 0x55573e179230 <e14693> {n46} [always_ff]
    1:2:1: SENTREE 0x55573e16d790 <e14415> {n46}
    1:2:1:1: SENITEM 0x55573e16d440 <e14409> {n46} [POS]
    1:2:1:1:1: VARREF 0x55573e104000 <e26375#> {n46} @dt=0x55573e154a00@(nw1)  clk [RV] <- VAR 0x55573e154ae0 <e26195#> {n3} @dt=0x55573e154a00@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55573e16d6d0 <e14414> {n46} [POS]
    1:2:1:1:1: VARREF 0x55573dee20d0 <e26376#> {n46} @dt=0x55573e154e20@(nw1)  reset [RV] <- VAR 0x55573e154f00 <e26198#> {n4} @dt=0x55573e154e20@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x55573e16d8d0 <e14416> {n46} [UNNAMED]
    1:2:2:1: IF 0x55573e1790e0 <e14690> {n47}
    1:2:2:1:1: VARREF 0x55573dee21f0 <e26611#> {n47} @dt=0x55573e154e20@(nw1)  reset [RV] <- VAR 0x55573e154f00 <e26198#> {n4} @dt=0x55573e154e20@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x55573e16dd70 <e14418> {n47} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55573e16e400 <e26378#> {n48} @dt=0x55573e159ec0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26a090 <e26391#> {n48} @dt=0x55573e159ec0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573dee2310 <e26377#> {n48} @dt=0x55573e159ec0@(nw1)  register_write_memory [LV] => VAR 0x55573e159fa0 <e26241#> {n18} @dt=0x55573e159ec0@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e16eae0 <e26393#> {n49} @dt=0x55573e15a420@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26a3c0 <e26406#> {n49} @dt=0x55573e15a420@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573dee2430 <e26392#> {n49} @dt=0x55573e15a420@(nw1)  memory_to_register_memory [LV] => VAR 0x55573e15a500 <e26244#> {n19} @dt=0x55573e15a420@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e16f140 <e26408#> {n50} @dt=0x55573e15a9e0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26a6f0 <e26421#> {n50} @dt=0x55573e15a9e0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573dee2550 <e26407#> {n50} @dt=0x55573e15a9e0@(nw1)  memory_write_memory [LV] => VAR 0x55573e15aac0 <e26247#> {n20} @dt=0x55573e15a9e0@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e16f820 <e26423#> {n51} @dt=0x55573e15b000@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26aa20 <e26436#> {n51} @dt=0x55573e15b000@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573dee2670 <e26422#> {n51} @dt=0x55573e15b000@(nw1)  HI_register_write_memory [LV] => VAR 0x55573e15b0e0 <e26250#> {n21} @dt=0x55573e15b000@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e16fed0 <e26438#> {n52} @dt=0x55573e15b610@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26ad50 <e26451#> {n52} @dt=0x55573e15b610@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573dee2790 <e26437#> {n52} @dt=0x55573e15b610@(nw1)  LO_register_write_memory [LV] => VAR 0x55573e15b6f0 <e26253#> {n22} @dt=0x55573e15b610@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e170550 <e26453#> {n53} @dt=0x55573e15bbf0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26b080 <e26466#> {n53} @dt=0x55573e15bbf0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573dee28b0 <e26452#> {n53} @dt=0x55573e15bbf0@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x55573e15bcd0 <e26256#> {n23} @dt=0x55573e15bbf0@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e170be0 <e26468#> {n54} @dt=0x55573e166b90@(nw32)
    1:2:2:1:2:1:1: CONST 0x55573e170910 <e14492> {n54} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55573dee29d0 <e26467#> {n54} @dt=0x55573e166b90@(nw32)  ALU_output_memory [LV] => VAR 0x55573e167090 <e26329#> {n37} @dt=0x55573e166b90@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e171270 <e26474#> {n55} @dt=0x55573e167e80@(nw32)
    1:2:2:1:2:1:1: CONST 0x55573e170fa0 <e14503> {n55} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55573dee2af0 <e26473#> {n55} @dt=0x55573e167e80@(nw32)  ALU_HI_output_memory [LV] => VAR 0x55573e168380 <e26337#> {n38} @dt=0x55573e167e80@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e171900 <e26480#> {n56} @dt=0x55573e169170@(nw32)
    1:2:2:1:2:1:1: CONST 0x55573e171630 <e14514> {n56} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55573dee2c10 <e26479#> {n56} @dt=0x55573e169170@(nw32)  ALU_LO_output_memory [LV] => VAR 0x55573e169670 <e26345#> {n39} @dt=0x55573e169170@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e171f90 <e26486#> {n57} @dt=0x55573e16a460@(nw32)
    1:2:2:1:2:1:1: CONST 0x55573e171cc0 <e14525> {n57} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55573dee2d30 <e26485#> {n57} @dt=0x55573e16a460@(nw32)  write_data_memory [LV] => VAR 0x55573e16a960 <e26353#> {n40} @dt=0x55573e16a460@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e172620 <e26492#> {n58} @dt=0x55573e16b750@(nw5)
    1:2:2:1:2:1:1: CONST 0x55573e26b730 <e26505#> {n58} @dt=0x55573e16b750@(nw5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x55573dee2e50 <e26491#> {n58} @dt=0x55573e16b750@(nw5)  write_register_memory [LV] => VAR 0x55573e16bc50 <e26361#> {n41} @dt=0x55573e16b750@(nw5)  write_register_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e172cb0 <e26507#> {n59} @dt=0x55573e15c1e0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26ba60 <e26520#> {n59} @dt=0x55573e15c1e0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573dee2f70 <e26506#> {n59} @dt=0x55573e15c1e0@(nw1)  j_instruction_memory [LV] => VAR 0x55573e15c2c0 <e26259#> {n24} @dt=0x55573e15c1e0@(nw1)  j_instruction_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e173390 <e26522#> {n60} @dt=0x55573e16cab0@(nw32)
    1:2:2:1:2:1:1: CONST 0x55573e1730c0 <e14558> {n60} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55573dee3090 <e26521#> {n60} @dt=0x55573e16cab0@(nw32)  j_program_counter_memory [LV] => VAR 0x55573e16cfb0 <e26369#> {n42} @dt=0x55573e16cab0@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1739b0 <e26528#> {n61} @dt=0x55573e15c740@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e26be70 <e26541#> {n61} @dt=0x55573e15c740@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573dee31b0 <e26527#> {n61} @dt=0x55573e15c740@(nw1)  HALT_memory [LV] => VAR 0x55573e15c820 <e26262#> {n25} @dt=0x55573e15c740@(nw1)  HALT_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e173fd0 <e26543#> {n62} @dt=0x55573e15d570@(nw6)
    1:2:2:1:2:1:1: CONST 0x55573e26c1a0 <e26556#> {n62} @dt=0x55573e15d570@(nw6)  6'h0
    1:2:2:1:2:1:2: VARREF 0x55573dee32d0 <e26542#> {n62} @dt=0x55573e15d570@(nw6)  op_memory [LV] => VAR 0x55573e15da70 <e26265#> {n26} @dt=0x55573e15d570@(nw6)  op_memory OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e174690 <e26558#> {n63} @dt=0x55573e15e870@(nw32)
    1:2:2:1:2:1:1: CONST 0x55573e1743c0 <e14591> {n63} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55573dee33f0 <e26557#> {n63} @dt=0x55573e15e870@(nw32)  src_A_ALU_memory [LV] => VAR 0x55573e15ed70 <e26273#> {n27} @dt=0x55573e15e870@(nw32)  src_A_ALU_memory OUTPUT PORT
    1:2:2:1:3: BEGIN 0x55573e1748e0 <e14594> {n65} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x55573e174d60 <e26564#> {n66} @dt=0x55573e159ec0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55573dee3510 <e26565#> {n66} @dt=0x55573e155240@(nw1)  register_write_execute [RV] <- VAR 0x55573e155320 <e26201#> {n7} @dt=0x55573e155240@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573dee3630 <e26563#> {n66} @dt=0x55573e159ec0@(nw1)  register_write_memory [LV] => VAR 0x55573e159fa0 <e26241#> {n18} @dt=0x55573e159ec0@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e175230 <e26567#> {n67} @dt=0x55573e15a420@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55573dee3750 <e26568#> {n67} @dt=0x55573e1556a0@(nw1)  memory_to_register_execute [RV] <- VAR 0x55573e155780 <e26204#> {n8} @dt=0x55573e1556a0@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573dee3870 <e26566#> {n67} @dt=0x55573e15a420@(nw1)  memory_to_register_memory [LV] => VAR 0x55573e15a500 <e26244#> {n19} @dt=0x55573e15a420@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e175660 <e26570#> {n68} @dt=0x55573e15a9e0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55573dee3990 <e26571#> {n68} @dt=0x55573e155b00@(nw1)  memory_write_execute [RV] <- VAR 0x55573e155be0 <e26207#> {n9} @dt=0x55573e155b00@(nw1)  memory_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573dee3ab0 <e26569#> {n68} @dt=0x55573e15a9e0@(nw1)  memory_write_memory [LV] => VAR 0x55573e15aac0 <e26247#> {n20} @dt=0x55573e15a9e0@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e175b30 <e26573#> {n69} @dt=0x55573e15b000@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55573dee3bd0 <e26574#> {n69} @dt=0x55573e155f60@(nw1)  HI_register_write_execute [RV] <- VAR 0x55573e156040 <e26210#> {n10} @dt=0x55573e155f60@(nw1)  HI_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573dee3cf0 <e26572#> {n69} @dt=0x55573e15b000@(nw1)  HI_register_write_memory [LV] => VAR 0x55573e15b0e0 <e26250#> {n21} @dt=0x55573e15b000@(nw1)  HI_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e175fd0 <e26576#> {n70} @dt=0x55573e15b610@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55573dee3e10 <e26577#> {n70} @dt=0x55573e156380@(nw1)  LO_register_write_execute [RV] <- VAR 0x55573e156460 <e26213#> {n11} @dt=0x55573e156380@(nw1)  LO_register_write_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573dee3f30 <e26575#> {n70} @dt=0x55573e15b610@(nw1)  LO_register_write_memory [LV] => VAR 0x55573e15b6f0 <e26253#> {n22} @dt=0x55573e15b610@(nw1)  LO_register_write_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e176470 <e26579#> {n71} @dt=0x55573e15bbf0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55573deb8c30 <e26580#> {n71} @dt=0x55573e156920@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x55573e156a00 <e26216#> {n12} @dt=0x55573e156920@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573deb8d50 <e26578#> {n71} @dt=0x55573e15bbf0@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x55573e15bcd0 <e26256#> {n23} @dt=0x55573e15bbf0@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e1768c0 <e26582#> {n72} @dt=0x55573e15c1e0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55573deb8e70 <e26583#> {n72} @dt=0x55573e156ec0@(nw1)  j_instruction_execute [RV] <- VAR 0x55573e156fa0 <e26219#> {n13} @dt=0x55573e156ec0@(nw1)  j_instruction_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573deb8f90 <e26581#> {n72} @dt=0x55573e15c1e0@(nw1)  j_instruction_memory [LV] => VAR 0x55573e15c2c0 <e26259#> {n24} @dt=0x55573e15c1e0@(nw1)  j_instruction_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e176d20 <e26585#> {n73} @dt=0x55573e166b90@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55573deb90b0 <e26586#> {n73} @dt=0x55573e15fba0@(nw32)  ALU_output_execute [RV] <- VAR 0x55573e1600a0 <e26281#> {n30} @dt=0x55573e15fba0@(nw32)  ALU_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573deb91d0 <e26584#> {n73} @dt=0x55573e166b90@(nw32)  ALU_output_memory [LV] => VAR 0x55573e167090 <e26329#> {n37} @dt=0x55573e166b90@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e177180 <e26588#> {n74} @dt=0x55573e167e80@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55573deb92f0 <e26589#> {n74} @dt=0x55573e160e90@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x55573e161390 <e26289#> {n31} @dt=0x55573e160e90@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573deb9410 <e26587#> {n74} @dt=0x55573e167e80@(nw32)  ALU_HI_output_memory [LV] => VAR 0x55573e168380 <e26337#> {n38} @dt=0x55573e167e80@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e1775e0 <e26591#> {n75} @dt=0x55573e169170@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55573deb9530 <e26592#> {n75} @dt=0x55573e162180@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x55573e162680 <e26297#> {n32} @dt=0x55573e162180@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573deb9650 <e26590#> {n75} @dt=0x55573e169170@(nw32)  ALU_LO_output_memory [LV] => VAR 0x55573e169670 <e26345#> {n39} @dt=0x55573e169170@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e177a40 <e26594#> {n76} @dt=0x55573e16a460@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55573deb9770 <e26595#> {n76} @dt=0x55573e1632e0@(nw32)  write_data_execute [RV] <- VAR 0x55573e163760 <e26305#> {n33} @dt=0x55573e1632e0@(nw32)  write_data_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573deb9890 <e26593#> {n76} @dt=0x55573e16a460@(nw32)  write_data_memory [LV] => VAR 0x55573e16a960 <e26353#> {n40} @dt=0x55573e16a460@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e177ea0 <e26597#> {n77} @dt=0x55573e16b750@(nw5)
    1:2:2:1:3:1:1: VARREF 0x55573deb99b0 <e26598#> {n77} @dt=0x55573e164530@(nw5)  write_register_execute [RV] <- VAR 0x55573e164a30 <e26313#> {n34} @dt=0x55573e164530@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573deb9ad0 <e26596#> {n77} @dt=0x55573e16b750@(nw5)  write_register_memory [LV] => VAR 0x55573e16bc50 <e26361#> {n41} @dt=0x55573e16b750@(nw5)  write_register_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e178370 <e26600#> {n78} @dt=0x55573e16cab0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55573deb9bf0 <e26601#> {n78} @dt=0x55573e165850@(nw32)  j_program_counter_execute [RV] <- VAR 0x55573e165d50 <e26321#> {n35} @dt=0x55573e165850@(nw32)  j_program_counter_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573deb9d10 <e26599#> {n78} @dt=0x55573e16cab0@(nw32)  j_program_counter_memory [LV] => VAR 0x55573e16cfb0 <e26369#> {n42} @dt=0x55573e16cab0@(nw32)  j_program_counter_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e1786f0 <e26603#> {n79} @dt=0x55573e15c740@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55573deb9e30 <e26604#> {n79} @dt=0x55573e157420@(nw1)  HALT_execute [RV] <- VAR 0x55573e157500 <e26222#> {n14} @dt=0x55573e157420@(nw1)  HALT_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573deb9f50 <e26602#> {n79} @dt=0x55573e15c740@(nw1)  HALT_memory [LV] => VAR 0x55573e15c820 <e26262#> {n25} @dt=0x55573e15c740@(nw1)  HALT_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e178ad0 <e26606#> {n80} @dt=0x55573e15d570@(nw6)
    1:2:2:1:3:1:1: VARREF 0x55573deba070 <e26607#> {n80} @dt=0x55573e158220@(nw6)  op_execute [RV] <- VAR 0x55573e158720 <e26225#> {n15} @dt=0x55573e158220@(nw6)  op_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573deba190 <e26605#> {n80} @dt=0x55573e15d570@(nw6)  op_memory [LV] => VAR 0x55573e15da70 <e26265#> {n26} @dt=0x55573e15d570@(nw6)  op_memory OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e178f60 <e26609#> {n81} @dt=0x55573e15e870@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55573deba2b0 <e26610#> {n81} @dt=0x55573e1594c0@(nw32)  src_A_ALU_execute [RV] <- VAR 0x55573e1599c0 <e26233#> {n16} @dt=0x55573e1594c0@(nw32)  src_A_ALU_execute INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573deba3d0 <e26608#> {n81} @dt=0x55573e15e870@(nw32)  src_A_ALU_memory [LV] => VAR 0x55573e15ed70 <e26273#> {n27} @dt=0x55573e15e870@(nw32)  src_A_ALU_memory OUTPUT PORT
    1: MODULE 0x55573e17ba70 <e17444> {o1}  Fetch_Decode_Register  L3
    1:2: VAR 0x55573e17bf60 <e26112#> {o3} @dt=0x55573e17be80@(nw1)  clk INPUT PORT
    1:2: VAR 0x55573e17c480 <e26115#> {o4} @dt=0x55573e17c3a0@(nw1)  enable INPUT PORT
    1:2: VAR 0x55573e17c9a0 <e26118#> {o5} @dt=0x55573e17c8c0@(nw1)  clear INPUT PORT
    1:2: VAR 0x55573e17cec0 <e26121#> {o6} @dt=0x55573e17cde0@(nw1)  reset INPUT PORT
    1:2: VAR 0x55573e17d420 <e26124#> {o8} @dt=0x55573e17d340@(nw1)  HALT_fetch INPUT PORT
    1:2: VAR 0x55573e17d940 <e26127#> {o9} @dt=0x55573e17d860@(nw1)  HALT_decode OUTPUT PORT
    1:2: VAR 0x55573e17ead0 <e26130#> {o11} @dt=0x55573e17e5d0@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x55573e1800c0 <e26138#> {o13} @dt=0x55573e17fbc0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x55573e1846a0 <e14898> {o17} [always_ff]
    1:2:1: SENTREE 0x55573e1808d0 <e14812> {o17}
    1:2:1:1: SENITEM 0x55573e180580 <e14806> {o17} [POS]
    1:2:1:1:1: VARREF 0x55573e103160 <e26144#> {o17} @dt=0x55573e17be80@(nw1)  clk [RV] <- VAR 0x55573e17bf60 <e26112#> {o3} @dt=0x55573e17be80@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55573e180810 <e14811> {o17} [POS]
    1:2:1:1:1: VARREF 0x55573e103280 <e26145#> {o17} @dt=0x55573e17cde0@(nw1)  reset [RV] <- VAR 0x55573e17cec0 <e26121#> {o6} @dt=0x55573e17cde0@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x55573e180a10 <e14813> {o17} [UNNAMED]
    1:2:2:1: IF 0x55573e184590 <e14895> {o18}
    1:2:2:1:1: VARREF 0x55573e1033a0 <e26192#> {o18} @dt=0x55573e17cde0@(nw1)  reset [RV] <- VAR 0x55573e17cec0 <e26121#> {o6} @dt=0x55573e17cde0@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x55573e180eb0 <e14815> {o18} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55573e181560 <e26147#> {o19} @dt=0x55573e17fbc0@(nw32)
    1:2:2:1:2:1:1: CONST 0x55573e181290 <e14824> {o19} @dt=0x55573df515d0@(G/w32)  32'hbfc00004
    1:2:2:1:2:1:2: VARREF 0x55573e1034c0 <e26146#> {o19} @dt=0x55573e17fbc0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x55573e1800c0 <e26138#> {o13} @dt=0x55573e17fbc0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e181b80 <e26149#> {o20} @dt=0x55573e17d860@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e269950 <e26162#> {o20} @dt=0x55573e17d860@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573e1035e0 <e26148#> {o20} @dt=0x55573e17d860@(nw1)  HALT_decode [LV] => VAR 0x55573e17d940 <e26127#> {o9} @dt=0x55573e17d860@(nw1)  HALT_decode OUTPUT PORT
    1:2:2:1:3: IF 0x55573e1844c0 <e14893> {o22}
    1:2:2:1:3:1: LOGNOT 0x55573e181f10 <e14894> {o22} @dt=0x55573df90230@(G/nw1)
    1:2:2:1:3:1:1: VARREF 0x55573e103700 <e26191#> {o22} @dt=0x55573e17c3a0@(nw1)  enable [RV] <- VAR 0x55573e17c480 <e26115#> {o4} @dt=0x55573e17c3a0@(nw1)  enable INPUT PORT
    1:2:2:1:3:2: BEGIN 0x55573e182050 <e14841> {o22} [UNNAMED]
    1:2:2:1:3:2:1: IF 0x55573e1843b0 <e14891> {o23}
    1:2:2:1:3:2:1:1: VARREF 0x55573e103820 <e26190#> {o23} @dt=0x55573e17c8c0@(nw1)  clear [RV] <- VAR 0x55573e17c9a0 <e26118#> {o5} @dt=0x55573e17c8c0@(nw1)  clear INPUT PORT
    1:2:2:1:3:2:1:2: BEGIN 0x55573e1824f0 <e14843> {o23} [UNNAMED]
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x55573e183200 <e26164#> {o24} @dt=0x55573e17fbc0@(nw32)
    1:2:2:1:3:2:1:2:1:1: REPLICATE 0x55573e183020 <e14866> {o24} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:2:1:2:1:1:1: CONST 0x55573e182d10 <e14858> {o24} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:3:2:1:2:1:1:2: CONST 0x55573e182910 <e14859> {o24} @dt=0x55573df527a0@(G/swu32/6)  ?32?sh20
    1:2:2:1:3:2:1:2:1:2: VARREF 0x55573e103940 <e26163#> {o24} @dt=0x55573e17fbc0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x55573e1800c0 <e26138#> {o13} @dt=0x55573e17fbc0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3:2:1:2:1: ASSIGNDLY 0x55573e183820 <e26170#> {o25} @dt=0x55573e17d860@(nw1)
    1:2:2:1:3:2:1:2:1:1: CONST 0x55573e269d60 <e26183#> {o25} @dt=0x55573e17d860@(nw1)  1'h0
    1:2:2:1:3:2:1:2:1:2: VARREF 0x55573e103a60 <e26169#> {o25} @dt=0x55573e17d860@(nw1)  HALT_decode [LV] => VAR 0x55573e17d940 <e26127#> {o9} @dt=0x55573e17d860@(nw1)  HALT_decode OUTPUT PORT
    1:2:2:1:3:2:1:3: BEGIN 0x55573e183aa0 <e14879> {o26} [UNNAMED]
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x55573e183f40 <e26185#> {o27} @dt=0x55573e17fbc0@(nw32)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x55573e103b80 <e26186#> {o27} @dt=0x55573e17e5d0@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x55573e17ead0 <e26130#> {o11} @dt=0x55573e17e5d0@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x55573e103ca0 <e26184#> {o27} @dt=0x55573e17fbc0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x55573e1800c0 <e26138#> {o13} @dt=0x55573e17fbc0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:3:2:1:3:1: ASSIGNDLY 0x55573e184270 <e26188#> {o28} @dt=0x55573e17d860@(nw1)
    1:2:2:1:3:2:1:3:1:1: VARREF 0x55573e103dc0 <e26189#> {o28} @dt=0x55573e17d340@(nw1)  HALT_fetch [RV] <- VAR 0x55573e17d420 <e26124#> {o8} @dt=0x55573e17d340@(nw1)  HALT_fetch INPUT PORT
    1:2:2:1:3:2:1:3:1:2: VARREF 0x55573e103ee0 <e26187#> {o28} @dt=0x55573e17d860@(nw1)  HALT_decode [LV] => VAR 0x55573e17d940 <e26127#> {o9} @dt=0x55573e17d860@(nw1)  HALT_decode OUTPUT PORT
    1: MODULE 0x55573e18a8e0 <e17445> {p1}  Memory_Writeback_Register  L3
    1:2: VAR 0x55573e18acb0 <e25781#> {p3} @dt=0x55573e18abd0@(nw1)  clk INPUT PORT
    1:2: VAR 0x55573e18b0d0 <e25784#> {p4} @dt=0x55573e18aff0@(nw1)  reset INPUT PORT
    1:2: VAR 0x55573e18b4f0 <e25787#> {p7} @dt=0x55573e18b410@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x55573e18b910 <e25790#> {p8} @dt=0x55573e18b830@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x55573e18bd30 <e25793#> {p9} @dt=0x55573e18bc50@(nw1)  HI_register_write_memory INPUT PORT
    1:2: VAR 0x55573e18c1d0 <e25796#> {p10} @dt=0x55573e18c0f0@(nw1)  LO_register_write_memory INPUT PORT
    1:2: VAR 0x55573e18c6f0 <e25799#> {p11} @dt=0x55573e18c610@(nw1)  HALT_memory INPUT PORT
    1:2: VAR 0x55573e18d8d0 <e25802#> {p12} @dt=0x55573e18d3d0@(nw6)  op_memory INPUT PORT
    1:2: VAR 0x55573e18eba0 <e25810#> {p13} @dt=0x55573e18e6a0@(nw4)  byteenable_memory INPUT PORT
    1:2: VAR 0x55573e18fe90 <e25818#> {p14} @dt=0x55573e18f990@(nw32)  src_A_ALU_memory INPUT PORT
    1:2: VAR 0x55573e1904f0 <e25826#> {p17} @dt=0x55573e190410@(nw1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x55573e190b00 <e25829#> {p18} @dt=0x55573e190a20@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x55573e191110 <e25832#> {p19} @dt=0x55573e191030@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2: VAR 0x55573e191720 <e25835#> {p20} @dt=0x55573e191640@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2: VAR 0x55573e191c70 <e25838#> {p21} @dt=0x55573e191b90@(nw1)  HALT_writeback OUTPUT PORT
    1:2: VAR 0x55573e192ec0 <e25841#> {p22} @dt=0x55573e1929c0@(nw6)  op_writeback OUTPUT PORT
    1:2: VAR 0x55573e1941c0 <e25849#> {p23} @dt=0x55573e193cc0@(nw4)  byteenable_writeback OUTPUT PORT
    1:2: VAR 0x55573e1954b0 <e25857#> {p24} @dt=0x55573e194fb0@(nw32)  src_A_ALU_writeback OUTPUT PORT
    1:2: VAR 0x55573e1967e0 <e25865#> {p27} @dt=0x55573e1962e0@(nw32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x55573e197ad0 <e25873#> {p28} @dt=0x55573e1975d0@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x55573e198dc0 <e25881#> {p29} @dt=0x55573e1988c0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x55573e19a0b0 <e25889#> {p30} @dt=0x55573e199bb0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x55573e19b3a0 <e25897#> {p32} @dt=0x55573e19aea0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x55573e19c6c0 <e25905#> {p33} @dt=0x55573e19c1c0@(nw5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x55573e19d9c0 <e25913#> {p34} @dt=0x55573e19d4c0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x55573e19ecb0 <e25921#> {p35} @dt=0x55573e19e7b0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: ALWAYS 0x55573e1a8120 <e15617> {p38} [always_ff]
    1:2:1: SENTREE 0x55573e19f4a0 <e15407> {p38}
    1:2:1:1: SENITEM 0x55573e19f150 <e15401> {p38} [POS]
    1:2:1:1:1: VARREF 0x55573e14ebc0 <e25927#> {p38} @dt=0x55573e18abd0@(nw1)  clk [RV] <- VAR 0x55573e18acb0 <e25781#> {p3} @dt=0x55573e18abd0@(nw1)  clk INPUT PORT
    1:2:1:1: SENITEM 0x55573e19f3e0 <e15406> {p38} [POS]
    1:2:1:1:1: VARREF 0x55573e14ece0 <e25928#> {p38} @dt=0x55573e18aff0@(nw1)  reset [RV] <- VAR 0x55573e18b0d0 <e25784#> {p4} @dt=0x55573e18aff0@(nw1)  reset INPUT PORT
    1:2:2: BEGIN 0x55573e19f5e0 <e15408> {p38} [UNNAMED]
    1:2:2:1: IF 0x55573e1a7fd0 <e15614> {p39}
    1:2:2:1:1: VARREF 0x55573e14ee00 <e26109#> {p39} @dt=0x55573e18aff0@(nw1)  reset [RV] <- VAR 0x55573e18b0d0 <e25784#> {p4} @dt=0x55573e18aff0@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x55573e19fab0 <e15410> {p39} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1a0140 <e25930#> {p40} @dt=0x55573e190410@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e267c50 <e25943#> {p40} @dt=0x55573e190410@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573e14ef20 <e25929#> {p40} @dt=0x55573e190410@(nw1)  register_write_writeback [LV] => VAR 0x55573e1904f0 <e25826#> {p17} @dt=0x55573e190410@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1a07f0 <e25945#> {p41} @dt=0x55573e190a20@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e267f80 <e25958#> {p41} @dt=0x55573e190a20@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573e14f040 <e25944#> {p41} @dt=0x55573e190a20@(nw1)  memory_to_register_writeback [LV] => VAR 0x55573e190b00 <e25829#> {p18} @dt=0x55573e190a20@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1a0ea0 <e25960#> {p42} @dt=0x55573e191030@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e2682b0 <e25973#> {p42} @dt=0x55573e191030@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573e14f160 <e25959#> {p42} @dt=0x55573e191030@(nw1)  HI_register_write_writeback [LV] => VAR 0x55573e191110 <e25832#> {p19} @dt=0x55573e191030@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1a1550 <e25975#> {p43} @dt=0x55573e191640@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e2685e0 <e25988#> {p43} @dt=0x55573e191640@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573e14f280 <e25974#> {p43} @dt=0x55573e191640@(nw1)  LO_register_write_writeback [LV] => VAR 0x55573e191720 <e25835#> {p20} @dt=0x55573e191640@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1a1bb0 <e25990#> {p44} @dt=0x55573e19aea0@(nw32)
    1:2:2:1:2:1:1: CONST 0x55573e1a18e0 <e15462> {p44} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55573e14f3a0 <e25989#> {p44} @dt=0x55573e19aea0@(nw32)  ALU_output_writeback [LV] => VAR 0x55573e19b3a0 <e25897#> {p32} @dt=0x55573e19aea0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1a2290 <e25996#> {p45} @dt=0x55573e19c1c0@(nw5)
    1:2:2:1:2:1:1: CONST 0x55573e2689f0 <e26009#> {p45} @dt=0x55573e19c1c0@(nw5)  5'h0
    1:2:2:1:2:1:2: VARREF 0x55573dfcf340 <e25995#> {p45} @dt=0x55573e19c1c0@(nw5)  write_register_writeback [LV] => VAR 0x55573e19c6c0 <e25905#> {p33} @dt=0x55573e19c1c0@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1a28f0 <e26011#> {p46} @dt=0x55573e19d4c0@(nw32)
    1:2:2:1:2:1:1: CONST 0x55573e1a2620 <e15484> {p46} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55573dfcf460 <e26010#> {p46} @dt=0x55573e19d4c0@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x55573e19d9c0 <e25913#> {p34} @dt=0x55573e19d4c0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1a2f80 <e26017#> {p47} @dt=0x55573e19e7b0@(nw32)
    1:2:2:1:2:1:1: CONST 0x55573e1a2cb0 <e15495> {p47} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55573dfcf580 <e26016#> {p47} @dt=0x55573e19e7b0@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x55573e19ecb0 <e25921#> {p35} @dt=0x55573e19e7b0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1a35a0 <e26023#> {p48} @dt=0x55573e191b90@(nw1)
    1:2:2:1:2:1:1: CONST 0x55573e268ee0 <e26036#> {p48} @dt=0x55573e191b90@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55573dfcf6a0 <e26022#> {p48} @dt=0x55573e191b90@(nw1)  HALT_writeback [LV] => VAR 0x55573e191c70 <e25838#> {p21} @dt=0x55573e191b90@(nw1)  HALT_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1a3bf0 <e26038#> {p49} @dt=0x55573e1929c0@(nw6)
    1:2:2:1:2:1:1: CONST 0x55573e269210 <e26051#> {p49} @dt=0x55573e1929c0@(nw6)  6'h0
    1:2:2:1:2:1:2: VARREF 0x55573dfcf7c0 <e26037#> {p49} @dt=0x55573e1929c0@(nw6)  op_writeback [LV] => VAR 0x55573e192ec0 <e25841#> {p22} @dt=0x55573e1929c0@(nw6)  op_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1a42b0 <e26053#> {p50} @dt=0x55573e193cc0@(nw4)
    1:2:2:1:2:1:1: CONST 0x55573e269540 <e26066#> {p50} @dt=0x55573e193cc0@(nw4)  4'h0
    1:2:2:1:2:1:2: VARREF 0x55573dfcf8e0 <e26052#> {p50} @dt=0x55573e193cc0@(nw4)  byteenable_writeback [LV] => VAR 0x55573e1941c0 <e25849#> {p23} @dt=0x55573e193cc0@(nw4)  byteenable_writeback OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55573e1a4940 <e26068#> {p51} @dt=0x55573e194fb0@(nw32)
    1:2:2:1:2:1:1: CONST 0x55573e1a4670 <e15539> {p51} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55573dfcfa00 <e26067#> {p51} @dt=0x55573e194fb0@(nw32)  src_A_ALU_writeback [LV] => VAR 0x55573e1954b0 <e25857#> {p24} @dt=0x55573e194fb0@(nw32)  src_A_ALU_writeback OUTPUT PORT
    1:2:2:1:3: BEGIN 0x55573e1a4bc0 <e15542> {p53} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x55573e1a5030 <e26074#> {p54} @dt=0x55573e190410@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55573dfcfb20 <e26075#> {p54} @dt=0x55573e18b410@(nw1)  register_write_memory [RV] <- VAR 0x55573e18b4f0 <e25787#> {p7} @dt=0x55573e18b410@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573dfcfc40 <e26073#> {p54} @dt=0x55573e190410@(nw1)  register_write_writeback [LV] => VAR 0x55573e1904f0 <e25826#> {p17} @dt=0x55573e190410@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e1a52f0 <e26077#> {p55} @dt=0x55573e190a20@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55573dfcfd60 <e26078#> {p55} @dt=0x55573e18b830@(nw1)  memory_to_register_memory [RV] <- VAR 0x55573e18b910 <e25790#> {p8} @dt=0x55573e18b830@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573dfcfe80 <e26076#> {p55} @dt=0x55573e190a20@(nw1)  memory_to_register_writeback [LV] => VAR 0x55573e190b00 <e25829#> {p18} @dt=0x55573e190a20@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e1a57a0 <e26080#> {p57} @dt=0x55573e191030@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55573e0a7b00 <e26081#> {p57} @dt=0x55573e18bc50@(nw1)  HI_register_write_memory [RV] <- VAR 0x55573e18bd30 <e25793#> {p9} @dt=0x55573e18bc50@(nw1)  HI_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573e0a7c20 <e26079#> {p57} @dt=0x55573e191030@(nw1)  HI_register_write_writeback [LV] => VAR 0x55573e191110 <e25832#> {p19} @dt=0x55573e191030@(nw1)  HI_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e1a5c40 <e26083#> {p58} @dt=0x55573e191640@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55573e0a7d40 <e26084#> {p58} @dt=0x55573e18c0f0@(nw1)  LO_register_write_memory [RV] <- VAR 0x55573e18c1d0 <e25796#> {p10} @dt=0x55573e18c0f0@(nw1)  LO_register_write_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573e0a7e60 <e26082#> {p58} @dt=0x55573e191640@(nw1)  LO_register_write_writeback [LV] => VAR 0x55573e191720 <e25835#> {p20} @dt=0x55573e191640@(nw1)  LO_register_write_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e1a6050 <e26086#> {p60} @dt=0x55573e19aea0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55573e0a7f80 <e26087#> {p60} @dt=0x55573e1962e0@(nw32)  ALU_output_memory [RV] <- VAR 0x55573e1967e0 <e25865#> {p27} @dt=0x55573e1962e0@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573e0a80a0 <e26085#> {p60} @dt=0x55573e19aea0@(nw32)  ALU_output_writeback [LV] => VAR 0x55573e19b3a0 <e25897#> {p32} @dt=0x55573e19aea0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e1a64d0 <e26089#> {p61} @dt=0x55573e19c1c0@(nw5)
    1:2:2:1:3:1:1: VARREF 0x55573e0a81c0 <e26090#> {p61} @dt=0x55573e1975d0@(nw5)  write_register_memory [RV] <- VAR 0x55573e197ad0 <e25873#> {p28} @dt=0x55573e1975d0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573e0a82e0 <e26088#> {p61} @dt=0x55573e19c1c0@(nw5)  write_register_writeback [LV] => VAR 0x55573e19c6c0 <e25905#> {p33} @dt=0x55573e19c1c0@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e1a6930 <e26092#> {p62} @dt=0x55573e19d4c0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55573e0a8400 <e26093#> {p62} @dt=0x55573e1988c0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x55573e198dc0 <e25881#> {p29} @dt=0x55573e1988c0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573e0a8520 <e26091#> {p62} @dt=0x55573e19d4c0@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x55573e19d9c0 <e25913#> {p34} @dt=0x55573e19d4c0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e1a6d90 <e26095#> {p63} @dt=0x55573e19e7b0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55573e0a8640 <e26096#> {p63} @dt=0x55573e199bb0@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x55573e19a0b0 <e25889#> {p30} @dt=0x55573e199bb0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573e0a8760 <e26094#> {p63} @dt=0x55573e19e7b0@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x55573e19ecb0 <e25921#> {p35} @dt=0x55573e19e7b0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e1a7140 <e26098#> {p64} @dt=0x55573e191b90@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55573e013eb0 <e26099#> {p64} @dt=0x55573e18c610@(nw1)  HALT_memory [RV] <- VAR 0x55573e18c6f0 <e25799#> {p11} @dt=0x55573e18c610@(nw1)  HALT_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573e013fd0 <e26097#> {p64} @dt=0x55573e191b90@(nw1)  HALT_writeback [LV] => VAR 0x55573e191c70 <e25838#> {p21} @dt=0x55573e191b90@(nw1)  HALT_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e1a7560 <e26101#> {p67} @dt=0x55573e1929c0@(nw6)
    1:2:2:1:3:1:1: VARREF 0x55573e0140f0 <e26102#> {p67} @dt=0x55573e18d3d0@(nw6)  op_memory [RV] <- VAR 0x55573e18d8d0 <e25802#> {p12} @dt=0x55573e18d3d0@(nw6)  op_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573e014210 <e26100#> {p67} @dt=0x55573e1929c0@(nw6)  op_writeback [LV] => VAR 0x55573e192ec0 <e25841#> {p22} @dt=0x55573e1929c0@(nw6)  op_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e1a79f0 <e26104#> {p68} @dt=0x55573e193cc0@(nw4)
    1:2:2:1:3:1:1: VARREF 0x55573e014330 <e26105#> {p68} @dt=0x55573e18e6a0@(nw4)  byteenable_memory [RV] <- VAR 0x55573e18eba0 <e25810#> {p13} @dt=0x55573e18e6a0@(nw4)  byteenable_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573e014450 <e26103#> {p68} @dt=0x55573e193cc0@(nw4)  byteenable_writeback [LV] => VAR 0x55573e1941c0 <e25849#> {p23} @dt=0x55573e193cc0@(nw4)  byteenable_writeback OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55573e1a7e50 <e26107#> {p69} @dt=0x55573e194fb0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55573e014570 <e26108#> {p69} @dt=0x55573e18f990@(nw32)  src_A_ALU_memory [RV] <- VAR 0x55573e18fe90 <e25818#> {p14} @dt=0x55573e18f990@(nw32)  src_A_ALU_memory INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55573e103040 <e26106#> {p69} @dt=0x55573e194fb0@(nw32)  src_A_ALU_writeback [LV] => VAR 0x55573e1954b0 <e25857#> {p24} @dt=0x55573e194fb0@(nw32)  src_A_ALU_writeback OUTPUT PORT
    1: MODULE 0x55573e1abbc0 <e17446> {q1}  ALU_Input_Mux  L3
    1:2: VAR 0x55573e1acbd0 <e25570#> {q2} @dt=0x55573e1ac6d0@(nw2)  ALU_src_B_execute INPUT PORT
    1:2: VAR 0x55573e1adc50 <e25578#> {q3} @dt=0x55573e1ad750@(nw3)  forward_one_execute INPUT PORT
    1:2: VAR 0x55573e1aeed0 <e25586#> {q4} @dt=0x55573e1ae9d0@(nw3)  forward_two_execute INPUT PORT
    1:2: VAR 0x55573e1b0170 <e25594#> {q6} @dt=0x55573e1afc70@(nw32)  read_data_1_reg INPUT PORT
    1:2: VAR 0x55573e1b1410 <e25602#> {q7} @dt=0x55573e1b0f10@(nw32)  result_writeback INPUT PORT
    1:2: VAR 0x55573e1b26d0 <e25610#> {q8} @dt=0x55573e1b21d0@(nw32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x55573e1b3990 <e25618#> {q9} @dt=0x55573e1b3490@(nw32)  LO_result_writeback INPUT PORT
    1:2: VAR 0x55573e1b4c50 <e25626#> {q10} @dt=0x55573e1b4750@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x55573e1b5eb0 <e25634#> {q11} @dt=0x55573e1b59b0@(nw32)  read_data_2_reg INPUT PORT
    1:2: VAR 0x55573e1b7150 <e25642#> {q12} @dt=0x55573e1b6c50@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x55573e1b8410 <e25650#> {q13} @dt=0x55573e1b7f10@(nw32)  HI_result_writeback INPUT PORT
    1:2: VAR 0x55573e1b96d0 <e25658#> {q14} @dt=0x55573e1b91d0@(nw32)  sign_imm_execute INPUT PORT
    1:2: VAR 0x55573e1ba930 <e25666#> {q15} @dt=0x55573e1ba430@(nw32)  program_counter_plus_eight_execute INPUT PORT
    1:2: VAR 0x55573e1bbc10 <e25674#> {q17} @dt=0x55573e1bb710@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2: VAR 0x55573e1bced0 <e25682#> {q18} @dt=0x55573e1bc9d0@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2: VAR 0x55573e1be190 <e25690#> {q19} @dt=0x55573e1bdc90@(nw32)  write_data_execute OUTPUT PORT
    1:2: VAR 0x55573e1bf350 <e25698#> {q22} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 VAR
    1:2: ALWAYS 0x55573e1c91f0 <e16308> {q23} [always_comb]
    1:2:2: BEGIN 0x55573e1bf590 <e16087> {q23} [UNNAMED]
    1:2:2:1: CASE 0x55573e1bf920 <e16089> {q24}
    1:2:2:1:1: VARREF 0x55573e086570 <e25704#> {q24} @dt=0x55573e1ad750@(nw3)  forward_one_execute [RV] <- VAR 0x55573e1adc50 <e25578#> {q3} @dt=0x55573e1ad750@(nw3)  forward_one_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e1c0210 <e16102> {q25}
    1:2:2:1:2:1: CONST 0x55573e1bfb00 <e16096> {q25} @dt=0x55573e0c0130@(G/w3)  3'h0
    1:2:2:1:2:2: ASSIGN 0x55573e1c0150 <e25706#> {q25} @dt=0x55573e1bb710@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e086690 <e25707#> {q25} @dt=0x55573e1afc70@(nw32)  read_data_1_reg [RV] <- VAR 0x55573e1b0170 <e25594#> {q6} @dt=0x55573e1afc70@(nw32)  read_data_1_reg INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e1fa1c0 <e25705#> {q25} @dt=0x55573e1bb710@(nw32)  src_A_ALU_execute [LV] => VAR 0x55573e1bbc10 <e25674#> {q17} @dt=0x55573e1bb710@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e1c0b30 <e16115> {q26}
    1:2:2:1:2:1: CONST 0x55573e1c03e0 <e16108> {q26} @dt=0x55573e0c0130@(G/w3)  3'h1
    1:2:2:1:2:2: ASSIGN 0x55573e1c0a70 <e25709#> {q26} @dt=0x55573e1bb710@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e1fa2e0 <e25710#> {q26} @dt=0x55573e1b0f10@(nw32)  result_writeback [RV] <- VAR 0x55573e1b1410 <e25602#> {q7} @dt=0x55573e1b0f10@(nw32)  result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e1f9b00 <e25708#> {q26} @dt=0x55573e1bb710@(nw32)  src_A_ALU_execute [LV] => VAR 0x55573e1bbc10 <e25674#> {q17} @dt=0x55573e1bb710@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e1c1450 <e16128> {q27}
    1:2:2:1:2:1: CONST 0x55573e1c0d00 <e16121> {q27} @dt=0x55573e0c0130@(G/w3)  3'h2
    1:2:2:1:2:2: ASSIGN 0x55573e1c1390 <e25712#> {q27} @dt=0x55573e1bb710@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e1f9c20 <e25713#> {q27} @dt=0x55573e1b21d0@(nw32)  ALU_output_memory [RV] <- VAR 0x55573e1b26d0 <e25610#> {q8} @dt=0x55573e1b21d0@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e1f9d40 <e25711#> {q27} @dt=0x55573e1bb710@(nw32)  src_A_ALU_execute [LV] => VAR 0x55573e1bbc10 <e25674#> {q17} @dt=0x55573e1bb710@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e1c1d70 <e16141> {q28}
    1:2:2:1:2:1: CONST 0x55573e1c1620 <e16134> {q28} @dt=0x55573e0c0130@(G/w3)  3'h3
    1:2:2:1:2:2: ASSIGN 0x55573e1c1cb0 <e25715#> {q28} @dt=0x55573e1bb710@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e1f9e60 <e25716#> {q28} @dt=0x55573e1b3490@(nw32)  LO_result_writeback [RV] <- VAR 0x55573e1b3990 <e25618#> {q9} @dt=0x55573e1b3490@(nw32)  LO_result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e0ecf50 <e25714#> {q28} @dt=0x55573e1bb710@(nw32)  src_A_ALU_execute [LV] => VAR 0x55573e1bbc10 <e25674#> {q17} @dt=0x55573e1bb710@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e1c2690 <e16154> {q29}
    1:2:2:1:2:1: CONST 0x55573e1c1f40 <e16147> {q29} @dt=0x55573e0c0130@(G/w3)  3'h4
    1:2:2:1:2:2: ASSIGN 0x55573e1c25d0 <e25718#> {q29} @dt=0x55573e1bb710@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e0ed070 <e25719#> {q29} @dt=0x55573e1b4750@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x55573e1b4c50 <e25626#> {q10} @dt=0x55573e1b4750@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e0ed190 <e25717#> {q29} @dt=0x55573e1bb710@(nw32)  src_A_ALU_execute [LV] => VAR 0x55573e1bbc10 <e25674#> {q17} @dt=0x55573e1bb710@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e1c2e40 <e16166> {q30}
    1:2:2:1:2:2: ASSIGN 0x55573e1c2d80 <e25721#> {q30} @dt=0x55573e1bb710@(nw32)
    1:2:2:1:2:2:1: CONST 0x55573e1c2ab0 <e16163> {q30} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2: VARREF 0x55573e0ed2b0 <e25720#> {q30} @dt=0x55573e1bb710@(nw32)  src_A_ALU_execute [LV] => VAR 0x55573e1bbc10 <e25674#> {q17} @dt=0x55573e1bb710@(nw32)  src_A_ALU_execute OUTPUT PORT
    1:2:2:1: CASE 0x55573e1c31b0 <e16246> {q32}
    1:2:2:1:1: VARREF 0x55573e1a8b50 <e25730#> {q32} @dt=0x55573e1ae9d0@(nw3)  forward_two_execute [RV] <- VAR 0x55573e1aeed0 <e25586#> {q4} @dt=0x55573e1ae9d0@(nw3)  forward_two_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e1c3a40 <e16181> {q33}
    1:2:2:1:2:1: CONST 0x55573e1c3390 <e16175> {q33} @dt=0x55573e0c0130@(G/w3)  3'h0
    1:2:2:1:2:2: ASSIGN 0x55573e1c3980 <e25732#> {q33} @dt=0x55573e1bee50@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e1a8c70 <e25733#> {q33} @dt=0x55573e1b59b0@(nw32)  read_data_2_reg [RV] <- VAR 0x55573e1b5eb0 <e25634#> {q11} @dt=0x55573e1b59b0@(nw32)  read_data_2_reg INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e1a8d90 <e25731#> {q33} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 [LV] => VAR 0x55573e1bf350 <e25698#> {q22} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x55573e1c4340 <e16194> {q34}
    1:2:2:1:2:1: CONST 0x55573e1c3c30 <e16187> {q34} @dt=0x55573e0c0130@(G/w3)  3'h1
    1:2:2:1:2:2: ASSIGN 0x55573e1c4280 <e25735#> {q34} @dt=0x55573e1bee50@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e1a8eb0 <e25736#> {q34} @dt=0x55573e1b0f10@(nw32)  result_writeback [RV] <- VAR 0x55573e1b1410 <e25602#> {q7} @dt=0x55573e1b0f10@(nw32)  result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e1a8fd0 <e25734#> {q34} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 [LV] => VAR 0x55573e1bf350 <e25698#> {q22} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x55573e1c4c20 <e16207> {q35}
    1:2:2:1:2:1: CONST 0x55573e1c4510 <e16200> {q35} @dt=0x55573e0c0130@(G/w3)  3'h2
    1:2:2:1:2:2: ASSIGN 0x55573e1c4b60 <e25738#> {q35} @dt=0x55573e1bee50@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e1854f0 <e25739#> {q35} @dt=0x55573e1b21d0@(nw32)  ALU_output_memory [RV] <- VAR 0x55573e1b26d0 <e25610#> {q8} @dt=0x55573e1b21d0@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e185610 <e25737#> {q35} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 [LV] => VAR 0x55573e1bf350 <e25698#> {q22} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x55573e1c5500 <e16220> {q36}
    1:2:2:1:2:1: CONST 0x55573e1c4df0 <e16213> {q36} @dt=0x55573e0c0130@(G/w3)  3'h3
    1:2:2:1:2:2: ASSIGN 0x55573e1c5440 <e25741#> {q36} @dt=0x55573e1bee50@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e185730 <e25742#> {q36} @dt=0x55573e1b7f10@(nw32)  HI_result_writeback [RV] <- VAR 0x55573e1b8410 <e25650#> {q13} @dt=0x55573e1b7f10@(nw32)  HI_result_writeback INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e185850 <e25740#> {q36} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 [LV] => VAR 0x55573e1bf350 <e25698#> {q22} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x55573e1c5de0 <e16233> {q37}
    1:2:2:1:2:1: CONST 0x55573e1c56d0 <e16226> {q37} @dt=0x55573e0c0130@(G/w3)  3'h4
    1:2:2:1:2:2: ASSIGN 0x55573e1c5d20 <e25744#> {q37} @dt=0x55573e1bee50@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e185970 <e25745#> {q37} @dt=0x55573e1b6c50@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x55573e1b7150 <e25642#> {q12} @dt=0x55573e1b6c50@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e185a90 <e25743#> {q37} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 [LV] => VAR 0x55573e1bf350 <e25698#> {q22} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: CASEITEM 0x55573e1c6550 <e16245> {q38}
    1:2:2:1:2:2: ASSIGN 0x55573e1c6490 <e25747#> {q38} @dt=0x55573e1bee50@(nw32)
    1:2:2:1:2:2:1: CONST 0x55573e1c61c0 <e16242> {q38} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2: VARREF 0x55573e185bb0 <e25746#> {q38} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 [LV] => VAR 0x55573e1bf350 <e25698#> {q22} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 VAR
    1:2:2:1: CASE 0x55573e1c68c0 <e16300> {q40}
    1:2:2:1:1: VARREF 0x55573e1c9fc0 <e25756#> {q40} @dt=0x55573e1ac6d0@(nw2)  ALU_src_B_execute [RV] <- VAR 0x55573e1acbd0 <e25570#> {q2} @dt=0x55573e1ac6d0@(nw2)  ALU_src_B_execute INPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e1c71b0 <e16261> {q41}
    1:2:2:1:2:1: CONST 0x55573e1c6aa0 <e16255> {q41} @dt=0x55573df76620@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x55573e1c70f0 <e25758#> {q41} @dt=0x55573e1bc9d0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e1ca0e0 <e25759#> {q41} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 [RV] <- VAR 0x55573e1bf350 <e25698#> {q22} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2:2:2: VARREF 0x55573e1ca200 <e25757#> {q41} @dt=0x55573e1bc9d0@(nw32)  src_B_ALU_execute [LV] => VAR 0x55573e1bced0 <e25682#> {q18} @dt=0x55573e1bc9d0@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e1c7ad0 <e16274> {q42}
    1:2:2:1:2:1: CONST 0x55573e1c7380 <e16267> {q42} @dt=0x55573df76620@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x55573e1c7a10 <e25761#> {q42} @dt=0x55573e1bc9d0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e1ca320 <e25762#> {q42} @dt=0x55573e1b91d0@(nw32)  sign_imm_execute [RV] <- VAR 0x55573e1b96d0 <e25658#> {q14} @dt=0x55573e1b91d0@(nw32)  sign_imm_execute INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e1ca440 <e25760#> {q42} @dt=0x55573e1bc9d0@(nw32)  src_B_ALU_execute [LV] => VAR 0x55573e1bced0 <e25682#> {q18} @dt=0x55573e1bc9d0@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e1c8410 <e16287> {q43}
    1:2:2:1:2:1: CONST 0x55573e1c7ca0 <e16280> {q43} @dt=0x55573df76620@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x55573e1c8350 <e25764#> {q43} @dt=0x55573e1bc9d0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55573e1ca560 <e25765#> {q43} @dt=0x55573e1ba430@(nw32)  program_counter_plus_eight_execute [RV] <- VAR 0x55573e1ba930 <e25666#> {q15} @dt=0x55573e1ba430@(nw32)  program_counter_plus_eight_execute INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55573e1ca680 <e25763#> {q43} @dt=0x55573e1bc9d0@(nw32)  src_B_ALU_execute [LV] => VAR 0x55573e1bced0 <e25682#> {q18} @dt=0x55573e1bc9d0@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55573e1c8bc0 <e16299> {q44}
    1:2:2:1:2:2: ASSIGN 0x55573e1c8b00 <e25767#> {q44} @dt=0x55573e1bc9d0@(nw32)
    1:2:2:1:2:2:1: CONST 0x55573e1c8830 <e16296> {q44} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2: VARREF 0x55573e1ca7a0 <e25766#> {q44} @dt=0x55573e1bc9d0@(nw32)  src_B_ALU_execute [LV] => VAR 0x55573e1bced0 <e25682#> {q18} @dt=0x55573e1bc9d0@(nw32)  src_B_ALU_execute OUTPUT PORT
    1:2:2:1: ASSIGN 0x55573e1c9040 <e25777#> {q46} @dt=0x55573e1bdc90@(nw32)
    1:2:2:1:1: VARREF 0x55573e1ca8c0 <e25778#> {q46} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 [RV] <- VAR 0x55573e1bf350 <e25698#> {q22} @dt=0x55573e1bee50@(nw32)  src_mux_input_0 VAR
    1:2:2:1:2: VARREF 0x55573e14eaa0 <e25776#> {q46} @dt=0x55573e1bdc90@(nw32)  write_data_execute [LV] => VAR 0x55573e1be190 <e25690#> {q19} @dt=0x55573e1bdc90@(nw32)  write_data_execute OUTPUT PORT
    1: MODULE 0x55573e1ce740 <e17447> {r2}  Memory_Filter  L3
    1:2: VAR 0x55573e1cf650 <e24529#> {r3} @dt=0x55573e1cf190@(nw6)  op_writeback INPUT PORT
    1:2: VAR 0x55573e1d0870 <e24537#> {r4} @dt=0x55573e1d0370@(nw4)  byteenable_writeback INPUT PORT
    1:2: VAR 0x55573e1d1ad0 <e24545#> {r5} @dt=0x55573e1d15d0@(nw32)  src_A_writeback INPUT PORT
    1:2: VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2: VAR 0x55573e1d32d0 <e24561#> {r7} @dt=0x55573e1d31f0@(nw1)  reset INPUT PORT
    1:2: VAR 0x55573e1d44f0 <e24564#> {r8} @dt=0x55573e1d3ff0@(nw32)  filtered_output_writeback OUTPUT PORT
    1:2: VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2: ALWAYS 0x55573e1f7a80 <e17410> {r11} [always_comb]
    1:2:2: BEGIN 0x55573e1d5890 <e16485> {r11} [UNNAMED]
    1:2:2:1: IF 0x55573e1f7900 <e17407> {r12}
    1:2:2:1:1: VARREF 0x55573deb1a50 <e25563#> {r12} @dt=0x55573e1d31f0@(nw1)  reset [RV] <- VAR 0x55573e1d32d0 <e24561#> {r7} @dt=0x55573e1d31f0@(nw1)  reset INPUT PORT
    1:2:2:1:2: BEGIN 0x55573e1d5c40 <e16487> {r12} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x55573e1d62f0 <e24579#> {r13} @dt=0x55573e1d3ff0@(nw32)
    1:2:2:1:2:1:1: CONST 0x55573e1d6020 <e16496> {r13} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2: VARREF 0x55573e17a4c0 <e24578#> {r13} @dt=0x55573e1d3ff0@(nw32)  filtered_output_writeback [LV] => VAR 0x55573e1d44f0 <e24564#> {r8} @dt=0x55573e1d3ff0@(nw32)  filtered_output_writeback OUTPUT PORT
    1:2:2:1:3: BEGIN 0x55573e1d64b0 <e16498> {r14} [UNNAMED]
    1:2:2:1:3:1: CASE 0x55573e1d67e0 <e16500> {r15}
    1:2:2:1:3:1:1: VARREF 0x55573ded2cc0 <e24583#> {r15} @dt=0x55573e1cf190@(nw6)  op_writeback [RV] <- VAR 0x55573e1cf650 <e24529#> {r3} @dt=0x55573e1cf190@(nw6)  op_writeback INPUT PORT
    1:2:2:1:3:1:2: CASEITEM 0x55573e1dc8f0 <e16660> {r16}
    1:2:2:1:3:1:2:1: CONST 0x55573e1d69e0 <e16507> {r16} @dt=0x55573df988a0@(G/w6)  6'h20
    1:2:2:1:3:1:2:2: BEGIN 0x55573e1d6d30 <e16508> {r16} [UNNAMED]
    1:2:2:1:3:1:2:2:1: CASE 0x55573e1d70c0 <e16510> {r17}
    1:2:2:1:3:1:2:2:1:1: VARREF 0x55573e0aaf60 <e24584#> {r17} @dt=0x55573e1d0370@(nw4)  byteenable_writeback [RV] <- VAR 0x55573e1d0870 <e24537#> {r4} @dt=0x55573e1d0370@(nw4)  byteenable_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1d7950 <e16523> {r18}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1d72a0 <e16517> {r18} @dt=0x55573df513a0@(G/w4)  4'h1
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1d7890 <e24586#> {r18} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: VARREF 0x55573deb44a0 <e24587#> {r18} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573deb39c0 <e24585#> {r18} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1d86a0 <e16545> {r19}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1d7b20 <e16529> {r19} @dt=0x55573df513a0@(G/w4)  4'h2
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1d85e0 <e24589#> {r19} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: SHIFTR 0x55573e1d8520 <e24597#> {r19} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1:1: VARREF 0x55573dedab70 <e24590#> {r19} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:2: CONST 0x55573e1d8250 <e16540> {r19} @dt=0x55573df00f00@(G/swu32/4)  ?32?sh8
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573ded9840 <e24588#> {r19} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1d9440 <e16567> {r20}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1d8890 <e16551> {r20} @dt=0x55573df513a0@(G/w4)  4'h4
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1d9380 <e24599#> {r20} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: SHIFTR 0x55573e1d92c0 <e24607#> {r20} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1:1: VARREF 0x55573dfd2510 <e24600#> {r20} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:2: CONST 0x55573e1d8ff0 <e16562> {r20} @dt=0x55573ded1ed0@(G/swu32/5)  ?32?sh10
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e0169d0 <e24598#> {r20} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1da1e0 <e16589> {r21}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1d9630 <e16573> {r21} @dt=0x55573df513a0@(G/w4)  4'h8
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1da120 <e24609#> {r21} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: SHIFTR 0x55573e1da060 <e24617#> {r21} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1:1: VARREF 0x55573e014d10 <e24610#> {r21} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:2: CONST 0x55573e1d9d90 <e16584> {r21} @dt=0x55573ded1ed0@(G/swu32/5)  ?32?sh18
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e097510 <e24608#> {r21} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1da760 <e16596> {r22}
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1da6a0 <e24619#> {r22} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: VARREF 0x55573e0abfd0 <e24620#> {r22} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e107d70 <e24618#> {r22} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1: ASSIGN 0x55573e1dc6c0 <e24626#> {r24} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:1: REPLICATE 0x55573e1dc290 <e24716#> {r24} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:1:1: CONCAT 0x55573e1dc190 <e24711#> {r24} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:1:1:1: REPLICATE 0x55573e1db520 <e24667#> {r24} @dt=0x55573e1e13e0@(G/w24)
    1:2:2:1:3:1:2:2:1:1:1:1:1: SEL 0x55573e1f96e0 <e24646#> {r24} @dt=0x55573df50d30@(G/w1) decl[31:0]]
    1:2:2:1:3:1:2:2:1:1:1:1:1:1: VARREF 0x55573e1050f0 <e24637#> {r24} @dt=0x55573e1d5150@(nw32)  temp_filtered [RV] <- VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:1:1:1:1:2: CONST 0x55573e254850 <e24662#> {r24} @dt=0x55573e254770@(G/sw5)  5'h7
    1:2:2:1:3:1:2:2:1:1:1:1:1:3: CONST 0x55573e254440 <e24639#> {r24} @dt=0x55573e2545b0@(G/wu32/1)  ?32?h1
    1:2:2:1:3:1:2:2:1:1:1:1:2: CONST 0x55573e1dab80 <e16616> {r24} @dt=0x55573ded1ed0@(G/swu32/5)  ?32?sh18
    1:2:2:1:3:1:2:2:1:1:1:2: SEL 0x55573e091030 <e24687#> {r24} @dt=0x55573e254dd0@(G/w8) decl[31:0]]
    1:2:2:1:3:1:2:2:1:1:1:2:1: VARREF 0x55573e1529d0 <e24679#> {r24} @dt=0x55573e1d5150@(nw32)  temp_filtered [RV] <- VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:1:1:2:2: CONST 0x55573e25e690 <e24706#> {r24} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:1:1:2:3: CONST 0x55573e254b80 <e24681#> {r24} @dt=0x55573e254cf0@(G/wu32/4)  ?32?h8
    1:2:2:1:3:1:2:2:1:1:2: CONST 0x55573e1dc350 <e16650> {r24} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:3:1:2:2:1:2: VARREF 0x55573e17a9b0 <e24625#> {r24} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2: CASEITEM 0x55573e1e26f0 <e16815> {r26}
    1:2:2:1:3:1:2:1: CONST 0x55573e1dc9b0 <e16666> {r26} @dt=0x55573df988a0@(G/w6)  6'h24
    1:2:2:1:3:1:2:2: BEGIN 0x55573e1dcd00 <e16667> {r26} [UNNAMED]
    1:2:2:1:3:1:2:2:1: CASE 0x55573e1dd0c0 <e16669> {r27}
    1:2:2:1:3:1:2:2:1:1: VARREF 0x55573e1a8570 <e24717#> {r27} @dt=0x55573e1d0370@(nw4)  byteenable_writeback [RV] <- VAR 0x55573e1d0870 <e24537#> {r4} @dt=0x55573e1d0370@(nw4)  byteenable_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1dd9b0 <e16682> {r28}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1dd2a0 <e16676> {r28} @dt=0x55573df513a0@(G/w4)  4'h1
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1dd8f0 <e24719#> {r28} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: VARREF 0x55573dec10c0 <e24720#> {r28} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573debfc20 <e24718#> {r28} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1de730 <e16704> {r29}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1ddb80 <e16688> {r29} @dt=0x55573df513a0@(G/w4)  4'h2
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1de670 <e24722#> {r29} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: SHIFTR 0x55573e1de5b0 <e24730#> {r29} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1:1: VARREF 0x55573deda230 <e24723#> {r29} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:2: CONST 0x55573e1de2e0 <e16699> {r29} @dt=0x55573df00f00@(G/swu32/4)  ?32?sh8
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573dfd3050 <e24721#> {r29} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1df4d0 <e16726> {r30}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1de920 <e16710> {r30} @dt=0x55573df513a0@(G/w4)  4'h4
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1df410 <e24732#> {r30} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: SHIFTR 0x55573e1df350 <e24740#> {r30} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1:1: VARREF 0x55573dfd3cf0 <e24733#> {r30} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:2: CONST 0x55573e1df080 <e16721> {r30} @dt=0x55573ded1ed0@(G/swu32/5)  ?32?sh10
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e0ac870 <e24731#> {r30} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1e0270 <e16748> {r31}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1df6c0 <e16732> {r31} @dt=0x55573df513a0@(G/w4)  4'h8
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1e01b0 <e24742#> {r31} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: SHIFTR 0x55573e1e00f0 <e24750#> {r31} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1:1: VARREF 0x55573e1ce360 <e24743#> {r31} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:2: CONST 0x55573e1dfe20 <e16743> {r31} @dt=0x55573ded1ed0@(G/swu32/5)  ?32?sh18
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573deb3780 <e24741#> {r31} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1e07f0 <e16755> {r32}
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1e0730 <e24752#> {r32} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: VARREF 0x55573deb0e00 <e24753#> {r32} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e0d79c0 <e24751#> {r32} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1: ASSIGN 0x55573e1e24c0 <e24759#> {r34} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:1: REPLICATE 0x55573e1e2090 <e24814#> {r34} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:1:1: CONCAT 0x55573e1e1f90 <e24809#> {r34} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:1:1:1: REPLICATE 0x55573e1e1320 <e16794> {r34} @dt=0x55573e1e13e0@(G/w24)
    1:2:2:1:3:1:2:2:1:1:1:1:1: CONST 0x55573e1e1010 <e16770> {r34} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:3:1:2:2:1:1:1:1:2: CONST 0x55573e1e0c10 <e16771> {r34} @dt=0x55573ded1ed0@(G/swu32/5)  ?32?sh18
    1:2:2:1:3:1:2:2:1:1:1:2: SEL 0x55573e0b45a0 <e24785#> {r34} @dt=0x55573e254dd0@(G/w8) decl[31:0]]
    1:2:2:1:3:1:2:2:1:1:1:2:1: VARREF 0x55573e1fa500 <e24776#> {r34} @dt=0x55573e1d5150@(nw32)  temp_filtered [RV] <- VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:1:1:2:2: CONST 0x55573e25f310 <e24804#> {r34} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:1:1:2:3: CONST 0x55573e25ef00 <e24778#> {r34} @dt=0x55573e254cf0@(G/wu32/4)  ?32?h8
    1:2:2:1:3:1:2:2:1:1:2: CONST 0x55573e1e2150 <e16804> {r34} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:3:1:2:2:1:2: VARREF 0x55573e00ff10 <e24758#> {r34} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2: CASEITEM 0x55573e1e4d80 <e16886> {r36}
    1:2:2:1:3:1:2:1: CONST 0x55573e1e27b0 <e16821> {r36} @dt=0x55573df988a0@(G/w6)  6'h21
    1:2:2:1:3:1:2:2: BEGIN 0x55573e1e2b00 <e16822> {r36} [UNNAMED]
    1:2:2:1:3:1:2:2:1: ASSIGN 0x55573e1e4b50 <e24816#> {r37} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:1: REPLICATE 0x55573e1e4720 <e24909#> {r37} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:1:1: CONCAT 0x55573e1e4620 <e24904#> {r37} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:1:1:1: REPLICATE 0x55573e1e3970 <e24859#> {r37} @dt=0x55573e1e5df0@(G/w16)
    1:2:2:1:3:1:2:2:1:1:1:1:1: SEL 0x55573e25f970 <e24837#> {r37} @dt=0x55573df50d30@(G/w1) decl[31:0]]
    1:2:2:1:3:1:2:2:1:1:1:1:1:1: VARREF 0x55573e00f600 <e24828#> {r37} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:1:1:1:1:2: CONST 0x55573e25fc00 <e24854#> {r37} @dt=0x55573e254770@(G/sw5)  5'hf
    1:2:2:1:3:1:2:2:1:1:1:1:1:3: CONST 0x55573e25f720 <e24830#> {r37} @dt=0x55573e2545b0@(G/wu32/1)  ?32?h1
    1:2:2:1:3:1:2:2:1:1:1:1:2: CONST 0x55573e1e2f90 <e16842> {r37} @dt=0x55573ded1ed0@(G/swu32/5)  ?32?sh10
    1:2:2:1:3:1:2:2:1:1:1:2: SEL 0x55573e260180 <e24880#> {r37} @dt=0x55573e1e5df0@(G/w16) decl[31:0]]
    1:2:2:1:3:1:2:2:1:1:1:2:1: VARREF 0x55573deb4f60 <e24871#> {r37} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:1:1:2:2: CONST 0x55573e260410 <e24899#> {r37} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:1:1:2:3: CONST 0x55573e25ff30 <e24873#> {r37} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h10
    1:2:2:1:3:1:2:2:1:1:2: CONST 0x55573e1e47e0 <e16876> {r37} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:3:1:2:2:1:2: VARREF 0x55573deb6360 <e24815#> {r37} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2: CASEITEM 0x55573e1e7080 <e16952> {r39}
    1:2:2:1:3:1:2:1: CONST 0x55573e1e4e40 <e16892> {r39} @dt=0x55573df988a0@(G/w6)  6'h25
    1:2:2:1:3:1:2:2: BEGIN 0x55573e1e5190 <e16893> {r39} [UNNAMED]
    1:2:2:1:3:1:2:2:1: ASSIGN 0x55573e1e6f10 <e24911#> {r40} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:1: REPLICATE 0x55573e1e6ae0 <e24966#> {r40} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:1:1: CONCAT 0x55573e1e69e0 <e24961#> {r40} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:1:1:1: REPLICATE 0x55573e1e5d30 <e16932> {r40} @dt=0x55573e1e5df0@(G/w16)
    1:2:2:1:3:1:2:2:1:1:1:1:1: CONST 0x55573e1e5a20 <e16908> {r40} @dt=0x55573df50d30@(G/w1)  1'h0
    1:2:2:1:3:1:2:2:1:1:1:1:2: CONST 0x55573e1e5620 <e16909> {r40} @dt=0x55573ded1ed0@(G/swu32/5)  ?32?sh10
    1:2:2:1:3:1:2:2:1:1:1:2: SEL 0x55573e260b50 <e24937#> {r40} @dt=0x55573e1e5df0@(G/w16) decl[31:0]]
    1:2:2:1:3:1:2:2:1:1:1:2:1: VARREF 0x55573e016170 <e24928#> {r40} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:1:1:2:2: CONST 0x55573e260de0 <e24956#> {r40} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:1:1:2:3: CONST 0x55573e260900 <e24930#> {r40} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h10
    1:2:2:1:3:1:2:2:1:1:2: CONST 0x55573e1e6ba0 <e16942> {r40} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:3:1:2:2:1:2: VARREF 0x55573e016290 <e24910#> {r40} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2: CASEITEM 0x55573e1eee30 <e17172> {r42}
    1:2:2:1:3:1:2:1: CONST 0x55573e1e7140 <e16958> {r42} @dt=0x55573df988a0@(G/w6)  6'h22
    1:2:2:1:3:1:2:2: BEGIN 0x55573e1e7450 <e16959> {r42} [UNNAMED]
    1:2:2:1:3:1:2:2:1: CASE 0x55573e1e77f0 <e16961> {r43}
    1:2:2:1:3:1:2:2:1:1: VARREF 0x55573e1cceb0 <e24967#> {r43} @dt=0x55573e1d0370@(nw4)  byteenable_writeback [RV] <- VAR 0x55573e1d0870 <e24537#> {r4} @dt=0x55573e1d0370@(nw4)  byteenable_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1e99c0 <e17024> {r44}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1e79d0 <e16968> {r44} @dt=0x55573df513a0@(G/w4)  4'h1
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1e9900 <e24969#> {r44} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: REPLICATE 0x55573e1e94d0 <e25061#> {r44} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:2:2:1:1: CONCAT 0x55573e1e93d0 <e25056#> {r44} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:2:2:1:1:1: SEL 0x55573e261440 <e24991#> {r44} @dt=0x55573e254dd0@(G/w8) decl[31:0]]
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:1: VARREF 0x55573e1ccfd0 <e24982#> {r44} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:2: CONST 0x55573e2616d0 <e25010#> {r44} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:3: CONST 0x55573e2611f0 <e24984#> {r44} @dt=0x55573e254cf0@(G/wu32/4)  ?32?h8
    1:2:2:1:3:1:2:2:1:2:2:1:1:2: SEL 0x55573e261b70 <e25032#> {r44} @dt=0x55573e1e13e0@(G/w24) decl[31:0]]
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:1: VARREF 0x55573e1cd9e0 <e25023#> {r44} @dt=0x55573e1d15d0@(nw32)  src_A_writeback [RV] <- VAR 0x55573e1d1ad0 <e24545#> {r5} @dt=0x55573e1d15d0@(nw32)  src_A_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:2: CONST 0x55573e261e00 <e25051#> {r44} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:3: CONST 0x55573e261920 <e25025#> {r44} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h18
    1:2:2:1:3:1:2:2:1:2:2:1:2: CONST 0x55573e1e9590 <e17015> {r44} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e1cdb00 <e24968#> {r44} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1ebba0 <e17087> {r45}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1e9bb0 <e17030> {r45} @dt=0x55573df513a0@(G/w4)  4'h3
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1ebae0 <e25063#> {r45} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: REPLICATE 0x55573e1eb6b0 <e25155#> {r45} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:2:2:1:1: CONCAT 0x55573e1eb5b0 <e25150#> {r45} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:2:2:1:1:1: SEL 0x55573e262460 <e25085#> {r45} @dt=0x55573e1e5df0@(G/w16) decl[31:0]]
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:1: VARREF 0x55573e1aa850 <e25076#> {r45} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:2: CONST 0x55573e2626f0 <e25104#> {r45} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:3: CONST 0x55573e262210 <e25078#> {r45} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h10
    1:2:2:1:3:1:2:2:1:2:2:1:1:2: SEL 0x55573e262b90 <e25126#> {r45} @dt=0x55573e1e5df0@(G/w16) decl[31:0]]
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:1: VARREF 0x55573e1aa970 <e25117#> {r45} @dt=0x55573e1d15d0@(nw32)  src_A_writeback [RV] <- VAR 0x55573e1d1ad0 <e24545#> {r5} @dt=0x55573e1d15d0@(nw32)  src_A_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:2: CONST 0x55573e262e20 <e25145#> {r45} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:3: CONST 0x55573e262940 <e25119#> {r45} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h10
    1:2:2:1:3:1:2:2:1:2:2:1:2: CONST 0x55573e1eb770 <e17077> {r45} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e102570 <e25062#> {r45} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1edd80 <e17150> {r46}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1ebd90 <e17093> {r46} @dt=0x55573df513a0@(G/w4)  4'h7
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1edcc0 <e25157#> {r46} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: REPLICATE 0x55573e1ed890 <e25249#> {r46} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:2:2:1:1: CONCAT 0x55573e1ed790 <e25244#> {r46} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:2:2:1:1:1: SEL 0x55573e263480 <e25179#> {r46} @dt=0x55573e1e13e0@(G/w24) decl[31:0]]
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:1: VARREF 0x55573e102690 <e25170#> {r46} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:2: CONST 0x55573e263710 <e25198#> {r46} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:3: CONST 0x55573e263230 <e25172#> {r46} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h18
    1:2:2:1:3:1:2:2:1:2:2:1:1:2: SEL 0x55573e263bb0 <e25220#> {r46} @dt=0x55573e254dd0@(G/w8) decl[31:0]]
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:1: VARREF 0x55573e0eea50 <e25211#> {r46} @dt=0x55573e1d15d0@(nw32)  src_A_writeback [RV] <- VAR 0x55573e1d1ad0 <e24545#> {r5} @dt=0x55573e1d15d0@(nw32)  src_A_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:2: CONST 0x55573e263e40 <e25239#> {r46} @dt=0x55573e254770@(G/sw5)  5'h0
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:3: CONST 0x55573e263960 <e25213#> {r46} @dt=0x55573e254cf0@(G/wu32/4)  ?32?h8
    1:2:2:1:3:1:2:2:1:2:2:1:2: CONST 0x55573e1ed950 <e17140> {r46} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e0eeb70 <e25156#> {r46} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1ee680 <e17163> {r47}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1edf70 <e17156> {r47} @dt=0x55573df513a0@(G/w4)  4'hf
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1ee5c0 <e25251#> {r47} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: VARREF 0x55573e0ad990 <e25252#> {r47} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e0adab0 <e25250#> {r47} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1eebe0 <e17170> {r48}
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1eeb20 <e25254#> {r48} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: VARREF 0x55573dfd04a0 <e25255#> {r48} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573dfd05c0 <e25253#> {r48} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2: CASEITEM 0x55573e1f6bc0 <e17392> {r51}
    1:2:2:1:3:1:2:1: CONST 0x55573e1eeef0 <e17178> {r51} @dt=0x55573df988a0@(G/w6)  6'h26
    1:2:2:1:3:1:2:2: BEGIN 0x55573e1ef240 <e17179> {r51} [UNNAMED]
    1:2:2:1:3:1:2:2:1: CASE 0x55573e1ef650 <e17181> {r52}
    1:2:2:1:3:1:2:2:1:1: VARREF 0x55573dfca610 <e25260#> {r52} @dt=0x55573e1d0370@(nw4)  byteenable_writeback [RV] <- VAR 0x55573e1d0870 <e24537#> {r4} @dt=0x55573e1d0370@(nw4)  byteenable_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1eff40 <e17194> {r53}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1ef830 <e17188> {r53} @dt=0x55573df513a0@(G/w4)  4'hf
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1efe80 <e25262#> {r53} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: VARREF 0x55573dfca730 <e25263#> {r53} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573deb5aa0 <e25261#> {r53} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1f2100 <e17257> {r54}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1f0110 <e17200> {r54} @dt=0x55573df513a0@(G/w4)  4'he
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1f2040 <e25265#> {r54} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: REPLICATE 0x55573e1f1c10 <e25357#> {r54} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:2:2:1:1: CONCAT 0x55573e1f1b10 <e25352#> {r54} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:2:2:1:1:1: SEL 0x55573e264580 <e25287#> {r54} @dt=0x55573e254dd0@(G/w8) decl[31:0]]
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:1: VARREF 0x55573deb5bc0 <e25278#> {r54} @dt=0x55573e1d15d0@(nw32)  src_A_writeback [RV] <- VAR 0x55573e1d1ad0 <e24545#> {r5} @dt=0x55573e1d15d0@(nw32)  src_A_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:2: CONST 0x55573e264810 <e25306#> {r54} @dt=0x55573e254770@(G/sw5)  5'h18
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:3: CONST 0x55573e264330 <e25280#> {r54} @dt=0x55573e254cf0@(G/wu32/4)  ?32?h8
    1:2:2:1:3:1:2:2:1:2:2:1:1:2: SEL 0x55573e264cb0 <e25328#> {r54} @dt=0x55573e1e13e0@(G/w24) decl[31:0]]
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:1: VARREF 0x55573ded35b0 <e25319#> {r54} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:2: CONST 0x55573e264f40 <e25347#> {r54} @dt=0x55573e254770@(G/sw5)  5'h8
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:3: CONST 0x55573e264a60 <e25321#> {r54} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h18
    1:2:2:1:3:1:2:2:1:2:2:1:2: CONST 0x55573e1f1cd0 <e17247> {r54} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573ded36d0 <e25264#> {r54} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1f42e0 <e17320> {r55}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1f22f0 <e17263> {r55} @dt=0x55573df513a0@(G/w4)  4'hc
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1f4220 <e25359#> {r55} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: REPLICATE 0x55573e1f3df0 <e25451#> {r55} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:2:2:1:1: CONCAT 0x55573e1f3cf0 <e25446#> {r55} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:2:2:1:1:1: SEL 0x55573e2655a0 <e25381#> {r55} @dt=0x55573e1e5df0@(G/w16) decl[31:0]]
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:1: VARREF 0x55573ded4160 <e25372#> {r55} @dt=0x55573e1d15d0@(nw32)  src_A_writeback [RV] <- VAR 0x55573e1d1ad0 <e24545#> {r5} @dt=0x55573e1d15d0@(nw32)  src_A_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:2: CONST 0x55573e265830 <e25400#> {r55} @dt=0x55573e254770@(G/sw5)  5'h10
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:3: CONST 0x55573e265350 <e25374#> {r55} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h10
    1:2:2:1:3:1:2:2:1:2:2:1:1:2: SEL 0x55573e265cd0 <e25422#> {r55} @dt=0x55573e1e5df0@(G/w16) decl[31:0]]
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:1: VARREF 0x55573ded4280 <e25413#> {r55} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:2: CONST 0x55573e265f60 <e25441#> {r55} @dt=0x55573e254770@(G/sw5)  5'h10
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:3: CONST 0x55573e265a80 <e25415#> {r55} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h10
    1:2:2:1:3:1:2:2:1:2:2:1:2: CONST 0x55573e1f3eb0 <e17310> {r55} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e153360 <e25358#> {r55} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1f64c0 <e17383> {r56}
    1:2:2:1:3:1:2:2:1:2:1: CONST 0x55573e1f44d0 <e17326> {r56} @dt=0x55573df513a0@(G/w4)  4'h8
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1f6400 <e25453#> {r56} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: REPLICATE 0x55573e1f5fd0 <e25545#> {r56} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:2:2:1:1: CONCAT 0x55573e1f5ed0 <e25540#> {r56} @dt=0x55573df515d0@(G/w32)
    1:2:2:1:3:1:2:2:1:2:2:1:1:1: SEL 0x55573e2665c0 <e25475#> {r56} @dt=0x55573e1e13e0@(G/w24) decl[31:0]]
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:1: VARREF 0x55573e153480 <e25466#> {r56} @dt=0x55573e1d15d0@(nw32)  src_A_writeback [RV] <- VAR 0x55573e1d1ad0 <e24545#> {r5} @dt=0x55573e1d15d0@(nw32)  src_A_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:2: CONST 0x55573e266850 <e25494#> {r56} @dt=0x55573e254770@(G/sw5)  5'h8
    1:2:2:1:3:1:2:2:1:2:2:1:1:1:3: CONST 0x55573e266370 <e25468#> {r56} @dt=0x55573e2600a0@(G/wu32/5)  ?32?h18
    1:2:2:1:3:1:2:2:1:2:2:1:1:2: SEL 0x55573e266cf0 <e25516#> {r56} @dt=0x55573e254dd0@(G/w8) decl[31:0]]
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:1: VARREF 0x55573e189950 <e25507#> {r56} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:2: CONST 0x55573e266f80 <e25535#> {r56} @dt=0x55573e254770@(G/sw5)  5'h18
    1:2:2:1:3:1:2:2:1:2:2:1:1:2:3: CONST 0x55573e266aa0 <e25509#> {r56} @dt=0x55573e254cf0@(G/wu32/4)  ?32?h8
    1:2:2:1:3:1:2:2:1:2:2:1:2: CONST 0x55573e1f6090 <e17373> {r56} @dt=0x55573df515d0@(G/w32)  32'h1
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e189a70 <e25452#> {r56} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2:2:1:2: CASEITEM 0x55573e1f6a40 <e17390> {r57}
    1:2:2:1:3:1:2:2:1:2:2: ASSIGN 0x55573e1f6980 <e25547#> {r57} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:2:2:1: VARREF 0x55573e188f90 <e25548#> {r57} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2:2:2: VARREF 0x55573e1890b0 <e25546#> {r57} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2: CASEITEM 0x55573e1f7380 <e17400> {r60}
    1:2:2:1:3:1:2:2: BEGIN 0x55573e1f6d40 <e17393> {r60} [UNNAMED]
    1:2:2:1:3:1:2:2:1: ASSIGN 0x55573e1f7240 <e25554#> {r61} @dt=0x55573e1d5150@(nw32)
    1:2:2:1:3:1:2:2:1:1: VARREF 0x55573e0ed930 <e25555#> {r61} @dt=0x55573e1d2870@(nw32)  read_data_writeback [RV] <- VAR 0x55573e1d2d70 <e24553#> {r6} @dt=0x55573e1d2870@(nw32)  read_data_writeback INPUT PORT
    1:2:2:1:3:1:2:2:1:2: VARREF 0x55573e0eda50 <e25553#> {r61} @dt=0x55573e1d5150@(nw32)  temp_filtered [LV] => VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1: ASSIGN 0x55573e1f77c0 <e25561#> {r64} @dt=0x55573e1d3ff0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55573e1f9070 <e25562#> {r64} @dt=0x55573e1d5150@(nw32)  temp_filtered [RV] <- VAR 0x55573e1d5650 <e24572#> {r10} @dt=0x55573e1d5150@(nw32)  temp_filtered VAR
    1:2:2:1:3:1:2: VARREF 0x55573e1f9190 <e25560#> {r64} @dt=0x55573e1d3ff0@(nw32)  filtered_output_writeback [LV] => VAR 0x55573e1d44f0 <e24564#> {r8} @dt=0x55573e1d3ff0@(nw32)  filtered_output_writeback OUTPUT PORT
    3: TYPETABLE 0x55573dea25f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x55573df90230 <e3762> {c490} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55573df5df00 <e2910> {c266} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55573df50d30 <e2624> {c205} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55573df90230 <e3762> {c490} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55573e2422d0 <e24407> {i3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
		detailed  ->  BASICDTYPE 0x55573df76620 <e3321> {c370} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x55573e0c0130 <e10721> {h37} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x55573df513a0 <e2636> {c205} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55573e2aa6c0 <e33918#> {c266} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55573df6e510 <e3183> {c334} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55573e254770 <e24653#> {r24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55573e271b70 <e27525#> {l19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55573df988a0 <e3980> {c509} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55573e2a4b10 <e32512#> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55573e254dd0 <e24684#> {r24} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0x55573e1e5df0 <e16912> {r40} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x55573e1e13e0 <e16774> {r34} @dt=this@(G/w24)  logic [GENERIC] kwd=logic range=[23:0]
		detailed  ->  BASICDTYPE 0x55573e2a93a0 <e33199#> {c68} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
		detailed  ->  BASICDTYPE 0x55573df50f50 <e2631> {c205} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x55573e2abd30 <e34076#> {c370} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
		detailed  ->  BASICDTYPE 0x55573e003e00 <e6525> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x55573e2545b0 <e24634#> {r24} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573dee4240 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573e2ac220 <e34209#> {c494} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573dee7720 <e143> {c18} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573e279300 <e28705#> {f24} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573def1c40 <e407> {c40} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573e254cf0 <e24676#> {r24} @dt=this@(G/wu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573df00f00 <e769> {c64} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573e2600a0 <e24868#> {r37} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573ded1ed0 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573e29d120 <e31659#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573df527a0 <e2671> {c209} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573dfea160 <e5838> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573df515d0 <e2643> {c205} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573e253fe0 <e24582#> {r13} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55573dfea780 <e5851> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x55573e2a0cf0 <e32069#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573ded1ed0 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dee4240 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dee7720 <e143> {c18} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573def1c40 <e407> {c40} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df00f00 <e769> {c64} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df50d30 <e2624> {c205} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55573df50f50 <e2631> {c205} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x55573df513a0 <e2636> {c205} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573df515d0 <e2643> {c205} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df527a0 <e2671> {c209} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df5df00 <e2910> {c266} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55573df6e510 <e3183> {c334} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df76620 <e3321> {c370} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573df90230 <e3762> {c490} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55573df988a0 <e3980> {c509} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573dfea160 <e5838> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfea780 <e5851> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573e003e00 <e6525> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x55573e0c0130 <e10721> {h37} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55573e1e13e0 <e16774> {r34} @dt=this@(G/w24)  logic [GENERIC] kwd=logic range=[23:0]
    3:1: BASICDTYPE 0x55573e1e5df0 <e16912> {r40} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55573e2422d0 <e24407> {i3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55573e2449d0 <e24415> {j3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55573e1cf190 <e24528#> {r3} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e1d0370 <e24536#> {r4} @dt=this@(nw4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573e1d15d0 <e24544#> {r5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1d2870 <e24552#> {r6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1d31f0 <e24560#> {r7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e1d3ff0 <e24563#> {r8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1d5150 <e24571#> {r10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e253fe0 <e24582#> {r13} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e2545b0 <e24634#> {r24} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e254770 <e24653#> {r24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e254cf0 <e24676#> {r24} @dt=this@(G/wu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e254dd0 <e24684#> {r24} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x55573e2600a0 <e24868#> {r37} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1ac6d0 <e25569#> {q2} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e1ad750 <e25577#> {q3} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55573e1ae9d0 <e25585#> {q4} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55573e1afc70 <e25593#> {q6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b0f10 <e25601#> {q7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b21d0 <e25609#> {q8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b3490 <e25617#> {q9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b4750 <e25625#> {q10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b59b0 <e25633#> {q11} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b6c50 <e25641#> {q12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b7f10 <e25649#> {q13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1b91d0 <e25657#> {q14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1ba430 <e25665#> {q15} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1bb710 <e25673#> {q17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1bc9d0 <e25681#> {q18} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1bdc90 <e25689#> {q19} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1bee50 <e25697#> {q22} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e18abd0 <e25780#> {p3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e18aff0 <e25783#> {p4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e18b410 <e25786#> {p7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e18b830 <e25789#> {p8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e18bc50 <e25792#> {p9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e18c0f0 <e25795#> {p10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e18c610 <e25798#> {p11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e18d3d0 <e25801#> {p12} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e18e6a0 <e25809#> {p13} @dt=this@(nw4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573e18f990 <e25817#> {p14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e190410 <e25825#> {p17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e190a20 <e25828#> {p18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e191030 <e25831#> {p19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e191640 <e25834#> {p20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e191b90 <e25837#> {p21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e1929c0 <e25840#> {p22} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e193cc0 <e25848#> {p23} @dt=this@(nw4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573e194fb0 <e25856#> {p24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1962e0 <e25864#> {p27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1975d0 <e25872#> {p28} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e1988c0 <e25880#> {p29} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e199bb0 <e25888#> {p30} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e19aea0 <e25896#> {p32} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e19c1c0 <e25904#> {p33} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e19d4c0 <e25912#> {p34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e19e7b0 <e25920#> {p35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e17be80 <e26111#> {o3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e17c3a0 <e26114#> {o4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e17c8c0 <e26117#> {o5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e17cde0 <e26120#> {o6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e17d340 <e26123#> {o8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e17d860 <e26126#> {o9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e17e5d0 <e26129#> {o11} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e17fbc0 <e26137#> {o13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e154a00 <e26194#> {n3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e154e20 <e26197#> {n4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e155240 <e26200#> {n7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e1556a0 <e26203#> {n8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e155b00 <e26206#> {n9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e155f60 <e26209#> {n10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e156380 <e26212#> {n11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e156920 <e26215#> {n12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e156ec0 <e26218#> {n13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e157420 <e26221#> {n14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e158220 <e26224#> {n15} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e1594c0 <e26232#> {n16} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e159ec0 <e26240#> {n18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15a420 <e26243#> {n19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15a9e0 <e26246#> {n20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15b000 <e26249#> {n21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15b610 <e26252#> {n22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15bbf0 <e26255#> {n23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15c1e0 <e26258#> {n24} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15c740 <e26261#> {n25} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e15d570 <e26264#> {n26} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e15e870 <e26272#> {n27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e15fba0 <e26280#> {n30} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e160e90 <e26288#> {n31} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e162180 <e26296#> {n32} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1632e0 <e26304#> {n33} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e164530 <e26312#> {n34} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e165850 <e26320#> {n35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e166b90 <e26328#> {n37} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e167e80 <e26336#> {n38} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e169170 <e26344#> {n39} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e16a460 <e26352#> {n40} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e16b750 <e26360#> {n41} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e16cab0 <e26368#> {n42} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e10a3a0 <e26613#> {m3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e10c830 <e26616#> {m4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e10cc50 <e26619#> {m5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e10d070 <e26622#> {m8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e10d490 <e26625#> {m9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e10d8b0 <e26628#> {m10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e10e510 <e26631#> {m11} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e10f770 <e26639#> {m12} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e1100b0 <e26647#> {m13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e1105d0 <e26650#> {m14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e111450 <e26653#> {m15} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e111dd0 <e26661#> {m16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e112330 <e26664#> {m17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e1128d0 <e26667#> {m18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e112e30 <e26670#> {m19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e113c30 <e26673#> {m20} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e1145d0 <e26681#> {m22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e114b30 <e26684#> {m23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e115090 <e26687#> {m24} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e115f30 <e26690#> {m25} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e117190 <e26698#> {m26} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e117ad0 <e26706#> {m27} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e117ff0 <e26709#> {m28} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e118e70 <e26712#> {m29} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e1198b0 <e26720#> {m30} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e119e50 <e26723#> {m31} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e11a3f0 <e26726#> {m32} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e11a950 <e26729#> {m33} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e11b750 <e26732#> {m34} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e11c9d0 <e26740#> {m36} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e11dc10 <e26748#> {m37} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e11ee80 <e26756#> {m38} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e1200f0 <e26764#> {m39} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e121270 <e26772#> {m41} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e122160 <e26780#> {m42} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e123370 <e26788#> {m43} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e124670 <e26796#> {m44} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e125910 <e26804#> {m47} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e126b80 <e26812#> {m48} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e127e80 <e26820#> {m49} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e1291e0 <e26828#> {m50} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e12a490 <e26836#> {m52} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e12b700 <e26844#> {m53} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e12ca00 <e26852#> {m54} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e12dda0 <e26860#> {m55} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0efb70 <e27377#> {l3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0f0090 <e27380#> {l4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0f05b0 <e27383#> {l5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0f0970 <e27386#> {l5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0f0d30 <e27389#> {l5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0f1ad0 <e27392#> {l6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0f22b0 <e27400#> {l6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0f2a90 <e27408#> {l6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0f3cd0 <e27416#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0f44b0 <e27424#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0f4c90 <e27432#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0f5ed0 <e27440#> {l8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0f66b0 <e27448#> {l8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0f7a30 <e27456#> {l9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0f8210 <e27464#> {l9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0f9450 <e27472#> {l10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x55573e0fb3b0 <e27489#> {l13} @dt=this@(nw32)u[31:0] refdt=0x55573e0faeb0(nw32) [31:0]
    3:1:2: RANGE 0x55573e0fadb0 <e11937> {l13}
    3:1:2:2: CONST 0x55573e0fa6e0 <e11933> {l13} @dt=0x55573ded1ed0@(G/swu32/5)  ?32?sh1f
    3:1:2:3: CONST 0x55573e0faae0 <e11934> {l13} @dt=0x55573dee4240@(G/swu32/1)  ?32?sh0
    3:1: BASICDTYPE 0x55573e0faeb0 <e27483#> {l13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0fc0e0 <e27491#> {l14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0fc810 <e27499#> {l14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e271b70 <e27525#> {l19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0fefc0 <e27595#> {l28} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0e66d0 <e27643#> {k2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0e7410 <e27646#> {k3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0e7d50 <e27654#> {k4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0e8270 <e27657#> {k5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0e8790 <e27660#> {k6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0e95f0 <e27663#> {k7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e244dc0 <e27696#> {j6} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e245440 <e27704#> {j7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e245ca0 <e27741#> {j8} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e246500 <e27778#> {j9} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e246d60 <e27815#> {j10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e2475c0 <e27852#> {j12} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e242550 <e27906#> {i6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e2427b0 <e27909#> {i7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e243010 <e27946#> {i8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e243870 <e27983#> {i10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e0ae000 <e28031#> {h2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0aeb00 <e28034#> {h3} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0afb40 <e28042#> {h4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0b0d80 <e28050#> {h5} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0b1fc0 <e28058#> {h6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0b3240 <e28066#> {h7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0b3bc0 <e28074#> {h8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b4120 <e28077#> {h9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b4fc0 <e28080#> {h10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0b5940 <e28088#> {h11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b5ea0 <e28091#> {h12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b6d00 <e28094#> {h13} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e0b76d0 <e28102#> {h14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b7ce0 <e28105#> {h15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b8330 <e28108#> {h16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b8940 <e28111#> {h17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b8f50 <e28114#> {h18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b9560 <e28117#> {h19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0b9b20 <e28120#> {h20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0ba0c0 <e28123#> {h22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0ba610 <e28126#> {h23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0babf0 <e28129#> {h24} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0bb200 <e28132#> {h25} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0bb7f0 <e28135#> {h26} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0bc6e0 <e28138#> {h27} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55573e0bda10 <e28146#> {h28} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55573e0be290 <e28154#> {h31} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0be690 <e28157#> {h32} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e098c10 <e28359#> {g3} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e099db0 <e28367#> {g4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e09aff0 <e28375#> {g5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e09c230 <e28383#> {g6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e09cb70 <e28391#> {g7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0208e0 <e28613#> {f3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e023610 <e28621#> {f5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e024ab0 <e28624#> {f6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e026df0 <e28627#> {f7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e0278d0 <e28630#> {f8} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e028750 <e28638#> {f9} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573e028f10 <e28646#> {f10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e029b10 <e28649#> {f11} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e02a450 <e28657#> {f12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e02a970 <e28660#> {f13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e02aef0 <e28663#> {f14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e02b490 <e28666#> {f15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e02b9f0 <e28669#> {f16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573e02c750 <e28672#> {f19} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e02d870 <e28680#> {f20} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573e02e990 <e28688#> {f21} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573e279300 <e28705#> {f24} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfd5270 <e31464#> {e4} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573dfd62f0 <e31472#> {e5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfd7490 <e31480#> {e6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfd8350 <e31488#> {e8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfd9530 <e31496#> {e9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfda7d0 <e31504#> {e10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfdb950 <e31512#> {e14} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573dfdcb30 <e31520#> {e15} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573dfddce0 <e31528#> {e16} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573dfdee90 <e31536#> {e17} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573dfe0040 <e31544#> {e18} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573dfe11f0 <e31552#> {e19} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573e29d120 <e31659#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e2a0cf0 <e32069#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55573e2a4b10 <e32512#> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573dfcbbd0 <e32574#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfcc3b0 <e32582#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfcd5f0 <e32590#> {d4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dec2600 <e32608#> {c7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573deb7c20 <e32611#> {c8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573decf920 <e32614#> {c9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573dee44c0 <e32617#> {c10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dee5340 <e32625#> {c13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dee5b00 <e32633#> {c14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573dee5f20 <e32636#> {c15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573dee6340 <e32639#> {c16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573dee6e20 <e32642#> {c17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dee7ca0 <e32650#> {c18} @dt=this@(nw4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573dee8d80 <e32658#> {c19} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dee9620 <e32666#> {c22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573deea3c0 <e32669#> {c25} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573deeb4e0 <e32677#> {c26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573deec600 <e32685#> {c27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573deed720 <e32693#> {c28} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573deedf40 <e32701#> {c29} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573deee380 <e32704#> {c32} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573deee7e0 <e32707#> {c33} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573deeebe0 <e32710#> {c34} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573deef040 <e32713#> {c35} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573deefda0 <e32716#> {c36} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573def0b40 <e32724#> {c37} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573def1220 <e32732#> {c38} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def1620 <e32735#> {c39} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def2220 <e32738#> {c40} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573def29c0 <e32746#> {c41} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def2dc0 <e32749#> {c42} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def31c0 <e32752#> {c43} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def35c0 <e32755#> {c44} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def39c0 <e32758#> {c45} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def3dc0 <e32761#> {c46} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573def4a00 <e32764#> {c51} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573def59e0 <e32772#> {c52} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573def6b50 <e32780#> {c53} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573def7cd0 <e32788#> {c55} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573def9b80 <e32843#> {c57} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573defa2b0 <e32851#> {c57} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573defcec0 <e32953#> {c60} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573defd5f0 <e32961#> {c60} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df00200 <e33063#> {c63} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df020b0 <e33118#> {c65} @dt=this@(nw16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55573df03f60 <e33173#> {c67} @dt=this@(nw26)  logic kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x55573e2a93a0 <e33199#> {c68} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x55573df05ea0 <e33227#> {c70} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df07080 <e33235#> {c71} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df08230 <e33243#> {c72} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df09410 <e33251#> {c73} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df0a5f0 <e33259#> {c74} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df0b740 <e33267#> {c75} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df0c890 <e33275#> {c76} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df0d9e0 <e33283#> {c77} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df0eb30 <e33291#> {c78} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df0fc80 <e33299#> {c79} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df10e60 <e33307#> {c80} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df12080 <e33315#> {c83} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573df12960 <e33323#> {c84} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df12df0 <e33326#> {c85} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df13b80 <e33329#> {c86} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df14d30 <e33337#> {c87} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55573df15ee0 <e33345#> {c88} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573df167c0 <e33353#> {c89} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df16c80 <e33356#> {c90} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df17110 <e33359#> {c91} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df17650 <e33362#> {c92} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df17ae0 <e33365#> {c93} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df17f70 <e33368#> {c94} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df183a0 <e33371#> {c95} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df190d0 <e33374#> {c96} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573df1a260 <e33382#> {c99} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df1b3b0 <e33390#> {c100} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df1c560 <e33398#> {c101} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df1d710 <e33406#> {c102} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df1e8c0 <e33414#> {c103} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df1fa70 <e33422#> {c104} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df20c20 <e33430#> {c105} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df21dd0 <e33438#> {c106} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df22f20 <e33446#> {c107} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df24070 <e33454#> {c108} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df251c0 <e33462#> {c109} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df26370 <e33470#> {c110} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df27520 <e33478#> {c111} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df28700 <e33486#> {c112} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df29910 <e33494#> {c113} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df2a200 <e33502#> {c116} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2af90 <e33505#> {c117} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df2b870 <e33513#> {c118} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2bd00 <e33516#> {c119} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2c1c0 <e33519#> {c120} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2c680 <e33522#> {c121} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2cb10 <e33525#> {c122} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2cfd0 <e33528#> {c123} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2d400 <e33531#> {c124} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df2e130 <e33534#> {c125} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573df2f2e0 <e33542#> {c126} @dt=this@(nw4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573df304d0 <e33550#> {c129} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df31680 <e33558#> {c130} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df32830 <e33566#> {c131} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df339e0 <e33574#> {c132} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df34bc0 <e33582#> {c133} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df35da0 <e33590#> {c134} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df36f50 <e33598#> {c135} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df37870 <e33606#> {c138} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df37d30 <e33609#> {c139} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df381f0 <e33612#> {c140} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df386b0 <e33615#> {c141} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df38ae0 <e33618#> {c142} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df39810 <e33621#> {c143} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55573df3a9c0 <e33629#> {c144} @dt=this@(nw4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573df3bb70 <e33637#> {c145} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df3cd90 <e33645#> {c148} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55573df3df40 <e33653#> {c149} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df3f0f0 <e33661#> {c150} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df402a0 <e33669#> {c151} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df41450 <e33677#> {c152} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df42600 <e33685#> {c153} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df437e0 <e33693#> {c154} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df44070 <e33701#> {c157} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df444a0 <e33704#> {c158} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df44930 <e33707#> {c159} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df44dc0 <e33710#> {c160} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df45250 <e33713#> {c161} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55573df45fe0 <e33716#> {c162} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55573df47190 <e33724#> {c163} @dt=this@(nw3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55573df48320 <e33732#> {c166} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573df49e10 <e33746#> {c175} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573e2aa6c0 <e33918#> {c266} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55573e2abd30 <e34076#> {c370} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
    3:1: BASICDTYPE 0x55573e2ac220 <e34209#> {c494} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55573dfb7330 <e34875#> {c576} @dt=this@(nw2)  logic kwd=logic range=[1:0]
