30.5.1 SW_MUX_CTL_PAD_BOOT_MODE0 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_BOOT_MODE0)
SW_MUX_CTL Register
Address: 20E_0000h base + 14h offset = 20E_0014h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_BOOT_MODE0 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1311
IOMUXC_SW_MUX_CTL_PAD_BOOT_MODE0 field descriptions (continued)
Field Description
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad BOOT_MODE0
0 DISABLED — Input Path is determined by functionality
- This field is reserved.
Reserved
30.5.2 SW_MUX_CTL_PAD_BOOT_MODE1 SW MUX Control Register (IOMUXC_SW_MUX_CTL_PAD_BOOT_MODE1)
SW_MUX_CTL Register
Address: 20E_0000h base + 18h offset = 20E_0018h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_BOOT_MODE1 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad BOOT_MODE1
0 DISABLED — Input Path is determined by functionality
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1312 Freescale Semiconductor, Inc.
30.5.3 SW_MUX_CTL_PAD_SNVS_TAMPER0 SW MUX Control Register (IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER0)
SW_MUX_CTL Register
Address: 20E_0000h base + 1Ch offset = 20E_001Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER0 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SNVS_TAMPER0
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field
NOTE: ALT5 mode is only valid when TAMPER PIN is used as GPIO. This depends on FUSE setting
"TAMPER_PIN_DISABLE[1:0]".
Following is the mux information when TAMPER PIN is used as GPIO: SNVS_TAMPER0 ==> GPIO5_00
101 ALT5 — Select mux mode: ALT5 mux port, GPIO5_IO00 of instance - gpio5
Other Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1313
30.5.4 SW_MUX_CTL_PAD_SNVS_TAMPER1 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER1)
SW_MUX_CTL Register
Address: 20E_0000h base + 20h offset = 20E_0020h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER1 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SNVS_TAMPER1
0 DISABLED — Input Path is determined by functionality
MUX_MODE
NOTE: ALT5 mode is only valid when TAMPER PIN is used as GPIO. This depends on FUSE setting
"TAMPER_PIN_DISABLE[1:0]".
Following is the mux information when TAMPER PIN is used as GPIO: SNVS_TAMPER1 ==> GPIO5_01
101 ALT5 — Select mux mode: ALT5 mux port, GPIO5_IO01 of instance - gpio5
Other Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1314 Freescale Semiconductor, Inc.
30.5.5 SW_MUX_CTL_PAD_SNVS_TAMPER2 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER2)
SW_MUX_CTL Register
Address: 20E_0000h base + 24h offset = 20E_0024h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER2 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SNVS_TAMPER2
0 DISABLED — Input Path is determined by functionality
MUX_MODE
NOTE: ALT5 mode is only valid when TAMPER PIN is used as GPIO. This depends on FUSE setting
"TAMPER_PIN_DISABLE[1:0]".
Following is the mux information when TAMPER PIN is used as GPIO: SNVS_TAMPER2 ==> GPIO5_02
101 ALT5 — Slect mux mode: ALT5 mux port, GPIO5_IO02 of instance - gpio5
Other Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1315
30.5.6 SW_MUX_CTL_PAD_SNVS_TAMPER3 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER3)
SW_MUX_CTL Register
Address: 20E_0000h base + 28h offset = 20E_0028h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER3 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SNVS_TAMPER3
0 DISABLED — Input Path is determined by functionality
MUX_MODE Mux Mode Select Field
NOTE: ALT5 mode is only valid when TAMPER PIN is used as GPIO. This depends on FUSE setting
"TAMPER_PIN_DISABLE[1:0]".
Following is the mux information when TAMPER PIN is used as GPIO: SNVS_TAMPER3 ==> GPIO5_03
101 ALT5 — Select mux mode: ALT5 mux port, GPIO5_IO03 of instance - gpio
Other Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1316 Freescale Semiconductor, Inc.
30.5.7 SW_MUX_CTL_PAD_SNVS_TAMPER4 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER4)
SW_MUX_CTL Register
Address: 20E_0000h base + 2Ch offset = 20E_002Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER4 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SNVS_TAMPER4
0 DISABLED — Input Path is determined by functionality
MUX_MODE
NOTE: ALT5 mode is only valid when TAMPER PIN is used as GPIO. This depends on FUSE setting
"TAMPER_PIN_DISABLE[1:0]".
Following is the mux information when TAMPER PIN is used as GPIO: SNVS_TAMPER4 ==> GPIO5_04
101 ALT5 — Select mux mode: ALT5 mux port, GPIO5_IO04 of instance - gpio5
Other Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1317
30.5.8 SW_MUX_CTL_PAD_SNVS_TAMPER5 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER5)
SW_MUX_CTL Register
Address: 20E_0000h base + 30h offset = 20E_0030h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER5 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SNVS_TAMPER5
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field
NOTE: ALT5 mode is only valid when TAMPER PIN is used as GPIO. This depends on FUSE setting
"TAMPER_PIN_DISABLE[1:0]".
Following is the mux information when TAMPER PIN is used as GPIO: SNVS_TAMPER5 ==> GPIO5_05
101 ALT5 — Select mux mode: ALT5 mux port, GPIO5_IO05 of instance - gpio5
Other Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1318 Freescale Semiconductor, Inc.
30.5.9 SW_MUX_CTL_PAD_SNVS_TAMPER6 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER6)
SW_MUX_CTL Register
Address: 20E_0000h base + 34h offset = 20E_0034h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER6 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SNVS_TAMPER6
0 DISABLED — Input Path is determined by functionality
MUX_MODE
NOTE: ALT5 mode is only valid when TAMPER PIN is used as GPIO. This depends on FUSE setting
"TAMPER_PIN_DISABLE[1:0]".
Following is the mux information when TAMPER PIN is used as GPIO: SNVS_TAMPER6 ==> GPIO5_06
101 ALT5 — Select mux mode: ALT5 mux port, GPIO5_IO06 of instance - gpio5
Other Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1319
30.5.10 SW_MUX_CTL_PAD_SNVS_TAMPER7 SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER7)
SW_MUX_CTL Register
Address: 20E_0000h base + 38h offset = 20E_0038h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER7 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SNVS_TAMPER7
0 DISABLED — Input Path is determined by functionality
MUX_MODE
NOTE: ALT5 mode is only valid when TAMPER PIN is used as GPIO. This depends on FUSE setting
"TAMPER_PIN_DISABLE[1:0]".
Following is the mux information when TAMPER PIN is used as GPIO: SNVS_TAMPER7 ==> GPIO5_07
101 ALT5 — Select mux mode: ALT5 mux port, GPIO5_IO07 of instance - gpio5
Other Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1320 Freescale Semiconductor, Inc.
30.5.11 SW_MUX_CTL_PAD_SNVS_TAMPER8 SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER8)
SW_MUX_CTL Register
Address: 20E_0000h base + 3Ch offset = 20E_003Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER8 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SNVS_TAMPER8
0 DISABLED — Input Path is determined by functionality
MUX_MODE
NOTE: ALT5 mode is only valid when TAMPER PIN is used as GPIO. This depends on FUSE setting
"TAMPER_PIN_DISABLE[1:0]".
Following is the mux information when TAMPER PIN is used as GPIO: SNVS_TAMPER8 ==> GPIO5_08
101 ALT5 — Select mux moe: ALT5 mux port, GPIO05_IO08 of instance - gpio5
Other Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1321
30.5.12 SW_MUX_CTL_PAD_SNVS_TAMPER9 SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER9)
SW_MUX_CTL Register
Address: 20E_0000h base + 40h offset = 20E_0040h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_SNVS_TAMPER9 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SNVS_TAMPER9
0 DISABLED — Input Path is determined by functionality
MUX_MODE
NOTE: ALT5 mode is only valid when TAMPER PIN is used as GPIO. This depends on FUSE setting
"TAMPER_PIN_DISABLE[1:0]".
Following is the mux information when TAMPER PIN is used as GPIO: SNVS_TAMPER9 ==> GPIO5_09
101 ALT5 — Select mux mode: ALT5 mux port, GPIO5_IO09 of instance - gpio9
Other Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1322 Freescale Semiconductor, Inc.
30.5.13 SW_MUX_CTL_PAD_JTAG_MOD SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_JTAG_MOD)
SW_MUX_CTL Register
Address: 20E_0000h base + 44h offset = 20E_0044h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved SION
Reserved
MUX_MODE
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_JTAG_MOD field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad JTAG_MOD
0 DISABLED — Input Path is determined by functionality
3
-
This field is reserved.
Reserved
MUX_MODE MUX Mode Select Field.
Select 1 of 7 iomux modes to be used for pad: JTAG_MOD.
000 ALT0 — Select mux mode: ALT0 mux port: SJC_MOD of instance: sjc
001 ALT1 — Select mux mode: ALT1 mux port: GPT2_CLK of instance: gpt2
010 ALT2 — Select mux mode: ALT2 mux port: SPDIF_OUT of instance: spdif
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1323
IOMUXC_SW_MUX_CTL_PAD_JTAG_MOD field descriptions (continued)
Field Description
011 ALT3 — Select mux mode: ALT3 mux port: ENET1_REF_CLK_25M of instance: enet1
100 ALT4 — Select mux mode: ALT4 mux port: CCM_PMIC_RDY of instance: ccm
101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO10 of instance: gpio1
110 ALT6 — Select mux mode: ALT6 mux port: SDMA_EXT_EVENT00 of instance: sdma
30.5.14 SW_MUX_CTL_PAD_JTAG_TMS SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_JTAG_TMS)
SW_MUX_CTL Register
Address: 20E_0000h base + 48h offset = 20E_0048h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_JTAG_TMS field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad JTAG_TMS
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 8 iomux modes to be used for pad: JTAG_TMS.
0000 ALT0 — Select mux mode: ALT0 mux port: SJC_TMS of instance: sjc
0001 ALT1 — Select mux mode: ALT1 mux port: GPT2_CAPTURE1 of instance: gpt2
0010 ALT2 — Select mux mode: ALT2 mux port: SAI2_MCLK of instance: sai2
0011 ALT3 — Select mux mode: ALT3 mux port: CCM_CLKO1 of instance: ccm
0100 ALT4 — Select mux mode: ALT4 mux port: CCM_WAIT of instance: ccm
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO11 of instance: gpio1
0110 ALT6 — Select mux mode: ALT6 mux port: SDMA_EXT_EVENT01 of instance: sdma
1000 ALT8 — Select mux mode: ALT8 mux port: EPIT1_OUT of instance: epit1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1324 Freescale Semiconductor, Inc.
30.5.15 SW_MUX_CTL_PAD_JTAG_TDO SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_JTAG_TDO)
SW_MUX_CTL Register
Address: 20E_0000h base + 4Ch offset = 20E_004Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_JTAG_TDO field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad JTAG_TDO
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 8 iomux modes to be used for pad: JTAG_TDO.
0000 ALT0 — Select mux mode: ALT0 mux port: SJC_TDO of instance: sjc
0001 ALT1 — Select mux mode: ALT1 mux port: GPT2_CAPTURE2 of instance: gpt2
0010 ALT2 — Select mux mode: ALT2 mux port: SAI2_TX_SYNC of instance: sai2
0011 ALT3 — Select mux mode: ALT3 mux port: CCM_CLKO2 of instance: ccm
0100 ALT4 — Select mux mode: ALT4 mux port: CCM_STOP of instance: ccm
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO12 of instance: gpio1
0110 ALT6 — Select mux mode: ALT6 mux port: MQS_RIGHT of instance: mqs
1000 ALT8 — Select mux mode: ALT8 mux port: EPIT2_OUT of instance: epit2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1325
30.5.16 SW_MUX_CTL_PAD_JTAG_TDI SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_JTAG_TDI)
SW_MUX_CTL Register
Address: 20E_0000h base + 50h offset = 20E_0050h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_JTAG_TDI field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad JTAG_TDI
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 8 iomux modes to be used for pad: JTAG_TDI.
0000 ALT0 — Select mux mode: ALT0 mux port: SJC_TDI of instance: sjc
0001 ALT1 — Select mux mode: ALT1 mux port: GPT2_COMPARE1 of instance: gpt2
0010 ALT2 — Select mux mode: ALT2 mux port: SAI2_TX_BCLK of instance: sai2
0100 ALT4 — Select mux mode: ALT4 mux port: PWM6_OUT of instance: pwm6
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO13 of instance: gpio1
0110 ALT6 — Select mux mode: ALT6 mux port: MQS_LEFT of instance: mqs
1000 ALT8 — Select mux mode: ALT8 mux port: SIM1_POWER_FAIL of instance: sim1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1326 Freescale Semiconductor, Inc.
30.5.17 SW_MUX_CTL_PAD_JTAG_TCK SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_JTAG_TCK)
SW_MUX_CTL Register
Address: 20E_0000h base + 54h offset = 20E_0054h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_JTAG_TCK field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad JTAG_TCK
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 8 iomux modes to be used for pad: JTAG_TCK.
0000 ALT0 — Select mux mode: ALT0 mux port: SJC_TCK of instance: sjc
0001 ALT1 — Select mux mode: ALT1 mux port: GPT2_COMPARE2 of instance: gpt2
0010 ALT2 — Select mux mode: ALT2 mux port: SAI2_RX_DATA of instance: sai2
0100 ALT4 — Select mux mode: ALT4 mux port: PWM7_OUT of instance: pwm7
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO14 of instance: gpio1
0110 ALT6 — Select mux mode: ALT6 mux port: OSC32K_32K_OUT of instance: osc32k
1000 ALT8 — Select mux mode: ALT8 mux port: SIM2_POWER_FAIL of instance: sim2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1327
30.5.18 SW_MUX_CTL_PAD_JTAG_TRST_B SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_JTAG_TRST_B)
SW_MUX_CTL Register
Address: 20E_0000h base + 58h offset = 20E_0058h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_MUX_CTL_PAD_JTAG_TRST_B field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad JTAG_TRST_B
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 8 iomux modes to be used for pad: JTAG_TRST_B.
0000 ALT0 — Select mux mode: ALT0 mux port: SJC_TRSTB of instance: sjc
0001 ALT1 — Select mux mode: ALT1 mux port: GPT2_COMPARE3 of instance: gpt2
0010 ALT2 — Select mux mode: ALT2 mux port: SAI2_TX_DATA of instance: sai2
0100 ALT4 — Select mux mode: ALT4 mux port: PWM8_OUT of instance: pwm8
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO15 of instance: gpio1
0110 ALT6 — Select mux mode: ALT6 mux port: ANATOP_24M_OUT of instance: anatop
1000 ALT8 — Select mux mode: ALT8 mux port: CAAM_RNG_OSC_OBS of instance: caam
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1328 Freescale Semiconductor, Inc.
30.5.19 SW_MUX_CTL_PAD_GPIO1_IO00 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00)
SW_MUX_CTL Register
Address: 20E_0000h base + 5Ch offset = 20E_005Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad GPIO1_IO00
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: GPIO1_IO00.
0000 ALT0 — Select mux mode: ALT0 mux port: I2C2_SCL of instance: i2c2
0001 ALT1 — Select mux mode: ALT1 mux port: GPT1_CAPTURE1 of instance: gpt1
0010 ALT2 — Select mux mode: ALT2 mux port: ANATOP_OTG1_ID of instance: anatop
0011 ALT3 — Select mux mode: ALT3 mux port: ENET1_REF_CLK1 of instance: enet1
0100 ALT4 — Select mux mode: ALT4 mux port: MQS_RIGHT of instance: mqs
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO00 of instance: gpio1
0110 ALT6 — Select mux mode: ALT6 mux port: ENET1_1588_EVENT0_IN of instance: enet1
0111 ALT7 — Select mux mode: ALT7 mux port: SRC_SYSTEM_RESET of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: WDOG3_WDOG_B of instance: wdog3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1329
30.5.20 SW_MUX_CTL_PAD_GPIO1_IO01 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01)
SW_MUX_CTL Register
Address: 20E_0000h base + 60h offset = 20E_0060h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad GPIO1_IO01
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: GPIO1_IO01.
0000 ALT0 — Select mux mode: ALT0 mux port: I2C2_SDA of instance: i2c2
0001 ALT1 — Select mux mode: ALT1 mux port: GPT1_COMPARE1 of instance: gpt1
0010 ALT2 — Select mux mode: ALT2 mux port: USB_OTG1_OC of instance: usb
0011 ALT3 — Select mux mode: ALT3 mux port: ENET2_REF_CLK2 of instance: enet2
0100 ALT4 — Select mux mode: ALT4 mux port: MQS_LEFT of instance: mqs
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO01 of instance: gpio1
0110 ALT6 — Select mux mode: ALT6 mux port: ENET1_1588_EVENT0_OUT of instance: enet1
0111 ALT7 — Select mux mode: ALT7 mux port: SRC_EARLY_RESET of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: WDOG1_WDOG_B of instance: wdog1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1330 Freescale Semiconductor, Inc.
30.5.21 SW_MUX_CTL_PAD_GPIO1_IO02 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02)
SW_MUX_CTL Register
Address: 20E_0000h base + 64h offset = 20E_0064h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad GPIO1_IO02
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: GPIO1_IO02.
0000 ALT0 — Select mux mode: ALT0 mux port: I2C1_SCL of instance: i2c1
0001 ALT1 — Select mux mode: ALT1 mux port: GPT1_COMPARE2 of instance: gpt1
0010 ALT2 — Select mux mode: ALT2 mux port: USB_OTG2_PWR of instance: usb
0011 ALT3 — Select mux mode: ALT3 mux port: ENET1_REF_CLK_25M of instance: enet1
0100 ALT4 — Select mux mode: ALT4 mux port: USDHC1_WP of instance: usdhc1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO02 of instance: gpio1
0110 ALT6 — Select mux mode: ALT6 mux port: SDMA_EXT_EVENT00 of instance: sdma
0111 ALT7 — Select mux mode: ALT7 mux port: SRC_ANY_PU_RESET of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: UART1_TX of instance: uart1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1331
30.5.22 SW_MUX_CTL_PAD_GPIO1_IO03 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03)
SW_MUX_CTL Register
Address: 20E_0000h base + 68h offset = 20E_0068h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad GPIO1_IO03
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: GPIO1_IO03.
0000 ALT0 — Select mux mode: ALT0 mux port: I2C1_SDA of instance: i2c1
0001 ALT1 — Select mux mode: ALT1 mux port: GPT1_COMPARE3 of instance: gpt1
0010 ALT2 — Select mux mode: ALT2 mux port: USB_OTG2_OC of instance: usb
0011 ALT3 — Select mux mode: ALT3 mux port: OSC32K_32K_OUT of instance: osc32k
0100 ALT4 — Select mux mode: ALT4 mux port: USDHC1_CD_B of instance: usdhc1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO03 of instance: gpio1
0110 ALT6 — Select mux mode: ALT6 mux port: CCM_DI0_EXT_CLK of instance: ccm
0111 ALT7 — Select mux mode: ALT7 mux port: SRC_TESTER_ACK of instance: src
NOTE: ALT7 mode will be automatically active when system reset. The PAD setting will be 100 K
pull down and input enable during reset period. Once system reset is completed, the state
of GPIO1_IO03 will be output keeper and input enable.
1000 ALT8 — Select mux mode: ALT8 mux port: UART1_RX of instance: uart1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1332 Freescale Semiconductor, Inc.
30.5.23 SW_MUX_CTL_PAD_GPIO1_IO04 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04)
SW_MUX_CTL Register
Address: 20E_0000h base + 6Ch offset = 20E_006Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad GPIO1_IO04
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: GPIO1_IO04.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET1_REF_CLK1 of instance: enet1
0001 ALT1 — Select mux mode: ALT1 mux port: PWM3_OUT of instance: pwm3
0010 ALT2 — Select mux mode: ALT2 mux port: USB_OTG1_PWR of instance: usb
0011 ALT3 — Select mux mode: ALT3 mux port: ANATOP_24M_OUT of instance: anatop
0100 ALT4 — Select mux mode: ALT4 mux port: USDHC1_RESET_B of instance: usdhc1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO04 of instance: gpio1
0110 ALT6 — Select mux mode: ALT6 mux port: ENET2_1588_EVENT0_IN of instance: enet2
1000 ALT8 — Select mux mode: ALT8 mux port: UART5_TX of instance: uart5
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1333
30.5.24 SW_MUX_CTL_PAD_GPIO1_IO05 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05)
SW_MUX_CTL Register
Address: 20E_0000h base + 70h offset = 20E_0070h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad GPIO1_IO05
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: GPIO1_IO05.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET2_REF_CLK2 of instance: enet2
0001 ALT1 — Select mux mode: ALT1 mux port: PWM4_OUT of instance: pwm4
0010 ALT2 — Select mux mode: ALT2 mux port: ANATOP_OTG2_ID of instance: anatop
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_FIELD of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: USDHC1_VSELECT of instance: usdhc1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO05 of instance: gpio1
0110 ALT6 — Select mux mode: ALT6 mux port: ENET2_1588_EVENT0_OUT of instance: enet2
1000 ALT8 — Select mux mode: ALT8 mux port: UART5_RX of instance: uart5
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1334 Freescale Semiconductor, Inc.
30.5.25 SW_MUX_CTL_PAD_GPIO1_IO06 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06)
SW_MUX_CTL Register
Address: 20E_0000h base + 74h offset = 20E_0074h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad GPIO1_IO06
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: GPIO1_IO06.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET1_MDIO of instance: enet1
0001 ALT1 — Select mux mode: ALT1 mux port: ENET2_MDIO of instance: enet2
0010 ALT2 — Select mux mode: ALT2 mux port: USB_OTG_PWR_WAKE of instance: usb
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_MCLK of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: USDHC2_WP of instance: usdhc2
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO06 of instance: gpio1
0110 ALT6 — Select mux mode: ALT6 mux port: CCM_WAIT of instance: ccm
0111 ALT7 — Select mux mode: ALT7 mux port: CCM_REF_EN_B of instance: ccm
1000 ALT8 — Select mux mode: ALT8 mux port: UART1_CTS_B of instance: uart1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1335
30.5.26 SW_MUX_CTL_PAD_GPIO1_IO07 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07)
SW_MUX_CTL Register
Address: 20E_0000h base + 78h offset = 20E_0078h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad GPIO1_IO07
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: GPIO1_IO07.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET1_MDC of instance: enet1
0001 ALT1 — Select mux mode: ALT1 mux port: ENET2_MDC of instance: enet2
0010 ALT2 — Select mux mode: ALT2 mux port: USB_OTG_HOST_MODE of instance: usb
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_PIXCLK of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: USDHC2_CD_B of instance: usdhc2
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO07 of instance: gpio1
0110 ALT6 — Select mux mode: ALT6 mux port: CCM_STOP of instance: ccm
1000 ALT8 — Select mux mode: ALT8 mux port: UART1_RTS_B of instance: uart1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1336 Freescale Semiconductor, Inc.
30.5.27 SW_MUX_CTL_PAD_GPIO1_IO08 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08)
SW_MUX_CTL Register
Address: 20E_0000h base + 7Ch offset = 20E_007Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad GPIO1_IO08
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: GPIO1_IO08.
0000 ALT0 — Select mux mode: ALT0 mux port: PWM1_OUT of instance: pwm1
0001 ALT1 — Select mux mode: ALT1 mux port: WDOG1_WDOG_B of instance: wdog1
0010 ALT2 — Select mux mode: ALT2 mux port: SPDIF_OUT of instance: spdif
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_VSYNC of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: USDHC2_VSELECT of instance: usdhc2
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO08 of instance: gpio1
0110 ALT6 — Select mux mode: ALT6 mux port: CCM_PMIC_RDY of instance: ccm
1000 ALT8 — Select mux mode: ALT8 mux port: UART5_RTS_B of instance: uart5
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1337
30.5.28 SW_MUX_CTL_PAD_GPIO1_IO09 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09)
SW_MUX_CTL Register
Address: 20E_0000h base + 80h offset = 20E_0080h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad GPIO1_IO09
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: GPIO1_IO09.
0000 ALT0 — Select mux mode: ALT0 mux port: PWM2_OUT of instance: pwm2
0001 ALT1 — Select mux mode: ALT1 mux port: WDOG1_WDOG_ANY of instance: wdog1
0010 ALT2 — Select mux mode: ALT2 mux port: SPDIF_IN of instance: spdif
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_HSYNC of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: USDHC2_RESET_B of instance: usdhc2
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO09 of instance: gpio1
0110 ALT6 — Select mux mode: ALT6 mux port: USDHC1_RESET_B of instance: usdhc1
1000 ALT8 — Select mux mode: ALT8 mux port: UART5_CTS_B of instance: uart5
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1338 Freescale Semiconductor, Inc.
30.5.29 SW_MUX_CTL_PAD_UART1_TX_DATA SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA)
SW_MUX_CTL Register
Address: 20E_0000h base + 84h offset = 20E_0084h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART1_TX_DATA
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART1_TX_DATA.
0000 ALT0 — Select mux mode: ALT0 mux port: UART1_TX of instance: uart1
0001 ALT1 — Select mux mode: ALT1 mux port: ENET1_RDATA02 of instance: enet1
0010 ALT2 — Select mux mode: ALT2 mux port: I2C3_SCL of instance: i2c3
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA02 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: GPT1_COMPARE1 of instance: gpt1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO16 of instance: gpio1
1000 ALT8 — Select mux mode: ALT8 mux port: SPDIF_OUT of instance: spdif
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1339
30.5.30 SW_MUX_CTL_PAD_UART1_RX_DATA SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA)
SW_MUX_CTL Register
Address: 20E_0000h base + 88h offset = 20E_0088h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART1_RX_DATA
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART1_RX_DATA.
0000 ALT0 — Select mux mode: ALT0 mux port: UART1_RX of instance: uart1
0001 ALT1 — Select mux mode: ALT1 mux port: ENET1_RDATA03 of instance: enet1
0010 ALT2 — Select mux mode: ALT2 mux port: I2C3_SDA of instance: i2c3
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA03 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: GPT1_CLK of instance: gpt1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO17 of instance: gpio1
1000 ALT8 — Select mux mode: ALT8 mux port: SPDIF_IN of instance: spdif
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1340 Freescale Semiconductor, Inc.
30.5.31 SW_MUX_CTL_PAD_UART1_CTS_B SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_UART1_CTS_B)
SW_MUX_CTL Register
Address: 20E_0000h base + 8Ch offset = 20E_008Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART1_CTS_B field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART1_CTS_B
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART1_CTS_B.
0000 ALT0 — Select mux mode: ALT0 mux port: UART1_CTS_B of instance: uart1
0001 ALT1 — Select mux mode: ALT1 mux port: ENET1_RX_CLK of instance: enet1
0010 ALT2 — Select mux mode: ALT2 mux port: USDHC1_WP of instance: usdhc1
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA04 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: ENET2_1588_EVENT1_IN of instance: enet2
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO18 of instance: gpio1
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC2_WP of instance: usdhc2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1341
30.5.32 SW_MUX_CTL_PAD_UART1_RTS_B SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_UART1_RTS_B)
SW_MUX_CTL Register
Address: 20E_0000h base + 90h offset = 20E_0090h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART1_RTS_B field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART1_RTS_B
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART1_RTS_B.
0000 ALT0 — Select mux mode: ALT0 mux port: UART1_RTS_B of instance: uart1
0001 ALT1 — Select mux mode: ALT1 mux port: ENET1_TX_ER of instance: enet1
0010 ALT2 — Select mux mode: ALT2 mux port: USDHC1_CD_B of instance: usdhc1
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA05 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: ENET2_1588_EVENT1_OUT of instance: enet2
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO19 of instance: gpio1
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC2_CD_B of instance: usdhc2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1342 Freescale Semiconductor, Inc.
30.5.33 SW_MUX_CTL_PAD_UART2_TX_DATA SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA)
SW_MUX_CTL Register
Address: 20E_0000h base + 94h offset = 20E_0094h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART2_TX_DATA
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART2_TX_DATA.
0000 ALT0 — Select mux mode: ALT0 mux port: UART2_TX of instance: uart2
0001 ALT1 — Select mux mode: ALT1 mux port: ENET1_TDATA02 of instance: enet1
0010 ALT2 — Select mux mode: ALT2 mux port: I2C4_SCL of instance: i2c4
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA06 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: GPT1_CAPTURE1 of instance: gpt1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO20 of instance: gpio1
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI3_SS0 of instance: ecspi3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1343
30.5.34 SW_MUX_CTL_PAD_UART2_RX_DATA SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA)
SW_MUX_CTL Register
Address: 20E_0000h base + 98h offset = 20E_0098h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART2_RX_DATA
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART2_RX_DATA.
0000 ALT0 — Select mux mode: ALT0 mux port: UART2_RX of instance: uart2
0001 ALT1 — Select mux mode: ALT1 mux port: ENET1_TDATA03 of instance: enet1
0010 ALT2 — Select mux mode: ALT2 mux port: I2C4_SDA of instance: i2c4
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA07 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: GPT1_CAPTURE2 of instance: gpt1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO21 of instance: gpio1
0111 ALT7 — Select mux mode: ALT7 mux port: SJC_DONE of instance: sjc
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI3_SCLK of instance: ecspi3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1344 Freescale Semiconductor, Inc.
30.5.35 SW_MUX_CTL_PAD_UART2_CTS_B SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_UART2_CTS_B)
SW_MUX_CTL Register
Address: 20E_0000h base + 9Ch offset = 20E_009Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART2_CTS_B field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART2_CTS_B
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART2_CTS_B.
0000 ALT0 — Select mux mode: ALT0 mux port: UART2_CTS_B of instance: uart2
0001 ALT1 — Select mux mode: ALT1 mux port: ENET1_CRS of instance: enet1
0010 ALT2 — Select mux mode: ALT2 mux port: FLEXCAN2_TX of instance: flexcan2
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA08 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: GPT1_COMPARE2 of instance: gpt1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO22 of instance: gpio1
0111 ALT7 — Select mux mode: ALT7 mux port: SJC_DE_B of instance: sjc
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI3_MOSI of instance: ecspi3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1345
30.5.36 SW_MUX_CTL_PAD_UART2_RTS_B SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_UART2_RTS_B)
SW_MUX_CTL Register
Address: 20E_0000h base + A0h offset = 20E_00A0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART2_RTS_B field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART2_RTS_B
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART2_RTS_B.
0000 ALT0 — Select mux mode: ALT0 mux port: UART2_RTS_B of instance: uart2
0001 ALT1 — Select mux mode: ALT1 mux port: ENET1_COL of instance: enet1
0010 ALT2 — Select mux mode: ALT2 mux port: FLEXCAN2_RX of instance: flexcan2
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA09 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: GPT1_COMPARE3 of instance: gpt1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO23 of instance: gpio1
0111 ALT7 — Select mux mode: ALT7 mux port: SJC_FAIL of instance: sjc
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI3_MISO of instance: ecspi3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1346 Freescale Semiconductor, Inc.
30.5.37 SW_MUX_CTL_PAD_UART3_TX_DATA SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA)
SW_MUX_CTL Register
Address: 20E_0000h base + A4h offset = 20E_00A4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART3_TX_DATA
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART3_TX_DATA.
0000 ALT0 — Select mux mode: ALT0 mux port: UART3_TX of instance: uart3
0001 ALT1 — Select mux mode: ALT1 mux port: ENET2_RDATA02 of instance: enet2
0010 ALT2 — Select mux mode: ALT2 mux port: SIM1_PORT0_PD of instance: sim1
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA01 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: UART2_CTS_B of instance: uart2
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO24 of instance: gpio1
0111 ALT7 — Select mux mode: ALT7 mux port: SJC_JTAG_ACT of instance: sjc
NOTE: ALT7 mode will be automatically active (output SJC.SJC_JTAG_ACT) when system
reset. Once system reset is completed, the state of UART3_TX_DATA will be output
keeper and input enenable.
1000 ALT8 — Select mux mode: ALT8 mux port: ANATOP_OTG1_ID of instance: anatop
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1347
30.5.38 SW_MUX_CTL_PAD_UART3_RX_DATA SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA)
SW_MUX_CTL Register
Address: 20E_0000h base + A8h offset = 20E_00A8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART3_RX_DATA
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART3_RX_DATA.
0000 ALT0 — Select mux mode: ALT0 mux port: UART3_RX of instance: uart3
0001 ALT1 — Select mux mode: ALT1 mux port: ENET2_RDATA03 of instance: enet2
0010 ALT2 — Select mux mode: ALT2 mux port: SIM2_PORT0_PD of instance: sim2
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA00 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: UART2_RTS_B of instance: uart2
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO25 of instance: gpio1
1000 ALT8 — Select mux mode: ALT8 mux port: EPIT1_OUT of instance: epit1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1348 Freescale Semiconductor, Inc.
30.5.39 SW_MUX_CTL_PAD_UART3_CTS_B SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B)
SW_MUX_CTL Register
Address: 20E_0000h base + ACh offset = 20E_00ACh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART3_CTS_B
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART3_CTS_B.
0000 ALT0 — Select mux mode: ALT0 mux port: UART3_CTS_B of instance: uart3
0001 ALT1 — Select mux mode: ALT1 mux port: ENET2_RX_CLK of instance: enet2
0010 ALT2 — Select mux mode: ALT2 mux port: FLEXCAN1_TX of instance: flexcan1
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA10 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: ENET1_1588_EVENT1_IN of instance: enet1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO26 of instance: gpio1
1000 ALT8 — Select mux mode: ALT8 mux port: EPIT2_OUT of instance: epit2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1349
30.5.40 SW_MUX_CTL_PAD_UART3_RTS_B SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B)
SW_MUX_CTL Register
Address: 20E_0000h base + B0h offset = 20E_00B0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART3_RTS_B
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART3_RTS_B.
0000 ALT0 — Select mux mode: ALT0 mux port: UART3_RTS_B of instance: uart3
0001 ALT1 — Select mux mode: ALT1 mux port: ENET2_TX_ER of instance: enet2
0010 ALT2 — Select mux mode: ALT2 mux port: FLEXCAN1_RX of instance: flexcan1
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA11 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: ENET1_1588_EVENT1_OUT of instance: enet1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO27 of instance: gpio1
1000 ALT8 — Select mux mode: ALT8 mux port: WDOG1_WDOG_B of instance: wdog1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1350 Freescale Semiconductor, Inc.
30.5.41 SW_MUX_CTL_PAD_UART4_TX_DATA SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_UART4_TX_DATA)
SW_MUX_CTL Register
Address: 20E_0000h base + B4h offset = 20E_00B4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART4_TX_DATA field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART4_TX_DATA
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART4_TX_DATA.
0000 ALT0 — Select mux mode: ALT0 mux port: UART4_TX of instance: uart4
0001 ALT1 — Select mux mode: ALT1 mux port: ENET2_TDATA02 of instance: enet2
0010 ALT2 — Select mux mode: ALT2 mux port: I2C1_SCL of instance: i2c1
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA12 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: CSU_CSU_ALARM_AUT02 of instance: csu
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO28 of instance: gpio1
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI2_SCLK of instance: ecspi2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1351
30.5.42 SW_MUX_CTL_PAD_UART4_RX_DATA SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_UART4_RX_DATA)
SW_MUX_CTL Register
Address: 20E_0000h base + B8h offset = 20E_00B8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART4_RX_DATA field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART4_RX_DATA
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART4_RX_DATA.
0000 ALT0 — Select mux mode: ALT0 mux port: UART4_RX of instance: uart4
0001 ALT1 — Select mux mode: ALT1 mux port: ENET2_TDATA03 of instance: enet2
0010 ALT2 — Select mux mode: ALT2 mux port: I2C1_SDA of instance: i2c1
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA13 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: CSU_CSU_ALARM_AUT01 of instance: csu
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO29 of instance: gpio1
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI2_SS0 of instance: ecspi2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1352 Freescale Semiconductor, Inc.
30.5.43 SW_MUX_CTL_PAD_UART5_TX_DATA SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_UART5_TX_DATA)
SW_MUX_CTL Register
Address: 20E_0000h base + BCh offset = 20E_00BCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART5_TX_DATA field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART5_TX_DATA
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART5_TX_DATA.
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO30 of instance: gpio1
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI2_MOSI of instance: ecspi2
0000 ALT0 — Select mux mode: ALT0 mux port: UART5_TX of instance: uart5
0001 ALT1 — Select mux mode: ALT1 mux port: ENET2_CRS of instance: enet2
0010 ALT2 — Select mux mode: ALT2 mux port: I2C2_SCL of instance: i2c2
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA14 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: CSU_CSU_ALARM_AUT00 of instance: csu
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1353
30.5.44 SW_MUX_CTL_PAD_UART5_RX_DATA SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_UART5_RX_DATA)
SW_MUX_CTL Register
Address: 20E_0000h base + C0h offset = 20E_00C0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_UART5_RX_DATA field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad UART5_RX_DATA
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: UART5_RX_DATA.
0000 ALT0 — Select mux mode: ALT0 mux port: UART5_RX of instance: uart5
0001 ALT1 — Select mux mode: ALT1 mux port: ENET2_COL of instance: enet2
0010 ALT2 — Select mux mode: ALT2 mux port: I2C2_SDA of instance: i2c2
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA15 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: CSU_CSU_INT_DEB of instance: csu
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO1_IO31 of instance: gpio1
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI2_MISO of instance: ecspi2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1354 Freescale Semiconductor, Inc.
30.5.45 SW_MUX_CTL_PAD_ENET1_RX_DATA0 SW MUX
Control Register
(IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_DATA0)
SW_MUX_CTL Register
Address: 20E_0000h base + C4h offset = 20E_00C4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_DATA0 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET1_RX_DATA0
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET1_RX_DATA0.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET1_RDATA00 of instance: enet1
0001 ALT1 — Select mux mode: ALT1 mux port: UART4_RTS_B of instance: uart4
0010 ALT2 — Select mux mode: ALT2 mux port: PWM1_OUT of instance: pwm1
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA16 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: FLEXCAN1_TX of instance: flexcan1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO00 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_ROW00 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC1_LCTL of instance: usdhc1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1355
30.5.46 SW_MUX_CTL_PAD_ENET1_RX_DATA1 SW MUX
Control Register
(IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_DATA1)
SW_MUX_CTL Register
Address: 20E_0000h base + C8h offset = 20E_00C8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_DATA1 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET1_RX_DATA1
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET1_RX_DATA1.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET1_RDATA01 of instance: enet1
0001 ALT1 — Select mux mode: ALT1 mux port: UART4_CTS_B of instance: uart4
0010 ALT2 — Select mux mode: ALT2 mux port: PWM2_OUT of instance: pwm2
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA17 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: FLEXCAN1_RX of instance: flexcan1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO01 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_COL00 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC2_LCTL of instance: usdhc2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1356 Freescale Semiconductor, Inc.
30.5.47 SW_MUX_CTL_PAD_ENET1_RX_EN SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_EN)
SW_MUX_CTL Register
Address: 20E_0000h base + CCh offset = 20E_00CCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_EN field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET1_RX_EN
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET1_RX_EN.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET1_RX_EN of instance: enet1
0001 ALT1 — Select mux mode: ALT1 mux port: UART5_RTS_B of instance: uart5
0010 ALT2 — Select mux mode: ALT2 mux port: OSC32K_32K_OUT of instance: osc32k
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA18 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: FLEXCAN2_TX of instance: flexcan2
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO02 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_ROW01 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC1_VSELECT of instance: usdhc1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1357
30.5.48 SW_MUX_CTL_PAD_ENET1_TX_DATA0 SW MUX
Control Register
(IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_DATA0)
SW_MUX_CTL Register
Address: 20E_0000h base + D0h offset = 20E_00D0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_DATA0 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET1_TX_DATA0
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET1_TX_DATA0.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET1_TDATA00 of instance: enet1
0001 ALT1 — Select mux mode: ALT1 mux port: UART5_CTS_B of instance: uart5
0010 ALT2 — Select mux mode: ALT2 mux port: ANATOP_24M_OUT of instance: anatop
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA19 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: FLEXCAN2_RX of instance: flexcan2
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO03 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_COL01 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC2_VSELECT of instance: usdhc2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1358 Freescale Semiconductor, Inc.
30.5.49 SW_MUX_CTL_PAD_ENET1_TX_DATA1 SW MUX
Control Register
(IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_DATA1)
SW_MUX_CTL Register
Address: 20E_0000h base + D4h offset = 20E_00D4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_DATA1 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET1_TX_DATA1
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET1_TX_DATA1.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET1_TDATA01 of instance: enet1
0001 ALT1 — Select mux mode: ALT1 mux port: UART6_CTS_B of instance: uart6
0010 ALT2 — Select mux mode: ALT2 mux port: PWM5_OUT of instance: pwm5
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA20 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: ENET2_MDIO of instance: enet2
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO04 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_ROW02 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: WDOG1_WDOG_RST_B_DEB of instance: wdog1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1359
30.5.50 SW_MUX_CTL_PAD_ENET1_TX_EN SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_EN)
SW_MUX_CTL Register
Address: 20E_0000h base + D8h offset = 20E_00D8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_EN field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET1_TX_EN
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET1_TX_EN.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET1_TX_EN of instance: enet1
0001 ALT1 — Select mux mode: ALT1 mux port: UART6_RTS_B of instance: uart6
0010 ALT2 — Select mux mode: ALT2 mux port: PWM6_OUT of instance: pwm6
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA21 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: ENET2_MDC of instance: enet2
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO05 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_COL02 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: WDOG2_WDOG_RST_B_DEB of instance: wdog2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1360 Freescale Semiconductor, Inc.
30.5.51 SW_MUX_CTL_PAD_ENET1_TX_CLK SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK)
SW_MUX_CTL Register
Address: 20E_0000h base + DCh offset = 20E_00DCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET1_TX_CLK
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET1_TX_CLK.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET1_TX_CLK of instance: enet1
0001 ALT1 — Select mux mode: ALT1 mux port: UART7_CTS_B of instance: uart7
0010 ALT2 — Select mux mode: ALT2 mux port: PWM7_OUT of instance: pwm7
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA22 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: ENET1_REF_CLK1 of instance: enet1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO06 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_ROW03 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: GPT1_CLK of instance: gpt1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1361
30.5.52 SW_MUX_CTL_PAD_ENET1_RX_ER SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_ER)
SW_MUX_CTL Register
Address: 20E_0000h base + E0h offset = 20E_00E0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_ER field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET1_RX_ER
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET1_RX_ER.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET1_RX_ER of instance: enet1
0001 ALT1 — Select mux mode: ALT1 mux port: UART7_RTS_B of instance: uart7
0010 ALT2 — Select mux mode: ALT2 mux port: PWM8_OUT of instance: pwm8
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA23 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_CRE of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO07 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_COL03 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: GPT1_CAPTURE2 of instance: gpt1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1362 Freescale Semiconductor, Inc.
30.5.53 SW_MUX_CTL_PAD_ENET2_RX_DATA0 SW MUX
Control Register
(IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_DATA0)
SW_MUX_CTL Register
Address: 20E_0000h base + E4h offset = 20E_00E4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_DATA0 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET2_RX_DATA0
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET2_RX_DATA0.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET2_RDATA00 of instance: enet2
0001 ALT1 — Select mux mode: ALT1 mux port: UART6_TX of instance: uart6
0010 ALT2 — Select mux mode: ALT2 mux port: SIM1_PORT0_TRXD of instance: sim1
0011 ALT3 — Select mux mode: ALT3 mux port: I2C3_SCL of instance: i2c3
0100 ALT4 — Select mux mode: ALT4 mux port: ENET1_MDIO of instance: enet1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO08 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_ROW04 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: USB_OTG1_PWR of instance: usb
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1363
30.5.54 SW_MUX_CTL_PAD_ENET2_RX_DATA1 SW MUX
Control Register
(IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_DATA1)
SW_MUX_CTL Register
Address: 20E_0000h base + E8h offset = 20E_00E8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_DATA1 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET2_RX_DATA1
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET2_RX_DATA1.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET2_RDATA01 of instance: enet2
0001 ALT1 — Select mux mode: ALT1 mux port: UART6_RX of instance: uart6
0010 ALT2 — Select mux mode: ALT2 mux port: SIM1_PORT0_CLK of instance: sim1
0011 ALT3 — Select mux mode: ALT3 mux port: I2C3_SDA of instance: i2c3
0100 ALT4 — Select mux mode: ALT4 mux port: ENET1_MDC of instance: enet1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO09 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_COL04 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: USB_OTG1_OC of instance: usb
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1364 Freescale Semiconductor, Inc.
30.5.55 SW_MUX_CTL_PAD_ENET2_RX_EN SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_EN)
SW_MUX_CTL Register
Address: 20E_0000h base + ECh offset = 20E_00ECh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_EN field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET2_RX_EN
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET2_RX_EN.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET2_RX_EN of instance: enet2
0001 ALT1 — Select mux mode: ALT1 mux port: UART7_TX of instance: uart7
0010 ALT2 — Select mux mode: ALT2 mux port: SIM1_PORT0_RST_B of instance: sim1
0011 ALT3 — Select mux mode: ALT3 mux port: I2C4_SCL of instance: i2c4
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_ADDR26 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO10 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_ROW05 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: ENET1_REF_CLK_25M of instance: enet1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1365
30.5.56 SW_MUX_CTL_PAD_ENET2_TX_DATA0 SW MUX
Control Register
(IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_DATA0)
SW_MUX_CTL Register
Address: 20E_0000h base + F0h offset = 20E_00F0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_DATA0 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET2_TX_DATA0
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET2_TX_DATA0.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET2_TDATA00 of instance: enet2
0001 ALT1 — Select mux mode: ALT1 mux port: UART7_RX of instance: uart7
0010 ALT2 — Select mux mode: ALT2 mux port: SIM1_PORT0_SVEN of instance: sim1 anatop
0011 ALT3 — Select mux mode: ALT3 mux port: I2C4_SDA of instance: i2c4
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_EB_B02 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO11 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_COL05 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: ANATOP_24M_OUT of instance: anatop
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1366 Freescale Semiconductor, Inc.
30.5.57 SW_MUX_CTL_PAD_ENET2_TX_DATA1 SW MUX
Control Register
(IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_DATA1)
SW_MUX_CTL Register
Address: 20E_0000h base + F4h offset = 20E_00F4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_DATA1 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET2_TX_DATA1
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET2_TX_DATA1.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET2_TDATA01 of instance: enet2
0001 ALT1 — Select mux mode: ALT1 mux port: UART8_TX of instance: uart8
0010 ALT2 — Select mux mode: ALT2 mux port: SIM2_PORT0_TRXD of instance: sim2
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI4_SCLK of instance: ecspi4
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_EB_B03 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO12 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_ROW06 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: USB_OTG2_PWR of instance: usb
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1367
30.5.58 SW_MUX_CTL_PAD_ENET2_TX_EN SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_EN)
SW_MUX_CTL Register
Address: 20E_0000h base + F8h offset = 20E_00F8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_EN field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET2_TX_EN
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET2_TX_EN.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET2_TX_EN of instance: enet2
0001 ALT1 — Select mux mode: ALT1 mux port: UART8_RX of instance: uart8
0010 ALT2 — Select mux mode: ALT2 mux port: SIM2_PORT0_CLK of instance: sim2
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI4_MOSI of instance: ecspi4
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_ACLK_FREERUN of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO13 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_COL06 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: USB_OTG2_OC of instance: usb
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1368 Freescale Semiconductor, Inc.
30.5.59 SW_MUX_CTL_PAD_ENET2_TX_CLK SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK)
SW_MUX_CTL Register
Address: 20E_0000h base + FCh offset = 20E_00FCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET2_TX_CLK
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET2_TX_CLK.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET2_TX_CLK of instance: enet2
0001 ALT1 — Select mux mode: ALT1 mux port: UART8_CTS_B of instance: uart8
0010 ALT2 — Select mux mode: ALT2 mux port: SIM2_PORT0_RST_B of instance: sim2
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI4_MISO of instance: ecspi4
0100 ALT4 — Select mux mode: ALT4 mux port: ENET2_REF_CLK2 of instance: enet2
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO14 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_ROW07 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: ANATOP_OTG2_ID of instance: anatop
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1369
30.5.60 SW_MUX_CTL_PAD_ENET2_RX_ER SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_ER)
SW_MUX_CTL Register
Address: 20E_0000h base + 100h offset = 20E_0100h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_ER field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad ENET2_RX_ER
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: ENET2_RX_ER.
0000 ALT0 — Select mux mode: ALT0 mux port: ENET2_RX_ER of instance: enet2
0001 ALT1 — Select mux mode: ALT1 mux port: UART8_RTS_B of instance: uart8
0010 ALT2 — Select mux mode: ALT2 mux port: SIM2_PORT0_SVEN of instance: sim2
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI4_SS0 of instance: ecspi4
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_ADDR25 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO15 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: KPP_COL07 of instance: kpp
1000 ALT8 — Select mux mode: ALT8 mux port: WDOG1_WDOG_ANY of instance: wdog1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1370 Freescale Semiconductor, Inc.
30.5.61 SW_MUX_CTL_PAD_LCD_CLK SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_CLK)
SW_MUX_CTL Register
Address: 20E_0000h base + 104h offset = 20E_0104h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_CLK field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_CLK
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_CLK.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_CLK of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: LCDIF_WR_RWN of instance: lcdif
0010 ALT2 — Select mux mode: ALT2 mux port: UART4_TX of instance: uart4
0011 ALT3 — Select mux mode: ALT3 mux port: SAI3_MCLK of instance: sai3
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_CS2_B of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO00 of instance: gpio3
1000 ALT8 — Select mux mode: ALT8 mux port: WDOG1_WDOG_RST_B_DEB of instance: wdog1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1371
30.5.62 SW_MUX_CTL_PAD_LCD_ENABLE SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE)
SW_MUX_CTL Register
Address: 20E_0000h base + 108h offset = 20E_0108h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_ENABLE
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_ENABLE.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_ENABLE of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: LCDIF_RD_E of instance: lcdif
0010 ALT2 — Select mux mode: ALT2 mux port: UART4_RX of instance: uart4
0011 ALT3 — Select mux mode: ALT3 mux port: SAI3_TX_SYNC of instance: sai3
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_CS3_B of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO01 of instance: gpio3
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI2_RDY of instance: ecspi2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1372 Freescale Semiconductor, Inc.
30.5.63 SW_MUX_CTL_PAD_LCD_HSYNC SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC)
SW_MUX_CTL Register
Address: 20E_0000h base + 10Ch offset = 20E_010Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_HSYNC
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_HSYNC.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_HSYNC of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: LCDIF_RS of instance: lcdif
0010 ALT2 — Select mux mode: ALT2 mux port: UART4_CTS_B of instance: uart4
0011 ALT3 — Select mux mode: ALT3 mux port: SAI3_TX_BCLK of instance: sai3
0100 ALT4 — Select mux mode: ALT4 mux port: WDOG3_WDOG_RST_B_DEB of instance: wdog3
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO02 of instance: gpio3
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI2_SS1 of instance: ecspi2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1373
30.5.64 SW_MUX_CTL_PAD_LCD_VSYNC SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC)
SW_MUX_CTL Register
Address: 20E_0000h base + 110h offset = 20E_0110h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_VSYNC
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_VSYNC.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_VSYNC of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: LCDIF_BUSY of instance: lcdif
0010 ALT2 — Select mux mode: ALT2 mux port: UART4_RTS_B of instance: uart4
0011 ALT3 — Select mux mode: ALT3 mux port: SAI3_RX_DATA of instance: sai3
0100 ALT4 — Select mux mode: ALT4 mux port: WDOG2_WDOG_B of instance: wdog2
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO03 of instance: gpio3
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI2_SS2 of instance: ecspi2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1374 Freescale Semiconductor, Inc.
30.5.65 SW_MUX_CTL_PAD_LCD_RESET SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_RESET)
SW_MUX_CTL Register
Address: 20E_0000h base + 114h offset = 20E_0114h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_RESET field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_RESET
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_RESET.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_RESET of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: LCDIF_CS of instance: lcdif
0010 ALT2 — Select mux mode: ALT2 mux port: CA7_MX6UL_EVENTI of instance: ca7_mx6ul
0011 ALT3 — Select mux mode: ALT3 mux port: SAI3_TX_DATA of instance: sai3
0100 ALT4 — Select mux mode: ALT4 mux port: WDOG1_WDOG_ANY of instance: wdog1
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO04 of instance: gpio3
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI2_SS3 of instance: ecspi2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1375
30.5.66 SW_MUX_CTL_PAD_LCD_DATA00 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00)
SW_MUX_CTL Register
Address: 20E_0000h base + 118h offset = 20E_0118h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA00
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA00.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA00 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: PWM1_OUT of instance: pwm1
0011 ALT3 — Select mux mode: ALT3 mux port: ENET1_1588_EVENT2_IN of instance: enet1
0100 ALT4 — Select mux mode: ALT4 mux port: I2C3_SDA of instance: i2c3
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO05 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG00 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: SAI1_MCLK of instance: sai1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1376 Freescale Semiconductor, Inc.
30.5.67 SW_MUX_CTL_PAD_LCD_DATA01 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01)
SW_MUX_CTL Register
Address: 20E_0000h base + 11Ch offset = 20E_011Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA01
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA01.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA01 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: PWM2_OUT of instance: pwm2
0011 ALT3 — Select mux mode: ALT3 mux port: ENET1_1588_EVENT2_OUT of instance: enet1
0100 ALT4 — Select mux mode: ALT4 mux port: I2C3_SCL of instance: i2c3
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO06 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG01 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: SAI1_TX_SYNC of instance: sai1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1377
30.5.68 SW_MUX_CTL_PAD_LCD_DATA02 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02)
SW_MUX_CTL Register
Address: 20E_0000h base + 120h offset = 20E_0120h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA02
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA02.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA02 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: PWM3_OUT of instance: pwm3
0011 ALT3 — Select mux mode: ALT3 mux port: ENET1_1588_EVENT3_IN of instance: enet1
0100 ALT4 — Select mux mode: ALT4 mux port: I2C4_SDA of instance: i2c4
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO07 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG02 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: SAI1_TX_BCLK of instance: sai1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1378 Freescale Semiconductor, Inc.
30.5.69 SW_MUX_CTL_PAD_LCD_DATA03 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03)
SW_MUX_CTL Register
Address: 20E_0000h base + 124h offset = 20E_0124h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA03
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA03.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA03 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: PWM4_OUT of instance: pwm4
0011 ALT3 — Select mux mode: ALT3 mux port: ENET1_1588_EVENT3_OUT of instance: enet1
0100 ALT4 — Select mux mode: ALT4 mux port: I2C4_SCL of instance: i2c4
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO08 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG03 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: SAI1_RX_DATA of instance: sai1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1379
30.5.70 SW_MUX_CTL_PAD_LCD_DATA04 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04)
SW_MUX_CTL Register
Address: 20E_0000h base + 128h offset = 20E_0128h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA04
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA04.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA04 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: UART8_CTS_B of instance: uart8
0011 ALT3 — Select mux mode: ALT3 mux port: ENET2_1588_EVENT2_IN of instance: enet2
0100 ALT4 — Select mux mode: ALT4 mux port: SPDIF_SR_CLK of instance: spdif
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO09 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG04 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: SAI1_TX_DATA of instance: sai1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1380 Freescale Semiconductor, Inc.
30.5.71 SW_MUX_CTL_PAD_LCD_DATA05 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05)
SW_MUX_CTL Register
Address: 20E_0000h base + 12Ch offset = 20E_012Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA05
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA05.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA05 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: UART8_RTS_B of instance: uart8
0011 ALT3 — Select mux mode: ALT3 mux port: ENET2_1588_EVENT2_OUT of instance: enet2
0100 ALT4 — Select mux mode: ALT4 mux port: SPDIF_OUT of instance: spdif
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO10 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG05 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI1_SS1 of instance: ecspi1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1381
30.5.72 SW_MUX_CTL_PAD_LCD_DATA06 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06)
SW_MUX_CTL Register
Address: 20E_0000h base + 130h offset = 20E_0130h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA06
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA06.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA06 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: UART7_CTS_B of instance: uart7
0011 ALT3 — Select mux mode: ALT3 mux port: ENET2_1588_EVENT3_IN of instance: enet2
0100 ALT4 — Select mux mode: ALT4 mux port: SPDIF_LOCK of instance: spdif
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO11 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG06 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI1_SS2 of instance: ecspi1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1382 Freescale Semiconductor, Inc.
30.5.73 SW_MUX_CTL_PAD_LCD_DATA07 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07)
SW_MUX_CTL Register
Address: 20E_0000h base + 134h offset = 20E_0134h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA07
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA07.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA07 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: UART7_RTS_B of instance: uart7
0011 ALT3 — Select mux mode: ALT3 mux port: ENET2_1588_EVENT3_OUT of instance: enet2
0100 ALT4 — Select mux mode: ALT4 mux port: SPDIF_EXT_CLK of instance: spdif
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO12 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG07 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI1_SS3 of instance: ecspi1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1383
30.5.74 SW_MUX_CTL_PAD_LCD_DATA08 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08)
SW_MUX_CTL Register
Address: 20E_0000h base + 138h offset = 20E_0138h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA08
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA08.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA08 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: SPDIF_IN of instance: spdif
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA16 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA00 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO13 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG08 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: FLEXCAN1_TX of instance: flexcan1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1384 Freescale Semiconductor, Inc.
30.5.75 SW_MUX_CTL_PAD_LCD_DATA09 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09)
SW_MUX_CTL Register
Address: 20E_0000h base + 13Ch offset = 20E_013Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA09
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA09.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA09 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: SAI3_MCLK of instance: sai3
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA17 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA01 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO14 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG09 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: FLEXCAN1_RX of instance: flexcan1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1385
30.5.76 SW_MUX_CTL_PAD_LCD_DATA10 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10)
SW_MUX_CTL Register
Address: 20E_0000h base + 140h offset = 20E_0140h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA10
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA10.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA10 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: SAI3_RX_SYNC of instance: sai3
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA18 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA02 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO15 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG10 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: FLEXCAN2_TX of instance: flexcan2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1386 Freescale Semiconductor, Inc.
30.5.77 SW_MUX_CTL_PAD_LCD_DATA11 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11)
SW_MUX_CTL Register
Address: 20E_0000h base + 144h offset = 20E_0144h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA11
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA11.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA11 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: SAI3_RX_BCLK of instance: sai3
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA19 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA03 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO16 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG11 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: FLEXCAN2_RX of instance: flexcan2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1387
30.5.78 SW_MUX_CTL_PAD_LCD_DATA12 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12)
SW_MUX_CTL Register
Address: 20E_0000h base + 148h offset = 20E_0148h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA12
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA12.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA12 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: SAI3_TX_SYNC of instance: sai3
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA20 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA04 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO17 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG12 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI1_RDY of instance: ecspi1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1388 Freescale Semiconductor, Inc.
30.5.79 SW_MUX_CTL_PAD_LCD_DATA13 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13)
SW_MUX_CTL Register
Address: 20E_0000h base + 14Ch offset = 20E_014Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA13
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA13.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA13 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: SAI3_TX_BCLK of instance: sai3
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA21 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA05 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO18 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG13 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC2_RESET_B of instance: usdhc2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1389
30.5.80 SW_MUX_CTL_PAD_LCD_DATA14 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14)
SW_MUX_CTL Register
Address: 20E_0000h base + 150h offset = 20E_0150h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA14
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA14.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA14 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: SAI3_RX_DATA of instance: sai3
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA22 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA06 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO19 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG14 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC2_DATA4 of instance: usdhc2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1390 Freescale Semiconductor, Inc.
30.5.81 SW_MUX_CTL_PAD_LCD_DATA15 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15)
SW_MUX_CTL Register
Address: 20E_0000h base + 154h offset = 20E_0154h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA15
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA15.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA15 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: SAI3_TX_DATA of instance: sai3
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA23 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA07 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO20 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG15 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC2_DATA5 of instance: usdhc2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1391
30.5.82 SW_MUX_CTL_PAD_LCD_DATA16 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16)
SW_MUX_CTL Register
Address: 20E_0000h base + 158h offset = 20E_0158h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA16
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA16.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA16 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: UART7_TX of instance: uart7
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA01 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA08 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO21 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG24 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC2_DATA6 of instance: usdhc2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1392 Freescale Semiconductor, Inc.
30.5.83 SW_MUX_CTL_PAD_LCD_DATA17 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17)
SW_MUX_CTL Register
Address: 20E_0000h base + 15Ch offset = 20E_015Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA17
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA17.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA17 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: UART7_RX of instance: uart7
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA00 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA09 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO22 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG25 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC2_DATA7 of instance: usdhc2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1393
30.5.84 SW_MUX_CTL_PAD_LCD_DATA18 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18)
SW_MUX_CTL Register
Address: 20E_0000h base + 160h offset = 20E_0160h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA18
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA18.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA18 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: PWM5_OUT of instance: pwm5
0010 ALT2 — Select mux mode: ALT2 mux port: CA7_MX6UL_EVENTO of instance: ca7_mx6ul
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA10 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA10 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO23 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG26 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC2_CMD of instance: usdhc2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1394 Freescale Semiconductor, Inc.
30.5.85 SW_MUX_CTL_PAD_LCD_DATA19 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19)
SW_MUX_CTL Register
Address: 20E_0000h base + 164h offset = 20E_0164h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA19
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA19.
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA11 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO24 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG27 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC2_CLK of instance: usdhc2
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA19 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: PWM6_OUT of instance: pwm6
0010 ALT2 — Select mux mode: ALT2 mux port: WDOG1_WDOG_ANY of instance: wdog1
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA11 of instance: csi
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1395
30.5.86 SW_MUX_CTL_PAD_LCD_DATA20 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20)
SW_MUX_CTL Register
Address: 20E_0000h base + 168h offset = 20E_0168h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA20
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA20.
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA12 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO25 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG28 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC2_DATA0 of instance: usdhc2
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA20 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: UART8_TX of instance: uart8
0010 ALT2 — Select mux mode: ALT2 mux port: ECSPI1_SCLK of instance: ecspi1
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA12 of instance: csi
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1396 Freescale Semiconductor, Inc.
30.5.87 SW_MUX_CTL_PAD_LCD_DATA21 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21)
SW_MUX_CTL Register
Address: 20E_0000h base + 16Ch offset = 20E_016Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA21
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA21.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA21 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: UART8_RX of instance: uart8
0010 ALT2 — Select mux mode: ALT2 mux port: ECSPI1_SS0 of instance: ecspi1
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA13 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA13 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO26 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG29 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC2_DATA1 of instance: usdhc2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1397
30.5.88 SW_MUX_CTL_PAD_LCD_DATA22 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22)
SW_MUX_CTL Register
Address: 20E_0000h base + 170h offset = 20E_0170h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA22
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA22.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA22 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: MQS_RIGHT of instance: mqs
0010 ALT2 — Select mux mode: ALT2 mux port: ECSPI1_MOSI of instance: ecspi1
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA14 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA14 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO27 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG30 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC2_DATA2 of instance: usdhc2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1398 Freescale Semiconductor, Inc.
30.5.89 SW_MUX_CTL_PAD_LCD_DATA23 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23)
SW_MUX_CTL Register
Address: 20E_0000h base + 174h offset = 20E_0174h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad LCD_DATA23
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: LCD_DATA23.
0000 ALT0 — Select mux mode: ALT0 mux port: LCDIF_DATA23 of instance: lcdif
0001 ALT1 — Select mux mode: ALT1 mux port: MQS_LEFT of instance: mqs
0010 ALT2 — Select mux mode: ALT2 mux port: ECSPI1_MISO of instance: ecspi1
0011 ALT3 — Select mux mode: ALT3 mux port: CSI_DATA15 of instance: csi
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DATA15 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO3_IO28 of instance: gpio3
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_BT_CFG31 of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC2_DATA3 of instance: usdhc2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1399
30.5.90 SW_MUX_CTL_PAD_NAND_RE_B SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B)
SW_MUX_CTL Register
Address: 20E_0000h base + 178h offset = 20E_0178h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_RE_B
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_RE_B.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_RE_B of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_CLK of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_B_SCLK of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: KPP_ROW00 of instance: kpp
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_EB_B00 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO00 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI3_SS2 of instance: ecspi3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1400 Freescale Semiconductor, Inc.
30.5.91 SW_MUX_CTL_PAD_NAND_WE_B SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B)
SW_MUX_CTL Register
Address: 20E_0000h base + 17Ch offset = 20E_017Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_WE_B
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_WE_B.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_WE_B of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_CMD of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_B_SS0_B of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: KPP_COL00 of instance: kpp
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_EB_B01 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO01 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI3_SS3 of instance: ecspi3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1401
30.5.92 SW_MUX_CTL_PAD_NAND_DATA00 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00)
SW_MUX_CTL Register
Address: 20E_0000h base + 180h offset = 20E_0180h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_DATA00
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_DATA00.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_DATA00 of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA0 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_B_SS1_B of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: KPP_ROW01 of instance: kpp
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD08 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO02 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI4_RDY of instance: ecspi4
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1402 Freescale Semiconductor, Inc.
30.5.93 SW_MUX_CTL_PAD_NAND_DATA01 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01)
SW_MUX_CTL Register
Address: 20E_0000h base + 184h offset = 20E_0184h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_DATA01
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_DATA01.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_DATA01 of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA1 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_B_DQS of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: KPP_COL01 of instance: kpp
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD09 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO03 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI4_SS1 of instance: ecspi4
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1403
30.5.94 SW_MUX_CTL_PAD_NAND_DATA02 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02)
SW_MUX_CTL Register
Address: 20E_0000h base + 188h offset = 20E_0188h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_DATA02
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_DATA02.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_DATA02 of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA2 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_B_DATA00 of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: KPP_ROW02 of instance: kpp
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD10 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO04 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI4_SS2 of instance: ecspi4
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1404 Freescale Semiconductor, Inc.
30.5.95 SW_MUX_CTL_PAD_NAND_DATA03 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03)
SW_MUX_CTL Register
Address: 20E_0000h base + 18Ch offset = 20E_018Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_DATA03
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_DATA03.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_DATA03 of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA3 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_B_DATA01 of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: KPP_COL02 of instance: kpp
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD11 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO05 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI4_SS3 of instance: ecspi4
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1405
30.5.96 SW_MUX_CTL_PAD_NAND_DATA04 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04)
SW_MUX_CTL Register
Address: 20E_0000h base + 190h offset = 20E_0190h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_DATA04
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_DATA04.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_DATA04 of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA4 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_B_DATA02 of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI4_SCLK of instance: ecspi4
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD12 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO06 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: UART2_TX of instance: uart2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1406 Freescale Semiconductor, Inc.
30.5.97 SW_MUX_CTL_PAD_NAND_DATA05 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05)
SW_MUX_CTL Register
Address: 20E_0000h base + 194h offset = 20E_0194h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_DATA05
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_DATA05.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_DATA05 of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA5 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_B_DATA03 of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI4_MOSI of instance: ecspi4
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD13 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO07 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: UART2_RX of instance: uart2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1407
30.5.98 SW_MUX_CTL_PAD_NAND_DATA06 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06)
SW_MUX_CTL Register
Address: 20E_0000h base + 198h offset = 20E_0198h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_DATA06
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_DATA06.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_DATA06 of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA6 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: SAI2_RX_BCLK of instance: sai2
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI4_MISO of instance: ecspi4
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD14 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO08 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: UART2_CTS_B of instance: uart2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1408 Freescale Semiconductor, Inc.
30.5.99 SW_MUX_CTL_PAD_NAND_DATA07 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07)
SW_MUX_CTL Register
Address: 20E_0000h base + 19Ch offset = 20E_019Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_DATA07
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_DATA07.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_DATA07 of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA7 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_A_SS1_B of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI4_SS0 of instance: ecspi4
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD15 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO09 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: UART2_RTS_B of instance: uart2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1409
30.5.100 SW_MUX_CTL_PAD_NAND_ALE SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_ALE)
SW_MUX_CTL Register
Address: 20E_0000h base + 1A0h offset = 20E_01A0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_ALE field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_ALE
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_ALE.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_ALE of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_RESET_B of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_A_DQS of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: PWM3_OUT of instance: pwm3
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_ADDR17 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO10 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI3_SS1 of instance: ecspi3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1410 Freescale Semiconductor, Inc.
30.5.101 SW_MUX_CTL_PAD_NAND_WP_B SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B)
SW_MUX_CTL Register
Address: 20E_0000h base + 1A4h offset = 20E_01A4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_WP_B
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_WP_B.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_WP_B of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC1_RESET_B of instance: usdhc1
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_A_SCLK of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: PWM4_OUT of instance: pwm4
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_BCLK of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO11 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: ECSPI3_RDY of instance: ecspi3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1411
30.5.102 SW_MUX_CTL_PAD_NAND_READY_B SW MUX Control
Register
(IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B)
SW_MUX_CTL Register
Address: 20E_0000h base + 1A8h offset = 20E_01A8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_READY_B
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_READY_B.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_READY_B of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC1_DATA4 of instance: usdhc1
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_A_DATA00 of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI3_SS0 of instance: ecspi3
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_CS1_B of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO12 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: UART3_TX of instance: uart3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1412 Freescale Semiconductor, Inc.
30.5.103 SW_MUX_CTL_PAD_NAND_CE0_B SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B)
SW_MUX_CTL Register
Address: 20E_0000h base + 1ACh offset = 20E_01ACh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_CE0_B
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_CE0_B.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_CE0_B of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC1_DATA5 of instance: usdhc1
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_A_DATA01 of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI3_SCLK of instance: ecspi3
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_DTACK_B of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO13 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: UART3_RX of instance: uart3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1413
30.5.104 SW_MUX_CTL_PAD_NAND_CE1_B SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B)
SW_MUX_CTL Register
Address: 20E_0000h base + 1B0h offset = 20E_01B0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_CE1_B
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_CE1_B.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_CE1_B of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC1_DATA6 of instance: usdhc1
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_A_DATA02 of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI3_MOSI of instance: ecspi3
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_ADDR18 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO14 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: UART3_CTS_B of instance: uart3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1414 Freescale Semiconductor, Inc.
30.5.105 SW_MUX_CTL_PAD_NAND_CLE SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_CLE)
SW_MUX_CTL Register
Address: 20E_0000h base + 1B4h offset = 20E_01B4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_CLE field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_CLE
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_CLE.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_CLE of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC1_DATA7 of instance: usdhc1
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_A_DATA03 of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI3_MISO of instance: ecspi3
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_ADDR16 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO15 of instance: gpio4
1000 ALT8 — Select mux mode: ALT8 mux port: UART3_RTS_B of instance: uart3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1415
30.5.106 SW_MUX_CTL_PAD_NAND_DQS SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_NAND_DQS)
SW_MUX_CTL Register
Address: 20E_0000h base + 1B8h offset = 20E_01B8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_NAND_DQS field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad NAND_DQS
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: NAND_DQS.
0000 ALT0 — Select mux mode: ALT0 mux port: RAWNAND_DQS of instance: rawnand
0001 ALT1 — Select mux mode: ALT1 mux port: CSI_FIELD of instance: csi
0010 ALT2 — Select mux mode: ALT2 mux port: QSPI_A_SS0_B of instance: qspi
0011 ALT3 — Select mux mode: ALT3 mux port: PWM5_OUT of instance: pwm5
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_WAIT of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO16 of instance: gpio4
0110 ALT6 — Select mux mode: ALT6 mux port: SDMA_EXT_EVENT01 of instance: sdma
1000 ALT8 — Select mux mode: ALT8 mux port: SPDIF_EXT_CLK of instance: spdif
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1416 Freescale Semiconductor, Inc.
30.5.107 SW_MUX_CTL_PAD_SD1_CMD SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_SD1_CMD)
SW_MUX_CTL Register
Address: 20E_0000h base + 1BCh offset = 20E_01BCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_SD1_CMD field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SD1_CMD
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: SD1_CMD.
0000 ALT0 — Select mux mode: ALT0 mux port: USDHC1_CMD of instance: usdhc1
0001 ALT1 — Select mux mode: ALT1 mux port: GPT2_COMPARE1 of instance: gpt2
0010 ALT2 — Select mux mode: ALT2 mux port: SAI2_RX_SYNC of instance: sai2
0011 ALT3 — Select mux mode: ALT3 mux port: SPDIF_OUT of instance: spdif
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_ADDR19 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO16 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: SDMA_EXT_EVENT00 of instance: sdma
1000 ALT8 — Select mux mode: ALT8 mux port: USB_OTG1_PWR of instance: usb
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1417
30.5.108 SW_MUX_CTL_PAD_SD1_CLK SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_SD1_CLK)
SW_MUX_CTL Register
Address: 20E_0000h base + 1C0h offset = 20E_01C0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_SD1_CLK field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SD1_CLK
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: SD1_CLK.
0000 ALT0 — Select mux mode: ALT0 mux port: USDHC1_CLK of instance: usdhc1
0001 ALT1 — Select mux mode: ALT1 mux port: GPT2_COMPARE2 of instance: gpt2
0010 ALT2 — Select mux mode: ALT2 mux port: SAI2_MCLK of instance: sai2
0011 ALT3 — Select mux mode: ALT3 mux port: SPDIF_IN of instance: spdif
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_ADDR20 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO17 of instance: gpio2
1000 ALT8 — Select mux mode: ALT8 mux port: USB_OTG1_OC of instance: usb
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1418 Freescale Semiconductor, Inc.
30.5.109 SW_MUX_CTL_PAD_SD1_DATA0 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0)
SW_MUX_CTL Register
Address: 20E_0000h base + 1C4h offset = 20E_01C4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SD1_DATA0
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: SD1_DATA0.
0000 ALT0 — Select mux mode: ALT0 mux port: USDHC1_DATA0 of instance: usdhc1
0001 ALT1 — Select mux mode: ALT1 mux port: GPT2_COMPARE3 of instance: gpt2
0010 ALT2 — Select mux mode: ALT2 mux port: SAI2_TX_SYNC of instance: sai2
0011 ALT3 — Select mux mode: ALT3 mux port: FLEXCAN1_TX of instance: flexcan1
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_ADDR21 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO18 of instance: gpio2
1000 ALT8 — Select mux mode: ALT8 mux port: ANATOP_OTG1_ID of instance: anatop
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1419
30.5.110 SW_MUX_CTL_PAD_SD1_DATA1 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1)
SW_MUX_CTL Register
Address: 20E_0000h base + 1C8h offset = 20E_01C8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SD1_DATA1
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: SD1_DATA1.
0000 ALT0 — Select mux mode: ALT0 mux port: USDHC1_DATA1 of instance: usdhc1
0001 ALT1 — Select mux mode: ALT1 mux port: GPT2_CLK of instance: gpt2
0010 ALT2 — Select mux mode: ALT2 mux port: SAI2_TX_BCLK of instance: sai2
0011 ALT3 — Select mux mode: ALT3 mux port: FLEXCAN1_RX of instance: flexcan1
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_ADDR22 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO19 of instance: gpio2
1000 ALT8 — Select mux mode: ALT8 mux port: USB_OTG2_PWR of instance: usb
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1420 Freescale Semiconductor, Inc.
30.5.111 SW_MUX_CTL_PAD_SD1_DATA2 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2)
SW_MUX_CTL Register
Address: 20E_0000h base + 1CCh offset = 20E_01CCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SD1_DATA2
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: SD1_DATA2.
0000 ALT0 — Select mux mode: ALT0 mux port: USDHC1_DATA2 of instance: usdhc1
0001 ALT1 — Select mux mode: ALT1 mux port: GPT2_CAPTURE1 of instance: gpt2
0010 ALT2 — Select mux mode: ALT2 mux port: SAI2_RX_DATA of instance: sai2
0011 ALT3 — Select mux mode: ALT3 mux port: FLEXCAN2_TX of instance: flexcan2
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_ADDR23 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO20 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: CCM_CLKO1 of instance: ccm
1000 ALT8 — Select mux mode: ALT8 mux port: USB_OTG2_OC of instance: usb
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1421
30.5.112 SW_MUX_CTL_PAD_SD1_DATA3 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3)
SW_MUX_CTL Register
Address: 20E_0000h base + 1D0h offset = 20E_01D0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad SD1_DATA3
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: SD1_DATA3.
0000 ALT0 — Select mux mode: ALT0 mux port: USDHC1_DATA3 of instance: usdhc1
0001 ALT1 — Select mux mode: ALT1 mux port: GPT2_CAPTURE2 of instance: gpt2
0010 ALT2 — Select mux mode: ALT2 mux port: SAI2_TX_DATA of instance: sai2
0011 ALT3 — Select mux mode: ALT3 mux port: FLEXCAN2_RX of instance: flexcan2
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_ADDR24 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO2_IO21 of instance: gpio2
0110 ALT6 — Select mux mode: ALT6 mux port: CCM_CLKO2 of instance: ccm
1000 ALT8 — Select mux mode: ALT8 mux port: ANATOP_OTG2_ID of instance: anatop
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1422 Freescale Semiconductor, Inc.
30.5.113 SW_MUX_CTL_PAD_CSI_MCLK SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK)
SW_MUX_CTL Register
Address: 20E_0000h base + 1D4h offset = 20E_01D4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad CSI_MCLK
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: CSI_MCLK.
0000 ALT0 — Select mux mode: ALT0 mux port: CSI_MCLK of instance: csi
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_CD_B of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: RAWNAND_CE2_B of instance: rawnand
0011 ALT3 — Select mux mode: ALT3 mux port: I2C1_SDA of instance: i2c1
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_CS0_B of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO17 of instance: gpio4
0110 ALT6 — Select mux mode: ALT6 mux port: SNVS_HP_VIO_5_CTL of instance: snvs_hp
1000 ALT8 — Select mux mode: ALT8 mux port: UART6_TX of instance: uart6
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1423
30.5.114 SW_MUX_CTL_PAD_CSI_PIXCLK SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK)
SW_MUX_CTL Register
Address: 20E_0000h base + 1D8h offset = 20E_01D8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad CSI_PIXCLK
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: CSI_PIXCLK.
0000 ALT0 — Select mux mode: ALT0 mux port: CSI_PIXCLK of instance: csi
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_WP of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: RAWNAND_CE3_B of instance: rawnand
0011 ALT3 — Select mux mode: ALT3 mux port: I2C1_SCL of instance: i2c1
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_OE of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO18 of instance: gpio4
0110 ALT6 — Select mux mode: ALT6 mux port: SNVS_HP_VIO_5 of instance: snvs_hp
1000 ALT8 — Select mux mode: ALT8 mux port: UART6_RX of instance: uart6
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1424 Freescale Semiconductor, Inc.
30.5.115 SW_MUX_CTL_PAD_CSI_VSYNC SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC)
SW_MUX_CTL Register
Address: 20E_0000h base + 1DCh offset = 20E_01DCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad CSI_VSYNC
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: CSI_VSYNC.
0000 ALT0 — Select mux mode: ALT0 mux port: CSI_VSYNC of instance: csi
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_CLK of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: SIM1_PORT1_CLK of instance: sim1
0011 ALT3 — Select mux mode: ALT3 mux port: I2C2_SDA of instance: i2c2
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_RW of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO19 of instance: gpio4
0110 ALT6 — Select mux mode: ALT6 mux port: PWM7_OUT of instance: pwm7
1000 ALT8 — Select mux mode: ALT8 mux port: UART6_RTS_B of instance: uart6
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1425
30.5.116 SW_MUX_CTL_PAD_CSI_HSYNC SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC)
SW_MUX_CTL Register
Address: 20E_0000h base + 1E0h offset = 20E_01E0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad CSI_HSYNC
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: CSI_HSYNC.
0000 ALT0 — Select mux mode: ALT0 mux port: CSI_HSYNC of instance: csi
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_CMD of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: SIM1_PORT1_PD of instance: sim1
0011 ALT3 — Select mux mode: ALT3 mux port: I2C2_SCL of instance: i2c2
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_LBA_B of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO20 of instance: gpio4
0110 ALT6 — Select mux mode: ALT6 mux port: PWM8_OUT of instance: pwm8
1000 ALT8 — Select mux mode: ALT8 mux port: UART6_CTS_B of instance: uart6
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1426 Freescale Semiconductor, Inc.
30.5.117 SW_MUX_CTL_PAD_CSI_DATA00 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00)
SW_MUX_CTL Register
Address: 20E_0000h base + 1E4h offset = 20E_01E4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad CSI_DATA00
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: CSI_DATA00.
0000 ALT0 — Select mux mode: ALT0 mux port: CSI_DATA02 of instance: csi
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA0 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: SIM1_PORT1_RST_B of instance: sim1
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI2_SCLK of instance: ecspi2
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD00 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO21 of instance: gpio4
0110 ALT6 — Select mux mode: ALT6 mux port: SRC_INT_BOOT of instance: src
1000 ALT8 — Select mux mode: ALT8 mux port: UART5_TX of instance: uart5
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1427
30.5.118 SW_MUX_CTL_PAD_CSI_DATA01 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01)
SW_MUX_CTL Register
Address: 20E_0000h base + 1E8h offset = 20E_01E8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad CSI_DATA01
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: CSI_DATA01.
0000 ALT0 — Select mux mode: ALT0 mux port: CSI_DATA03 of instance: csi
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA1 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: SIM1_PORT1_SVEN of instance: sim1
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI2_SS0 of instance: ecspi2
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD01 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO22 of instance: gpio4
0110 ALT6 — Select mux mode: ALT6 mux port: SAI1_MCLK of instance: sai1
1000 ALT8 — Select mux mode: ALT8 mux port: UART5_RX of instance: uart5
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1428 Freescale Semiconductor, Inc.
30.5.119 SW_MUX_CTL_PAD_CSI_DATA02 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02)
SW_MUX_CTL Register
Address: 20E_0000h base + 1ECh offset = 20E_01ECh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad CSI_DATA02
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: CSI_DATA02.
0000 ALT0 — Select mux mode: ALT0 mux port: CSI_DATA04 of instance: csi
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA2 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: SIM1_PORT1_TRXD of instance: sim1
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI2_MOSI of instance: ecspi2
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD02 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO23 of instance: gpio4
0110 ALT6 — Select mux mode: ALT6 mux port: SAI1_RX_SYNC of instance: sai1
1000 ALT8 — Select mux mode: ALT8 mux port: UART5_RTS_B of instance: uart5
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1429
30.5.120 SW_MUX_CTL_PAD_CSI_DATA03 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03)
SW_MUX_CTL Register
Address: 20E_0000h base + 1F0h offset = 20E_01F0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad CSI_DATA03
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: CSI_DATA03.
0000 ALT0 — Select mux mode: ALT0 mux port: CSI_DATA05 of instance: csi
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA3 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: SIM2_PORT1_PD of instance: sim2
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI2_MISO of instance: ecspi2
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD03 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO24 of instance: gpio4
0110 ALT6 — Select mux mode: ALT6 mux port: SAI1_RX_BCLK of instance: sai1
1000 ALT8 — Select mux mode: ALT8 mux port: UART5_CTS_B of instance: uart5
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1430 Freescale Semiconductor, Inc.
30.5.121 SW_MUX_CTL_PAD_CSI_DATA04 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04)
SW_MUX_CTL Register
Address: 20E_0000h base + 1F4h offset = 20E_01F4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad CSI_DATA04
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: CSI_DATA04.
0000 ALT0 — Select mux mode: ALT0 mux port: CSI_DATA06 of instance: csi
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA4 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: SIM2_PORT1_CLK of instance: sim2
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI1_SCLK of instance: ecspi1
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD04 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO25 of instance: gpio4
0110 ALT6 — Select mux mode: ALT6 mux port: SAI1_TX_SYNC of instance: sai1
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC1_WP of instance: usdhc1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1431
30.5.122 SW_MUX_CTL_PAD_CSI_DATA05 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05)
SW_MUX_CTL Register
Address: 20E_0000h base + 1F8h offset = 20E_01F8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad CSI_DATA05
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: CSI_DATA05.
0000 ALT0 — Select mux mode: ALT0 mux port: CSI_DATA07 of instance: csi
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA5 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: SIM2_PORT1_RST_B of instance: sim2
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI1_SS0 of instance: ecspi1
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD05 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO26 of instance: gpio4
0110 ALT6 — Select mux mode: ALT6 mux port: SAI1_TX_BCLK of instance: sai1
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC1_CD_B of instance: usdhc1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1432 Freescale Semiconductor, Inc.
30.5.123 SW_MUX_CTL_PAD_CSI_DATA06 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06)
SW_MUX_CTL Register
Address: 20E_0000h base + 1FCh offset = 20E_01FCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad CSI_DATA06
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: CSI_DATA06.
0000 ALT0 — Select mux mode: ALT0 mux port: CSI_DATA08 of instance: csi
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA6 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: SIM2_PORT1_SVEN of instance: sim2
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI1_MOSI of instance: ecspi1
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD06 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO27 of instance: gpio4
0110 ALT6 — Select mux mode: ALT6 mux port: SAI1_RX_DATA of instance: sai1
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC1_RESET_B of instance: usdhc1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1433
30.5.124 SW_MUX_CTL_PAD_CSI_DATA07 SW MUX Control
Register (IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07)
SW_MUX_CTL Register
Address: 20E_0000h base + 200h offset = 20E_0200h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved SION MUX_MODE W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1
IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07 field descriptions
Field Description
31–5
-
This field is reserved.
Reserved
4
SION
Software Input On Field.
Force the selected mux mode Input path no matter of MUX_MODE functionality.
1 ENABLED — Force input path of pad CSI_DATA07
0 DISABLED — Input Path is determined by functionality
MUX_MODE MUX Mode Select Field.
Select 1 of 9 iomux modes to be used for pad: CSI_DATA07.
0000 ALT0 — Select mux mode: ALT0 mux port: CSI_DATA09 of instance: csi
0001 ALT1 — Select mux mode: ALT1 mux port: USDHC2_DATA7 of instance: usdhc2
0010 ALT2 — Select mux mode: ALT2 mux port: SIM2_PORT1_TRXD of instance: sim2
0011 ALT3 — Select mux mode: ALT3 mux port: ECSPI1_MISO of instance: ecspi1
0100 ALT4 — Select mux mode: ALT4 mux port: EIM_AD07 of instance: eim
0101 ALT5 — Select mux mode: ALT5 mux port: GPIO4_IO28 of instance: gpio4
0110 ALT6 — Select mux mode: ALT6 mux port: SAI1_TX_DATA of instance: sai1
1000 ALT8 — Select mux mode: ALT8 mux port: USDHC1_VSELECT of instance: usdhc1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1434 Freescale Semiconductor, Inc.
30.5.125 SW_PAD_CTL_PAD_DRAM_ADDR00 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00)
SW_PAD_CTL Register
Address: 20E_0000h base + 204h offset = 20E_0204h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DO_TRIM DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1435
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Read Only Field
0 DO_TRIM — min delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR00
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR00
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR00
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1436 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00 field descriptions (continued)
Field Description
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1437
30.5.126 SW_PAD_CTL_PAD_DRAM_ADDR01 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01)
SW_PAD_CTL Register
Address: 20E_0000h base + 208h offset = 20E_0208h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DO_TRIM DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1438 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Read Only Field
0 DO_TRIM — min delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR01
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR01
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR01
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1439
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01 field descriptions (continued)
Field Description
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1440 Freescale Semiconductor, Inc.
30.5.127 SW_PAD_CTL_PAD_DRAM_ADDR02 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02)
SW_PAD_CTL Register
Address: 20E_0000h base + 20Ch offset = 20E_020Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DO_TRIM DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1441
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Read Only Field
0 DO_TRIM — min delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR02
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR02
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR02
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1442 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02 field descriptions (continued)
Field Description
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1443
30.5.128 SW_PAD_CTL_PAD_DRAM_ADDR03 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03)
SW_PAD_CTL Register
Address: 20E_0000h base + 210h offset = 20E_0210h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DO_TRIM DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1444 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Read Only Field
0 DO_TRIM — min delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR03
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR03
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR03
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1445
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03 field descriptions (continued)
Field Description
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1446 Freescale Semiconductor, Inc.
30.5.129 SW_PAD_CTL_PAD_DRAM_ADDR04 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04)
SW_PAD_CTL Register
Address: 20E_0000h base + 214h offset = 20E_0214h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DO_TRIM DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1447
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Read Only Field
0 DO_TRIM — min delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR04
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR04
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR04
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1448 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04 field descriptions (continued)
Field Description
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1449
30.5.130 SW_PAD_CTL_PAD_DRAM_ADDR05 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05)
SW_PAD_CTL Register
Address: 20E_0000h base + 218h offset = 20E_0218h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DO_TRIM DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1450 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Read Only Field
0 DO_TRIM — min delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR05
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR05
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR05
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1451
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05 field descriptions (continued)
Field Description
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1452 Freescale Semiconductor, Inc.
30.5.131 SW_PAD_CTL_PAD_DRAM_ADDR06 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06)
SW_PAD_CTL Register
Address: 20E_0000h base + 21Ch offset = 20E_021Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DO_TRIM DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1453
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Read Only Field
0 DO_TRIM — min delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR06
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR06
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR06
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1454 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06 field descriptions (continued)
Field Description
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1455
30.5.132 SW_PAD_CTL_PAD_DRAM_ADDR07 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07)
SW_PAD_CTL Register
Address: 20E_0000h base + 220h offset = 20E_0220h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DO_TRIM DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1456 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Read Only Field
0 DO_TRIM — min delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR07
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR07
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR07
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1457
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07 field descriptions (continued)
Field Description
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1458 Freescale Semiconductor, Inc.
30.5.133 SW_PAD_CTL_PAD_DRAM_ADDR08 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08)
SW_PAD_CTL Register
Address: 20E_0000h base + 224h offset = 20E_0224h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DO_TRIM DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1459
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Read Only Field
0 DO_TRIM — min delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR08
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR08
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR08
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1460 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08 field descriptions (continued)
Field Description
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1461
30.5.134 SW_PAD_CTL_PAD_DRAM_ADDR09 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09)
SW_PAD_CTL Register
Address: 20E_0000h base + 228h offset = 20E_0228h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DO_TRIM DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1462 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Read Only Field
0 DO_TRIM — min delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR09
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR09
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR09
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1463
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09 field descriptions (continued)
Field Description
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1464 Freescale Semiconductor, Inc.
30.5.135 SW_PAD_CTL_PAD_DRAM_ADDR10 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10)
SW_PAD_CTL Register
Address: 20E_0000h base + 22Ch offset = 20E_022Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1465
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_ADDR10
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR10
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR10
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR10
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1466 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10 field descriptions (continued)
Field Description
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1467
30.5.136 SW_PAD_CTL_PAD_DRAM_ADDR11 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11)
SW_PAD_CTL Register
Address: 20E_0000h base + 230h offset = 20E_0230h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1468 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_ADDR11
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR11
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR11
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR11
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1469
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11 field descriptions (continued)
Field Description
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1470 Freescale Semiconductor, Inc.
30.5.137 SW_PAD_CTL_PAD_DRAM_ADDR12 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12)
SW_PAD_CTL Register
Address: 20E_0000h base + 234h offset = 20E_0234h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1471
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_ADDR12
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR12
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR12
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR12
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1472 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12 field descriptions (continued)
Field Description
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1473
30.5.138 SW_PAD_CTL_PAD_DRAM_ADDR13 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13)
SW_PAD_CTL Register
Address: 20E_0000h base + 238h offset = 20E_0238h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1474 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_ADDR13
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR13
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR13
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR13
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1475
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13 field descriptions (continued)
Field Description
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1476 Freescale Semiconductor, Inc.
30.5.139 SW_PAD_CTL_PAD_DRAM_ADDR14 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14)
SW_PAD_CTL Register
Address: 20E_0000h base + 23Ch offset = 20E_023Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1477
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_ADDR14
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR14
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR14
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR14
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1478 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14 field descriptions (continued)
Field Description
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1479
30.5.140 SW_PAD_CTL_PAD_DRAM_ADDR15 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15)
SW_PAD_CTL Register
Address: 20E_0000h base + 240h offset = 20E_0240h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1480 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_ADDR15
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ADDR15
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ADDR15
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_ADDR15
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1481
IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15 field descriptions (continued)
Field Description
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1482 Freescale Semiconductor, Inc.
30.5.141 SW_PAD_CTL_PAD_DRAM_DQM0 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0)
SW_PAD_CTL Register
Address: 20E_0000h base + 244h offset = 20E_0244h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DO_TRIM DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved
ODT Reserved DSE Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1483
IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Read Only Field
0 DO_TRIM — min delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_DQM0
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_DQM0
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_DQM0
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1484 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0 field descriptions (continued)
Field Description
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Select one out of next values for pad: DRAM_DQM0
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1485
30.5.142 SW_PAD_CTL_PAD_DRAM_DQM1 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1)
SW_PAD_CTL Register
Address: 20E_0000h base + 248h offset = 20E_0248h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DO_TRIM DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved
ODT Reserved DSE Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1486 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Read Only Field
0 DO_TRIM — min delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_DQM1
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_DQM1
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_DQM1
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1487
IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1 field descriptions (continued)
Field Description
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Select one out of next values for pad: DRAM_DQM1
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1488 Freescale Semiconductor, Inc.
30.5.143 SW_PAD_CTL_PAD_DRAM_RAS_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 24Ch offset = 20E_024Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved
ODT Reserved DSE Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1489
IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_RAS_B
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_RAS_B
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_RAS_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_RAS_B
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1490 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B field descriptions (continued)
Field Description
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Select one out of next values for pad: DRAM_RAS_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1491
30.5.144 SW_PAD_CTL_PAD_DRAM_CAS_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 250h offset = 20E_0250h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved
ODT Reserved DSE Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1492 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_CAS_B
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_CAS_B
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_CAS_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_CAS_B
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1493
IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B field descriptions (continued)
Field Description
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Select one out of next values for pad: DRAM_CAS_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1494 Freescale Semiconductor, Inc.
30.5.145 SW_PAD_CTL_PAD_DRAM_CS0_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 254h offset = 20E_0254h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved
ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1495
IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_CS0_B
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_CS0_B
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_CS0_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_CS0_B
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1496 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B field descriptions (continued)
Field Description
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1497
30.5.146 SW_PAD_CTL_PAD_DRAM_CS1_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 258h offset = 20E_0258h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved
ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1498 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_CS1_B
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_CS1_B
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_CS1_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_CS1_B
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1499
IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B field descriptions (continued)
Field Description
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1500 Freescale Semiconductor, Inc.
30.5.147 SW_PAD_CTL_PAD_DRAM_SDWE_B SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 25Ch offset = 20E_025Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1501
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_SDWE_B
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_SDWE_B
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_SDWE_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_SDWE_B
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1502 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B field descriptions (continued)
Field Description
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1503
30.5.148 SW_PAD_CTL_PAD_DRAM_ODT0 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0)
SW_PAD_CTL Register
Address: 20E_0000h base + 260h offset = 20E_0260h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE
Reserved
ODT Reserved DSE Reserved
W
Reset 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1504 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_ODT0
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ODT0
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ODT0
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: DRAM_ODT0
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: DRAM_ODT0
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: DRAM_ODT0
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1505
IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0 field descriptions (continued)
Field Description
Select one out of next values for pad: DRAM_ODT0
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Select one out of next values for pad: DRAM_ODT0
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1506 Freescale Semiconductor, Inc.
30.5.149 SW_PAD_CTL_PAD_DRAM_ODT1 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1)
SW_PAD_CTL Register
Address: 20E_0000h base + 264h offset = 20E_0264h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE
Reserved
ODT Reserved DSE Reserved
W
Reset 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1507
IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_ODT1
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_ODT1
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_ODT1
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: DRAM_ODT1
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: DRAM_ODT1
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: DRAM_ODT1
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1508 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1 field descriptions (continued)
Field Description
Select one out of next values for pad: DRAM_ODT1
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Select one out of next values for pad: DRAM_ODT1
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1509
30.5.150 SW_PAD_CTL_PAD_DRAM_SDBA0 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0)
SW_PAD_CTL Register
Address: 20E_0000h base + 268h offset = 20E_0268h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved
ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1510 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_SDBA0
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_SDBA0
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_SDBA0
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_SDBA0
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1511
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0 field descriptions (continued)
Field Description
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1512 Freescale Semiconductor, Inc.
30.5.151 SW_PAD_CTL_PAD_DRAM_SDBA1 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1)
SW_PAD_CTL Register
Address: 20E_0000h base + 26Ch offset = 20E_026Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved
ODT Reserved
DSE
Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1513
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_SDBA1
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_SDBA1
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_SDBA1
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_SDBA1
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1514 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1 field descriptions (continued)
Field Description
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1515
30.5.152 SW_PAD_CTL_PAD_DRAM_SDBA2 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2)
SW_PAD_CTL Register
Address: 20E_0000h base + 270h offset = 20E_0270h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS
PUE PKE
Reserved
ODT Reserved
DSE
Reserved
W
Reset 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1516 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_SDBA2
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_SDBA2
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_SDBA2
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: DRAM_SDBA2
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: DRAM_SDBA2
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_SDBA2
000 ODT_0_off — off
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1517
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2 field descriptions (continued)
Field Description
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1518 Freescale Semiconductor, Inc.
30.5.153 SW_PAD_CTL_PAD_DRAM_SDCKE0 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0)
SW_PAD_CTL Register
Address: 20E_0000h base + 274h offset = 20E_0274h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE Reserved ODT Reserved
DSE
Reserved
W
Reset 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1519
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_SDCKE0
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_SDCKE0
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_SDCKE0
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: DRAM_SDCKE0
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: DRAM_SDCKE0
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: DRAM_SDCKE0
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1520 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0 field descriptions (continued)
Field Description
Select one out of next values for pad: DRAM_SDCKE0
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1521
30.5.154 SW_PAD_CTL_PAD_DRAM_SDCKE1 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1)
SW_PAD_CTL Register
Address: 20E_0000h base + 278h offset = 20E_0278h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE Reserved ODT Reserved
DSE
Reserved
W
Reset 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1522 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1 field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_SDCKE1
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_SDCKE1
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_SDCKE1
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: DRAM_SDCKE1
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: DRAM_SDCKE1
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: DRAM_SDCKE1
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1523
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1 field descriptions (continued)
Field Description
Select one out of next values for pad: DRAM_SDCKE1
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Read Only Field
0 DSE — output driver disabled;
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1524 Freescale Semiconductor, Inc.
30.5.155 SW_PAD_CTL_PAD_DRAM_SDCLK0_P SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P)
SW_PAD_CTL Register
Address: 20E_0000h base + 27Ch offset = 20E_027Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DO_TRIM_
PADN
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE
Reserved ODT Reserved DSE Reserved
W
Reset 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1525
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P field descriptions
Field Description
31–26
-
This field is reserved.
Reserved
25–24
DO_TRIM_PADN
do_trim_padn Field
Select one out of next values for pad: DRAM_SDCLK0_P
00 DO_TRIM_PADN_0_min_delay — min delay
01 DO_TRIM_PADN_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_PADN_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_PADN_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
23–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_SDCLK0_P
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_SDCLK0_P
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_SDCLK0_P
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Read Only Field
10 PUS — 100K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Read Only Field
0 PUE — Keeper
12
PKE
Pull / Keep Enable Field
Read Only Field
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1526 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P field descriptions (continued)
Field Description
0 PKE — Pull/Keeper Disabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_SDCLK0_P
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Select one out of next values for pad: DRAM_SDCLK0_P
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1527
30.5.156 SW_PAD_CTL_PAD_DRAM_SDQS0_P SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P)
SW_PAD_CTL Register
Address: 20E_0000h base + 280h offset = 20E_0280h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DO_TRIM_
PADN
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1528 Freescale Semiconductor, Inc.
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE
Reserved
ODT
Reserved DSE Reserved
W
Reset 0 0 1 0 0 0 0 0 0 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P field descriptions
Field Description
31–26
-
This field is reserved.
Reserved
25–24
DO_TRIM_PADN
do_trim_padn Field
Select one out of next values for pad: DRAM_SDQS0_P
00 DO_TRIM_PADN_0_min_delay — min delay
01 DO_TRIM_PADN_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_PADN_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_PADN_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
23–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_SDQS0_P
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Read Only Field
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1529
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P field descriptions (continued)
Field Description
0 DDR_INPUT — CMOS input type
16
HYS
Hyst. Enable Field
Read Only Field
0 HYS — Hysteresis Disabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: DRAM_SDQS0_P
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: DRAM_SDQS0_P
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: DRAM_SDQS0_P
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Read Only Field
0 ODT — off
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Select one out of next values for pad: DRAM_SDQS0_P
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1530 Freescale Semiconductor, Inc.
30.5.157 SW_PAD_CTL_PAD_DRAM_SDQS1_P SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P)
SW_PAD_CTL Register
Address: 20E_0000h base + 284h offset = 20E_0284h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DO_TRIM_
PADN
Reserved DO_TRIM
DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1531
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE
Reserved
ODT
Reserved DSE Reserved
W
Reset 0 0 1 0 0 0 0 0 0 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P field descriptions
Field Description
31–26
-
This field is reserved.
Reserved
25–24
DO_TRIM_PADN
do_trim_padn Field
Select one out of next values for pad: DRAM_SDQS1_P
00 DO_TRIM_PADN_0_min_delay — min delay
01 DO_TRIM_PADN_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_PADN_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_PADN_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
23–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_SDQS1_P
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Read Only Field
0 DDR_SEL — RESERVED
17
DDR_INPUT
DDR / CMOS Input Mode Field
Read Only Field
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1532 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P field descriptions (continued)
Field Description
0 DDR_INPUT — CMOS input type
16
HYS
Hyst. Enable Field
Read Only Field
0 HYS — Hysteresis Disabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: DRAM_SDQS1_P
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: DRAM_SDQS1_P
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: DRAM_SDQS1_P
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Read Only Field
0 ODT — off
7–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Select one out of next values for pad: DRAM_SDQS1_P
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1533
30.5.158 SW_PAD_CTL_PAD_DRAM_RESET SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET)
SW_PAD_CTL Register
Address: 20E_0000h base + 288h offset = 20E_0288h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved DO_TRIM DDR_SEL
DDR_INPUT
HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE
Reserved
ODT Reserved DSE Reserved
W
Reset 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET field descriptions
Field Description
31–22
-
This field is reserved.
Reserved
21–20
DO_TRIM
do_trim Field
Select one out of next values for pad: DRAM_RESET
00 DO_TRIM_0_min_delay — min delay
01 DO_TRIM_1_____50ps__ipp_do____pad_delay — + ~50ps ipp_do -> pad delay
10 DO_TRIM_2_____100ps_ipp_do____pad_delay — + ~100ps ipp_do -> pad delay
11 DO_TRIM_3_____150ps_ipp_do____pad_delay — + ~150ps ipp_do -> pad delay
19–18
DDR_SEL
ddr_sel Field
Select one out of next values for pad: DRAM_RESET
00 DDR_SEL_0_RESERVED — RESERVED
01 DDR_SEL_1_RESERVED — RESERVED
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1534 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET field descriptions (continued)
Field Description
10 DDR_SEL_2_LPDDR2_mode — LPDDR2 mode
11 DDR_SEL_3_DDR3_mode — DDR3 mode
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for pad: DRAM_RESET
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
16
HYS
Hyst. Enable Field
Select one out of next values for pad: DRAM_RESET
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: DRAM_RESET
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: DRAM_RESET
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: DRAM_RESET
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
-
This field is reserved.
Reserved
10–8
ODT
On Die Termination Field
Select one out of next values for pad: DRAM_RESET
000 ODT_0_off — off
001 ODT_1_120_Ohm_ODT — 120 Ohm ODT
010 ODT_2_60_Ohm_ODT — 60 Ohm ODT
011 ODT_3_40_Ohm_ODT — 40 Ohm ODT
100 ODT_4_30_Ohm_ODT — 30 Ohm ODT
101 ODT_5_24_Ohm_ODT — 24 Ohm ODT
110 ODT_6_20_Ohm_ODT — 20 Ohm ODT
111 ODT_7_17_Ohm_ODT — 17 Ohm ODT
7–6
-
This field is reserved.
Reserved
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1535
IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET field descriptions (continued)
Field Description
5–3
DSE
Drive Strength Field
Select one out of next values for pad: DRAM_RESET
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
- This field is reserved.
Reserved
30.5.159 SW_PAD_CTL_PAD_TEST_MODE SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_TEST_MODE)
SW_PAD_CTL Register
Address: 20E_0000h base + 28Ch offset = 20E_028Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 0 1 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_TEST_MODE field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: TEST_MODE
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1536 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_TEST_MODE field descriptions (continued)
Field Description
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: TEST_MODE
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: TEST_MODE
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: TEST_MODE
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: TEST_MODE
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: TEST_MODE
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: TEST_MODE
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1537
IOMUXC_SW_PAD_CTL_PAD_TEST_MODE field descriptions (continued)
Field Description
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
30.5.160 SW_PAD_CTL_PAD_POR_B SW PAD Control Register
(IOMUXC_SW_PAD_CTL_PAD_POR_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 290h offset = 20E_0290h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 1 0 1 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_POR_B field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: POR_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: POR_B
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: POR_B
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1538 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_POR_B field descriptions (continued)
Field Description
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: POR_B
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: POR_B
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: POR_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: POR_B
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1539
30.5.161 SW_PAD_CTL_PAD_ONOFF SW PAD Control Register
(IOMUXC_SW_PAD_CTL_PAD_ONOFF)
SW_PAD_CTL Register
Address: 20E_0000h base + 294h offset = 20E_0294h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 1 0 1 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ONOFF field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ONOFF
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ONOFF
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ONOFF
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ONOFF
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1540 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ONOFF field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ONOFF
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ONOFF
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ONOFF
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1541
30.5.162 SW_PAD_CTL_PAD_SNVS_PMIC_ON_REQ SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_SNVS_PMIC_ON_REQ)
SW_PAD_CTL Register
Address: 20E_0000h base + 298h offset = 20E_0298h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 1 0 1 1 1 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SNVS_PMIC_ON_REQ field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SNVS_PMIC_ON_REQ
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SNVS_PMIC_ON_REQ
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SNVS_PMIC_ON_REQ
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SNVS_PMIC_ON_REQ
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1542 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SNVS_PMIC_ON_REQ field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SNVS_PMIC_ON_REQ
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SNVS_PMIC_ON_REQ
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SNVS_PMIC_ON_REQ
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1543
30.5.163 SW_PAD_CTL_PAD_CCM_PMIC_STBY_REQ SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_CCM_PMIC_STBY_REQ)
SW_PAD_CTL Register
Address: 20E_0000h base + 29Ch offset = 20E_029Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 0 1 0 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_CCM_PMIC_STBY_REQ field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: CCM_PMIC_STBY_REQ
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: CCM_PMIC_STBY_REQ
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: CCM_PMIC_STBY_REQ
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: CCM_PMIC_STBY_REQ
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1544 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_CCM_PMIC_STBY_REQ field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: CCM_PMIC_STBY_REQ
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: CCM_PMIC_STBY_REQ
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: CCM_PMIC_STBY_REQ
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1545
30.5.164 SW_PAD_CTL_PAD_BOOT_MODE0 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE0)
SW_PAD_CTL Register
Address: 20E_0000h base + 2A0h offset = 20E_02A0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 0 1 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE0 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: BOOT_MODE0
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: BOOT_MODE0
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: BOOT_MODE0
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: BOOT_MODE0
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1546 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE0 field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: BOOT_MODE0
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: BOOT_MODE0
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: BOOT_MODE0
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1547
30.5.165 SW_PAD_CTL_PAD_BOOT_MODE1 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE1)
SW_PAD_CTL Register
Address: 20E_0000h base + 2A4h offset = 20E_02A4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 0 1 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE1 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: BOOT_MODE1
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: BOOT_MODE1
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: BOOT_MODE1
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: BOOT_MODE1
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1548 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_BOOT_MODE1 field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: BOOT_MODE1
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: BOOT_MODE1
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: BOOT_MODE1
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1549
30.5.166 SW_PAD_CTL_PAD_SNVS_TAMPER0 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER0)
SW_PAD_CTL Register
Address: 20E_0000h base + 2A8h offset = 20E_02A8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER0 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SNVS_TAMPER0
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SNVS_TAMPER0
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SNVS_TAMPER0
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SNVS_TAMPER0
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1550 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER0 field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SNVS_TAMPER0
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SNVS_TAMPER0
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SNVS_TAMPER0
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1551
30.5.167 SW_PAD_CTL_PAD_SNVS_TAMPER1 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER1)
SW_PAD_CTL Register
Address: 20E_0000h base + 2ACh offset = 20E_02ACh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER1 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SNVS_TAMPER1
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SNVS_TAMPER1
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SNVS_TAMPER1
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SNVS_TAMPER1
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1552 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER1 field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SNVS_TAMPER1
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SNVS_TAMPER1
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SNVS_TAMPER1
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1553
30.5.168 SW_PAD_CTL_PAD_SNVS_TAMPER2 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER2)
SW_PAD_CTL Register
Address: 20E_0000h base + 2B0h offset = 20E_02B0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER2 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SNVS_TAMPER2
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SNVS_TAMPER2
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SNVS_TAMPER2
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SNVS_TAMPER2
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1554 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER2 field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SNVS_TAMPER2
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SNVS_TAMPER2
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SNVS_TAMPER2
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1555
30.5.169 SW_PAD_CTL_PAD_SNVS_TAMPER3 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER3)
SW_PAD_CTL Register
Address: 20E_0000h base + 2B4h offset = 20E_02B4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER3 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SNVS_TAMPER3
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SNVS_TAMPER3
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SNVS_TAMPER3
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SNVS_TAMPER3
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1556 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER3 field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SNVS_TAMPER3
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SNVS_TAMPER3
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SNVS_TAMPER3
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1557
30.5.170 SW_PAD_CTL_PAD_SNVS_TAMPER4 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER4)
SW_PAD_CTL Register
Address: 20E_0000h base + 2B8h offset = 20E_02B8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER4 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SNVS_TAMPER4
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SNVS_TAMPER4
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SNVS_TAMPER4
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SNVS_TAMPER4
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1558 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER4 field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SNVS_TAMPER4
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SNVS_TAMPER4
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SNVS_TAMPER4
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1559
30.5.171 SW_PAD_CTL_PAD_SNVS_TAMPER5 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER5)
SW_PAD_CTL Register
Address: 20E_0000h base + 2BCh offset = 20E_02BCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER5 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SNVS_TAMPER5
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SNVS_TAMPER5
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SNVS_TAMPER5
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SNVS_TAMPER5
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1560 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER5 field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SNVS_TAMPER5
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SNVS_TAMPER5
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SNVS_TAMPER5
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1561
30.5.172 SW_PAD_CTL_PAD_SNVS_TAMPER6 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER6)
SW_PAD_CTL Register
Address: 20E_0000h base + 2C0h offset = 20E_02C0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER6 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SNVS_TAMPER6
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SNVS_TAMPER6
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SNVS_TAMPER6
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SNVS_TAMPER6
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1562 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER6 field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SNVS_TAMPER6
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SNVS_TAMPER6
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SNVS_TAMPER6
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1563
30.5.173 SW_PAD_CTL_PAD_SNVS_TAMPER7 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER7)
SW_PAD_CTL Register
Address: 20E_0000h base + 2C4h offset = 20E_02C4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER7 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SNVS_TAMPER7
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SNVS_TAMPER7
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SNVS_TAMPER7
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SNVS_TAMPER7
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1564 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER7 field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SNVS_TAMPER7
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SNVS_TAMPER7
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SNVS_TAMPER7
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1565
30.5.174 SW_PAD_CTL_PAD_SNVS_TAMPER8 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER8)
SW_PAD_CTL Register
Address: 20E_0000h base + 2C8h offset = 20E_02C8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER8 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SNVS_TAMPER8
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SNVS_TAMPER8
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SNVS_TAMPER8
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SNVS_TAMPER8
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1566 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER8 field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SNVS_TAMPER8
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SNVS_TAMPER8
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SNVS_TAMPER8
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1567
30.5.175 SW_PAD_CTL_PAD_SNVS_TAMPER9 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER9)
SW_PAD_CTL Register
Address: 20E_0000h base + 2CCh offset = 20E_02CCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER9 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SNVS_TAMPER9
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SNVS_TAMPER9
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SNVS_TAMPER9
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SNVS_TAMPER9
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1568 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SNVS_TAMPER9 field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SNVS_TAMPER9
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SNVS_TAMPER9
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SNVS_TAMPER9
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1569
30.5.176 SW_PAD_CTL_PAD_JTAG_MOD SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD)
SW_PAD_CTL Register
Address: 20E_0000h base + 2D0h offset = 20E_02D0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 1 0 1 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: JTAG_MOD
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: JTAG_MOD
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: JTAG_MOD
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: JTAG_MOD
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1570 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: JTAG_MOD
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: JTAG_MOD
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: JTAG_MOD
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1571
30.5.177 SW_PAD_CTL_PAD_JTAG_TMS SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS)
SW_PAD_CTL Register
Address: 20E_0000h base + 2D4h offset = 20E_02D4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 1 1 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: JTAG_TMS
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: JTAG_TMS
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: JTAG_TMS
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: JTAG_TMS
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1572 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: JTAG_TMS
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: JTAG_TMS
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: JTAG_TMS
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1573
30.5.178 SW_PAD_CTL_PAD_JTAG_TDO SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO)
SW_PAD_CTL Register
Address: 20E_0000h base + 2D8h offset = 20E_02D8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 1 0 1 1 0 0 0 0 1 0 1 1 0 0 0 1
IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: JTAG_TDO
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: JTAG_TDO
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: JTAG_TDO
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: JTAG_TDO
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1574 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: JTAG_TDO
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: JTAG_TDO
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: JTAG_TDO
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1575
30.5.179 SW_PAD_CTL_PAD_JTAG_TDI SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI)
SW_PAD_CTL Register
Address: 20E_0000h base + 2DCh offset = 20E_02DCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 1 1 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: JTAG_TDI
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: JTAG_TDI
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: JTAG_TDI
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: JTAG_TDI
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1576 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: JTAG_TDI
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: JTAG_TDI
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: JTAG_TDI
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1577
30.5.180 SW_PAD_CTL_PAD_JTAG_TCK SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK)
SW_PAD_CTL Register
Address: 20E_0000h base + 2E0h offset = 20E_02E0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 1 1 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: JTAG_TCK
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: JTAG_TCK
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: JTAG_TCK
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: JTAG_TCK
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1578 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: JTAG_TCK
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: JTAG_TCK
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: JTAG_TCK
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1579
30.5.181 SW_PAD_CTL_PAD_JTAG_TRST_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 2E4h offset = 20E_02E4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved HYS
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
PUS PUE PKE ODE Reserved
SPEED
DSE Reserved SRE
W
Reset 0 1 1 1 0 0 0 0 1 0 1 0 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: JTAG_TRST_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: JTAG_TRST_B
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: JTAG_TRST_B
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: JTAG_TRST_B
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1580 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B field descriptions (continued)
Field Description
11
ODE
Open Drain Enable Field
Select one out of next values for pad: JTAG_TRST_B
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Read Only Field
10 SPEED — medium(100 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: JTAG_TRST_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: JTAG_TRST_B
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1581
30.5.182 SW_PAD_CTL_PAD_GPIO1_IO00 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00)
SW_PAD_CTL Register
Address: 20E_0000h base + 2E8h offset = 20E_02E8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: GPIO1_IO00
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: GPIO1_IO00
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: GPIO1_IO00
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: GPIO1_IO00
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: GPIO1_IO00
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1582 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: GPIO1_IO00
00 SPEED_0_low_50MHz_ — low(50 MHz)
01 SPEED_1_medium_100MHz_ — medium(100 MHz)
10 SPEED_2_medium_100MHz_ — medium(100 MHz)
11 SPEED_3_max_200MHz_ — max(200 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: GPIO1_IO00
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: GPIO1_IO00
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1583
30.5.183 SW_PAD_CTL_PAD_GPIO1_IO01 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01)
SW_PAD_CTL Register
Address: 20E_0000h base + 2ECh offset = 20E_02ECh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: GPIO1_IO01
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: GPIO1_IO01
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: GPIO1_IO01
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: GPIO1_IO01
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: GPIO1_IO01
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1584 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: GPIO1_IO01
00 SPEED_0_low_50MHz_ — low(50 MHz)
01 SPEED_1_medium_100MHz_ — medium(100 MHz)
10 SPEED_2_medium_100MHz_ — medium(100 MHz)
11 SPEED_3_max_200MHz_ — max(200 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: GPIO1_IO01
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: GPIO1_IO01
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1585
30.5.184 SW_PAD_CTL_PAD_GPIO1_IO02 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02)
SW_PAD_CTL Register
Address: 20E_0000h base + 2F0h offset = 20E_02F0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: GPIO1_IO02
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: GPIO1_IO02
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: GPIO1_IO02
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: GPIO1_IO02
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: GPIO1_IO02
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1586 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: GPIO1_IO02
00 SPEED_0_low_50MHz_ — low(50 MHz)
01 SPEED_1_medium_100MHz_ — medium(100 MHz)
10 SPEED_2_medium_100MHz_ — medium(100 MHz)
11 SPEED_3_max_200MHz_ — max(200 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: GPIO1_IO02
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: GPIO1_IO02
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1587
30.5.185 SW_PAD_CTL_PAD_GPIO1_IO03 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03)
SW_PAD_CTL Register
Address: 20E_0000h base + 2F4h offset = 20E_02F4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: GPIO1_IO03
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: GPIO1_IO03
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: GPIO1_IO03
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: GPIO1_IO03
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: GPIO1_IO03
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1588 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: GPIO1_IO03
00 SPEED_0_low_50MHz_ — low(50 MHz)
01 SPEED_1_medium_100MHz_ — medium(100 MHz)
10 SPEED_2_medium_100MHz_ — medium(100 MHz)
11 SPEED_3_max_200MHz_ — max(200 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: GPIO1_IO03
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: GPIO1_IO03
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1589
30.5.186 SW_PAD_CTL_PAD_GPIO1_IO04 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04)
SW_PAD_CTL Register
Address: 20E_0000h base + 2F8h offset = 20E_02F8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: GPIO1_IO04
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: GPIO1_IO04
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: GPIO1_IO04
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: GPIO1_IO04
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: GPIO1_IO04
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1590 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: GPIO1_IO04
00 SPEED_0_low_50MHz_ — low(50 MHz)
01 SPEED_1_medium_100MHz_ — medium(100 MHz)
10 SPEED_2_medium_100MHz_ — medium(100 MHz)
11 SPEED_3_max_200MHz_ — max(200 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: GPIO1_IO04
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: GPIO1_IO04
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1591
30.5.187 SW_PAD_CTL_PAD_GPIO1_IO05 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05)
SW_PAD_CTL Register
Address: 20E_0000h base + 2FCh offset = 20E_02FCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: GPIO1_IO05
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: GPIO1_IO05
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: GPIO1_IO05
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: GPIO1_IO05
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: GPIO1_IO05
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1592 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: GPIO1_IO05
00 SPEED_0_low_50MHz_ — low(50 MHz)
01 SPEED_1_medium_100MHz_ — medium(100 MHz)
10 SPEED_2_medium_100MHz_ — medium(100 MHz)
11 SPEED_3_max_200MHz_ — max(200 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: GPIO1_IO05
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: GPIO1_IO05
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1593
30.5.188 SW_PAD_CTL_PAD_GPIO1_IO06 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06)
SW_PAD_CTL Register
Address: 20E_0000h base + 300h offset = 20E_0300h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: GPIO1_IO06
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: GPIO1_IO06
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: GPIO1_IO06
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: GPIO1_IO06
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: GPIO1_IO06
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1594 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: GPIO1_IO06
00 SPEED_0_low_50MHz_ — low(50 MHz)
01 SPEED_1_medium_100MHz_ — medium(100 MHz)
10 SPEED_2_medium_100MHz_ — medium(100 MHz)
11 SPEED_3_max_200MHz_ — max(200 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: GPIO1_IO06
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: GPIO1_IO06
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1595
30.5.189 SW_PAD_CTL_PAD_GPIO1_IO07 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07)
SW_PAD_CTL Register
Address: 20E_0000h base + 304h offset = 20E_0304h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: GPIO1_IO07
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: GPIO1_IO07
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: GPIO1_IO07
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: GPIO1_IO07
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: GPIO1_IO07
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1596 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: GPIO1_IO07
00 SPEED_0_low_50MHz_ — low(50 MHz)
01 SPEED_1_medium_100MHz_ — medium(100 MHz)
10 SPEED_2_medium_100MHz_ — medium(100 MHz)
11 SPEED_3_max_200MHz_ — max(200 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: GPIO1_IO07
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: GPIO1_IO07
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1597
30.5.190 SW_PAD_CTL_PAD_GPIO1_IO08 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08)
SW_PAD_CTL Register
Address: 20E_0000h base + 308h offset = 20E_0308h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: GPIO1_IO08
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: GPIO1_IO08
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: GPIO1_IO08
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: GPIO1_IO08
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: GPIO1_IO08
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1598 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: GPIO1_IO08
00 SPEED_0_low_50MHz_ — low(50 MHz)
01 SPEED_1_medium_100MHz_ — medium(100 MHz)
10 SPEED_2_medium_100MHz_ — medium(100 MHz)
11 SPEED_3_max_200MHz_ — max(200 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: GPIO1_IO08
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: GPIO1_IO08
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1599
30.5.191 SW_PAD_CTL_PAD_GPIO1_IO09 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09)
SW_PAD_CTL Register
Address: 20E_0000h base + 30Ch offset = 20E_030Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: GPIO1_IO09
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: GPIO1_IO09
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: GPIO1_IO09
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: GPIO1_IO09
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: GPIO1_IO09
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1600 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: GPIO1_IO09
00 SPEED_0_low_50MHz_ — low(50 MHz)
01 SPEED_1_medium_100MHz_ — medium(100 MHz)
10 SPEED_2_medium_100MHz_ — medium(100 MHz)
11 SPEED_3_max_200MHz_ — max(200 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: GPIO1_IO09
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: GPIO1_IO09
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1601
30.5.192 SW_PAD_CTL_PAD_UART1_TX_DATA SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA)
SW_PAD_CTL Register
Address: 20E_0000h base + 310h offset = 20E_0310h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART1_TX_DATA
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART1_TX_DATA
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART1_TX_DATA
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART1_TX_DATA
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART1_TX_DATA
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1602 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART1_TX_DATA field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART1_TX_DATA
00 SPEED_0_low_50MHz_ — low(50 MHz)
01 SPEED_1_medium_100MHz_ — medium(100 MHz)
10 SPEED_2_medium_100MHz_ — medium(100 MHz)
11 SPEED_3_max_200MHz_ — max(200 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART1_TX_DATA
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART1_TX_DATA
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1603
30.5.193 SW_PAD_CTL_PAD_UART1_RX_DATA SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA)
SW_PAD_CTL Register
Address: 20E_0000h base + 314h offset = 20E_0314h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART1_RX_DATA
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART1_RX_DATA
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART1_RX_DATA
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART1_RX_DATA
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART1_RX_DATA
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1604 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART1_RX_DATA field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART1_RX_DATA
00 SPEED_0_low_50MHz_ — low(50 MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART1_RX_DATA
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART1_RX_DATA
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1605
30.5.194 SW_PAD_CTL_PAD_UART1_CTS_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_UART1_CTS_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 318h offset = 20E_0318h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART1_CTS_B field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART1_CTS_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART1_CTS_B
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART1_CTS_B
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART1_CTS_B
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART1_CTS_B
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1606 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART1_CTS_B field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART1_CTS_B
00 SPEED_0_low_50MHz_ — low(50 MHz)
01 SPEED_1_medium_100MHz_ — medium(100 MHz)
10 SPEED_2_medium_100MHz_ — medium(100 MHz)
11 SPEED_3_max_200MHz_ — max(200 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART1_CTS_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART1_CTS_B
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1607
30.5.195 SW_PAD_CTL_PAD_UART1_RTS_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_UART1_RTS_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 31Ch offset = 20E_031Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART1_RTS_B field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART1_RTS_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART1_RTS_B
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART1_RTS_B
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART1_RTS_B
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART1_RTS_B
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1608 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART1_RTS_B field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART1_RTS_B
00 SPEED_0_low_50MHz_ — low(50 MHz)
01 SPEED_1_medium_100MHz_ — medium(100 MHz)
10 SPEED_2_medium_100MHz_ — medium(100 MHz)
11 SPEED_3_max_200MHz_ — max(200 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART1_RTS_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART1_RTS_B
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1609
30.5.196 SW_PAD_CTL_PAD_UART2_TX_DATA SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA)
SW_PAD_CTL Register
Address: 20E_0000h base + 320h offset = 20E_0320h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART2_TX_DATA
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART2_TX_DATA
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART2_TX_DATA
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART2_TX_DATA
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART2_TX_DATA
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1610 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART2_TX_DATA field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART2_TX_DATA
00 SPEED_0_low_50MHz_ — low(50 MHz)
01 SPEED_1_medium_100MHz_ — medium(100 MHz)
10 SPEED_2_medium_100MHz_ — medium(100 MHz)
11 SPEED_3_max_200MHz_ — max(200 MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART2_TX_DATA
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART2_TX_DATA
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1611
30.5.197 SW_PAD_CTL_PAD_UART2_RX_DATA SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA)
SW_PAD_CTL Register
Address: 20E_0000h base + 324h offset = 20E_0324h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART2_RX_DATA
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART2_RX_DATA
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART2_RX_DATA
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART2_RX_DATA
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART2_RX_DATA
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1612 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART2_RX_DATA field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART2_RX_DATA
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART2_RX_DATA
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART2_RX_DATA
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1613
30.5.198 SW_PAD_CTL_PAD_UART2_CTS_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_UART2_CTS_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 328h offset = 20E_0328h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART2_CTS_B field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART2_CTS_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART2_CTS_B
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART2_CTS_B
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART2_CTS_B
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART2_CTS_B
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1614 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART2_CTS_B field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART2_CTS_B
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART2_CTS_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART2_CTS_B
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1615
30.5.199 SW_PAD_CTL_PAD_UART2_RTS_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_UART2_RTS_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 32Ch offset = 20E_032Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART2_RTS_B field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART2_RTS_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART2_RTS_B
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART2_RTS_B
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART2_RTS_B
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART2_RTS_B
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1616 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART2_RTS_B field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART2_RTS_B
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART2_RTS_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART2_RTS_B
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1617
30.5.200 SW_PAD_CTL_PAD_UART3_TX_DATA SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA)
SW_PAD_CTL Register
Address: 20E_0000h base + 330h offset = 20E_0330h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART3_TX_DATA
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART3_TX_DATA
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART3_TX_DATA
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART3_TX_DATA
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART3_TX_DATA
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1618 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART3_TX_DATA field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART3_TX_DATA
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART3_TX_DATA
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART3_TX_DATA
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1619
30.5.201 SW_PAD_CTL_PAD_UART3_RX_DATA SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA)
SW_PAD_CTL Register
Address: 20E_0000h base + 334h offset = 20E_0334h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART3_RX_DATA
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART3_RX_DATA
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART3_RX_DATA
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART3_RX_DATA
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART3_RX_DATA
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1620 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART3_RX_DATA field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART3_RX_DATA
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART3_RX_DATA
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART3_RX_DATA
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1621
30.5.202 SW_PAD_CTL_PAD_UART3_CTS_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 338h offset = 20E_0338h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART3_CTS_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART3_CTS_B
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART3_CTS_B
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART3_CTS_B
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART3_CTS_B
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1622 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART3_CTS_B field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART3_CTS_B
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART3_CTS_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART3_CTS_B
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1623
30.5.203 SW_PAD_CTL_PAD_UART3_RTS_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 33Ch offset = 20E_033Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART3_RTS_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART3_RTS_B
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART3_RTS_B
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART3_RTS_B
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART3_RTS_B
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1624 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART3_RTS_B field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART3_RTS_B
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART3_RTS_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART3_RTS_B
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1625
30.5.204 SW_PAD_CTL_PAD_UART4_TX_DATA SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_UART4_TX_DATA)
SW_PAD_CTL Register
Address: 20E_0000h base + 340h offset = 20E_0340h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART4_TX_DATA field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART4_TX_DATA
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART4_TX_DATA
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART4_TX_DATA
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART4_TX_DATA
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART4_TX_DATA
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1626 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART4_TX_DATA field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART4_TX_DATA
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART4_TX_DATA
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART4_TX_DATA
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1627
30.5.205 SW_PAD_CTL_PAD_UART4_RX_DATA SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_UART4_RX_DATA)
SW_PAD_CTL Register
Address: 20E_0000h base + 344h offset = 20E_0344h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART4_RX_DATA field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART4_RX_DATA
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART4_RX_DATA
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART4_RX_DATA
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART4_RX_DATA
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART4_RX_DATA
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1628 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART4_RX_DATA field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART4_RX_DATA
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART4_RX_DATA
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART4_RX_DATA
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1629
30.5.206 SW_PAD_CTL_PAD_UART5_TX_DATA SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_UART5_TX_DATA)
SW_PAD_CTL Register
Address: 20E_0000h base + 348h offset = 20E_0348h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART5_TX_DATA field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART5_TX_DATA
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART5_TX_DATA
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART5_TX_DATA
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART5_TX_DATA
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART5_TX_DATA
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1630 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART5_TX_DATA field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART5_TX_DATA
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART5_TX_DATA
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART5_TX_DATA
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1631
30.5.207 SW_PAD_CTL_PAD_UART5_RX_DATA SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_UART5_RX_DATA)
SW_PAD_CTL Register
Address: 20E_0000h base + 34Ch offset = 20E_034Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_UART5_RX_DATA field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: UART5_RX_DATA
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: UART5_RX_DATA
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: UART5_RX_DATA
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: UART5_RX_DATA
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: UART5_RX_DATA
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1632 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_UART5_RX_DATA field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: UART5_RX_DATA
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: UART5_RX_DATA
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: UART5_RX_DATA
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1633
30.5.208 SW_PAD_CTL_PAD_ENET1_RX_DATA0 SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_DATA0)
SW_PAD_CTL Register
Address: 20E_0000h base + 350h offset = 20E_0350h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_DATA0 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET1_RX_DATA0
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET1_RX_DATA0
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET1_RX_DATA0
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET1_RX_DATA0
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET1_RX_DATA0
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1634 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_DATA0 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET1_RX_DATA0
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET1_RX_DATA0
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET1_RX_DATA0
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1635
30.5.209 SW_PAD_CTL_PAD_ENET1_RX_DATA1 SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_DATA1)
SW_PAD_CTL Register
Address: 20E_0000h base + 354h offset = 20E_0354h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_DATA1 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET1_RX_DATA1
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET1_RX_DATA1
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET1_RX_DATA1
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET1_RX_DATA1
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET1_RX_DATA1
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1636 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_DATA1 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET1_RX_DATA1
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET1_RX_DATA1
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET1_RX_DATA1
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1637
30.5.210 SW_PAD_CTL_PAD_ENET1_RX_EN SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_EN)
SW_PAD_CTL Register
Address: 20E_0000h base + 358h offset = 20E_0358h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_EN field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET1_RX_EN
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET1_RX_EN
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET1_RX_EN
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET1_RX_EN
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET1_RX_EN
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1638 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_EN field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET1_RX_EN
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET1_RX_EN
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET1_RX_EN
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1639
30.5.211 SW_PAD_CTL_PAD_ENET1_TX_DATA0 SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_DATA0)
SW_PAD_CTL Register
Address: 20E_0000h base + 35Ch offset = 20E_035Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_DATA0 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET1_TX_DATA0
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET1_TX_DATA0
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET1_TX_DATA0
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET1_TX_DATA0
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET1_TX_DATA0
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1640 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_DATA0 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET1_TX_DATA0
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET1_TX_DATA0
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET1_TX_DATA0
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1641
30.5.212 SW_PAD_CTL_PAD_ENET1_TX_DATA1 SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_DATA1)
SW_PAD_CTL Register
Address: 20E_0000h base + 360h offset = 20E_0360h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_DATA1 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET1_TX_DATA1
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET1_TX_DATA1
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET1_TX_DATA1
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET1_TX_DATA1
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET1_TX_DATA1
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1642 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_DATA1 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET1_TX_DATA1
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET1_TX_DATA1
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET1_TX_DATA1
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1643
30.5.213 SW_PAD_CTL_PAD_ENET1_TX_EN SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_EN)
SW_PAD_CTL Register
Address: 20E_0000h base + 364h offset = 20E_0364h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_EN field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET1_TX_EN
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET1_TX_EN
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET1_TX_EN
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET1_TX_EN
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET1_TX_EN
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1644 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_EN field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET1_TX_EN
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET1_TX_EN
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET1_TX_EN
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1645
30.5.214 SW_PAD_CTL_PAD_ENET1_TX_CLK SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK)
SW_PAD_CTL Register
Address: 20E_0000h base + 368h offset = 20E_0368h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET1_TX_CLK
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET1_TX_CLK
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET1_TX_CLK
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET1_TX_CLK
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET1_TX_CLK
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1646 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET1_TX_CLK
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET1_TX_CLK
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET1_TX_CLK
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1647
30.5.215 SW_PAD_CTL_PAD_ENET1_RX_ER SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_ER)
SW_PAD_CTL Register
Address: 20E_0000h base + 36Ch offset = 20E_036Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_ER field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET1_RX_ER
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET1_RX_ER
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET1_RX_ER
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET1_RX_ER
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET1_RX_ER
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1648 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_ER field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET1_RX_ER
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET1_RX_ER
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET1_RX_ER
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1649
30.5.216 SW_PAD_CTL_PAD_ENET2_RX_DATA0 SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_DATA0)
SW_PAD_CTL Register
Address: 20E_0000h base + 370h offset = 20E_0370h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_DATA0 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET2_RX_DATA0
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET2_RX_DATA0
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET2_RX_DATA0
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET2_RX_DATA0
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET2_RX_DATA0
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1650 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_DATA0 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET2_RX_DATA0
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET2_RX_DATA0
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET2_RX_DATA0
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1651
30.5.217 SW_PAD_CTL_PAD_ENET2_RX_DATA1 SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_DATA1)
SW_PAD_CTL Register
Address: 20E_0000h base + 374h offset = 20E_0374h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_DATA1 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET2_RX_DATA1
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET2_RX_DATA1
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET2_RX_DATA1
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET2_RX_DATA1
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET2_RX_DATA1
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1652 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_DATA1 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET2_RX_DATA1
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET2_RX_DATA1
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET2_RX_DATA1
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1653
30.5.218 SW_PAD_CTL_PAD_ENET2_RX_EN SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_EN)
SW_PAD_CTL Register
Address: 20E_0000h base + 378h offset = 20E_0378h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_EN field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET2_RX_EN
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET2_RX_EN
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET2_RX_EN
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET2_RX_EN
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET2_RX_EN
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1654 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_EN field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET2_RX_EN
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET2_RX_EN
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET2_RX_EN
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1655
30.5.219 SW_PAD_CTL_PAD_ENET2_TX_DATA0 SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_DATA0)
SW_PAD_CTL Register
Address: 20E_0000h base + 37Ch offset = 20E_037Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_DATA0 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET2_TX_DATA0
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET2_TX_DATA0
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET2_TX_DATA0
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET2_TX_DATA0
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET2_TX_DATA0
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1656 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_DATA0 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET2_TX_DATA0
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET2_TX_DATA0
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET2_TX_DATA0
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1657
30.5.220 SW_PAD_CTL_PAD_ENET2_TX_DATA1 SW PAD
Control Register
(IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_DATA1)
SW_PAD_CTL Register
Address: 20E_0000h base + 380h offset = 20E_0380h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_DATA1 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET2_TX_DATA1
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET2_TX_DATA1
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET2_TX_DATA1
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET2_TX_DATA1
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET2_TX_DATA1
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1658 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_DATA1 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET2_TX_DATA1
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET2_TX_DATA1
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET2_TX_DATA1
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1659
30.5.221 SW_PAD_CTL_PAD_ENET2_TX_EN SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_EN)
SW_PAD_CTL Register
Address: 20E_0000h base + 384h offset = 20E_0384h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_EN field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET2_TX_EN
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET2_TX_EN
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET2_TX_EN
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET2_TX_EN
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET2_TX_EN
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1660 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_EN field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET2_TX_EN
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET2_TX_EN
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET2_TX_EN
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1661
30.5.222 SW_PAD_CTL_PAD_ENET2_TX_CLK SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK)
SW_PAD_CTL Register
Address: 20E_0000h base + 388h offset = 20E_0388h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET2_TX_CLK
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET2_TX_CLK
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET2_TX_CLK
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET2_TX_CLK
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET2_TX_CLK
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1662 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET2_TX_CLK
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET2_TX_CLK
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET2_TX_CLK
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1663
30.5.223 SW_PAD_CTL_PAD_ENET2_RX_ER SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_ER)
SW_PAD_CTL Register
Address: 20E_0000h base + 38Ch offset = 20E_038Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_ER field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: ENET2_RX_ER
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: ENET2_RX_ER
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: ENET2_RX_ER
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: ENET2_RX_ER
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: ENET2_RX_ER
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1664 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_ER field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: ENET2_RX_ER
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: ENET2_RX_ER
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: ENET2_RX_ER
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1665
30.5.224 SW_PAD_CTL_PAD_LCD_CLK SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_CLK)
SW_PAD_CTL Register
Address: 20E_0000h base + 390h offset = 20E_0390h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_CLK field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_CLK
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_CLK
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_CLK
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_CLK
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_CLK
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1666 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_CLK field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_CLK
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_CLK
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_CLK
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1667
30.5.225 SW_PAD_CTL_PAD_LCD_ENABLE SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE)
SW_PAD_CTL Register
Address: 20E_0000h base + 394h offset = 20E_0394h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_ENABLE
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_ENABLE
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_ENABLE
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_ENABLE
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_ENABLE
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1668 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_ENABLE field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_ENABLE
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_ENABLE
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_ENABLE
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1669
30.5.226 SW_PAD_CTL_PAD_LCD_HSYNC SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC)
SW_PAD_CTL Register
Address: 20E_0000h base + 398h offset = 20E_0398h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_HSYNC
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_HSYNC
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_HSYNC
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_HSYNC
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_HSYNC
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1670 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_HSYNC field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_HSYNC
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_HSYNC
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_HSYNC
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1671
30.5.227 SW_PAD_CTL_PAD_LCD_VSYNC SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC)
SW_PAD_CTL Register
Address: 20E_0000h base + 39Ch offset = 20E_039Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_VSYNC
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_VSYNC
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_VSYNC
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_VSYNC
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_VSYNC
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1672 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_VSYNC field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_VSYNC
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_VSYNC
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_VSYNC
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1673
30.5.228 SW_PAD_CTL_PAD_LCD_RESET SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_RESET)
SW_PAD_CTL Register
Address: 20E_0000h base + 3A0h offset = 20E_03A0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_RESET field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_RESET
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_RESET
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_RESET
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_RESET
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_RESET
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1674 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_RESET field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_RESET
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_RESET
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_RESET
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1675
30.5.229 SW_PAD_CTL_PAD_LCD_DATA00 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00)
SW_PAD_CTL Register
Address: 20E_0000h base + 3A4h offset = 20E_03A4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA00
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA00
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA00
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA00
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA00
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1676 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA00 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA00
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA00
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA00
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1677
30.5.230 SW_PAD_CTL_PAD_LCD_DATA01 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01)
SW_PAD_CTL Register
Address: 20E_0000h base + 3A8h offset = 20E_03A8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA01
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA01
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA01
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA01
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA01
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1678 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA01 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA01
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA01
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA01
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1679
30.5.231 SW_PAD_CTL_PAD_LCD_DATA02 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02)
SW_PAD_CTL Register
Address: 20E_0000h base + 3ACh offset = 20E_03ACh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA02
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA02
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA02
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA02
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA02
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1680 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA02 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA02
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA02
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA02
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1681
30.5.232 SW_PAD_CTL_PAD_LCD_DATA03 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03)
SW_PAD_CTL Register
Address: 20E_0000h base + 3B0h offset = 20E_03B0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA03
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA03
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA03
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA03
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA03
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1682 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA03 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA03
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA03
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA03
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1683
30.5.233 SW_PAD_CTL_PAD_LCD_DATA04 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04)
SW_PAD_CTL Register
Address: 20E_0000h base + 3B4h offset = 20E_03B4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA04
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA04
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA04
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA04
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA04
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1684 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA04 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA04
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA04
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA04
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1685
30.5.234 SW_PAD_CTL_PAD_LCD_DATA05 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05)
SW_PAD_CTL Register
Address: 20E_0000h base + 3B8h offset = 20E_03B8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA05
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA05
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA05
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA05
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA05
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1686 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA05 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA05
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA05
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA05
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1687
30.5.235 SW_PAD_CTL_PAD_LCD_DATA06 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06)
SW_PAD_CTL Register
Address: 20E_0000h base + 3BCh offset = 20E_03BCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA06
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA06
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA06
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA06
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA06
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1688 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA06 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA06
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA06
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA06
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1689
30.5.236 SW_PAD_CTL_PAD_LCD_DATA07 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07)
SW_PAD_CTL Register
Address: 20E_0000h base + 3C0h offset = 20E_03C0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA07
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA07
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA07
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA07
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA07
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1690 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA07 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA07
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA07
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA07
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1691
30.5.237 SW_PAD_CTL_PAD_LCD_DATA08 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08)
SW_PAD_CTL Register
Address: 20E_0000h base + 3C4h offset = 20E_03C4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA08
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA08
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA08
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA08
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA08
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1692 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA08 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA08
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA08
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA08
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1693
30.5.238 SW_PAD_CTL_PAD_LCD_DATA09 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09)
SW_PAD_CTL Register
Address: 20E_0000h base + 3C8h offset = 20E_03C8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA09
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA09
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA09
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA09
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA09
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1694 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA09 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA09
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA09
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA09
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1695
30.5.239 SW_PAD_CTL_PAD_LCD_DATA10 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10)
SW_PAD_CTL Register
Address: 20E_0000h base + 3CCh offset = 20E_03CCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA10
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA10
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA10
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA10
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA10
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1696 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA10 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA10
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA10
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA10
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1697
30.5.240 SW_PAD_CTL_PAD_LCD_DATA11 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11)
SW_PAD_CTL Register
Address: 20E_0000h base + 3D0h offset = 20E_03D0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA11
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA11
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA11
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA11
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA11
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1698 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA11 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA11
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA11
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA11
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1699
30.5.241 SW_PAD_CTL_PAD_LCD_DATA12 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12)
SW_PAD_CTL Register
Address: 20E_0000h base + 3D4h offset = 20E_03D4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA12
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA12
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA12
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA12
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA12
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1700 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA12 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA12
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA12
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA12
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1701
30.5.242 SW_PAD_CTL_PAD_LCD_DATA13 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13)
SW_PAD_CTL Register
Address: 20E_0000h base + 3D8h offset = 20E_03D8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA13
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA13
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA13
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA13
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA13
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1702 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA13 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA13
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA13
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA13
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1703
30.5.243 SW_PAD_CTL_PAD_LCD_DATA14 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14)
SW_PAD_CTL Register
Address: 20E_0000h base + 3DCh offset = 20E_03DCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA14
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA14
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA14
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA14
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA14
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1704 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA14 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA14
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA14
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA14
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1705
30.5.244 SW_PAD_CTL_PAD_LCD_DATA15 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15)
SW_PAD_CTL Register
Address: 20E_0000h base + 3E0h offset = 20E_03E0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA15
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA15
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA15
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA15
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA15
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1706 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA15 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA15
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA15
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA15
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1707
30.5.245 SW_PAD_CTL_PAD_LCD_DATA16 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16)
SW_PAD_CTL Register
Address: 20E_0000h base + 3E4h offset = 20E_03E4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA16
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA16
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA16
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA16
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA16
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1708 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA16 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA16
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA16
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA16
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1709
30.5.246 SW_PAD_CTL_PAD_LCD_DATA17 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17)
SW_PAD_CTL Register
Address: 20E_0000h base + 3E8h offset = 20E_03E8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA17
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA17
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA17
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA17
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA17
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1710 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA17 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA17
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA17
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA17
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1711
30.5.247 SW_PAD_CTL_PAD_LCD_DATA18 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18)
SW_PAD_CTL Register
Address: 20E_0000h base + 3ECh offset = 20E_03ECh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA18
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA18
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA18
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA18
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA18
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1712 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA18 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA18
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA18
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA18
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1713
30.5.248 SW_PAD_CTL_PAD_LCD_DATA19 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19)
SW_PAD_CTL Register
Address: 20E_0000h base + 3F0h offset = 20E_03F0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA19
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA19
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA19
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA19
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA19
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1714 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA19 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA19
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA19
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA19
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1715
30.5.249 SW_PAD_CTL_PAD_LCD_DATA20 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20)
SW_PAD_CTL Register
Address: 20E_0000h base + 3F4h offset = 20E_03F4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA20
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA20
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA20
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA20
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA20
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1716 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA20 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA20
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA20
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA20
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1717
30.5.250 SW_PAD_CTL_PAD_LCD_DATA21 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21)
SW_PAD_CTL Register
Address: 20E_0000h base + 3F8h offset = 20E_03F8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA21
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA21
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA21
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA21
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA21
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1718 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA21 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA21
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA21
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA21
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1719
30.5.251 SW_PAD_CTL_PAD_LCD_DATA22 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22)
SW_PAD_CTL Register
Address: 20E_0000h base + 3FCh offset = 20E_03FCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA22
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA22
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA22
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA22
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA22
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1720 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA22 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA22
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA22
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA22
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1721
30.5.252 SW_PAD_CTL_PAD_LCD_DATA23 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23)
SW_PAD_CTL Register
Address: 20E_0000h base + 400h offset = 20E_0400h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: LCD_DATA23
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: LCD_DATA23
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: LCD_DATA23
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: LCD_DATA23
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: LCD_DATA23
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1722 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_LCD_DATA23 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: LCD_DATA23
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: LCD_DATA23
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: LCD_DATA23
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1723
30.5.253 SW_PAD_CTL_PAD_NAND_RE_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 404h offset = 20E_0404h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_RE_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_RE_B
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_RE_B
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_RE_B
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_RE_B
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1724 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_RE_B
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_RE_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_RE_B
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1725
30.5.254 SW_PAD_CTL_PAD_NAND_WE_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 408h offset = 20E_0408h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_WE_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_WE_B
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_WE_B
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_WE_B
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_WE_B
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1726 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_WE_B
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_WE_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_WE_B
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1727
30.5.255 SW_PAD_CTL_PAD_NAND_DATA00 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00)
SW_PAD_CTL Register
Address: 20E_0000h base + 40Ch offset = 20E_040Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_DATA00
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_DATA00
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_DATA00
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_DATA00
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_DATA00
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1728 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_DATA00
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_DATA00
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_DATA00
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1729
30.5.256 SW_PAD_CTL_PAD_NAND_DATA01 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01)
SW_PAD_CTL Register
Address: 20E_0000h base + 410h offset = 20E_0410h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_DATA01
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_DATA01
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_DATA01
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_DATA01
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_DATA01
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1730 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_DATA01
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_DATA01
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_DATA01
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1731
30.5.257 SW_PAD_CTL_PAD_NAND_DATA02 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02)
SW_PAD_CTL Register
Address: 20E_0000h base + 414h offset = 20E_0414h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_DATA02
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_DATA02
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_DATA02
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_DATA02
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_DATA02
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1732 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_DATA02
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_DATA02
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_DATA02
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1733
30.5.258 SW_PAD_CTL_PAD_NAND_DATA03 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03)
SW_PAD_CTL Register
Address: 20E_0000h base + 418h offset = 20E_0418h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_DATA03
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_DATA03
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_DATA03
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_DATA03
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_DATA03
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1734 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_DATA03
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_DATA03
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_DATA03
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1735
30.5.259 SW_PAD_CTL_PAD_NAND_DATA04 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04)
SW_PAD_CTL Register
Address: 20E_0000h base + 41Ch offset = 20E_041Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_DATA04
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_DATA04
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_DATA04
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_DATA04
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_DATA04
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1736 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_DATA04
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_DATA04
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_DATA04
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1737
30.5.260 SW_PAD_CTL_PAD_NAND_DATA05 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05)
SW_PAD_CTL Register
Address: 20E_0000h base + 420h offset = 20E_0420h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_DATA05
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_DATA05
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_DATA05
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_DATA05
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_DATA05
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1738 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_DATA05
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_DATA05
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_DATA05
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1739
30.5.261 SW_PAD_CTL_PAD_NAND_DATA06 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06)
SW_PAD_CTL Register
Address: 20E_0000h base + 424h offset = 20E_0424h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_DATA06
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_DATA06
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_DATA06
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_DATA06
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_DATA06
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1740 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_DATA06
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_DATA06
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_DATA06
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1741
30.5.262 SW_PAD_CTL_PAD_NAND_DATA07 SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07)
SW_PAD_CTL Register
Address: 20E_0000h base + 428h offset = 20E_0428h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_DATA07
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_DATA07
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_DATA07
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_DATA07
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_DATA07
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1742 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_DATA07
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_DATA07
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_DATA07
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1743
30.5.263 SW_PAD_CTL_PAD_NAND_ALE SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_NAND_ALE)
SW_PAD_CTL Register
Address: 20E_0000h base + 42Ch offset = 20E_042Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_ALE field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_ALE
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_ALE
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_ALE
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_ALE
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_ALE
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1744 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_ALE field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_ALE
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_ALE
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_ALE
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1745
30.5.264 SW_PAD_CTL_PAD_NAND_WP_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 430h offset = 20E_0430h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_WP_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_WP_B
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_WP_B
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_WP_B
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_WP_B
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1746 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_WP_B
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_WP_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_WP_B
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1747
30.5.265 SW_PAD_CTL_PAD_NAND_READY_B SW PAD Control
Register
(IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 434h offset = 20E_0434h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_READY_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_READY_B
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_READY_B
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_READY_B
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_READY_B
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1748 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_READY_B
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_READY_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_READY_B
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1749
30.5.266 SW_PAD_CTL_PAD_NAND_CE0_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 438h offset = 20E_0438h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_CE0_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_CE0_B
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_CE0_B
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_CE0_B
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_CE0_B
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1750 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_CE0_B
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_CE0_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_CE0_B
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1751
30.5.267 SW_PAD_CTL_PAD_NAND_CE1_B SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B)
SW_PAD_CTL Register
Address: 20E_0000h base + 43Ch offset = 20E_043Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_CE1_B
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_CE1_B
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_CE1_B
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_CE1_B
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_CE1_B
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1752 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_CE1_B
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_CE1_B
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_CE1_B
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1753
30.5.268 SW_PAD_CTL_PAD_NAND_CLE SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_NAND_CLE)
SW_PAD_CTL Register
Address: 20E_0000h base + 440h offset = 20E_0440h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_CLE field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_CLE
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_CLE
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_CLE
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_CLE
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_CLE
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1754 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_CLE field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_CLE
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_CLE
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_CLE
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1755
30.5.269 SW_PAD_CTL_PAD_NAND_DQS SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_NAND_DQS)
SW_PAD_CTL Register
Address: 20E_0000h base + 444h offset = 20E_0444h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_NAND_DQS field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: NAND_DQS
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: NAND_DQS
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: NAND_DQS
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: NAND_DQS
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: NAND_DQS
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1756 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_NAND_DQS field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: NAND_DQS
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: NAND_DQS
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: NAND_DQS
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1757
30.5.270 SW_PAD_CTL_PAD_SD1_CMD SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_SD1_CMD)
SW_PAD_CTL Register
Address: 20E_0000h base + 448h offset = 20E_0448h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SD1_CMD field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SD1_CMD
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SD1_CMD
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SD1_CMD
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SD1_CMD
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SD1_CMD
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1758 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SD1_CMD field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: SD1_CMD
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SD1_CMD
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SD1_CMD
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1759
30.5.271 SW_PAD_CTL_PAD_SD1_CLK SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_SD1_CLK)
SW_PAD_CTL Register
Address: 20E_0000h base + 44Ch offset = 20E_044Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SD1_CLK field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SD1_CLK
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SD1_CLK
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SD1_CLK
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SD1_CLK
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SD1_CLK
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1760 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SD1_CLK field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: SD1_CLK
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SD1_CLK
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SD1_CLK
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1761
30.5.272 SW_PAD_CTL_PAD_SD1_DATA0 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0)
SW_PAD_CTL Register
Address: 20E_0000h base + 450h offset = 20E_0450h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SD1_DATA0
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SD1_DATA0
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SD1_DATA0
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SD1_DATA0
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SD1_DATA0
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1762 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: SD1_DATA0
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SD1_DATA0
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SD1_DATA0
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1763
30.5.273 SW_PAD_CTL_PAD_SD1_DATA1 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1)
SW_PAD_CTL Register
Address: 20E_0000h base + 454h offset = 20E_0454h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SD1_DATA1
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SD1_DATA1
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SD1_DATA1
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SD1_DATA1
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SD1_DATA1
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1764 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: SD1_DATA1
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SD1_DATA1
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SD1_DATA1
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1765
30.5.274 SW_PAD_CTL_PAD_SD1_DATA2 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2)
SW_PAD_CTL Register
Address: 20E_0000h base + 458h offset = 20E_0458h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SD1_DATA2
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SD1_DATA2
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SD1_DATA2
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SD1_DATA2
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SD1_DATA2
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1766 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: SD1_DATA2
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SD1_DATA2
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SD1_DATA2
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1767
30.5.275 SW_PAD_CTL_PAD_SD1_DATA3 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3)
SW_PAD_CTL Register
Address: 20E_0000h base + 45Ch offset = 20E_045Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: SD1_DATA3
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: SD1_DATA3
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: SD1_DATA3
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: SD1_DATA3
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: SD1_DATA3
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1768 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: SD1_DATA3
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: SD1_DATA3
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: SD1_DATA3
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1769
30.5.276 SW_PAD_CTL_PAD_CSI_MCLK SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK)
SW_PAD_CTL Register
Address: 20E_0000h base + 460h offset = 20E_0460h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: CSI_MCLK
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: CSI_MCLK
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: CSI_MCLK
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: CSI_MCLK
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: CSI_MCLK
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1770 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: CSI_MCLK
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: CSI_MCLK
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: CSI_MCLK
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1771
30.5.277 SW_PAD_CTL_PAD_CSI_PIXCLK SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK)
SW_PAD_CTL Register
Address: 20E_0000h base + 464h offset = 20E_0464h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: CSI_PIXCLK
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: CSI_PIXCLK
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: CSI_PIXCLK
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: CSI_PIXCLK
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: CSI_PIXCLK
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1772 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: CSI_PIXCLK
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: CSI_PIXCLK
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: CSI_PIXCLK
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1773
30.5.278 SW_PAD_CTL_PAD_CSI_VSYNC SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC)
SW_PAD_CTL Register
Address: 20E_0000h base + 468h offset = 20E_0468h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: CSI_VSYNC
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: CSI_VSYNC
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: CSI_VSYNC
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: CSI_VSYNC
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: CSI_VSYNC
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1774 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: CSI_VSYNC
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: CSI_VSYNC
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: CSI_VSYNC
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1775
30.5.279 SW_PAD_CTL_PAD_CSI_HSYNC SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC)
SW_PAD_CTL Register
Address: 20E_0000h base + 46Ch offset = 20E_046Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: CSI_HSYNC
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: CSI_HSYNC
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: CSI_HSYNC
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: CSI_HSYNC
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: CSI_HSYNC
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1776 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: CSI_HSYNC
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: CSI_HSYNC
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: CSI_HSYNC
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1777
30.5.280 SW_PAD_CTL_PAD_CSI_DATA00 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00)
SW_PAD_CTL Register
Address: 20E_0000h base + 470h offset = 20E_0470h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: CSI_DATA00
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: CSI_DATA00
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: CSI_DATA00
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: CSI_DATA00
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: CSI_DATA00
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1778 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: CSI_DATA00
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: CSI_DATA00
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: CSI_DATA00
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1779
30.5.281 SW_PAD_CTL_PAD_CSI_DATA01 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01)
SW_PAD_CTL Register
Address: 20E_0000h base + 474h offset = 20E_0474h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: CSI_DATA01
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: CSI_DATA01
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: CSI_DATA01
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: CSI_DATA01
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: CSI_DATA01
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1780 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: CSI_DATA01
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: CSI_DATA01
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: CSI_DATA01
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1781
30.5.282 SW_PAD_CTL_PAD_CSI_DATA02 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02)
SW_PAD_CTL Register
Address: 20E_0000h base + 478h offset = 20E_0478h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: CSI_DATA02
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: CSI_DATA02
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: CSI_DATA02
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: CSI_DATA02
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: CSI_DATA02
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1782 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: CSI_DATA02
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: CSI_DATA02
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: CSI_DATA02
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1783
30.5.283 SW_PAD_CTL_PAD_CSI_DATA03 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03)
SW_PAD_CTL Register
Address: 20E_0000h base + 47Ch offset = 20E_047Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: CSI_DATA03
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: CSI_DATA03
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: CSI_DATA03
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: CSI_DATA03
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: CSI_DATA03
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1784 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: CSI_DATA03
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: CSI_DATA03
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: CSI_DATA03
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1785
30.5.284 SW_PAD_CTL_PAD_CSI_DATA04 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04)
SW_PAD_CTL Register
Address: 20E_0000h base + 480h offset = 20E_0480h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: CSI_DATA04
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: CSI_DATA04
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: CSI_DATA04
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: CSI_DATA04
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: CSI_DATA04
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1786 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: CSI_DATA04
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: CSI_DATA04
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: CSI_DATA04
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1787
30.5.285 SW_PAD_CTL_PAD_CSI_DATA05 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05)
SW_PAD_CTL Register
Address: 20E_0000h base + 484h offset = 20E_0484h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: CSI_DATA05
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: CSI_DATA05
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: CSI_DATA05
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: CSI_DATA05
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: CSI_DATA05
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1788 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: CSI_DATA05
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: CSI_DATA05
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: CSI_DATA05
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1789
30.5.286 SW_PAD_CTL_PAD_CSI_DATA06 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06)
SW_PAD_CTL Register
Address: 20E_0000h base + 488h offset = 20E_0488h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: CSI_DATA06
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: CSI_DATA06
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: CSI_DATA06
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: CSI_DATA06
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: CSI_DATA06
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1790 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: CSI_DATA06
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: CSI_DATA06
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: CSI_DATA06
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1791
30.5.287 SW_PAD_CTL_PAD_CSI_DATA07 SW PAD Control
Register (IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07)
SW_PAD_CTL Register
Address: 20E_0000h base + 48Ch offset = 20E_048Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R PUS PUE PKE ODE Reserved SPEED DSE Reserved SRE W
Reset 0 0 0 1 0 0 0 0 1 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07 field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for pad: CSI_DATA07
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
15–14
PUS
Pull Up / Down Config. Field
Select one out of next values for pad: CSI_DATA07
00 PUS_0_100K_Ohm_Pull_Down — 100K Ohm Pull Down
01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
10 PUS_2_100K_Ohm_Pull_Up — 100K Ohm Pull Up
11 PUS_3_22K_Ohm_Pull_Up — 22K Ohm Pull Up
13
PUE
Pull / Keep Select Field
Select one out of next values for pad: CSI_DATA07
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
12
PKE
Pull / Keep Enable Field
Select one out of next values for pad: CSI_DATA07
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
11
ODE
Open Drain Enable Field
Select one out of next values for pad: CSI_DATA07
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1792 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07 field descriptions (continued)
Field Description
0 ODE_0_Open_Drain_Disabled — Open Drain Disabled
1 ODE_1_Open_Drain_Enabled — Open Drain Enabled
10–8
-
This field is reserved.
Reserved
7–6
SPEED
Speed Field
Select one out of next values for pad: CSI_DATA07
00 SPEED_0_low_50MHz_ — low(50MHz)
01 SPEED_1_medium_100MHz_ — medium(100MHz)
10 SPEED_2_medium_100MHz_ — medium(100MHz)
11 SPEED_3_max_200MHz_ — max(200MHz)
5–3
DSE
Drive Strength Field
Select one out of next values for pad: CSI_DATA07
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
2–1
-
This field is reserved.
Reserved
0
SRE
Slew Rate Field
Select one out of next values for pad: CSI_DATA07
0 SRE_0_Slow_Slew_Rate — Slow Slew Rate
1 SRE_1_Fast_Slew_Rate — Fast Slew Rate
30.5.288 SW_PAD_CTL_GRP_ADDDS SW GRP Register
(IOMUXC_SW_PAD_CTL_GRP_ADDDS)
SW_GRP Register
Address: 20E_0000h base + 490h offset = 20E_0490h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DSE Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1793
IOMUXC_SW_PAD_CTL_GRP_ADDDS field descriptions
Field Description
31–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Select one out of next values for group: ADDDS (Pads: DRAM_ADDR00 DRAM_ADDR01
DRAM_ADDR02 DRAM_ADDR03 DRAM_ADDR04 DRAM_ADDR05 DRAM_ADDR06 DRAM_ADDR07
DRAM_ADDR08 DRAM_ADDR09 DRAM_ADDR10 DRAM_ADDR11 DRAM_ADDR12 DRAM_ADDR13
DRAM_ADDR14 DRAM_ADDR15 DRAM_SDBA0 DRAM_SDBA1)
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
- This field is reserved.
Reserved
30.5.289 SW_PAD_CTL_GRP_DDRMODE_CTL SW GRP Register
(IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL)
SW_GRP Register
Address: 20E_0000h base + 494h offset = 20E_0494h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DDR_INPUT
Reserv
ed
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1794 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL field descriptions
Field Description
31–18
-
This field is reserved.
Reserved
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for group: DDRMODE_CTL (Pads: DRAM_SDQS0_P DRAM_SDQS1_P)
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
- This field is reserved.
Reserved
30.5.290 SW_PAD_CTL_GRP_B0DS SW GRP Register
(IOMUXC_SW_PAD_CTL_GRP_B0DS)
SW_GRP Register
Address: 20E_0000h base + 498h offset = 20E_0498h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DSE Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_GRP_B0DS field descriptions
Field Description
31–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Select one out of next values for group: B0DS (Pads: DRAM_DATA00 DRAM_DATA01 DRAM_DATA02
DRAM_DATA03 DRAM_DATA04 DRAM_DATA05 DRAM_DATA06 DRAM_DATA07)
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1795
30.5.291 SW_PAD_CTL_GRP_DDRPK SW GRP Register
(IOMUXC_SW_PAD_CTL_GRP_DDRPK)
SW_GRP Register
Address: 20E_0000h base + 49Ch offset = 20E_049Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved PUE Reserved W
Reset 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_PAD_CTL_GRP_DDRPK field descriptions
Field Description
31–14
-
This field is reserved.
Reserved
13
PUE
Pull / Keep Select Field
Select one out of next values for group: DDRPK (Pads: DRAM_ADDR00 DRAM_ADDR01
DRAM_ADDR02 DRAM_ADDR03 DRAM_ADDR04 DRAM_ADDR05 DRAM_ADDR06 DRAM_ADDR07
DRAM_ADDR08 DRAM_ADDR09 DRAM_ADDR10 DRAM_ADDR11 DRAM_ADDR12 DRAM_ADDR13
DRAM_ADDR14 DRAM_ADDR15 DRAM_CAS_B DRAM_CS0_B DRAM_CS1_B DRAM_DATA00
DRAM_DATA01 DRAM_DATA02 DRAM_DATA03 DRAM_DATA04 DRAM_DATA05 DRAM_DATA06
DRAM_DATA07 DRAM_DATA08 DRAM_DATA09 DRAM_DATA10 DRAM_DATA11 DRAM_DATA12
DRAM_DATA13 DRAM_DATA14 DRAM_DATA15 DRAM_DQM0 DRAM_DQM1 DRAM_RAS_B
DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK0_P DRAM_SDWE_B)
0 PUE_0_Keeper — Keeper
1 PUE_1_Pull — Pull
- This field is reserved.
Reserved
30.5.292 SW_PAD_CTL_GRP_CTLDS SW GRP Register
(IOMUXC_SW_PAD_CTL_GRP_CTLDS)
SW_GRP Register
Address: 20E_0000h base + 4A0h offset = 20E_04A0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DSE Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1796 Freescale Semiconductor, Inc.
IOMUXC_SW_PAD_CTL_GRP_CTLDS field descriptions
Field Description
31–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Select one out of next values for group: CTLDS (Pads: DRAM_CS0_B DRAM_CS1_B DRAM_SDBA2
DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDWE_B)
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
- This field is reserved.
Reserved
30.5.293 SW_PAD_CTL_GRP_B1DS SW GRP Register
(IOMUXC_SW_PAD_CTL_GRP_B1DS)
SW_GRP Register
Address: 20E_0000h base + 4A4h offset = 20E_04A4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DSE Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0
IOMUXC_SW_PAD_CTL_GRP_B1DS field descriptions
Field Description
31–6
-
This field is reserved.
Reserved
5–3
DSE
Drive Strength Field
Select one out of next values for group: B1DS (Pads: DRAM_DATA08 DRAM_DATA09 DRAM_DATA10
DRAM_DATA11 DRAM_DATA12 DRAM_DATA13 DRAM_DATA14 DRAM_DATA15)
000 DSE_0_output_driver_disabled_ — output driver disabled;
001 DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ — R0(260 Ohm @
3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
010 DSE_2_R0_2 — R0/2
011 DSE_3_R0_3 — R0/3
100 DSE_4_R0_4 — R0/4
Table continues on the next page...
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1797
IOMUXC_SW_PAD_CTL_GRP_B1DS field descriptions (continued)
Field Description
101 DSE_5_R0_5 — R0/5
110 DSE_6_R0_6 — R0/6
111 DSE_7_R0_7 — R0/7
- This field is reserved.
Reserved
30.5.294 SW_PAD_CTL_GRP_DDRHYS SW GRP Register
(IOMUXC_SW_PAD_CTL_GRP_DDRHYS)
SW_GRP Register
Address: 20E_0000h base + 4A8h offset = 20E_04A8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved HYS W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_PAD_CTL_GRP_DDRHYS field descriptions
Field Description
31–17
-
This field is reserved.
Reserved
16
HYS
Hyst. Enable Field
Select one out of next values for group: DDRHYS (Pads: DRAM_DATA00 DRAM_DATA01
DRAM_DATA02 DRAM_DATA03 DRAM_DATA04 DRAM_DATA05 DRAM_DATA06 DRAM_DATA07
DRAM_DATA08 DRAM_DATA09 DRAM_DATA10 DRAM_DATA11 DRAM_DATA12 DRAM_DATA13
DRAM_DATA14 DRAM_DATA15 DRAM_SDQS0_P DRAM_SDQS1_P)
0 HYS_0_Hysteresis_Disabled — Hysteresis Disabled
1 HYS_1_Hysteresis_Enabled — Hysteresis Enabled
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1798 Freescale Semiconductor, Inc.
30.5.295 SW_PAD_CTL_GRP_DDRPKE SW GRP Register
(IOMUXC_SW_PAD_CTL_GRP_DDRPKE)
SW_GRP Register
Address: 20E_0000h base + 4ACh offset = 20E_04ACh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved PKE Reserved W
Reset 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_PAD_CTL_GRP_DDRPKE field descriptions
Field Description
31–13
-
This field is reserved.
Reserved
12
PKE
Pull / Keep Enable Field
Select one out of next values for group: DDRPKE (Pads: DRAM_ADDR00 DRAM_ADDR01
DRAM_ADDR02 DRAM_ADDR03 DRAM_ADDR04 DRAM_ADDR05 DRAM_ADDR06 DRAM_ADDR07
DRAM_ADDR08 DRAM_ADDR09 DRAM_ADDR10 DRAM_ADDR11 DRAM_ADDR12 DRAM_ADDR13
DRAM_ADDR14 DRAM_ADDR15 DRAM_CAS_B DRAM_CS0_B DRAM_CS1_B DRAM_DATA00
DRAM_DATA01 DRAM_DATA02 DRAM_DATA03 DRAM_DATA04 DRAM_DATA05 DRAM_DATA06
DRAM_DATA07 DRAM_DATA08 DRAM_DATA09 DRAM_DATA10 DRAM_DATA11 DRAM_DATA12
DRAM_DATA13 DRAM_DATA14 DRAM_DATA15 DRAM_DQM0 DRAM_DQM1 DRAM_RAS_B
DRAM_SDBA0 DRAM_SDBA1 DRAM_SDCLK0_P DRAM_SDWE_B)
0 PKE_0_Pull_Keeper_Disabled — Pull/Keeper Disabled
1 PKE_1_Pull_Keeper_Enabled — Pull/Keeper Enabled
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1799
30.5.296 SW_PAD_CTL_GRP_DDRMODE SW GRP Register
(IOMUXC_SW_PAD_CTL_GRP_DDRMODE)
SW_GRP Register
Address: 20E_0000h base + 4B0h offset = 20E_04B0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
DDR_INPUT
Reserv
ed
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_PAD_CTL_GRP_DDRMODE field descriptions
Field Description
31–18
-
This field is reserved.
Reserved
17
DDR_INPUT
DDR / CMOS Input Mode Field
Select one out of next values for group: DDRMODE (Pads: DRAM_DATA00 DRAM_DATA01
DRAM_DATA02 DRAM_DATA03 DRAM_DATA04 DRAM_DATA05 DRAM_DATA06 DRAM_DATA07
DRAM_DATA08 DRAM_DATA09 DRAM_DATA10 DRAM_DATA11 DRAM_DATA12 DRAM_DATA13
DRAM_DATA14 DRAM_DATA15)
0 DDR_INPUT_0_CMOS_input_type — CMOS input type
1 DDR_INPUT_1_Differential_input_mode — Differential input mode
- This field is reserved.
Reserved
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1800 Freescale Semiconductor, Inc.
30.5.297 SW_PAD_CTL_GRP_DDR_TYPE SW GRP Register
(IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE)
SW_GRP Register
Address: 20E_0000h base + 4B4h offset = 20E_04B4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved DDR_SEL Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE field descriptions
Field Description
31–20
-
This field is reserved.
Reserved
19–18
DDR_SEL
ddr_sel Field
Select one out of next values for group: DDR_TYPE (Pads: DRAM_ADDR00 DRAM_ADDR01
DRAM_ADDR02 DRAM_ADDR03 DRAM_ADDR04 DRAM_ADDR05 DRAM_ADDR06 DRAM_ADDR07
DRAM_ADDR08 DRAM_ADDR09 DRAM_ADDR10 DRAM_ADDR11 DRAM_ADDR12 DRAM_ADDR13
DRAM_ADDR14 DRAM_ADDR15 DRAM_CAS_B DRAM_CS0_B DRAM_CS1_B DRAM_DATA00
DRAM_DATA01 DRAM_DATA02 DRAM_DATA03 DRAM_DATA04 DRAM_DATA05 DRAM_DATA06
DRAM_DATA07 DRAM_DATA08 DRAM_DATA09 DRAM_DATA10 DRAM_DATA11 DRAM_DATA12
DRAM_DATA13 DRAM_DATA14 DRAM_DATA15 DRAM_DQM0 DRAM_DQM1 DRAM_ODT0
DRAM_ODT1 DRAM_RAS_B DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2 DRAM_SDCKE0
DRAM_SDCKE1 DRAM_SDCLK0_P DRAM_SDQS0_P DRAM_SDQS1_P DRAM_SDWE_B)
00 DDR_SEL_0_RESERVED — RESERVED
01 DDR_SEL_1_RESERVED — RESERVED
10 DDR_SEL_2_LPDDR2_mode — LPDDR2 mode
11 DDR_SEL_3_DDR3_mode — DDR3 mode
- This field is reserved.
Reserved
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1801
30.5.298 USB_OTG1_ID_SELECT_INPUT DAISY Register
(IOMUXC_USB_OTG1_ID_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4B8h offset = 20E_04B8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_USB_OTG1_ID_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: anatop, In Pin: usb_otg_id
00 GPIO1_IO00_ALT2 — Selecting Pad: GPIO1_IO00 for Mode: ALT2
01 UART3_TX_DATA_ALT8 — Selecting Pad: UART3_TX_DATA for Mode: ALT8
10 SD1_DATA0_ALT8 — Selecting Pad: SD1_DATA0 for Mode: ALT8
30.5.299 USB_OTG2_ID_SELECT_INPUT DAISY Register
(IOMUXC_USB_OTG2_ID_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4BCh offset = 20E_04BCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1802 Freescale Semiconductor, Inc.
IOMUXC_USB_OTG2_ID_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: anatop, In Pin: usb_uh1_id
00 GPIO1_IO05_ALT2 — Selecting Pad: GPIO1_IO05 for Mode: ALT2
01 ENET2_TX_CLK_ALT8 — Selecting Pad: ENET2_TX_CLK for Mode: ALT8
10 SD1_DATA3_ALT8 — Selecting Pad: SD1_DATA3 for Mode: ALT8
30.5.300 CCM_PMIC_READY_SELECT_INPUT DAISY Register
(IOMUXC_CCM_PMIC_READY_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4C0h offset = 20E_04C0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CCM_PMIC_READY_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ccm, In Pin: pmic_ready
0 JTAG_MOD_ALT4 — Selecting Pad: JTAG_MOD for Mode: ALT4
1 GPIO1_IO08_ALT6 — Selecting Pad: GPIO1_IO08 for Mode: ALT6
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1803
30.5.301 CSI_DATA02_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA02_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4C4h offset = 20E_04C4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA02_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d2
0 CSI_DATA00_ALT0 — Selecting Pad: CSI_DATA00 for Mode: ALT0
1 UART1_TX_DATA_ALT3 — Selecting Pad: UART1_TX_DATA for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1804 Freescale Semiconductor, Inc.
30.5.302 CSI_DATA03_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA03_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4C8h offset = 20E_04C8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA03_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d3
0 CSI_DATA01_ALT0 — Selecting Pad: CSI_DATA01 for Mode: ALT0
1 UART1_RX_DATA_ALT3 — Selecting Pad: UART1_RX_DATA for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1805
30.5.303 CSI_DATA05_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA05_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4CCh offset = 20E_04CCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA05_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d5
0 CSI_DATA03_ALT0 — Selecting Pad: CSI_DATA03 for Mode: ALT0
1 UART1_RTS_B_ALT3 — Selecting Pad: UART1_RTS_B for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1806 Freescale Semiconductor, Inc.
30.5.304 CSI_DATA00_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA00_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4D0h offset = 20E_04D0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA00_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d0
0 UART3_RX_DATA_ALT3 — Selecting Pad: UART3_RX_DATA for Mode: ALT3
1 LCD_DATA17_ALT3 — Selecting Pad: LCD_DATA17 for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1807
30.5.305 CSI_DATA01_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA01_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4D4h offset = 20E_04D4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA01_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d1
0 UART3_TX_DATA_ALT3 — Selecting Pad: UART3_TX_DATA for Mode: ALT3
1 LCD_DATA16_ALT3 — Selecting Pad: LCD_DATA16 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1808 Freescale Semiconductor, Inc.
30.5.306 CSI_DATA04_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA04_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4D8h offset = 20E_04D8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA04_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d4
0 UART1_CTS_B_ALT3 — Selecting Pad: UART1_CTS_B for Mode: ALT3
1 CSI_DATA02_ALT0 — Selecting Pad: CSI_DATA02 for Mode: ALT0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1809
30.5.307 CSI_DATA06_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA06_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4DCh offset = 20E_04DCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA06_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d6
0 UART2_TX_DATA_ALT3 — Selecting Pad: UART2_TX_DATA for Mode: ALT3
1 CSI_DATA04_ALT0 — Selecting Pad: CSI_DATA04 for Mode: ALT0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1810 Freescale Semiconductor, Inc.
30.5.308 CSI_DATA07_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA07_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4E0h offset = 20E_04E0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA07_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d7
0 UART2_RX_DATA_ALT3 — Selecting Pad: UART2_RX_DATA for Mode: ALT3
1 CSI_DATA05_ALT0 — Selecting Pad: CSI_DATA05 for Mode: ALT0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1811
30.5.309 CSI_DATA08_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA08_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4E4h offset = 20E_04E4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA08_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d8
0 UART2_CTS_B_ALT3 — Selecting Pad: UART2_CTS_B for Mode: ALT3
1 CSI_DATA06_ALT0 — Selecting Pad: CSI_DATA06 for Mode: ALT0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1812 Freescale Semiconductor, Inc.
30.5.310 CSI_DATA09_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA09_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4E8h offset = 20E_04E8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA09_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d9
0 UART2_RTS_B_ALT3 — Selecting Pad: UART2_RTS_B for Mode: ALT3
1 CSI_DATA07_ALT0 — Selecting Pad: CSI_DATA07 for Mode: ALT0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1813
30.5.311 CSI_DATA10_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA10_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4ECh offset = 20E_04ECh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA10_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d10
0 UART3_CTS_B_ALT3 — Selecting Pad: UART3_CTS_B for Mode: ALT3
1 LCD_DATA18_ALT3 — Selecting Pad: LCD_DATA18 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1814 Freescale Semiconductor, Inc.
30.5.312 CSI_DATA11_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA11_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4F0h offset = 20E_04F0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA11_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d11
0 UART3_RTS_B_ALT3 — Selecting Pad: UART3_RTS_B for Mode: ALT3
1 LCD_DATA19_ALT3 — Selecting Pad: LCD_DATA19 for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1815
30.5.313 CSI_DATA12_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA12_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4F4h offset = 20E_04F4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA12_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d12
0 UART4_TX_DATA_ALT3 — Selecting Pad: UART4_TX_DATA for Mode: ALT3
1 LCD_DATA20_ALT3 — Selecting Pad: LCD_DATA20 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1816 Freescale Semiconductor, Inc.
30.5.314 CSI_DATA13_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA13_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4F8h offset = 20E_04F8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA13_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d13
0 UART4_RX_DATA_ALT3 — Selecting Pad: UART4_RX_DATA for Mode: ALT3
1 LCD_DATA21_ALT3 — Selecting Pad: LCD_DATA21 for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1817
30.5.315 CSI_DATA14_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA14_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 4FCh offset = 20E_04FCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA14_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d14
0 UART5_TX_DATA_ALT3 — Selecting Pad: UART5_TX_DATA for Mode: ALT3
1 LCD_DATA22_ALT3 — Selecting Pad: LCD_DATA22 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1818 Freescale Semiconductor, Inc.
30.5.316 CSI_DATA15_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA15_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 500h offset = 20E_0500h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA15_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d15
0 UART5_RX_DATA_ALT3 — Selecting Pad: UART5_RX_DATA for Mode: ALT3
1 LCD_DATA23_ALT3 — Selecting Pad: LCD_DATA23 for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1819
30.5.317 CSI_DATA16_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA16_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 504h offset = 20E_0504h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA16_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d16
0 ENET1_RX_DATA0_ALT3 — Selecting Pad: ENET1_RX_DATA0 for Mode: ALT3
1 LCD_DATA08_ALT3 — Selecting Pad: LCD_DATA08 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1820 Freescale Semiconductor, Inc.
30.5.318 CSI_DATA17_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA17_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 508h offset = 20E_0508h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA17_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d17
0 ENET1_RX_DATA1_ALT3 — Selecting Pad: ENET1_RX_DATA1 for Mode: ALT3
1 LCD_DATA09_ALT3 — Selecting Pad: LCD_DATA09 for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1821
30.5.319 CSI_DATA18_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA18_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 50Ch offset = 20E_050Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA18_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d18
0 ENET1_RX_EN_ALT3 — Selecting Pad: ENET1_RX_EN for Mode: ALT3
1 LCD_DATA10_ALT3 — Selecting Pad: LCD_DATA10 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1822 Freescale Semiconductor, Inc.
30.5.320 CSI_DATA19_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA19_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 510h offset = 20E_0510h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA19_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d19
0 ENET1_TX_DATA0_ALT3 — Selecting Pad: ENET1_TX_DATA0 for Mode: ALT3
1 LCD_DATA11_ALT3 — Selecting Pad: LCD_DATA11 for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1823
30.5.321 CSI_DATA20_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA20_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 514h offset = 20E_0514h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA20_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d20
0 ENET1_TX_DATA1_ALT3 — Selecting Pad: ENET1_TX_DATA1 for Mode: ALT3
1 LCD_DATA12_ALT3 — Selecting Pad: LCD_DATA12 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1824 Freescale Semiconductor, Inc.
30.5.322 CSI_DATA21_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA21_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 518h offset = 20E_0518h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA21_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d21
0 ENET1_TX_EN_ALT3 — Selecting Pad: ENET1_TX_EN for Mode: ALT3
1 LCD_DATA13_ALT3 — Selecting Pad: LCD_DATA13 for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1825
30.5.323 CSI_DATA22_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA22_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 51Ch offset = 20E_051Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA22_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d22
0 ENET1_TX_CLK_ALT3 — Selecting Pad: ENET1_TX_CLK for Mode: ALT3
1 LCD_DATA14_ALT3 — Selecting Pad: LCD_DATA14 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1826 Freescale Semiconductor, Inc.
30.5.324 CSI_DATA23_SELECT_INPUT DAISY Register
(IOMUXC_CSI_DATA23_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 520h offset = 20E_0520h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_DATA23_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_d23
0 ENET1_RX_ER_ALT3 — Selecting Pad: ENET1_RX_ER for Mode: ALT3
1 LCD_DATA15_ALT3 — Selecting Pad: LCD_DATA15 for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1827
30.5.325 CSI_HSYNC_SELECT_INPUT DAISY Register
(IOMUXC_CSI_HSYNC_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 524h offset = 20E_0524h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_HSYNC_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_hsync
0 CSI_HSYNC_ALT0 — Selecting Pad: CSI_HSYNC for Mode: ALT0
1 GPIO1_IO09_ALT3 — Selecting Pad: GPIO1_IO09 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1828 Freescale Semiconductor, Inc.
30.5.326 CSI_PIXCLK_SELECT_INPUT DAISY Register
(IOMUXC_CSI_PIXCLK_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 528h offset = 20E_0528h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_PIXCLK_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_pixclk
0 GPIO1_IO07_ALT3 — Selecting Pad: GPIO1_IO07 for Mode: ALT3
1 CSI_PIXCLK_ALT0 — Selecting Pad: CSI_PIXCLK for Mode: ALT0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1829
30.5.327 CSI_VSYNC_SELECT_INPUT DAISY Register
(IOMUXC_CSI_VSYNC_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 52Ch offset = 20E_052Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_VSYNC_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: csi_vsync
0 CSI_VSYNC_ALT0 — Selecting Pad: CSI_VSYNC for Mode: ALT0
1 GPIO1_IO08_ALT3 — Selecting Pad: GPIO1_IO08 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1830 Freescale Semiconductor, Inc.
30.5.328 CSI_FIELD_SELECT_INPUT DAISY Register
(IOMUXC_CSI_FIELD_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 530h offset = 20E_0530h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_CSI_FIELD_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: csi, In Pin: tvdecoder_in_field
0 GPIO1_IO05_ALT3 — Selecting Pad: GPIO1_IO05 for Mode: ALT3
1 NAND_DQS_ALT1 — Selecting Pad: NAND_DQS for Mode: ALT1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1831
30.5.329 ECSPI1_SCLK_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI1_SCLK_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 534h offset = 20E_0534h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI1_SCLK_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi1, In Pin: cspi_clk_in
0 LCD_DATA20_ALT2 — Selecting Pad: LCD_DATA20 for Mode: ALT2
1 CSI_DATA04_ALT3 — Selecting Pad: CSI_DATA04 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1832 Freescale Semiconductor, Inc.
30.5.330 ECSPI1_MISO_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI1_MISO_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 538h offset = 20E_0538h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI1_MISO_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi1, In Pin: miso
0 LCD_DATA23_ALT2 — Selecting Pad: LCD_DATA23 for Mode: ALT2
1 CSI_DATA07_ALT3 — Selecting Pad: CSI_DATA07 for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1833
30.5.331 ECSPI1_MOSI_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI1_MOSI_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 53Ch offset = 20E_053Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI1_MOSI_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi1, In Pin: mosi
0 LCD_DATA22_ALT2 — Selecting Pad: LCD_DATA22 for Mode: ALT2
1 CSI_DATA06_ALT3 — Selecting Pad: CSI_DATA06 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1834 Freescale Semiconductor, Inc.
30.5.332 ECSPI1_SS0_B_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI1_SS0_B_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 540h offset = 20E_0540h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI1_SS0_B_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi1, In Pin: ss_b0
0 LCD_DATA21_ALT2 — Selecting Pad: LCD_DATA21 for Mode: ALT2
1 CSI_DATA05_ALT3 — Selecting Pad: CSI_DATA05 for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1835
30.5.333 ECSPI2_SCLK_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI2_SCLK_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 544h offset = 20E_0544h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI2_SCLK_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi2, In Pin: cspi_clk_in
0 CSI_DATA00_ALT3 — Selecting Pad: CSI_DATA00 for Mode: ALT3
1 UART4_TX_DATA_ALT8 — Selecting Pad: UART4_TX_DATA for Mode: ALT8
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1836 Freescale Semiconductor, Inc.
30.5.334 ECSPI2_MISO_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI2_MISO_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 548h offset = 20E_0548h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI2_MISO_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi2, In Pin: miso
0 CSI_DATA03_ALT3 — Selecting Pad: CSI_DATA03 for Mode: ALT3
1 UART5_RX_DATA_ALT8 — Selecting Pad: UART5_RX_DATA for Mode: ALT8
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1837
30.5.335 ECSPI2_MOSI_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI2_MOSI_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 54Ch offset = 20E_054Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI2_MOSI_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi2, In Pin: mosi
0 UART5_TX_DATA_ALT8 — Selecting Pad: UART5_TX_DATA for Mode: ALT8
1 CSI_DATA02_ALT3 — Selecting Pad: CSI_DATA02 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1838 Freescale Semiconductor, Inc.
30.5.336 ECSPI2_SS0_B_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI2_SS0_B_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 550h offset = 20E_0550h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI2_SS0_B_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi2, In Pin: ss_b0
0 CSI_DATA01_ALT3 — Selecting Pad: CSI_DATA01 for Mode: ALT3
1 UART4_RX_DATA_ALT8 — Selecting Pad: UART4_RX_DATA for Mode: ALT8
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1839
30.5.337 ECSPI3_SCLK_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI3_SCLK_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 554h offset = 20E_0554h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI3_SCLK_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi3, In Pin: cspi_clk_in
0 UART2_RX_DATA_ALT8 — Selecting Pad: UART2_RX_DATA for Mode: ALT8
1 NAND_CE0_B_ALT3 — Selecting Pad: NAND_CE0_B for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1840 Freescale Semiconductor, Inc.
30.5.338 ECSPI3_MISO_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI3_MISO_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 558h offset = 20E_0558h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI3_MISO_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi3, In Pin: miso
0 UART2_RTS_B_ALT8 — Selecting Pad: UART2_RTS_B for Mode: ALT8
1 NAND_CLE_ALT3 — Selecting Pad: NAND_CLE for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1841
30.5.339 ECSPI3_MOSI_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI3_MOSI_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 55Ch offset = 20E_055Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI3_MOSI_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi3, In Pin: mosi
0 UART2_CTS_B_ALT8 — Selecting Pad: UART2_CTS_B for Mode: ALT8
1 NAND_CE1_B_ALT3 — Selecting Pad: NAND_CE1_B for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1842 Freescale Semiconductor, Inc.
30.5.340 ECSPI3_SS0_B_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI3_SS0_B_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 560h offset = 20E_0560h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI3_SS0_B_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi3, In Pin: ss_b0
0 UART2_TX_DATA_ALT8 — Selecting Pad: UART2_TX_DATA for Mode: ALT8
1 NAND_READY_B_ALT3 — Selecting Pad: NAND_READY_B for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1843
30.5.341 ECSPI4_SCLK_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI4_SCLK_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 564h offset = 20E_0564h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI4_SCLK_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi4, In Pin: cspi_clk_in
0 ENET2_TX_DATA1_ALT3 — Selecting Pad: ENET2_TX_DATA1 for Mode: ALT3
1 NAND_DATA04_ALT3 — Selecting Pad: NAND_DATA04 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1844 Freescale Semiconductor, Inc.
30.5.342 ECSPI4_MISO_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI4_MISO_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 568h offset = 20E_0568h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI4_MISO_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi4, In Pin: miso
0 ENET2_TX_CLK_ALT3 — Selecting Pad: ENET2_TX_CLK for Mode: ALT3
1 NAND_DATA06_ALT3 — Selecting Pad: NAND_DATA06 for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1845
30.5.343 ECSPI4_MOSI_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI4_MOSI_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 56Ch offset = 20E_056Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI4_MOSI_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi4, In Pin: mosi
0 ENET2_TX_EN_ALT3 — Selecting Pad: ENET2_TX_EN for Mode: ALT3
1 NAND_DATA05_ALT3 — Selecting Pad: NAND_DATA05 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1846 Freescale Semiconductor, Inc.
30.5.344 ECSPI4_SS0_B_SELECT_INPUT DAISY Register
(IOMUXC_ECSPI4_SS0_B_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 570h offset = 20E_0570h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ECSPI4_SS0_B_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: ecspi4, In Pin: ss_b0
0 ENET2_RX_ER_ALT3 — Selecting Pad: ENET2_RX_ER for Mode: ALT3
1 NAND_DATA07_ALT3 — Selecting Pad: NAND_DATA07 for Mode: ALT3
30.5.345 ENET1_REF_CLK1_SELECT_INPUT DAISY Register
(IOMUXC_ENET1_REF_CLK1_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 574h offset = 20E_0574h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1847
IOMUXC_ENET1_REF_CLK1_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: enet1, In Pin: rmii
00 GPIO1_IO00_ALT3 — Selecting Pad: GPIO1_IO00 for Mode: ALT3
01 GPIO1_IO04_ALT0 — Selecting Pad: GPIO1_IO04 for Mode: ALT0
10 ENET1_TX_CLK_ALT4 — Selecting Pad: ENET1_TX_CLK for Mode: ALT4
30.5.346 ENET1_MAC0_MDIO_SELECT_INPUT DAISY Register
(IOMUXC_ENET1_MAC0_MDIO_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 578h offset = 20E_0578h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ENET1_MAC0_MDIO_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: enet1, In Pin: mac0_mdio
0 GPIO1_IO06_ALT0 — Selecting Pad: GPIO1_IO06 for Mode: ALT0
1 ENET2_RX_DATA0_ALT4 — Selecting Pad: ENET2_RX_DATA0 for Mode: ALT4
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1848 Freescale Semiconductor, Inc.
30.5.347 ENET2_REF_CLK2_SELECT_INPUT DAISY Register
(IOMUXC_ENET2_REF_CLK2_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 57Ch offset = 20E_057Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ENET2_REF_CLK2_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: enet2, In Pin: rmii
00 GPIO1_IO01_ALT3 — Selecting Pad: GPIO1_IO01 for Mode: ALT3
01 GPIO1_IO05_ALT0 — Selecting Pad: GPIO1_IO05 for Mode: ALT0
10 ENET2_TX_CLK_ALT4 — Selecting Pad: ENET2_TX_CLK for Mode: ALT4
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1849
30.5.348 ENET2_MAC0_MDIO_SELECT_INPUT DAISY Register
(IOMUXC_ENET2_MAC0_MDIO_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 580h offset = 20E_0580h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_ENET2_MAC0_MDIO_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: enet2, In Pin: mac0_mdio
0 GPIO1_IO06_ALT1 — Selecting Pad: GPIO1_IO06 for Mode: ALT1
1 ENET1_TX_DATA1_ALT4 — Selecting Pad: ENET1_TX_DATA1 for Mode: ALT4
30.5.349 FLEXCAN1_RX_SELECT_INPUT DAISY Register
(IOMUXC_FLEXCAN1_RX_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 584h offset = 20E_0584h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1850 Freescale Semiconductor, Inc.
IOMUXC_FLEXCAN1_RX_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: flexcan1, In Pin: RX
00 UART3_RTS_B_ALT2 — Selecting Pad: UART3_RTS_B for Mode: ALT2
01 ENET1_RX_DATA1_ALT4 — Selecting Pad: ENET1_RX_DATA1 for Mode: ALT4
10 LCD_DATA09_ALT8 — Selecting Pad: LCD_DATA09 for Mode: ALT8
11 SD1_DATA1_ALT3 — Selecting Pad: SD1_DATA1 for Mode: ALT3
30.5.350 FLEXCAN2_RX_SELECT_INPUT DAISY Register
(IOMUXC_FLEXCAN2_RX_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 588h offset = 20E_0588h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_FLEXCAN2_RX_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: flexcan2, In Pin: RX
00 UART2_RTS_B_ALT2 — Selecting Pad: UART2_RTS_B for Mode: ALT2
01 ENET1_TX_DATA0_ALT4 — Selecting Pad: ENET1_TX_DATA0 for Mode: ALT4
10 LCD_DATA11_ALT8 — Selecting Pad: LCD_DATA11 for Mode: ALT8
11 SD1_DATA3_ALT3 — Selecting Pad: SD1_DATA3 for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1851
30.5.351 GPT1_CAPTURE1_SELECT_INPUT DAISY Register
(IOMUXC_GPT1_CAPTURE1_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 58Ch offset = 20E_058Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_GPT1_CAPTURE1_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: gpt1, In Pin: CAPTURE1
0 GPIO1_IO00_ALT1 — Selecting Pad: GPIO1_IO00 for Mode: ALT1
1 UART2_TX_DATA_ALT4 — Selecting Pad: UART2_TX_DATA for Mode: ALT4
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1852 Freescale Semiconductor, Inc.
30.5.352 GPT1_CAPTURE2_SELECT_INPUT DAISY Register
(IOMUXC_GPT1_CAPTURE2_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 590h offset = 20E_0590h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_GPT1_CAPTURE2_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: gpt1, In Pin: CAPTURE2
0 UART2_RX_DATA_ALT4 — Selecting Pad: UART2_RX_DATA for Mode: ALT4
1 ENET1_RX_ER_ALT8 — Selecting Pad: ENET1_RX_ER for Mode: ALT8
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1853
30.5.353 GPT1_CLK_SELECT_INPUT DAISY Register
(IOMUXC_GPT1_CLK_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 594h offset = 20E_0594h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_GPT1_CLK_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: gpt1, In Pin: CLK
0 UART1_RX_DATA_ALT4 — Selecting Pad: UART1_RX_DATA for Mode: ALT4
1 ENET1_TX_CLK_ALT8 — Selecting Pad: ENET1_TX_CLK for Mode: ALT8
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1854 Freescale Semiconductor, Inc.
30.5.354 GPT2_CAPTURE1_SELECT_INPUT DAISY Register
(IOMUXC_GPT2_CAPTURE1_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 598h offset = 20E_0598h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_GPT2_CAPTURE1_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: gpt2, In Pin: CAPTURE1
0 JTAG_TMS_ALT1 — Selecting Pad: JTAG_TMS for Mode: ALT1
1 SD1_DATA2_ALT1 — Selecting Pad: SD1_DATA2 for Mode: ALT1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1855
30.5.355 GPT2_CAPTURE2_SELECT_INPUT DAISY Register
(IOMUXC_GPT2_CAPTURE2_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 59Ch offset = 20E_059Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_GPT2_CAPTURE2_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: gpt2, In Pin: CAPTURE2
0 JTAG_TDO_ALT1 — Selecting Pad: JTAG_TDO for Mode: ALT1
1 SD1_DATA3_ALT1 — Selecting Pad: SD1_DATA3 for Mode: ALT1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1856 Freescale Semiconductor, Inc.
30.5.356 GPT2_CLK_SELECT_INPUT DAISY Register
(IOMUXC_GPT2_CLK_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5A0h offset = 20E_05A0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_GPT2_CLK_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: gpt2, In Pin: CLK
0 JTAG_MOD_ALT1 — Selecting Pad: JTAG_MOD for Mode: ALT1
1 SD1_DATA1_ALT1 — Selecting Pad: SD1_DATA1 for Mode: ALT1
30.5.357 I2C1_SCL_SELECT_INPUT DAISY Register
(IOMUXC_I2C1_SCL_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5A4h offset = 20E_05A4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1857
IOMUXC_I2C1_SCL_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: i2c1, In Pin: scl_in
00 GPIO1_IO02_ALT0 — Selecting Pad: GPIO1_IO02 for Mode: ALT0
01 UART4_TX_DATA_ALT2 — Selecting Pad: UART4_TX_DATA for Mode: ALT2
10 CSI_PIXCLK_ALT3 — Selecting Pad: CSI_PIXCLK for Mode: ALT3
30.5.358 I2C1_SDA_SELECT_INPUT DAISY Register
(IOMUXC_I2C1_SDA_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5A8h offset = 20E_05A8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_I2C1_SDA_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: i2c1, In Pin: sda_in
00 CSI_MCLK_ALT3 — Selecting Pad: CSI_MCLK for Mode: ALT3
01 GPIO1_IO03_ALT0 — Selecting Pad: GPIO1_IO03 for Mode: ALT0
10 UART4_RX_DATA_ALT2 — Selecting Pad: UART4_RX_DATA for Mode: ALT2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1858 Freescale Semiconductor, Inc.
30.5.359 I2C2_SCL_SELECT_INPUT DAISY Register
(IOMUXC_I2C2_SCL_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5ACh offset = 20E_05ACh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_I2C2_SCL_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: i2c2, In Pin: scl_in
00 CSI_HSYNC_ALT3 — Selecting Pad: CSI_HSYNC for Mode: ALT3
01 GPIO1_IO00_ALT0 — Selecting Pad: GPIO1_IO00 for Mode: ALT0
10 UART5_TX_DATA_ALT2 — Selecting Pad: UART5_TX_DATA for Mode: ALT2
30.5.360 I2C2_SDA_SELECT_INPUT DAISY Register
(IOMUXC_I2C2_SDA_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5B0h offset = 20E_05B0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1859
IOMUXC_I2C2_SDA_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: i2c2, In Pin: sda_in
00 CSI_VSYNC_ALT3 — Selecting Pad: CSI_VSYNC for Mode: ALT3
01 GPIO1_IO01_ALT0 — Selecting Pad: GPIO1_IO01 for Mode: ALT0
10 UART5_RX_DATA_ALT2 — Selecting Pad: UART5_RX_DATA for Mode: ALT2
30.5.361 I2C3_SCL_SELECT_INPUT DAISY Register
(IOMUXC_I2C3_SCL_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5B4h offset = 20E_05B4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_I2C3_SCL_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: i2c3, In Pin: scl_in
00 UART1_TX_DATA_ALT2 — Selecting Pad: UART1_TX_DATA for Mode: ALT2
01 ENET2_RX_DATA0_ALT3 — Selecting Pad: ENET2_RX_DATA0 for Mode: ALT3
10 LCD_DATA01_ALT4 — Selecting Pad: LCD_DATA01 for Mode: ALT4
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1860 Freescale Semiconductor, Inc.
30.5.362 I2C3_SDA_SELECT_INPUT DAISY Register
(IOMUXC_I2C3_SDA_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5B8h offset = 20E_05B8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_I2C3_SDA_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: i2c3, In Pin: sda_in
00 UART1_RX_DATA_ALT2 — Selecting Pad: UART1_RX_DATA for Mode: ALT2
01 ENET2_RX_DATA1_ALT3 — Selecting Pad: ENET2_RX_DATA1 for Mode: ALT3
10 LCD_DATA00_ALT4 — Selecting Pad: LCD_DATA00 for Mode: ALT4
30.5.363 I2C4_SCL_SELECT_INPUT DAISY Register
(IOMUXC_I2C4_SCL_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5BCh offset = 20E_05BCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1861
IOMUXC_I2C4_SCL_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: i2c4, In Pin: scl_in
00 UART2_TX_DATA_ALT2 — Selecting Pad: UART2_TX_DATA for Mode: ALT2
01 ENET2_RX_EN_ALT3 — Selecting Pad: ENET2_RX_EN for Mode: ALT3
10 LCD_DATA03_ALT4 — Selecting Pad: LCD_DATA03 for Mode: ALT4
30.5.364 I2C4_SDA_SELECT_INPUT DAISY Register
(IOMUXC_I2C4_SDA_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5C0h offset = 20E_05C0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_I2C4_SDA_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: i2c4, In Pin: sda_in
00 UART2_RX_DATA_ALT2 — Selecting Pad: UART2_RX_DATA for Mode: ALT2
01 ENET2_TX_DATA0_ALT3 — Selecting Pad: ENET2_TX_DATA0 for Mode: ALT3
10 LCD_DATA02_ALT4 — Selecting Pad: LCD_DATA02 for Mode: ALT4
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1862 Freescale Semiconductor, Inc.
30.5.365 KPP_COL0_SELECT_INPUT DAISY Register
(IOMUXC_KPP_COL0_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5C4h offset = 20E_05C4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_KPP_COL0_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: kpp, In Pin: col0
0 ENET1_RX_DATA1_ALT6 — Selecting Pad: ENET1_RX_DATA1 for Mode: ALT6
1 NAND_WE_B_ALT3 — Selecting Pad: NAND_WE_B for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1863
30.5.366 KPP_COL1_SELECT_INPUT DAISY Register
(IOMUXC_KPP_COL1_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5C8h offset = 20E_05C8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_KPP_COL1_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: kpp, In Pin: col1
0 ENET1_TX_DATA0_ALT6 — Selecting Pad: ENET1_TX_DATA0 for Mode: ALT6
1 NAND_DATA01_ALT3 — Selecting Pad: NAND_DATA01 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1864 Freescale Semiconductor, Inc.
30.5.367 KPP_COL2_SELECT_INPUT DAISY Register
(IOMUXC_KPP_COL2_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5CCh offset = 20E_05CCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_KPP_COL2_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: kpp, In Pin: col2
0 ENET1_TX_EN_ALT6 — Selecting Pad: ENET1_TX_EN for Mode: ALT6
1 NAND_DATA03_ALT3 — Selecting Pad: NAND_DATA03 for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1865
30.5.368 KPP_ROW0_SELECT_INPUT DAISY Register
(IOMUXC_KPP_ROW0_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5D0h offset = 20E_05D0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_KPP_ROW0_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: kpp, In Pin: row0
0 ENET1_RX_DATA0_ALT6 — Selecting Pad: ENET1_RX_DATA0 for Mode: ALT6
1 NAND_RE_B_ALT3 — Selecting Pad: NAND_RE_B for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1866 Freescale Semiconductor, Inc.
30.5.369 KPP_ROW1_SELECT_INPUT DAISY Register
(IOMUXC_KPP_ROW1_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5D4h offset = 20E_05D4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_KPP_ROW1_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: kpp, In Pin: row1
0 ENET1_RX_EN_ALT6 — Selecting Pad: ENET1_RX_EN for Mode: ALT6
1 NAND_DATA00_ALT3 — Selecting Pad: NAND_DATA00 for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1867
30.5.370 KPP_ROW2_SELECT_INPUT DAISY Register
(IOMUXC_KPP_ROW2_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5D8h offset = 20E_05D8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_KPP_ROW2_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: kpp, In Pin: row2
0 ENET1_TX_DATA1_ALT6 — Selecting Pad: ENET1_TX_DATA1 for Mode: ALT6
1 NAND_DATA02_ALT3 — Selecting Pad: NAND_DATA02 for Mode: ALT3
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1868 Freescale Semiconductor, Inc.
30.5.371 LCD_BUSY_SELECT_INPUT DAISY Register
(IOMUXC_LCD_BUSY_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5DCh offset = 20E_05DCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_LCD_BUSY_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: lcdif, In Pin: lcdif_busy
0 LCD_HSYNC_ALT0 — Selecting Pad: LCD_HSYNC for Mode: ALT0
1 LCD_VSYNC_ALT1 — Selecting Pad: LCD_VSYNC for Mode: ALT1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1869
30.5.372 SAI1_MCLK_SELECT_INPUT DAISY Register
(IOMUXC_SAI1_MCLK_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5E0h offset = 20E_05E0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SAI1_MCLK_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: sai1, In Pin: mclk2
0 CSI_DATA01_ALT6 — Selecting Pad: CSI_DATA01 for Mode: ALT6
1 LCD_DATA00_ALT8 — Selecting Pad: LCD_DATA00 for Mode: ALT8
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1870 Freescale Semiconductor, Inc.
30.5.373 SAI1_RX_DATA_SELECT_INPUT DAISY Register
(IOMUXC_SAI1_RX_DATA_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5E4h offset = 20E_05E4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SAI1_RX_DATA_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: sai1, In Pin: RX_DATA0
0 LCD_DATA03_ALT8 — Selecting Pad: LCD_DATA03 for Mode: ALT8
1 CSI_DATA06_ALT6 — Selecting Pad: CSI_DATA06 for Mode: ALT6
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1871
30.5.374 SAI1_TX_BCLK_SELECT_INPUT DAISY Register
(IOMUXC_SAI1_TX_BCLK_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5E8h offset = 20E_05E8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SAI1_TX_BCLK_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: sai1, In Pin: TX_BCLK
0 LCD_DATA02_ALT8 — Selecting Pad: LCD_DATA02 for Mode: ALT8
1 CSI_DATA05_ALT6 — Selecting Pad: CSI_DATA05 for Mode: ALT6
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1872 Freescale Semiconductor, Inc.
30.5.375 SAI1_TX_SYNC_SELECT_INPUT DAISY Register
(IOMUXC_SAI1_TX_SYNC_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5ECh offset = 20E_05ECh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SAI1_TX_SYNC_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: sai1, In Pin: TX_SYNC
0 LCD_DATA01_ALT8 — Selecting Pad: LCD_DATA01 for Mode: ALT8
1 CSI_DATA04_ALT6 — Selecting Pad: CSI_DATA04 for Mode: ALT6
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1873
30.5.376 SAI2_MCLK_SELECT_INPUT DAISY Register
(IOMUXC_SAI2_MCLK_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5F0h offset = 20E_05F0h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SAI2_MCLK_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: sai2, In Pin: mclk2
0 JTAG_TMS_ALT2 — Selecting Pad: JTAG_TMS for Mode: ALT2
1 SD1_CLK_ALT2 — Selecting Pad: SD1_CLK for Mode: ALT2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1874 Freescale Semiconductor, Inc.
30.5.377 SAI2_RX_DATA_SELECT_INPUT DAISY Register
(IOMUXC_SAI2_RX_DATA_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5F4h offset = 20E_05F4h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SAI2_RX_DATA_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: sai2, In Pin: RX_DATA0
0 JTAG_TCK_ALT2 — Selecting Pad: JTAG_TCK for Mode: ALT2
1 SD1_DATA2_ALT2 — Selecting Pad: SD1_DATA2 for Mode: ALT2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1875
30.5.378 SAI2_TX_BCLK_SELECT_INPUT DAISY Register
(IOMUXC_SAI2_TX_BCLK_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5F8h offset = 20E_05F8h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SAI2_TX_BCLK_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: sai2, In Pin: TX_BCLK
0 JTAG_TDI_ALT2 — Selecting Pad: JTAG_TDI for Mode: ALT2
1 SD1_DATA1_ALT2 — Selecting Pad: SD1_DATA1 for Mode: ALT2
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1876 Freescale Semiconductor, Inc.
30.5.379 SAI2_TX_SYNC_SELECT_INPUT DAISY Register
(IOMUXC_SAI2_TX_SYNC_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 5FCh offset = 20E_05FCh
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SAI2_TX_SYNC_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: sai2, In Pin: TX_SYNC
0 JTAG_TDO_ALT2 — Selecting Pad: JTAG_TDO for Mode: ALT2
1 SD1_DATA0_ALT2 — Selecting Pad: SD1_DATA0 for Mode: ALT2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1877
30.5.380 SAI3_MCLK_SELECT_INPUT DAISY Register
(IOMUXC_SAI3_MCLK_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 600h offset = 20E_0600h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SAI3_MCLK_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: sai3, In Pin: mclk2
0 LCD_CLK_ALT3 — Selecting Pad: LCD_CLK for Mode: ALT3
1 LCD_DATA09_ALT1 — Selecting Pad: LCD_DATA09 for Mode: ALT1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1878 Freescale Semiconductor, Inc.
30.5.381 SAI3_RX_DATA_SELECT_INPUT DAISY Register
(IOMUXC_SAI3_RX_DATA_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 604h offset = 20E_0604h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SAI3_RX_DATA_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: sai3, In Pin: RX_DATA0
0 LCD_VSYNC_ALT3 — Selecting Pad: LCD_VSYNC for Mode: ALT3
1 LCD_DATA14_ALT1 — Selecting Pad: LCD_DATA14 for Mode: ALT1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1879
30.5.382 SAI3_TX_BCLK_SELECT_INPUT DAISY Register
(IOMUXC_SAI3_TX_BCLK_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 608h offset = 20E_0608h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SAI3_TX_BCLK_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: sai3, In Pin: TX_BCLK
0 LCD_HSYNC_ALT3 — Selecting Pad: LCD_HSYNC for Mode: ALT3
1 LCD_DATA13_ALT1 — Selecting Pad: LCD_DATA13 for Mode: ALT1
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1880 Freescale Semiconductor, Inc.
30.5.383 SAI3_TX_SYNC_SELECT_INPUT DAISY Register
(IOMUXC_SAI3_TX_SYNC_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 60Ch offset = 20E_060Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SAI3_TX_SYNC_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: sai3, In Pin: TX_SYNC
0 LCD_ENABLE_ALT3 — Selecting Pad: LCD_ENABLE for Mode: ALT3
1 LCD_DATA12_ALT1 — Selecting Pad: LCD_DATA12 for Mode: ALT1
30.5.384 SDMA_EVENTS0_SELECT_INPUT DAISY Register
(IOMUXC_SDMA_EVENTS0_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 610h offset = 20E_0610h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1881
IOMUXC_SDMA_EVENTS0_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: sdma, In Pin: events14
00 JTAG_MOD_ALT6 — Selecting Pad: JTAG_MOD for Mode: ALT6
01 GPIO1_IO02_ALT6 — Selecting Pad: GPIO1_IO02 for Mode: ALT6
10 SD1_CMD_ALT6 — Selecting Pad: SD1_CMD for Mode: ALT6
30.5.385 SDMA_EVENTS1_SELECT_INPUT DAISY Register
(IOMUXC_SDMA_EVENTS1_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 614h offset = 20E_0614h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SDMA_EVENTS1_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: sdma, In Pin: events15
0 JTAG_TMS_ALT6 — Selecting Pad: JTAG_TMS for Mode: ALT6
1 NAND_DQS_ALT6 — Selecting Pad: NAND_DQS for Mode: ALT6
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1882 Freescale Semiconductor, Inc.
30.5.386 SPDIF_IN_SELECT_INPUT DAISY Register
(IOMUXC_SPDIF_IN_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 618h offset = 20E_0618h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SPDIF_IN_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: spdif, In Pin: spdif_in1
00 GPIO1_IO09_ALT2 — Selecting Pad: GPIO1_IO09 for Mode: ALT2
01 UART1_RX_DATA_ALT8 — Selecting Pad: UART1_RX_DATA for Mode: ALT8
10 LCD_DATA08_ALT1 — Selecting Pad: LCD_DATA08 for Mode: ALT1
11 SD1_CLK_ALT3 — Selecting Pad: SD1_CLK for Mode: ALT3
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1883
30.5.387 SPDIF_EXT_CLK_SELECT_INPUT DAISY Register
(IOMUXC_SPDIF_EXT_CLK_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 61Ch offset = 20E_061Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R
Reserved
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R
Reserved
DAISY
W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_SPDIF_EXT_CLK_SELECT_INPUT field descriptions
Field Description
31–1
-
This field is reserved.
Reserved
0
DAISY
Selecting Pads Involved in Daisy Chain.
Instance: spdif, In Pin: tx_clk2
0 LCD_DATA07_ALT4 — Selecting Pad: LCD_DATA07 for Mode: ALT4
1 NAND_DQS_ALT8 — Selecting Pad: NAND_DQS for Mode: ALT8
30.5.388 UART1_RTS_B_SELECT_INPUT DAISY Register
(IOMUXC_UART1_RTS_B_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 620h offset = 20E_0620h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1884 Freescale Semiconductor, Inc.
IOMUXC_UART1_RTS_B_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart1, In Pin: uart_rts_b
00 GPIO1_IO06_ALT8 — Selecting Pad: GPIO1_IO06 for Mode: ALT8
01 GPIO1_IO07_ALT8 — Selecting Pad: GPIO1_IO07 for Mode: ALT8
10 UART1_CTS_B_ALT0 — Selecting Pad: UART1_CTS_B for Mode: ALT0
11 UART1_RTS_B_ALT0 — Selecting Pad: UART1_RTS_B for Mode: ALT0
30.5.389 UART1_RX_DATA_SELECT_INPUT DAISY Register
(IOMUXC_UART1_RX_DATA_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 624h offset = 20E_0624h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_UART1_RX_DATA_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart1, In Pin: uart_RX_DATA
00 GPIO1_IO02_ALT8 — Selecting Pad: GPIO1_IO02 for Mode: ALT8
01 GPIO1_IO03_ALT8 — Selecting Pad: GPIO1_IO03 for Mode: ALT8
10 UART1_TX_DATA_ALT0 — Selecting Pad: UART1_TX_DATA for Mode: ALT0
11 UART1_RX_DATA_ALT0 — Selecting Pad: UART1_RX_DATA for Mode: ALT0
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1885
30.5.390 UART2_RTS_B_SELECT_INPUT DAISY Register
(IOMUXC_UART2_RTS_B_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 628h offset = 20E_0628h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_UART2_RTS_B_SELECT_INPUT field descriptions
Field Description
31–3
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart2, In Pin: uart_rts_b
000 UART2_CTS_B_ALT0 — Selecting Pad: UART2_CTS_B for Mode: ALT0
001 UART2_RTS_B_ALT0 — Selecting Pad: UART2_RTS_B for Mode: ALT0
010 UART3_TX_DATA_ALT4 — Selecting Pad: UART3_TX_DATA for Mode: ALT4
011 UART3_RX_DATA_ALT4 — Selecting Pad: UART3_RX_DATA for Mode: ALT4
100 NAND_DATA06_ALT8 — Selecting Pad: NAND_DATA06 for Mode: ALT8
101 NAND_DATA07_ALT8 — Selecting Pad: NAND_DATA07 for Mode: ALT8
30.5.391 UART2_RX_DATA_SELECT_INPUT DAISY Register
(IOMUXC_UART2_RX_DATA_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 62Ch offset = 20E_062Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1886 Freescale Semiconductor, Inc.
IOMUXC_UART2_RX_DATA_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart2, In Pin: uart_RX_DATA
00 UART2_TX_DATA_ALT0 — Selecting Pad: UART2_TX_DATA for Mode: ALT0
01 UART2_RX_DATA_ALT0 — Selecting Pad: UART2_RX_DATA for Mode: ALT0
10 NAND_DATA04_ALT8 — Selecting Pad: NAND_DATA04 for Mode: ALT8
11 NAND_DATA05_ALT8 — Selecting Pad: NAND_DATA05 for Mode: ALT8
30.5.392 UART3_RTS_B_SELECT_INPUT DAISY Register
(IOMUXC_UART3_RTS_B_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 630h offset = 20E_0630h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_UART3_RTS_B_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart3, In Pin: uart_rts_b
00 UART3_CTS_B_ALT0 — Selecting Pad: UART3_CTS_B for Mode: ALT0
01 UART3_RTS_B_ALT0 — Selecting Pad: UART3_RTS_B for Mode: ALT0
10 NAND_CE1_B_ALT8 — Selecting Pad: NAND_CE1_B for Mode: ALT8
11 NAND_CLE_ALT8 — Selecting Pad: NAND_CLE for Mode: ALT8
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1887
30.5.393 UART3_RX_DATA_SELECT_INPUT DAISY Register
(IOMUXC_UART3_RX_DATA_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 634h offset = 20E_0634h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_UART3_RX_DATA_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart3, In Pin: uart_RX_DATA
00 UART3_TX_DATA_ALT0 — Selecting Pad: UART3_TX_DATA for Mode: ALT0
01 UART3_RX_DATA_ALT0 — Selecting Pad: UART3_RX_DATA for Mode: ALT0
10 NAND_READY_B_ALT8 — Selecting Pad: NAND_READY_B for Mode: ALT8
11 NAND_CE0_B_ALT8 — Selecting Pad: NAND_CE0_B for Mode: ALT8
30.5.394 UART4_RTS_B_SELECT_INPUT DAISY Register
(IOMUXC_UART4_RTS_B_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 638h offset = 20E_0638h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1888 Freescale Semiconductor, Inc.
IOMUXC_UART4_RTS_B_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart4, In Pin: uart_rts_b
00 ENET1_RX_DATA0_ALT1 — Selecting Pad: ENET1_RX_DATA0 for Mode: ALT1
01 ENET1_RX_DATA1_ALT1 — Selecting Pad: ENET1_RX_DATA1 for Mode: ALT1
10 LCD_HSYNC_ALT2 — Selecting Pad: LCD_HSYNC for Mode: ALT2
11 LCD_VSYNC_ALT2 — Selecting Pad: LCD_VSYNC for Mode: ALT2
30.5.395 UART4_RX_DATA_SELECT_INPUT DAISY Register
(IOMUXC_UART4_RX_DATA_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 63Ch offset = 20E_063Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_UART4_RX_DATA_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart4, In Pin: uart_RX_DATA
00 UART4_TX_DATA_ALT0 — Selecting Pad: UART4_TX_DATA for Mode: ALT0
01 UART4_RX_DATA_ALT0 — Selecting Pad: UART4_RX_DATA for Mode: ALT0
10 LCD_CLK_ALT2 — Selecting Pad: LCD_CLK for Mode: ALT2
11 LCD_ENABLE_ALT2 — Selecting Pad: LCD_ENABLE for Mode: ALT2
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1889
30.5.396 UART5_RTS_B_SELECT_INPUT DAISY Register
(IOMUXC_UART5_RTS_B_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 640h offset = 20E_0640h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_UART5_RTS_B_SELECT_INPUT field descriptions
Field Description
31–3
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart5, In Pin: uart_rts_b
000 CSI_DATA03_ALT8 — Selecting Pad: CSI_DATA03 for Mode: ALT8
001 GPIO1_IO08_ALT8 — Selecting Pad: GPIO1_IO08 for Mode: ALT8
010 GPIO1_IO09_ALT8 — Selecting Pad: GPIO1_IO09 for Mode: ALT8
011 ENET1_RX_EN_ALT1 — Selecting Pad: ENET1_RX_EN for Mode: ALT1
100 ENET1_TX_DATA0_ALT1 — Selecting Pad: ENET1_TX_DATA0 for Mode: ALT1
101 CSI_DATA02_ALT8 — Selecting Pad: CSI_DATA02 for Mode: ALT8
30.5.397 UART5_RX_DATA_SELECT_INPUT DAISY Register
(IOMUXC_UART5_RX_DATA_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 644h offset = 20E_0644h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_UART5_RX_DATA_SELECT_INPUT field descriptions
Field Description
31–3
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart5, In Pin: uart_RX_DATA
Table continues on the next page...
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1890 Freescale Semiconductor, Inc.
IOMUXC_UART5_RX_DATA_SELECT_INPUT field descriptions (continued)
Field Description
000 CSI_DATA00_ALT8 — Selecting Pad: CSI_DATA00 for Mode: ALT8
001 CSI_DATA01_ALT8 — Selecting Pad: CSI_DATA01 for Mode: ALT8
010 GPIO1_IO04_ALT8 — Selecting Pad: GPIO1_IO04 for Mode: ALT8
011 GPIO1_IO05_ALT8 — Selecting Pad: GPIO1_IO05 for Mode: ALT8
100 UART5_TX_DATA_ALT0 — Selecting Pad: UART5_TX_DATA for Mode: ALT0
101 UART5_RX_DATA_ALT0 — Selecting Pad: UART5_RX_DATA for Mode: ALT0
30.5.398 UART6_RTS_B_SELECT_INPUT DAISY Register
(IOMUXC_UART6_RTS_B_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 648h offset = 20E_0648h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_UART6_RTS_B_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart6, In Pin: uart_rts_b
00 CSI_VSYNC_ALT8 — Selecting Pad: CSI_VSYNC for Mode: ALT8
01 CSI_HSYNC_ALT8 — Selecting Pad: CSI_HSYNC for Mode: ALT8
10 ENET1_TX_DATA1_ALT1 — Selecting Pad: ENET1_TX_DATA1 for Mode: ALT1
11 ENET1_TX_EN_ALT1 — Selecting Pad: ENET1_TX_EN for Mode: ALT1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1891
30.5.399 UART6_RX_DATA_SELECT_INPUT DAISY Register
(IOMUXC_UART6_RX_DATA_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 64Ch offset = 20E_064Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_UART6_RX_DATA_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart6, In Pin: uart_RX_DATA
00 CSI_MCLK_ALT8 — Selecting Pad: CSI_MCLK for Mode: ALT8
01 ENET2_RX_DATA0_ALT1 — Selecting Pad: ENET2_RX_DATA0 for Mode: ALT1
10 ENET2_RX_DATA1_ALT1 — Selecting Pad: ENET2_RX_DATA1 for Mode: ALT1
11 CSI_PIXCLK_ALT8 — Selecting Pad: CSI_PIXCLK for Mode: ALT8
30.5.400 UART7_RTS_B_SELECT_INPUT DAISY Register
(IOMUXC_UART7_RTS_B_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 650h offset = 20E_0650h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1892 Freescale Semiconductor, Inc.
IOMUXC_UART7_RTS_B_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart7, In Pin: uart_rts_b
00 ENET1_TX_CLK_ALT1 — Selecting Pad: ENET1_TX_CLK for Mode: ALT1
01 ENET1_RX_ER_ALT1 — Selecting Pad: ENET1_RX_ER for Mode: ALT1
10 LCD_DATA06_ALT1 — Selecting Pad: LCD_DATA06 for Mode: ALT1
11 LCD_DATA07_ALT1 — Selecting Pad: LCD_DATA07 for Mode: ALT1
30.5.401 UART7_RX_DATA_SELECT_INPUT DAISY Register
(IOMUXC_UART7_RX_DATA_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 654h offset = 20E_0654h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_UART7_RX_DATA_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart7, In Pin: uart_RX_DATA
00 ENET2_RX_EN_ALT1 — Selecting Pad: ENET2_RX_EN for Mode: ALT1
01 ENET2_TX_DATA0_ALT1 — Selecting Pad: ENET2_TX_DATA0 for Mode: ALT1
10 LCD_DATA16_ALT1 — Selecting Pad: LCD_DATA16 for Mode: ALT1
11 LCD_DATA17_ALT1 — Selecting Pad: LCD_DATA17 for Mode: ALT1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1893
30.5.402 UART8_RTS_B_SELECT_INPUT DAISY Register
(IOMUXC_UART8_RTS_B_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 658h offset = 20E_0658h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_UART8_RTS_B_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart8, In Pin: uart_rts_b
00 ENET2_TX_CLK_ALT1 — Selecting Pad: ENET2_TX_CLK for Mode: ALT1
01 ENET2_RX_ER_ALT1 — Selecting Pad: ENET2_RX_ER for Mode: ALT1
10 LCD_DATA04_ALT1 — Selecting Pad: LCD_DATA04 for Mode: ALT1
11 LCD_DATA05_ALT1 — Selecting Pad: LCD_DATA05 for Mode: ALT1
30.5.403 UART8_RX_DATA_SELECT_INPUT DAISY Register
(IOMUXC_UART8_RX_DATA_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 65Ch offset = 20E_065Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1894 Freescale Semiconductor, Inc.
IOMUXC_UART8_RX_DATA_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: uart8, In Pin: uart_RX_DATA
00 ENET2_TX_DATA1_ALT1 — Selecting Pad: ENET2_TX_DATA1 for Mode: ALT1
01 ENET2_TX_EN_ALT1 — Selecting Pad: ENET2_TX_EN for Mode: ALT1
10 LCD_DATA20_ALT1 — Selecting Pad: LCD_DATA20 for Mode: ALT1
11 LCD_DATA21_ALT1 — Selecting Pad: LCD_DATA21 for Mode: ALT1
30.5.404 USB_OTG2_OC_SELECT_INPUT DAISY Register
(IOMUXC_USB_OTG2_OC_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 660h offset = 20E_0660h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_USB_OTG2_OC_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usb, In Pin: otg2_oc
00 GPIO1_IO03_ALT2 — Selecting Pad: GPIO1_IO03 for Mode: ALT2
01 ENET2_TX_EN_ALT8 — Selecting Pad: ENET2_TX_EN for Mode: ALT8
10 SD1_DATA2_ALT8 — Selecting Pad: SD1_DATA2 for Mode: ALT8
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1895
30.5.405 USB_OTG_OC_SELECT_INPUT DAISY Register
(IOMUXC_USB_OTG_OC_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 664h offset = 20E_0664h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_USB_OTG_OC_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usb, In Pin: otg_oc
00 GPIO1_IO01_ALT2 — Selecting Pad: GPIO1_IO01 for Mode: ALT2
01 ENET2_RX_DATA1_ALT8 — Selecting Pad: ENET2_RX_DATA1 for Mode: ALT8
10 SD1_CLK_ALT8 — Selecting Pad: SD1_CLK for Mode: ALT8
30.5.406 USDHC1_CD_B_SELECT_INPUT DAISY Register
(IOMUXC_USDHC1_CD_B_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 668h offset = 20E_0668h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1896 Freescale Semiconductor, Inc.
IOMUXC_USDHC1_CD_B_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usdhc1, In Pin: card_det
00 GPIO1_IO03_ALT4 — Selecting Pad: GPIO1_IO03 for Mode: ALT4
01 UART1_RTS_B_ALT2 — Selecting Pad: UART1_RTS_B for Mode: ALT2
10 CSI_DATA05_ALT8 — Selecting Pad: CSI_DATA05 for Mode: ALT8
30.5.407 USDHC1_WP_SELECT_INPUT DAISY Register
(IOMUXC_USDHC1_WP_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 66Ch offset = 20E_066Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_USDHC1_WP_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usdhc1, In Pin: wp_on
00 GPIO1_IO02_ALT4 — Selecting Pad: GPIO1_IO02 for Mode: ALT4
01 UART1_CTS_B_ALT2 — Selecting Pad: UART1_CTS_B for Mode: ALT2
10 CSI_DATA04_ALT8 — Selecting Pad: CSI_DATA04 for Mode: ALT8
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1897
30.5.408 USDHC2_CLK_SELECT_INPUT DAISY Register
(IOMUXC_USDHC2_CLK_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 670h offset = 20E_0670h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_USDHC2_CLK_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usdhc2, In Pin: CLK_in
00 CSI_VSYNC_ALT1 — Selecting Pad: CSI_VSYNC for Mode: ALT1
01 LCD_DATA19_ALT8 — Selecting Pad: LCD_DATA19 for Mode: ALT8
10 NAND_RE_B_ALT1 — Selecting Pad: NAND_RE_B for Mode: ALT1
30.5.409 USDHC2_CD_B_SELECT_INPUT DAISY Register
(IOMUXC_USDHC2_CD_B_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 674h offset = 20E_0674h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1898 Freescale Semiconductor, Inc.
IOMUXC_USDHC2_CD_B_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usdhc2, In Pin: card_det
00 CSI_MCLK_ALT1 — Selecting Pad: CSI_MCLK for Mode: ALT1
01 GPIO1_IO07_ALT4 — Selecting Pad: GPIO1_IO07 for Mode: ALT4
10 UART1_RTS_B_ALT8 — Selecting Pad: UART1_RTS_B for Mode: ALT8
30.5.410 USDHC2_CMD_SELECT_INPUT DAISY Register
(IOMUXC_USDHC2_CMD_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 678h offset = 20E_0678h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_USDHC2_CMD_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usdhc2, In Pin: cmd_in
00 CSI_HSYNC_ALT1 — Selecting Pad: CSI_HSYNC for Mode: ALT1
01 LCD_DATA18_ALT8 — Selecting Pad: LCD_DATA18 for Mode: ALT8
10 NAND_WE_B_ALT1 — Selecting Pad: NAND_WE_B for Mode: ALT1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1899
30.5.411 USDHC2_DATA0_SELECT_INPUT DAISY Register
(IOMUXC_USDHC2_DATA0_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 67Ch offset = 20E_067Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_USDHC2_DATA0_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usdhc2, In Pin: DATA0_in
00 CSI_DATA00_ALT1 — Selecting Pad: CSI_DATA00 for Mode: ALT1
01 LCD_DATA20_ALT8 — Selecting Pad: LCD_DATA20 for Mode: ALT8
10 NAND_DATA00_ALT1 — Selecting Pad: NAND_DATA00 for Mode: ALT1
30.5.412 USDHC2_DATA1_SELECT_INPUT DAISY Register
(IOMUXC_USDHC2_DATA1_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 680h offset = 20E_0680h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1900 Freescale Semiconductor, Inc.
IOMUXC_USDHC2_DATA1_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usdhc2, In Pin: DATA1_in
00 CSI_DATA01_ALT1 — Selecting Pad: CSI_DATA01 for Mode: ALT1
01 LCD_DATA21_ALT8 — Selecting Pad: LCD_DATA21 for Mode: ALT8
10 NAND_DATA01_ALT1 — Selecting Pad: NAND_DATA01 for Mode: ALT1
30.5.413 USDHC2_DATA2_SELECT_INPUT DAISY Register
(IOMUXC_USDHC2_DATA2_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 684h offset = 20E_0684h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_USDHC2_DATA2_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usdhc2, In Pin: DATA2_in
00 LCD_DATA22_ALT8 — Selecting Pad: LCD_DATA22 for Mode: ALT8
01 NAND_DATA02_ALT1 — Selecting Pad: NAND_DATA02 for Mode: ALT1
10 CSI_DATA02_ALT1 — Selecting Pad: CSI_DATA02 for Mode: ALT1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1901
30.5.414 USDHC2_DATA3_SELECT_INPUT DAISY Register
(IOMUXC_USDHC2_DATA3_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 688h offset = 20E_0688h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_USDHC2_DATA3_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usdhc2, In Pin: DATA3_in
00 CSI_DATA03_ALT1 — Selecting Pad: CSI_DATA03 for Mode: ALT1
01 LCD_DATA23_ALT8 — Selecting Pad: LCD_DATA23 for Mode: ALT8
10 NAND_DATA03_ALT1 — Selecting Pad: NAND_DATA03 for Mode: ALT1
30.5.415 USDHC2_DATA4_SELECT_INPUT DAISY Register
(IOMUXC_USDHC2_DATA4_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 68Ch offset = 20E_068Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1902 Freescale Semiconductor, Inc.
IOMUXC_USDHC2_DATA4_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usdhc2, In Pin: DATA4_in
00 LCD_DATA14_ALT8 — Selecting Pad: LCD_DATA14 for Mode: ALT8
01 NAND_DATA04_ALT1 — Selecting Pad: NAND_DATA04 for Mode: ALT1
10 CSI_DATA04_ALT1 — Selecting Pad: CSI_DATA04 for Mode: ALT1
30.5.416 USDHC2_DATA5_SELECT_INPUT DAISY Register
(IOMUXC_USDHC2_DATA5_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 690h offset = 20E_0690h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_USDHC2_DATA5_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usdhc2, In Pin: DATA5_in
00 LCD_DATA15_ALT8 — Selecting Pad: LCD_DATA15 for Mode: ALT8
01 NAND_DATA05_ALT1 — Selecting Pad: NAND_DATA05 for Mode: ALT1
10 CSI_DATA05_ALT1 — Selecting Pad: CSI_DATA05 for Mode: ALT1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1903
30.5.417 USDHC2_DATA6_SELECT_INPUT DAISY Register
(IOMUXC_USDHC2_DATA6_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 694h offset = 20E_0694h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_USDHC2_DATA6_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usdhc2, In Pin: DATA6_in
00 LCD_DATA16_ALT8 — Selecting Pad: LCD_DATA16 for Mode: ALT8
01 NAND_DATA06_ALT1 — Selecting Pad: NAND_DATA06 for Mode: ALT1
10 CSI_DATA06_ALT1 — Selecting Pad: CSI_DATA06 for Mode: ALT1
30.5.418 USDHC2_DATA7_SELECT_INPUT DAISY Register
(IOMUXC_USDHC2_DATA7_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 698h offset = 20E_0698h
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC Memory Map/Register Definition
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
1904 Freescale Semiconductor, Inc.
IOMUXC_USDHC2_DATA7_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usdhc2, In Pin: DATA7_in
00 LCD_DATA17_ALT8 — Selecting Pad: LCD_DATA17 for Mode: ALT8
01 NAND_DATA07_ALT1 — Selecting Pad: NAND_DATA07 for Mode: ALT1
10 CSI_DATA07_ALT1 — Selecting Pad: CSI_DATA07 for Mode: ALT1
30.5.419 USDHC2_WP_SELECT_INPUT DAISY Register
(IOMUXC_USDHC2_WP_SELECT_INPUT)
DAISY Register
Address: 20E_0000h base + 69Ch offset = 20E_069Ch
Bit 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
R Reserved W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R Reserved DAISY W
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
IOMUXC_USDHC2_WP_SELECT_INPUT field descriptions
Field Description
31–2
-
This field is reserved.
Reserved
DAISY Selecting Pads Involved in Daisy Chain.
Instance: usdhc2, In Pin: wp_on
00 GPIO1_IO06_ALT4 — Selecting Pad: GPIO1_IO06 for Mode: ALT4
01 UART1_CTS_B_ALT8 — Selecting Pad: UART1_CTS_B for Mode: ALT8
10 CSI_PIXCLK_ALT1 — Selecting Pad: CSI_PIXCLK for Mode: ALT1
Chapter 30 IOMUX Controller (IOMUXC)
i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016
Freescale Semiconductor, Inc. 1905