Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Xpro_v14/8_semester/EMB2-Pong-Group5/vga_decoder/vga_decoder/vga_decoder_test_tb_isim_beh.exe -prj C:/Xpro_v14/8_semester/EMB2-Pong-Group5/vga_decoder/vga_decoder/vga_decoder_test_tb_beh.prj work.vga_decoder_test_tb 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xpro_v14/8_semester/EMB2-Pong-Group5/vga_decoder/vga_decoder/ADC_AD9215_handler.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Xpro_v14/8_semester/EMB2-Pong-Group5/vga_decoder/vga_decoder/ADC_AD9215_handler.vhd" Line 78: Actual for formal port c1 is neither a static name nor a globally static expression
Parsing VHDL file "C:/Xpro_v14/8_semester/EMB2-Pong-Group5/vga_decoder/vga_decoder/vga_decoder.vhd" into library work
Parsing VHDL file "C:/Xpro_v14/8_semester/EMB2-Pong-Group5/vga_decoder/vga_decoder/vga_decoder_test.vhd" into library work
Parsing VHDL file "C:/Xpro_v14/8_semester/EMB2-Pong-Group5/vga_decoder/vga_decoder/vga_decoder_test_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 111016 KB
Fuse CPU Usage: 763 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture oddr2_v of entity ODDR2 [\ODDR2("NONE",'0',"SYNC")(1,4,1,...]
Compiling architecture behavioral of entity ADC_AD9215_handler [\ADC_AD9215_handler(200)\]
Compiling architecture behavioral of entity vga_decoder [vga_decoder_default]
Compiling architecture dcm_clkgen_v of entity DCM_CLKGEN [\DCM_CLKGEN(true,"*",true,false,...]
Compiling architecture behavioral of entity vga_decoder_test [vga_decoder_test_default]
Compiling architecture behavior of entity vga_decoder_test_tb
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable C:/Xpro_v14/8_semester/EMB2-Pong-Group5/vga_decoder/vga_decoder/vga_decoder_test_tb_isim_beh.exe
Fuse Memory Usage: 138648 KB
Fuse CPU Usage: 1403 ms
