/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [3:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [28:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [19:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [26:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_42z;
  wire [14:0] celloutsig_0_44z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [24:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_2z ? celloutsig_0_1z[2] : celloutsig_0_0z[2];
  assign celloutsig_1_13z = celloutsig_1_12z[3] ? celloutsig_1_4z[0] : celloutsig_1_5z[5];
  assign celloutsig_0_12z = ~(celloutsig_0_11z[27] & celloutsig_0_0z[8]);
  assign celloutsig_0_13z = ~(celloutsig_0_5z & celloutsig_0_12z);
  assign celloutsig_1_1z = !(celloutsig_1_0z[6] ? celloutsig_1_0z[9] : celloutsig_1_0z[11]);
  assign celloutsig_0_16z = !(celloutsig_0_4z[0] ? celloutsig_0_10z[1] : celloutsig_0_11z[19]);
  assign celloutsig_0_22z = ~(in_data[86] | celloutsig_0_5z);
  assign celloutsig_0_3z = ~(celloutsig_0_1z[1] | celloutsig_0_0z[2]);
  assign celloutsig_0_36z = celloutsig_0_17z | celloutsig_0_21z;
  assign celloutsig_0_17z = celloutsig_0_6z[3] | celloutsig_0_2z;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _01_ <= 4'h0;
    else _01_ <= celloutsig_0_1z[3:0];
  assign celloutsig_0_25z = celloutsig_0_19z[11:6] / { 1'h1, celloutsig_0_6z[4:1], celloutsig_0_2z };
  assign celloutsig_0_37z = { celloutsig_0_9z[0], celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_33z, celloutsig_0_33z } / { 1'h1, celloutsig_0_19z[11], celloutsig_0_25z, celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_6z };
  assign celloutsig_1_3z = in_data[159:155] / { 1'h1, celloutsig_1_2z[19:16] };
  assign celloutsig_1_6z = celloutsig_1_0z[12:8] / { 1'h1, celloutsig_1_5z[3:1], celloutsig_1_1z };
  assign celloutsig_0_26z = { in_data[57:49], celloutsig_0_24z, celloutsig_0_24z } / { 1'h1, celloutsig_0_19z[10:6], celloutsig_0_21z, celloutsig_0_4z };
  assign celloutsig_1_7z = celloutsig_1_4z == celloutsig_1_5z[4:2];
  assign celloutsig_0_29z = { _01_, celloutsig_0_28z } == { celloutsig_0_15z[0], celloutsig_0_15z, celloutsig_0_24z };
  assign celloutsig_1_11z = { celloutsig_1_3z[3:2], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_8z } && celloutsig_1_6z;
  assign celloutsig_1_17z = { in_data[175:158], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z } && { celloutsig_1_16z[7:6], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_4z };
  assign celloutsig_0_28z = { celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_16z } || { celloutsig_0_11z[16:12], celloutsig_0_21z };
  assign celloutsig_0_21z = in_data[65] & ~(celloutsig_0_13z);
  assign celloutsig_0_24z = celloutsig_0_6z[1] & ~(celloutsig_0_0z[1]);
  assign celloutsig_0_11z = { celloutsig_0_9z[5:2], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z } % { 1'h1, celloutsig_0_9z[4], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z } * celloutsig_1_2z[13:2];
  assign celloutsig_0_0z = - in_data[28:19];
  assign celloutsig_1_12z = - { celloutsig_1_2z[19:18], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_0_1z = - celloutsig_0_0z[9:5];
  assign celloutsig_0_30z = in_data[6:1] !== celloutsig_0_8z[9:4];
  assign celloutsig_0_31z = { celloutsig_0_8z[8:3], celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_17z } !== { celloutsig_0_0z[7:0], celloutsig_0_30z };
  assign celloutsig_1_4z = ~ { in_data[119:118], celloutsig_1_1z };
  assign celloutsig_1_16z = ~ { celloutsig_1_0z[12], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_1_2z = { in_data[135:112], celloutsig_1_1z } | { in_data[106:100], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_56z = & { celloutsig_0_42z, celloutsig_0_35z, celloutsig_0_32z, celloutsig_0_31z, _01_, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_9z = | { celloutsig_1_6z[4:1], celloutsig_1_7z };
  assign celloutsig_1_18z = | { celloutsig_1_6z[3:2], celloutsig_1_15z, celloutsig_1_17z };
  assign celloutsig_0_14z = celloutsig_0_3z & celloutsig_0_1z[4];
  assign celloutsig_1_8z = | { celloutsig_1_2z[17], celloutsig_1_1z };
  assign celloutsig_0_2z = ~^ in_data[85:75];
  assign celloutsig_0_42z = { celloutsig_0_32z[5:3], celloutsig_0_5z } >> celloutsig_0_23z;
  assign celloutsig_0_6z = { celloutsig_0_1z[3:0], celloutsig_0_4z } >> { celloutsig_0_1z[4:2], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[186:170] >> in_data[157:141];
  assign celloutsig_0_32z = { celloutsig_0_26z[3], celloutsig_0_18z, celloutsig_0_15z } >> celloutsig_0_19z[6:0];
  assign celloutsig_0_44z = { celloutsig_0_37z[16:11], celloutsig_0_9z, celloutsig_0_35z, celloutsig_0_17z } >> { celloutsig_0_37z[8:6], celloutsig_0_36z, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_38z };
  assign celloutsig_0_33z = { celloutsig_0_23z[0], celloutsig_0_1z } <<< celloutsig_0_0z[8:3];
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } <<< { celloutsig_0_6z[5:3], celloutsig_0_5z, _00_ };
  assign celloutsig_0_19z = { celloutsig_0_6z[5:1], celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_2z } <<< { celloutsig_0_0z[9:2], celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_1_5z = in_data[127:118] >>> { in_data[191:190], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_15z = celloutsig_1_12z[8:1] >>> celloutsig_1_5z[9:2];
  assign celloutsig_0_10z = celloutsig_0_8z[7:4] >>> celloutsig_0_6z[7:4];
  assign celloutsig_0_15z = { celloutsig_0_4z[3:2], celloutsig_0_13z } >>> celloutsig_0_10z[3:1];
  assign celloutsig_1_19z = { celloutsig_1_10z[3:0], celloutsig_1_3z } ~^ { celloutsig_1_13z, celloutsig_1_15z };
  assign celloutsig_0_9z = { celloutsig_0_8z[7], celloutsig_0_1z, celloutsig_0_3z } ~^ celloutsig_0_0z[8:2];
  assign celloutsig_0_23z = { celloutsig_0_11z[17:15], celloutsig_0_22z } ~^ celloutsig_0_0z[6:3];
  assign celloutsig_0_4z = celloutsig_0_1z[3:0] ^ in_data[70:67];
  assign celloutsig_0_18z = celloutsig_0_1z[2:0] ^ { celloutsig_0_15z[2:1], celloutsig_0_13z };
  assign celloutsig_0_35z = ~((celloutsig_0_3z & celloutsig_0_18z[2]) | (celloutsig_0_8z[7] & celloutsig_0_30z));
  assign celloutsig_0_38z = ~((celloutsig_0_30z & celloutsig_0_37z[7]) | (celloutsig_0_3z & celloutsig_0_3z));
  assign celloutsig_0_55z = ~((celloutsig_0_44z[7] & celloutsig_0_11z[23]) | (in_data[95] & celloutsig_0_30z));
  assign { out_data[128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
