# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../assignment.srcs/sources_1/imports/COMP3211/Labs/Lab 2/test/test.srcs/sources_1/imports/VotingHDL/XOR_stage.vhd" \
"../../../../assignment.srcs/sources_1/imports/COMP3211/Labs/Lab 2/test/test.srcs/sources_1/new/flip.vhd" \
"../../../../assignment.srcs/sources_1/imports/COMP3211/Assignment/VotingHDL/shift.vhd" \
"../../../../assignment.srcs/sources_1/imports/COMP3211/Labs/Lab 2/test/test.srcs/sources_1/new/tag_gen.vhd" \
"../../../../assignment.srcs/sim_1/new/tb_tag_generator.vhd" \

# Do not sort compile order
nosort
