{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Addressing View_ScaleFactor":"0.210171",
   "Addressing View_TopLeft":"-2641,-776",
   "Color Coded_ScaleFactor":"0.143021",
   "Color Coded_TopLeft":"-2643,-706",
   "Default View_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Default View_ScaleFactor":"0.687919",
   "Default View_TopLeft":"5802,1683",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.140863",
   "Grouping and No Loops_TopLeft":"-2641,-696",
   "Interfaces View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Interfaces View_ScaleFactor":"0.789513",
   "Interfaces View_TopLeft":"1479,37",
   "No Loops_ScaleFactor":"0.140158",
   "No Loops_TopLeft":"-2640,-671",
   "Reduced Jogs_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Reduced Jogs_ScaleFactor":"0.13946",
   "Reduced Jogs_TopLeft":"-2639,-660",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -690 -y 100 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -690 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -690 -y 40 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -690 -y 80 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -690 -y 60 -defaultsOSRD
preplace port DDR -pg 1 -lvl 5 -x 23470 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 23470 -y 180 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -690 -y 450 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -690 -y 430 -defaultsOSRD
preplace port adc_enc_p_o -pg 1 -lvl 5 -x 23470 -y 220 -defaultsOSRD
preplace port adc_enc_n_o -pg 1 -lvl 5 -x 23470 -y 200 -defaultsOSRD
preplace port adc_csn_o -pg 1 -lvl 5 -x 23470 -y 390 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 5 -x 23470 -y 60 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 5 -x 23470 -y 120 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 5 -x 23470 -y 140 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 5 -x 23470 -y 80 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -690 -y 630 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -690 -y 610 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 5 -x 23470 -y 100 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 5 -x 23470 -y 240 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 5 -x 23470 -y 0 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 5 -x 23470 -y 260 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 5 -x 23470 -y 20 -defaultsOSRD
preplace inst Core -pg 1 -lvl 1 -x -350 -y 442 -defaultsOSRD
preplace inst Memory_IO -pg 1 -lvl 2 -x 1770 -y 3794 -defaultsOSRD
preplace inst Reg_Brakeout -pg 1 -lvl 2 -x 1770 -y -802 -defaultsOSRD
preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 1 -x -350 -y 1184 -defaultsOSRD
preplace inst ch1_mem_fb_split -pg 1 -lvl 2 -x 1770 -y -1272 -defaultsOSRD
preplace inst feedback_and_generation -pg 1 -lvl 3 -x 6066 -y 1600 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 4 -x 23255 -y 260 -defaultsOSRD
preplace inst downsampling -pg 1 -lvl 3 -x 6066 -y -230 -defaultsOSRD
preplace inst Reg_Brakeout|external_reset_fake -pg 1 -lvl 1 -x 1850 -y 18 -defaultsOSRD
preplace inst Reg_Brakeout|dna_reader_0 -pg 1 -lvl 1 -x 1850 -y -412 -defaultsOSRD
preplace inst Reg_Brakeout|Feedback_config_bus -pg 1 -lvl 1 -x 1850 -y -102 -defaultsOSRD
preplace inst Reg_Brakeout|status_concat_1 -pg 1 -lvl 2 -x 2280 -y 306 -defaultsOSRD
preplace inst Reg_Brakeout|CH1_Config -pg 1 -lvl 2 -x 2280 -y -1002 -defaultsOSRD
preplace inst Reg_Brakeout|system_params -pg 1 -lvl 2 -x 2280 -y -842 -defaultsOSRD
preplace inst Reg_Brakeout|CH1_params -pg 1 -lvl 1 -x 1850 -y -962 -defaultsOSRD
preplace inst Reg_Brakeout|CH2_params -pg 1 -lvl 1 -x 1850 -y -522 -defaultsOSRD
preplace inst Reg_Brakeout|CH2_config -pg 1 -lvl 2 -x 2280 -y -562 -defaultsOSRD
preplace inst Reg_Brakeout|gng_0 -pg 1 -lvl 2 -x 2280 -y -692 -defaultsOSRD
preplace inst Reg_Brakeout|CBC_config_and_params -pg 1 -lvl 2 -x 2280 -y -120 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_5 -pg 1 -lvl 2 -x 6786 -y 2480 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_2 -pg 1 -lvl 2 -x 6786 -y 1790 -defaultsOSRD
preplace inst feedback_and_generation|CH1_mult2 -pg 1 -lvl 2 -x 6786 -y 1620 -defaultsOSRD
preplace inst feedback_and_generation|ch1_output_dac_mem_split -pg 1 -lvl 4 -x 7586 -y 2270 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_4 -pg 1 -lvl 2 -x 6786 -y 2260 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_3 -pg 1 -lvl 2 -x 6786 -y 2000 -defaultsOSRD
preplace inst feedback_and_generation|Shared_mult_1 -pg 1 -lvl 2 -x 6786 -y 1460 -defaultsOSRD
preplace inst feedback_and_generation|CH2_multiplier_breakout -pg 1 -lvl 1 -x 6256 -y 2120 -defaultsOSRD
preplace inst feedback_and_generation|CH1_multiplier_breakout -pg 1 -lvl 1 -x 6256 -y 2410 -defaultsOSRD
preplace inst feedback_and_generation|feedback_combined_0 -pg 1 -lvl 3 -x 7236 -y 2260 -defaultsOSRD
preplace inst feedback_and_generation|CBC_0 -pg 1 -lvl 1 -x 6256 -y 1830 -defaultsOSRD
preplace netloc adc_clk_p_i_1 1 0 1 -670J 450n
preplace netloc adc_clk_n_i_1 1 0 1 -660J 430n
preplace netloc rst_0_peripheral_aresetn 1 1 2 -130 2600 N
preplace netloc slice_0_dout 1 2 1 2870J -432n
preplace netloc slice_3_dout 1 1 2 -100 -1112 2680
preplace netloc pll_0_clk_out1 1 0 4 -640 1264 -140 522 2940 240 N
preplace netloc slice_1_dout 1 1 2 -80 512 2690J
preplace netloc const_0_dout 1 0 3 -640 572 N 572 2720
preplace netloc feedback_combined_0_trig_out 1 3 2 7920 140 23380
preplace netloc adc_dat_a_i_1 1 0 1 -670J 630n
preplace netloc adc_dat_b_i_1 1 0 1 -660J 610n
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 1 4 -120 472 N 472 N 472 23420
preplace netloc Reg_Brakeout_dout4 1 2 1 2800J -472n
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 4 1 23440 100n
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 4 1 23390 60n
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 4 1 23420 120n
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 4 1 23450 140n
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 4 1 23410 80n
preplace netloc Core_locked 1 1 3 NJ 462 NJ 462 7950
preplace netloc Core_clk_out2 1 1 3 -160J 492 2850J 442 7910
preplace netloc Core_clk_out3 1 1 3 -150J 502 2870J 452 7940
preplace netloc sts_data_1 1 1 2 -90 482 2680J
preplace netloc Memory_IO_sts_data1 1 1 2 -90 430 2710
preplace netloc Reg_Brakeout_Dout9 1 2 1 2780J -312n
preplace netloc Reg_Brakeout_Dout 1 2 1 2790J -352n
preplace netloc Memory_IO_cfg_data 1 1 2 -80 440 2700
preplace netloc polynomial_target_1 1 2 1 2730 -120n
preplace netloc input_select2_1 1 2 1 2740 -140n
preplace netloc input_select1_1 1 2 1 2750 -332n
preplace netloc input_select_1 1 2 1 2760 -372n
preplace netloc continuous_output_in_1 1 2 1 2770 -412n
preplace netloc Reg_Brakeout_Dout15 1 2 1 2810 -180n
preplace netloc ps_0_axi_periph_M01_AXI 1 1 1 -180 422n
preplace netloc S_AXIS_CFG2_1 1 2 1 2910 -722n
preplace netloc Reg_Brakeout_M_AXIS4 1 2 1 2830 -702n
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 1 -190 -1292n
preplace netloc Reg_Brakeout_M_AXIS3 1 2 1 2840 -1022n
preplace netloc ch1_mem_fb_split_M06_AXIS 1 2 1 2960 -1222n
preplace netloc S_AXIS_RNG2_1 1 2 1 2860 -682n
preplace netloc writer_0_M_AXI 1 0 3 -650 1274 N 1274 2680
preplace netloc ch1_mem_fb_split_M00_AXIS 1 2 1 2980 -1342n
preplace netloc ch1_mem_fb_split_M02_AXIS 1 2 1 2900J -1302n
preplace netloc feedback_and_generation_M01_AXIS 1 3 1 7930 220n
preplace netloc S_AXIS_ADC2_1 1 2 1 2890 -1282n
preplace netloc ps_0_DDR 1 1 4 -110 418 2810 150 N 150 23430
preplace netloc conv_0_M_AXIS 1 1 3 -70 582 N 582 7890
preplace netloc ch1_mem_fb_split_M01_AXIS 1 2 1 2970 -1322n
preplace netloc ch1_mem_fb_split_M05_AXIS 1 2 1 2920J -1242n
preplace netloc feedback_and_generation_M00_AXIS 1 2 2 2990 -340 7900
preplace netloc ch1_mem_fb_split_M07_AXIS 1 2 1 2950 -1202n
preplace netloc ch1_mem_fb_split_M04_AXIS 1 2 1 2930J -1262n
preplace netloc S_AXIS_CFG_1 1 2 1 2880 -1042n
preplace netloc ps_0_FIXED_IO 1 1 4 -120 408 2820 160 N 160 23400
preplace netloc ps_0_axi_periph_M00_AXI 1 1 1 -170 402n
preplace netloc Reg_Brakeout|pll_0_clk_out1 1 0 2 1730 -792 2000
preplace netloc Reg_Brakeout|rst_0_peripheral_aresetn 1 0 2 1710 -682 NJ
preplace netloc Reg_Brakeout|const_0_dout 1 1 2 2010 -492 NJ
preplace netloc Reg_Brakeout|Din1_1 1 0 2 1720 -802 2020
preplace netloc Reg_Brakeout|RAM_addres_Dout 1 2 1 2500 -812n
preplace netloc Reg_Brakeout|pre_memory_reset_Dout 1 2 1 2470 -832n
preplace netloc Reg_Brakeout|feedback_trigger_Dout 1 2 1 2510 -852n
preplace netloc Reg_Brakeout|continuous_output_Dout 1 2 1 2480 -872n
preplace netloc Reg_Brakeout|ram_writer_reset_Dout 1 2 1 2530 -892n
preplace netloc Reg_Brakeout|input_select_Dout 1 2 1 2520 -1002n
preplace netloc Reg_Brakeout|status_concat_1_dout 1 2 1 2510 -392n
preplace netloc Reg_Brakeout|In2_1 1 0 2 NJ -162 1970
preplace netloc Reg_Brakeout|dna_reader_0_dna_data 1 1 1 1990 -412n
preplace netloc Reg_Brakeout|CH1_Config_Dout 1 2 1 2490 -982n
preplace netloc Reg_Brakeout|CH2_config_Dout10 1 2 1 2420 -542n
preplace netloc Reg_Brakeout|CH2_config_Dout9 1 2 1 2440 -562n
preplace netloc Reg_Brakeout|CH1_params_Dout 1 1 1 1970 -1022n
preplace netloc Reg_Brakeout|CH2_params_Dout 1 1 1 1970 -582n
preplace netloc Reg_Brakeout|system_params_Dout15 1 2 1 2450 -792n
preplace netloc Reg_Brakeout|CBC_config_and_params_Dout11 1 2 1 2440 -140n
preplace netloc Reg_Brakeout|CBC_config_and_params_Dout13 1 2 1 N -120
preplace netloc Reg_Brakeout|Feedback_config_bus_Dout 1 1 1 1980 -102n
preplace netloc Reg_Brakeout|CH2_config_M_AXIS2 1 2 1 2460 -1042n
preplace netloc Reg_Brakeout|CH1_Config_M_AXIS3 1 2 1 N -1022
preplace netloc Reg_Brakeout|gng_0_M_AXIS2 1 2 1 N -682
preplace netloc Reg_Brakeout|gng_0_M_AXIS1 1 2 1 N -702
preplace netloc Reg_Brakeout|CBC_config_and_params_M_AXIS 1 2 1 2430 -722n
preplace netloc feedback_and_generation|pll_0_clk_out1 1 0 4 5996 1650 6596 2100 7006 2030 7426J
preplace netloc feedback_and_generation|Net1 1 0 3 5976 2260 6616J 2140 6986
preplace netloc feedback_and_generation|trig_in_1 1 0 1 5986 1840n
preplace netloc feedback_and_generation|sel_1 1 0 3 6026 1660 6586 2120 6926J
preplace netloc feedback_and_generation|CBC_0_OP8 1 1 1 6516 1880n
preplace netloc feedback_and_generation|CBC_0_OP7 1 1 1 6536 1860n
preplace netloc feedback_and_generation|CBC_0_OP4 1 1 1 6466 1780n
preplace netloc feedback_and_generation|CBC_0_OP3 1 1 1 6446 1740n
preplace netloc feedback_and_generation|polynomial_target_1 1 0 1 5966 1880n
preplace netloc feedback_and_generation|input_select2_1 1 0 1 6036 1860n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP2 1 1 1 6446 2080n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP1 1 1 1 6506 2060n
preplace netloc feedback_and_generation|input_select1_1 1 0 1 6056 2170n
preplace netloc feedback_and_generation|CH1_OP4 1 1 1 6606 1800n
preplace netloc feedback_and_generation|CH1_OP3 1 1 1 6556 1760n
preplace netloc feedback_and_generation|input_select_1 1 0 1 6066 2460n
preplace netloc feedback_and_generation|multiplier_breakout_0_OP6 1 1 1 6496 1640n
preplace netloc feedback_and_generation|multiplier_breakout_0_OP5 1 1 1 6486 1620n
preplace netloc feedback_and_generation|rst_0_peripheral_aresetn 1 0 4 NJ 2600 NJ 2600 6976J 2040 7406
preplace netloc feedback_and_generation|feedback_combined_0_trig_out 1 3 2 7416 2190 7756J
preplace netloc feedback_and_generation|CBC_OFFSET 1 1 2 6526J 1890 7016
preplace netloc feedback_and_generation|continuous_output_in_1 1 0 3 NJ 2620 NJ 2620 7036
preplace netloc feedback_and_generation|CBC_trigger_out 1 1 2 6626J 2110 7056
preplace netloc feedback_and_generation|multiplier_breakout_0_trigger_out 1 1 2 6476 2360 6946J
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP6 1 1 1 6476 2160n
preplace netloc feedback_and_generation|CBC_0_OP6 1 1 1 6576 1840n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP5 1 1 1 6526 2140n
preplace netloc feedback_and_generation|CBC_0_OP5 1 1 1 6466 1820n
preplace netloc feedback_and_generation|CH2_OP4 1 1 1 6546 2010n
preplace netloc feedback_and_generation|CBC_0_OP10 1 1 1 6566 1920n
preplace netloc feedback_and_generation|CH2_OP3 1 1 1 6526 1970n
preplace netloc feedback_and_generation|CBC_0_OP9 1 1 1 6616 1900n
preplace netloc feedback_and_generation|CH1_OP2 1 1 1 6426 1470n
preplace netloc feedback_and_generation|CBC_0_OP2 1 1 1 6436 1450n
preplace netloc feedback_and_generation|CH1_OP1 1 1 1 6456 1430n
preplace netloc feedback_and_generation|CBC_0_OP1 1 1 1 6416 1410n
preplace netloc feedback_and_generation|Shared_mult_1_P 1 2 1 7046 1460n
preplace netloc feedback_and_generation|Shared_mult_2_P 1 2 1 6996 1790n
preplace netloc feedback_and_generation|Shared_mult_3_P 1 2 1 6956 2000n
preplace netloc feedback_and_generation|Shared_mult_4_P 1 2 1 6926 2260n
preplace netloc feedback_and_generation|Shared_mult_5_P 1 2 1 7066 2420n
preplace netloc feedback_and_generation|CH1_mult2_P 1 2 1 7066 1620n
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OFFSET 1 1 2 6626 2150 6936J
preplace netloc feedback_and_generation|CH1_multiplier_breakout_OFFSET 1 1 2 6436 2370 7016J
preplace netloc feedback_and_generation|CH2_multiplier_breakout_OP7 1 1 2 6566 2130 6966J
preplace netloc feedback_and_generation|CH1_multiplier_breakout_OP7 1 1 2 6416 2580 7026J
preplace netloc feedback_and_generation|S_AXIS_CFG1_1 1 0 1 5956 2340n
preplace netloc feedback_and_generation|S_AXIS_CFG_1 1 0 1 6006 2050n
preplace netloc feedback_and_generation|Conn10 1 0 1 6006 1760n
preplace netloc feedback_and_generation|Conn8 1 0 1 6016 1760n
preplace netloc feedback_and_generation|Conn1 1 4 1 N 2260
preplace netloc feedback_and_generation|Conn5 1 4 1 7746 2240n
preplace netloc feedback_and_generation|feedback_combined_0_M_AXIS 1 3 1 N 2250
preplace netloc feedback_and_generation|Conn4 1 0 1 N 2360
preplace netloc feedback_and_generation|S_AXIS_RNG2_1 1 0 1 6056 2030n
preplace netloc feedback_and_generation|Conn9 1 0 1 N 1780
preplace netloc feedback_and_generation|S_AXIS_RNG1_1 1 0 1 6006 2320n
preplace netloc feedback_and_generation|Conn3 1 0 1 6046 2340n
preplace netloc feedback_and_generation|Conn6 1 0 1 6016 2050n
preplace netloc feedback_and_generation|Conn7 1 0 1 N 2070
levelinfo -pg 1 -690 -350 1770 6066 23255 23470
levelinfo -hier Reg_Brakeout * 1850 2280 *
levelinfo -hier feedback_and_generation * 6256 6786 7236 7586 *
pagesize -pg 1 -db -bbox -sgen -870 -19800 23640 3940
pagesize -hier Reg_Brakeout -db -bbox -sgen 1680 -1082 2560 388
pagesize -hier feedback_and_generation -db -bbox -sgen 5926 1350 7786 2630
"
}
{
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"13",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"10"
}
