 0000           ;  Generated by PSoC Designer 5.4.2946
 0000           ;
 0000           ; =============================================================================
 0000           ; FILENAME: PSoCConfigTBL.asm
 0000           ;  
 0000           ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
 0000           ;  
 0000           ; NOTES:
 0000           ; Do not modify this file. It is generated by PSoC Designer each time the
 0000           ; generate application function is run. The values of the parameters in this
 0000           ; file can be modified by changing the values of the global parameters in the
 0000           ; device editor.
 0000           ;  
 0000           ; =============================================================================
 0000            
 00C0           FLAG_PGMODE_MASK:  equ 0C0h     ; Paging control for > 256 bytes of RAM
 0000           FLAG_PGMODE_0:     equ 00h       ; Direct to Page 0,      indexed to Page 0
 0040           FLAG_PGMODE_1:     equ 40h       ; Direct to Page 0,      indexed to STK_PP page
 0080           FLAG_PGMODE_2:     equ 80h       ; Direct to CUR_PP page, indexed to IDX_PP page
 00C0           FLAG_PGMODE_3:     equ 0C0h       ; Direct to CUR_PP page, indexed to STK_PP page
 0000           FLAG_PGMODE_00b:   equ 00h       ; Same as PGMODE_0
 0040           FLAG_PGMODE_01b:   equ 40h       ; Same as PGMODE_1
 0080           FLAG_PGMODE_10b:   equ 80h       ; Same as PGMODE_2
 00C0           FLAG_PGMODE_11b:   equ 0C0h       ; Same as PGMODE_3
 0010           FLAG_XIO_MASK:     equ 10h     ; I/O Bank select for register space
 0008           FLAG_SUPER:        equ 08h     ; Supervisor Mode
 0004           FLAG_CARRY:        equ 04h     ; Carry Condition Flag
 0002           FLAG_ZERO:         equ 02h     ; Zero  Condition Flag
 0001           FLAG_GLOBAL_IE:    equ 01h     ; Glogal Interrupt Enable
 0000           
 0000           
 0000           ;;=============================================================================
 0000           ;;      Register Space, Bank 0
 0000           ;;=============================================================================
 0000           
 0000           ;------------------------------------------------
 0000           ;  Port Registers
 0000           ;  Note: Also see this address range in Bank 1.
 0000           ;------------------------------------------------
 0000           ; Port 0
 0000           PRT0DR:       equ 00h          ; Port 0 Data Register                     (RW)
 0001           PRT0IE:       equ 01h          ; Port 0 Interrupt Enable Register         (RW)
 0002           PRT0GS:       equ 02h          ; Port 0 Global Select Register            (RW)
 0003           PRT0DM2:      equ 03h          ; Port 0 Drive Mode 2                      (RW)
 0000           ; Port 1
 0004           PRT1DR:       equ 04h          ; Port 1 Data Register                     (RW)
 0005           PRT1IE:       equ 05h          ; Port 1 Interrupt Enable Register         (RW)
 0006           PRT1GS:       equ 06h          ; Port 1 Global Select Register            (RW)
 0007           PRT1DM2:      equ 07h          ; Port 1 Drive Mode 2                      (RW)
 0000           ; Port 2
 0008           PRT2DR:       equ 08h          ; Port 2 Data Register                     (RW)
 0009           PRT2IE:       equ 09h          ; Port 2 Interrupt Enable Register         (RW)
 000A           PRT2GS:       equ 0Ah          ; Port 2 Global Select Register            (RW)
 000B           PRT2DM2:      equ 0Bh          ; Port 2 Drive Mode 2                      (RW)
 0000           ; Port 3
 000C           PRT3DR:       equ 0Ch          ; Port 3 Data Register                     (RW)
 000D           PRT3IE:       equ 0Dh          ; Port 3 Interrupt Enable Register         (RW)
 000E           PRT3GS:       equ 0Eh          ; Port 3 Global Select Register            (RW)
 000F           PRT3DM2:      equ 0Fh          ; Port 3 Drive Mode 2                      (RW)
 0000           ; Port 4
 0010           PRT4DR:       equ 10h          ; Port 4 Data Register                     (RW)
 0011           PRT4IE:       equ 11h          ; Port 4 Interrupt Enable Register         (RW)
 0012           PRT4GS:       equ 12h          ; Port 4 Global Select Register            (RW)
 0013           PRT4DM2:      equ 13h          ; Port 4 Drive Mode 2                      (RW)
 0000           ; Port 5
 0014           PRT5DR:       equ 14h          ; Port 5 Data Register                     (RW)
 0015           PRT5IE:       equ 15h          ; Port 5 Interrupt Enable Register         (RW)
 0016           PRT5GS:       equ 16h          ; Port 5 Global Select Register            (RW)
 0017           PRT5DM2:      equ 17h          ; Port 5 Drive Mode 2                      (RW)
 0000           ; Port 6
 0018           PRT6DR:       equ 18h          ; Port 6 Data Register                     (RW)
 0019           PRT6IE:       equ 19h          ; Port 6 Interrupt Enable Register         (RW)
 001A           PRT6GS:       equ 1Ah          ; Port 6 Global Select Register            (RW)
 001B           PRT6DM2:      equ 1Bh          ; Port 6 Drive Mode 2                      (RW)
 0000           ; Port 7
 001C           PRT7DR:       equ 1Ch          ; Port 7 Data Register                     (RW)
 001D           PRT7IE:       equ 1Dh          ; Port 7 Interrupt Enable Register         (RW)
 001E           PRT7GS:       equ 1Eh          ; Port 7 Global Select Register            (RW)
 001F           PRT7DM2:      equ 1Fh          ; Port 7 Drive Mode 2                      (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Digital PSoC(tm) block Registers
 0000           ;  Note: Also see this address range in Bank 1.
 0000           ;------------------------------------------------
 0000           ; Digital PSoC block 00, Basic Type B
 0020           DBB00DR0:     equ 20h          ; data register 0                          (#)
 0021           DBB00DR1:     equ 21h          ; data register 1                          (W)
 0022           DBB00DR2:     equ 22h          ; data register 2                          (RW)
 0023           DBB00CR0:     equ 23h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 01, Basic Type B
 0024           DBB01DR0:     equ 24h          ; data register 0                          (#)
 0025           DBB01DR1:     equ 25h          ; data register 1                          (W)
 0026           DBB01DR2:     equ 26h          ; data register 2                          (RW)
 0027           DBB01CR0:     equ 27h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 02, Communications Type B
 0028           DCB02DR0:     equ 28h          ; data register 0                          (#)
 0029           DCB02DR1:     equ 29h          ; data register 1                          (W)
 002A           DCB02DR2:     equ 2Ah          ; data register 2                          (RW)
 002B           DCB02CR0:     equ 2Bh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 03, Communications Type B
 002C           DCB03DR0:     equ 2Ch          ; data register 0                          (#)
 002D           DCB03DR1:     equ 2Dh          ; data register 1                          (W)
 002E           DCB03DR2:     equ 2Eh          ; data register 2                          (RW)
 002F           DCB03CR0:     equ 2Fh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 10, Basic Type B
 0030           DBB10DR0:     equ 30h          ; data register 0                          (#)
 0031           DBB10DR1:     equ 31h          ; data register 1                          (W)
 0032           DBB10DR2:     equ 32h          ; data register 2                          (RW)
 0033           DBB10CR0:     equ 33h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 11, Basic Type B
 0034           DBB11DR0:     equ 34h          ; data register 0                          (#)
 0035           DBB11DR1:     equ 35h          ; data register 1                          (W)
 0036           DBB11DR2:     equ 36h          ; data register 2                          (RW)
 0037           DBB11CR0:     equ 37h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 12, Communications Type B
 0038           DCB12DR0:     equ 38h          ; data register 0                          (#)
 0039           DCB12DR1:     equ 39h          ; data register 1                          (W)
 003A           DCB12DR2:     equ 3Ah          ; data register 2                          (RW)
 003B           DCB12CR0:     equ 3Bh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 13, Communications Type B
 003C           DCB13DR0:     equ 3Ch          ; data register 0                          (#)
 003D           DCB13DR1:     equ 3Dh          ; data register 1                          (W)
 003E           DCB13DR2:     equ 3Eh          ; data register 2                          (RW)
 003F           DCB13CR0:     equ 3Fh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 20, Basic Type B
 0040           DBB20DR0:     equ 40h          ; data register 0                          (#)
 0041           DBB20DR1:     equ 41h          ; data register 1                          (W)
 0042           DBB20DR2:     equ 42h          ; data register 2                          (RW)
 0043           DBB20CR0:     equ 43h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 21, Basic Type B
 0044           DBB21DR0:     equ 44h          ; data register 0                          (#)
 0045           DBB21DR1:     equ 45h          ; data register 1                          (W)
 0046           DBB21DR2:     equ 46h          ; data register 2                          (RW)
 0047           DBB21CR0:     equ 47h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 22, Communications Type B
 0048           DCB22DR0:     equ 48h          ; data register 0                          (#)
 0049           DCB22DR1:     equ 49h          ; data register 1                          (W)
 004A           DCB22DR2:     equ 4Ah          ; data register 2                          (RW)
 004B           DCB22CR0:     equ 4Bh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 23, Communications Type B
 004C           DCB23DR0:     equ 4Ch          ; data register 0                          (#)
 004D           DCB23DR1:     equ 4Dh          ; data register 1                          (W)
 004E           DCB23DR2:     equ 4Eh          ; data register 2                          (RW)
 004F           DCB23CR0:     equ 4Fh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 30, Basic Type B
 0050           DBB30DR0:     equ 50h          ; data register 0                          (#)
 0051           DBB30DR1:     equ 51h          ; data register 1                          (W)
 0052           DBB30DR2:     equ 52h          ; data register 2                          (RW)
 0053           DBB30CR0:     equ 53h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 31, Basic Type B
 0054           DBB31DR0:     equ 54h          ; data register 0                          (#)
 0055           DBB31DR1:     equ 55h          ; data register 1                          (W)
 0056           DBB31DR2:     equ 56h          ; data register 2                          (RW)
 0057           DBB31CR0:     equ 57h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 32, Communications Type B
 0058           DCB32DR0:     equ 58h          ; data register 0                          (#)
 0059           DCB32DR1:     equ 59h          ; data register 1                          (W)
 005A           DCB32DR2:     equ 5Ah          ; data register 2                          (RW)
 005B           DCB32CR0:     equ 5Bh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 33, Communications Type B
 005C           DCB33DR0:     equ 5Ch          ; data register 0                          (#)
 005D           DCB33DR1:     equ 5Dh          ; data register 1                          (W)
 005E           DCB33DR2:     equ 5Eh          ; data register 2                          (RW)
 005F           DCB33CR0:     equ 5Fh          ; control & status register 0              (#)
 0000           
 0000           ;-------------------------------------
 0000           ;  Analog Resource Control Registers
 0000           ;-------------------------------------
 0060           AMX_IN:       equ 60h          ; Analog Input Multiplexor Control         (RW)
 00C0           AMX_IN_ACI3:          equ 0C0h    ; MASK: column 3 input mux
 0030           AMX_IN_ACI2:          equ 30h    ; MASK: column 2 input mux
 000C           AMX_IN_ACI1:          equ 0Ch    ; MASK: column 1 input mux
 0003           AMX_IN_ACI0:          equ 03h    ; MASK: column 0 input mux
 0000           
 0063           ARF_CR:       equ 63h          ; Analog Reference Control Register        (RW)
 0040           ARF_CR_HBE:           equ 40h    ; MASK: Bias level control
 0038           ARF_CR_REF:           equ 38h    ; MASK: Analog Reference controls
 0007           ARF_CR_REFPWR:        equ 07h    ; MASK: Analog Reference power
 0004           ARF_CR_APWR:          equ 04h    ; MASK: use deprecated; see datasheet
 0003           ARF_CR_SCPWR:         equ 03h    ; MASK: Switched Cap block power
 0000           
 0064           CMP_CR0:      equ 64h          ; Analog Comparator Bus 0 Register         (#)
 0080           CMP_CR0_COMP3:        equ 80h    ; MASK: Column 3 comparator state        (R)
 0040           CMP_CR0_COMP2:        equ 40h    ; MASK: Column 2 comparator state        (R)
 0020           CMP_CR0_COMP1:        equ 20h    ; MASK: Column 1 comparator state        (R)
 0010           CMP_CR0_COMP0:        equ 10h    ; MASK: Column 0 comparator state        (R)
 0008           CMP_CR0_AINT3:        equ 08h    ; MASK: Column 3 interrupt source        (RW)
 0004           CMP_CR0_AINT2:        equ 04h    ; MASK: Column 2 interrupt source        (RW)
 0002           CMP_CR0_AINT1:        equ 02h    ; MASK: Column 1 interrupt source        (RW)
 0001           CMP_CR0_AINT0:        equ 01h    ; MASK: Column 0 interrupt source        (RW)
 0000           
 0065           ASY_CR:       equ 65h          ; Analog Synchronizaton Control            (#)
 0070           ASY_CR_SARCOUNT:      equ 70h    ; MASK: SAR support: resolution count    (W)
 0008           ASY_CR_SARSIGN:       equ 08h    ; MASK: SAR support: sign                (RW)
 0006           ASY_CR_SARCOL:        equ 06h    ; MASK: SAR support: column spec         (RW)
 0001           ASY_CR_SYNCEN:        equ 01h    ; MASK: Stall bit                        (RW)
 0000           
 0066           CMP_CR1:      equ 66h          ; Analog Comparator Bus 1 Register         (RW)
 0080           CMP_CR1_ASYNCH3:      equ 80h    ; MASK: Column 3 comparator bus synch
 0040           CMP_CR1_ASYNCH2:      equ 40h    ; MASK: Column 2 comparator bus synch
 0020           CMP_CR1_ASYNCH1:      equ 20h    ; MASK: Column 1 comparator bus synch
 0010           CMP_CR1_ASYNCH0:      equ 10h    ; MASK: Column 0 comparator bus synch
 0000           
 0000           ;---------------------------------------------------
 0000           ;  Analog PSoC block Registers
 0000           ;
 0000           ;  Note: the following registers are mapped into
 0000           ;  both register bank 0 AND register bank 1.
 0000           ;---------------------------------------------------
 0000           
 0000           ; Continuous Time PSoC block Type B Row 0 Col 0
 0070           ACB00CR3:     equ 70h          ; Control register 3                       (RW)
 0071           ACB00CR0:     equ 71h          ; Control register 0                       (RW)
 0072           ACB00CR1:     equ 72h          ; Control register 1                       (RW)
 0073           ACB00CR2:     equ 73h          ; Control register 2                       (RW)
 0000           
 0000           ; Continuous Time PSoC block Type B Row 0 Col 1
 0074           ACB01CR3:     equ 74h          ; Control register 3                       (RW)
 0075           ACB01CR0:     equ 75h          ; Control register 0                       (RW)
 0076           ACB01CR1:     equ 76h          ; Control register 1                       (RW)
 0077           ACB01CR2:     equ 77h          ; Control register 2                       (RW)
 0000           
 0000           ; Continuous Time PSoC block Type B Row 0 Col 2
 0078           ACB02CR3:     equ 78h          ; Control register 3                       (RW)
 0079           ACB02CR0:     equ 79h          ; Control register 0                       (RW)
 007A           ACB02CR1:     equ 7Ah          ; Control register 1                       (RW)
 007B           ACB02CR2:     equ 7Bh          ; Control register 2                       (RW)
 0000           
 0000           ; Continuous Time PSoC block Type B Row 0 Col 3
 007C           ACB03CR3:     equ 7Ch          ; Control register 3                       (RW)
 007D           ACB03CR0:     equ 7Dh          ; Control register 0                       (RW)
 007E           ACB03CR1:     equ 7Eh          ; Control register 1                       (RW)
 007F           ACB03CR2:     equ 7Fh          ; Control register 2                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 1 Col 0
 0080           ASC10CR0:     equ 80h          ; Control register 0                       (RW)
 0081           ASC10CR1:     equ 81h          ; Control register 1                       (RW)
 0082           ASC10CR2:     equ 82h          ; Control register 2                       (RW)
 0083           ASC10CR3:     equ 83h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 1 Col 1
 0084           ASD11CR0:     equ 84h          ; Control register 0                       (RW)
 0085           ASD11CR1:     equ 85h          ; Control register 1                       (RW)
 0086           ASD11CR2:     equ 86h          ; Control register 2                       (RW)
 0087           ASD11CR3:     equ 87h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 1 Col 2
 0088           ASC12CR0:     equ 88h          ; Control register 0                       (RW)
 0089           ASC12CR1:     equ 89h          ; Control register 1                       (RW)
 008A           ASC12CR2:     equ 8Ah          ; Control register 2                       (RW)
 008B           ASC12CR3:     equ 8Bh          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 1 Col 3
 008C           ASD13CR0:     equ 8Ch          ; Control register 0                       (RW)
 008D           ASD13CR1:     equ 8Dh          ; Control register 1                       (RW)
 008E           ASD13CR2:     equ 8Eh          ; Control register 2                       (RW)
 008F           ASD13CR3:     equ 8Fh          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 2 Col 0
 0090           ASD20CR0:     equ 90h          ; Control register 0                       (RW)
 0091           ASD20CR1:     equ 91h          ; Control register 1                       (RW)
 0092           ASD20CR2:     equ 92h          ; Control register 2                       (RW)
 0093           ASD20CR3:     equ 93h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 2 Col 1
 0094           ASC21CR0:     equ 94h          ; Control register 0                       (RW)
 0095           ASC21CR1:     equ 95h          ; Control register 1                       (RW)
 0096           ASC21CR2:     equ 96h          ; Control register 2                       (RW)
 0097           ASC21CR3:     equ 97h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 2 Col 2
 0098           ASD22CR0:     equ 98h          ; Control register 0                       (RW)
 0099           ASD22CR1:     equ 99h          ; Control register 1                       (RW)
 009A           ASD22CR2:     equ 9Ah          ; Control register 2                       (RW)
 009B           ASD22CR3:     equ 9Bh          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 2 Col 3
 009C           ASC23CR0:     equ 9Ch          ; Control register 0                       (RW)
 009D           ASC23CR1:     equ 9Dh          ; Control register 1                       (RW)
 009E           ASC23CR2:     equ 9Eh          ; Control register 2                       (RW)
 009F           ASC23CR3:     equ 9Fh          ; Control register 3                       (RW)
 0000           
 0000           ;-----------------------------------------------
 0000           ;  Global General Purpose Data Registers
 0000           ;-----------------------------------------------
 006C           TMP0_DR:      equ 6Ch          ; deprecated do not use
 006D           TMP1_DR:      equ 6Dh          ; deprecated do not use
 006E           TMP2_DR:      equ 6Eh          ; deprecated do not use
 006F           TMP3_DR:      equ 6Fh          ; deprecated do not use
 0000           
 006C           TMP_DR0:      equ 6Ch          ; Temporary Data Register 0                (RW)
 006D           TMP_DR1:      equ 6Dh          ; Temporary Data Register 1                (RW)
 006E           TMP_DR2:      equ 6Eh          ; Temporary Data Register 2                (RW)
 006F           TMP_DR3:      equ 6Fh          ; Temporary Data Register 3                (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Row Digital Interconnects
 0000           ;
 0000           ;  Note: the following registers are mapped into
 0000           ;  both register bank 0 AND register bank 1.
 0000           ;------------------------------------------------
 0000           
 00B0           RDI0RI:       equ 0B0h          ; Row Digital Interconnect Row 0 Input Reg (RW)
 00B1           RDI0SYN:      equ 0B1h          ; Row Digital Interconnect Row 0 Sync Reg  (RW)
 00B2           RDI0IS:       equ 0B2h          ; Row 0 Input Select Register              (RW)
 00B3           RDI0LT0:      equ 0B3h          ; Row 0 Look Up Table Register 0           (RW)
 00B4           RDI0LT1:      equ 0B4h          ; Row 0 Look Up Table Register 1           (RW)
 00B5           RDI0RO0:      equ 0B5h          ; Row 0 Output Register 0                  (RW)
 00B6           RDI0RO1:      equ 0B6h          ; Row 0 Output Register 1                  (RW)
 0000           
 00B8           RDI1RI:       equ 0B8h          ; Row Digital Interconnect Row 1 Input Reg (RW)
 00B9           RDI1SYN:      equ 0B9h          ; Row Digital Interconnect Row 1 Sync Reg  (RW)
 00BA           RDI1IS:       equ 0BAh          ; Row 1 Input Select Register              (RW)
 00BB           RDI1LT0:      equ 0BBh          ; Row 1 Look Up Table Register 0           (RW)
 00BC           RDI1LT1:      equ 0BCh          ; Row 1 Look Up Table Register 1           (RW)
 00BD           RDI1RO0:      equ 0BDh          ; Row 1 Output Register 0                  (RW)
 00BE           RDI1RO1:      equ 0BEh          ; Row 1 Output Register 1                  (RW)
 0000           
 00C0           RDI2RI:       equ 0C0h          ; Row Digital Interconnect Row 2 Input Reg (RW)
 00C1           RDI2SYN:      equ 0C1h          ; Row Digital Interconnect Row 2 Sync Reg  (RW)
 00C2           RDI2IS:       equ 0C2h          ; Row 2 Input Select Register              (RW)
 00C3           RDI2LT0:      equ 0C3h          ; Row 2 Look Up Table Register 0           (RW)
 00C4           RDI2LT1:      equ 0C4h          ; Row 2 Look Up Table Register 1           (RW)
 00C5           RDI2RO0:      equ 0C5h          ; Row 2 Output Register 0                  (RW)
 00C6           RDI2RO1:      equ 0C6h          ; Row 2 Output Register 1                  (RW)
 0000           
 00C8           RDI3RI:       equ 0C8h          ; Row Digital Interconnect Row 3 Input Reg (RW)
 00C9           RDI3SYN:      equ 0C9h          ; Row Digital Interconnect Row 3 Sync Reg  (RW)
 00CA           RDI3IS:       equ 0CAh          ; Row 3 Input Select Register              (RW)
 00CB           RDI3LT0:      equ 0CBh          ; Row 3 Look Up Table Register 0           (RW)
 00CC           RDI3LT1:      equ 0CCh          ; Row 3 Look Up Table Register 1           (RW)
 00CD           RDI3RO0:      equ 0CDh          ; Row 3 Output Register 0                  (RW)
 00CE           RDI3RO1:      equ 0CEh          ; Row 3 Output Register 1                  (RW)
 0000           
 0000           ;-----------------------------------------------
 0000           ;  Ram Page Pointers
 0000           ;-----------------------------------------------
 00D0           CUR_PP:      equ 0D0h           ; Current   Page Pointer
 00D1           STK_PP:      equ 0D1h           ; Stack     Page Pointer
 00D3           IDX_PP:      equ 0D3h           ; Index     Page Pointer
 00D4           MVR_PP:      equ 0D4h           ; MVI Read  Page Pointer
 00D5           MVW_PP:      equ 0D5h           ; MVI Write Page Pointer
 0000           
 0000           ;------------------------------------------------
 0000           ;  I2C Configuration Registers
 0000           ;------------------------------------------------
 00D6           I2C_CFG:      equ 0D6h          ; I2C Configuration Register               (RW)
 0040           I2C_CFG_PINSEL:         equ 40h  ; MASK: Select P1[0] and P1[1] for I2C
 0020           I2C_CFG_BUSERR_IE:      equ 20h  ; MASK: Enable interrupt on Bus Error
 0010           I2C_CFG_STOP_IE:        equ 10h  ; MASK: Enable interrupt on Stop
 0000           I2C_CFG_CLK_RATE_100K:  equ 00h  ; MASK: I2C clock set at 100K
 0004           I2C_CFG_CLK_RATE_400K:  equ 04h  ; MASK: I2C clock set at 400K
 0008           I2C_CFG_CLK_RATE_50K:   equ 08h  ; MASK: I2C clock set at 50K
 000C           I2C_CFG_CLK_RATE_1M6:   equ 0Ch  ; MASK: I2C clock set at 1.6M
 000C           I2C_CFG_CLK_RATE:       equ 0Ch  ; MASK: I2C clock rate setting mask
 0002           I2C_CFG_PSELECT_MASTER: equ 02h  ; MASK: Enable I2C Master
 0001           I2C_CFG_PSELECT_SLAVE:  equ 01h  ; MASK: Enable I2C Slave
 0000           
 00D7           I2C_SCR:      equ 0D7h          ; I2C Status and Control Register          (#)
 0080           I2C_SCR_BUSERR:        equ 80h   ; MASK: I2C Bus Error detected           (RC)
 0040           I2C_SCR_LOSTARB:       equ 40h   ; MASK: I2C Arbitration lost             (RC)
 0020           I2C_SCR_STOP:          equ 20h   ; MASK: I2C Stop detected                (RC)
 0010           I2C_SCR_ACK:           equ 10h   ; MASK: ACK the last byte                (RW)
 0008           I2C_SCR_ADDR:          equ 08h   ; MASK: Address rcv'd is Slave address   (RC)
 0004           I2C_SCR_XMIT:          equ 04h   ; MASK: Set transfer to tranmit mode     (RW)
 0002           I2C_SCR_LRB:           equ 02h   ; MASK: Last recieved bit                (RC)
 0001           I2C_SCR_BYTECOMPLETE:  equ 01h   ; MASK: Transfer of byte complete        (RC)
 0000           
 00D8           I2C_DR:       equ 0D8h          ; I2C Data Register                        (RW)
 0000           
 00D9           I2C_MSCR:     equ 0D9h          ; I2C Master Status and Control Register   (#)
 0008           I2C_MSCR_BUSY:         equ 08h   ; MASK: I2C Busy (Start detected)        (R)
 0004           I2C_MSCR_MODE:         equ 04h   ; MASK: Start has been generated         (R)
 0002           I2C_MSCR_RESTART:      equ 02h   ; MASK: Generate a Restart condition     (RW)
 0001           I2C_MSCR_START:        equ 01h   ; MASK: Generate a Start condition       (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  System and Global Resource Registers
 0000           ;------------------------------------------------
 00DA           INT_CLR0:     equ 0DAh          ; Interrupt Clear Register 0               (RW)
 0000                                          ; Use INT_MSK0 bit field masks
 00DB           INT_CLR1:     equ 0DBh          ; Interrupt Clear Register 1               (RW)
 0000                                          ; Use INT_MSK1 bit field masks
 00DC           INT_CLR2:     equ 0DCh          ; Interrupt Clear Register 2               (RW)
 0000                                          ; Use INT_MSK2 bit field masks
 00DD           INT_CLR3:     equ 0DDh          ; Interrupt Clear Register 3               (RW)
 0000                                          ; Use INT_MSK3 bit field masks
 0000           
 00DE           INT_MSK3:     equ 0DEh          ; I2C and Software Mask Register           (RW)
 0080           INT_MSK3_ENSWINT:          equ 80h ; MASK: enable/disable SW interrupt
 0001           INT_MSK3_I2C:              equ 01h ; MASK: enable/disable I2C interrupt
 0000           
 00DF           INT_MSK2:     equ 0DFh          ; Digital PSoC block Mask Register         (RW)
 0080           INT_MSK2_DCB33:            equ 80h ; MASK: enable/disable DCB33 block interrupt
 0040           INT_MSK2_DCB32:            equ 40h ; MASK: enable/disable DCB32 block interrupt
 0020           INT_MSK2_DBB31:            equ 20h ; MASK: enable/disable DBB31 block interrupt
 0010           INT_MSK2_DBB30:            equ 10h ; MASK: enable/disable DBB30 block interrupt
 0008           INT_MSK2_DCB23:            equ 08h ; MASK: enable/disable DCB23 block interrupt
 0004           INT_MSK2_DCB22:            equ 04h ; MASK: enable/disable DCB22 block interrupt
 0002           INT_MSK2_DBB21:            equ 02h ; MASK: enable/disable DBB21 block interrupt
 0001           INT_MSK2_DBB20:            equ 01h ; MASK: enable/disable DBB20 block interrupt
 0000           
 00E0           INT_MSK0:     equ 0E0h          ; General Interrupt Mask Register          (RW)
 0080           INT_MSK0_VC3:              equ 80h ; MASK: enable/disable VC3 interrupt
 0040           INT_MSK0_SLEEP:            equ 40h ; MASK: enable/disable sleep interrupt
 0020           INT_MSK0_GPIO:             equ 20h ; MASK: enable/disable GPIO  interrupt
 0010           INT_MSK0_ACOLUMN_3:        equ 10h ; MASK: enable/disable Analog col 3 interrupt
 0008           INT_MSK0_ACOLUMN_2:        equ 08h ; MASK: enable/disable Analog col 2 interrupt
 0004           INT_MSK0_ACOLUMN_1:        equ 04h ; MASK: enable/disable Analog col 1 interrupt
 0002           INT_MSK0_ACOLUMN_0:        equ 02h ; MASK: enable/disable Analog col 0 interrupt
 0001           INT_MSK0_VOLTAGE_MONITOR:  equ 01h ; MASK: enable/disable Volts interrupt
 0000           
 00E1           INT_MSK1:     equ 0E1h          ; Digital PSoC block Mask Register         (RW)
 0080           INT_MSK1_DCB13:            equ 80h ; MASK: enable/disable DCB13 block interrupt
 0040           INT_MSK1_DCB12:            equ 40h ; MASK: enable/disable DCB12 block interrupt
 0020           INT_MSK1_DBB11:            equ 20h ; MASK: enable/disable DBB11 block interrupt
 0010           INT_MSK1_DBB10:            equ 10h ; MASK: enable/disable DBB10 block interrupt
 0008           INT_MSK1_DCB03:            equ 08h ; MASK: enable/disable DCB03 block interrupt
 0004           INT_MSK1_DCB02:            equ 04h ; MASK: enable/disable DCB02 block interrupt
 0002           INT_MSK1_DBB01:            equ 02h ; MASK: enable/disable DBB01 block interrupt
 0001           INT_MSK1_DBB00:            equ 01h ; MASK: enable/disable DBB00 block interrupt
 0000           
 00E2           INT_VC:       equ 0E2h          ; Interrupt vector register                (RC)
 00E3           RES_WDT:      equ 0E3h          ; Watch Dog Timer Register                 (W)
 0000           
 0000           ; DECIMATOR Registers
 00E4           DEC_DH:       equ 0E4h          ; Data Register (high byte)                (RC)
 00E5           DEC_DL:       equ 0E5h          ; Data Register ( low byte)                (RC)
 00E6           DEC_CR0:      equ 0E6h          ; Data Control Register 0                  (RW)
 00E7           DEC_CR1:      equ 0E7h          ; Data Control Register 1                  (RW)
 0000                                          ; Also see DEC_CR2 in bank 1
 0000           
 0000           ; Multiplier and MAC (Multiply/Accumulate) Unit
 0000           //   Compatibility Set: Maps onto MAC0
 00E8           MUL_X:        equ 0E8h          ; Multiplier X Register (write)            (W)
 00E9           MUL_Y:        equ 0E9h          ; Multiplier Y Register (write)            (W)
 00EA           MUL_DH:       equ 0EAh          ; Multiplier Result Data (high byte read)  (R)
 00EB           MUL_DL:       equ 0EBh          ; Multiplier Result Data ( low byte read)  (R)
 00EC           MAC_X:        equ 0ECh          ; write = MAC X register [also see ACC_DR1]
 00EC           ACC_DR1:      equ MAC_X        ; read =  MAC Accumulator, byte 1          (RW)
 00ED           MAC_Y:        equ 0EDh          ; write = MAC Y register [also see ACC_DR0]
 00ED           ACC_DR0:      equ MAC_Y        ; read =  MAC Accumulator, byte 0          (RW)
 00EE           MAC_CL0:      equ 0EEh          ; write = MAC Clear Accum [also see ACC_DR3]
 00EE           ACC_DR3:      equ MAC_CL0      ; read =  MAC Accumulator, byte 3          (RW)
 00EF           MAC_CL1:      equ 0EFh          ; write = MAC Clear Accum [also see ACC_DR2]
 00EF           ACC_DR2:      equ MAC_CL1      ; read =  MAC Accumulator, byte 2          (RW)
 0000           
 0000           // Multiply/Accumulate Unit 0
 00E8           MUL0_X:       equ 0E8h          ; Multiplier 0 X Register (write)          (W)
 00E9           MUL0_Y:       equ 0E9h          ; Multiplier 0 Y Register (write)          (W)
 00EA           MUL0_DH:      equ 0EAh          ; Multiplier 0 Result Data (high byte read)(R)
 00EB           MUL0_DL:      equ 0EBh          ; Multiplier 0 Result Data ( low byte read)(R)
 00EC           MAC0_X:       equ 0ECh          ; write = MAC 0 X register [also see ACC_DR1]
 00EC           ACC0_DR1:     equ MAC0_X       ; read =  MAC 0 Accumulator, byte 1        (RW)
 00ED           MAC0_Y:       equ 0EDh          ; write = MAC 0 Y register [also see ACC_DR0]
 00ED           ACC0_DR0:     equ MAC0_Y       ; read =  MAC 0 Accumulator, byte 0        (RW)
 00EE           MAC0_CL0:     equ 0EEh          ; write = MAC 0 Clear Accum [also see ACC_DR3]
 00EE           ACC0_DR3:     equ MAC0_CL0     ; read =  MAC 0 Accumulator, byte 3        (RW)
 00EF           MAC0_CL1:     equ 0EFh          ; write = MAC 0 Clear Accum [also see ACC_DR2]
 00EF           ACC0_DR2:     equ MAC0_CL1     ; read =  MAC 0 Accumulator, byte 2        (RW)
 0000           
 0000           // Multiply/Accumulate Unit 1
 00A8           MUL1_X:       equ 0A8h          ; Multiplier 1 X Register (write)          (W)
 00A9           MUL1_Y:       equ 0A9h          ; Multiplier 1 Y Register (write)          (W)
 00AA           MUL1_DH:      equ 0AAh          ; Multiplier 1 Result Data (high byte read)(R)
 00AB           MUL1_DL:      equ 0ABh          ; Multiplier 1 Result Data ( low byte read)(R)
 00AC           MAC1_X:       equ 0ACh          ; write = MAC 1 X register [also see ACC_DR1]
 00AC           ACC1_DR1:     equ MAC1_X       ; read =  MAC 1 Accumulator, byte 1        (RW)
 00AD           MAC1_Y:       equ 0ADh          ; write = MAC 1 Y register [also see ACC_DR0]
 00AD           ACC1_DR0:     equ MAC1_Y       ; read =  MAC 1 Accumulator, byte 0        (RW)
 00AE           MAC1_CL0:     equ 0AEh          ; write = MAC 1 Clear Accum [also see ACC_DR3]
 00AE           ACC1_DR3:     equ MAC1_CL0     ; read =  MAC 1 Accumulator, byte 3        (RW)
 00AF           MAC1_CL1:     equ 0AFh          ; write = MAC 1 Clear Accum [also see ACC_DR2]
 00AF           ACC1_DR2:     equ MAC1_CL1     ; read =  MAC 1 Accumulator, byte 2        (RW)
 0000           
 0000           ;------------------------------------------------------
 0000           ;  System Status and Control Registers
 0000           ;
 0000           ;  Note: The following registers are mapped into both
 0000           ;        register bank 0 AND register bank 1.
 0000           ;------------------------------------------------------
 00F7           CPU_F:        equ 0F7h          ; CPU Flag Register Access                 (RO)
 0000                                              ; Use FLAG_ masks defined at top of file
 0000           
 00FE           CPU_SCR1:     equ 0FEh          ; CPU Status and Control Register #1       (#)
 0080           CPU_SCR1_IRESS:         equ 80h    ; MASK: Boot Phase Re-entry bit
 0010           CPU_SCR1_SLIMO:         equ 10h    ; MASK: Slow Main Oscillator Mode
 0008           CPU_SCR1_ECO_ALWD_WR:   equ 08h    ; MASK: flag, ECO allowed has been written
 0004           CPU_SCR1_ECO_ALLOWED:   equ 04h    ; MASK: ECO allowed to be enabled
 0001           CPU_SCR1_IRAMDIS:       equ 01h    ; MASK: Disable RAM initialization on WDR
 0000           
 00FF           CPU_SCR0:     equ 0FFh          ; CPU Status and Control Register #2       (#)
 0080           CPU_SCR0_GIE_MASK:      equ 80h    ; MASK: Global Interrupt Enable shadow
 0020           CPU_SCR0_WDRS_MASK:     equ 20h    ; MASK: Watch Dog Timer Reset
 0010           CPU_SCR0_PORS_MASK:     equ 10h    ; MASK: power-on reset bit PORS
 0008           CPU_SCR0_SLEEP_MASK:    equ 08h    ; MASK: Enable Sleep
 0001           CPU_SCR0_STOP_MASK:     equ 01h    ; MASK: Halt CPU bit
 0000           
 0000           
 0000           ;;=============================================================================
 0000           ;;      Register Space, Bank 1
 0000           ;;=============================================================================
 0000           
 0000           ;------------------------------------------------
 0000           ;  Port Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           ; Port 0
 0000           PRT0DM0:      equ 00h          ; Port 0 Drive Mode 0                      (RW)
 0001           PRT0DM1:      equ 01h          ; Port 0 Drive Mode 1                      (RW)
 0002           PRT0IC0:      equ 02h          ; Port 0 Interrupt Control 0               (RW)
 0003           PRT0IC1:      equ 03h          ; Port 0 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 1
 0004           PRT1DM0:      equ 04h          ; Port 1 Drive Mode 0                      (RW)
 0005           PRT1DM1:      equ 05h          ; Port 1 Drive Mode 1                      (RW)
 0006           PRT1IC0:      equ 06h          ; Port 1 Interrupt Control 0               (RW)
 0007           PRT1IC1:      equ 07h          ; Port 1 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 2
 0008           PRT2DM0:      equ 08h          ; Port 2 Drive Mode 0                      (RW)
 0009           PRT2DM1:      equ 09h          ; Port 2 Drive Mode 1                      (RW)
 000A           PRT2IC0:      equ 0Ah          ; Port 2 Interrupt Control 0               (RW)
 000B           PRT2IC1:      equ 0Bh          ; Port 2 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 3
 000C           PRT3DM0:      equ 0Ch          ; Port 3 Drive Mode 0                      (RW)
 000D           PRT3DM1:      equ 0Dh          ; Port 3 Drive Mode 1                      (RW)
 000E           PRT3IC0:      equ 0Eh          ; Port 3 Interrupt Control 0               (RW)
 000F           PRT3IC1:      equ 0Fh          ; Port 3 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 4
 0010           PRT4DM0:      equ 10h          ; Port 4 Drive Mode 0                      (RW)
 0011           PRT4DM1:      equ 11h          ; Port 4 Drive Mode 1                      (RW)
 0012           PRT4IC0:      equ 12h          ; Port 4 Interrupt Control 0               (RW)
 0013           PRT4IC1:      equ 13h          ; Port 4 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 5
 0014           PRT5DM0:      equ 14h          ; Port 5 Drive Mode 0                      (RW)
 0015           PRT5DM1:      equ 15h          ; Port 5 Drive Mode 1                      (RW)
 0016           PRT5IC0:      equ 16h          ; Port 5 Interrupt Control 0               (RW)
 0017           PRT5IC1:      equ 17h          ; Port 5 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 6
 0018           PRT6DM0:      equ 18h          ; Port 6 Drive Mode 0                      (RW)
 0019           PRT6DM1:      equ 19h          ; Port 6 Drive Mode 1                      (RW)
 001A           PRT6IC0:      equ 1Ah          ; Port 6 Interrupt Control 0               (RW)
 001B           PRT6IC1:      equ 1Bh          ; Port 6 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 7
 001C           PRT7DM0:      equ 1Ch          ; Port 7 Drive Mode 0                      (RW)
 001D           PRT7DM1:      equ 1Dh          ; Port 7 Drive Mode 1                      (RW)
 001E           PRT7IC0:      equ 1Eh          ; Port 7 Interrupt Control 0               (RW)
 001F           PRT7IC1:      equ 1Fh          ; Port 7 Interrupt Control 1               (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Digital PSoC(tm) block Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           
 0000           ; Digital PSoC block 00, Basic Type B
 0020           DBB00FN:      equ 20h          ; Function Register                        (RW)
 0021           DBB00IN:      equ 21h          ;    Input Register                        (RW)
 0022           DBB00OU:      equ 22h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 01, Basic Type B
 0024           DBB01FN:      equ 24h          ; Function Register                        (RW)
 0025           DBB01IN:      equ 25h          ;    Input Register                        (RW)
 0026           DBB01OU:      equ 26h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 02, Communications Type B
 0028           DCB02FN:      equ 28h          ; Function Register                        (RW)
 0029           DCB02IN:      equ 29h          ;    Input Register                        (RW)
 002A           DCB02OU:      equ 2Ah          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 03, Communications Type B
 002C           DCB03FN:      equ 2Ch          ; Function Register                        (RW)
 002D           DCB03IN:      equ 2Dh          ;    Input Register                        (RW)
 002E           DCB03OU:      equ 2Eh          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 10, Basic Type B
 0030           DBB10FN:      equ 30h          ; Function Register                        (RW)
 0031           DBB10IN:      equ 31h          ;    Input Register                        (RW)
 0032           DBB10OU:      equ 32h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 11, Basic Type B
 0034           DBB11FN:      equ 34h          ; Function Register                        (RW)
 0035           DBB11IN:      equ 35h          ;    Input Register                        (RW)
 0036           DBB11OU:      equ 36h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 12, Communications Type B
 0038           DCB12FN:      equ 38h          ; Function Register                        (RW)
 0039           DCB12IN:      equ 39h          ;    Input Register                        (RW)
 003A           DCB12OU:      equ 3Ah          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 13, Communications Type B
 003C           DCB13FN:      equ 3Ch          ; Function Register                        (RW)
 003D           DCB13IN:      equ 3Dh          ;    Input Register                        (RW)
 003E           DCB13OU:      equ 3Eh          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 20, Basic Type B
 0040           DBB20FN:      equ 40h          ; Function Register                        (RW)
 0041           DBB20IN:      equ 41h          ;    Input Register                        (RW)
 0042           DBB20OU:      equ 42h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 21, Basic Type B
 0044           DBB21FN:      equ 44h          ; Function Register                        (RW)
 0045           DBB21IN:      equ 45h          ;    Input Register                        (RW)
 0046           DBB21OU:      equ 46h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 22, Communications Type B
 0048           DCB22FN:      equ 48h          ; Function Register                        (RW)
 0049           DCB22IN:      equ 49h          ;    Input Register                        (RW)
 004A           DCB22OU:      equ 4Ah          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 23, Communications Type B
 004C           DCB23FN:      equ 4Ch          ; Function Register                        (RW)
 004D           DCB23IN:      equ 4Dh          ;    Input Register                        (RW)
 004E           DCB23OU:      equ 4Eh          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 30, Basic Type B
 0050           DBB30FN:      equ 50h          ; Function Register                        (RW)
 0051           DBB30IN:      equ 51h          ;    Input Register                        (RW)
 0052           DBB30OU:      equ 52h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 31, Basic Type B
 0054           DBB31FN:      equ 54h          ; Function Register                        (RW)
 0055           DBB31IN:      equ 55h          ;    Input Register                        (RW)
 0056           DBB31OU:      equ 56h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 32, Communications Type B
 0058           DCB32FN:      equ 58h          ; Function Register                        (RW)
 0059           DCB32IN:      equ 59h          ;    Input Register                        (RW)
 005A           DCB32OU:      equ 5Ah          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 33, Communications Type B
 005C           DCB33FN:      equ 5Ch          ; Function Register                        (RW)
 005D           DCB33IN:      equ 5Dh          ;    Input Register                        (RW)
 005E           DCB33OU:      equ 5Eh          ;   Output Register                        (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  System and Global Resource Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           
 0060           CLK_CR0:      equ 60h          ; Analog Column Clock Select Register 0    (RW)
 00C0           CLK_CR0_ACOLUMN_3:    equ 0C0h    ; MASK: Specify clock for analog cloumn
 0030           CLK_CR0_ACOLUMN_2:    equ 30h    ; MASK: Specify clock for analog cloumn
 000C           CLK_CR0_ACOLUMN_1:    equ 0Ch    ; MASK: Specify clock for analog cloumn
 0003           CLK_CR0_ACOLUMN_0:    equ 03h    ; MASK: Specify clock for analog cloumn
 0000           
 0061           CLK_CR1:      equ 61h          ; Analog Clock Source Select Register 1    (RW)
 0040           CLK_CR1_SHDIS:        equ 40h    ; MASK: Sample and Hold Disable (all Columns)
 0038           CLK_CR1_ACLK1:        equ 38h    ; MASK: Digital PSoC block for analog source
 0007           CLK_CR1_ACLK2:        equ 07h    ; MASK: Digital PSoC block for analog source
 0000           
 0062           ABF_CR0:      equ 62h          ; Analog Output Buffer Control Register 0  (RW)
 0080           ABF_CR0_ACOL1MUX:     equ 80h    ; MASK: Analog Column 1 Mux control
 0040           ABF_CR0_ACOL2MUX:     equ 40h    ; MASK: Analog Column 2 Mux control
 0020           ABF_CR0_ABUF1EN:      equ 20h    ; MASK: Enable ACol 1 analog buffer (P0[5])
 0010           ABF_CR0_ABUF2EN:      equ 10h    ; MASK: Enable ACol 2 analog buffer (P0[4])
 0008           ABF_CR0_ABUF0EN:      equ 08h    ; MASK: Enable ACol 0 analog buffer (P0[3])
 0004           ABF_CR0_ABUF3EN:      equ 04h    ; MASK: Enable ACol 3 analog buffer (P0[2])
 0002           ABF_CR0_BYPASS:       equ 02h    ; MASK: Bypass the analog buffers
 0001           ABF_CR0_PWR:          equ 01h    ; MASK: High power mode on all analog buffers
 0000           
 0063           AMD_CR0:      equ 63h          ; Analog Modulator Control Register 0      (RW)
 0070           AMD_CR0_AMOD2:        equ 70h    ; MASK: Modulation source for analog column 2
 0007           AMD_CR0_AMOD0:        equ 07h    ; MASK: Modulation source for analog column 1
 0000           
 0066           AMD_CR1:      equ 66h          ; Analog Modulator Control Register 1      (RW)
 0070           AMD_CR1_AMOD3:        equ 70h    ; MASK: Modulation ctrl for analog column 3
 0007           AMD_CR1_AMOD1:        equ 07h    ; MASK: Modulation ctrl for analog column 1
 0000           
 0067           ALT_CR0:      equ 67h          ; Analog Look Up Table (LUT) Register 0    (RW)
 00F0           ALT_CR0_LUT1:         equ 0F0h    ; MASK: Look up table 1 selection
 000F           ALT_CR0_LUT0:         equ 0Fh    ; MASK: Look up table 0 selection
 0000           
 0068           ALT_CR1:      equ 68h          ; Analog Look Up Table (LUT) Register 1    (RW)
 00F0           ALT_CR1_LUT3:         equ 0F0h    ; MASK: Look up table 3 selection
 000F           ALT_CR1_LUT2:         equ 0Fh    ; MASK: Look up table 2 selection
 0000           
 0069           CLK_CR2:      equ 69h          ; Analog Clock Source Control Register 2   (RW)
 0008           CLK_CR2_ACLK1R:       equ 08h    ; MASK: Analog Clock 1 selection range
 0001           CLK_CR2_ACLK0R:       equ 01h    ; MASK: Analog Clock 0 selection range
 0000           
 0000           ;------------------------------------------------
 0000           ;  Global Digital Interconnects
 0000           ;------------------------------------------------
 0000           
 00D0           GDI_O_IN:     equ 0D0h          ; Global Dig Interconnect Odd Inputs Reg   (RW)
 00D1           GDI_E_IN:     equ 0D1h          ; Global Dig Interconnect Even Inputs Reg  (RW)
 00D2           GDI_O_OU:     equ 0D2h          ; Global Dig Interconnect Odd Outputs Reg  (RW)
 00D3           GDI_E_OU:     equ 0D3h          ; Global Dig Interconnect Even Outputs Reg (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Clock and System Control Registers
 0000           ;------------------------------------------------
 0000           
 00DD           OSC_GO_EN:    equ 0DDh          ; Oscillator to Global Outputs Enable Register (RW)
 0080           OSC_GOEN_SLPINT:      equ 80h	 ; Enable Sleep Timer onto GOE[7]
 0040           OSC_GOEN_VC3:         equ 40h    ; Enable VC3 onto GOE[6]
 0020           OSC_GOEN_VC2:         equ 20h    ; Enable VC2 onto GOE[5]
 0010           OSC_GOEN_VC1:         equ 10h    ; Enable VC1 onto GOE[4]
 0008           OSC_GOEN_SYSCLKX2:    equ 08h    ; Enable 2X SysClk onto GOE[3]
 0004           OSC_GOEN_SYSCLK:      equ 04h    ; Enable 1X SysClk onto GOE[2]
 0002           OSC_GOEN_CLK24M:      equ 02h    ; Enable 24 MHz clock onto GOE[1]
 0001           OSC_GOEN_CLK32K:      equ 01h    ; Enable 32 kHz clock onto GOE[0]
 0000           
 00DE           OSC_CR4:      equ 0DEh          ; Oscillator Control Register 4            (RW)
 0003           OSC_CR4_VC3:          equ 03h    ; MASK: System VC3 Clock source
 0000           
 00DF           OSC_CR3:      equ 0DFh          ; Oscillator Control Register 3            (RW)
 0000           
 00E0           OSC_CR0:      equ 0E0h          ; System Oscillator Control Register 0     (RW)
 0080           OSC_CR0_32K_SELECT:   equ 80h    ; MASK: Enable/Disable External XTAL Osc
 0040           OSC_CR0_PLL_MODE:     equ 40h    ; MASK: Enable/Disable PLL
 0020           OSC_CR0_NO_BUZZ:      equ 20h    ; MASK: Bandgap always powered/BUZZ bandgap
 0018           OSC_CR0_SLEEP:        equ 18h    ; MASK: Set Sleep timer freq/period
 0000           OSC_CR0_SLEEP_512Hz:  equ 00h    ;     Set sleep bits for 1.95ms period
 0008           OSC_CR0_SLEEP_64Hz:   equ 08h    ;     Set sleep bits for 15.6ms period
 0010           OSC_CR0_SLEEP_8Hz:    equ 10h    ;     Set sleep bits for 125ms period
 0018           OSC_CR0_SLEEP_1Hz:    equ 18h    ;     Set sleep bits for 1 sec period
 0007           OSC_CR0_CPU:          equ 07h    ; MASK: Set CPU Frequency
 0000           OSC_CR0_CPU_3MHz:     equ 00h    ;     set CPU Freq bits for 3MHz Operation
 0001           OSC_CR0_CPU_6MHz:     equ 01h    ;     set CPU Freq bits for 6MHz Operation
 0002           OSC_CR0_CPU_12MHz:    equ 02h    ;     set CPU Freq bits for 12MHz Operation
 0003           OSC_CR0_CPU_24MHz:    equ 03h    ;     set CPU Freq bits for 24MHz Operation
 0004           OSC_CR0_CPU_1d5MHz:   equ 04h    ;     set CPU Freq bits for 1.5MHz Operation
 0005           OSC_CR0_CPU_750kHz:   equ 05h    ;     set CPU Freq bits for 750kHz Operation
 0006           OSC_CR0_CPU_187d5kHz: equ 06h    ;     set CPU Freq bits for 187.5kHz Operation
 0007           OSC_CR0_CPU_93d7kHz:  equ 07h    ;     set CPU Freq bits for 93.7kHz Operation
 0000           
 00E1           OSC_CR1:      equ 0E1h          ; System VC1/VC2 Divider Control Register  (RW)
 00F0           OSC_CR1_VC1:          equ 0F0h    ; MASK: System VC1 24MHz/External Clk divider
 000F           OSC_CR1_VC2:          equ 0Fh    ; MASK: System VC2 24MHz/External Clk divider
 0000           
 00E2           OSC_CR2:      equ 0E2h          ; Oscillator Control Register 2            (RW)
 0004           OSC_CR2_EXTCLKEN:     equ 04h    ; MASK: Enable/Disable External Clock
 0001           OSC_CR2_SYSCLKX2DIS:  equ 01h    ; MASK: Enable/Disable 48MHz clock source
 0000           
 00E3           VLT_CR:       equ 0E3h          ; Voltage Monitor Control Register         (RW)
 0080           VLT_CR_SMP:           equ 80h    ; MASK: Enable Switch Mode Pump
 0030           VLT_CR_PORLEV:        equ 30h    ; MASK: Mask for Power on Reset level control
 0000           VLT_CR_POR_LOW:       equ 00h    ;   Lowest  Precision Power-on Reset trip point
 0010           VLT_CR_POR_MID:       equ 10h    ;   Middle  Precision Power-on Reset trip point
 0020           VLT_CR_POR_HIGH:      equ 20h    ;   Highest Precision Power-on Reset trip point
 0008           VLT_CR_LVDTBEN:       equ 08h    ; MASK: Enable the CPU Throttle Back on LVD
 0007           VLT_CR_VM:            equ 07h    ; MASK: Mask for Voltage Monitor level setting
 0000           VLT_CR_3V0_POR:       equ 00h    ; -- deprecated symbols --
 0010           VLT_CR_4V5_POR:       equ 10h    ;    deprecated
 0020           VLT_CR_4V75_POR:      equ 20h    ;    deprecated
 0030           VLT_CR_DISABLE:       equ 30h    ;    deprecated
 0000           
 00E4           VLT_CMP:      equ 0E4h          ; Voltage Monitor Comparators Register     (R)
 0004           VLT_CMP_PUMP:         equ 04h    ; MASK: Vcc below SMP trip level
 0002           VLT_CMP_LVD:          equ 02h    ; MASK: Vcc below LVD trip level
 0001           VLT_CMP_PPOR:         equ 01h    ; MASK: Vcc below PPOR trip level
 0000           
 00E7           DEC_CR2:      equ 0E7h          ; Decimator Control Register 2             (RW)
 00E8           IMO_TR:       equ 0E8h          ; Internal Main Oscillator Trim Register   (W)
 00E9           ILO_TR:       equ 0E9h          ; Internal Low-speed Oscillator Trim       (W)
 00EA           BDG_TR:       equ 0EAh          ; Band Gap Trim Register                   (W)
 00EB           ECO_TR:       equ 0EBh          ; External Oscillator Trim Register        (W)
 0000           
 0000           ;;=============================================================================
 0000           ;;      M8C System Macros
 0000           ;;  These macros should be used when their functions are needed.
 0000           ;;=============================================================================
 0000           
 0000           ;----------------------------------------------------
 0000           ;  Swapping Register Banks
 0000           ;----------------------------------------------------
 0000               macro M8C_SetBank0
 0000               and   F, ~FLAG_XIO_MASK
 0000               macro M8C_SetBank1
 0000               or    F, FLAG_XIO_MASK
 0000               macro M8C_EnableGInt
 0000               or    F, FLAG_GLOBAL_IE
 0000               macro M8C_DisableGInt
 0000               and   F, ~FLAG_GLOBAL_IE
 0000               macro M8C_DisableIntMask
 0000               and   reg[@0], ~@1              ; disable specified interrupt enable bit
 0000               macro M8C_EnableIntMask
 0000               or    reg[@0], @1               ; enable specified interrupt enable bit
 0000               macro M8C_ClearIntFlag
 0000               mov   reg[@0], ~@1              ; clear specified interrupt enable bit
 0000               macro M8C_EnableWatchDog
 0000               and   reg[CPU_SCR0], ~CPU_SCR0_PORS_MASK
 0000               macro M8C_ClearWDT
 0000               mov   reg[RES_WDT], 00h
 0000               macro M8C_ClearWDTAndSleep
 0000               mov   reg[RES_WDT], 38h
 0000               macro M8C_Stall
 0000               or    reg[ASY_CR], ASY_CR_SYNCEN
 0000               macro M8C_Unstall
 0000               and   reg[ASY_CR], ~ASY_CR_SYNCEN
 0000               macro M8C_Sleep
 0000               or    reg[CPU_SCR0], CPU_SCR0_SLEEP_MASK
 0000               ; The next instruction to be executed depends on the state of the
 0000               ; various interrupt enable bits. If some interrupts are enabled
 0000               ; and the global interrupts are disabled, the next instruction will
 0000               ; be the one that follows the invocation of this macro. If global
 0000               ; interrupts are also enabled then the next instruction will be
 0000               ; from the interrupt vector table. If no interrupts are enabled
 0000               ; then the CPU sleeps forever.
 0000               macro M8C_Stop
 0000               ; In general, you probably don't want to do this, but here's how:
 0000               or    reg[CPU_SCR0], CPU_SCR0_STOP_MASK
 0000               ; Next instruction to be executed is located in the interrupt
 0000               ; vector table entry for Power-On Reset.
 0000               macro M8C_Reset
 0000               ; Restore CPU to the power-on reset state.
 0000               mov A, 0
 0000               SSC
 0000               ; Next non-supervisor instruction will be at interrupt vector 0.
 0000               macro Suspend_CodeCompressor
 0000               or   F, 0
 0000               macro Resume_CodeCompressor
 0000               add  SP, 0
                export LoadConfigTBL_kipr_2_Bank1
                export LoadConfigTBL_kipr_2_Bank0
                export LoadConfigTBL_kipr_2_Ordered
                AREA lit(rom, rel)
 0000           LoadConfigTBL_kipr_2_Bank0:
 0000           ;  Instance name DelSig, User Module DelSig
 0000           ;       Instance name DelSig, Block Name ADC1(ASC10)
 0000 8088              db              80h, 88h                ;DelSig_AtoD1cr0(ASC10CR0)
 0002 8100              db              81h, 00h                ;DelSig_AtoD1cr1(ASC10CR1)
 0004 8200              db              82h, 00h                ;DelSig_AtoD1cr2(ASC10CR2)
 0006 83EC              db              83h, ech                ;DelSig_AtoD1cr3(ASC10CR3)
 0008           ;       Instance name DelSig, Block Name ADC2(ASD20)
 0008 9090              db              90h, 90h                ;DelSig_AtoD2cr0(ASD20CR0)
 000A 9100              db              91h, 00h                ;DelSig_AtoD2cr1(ASD20CR1)
 000C 9240              db              92h, 40h                ;DelSig_AtoD2cr2(ASD20CR2)
 000E 93E0              db              93h, e0h                ;DelSig_AtoD2cr3(ASD20CR3)
 0010           ;       Instance name DelSig, Block Name PWM(DBB30)
 0010 5300              db              53h, 00h                ;DelSig_PWM_CR0(DBB30CR0)
 0012 51FF              db              51h, ffh                ;DelSig_PWM_DR1(DBB30DR1)
 0014 5201              db              52h, 01h                ;DelSig_PWM_DR2(DBB30DR2)
 0016           ;  Instance name ENC1A_NEDGE, User Module DigInv
 0016           ;       Instance name ENC1A_NEDGE, Block Name DigInv(DBB10)
 0016 3300              db              33h, 00h                ;ENC1A_NEDGE_CONTROL_REG(DBB10CR0)
 0018 3100              db              31h, 00h                ;ENC1A_NEDGE_PERIOD_REG (DBB10DR1)
 001A 3200              db              32h, 00h                ;ENC1A_NEDGE_COMPARE_REG(DBB10DR2)
 001C           ;  Instance name ENC1A_PEDGE, User Module DigBuf
 001C           ;       Instance name ENC1A_PEDGE, Block Name DigBuf(DBB00)
 001C 2303              db              23h, 03h                ;ENC1A_PEDGE_CONTROL_REG(DBB00CR0)
 001E 2100              db              21h, 00h                ;ENC1A_PEDGE_DATA_1_REG(DBB00DR1)
 0020 2200              db              22h, 00h                ;ENC1A_PEDGE_DATA_2_REG(DBB00DR2)
 0022           ;  Instance name ENC1B_NEDGE, User Module DigInv
 0022           ;       Instance name ENC1B_NEDGE, Block Name DigInv(DBB21)
 0022 4700              db              47h, 00h                ;ENC1B_NEDGE_CONTROL_REG(DBB21CR0)
 0024 4500              db              45h, 00h                ;ENC1B_NEDGE_PERIOD_REG (DBB21DR1)
 0026 4600              db              46h, 00h                ;ENC1B_NEDGE_COMPARE_REG(DBB21DR2)
 0028           ;  Instance name ENC1B_PEDGE, User Module DigBuf
 0028           ;       Instance name ENC1B_PEDGE, Block Name DigBuf(DBB11)
 0028 3703              db              37h, 03h                ;ENC1B_PEDGE_CONTROL_REG(DBB11CR0)
 002A 3500              db              35h, 00h                ;ENC1B_PEDGE_DATA_1_REG(DBB11DR1)
 002C 3600              db              36h, 00h                ;ENC1B_PEDGE_DATA_2_REG(DBB11DR2)
 002E           ;  Instance name LightSensor, User Module PGA
 002E           ;       Instance name LightSensor, Block Name GAIN(ACB00)
 002E 71FD              db              71h, fdh                ;LightSensor_GAIN_CR0(ACB00CR0)
 0030 7221              db              72h, 21h                ;LightSensor_GAIN_CR1(ACB00CR1)
 0032 7320              db              73h, 20h                ;LightSensor_GAIN_CR2(ACB00CR2)
 0034 7000              db              70h, 00h                ;LightSensor_GAIN_CR3(ACB00CR3)
 0036           ;  Instance name PWMA, User Module PWM8
 0036           ;       Instance name PWMA, Block Name PWM8(DCB03)
 0036 2F00              db              2fh, 00h                ;PWMA_CONTROL_REG(DCB03CR0)
 0038 2DFF              db              2dh, ffh                ;PWMA_PERIOD_REG(DCB03DR1)
 003A 2E00              db              2eh, 00h                ;PWMA_COMPARE_REG(DCB03DR2)
 003C           ;  Instance name PWMB, User Module PWM8
 003C           ;       Instance name PWMB, Block Name PWM8(DBB20)
 003C 4300              db              43h, 00h                ;PWMB_CONTROL_REG(DBB20CR0)
 003E 41FF              db              41h, ffh                ;PWMB_PERIOD_REG(DBB20DR1)
 0040 4200              db              42h, 00h                ;PWMB_COMPARE_REG(DBB20DR2)
 0042           ;  Instance name Servo0, User Module PWM16
 0042           ;       Instance name Servo0, Block Name PWM16_LSB(DBB01)
 0042 2700              db              27h, 00h                ;Servo0_CONTROL_LSB_REG(DBB01CR0)
 0044 251F              db              25h, 1fh                ;Servo0_PERIOD_LSB_REG(DBB01DR1)
 0046 26E7              db              26h, e7h                ;Servo0_COMPARE_LSB_REG(DBB01DR2)
 0048           ;       Instance name Servo0, Block Name PWM16_MSB(DCB02)
 0048 2B00              db              2bh, 00h                ;Servo0_CONTROL_MSB_REG(DCB02CR0)
 004A 294E              db              29h, 4eh                ;Servo0_PERIOD_MSB_REG(DCB02DR1)
 004C 2A03              db              2ah, 03h                ;Servo0_COMPARE_MSB_REG(DCB02DR2)
 004E           ;  Instance name Servo1, User Module PWM16
 004E           ;       Instance name Servo1, Block Name PWM16_LSB(DCB22)
 004E 4B00              db              4bh, 00h                ;Servo1_CONTROL_LSB_REG(DCB22CR0)
 0050 491F              db              49h, 1fh                ;Servo1_PERIOD_LSB_REG(DCB22DR1)
 0052 4AE7              db              4ah, e7h                ;Servo1_COMPARE_LSB_REG(DCB22DR2)
 0054           ;       Instance name Servo1, Block Name PWM16_MSB(DCB23)
 0054 4F00              db              4fh, 00h                ;Servo1_CONTROL_MSB_REG(DCB23CR0)
 0056 4D4E              db              4dh, 4eh                ;Servo1_PERIOD_MSB_REG(DCB23DR1)
 0058 4E03              db              4eh, 03h                ;Servo1_COMPARE_MSB_REG(DCB23DR2)
 005A           ;  Instance name UART, User Module UART
 005A           ;       Instance name UART, Block Name RX(DCB13)
 005A 3F00              db              3fh, 00h                ;UART_RX_CONTROL_REG(DCB13CR0)
 005C 3D00              db              3dh, 00h                ;UART_(DCB13DR1)
 005E 3E00              db              3eh, 00h                ;UART_RX_BUFFER_REG (DCB13DR2)
 0060           ;       Instance name UART, Block Name TX(DCB12)
 0060 3B00              db              3bh, 00h                ;UART_TX_CONTROL_REG(DCB12CR0)
 0062 3900              db              39h, 00h                ;UART_TX_BUFFER_REG (DCB12DR1)
 0064 3A00              db              3ah, 00h                ;UART_(DCB12DR2)
 0066           ;  Instance name VelTimer, User Module Timer24
 0066           ;       Instance name VelTimer, Block Name TIMER24_ISB(DCB32)
 0066 5B00              db              5bh, 00h                ;VelTimer_CONTROL_ISB_REG(DCB32CR0)
 0068 59FF              db              59h, ffh                ;VelTimer_PERIOD_ISB_REG(DCB32DR1)
 006A 5A00              db              5ah, 00h                ;VelTimer_COMPARE_ISB_REG(DCB32DR2)
 006C           ;       Instance name VelTimer, Block Name TIMER24_LSB(DBB31)
 006C 5700              db              57h, 00h                ;VelTimer_CONTROL_LSB_REG(DBB31CR0)
 006E 55FF              db              55h, ffh                ;VelTimer_PERIOD_LSB_REG(DBB31DR1)
 0070 5600              db              56h, 00h                ;VelTimer_COMPARE_LSB_REG(DBB31DR2)
 0072           ;       Instance name VelTimer, Block Name TIMER24_MSB(DCB33)
 0072 5F06              db              5fh, 06h                ;VelTimer_CONTROL_MSB_REG(DCB33CR0)
 0074 5DFF              db              5dh, ffh                ;VelTimer_PERIOD_MSB_REG(DCB33DR1)
 0076 5E00              db              5eh, 00h                ;VelTimer_COMPARE_MSB_REG(DCB33DR2)
 0078           ;  Global Register values Bank 0
 0078 602A              db              60h, 2ah                ; AnalogColumnInputSelect register (AMX_IN)
 007A 6600              db              66h, 00h                ; AnalogComparatorControl1 register (CMP_CR1)
 007C 6335              db              63h, 35h                ; AnalogReferenceControl register (ARF_CR)
 007E 6500              db              65h, 00h                ; AnalogSyncControl register (ASY_CR)
 0080 E601              db              e6h, 01h                ; DecimatorControl_0 register (DEC_CR0)
 0082 E746              db              e7h, 46h                ; DecimatorControl_1 register (DEC_CR1)
 0084 D600              db              d6h, 00h                ; I2CConfig register (I2C_CFG)
 0086 B010              db              b0h, 10h                ; Row_0_InputMux register (RDI0RI)
 0088 B100              db              b1h, 00h                ; Row_0_InputSync register (RDI0SYN)
 008A B200              db              b2h, 00h                ; Row_0_LogicInputAMux register (RDI0IS)
 008C B333              db              b3h, 33h                ; Row_0_LogicSelect_0 register (RDI0LT0)
 008E B433              db              b4h, 33h                ; Row_0_LogicSelect_1 register (RDI0LT1)
 0090 B501              db              b5h, 01h                ; Row_0_OutputDrive_0 register (RDI0SRO0)
 0092 B610              db              b6h, 10h                ; Row_0_OutputDrive_1 register (RDI0SRO1)
 0094 B855              db              b8h, 55h                ; Row_1_InputMux register (RDI1RI)
 0096 B900              db              b9h, 00h                ; Row_1_InputSync register (RDI1SYN)
 0098 BA10              db              bah, 10h                ; Row_1_LogicInputAMux register (RDI1IS)
 009A BB33              db              bbh, 33h                ; Row_1_LogicSelect_0 register (RDI1LT0)
 009C BC33              db              bch, 33h                ; Row_1_LogicSelect_1 register (RDI1LT1)
 009E BD10              db              bdh, 10h                ; Row_1_OutputDrive_0 register (RDI1SRO0)
 00A0 BE00              db              beh, 00h                ; Row_1_OutputDrive_1 register (RDI1SRO1)
 00A2 C001              db              c0h, 01h                ; Row_2_InputMux register (RDI2RI)
 00A4 C100              db              c1h, 00h                ; Row_2_InputSync register (RDI2SYN)
 00A6 C220              db              c2h, 20h                ; Row_2_LogicInputAMux register (RDI2IS)
 00A8 C333              db              c3h, 33h                ; Row_2_LogicSelect_0 register (RDI2LT0)
 00AA C433              db              c4h, 33h                ; Row_2_LogicSelect_1 register (RDI3LT1)
 00AC C580              db              c5h, 80h                ; Row_2_OutputDrive_0 register (RDI2SRO0)
 00AE C620              db              c6h, 20h                ; Row_2_OutputDrive_1 register (RDI2SRO1)
 00B0 C855              db              c8h, 55h                ; Row_3_InputMux register (RDI3RI)
 00B2 C900              db              c9h, 00h                ; Row_3_InputSync register (RDI3SYN)
 00B4 CA30              db              cah, 30h                ; Row_3_LogicInputAMux register (RDI3IS)
 00B6 CB33              db              cbh, 33h                ; Row_3_LogicSelect_0 register (RDI3LT0)
 00B8 CC33              db              cch, 33h                ; Row_3_LogicSelect_1 register (RDI3LT1)
 00BA CD00              db              cdh, 00h                ; Row_3_OutputDrive_0 register (RDI3SRO0)
 00BC CE00              db              ceh, 00h                ; Row_3_OutputDrive_1 register (RDI3SRO1)
 00BE 6C00              db              6ch, 00h                ; TMP_DR0 register (TMP_DR0)
 00C0 6D00              db              6dh, 00h                ; TMP_DR1 register (TMP_DR1)
 00C2 6E00              db              6eh, 00h                ; TMP_DR2 register (TMP_DR2)
 00C4 6F00              db              6fh, 00h                ; TMP_DR3 register (TMP_DR3)
 00C6 FF                db              ffh
 00C7           LoadConfigTBL_kipr_2_Bank1:
 00C7           ;  Instance name DelSig, User Module DelSig
 00C7           ;       Instance name DelSig, Block Name ADC1(ASC10)
 00C7           ;       Instance name DelSig, Block Name ADC2(ASD20)
 00C7           ;       Instance name DelSig, Block Name PWM(DBB30)
 00C7 5031              db              50h, 31h                ;DelSig_PWM_FN(DBB30FN)
 00C9 5115              db              51h, 15h                ;DelSig_PWM_SL(DBB30IN)
 00CB 5240              db              52h, 40h                ;DelSig_PWM_OS(DBB30OU)
 00CD           ;  Instance name ENC1A_NEDGE, User Module DigInv
 00CD           ;       Instance name ENC1A_NEDGE, Block Name DigInv(DBB10)
 00CD 3020              db              30h, 20h                ;ENC1A_NEDGE_FUNC_REG   (DBB10FN)
 00CF 310E              db              31h, 0eh                ;ENC1A_NEDGE_INPUT_REG  (DBB10IN)
 00D1 3240              db              32h, 40h                ;ENC1A_NEDGE_OUTPUT_REG (DBB10OU)
 00D3           ;  Instance name ENC1A_PEDGE, User Module DigBuf
 00D3           ;       Instance name ENC1A_PEDGE, Block Name DigBuf(DBB00)
 00D3 2022              db              20h, 22h                ;ENC1A_PEDGE_FUNC_REG(DBB00FN)
 00D5 21E0              db              21h, e0h                ;ENC1A_PEDGE_INPUT_REG(DBB00IN)
 00D7 2240              db              22h, 40h                ;ENC1A_PEDGE_OUTPUT_REG(DBB00OU)
 00D9           ;  Instance name ENC1B_NEDGE, User Module DigInv
 00D9           ;       Instance name ENC1B_NEDGE, Block Name DigInv(DBB21)
 00D9 4420              db              44h, 20h                ;ENC1B_NEDGE_FUNC_REG   (DBB21FN)
 00DB 450C              db              45h, 0ch                ;ENC1B_NEDGE_INPUT_REG  (DBB21IN)
 00DD 4640              db              46h, 40h                ;ENC1B_NEDGE_OUTPUT_REG (DBB21OU)
 00DF           ;  Instance name ENC1B_PEDGE, User Module DigBuf
 00DF           ;       Instance name ENC1B_PEDGE, Block Name DigBuf(DBB11)
 00DF 3422              db              34h, 22h                ;ENC1B_PEDGE_FUNC_REG(DBB11FN)
 00E1 35C0              db              35h, c0h                ;ENC1B_PEDGE_INPUT_REG(DBB11IN)
 00E3 3640              db              36h, 40h                ;ENC1B_PEDGE_OUTPUT_REG(DBB11OU)
 00E5           ;  Instance name LightSensor, User Module PGA
 00E5           ;       Instance name LightSensor, Block Name GAIN(ACB00)
 00E5           ;  Instance name PWMA, User Module PWM8
 00E5           ;       Instance name PWMA, Block Name PWM8(DCB03)
 00E5 2C21              db              2ch, 21h                ;PWMA_FUNC_REG(DCB03FN)
 00E7 2D16              db              2dh, 16h                ;PWMA_INPUT_REG(DCB03IN)
 00E9 2E44              db              2eh, 44h                ;PWMA_OUTPUT_REG(DCB03OU)
 00EB           ;  Instance name PWMB, User Module PWM8
 00EB           ;       Instance name PWMB, Block Name PWM8(DBB20)
 00EB 4021              db              40h, 21h                ;PWMB_FUNC_REG(DBB20FN)
 00ED 4111              db              41h, 11h                ;PWMB_INPUT_REG(DBA20IN)
 00EF 4245              db              42h, 45h                ;PWMB_OUTPUT_REG(DBA20OU)
 00F1           ;  Instance name Servo0, User Module PWM16
 00F1           ;       Instance name Servo0, Block Name PWM16_LSB(DBB01)
 00F1 2401              db              24h, 01h                ;Servo0_FUNC_LSB_REG(DBB01FN)
 00F3 2516              db              25h, 16h                ;Servo0_INPUT_LSB_REG(DBB01IN)
 00F5 2640              db              26h, 40h                ;Servo0_OUTPUT_LSB_REG(DBB01OU)
 00F7           ;       Instance name Servo0, Block Name PWM16_MSB(DCB02)
 00F7 2821              db              28h, 21h                ;Servo0_FUNC_MSB_REG(DCB02FN)
 00F9 2936              db              29h, 36h                ;Servo0_INPUT_MSB_REG(DCB02IN)
 00FB 2A47              db              2ah, 47h                ;Servo0_OUTPUT_MSB_REG(DCB02OU)
 00FD           ;  Instance name Servo1, User Module PWM16
 00FD           ;       Instance name Servo1, Block Name PWM16_LSB(DCB22)
 00FD 4801              db              48h, 01h                ;Servo1_FUNC_LSB_REG(DCB22FN)
 00FF 4916              db              49h, 16h                ;Servo1_INPUT_LSB_REG(DCB22IN)
 0101 4A40              db              4ah, 40h                ;Servo1_OUTPUT_LSB_REG(DCB22OU)
 0103           ;       Instance name Servo1, Block Name PWM16_MSB(DCB23)
 0103 4C21              db              4ch, 21h                ;Servo1_FUNC_MSB_REG(DCB23FN)
 0105 4D36              db              4dh, 36h                ;Servo1_INPUT_MSB_REG(DCB23IN)
 0107 4E47              db              4eh, 47h                ;Servo1_OUTPUT_MSB_REG(DCB23OU)
 0109           ;  Instance name UART, User Module UART
 0109           ;       Instance name UART, Block Name RX(DCB13)
 0109 3C05              db              3ch, 05h                ;UART_RX_FUNC_REG   (DCB13FN)
 010B 3DF1              db              3dh, f1h                ;UART_RX_INPUT_REG  (DCB13IN)
 010D 3E40              db              3eh, 40h                ;UART_RX_OUTPUT_REG (DCB13OU)
 010F           ;       Instance name UART, Block Name TX(DCB12)
 010F 380D              db              38h, 0dh                ;UART_TX_FUNC_REG   (DCB12FN)
 0111 3901              db              39h, 01h                ;UART_TX_INPUT_REG  (DCB12IN)
 0113 3A45              db              3ah, 45h                ;UART_TX_OUTPUT_REG (DCB12OU)
 0115           ;  Instance name VelTimer, User Module Timer24
 0115           ;       Instance name VelTimer, Block Name TIMER24_ISB(DCB32)
 0115 5800              db              58h, 00h                ;VelTimer_FUNC_ISB_REG(DCB32FN)
 0117 5934              db              59h, 34h                ;VelTimer_INPUT_ISB_REG(DCB32IN)
 0119 5A80              db              5ah, 80h                ;VelTimer_OUTPUT_ISB_REG(DCB32OU)
 011B           ;       Instance name VelTimer, Block Name TIMER24_LSB(DBB31)
 011B 5400              db              54h, 00h                ;VelTimer_FUNC_LSB_REG(DBB31FN)
 011D 5504              db              55h, 04h                ;VelTimer_INPUT_LSB_REG(DBB31IN)
 011F 5680              db              56h, 80h                ;VelTimer_OUTPUT_LSB_REG(DBB31OU)
 0121           ;       Instance name VelTimer, Block Name TIMER24_MSB(DCB33)
 0121 5C20              db              5ch, 20h                ;VelTimer_FUNC_MSB_REG(DCB33FN)
 0123 5D34              db              5dh, 34h                ;VelTimer_INPUT_MSB_REG(DCB33IN)
 0125 5E80              db              5eh, 80h                ;VelTimer_OUTPUT_MSB_REG(DCB33OU)
 0127           ;  Global Register values Bank 1
 0127 6100              db              61h, 00h                ; AnalogClockSelect1 register (CLK_CR1)
 0129 6900              db              69h, 00h                ; AnalogClockSelect2 register (CLK_CR2)
 012B 6000              db              60h, 00h                ; AnalogColumnClockSelect register (CLK_CR0)
 012D 6280              db              62h, 80h                ; AnalogIOControl_0 register (ABF_CR0)
 012F 6733              db              67h, 33h                ; AnalogLUTControl0 register (ALT_CR0)
 0131 6833              db              68h, 33h                ; AnalogLUTControl1 register (ALT_CR1)
 0133 6300              db              63h, 00h                ; AnalogModulatorControl_0 register (AMD_CR0)
 0135 6600              db              66h, 00h                ; AnalogModulatorControl_1 register (AMD_CR1)
 0137 D100              db              d1h, 00h                ; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
 0139 D300              db              d3h, 00h                ; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
 013B D000              db              d0h, 00h                ; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
 013D D200              db              d2h, 00h                ; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
 013F E1B1              db              e1h, b1h                ; OscillatorControl_1 register (OSC_CR1)
 0141 E200              db              e2h, 00h                ; OscillatorControl_2 register (OSC_CR2)
 0143 DF19              db              dfh, 19h                ; OscillatorControl_3 register (OSC_CR3)
 0145 DE00              db              deh, 00h                ; OscillatorControl_4 register (OSC_CR4)
 0147 DD00              db              ddh, 00h                ; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
 0149 E7A8              db              e7h, a8h                ; Type2Decimator_Control register (DEC_CR2)
 014B FF                db              ffh
                AREA psoc_config(rom, rel)
 0000           LoadConfigTBL_kipr_2_Ordered:
 0000           ;  Ordered Global Register values
 0000 70EF          and   F, ~FLAG_XIO_MASK
 0002 620000            mov     reg[00h], 00h           ; Port_0_Data register (PRT0DR)
 0005 7110          or    F, FLAG_XIO_MASK
 0007 620088            mov     reg[00h], 88h           ; Port_0_DriveMode_0 register (PRT0DM0)
 000A 620177            mov     reg[01h], 77h           ; Port_0_DriveMode_1 register (PRT0DM1)
 000D 70EF          and   F, ~FLAG_XIO_MASK
 000F 620377            mov     reg[03h], 77h           ; Port_0_DriveMode_2 register (PRT0DM2)
 0012 620288            mov     reg[02h], 88h           ; Port_0_GlobalSelect register (PRT0GS)
 0015 7110          or    F, FLAG_XIO_MASK
 0017 620200            mov     reg[02h], 00h           ; Port_0_IntCtrl_0 register (PRT0IC0)
 001A 620300            mov     reg[03h], 00h           ; Port_0_IntCtrl_1 register (PRT0IC1)
 001D 70EF          and   F, ~FLAG_XIO_MASK
 001F 620100            mov     reg[01h], 00h           ; Port_0_IntEn register (PRT0IE)
 0022 620400            mov     reg[04h], 00h           ; Port_1_Data register (PRT1DR)
 0025 7110          or    F, FLAG_XIO_MASK
 0027 6204F0            mov     reg[04h], f0h           ; Port_1_DriveMode_0 register (PRT1DM0)
 002A 62050F            mov     reg[05h], 0fh           ; Port_1_DriveMode_1 register (PRT1DM1)
 002D 70EF          and   F, ~FLAG_XIO_MASK
 002F 62070F            mov     reg[07h], 0fh           ; Port_1_DriveMode_2 register (PRT1DM2)
 0032 620620            mov     reg[06h], 20h           ; Port_1_GlobalSelect register (PRT1GS)
 0035 7110          or    F, FLAG_XIO_MASK
 0037 620600            mov     reg[06h], 00h           ; Port_1_IntCtrl_0 register (PRT1IC0)
 003A 620700            mov     reg[07h], 00h           ; Port_1_IntCtrl_1 register (PRT1IC1)
 003D 70EF          and   F, ~FLAG_XIO_MASK
 003F 620500            mov     reg[05h], 00h           ; Port_1_IntEn register (PRT1IE)
 0042 620804            mov     reg[08h], 04h           ; Port_2_Data register (PRT2DR)
 0045 7110          or    F, FLAG_XIO_MASK
 0047 620807            mov     reg[08h], 07h           ; Port_2_DriveMode_0 register (PRT2DM0)
 004A 6209F8            mov     reg[09h], f8h           ; Port_2_DriveMode_1 register (PRT2DM1)
 004D 70EF          and   F, ~FLAG_XIO_MASK
 004F 620B08            mov     reg[0bh], 08h           ; Port_2_DriveMode_2 register (PRT2DM2)
 0052 620AD1            mov     reg[0ah], d1h           ; Port_2_GlobalSelect register (PRT2GS)
 0055 7110          or    F, FLAG_XIO_MASK
 0057 620A28            mov     reg[0ah], 28h           ; Port_2_IntCtrl_0 register (PRT2IC0)
 005A 620B28            mov     reg[0bh], 28h           ; Port_2_IntCtrl_1 register (PRT2IC1)
 005D 70EF          and   F, ~FLAG_XIO_MASK
 005F 620928            mov     reg[09h], 28h           ; Port_2_IntEn register (PRT2IE)
 0062 620C00            mov     reg[0ch], 00h           ; Port_3_Data register (PRT3DR)
 0065 7110          or    F, FLAG_XIO_MASK
 0067 620C00            mov     reg[0ch], 00h           ; Port_3_DriveMode_0 register (PRT3DM0)
 006A 620D00            mov     reg[0dh], 00h           ; Port_3_DriveMode_1 register (PRT3DM1)
 006D 70EF          and   F, ~FLAG_XIO_MASK
 006F 620F00            mov     reg[0fh], 00h           ; Port_3_DriveMode_2 register (PRT3DM2)
 0072 620E00            mov     reg[0eh], 00h           ; Port_3_GlobalSelect register (PRT3GS)
 0075 7110          or    F, FLAG_XIO_MASK
 0077 620E00            mov     reg[0eh], 00h           ; Port_3_IntCtrl_0 register (PRT3IC0)
 007A 620F00            mov     reg[0fh], 00h           ; Port_3_IntCtrl_1 register (PRT3IC1)
 007D 70EF          and   F, ~FLAG_XIO_MASK
 007F 620D00            mov     reg[0dh], 00h           ; Port_3_IntEn register (PRT3IE)
 0082 621000            mov     reg[10h], 00h           ; Port_4_Data register (PRT4DR)
 0085 7110          or    F, FLAG_XIO_MASK
 0087 621000            mov     reg[10h], 00h           ; Port_4_DriveMode_0 register (PRT4DM0)
 008A 621100            mov     reg[11h], 00h           ; Port_4_DriveMode_1 register (PRT4DM1)
 008D 70EF          and   F, ~FLAG_XIO_MASK
 008F 621300            mov     reg[13h], 00h           ; Port_4_DriveMode_2 register (PRT4DM2)
 0092 621200            mov     reg[12h], 00h           ; Port_4_GlobalSelect register (PRT4GS)
 0095 7110          or    F, FLAG_XIO_MASK
 0097 621200            mov     reg[12h], 00h           ; Port_4_IntCtrl_0 register (PRT4IC0)
 009A 621300            mov     reg[13h], 00h           ; Port_4_IntCtrl_1 register (PRT4IC1)
 009D 70EF          and   F, ~FLAG_XIO_MASK
 009F 621100            mov     reg[11h], 00h           ; Port_4_IntEn register (PRT4IE)
 00A2 621400            mov     reg[14h], 00h           ; Port_5_Data register (PRT5DR)
 00A5 7110          or    F, FLAG_XIO_MASK
 00A7 621400            mov     reg[14h], 00h           ; Port_5_DriveMode_0 register (PRT5DM0)
 00AA 621500            mov     reg[15h], 00h           ; Port_5_DriveMode_1 register (PRT5DM1)
 00AD 70EF          and   F, ~FLAG_XIO_MASK
 00AF 621700            mov     reg[17h], 00h           ; Port_5_DriveMode_2 register (PRT5DM2)
 00B2 621600            mov     reg[16h], 00h           ; Port_5_GlobalSelect register (PRT5GS)
 00B5 7110          or    F, FLAG_XIO_MASK
 00B7 621600            mov     reg[16h], 00h           ; Port_5_IntCtrl_0 register (PRT5IC0)
 00BA 621700            mov     reg[17h], 00h           ; Port_5_IntCtrl_1 register (PRT5IC1)
 00BD 70EF          and   F, ~FLAG_XIO_MASK
 00BF 621500            mov     reg[15h], 00h           ; Port_5_IntEn register (PRT5IE)
 00C2 621800            mov     reg[18h], 00h           ; Port_6_Data register (PRT6DR)
 00C5 7110          or    F, FLAG_XIO_MASK
 00C7 621800            mov     reg[18h], 00h           ; Port_6_DriveMode_0 register (PRT6DM0)
 00CA 621900            mov     reg[19h], 00h           ; Port_6_DriveMode_1 register (PRT6DM1)
 00CD 70EF          and   F, ~FLAG_XIO_MASK
 00CF 621B00            mov     reg[1bh], 00h           ; Port_6_DriveMode_2 register (PRT6DM2)
 00D2 621A00            mov     reg[1ah], 00h           ; Port_6_GlobalSelect register (PRT6GS)
 00D5 7110          or    F, FLAG_XIO_MASK
 00D7 621A00            mov     reg[1ah], 00h           ; Port_6_IntCtrl_0 register (PRT6IC0)
 00DA 621B00            mov     reg[1bh], 00h           ; Port_6_IntCtrl_1 register (PRT6IC1)
 00DD 70EF          and   F, ~FLAG_XIO_MASK
 00DF 621900            mov     reg[19h], 00h           ; Port_6_IntEn register (PRT6IE)
 00E2 621C00            mov     reg[1ch], 00h           ; Port_7_Data register (PRT7DR)
 00E5 7110          or    F, FLAG_XIO_MASK
 00E7 621C00            mov     reg[1ch], 00h           ; Port_7_DriveMode_0 register (PRT7DM0)
 00EA 621D00            mov     reg[1dh], 00h           ; Port_7_DriveMode_1 register (PRT7DM1)
 00ED 70EF          and   F, ~FLAG_XIO_MASK
 00EF 621F00            mov     reg[1fh], 00h           ; Port_7_DriveMode_2 register (PRT7DM2)
 00F2 621E00            mov     reg[1eh], 00h           ; Port_7_GlobalSelect register (PRT7GS)
 00F5 7110          or    F, FLAG_XIO_MASK
 00F7 621E00            mov     reg[1eh], 00h           ; Port_7_IntCtrl_0 register (PRT7IC0)
 00FA 621F00            mov     reg[1fh], 00h           ; Port_7_IntCtrl_1 register (PRT7IC1)
 00FD 70EF          and   F, ~FLAG_XIO_MASK
 00FF 621D00            mov     reg[1dh], 00h           ; Port_7_IntEn register (PRT7IE)
 0102 70EF          and   F, ~FLAG_XIO_MASK
 0104 7F                ret
 0105           
 0105           
 0105           ; PSoC Configuration file trailer PsocConfig.asm
