Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_sram_16_32_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_sram_16_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_sram_16_32_time_impl.sdf", for root module "tb_sram_16_32/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_sram_16_32_time_impl.sdf", for root module "tb_sram_16_32/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.LUT4(INIT=16'b01)
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.sram_512_8
Compiling module xil_defaultlib.tb_sram_16_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sram_16_32_time_impl
