{"sha": "aa5409e7ade24c9972a5402c131d866ccba84ff4", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YWE1NDA5ZTdhZGUyNGM5OTcyYTU0MDJjMTMxZDg2NmNjYmE4NGZmNA==", "commit": {"author": {"name": "Adam Nemet", "email": "anemet@caviumnetworks.com", "date": "2008-09-26T23:38:20Z"}, "committer": {"name": "Adam Nemet", "email": "nemet@gcc.gnu.org", "date": "2008-09-26T23:38:20Z"}, "message": "mips.h (ISA_HAS_DMUL3, [...]): Change them to yield false with MIPS16.\n\n\t* config/mips/mips.h (ISA_HAS_DMUL3, ISA_HAS_BADDU, ISA_HAS_BBIT,\n\tISA_HAS_CINS, ISA_HAS_EXTS, ISA_HAS_SEQ_SNE, ISA_HAS_POP): Change\n\tthem to yield false with MIPS16.\n\nFrom-SVN: r140714", "tree": {"sha": "feaa8dbbf90b7217f8037ec462b991b2a33847de", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/feaa8dbbf90b7217f8037ec462b991b2a33847de"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/aa5409e7ade24c9972a5402c131d866ccba84ff4", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/aa5409e7ade24c9972a5402c131d866ccba84ff4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/aa5409e7ade24c9972a5402c131d866ccba84ff4", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/aa5409e7ade24c9972a5402c131d866ccba84ff4/comments", "author": null, "committer": null, "parents": [{"sha": "9c2b3df10a547f360f7ee8b0393f4b7fa3e5014b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9c2b3df10a547f360f7ee8b0393f4b7fa3e5014b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9c2b3df10a547f360f7ee8b0393f4b7fa3e5014b"}], "stats": {"total": 22, "additions": 15, "deletions": 7}, "files": [{"sha": "456daf82f1d43f5d3d7303cf0b445af6dc7310ec", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/aa5409e7ade24c9972a5402c131d866ccba84ff4/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/aa5409e7ade24c9972a5402c131d866ccba84ff4/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=aa5409e7ade24c9972a5402c131d866ccba84ff4", "patch": "@@ -1,3 +1,9 @@\n+2008-09-26  Adam Nemet  <anemet@caviumnetworks.com>\n+\n+\t* config/mips/mips.h (ISA_HAS_DMUL3, ISA_HAS_BADDU, ISA_HAS_BBIT,\n+\tISA_HAS_CINS, ISA_HAS_EXTS, ISA_HAS_SEQ_SNE, ISA_HAS_POP): Change\n+\tthem to yield false with MIPS16.\n+\n 2008-09-26  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR middle-end/37275"}, {"sha": "dc390dfe745a7334d77f45d68a46cc69d1a9e2f4", "filename": "gcc/config/mips/mips.h", "status": "modified", "additions": 9, "deletions": 7, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/aa5409e7ade24c9972a5402c131d866ccba84ff4/gcc%2Fconfig%2Fmips%2Fmips.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/aa5409e7ade24c9972a5402c131d866ccba84ff4/gcc%2Fconfig%2Fmips%2Fmips.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.h?ref=aa5409e7ade24c9972a5402c131d866ccba84ff4", "patch": "@@ -783,7 +783,9 @@ enum mips_code_readable_setting {\n \t\t\t\t && !TARGET_MIPS16)\n \n /* ISA has a three-operand multiplication instruction.  */\n-#define ISA_HAS_DMUL3\t\t(TARGET_64BIT && TARGET_OCTEON)\n+#define ISA_HAS_DMUL3\t\t(TARGET_64BIT\t\t\t\t\\\n+\t\t\t\t && TARGET_OCTEON\t\t\t\\\n+\t\t\t\t && !TARGET_MIPS16)\n \n /* ISA has the floating-point conditional move instructions introduced\n    in mips4.  */\n@@ -1011,22 +1013,22 @@ enum mips_code_readable_setting {\n    : ISA_HAS_LL_SC)\n \n /* ISA includes the baddu instruction.  */\n-#define ISA_HAS_BADDU\t\tTARGET_OCTEON\n+#define ISA_HAS_BADDU\t\t(TARGET_OCTEON && !TARGET_MIPS16)\n \n /* ISA includes the bbit* instructions.  */\n-#define ISA_HAS_BBIT\t\tTARGET_OCTEON\n+#define ISA_HAS_BBIT\t\t(TARGET_OCTEON && !TARGET_MIPS16)\n \n /* ISA includes the cins instruction.  */\n-#define ISA_HAS_CINS\t\tTARGET_OCTEON\n+#define ISA_HAS_CINS\t\t(TARGET_OCTEON && !TARGET_MIPS16)\n \n /* ISA includes the exts instruction.  */\n-#define ISA_HAS_EXTS\t\tTARGET_OCTEON\n+#define ISA_HAS_EXTS\t\t(TARGET_OCTEON && !TARGET_MIPS16)\n \n /* ISA includes the seq and sne instructions.  */\n-#define ISA_HAS_SEQ_SNE\t\tTARGET_OCTEON\n+#define ISA_HAS_SEQ_SNE\t\t(TARGET_OCTEON && !TARGET_MIPS16)\n \n /* ISA includes the pop instruction.  */\n-#define ISA_HAS_POP\t\tTARGET_OCTEON\n+#define ISA_HAS_POP\t\t(TARGET_OCTEON && !TARGET_MIPS16)\n \n /* The CACHE instruction is available in non-MIPS16 code.  */\n #define TARGET_CACHE_BUILTIN (mips_isa >= 3)"}]}