Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 74c34183cc6b453c8e6418b8947ec4fd --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot time_simulation_behav xil_defaultlib.time_simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Code/Vivado/JK_flip_flop/JK_flip_flop_file/jk_flip_flop.v" Line 1. Module jk_flip_flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Code/Vivado/JK_flip_flop/JK_flip_flop_file/SR_latch.v" Line 2. Module Latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Code/Vivado/JK_flip_flop/JK_flip_flop_file/jk_flip_flop_with_D_latch.v" Line 4. Module jk_flip_flop_with_D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Code/Vivado/JK_flip_flop/JK_flip_flop_file/D_latch.v" Line 1. Module DLatch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Code/Vivado/JK_flip_flop/JK_flip_flop_file/SR_latch_with_control.v" Line 1. Module Latch_with_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Code/Vivado/JK_flip_flop/JK_flip_flop_file/SR_latch.v" Line 2. Module Latch doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Latch
Compiling module xil_defaultlib.jk_flip_flop
Compiling module xil_defaultlib.Latch_with_control
Compiling module xil_defaultlib.DLatch
Compiling module xil_defaultlib.jk_flip_flop_with_D_latch
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.time_simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot time_simulation_behav
