
---------- Begin Simulation Statistics ----------
final_tick                               183699725500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 693147                       # Simulator instruction rate (inst/s)
host_mem_usage                                 652352                       # Number of bytes of host memory used
host_op_rate                                  1276861                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   144.27                       # Real time elapsed on the host
host_tick_rate                             1273308877                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184212218                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.183700                       # Number of seconds simulated
sim_ticks                                183699725500                       # Number of ticks simulated
system.cpu.Branches                          21138365                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184212218                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        367399451                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  367399451                       # Number of busy cycles
system.cpu.num_cc_register_reads            110470900                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            56278691                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     17377044                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                4198252                       # Number of float alu accesses
system.cpu.num_fp_insts                       4198252                       # number of float instructions
system.cpu.num_fp_register_reads              4465556                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2555554                       # number of times the floating registers were written
system.cpu.num_func_calls                     1777727                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             181168224                       # Number of integer alu accesses
system.cpu.num_int_insts                    181168224                       # number of integer instructions
system.cpu.num_int_register_reads           359599209                       # number of times the integer registers were read
system.cpu.num_int_register_writes          144214147                       # number of times the integer registers were written
system.cpu.num_load_insts                    23270941                       # Number of load instructions
system.cpu.num_mem_refs                      38707146                       # number of memory refs
system.cpu.num_store_insts                   15436205                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               1407926      0.76%      0.76% # Class of executed instruction
system.cpu.op_class::IntAlu                 141803021     76.98%     77.74% # Class of executed instruction
system.cpu.op_class::IntMult                   451603      0.25%     77.99% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     77.99% # Class of executed instruction
system.cpu.op_class::FloatAdd                  465164      0.25%     78.24% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::SimdAlu                    95520      0.05%     78.29% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     78.29% # Class of executed instruction
system.cpu.op_class::SimdCvt                   215010      0.12%     78.41% # Class of executed instruction
system.cpu.op_class::SimdMisc                 1068136      0.58%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::MemRead                 22624662     12.28%     91.27% # Class of executed instruction
system.cpu.op_class::MemWrite                14008515      7.60%     98.87% # Class of executed instruction
system.cpu.op_class::FloatMemRead              646279      0.35%     99.22% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            1427690      0.78%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  184213554                       # Class of executed instruction
system.cpu.workload.numSyscalls                    93                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        51493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        104892                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        53737                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        54046                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       108869                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          54046                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     38656629                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         38656629                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     38656629                       # number of overall hits
system.cpu.dcache.overall_hits::total        38656629                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        54747                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          54747                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        54747                       # number of overall misses
system.cpu.dcache.overall_misses::total         54747                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5263758500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5263758500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5263758500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5263758500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     38711376                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     38711376                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     38711376                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     38711376                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001414                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001414                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001414                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001414                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 96146.976090                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 96146.976090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 96146.976090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 96146.976090                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        52075                       # number of writebacks
system.cpu.dcache.writebacks::total             52075                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        54747                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        54747                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        54747                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        54747                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5209011500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5209011500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5209011500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5209011500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001414                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001414                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001414                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001414                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95146.976090                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95146.976090                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 95146.976090                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95146.976090                       # average overall mshr miss latency
system.cpu.dcache.replacements                  53723                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     23261316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23261316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15095                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15095                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1366240500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1366240500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23276411                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23276411                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000649                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000649                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 90509.473336                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90509.473336                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1351145500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1351145500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89509.473336                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89509.473336                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15395313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15395313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        39652                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39652                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3897518000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3897518000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15434965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15434965                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 98293.099970                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 98293.099970                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39652                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39652                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3857866000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3857866000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 97293.099970                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97293.099970                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.191079                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            38711376                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             54747                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            707.095841                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.191079                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997257                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997257                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          708                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          77477499                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         77477499                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    23276413                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15436206                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         21891                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2489                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    139745316                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139745316                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139745316                       # number of overall hits
system.cpu.icache.overall_hits::total       139745316                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          385                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            385                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          385                       # number of overall misses
system.cpu.icache.overall_misses::total           385                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33020500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33020500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33020500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33020500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139745701                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139745701                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139745701                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139745701                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85767.532468                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85767.532468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85767.532468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85767.532468                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           14                       # number of writebacks
system.cpu.icache.writebacks::total                14                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          385                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          385                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          385                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          385                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32635500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32635500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32635500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32635500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84767.532468                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84767.532468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84767.532468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84767.532468                       # average overall mshr miss latency
system.cpu.icache.replacements                     14                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139745316                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139745316                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          385                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           385                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33020500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33020500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139745701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139745701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85767.532468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85767.532468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32635500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32635500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84767.532468                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84767.532468                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           370.090146                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139745701                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               385                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          362975.846753                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   370.090146                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.361416                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.361416                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.362305                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         279491787                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        279491787                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   139745701                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            51                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 183699725500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1732                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1733                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                1732                       # number of overall hits
system.l2.overall_hits::total                    1733                       # number of overall hits
system.l2.demand_misses::.cpu.inst                384                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53015                       # number of demand (read+write) misses
system.l2.demand_misses::total                  53399                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               384                       # number of overall misses
system.l2.overall_misses::.cpu.data             53015                       # number of overall misses
system.l2.overall_misses::total                 53399                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32046000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5108705000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5140751000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32046000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5108705000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5140751000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              385                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            54747                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                55132                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             385                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           54747                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               55132                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997403                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.968364                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968566                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997403                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.968364                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968566                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83453.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96363.387720                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96270.548138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83453.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96363.387720                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96270.548138                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49835                       # number of writebacks
system.l2.writebacks::total                     49835                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             53399                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            53399                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28206000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4578555000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4606761000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28206000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4578555000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4606761000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.968364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968566                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.968364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968566                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73453.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86363.387720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86270.548138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73453.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86363.387720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86270.548138                       # average overall mshr miss latency
system.l2.replacements                         103902                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        52075                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            52075                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        52075                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        52075                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           14                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               14                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           14                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           14                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1637                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1637                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           39643                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               39643                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3798293500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3798293500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         39652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999773                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999773                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95812.463739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95812.463739                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        39643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          39643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3401863500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3401863500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999773                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999773                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85812.463739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85812.463739                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32046000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32046000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997403                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83453.125000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83453.125000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          384                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          384                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28206000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28206000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997403                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997403                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73453.125000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73453.125000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1723                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1723                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        13372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           13372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1310411500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1310411500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.885856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.885856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97996.672151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97996.672151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        13372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        13372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1176691500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1176691500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.885856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.885856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87996.672151                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87996.672151                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.299839                       # Cycle average of tags in use
system.l2.tags.total_refs                      107232                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    104926                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.021977                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     516.339299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.317460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       504.643080                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.504238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.492816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998340                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          575                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    322664                       # Number of tag accesses
system.l2.tags.data_accesses                   322664                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     99670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    105939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000774691500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5660                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5660                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              255854                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              94053                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       53399                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49835                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106798                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99670                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     91                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106798                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99670                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.850707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.144142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.408974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          5657     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5660                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.605124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.586053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.800518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1122     19.82%     19.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.04%     19.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4529     80.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5660                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    5824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6835072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6378880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     37.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  183697511500                       # Total gap between requests
system.mem_ctrls.avgGap                    1779428.40                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        49152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      6780096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6377280                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 267567.084633449849                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 36908579.920550838113                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 34715784.047265768051                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          768                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       106030                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        99670                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     23110000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4528166250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4237015582000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30091.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     42706.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  42510440.27                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        49152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      6785920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6835072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6378880                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6378880                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          384                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53015                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          53399                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        49835                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         49835                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       267567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     36940284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         37207851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       267567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       267567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     34724494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        34724494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     34724494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       267567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     36940284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        71932345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               106707                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               99645                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6762                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6473                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6242                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6366                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2550520000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             533535000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4551276250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23902.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42652.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               66428                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72154                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            62.25                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.41                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        67768                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   194.874749                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   158.618431                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   173.310948                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2920      4.31%      4.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        51479     75.96%     80.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4546      6.71%     86.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3128      4.62%     91.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2254      3.33%     94.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1441      2.13%     97.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          712      1.05%     98.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          376      0.55%     98.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          912      1.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        67768                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6829248                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6377280                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               37.176147                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               34.715784                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       236269740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       125572755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      370144740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     258823260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14500586880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  40672843620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  36289879200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   92454120195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   503.289376                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  93934597250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6133920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  83631208250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       247608060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       131606805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      391743240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     261323640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14500586880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41580314970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  35525692800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   92638876395                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   504.295127                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  91938035750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6133920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  85627769750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13756                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49835                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1658                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39643                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39643                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13756                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       158291                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       158291                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 158291                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13213952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13213952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13213952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             53399                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   53399    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               53399                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           505091000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          503714250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             15480                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101910                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           14                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           55715                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39652                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           385                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15095                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          784                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       163217                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                164001                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13673216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               13724288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          103902                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6378880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           159034                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.339839                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.473656                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 104988     66.02%     66.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  54046     33.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             159034                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 183699725500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          158612500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            962500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         136867500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
