
Smart_Env_Monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a41c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  0800a5b0  0800a5b0  0000b5b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa6c  0800aa6c  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aa6c  0800aa6c  0000ba6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa74  0800aa74  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa74  0800aa74  0000ba74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aa78  0800aa78  0000ba78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800aa7c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1d8  2**0
                  CONTENTS
 10 .bss          00000244  200001d8  200001d8  0000c1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000041c  2000041c  0000c1d8  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b71a  00000000  00000000  0000c202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024c8  00000000  00000000  0001791c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b88  00000000  00000000  00019de8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008bb  00000000  00000000  0001a970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023137  00000000  00000000  0001b22b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f486  00000000  00000000  0003e362  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1e7f  00000000  00000000  0004d7e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011f667  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004310  00000000  00000000  0011f6ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  001239bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a594 	.word	0x0800a594

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800a594 	.word	0x0800a594

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <Buzzer_Init>:
/**
  * @brief  Initialize buzzer
  * @retval None
  */
void Buzzer_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
    /* Ensure buzzer is OFF */
    HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800102a:	4804      	ldr	r0, [pc, #16]	@ (800103c <Buzzer_Init+0x1c>)
 800102c:	f002 f8eb 	bl	8003206 <HAL_GPIO_WritePin>
    buzzer_state = 0;
 8001030:	4b03      	ldr	r3, [pc, #12]	@ (8001040 <Buzzer_Init+0x20>)
 8001032:	2200      	movs	r2, #0
 8001034:	701a      	strb	r2, [r3, #0]
}
 8001036:	bf00      	nop
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40020c00 	.word	0x40020c00
 8001040:	200001f4 	.word	0x200001f4

08001044 <Buzzer_On>:
/**
  * @brief  Turn buzzer ON
  * @retval None
  */
void Buzzer_On(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_SET);
 8001048:	2201      	movs	r2, #1
 800104a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800104e:	4804      	ldr	r0, [pc, #16]	@ (8001060 <Buzzer_On+0x1c>)
 8001050:	f002 f8d9 	bl	8003206 <HAL_GPIO_WritePin>
    buzzer_state = 1;
 8001054:	4b03      	ldr	r3, [pc, #12]	@ (8001064 <Buzzer_On+0x20>)
 8001056:	2201      	movs	r2, #1
 8001058:	701a      	strb	r2, [r3, #0]
}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40020c00 	.word	0x40020c00
 8001064:	200001f4 	.word	0x200001f4

08001068 <Buzzer_Off>:
/**
  * @brief  Turn buzzer OFF
  * @retval None
  */
void Buzzer_Off(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_RESET);
 800106c:	2200      	movs	r2, #0
 800106e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001072:	4804      	ldr	r0, [pc, #16]	@ (8001084 <Buzzer_Off+0x1c>)
 8001074:	f002 f8c7 	bl	8003206 <HAL_GPIO_WritePin>
    buzzer_state = 0;
 8001078:	4b03      	ldr	r3, [pc, #12]	@ (8001088 <Buzzer_Off+0x20>)
 800107a:	2200      	movs	r2, #0
 800107c:	701a      	strb	r2, [r3, #0]
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40020c00 	.word	0x40020c00
 8001088:	200001f4 	.word	0x200001f4

0800108c <Buzzer_Beep>:
  * @brief  Beep for specified duration (blocking)
  * @param  duration_ms: Duration in milliseconds
  * @retval None
  */
void Buzzer_Beep(uint16_t duration_ms)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	80fb      	strh	r3, [r7, #6]
    Buzzer_On();
 8001096:	f7ff ffd5 	bl	8001044 <Buzzer_On>
    HAL_Delay(duration_ms);
 800109a:	88fb      	ldrh	r3, [r7, #6]
 800109c:	4618      	mov	r0, r3
 800109e:	f001 f86f 	bl	8002180 <HAL_Delay>
    Buzzer_Off();
 80010a2:	f7ff ffe1 	bl	8001068 <Buzzer_Off>
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <Buzzer_Success>:
/**
  * @brief  Play success pattern (1 long beep)
  * @retval None
  */
void Buzzer_Success(void)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	af00      	add	r7, sp, #0
    Buzzer_Beep(BUZZER_LONG_BEEP);
 80010b2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010b6:	f7ff ffe9 	bl	800108c <Buzzer_Beep>
}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}

080010be <DHT11_DelayUs>:
  * @param  us: Microseconds to delay
  * @retval None
  * @note   Calibrated for 168MHz clock
  */
static void DHT11_DelayUs(uint32_t us)
{
 80010be:	b480      	push	{r7}
 80010c0:	b085      	sub	sp, #20
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
    /* At 168MHz, approximately 42 cycles per microsecond */
    volatile uint32_t count = us * 42;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	222a      	movs	r2, #42	@ 0x2a
 80010ca:	fb02 f303 	mul.w	r3, r2, r3
 80010ce:	60fb      	str	r3, [r7, #12]
    while(count--)
 80010d0:	e000      	b.n	80010d4 <DHT11_DelayUs+0x16>
    {
        __NOP();
 80010d2:	bf00      	nop
    while(count--)
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	1e5a      	subs	r2, r3, #1
 80010d8:	60fa      	str	r2, [r7, #12]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d1f9      	bne.n	80010d2 <DHT11_DelayUs+0x14>
    }
}
 80010de:	bf00      	nop
 80010e0:	bf00      	nop
 80010e2:	3714      	adds	r7, #20
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bc80      	pop	{r7}
 80010e8:	4770      	bx	lr
	...

080010ec <DHT11_SetPinOutput>:
/**
  * @brief  Configure DHT11 pin as output
  * @retval None
  */
static void DHT11_SetPinOutput(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f2:	1d3b      	adds	r3, r7, #4
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]
 80010fe:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = DHT11_PIN;
 8001100:	2302      	movs	r3, #2
 8001102:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001104:	2311      	movs	r3, #17
 8001106:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001108:	2301      	movs	r3, #1
 800110a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800110c:	2302      	movs	r3, #2
 800110e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	4619      	mov	r1, r3
 8001114:	4803      	ldr	r0, [pc, #12]	@ (8001124 <DHT11_SetPinOutput+0x38>)
 8001116:	f001 fec5 	bl	8002ea4 <HAL_GPIO_Init>
}
 800111a:	bf00      	nop
 800111c:	3718      	adds	r7, #24
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	40020000 	.word	0x40020000

08001128 <DHT11_SetPinInput>:
/**
  * @brief  Configure DHT11 pin as input
  * @retval None
  */
static void DHT11_SetPinInput(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112e:	1d3b      	adds	r3, r7, #4
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	605a      	str	r2, [r3, #4]
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	60da      	str	r2, [r3, #12]
 800113a:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = DHT11_PIN;
 800113c:	2302      	movs	r3, #2
 800113e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001140:	2300      	movs	r3, #0
 8001142:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001144:	2301      	movs	r3, #1
 8001146:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001148:	2302      	movs	r3, #2
 800114a:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800114c:	1d3b      	adds	r3, r7, #4
 800114e:	4619      	mov	r1, r3
 8001150:	4803      	ldr	r0, [pc, #12]	@ (8001160 <DHT11_SetPinInput+0x38>)
 8001152:	f001 fea7 	bl	8002ea4 <HAL_GPIO_Init>
}
 8001156:	bf00      	nop
 8001158:	3718      	adds	r7, #24
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40020000 	.word	0x40020000

08001164 <DHT11_ReadPin>:
/**
  * @brief  Read DHT11 data pin state
  * @retval Pin state (0 or 1)
  */
static uint8_t DHT11_ReadPin(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
    return (uint8_t)HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN);
 8001168:	2102      	movs	r1, #2
 800116a:	4803      	ldr	r0, [pc, #12]	@ (8001178 <DHT11_ReadPin+0x14>)
 800116c:	f002 f834 	bl	80031d8 <HAL_GPIO_ReadPin>
 8001170:	4603      	mov	r3, r0
}
 8001172:	4618      	mov	r0, r3
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40020000 	.word	0x40020000

0800117c <DHT11_WaitFor>:
  * @param  state: Expected state (0 or 1)
  * @param  timeout_us: Timeout in microseconds
  * @retval 1 if state reached, 0 if timeout
  */
static uint8_t DHT11_WaitFor(uint8_t state, uint32_t timeout_us)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	6039      	str	r1, [r7, #0]
 8001186:	71fb      	strb	r3, [r7, #7]
    uint32_t count = 0;
 8001188:	2300      	movs	r3, #0
 800118a:	60fb      	str	r3, [r7, #12]
    uint32_t max_count = timeout_us * 42;  /* Calibrated for 168MHz */
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	222a      	movs	r2, #42	@ 0x2a
 8001190:	fb02 f303 	mul.w	r3, r2, r3
 8001194:	60bb      	str	r3, [r7, #8]

    while (DHT11_ReadPin() != state)
 8001196:	e008      	b.n	80011aa <DHT11_WaitFor+0x2e>
    {
        count++;
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	3301      	adds	r3, #1
 800119c:	60fb      	str	r3, [r7, #12]
        if (count > max_count)
 800119e:	68fa      	ldr	r2, [r7, #12]
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	429a      	cmp	r2, r3
 80011a4:	d901      	bls.n	80011aa <DHT11_WaitFor+0x2e>
        {
            return 0;  /* Timeout */
 80011a6:	2300      	movs	r3, #0
 80011a8:	e007      	b.n	80011ba <DHT11_WaitFor+0x3e>
    while (DHT11_ReadPin() != state)
 80011aa:	f7ff ffdb 	bl	8001164 <DHT11_ReadPin>
 80011ae:	4603      	mov	r3, r0
 80011b0:	461a      	mov	r2, r3
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d1ef      	bne.n	8001198 <DHT11_WaitFor+0x1c>
        }
    }

    return 1;  /* Success */
 80011b8:	2301      	movs	r3, #1
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3710      	adds	r7, #16
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <DHT11_ReadByte>:
/**
  * @brief  Read one byte from DHT11
  * @retval Byte value
  */
static uint8_t DHT11_ReadByte(void)
{
 80011c2:	b580      	push	{r7, lr}
 80011c4:	b084      	sub	sp, #16
 80011c6:	af00      	add	r7, sp, #0
    uint8_t byte = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	73fb      	strb	r3, [r7, #15]
    uint32_t count;

    for (uint8_t i = 0; i < 8; i++)
 80011cc:	2300      	movs	r3, #0
 80011ce:	71fb      	strb	r3, [r7, #7]
 80011d0:	e028      	b.n	8001224 <DHT11_ReadByte+0x62>
    {
        /* Wait for pin to go HIGH (start of bit) */
        if (!DHT11_WaitFor(1, 100))
 80011d2:	2164      	movs	r1, #100	@ 0x64
 80011d4:	2001      	movs	r0, #1
 80011d6:	f7ff ffd1 	bl	800117c <DHT11_WaitFor>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d101      	bne.n	80011e4 <DHT11_ReadByte+0x22>
        {
            return 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	e023      	b.n	800122c <DHT11_ReadByte+0x6a>
        }

        /* Measure HIGH duration */
        count = 0;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60bb      	str	r3, [r7, #8]
        while (DHT11_ReadPin() == 1)
 80011e8:	e009      	b.n	80011fe <DHT11_ReadByte+0x3c>
        {
            count++;
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	3301      	adds	r3, #1
 80011ee:	60bb      	str	r3, [r7, #8]
            if (count > 5000)
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d901      	bls.n	80011fe <DHT11_ReadByte+0x3c>
            {
                return 0;  /* Timeout */
 80011fa:	2300      	movs	r3, #0
 80011fc:	e016      	b.n	800122c <DHT11_ReadByte+0x6a>
        while (DHT11_ReadPin() == 1)
 80011fe:	f7ff ffb1 	bl	8001164 <DHT11_ReadPin>
 8001202:	4603      	mov	r3, r0
 8001204:	2b01      	cmp	r3, #1
 8001206:	d0f0      	beq.n	80011ea <DHT11_ReadByte+0x28>
            }
        }

        /* Shift byte and add bit */
        byte <<= 1;
 8001208:	7bfb      	ldrb	r3, [r7, #15]
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	73fb      	strb	r3, [r7, #15]

        /* If HIGH duration > threshold, it's a '1' */
        /* At 168MHz, count > ~1680 means > 40us */
        if (count > 1680)
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	f5b3 6fd2 	cmp.w	r3, #1680	@ 0x690
 8001214:	d903      	bls.n	800121e <DHT11_ReadByte+0x5c>
        {
            byte |= 0x01;
 8001216:	7bfb      	ldrb	r3, [r7, #15]
 8001218:	f043 0301 	orr.w	r3, r3, #1
 800121c:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < 8; i++)
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	3301      	adds	r3, #1
 8001222:	71fb      	strb	r3, [r7, #7]
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	2b07      	cmp	r3, #7
 8001228:	d9d3      	bls.n	80011d2 <DHT11_ReadByte+0x10>
        }
    }

    return byte;
 800122a:	7bfb      	ldrb	r3, [r7, #15]
}
 800122c:	4618      	mov	r0, r3
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <DHT11_Init>:
/**
  * @brief  Initialize DHT11 sensor
  * @retval None
  */
void DHT11_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
    /* Set pin high (idle state) */
    DHT11_SetPinOutput();
 8001238:	f7ff ff58 	bl	80010ec <DHT11_SetPinOutput>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 800123c:	2201      	movs	r2, #1
 800123e:	2102      	movs	r1, #2
 8001240:	4804      	ldr	r0, [pc, #16]	@ (8001254 <DHT11_Init+0x20>)
 8001242:	f001 ffe0 	bl	8003206 <HAL_GPIO_WritePin>

    /* Wait for sensor to stabilize (at least 1 second) */
    HAL_Delay(1000);
 8001246:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800124a:	f000 ff99 	bl	8002180 <HAL_Delay>
}
 800124e:	bf00      	nop
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	40020000 	.word	0x40020000

08001258 <DHT11_Read>:
  * @param  temperature: Pointer to store temperature value
  * @param  humidity: Pointer to store humidity value
  * @retval DHT11_Status_t status
  */
DHT11_Status_t DHT11_Read(uint8_t *temperature, uint8_t *humidity)
{
 8001258:	b590      	push	{r4, r7, lr}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
    uint8_t data[5] = {0};
 8001262:	f107 0308 	add.w	r3, r7, #8
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	711a      	strb	r2, [r3, #4]
    /*--------------------------------------------------------------------------
                            STEP 1: SEND START SIGNAL
    --------------------------------------------------------------------------*/

    /* Set pin as output */
    DHT11_SetPinOutput();
 800126c:	f7ff ff3e 	bl	80010ec <DHT11_SetPinOutput>

    /* Pull LOW for at least 18ms */
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 8001270:	2200      	movs	r2, #0
 8001272:	2102      	movs	r1, #2
 8001274:	4844      	ldr	r0, [pc, #272]	@ (8001388 <DHT11_Read+0x130>)
 8001276:	f001 ffc6 	bl	8003206 <HAL_GPIO_WritePin>
    HAL_Delay(DHT11_START_SIGNAL_MS);
 800127a:	2014      	movs	r0, #20
 800127c:	f000 ff80 	bl	8002180 <HAL_Delay>

    /* Release the bus (set HIGH) */
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 8001280:	2201      	movs	r2, #1
 8001282:	2102      	movs	r1, #2
 8001284:	4840      	ldr	r0, [pc, #256]	@ (8001388 <DHT11_Read+0x130>)
 8001286:	f001 ffbe 	bl	8003206 <HAL_GPIO_WritePin>
    DHT11_DelayUs(30);
 800128a:	201e      	movs	r0, #30
 800128c:	f7ff ff17 	bl	80010be <DHT11_DelayUs>
    /*--------------------------------------------------------------------------
                            STEP 2: WAIT FOR RESPONSE
    --------------------------------------------------------------------------*/

    /* Switch to input mode */
    DHT11_SetPinInput();
 8001290:	f7ff ff4a 	bl	8001128 <DHT11_SetPinInput>

    /* Wait for DHT11 to pull LOW (response start) */
    if (!DHT11_WaitFor(0, 100))
 8001294:	2164      	movs	r1, #100	@ 0x64
 8001296:	2000      	movs	r0, #0
 8001298:	f7ff ff70 	bl	800117c <DHT11_WaitFor>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d108      	bne.n	80012b4 <DHT11_Read+0x5c>
    {
        /* Return pin to output mode */
        DHT11_SetPinOutput();
 80012a2:	f7ff ff23 	bl	80010ec <DHT11_SetPinOutput>
        HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 80012a6:	2201      	movs	r2, #1
 80012a8:	2102      	movs	r1, #2
 80012aa:	4837      	ldr	r0, [pc, #220]	@ (8001388 <DHT11_Read+0x130>)
 80012ac:	f001 ffab 	bl	8003206 <HAL_GPIO_WritePin>
        return DHT11_ERROR_NO_RESPONSE;
 80012b0:	2303      	movs	r3, #3
 80012b2:	e065      	b.n	8001380 <DHT11_Read+0x128>
    }

    /* Wait for LOW period (~80us) to end */
    if (!DHT11_WaitFor(1, 100))
 80012b4:	2164      	movs	r1, #100	@ 0x64
 80012b6:	2001      	movs	r0, #1
 80012b8:	f7ff ff60 	bl	800117c <DHT11_WaitFor>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d108      	bne.n	80012d4 <DHT11_Read+0x7c>
    {
        DHT11_SetPinOutput();
 80012c2:	f7ff ff13 	bl	80010ec <DHT11_SetPinOutput>
        HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 80012c6:	2201      	movs	r2, #1
 80012c8:	2102      	movs	r1, #2
 80012ca:	482f      	ldr	r0, [pc, #188]	@ (8001388 <DHT11_Read+0x130>)
 80012cc:	f001 ff9b 	bl	8003206 <HAL_GPIO_WritePin>
        return DHT11_ERROR_TIMEOUT;
 80012d0:	2301      	movs	r3, #1
 80012d2:	e055      	b.n	8001380 <DHT11_Read+0x128>
    }

    /* Wait for HIGH period (~80us) to end */
    if (!DHT11_WaitFor(0, 100))
 80012d4:	2164      	movs	r1, #100	@ 0x64
 80012d6:	2000      	movs	r0, #0
 80012d8:	f7ff ff50 	bl	800117c <DHT11_WaitFor>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d108      	bne.n	80012f4 <DHT11_Read+0x9c>
    {
        DHT11_SetPinOutput();
 80012e2:	f7ff ff03 	bl	80010ec <DHT11_SetPinOutput>
        HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 80012e6:	2201      	movs	r2, #1
 80012e8:	2102      	movs	r1, #2
 80012ea:	4827      	ldr	r0, [pc, #156]	@ (8001388 <DHT11_Read+0x130>)
 80012ec:	f001 ff8b 	bl	8003206 <HAL_GPIO_WritePin>
        return DHT11_ERROR_TIMEOUT;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e045      	b.n	8001380 <DHT11_Read+0x128>

    /*--------------------------------------------------------------------------
                            STEP 3: READ 5 BYTES OF DATA
    --------------------------------------------------------------------------*/

    for (uint8_t i = 0; i < 5; i++)
 80012f4:	2300      	movs	r3, #0
 80012f6:	73fb      	strb	r3, [r7, #15]
 80012f8:	e00c      	b.n	8001314 <DHT11_Read+0xbc>
    {
        data[i] = DHT11_ReadByte();
 80012fa:	7bfc      	ldrb	r4, [r7, #15]
 80012fc:	f7ff ff61 	bl	80011c2 <DHT11_ReadByte>
 8001300:	4603      	mov	r3, r0
 8001302:	461a      	mov	r2, r3
 8001304:	f104 0310 	add.w	r3, r4, #16
 8001308:	443b      	add	r3, r7
 800130a:	f803 2c08 	strb.w	r2, [r3, #-8]
    for (uint8_t i = 0; i < 5; i++)
 800130e:	7bfb      	ldrb	r3, [r7, #15]
 8001310:	3301      	adds	r3, #1
 8001312:	73fb      	strb	r3, [r7, #15]
 8001314:	7bfb      	ldrb	r3, [r7, #15]
 8001316:	2b04      	cmp	r3, #4
 8001318:	d9ef      	bls.n	80012fa <DHT11_Read+0xa2>

    /*--------------------------------------------------------------------------
                            STEP 4: VERIFY CHECKSUM
    --------------------------------------------------------------------------*/

    checksum = data[0] + data[1] + data[2] + data[3];
 800131a:	7a3a      	ldrb	r2, [r7, #8]
 800131c:	7a7b      	ldrb	r3, [r7, #9]
 800131e:	4413      	add	r3, r2
 8001320:	b2da      	uxtb	r2, r3
 8001322:	7abb      	ldrb	r3, [r7, #10]
 8001324:	4413      	add	r3, r2
 8001326:	b2da      	uxtb	r2, r3
 8001328:	7afb      	ldrb	r3, [r7, #11]
 800132a:	4413      	add	r3, r2
 800132c:	73bb      	strb	r3, [r7, #14]

    if (checksum != data[4])
 800132e:	7b3b      	ldrb	r3, [r7, #12]
 8001330:	7bba      	ldrb	r2, [r7, #14]
 8001332:	429a      	cmp	r2, r3
 8001334:	d008      	beq.n	8001348 <DHT11_Read+0xf0>
    {
        /* Return pin to output mode */
        DHT11_SetPinOutput();
 8001336:	f7ff fed9 	bl	80010ec <DHT11_SetPinOutput>
        HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 800133a:	2201      	movs	r2, #1
 800133c:	2102      	movs	r1, #2
 800133e:	4812      	ldr	r0, [pc, #72]	@ (8001388 <DHT11_Read+0x130>)
 8001340:	f001 ff61 	bl	8003206 <HAL_GPIO_WritePin>
        return DHT11_ERROR_CHECKSUM;
 8001344:	2302      	movs	r3, #2
 8001346:	e01b      	b.n	8001380 <DHT11_Read+0x128>
     * data[2] = Temperature integer part
     * data[3] = Temperature decimal part (always 0 for DHT11)
     * data[4] = Checksum
     */

    last_humidity = data[0];
 8001348:	7a3a      	ldrb	r2, [r7, #8]
 800134a:	4b10      	ldr	r3, [pc, #64]	@ (800138c <DHT11_Read+0x134>)
 800134c:	701a      	strb	r2, [r3, #0]
    last_temperature = data[2];
 800134e:	7aba      	ldrb	r2, [r7, #10]
 8001350:	4b0f      	ldr	r3, [pc, #60]	@ (8001390 <DHT11_Read+0x138>)
 8001352:	701a      	strb	r2, [r3, #0]

    /* Return values through pointers */
    if (temperature != NULL)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d003      	beq.n	8001362 <DHT11_Read+0x10a>
    {
        *temperature = last_temperature;
 800135a:	4b0d      	ldr	r3, [pc, #52]	@ (8001390 <DHT11_Read+0x138>)
 800135c:	781a      	ldrb	r2, [r3, #0]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	701a      	strb	r2, [r3, #0]
    }

    if (humidity != NULL)
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d003      	beq.n	8001370 <DHT11_Read+0x118>
    {
        *humidity = last_humidity;
 8001368:	4b08      	ldr	r3, [pc, #32]	@ (800138c <DHT11_Read+0x134>)
 800136a:	781a      	ldrb	r2, [r3, #0]
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	701a      	strb	r2, [r3, #0]
    /*--------------------------------------------------------------------------
                            STEP 6: CLEANUP
    --------------------------------------------------------------------------*/

    /* Return pin to output mode (idle HIGH) */
    DHT11_SetPinOutput();
 8001370:	f7ff febc 	bl	80010ec <DHT11_SetPinOutput>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 8001374:	2201      	movs	r2, #1
 8001376:	2102      	movs	r1, #2
 8001378:	4803      	ldr	r0, [pc, #12]	@ (8001388 <DHT11_Read+0x130>)
 800137a:	f001 ff44 	bl	8003206 <HAL_GPIO_WritePin>

    return DHT11_OK;
 800137e:	2300      	movs	r3, #0
}
 8001380:	4618      	mov	r0, r3
 8001382:	3714      	adds	r7, #20
 8001384:	46bd      	mov	sp, r7
 8001386:	bd90      	pop	{r4, r7, pc}
 8001388:	40020000 	.word	0x40020000
 800138c:	200001f6 	.word	0x200001f6
 8001390:	200001f5 	.word	0x200001f5

08001394 <LCD_Write>:
  * @brief  Write byte to I2C
  * @param  data: Byte to write
  * @retval None
  */
static void LCD_Write(uint8_t data)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af02      	add	r7, sp, #8
 800139a:	4603      	mov	r3, r0
 800139c:	71fb      	strb	r3, [r7, #7]
    uint8_t buffer = data | backlight_state;
 800139e:	4b09      	ldr	r3, [pc, #36]	@ (80013c4 <LCD_Write+0x30>)
 80013a0:	781a      	ldrb	r2, [r3, #0]
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(&hi2c1, LCD_I2C_ADDRESS_SHIFTED, &buffer, 1, 100);
 80013aa:	f107 020f 	add.w	r2, r7, #15
 80013ae:	2364      	movs	r3, #100	@ 0x64
 80013b0:	9300      	str	r3, [sp, #0]
 80013b2:	2301      	movs	r3, #1
 80013b4:	214e      	movs	r1, #78	@ 0x4e
 80013b6:	4804      	ldr	r0, [pc, #16]	@ (80013c8 <LCD_Write+0x34>)
 80013b8:	f002 f8ae 	bl	8003518 <HAL_I2C_Master_Transmit>
}
 80013bc:	bf00      	nop
 80013be:	3710      	adds	r7, #16
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20000000 	.word	0x20000000
 80013c8:	20000240 	.word	0x20000240

080013cc <LCD_SendNibble>:
  * @param  nibble: 4-bit data (in upper nibble position)
  * @param  mode: 0 for command, LCD_RS for data
  * @retval None
  */
static void LCD_SendNibble(uint8_t nibble, uint8_t mode)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	460a      	mov	r2, r1
 80013d6:	71fb      	strb	r3, [r7, #7]
 80013d8:	4613      	mov	r3, r2
 80013da:	71bb      	strb	r3, [r7, #6]
    uint8_t data = nibble | mode;
 80013dc:	79fa      	ldrb	r2, [r7, #7]
 80013de:	79bb      	ldrb	r3, [r7, #6]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	73fb      	strb	r3, [r7, #15]

    /* Enable pulse */
    LCD_Write(data | LCD_EN);
 80013e4:	7bfb      	ldrb	r3, [r7, #15]
 80013e6:	f043 0304 	orr.w	r3, r3, #4
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff ffd1 	bl	8001394 <LCD_Write>
    HAL_Delay(1);
 80013f2:	2001      	movs	r0, #1
 80013f4:	f000 fec4 	bl	8002180 <HAL_Delay>
    LCD_Write(data & ~LCD_EN);
 80013f8:	7bfb      	ldrb	r3, [r7, #15]
 80013fa:	f023 0304 	bic.w	r3, r3, #4
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ffc7 	bl	8001394 <LCD_Write>
    HAL_Delay(1);
 8001406:	2001      	movs	r0, #1
 8001408:	f000 feba 	bl	8002180 <HAL_Delay>
}
 800140c:	bf00      	nop
 800140e:	3710      	adds	r7, #16
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}

08001414 <LCD_SendCommand>:
  * @brief  Send command to LCD
  * @param  cmd: Command byte
  * @retval None
  */
static void LCD_SendCommand(uint8_t cmd)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	71fb      	strb	r3, [r7, #7]
    /* Send high nibble */
    LCD_SendNibble(cmd & 0xF0, 0);
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	f023 030f 	bic.w	r3, r3, #15
 8001424:	b2db      	uxtb	r3, r3
 8001426:	2100      	movs	r1, #0
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff ffcf 	bl	80013cc <LCD_SendNibble>
    /* Send low nibble */
    LCD_SendNibble((cmd << 4) & 0xF0, 0);
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	011b      	lsls	r3, r3, #4
 8001432:	b2db      	uxtb	r3, r3
 8001434:	2100      	movs	r1, #0
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff ffc8 	bl	80013cc <LCD_SendNibble>

    /* Extra delay for clear and home commands */
    if (cmd == LCD_CMD_CLEAR || cmd == LCD_CMD_HOME)
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d002      	beq.n	8001448 <LCD_SendCommand+0x34>
 8001442:	79fb      	ldrb	r3, [r7, #7]
 8001444:	2b02      	cmp	r3, #2
 8001446:	d102      	bne.n	800144e <LCD_SendCommand+0x3a>
    {
        HAL_Delay(2);
 8001448:	2002      	movs	r0, #2
 800144a:	f000 fe99 	bl	8002180 <HAL_Delay>
    }
}
 800144e:	bf00      	nop
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <LCD_SendData>:
  * @brief  Send data to LCD
  * @param  data: Data byte (character)
  * @retval None
  */
static void LCD_SendData(uint8_t data)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	b082      	sub	sp, #8
 800145a:	af00      	add	r7, sp, #0
 800145c:	4603      	mov	r3, r0
 800145e:	71fb      	strb	r3, [r7, #7]
    /* Send high nibble with RS=1 */
    LCD_SendNibble(data & 0xF0, LCD_RS);
 8001460:	79fb      	ldrb	r3, [r7, #7]
 8001462:	f023 030f 	bic.w	r3, r3, #15
 8001466:	b2db      	uxtb	r3, r3
 8001468:	2101      	movs	r1, #1
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff ffae 	bl	80013cc <LCD_SendNibble>
    /* Send low nibble with RS=1 */
    LCD_SendNibble((data << 4) & 0xF0, LCD_RS);
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	011b      	lsls	r3, r3, #4
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2101      	movs	r1, #1
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff ffa7 	bl	80013cc <LCD_SendNibble>
}
 800147e:	bf00      	nop
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <LCD_Init>:
/**
  * @brief  Initialize LCD in 4-bit mode
  * @retval None
  */
void LCD_Init(void)
{
 8001486:	b580      	push	{r7, lr}
 8001488:	af00      	add	r7, sp, #0
    /* Wait for LCD power-up (>40ms) */
    HAL_Delay(50);
 800148a:	2032      	movs	r0, #50	@ 0x32
 800148c:	f000 fe78 	bl	8002180 <HAL_Delay>

    /* Initial write to ensure known state */
    LCD_Write(0x00);
 8001490:	2000      	movs	r0, #0
 8001492:	f7ff ff7f 	bl	8001394 <LCD_Write>
    HAL_Delay(10);
 8001496:	200a      	movs	r0, #10
 8001498:	f000 fe72 	bl	8002180 <HAL_Delay>

    /* Initialization sequence for 4-bit mode */
    /* Step 1: Function set (8-bit mode) - 3 times */
    LCD_SendNibble(0x30, 0);
 800149c:	2100      	movs	r1, #0
 800149e:	2030      	movs	r0, #48	@ 0x30
 80014a0:	f7ff ff94 	bl	80013cc <LCD_SendNibble>
    HAL_Delay(5);
 80014a4:	2005      	movs	r0, #5
 80014a6:	f000 fe6b 	bl	8002180 <HAL_Delay>
    LCD_SendNibble(0x30, 0);
 80014aa:	2100      	movs	r1, #0
 80014ac:	2030      	movs	r0, #48	@ 0x30
 80014ae:	f7ff ff8d 	bl	80013cc <LCD_SendNibble>
    HAL_Delay(1);
 80014b2:	2001      	movs	r0, #1
 80014b4:	f000 fe64 	bl	8002180 <HAL_Delay>
    LCD_SendNibble(0x30, 0);
 80014b8:	2100      	movs	r1, #0
 80014ba:	2030      	movs	r0, #48	@ 0x30
 80014bc:	f7ff ff86 	bl	80013cc <LCD_SendNibble>
    HAL_Delay(1);
 80014c0:	2001      	movs	r0, #1
 80014c2:	f000 fe5d 	bl	8002180 <HAL_Delay>

    /* Step 2: Set to 4-bit mode */
    LCD_SendNibble(0x20, 0);
 80014c6:	2100      	movs	r1, #0
 80014c8:	2020      	movs	r0, #32
 80014ca:	f7ff ff7f 	bl	80013cc <LCD_SendNibble>
    HAL_Delay(1);
 80014ce:	2001      	movs	r0, #1
 80014d0:	f000 fe56 	bl	8002180 <HAL_Delay>

    /* Step 3: Function set: 4-bit, 2 lines, 5x8 font */
    LCD_SendCommand(LCD_CMD_FUNCTION_SET_4BIT);
 80014d4:	2028      	movs	r0, #40	@ 0x28
 80014d6:	f7ff ff9d 	bl	8001414 <LCD_SendCommand>

    /* Step 4: Display OFF */
    LCD_SendCommand(LCD_CMD_DISPLAY_OFF);
 80014da:	2008      	movs	r0, #8
 80014dc:	f7ff ff9a 	bl	8001414 <LCD_SendCommand>

    /* Step 5: Clear display */
    LCD_SendCommand(LCD_CMD_CLEAR);
 80014e0:	2001      	movs	r0, #1
 80014e2:	f7ff ff97 	bl	8001414 <LCD_SendCommand>

    /* Step 6: Entry mode set */
    LCD_SendCommand(LCD_CMD_ENTRY_MODE);
 80014e6:	2006      	movs	r0, #6
 80014e8:	f7ff ff94 	bl	8001414 <LCD_SendCommand>

    /* Step 7: Display ON (no cursor, no blink) */
    LCD_SendCommand(LCD_CMD_DISPLAY_ON);
 80014ec:	200c      	movs	r0, #12
 80014ee:	f7ff ff91 	bl	8001414 <LCD_SendCommand>

    /* Clear again for good measure */
    LCD_Clear();
 80014f2:	f000 f802 	bl	80014fa <LCD_Clear>
}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}

080014fa <LCD_Clear>:
/**
  * @brief  Clear LCD display
  * @retval None
  */
void LCD_Clear(void)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	af00      	add	r7, sp, #0
    LCD_SendCommand(LCD_CMD_CLEAR);
 80014fe:	2001      	movs	r0, #1
 8001500:	f7ff ff88 	bl	8001414 <LCD_SendCommand>
    HAL_Delay(2);
 8001504:	2002      	movs	r0, #2
 8001506:	f000 fe3b 	bl	8002180 <HAL_Delay>
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}

0800150e <LCD_SetCursor>:
  * @param  row: Row number (0-1 for 16x2 LCD)
  * @param  col: Column number (0-15 for 16x2 LCD)
  * @retval None
  */
void LCD_SetCursor(uint8_t row, uint8_t col)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b084      	sub	sp, #16
 8001512:	af00      	add	r7, sp, #0
 8001514:	4603      	mov	r3, r0
 8001516:	460a      	mov	r2, r1
 8001518:	71fb      	strb	r3, [r7, #7]
 800151a:	4613      	mov	r3, r2
 800151c:	71bb      	strb	r3, [r7, #6]
    uint8_t address;

    if (row == 0)
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d102      	bne.n	800152a <LCD_SetCursor+0x1c>
    {
        address = LCD_ROW0_ADDR + col;
 8001524:	79bb      	ldrb	r3, [r7, #6]
 8001526:	73fb      	strb	r3, [r7, #15]
 8001528:	e002      	b.n	8001530 <LCD_SetCursor+0x22>
    }
    else
    {
        address = LCD_ROW1_ADDR + col;
 800152a:	79bb      	ldrb	r3, [r7, #6]
 800152c:	3340      	adds	r3, #64	@ 0x40
 800152e:	73fb      	strb	r3, [r7, #15]
    }

    LCD_SendCommand(LCD_CMD_SET_DDRAM | address);
 8001530:	7bfb      	ldrb	r3, [r7, #15]
 8001532:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001536:	b2db      	uxtb	r3, r3
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff ff6b 	bl	8001414 <LCD_SendCommand>
}
 800153e:	bf00      	nop
 8001540:	3710      	adds	r7, #16
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
	...

08001548 <LCD_BacklightOn>:
/**
  * @brief  Turn backlight ON
  * @retval None
  */
void LCD_BacklightOn(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
    backlight_state = LCD_BACKLIGHT;
 800154c:	4b03      	ldr	r3, [pc, #12]	@ (800155c <LCD_BacklightOn+0x14>)
 800154e:	2208      	movs	r2, #8
 8001550:	701a      	strb	r2, [r3, #0]
    LCD_Write(0);
 8001552:	2000      	movs	r0, #0
 8001554:	f7ff ff1e 	bl	8001394 <LCD_Write>
}
 8001558:	bf00      	nop
 800155a:	bd80      	pop	{r7, pc}
 800155c:	20000000 	.word	0x20000000

08001560 <LCD_Print>:
  * @brief  Print string
  * @param  str: Null-terminated string
  * @retval None
  */
void LCD_Print(char *str)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
    while (*str)
 8001568:	e007      	b.n	800157a <LCD_Print+0x1a>
    {
        LCD_SendData((uint8_t)*str);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff ff71 	bl	8001456 <LCD_SendData>
        str++;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	3301      	adds	r3, #1
 8001578:	607b      	str	r3, [r7, #4]
    while (*str)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d1f3      	bne.n	800156a <LCD_Print+0xa>
    }
}
 8001582:	bf00      	nop
 8001584:	bf00      	nop
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
    /* MCU Configuration--------------------------------------------------------*/
    HAL_Init();
 8001590:	f000 fd88 	bl	80020a4 <HAL_Init>
    SystemClock_Config();
 8001594:	f000 f92a 	bl	80017ec <SystemClock_Config>

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8001598:	f000 fa38 	bl	8001a0c <MX_GPIO_Init>
    MX_ADC1_Init();
 800159c:	f000 f990 	bl	80018c0 <MX_ADC1_Init>
    MX_I2C1_Init();
 80015a0:	f000 f9f2 	bl	8001988 <MX_I2C1_Init>

    /* Initialize Application */
    System_Init();
 80015a4:	f000 f82e 	bl	8001604 <System_Init>

    /* Display startup screen */
    Display_Startup_Screen();
 80015a8:	f000 f83e 	bl	8001628 <Display_Startup_Screen>
    HAL_Delay(2000);
 80015ac:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80015b0:	f000 fde6 	bl	8002180 <HAL_Delay>

    /* Clear display before main loop */
    LCD_Clear();
 80015b4:	f7ff ffa1 	bl	80014fa <LCD_Clear>

    /* Initialize timing */
    last_sensor_read_time = HAL_GetTick();
 80015b8:	f000 fdd8 	bl	800216c <HAL_GetTick>
 80015bc:	4603      	mov	r3, r0
 80015be:	4a0f      	ldr	r2, [pc, #60]	@ (80015fc <main+0x70>)
 80015c0:	6013      	str	r3, [r2, #0]

    /* Infinite loop */
    while (1)
    {
        /* Check if it's time to read sensors */
        if ((HAL_GetTick() - last_sensor_read_time) >= SENSOR_READ_INTERVAL_MS)
 80015c2:	f000 fdd3 	bl	800216c <HAL_GetTick>
 80015c6:	4602      	mov	r2, r0
 80015c8:	4b0c      	ldr	r3, [pc, #48]	@ (80015fc <main+0x70>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80015d2:	d30f      	bcc.n	80015f4 <main+0x68>
        {
            last_sensor_read_time = HAL_GetTick();
 80015d4:	f000 fdca 	bl	800216c <HAL_GetTick>
 80015d8:	4603      	mov	r3, r0
 80015da:	4a08      	ldr	r2, [pc, #32]	@ (80015fc <main+0x70>)
 80015dc:	6013      	str	r3, [r2, #0]

            /* Read all sensors */
            Read_Sensors();
 80015de:	f000 f83b 	bl	8001658 <Read_Sensors>

            /* Check for alert conditions */
            Check_Alerts();
 80015e2:	f000 f8bb 	bl	800175c <Check_Alerts>

            /* Update LCD display */
            Update_Display();
 80015e6:	f000 f853 	bl	8001690 <Update_Display>

            /* Toggle status LED to show activity */
            HAL_GPIO_TogglePin(STATUS_LED_PORT, STATUS_LED_PIN);
 80015ea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015ee:	4804      	ldr	r0, [pc, #16]	@ (8001600 <main+0x74>)
 80015f0:	f001 fe21 	bl	8003236 <HAL_GPIO_TogglePin>
        }

        /* Small delay to prevent CPU hogging */
        HAL_Delay(10);
 80015f4:	200a      	movs	r0, #10
 80015f6:	f000 fdc3 	bl	8002180 <HAL_Delay>
        if ((HAL_GetTick() - last_sensor_read_time) >= SENSOR_READ_INTERVAL_MS)
 80015fa:	e7e2      	b.n	80015c2 <main+0x36>
 80015fc:	2000029c 	.word	0x2000029c
 8001600:	40020c00 	.word	0x40020c00

08001604 <System_Init>:
/**
  * @brief  Initialize application components
  * @retval None
  */
static void System_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
    /* Initialize LCD */
    LCD_Init();
 8001608:	f7ff ff3d 	bl	8001486 <LCD_Init>
    LCD_BacklightOn();
 800160c:	f7ff ff9c 	bl	8001548 <LCD_BacklightOn>

    /* Initialize MQ-2 */
    MQ2_Init();
 8001610:	f000 face 	bl	8001bb0 <MQ2_Init>

    /* Initialize DHT11 */
    DHT11_Init();
 8001614:	f7ff fe0e 	bl	8001234 <DHT11_Init>

    /* Initialize Buzzer */
    Buzzer_Init();
 8001618:	f7ff fd02 	bl	8001020 <Buzzer_Init>

    /* Startup beep */
    Buzzer_Beep(100);
 800161c:	2064      	movs	r0, #100	@ 0x64
 800161e:	f7ff fd35 	bl	800108c <Buzzer_Beep>
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
	...

08001628 <Display_Startup_Screen>:
/**
  * @brief  Display startup screen
  * @retval None
  */
static void Display_Startup_Screen(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
    LCD_Clear();
 800162c:	f7ff ff65 	bl	80014fa <LCD_Clear>
    LCD_SetCursor(0, 0);
 8001630:	2100      	movs	r1, #0
 8001632:	2000      	movs	r0, #0
 8001634:	f7ff ff6b 	bl	800150e <LCD_SetCursor>
    LCD_Print("  Environment  ");
 8001638:	4805      	ldr	r0, [pc, #20]	@ (8001650 <Display_Startup_Screen+0x28>)
 800163a:	f7ff ff91 	bl	8001560 <LCD_Print>
    LCD_SetCursor(1, 0);
 800163e:	2100      	movs	r1, #0
 8001640:	2001      	movs	r0, #1
 8001642:	f7ff ff64 	bl	800150e <LCD_SetCursor>
    LCD_Print(" Monitor v1.0  ");
 8001646:	4803      	ldr	r0, [pc, #12]	@ (8001654 <Display_Startup_Screen+0x2c>)
 8001648:	f7ff ff8a 	bl	8001560 <LCD_Print>
}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}
 8001650:	0800a5b0 	.word	0x0800a5b0
 8001654:	0800a5c0 	.word	0x0800a5c0

08001658 <Read_Sensors>:
/**
  * @brief  Read all sensors
  * @retval None
  */
static void Read_Sensors(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
    /* Read DHT11 */
    dht_status = DHT11_Read(&temperature, &humidity);
 800165c:	4908      	ldr	r1, [pc, #32]	@ (8001680 <Read_Sensors+0x28>)
 800165e:	4809      	ldr	r0, [pc, #36]	@ (8001684 <Read_Sensors+0x2c>)
 8001660:	f7ff fdfa 	bl	8001258 <DHT11_Read>
 8001664:	4603      	mov	r3, r0
 8001666:	461a      	mov	r2, r3
 8001668:	4b07      	ldr	r3, [pc, #28]	@ (8001688 <Read_Sensors+0x30>)
 800166a:	701a      	strb	r2, [r3, #0]

    /* Read MQ-2 with filtering */
    gas_value = MQ2_ReadFiltered(5);
 800166c:	2005      	movs	r0, #5
 800166e:	f000 fab5 	bl	8001bdc <MQ2_ReadFiltered>
 8001672:	4603      	mov	r3, r0
 8001674:	461a      	mov	r2, r3
 8001676:	4b05      	ldr	r3, [pc, #20]	@ (800168c <Read_Sensors+0x34>)
 8001678:	801a      	strh	r2, [r3, #0]
}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20000295 	.word	0x20000295
 8001684:	20000294 	.word	0x20000294
 8001688:	20000298 	.word	0x20000298
 800168c:	20000296 	.word	0x20000296

08001690 <Update_Display>:
/**
  * @brief  Update LCD display
  * @retval None
  */
static void Update_Display(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af02      	add	r7, sp, #8
    /* Line 1: Temperature and Humidity */
    if (dht_status == DHT11_OK)
 8001696:	4b25      	ldr	r3, [pc, #148]	@ (800172c <Update_Display+0x9c>)
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d10c      	bne.n	80016b8 <Update_Display+0x28>
    {
        snprintf(lcd_line1, sizeof(lcd_line1), "T:%2dC  H:%2d%%   ",
 800169e:	4b24      	ldr	r3, [pc, #144]	@ (8001730 <Update_Display+0xa0>)
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	461a      	mov	r2, r3
 80016a4:	4b23      	ldr	r3, [pc, #140]	@ (8001734 <Update_Display+0xa4>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	9300      	str	r3, [sp, #0]
 80016aa:	4613      	mov	r3, r2
 80016ac:	4a22      	ldr	r2, [pc, #136]	@ (8001738 <Update_Display+0xa8>)
 80016ae:	2111      	movs	r1, #17
 80016b0:	4822      	ldr	r0, [pc, #136]	@ (800173c <Update_Display+0xac>)
 80016b2:	f005 fb19 	bl	8006ce8 <sniprintf>
 80016b6:	e004      	b.n	80016c2 <Update_Display+0x32>
                 temperature, humidity);
    }
    else
    {
        snprintf(lcd_line1, sizeof(lcd_line1), "DHT11 Error!    ");
 80016b8:	4a21      	ldr	r2, [pc, #132]	@ (8001740 <Update_Display+0xb0>)
 80016ba:	2111      	movs	r1, #17
 80016bc:	481f      	ldr	r0, [pc, #124]	@ (800173c <Update_Display+0xac>)
 80016be:	f005 fb13 	bl	8006ce8 <sniprintf>
    }

    LCD_SetCursor(0, 0);
 80016c2:	2100      	movs	r1, #0
 80016c4:	2000      	movs	r0, #0
 80016c6:	f7ff ff22 	bl	800150e <LCD_SetCursor>
    LCD_Print(lcd_line1);
 80016ca:	481c      	ldr	r0, [pc, #112]	@ (800173c <Update_Display+0xac>)
 80016cc:	f7ff ff48 	bl	8001560 <LCD_Print>

    /* Line 2: Gas value and status */
    if (alert_active)
 80016d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001744 <Update_Display+0xb4>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d007      	beq.n	80016e8 <Update_Display+0x58>
    {
        snprintf(lcd_line2, sizeof(lcd_line2), "Gas:%4d ALERT!", gas_value);
 80016d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001748 <Update_Display+0xb8>)
 80016da:	881b      	ldrh	r3, [r3, #0]
 80016dc:	4a1b      	ldr	r2, [pc, #108]	@ (800174c <Update_Display+0xbc>)
 80016de:	2111      	movs	r1, #17
 80016e0:	481b      	ldr	r0, [pc, #108]	@ (8001750 <Update_Display+0xc0>)
 80016e2:	f005 fb01 	bl	8006ce8 <sniprintf>
 80016e6:	e016      	b.n	8001716 <Update_Display+0x86>
    }
    else if (MQ2_IsWarning(gas_value))
 80016e8:	4b17      	ldr	r3, [pc, #92]	@ (8001748 <Update_Display+0xb8>)
 80016ea:	881b      	ldrh	r3, [r3, #0]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f000 faba 	bl	8001c66 <MQ2_IsWarning>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d007      	beq.n	8001708 <Update_Display+0x78>
    {
        snprintf(lcd_line2, sizeof(lcd_line2), "Gas:%4d WARN  ", gas_value);
 80016f8:	4b13      	ldr	r3, [pc, #76]	@ (8001748 <Update_Display+0xb8>)
 80016fa:	881b      	ldrh	r3, [r3, #0]
 80016fc:	4a15      	ldr	r2, [pc, #84]	@ (8001754 <Update_Display+0xc4>)
 80016fe:	2111      	movs	r1, #17
 8001700:	4813      	ldr	r0, [pc, #76]	@ (8001750 <Update_Display+0xc0>)
 8001702:	f005 faf1 	bl	8006ce8 <sniprintf>
 8001706:	e006      	b.n	8001716 <Update_Display+0x86>
    }
    else
    {
        snprintf(lcd_line2, sizeof(lcd_line2), "Gas:%4d OK    ", gas_value);
 8001708:	4b0f      	ldr	r3, [pc, #60]	@ (8001748 <Update_Display+0xb8>)
 800170a:	881b      	ldrh	r3, [r3, #0]
 800170c:	4a12      	ldr	r2, [pc, #72]	@ (8001758 <Update_Display+0xc8>)
 800170e:	2111      	movs	r1, #17
 8001710:	480f      	ldr	r0, [pc, #60]	@ (8001750 <Update_Display+0xc0>)
 8001712:	f005 fae9 	bl	8006ce8 <sniprintf>
    }

    LCD_SetCursor(1, 0);
 8001716:	2100      	movs	r1, #0
 8001718:	2001      	movs	r0, #1
 800171a:	f7ff fef8 	bl	800150e <LCD_SetCursor>
    LCD_Print(lcd_line2);
 800171e:	480c      	ldr	r0, [pc, #48]	@ (8001750 <Update_Display+0xc0>)
 8001720:	f7ff ff1e 	bl	8001560 <LCD_Print>
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	20000298 	.word	0x20000298
 8001730:	20000294 	.word	0x20000294
 8001734:	20000295 	.word	0x20000295
 8001738:	0800a5d0 	.word	0x0800a5d0
 800173c:	200002a0 	.word	0x200002a0
 8001740:	0800a5e4 	.word	0x0800a5e4
 8001744:	200002c5 	.word	0x200002c5
 8001748:	20000296 	.word	0x20000296
 800174c:	0800a5f8 	.word	0x0800a5f8
 8001750:	200002b4 	.word	0x200002b4
 8001754:	0800a608 	.word	0x0800a608
 8001758:	0800a618 	.word	0x0800a618

0800175c <Check_Alerts>:
/**
  * @brief  Check sensor values against thresholds
  * @retval None
  */
static void Check_Alerts(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
    uint8_t new_alert_state = 0;
 8001762:	2300      	movs	r3, #0
 8001764:	71fb      	strb	r3, [r7, #7]

    /* Check gas level */
    if (MQ2_IsAboveThreshold(gas_value))
 8001766:	4b1d      	ldr	r3, [pc, #116]	@ (80017dc <Check_Alerts+0x80>)
 8001768:	881b      	ldrh	r3, [r3, #0]
 800176a:	4618      	mov	r0, r3
 800176c:	f000 fa6a 	bl	8001c44 <MQ2_IsAboveThreshold>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <Check_Alerts+0x1e>
    {
        new_alert_state = 1;
 8001776:	2301      	movs	r3, #1
 8001778:	71fb      	strb	r3, [r7, #7]
    }

    /* Check temperature */
    if (temperature > TEMP_THRESHOLD_HIGH)
 800177a:	4b19      	ldr	r3, [pc, #100]	@ (80017e0 <Check_Alerts+0x84>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	2b28      	cmp	r3, #40	@ 0x28
 8001780:	d901      	bls.n	8001786 <Check_Alerts+0x2a>
    {
        new_alert_state = 1;
 8001782:	2301      	movs	r3, #1
 8001784:	71fb      	strb	r3, [r7, #7]
    }

    /* Check humidity */
    if (humidity > HUMIDITY_THRESHOLD_HIGH)
 8001786:	4b17      	ldr	r3, [pc, #92]	@ (80017e4 <Check_Alerts+0x88>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	2b50      	cmp	r3, #80	@ 0x50
 800178c:	d901      	bls.n	8001792 <Check_Alerts+0x36>
    {
        new_alert_state = 1;
 800178e:	2301      	movs	r3, #1
 8001790:	71fb      	strb	r3, [r7, #7]
    }

    /* Handle alert state changes */
    if (new_alert_state && !alert_active)
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d006      	beq.n	80017a6 <Check_Alerts+0x4a>
 8001798:	4b13      	ldr	r3, [pc, #76]	@ (80017e8 <Check_Alerts+0x8c>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d102      	bne.n	80017a6 <Check_Alerts+0x4a>
    {
        /* New alert - turn on buzzer */
        Buzzer_On();
 80017a0:	f7ff fc50 	bl	8001044 <Buzzer_On>
 80017a4:	e00d      	b.n	80017c2 <Check_Alerts+0x66>
    }
    else if (!new_alert_state && alert_active)
 80017a6:	79fb      	ldrb	r3, [r7, #7]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d10a      	bne.n	80017c2 <Check_Alerts+0x66>
 80017ac:	4b0e      	ldr	r3, [pc, #56]	@ (80017e8 <Check_Alerts+0x8c>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d006      	beq.n	80017c2 <Check_Alerts+0x66>
    {
        /* Alert cleared - turn off buzzer and beep success */
        Buzzer_Off();
 80017b4:	f7ff fc58 	bl	8001068 <Buzzer_Off>
        HAL_Delay(100);
 80017b8:	2064      	movs	r0, #100	@ 0x64
 80017ba:	f000 fce1 	bl	8002180 <HAL_Delay>
        Buzzer_Success();
 80017be:	f7ff fc76 	bl	80010ae <Buzzer_Success>
    }

    alert_active = new_alert_state;
 80017c2:	4a09      	ldr	r2, [pc, #36]	@ (80017e8 <Check_Alerts+0x8c>)
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	7013      	strb	r3, [r2, #0]

    /* Keep buzzer on during active alert */
    if (alert_active)
 80017c8:	4b07      	ldr	r3, [pc, #28]	@ (80017e8 <Check_Alerts+0x8c>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <Check_Alerts+0x78>
    {
        Buzzer_On();
 80017d0:	f7ff fc38 	bl	8001044 <Buzzer_On>
    }
}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000296 	.word	0x20000296
 80017e0:	20000294 	.word	0x20000294
 80017e4:	20000295 	.word	0x20000295
 80017e8:	200002c5 	.word	0x200002c5

080017ec <SystemClock_Config>:
  * @brief  System Clock Configuration
  *         HSI = 16MHz, SYSCLK = 168MHz
  * @retval None
  */
void SystemClock_Config(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b094      	sub	sp, #80	@ 0x50
 80017f0:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017f2:	f107 0320 	add.w	r3, r7, #32
 80017f6:	2230      	movs	r2, #48	@ 0x30
 80017f8:	2100      	movs	r1, #0
 80017fa:	4618      	mov	r0, r3
 80017fc:	f005 fb0f 	bl	8006e1e <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001800:	f107 030c 	add.w	r3, r7, #12
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	60da      	str	r2, [r3, #12]
 800180e:	611a      	str	r2, [r3, #16]

    /* Configure the main internal regulator output voltage */
    __HAL_RCC_PWR_CLK_ENABLE();
 8001810:	2300      	movs	r3, #0
 8001812:	60bb      	str	r3, [r7, #8]
 8001814:	4b28      	ldr	r3, [pc, #160]	@ (80018b8 <SystemClock_Config+0xcc>)
 8001816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001818:	4a27      	ldr	r2, [pc, #156]	@ (80018b8 <SystemClock_Config+0xcc>)
 800181a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800181e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001820:	4b25      	ldr	r3, [pc, #148]	@ (80018b8 <SystemClock_Config+0xcc>)
 8001822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001824:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001828:	60bb      	str	r3, [r7, #8]
 800182a:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800182c:	2300      	movs	r3, #0
 800182e:	607b      	str	r3, [r7, #4]
 8001830:	4b22      	ldr	r3, [pc, #136]	@ (80018bc <SystemClock_Config+0xd0>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a21      	ldr	r2, [pc, #132]	@ (80018bc <SystemClock_Config+0xd0>)
 8001836:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800183a:	6013      	str	r3, [r2, #0]
 800183c:	4b1f      	ldr	r3, [pc, #124]	@ (80018bc <SystemClock_Config+0xd0>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001844:	607b      	str	r3, [r7, #4]
 8001846:	687b      	ldr	r3, [r7, #4]

    /* Initialize HSI Oscillator and PLL */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001848:	2302      	movs	r3, #2
 800184a:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800184c:	2301      	movs	r3, #1
 800184e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001850:	2310      	movs	r3, #16
 8001852:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001854:	2302      	movs	r3, #2
 8001856:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001858:	2300      	movs	r3, #0
 800185a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLM = 8;
 800185c:	2308      	movs	r3, #8
 800185e:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLN = 168;
 8001860:	23a8      	movs	r3, #168	@ 0xa8
 8001862:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001864:	2302      	movs	r3, #2
 8001866:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLQ = 7;
 8001868:	2307      	movs	r3, #7
 800186a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800186c:	f107 0320 	add.w	r3, r7, #32
 8001870:	4618      	mov	r0, r3
 8001872:	f003 fe91 	bl	8005598 <HAL_RCC_OscConfig>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <SystemClock_Config+0x94>
    {
        Error_Handler();
 800187c:	f000 f960 	bl	8001b40 <Error_Handler>
    }

    /* Initialize CPU, AHB and APB buses clocks */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001880:	230f      	movs	r3, #15
 8001882:	60fb      	str	r3, [r7, #12]
                                | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001884:	2302      	movs	r3, #2
 8001886:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800188c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001890:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001892:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001896:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001898:	f107 030c 	add.w	r3, r7, #12
 800189c:	2105      	movs	r1, #5
 800189e:	4618      	mov	r0, r3
 80018a0:	f004 f8f2 	bl	8005a88 <HAL_RCC_ClockConfig>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <SystemClock_Config+0xc2>
    {
        Error_Handler();
 80018aa:	f000 f949 	bl	8001b40 <Error_Handler>
    }
}
 80018ae:	bf00      	nop
 80018b0:	3750      	adds	r7, #80	@ 0x50
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40023800 	.word	0x40023800
 80018bc:	40007000 	.word	0x40007000

080018c0 <MX_ADC1_Init>:
/**
  * @brief  ADC1 Initialization Function
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 80018c6:	f107 0308 	add.w	r3, r7, #8
 80018ca:	2200      	movs	r2, #0
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	605a      	str	r2, [r3, #4]
 80018d0:	609a      	str	r2, [r3, #8]
 80018d2:	60da      	str	r2, [r3, #12]

    /* Enable ADC Clock */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018d4:	2300      	movs	r3, #0
 80018d6:	607b      	str	r3, [r7, #4]
 80018d8:	4b27      	ldr	r3, [pc, #156]	@ (8001978 <MX_ADC1_Init+0xb8>)
 80018da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018dc:	4a26      	ldr	r2, [pc, #152]	@ (8001978 <MX_ADC1_Init+0xb8>)
 80018de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018e2:	6453      	str	r3, [r2, #68]	@ 0x44
 80018e4:	4b24      	ldr	r3, [pc, #144]	@ (8001978 <MX_ADC1_Init+0xb8>)
 80018e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018ec:	607b      	str	r3, [r7, #4]
 80018ee:	687b      	ldr	r3, [r7, #4]

    /* Configure ADC1 */
    hadc1.Instance = ADC1;
 80018f0:	4b22      	ldr	r3, [pc, #136]	@ (800197c <MX_ADC1_Init+0xbc>)
 80018f2:	4a23      	ldr	r2, [pc, #140]	@ (8001980 <MX_ADC1_Init+0xc0>)
 80018f4:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80018f6:	4b21      	ldr	r3, [pc, #132]	@ (800197c <MX_ADC1_Init+0xbc>)
 80018f8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80018fc:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018fe:	4b1f      	ldr	r3, [pc, #124]	@ (800197c <MX_ADC1_Init+0xbc>)
 8001900:	2200      	movs	r2, #0
 8001902:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = DISABLE;
 8001904:	4b1d      	ldr	r3, [pc, #116]	@ (800197c <MX_ADC1_Init+0xbc>)
 8001906:	2200      	movs	r2, #0
 8001908:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = DISABLE;
 800190a:	4b1c      	ldr	r3, [pc, #112]	@ (800197c <MX_ADC1_Init+0xbc>)
 800190c:	2200      	movs	r2, #0
 800190e:	761a      	strb	r2, [r3, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001910:	4b1a      	ldr	r3, [pc, #104]	@ (800197c <MX_ADC1_Init+0xbc>)
 8001912:	2200      	movs	r2, #0
 8001914:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001918:	4b18      	ldr	r3, [pc, #96]	@ (800197c <MX_ADC1_Init+0xbc>)
 800191a:	2200      	movs	r2, #0
 800191c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800191e:	4b17      	ldr	r3, [pc, #92]	@ (800197c <MX_ADC1_Init+0xbc>)
 8001920:	4a18      	ldr	r2, [pc, #96]	@ (8001984 <MX_ADC1_Init+0xc4>)
 8001922:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001924:	4b15      	ldr	r3, [pc, #84]	@ (800197c <MX_ADC1_Init+0xbc>)
 8001926:	2200      	movs	r2, #0
 8001928:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 1;
 800192a:	4b14      	ldr	r3, [pc, #80]	@ (800197c <MX_ADC1_Init+0xbc>)
 800192c:	2201      	movs	r2, #1
 800192e:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8001930:	4b12      	ldr	r3, [pc, #72]	@ (800197c <MX_ADC1_Init+0xbc>)
 8001932:	2200      	movs	r2, #0
 8001934:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001938:	4b10      	ldr	r3, [pc, #64]	@ (800197c <MX_ADC1_Init+0xbc>)
 800193a:	2201      	movs	r2, #1
 800193c:	615a      	str	r2, [r3, #20]

    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800193e:	480f      	ldr	r0, [pc, #60]	@ (800197c <MX_ADC1_Init+0xbc>)
 8001940:	f000 fc42 	bl	80021c8 <HAL_ADC_Init>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_ADC1_Init+0x8e>
    {
        Error_Handler();
 800194a:	f000 f8f9 	bl	8001b40 <Error_Handler>
    }

    /* Configure ADC Channel 0 (PA0) */
    sConfig.Channel = ADC_CHANNEL_0;
 800194e:	2300      	movs	r3, #0
 8001950:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = 1;
 8001952:	2301      	movs	r3, #1
 8001954:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001956:	2304      	movs	r3, #4
 8001958:	613b      	str	r3, [r7, #16]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800195a:	f107 0308 	add.w	r3, r7, #8
 800195e:	4619      	mov	r1, r3
 8001960:	4806      	ldr	r0, [pc, #24]	@ (800197c <MX_ADC1_Init+0xbc>)
 8001962:	f000 ff3b 	bl	80027dc <HAL_ADC_ConfigChannel>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_ADC1_Init+0xb0>
    {
        Error_Handler();
 800196c:	f000 f8e8 	bl	8001b40 <Error_Handler>
    }
}
 8001970:	bf00      	nop
 8001972:	3718      	adds	r7, #24
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40023800 	.word	0x40023800
 800197c:	200001f8 	.word	0x200001f8
 8001980:	40012000 	.word	0x40012000
 8001984:	0f000001 	.word	0x0f000001

08001988 <MX_I2C1_Init>:
/**
  * @brief  I2C1 Initialization Function
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
    /* Enable I2C Clock */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800198e:	2300      	movs	r3, #0
 8001990:	607b      	str	r3, [r7, #4]
 8001992:	4b1a      	ldr	r3, [pc, #104]	@ (80019fc <MX_I2C1_Init+0x74>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001996:	4a19      	ldr	r2, [pc, #100]	@ (80019fc <MX_I2C1_Init+0x74>)
 8001998:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800199c:	6413      	str	r3, [r2, #64]	@ 0x40
 800199e:	4b17      	ldr	r3, [pc, #92]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019a6:	607b      	str	r3, [r7, #4]
 80019a8:	687b      	ldr	r3, [r7, #4]

    hi2c1.Instance = I2C1;
 80019aa:	4b15      	ldr	r3, [pc, #84]	@ (8001a00 <MX_I2C1_Init+0x78>)
 80019ac:	4a15      	ldr	r2, [pc, #84]	@ (8001a04 <MX_I2C1_Init+0x7c>)
 80019ae:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 100000;
 80019b0:	4b13      	ldr	r3, [pc, #76]	@ (8001a00 <MX_I2C1_Init+0x78>)
 80019b2:	4a15      	ldr	r2, [pc, #84]	@ (8001a08 <MX_I2C1_Init+0x80>)
 80019b4:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019b6:	4b12      	ldr	r3, [pc, #72]	@ (8001a00 <MX_I2C1_Init+0x78>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 80019bc:	4b10      	ldr	r3, [pc, #64]	@ (8001a00 <MX_I2C1_Init+0x78>)
 80019be:	2200      	movs	r2, #0
 80019c0:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001a00 <MX_I2C1_Init+0x78>)
 80019c4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019c8:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001a00 <MX_I2C1_Init+0x78>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 80019d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a00 <MX_I2C1_Init+0x78>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001a00 <MX_I2C1_Init+0x78>)
 80019d8:	2200      	movs	r2, #0
 80019da:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019dc:	4b08      	ldr	r3, [pc, #32]	@ (8001a00 <MX_I2C1_Init+0x78>)
 80019de:	2200      	movs	r2, #0
 80019e0:	621a      	str	r2, [r3, #32]

    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019e2:	4807      	ldr	r0, [pc, #28]	@ (8001a00 <MX_I2C1_Init+0x78>)
 80019e4:	f001 fc40 	bl	8003268 <HAL_I2C_Init>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_I2C1_Init+0x6a>
    {
        Error_Handler();
 80019ee:	f000 f8a7 	bl	8001b40 <Error_Handler>
    }
}
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40023800 	.word	0x40023800
 8001a00:	20000240 	.word	0x20000240
 8001a04:	40005400 	.word	0x40005400
 8001a08:	000186a0 	.word	0x000186a0

08001a0c <MX_GPIO_Init>:
/**
  * @brief  GPIO Initialization Function
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b088      	sub	sp, #32
 8001a10:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a12:	f107 030c 	add.w	r3, r7, #12
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
 8001a1a:	605a      	str	r2, [r3, #4]
 8001a1c:	609a      	str	r2, [r3, #8]
 8001a1e:	60da      	str	r2, [r3, #12]
 8001a20:	611a      	str	r2, [r3, #16]

    /* Enable GPIO Clocks */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	4b42      	ldr	r3, [pc, #264]	@ (8001b30 <MX_GPIO_Init+0x124>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2a:	4a41      	ldr	r2, [pc, #260]	@ (8001b30 <MX_GPIO_Init+0x124>)
 8001a2c:	f043 0301 	orr.w	r3, r3, #1
 8001a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a32:	4b3f      	ldr	r3, [pc, #252]	@ (8001b30 <MX_GPIO_Init+0x124>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	60bb      	str	r3, [r7, #8]
 8001a3c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	607b      	str	r3, [r7, #4]
 8001a42:	4b3b      	ldr	r3, [pc, #236]	@ (8001b30 <MX_GPIO_Init+0x124>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	4a3a      	ldr	r2, [pc, #232]	@ (8001b30 <MX_GPIO_Init+0x124>)
 8001a48:	f043 0302 	orr.w	r3, r3, #2
 8001a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a4e:	4b38      	ldr	r3, [pc, #224]	@ (8001b30 <MX_GPIO_Init+0x124>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	607b      	str	r3, [r7, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	603b      	str	r3, [r7, #0]
 8001a5e:	4b34      	ldr	r3, [pc, #208]	@ (8001b30 <MX_GPIO_Init+0x124>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a62:	4a33      	ldr	r2, [pc, #204]	@ (8001b30 <MX_GPIO_Init+0x124>)
 8001a64:	f043 0308 	orr.w	r3, r3, #8
 8001a68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a6a:	4b31      	ldr	r3, [pc, #196]	@ (8001b30 <MX_GPIO_Init+0x124>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	f003 0308 	and.w	r3, r3, #8
 8001a72:	603b      	str	r3, [r7, #0]
 8001a74:	683b      	ldr	r3, [r7, #0]
    /*--------------------------------------------------------------------------
                            CONFIGURE OUTPUT PINS
    --------------------------------------------------------------------------*/

    /* Configure Buzzer Pin (PD13) as Output */
    GPIO_InitStruct.Pin = BUZZER_PIN;
 8001a76:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a7a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a84:	2300      	movs	r3, #0
 8001a86:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUZZER_PORT, &GPIO_InitStruct);
 8001a88:	f107 030c 	add.w	r3, r7, #12
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4829      	ldr	r0, [pc, #164]	@ (8001b34 <MX_GPIO_Init+0x128>)
 8001a90:	f001 fa08 	bl	8002ea4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_RESET);
 8001a94:	2200      	movs	r2, #0
 8001a96:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a9a:	4826      	ldr	r0, [pc, #152]	@ (8001b34 <MX_GPIO_Init+0x128>)
 8001a9c:	f001 fbb3 	bl	8003206 <HAL_GPIO_WritePin>

    /* Configure Status LED Pin (PD12) as Output */
    GPIO_InitStruct.Pin = STATUS_LED_PIN;
 8001aa0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aa4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(STATUS_LED_PORT, &GPIO_InitStruct);
 8001ab2:	f107 030c 	add.w	r3, r7, #12
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	481e      	ldr	r0, [pc, #120]	@ (8001b34 <MX_GPIO_Init+0x128>)
 8001aba:	f001 f9f3 	bl	8002ea4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(STATUS_LED_PORT, STATUS_LED_PIN, GPIO_PIN_RESET);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ac4:	481b      	ldr	r0, [pc, #108]	@ (8001b34 <MX_GPIO_Init+0x128>)
 8001ac6:	f001 fb9e 	bl	8003206 <HAL_GPIO_WritePin>
    /*--------------------------------------------------------------------------
                            CONFIGURE DHT11 PIN
    --------------------------------------------------------------------------*/

    /* Configure DHT11 Pin (PA1) as Open-Drain Output */
    GPIO_InitStruct.Pin = DHT11_PIN;
 8001aca:	2302      	movs	r3, #2
 8001acc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001ace:	2311      	movs	r3, #17
 8001ad0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8001ada:	f107 030c 	add.w	r3, r7, #12
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4815      	ldr	r0, [pc, #84]	@ (8001b38 <MX_GPIO_Init+0x12c>)
 8001ae2:	f001 f9df 	bl	8002ea4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	2102      	movs	r1, #2
 8001aea:	4813      	ldr	r0, [pc, #76]	@ (8001b38 <MX_GPIO_Init+0x12c>)
 8001aec:	f001 fb8b 	bl	8003206 <HAL_GPIO_WritePin>
    /*--------------------------------------------------------------------------
                            CONFIGURE ADC PIN
    --------------------------------------------------------------------------*/

    /* Configure ADC Pin (PA0) as Analog */
    GPIO_InitStruct.Pin = MQ2_ADC_PIN;
 8001af0:	2301      	movs	r3, #1
 8001af2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001af4:	2303      	movs	r3, #3
 8001af6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(MQ2_ADC_PORT, &GPIO_InitStruct);
 8001afc:	f107 030c 	add.w	r3, r7, #12
 8001b00:	4619      	mov	r1, r3
 8001b02:	480d      	ldr	r0, [pc, #52]	@ (8001b38 <MX_GPIO_Init+0x12c>)
 8001b04:	f001 f9ce 	bl	8002ea4 <HAL_GPIO_Init>
    /*--------------------------------------------------------------------------
                            CONFIGURE I2C PINS
    --------------------------------------------------------------------------*/

    /* Configure I2C Pins (PB6, PB7) */
    GPIO_InitStruct.Pin = LCD_I2C_SCL_PIN | LCD_I2C_SDA_PIN;
 8001b08:	23c0      	movs	r3, #192	@ 0xc0
 8001b0a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b0c:	2312      	movs	r3, #18
 8001b0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b10:	2301      	movs	r3, #1
 8001b12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b14:	2303      	movs	r3, #3
 8001b16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b18:	2304      	movs	r3, #4
 8001b1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b1c:	f107 030c 	add.w	r3, r7, #12
 8001b20:	4619      	mov	r1, r3
 8001b22:	4806      	ldr	r0, [pc, #24]	@ (8001b3c <MX_GPIO_Init+0x130>)
 8001b24:	f001 f9be 	bl	8002ea4 <HAL_GPIO_Init>
}
 8001b28:	bf00      	nop
 8001b2a:	3720      	adds	r7, #32
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40020c00 	.word	0x40020c00
 8001b38:	40020000 	.word	0x40020000
 8001b3c:	40020400 	.word	0x40020400

08001b40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b46:	b672      	cpsid	i
}
 8001b48:	bf00      	nop
    __disable_irq();

    /* Blink LED rapidly to indicate error */
    while (1)
    {
        HAL_GPIO_TogglePin(STATUS_LED_PORT, STATUS_LED_PIN);
 8001b4a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b4e:	4807      	ldr	r0, [pc, #28]	@ (8001b6c <Error_Handler+0x2c>)
 8001b50:	f001 fb71 	bl	8003236 <HAL_GPIO_TogglePin>
        /* Simple delay without HAL */
        for(volatile uint32_t i = 0; i < 500000; i++);
 8001b54:	2300      	movs	r3, #0
 8001b56:	607b      	str	r3, [r7, #4]
 8001b58:	e002      	b.n	8001b60 <Error_Handler+0x20>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	607b      	str	r3, [r7, #4]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4a03      	ldr	r2, [pc, #12]	@ (8001b70 <Error_Handler+0x30>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d9f8      	bls.n	8001b5a <Error_Handler+0x1a>
        HAL_GPIO_TogglePin(STATUS_LED_PORT, STATUS_LED_PIN);
 8001b68:	e7ef      	b.n	8001b4a <Error_Handler+0xa>
 8001b6a:	bf00      	nop
 8001b6c:	40020c00 	.word	0x40020c00
 8001b70:	0007a11f 	.word	0x0007a11f

08001b74 <MQ2_ReadADC>:
/**
  * @brief  Read raw ADC value
  * @retval ADC value (0-4095)
  */
static uint16_t MQ2_ReadADC(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
    uint16_t adc_value = 0;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	80fb      	strh	r3, [r7, #6]

    HAL_ADC_Start(&hadc1);
 8001b7e:	480b      	ldr	r0, [pc, #44]	@ (8001bac <MQ2_ReadADC+0x38>)
 8001b80:	f000 fb66 	bl	8002250 <HAL_ADC_Start>

    if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 8001b84:	2164      	movs	r1, #100	@ 0x64
 8001b86:	4809      	ldr	r0, [pc, #36]	@ (8001bac <MQ2_ReadADC+0x38>)
 8001b88:	f000 fc66 	bl	8002458 <HAL_ADC_PollForConversion>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d104      	bne.n	8001b9c <MQ2_ReadADC+0x28>
    {
        adc_value = (uint16_t)HAL_ADC_GetValue(&hadc1);
 8001b92:	4806      	ldr	r0, [pc, #24]	@ (8001bac <MQ2_ReadADC+0x38>)
 8001b94:	f000 fdfb 	bl	800278e <HAL_ADC_GetValue>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	80fb      	strh	r3, [r7, #6]
    }

    HAL_ADC_Stop(&hadc1);
 8001b9c:	4803      	ldr	r0, [pc, #12]	@ (8001bac <MQ2_ReadADC+0x38>)
 8001b9e:	f000 fc29 	bl	80023f4 <HAL_ADC_Stop>

    return adc_value;
 8001ba2:	88fb      	ldrh	r3, [r7, #6]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3708      	adds	r7, #8
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	200001f8 	.word	0x200001f8

08001bb0 <MQ2_Init>:
/**
  * @brief  Initialize MQ-2 sensor
  * @retval None
  */
void MQ2_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
    /* Take initial reading to stabilize */
    last_reading = MQ2_ReadADC();
 8001bb4:	f7ff ffde 	bl	8001b74 <MQ2_ReadADC>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	461a      	mov	r2, r3
 8001bbc:	4b06      	ldr	r3, [pc, #24]	@ (8001bd8 <MQ2_Init+0x28>)
 8001bbe:	801a      	strh	r2, [r3, #0]
    HAL_Delay(10);
 8001bc0:	200a      	movs	r0, #10
 8001bc2:	f000 fadd 	bl	8002180 <HAL_Delay>
    last_reading = MQ2_ReadADC();
 8001bc6:	f7ff ffd5 	bl	8001b74 <MQ2_ReadADC>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	461a      	mov	r2, r3
 8001bce:	4b02      	ldr	r3, [pc, #8]	@ (8001bd8 <MQ2_Init+0x28>)
 8001bd0:	801a      	strh	r2, [r3, #0]
}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	200002c6 	.word	0x200002c6

08001bdc <MQ2_ReadFiltered>:
  * @brief  Read filtered ADC value (average of multiple samples)
  * @param  samples: Number of samples to average (1-20)
  * @retval Filtered ADC value
  */
uint16_t MQ2_ReadFiltered(uint8_t samples)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	71fb      	strb	r3, [r7, #7]
    uint32_t sum = 0;
 8001be6:	2300      	movs	r3, #0
 8001be8:	60fb      	str	r3, [r7, #12]

    /* Clamp samples to valid range */
    if (samples == 0)
 8001bea:	79fb      	ldrb	r3, [r7, #7]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d101      	bne.n	8001bf4 <MQ2_ReadFiltered+0x18>
    {
        samples = 1;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	71fb      	strb	r3, [r7, #7]
    }
    if (samples > 20)
 8001bf4:	79fb      	ldrb	r3, [r7, #7]
 8001bf6:	2b14      	cmp	r3, #20
 8001bf8:	d901      	bls.n	8001bfe <MQ2_ReadFiltered+0x22>
    {
        samples = 20;
 8001bfa:	2314      	movs	r3, #20
 8001bfc:	71fb      	strb	r3, [r7, #7]
    }

    /* Take multiple readings */
    for (uint8_t i = 0; i < samples; i++)
 8001bfe:	2300      	movs	r3, #0
 8001c00:	72fb      	strb	r3, [r7, #11]
 8001c02:	e00c      	b.n	8001c1e <MQ2_ReadFiltered+0x42>
    {
        sum += MQ2_ReadADC();
 8001c04:	f7ff ffb6 	bl	8001b74 <MQ2_ReadADC>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	4413      	add	r3, r2
 8001c10:	60fb      	str	r3, [r7, #12]
        HAL_Delay(2);
 8001c12:	2002      	movs	r0, #2
 8001c14:	f000 fab4 	bl	8002180 <HAL_Delay>
    for (uint8_t i = 0; i < samples; i++)
 8001c18:	7afb      	ldrb	r3, [r7, #11]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	72fb      	strb	r3, [r7, #11]
 8001c1e:	7afa      	ldrb	r2, [r7, #11]
 8001c20:	79fb      	ldrb	r3, [r7, #7]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d3ee      	bcc.n	8001c04 <MQ2_ReadFiltered+0x28>
    }

    /* Calculate average */
    last_reading = (uint16_t)(sum / samples);
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	68fa      	ldr	r2, [r7, #12]
 8001c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c2e:	b29a      	uxth	r2, r3
 8001c30:	4b03      	ldr	r3, [pc, #12]	@ (8001c40 <MQ2_ReadFiltered+0x64>)
 8001c32:	801a      	strh	r2, [r3, #0]

    return last_reading;
 8001c34:	4b02      	ldr	r3, [pc, #8]	@ (8001c40 <MQ2_ReadFiltered+0x64>)
 8001c36:	881b      	ldrh	r3, [r3, #0]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3710      	adds	r7, #16
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	200002c6 	.word	0x200002c6

08001c44 <MQ2_IsAboveThreshold>:
  * @brief  Check if value is above danger threshold
  * @param  value: ADC value to check
  * @retval 1 if above threshold, 0 otherwise
  */
uint8_t MQ2_IsAboveThreshold(uint16_t value)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	80fb      	strh	r3, [r7, #6]
    return (value > MQ2_GAS_THRESHOLD) ? 1 : 0;
 8001c4e:	88fb      	ldrh	r3, [r7, #6]
 8001c50:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8001c54:	bf8c      	ite	hi
 8001c56:	2301      	movhi	r3, #1
 8001c58:	2300      	movls	r3, #0
 8001c5a:	b2db      	uxtb	r3, r3
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bc80      	pop	{r7}
 8001c64:	4770      	bx	lr

08001c66 <MQ2_IsWarning>:
  * @brief  Check if value is in warning range
  * @param  value: ADC value to check
  * @retval 1 if in warning range, 0 otherwise
  */
uint8_t MQ2_IsWarning(uint16_t value)
{
 8001c66:	b480      	push	{r7}
 8001c68:	b083      	sub	sp, #12
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	80fb      	strh	r3, [r7, #6]
    return (value > MQ2_GAS_WARNING && value <= MQ2_GAS_THRESHOLD) ? 1 : 0;
 8001c70:	88fb      	ldrh	r3, [r7, #6]
 8001c72:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8001c76:	d905      	bls.n	8001c84 <MQ2_IsWarning+0x1e>
 8001c78:	88fb      	ldrh	r3, [r7, #6]
 8001c7a:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8001c7e:	d801      	bhi.n	8001c84 <MQ2_IsWarning+0x1e>
 8001c80:	2301      	movs	r3, #1
 8001c82:	e000      	b.n	8001c86 <MQ2_IsWarning+0x20>
 8001c84:	2300      	movs	r3, #0
 8001c86:	b2db      	uxtb	r3, r3
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bc80      	pop	{r7}
 8001c90:	4770      	bx	lr
	...

08001c94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	607b      	str	r3, [r7, #4]
 8001c9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca2:	4a0f      	ldr	r2, [pc, #60]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001ca4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ca8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001caa:	4b0d      	ldr	r3, [pc, #52]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cb2:	607b      	str	r3, [r7, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	603b      	str	r3, [r7, #0]
 8001cba:	4b09      	ldr	r3, [pc, #36]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cbe:	4a08      	ldr	r2, [pc, #32]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001cc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cc6:	4b06      	ldr	r3, [pc, #24]	@ (8001ce0 <HAL_MspInit+0x4c>)
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cce:	603b      	str	r3, [r7, #0]
 8001cd0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001cd2:	2007      	movs	r0, #7
 8001cd4:	f001 f876 	bl	8002dc4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cd8:	bf00      	nop
 8001cda:	3708      	adds	r7, #8
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	40023800 	.word	0x40023800

08001ce4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b08a      	sub	sp, #40	@ 0x28
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cec:	f107 0314 	add.w	r3, r7, #20
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a1b      	ldr	r2, [pc, #108]	@ (8001d70 <HAL_ADC_MspInit+0x8c>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d12f      	bne.n	8001d66 <HAL_ADC_MspInit+0x82>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	613b      	str	r3, [r7, #16]
 8001d0a:	4b1a      	ldr	r3, [pc, #104]	@ (8001d74 <HAL_ADC_MspInit+0x90>)
 8001d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0e:	4a19      	ldr	r2, [pc, #100]	@ (8001d74 <HAL_ADC_MspInit+0x90>)
 8001d10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d16:	4b17      	ldr	r3, [pc, #92]	@ (8001d74 <HAL_ADC_MspInit+0x90>)
 8001d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d1e:	613b      	str	r3, [r7, #16]
 8001d20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	4b13      	ldr	r3, [pc, #76]	@ (8001d74 <HAL_ADC_MspInit+0x90>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2a:	4a12      	ldr	r2, [pc, #72]	@ (8001d74 <HAL_ADC_MspInit+0x90>)
 8001d2c:	f043 0301 	orr.w	r3, r3, #1
 8001d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d32:	4b10      	ldr	r3, [pc, #64]	@ (8001d74 <HAL_ADC_MspInit+0x90>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	60fb      	str	r3, [r7, #12]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d42:	2303      	movs	r3, #3
 8001d44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d4a:	f107 0314 	add.w	r3, r7, #20
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4809      	ldr	r0, [pc, #36]	@ (8001d78 <HAL_ADC_MspInit+0x94>)
 8001d52:	f001 f8a7 	bl	8002ea4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001d56:	2200      	movs	r2, #0
 8001d58:	2100      	movs	r1, #0
 8001d5a:	2012      	movs	r0, #18
 8001d5c:	f001 f83d 	bl	8002dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001d60:	2012      	movs	r0, #18
 8001d62:	f001 f856 	bl	8002e12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001d66:	bf00      	nop
 8001d68:	3728      	adds	r7, #40	@ 0x28
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40012000 	.word	0x40012000
 8001d74:	40023800 	.word	0x40023800
 8001d78:	40020000 	.word	0x40020000

08001d7c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08a      	sub	sp, #40	@ 0x28
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d84:	f107 0314 	add.w	r3, r7, #20
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]
 8001d92:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a21      	ldr	r2, [pc, #132]	@ (8001e20 <HAL_I2C_MspInit+0xa4>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d13b      	bne.n	8001e16 <HAL_I2C_MspInit+0x9a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	613b      	str	r3, [r7, #16]
 8001da2:	4b20      	ldr	r3, [pc, #128]	@ (8001e24 <HAL_I2C_MspInit+0xa8>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da6:	4a1f      	ldr	r2, [pc, #124]	@ (8001e24 <HAL_I2C_MspInit+0xa8>)
 8001da8:	f043 0302 	orr.w	r3, r3, #2
 8001dac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dae:	4b1d      	ldr	r3, [pc, #116]	@ (8001e24 <HAL_I2C_MspInit+0xa8>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	613b      	str	r3, [r7, #16]
 8001db8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dba:	23c0      	movs	r3, #192	@ 0xc0
 8001dbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dbe:	2312      	movs	r3, #18
 8001dc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001dca:	2304      	movs	r3, #4
 8001dcc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dce:	f107 0314 	add.w	r3, r7, #20
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4814      	ldr	r0, [pc, #80]	@ (8001e28 <HAL_I2C_MspInit+0xac>)
 8001dd6:	f001 f865 	bl	8002ea4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60fb      	str	r3, [r7, #12]
 8001dde:	4b11      	ldr	r3, [pc, #68]	@ (8001e24 <HAL_I2C_MspInit+0xa8>)
 8001de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de2:	4a10      	ldr	r2, [pc, #64]	@ (8001e24 <HAL_I2C_MspInit+0xa8>)
 8001de4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001de8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dea:	4b0e      	ldr	r3, [pc, #56]	@ (8001e24 <HAL_I2C_MspInit+0xa8>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001df6:	2200      	movs	r2, #0
 8001df8:	2100      	movs	r1, #0
 8001dfa:	201f      	movs	r0, #31
 8001dfc:	f000 ffed 	bl	8002dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001e00:	201f      	movs	r0, #31
 8001e02:	f001 f806 	bl	8002e12 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001e06:	2200      	movs	r2, #0
 8001e08:	2100      	movs	r1, #0
 8001e0a:	2020      	movs	r0, #32
 8001e0c:	f000 ffe5 	bl	8002dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001e10:	2020      	movs	r0, #32
 8001e12:	f000 fffe 	bl	8002e12 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001e16:	bf00      	nop
 8001e18:	3728      	adds	r7, #40	@ 0x28
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	40005400 	.word	0x40005400
 8001e24:	40023800 	.word	0x40023800
 8001e28:	40020400 	.word	0x40020400

08001e2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e30:	bf00      	nop
 8001e32:	e7fd      	b.n	8001e30 <NMI_Handler+0x4>

08001e34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e38:	bf00      	nop
 8001e3a:	e7fd      	b.n	8001e38 <HardFault_Handler+0x4>

08001e3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e40:	bf00      	nop
 8001e42:	e7fd      	b.n	8001e40 <MemManage_Handler+0x4>

08001e44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e48:	bf00      	nop
 8001e4a:	e7fd      	b.n	8001e48 <BusFault_Handler+0x4>

08001e4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e50:	bf00      	nop
 8001e52:	e7fd      	b.n	8001e50 <UsageFault_Handler+0x4>

08001e54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e58:	bf00      	nop
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc80      	pop	{r7}
 8001e5e:	4770      	bx	lr

08001e60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bc80      	pop	{r7}
 8001e6a:	4770      	bx	lr

08001e6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e70:	bf00      	nop
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bc80      	pop	{r7}
 8001e76:	4770      	bx	lr

08001e78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e7c:	f000 f964 	bl	8002148 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e80:	bf00      	nop
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e88:	4802      	ldr	r0, [pc, #8]	@ (8001e94 <ADC_IRQHandler+0x10>)
 8001e8a:	f000 fb70 	bl	800256e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	200001f8 	.word	0x200001f8

08001e98 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001e9c:	4802      	ldr	r0, [pc, #8]	@ (8001ea8 <I2C1_EV_IRQHandler+0x10>)
 8001e9e:	f001 fc39 	bl	8003714 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001ea2:	bf00      	nop
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	20000240 	.word	0x20000240

08001eac <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001eb0:	4802      	ldr	r0, [pc, #8]	@ (8001ebc <I2C1_ER_IRQHandler+0x10>)
 8001eb2:	f001 fda0 	bl	80039f6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	20000240 	.word	0x20000240

08001ec0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  return 1;
 8001ec4:	2301      	movs	r3, #1
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr

08001ece <_kill>:

int _kill(int pid, int sig)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b082      	sub	sp, #8
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
 8001ed6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ed8:	f004 fff4 	bl	8006ec4 <__errno>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2216      	movs	r2, #22
 8001ee0:	601a      	str	r2, [r3, #0]
  return -1;
 8001ee2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <_exit>:

void _exit (int status)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b082      	sub	sp, #8
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ef6:	f04f 31ff 	mov.w	r1, #4294967295
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f7ff ffe7 	bl	8001ece <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f00:	bf00      	nop
 8001f02:	e7fd      	b.n	8001f00 <_exit+0x12>

08001f04 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f10:	2300      	movs	r3, #0
 8001f12:	617b      	str	r3, [r7, #20]
 8001f14:	e00a      	b.n	8001f2c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f16:	f3af 8000 	nop.w
 8001f1a:	4601      	mov	r1, r0
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	1c5a      	adds	r2, r3, #1
 8001f20:	60ba      	str	r2, [r7, #8]
 8001f22:	b2ca      	uxtb	r2, r1
 8001f24:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	3301      	adds	r3, #1
 8001f2a:	617b      	str	r3, [r7, #20]
 8001f2c:	697a      	ldr	r2, [r7, #20]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	dbf0      	blt.n	8001f16 <_read+0x12>
  }

  return len;
 8001f34:	687b      	ldr	r3, [r7, #4]
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3718      	adds	r7, #24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b086      	sub	sp, #24
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	60f8      	str	r0, [r7, #12]
 8001f46:	60b9      	str	r1, [r7, #8]
 8001f48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	e009      	b.n	8001f64 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	1c5a      	adds	r2, r3, #1
 8001f54:	60ba      	str	r2, [r7, #8]
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	3301      	adds	r3, #1
 8001f62:	617b      	str	r3, [r7, #20]
 8001f64:	697a      	ldr	r2, [r7, #20]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	dbf1      	blt.n	8001f50 <_write+0x12>
  }
  return len;
 8001f6c:	687b      	ldr	r3, [r7, #4]
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3718      	adds	r7, #24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <_close>:

int _close(int file)
{
 8001f76:	b480      	push	{r7}
 8001f78:	b083      	sub	sp, #12
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bc80      	pop	{r7}
 8001f8a:	4770      	bx	lr

08001f8c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f9c:	605a      	str	r2, [r3, #4]
  return 0;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bc80      	pop	{r7}
 8001fa8:	4770      	bx	lr

08001faa <_isatty>:

int _isatty(int file)
{
 8001faa:	b480      	push	{r7}
 8001fac:	b083      	sub	sp, #12
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fb2:	2301      	movs	r3, #1
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bc80      	pop	{r7}
 8001fbc:	4770      	bx	lr

08001fbe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	b085      	sub	sp, #20
 8001fc2:	af00      	add	r7, sp, #0
 8001fc4:	60f8      	str	r0, [r7, #12]
 8001fc6:	60b9      	str	r1, [r7, #8]
 8001fc8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fca:	2300      	movs	r3, #0
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3714      	adds	r7, #20
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bc80      	pop	{r7}
 8001fd4:	4770      	bx	lr
	...

08001fd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b086      	sub	sp, #24
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fe0:	4a14      	ldr	r2, [pc, #80]	@ (8002034 <_sbrk+0x5c>)
 8001fe2:	4b15      	ldr	r3, [pc, #84]	@ (8002038 <_sbrk+0x60>)
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fec:	4b13      	ldr	r3, [pc, #76]	@ (800203c <_sbrk+0x64>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d102      	bne.n	8001ffa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ff4:	4b11      	ldr	r3, [pc, #68]	@ (800203c <_sbrk+0x64>)
 8001ff6:	4a12      	ldr	r2, [pc, #72]	@ (8002040 <_sbrk+0x68>)
 8001ff8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ffa:	4b10      	ldr	r3, [pc, #64]	@ (800203c <_sbrk+0x64>)
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4413      	add	r3, r2
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	429a      	cmp	r2, r3
 8002006:	d207      	bcs.n	8002018 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002008:	f004 ff5c 	bl	8006ec4 <__errno>
 800200c:	4603      	mov	r3, r0
 800200e:	220c      	movs	r2, #12
 8002010:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002012:	f04f 33ff 	mov.w	r3, #4294967295
 8002016:	e009      	b.n	800202c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002018:	4b08      	ldr	r3, [pc, #32]	@ (800203c <_sbrk+0x64>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800201e:	4b07      	ldr	r3, [pc, #28]	@ (800203c <_sbrk+0x64>)
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4413      	add	r3, r2
 8002026:	4a05      	ldr	r2, [pc, #20]	@ (800203c <_sbrk+0x64>)
 8002028:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800202a:	68fb      	ldr	r3, [r7, #12]
}
 800202c:	4618      	mov	r0, r3
 800202e:	3718      	adds	r7, #24
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	20020000 	.word	0x20020000
 8002038:	00000400 	.word	0x00000400
 800203c:	200002c8 	.word	0x200002c8
 8002040:	20000420 	.word	0x20000420

08002044 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr

08002050 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002050:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002088 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002054:	f7ff fff6 	bl	8002044 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002058:	480c      	ldr	r0, [pc, #48]	@ (800208c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800205a:	490d      	ldr	r1, [pc, #52]	@ (8002090 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800205c:	4a0d      	ldr	r2, [pc, #52]	@ (8002094 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800205e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002060:	e002      	b.n	8002068 <LoopCopyDataInit>

08002062 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002062:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002064:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002066:	3304      	adds	r3, #4

08002068 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002068:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800206a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800206c:	d3f9      	bcc.n	8002062 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800206e:	4a0a      	ldr	r2, [pc, #40]	@ (8002098 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002070:	4c0a      	ldr	r4, [pc, #40]	@ (800209c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002072:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002074:	e001      	b.n	800207a <LoopFillZerobss>

08002076 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002076:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002078:	3204      	adds	r2, #4

0800207a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800207a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800207c:	d3fb      	bcc.n	8002076 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800207e:	f004 ff27 	bl	8006ed0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002082:	f7ff fa83 	bl	800158c <main>
  bx  lr    
 8002086:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002088:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800208c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002090:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002094:	0800aa7c 	.word	0x0800aa7c
  ldr r2, =_sbss
 8002098:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800209c:	2000041c 	.word	0x2000041c

080020a0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020a0:	e7fe      	b.n	80020a0 <CAN1_RX0_IRQHandler>
	...

080020a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020a8:	4b0e      	ldr	r3, [pc, #56]	@ (80020e4 <HAL_Init+0x40>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a0d      	ldr	r2, [pc, #52]	@ (80020e4 <HAL_Init+0x40>)
 80020ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020b4:	4b0b      	ldr	r3, [pc, #44]	@ (80020e4 <HAL_Init+0x40>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a0a      	ldr	r2, [pc, #40]	@ (80020e4 <HAL_Init+0x40>)
 80020ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80020be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020c0:	4b08      	ldr	r3, [pc, #32]	@ (80020e4 <HAL_Init+0x40>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a07      	ldr	r2, [pc, #28]	@ (80020e4 <HAL_Init+0x40>)
 80020c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020cc:	2003      	movs	r0, #3
 80020ce:	f000 fe79 	bl	8002dc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020d2:	2000      	movs	r0, #0
 80020d4:	f000 f808 	bl	80020e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020d8:	f7ff fddc 	bl	8001c94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40023c00 	.word	0x40023c00

080020e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020f0:	4b12      	ldr	r3, [pc, #72]	@ (800213c <HAL_InitTick+0x54>)
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	4b12      	ldr	r3, [pc, #72]	@ (8002140 <HAL_InitTick+0x58>)
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	4619      	mov	r1, r3
 80020fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002102:	fbb2 f3f3 	udiv	r3, r2, r3
 8002106:	4618      	mov	r0, r3
 8002108:	f000 fe91 	bl	8002e2e <HAL_SYSTICK_Config>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e00e      	b.n	8002134 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2b0f      	cmp	r3, #15
 800211a:	d80a      	bhi.n	8002132 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800211c:	2200      	movs	r2, #0
 800211e:	6879      	ldr	r1, [r7, #4]
 8002120:	f04f 30ff 	mov.w	r0, #4294967295
 8002124:	f000 fe59 	bl	8002dda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002128:	4a06      	ldr	r2, [pc, #24]	@ (8002144 <HAL_InitTick+0x5c>)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800212e:	2300      	movs	r3, #0
 8002130:	e000      	b.n	8002134 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
}
 8002134:	4618      	mov	r0, r3
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	20000004 	.word	0x20000004
 8002140:	2000000c 	.word	0x2000000c
 8002144:	20000008 	.word	0x20000008

08002148 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800214c:	4b05      	ldr	r3, [pc, #20]	@ (8002164 <HAL_IncTick+0x1c>)
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	461a      	mov	r2, r3
 8002152:	4b05      	ldr	r3, [pc, #20]	@ (8002168 <HAL_IncTick+0x20>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4413      	add	r3, r2
 8002158:	4a03      	ldr	r2, [pc, #12]	@ (8002168 <HAL_IncTick+0x20>)
 800215a:	6013      	str	r3, [r2, #0]
}
 800215c:	bf00      	nop
 800215e:	46bd      	mov	sp, r7
 8002160:	bc80      	pop	{r7}
 8002162:	4770      	bx	lr
 8002164:	2000000c 	.word	0x2000000c
 8002168:	200002cc 	.word	0x200002cc

0800216c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  return uwTick;
 8002170:	4b02      	ldr	r3, [pc, #8]	@ (800217c <HAL_GetTick+0x10>)
 8002172:	681b      	ldr	r3, [r3, #0]
}
 8002174:	4618      	mov	r0, r3
 8002176:	46bd      	mov	sp, r7
 8002178:	bc80      	pop	{r7}
 800217a:	4770      	bx	lr
 800217c:	200002cc 	.word	0x200002cc

08002180 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002188:	f7ff fff0 	bl	800216c <HAL_GetTick>
 800218c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002198:	d005      	beq.n	80021a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800219a:	4b0a      	ldr	r3, [pc, #40]	@ (80021c4 <HAL_Delay+0x44>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	461a      	mov	r2, r3
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	4413      	add	r3, r2
 80021a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80021a6:	bf00      	nop
 80021a8:	f7ff ffe0 	bl	800216c <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	68fa      	ldr	r2, [r7, #12]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d8f7      	bhi.n	80021a8 <HAL_Delay+0x28>
  {
  }
}
 80021b8:	bf00      	nop
 80021ba:	bf00      	nop
 80021bc:	3710      	adds	r7, #16
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	2000000c 	.word	0x2000000c

080021c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021d0:	2300      	movs	r3, #0
 80021d2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e033      	b.n	8002246 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d109      	bne.n	80021fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f7ff fd7c 	bl	8001ce4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021fe:	f003 0310 	and.w	r3, r3, #16
 8002202:	2b00      	cmp	r3, #0
 8002204:	d118      	bne.n	8002238 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800220e:	f023 0302 	bic.w	r3, r3, #2
 8002212:	f043 0202 	orr.w	r2, r3, #2
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f000 fc00 	bl	8002a20 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222a:	f023 0303 	bic.w	r3, r3, #3
 800222e:	f043 0201 	orr.w	r2, r3, #1
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	641a      	str	r2, [r3, #64]	@ 0x40
 8002236:	e001      	b.n	800223c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002244:	7bfb      	ldrb	r3, [r7, #15]
}
 8002246:	4618      	mov	r0, r3
 8002248:	3710      	adds	r7, #16
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
	...

08002250 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002258:	2300      	movs	r3, #0
 800225a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002262:	2b01      	cmp	r3, #1
 8002264:	d101      	bne.n	800226a <HAL_ADC_Start+0x1a>
 8002266:	2302      	movs	r3, #2
 8002268:	e0b2      	b.n	80023d0 <HAL_ADC_Start+0x180>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2201      	movs	r2, #1
 800226e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f003 0301 	and.w	r3, r3, #1
 800227c:	2b01      	cmp	r3, #1
 800227e:	d018      	beq.n	80022b2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	689a      	ldr	r2, [r3, #8]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f042 0201 	orr.w	r2, r2, #1
 800228e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002290:	4b52      	ldr	r3, [pc, #328]	@ (80023dc <HAL_ADC_Start+0x18c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a52      	ldr	r2, [pc, #328]	@ (80023e0 <HAL_ADC_Start+0x190>)
 8002296:	fba2 2303 	umull	r2, r3, r2, r3
 800229a:	0c9a      	lsrs	r2, r3, #18
 800229c:	4613      	mov	r3, r2
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	4413      	add	r3, r2
 80022a2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80022a4:	e002      	b.n	80022ac <HAL_ADC_Start+0x5c>
    {
      counter--;
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	3b01      	subs	r3, #1
 80022aa:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d1f9      	bne.n	80022a6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f003 0301 	and.w	r3, r3, #1
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d17a      	bne.n	80023b6 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80022c8:	f023 0301 	bic.w	r3, r3, #1
 80022cc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d007      	beq.n	80022f2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80022ea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022fe:	d106      	bne.n	800230e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002304:	f023 0206 	bic.w	r2, r3, #6
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	645a      	str	r2, [r3, #68]	@ 0x44
 800230c:	e002      	b.n	8002314 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800231c:	4b31      	ldr	r3, [pc, #196]	@ (80023e4 <HAL_ADC_Start+0x194>)
 800231e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002328:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f003 031f 	and.w	r3, r3, #31
 8002332:	2b00      	cmp	r3, #0
 8002334:	d12a      	bne.n	800238c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a2b      	ldr	r2, [pc, #172]	@ (80023e8 <HAL_ADC_Start+0x198>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d015      	beq.n	800236c <HAL_ADC_Start+0x11c>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a29      	ldr	r2, [pc, #164]	@ (80023ec <HAL_ADC_Start+0x19c>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d105      	bne.n	8002356 <HAL_ADC_Start+0x106>
 800234a:	4b26      	ldr	r3, [pc, #152]	@ (80023e4 <HAL_ADC_Start+0x194>)
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f003 031f 	and.w	r3, r3, #31
 8002352:	2b00      	cmp	r3, #0
 8002354:	d00a      	beq.n	800236c <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a25      	ldr	r2, [pc, #148]	@ (80023f0 <HAL_ADC_Start+0x1a0>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d136      	bne.n	80023ce <HAL_ADC_Start+0x17e>
 8002360:	4b20      	ldr	r3, [pc, #128]	@ (80023e4 <HAL_ADC_Start+0x194>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f003 0310 	and.w	r3, r3, #16
 8002368:	2b00      	cmp	r3, #0
 800236a:	d130      	bne.n	80023ce <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d129      	bne.n	80023ce <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002388:	609a      	str	r2, [r3, #8]
 800238a:	e020      	b.n	80023ce <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a15      	ldr	r2, [pc, #84]	@ (80023e8 <HAL_ADC_Start+0x198>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d11b      	bne.n	80023ce <HAL_ADC_Start+0x17e>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d114      	bne.n	80023ce <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689a      	ldr	r2, [r3, #8]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80023b2:	609a      	str	r2, [r3, #8]
 80023b4:	e00b      	b.n	80023ce <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ba:	f043 0210 	orr.w	r2, r3, #16
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c6:	f043 0201 	orr.w	r2, r3, #1
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3714      	adds	r7, #20
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bc80      	pop	{r7}
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	20000004 	.word	0x20000004
 80023e0:	431bde83 	.word	0x431bde83
 80023e4:	40012300 	.word	0x40012300
 80023e8:	40012000 	.word	0x40012000
 80023ec:	40012100 	.word	0x40012100
 80023f0:	40012200 	.word	0x40012200

080023f4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002402:	2b01      	cmp	r3, #1
 8002404:	d101      	bne.n	800240a <HAL_ADC_Stop+0x16>
 8002406:	2302      	movs	r3, #2
 8002408:	e021      	b.n	800244e <HAL_ADC_Stop+0x5a>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f022 0201 	bic.w	r2, r2, #1
 8002420:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f003 0301 	and.w	r3, r3, #1
 800242c:	2b00      	cmp	r3, #0
 800242e:	d109      	bne.n	8002444 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002434:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002438:	f023 0301 	bic.w	r3, r3, #1
 800243c:	f043 0201 	orr.w	r2, r3, #1
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	bc80      	pop	{r7}
 8002456:	4770      	bx	lr

08002458 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002462:	2300      	movs	r3, #0
 8002464:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002470:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002474:	d113      	bne.n	800249e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002480:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002484:	d10b      	bne.n	800249e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248a:	f043 0220 	orr.w	r2, r3, #32
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e063      	b.n	8002566 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800249e:	f7ff fe65 	bl	800216c <HAL_GetTick>
 80024a2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80024a4:	e021      	b.n	80024ea <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ac:	d01d      	beq.n	80024ea <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d007      	beq.n	80024c4 <HAL_ADC_PollForConversion+0x6c>
 80024b4:	f7ff fe5a 	bl	800216c <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	683a      	ldr	r2, [r7, #0]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d212      	bcs.n	80024ea <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0302 	and.w	r3, r3, #2
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d00b      	beq.n	80024ea <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d6:	f043 0204 	orr.w	r2, r3, #4
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e03d      	b.n	8002566 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d1d6      	bne.n	80024a6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f06f 0212 	mvn.w	r2, #18
 8002500:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002506:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d123      	bne.n	8002564 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002520:	2b00      	cmp	r3, #0
 8002522:	d11f      	bne.n	8002564 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800252a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800252e:	2b00      	cmp	r3, #0
 8002530:	d006      	beq.n	8002540 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800253c:	2b00      	cmp	r3, #0
 800253e:	d111      	bne.n	8002564 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002544:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002550:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d105      	bne.n	8002564 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255c:	f043 0201 	orr.w	r2, r3, #1
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b086      	sub	sp, #24
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002576:	2300      	movs	r3, #0
 8002578:	617b      	str	r3, [r7, #20]
 800257a:	2300      	movs	r3, #0
 800257c:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	f003 0302 	and.w	r3, r3, #2
 8002594:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	f003 0320 	and.w	r3, r3, #32
 800259c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d049      	beq.n	8002638 <HAL_ADC_IRQHandler+0xca>
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d046      	beq.n	8002638 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ae:	f003 0310 	and.w	r3, r3, #16
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d105      	bne.n	80025c2 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ba:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d12b      	bne.n	8002628 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d127      	bne.n	8002628 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025de:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d006      	beq.n	80025f4 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d119      	bne.n	8002628 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	685a      	ldr	r2, [r3, #4]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f022 0220 	bic.w	r2, r2, #32
 8002602:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002608:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002614:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d105      	bne.n	8002628 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002620:	f043 0201 	orr.w	r2, r3, #1
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f000 f8bc 	bl	80027a6 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f06f 0212 	mvn.w	r2, #18
 8002636:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f003 0304 	and.w	r3, r3, #4
 800263e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002646:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d057      	beq.n	80026fe <HAL_ADC_IRQHandler+0x190>
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d054      	beq.n	80026fe <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002658:	f003 0310 	and.w	r3, r3, #16
 800265c:	2b00      	cmp	r3, #0
 800265e:	d105      	bne.n	800266c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002664:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d139      	bne.n	80026ee <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002680:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002684:	2b00      	cmp	r3, #0
 8002686:	d006      	beq.n	8002696 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002692:	2b00      	cmp	r3, #0
 8002694:	d12b      	bne.n	80026ee <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d124      	bne.n	80026ee <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d11d      	bne.n	80026ee <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d119      	bne.n	80026ee <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026c8:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ce:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d105      	bne.n	80026ee <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e6:	f043 0201 	orr.w	r2, r3, #1
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f000 fa92 	bl	8002c18 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f06f 020c 	mvn.w	r2, #12
 80026fc:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f003 0301 	and.w	r3, r3, #1
 8002704:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800270c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d017      	beq.n	8002744 <HAL_ADC_IRQHandler+0x1d6>
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d014      	beq.n	8002744 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0301 	and.w	r3, r3, #1
 8002724:	2b01      	cmp	r3, #1
 8002726:	d10d      	bne.n	8002744 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 f83f 	bl	80027b8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f06f 0201 	mvn.w	r2, #1
 8002742:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f003 0320 	and.w	r3, r3, #32
 800274a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002752:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d015      	beq.n	8002786 <HAL_ADC_IRQHandler+0x218>
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d012      	beq.n	8002786 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002764:	f043 0202 	orr.w	r2, r3, #2
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f06f 0220 	mvn.w	r2, #32
 8002774:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 f827 	bl	80027ca <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f06f 0220 	mvn.w	r2, #32
 8002784:	601a      	str	r2, [r3, #0]
  }
}
 8002786:	bf00      	nop
 8002788:	3718      	adds	r7, #24
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800278e:	b480      	push	{r7}
 8002790:	b083      	sub	sp, #12
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800279c:	4618      	mov	r0, r3
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc80      	pop	{r7}
 80027a4:	4770      	bx	lr

080027a6 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b083      	sub	sp, #12
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80027ae:	bf00      	nop
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bc80      	pop	{r7}
 80027b6:	4770      	bx	lr

080027b8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bc80      	pop	{r7}
 80027c8:	4770      	bx	lr

080027ca <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027ca:	b480      	push	{r7}
 80027cc:	b083      	sub	sp, #12
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80027d2:	bf00      	nop
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr

080027dc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80027dc:	b480      	push	{r7}
 80027de:	b085      	sub	sp, #20
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80027e6:	2300      	movs	r3, #0
 80027e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d101      	bne.n	80027f8 <HAL_ADC_ConfigChannel+0x1c>
 80027f4:	2302      	movs	r3, #2
 80027f6:	e105      	b.n	8002a04 <HAL_ADC_ConfigChannel+0x228>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2b09      	cmp	r3, #9
 8002806:	d925      	bls.n	8002854 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	68d9      	ldr	r1, [r3, #12]
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	b29b      	uxth	r3, r3
 8002814:	461a      	mov	r2, r3
 8002816:	4613      	mov	r3, r2
 8002818:	005b      	lsls	r3, r3, #1
 800281a:	4413      	add	r3, r2
 800281c:	3b1e      	subs	r3, #30
 800281e:	2207      	movs	r2, #7
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	43da      	mvns	r2, r3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	400a      	ands	r2, r1
 800282c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	68d9      	ldr	r1, [r3, #12]
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	689a      	ldr	r2, [r3, #8]
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	b29b      	uxth	r3, r3
 800283e:	4618      	mov	r0, r3
 8002840:	4603      	mov	r3, r0
 8002842:	005b      	lsls	r3, r3, #1
 8002844:	4403      	add	r3, r0
 8002846:	3b1e      	subs	r3, #30
 8002848:	409a      	lsls	r2, r3
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	430a      	orrs	r2, r1
 8002850:	60da      	str	r2, [r3, #12]
 8002852:	e022      	b.n	800289a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	6919      	ldr	r1, [r3, #16]
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	b29b      	uxth	r3, r3
 8002860:	461a      	mov	r2, r3
 8002862:	4613      	mov	r3, r2
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	4413      	add	r3, r2
 8002868:	2207      	movs	r2, #7
 800286a:	fa02 f303 	lsl.w	r3, r2, r3
 800286e:	43da      	mvns	r2, r3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	400a      	ands	r2, r1
 8002876:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	6919      	ldr	r1, [r3, #16]
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	689a      	ldr	r2, [r3, #8]
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	b29b      	uxth	r3, r3
 8002888:	4618      	mov	r0, r3
 800288a:	4603      	mov	r3, r0
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	4403      	add	r3, r0
 8002890:	409a      	lsls	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	430a      	orrs	r2, r1
 8002898:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	2b06      	cmp	r3, #6
 80028a0:	d824      	bhi.n	80028ec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	685a      	ldr	r2, [r3, #4]
 80028ac:	4613      	mov	r3, r2
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	4413      	add	r3, r2
 80028b2:	3b05      	subs	r3, #5
 80028b4:	221f      	movs	r2, #31
 80028b6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ba:	43da      	mvns	r2, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	400a      	ands	r2, r1
 80028c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	4618      	mov	r0, r3
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	685a      	ldr	r2, [r3, #4]
 80028d6:	4613      	mov	r3, r2
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	4413      	add	r3, r2
 80028dc:	3b05      	subs	r3, #5
 80028de:	fa00 f203 	lsl.w	r2, r0, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	430a      	orrs	r2, r1
 80028e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80028ea:	e04c      	b.n	8002986 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	2b0c      	cmp	r3, #12
 80028f2:	d824      	bhi.n	800293e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	4613      	mov	r3, r2
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	4413      	add	r3, r2
 8002904:	3b23      	subs	r3, #35	@ 0x23
 8002906:	221f      	movs	r2, #31
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	43da      	mvns	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	400a      	ands	r2, r1
 8002914:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	b29b      	uxth	r3, r3
 8002922:	4618      	mov	r0, r3
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685a      	ldr	r2, [r3, #4]
 8002928:	4613      	mov	r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	4413      	add	r3, r2
 800292e:	3b23      	subs	r3, #35	@ 0x23
 8002930:	fa00 f203 	lsl.w	r2, r0, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	430a      	orrs	r2, r1
 800293a:	631a      	str	r2, [r3, #48]	@ 0x30
 800293c:	e023      	b.n	8002986 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685a      	ldr	r2, [r3, #4]
 8002948:	4613      	mov	r3, r2
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	4413      	add	r3, r2
 800294e:	3b41      	subs	r3, #65	@ 0x41
 8002950:	221f      	movs	r2, #31
 8002952:	fa02 f303 	lsl.w	r3, r2, r3
 8002956:	43da      	mvns	r2, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	400a      	ands	r2, r1
 800295e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	b29b      	uxth	r3, r3
 800296c:	4618      	mov	r0, r3
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685a      	ldr	r2, [r3, #4]
 8002972:	4613      	mov	r3, r2
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	4413      	add	r3, r2
 8002978:	3b41      	subs	r3, #65	@ 0x41
 800297a:	fa00 f203 	lsl.w	r2, r0, r3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	430a      	orrs	r2, r1
 8002984:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002986:	4b22      	ldr	r3, [pc, #136]	@ (8002a10 <HAL_ADC_ConfigChannel+0x234>)
 8002988:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a21      	ldr	r2, [pc, #132]	@ (8002a14 <HAL_ADC_ConfigChannel+0x238>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d109      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x1cc>
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2b12      	cmp	r3, #18
 800299a:	d105      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a19      	ldr	r2, [pc, #100]	@ (8002a14 <HAL_ADC_ConfigChannel+0x238>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d123      	bne.n	80029fa <HAL_ADC_ConfigChannel+0x21e>
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2b10      	cmp	r3, #16
 80029b8:	d003      	beq.n	80029c2 <HAL_ADC_ConfigChannel+0x1e6>
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2b11      	cmp	r3, #17
 80029c0:	d11b      	bne.n	80029fa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2b10      	cmp	r3, #16
 80029d4:	d111      	bne.n	80029fa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029d6:	4b10      	ldr	r3, [pc, #64]	@ (8002a18 <HAL_ADC_ConfigChannel+0x23c>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a10      	ldr	r2, [pc, #64]	@ (8002a1c <HAL_ADC_ConfigChannel+0x240>)
 80029dc:	fba2 2303 	umull	r2, r3, r2, r3
 80029e0:	0c9a      	lsrs	r2, r3, #18
 80029e2:	4613      	mov	r3, r2
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	4413      	add	r3, r2
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80029ec:	e002      	b.n	80029f4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	3b01      	subs	r3, #1
 80029f2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d1f9      	bne.n	80029ee <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002a02:	2300      	movs	r3, #0
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3714      	adds	r7, #20
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bc80      	pop	{r7}
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	40012300 	.word	0x40012300
 8002a14:	40012000 	.word	0x40012000
 8002a18:	20000004 	.word	0x20000004
 8002a1c:	431bde83 	.word	0x431bde83

08002a20 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b085      	sub	sp, #20
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a28:	4b79      	ldr	r3, [pc, #484]	@ (8002c10 <ADC_Init+0x1f0>)
 8002a2a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	431a      	orrs	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	685a      	ldr	r2, [r3, #4]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	6859      	ldr	r1, [r3, #4]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	021a      	lsls	r2, r3, #8
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	430a      	orrs	r2, r1
 8002a68:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	685a      	ldr	r2, [r3, #4]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002a78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	6859      	ldr	r1, [r3, #4]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689a      	ldr	r2, [r3, #8]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	689a      	ldr	r2, [r3, #8]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	6899      	ldr	r1, [r3, #8]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	68da      	ldr	r2, [r3, #12]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab2:	4a58      	ldr	r2, [pc, #352]	@ (8002c14 <ADC_Init+0x1f4>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d022      	beq.n	8002afe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	689a      	ldr	r2, [r3, #8]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ac6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	6899      	ldr	r1, [r3, #8]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	689a      	ldr	r2, [r3, #8]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ae8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	6899      	ldr	r1, [r3, #8]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	430a      	orrs	r2, r1
 8002afa:	609a      	str	r2, [r3, #8]
 8002afc:	e00f      	b.n	8002b1e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	689a      	ldr	r2, [r3, #8]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b0c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b1c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f022 0202 	bic.w	r2, r2, #2
 8002b2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	6899      	ldr	r1, [r3, #8]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	7e1b      	ldrb	r3, [r3, #24]
 8002b38:	005a      	lsls	r2, r3, #1
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d01b      	beq.n	8002b84 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	685a      	ldr	r2, [r3, #4]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b5a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002b6a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	6859      	ldr	r1, [r3, #4]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b76:	3b01      	subs	r3, #1
 8002b78:	035a      	lsls	r2, r3, #13
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	605a      	str	r2, [r3, #4]
 8002b82:	e007      	b.n	8002b94 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	685a      	ldr	r2, [r3, #4]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b92:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002ba2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	69db      	ldr	r3, [r3, #28]
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	051a      	lsls	r2, r3, #20
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	430a      	orrs	r2, r1
 8002bb8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002bc8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	6899      	ldr	r1, [r3, #8]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002bd6:	025a      	lsls	r2, r3, #9
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	430a      	orrs	r2, r1
 8002bde:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	689a      	ldr	r2, [r3, #8]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002bee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	6899      	ldr	r1, [r3, #8]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	695b      	ldr	r3, [r3, #20]
 8002bfa:	029a      	lsls	r2, r3, #10
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	430a      	orrs	r2, r1
 8002c02:	609a      	str	r2, [r3, #8]
}
 8002c04:	bf00      	nop
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bc80      	pop	{r7}
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	40012300 	.word	0x40012300
 8002c14:	0f000001 	.word	0x0f000001

08002c18 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bc80      	pop	{r7}
 8002c28:	4770      	bx	lr
	...

08002c2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b085      	sub	sp, #20
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f003 0307 	and.w	r3, r3, #7
 8002c3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c70 <__NVIC_SetPriorityGrouping+0x44>)
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c42:	68ba      	ldr	r2, [r7, #8]
 8002c44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c48:	4013      	ands	r3, r2
 8002c4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c5e:	4a04      	ldr	r2, [pc, #16]	@ (8002c70 <__NVIC_SetPriorityGrouping+0x44>)
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	60d3      	str	r3, [r2, #12]
}
 8002c64:	bf00      	nop
 8002c66:	3714      	adds	r7, #20
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bc80      	pop	{r7}
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	e000ed00 	.word	0xe000ed00

08002c74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c78:	4b04      	ldr	r3, [pc, #16]	@ (8002c8c <__NVIC_GetPriorityGrouping+0x18>)
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	0a1b      	lsrs	r3, r3, #8
 8002c7e:	f003 0307 	and.w	r3, r3, #7
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bc80      	pop	{r7}
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	e000ed00 	.word	0xe000ed00

08002c90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	4603      	mov	r3, r0
 8002c98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	db0b      	blt.n	8002cba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ca2:	79fb      	ldrb	r3, [r7, #7]
 8002ca4:	f003 021f 	and.w	r2, r3, #31
 8002ca8:	4906      	ldr	r1, [pc, #24]	@ (8002cc4 <__NVIC_EnableIRQ+0x34>)
 8002caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cae:	095b      	lsrs	r3, r3, #5
 8002cb0:	2001      	movs	r0, #1
 8002cb2:	fa00 f202 	lsl.w	r2, r0, r2
 8002cb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002cba:	bf00      	nop
 8002cbc:	370c      	adds	r7, #12
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bc80      	pop	{r7}
 8002cc2:	4770      	bx	lr
 8002cc4:	e000e100 	.word	0xe000e100

08002cc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	6039      	str	r1, [r7, #0]
 8002cd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	db0a      	blt.n	8002cf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	490c      	ldr	r1, [pc, #48]	@ (8002d14 <__NVIC_SetPriority+0x4c>)
 8002ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce6:	0112      	lsls	r2, r2, #4
 8002ce8:	b2d2      	uxtb	r2, r2
 8002cea:	440b      	add	r3, r1
 8002cec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cf0:	e00a      	b.n	8002d08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	b2da      	uxtb	r2, r3
 8002cf6:	4908      	ldr	r1, [pc, #32]	@ (8002d18 <__NVIC_SetPriority+0x50>)
 8002cf8:	79fb      	ldrb	r3, [r7, #7]
 8002cfa:	f003 030f 	and.w	r3, r3, #15
 8002cfe:	3b04      	subs	r3, #4
 8002d00:	0112      	lsls	r2, r2, #4
 8002d02:	b2d2      	uxtb	r2, r2
 8002d04:	440b      	add	r3, r1
 8002d06:	761a      	strb	r2, [r3, #24]
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bc80      	pop	{r7}
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	e000e100 	.word	0xe000e100
 8002d18:	e000ed00 	.word	0xe000ed00

08002d1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b089      	sub	sp, #36	@ 0x24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	f1c3 0307 	rsb	r3, r3, #7
 8002d36:	2b04      	cmp	r3, #4
 8002d38:	bf28      	it	cs
 8002d3a:	2304      	movcs	r3, #4
 8002d3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	3304      	adds	r3, #4
 8002d42:	2b06      	cmp	r3, #6
 8002d44:	d902      	bls.n	8002d4c <NVIC_EncodePriority+0x30>
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	3b03      	subs	r3, #3
 8002d4a:	e000      	b.n	8002d4e <NVIC_EncodePriority+0x32>
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d50:	f04f 32ff 	mov.w	r2, #4294967295
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5a:	43da      	mvns	r2, r3
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	401a      	ands	r2, r3
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d64:	f04f 31ff 	mov.w	r1, #4294967295
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d6e:	43d9      	mvns	r1, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d74:	4313      	orrs	r3, r2
         );
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3724      	adds	r7, #36	@ 0x24
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bc80      	pop	{r7}
 8002d7e:	4770      	bx	lr

08002d80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d90:	d301      	bcc.n	8002d96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d92:	2301      	movs	r3, #1
 8002d94:	e00f      	b.n	8002db6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d96:	4a0a      	ldr	r2, [pc, #40]	@ (8002dc0 <SysTick_Config+0x40>)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d9e:	210f      	movs	r1, #15
 8002da0:	f04f 30ff 	mov.w	r0, #4294967295
 8002da4:	f7ff ff90 	bl	8002cc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002da8:	4b05      	ldr	r3, [pc, #20]	@ (8002dc0 <SysTick_Config+0x40>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002dae:	4b04      	ldr	r3, [pc, #16]	@ (8002dc0 <SysTick_Config+0x40>)
 8002db0:	2207      	movs	r2, #7
 8002db2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3708      	adds	r7, #8
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	e000e010 	.word	0xe000e010

08002dc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f7ff ff2d 	bl	8002c2c <__NVIC_SetPriorityGrouping>
}
 8002dd2:	bf00      	nop
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b086      	sub	sp, #24
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	4603      	mov	r3, r0
 8002de2:	60b9      	str	r1, [r7, #8]
 8002de4:	607a      	str	r2, [r7, #4]
 8002de6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002de8:	2300      	movs	r3, #0
 8002dea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dec:	f7ff ff42 	bl	8002c74 <__NVIC_GetPriorityGrouping>
 8002df0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	68b9      	ldr	r1, [r7, #8]
 8002df6:	6978      	ldr	r0, [r7, #20]
 8002df8:	f7ff ff90 	bl	8002d1c <NVIC_EncodePriority>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e02:	4611      	mov	r1, r2
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7ff ff5f 	bl	8002cc8 <__NVIC_SetPriority>
}
 8002e0a:	bf00      	nop
 8002e0c:	3718      	adds	r7, #24
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}

08002e12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e12:	b580      	push	{r7, lr}
 8002e14:	b082      	sub	sp, #8
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	4603      	mov	r3, r0
 8002e1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7ff ff35 	bl	8002c90 <__NVIC_EnableIRQ>
}
 8002e26:	bf00      	nop
 8002e28:	3708      	adds	r7, #8
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}

08002e2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e2e:	b580      	push	{r7, lr}
 8002e30:	b082      	sub	sp, #8
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f7ff ffa2 	bl	8002d80 <SysTick_Config>
 8002e3c:	4603      	mov	r3, r0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3708      	adds	r7, #8
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e46:	b480      	push	{r7}
 8002e48:	b083      	sub	sp, #12
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d004      	beq.n	8002e64 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2280      	movs	r2, #128	@ 0x80
 8002e5e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e00c      	b.n	8002e7e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2205      	movs	r2, #5
 8002e68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f022 0201 	bic.w	r2, r2, #1
 8002e7a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bc80      	pop	{r7}
 8002e86:	4770      	bx	lr

08002e88 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e96:	b2db      	uxtb	r3, r3
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bc80      	pop	{r7}
 8002ea0:	4770      	bx	lr
	...

08002ea4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b089      	sub	sp, #36	@ 0x24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eba:	2300      	movs	r3, #0
 8002ebc:	61fb      	str	r3, [r7, #28]
 8002ebe:	e16b      	b.n	8003198 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	697a      	ldr	r2, [r7, #20]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ed4:	693a      	ldr	r2, [r7, #16]
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	f040 815a 	bne.w	8003192 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f003 0303 	and.w	r3, r3, #3
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d005      	beq.n	8002ef6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ef2:	2b02      	cmp	r3, #2
 8002ef4:	d130      	bne.n	8002f58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	2203      	movs	r2, #3
 8002f02:	fa02 f303 	lsl.w	r3, r2, r3
 8002f06:	43db      	mvns	r3, r3
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	68da      	ldr	r2, [r3, #12]
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1a:	69ba      	ldr	r2, [r7, #24]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	69ba      	ldr	r2, [r7, #24]
 8002f24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	fa02 f303 	lsl.w	r3, r2, r3
 8002f34:	43db      	mvns	r3, r3
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	4013      	ands	r3, r2
 8002f3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	091b      	lsrs	r3, r3, #4
 8002f42:	f003 0201 	and.w	r2, r3, #1
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f003 0303 	and.w	r3, r3, #3
 8002f60:	2b03      	cmp	r3, #3
 8002f62:	d017      	beq.n	8002f94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	2203      	movs	r2, #3
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	43db      	mvns	r3, r3
 8002f76:	69ba      	ldr	r2, [r7, #24]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	689a      	ldr	r2, [r3, #8]
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	005b      	lsls	r3, r3, #1
 8002f84:	fa02 f303 	lsl.w	r3, r2, r3
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f003 0303 	and.w	r3, r3, #3
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d123      	bne.n	8002fe8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	08da      	lsrs	r2, r3, #3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	3208      	adds	r2, #8
 8002fa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	f003 0307 	and.w	r3, r3, #7
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	220f      	movs	r2, #15
 8002fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbc:	43db      	mvns	r3, r3
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	691a      	ldr	r2, [r3, #16]
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	f003 0307 	and.w	r3, r3, #7
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	08da      	lsrs	r2, r3, #3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	3208      	adds	r2, #8
 8002fe2:	69b9      	ldr	r1, [r7, #24]
 8002fe4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	005b      	lsls	r3, r3, #1
 8002ff2:	2203      	movs	r2, #3
 8002ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff8:	43db      	mvns	r3, r3
 8002ffa:	69ba      	ldr	r2, [r7, #24]
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f003 0203 	and.w	r2, r3, #3
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	fa02 f303 	lsl.w	r3, r2, r3
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	4313      	orrs	r3, r2
 8003014:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	69ba      	ldr	r2, [r7, #24]
 800301a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003024:	2b00      	cmp	r3, #0
 8003026:	f000 80b4 	beq.w	8003192 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800302a:	2300      	movs	r3, #0
 800302c:	60fb      	str	r3, [r7, #12]
 800302e:	4b5f      	ldr	r3, [pc, #380]	@ (80031ac <HAL_GPIO_Init+0x308>)
 8003030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003032:	4a5e      	ldr	r2, [pc, #376]	@ (80031ac <HAL_GPIO_Init+0x308>)
 8003034:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003038:	6453      	str	r3, [r2, #68]	@ 0x44
 800303a:	4b5c      	ldr	r3, [pc, #368]	@ (80031ac <HAL_GPIO_Init+0x308>)
 800303c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800303e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003042:	60fb      	str	r3, [r7, #12]
 8003044:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003046:	4a5a      	ldr	r2, [pc, #360]	@ (80031b0 <HAL_GPIO_Init+0x30c>)
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	089b      	lsrs	r3, r3, #2
 800304c:	3302      	adds	r3, #2
 800304e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003052:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	f003 0303 	and.w	r3, r3, #3
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	220f      	movs	r2, #15
 800305e:	fa02 f303 	lsl.w	r3, r2, r3
 8003062:	43db      	mvns	r3, r3
 8003064:	69ba      	ldr	r2, [r7, #24]
 8003066:	4013      	ands	r3, r2
 8003068:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a51      	ldr	r2, [pc, #324]	@ (80031b4 <HAL_GPIO_Init+0x310>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d02b      	beq.n	80030ca <HAL_GPIO_Init+0x226>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a50      	ldr	r2, [pc, #320]	@ (80031b8 <HAL_GPIO_Init+0x314>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d025      	beq.n	80030c6 <HAL_GPIO_Init+0x222>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a4f      	ldr	r2, [pc, #316]	@ (80031bc <HAL_GPIO_Init+0x318>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d01f      	beq.n	80030c2 <HAL_GPIO_Init+0x21e>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a4e      	ldr	r2, [pc, #312]	@ (80031c0 <HAL_GPIO_Init+0x31c>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d019      	beq.n	80030be <HAL_GPIO_Init+0x21a>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a4d      	ldr	r2, [pc, #308]	@ (80031c4 <HAL_GPIO_Init+0x320>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d013      	beq.n	80030ba <HAL_GPIO_Init+0x216>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a4c      	ldr	r2, [pc, #304]	@ (80031c8 <HAL_GPIO_Init+0x324>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d00d      	beq.n	80030b6 <HAL_GPIO_Init+0x212>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a4b      	ldr	r2, [pc, #300]	@ (80031cc <HAL_GPIO_Init+0x328>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d007      	beq.n	80030b2 <HAL_GPIO_Init+0x20e>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a4a      	ldr	r2, [pc, #296]	@ (80031d0 <HAL_GPIO_Init+0x32c>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d101      	bne.n	80030ae <HAL_GPIO_Init+0x20a>
 80030aa:	2307      	movs	r3, #7
 80030ac:	e00e      	b.n	80030cc <HAL_GPIO_Init+0x228>
 80030ae:	2308      	movs	r3, #8
 80030b0:	e00c      	b.n	80030cc <HAL_GPIO_Init+0x228>
 80030b2:	2306      	movs	r3, #6
 80030b4:	e00a      	b.n	80030cc <HAL_GPIO_Init+0x228>
 80030b6:	2305      	movs	r3, #5
 80030b8:	e008      	b.n	80030cc <HAL_GPIO_Init+0x228>
 80030ba:	2304      	movs	r3, #4
 80030bc:	e006      	b.n	80030cc <HAL_GPIO_Init+0x228>
 80030be:	2303      	movs	r3, #3
 80030c0:	e004      	b.n	80030cc <HAL_GPIO_Init+0x228>
 80030c2:	2302      	movs	r3, #2
 80030c4:	e002      	b.n	80030cc <HAL_GPIO_Init+0x228>
 80030c6:	2301      	movs	r3, #1
 80030c8:	e000      	b.n	80030cc <HAL_GPIO_Init+0x228>
 80030ca:	2300      	movs	r3, #0
 80030cc:	69fa      	ldr	r2, [r7, #28]
 80030ce:	f002 0203 	and.w	r2, r2, #3
 80030d2:	0092      	lsls	r2, r2, #2
 80030d4:	4093      	lsls	r3, r2
 80030d6:	69ba      	ldr	r2, [r7, #24]
 80030d8:	4313      	orrs	r3, r2
 80030da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030dc:	4934      	ldr	r1, [pc, #208]	@ (80031b0 <HAL_GPIO_Init+0x30c>)
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	089b      	lsrs	r3, r3, #2
 80030e2:	3302      	adds	r3, #2
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030ea:	4b3a      	ldr	r3, [pc, #232]	@ (80031d4 <HAL_GPIO_Init+0x330>)
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	43db      	mvns	r3, r3
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	4013      	ands	r3, r2
 80030f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d003      	beq.n	800310e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	4313      	orrs	r3, r2
 800310c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800310e:	4a31      	ldr	r2, [pc, #196]	@ (80031d4 <HAL_GPIO_Init+0x330>)
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003114:	4b2f      	ldr	r3, [pc, #188]	@ (80031d4 <HAL_GPIO_Init+0x330>)
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	43db      	mvns	r3, r3
 800311e:	69ba      	ldr	r2, [r7, #24]
 8003120:	4013      	ands	r3, r2
 8003122:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d003      	beq.n	8003138 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003130:	69ba      	ldr	r2, [r7, #24]
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	4313      	orrs	r3, r2
 8003136:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003138:	4a26      	ldr	r2, [pc, #152]	@ (80031d4 <HAL_GPIO_Init+0x330>)
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800313e:	4b25      	ldr	r3, [pc, #148]	@ (80031d4 <HAL_GPIO_Init+0x330>)
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	43db      	mvns	r3, r3
 8003148:	69ba      	ldr	r2, [r7, #24]
 800314a:	4013      	ands	r3, r2
 800314c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d003      	beq.n	8003162 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800315a:	69ba      	ldr	r2, [r7, #24]
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	4313      	orrs	r3, r2
 8003160:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003162:	4a1c      	ldr	r2, [pc, #112]	@ (80031d4 <HAL_GPIO_Init+0x330>)
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003168:	4b1a      	ldr	r3, [pc, #104]	@ (80031d4 <HAL_GPIO_Init+0x330>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	43db      	mvns	r3, r3
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	4013      	ands	r3, r2
 8003176:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d003      	beq.n	800318c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003184:	69ba      	ldr	r2, [r7, #24]
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	4313      	orrs	r3, r2
 800318a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800318c:	4a11      	ldr	r2, [pc, #68]	@ (80031d4 <HAL_GPIO_Init+0x330>)
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003192:	69fb      	ldr	r3, [r7, #28]
 8003194:	3301      	adds	r3, #1
 8003196:	61fb      	str	r3, [r7, #28]
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	2b0f      	cmp	r3, #15
 800319c:	f67f ae90 	bls.w	8002ec0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031a0:	bf00      	nop
 80031a2:	bf00      	nop
 80031a4:	3724      	adds	r7, #36	@ 0x24
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr
 80031ac:	40023800 	.word	0x40023800
 80031b0:	40013800 	.word	0x40013800
 80031b4:	40020000 	.word	0x40020000
 80031b8:	40020400 	.word	0x40020400
 80031bc:	40020800 	.word	0x40020800
 80031c0:	40020c00 	.word	0x40020c00
 80031c4:	40021000 	.word	0x40021000
 80031c8:	40021400 	.word	0x40021400
 80031cc:	40021800 	.word	0x40021800
 80031d0:	40021c00 	.word	0x40021c00
 80031d4:	40013c00 	.word	0x40013c00

080031d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80031d8:	b480      	push	{r7}
 80031da:	b085      	sub	sp, #20
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	460b      	mov	r3, r1
 80031e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	691a      	ldr	r2, [r3, #16]
 80031e8:	887b      	ldrh	r3, [r7, #2]
 80031ea:	4013      	ands	r3, r2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d002      	beq.n	80031f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80031f0:	2301      	movs	r3, #1
 80031f2:	73fb      	strb	r3, [r7, #15]
 80031f4:	e001      	b.n	80031fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80031f6:	2300      	movs	r3, #0
 80031f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3714      	adds	r7, #20
 8003200:	46bd      	mov	sp, r7
 8003202:	bc80      	pop	{r7}
 8003204:	4770      	bx	lr

08003206 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003206:	b480      	push	{r7}
 8003208:	b083      	sub	sp, #12
 800320a:	af00      	add	r7, sp, #0
 800320c:	6078      	str	r0, [r7, #4]
 800320e:	460b      	mov	r3, r1
 8003210:	807b      	strh	r3, [r7, #2]
 8003212:	4613      	mov	r3, r2
 8003214:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003216:	787b      	ldrb	r3, [r7, #1]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d003      	beq.n	8003224 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800321c:	887a      	ldrh	r2, [r7, #2]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003222:	e003      	b.n	800322c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003224:	887b      	ldrh	r3, [r7, #2]
 8003226:	041a      	lsls	r2, r3, #16
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	619a      	str	r2, [r3, #24]
}
 800322c:	bf00      	nop
 800322e:	370c      	adds	r7, #12
 8003230:	46bd      	mov	sp, r7
 8003232:	bc80      	pop	{r7}
 8003234:	4770      	bx	lr

08003236 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003236:	b480      	push	{r7}
 8003238:	b085      	sub	sp, #20
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
 800323e:	460b      	mov	r3, r1
 8003240:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	695b      	ldr	r3, [r3, #20]
 8003246:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003248:	887a      	ldrh	r2, [r7, #2]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	4013      	ands	r3, r2
 800324e:	041a      	lsls	r2, r3, #16
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	43d9      	mvns	r1, r3
 8003254:	887b      	ldrh	r3, [r7, #2]
 8003256:	400b      	ands	r3, r1
 8003258:	431a      	orrs	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	619a      	str	r2, [r3, #24]
}
 800325e:	bf00      	nop
 8003260:	3714      	adds	r7, #20
 8003262:	46bd      	mov	sp, r7
 8003264:	bc80      	pop	{r7}
 8003266:	4770      	bx	lr

08003268 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e12b      	b.n	80034d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b00      	cmp	r3, #0
 8003284:	d106      	bne.n	8003294 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f7fe fd74 	bl	8001d7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2224      	movs	r2, #36	@ 0x24
 8003298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f022 0201 	bic.w	r2, r2, #1
 80032aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032cc:	f002 fdd8 	bl	8005e80 <HAL_RCC_GetPCLK1Freq>
 80032d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	4a81      	ldr	r2, [pc, #516]	@ (80034dc <HAL_I2C_Init+0x274>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d807      	bhi.n	80032ec <HAL_I2C_Init+0x84>
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	4a80      	ldr	r2, [pc, #512]	@ (80034e0 <HAL_I2C_Init+0x278>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	bf94      	ite	ls
 80032e4:	2301      	movls	r3, #1
 80032e6:	2300      	movhi	r3, #0
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	e006      	b.n	80032fa <HAL_I2C_Init+0x92>
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	4a7d      	ldr	r2, [pc, #500]	@ (80034e4 <HAL_I2C_Init+0x27c>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	bf94      	ite	ls
 80032f4:	2301      	movls	r3, #1
 80032f6:	2300      	movhi	r3, #0
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e0e7      	b.n	80034d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	4a78      	ldr	r2, [pc, #480]	@ (80034e8 <HAL_I2C_Init+0x280>)
 8003306:	fba2 2303 	umull	r2, r3, r2, r3
 800330a:	0c9b      	lsrs	r3, r3, #18
 800330c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	68ba      	ldr	r2, [r7, #8]
 800331e:	430a      	orrs	r2, r1
 8003320:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	6a1b      	ldr	r3, [r3, #32]
 8003328:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	4a6a      	ldr	r2, [pc, #424]	@ (80034dc <HAL_I2C_Init+0x274>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d802      	bhi.n	800333c <HAL_I2C_Init+0xd4>
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	3301      	adds	r3, #1
 800333a:	e009      	b.n	8003350 <HAL_I2C_Init+0xe8>
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003342:	fb02 f303 	mul.w	r3, r2, r3
 8003346:	4a69      	ldr	r2, [pc, #420]	@ (80034ec <HAL_I2C_Init+0x284>)
 8003348:	fba2 2303 	umull	r2, r3, r2, r3
 800334c:	099b      	lsrs	r3, r3, #6
 800334e:	3301      	adds	r3, #1
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	6812      	ldr	r2, [r2, #0]
 8003354:	430b      	orrs	r3, r1
 8003356:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	69db      	ldr	r3, [r3, #28]
 800335e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003362:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	495c      	ldr	r1, [pc, #368]	@ (80034dc <HAL_I2C_Init+0x274>)
 800336c:	428b      	cmp	r3, r1
 800336e:	d819      	bhi.n	80033a4 <HAL_I2C_Init+0x13c>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	1e59      	subs	r1, r3, #1
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	fbb1 f3f3 	udiv	r3, r1, r3
 800337e:	1c59      	adds	r1, r3, #1
 8003380:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003384:	400b      	ands	r3, r1
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00a      	beq.n	80033a0 <HAL_I2C_Init+0x138>
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	1e59      	subs	r1, r3, #1
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	fbb1 f3f3 	udiv	r3, r1, r3
 8003398:	3301      	adds	r3, #1
 800339a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800339e:	e051      	b.n	8003444 <HAL_I2C_Init+0x1dc>
 80033a0:	2304      	movs	r3, #4
 80033a2:	e04f      	b.n	8003444 <HAL_I2C_Init+0x1dc>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d111      	bne.n	80033d0 <HAL_I2C_Init+0x168>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	1e58      	subs	r0, r3, #1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6859      	ldr	r1, [r3, #4]
 80033b4:	460b      	mov	r3, r1
 80033b6:	005b      	lsls	r3, r3, #1
 80033b8:	440b      	add	r3, r1
 80033ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80033be:	3301      	adds	r3, #1
 80033c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	bf0c      	ite	eq
 80033c8:	2301      	moveq	r3, #1
 80033ca:	2300      	movne	r3, #0
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	e012      	b.n	80033f6 <HAL_I2C_Init+0x18e>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	1e58      	subs	r0, r3, #1
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6859      	ldr	r1, [r3, #4]
 80033d8:	460b      	mov	r3, r1
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	440b      	add	r3, r1
 80033de:	0099      	lsls	r1, r3, #2
 80033e0:	440b      	add	r3, r1
 80033e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80033e6:	3301      	adds	r3, #1
 80033e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	bf0c      	ite	eq
 80033f0:	2301      	moveq	r3, #1
 80033f2:	2300      	movne	r3, #0
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <HAL_I2C_Init+0x196>
 80033fa:	2301      	movs	r3, #1
 80033fc:	e022      	b.n	8003444 <HAL_I2C_Init+0x1dc>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d10e      	bne.n	8003424 <HAL_I2C_Init+0x1bc>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	1e58      	subs	r0, r3, #1
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6859      	ldr	r1, [r3, #4]
 800340e:	460b      	mov	r3, r1
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	440b      	add	r3, r1
 8003414:	fbb0 f3f3 	udiv	r3, r0, r3
 8003418:	3301      	adds	r3, #1
 800341a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800341e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003422:	e00f      	b.n	8003444 <HAL_I2C_Init+0x1dc>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	1e58      	subs	r0, r3, #1
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6859      	ldr	r1, [r3, #4]
 800342c:	460b      	mov	r3, r1
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	440b      	add	r3, r1
 8003432:	0099      	lsls	r1, r3, #2
 8003434:	440b      	add	r3, r1
 8003436:	fbb0 f3f3 	udiv	r3, r0, r3
 800343a:	3301      	adds	r3, #1
 800343c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003440:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003444:	6879      	ldr	r1, [r7, #4]
 8003446:	6809      	ldr	r1, [r1, #0]
 8003448:	4313      	orrs	r3, r2
 800344a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	69da      	ldr	r2, [r3, #28]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a1b      	ldr	r3, [r3, #32]
 800345e:	431a      	orrs	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	430a      	orrs	r2, r1
 8003466:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003472:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	6911      	ldr	r1, [r2, #16]
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	68d2      	ldr	r2, [r2, #12]
 800347e:	4311      	orrs	r1, r2
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	6812      	ldr	r2, [r2, #0]
 8003484:	430b      	orrs	r3, r1
 8003486:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	695a      	ldr	r2, [r3, #20]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	431a      	orrs	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	430a      	orrs	r2, r1
 80034a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 0201 	orr.w	r2, r2, #1
 80034b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2220      	movs	r2, #32
 80034be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2200      	movs	r2, #0
 80034c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3710      	adds	r7, #16
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	000186a0 	.word	0x000186a0
 80034e0:	001e847f 	.word	0x001e847f
 80034e4:	003d08ff 	.word	0x003d08ff
 80034e8:	431bde83 	.word	0x431bde83
 80034ec:	10624dd3 	.word	0x10624dd3

080034f0 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003502:	2b80      	cmp	r3, #128	@ 0x80
 8003504:	d103      	bne.n	800350e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2200      	movs	r2, #0
 800350c:	611a      	str	r2, [r3, #16]
  }
}
 800350e:	bf00      	nop
 8003510:	370c      	adds	r7, #12
 8003512:	46bd      	mov	sp, r7
 8003514:	bc80      	pop	{r7}
 8003516:	4770      	bx	lr

08003518 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b088      	sub	sp, #32
 800351c:	af02      	add	r7, sp, #8
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	607a      	str	r2, [r7, #4]
 8003522:	461a      	mov	r2, r3
 8003524:	460b      	mov	r3, r1
 8003526:	817b      	strh	r3, [r7, #10]
 8003528:	4613      	mov	r3, r2
 800352a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800352c:	f7fe fe1e 	bl	800216c <HAL_GetTick>
 8003530:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003538:	b2db      	uxtb	r3, r3
 800353a:	2b20      	cmp	r3, #32
 800353c:	f040 80e0 	bne.w	8003700 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	9300      	str	r3, [sp, #0]
 8003544:	2319      	movs	r3, #25
 8003546:	2201      	movs	r2, #1
 8003548:	4970      	ldr	r1, [pc, #448]	@ (800370c <HAL_I2C_Master_Transmit+0x1f4>)
 800354a:	68f8      	ldr	r0, [r7, #12]
 800354c:	f001 fe00 	bl	8005150 <I2C_WaitOnFlagUntilTimeout>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d001      	beq.n	800355a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003556:	2302      	movs	r3, #2
 8003558:	e0d3      	b.n	8003702 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003560:	2b01      	cmp	r3, #1
 8003562:	d101      	bne.n	8003568 <HAL_I2C_Master_Transmit+0x50>
 8003564:	2302      	movs	r3, #2
 8003566:	e0cc      	b.n	8003702 <HAL_I2C_Master_Transmit+0x1ea>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0301 	and.w	r3, r3, #1
 800357a:	2b01      	cmp	r3, #1
 800357c:	d007      	beq.n	800358e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f042 0201 	orr.w	r2, r2, #1
 800358c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800359c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2221      	movs	r2, #33	@ 0x21
 80035a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2210      	movs	r2, #16
 80035aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2200      	movs	r2, #0
 80035b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	893a      	ldrh	r2, [r7, #8]
 80035be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c4:	b29a      	uxth	r2, r3
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	4a50      	ldr	r2, [pc, #320]	@ (8003710 <HAL_I2C_Master_Transmit+0x1f8>)
 80035ce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80035d0:	8979      	ldrh	r1, [r7, #10]
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	6a3a      	ldr	r2, [r7, #32]
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f001 fc90 	bl	8004efc <I2C_MasterRequestWrite>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e08d      	b.n	8003702 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035e6:	2300      	movs	r3, #0
 80035e8:	613b      	str	r3, [r7, #16]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	695b      	ldr	r3, [r3, #20]
 80035f0:	613b      	str	r3, [r7, #16]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	613b      	str	r3, [r7, #16]
 80035fa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80035fc:	e066      	b.n	80036cc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	6a39      	ldr	r1, [r7, #32]
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f001 febe 	bl	8005384 <I2C_WaitOnTXEFlagUntilTimeout>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00d      	beq.n	800362a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003612:	2b04      	cmp	r3, #4
 8003614:	d107      	bne.n	8003626 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003624:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e06b      	b.n	8003702 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800362e:	781a      	ldrb	r2, [r3, #0]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800363a:	1c5a      	adds	r2, r3, #1
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003644:	b29b      	uxth	r3, r3
 8003646:	3b01      	subs	r3, #1
 8003648:	b29a      	uxth	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003652:	3b01      	subs	r3, #1
 8003654:	b29a      	uxth	r2, r3
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	695b      	ldr	r3, [r3, #20]
 8003660:	f003 0304 	and.w	r3, r3, #4
 8003664:	2b04      	cmp	r3, #4
 8003666:	d11b      	bne.n	80036a0 <HAL_I2C_Master_Transmit+0x188>
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800366c:	2b00      	cmp	r3, #0
 800366e:	d017      	beq.n	80036a0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003674:	781a      	ldrb	r2, [r3, #0]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003680:	1c5a      	adds	r2, r3, #1
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800368a:	b29b      	uxth	r3, r3
 800368c:	3b01      	subs	r3, #1
 800368e:	b29a      	uxth	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003698:	3b01      	subs	r3, #1
 800369a:	b29a      	uxth	r2, r3
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036a0:	697a      	ldr	r2, [r7, #20]
 80036a2:	6a39      	ldr	r1, [r7, #32]
 80036a4:	68f8      	ldr	r0, [r7, #12]
 80036a6:	f001 feb5 	bl	8005414 <I2C_WaitOnBTFFlagUntilTimeout>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00d      	beq.n	80036cc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b4:	2b04      	cmp	r3, #4
 80036b6:	d107      	bne.n	80036c8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036c6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e01a      	b.n	8003702 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d194      	bne.n	80035fe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2220      	movs	r2, #32
 80036e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80036fc:	2300      	movs	r3, #0
 80036fe:	e000      	b.n	8003702 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003700:	2302      	movs	r3, #2
  }
}
 8003702:	4618      	mov	r0, r3
 8003704:	3718      	adds	r7, #24
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	00100002 	.word	0x00100002
 8003710:	ffff0000 	.word	0xffff0000

08003714 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b088      	sub	sp, #32
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800371c:	2300      	movs	r3, #0
 800371e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800372c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003734:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800373c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800373e:	7bfb      	ldrb	r3, [r7, #15]
 8003740:	2b10      	cmp	r3, #16
 8003742:	d003      	beq.n	800374c <HAL_I2C_EV_IRQHandler+0x38>
 8003744:	7bfb      	ldrb	r3, [r7, #15]
 8003746:	2b40      	cmp	r3, #64	@ 0x40
 8003748:	f040 80c1 	bne.w	80038ce <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	2b00      	cmp	r3, #0
 8003764:	d10d      	bne.n	8003782 <HAL_I2C_EV_IRQHandler+0x6e>
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800376c:	d003      	beq.n	8003776 <HAL_I2C_EV_IRQHandler+0x62>
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003774:	d101      	bne.n	800377a <HAL_I2C_EV_IRQHandler+0x66>
 8003776:	2301      	movs	r3, #1
 8003778:	e000      	b.n	800377c <HAL_I2C_EV_IRQHandler+0x68>
 800377a:	2300      	movs	r3, #0
 800377c:	2b01      	cmp	r3, #1
 800377e:	f000 8132 	beq.w	80039e6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	f003 0301 	and.w	r3, r3, #1
 8003788:	2b00      	cmp	r3, #0
 800378a:	d00c      	beq.n	80037a6 <HAL_I2C_EV_IRQHandler+0x92>
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	0a5b      	lsrs	r3, r3, #9
 8003790:	f003 0301 	and.w	r3, r3, #1
 8003794:	2b00      	cmp	r3, #0
 8003796:	d006      	beq.n	80037a6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f001 fee3 	bl	8005564 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 fd91 	bl	80042c6 <I2C_Master_SB>
 80037a4:	e092      	b.n	80038cc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	08db      	lsrs	r3, r3, #3
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d009      	beq.n	80037c6 <HAL_I2C_EV_IRQHandler+0xb2>
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	0a5b      	lsrs	r3, r3, #9
 80037b6:	f003 0301 	and.w	r3, r3, #1
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d003      	beq.n	80037c6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 fe06 	bl	80043d0 <I2C_Master_ADD10>
 80037c4:	e082      	b.n	80038cc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	085b      	lsrs	r3, r3, #1
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d009      	beq.n	80037e6 <HAL_I2C_EV_IRQHandler+0xd2>
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	0a5b      	lsrs	r3, r3, #9
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d003      	beq.n	80037e6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f000 fe1f 	bl	8004422 <I2C_Master_ADDR>
 80037e4:	e072      	b.n	80038cc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	089b      	lsrs	r3, r3, #2
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d03b      	beq.n	800386a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003800:	f000 80f3 	beq.w	80039ea <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	09db      	lsrs	r3, r3, #7
 8003808:	f003 0301 	and.w	r3, r3, #1
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00f      	beq.n	8003830 <HAL_I2C_EV_IRQHandler+0x11c>
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	0a9b      	lsrs	r3, r3, #10
 8003814:	f003 0301 	and.w	r3, r3, #1
 8003818:	2b00      	cmp	r3, #0
 800381a:	d009      	beq.n	8003830 <HAL_I2C_EV_IRQHandler+0x11c>
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	089b      	lsrs	r3, r3, #2
 8003820:	f003 0301 	and.w	r3, r3, #1
 8003824:	2b00      	cmp	r3, #0
 8003826:	d103      	bne.n	8003830 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f000 f9e9 	bl	8003c00 <I2C_MasterTransmit_TXE>
 800382e:	e04d      	b.n	80038cc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	089b      	lsrs	r3, r3, #2
 8003834:	f003 0301 	and.w	r3, r3, #1
 8003838:	2b00      	cmp	r3, #0
 800383a:	f000 80d6 	beq.w	80039ea <HAL_I2C_EV_IRQHandler+0x2d6>
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	0a5b      	lsrs	r3, r3, #9
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	2b00      	cmp	r3, #0
 8003848:	f000 80cf 	beq.w	80039ea <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800384c:	7bbb      	ldrb	r3, [r7, #14]
 800384e:	2b21      	cmp	r3, #33	@ 0x21
 8003850:	d103      	bne.n	800385a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f000 fa70 	bl	8003d38 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003858:	e0c7      	b.n	80039ea <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800385a:	7bfb      	ldrb	r3, [r7, #15]
 800385c:	2b40      	cmp	r3, #64	@ 0x40
 800385e:	f040 80c4 	bne.w	80039ea <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f000 fade 	bl	8003e24 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003868:	e0bf      	b.n	80039ea <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003874:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003878:	f000 80b7 	beq.w	80039ea <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	099b      	lsrs	r3, r3, #6
 8003880:	f003 0301 	and.w	r3, r3, #1
 8003884:	2b00      	cmp	r3, #0
 8003886:	d00f      	beq.n	80038a8 <HAL_I2C_EV_IRQHandler+0x194>
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	0a9b      	lsrs	r3, r3, #10
 800388c:	f003 0301 	and.w	r3, r3, #1
 8003890:	2b00      	cmp	r3, #0
 8003892:	d009      	beq.n	80038a8 <HAL_I2C_EV_IRQHandler+0x194>
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	089b      	lsrs	r3, r3, #2
 8003898:	f003 0301 	and.w	r3, r3, #1
 800389c:	2b00      	cmp	r3, #0
 800389e:	d103      	bne.n	80038a8 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f000 fb57 	bl	8003f54 <I2C_MasterReceive_RXNE>
 80038a6:	e011      	b.n	80038cc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	089b      	lsrs	r3, r3, #2
 80038ac:	f003 0301 	and.w	r3, r3, #1
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	f000 809a 	beq.w	80039ea <HAL_I2C_EV_IRQHandler+0x2d6>
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	0a5b      	lsrs	r3, r3, #9
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	2b00      	cmp	r3, #0
 80038c0:	f000 8093 	beq.w	80039ea <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f000 fc0d 	bl	80040e4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038ca:	e08e      	b.n	80039ea <HAL_I2C_EV_IRQHandler+0x2d6>
 80038cc:	e08d      	b.n	80039ea <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d004      	beq.n	80038e0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	61fb      	str	r3, [r7, #28]
 80038de:	e007      	b.n	80038f0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	085b      	lsrs	r3, r3, #1
 80038f4:	f003 0301 	and.w	r3, r3, #1
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d012      	beq.n	8003922 <HAL_I2C_EV_IRQHandler+0x20e>
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	0a5b      	lsrs	r3, r3, #9
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	2b00      	cmp	r3, #0
 8003906:	d00c      	beq.n	8003922 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390c:	2b00      	cmp	r3, #0
 800390e:	d003      	beq.n	8003918 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	699b      	ldr	r3, [r3, #24]
 8003916:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003918:	69b9      	ldr	r1, [r7, #24]
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f000 ffcd 	bl	80048ba <I2C_Slave_ADDR>
 8003920:	e066      	b.n	80039f0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	091b      	lsrs	r3, r3, #4
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	2b00      	cmp	r3, #0
 800392c:	d009      	beq.n	8003942 <HAL_I2C_EV_IRQHandler+0x22e>
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	0a5b      	lsrs	r3, r3, #9
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	2b00      	cmp	r3, #0
 8003938:	d003      	beq.n	8003942 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f001 f808 	bl	8004950 <I2C_Slave_STOPF>
 8003940:	e056      	b.n	80039f0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003942:	7bbb      	ldrb	r3, [r7, #14]
 8003944:	2b21      	cmp	r3, #33	@ 0x21
 8003946:	d002      	beq.n	800394e <HAL_I2C_EV_IRQHandler+0x23a>
 8003948:	7bbb      	ldrb	r3, [r7, #14]
 800394a:	2b29      	cmp	r3, #41	@ 0x29
 800394c:	d125      	bne.n	800399a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	09db      	lsrs	r3, r3, #7
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00f      	beq.n	800397a <HAL_I2C_EV_IRQHandler+0x266>
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	0a9b      	lsrs	r3, r3, #10
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	2b00      	cmp	r3, #0
 8003964:	d009      	beq.n	800397a <HAL_I2C_EV_IRQHandler+0x266>
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	089b      	lsrs	r3, r3, #2
 800396a:	f003 0301 	and.w	r3, r3, #1
 800396e:	2b00      	cmp	r3, #0
 8003970:	d103      	bne.n	800397a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f000 fee5 	bl	8004742 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003978:	e039      	b.n	80039ee <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	089b      	lsrs	r3, r3, #2
 800397e:	f003 0301 	and.w	r3, r3, #1
 8003982:	2b00      	cmp	r3, #0
 8003984:	d033      	beq.n	80039ee <HAL_I2C_EV_IRQHandler+0x2da>
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	0a5b      	lsrs	r3, r3, #9
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	2b00      	cmp	r3, #0
 8003990:	d02d      	beq.n	80039ee <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f000 ff12 	bl	80047bc <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003998:	e029      	b.n	80039ee <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	099b      	lsrs	r3, r3, #6
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00f      	beq.n	80039c6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	0a9b      	lsrs	r3, r3, #10
 80039aa:	f003 0301 	and.w	r3, r3, #1
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d009      	beq.n	80039c6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	089b      	lsrs	r3, r3, #2
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d103      	bne.n	80039c6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f000 ff1c 	bl	80047fc <I2C_SlaveReceive_RXNE>
 80039c4:	e014      	b.n	80039f0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	089b      	lsrs	r3, r3, #2
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00e      	beq.n	80039f0 <HAL_I2C_EV_IRQHandler+0x2dc>
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	0a5b      	lsrs	r3, r3, #9
 80039d6:	f003 0301 	and.w	r3, r3, #1
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d008      	beq.n	80039f0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 ff4a 	bl	8004878 <I2C_SlaveReceive_BTF>
 80039e4:	e004      	b.n	80039f0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80039e6:	bf00      	nop
 80039e8:	e002      	b.n	80039f0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039ea:	bf00      	nop
 80039ec:	e000      	b.n	80039f0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039ee:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80039f0:	3720      	adds	r7, #32
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80039f6:	b580      	push	{r7, lr}
 80039f8:	b08a      	sub	sp, #40	@ 0x28
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	695b      	ldr	r3, [r3, #20]
 8003a04:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a18:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003a1a:	6a3b      	ldr	r3, [r7, #32]
 8003a1c:	0a1b      	lsrs	r3, r3, #8
 8003a1e:	f003 0301 	and.w	r3, r3, #1
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d00e      	beq.n	8003a44 <HAL_I2C_ER_IRQHandler+0x4e>
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	0a1b      	lsrs	r3, r3, #8
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d008      	beq.n	8003a44 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a34:	f043 0301 	orr.w	r3, r3, #1
 8003a38:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003a42:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003a44:	6a3b      	ldr	r3, [r7, #32]
 8003a46:	0a5b      	lsrs	r3, r3, #9
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d00e      	beq.n	8003a6e <HAL_I2C_ER_IRQHandler+0x78>
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	0a1b      	lsrs	r3, r3, #8
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d008      	beq.n	8003a6e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5e:	f043 0302 	orr.w	r3, r3, #2
 8003a62:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003a6c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003a6e:	6a3b      	ldr	r3, [r7, #32]
 8003a70:	0a9b      	lsrs	r3, r3, #10
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d03f      	beq.n	8003afa <HAL_I2C_ER_IRQHandler+0x104>
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	0a1b      	lsrs	r3, r3, #8
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d039      	beq.n	8003afa <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003a86:	7efb      	ldrb	r3, [r7, #27]
 8003a88:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a98:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003aa0:	7ebb      	ldrb	r3, [r7, #26]
 8003aa2:	2b20      	cmp	r3, #32
 8003aa4:	d112      	bne.n	8003acc <HAL_I2C_ER_IRQHandler+0xd6>
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d10f      	bne.n	8003acc <HAL_I2C_ER_IRQHandler+0xd6>
 8003aac:	7cfb      	ldrb	r3, [r7, #19]
 8003aae:	2b21      	cmp	r3, #33	@ 0x21
 8003ab0:	d008      	beq.n	8003ac4 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003ab2:	7cfb      	ldrb	r3, [r7, #19]
 8003ab4:	2b29      	cmp	r3, #41	@ 0x29
 8003ab6:	d005      	beq.n	8003ac4 <HAL_I2C_ER_IRQHandler+0xce>
 8003ab8:	7cfb      	ldrb	r3, [r7, #19]
 8003aba:	2b28      	cmp	r3, #40	@ 0x28
 8003abc:	d106      	bne.n	8003acc <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2b21      	cmp	r3, #33	@ 0x21
 8003ac2:	d103      	bne.n	8003acc <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f001 f873 	bl	8004bb0 <I2C_Slave_AF>
 8003aca:	e016      	b.n	8003afa <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ad4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad8:	f043 0304 	orr.w	r3, r3, #4
 8003adc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003ade:	7efb      	ldrb	r3, [r7, #27]
 8003ae0:	2b10      	cmp	r3, #16
 8003ae2:	d002      	beq.n	8003aea <HAL_I2C_ER_IRQHandler+0xf4>
 8003ae4:	7efb      	ldrb	r3, [r7, #27]
 8003ae6:	2b40      	cmp	r3, #64	@ 0x40
 8003ae8:	d107      	bne.n	8003afa <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003af8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003afa:	6a3b      	ldr	r3, [r7, #32]
 8003afc:	0adb      	lsrs	r3, r3, #11
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00e      	beq.n	8003b24 <HAL_I2C_ER_IRQHandler+0x12e>
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	0a1b      	lsrs	r3, r3, #8
 8003b0a:	f003 0301 	and.w	r3, r3, #1
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d008      	beq.n	8003b24 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b14:	f043 0308 	orr.w	r3, r3, #8
 8003b18:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003b22:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d008      	beq.n	8003b3c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b30:	431a      	orrs	r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f001 f8ae 	bl	8004c98 <I2C_ITError>
  }
}
 8003b3c:	bf00      	nop
 8003b3e:	3728      	adds	r7, #40	@ 0x28
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003b4c:	bf00      	nop
 8003b4e:	370c      	adds	r7, #12
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bc80      	pop	{r7}
 8003b54:	4770      	bx	lr

08003b56 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b56:	b480      	push	{r7}
 8003b58:	b083      	sub	sp, #12
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003b5e:	bf00      	nop
 8003b60:	370c      	adds	r7, #12
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bc80      	pop	{r7}
 8003b66:	4770      	bx	lr

08003b68 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003b70:	bf00      	nop
 8003b72:	370c      	adds	r7, #12
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bc80      	pop	{r7}
 8003b78:	4770      	bx	lr

08003b7a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b7a:	b480      	push	{r7}
 8003b7c:	b083      	sub	sp, #12
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003b82:	bf00      	nop
 8003b84:	370c      	adds	r7, #12
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bc80      	pop	{r7}
 8003b8a:	4770      	bx	lr

08003b8c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	460b      	mov	r3, r1
 8003b96:	70fb      	strb	r3, [r7, #3]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003b9c:	bf00      	nop
 8003b9e:	370c      	adds	r7, #12
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bc80      	pop	{r7}
 8003ba4:	4770      	bx	lr

08003ba6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ba6:	b480      	push	{r7}
 8003ba8:	b083      	sub	sp, #12
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003bae:	bf00      	nop
 8003bb0:	370c      	adds	r7, #12
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bc80      	pop	{r7}
 8003bb6:	4770      	bx	lr

08003bb8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003bc0:	bf00      	nop
 8003bc2:	370c      	adds	r7, #12
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bc80      	pop	{r7}
 8003bc8:	4770      	bx	lr

08003bca <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bca:	b480      	push	{r7}
 8003bcc:	b083      	sub	sp, #12
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003bd2:	bf00      	nop
 8003bd4:	370c      	adds	r7, #12
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bc80      	pop	{r7}
 8003bda:	4770      	bx	lr

08003bdc <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bc80      	pop	{r7}
 8003bec:	4770      	bx	lr

08003bee <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bee:	b480      	push	{r7}
 8003bf0:	b083      	sub	sp, #12
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003bf6:	bf00      	nop
 8003bf8:	370c      	adds	r7, #12
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bc80      	pop	{r7}
 8003bfe:	4770      	bx	lr

08003c00 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c0e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c16:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c1c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d150      	bne.n	8003cc8 <I2C_MasterTransmit_TXE+0xc8>
 8003c26:	7bfb      	ldrb	r3, [r7, #15]
 8003c28:	2b21      	cmp	r3, #33	@ 0x21
 8003c2a:	d14d      	bne.n	8003cc8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	2b08      	cmp	r3, #8
 8003c30:	d01d      	beq.n	8003c6e <I2C_MasterTransmit_TXE+0x6e>
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	2b20      	cmp	r3, #32
 8003c36:	d01a      	beq.n	8003c6e <I2C_MasterTransmit_TXE+0x6e>
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c3e:	d016      	beq.n	8003c6e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	685a      	ldr	r2, [r3, #4]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c4e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2211      	movs	r2, #17
 8003c54:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2220      	movs	r2, #32
 8003c62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f7ff ff6c 	bl	8003b44 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c6c:	e060      	b.n	8003d30 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	685a      	ldr	r2, [r3, #4]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c7c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c8c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2220      	movs	r2, #32
 8003c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	2b40      	cmp	r3, #64	@ 0x40
 8003ca6:	d107      	bne.n	8003cb8 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f7ff ff81 	bl	8003bb8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003cb6:	e03b      	b.n	8003d30 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f7ff ff3f 	bl	8003b44 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003cc6:	e033      	b.n	8003d30 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003cc8:	7bfb      	ldrb	r3, [r7, #15]
 8003cca:	2b21      	cmp	r3, #33	@ 0x21
 8003ccc:	d005      	beq.n	8003cda <I2C_MasterTransmit_TXE+0xda>
 8003cce:	7bbb      	ldrb	r3, [r7, #14]
 8003cd0:	2b40      	cmp	r3, #64	@ 0x40
 8003cd2:	d12d      	bne.n	8003d30 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003cd4:	7bfb      	ldrb	r3, [r7, #15]
 8003cd6:	2b22      	cmp	r3, #34	@ 0x22
 8003cd8:	d12a      	bne.n	8003d30 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d108      	bne.n	8003cf6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	685a      	ldr	r2, [r3, #4]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cf2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003cf4:	e01c      	b.n	8003d30 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	2b40      	cmp	r3, #64	@ 0x40
 8003d00:	d103      	bne.n	8003d0a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 f88e 	bl	8003e24 <I2C_MemoryTransmit_TXE_BTF>
}
 8003d08:	e012      	b.n	8003d30 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0e:	781a      	ldrb	r2, [r3, #0]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1a:	1c5a      	adds	r2, r3, #1
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	3b01      	subs	r3, #1
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003d2e:	e7ff      	b.n	8003d30 <I2C_MasterTransmit_TXE+0x130>
 8003d30:	bf00      	nop
 8003d32:	3710      	adds	r7, #16
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d44:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	2b21      	cmp	r3, #33	@ 0x21
 8003d50:	d164      	bne.n	8003e1c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d012      	beq.n	8003d82 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d60:	781a      	ldrb	r2, [r3, #0]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6c:	1c5a      	adds	r2, r3, #1
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	b29a      	uxth	r2, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003d80:	e04c      	b.n	8003e1c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2b08      	cmp	r3, #8
 8003d86:	d01d      	beq.n	8003dc4 <I2C_MasterTransmit_BTF+0x8c>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2b20      	cmp	r3, #32
 8003d8c:	d01a      	beq.n	8003dc4 <I2C_MasterTransmit_BTF+0x8c>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d94:	d016      	beq.n	8003dc4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	685a      	ldr	r2, [r3, #4]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003da4:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2211      	movs	r2, #17
 8003daa:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2220      	movs	r2, #32
 8003db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f7ff fec1 	bl	8003b44 <HAL_I2C_MasterTxCpltCallback>
}
 8003dc2:	e02b      	b.n	8003e1c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	685a      	ldr	r2, [r3, #4]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003dd2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003de2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2220      	movs	r2, #32
 8003dee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b40      	cmp	r3, #64	@ 0x40
 8003dfc:	d107      	bne.n	8003e0e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f7ff fed6 	bl	8003bb8 <HAL_I2C_MemTxCpltCallback>
}
 8003e0c:	e006      	b.n	8003e1c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f7ff fe94 	bl	8003b44 <HAL_I2C_MasterTxCpltCallback>
}
 8003e1c:	bf00      	nop
 8003e1e:	3710      	adds	r7, #16
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e32:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d11d      	bne.n	8003e78 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d10b      	bne.n	8003e5c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e48:	b2da      	uxtb	r2, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e54:	1c9a      	adds	r2, r3, #2
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003e5a:	e077      	b.n	8003f4c <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	121b      	asrs	r3, r3, #8
 8003e64:	b2da      	uxtb	r2, r3
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e70:	1c5a      	adds	r2, r3, #1
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003e76:	e069      	b.n	8003f4c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d10b      	bne.n	8003e98 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e84:	b2da      	uxtb	r2, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e90:	1c5a      	adds	r2, r3, #1
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003e96:	e059      	b.n	8003f4c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d152      	bne.n	8003f46 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003ea0:	7bfb      	ldrb	r3, [r7, #15]
 8003ea2:	2b22      	cmp	r3, #34	@ 0x22
 8003ea4:	d10d      	bne.n	8003ec2 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003eb4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003eba:	1c5a      	adds	r2, r3, #1
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003ec0:	e044      	b.n	8003f4c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d015      	beq.n	8003ef8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003ecc:	7bfb      	ldrb	r3, [r7, #15]
 8003ece:	2b21      	cmp	r3, #33	@ 0x21
 8003ed0:	d112      	bne.n	8003ef8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed6:	781a      	ldrb	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee2:	1c5a      	adds	r2, r3, #1
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	b29a      	uxth	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003ef6:	e029      	b.n	8003f4c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d124      	bne.n	8003f4c <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003f02:	7bfb      	ldrb	r3, [r7, #15]
 8003f04:	2b21      	cmp	r3, #33	@ 0x21
 8003f06:	d121      	bne.n	8003f4c <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	685a      	ldr	r2, [r3, #4]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f16:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f26:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2220      	movs	r2, #32
 8003f32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f7ff fe3a 	bl	8003bb8 <HAL_I2C_MemTxCpltCallback>
}
 8003f44:	e002      	b.n	8003f4c <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f7ff fad2 	bl	80034f0 <I2C_Flush_DR>
}
 8003f4c:	bf00      	nop
 8003f4e:	3710      	adds	r7, #16
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	2b22      	cmp	r3, #34	@ 0x22
 8003f66:	f040 80b9 	bne.w	80040dc <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f6e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	2b03      	cmp	r3, #3
 8003f7c:	d921      	bls.n	8003fc2 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	691a      	ldr	r2, [r3, #16]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f88:	b2d2      	uxtb	r2, r2
 8003f8a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f90:	1c5a      	adds	r2, r3, #1
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	3b01      	subs	r3, #1
 8003f9e:	b29a      	uxth	r2, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	2b03      	cmp	r3, #3
 8003fac:	f040 8096 	bne.w	80040dc <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	685a      	ldr	r2, [r3, #4]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fbe:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003fc0:	e08c      	b.n	80040dc <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d07f      	beq.n	80040ca <I2C_MasterReceive_RXNE+0x176>
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d002      	beq.n	8003fd6 <I2C_MasterReceive_RXNE+0x82>
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d179      	bne.n	80040ca <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f001 fa64 	bl	80054a4 <I2C_WaitOnSTOPRequestThroughIT>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d14c      	bne.n	800407c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ff0:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	685a      	ldr	r2, [r3, #4]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004000:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	691a      	ldr	r2, [r3, #16]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800400c:	b2d2      	uxtb	r2, r2
 800400e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004014:	1c5a      	adds	r2, r3, #1
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800401e:	b29b      	uxth	r3, r3
 8004020:	3b01      	subs	r3, #1
 8004022:	b29a      	uxth	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2220      	movs	r2, #32
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004036:	b2db      	uxtb	r3, r3
 8004038:	2b40      	cmp	r3, #64	@ 0x40
 800403a:	d10a      	bne.n	8004052 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f7ff fdbd 	bl	8003bca <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004050:	e044      	b.n	80040dc <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2b08      	cmp	r3, #8
 800405e:	d002      	beq.n	8004066 <I2C_MasterReceive_RXNE+0x112>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2b20      	cmp	r3, #32
 8004064:	d103      	bne.n	800406e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	631a      	str	r2, [r3, #48]	@ 0x30
 800406c:	e002      	b.n	8004074 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2212      	movs	r2, #18
 8004072:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f7ff fd6e 	bl	8003b56 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800407a:	e02f      	b.n	80040dc <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800408a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	691a      	ldr	r2, [r3, #16]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004096:	b2d2      	uxtb	r2, r2
 8004098:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409e:	1c5a      	adds	r2, r3, #1
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	3b01      	subs	r3, #1
 80040ac:	b29a      	uxth	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2220      	movs	r2, #32
 80040b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f7ff fd8a 	bl	8003bdc <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80040c8:	e008      	b.n	80040dc <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	685a      	ldr	r2, [r3, #4]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040d8:	605a      	str	r2, [r3, #4]
}
 80040da:	e7ff      	b.n	80040dc <I2C_MasterReceive_RXNE+0x188>
 80040dc:	bf00      	nop
 80040de:	3710      	adds	r7, #16
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	2b04      	cmp	r3, #4
 80040fa:	d11b      	bne.n	8004134 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	685a      	ldr	r2, [r3, #4]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800410a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	691a      	ldr	r2, [r3, #16]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004116:	b2d2      	uxtb	r2, r2
 8004118:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411e:	1c5a      	adds	r2, r3, #1
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004128:	b29b      	uxth	r3, r3
 800412a:	3b01      	subs	r3, #1
 800412c:	b29a      	uxth	r2, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004132:	e0c4      	b.n	80042be <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004138:	b29b      	uxth	r3, r3
 800413a:	2b03      	cmp	r3, #3
 800413c:	d129      	bne.n	8004192 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	685a      	ldr	r2, [r3, #4]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800414c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2b04      	cmp	r3, #4
 8004152:	d00a      	beq.n	800416a <I2C_MasterReceive_BTF+0x86>
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2b02      	cmp	r3, #2
 8004158:	d007      	beq.n	800416a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004168:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	691a      	ldr	r2, [r3, #16]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004174:	b2d2      	uxtb	r2, r2
 8004176:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800417c:	1c5a      	adds	r2, r3, #1
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004186:	b29b      	uxth	r3, r3
 8004188:	3b01      	subs	r3, #1
 800418a:	b29a      	uxth	r2, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004190:	e095      	b.n	80042be <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004196:	b29b      	uxth	r3, r3
 8004198:	2b02      	cmp	r3, #2
 800419a:	d17d      	bne.n	8004298 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d002      	beq.n	80041a8 <I2C_MasterReceive_BTF+0xc4>
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2b10      	cmp	r3, #16
 80041a6:	d108      	bne.n	80041ba <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041b6:	601a      	str	r2, [r3, #0]
 80041b8:	e016      	b.n	80041e8 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2b04      	cmp	r3, #4
 80041be:	d002      	beq.n	80041c6 <I2C_MasterReceive_BTF+0xe2>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d108      	bne.n	80041d8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80041d4:	601a      	str	r2, [r3, #0]
 80041d6:	e007      	b.n	80041e8 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041e6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	691a      	ldr	r2, [r3, #16]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f2:	b2d2      	uxtb	r2, r2
 80041f4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fa:	1c5a      	adds	r2, r3, #1
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004204:	b29b      	uxth	r3, r3
 8004206:	3b01      	subs	r3, #1
 8004208:	b29a      	uxth	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	691a      	ldr	r2, [r3, #16]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004218:	b2d2      	uxtb	r2, r2
 800421a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004220:	1c5a      	adds	r2, r3, #1
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800422a:	b29b      	uxth	r3, r3
 800422c:	3b01      	subs	r3, #1
 800422e:	b29a      	uxth	r2, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	685a      	ldr	r2, [r3, #4]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004242:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2220      	movs	r2, #32
 8004248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004252:	b2db      	uxtb	r3, r3
 8004254:	2b40      	cmp	r3, #64	@ 0x40
 8004256:	d10a      	bne.n	800426e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f7ff fcaf 	bl	8003bca <HAL_I2C_MemRxCpltCallback>
}
 800426c:	e027      	b.n	80042be <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2200      	movs	r2, #0
 8004272:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2b08      	cmp	r3, #8
 800427a:	d002      	beq.n	8004282 <I2C_MasterReceive_BTF+0x19e>
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2b20      	cmp	r3, #32
 8004280:	d103      	bne.n	800428a <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	631a      	str	r2, [r3, #48]	@ 0x30
 8004288:	e002      	b.n	8004290 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2212      	movs	r2, #18
 800428e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f7ff fc60 	bl	8003b56 <HAL_I2C_MasterRxCpltCallback>
}
 8004296:	e012      	b.n	80042be <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	691a      	ldr	r2, [r3, #16]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a2:	b2d2      	uxtb	r2, r2
 80042a4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042aa:	1c5a      	adds	r2, r3, #1
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	3b01      	subs	r3, #1
 80042b8:	b29a      	uxth	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80042be:	bf00      	nop
 80042c0:	3710      	adds	r7, #16
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}

080042c6 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80042c6:	b480      	push	{r7}
 80042c8:	b083      	sub	sp, #12
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	2b40      	cmp	r3, #64	@ 0x40
 80042d8:	d117      	bne.n	800430a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d109      	bne.n	80042f6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	461a      	mov	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80042f2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80042f4:	e067      	b.n	80043c6 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	f043 0301 	orr.w	r3, r3, #1
 8004300:	b2da      	uxtb	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	611a      	str	r2, [r3, #16]
}
 8004308:	e05d      	b.n	80043c6 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004312:	d133      	bne.n	800437c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800431a:	b2db      	uxtb	r3, r3
 800431c:	2b21      	cmp	r3, #33	@ 0x21
 800431e:	d109      	bne.n	8004334 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004324:	b2db      	uxtb	r3, r3
 8004326:	461a      	mov	r2, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004330:	611a      	str	r2, [r3, #16]
 8004332:	e008      	b.n	8004346 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004338:	b2db      	uxtb	r3, r3
 800433a:	f043 0301 	orr.w	r3, r3, #1
 800433e:	b2da      	uxtb	r2, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800434a:	2b00      	cmp	r3, #0
 800434c:	d004      	beq.n	8004358 <I2C_Master_SB+0x92>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004352:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004354:	2b00      	cmp	r3, #0
 8004356:	d108      	bne.n	800436a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800435c:	2b00      	cmp	r3, #0
 800435e:	d032      	beq.n	80043c6 <I2C_Master_SB+0x100>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004364:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004366:	2b00      	cmp	r3, #0
 8004368:	d02d      	beq.n	80043c6 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	685a      	ldr	r2, [r3, #4]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004378:	605a      	str	r2, [r3, #4]
}
 800437a:	e024      	b.n	80043c6 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004380:	2b00      	cmp	r3, #0
 8004382:	d10e      	bne.n	80043a2 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004388:	b29b      	uxth	r3, r3
 800438a:	11db      	asrs	r3, r3, #7
 800438c:	b2db      	uxtb	r3, r3
 800438e:	f003 0306 	and.w	r3, r3, #6
 8004392:	b2db      	uxtb	r3, r3
 8004394:	f063 030f 	orn	r3, r3, #15
 8004398:	b2da      	uxtb	r2, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	611a      	str	r2, [r3, #16]
}
 80043a0:	e011      	b.n	80043c6 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d10d      	bne.n	80043c6 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	11db      	asrs	r3, r3, #7
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	f003 0306 	and.w	r3, r3, #6
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	f063 030e 	orn	r3, r3, #14
 80043be:	b2da      	uxtb	r2, r3
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	611a      	str	r2, [r3, #16]
}
 80043c6:	bf00      	nop
 80043c8:	370c      	adds	r7, #12
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bc80      	pop	{r7}
 80043ce:	4770      	bx	lr

080043d0 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043dc:	b2da      	uxtb	r2, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d004      	beq.n	80043f6 <I2C_Master_ADD10+0x26>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d108      	bne.n	8004408 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d00c      	beq.n	8004418 <I2C_Master_ADD10+0x48>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004404:	2b00      	cmp	r3, #0
 8004406:	d007      	beq.n	8004418 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	685a      	ldr	r2, [r3, #4]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004416:	605a      	str	r2, [r3, #4]
  }
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	bc80      	pop	{r7}
 8004420:	4770      	bx	lr

08004422 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004422:	b480      	push	{r7}
 8004424:	b091      	sub	sp, #68	@ 0x44
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004430:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004438:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800443e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004446:	b2db      	uxtb	r3, r3
 8004448:	2b22      	cmp	r3, #34	@ 0x22
 800444a:	f040 8169 	bne.w	8004720 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004452:	2b00      	cmp	r3, #0
 8004454:	d10f      	bne.n	8004476 <I2C_Master_ADDR+0x54>
 8004456:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800445a:	2b40      	cmp	r3, #64	@ 0x40
 800445c:	d10b      	bne.n	8004476 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800445e:	2300      	movs	r3, #0
 8004460:	633b      	str	r3, [r7, #48]	@ 0x30
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	633b      	str	r3, [r7, #48]	@ 0x30
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	699b      	ldr	r3, [r3, #24]
 8004470:	633b      	str	r3, [r7, #48]	@ 0x30
 8004472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004474:	e160      	b.n	8004738 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800447a:	2b00      	cmp	r3, #0
 800447c:	d11d      	bne.n	80044ba <I2C_Master_ADDR+0x98>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004486:	d118      	bne.n	80044ba <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004488:	2300      	movs	r3, #0
 800448a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800449c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044ac:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044b2:	1c5a      	adds	r2, r3, #1
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	651a      	str	r2, [r3, #80]	@ 0x50
 80044b8:	e13e      	b.n	8004738 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044be:	b29b      	uxth	r3, r3
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d113      	bne.n	80044ec <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044c4:	2300      	movs	r3, #0
 80044c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	695b      	ldr	r3, [r3, #20]
 80044ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	699b      	ldr	r3, [r3, #24]
 80044d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044e8:	601a      	str	r2, [r3, #0]
 80044ea:	e115      	b.n	8004718 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	f040 808a 	bne.w	800460c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80044f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044fa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044fe:	d137      	bne.n	8004570 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800450e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800451a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800451e:	d113      	bne.n	8004548 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800452e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004530:	2300      	movs	r3, #0
 8004532:	627b      	str	r3, [r7, #36]	@ 0x24
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	695b      	ldr	r3, [r3, #20]
 800453a:	627b      	str	r3, [r7, #36]	@ 0x24
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	627b      	str	r3, [r7, #36]	@ 0x24
 8004544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004546:	e0e7      	b.n	8004718 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004548:	2300      	movs	r3, #0
 800454a:	623b      	str	r3, [r7, #32]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	695b      	ldr	r3, [r3, #20]
 8004552:	623b      	str	r3, [r7, #32]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	623b      	str	r3, [r7, #32]
 800455c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800456c:	601a      	str	r2, [r3, #0]
 800456e:	e0d3      	b.n	8004718 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004572:	2b08      	cmp	r3, #8
 8004574:	d02e      	beq.n	80045d4 <I2C_Master_ADDR+0x1b2>
 8004576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004578:	2b20      	cmp	r3, #32
 800457a:	d02b      	beq.n	80045d4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800457c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800457e:	2b12      	cmp	r3, #18
 8004580:	d102      	bne.n	8004588 <I2C_Master_ADDR+0x166>
 8004582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004584:	2b01      	cmp	r3, #1
 8004586:	d125      	bne.n	80045d4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800458a:	2b04      	cmp	r3, #4
 800458c:	d00e      	beq.n	80045ac <I2C_Master_ADDR+0x18a>
 800458e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004590:	2b02      	cmp	r3, #2
 8004592:	d00b      	beq.n	80045ac <I2C_Master_ADDR+0x18a>
 8004594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004596:	2b10      	cmp	r3, #16
 8004598:	d008      	beq.n	80045ac <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045a8:	601a      	str	r2, [r3, #0]
 80045aa:	e007      	b.n	80045bc <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80045ba:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045bc:	2300      	movs	r3, #0
 80045be:	61fb      	str	r3, [r7, #28]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	695b      	ldr	r3, [r3, #20]
 80045c6:	61fb      	str	r3, [r7, #28]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	61fb      	str	r3, [r7, #28]
 80045d0:	69fb      	ldr	r3, [r7, #28]
 80045d2:	e0a1      	b.n	8004718 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045e2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045e4:	2300      	movs	r3, #0
 80045e6:	61bb      	str	r3, [r7, #24]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	695b      	ldr	r3, [r3, #20]
 80045ee:	61bb      	str	r3, [r7, #24]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	699b      	ldr	r3, [r3, #24]
 80045f6:	61bb      	str	r3, [r7, #24]
 80045f8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004608:	601a      	str	r2, [r3, #0]
 800460a:	e085      	b.n	8004718 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004610:	b29b      	uxth	r3, r3
 8004612:	2b02      	cmp	r3, #2
 8004614:	d14d      	bne.n	80046b2 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004618:	2b04      	cmp	r3, #4
 800461a:	d016      	beq.n	800464a <I2C_Master_ADDR+0x228>
 800461c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800461e:	2b02      	cmp	r3, #2
 8004620:	d013      	beq.n	800464a <I2C_Master_ADDR+0x228>
 8004622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004624:	2b10      	cmp	r3, #16
 8004626:	d010      	beq.n	800464a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004636:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004646:	601a      	str	r2, [r3, #0]
 8004648:	e007      	b.n	800465a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004658:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004664:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004668:	d117      	bne.n	800469a <I2C_Master_ADDR+0x278>
 800466a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800466c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004670:	d00b      	beq.n	800468a <I2C_Master_ADDR+0x268>
 8004672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004674:	2b01      	cmp	r3, #1
 8004676:	d008      	beq.n	800468a <I2C_Master_ADDR+0x268>
 8004678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800467a:	2b08      	cmp	r3, #8
 800467c:	d005      	beq.n	800468a <I2C_Master_ADDR+0x268>
 800467e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004680:	2b10      	cmp	r3, #16
 8004682:	d002      	beq.n	800468a <I2C_Master_ADDR+0x268>
 8004684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004686:	2b20      	cmp	r3, #32
 8004688:	d107      	bne.n	800469a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	685a      	ldr	r2, [r3, #4]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004698:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800469a:	2300      	movs	r3, #0
 800469c:	617b      	str	r3, [r7, #20]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	695b      	ldr	r3, [r3, #20]
 80046a4:	617b      	str	r3, [r7, #20]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	699b      	ldr	r3, [r3, #24]
 80046ac:	617b      	str	r3, [r7, #20]
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	e032      	b.n	8004718 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80046c0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046d0:	d117      	bne.n	8004702 <I2C_Master_ADDR+0x2e0>
 80046d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046d4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80046d8:	d00b      	beq.n	80046f2 <I2C_Master_ADDR+0x2d0>
 80046da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d008      	beq.n	80046f2 <I2C_Master_ADDR+0x2d0>
 80046e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046e2:	2b08      	cmp	r3, #8
 80046e4:	d005      	beq.n	80046f2 <I2C_Master_ADDR+0x2d0>
 80046e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046e8:	2b10      	cmp	r3, #16
 80046ea:	d002      	beq.n	80046f2 <I2C_Master_ADDR+0x2d0>
 80046ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046ee:	2b20      	cmp	r3, #32
 80046f0:	d107      	bne.n	8004702 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004700:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004702:	2300      	movs	r3, #0
 8004704:	613b      	str	r3, [r7, #16]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	695b      	ldr	r3, [r3, #20]
 800470c:	613b      	str	r3, [r7, #16]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	699b      	ldr	r3, [r3, #24]
 8004714:	613b      	str	r3, [r7, #16]
 8004716:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800471e:	e00b      	b.n	8004738 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004720:	2300      	movs	r3, #0
 8004722:	60fb      	str	r3, [r7, #12]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	60fb      	str	r3, [r7, #12]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	699b      	ldr	r3, [r3, #24]
 8004732:	60fb      	str	r3, [r7, #12]
 8004734:	68fb      	ldr	r3, [r7, #12]
}
 8004736:	e7ff      	b.n	8004738 <I2C_Master_ADDR+0x316>
 8004738:	bf00      	nop
 800473a:	3744      	adds	r7, #68	@ 0x44
 800473c:	46bd      	mov	sp, r7
 800473e:	bc80      	pop	{r7}
 8004740:	4770      	bx	lr

08004742 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004742:	b580      	push	{r7, lr}
 8004744:	b084      	sub	sp, #16
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004750:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004756:	b29b      	uxth	r3, r3
 8004758:	2b00      	cmp	r3, #0
 800475a:	d02b      	beq.n	80047b4 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004760:	781a      	ldrb	r2, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800476c:	1c5a      	adds	r2, r3, #1
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004776:	b29b      	uxth	r3, r3
 8004778:	3b01      	subs	r3, #1
 800477a:	b29a      	uxth	r2, r3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004784:	b29b      	uxth	r3, r3
 8004786:	2b00      	cmp	r3, #0
 8004788:	d114      	bne.n	80047b4 <I2C_SlaveTransmit_TXE+0x72>
 800478a:	7bfb      	ldrb	r3, [r7, #15]
 800478c:	2b29      	cmp	r3, #41	@ 0x29
 800478e:	d111      	bne.n	80047b4 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	685a      	ldr	r2, [r3, #4]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800479e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2221      	movs	r2, #33	@ 0x21
 80047a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2228      	movs	r2, #40	@ 0x28
 80047aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f7ff f9da 	bl	8003b68 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80047b4:	bf00      	nop
 80047b6:	3710      	adds	r7, #16
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d011      	beq.n	80047f2 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d2:	781a      	ldrb	r2, [r3, #0]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047de:	1c5a      	adds	r2, r3, #1
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	3b01      	subs	r3, #1
 80047ec:	b29a      	uxth	r2, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80047f2:	bf00      	nop
 80047f4:	370c      	adds	r7, #12
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bc80      	pop	{r7}
 80047fa:	4770      	bx	lr

080047fc <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800480a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004810:	b29b      	uxth	r3, r3
 8004812:	2b00      	cmp	r3, #0
 8004814:	d02c      	beq.n	8004870 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	691a      	ldr	r2, [r3, #16]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004820:	b2d2      	uxtb	r2, r2
 8004822:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004828:	1c5a      	adds	r2, r3, #1
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004832:	b29b      	uxth	r3, r3
 8004834:	3b01      	subs	r3, #1
 8004836:	b29a      	uxth	r2, r3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004840:	b29b      	uxth	r3, r3
 8004842:	2b00      	cmp	r3, #0
 8004844:	d114      	bne.n	8004870 <I2C_SlaveReceive_RXNE+0x74>
 8004846:	7bfb      	ldrb	r3, [r7, #15]
 8004848:	2b2a      	cmp	r3, #42	@ 0x2a
 800484a:	d111      	bne.n	8004870 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	685a      	ldr	r2, [r3, #4]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800485a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2222      	movs	r2, #34	@ 0x22
 8004860:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2228      	movs	r2, #40	@ 0x28
 8004866:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f7ff f985 	bl	8003b7a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004870:	bf00      	nop
 8004872:	3710      	adds	r7, #16
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004884:	b29b      	uxth	r3, r3
 8004886:	2b00      	cmp	r3, #0
 8004888:	d012      	beq.n	80048b0 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	691a      	ldr	r2, [r3, #16]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004894:	b2d2      	uxtb	r2, r2
 8004896:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800489c:	1c5a      	adds	r2, r3, #1
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048a6:	b29b      	uxth	r3, r3
 80048a8:	3b01      	subs	r3, #1
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80048b0:	bf00      	nop
 80048b2:	370c      	adds	r7, #12
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bc80      	pop	{r7}
 80048b8:	4770      	bx	lr

080048ba <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80048ba:	b580      	push	{r7, lr}
 80048bc:	b084      	sub	sp, #16
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
 80048c2:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80048c4:	2300      	movs	r3, #0
 80048c6:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80048d4:	2b28      	cmp	r3, #40	@ 0x28
 80048d6:	d127      	bne.n	8004928 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	685a      	ldr	r2, [r3, #4]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048e6:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	089b      	lsrs	r3, r3, #2
 80048ec:	f003 0301 	and.w	r3, r3, #1
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d101      	bne.n	80048f8 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80048f4:	2301      	movs	r3, #1
 80048f6:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	09db      	lsrs	r3, r3, #7
 80048fc:	f003 0301 	and.w	r3, r3, #1
 8004900:	2b00      	cmp	r3, #0
 8004902:	d103      	bne.n	800490c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	81bb      	strh	r3, [r7, #12]
 800490a:	e002      	b.n	8004912 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	699b      	ldr	r3, [r3, #24]
 8004910:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800491a:	89ba      	ldrh	r2, [r7, #12]
 800491c:	7bfb      	ldrb	r3, [r7, #15]
 800491e:	4619      	mov	r1, r3
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f7ff f933 	bl	8003b8c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004926:	e00e      	b.n	8004946 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004928:	2300      	movs	r3, #0
 800492a:	60bb      	str	r3, [r7, #8]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	695b      	ldr	r3, [r3, #20]
 8004932:	60bb      	str	r3, [r7, #8]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	699b      	ldr	r3, [r3, #24]
 800493a:	60bb      	str	r3, [r7, #8]
 800493c:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004946:	bf00      	nop
 8004948:	3710      	adds	r7, #16
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
	...

08004950 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800495e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	685a      	ldr	r2, [r3, #4]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800496e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004970:	2300      	movs	r3, #0
 8004972:	60bb      	str	r3, [r7, #8]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	695b      	ldr	r3, [r3, #20]
 800497a:	60bb      	str	r3, [r7, #8]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f042 0201 	orr.w	r2, r2, #1
 800498a:	601a      	str	r2, [r3, #0]
 800498c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800499c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049ac:	d172      	bne.n	8004a94 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80049ae:	7bfb      	ldrb	r3, [r7, #15]
 80049b0:	2b22      	cmp	r3, #34	@ 0x22
 80049b2:	d002      	beq.n	80049ba <I2C_Slave_STOPF+0x6a>
 80049b4:	7bfb      	ldrb	r3, [r7, #15]
 80049b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80049b8:	d135      	bne.n	8004a26 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	b29a      	uxth	r2, r3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d005      	beq.n	80049de <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049d6:	f043 0204 	orr.w	r2, r3, #4
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	685a      	ldr	r2, [r3, #4]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049ec:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7fe fa48 	bl	8002e88 <HAL_DMA_GetState>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d049      	beq.n	8004a92 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a02:	4a69      	ldr	r2, [pc, #420]	@ (8004ba8 <I2C_Slave_STOPF+0x258>)
 8004a04:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7fe fa1b 	bl	8002e46 <HAL_DMA_Abort_IT>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d03d      	beq.n	8004a92 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004a20:	4610      	mov	r0, r2
 8004a22:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004a24:	e035      	b.n	8004a92 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	b29a      	uxth	r2, r3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d005      	beq.n	8004a4a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a42:	f043 0204 	orr.w	r2, r3, #4
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	685a      	ldr	r2, [r3, #4]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a58:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f7fe fa12 	bl	8002e88 <HAL_DMA_GetState>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d014      	beq.n	8004a94 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a6e:	4a4e      	ldr	r2, [pc, #312]	@ (8004ba8 <I2C_Slave_STOPF+0x258>)
 8004a70:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a76:	4618      	mov	r0, r3
 8004a78:	f7fe f9e5 	bl	8002e46 <HAL_DMA_Abort_IT>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d008      	beq.n	8004a94 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004a8c:	4610      	mov	r0, r2
 8004a8e:	4798      	blx	r3
 8004a90:	e000      	b.n	8004a94 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004a92:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d03e      	beq.n	8004b1c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	695b      	ldr	r3, [r3, #20]
 8004aa4:	f003 0304 	and.w	r3, r3, #4
 8004aa8:	2b04      	cmp	r3, #4
 8004aaa:	d112      	bne.n	8004ad2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	691a      	ldr	r2, [r3, #16]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab6:	b2d2      	uxtb	r2, r2
 8004ab8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004abe:	1c5a      	adds	r2, r3, #1
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	3b01      	subs	r3, #1
 8004acc:	b29a      	uxth	r2, r3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	695b      	ldr	r3, [r3, #20]
 8004ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004adc:	2b40      	cmp	r3, #64	@ 0x40
 8004ade:	d112      	bne.n	8004b06 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	691a      	ldr	r2, [r3, #16]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aea:	b2d2      	uxtb	r2, r2
 8004aec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af2:	1c5a      	adds	r2, r3, #1
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	3b01      	subs	r3, #1
 8004b00:	b29a      	uxth	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d005      	beq.n	8004b1c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b14:	f043 0204 	orr.w	r2, r3, #4
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d003      	beq.n	8004b2c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 f8b7 	bl	8004c98 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004b2a:	e039      	b.n	8004ba0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004b2c:	7bfb      	ldrb	r3, [r7, #15]
 8004b2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b30:	d109      	bne.n	8004b46 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2228      	movs	r2, #40	@ 0x28
 8004b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f7ff f81a 	bl	8003b7a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2b28      	cmp	r3, #40	@ 0x28
 8004b50:	d111      	bne.n	8004b76 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a15      	ldr	r2, [pc, #84]	@ (8004bac <I2C_Slave_STOPF+0x25c>)
 8004b56:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2220      	movs	r2, #32
 8004b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f7ff f819 	bl	8003ba6 <HAL_I2C_ListenCpltCallback>
}
 8004b74:	e014      	b.n	8004ba0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7a:	2b22      	cmp	r3, #34	@ 0x22
 8004b7c:	d002      	beq.n	8004b84 <I2C_Slave_STOPF+0x234>
 8004b7e:	7bfb      	ldrb	r3, [r7, #15]
 8004b80:	2b22      	cmp	r3, #34	@ 0x22
 8004b82:	d10d      	bne.n	8004ba0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2220      	movs	r2, #32
 8004b8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f7fe ffed 	bl	8003b7a <HAL_I2C_SlaveRxCpltCallback>
}
 8004ba0:	bf00      	nop
 8004ba2:	3710      	adds	r7, #16
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}
 8004ba8:	08005001 	.word	0x08005001
 8004bac:	ffff0000 	.word	0xffff0000

08004bb0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bbe:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bc4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	2b08      	cmp	r3, #8
 8004bca:	d002      	beq.n	8004bd2 <I2C_Slave_AF+0x22>
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	2b20      	cmp	r3, #32
 8004bd0:	d129      	bne.n	8004c26 <I2C_Slave_AF+0x76>
 8004bd2:	7bfb      	ldrb	r3, [r7, #15]
 8004bd4:	2b28      	cmp	r3, #40	@ 0x28
 8004bd6:	d126      	bne.n	8004c26 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	4a2e      	ldr	r2, [pc, #184]	@ (8004c94 <I2C_Slave_AF+0xe4>)
 8004bdc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	685a      	ldr	r2, [r3, #4]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004bec:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004bf6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c06:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2220      	movs	r2, #32
 8004c12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f7fe ffc1 	bl	8003ba6 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004c24:	e031      	b.n	8004c8a <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004c26:	7bfb      	ldrb	r3, [r7, #15]
 8004c28:	2b21      	cmp	r3, #33	@ 0x21
 8004c2a:	d129      	bne.n	8004c80 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	4a19      	ldr	r2, [pc, #100]	@ (8004c94 <I2C_Slave_AF+0xe4>)
 8004c30:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2221      	movs	r2, #33	@ 0x21
 8004c36:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	685a      	ldr	r2, [r3, #4]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004c56:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004c60:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c70:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f7fe fc3c 	bl	80034f0 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f7fe ff75 	bl	8003b68 <HAL_I2C_SlaveTxCpltCallback>
}
 8004c7e:	e004      	b.n	8004c8a <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004c88:	615a      	str	r2, [r3, #20]
}
 8004c8a:	bf00      	nop
 8004c8c:	3710      	adds	r7, #16
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	ffff0000 	.word	0xffff0000

08004c98 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ca6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004cae:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004cb0:	7bbb      	ldrb	r3, [r7, #14]
 8004cb2:	2b10      	cmp	r3, #16
 8004cb4:	d002      	beq.n	8004cbc <I2C_ITError+0x24>
 8004cb6:	7bbb      	ldrb	r3, [r7, #14]
 8004cb8:	2b40      	cmp	r3, #64	@ 0x40
 8004cba:	d10a      	bne.n	8004cd2 <I2C_ITError+0x3a>
 8004cbc:	7bfb      	ldrb	r3, [r7, #15]
 8004cbe:	2b22      	cmp	r3, #34	@ 0x22
 8004cc0:	d107      	bne.n	8004cd2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cd0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004cd2:	7bfb      	ldrb	r3, [r7, #15]
 8004cd4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004cd8:	2b28      	cmp	r3, #40	@ 0x28
 8004cda:	d107      	bne.n	8004cec <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2228      	movs	r2, #40	@ 0x28
 8004ce6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004cea:	e015      	b.n	8004d18 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cf6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cfa:	d00a      	beq.n	8004d12 <I2C_ITError+0x7a>
 8004cfc:	7bfb      	ldrb	r3, [r7, #15]
 8004cfe:	2b60      	cmp	r3, #96	@ 0x60
 8004d00:	d007      	beq.n	8004d12 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2220      	movs	r2, #32
 8004d06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d22:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d26:	d162      	bne.n	8004dee <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	685a      	ldr	r2, [r3, #4]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d36:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d020      	beq.n	8004d88 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d4a:	4a6a      	ldr	r2, [pc, #424]	@ (8004ef4 <I2C_ITError+0x25c>)
 8004d4c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7fe f877 	bl	8002e46 <HAL_DMA_Abort_IT>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f000 8089 	beq.w	8004e72 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f022 0201 	bic.w	r2, r2, #1
 8004d6e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2220      	movs	r2, #32
 8004d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004d82:	4610      	mov	r0, r2
 8004d84:	4798      	blx	r3
 8004d86:	e074      	b.n	8004e72 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d8c:	4a59      	ldr	r2, [pc, #356]	@ (8004ef4 <I2C_ITError+0x25c>)
 8004d8e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d94:	4618      	mov	r0, r3
 8004d96:	f7fe f856 	bl	8002e46 <HAL_DMA_Abort_IT>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d068      	beq.n	8004e72 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004daa:	2b40      	cmp	r3, #64	@ 0x40
 8004dac:	d10b      	bne.n	8004dc6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	691a      	ldr	r2, [r3, #16]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db8:	b2d2      	uxtb	r2, r2
 8004dba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc0:	1c5a      	adds	r2, r3, #1
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f022 0201 	bic.w	r2, r2, #1
 8004dd4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2220      	movs	r2, #32
 8004dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004de8:	4610      	mov	r0, r2
 8004dea:	4798      	blx	r3
 8004dec:	e041      	b.n	8004e72 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	2b60      	cmp	r3, #96	@ 0x60
 8004df8:	d125      	bne.n	8004e46 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2220      	movs	r2, #32
 8004dfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	695b      	ldr	r3, [r3, #20]
 8004e0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e12:	2b40      	cmp	r3, #64	@ 0x40
 8004e14:	d10b      	bne.n	8004e2e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	691a      	ldr	r2, [r3, #16]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e20:	b2d2      	uxtb	r2, r2
 8004e22:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e28:	1c5a      	adds	r2, r3, #1
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f022 0201 	bic.w	r2, r2, #1
 8004e3c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7fe fed5 	bl	8003bee <HAL_I2C_AbortCpltCallback>
 8004e44:	e015      	b.n	8004e72 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e50:	2b40      	cmp	r3, #64	@ 0x40
 8004e52:	d10b      	bne.n	8004e6c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	691a      	ldr	r2, [r3, #16]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5e:	b2d2      	uxtb	r2, r2
 8004e60:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e66:	1c5a      	adds	r2, r3, #1
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f7fe feb5 	bl	8003bdc <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e76:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	f003 0301 	and.w	r3, r3, #1
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d10e      	bne.n	8004ea0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d109      	bne.n	8004ea0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d104      	bne.n	8004ea0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d007      	beq.n	8004eb0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	685a      	ldr	r2, [r3, #4]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004eae:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004eb6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ebc:	f003 0304 	and.w	r3, r3, #4
 8004ec0:	2b04      	cmp	r3, #4
 8004ec2:	d113      	bne.n	8004eec <I2C_ITError+0x254>
 8004ec4:	7bfb      	ldrb	r3, [r7, #15]
 8004ec6:	2b28      	cmp	r3, #40	@ 0x28
 8004ec8:	d110      	bne.n	8004eec <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a0a      	ldr	r2, [pc, #40]	@ (8004ef8 <I2C_ITError+0x260>)
 8004ece:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2220      	movs	r2, #32
 8004eda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f7fe fe5d 	bl	8003ba6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004eec:	bf00      	nop
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	08005001 	.word	0x08005001
 8004ef8:	ffff0000 	.word	0xffff0000

08004efc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b088      	sub	sp, #32
 8004f00:	af02      	add	r7, sp, #8
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	607a      	str	r2, [r7, #4]
 8004f06:	603b      	str	r3, [r7, #0]
 8004f08:	460b      	mov	r3, r1
 8004f0a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f10:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	2b08      	cmp	r3, #8
 8004f16:	d006      	beq.n	8004f26 <I2C_MasterRequestWrite+0x2a>
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d003      	beq.n	8004f26 <I2C_MasterRequestWrite+0x2a>
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004f24:	d108      	bne.n	8004f38 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f34:	601a      	str	r2, [r3, #0]
 8004f36:	e00b      	b.n	8004f50 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f3c:	2b12      	cmp	r3, #18
 8004f3e:	d107      	bne.n	8004f50 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f4e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	9300      	str	r3, [sp, #0]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004f5c:	68f8      	ldr	r0, [r7, #12]
 8004f5e:	f000 f8f7 	bl	8005150 <I2C_WaitOnFlagUntilTimeout>
 8004f62:	4603      	mov	r3, r0
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d00d      	beq.n	8004f84 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f76:	d103      	bne.n	8004f80 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f7e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004f80:	2303      	movs	r3, #3
 8004f82:	e035      	b.n	8004ff0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	691b      	ldr	r3, [r3, #16]
 8004f88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f8c:	d108      	bne.n	8004fa0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f8e:	897b      	ldrh	r3, [r7, #10]
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	461a      	mov	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004f9c:	611a      	str	r2, [r3, #16]
 8004f9e:	e01b      	b.n	8004fd8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004fa0:	897b      	ldrh	r3, [r7, #10]
 8004fa2:	11db      	asrs	r3, r3, #7
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	f003 0306 	and.w	r3, r3, #6
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	f063 030f 	orn	r3, r3, #15
 8004fb0:	b2da      	uxtb	r2, r3
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	490e      	ldr	r1, [pc, #56]	@ (8004ff8 <I2C_MasterRequestWrite+0xfc>)
 8004fbe:	68f8      	ldr	r0, [r7, #12]
 8004fc0:	f000 f940 	bl	8005244 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d001      	beq.n	8004fce <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	e010      	b.n	8004ff0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004fce:	897b      	ldrh	r3, [r7, #10]
 8004fd0:	b2da      	uxtb	r2, r3
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	4907      	ldr	r1, [pc, #28]	@ (8004ffc <I2C_MasterRequestWrite+0x100>)
 8004fde:	68f8      	ldr	r0, [r7, #12]
 8004fe0:	f000 f930 	bl	8005244 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d001      	beq.n	8004fee <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e000      	b.n	8004ff0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004fee:	2300      	movs	r3, #0
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3718      	adds	r7, #24
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	00010008 	.word	0x00010008
 8004ffc:	00010002 	.word	0x00010002

08005000 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b086      	sub	sp, #24
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005008:	2300      	movs	r3, #0
 800500a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005010:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005018:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800501a:	4b4b      	ldr	r3, [pc, #300]	@ (8005148 <I2C_DMAAbort+0x148>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	08db      	lsrs	r3, r3, #3
 8005020:	4a4a      	ldr	r2, [pc, #296]	@ (800514c <I2C_DMAAbort+0x14c>)
 8005022:	fba2 2303 	umull	r2, r3, r2, r3
 8005026:	0a1a      	lsrs	r2, r3, #8
 8005028:	4613      	mov	r3, r2
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	4413      	add	r3, r2
 800502e:	00da      	lsls	r2, r3, #3
 8005030:	1ad3      	subs	r3, r2, r3
 8005032:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d106      	bne.n	8005048 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503e:	f043 0220 	orr.w	r2, r3, #32
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005046:	e00a      	b.n	800505e <I2C_DMAAbort+0x5e>
    }
    count--;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	3b01      	subs	r3, #1
 800504c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005058:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800505c:	d0ea      	beq.n	8005034 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005062:	2b00      	cmp	r3, #0
 8005064:	d003      	beq.n	800506e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800506a:	2200      	movs	r2, #0
 800506c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005072:	2b00      	cmp	r3, #0
 8005074:	d003      	beq.n	800507e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800507a:	2200      	movs	r2, #0
 800507c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800508c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	2200      	movs	r2, #0
 8005092:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005098:	2b00      	cmp	r3, #0
 800509a:	d003      	beq.n	80050a4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050a0:	2200      	movs	r2, #0
 80050a2:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d003      	beq.n	80050b4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050b0:	2200      	movs	r2, #0
 80050b2:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f022 0201 	bic.w	r2, r2, #1
 80050c2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	2b60      	cmp	r3, #96	@ 0x60
 80050ce:	d10e      	bne.n	80050ee <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	2220      	movs	r2, #32
 80050d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	2200      	movs	r2, #0
 80050dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	2200      	movs	r2, #0
 80050e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80050e6:	6978      	ldr	r0, [r7, #20]
 80050e8:	f7fe fd81 	bl	8003bee <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80050ec:	e027      	b.n	800513e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80050ee:	7cfb      	ldrb	r3, [r7, #19]
 80050f0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80050f4:	2b28      	cmp	r3, #40	@ 0x28
 80050f6:	d117      	bne.n	8005128 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f042 0201 	orr.w	r2, r2, #1
 8005106:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005116:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	2200      	movs	r2, #0
 800511c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	2228      	movs	r2, #40	@ 0x28
 8005122:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005126:	e007      	b.n	8005138 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	2220      	movs	r2, #32
 800512c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005138:	6978      	ldr	r0, [r7, #20]
 800513a:	f7fe fd4f 	bl	8003bdc <HAL_I2C_ErrorCallback>
}
 800513e:	bf00      	nop
 8005140:	3718      	adds	r7, #24
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	20000004 	.word	0x20000004
 800514c:	14f8b589 	.word	0x14f8b589

08005150 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	603b      	str	r3, [r7, #0]
 800515c:	4613      	mov	r3, r2
 800515e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005160:	e048      	b.n	80051f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005168:	d044      	beq.n	80051f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800516a:	f7fc ffff 	bl	800216c <HAL_GetTick>
 800516e:	4602      	mov	r2, r0
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	683a      	ldr	r2, [r7, #0]
 8005176:	429a      	cmp	r2, r3
 8005178:	d302      	bcc.n	8005180 <I2C_WaitOnFlagUntilTimeout+0x30>
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d139      	bne.n	80051f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	0c1b      	lsrs	r3, r3, #16
 8005184:	b2db      	uxtb	r3, r3
 8005186:	2b01      	cmp	r3, #1
 8005188:	d10d      	bne.n	80051a6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	695b      	ldr	r3, [r3, #20]
 8005190:	43da      	mvns	r2, r3
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	4013      	ands	r3, r2
 8005196:	b29b      	uxth	r3, r3
 8005198:	2b00      	cmp	r3, #0
 800519a:	bf0c      	ite	eq
 800519c:	2301      	moveq	r3, #1
 800519e:	2300      	movne	r3, #0
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	461a      	mov	r2, r3
 80051a4:	e00c      	b.n	80051c0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	699b      	ldr	r3, [r3, #24]
 80051ac:	43da      	mvns	r2, r3
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	4013      	ands	r3, r2
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	bf0c      	ite	eq
 80051b8:	2301      	moveq	r3, #1
 80051ba:	2300      	movne	r3, #0
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	461a      	mov	r2, r3
 80051c0:	79fb      	ldrb	r3, [r7, #7]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d116      	bne.n	80051f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2200      	movs	r2, #0
 80051ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2220      	movs	r2, #32
 80051d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e0:	f043 0220 	orr.w	r2, r3, #32
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e023      	b.n	800523c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	0c1b      	lsrs	r3, r3, #16
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d10d      	bne.n	800521a <I2C_WaitOnFlagUntilTimeout+0xca>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	695b      	ldr	r3, [r3, #20]
 8005204:	43da      	mvns	r2, r3
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	4013      	ands	r3, r2
 800520a:	b29b      	uxth	r3, r3
 800520c:	2b00      	cmp	r3, #0
 800520e:	bf0c      	ite	eq
 8005210:	2301      	moveq	r3, #1
 8005212:	2300      	movne	r3, #0
 8005214:	b2db      	uxtb	r3, r3
 8005216:	461a      	mov	r2, r3
 8005218:	e00c      	b.n	8005234 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	699b      	ldr	r3, [r3, #24]
 8005220:	43da      	mvns	r2, r3
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	4013      	ands	r3, r2
 8005226:	b29b      	uxth	r3, r3
 8005228:	2b00      	cmp	r3, #0
 800522a:	bf0c      	ite	eq
 800522c:	2301      	moveq	r3, #1
 800522e:	2300      	movne	r3, #0
 8005230:	b2db      	uxtb	r3, r3
 8005232:	461a      	mov	r2, r3
 8005234:	79fb      	ldrb	r3, [r7, #7]
 8005236:	429a      	cmp	r2, r3
 8005238:	d093      	beq.n	8005162 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800523a:	2300      	movs	r3, #0
}
 800523c:	4618      	mov	r0, r3
 800523e:	3710      	adds	r7, #16
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}

08005244 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b084      	sub	sp, #16
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	607a      	str	r2, [r7, #4]
 8005250:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005252:	e071      	b.n	8005338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	695b      	ldr	r3, [r3, #20]
 800525a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800525e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005262:	d123      	bne.n	80052ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005272:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800527c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2200      	movs	r2, #0
 8005282:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2220      	movs	r2, #32
 8005288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2200      	movs	r2, #0
 8005290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005298:	f043 0204 	orr.w	r2, r3, #4
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e067      	b.n	800537c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052b2:	d041      	beq.n	8005338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052b4:	f7fc ff5a 	bl	800216c <HAL_GetTick>
 80052b8:	4602      	mov	r2, r0
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	1ad3      	subs	r3, r2, r3
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d302      	bcc.n	80052ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d136      	bne.n	8005338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	0c1b      	lsrs	r3, r3, #16
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d10c      	bne.n	80052ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	43da      	mvns	r2, r3
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	4013      	ands	r3, r2
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	bf14      	ite	ne
 80052e6:	2301      	movne	r3, #1
 80052e8:	2300      	moveq	r3, #0
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	e00b      	b.n	8005306 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	699b      	ldr	r3, [r3, #24]
 80052f4:	43da      	mvns	r2, r3
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	4013      	ands	r3, r2
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	bf14      	ite	ne
 8005300:	2301      	movne	r3, #1
 8005302:	2300      	moveq	r3, #0
 8005304:	b2db      	uxtb	r3, r3
 8005306:	2b00      	cmp	r3, #0
 8005308:	d016      	beq.n	8005338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2200      	movs	r2, #0
 800530e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2220      	movs	r2, #32
 8005314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005324:	f043 0220 	orr.w	r2, r3, #32
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e021      	b.n	800537c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	0c1b      	lsrs	r3, r3, #16
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b01      	cmp	r3, #1
 8005340:	d10c      	bne.n	800535c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	695b      	ldr	r3, [r3, #20]
 8005348:	43da      	mvns	r2, r3
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	4013      	ands	r3, r2
 800534e:	b29b      	uxth	r3, r3
 8005350:	2b00      	cmp	r3, #0
 8005352:	bf14      	ite	ne
 8005354:	2301      	movne	r3, #1
 8005356:	2300      	moveq	r3, #0
 8005358:	b2db      	uxtb	r3, r3
 800535a:	e00b      	b.n	8005374 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	699b      	ldr	r3, [r3, #24]
 8005362:	43da      	mvns	r2, r3
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	4013      	ands	r3, r2
 8005368:	b29b      	uxth	r3, r3
 800536a:	2b00      	cmp	r3, #0
 800536c:	bf14      	ite	ne
 800536e:	2301      	movne	r3, #1
 8005370:	2300      	moveq	r3, #0
 8005372:	b2db      	uxtb	r3, r3
 8005374:	2b00      	cmp	r3, #0
 8005376:	f47f af6d 	bne.w	8005254 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800537a:	2300      	movs	r3, #0
}
 800537c:	4618      	mov	r0, r3
 800537e:	3710      	adds	r7, #16
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}

08005384 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b084      	sub	sp, #16
 8005388:	af00      	add	r7, sp, #0
 800538a:	60f8      	str	r0, [r7, #12]
 800538c:	60b9      	str	r1, [r7, #8]
 800538e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005390:	e034      	b.n	80053fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005392:	68f8      	ldr	r0, [r7, #12]
 8005394:	f000 f8b8 	bl	8005508 <I2C_IsAcknowledgeFailed>
 8005398:	4603      	mov	r3, r0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d001      	beq.n	80053a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e034      	b.n	800540c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a8:	d028      	beq.n	80053fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053aa:	f7fc fedf 	bl	800216c <HAL_GetTick>
 80053ae:	4602      	mov	r2, r0
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	1ad3      	subs	r3, r2, r3
 80053b4:	68ba      	ldr	r2, [r7, #8]
 80053b6:	429a      	cmp	r2, r3
 80053b8:	d302      	bcc.n	80053c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d11d      	bne.n	80053fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	695b      	ldr	r3, [r3, #20]
 80053c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053ca:	2b80      	cmp	r3, #128	@ 0x80
 80053cc:	d016      	beq.n	80053fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2200      	movs	r2, #0
 80053d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2220      	movs	r2, #32
 80053d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e8:	f043 0220 	orr.w	r2, r3, #32
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2200      	movs	r2, #0
 80053f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e007      	b.n	800540c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	695b      	ldr	r3, [r3, #20]
 8005402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005406:	2b80      	cmp	r3, #128	@ 0x80
 8005408:	d1c3      	bne.n	8005392 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800540a:	2300      	movs	r3, #0
}
 800540c:	4618      	mov	r0, r3
 800540e:	3710      	adds	r7, #16
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}

08005414 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b084      	sub	sp, #16
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005420:	e034      	b.n	800548c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005422:	68f8      	ldr	r0, [r7, #12]
 8005424:	f000 f870 	bl	8005508 <I2C_IsAcknowledgeFailed>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d001      	beq.n	8005432 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	e034      	b.n	800549c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005438:	d028      	beq.n	800548c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800543a:	f7fc fe97 	bl	800216c <HAL_GetTick>
 800543e:	4602      	mov	r2, r0
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	1ad3      	subs	r3, r2, r3
 8005444:	68ba      	ldr	r2, [r7, #8]
 8005446:	429a      	cmp	r2, r3
 8005448:	d302      	bcc.n	8005450 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d11d      	bne.n	800548c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	695b      	ldr	r3, [r3, #20]
 8005456:	f003 0304 	and.w	r3, r3, #4
 800545a:	2b04      	cmp	r3, #4
 800545c:	d016      	beq.n	800548c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2220      	movs	r2, #32
 8005468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2200      	movs	r2, #0
 8005470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005478:	f043 0220 	orr.w	r2, r3, #32
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2200      	movs	r2, #0
 8005484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e007      	b.n	800549c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	f003 0304 	and.w	r3, r3, #4
 8005496:	2b04      	cmp	r3, #4
 8005498:	d1c3      	bne.n	8005422 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800549a:	2300      	movs	r3, #0
}
 800549c:	4618      	mov	r0, r3
 800549e:	3710      	adds	r7, #16
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b085      	sub	sp, #20
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80054ac:	2300      	movs	r3, #0
 80054ae:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80054b0:	4b13      	ldr	r3, [pc, #76]	@ (8005500 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	08db      	lsrs	r3, r3, #3
 80054b6:	4a13      	ldr	r2, [pc, #76]	@ (8005504 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80054b8:	fba2 2303 	umull	r2, r3, r2, r3
 80054bc:	0a1a      	lsrs	r2, r3, #8
 80054be:	4613      	mov	r3, r2
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	4413      	add	r3, r2
 80054c4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	3b01      	subs	r3, #1
 80054ca:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d107      	bne.n	80054e2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d6:	f043 0220 	orr.w	r2, r3, #32
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e008      	b.n	80054f4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054f0:	d0e9      	beq.n	80054c6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80054f2:	2300      	movs	r3, #0
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3714      	adds	r7, #20
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bc80      	pop	{r7}
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	20000004 	.word	0x20000004
 8005504:	14f8b589 	.word	0x14f8b589

08005508 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005508:	b480      	push	{r7}
 800550a:	b083      	sub	sp, #12
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	695b      	ldr	r3, [r3, #20]
 8005516:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800551a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800551e:	d11b      	bne.n	8005558 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005528:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2220      	movs	r2, #32
 8005534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005544:	f043 0204 	orr.w	r2, r3, #4
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2200      	movs	r2, #0
 8005550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e000      	b.n	800555a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	370c      	adds	r7, #12
 800555e:	46bd      	mov	sp, r7
 8005560:	bc80      	pop	{r7}
 8005562:	4770      	bx	lr

08005564 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005570:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005574:	d103      	bne.n	800557e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2201      	movs	r2, #1
 800557a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800557c:	e007      	b.n	800558e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005582:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005586:	d102      	bne.n	800558e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2208      	movs	r2, #8
 800558c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800558e:	bf00      	nop
 8005590:	370c      	adds	r7, #12
 8005592:	46bd      	mov	sp, r7
 8005594:	bc80      	pop	{r7}
 8005596:	4770      	bx	lr

08005598 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b086      	sub	sp, #24
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d101      	bne.n	80055aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e267      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d075      	beq.n	80056a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80055b6:	4b88      	ldr	r3, [pc, #544]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f003 030c 	and.w	r3, r3, #12
 80055be:	2b04      	cmp	r3, #4
 80055c0:	d00c      	beq.n	80055dc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055c2:	4b85      	ldr	r3, [pc, #532]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80055ca:	2b08      	cmp	r3, #8
 80055cc:	d112      	bne.n	80055f4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055ce:	4b82      	ldr	r3, [pc, #520]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055da:	d10b      	bne.n	80055f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055dc:	4b7e      	ldr	r3, [pc, #504]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d05b      	beq.n	80056a0 <HAL_RCC_OscConfig+0x108>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d157      	bne.n	80056a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e242      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055fc:	d106      	bne.n	800560c <HAL_RCC_OscConfig+0x74>
 80055fe:	4b76      	ldr	r3, [pc, #472]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a75      	ldr	r2, [pc, #468]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 8005604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005608:	6013      	str	r3, [r2, #0]
 800560a:	e01d      	b.n	8005648 <HAL_RCC_OscConfig+0xb0>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005614:	d10c      	bne.n	8005630 <HAL_RCC_OscConfig+0x98>
 8005616:	4b70      	ldr	r3, [pc, #448]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a6f      	ldr	r2, [pc, #444]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 800561c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005620:	6013      	str	r3, [r2, #0]
 8005622:	4b6d      	ldr	r3, [pc, #436]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a6c      	ldr	r2, [pc, #432]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 8005628:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800562c:	6013      	str	r3, [r2, #0]
 800562e:	e00b      	b.n	8005648 <HAL_RCC_OscConfig+0xb0>
 8005630:	4b69      	ldr	r3, [pc, #420]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a68      	ldr	r2, [pc, #416]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 8005636:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800563a:	6013      	str	r3, [r2, #0]
 800563c:	4b66      	ldr	r3, [pc, #408]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a65      	ldr	r2, [pc, #404]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 8005642:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005646:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d013      	beq.n	8005678 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005650:	f7fc fd8c 	bl	800216c <HAL_GetTick>
 8005654:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005656:	e008      	b.n	800566a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005658:	f7fc fd88 	bl	800216c <HAL_GetTick>
 800565c:	4602      	mov	r2, r0
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	1ad3      	subs	r3, r2, r3
 8005662:	2b64      	cmp	r3, #100	@ 0x64
 8005664:	d901      	bls.n	800566a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005666:	2303      	movs	r3, #3
 8005668:	e207      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800566a:	4b5b      	ldr	r3, [pc, #364]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005672:	2b00      	cmp	r3, #0
 8005674:	d0f0      	beq.n	8005658 <HAL_RCC_OscConfig+0xc0>
 8005676:	e014      	b.n	80056a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005678:	f7fc fd78 	bl	800216c <HAL_GetTick>
 800567c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800567e:	e008      	b.n	8005692 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005680:	f7fc fd74 	bl	800216c <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	2b64      	cmp	r3, #100	@ 0x64
 800568c:	d901      	bls.n	8005692 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800568e:	2303      	movs	r3, #3
 8005690:	e1f3      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005692:	4b51      	ldr	r3, [pc, #324]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1f0      	bne.n	8005680 <HAL_RCC_OscConfig+0xe8>
 800569e:	e000      	b.n	80056a2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0302 	and.w	r3, r3, #2
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d063      	beq.n	8005776 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80056ae:	4b4a      	ldr	r3, [pc, #296]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f003 030c 	and.w	r3, r3, #12
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00b      	beq.n	80056d2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056ba:	4b47      	ldr	r3, [pc, #284]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80056c2:	2b08      	cmp	r3, #8
 80056c4:	d11c      	bne.n	8005700 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056c6:	4b44      	ldr	r3, [pc, #272]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d116      	bne.n	8005700 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056d2:	4b41      	ldr	r3, [pc, #260]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 0302 	and.w	r3, r3, #2
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d005      	beq.n	80056ea <HAL_RCC_OscConfig+0x152>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d001      	beq.n	80056ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e1c7      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056ea:	4b3b      	ldr	r3, [pc, #236]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	691b      	ldr	r3, [r3, #16]
 80056f6:	00db      	lsls	r3, r3, #3
 80056f8:	4937      	ldr	r1, [pc, #220]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 80056fa:	4313      	orrs	r3, r2
 80056fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056fe:	e03a      	b.n	8005776 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d020      	beq.n	800574a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005708:	4b34      	ldr	r3, [pc, #208]	@ (80057dc <HAL_RCC_OscConfig+0x244>)
 800570a:	2201      	movs	r2, #1
 800570c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800570e:	f7fc fd2d 	bl	800216c <HAL_GetTick>
 8005712:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005714:	e008      	b.n	8005728 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005716:	f7fc fd29 	bl	800216c <HAL_GetTick>
 800571a:	4602      	mov	r2, r0
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	2b02      	cmp	r3, #2
 8005722:	d901      	bls.n	8005728 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005724:	2303      	movs	r3, #3
 8005726:	e1a8      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005728:	4b2b      	ldr	r3, [pc, #172]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0302 	and.w	r3, r3, #2
 8005730:	2b00      	cmp	r3, #0
 8005732:	d0f0      	beq.n	8005716 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005734:	4b28      	ldr	r3, [pc, #160]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	691b      	ldr	r3, [r3, #16]
 8005740:	00db      	lsls	r3, r3, #3
 8005742:	4925      	ldr	r1, [pc, #148]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 8005744:	4313      	orrs	r3, r2
 8005746:	600b      	str	r3, [r1, #0]
 8005748:	e015      	b.n	8005776 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800574a:	4b24      	ldr	r3, [pc, #144]	@ (80057dc <HAL_RCC_OscConfig+0x244>)
 800574c:	2200      	movs	r2, #0
 800574e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005750:	f7fc fd0c 	bl	800216c <HAL_GetTick>
 8005754:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005756:	e008      	b.n	800576a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005758:	f7fc fd08 	bl	800216c <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	2b02      	cmp	r3, #2
 8005764:	d901      	bls.n	800576a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e187      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800576a:	4b1b      	ldr	r3, [pc, #108]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0302 	and.w	r3, r3, #2
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1f0      	bne.n	8005758 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 0308 	and.w	r3, r3, #8
 800577e:	2b00      	cmp	r3, #0
 8005780:	d036      	beq.n	80057f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d016      	beq.n	80057b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800578a:	4b15      	ldr	r3, [pc, #84]	@ (80057e0 <HAL_RCC_OscConfig+0x248>)
 800578c:	2201      	movs	r2, #1
 800578e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005790:	f7fc fcec 	bl	800216c <HAL_GetTick>
 8005794:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005796:	e008      	b.n	80057aa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005798:	f7fc fce8 	bl	800216c <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	2b02      	cmp	r3, #2
 80057a4:	d901      	bls.n	80057aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e167      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057aa:	4b0b      	ldr	r3, [pc, #44]	@ (80057d8 <HAL_RCC_OscConfig+0x240>)
 80057ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057ae:	f003 0302 	and.w	r3, r3, #2
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d0f0      	beq.n	8005798 <HAL_RCC_OscConfig+0x200>
 80057b6:	e01b      	b.n	80057f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057b8:	4b09      	ldr	r3, [pc, #36]	@ (80057e0 <HAL_RCC_OscConfig+0x248>)
 80057ba:	2200      	movs	r2, #0
 80057bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057be:	f7fc fcd5 	bl	800216c <HAL_GetTick>
 80057c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057c4:	e00e      	b.n	80057e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057c6:	f7fc fcd1 	bl	800216c <HAL_GetTick>
 80057ca:	4602      	mov	r2, r0
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	1ad3      	subs	r3, r2, r3
 80057d0:	2b02      	cmp	r3, #2
 80057d2:	d907      	bls.n	80057e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80057d4:	2303      	movs	r3, #3
 80057d6:	e150      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
 80057d8:	40023800 	.word	0x40023800
 80057dc:	42470000 	.word	0x42470000
 80057e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057e4:	4b88      	ldr	r3, [pc, #544]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 80057e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057e8:	f003 0302 	and.w	r3, r3, #2
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1ea      	bne.n	80057c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 0304 	and.w	r3, r3, #4
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	f000 8097 	beq.w	800592c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057fe:	2300      	movs	r3, #0
 8005800:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005802:	4b81      	ldr	r3, [pc, #516]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 8005804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800580a:	2b00      	cmp	r3, #0
 800580c:	d10f      	bne.n	800582e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800580e:	2300      	movs	r3, #0
 8005810:	60bb      	str	r3, [r7, #8]
 8005812:	4b7d      	ldr	r3, [pc, #500]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 8005814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005816:	4a7c      	ldr	r2, [pc, #496]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 8005818:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800581c:	6413      	str	r3, [r2, #64]	@ 0x40
 800581e:	4b7a      	ldr	r3, [pc, #488]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 8005820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005826:	60bb      	str	r3, [r7, #8]
 8005828:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800582a:	2301      	movs	r3, #1
 800582c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800582e:	4b77      	ldr	r3, [pc, #476]	@ (8005a0c <HAL_RCC_OscConfig+0x474>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005836:	2b00      	cmp	r3, #0
 8005838:	d118      	bne.n	800586c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800583a:	4b74      	ldr	r3, [pc, #464]	@ (8005a0c <HAL_RCC_OscConfig+0x474>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a73      	ldr	r2, [pc, #460]	@ (8005a0c <HAL_RCC_OscConfig+0x474>)
 8005840:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005844:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005846:	f7fc fc91 	bl	800216c <HAL_GetTick>
 800584a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800584c:	e008      	b.n	8005860 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800584e:	f7fc fc8d 	bl	800216c <HAL_GetTick>
 8005852:	4602      	mov	r2, r0
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	1ad3      	subs	r3, r2, r3
 8005858:	2b02      	cmp	r3, #2
 800585a:	d901      	bls.n	8005860 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800585c:	2303      	movs	r3, #3
 800585e:	e10c      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005860:	4b6a      	ldr	r3, [pc, #424]	@ (8005a0c <HAL_RCC_OscConfig+0x474>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005868:	2b00      	cmp	r3, #0
 800586a:	d0f0      	beq.n	800584e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	2b01      	cmp	r3, #1
 8005872:	d106      	bne.n	8005882 <HAL_RCC_OscConfig+0x2ea>
 8005874:	4b64      	ldr	r3, [pc, #400]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 8005876:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005878:	4a63      	ldr	r2, [pc, #396]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 800587a:	f043 0301 	orr.w	r3, r3, #1
 800587e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005880:	e01c      	b.n	80058bc <HAL_RCC_OscConfig+0x324>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	2b05      	cmp	r3, #5
 8005888:	d10c      	bne.n	80058a4 <HAL_RCC_OscConfig+0x30c>
 800588a:	4b5f      	ldr	r3, [pc, #380]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 800588c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800588e:	4a5e      	ldr	r2, [pc, #376]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 8005890:	f043 0304 	orr.w	r3, r3, #4
 8005894:	6713      	str	r3, [r2, #112]	@ 0x70
 8005896:	4b5c      	ldr	r3, [pc, #368]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 8005898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800589a:	4a5b      	ldr	r2, [pc, #364]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 800589c:	f043 0301 	orr.w	r3, r3, #1
 80058a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80058a2:	e00b      	b.n	80058bc <HAL_RCC_OscConfig+0x324>
 80058a4:	4b58      	ldr	r3, [pc, #352]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 80058a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058a8:	4a57      	ldr	r2, [pc, #348]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 80058aa:	f023 0301 	bic.w	r3, r3, #1
 80058ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80058b0:	4b55      	ldr	r3, [pc, #340]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 80058b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058b4:	4a54      	ldr	r2, [pc, #336]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 80058b6:	f023 0304 	bic.w	r3, r3, #4
 80058ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d015      	beq.n	80058f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058c4:	f7fc fc52 	bl	800216c <HAL_GetTick>
 80058c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058ca:	e00a      	b.n	80058e2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058cc:	f7fc fc4e 	bl	800216c <HAL_GetTick>
 80058d0:	4602      	mov	r2, r0
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	1ad3      	subs	r3, r2, r3
 80058d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058da:	4293      	cmp	r3, r2
 80058dc:	d901      	bls.n	80058e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80058de:	2303      	movs	r3, #3
 80058e0:	e0cb      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058e2:	4b49      	ldr	r3, [pc, #292]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 80058e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058e6:	f003 0302 	and.w	r3, r3, #2
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d0ee      	beq.n	80058cc <HAL_RCC_OscConfig+0x334>
 80058ee:	e014      	b.n	800591a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058f0:	f7fc fc3c 	bl	800216c <HAL_GetTick>
 80058f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058f6:	e00a      	b.n	800590e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058f8:	f7fc fc38 	bl	800216c <HAL_GetTick>
 80058fc:	4602      	mov	r2, r0
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005906:	4293      	cmp	r3, r2
 8005908:	d901      	bls.n	800590e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800590a:	2303      	movs	r3, #3
 800590c:	e0b5      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800590e:	4b3e      	ldr	r3, [pc, #248]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 8005910:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005912:	f003 0302 	and.w	r3, r3, #2
 8005916:	2b00      	cmp	r3, #0
 8005918:	d1ee      	bne.n	80058f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800591a:	7dfb      	ldrb	r3, [r7, #23]
 800591c:	2b01      	cmp	r3, #1
 800591e:	d105      	bne.n	800592c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005920:	4b39      	ldr	r3, [pc, #228]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 8005922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005924:	4a38      	ldr	r2, [pc, #224]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 8005926:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800592a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	699b      	ldr	r3, [r3, #24]
 8005930:	2b00      	cmp	r3, #0
 8005932:	f000 80a1 	beq.w	8005a78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005936:	4b34      	ldr	r3, [pc, #208]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	f003 030c 	and.w	r3, r3, #12
 800593e:	2b08      	cmp	r3, #8
 8005940:	d05c      	beq.n	80059fc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	699b      	ldr	r3, [r3, #24]
 8005946:	2b02      	cmp	r3, #2
 8005948:	d141      	bne.n	80059ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800594a:	4b31      	ldr	r3, [pc, #196]	@ (8005a10 <HAL_RCC_OscConfig+0x478>)
 800594c:	2200      	movs	r2, #0
 800594e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005950:	f7fc fc0c 	bl	800216c <HAL_GetTick>
 8005954:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005956:	e008      	b.n	800596a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005958:	f7fc fc08 	bl	800216c <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	2b02      	cmp	r3, #2
 8005964:	d901      	bls.n	800596a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e087      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800596a:	4b27      	ldr	r3, [pc, #156]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1f0      	bne.n	8005958 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	69da      	ldr	r2, [r3, #28]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6a1b      	ldr	r3, [r3, #32]
 800597e:	431a      	orrs	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005984:	019b      	lsls	r3, r3, #6
 8005986:	431a      	orrs	r2, r3
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800598c:	085b      	lsrs	r3, r3, #1
 800598e:	3b01      	subs	r3, #1
 8005990:	041b      	lsls	r3, r3, #16
 8005992:	431a      	orrs	r2, r3
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005998:	061b      	lsls	r3, r3, #24
 800599a:	491b      	ldr	r1, [pc, #108]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 800599c:	4313      	orrs	r3, r2
 800599e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059a0:	4b1b      	ldr	r3, [pc, #108]	@ (8005a10 <HAL_RCC_OscConfig+0x478>)
 80059a2:	2201      	movs	r2, #1
 80059a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059a6:	f7fc fbe1 	bl	800216c <HAL_GetTick>
 80059aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059ac:	e008      	b.n	80059c0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059ae:	f7fc fbdd 	bl	800216c <HAL_GetTick>
 80059b2:	4602      	mov	r2, r0
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	1ad3      	subs	r3, r2, r3
 80059b8:	2b02      	cmp	r3, #2
 80059ba:	d901      	bls.n	80059c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	e05c      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059c0:	4b11      	ldr	r3, [pc, #68]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d0f0      	beq.n	80059ae <HAL_RCC_OscConfig+0x416>
 80059cc:	e054      	b.n	8005a78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059ce:	4b10      	ldr	r3, [pc, #64]	@ (8005a10 <HAL_RCC_OscConfig+0x478>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059d4:	f7fc fbca 	bl	800216c <HAL_GetTick>
 80059d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059da:	e008      	b.n	80059ee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059dc:	f7fc fbc6 	bl	800216c <HAL_GetTick>
 80059e0:	4602      	mov	r2, r0
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d901      	bls.n	80059ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80059ea:	2303      	movs	r3, #3
 80059ec:	e045      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059ee:	4b06      	ldr	r3, [pc, #24]	@ (8005a08 <HAL_RCC_OscConfig+0x470>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1f0      	bne.n	80059dc <HAL_RCC_OscConfig+0x444>
 80059fa:	e03d      	b.n	8005a78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d107      	bne.n	8005a14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e038      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
 8005a08:	40023800 	.word	0x40023800
 8005a0c:	40007000 	.word	0x40007000
 8005a10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a14:	4b1b      	ldr	r3, [pc, #108]	@ (8005a84 <HAL_RCC_OscConfig+0x4ec>)
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d028      	beq.n	8005a74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d121      	bne.n	8005a74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d11a      	bne.n	8005a74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a3e:	68fa      	ldr	r2, [r7, #12]
 8005a40:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005a44:	4013      	ands	r3, r2
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d111      	bne.n	8005a74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a5a:	085b      	lsrs	r3, r3, #1
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d107      	bne.n	8005a74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d001      	beq.n	8005a78 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e000      	b.n	8005a7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005a78:	2300      	movs	r3, #0
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3718      	adds	r7, #24
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}
 8005a82:	bf00      	nop
 8005a84:	40023800 	.word	0x40023800

08005a88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b084      	sub	sp, #16
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d101      	bne.n	8005a9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e0cc      	b.n	8005c36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a9c:	4b68      	ldr	r3, [pc, #416]	@ (8005c40 <HAL_RCC_ClockConfig+0x1b8>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f003 0307 	and.w	r3, r3, #7
 8005aa4:	683a      	ldr	r2, [r7, #0]
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d90c      	bls.n	8005ac4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aaa:	4b65      	ldr	r3, [pc, #404]	@ (8005c40 <HAL_RCC_ClockConfig+0x1b8>)
 8005aac:	683a      	ldr	r2, [r7, #0]
 8005aae:	b2d2      	uxtb	r2, r2
 8005ab0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ab2:	4b63      	ldr	r3, [pc, #396]	@ (8005c40 <HAL_RCC_ClockConfig+0x1b8>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0307 	and.w	r3, r3, #7
 8005aba:	683a      	ldr	r2, [r7, #0]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d001      	beq.n	8005ac4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e0b8      	b.n	8005c36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0302 	and.w	r3, r3, #2
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d020      	beq.n	8005b12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 0304 	and.w	r3, r3, #4
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d005      	beq.n	8005ae8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005adc:	4b59      	ldr	r3, [pc, #356]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	4a58      	ldr	r2, [pc, #352]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005ae2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005ae6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 0308 	and.w	r3, r3, #8
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d005      	beq.n	8005b00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005af4:	4b53      	ldr	r3, [pc, #332]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	4a52      	ldr	r2, [pc, #328]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005afa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005afe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b00:	4b50      	ldr	r3, [pc, #320]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	494d      	ldr	r1, [pc, #308]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 0301 	and.w	r3, r3, #1
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d044      	beq.n	8005ba8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d107      	bne.n	8005b36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b26:	4b47      	ldr	r3, [pc, #284]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d119      	bne.n	8005b66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	e07f      	b.n	8005c36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	2b02      	cmp	r3, #2
 8005b3c:	d003      	beq.n	8005b46 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b42:	2b03      	cmp	r3, #3
 8005b44:	d107      	bne.n	8005b56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b46:	4b3f      	ldr	r3, [pc, #252]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d109      	bne.n	8005b66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e06f      	b.n	8005c36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b56:	4b3b      	ldr	r3, [pc, #236]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 0302 	and.w	r3, r3, #2
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d101      	bne.n	8005b66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	e067      	b.n	8005c36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b66:	4b37      	ldr	r3, [pc, #220]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	f023 0203 	bic.w	r2, r3, #3
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	4934      	ldr	r1, [pc, #208]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005b74:	4313      	orrs	r3, r2
 8005b76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b78:	f7fc faf8 	bl	800216c <HAL_GetTick>
 8005b7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b7e:	e00a      	b.n	8005b96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b80:	f7fc faf4 	bl	800216c <HAL_GetTick>
 8005b84:	4602      	mov	r2, r0
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d901      	bls.n	8005b96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b92:	2303      	movs	r3, #3
 8005b94:	e04f      	b.n	8005c36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b96:	4b2b      	ldr	r3, [pc, #172]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	f003 020c 	and.w	r2, r3, #12
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	009b      	lsls	r3, r3, #2
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d1eb      	bne.n	8005b80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ba8:	4b25      	ldr	r3, [pc, #148]	@ (8005c40 <HAL_RCC_ClockConfig+0x1b8>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0307 	and.w	r3, r3, #7
 8005bb0:	683a      	ldr	r2, [r7, #0]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d20c      	bcs.n	8005bd0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bb6:	4b22      	ldr	r3, [pc, #136]	@ (8005c40 <HAL_RCC_ClockConfig+0x1b8>)
 8005bb8:	683a      	ldr	r2, [r7, #0]
 8005bba:	b2d2      	uxtb	r2, r2
 8005bbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bbe:	4b20      	ldr	r3, [pc, #128]	@ (8005c40 <HAL_RCC_ClockConfig+0x1b8>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 0307 	and.w	r3, r3, #7
 8005bc6:	683a      	ldr	r2, [r7, #0]
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d001      	beq.n	8005bd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e032      	b.n	8005c36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f003 0304 	and.w	r3, r3, #4
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d008      	beq.n	8005bee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005bdc:	4b19      	ldr	r3, [pc, #100]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	4916      	ldr	r1, [pc, #88]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005bea:	4313      	orrs	r3, r2
 8005bec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0308 	and.w	r3, r3, #8
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d009      	beq.n	8005c0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bfa:	4b12      	ldr	r3, [pc, #72]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	00db      	lsls	r3, r3, #3
 8005c08:	490e      	ldr	r1, [pc, #56]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005c0e:	f000 f821 	bl	8005c54 <HAL_RCC_GetSysClockFreq>
 8005c12:	4602      	mov	r2, r0
 8005c14:	4b0b      	ldr	r3, [pc, #44]	@ (8005c44 <HAL_RCC_ClockConfig+0x1bc>)
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	091b      	lsrs	r3, r3, #4
 8005c1a:	f003 030f 	and.w	r3, r3, #15
 8005c1e:	490a      	ldr	r1, [pc, #40]	@ (8005c48 <HAL_RCC_ClockConfig+0x1c0>)
 8005c20:	5ccb      	ldrb	r3, [r1, r3]
 8005c22:	fa22 f303 	lsr.w	r3, r2, r3
 8005c26:	4a09      	ldr	r2, [pc, #36]	@ (8005c4c <HAL_RCC_ClockConfig+0x1c4>)
 8005c28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005c2a:	4b09      	ldr	r3, [pc, #36]	@ (8005c50 <HAL_RCC_ClockConfig+0x1c8>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f7fc fa5a 	bl	80020e8 <HAL_InitTick>

  return HAL_OK;
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3710      	adds	r7, #16
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	40023c00 	.word	0x40023c00
 8005c44:	40023800 	.word	0x40023800
 8005c48:	0800a628 	.word	0x0800a628
 8005c4c:	20000004 	.word	0x20000004
 8005c50:	20000008 	.word	0x20000008

08005c54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c58:	b094      	sub	sp, #80	@ 0x50
 8005c5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005c60:	2300      	movs	r3, #0
 8005c62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005c64:	2300      	movs	r3, #0
 8005c66:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c6c:	4b7c      	ldr	r3, [pc, #496]	@ (8005e60 <HAL_RCC_GetSysClockFreq+0x20c>)
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	f003 030c 	and.w	r3, r3, #12
 8005c74:	2b08      	cmp	r3, #8
 8005c76:	d00d      	beq.n	8005c94 <HAL_RCC_GetSysClockFreq+0x40>
 8005c78:	2b08      	cmp	r3, #8
 8005c7a:	f200 80e7 	bhi.w	8005e4c <HAL_RCC_GetSysClockFreq+0x1f8>
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d002      	beq.n	8005c88 <HAL_RCC_GetSysClockFreq+0x34>
 8005c82:	2b04      	cmp	r3, #4
 8005c84:	d003      	beq.n	8005c8e <HAL_RCC_GetSysClockFreq+0x3a>
 8005c86:	e0e1      	b.n	8005e4c <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c88:	4b76      	ldr	r3, [pc, #472]	@ (8005e64 <HAL_RCC_GetSysClockFreq+0x210>)
 8005c8a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005c8c:	e0e1      	b.n	8005e52 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c8e:	4b76      	ldr	r3, [pc, #472]	@ (8005e68 <HAL_RCC_GetSysClockFreq+0x214>)
 8005c90:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005c92:	e0de      	b.n	8005e52 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c94:	4b72      	ldr	r3, [pc, #456]	@ (8005e60 <HAL_RCC_GetSysClockFreq+0x20c>)
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005c9c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c9e:	4b70      	ldr	r3, [pc, #448]	@ (8005e60 <HAL_RCC_GetSysClockFreq+0x20c>)
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d065      	beq.n	8005d76 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005caa:	4b6d      	ldr	r3, [pc, #436]	@ (8005e60 <HAL_RCC_GetSysClockFreq+0x20c>)
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	099b      	lsrs	r3, r3, #6
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005cb4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cbc:	633b      	str	r3, [r7, #48]	@ 0x30
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cc2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005cc6:	4622      	mov	r2, r4
 8005cc8:	462b      	mov	r3, r5
 8005cca:	f04f 0000 	mov.w	r0, #0
 8005cce:	f04f 0100 	mov.w	r1, #0
 8005cd2:	0159      	lsls	r1, r3, #5
 8005cd4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005cd8:	0150      	lsls	r0, r2, #5
 8005cda:	4602      	mov	r2, r0
 8005cdc:	460b      	mov	r3, r1
 8005cde:	4621      	mov	r1, r4
 8005ce0:	1a51      	subs	r1, r2, r1
 8005ce2:	6139      	str	r1, [r7, #16]
 8005ce4:	4629      	mov	r1, r5
 8005ce6:	eb63 0301 	sbc.w	r3, r3, r1
 8005cea:	617b      	str	r3, [r7, #20]
 8005cec:	f04f 0200 	mov.w	r2, #0
 8005cf0:	f04f 0300 	mov.w	r3, #0
 8005cf4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005cf8:	4659      	mov	r1, fp
 8005cfa:	018b      	lsls	r3, r1, #6
 8005cfc:	4651      	mov	r1, sl
 8005cfe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005d02:	4651      	mov	r1, sl
 8005d04:	018a      	lsls	r2, r1, #6
 8005d06:	46d4      	mov	ip, sl
 8005d08:	ebb2 080c 	subs.w	r8, r2, ip
 8005d0c:	4659      	mov	r1, fp
 8005d0e:	eb63 0901 	sbc.w	r9, r3, r1
 8005d12:	f04f 0200 	mov.w	r2, #0
 8005d16:	f04f 0300 	mov.w	r3, #0
 8005d1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005d22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d26:	4690      	mov	r8, r2
 8005d28:	4699      	mov	r9, r3
 8005d2a:	4623      	mov	r3, r4
 8005d2c:	eb18 0303 	adds.w	r3, r8, r3
 8005d30:	60bb      	str	r3, [r7, #8]
 8005d32:	462b      	mov	r3, r5
 8005d34:	eb49 0303 	adc.w	r3, r9, r3
 8005d38:	60fb      	str	r3, [r7, #12]
 8005d3a:	f04f 0200 	mov.w	r2, #0
 8005d3e:	f04f 0300 	mov.w	r3, #0
 8005d42:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005d46:	4629      	mov	r1, r5
 8005d48:	024b      	lsls	r3, r1, #9
 8005d4a:	4620      	mov	r0, r4
 8005d4c:	4629      	mov	r1, r5
 8005d4e:	4604      	mov	r4, r0
 8005d50:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8005d54:	4601      	mov	r1, r0
 8005d56:	024a      	lsls	r2, r1, #9
 8005d58:	4610      	mov	r0, r2
 8005d5a:	4619      	mov	r1, r3
 8005d5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d5e:	2200      	movs	r2, #0
 8005d60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d64:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005d68:	f7fa ff8e 	bl	8000c88 <__aeabi_uldivmod>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	460b      	mov	r3, r1
 8005d70:	4613      	mov	r3, r2
 8005d72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d74:	e05c      	b.n	8005e30 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d76:	4b3a      	ldr	r3, [pc, #232]	@ (8005e60 <HAL_RCC_GetSysClockFreq+0x20c>)
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	099b      	lsrs	r3, r3, #6
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	4618      	mov	r0, r3
 8005d80:	4611      	mov	r1, r2
 8005d82:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005d86:	623b      	str	r3, [r7, #32]
 8005d88:	2300      	movs	r3, #0
 8005d8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d8c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005d90:	4642      	mov	r2, r8
 8005d92:	464b      	mov	r3, r9
 8005d94:	f04f 0000 	mov.w	r0, #0
 8005d98:	f04f 0100 	mov.w	r1, #0
 8005d9c:	0159      	lsls	r1, r3, #5
 8005d9e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005da2:	0150      	lsls	r0, r2, #5
 8005da4:	4602      	mov	r2, r0
 8005da6:	460b      	mov	r3, r1
 8005da8:	46c4      	mov	ip, r8
 8005daa:	ebb2 0a0c 	subs.w	sl, r2, ip
 8005dae:	4640      	mov	r0, r8
 8005db0:	4649      	mov	r1, r9
 8005db2:	468c      	mov	ip, r1
 8005db4:	eb63 0b0c 	sbc.w	fp, r3, ip
 8005db8:	f04f 0200 	mov.w	r2, #0
 8005dbc:	f04f 0300 	mov.w	r3, #0
 8005dc0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005dc4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005dc8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005dcc:	ebb2 040a 	subs.w	r4, r2, sl
 8005dd0:	eb63 050b 	sbc.w	r5, r3, fp
 8005dd4:	f04f 0200 	mov.w	r2, #0
 8005dd8:	f04f 0300 	mov.w	r3, #0
 8005ddc:	00eb      	lsls	r3, r5, #3
 8005dde:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005de2:	00e2      	lsls	r2, r4, #3
 8005de4:	4614      	mov	r4, r2
 8005de6:	461d      	mov	r5, r3
 8005de8:	4603      	mov	r3, r0
 8005dea:	18e3      	adds	r3, r4, r3
 8005dec:	603b      	str	r3, [r7, #0]
 8005dee:	460b      	mov	r3, r1
 8005df0:	eb45 0303 	adc.w	r3, r5, r3
 8005df4:	607b      	str	r3, [r7, #4]
 8005df6:	f04f 0200 	mov.w	r2, #0
 8005dfa:	f04f 0300 	mov.w	r3, #0
 8005dfe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005e02:	4629      	mov	r1, r5
 8005e04:	028b      	lsls	r3, r1, #10
 8005e06:	4620      	mov	r0, r4
 8005e08:	4629      	mov	r1, r5
 8005e0a:	4604      	mov	r4, r0
 8005e0c:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8005e10:	4601      	mov	r1, r0
 8005e12:	028a      	lsls	r2, r1, #10
 8005e14:	4610      	mov	r0, r2
 8005e16:	4619      	mov	r1, r3
 8005e18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	61bb      	str	r3, [r7, #24]
 8005e1e:	61fa      	str	r2, [r7, #28]
 8005e20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e24:	f7fa ff30 	bl	8000c88 <__aeabi_uldivmod>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	4613      	mov	r3, r2
 8005e2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005e30:	4b0b      	ldr	r3, [pc, #44]	@ (8005e60 <HAL_RCC_GetSysClockFreq+0x20c>)
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	0c1b      	lsrs	r3, r3, #16
 8005e36:	f003 0303 	and.w	r3, r3, #3
 8005e3a:	3301      	adds	r3, #1
 8005e3c:	005b      	lsls	r3, r3, #1
 8005e3e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005e40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005e42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e48:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005e4a:	e002      	b.n	8005e52 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005e4c:	4b05      	ldr	r3, [pc, #20]	@ (8005e64 <HAL_RCC_GetSysClockFreq+0x210>)
 8005e4e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005e50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3750      	adds	r7, #80	@ 0x50
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e5e:	bf00      	nop
 8005e60:	40023800 	.word	0x40023800
 8005e64:	00f42400 	.word	0x00f42400
 8005e68:	007a1200 	.word	0x007a1200

08005e6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e70:	4b02      	ldr	r3, [pc, #8]	@ (8005e7c <HAL_RCC_GetHCLKFreq+0x10>)
 8005e72:	681b      	ldr	r3, [r3, #0]
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bc80      	pop	{r7}
 8005e7a:	4770      	bx	lr
 8005e7c:	20000004 	.word	0x20000004

08005e80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005e84:	f7ff fff2 	bl	8005e6c <HAL_RCC_GetHCLKFreq>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	4b05      	ldr	r3, [pc, #20]	@ (8005ea0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e8c:	689b      	ldr	r3, [r3, #8]
 8005e8e:	0a9b      	lsrs	r3, r3, #10
 8005e90:	f003 0307 	and.w	r3, r3, #7
 8005e94:	4903      	ldr	r1, [pc, #12]	@ (8005ea4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e96:	5ccb      	ldrb	r3, [r1, r3]
 8005e98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	40023800 	.word	0x40023800
 8005ea4:	0800a638 	.word	0x0800a638

08005ea8 <__cvt>:
 8005ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005eac:	b088      	sub	sp, #32
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	461d      	mov	r5, r3
 8005eb2:	4614      	mov	r4, r2
 8005eb4:	bfbc      	itt	lt
 8005eb6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005eba:	4614      	movlt	r4, r2
 8005ebc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005ebe:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005ec0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005ec4:	bfb6      	itet	lt
 8005ec6:	461d      	movlt	r5, r3
 8005ec8:	2300      	movge	r3, #0
 8005eca:	232d      	movlt	r3, #45	@ 0x2d
 8005ecc:	7013      	strb	r3, [r2, #0]
 8005ece:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005ed0:	f023 0820 	bic.w	r8, r3, #32
 8005ed4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ed8:	d005      	beq.n	8005ee6 <__cvt+0x3e>
 8005eda:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005ede:	d100      	bne.n	8005ee2 <__cvt+0x3a>
 8005ee0:	3601      	adds	r6, #1
 8005ee2:	2302      	movs	r3, #2
 8005ee4:	e000      	b.n	8005ee8 <__cvt+0x40>
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	aa07      	add	r2, sp, #28
 8005eea:	9204      	str	r2, [sp, #16]
 8005eec:	aa06      	add	r2, sp, #24
 8005eee:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005ef2:	e9cd 3600 	strd	r3, r6, [sp]
 8005ef6:	4622      	mov	r2, r4
 8005ef8:	462b      	mov	r3, r5
 8005efa:	f001 f89d 	bl	8007038 <_dtoa_r>
 8005efe:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005f02:	4607      	mov	r7, r0
 8005f04:	d119      	bne.n	8005f3a <__cvt+0x92>
 8005f06:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005f08:	07db      	lsls	r3, r3, #31
 8005f0a:	d50e      	bpl.n	8005f2a <__cvt+0x82>
 8005f0c:	eb00 0906 	add.w	r9, r0, r6
 8005f10:	2200      	movs	r2, #0
 8005f12:	2300      	movs	r3, #0
 8005f14:	4620      	mov	r0, r4
 8005f16:	4629      	mov	r1, r5
 8005f18:	f7fa fdd6 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f1c:	b108      	cbz	r0, 8005f22 <__cvt+0x7a>
 8005f1e:	f8cd 901c 	str.w	r9, [sp, #28]
 8005f22:	2230      	movs	r2, #48	@ 0x30
 8005f24:	9b07      	ldr	r3, [sp, #28]
 8005f26:	454b      	cmp	r3, r9
 8005f28:	d31e      	bcc.n	8005f68 <__cvt+0xc0>
 8005f2a:	9b07      	ldr	r3, [sp, #28]
 8005f2c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005f2e:	1bdb      	subs	r3, r3, r7
 8005f30:	4638      	mov	r0, r7
 8005f32:	6013      	str	r3, [r2, #0]
 8005f34:	b008      	add	sp, #32
 8005f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f3a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f3e:	eb00 0906 	add.w	r9, r0, r6
 8005f42:	d1e5      	bne.n	8005f10 <__cvt+0x68>
 8005f44:	7803      	ldrb	r3, [r0, #0]
 8005f46:	2b30      	cmp	r3, #48	@ 0x30
 8005f48:	d10a      	bne.n	8005f60 <__cvt+0xb8>
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	4620      	mov	r0, r4
 8005f50:	4629      	mov	r1, r5
 8005f52:	f7fa fdb9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f56:	b918      	cbnz	r0, 8005f60 <__cvt+0xb8>
 8005f58:	f1c6 0601 	rsb	r6, r6, #1
 8005f5c:	f8ca 6000 	str.w	r6, [sl]
 8005f60:	f8da 3000 	ldr.w	r3, [sl]
 8005f64:	4499      	add	r9, r3
 8005f66:	e7d3      	b.n	8005f10 <__cvt+0x68>
 8005f68:	1c59      	adds	r1, r3, #1
 8005f6a:	9107      	str	r1, [sp, #28]
 8005f6c:	701a      	strb	r2, [r3, #0]
 8005f6e:	e7d9      	b.n	8005f24 <__cvt+0x7c>

08005f70 <__exponent>:
 8005f70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f72:	2900      	cmp	r1, #0
 8005f74:	bfba      	itte	lt
 8005f76:	4249      	neglt	r1, r1
 8005f78:	232d      	movlt	r3, #45	@ 0x2d
 8005f7a:	232b      	movge	r3, #43	@ 0x2b
 8005f7c:	2909      	cmp	r1, #9
 8005f7e:	7002      	strb	r2, [r0, #0]
 8005f80:	7043      	strb	r3, [r0, #1]
 8005f82:	dd29      	ble.n	8005fd8 <__exponent+0x68>
 8005f84:	f10d 0307 	add.w	r3, sp, #7
 8005f88:	461d      	mov	r5, r3
 8005f8a:	270a      	movs	r7, #10
 8005f8c:	461a      	mov	r2, r3
 8005f8e:	fbb1 f6f7 	udiv	r6, r1, r7
 8005f92:	fb07 1416 	mls	r4, r7, r6, r1
 8005f96:	3430      	adds	r4, #48	@ 0x30
 8005f98:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005f9c:	460c      	mov	r4, r1
 8005f9e:	2c63      	cmp	r4, #99	@ 0x63
 8005fa0:	f103 33ff 	add.w	r3, r3, #4294967295
 8005fa4:	4631      	mov	r1, r6
 8005fa6:	dcf1      	bgt.n	8005f8c <__exponent+0x1c>
 8005fa8:	3130      	adds	r1, #48	@ 0x30
 8005faa:	1e94      	subs	r4, r2, #2
 8005fac:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005fb0:	1c41      	adds	r1, r0, #1
 8005fb2:	4623      	mov	r3, r4
 8005fb4:	42ab      	cmp	r3, r5
 8005fb6:	d30a      	bcc.n	8005fce <__exponent+0x5e>
 8005fb8:	f10d 0309 	add.w	r3, sp, #9
 8005fbc:	1a9b      	subs	r3, r3, r2
 8005fbe:	42ac      	cmp	r4, r5
 8005fc0:	bf88      	it	hi
 8005fc2:	2300      	movhi	r3, #0
 8005fc4:	3302      	adds	r3, #2
 8005fc6:	4403      	add	r3, r0
 8005fc8:	1a18      	subs	r0, r3, r0
 8005fca:	b003      	add	sp, #12
 8005fcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fce:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005fd2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005fd6:	e7ed      	b.n	8005fb4 <__exponent+0x44>
 8005fd8:	2330      	movs	r3, #48	@ 0x30
 8005fda:	3130      	adds	r1, #48	@ 0x30
 8005fdc:	7083      	strb	r3, [r0, #2]
 8005fde:	70c1      	strb	r1, [r0, #3]
 8005fe0:	1d03      	adds	r3, r0, #4
 8005fe2:	e7f1      	b.n	8005fc8 <__exponent+0x58>

08005fe4 <_printf_float>:
 8005fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fe8:	b091      	sub	sp, #68	@ 0x44
 8005fea:	460c      	mov	r4, r1
 8005fec:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005ff0:	4616      	mov	r6, r2
 8005ff2:	461f      	mov	r7, r3
 8005ff4:	4605      	mov	r5, r0
 8005ff6:	f000 ff1b 	bl	8006e30 <_localeconv_r>
 8005ffa:	6803      	ldr	r3, [r0, #0]
 8005ffc:	9308      	str	r3, [sp, #32]
 8005ffe:	4618      	mov	r0, r3
 8006000:	f7fa f936 	bl	8000270 <strlen>
 8006004:	2300      	movs	r3, #0
 8006006:	930e      	str	r3, [sp, #56]	@ 0x38
 8006008:	f8d8 3000 	ldr.w	r3, [r8]
 800600c:	9009      	str	r0, [sp, #36]	@ 0x24
 800600e:	3307      	adds	r3, #7
 8006010:	f023 0307 	bic.w	r3, r3, #7
 8006014:	f103 0208 	add.w	r2, r3, #8
 8006018:	f894 a018 	ldrb.w	sl, [r4, #24]
 800601c:	f8d4 b000 	ldr.w	fp, [r4]
 8006020:	f8c8 2000 	str.w	r2, [r8]
 8006024:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006028:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800602c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800602e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006032:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006036:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800603a:	4b9d      	ldr	r3, [pc, #628]	@ (80062b0 <_printf_float+0x2cc>)
 800603c:	f04f 32ff 	mov.w	r2, #4294967295
 8006040:	f7fa fd74 	bl	8000b2c <__aeabi_dcmpun>
 8006044:	bb70      	cbnz	r0, 80060a4 <_printf_float+0xc0>
 8006046:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800604a:	4b99      	ldr	r3, [pc, #612]	@ (80062b0 <_printf_float+0x2cc>)
 800604c:	f04f 32ff 	mov.w	r2, #4294967295
 8006050:	f7fa fd4e 	bl	8000af0 <__aeabi_dcmple>
 8006054:	bb30      	cbnz	r0, 80060a4 <_printf_float+0xc0>
 8006056:	2200      	movs	r2, #0
 8006058:	2300      	movs	r3, #0
 800605a:	4640      	mov	r0, r8
 800605c:	4649      	mov	r1, r9
 800605e:	f7fa fd3d 	bl	8000adc <__aeabi_dcmplt>
 8006062:	b110      	cbz	r0, 800606a <_printf_float+0x86>
 8006064:	232d      	movs	r3, #45	@ 0x2d
 8006066:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800606a:	4a92      	ldr	r2, [pc, #584]	@ (80062b4 <_printf_float+0x2d0>)
 800606c:	4b92      	ldr	r3, [pc, #584]	@ (80062b8 <_printf_float+0x2d4>)
 800606e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006072:	bf8c      	ite	hi
 8006074:	4690      	movhi	r8, r2
 8006076:	4698      	movls	r8, r3
 8006078:	2303      	movs	r3, #3
 800607a:	6123      	str	r3, [r4, #16]
 800607c:	f02b 0304 	bic.w	r3, fp, #4
 8006080:	6023      	str	r3, [r4, #0]
 8006082:	f04f 0900 	mov.w	r9, #0
 8006086:	9700      	str	r7, [sp, #0]
 8006088:	4633      	mov	r3, r6
 800608a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800608c:	4621      	mov	r1, r4
 800608e:	4628      	mov	r0, r5
 8006090:	f000 f9d4 	bl	800643c <_printf_common>
 8006094:	3001      	adds	r0, #1
 8006096:	f040 808f 	bne.w	80061b8 <_printf_float+0x1d4>
 800609a:	f04f 30ff 	mov.w	r0, #4294967295
 800609e:	b011      	add	sp, #68	@ 0x44
 80060a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060a4:	4642      	mov	r2, r8
 80060a6:	464b      	mov	r3, r9
 80060a8:	4640      	mov	r0, r8
 80060aa:	4649      	mov	r1, r9
 80060ac:	f7fa fd3e 	bl	8000b2c <__aeabi_dcmpun>
 80060b0:	b140      	cbz	r0, 80060c4 <_printf_float+0xe0>
 80060b2:	464b      	mov	r3, r9
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	bfbc      	itt	lt
 80060b8:	232d      	movlt	r3, #45	@ 0x2d
 80060ba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80060be:	4a7f      	ldr	r2, [pc, #508]	@ (80062bc <_printf_float+0x2d8>)
 80060c0:	4b7f      	ldr	r3, [pc, #508]	@ (80062c0 <_printf_float+0x2dc>)
 80060c2:	e7d4      	b.n	800606e <_printf_float+0x8a>
 80060c4:	6863      	ldr	r3, [r4, #4]
 80060c6:	1c5a      	adds	r2, r3, #1
 80060c8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80060cc:	d13f      	bne.n	800614e <_printf_float+0x16a>
 80060ce:	2306      	movs	r3, #6
 80060d0:	6063      	str	r3, [r4, #4]
 80060d2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80060d6:	2200      	movs	r2, #0
 80060d8:	6023      	str	r3, [r4, #0]
 80060da:	9206      	str	r2, [sp, #24]
 80060dc:	aa0e      	add	r2, sp, #56	@ 0x38
 80060de:	e9cd a204 	strd	sl, r2, [sp, #16]
 80060e2:	aa0d      	add	r2, sp, #52	@ 0x34
 80060e4:	9203      	str	r2, [sp, #12]
 80060e6:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80060ea:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80060ee:	6863      	ldr	r3, [r4, #4]
 80060f0:	9300      	str	r3, [sp, #0]
 80060f2:	4642      	mov	r2, r8
 80060f4:	464b      	mov	r3, r9
 80060f6:	4628      	mov	r0, r5
 80060f8:	910a      	str	r1, [sp, #40]	@ 0x28
 80060fa:	f7ff fed5 	bl	8005ea8 <__cvt>
 80060fe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006100:	2947      	cmp	r1, #71	@ 0x47
 8006102:	4680      	mov	r8, r0
 8006104:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006106:	d128      	bne.n	800615a <_printf_float+0x176>
 8006108:	1cc8      	adds	r0, r1, #3
 800610a:	db02      	blt.n	8006112 <_printf_float+0x12e>
 800610c:	6863      	ldr	r3, [r4, #4]
 800610e:	4299      	cmp	r1, r3
 8006110:	dd40      	ble.n	8006194 <_printf_float+0x1b0>
 8006112:	f1aa 0a02 	sub.w	sl, sl, #2
 8006116:	fa5f fa8a 	uxtb.w	sl, sl
 800611a:	3901      	subs	r1, #1
 800611c:	4652      	mov	r2, sl
 800611e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006122:	910d      	str	r1, [sp, #52]	@ 0x34
 8006124:	f7ff ff24 	bl	8005f70 <__exponent>
 8006128:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800612a:	1813      	adds	r3, r2, r0
 800612c:	2a01      	cmp	r2, #1
 800612e:	4681      	mov	r9, r0
 8006130:	6123      	str	r3, [r4, #16]
 8006132:	dc02      	bgt.n	800613a <_printf_float+0x156>
 8006134:	6822      	ldr	r2, [r4, #0]
 8006136:	07d2      	lsls	r2, r2, #31
 8006138:	d501      	bpl.n	800613e <_printf_float+0x15a>
 800613a:	3301      	adds	r3, #1
 800613c:	6123      	str	r3, [r4, #16]
 800613e:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006142:	2b00      	cmp	r3, #0
 8006144:	d09f      	beq.n	8006086 <_printf_float+0xa2>
 8006146:	232d      	movs	r3, #45	@ 0x2d
 8006148:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800614c:	e79b      	b.n	8006086 <_printf_float+0xa2>
 800614e:	2947      	cmp	r1, #71	@ 0x47
 8006150:	d1bf      	bne.n	80060d2 <_printf_float+0xee>
 8006152:	2b00      	cmp	r3, #0
 8006154:	d1bd      	bne.n	80060d2 <_printf_float+0xee>
 8006156:	2301      	movs	r3, #1
 8006158:	e7ba      	b.n	80060d0 <_printf_float+0xec>
 800615a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800615e:	d9dc      	bls.n	800611a <_printf_float+0x136>
 8006160:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006164:	d118      	bne.n	8006198 <_printf_float+0x1b4>
 8006166:	2900      	cmp	r1, #0
 8006168:	6863      	ldr	r3, [r4, #4]
 800616a:	dd0b      	ble.n	8006184 <_printf_float+0x1a0>
 800616c:	6121      	str	r1, [r4, #16]
 800616e:	b913      	cbnz	r3, 8006176 <_printf_float+0x192>
 8006170:	6822      	ldr	r2, [r4, #0]
 8006172:	07d0      	lsls	r0, r2, #31
 8006174:	d502      	bpl.n	800617c <_printf_float+0x198>
 8006176:	3301      	adds	r3, #1
 8006178:	440b      	add	r3, r1
 800617a:	6123      	str	r3, [r4, #16]
 800617c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800617e:	f04f 0900 	mov.w	r9, #0
 8006182:	e7dc      	b.n	800613e <_printf_float+0x15a>
 8006184:	b913      	cbnz	r3, 800618c <_printf_float+0x1a8>
 8006186:	6822      	ldr	r2, [r4, #0]
 8006188:	07d2      	lsls	r2, r2, #31
 800618a:	d501      	bpl.n	8006190 <_printf_float+0x1ac>
 800618c:	3302      	adds	r3, #2
 800618e:	e7f4      	b.n	800617a <_printf_float+0x196>
 8006190:	2301      	movs	r3, #1
 8006192:	e7f2      	b.n	800617a <_printf_float+0x196>
 8006194:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006198:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800619a:	4299      	cmp	r1, r3
 800619c:	db05      	blt.n	80061aa <_printf_float+0x1c6>
 800619e:	6823      	ldr	r3, [r4, #0]
 80061a0:	6121      	str	r1, [r4, #16]
 80061a2:	07d8      	lsls	r0, r3, #31
 80061a4:	d5ea      	bpl.n	800617c <_printf_float+0x198>
 80061a6:	1c4b      	adds	r3, r1, #1
 80061a8:	e7e7      	b.n	800617a <_printf_float+0x196>
 80061aa:	2900      	cmp	r1, #0
 80061ac:	bfd4      	ite	le
 80061ae:	f1c1 0202 	rsble	r2, r1, #2
 80061b2:	2201      	movgt	r2, #1
 80061b4:	4413      	add	r3, r2
 80061b6:	e7e0      	b.n	800617a <_printf_float+0x196>
 80061b8:	6823      	ldr	r3, [r4, #0]
 80061ba:	055a      	lsls	r2, r3, #21
 80061bc:	d407      	bmi.n	80061ce <_printf_float+0x1ea>
 80061be:	6923      	ldr	r3, [r4, #16]
 80061c0:	4642      	mov	r2, r8
 80061c2:	4631      	mov	r1, r6
 80061c4:	4628      	mov	r0, r5
 80061c6:	47b8      	blx	r7
 80061c8:	3001      	adds	r0, #1
 80061ca:	d12b      	bne.n	8006224 <_printf_float+0x240>
 80061cc:	e765      	b.n	800609a <_printf_float+0xb6>
 80061ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80061d2:	f240 80dd 	bls.w	8006390 <_printf_float+0x3ac>
 80061d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80061da:	2200      	movs	r2, #0
 80061dc:	2300      	movs	r3, #0
 80061de:	f7fa fc73 	bl	8000ac8 <__aeabi_dcmpeq>
 80061e2:	2800      	cmp	r0, #0
 80061e4:	d033      	beq.n	800624e <_printf_float+0x26a>
 80061e6:	4a37      	ldr	r2, [pc, #220]	@ (80062c4 <_printf_float+0x2e0>)
 80061e8:	2301      	movs	r3, #1
 80061ea:	4631      	mov	r1, r6
 80061ec:	4628      	mov	r0, r5
 80061ee:	47b8      	blx	r7
 80061f0:	3001      	adds	r0, #1
 80061f2:	f43f af52 	beq.w	800609a <_printf_float+0xb6>
 80061f6:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80061fa:	4543      	cmp	r3, r8
 80061fc:	db02      	blt.n	8006204 <_printf_float+0x220>
 80061fe:	6823      	ldr	r3, [r4, #0]
 8006200:	07d8      	lsls	r0, r3, #31
 8006202:	d50f      	bpl.n	8006224 <_printf_float+0x240>
 8006204:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006208:	4631      	mov	r1, r6
 800620a:	4628      	mov	r0, r5
 800620c:	47b8      	blx	r7
 800620e:	3001      	adds	r0, #1
 8006210:	f43f af43 	beq.w	800609a <_printf_float+0xb6>
 8006214:	f04f 0900 	mov.w	r9, #0
 8006218:	f108 38ff 	add.w	r8, r8, #4294967295
 800621c:	f104 0a1a 	add.w	sl, r4, #26
 8006220:	45c8      	cmp	r8, r9
 8006222:	dc09      	bgt.n	8006238 <_printf_float+0x254>
 8006224:	6823      	ldr	r3, [r4, #0]
 8006226:	079b      	lsls	r3, r3, #30
 8006228:	f100 8103 	bmi.w	8006432 <_printf_float+0x44e>
 800622c:	68e0      	ldr	r0, [r4, #12]
 800622e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006230:	4298      	cmp	r0, r3
 8006232:	bfb8      	it	lt
 8006234:	4618      	movlt	r0, r3
 8006236:	e732      	b.n	800609e <_printf_float+0xba>
 8006238:	2301      	movs	r3, #1
 800623a:	4652      	mov	r2, sl
 800623c:	4631      	mov	r1, r6
 800623e:	4628      	mov	r0, r5
 8006240:	47b8      	blx	r7
 8006242:	3001      	adds	r0, #1
 8006244:	f43f af29 	beq.w	800609a <_printf_float+0xb6>
 8006248:	f109 0901 	add.w	r9, r9, #1
 800624c:	e7e8      	b.n	8006220 <_printf_float+0x23c>
 800624e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006250:	2b00      	cmp	r3, #0
 8006252:	dc39      	bgt.n	80062c8 <_printf_float+0x2e4>
 8006254:	4a1b      	ldr	r2, [pc, #108]	@ (80062c4 <_printf_float+0x2e0>)
 8006256:	2301      	movs	r3, #1
 8006258:	4631      	mov	r1, r6
 800625a:	4628      	mov	r0, r5
 800625c:	47b8      	blx	r7
 800625e:	3001      	adds	r0, #1
 8006260:	f43f af1b 	beq.w	800609a <_printf_float+0xb6>
 8006264:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006268:	ea59 0303 	orrs.w	r3, r9, r3
 800626c:	d102      	bne.n	8006274 <_printf_float+0x290>
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	07d9      	lsls	r1, r3, #31
 8006272:	d5d7      	bpl.n	8006224 <_printf_float+0x240>
 8006274:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006278:	4631      	mov	r1, r6
 800627a:	4628      	mov	r0, r5
 800627c:	47b8      	blx	r7
 800627e:	3001      	adds	r0, #1
 8006280:	f43f af0b 	beq.w	800609a <_printf_float+0xb6>
 8006284:	f04f 0a00 	mov.w	sl, #0
 8006288:	f104 0b1a 	add.w	fp, r4, #26
 800628c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800628e:	425b      	negs	r3, r3
 8006290:	4553      	cmp	r3, sl
 8006292:	dc01      	bgt.n	8006298 <_printf_float+0x2b4>
 8006294:	464b      	mov	r3, r9
 8006296:	e793      	b.n	80061c0 <_printf_float+0x1dc>
 8006298:	2301      	movs	r3, #1
 800629a:	465a      	mov	r2, fp
 800629c:	4631      	mov	r1, r6
 800629e:	4628      	mov	r0, r5
 80062a0:	47b8      	blx	r7
 80062a2:	3001      	adds	r0, #1
 80062a4:	f43f aef9 	beq.w	800609a <_printf_float+0xb6>
 80062a8:	f10a 0a01 	add.w	sl, sl, #1
 80062ac:	e7ee      	b.n	800628c <_printf_float+0x2a8>
 80062ae:	bf00      	nop
 80062b0:	7fefffff 	.word	0x7fefffff
 80062b4:	0800a644 	.word	0x0800a644
 80062b8:	0800a640 	.word	0x0800a640
 80062bc:	0800a64c 	.word	0x0800a64c
 80062c0:	0800a648 	.word	0x0800a648
 80062c4:	0800a650 	.word	0x0800a650
 80062c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80062ca:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80062ce:	4553      	cmp	r3, sl
 80062d0:	bfa8      	it	ge
 80062d2:	4653      	movge	r3, sl
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	4699      	mov	r9, r3
 80062d8:	dc36      	bgt.n	8006348 <_printf_float+0x364>
 80062da:	f04f 0b00 	mov.w	fp, #0
 80062de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062e2:	f104 021a 	add.w	r2, r4, #26
 80062e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80062e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80062ea:	eba3 0309 	sub.w	r3, r3, r9
 80062ee:	455b      	cmp	r3, fp
 80062f0:	dc31      	bgt.n	8006356 <_printf_float+0x372>
 80062f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062f4:	459a      	cmp	sl, r3
 80062f6:	dc3a      	bgt.n	800636e <_printf_float+0x38a>
 80062f8:	6823      	ldr	r3, [r4, #0]
 80062fa:	07da      	lsls	r2, r3, #31
 80062fc:	d437      	bmi.n	800636e <_printf_float+0x38a>
 80062fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006300:	ebaa 0903 	sub.w	r9, sl, r3
 8006304:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006306:	ebaa 0303 	sub.w	r3, sl, r3
 800630a:	4599      	cmp	r9, r3
 800630c:	bfa8      	it	ge
 800630e:	4699      	movge	r9, r3
 8006310:	f1b9 0f00 	cmp.w	r9, #0
 8006314:	dc33      	bgt.n	800637e <_printf_float+0x39a>
 8006316:	f04f 0800 	mov.w	r8, #0
 800631a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800631e:	f104 0b1a 	add.w	fp, r4, #26
 8006322:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006324:	ebaa 0303 	sub.w	r3, sl, r3
 8006328:	eba3 0309 	sub.w	r3, r3, r9
 800632c:	4543      	cmp	r3, r8
 800632e:	f77f af79 	ble.w	8006224 <_printf_float+0x240>
 8006332:	2301      	movs	r3, #1
 8006334:	465a      	mov	r2, fp
 8006336:	4631      	mov	r1, r6
 8006338:	4628      	mov	r0, r5
 800633a:	47b8      	blx	r7
 800633c:	3001      	adds	r0, #1
 800633e:	f43f aeac 	beq.w	800609a <_printf_float+0xb6>
 8006342:	f108 0801 	add.w	r8, r8, #1
 8006346:	e7ec      	b.n	8006322 <_printf_float+0x33e>
 8006348:	4642      	mov	r2, r8
 800634a:	4631      	mov	r1, r6
 800634c:	4628      	mov	r0, r5
 800634e:	47b8      	blx	r7
 8006350:	3001      	adds	r0, #1
 8006352:	d1c2      	bne.n	80062da <_printf_float+0x2f6>
 8006354:	e6a1      	b.n	800609a <_printf_float+0xb6>
 8006356:	2301      	movs	r3, #1
 8006358:	4631      	mov	r1, r6
 800635a:	4628      	mov	r0, r5
 800635c:	920a      	str	r2, [sp, #40]	@ 0x28
 800635e:	47b8      	blx	r7
 8006360:	3001      	adds	r0, #1
 8006362:	f43f ae9a 	beq.w	800609a <_printf_float+0xb6>
 8006366:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006368:	f10b 0b01 	add.w	fp, fp, #1
 800636c:	e7bb      	b.n	80062e6 <_printf_float+0x302>
 800636e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006372:	4631      	mov	r1, r6
 8006374:	4628      	mov	r0, r5
 8006376:	47b8      	blx	r7
 8006378:	3001      	adds	r0, #1
 800637a:	d1c0      	bne.n	80062fe <_printf_float+0x31a>
 800637c:	e68d      	b.n	800609a <_printf_float+0xb6>
 800637e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006380:	464b      	mov	r3, r9
 8006382:	4442      	add	r2, r8
 8006384:	4631      	mov	r1, r6
 8006386:	4628      	mov	r0, r5
 8006388:	47b8      	blx	r7
 800638a:	3001      	adds	r0, #1
 800638c:	d1c3      	bne.n	8006316 <_printf_float+0x332>
 800638e:	e684      	b.n	800609a <_printf_float+0xb6>
 8006390:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006394:	f1ba 0f01 	cmp.w	sl, #1
 8006398:	dc01      	bgt.n	800639e <_printf_float+0x3ba>
 800639a:	07db      	lsls	r3, r3, #31
 800639c:	d536      	bpl.n	800640c <_printf_float+0x428>
 800639e:	2301      	movs	r3, #1
 80063a0:	4642      	mov	r2, r8
 80063a2:	4631      	mov	r1, r6
 80063a4:	4628      	mov	r0, r5
 80063a6:	47b8      	blx	r7
 80063a8:	3001      	adds	r0, #1
 80063aa:	f43f ae76 	beq.w	800609a <_printf_float+0xb6>
 80063ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80063b2:	4631      	mov	r1, r6
 80063b4:	4628      	mov	r0, r5
 80063b6:	47b8      	blx	r7
 80063b8:	3001      	adds	r0, #1
 80063ba:	f43f ae6e 	beq.w	800609a <_printf_float+0xb6>
 80063be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80063c2:	2200      	movs	r2, #0
 80063c4:	2300      	movs	r3, #0
 80063c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80063ca:	f7fa fb7d 	bl	8000ac8 <__aeabi_dcmpeq>
 80063ce:	b9c0      	cbnz	r0, 8006402 <_printf_float+0x41e>
 80063d0:	4653      	mov	r3, sl
 80063d2:	f108 0201 	add.w	r2, r8, #1
 80063d6:	4631      	mov	r1, r6
 80063d8:	4628      	mov	r0, r5
 80063da:	47b8      	blx	r7
 80063dc:	3001      	adds	r0, #1
 80063de:	d10c      	bne.n	80063fa <_printf_float+0x416>
 80063e0:	e65b      	b.n	800609a <_printf_float+0xb6>
 80063e2:	2301      	movs	r3, #1
 80063e4:	465a      	mov	r2, fp
 80063e6:	4631      	mov	r1, r6
 80063e8:	4628      	mov	r0, r5
 80063ea:	47b8      	blx	r7
 80063ec:	3001      	adds	r0, #1
 80063ee:	f43f ae54 	beq.w	800609a <_printf_float+0xb6>
 80063f2:	f108 0801 	add.w	r8, r8, #1
 80063f6:	45d0      	cmp	r8, sl
 80063f8:	dbf3      	blt.n	80063e2 <_printf_float+0x3fe>
 80063fa:	464b      	mov	r3, r9
 80063fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006400:	e6df      	b.n	80061c2 <_printf_float+0x1de>
 8006402:	f04f 0800 	mov.w	r8, #0
 8006406:	f104 0b1a 	add.w	fp, r4, #26
 800640a:	e7f4      	b.n	80063f6 <_printf_float+0x412>
 800640c:	2301      	movs	r3, #1
 800640e:	4642      	mov	r2, r8
 8006410:	e7e1      	b.n	80063d6 <_printf_float+0x3f2>
 8006412:	2301      	movs	r3, #1
 8006414:	464a      	mov	r2, r9
 8006416:	4631      	mov	r1, r6
 8006418:	4628      	mov	r0, r5
 800641a:	47b8      	blx	r7
 800641c:	3001      	adds	r0, #1
 800641e:	f43f ae3c 	beq.w	800609a <_printf_float+0xb6>
 8006422:	f108 0801 	add.w	r8, r8, #1
 8006426:	68e3      	ldr	r3, [r4, #12]
 8006428:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800642a:	1a5b      	subs	r3, r3, r1
 800642c:	4543      	cmp	r3, r8
 800642e:	dcf0      	bgt.n	8006412 <_printf_float+0x42e>
 8006430:	e6fc      	b.n	800622c <_printf_float+0x248>
 8006432:	f04f 0800 	mov.w	r8, #0
 8006436:	f104 0919 	add.w	r9, r4, #25
 800643a:	e7f4      	b.n	8006426 <_printf_float+0x442>

0800643c <_printf_common>:
 800643c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006440:	4616      	mov	r6, r2
 8006442:	4698      	mov	r8, r3
 8006444:	688a      	ldr	r2, [r1, #8]
 8006446:	690b      	ldr	r3, [r1, #16]
 8006448:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800644c:	4293      	cmp	r3, r2
 800644e:	bfb8      	it	lt
 8006450:	4613      	movlt	r3, r2
 8006452:	6033      	str	r3, [r6, #0]
 8006454:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006458:	4607      	mov	r7, r0
 800645a:	460c      	mov	r4, r1
 800645c:	b10a      	cbz	r2, 8006462 <_printf_common+0x26>
 800645e:	3301      	adds	r3, #1
 8006460:	6033      	str	r3, [r6, #0]
 8006462:	6823      	ldr	r3, [r4, #0]
 8006464:	0699      	lsls	r1, r3, #26
 8006466:	bf42      	ittt	mi
 8006468:	6833      	ldrmi	r3, [r6, #0]
 800646a:	3302      	addmi	r3, #2
 800646c:	6033      	strmi	r3, [r6, #0]
 800646e:	6825      	ldr	r5, [r4, #0]
 8006470:	f015 0506 	ands.w	r5, r5, #6
 8006474:	d106      	bne.n	8006484 <_printf_common+0x48>
 8006476:	f104 0a19 	add.w	sl, r4, #25
 800647a:	68e3      	ldr	r3, [r4, #12]
 800647c:	6832      	ldr	r2, [r6, #0]
 800647e:	1a9b      	subs	r3, r3, r2
 8006480:	42ab      	cmp	r3, r5
 8006482:	dc26      	bgt.n	80064d2 <_printf_common+0x96>
 8006484:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006488:	6822      	ldr	r2, [r4, #0]
 800648a:	3b00      	subs	r3, #0
 800648c:	bf18      	it	ne
 800648e:	2301      	movne	r3, #1
 8006490:	0692      	lsls	r2, r2, #26
 8006492:	d42b      	bmi.n	80064ec <_printf_common+0xb0>
 8006494:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006498:	4641      	mov	r1, r8
 800649a:	4638      	mov	r0, r7
 800649c:	47c8      	blx	r9
 800649e:	3001      	adds	r0, #1
 80064a0:	d01e      	beq.n	80064e0 <_printf_common+0xa4>
 80064a2:	6823      	ldr	r3, [r4, #0]
 80064a4:	6922      	ldr	r2, [r4, #16]
 80064a6:	f003 0306 	and.w	r3, r3, #6
 80064aa:	2b04      	cmp	r3, #4
 80064ac:	bf02      	ittt	eq
 80064ae:	68e5      	ldreq	r5, [r4, #12]
 80064b0:	6833      	ldreq	r3, [r6, #0]
 80064b2:	1aed      	subeq	r5, r5, r3
 80064b4:	68a3      	ldr	r3, [r4, #8]
 80064b6:	bf0c      	ite	eq
 80064b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064bc:	2500      	movne	r5, #0
 80064be:	4293      	cmp	r3, r2
 80064c0:	bfc4      	itt	gt
 80064c2:	1a9b      	subgt	r3, r3, r2
 80064c4:	18ed      	addgt	r5, r5, r3
 80064c6:	2600      	movs	r6, #0
 80064c8:	341a      	adds	r4, #26
 80064ca:	42b5      	cmp	r5, r6
 80064cc:	d11a      	bne.n	8006504 <_printf_common+0xc8>
 80064ce:	2000      	movs	r0, #0
 80064d0:	e008      	b.n	80064e4 <_printf_common+0xa8>
 80064d2:	2301      	movs	r3, #1
 80064d4:	4652      	mov	r2, sl
 80064d6:	4641      	mov	r1, r8
 80064d8:	4638      	mov	r0, r7
 80064da:	47c8      	blx	r9
 80064dc:	3001      	adds	r0, #1
 80064de:	d103      	bne.n	80064e8 <_printf_common+0xac>
 80064e0:	f04f 30ff 	mov.w	r0, #4294967295
 80064e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064e8:	3501      	adds	r5, #1
 80064ea:	e7c6      	b.n	800647a <_printf_common+0x3e>
 80064ec:	18e1      	adds	r1, r4, r3
 80064ee:	1c5a      	adds	r2, r3, #1
 80064f0:	2030      	movs	r0, #48	@ 0x30
 80064f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80064f6:	4422      	add	r2, r4
 80064f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80064fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006500:	3302      	adds	r3, #2
 8006502:	e7c7      	b.n	8006494 <_printf_common+0x58>
 8006504:	2301      	movs	r3, #1
 8006506:	4622      	mov	r2, r4
 8006508:	4641      	mov	r1, r8
 800650a:	4638      	mov	r0, r7
 800650c:	47c8      	blx	r9
 800650e:	3001      	adds	r0, #1
 8006510:	d0e6      	beq.n	80064e0 <_printf_common+0xa4>
 8006512:	3601      	adds	r6, #1
 8006514:	e7d9      	b.n	80064ca <_printf_common+0x8e>
	...

08006518 <_printf_i>:
 8006518:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800651c:	7e0f      	ldrb	r7, [r1, #24]
 800651e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006520:	2f78      	cmp	r7, #120	@ 0x78
 8006522:	4691      	mov	r9, r2
 8006524:	4680      	mov	r8, r0
 8006526:	460c      	mov	r4, r1
 8006528:	469a      	mov	sl, r3
 800652a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800652e:	d807      	bhi.n	8006540 <_printf_i+0x28>
 8006530:	2f62      	cmp	r7, #98	@ 0x62
 8006532:	d80a      	bhi.n	800654a <_printf_i+0x32>
 8006534:	2f00      	cmp	r7, #0
 8006536:	f000 80d1 	beq.w	80066dc <_printf_i+0x1c4>
 800653a:	2f58      	cmp	r7, #88	@ 0x58
 800653c:	f000 80b8 	beq.w	80066b0 <_printf_i+0x198>
 8006540:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006544:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006548:	e03a      	b.n	80065c0 <_printf_i+0xa8>
 800654a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800654e:	2b15      	cmp	r3, #21
 8006550:	d8f6      	bhi.n	8006540 <_printf_i+0x28>
 8006552:	a101      	add	r1, pc, #4	@ (adr r1, 8006558 <_printf_i+0x40>)
 8006554:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006558:	080065b1 	.word	0x080065b1
 800655c:	080065c5 	.word	0x080065c5
 8006560:	08006541 	.word	0x08006541
 8006564:	08006541 	.word	0x08006541
 8006568:	08006541 	.word	0x08006541
 800656c:	08006541 	.word	0x08006541
 8006570:	080065c5 	.word	0x080065c5
 8006574:	08006541 	.word	0x08006541
 8006578:	08006541 	.word	0x08006541
 800657c:	08006541 	.word	0x08006541
 8006580:	08006541 	.word	0x08006541
 8006584:	080066c3 	.word	0x080066c3
 8006588:	080065ef 	.word	0x080065ef
 800658c:	0800667d 	.word	0x0800667d
 8006590:	08006541 	.word	0x08006541
 8006594:	08006541 	.word	0x08006541
 8006598:	080066e5 	.word	0x080066e5
 800659c:	08006541 	.word	0x08006541
 80065a0:	080065ef 	.word	0x080065ef
 80065a4:	08006541 	.word	0x08006541
 80065a8:	08006541 	.word	0x08006541
 80065ac:	08006685 	.word	0x08006685
 80065b0:	6833      	ldr	r3, [r6, #0]
 80065b2:	1d1a      	adds	r2, r3, #4
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	6032      	str	r2, [r6, #0]
 80065b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80065c0:	2301      	movs	r3, #1
 80065c2:	e09c      	b.n	80066fe <_printf_i+0x1e6>
 80065c4:	6833      	ldr	r3, [r6, #0]
 80065c6:	6820      	ldr	r0, [r4, #0]
 80065c8:	1d19      	adds	r1, r3, #4
 80065ca:	6031      	str	r1, [r6, #0]
 80065cc:	0606      	lsls	r6, r0, #24
 80065ce:	d501      	bpl.n	80065d4 <_printf_i+0xbc>
 80065d0:	681d      	ldr	r5, [r3, #0]
 80065d2:	e003      	b.n	80065dc <_printf_i+0xc4>
 80065d4:	0645      	lsls	r5, r0, #25
 80065d6:	d5fb      	bpl.n	80065d0 <_printf_i+0xb8>
 80065d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80065dc:	2d00      	cmp	r5, #0
 80065de:	da03      	bge.n	80065e8 <_printf_i+0xd0>
 80065e0:	232d      	movs	r3, #45	@ 0x2d
 80065e2:	426d      	negs	r5, r5
 80065e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065e8:	4858      	ldr	r0, [pc, #352]	@ (800674c <_printf_i+0x234>)
 80065ea:	230a      	movs	r3, #10
 80065ec:	e011      	b.n	8006612 <_printf_i+0xfa>
 80065ee:	6821      	ldr	r1, [r4, #0]
 80065f0:	6833      	ldr	r3, [r6, #0]
 80065f2:	0608      	lsls	r0, r1, #24
 80065f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80065f8:	d402      	bmi.n	8006600 <_printf_i+0xe8>
 80065fa:	0649      	lsls	r1, r1, #25
 80065fc:	bf48      	it	mi
 80065fe:	b2ad      	uxthmi	r5, r5
 8006600:	2f6f      	cmp	r7, #111	@ 0x6f
 8006602:	4852      	ldr	r0, [pc, #328]	@ (800674c <_printf_i+0x234>)
 8006604:	6033      	str	r3, [r6, #0]
 8006606:	bf14      	ite	ne
 8006608:	230a      	movne	r3, #10
 800660a:	2308      	moveq	r3, #8
 800660c:	2100      	movs	r1, #0
 800660e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006612:	6866      	ldr	r6, [r4, #4]
 8006614:	60a6      	str	r6, [r4, #8]
 8006616:	2e00      	cmp	r6, #0
 8006618:	db05      	blt.n	8006626 <_printf_i+0x10e>
 800661a:	6821      	ldr	r1, [r4, #0]
 800661c:	432e      	orrs	r6, r5
 800661e:	f021 0104 	bic.w	r1, r1, #4
 8006622:	6021      	str	r1, [r4, #0]
 8006624:	d04b      	beq.n	80066be <_printf_i+0x1a6>
 8006626:	4616      	mov	r6, r2
 8006628:	fbb5 f1f3 	udiv	r1, r5, r3
 800662c:	fb03 5711 	mls	r7, r3, r1, r5
 8006630:	5dc7      	ldrb	r7, [r0, r7]
 8006632:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006636:	462f      	mov	r7, r5
 8006638:	42bb      	cmp	r3, r7
 800663a:	460d      	mov	r5, r1
 800663c:	d9f4      	bls.n	8006628 <_printf_i+0x110>
 800663e:	2b08      	cmp	r3, #8
 8006640:	d10b      	bne.n	800665a <_printf_i+0x142>
 8006642:	6823      	ldr	r3, [r4, #0]
 8006644:	07df      	lsls	r7, r3, #31
 8006646:	d508      	bpl.n	800665a <_printf_i+0x142>
 8006648:	6923      	ldr	r3, [r4, #16]
 800664a:	6861      	ldr	r1, [r4, #4]
 800664c:	4299      	cmp	r1, r3
 800664e:	bfde      	ittt	le
 8006650:	2330      	movle	r3, #48	@ 0x30
 8006652:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006656:	f106 36ff 	addle.w	r6, r6, #4294967295
 800665a:	1b92      	subs	r2, r2, r6
 800665c:	6122      	str	r2, [r4, #16]
 800665e:	f8cd a000 	str.w	sl, [sp]
 8006662:	464b      	mov	r3, r9
 8006664:	aa03      	add	r2, sp, #12
 8006666:	4621      	mov	r1, r4
 8006668:	4640      	mov	r0, r8
 800666a:	f7ff fee7 	bl	800643c <_printf_common>
 800666e:	3001      	adds	r0, #1
 8006670:	d14a      	bne.n	8006708 <_printf_i+0x1f0>
 8006672:	f04f 30ff 	mov.w	r0, #4294967295
 8006676:	b004      	add	sp, #16
 8006678:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800667c:	6823      	ldr	r3, [r4, #0]
 800667e:	f043 0320 	orr.w	r3, r3, #32
 8006682:	6023      	str	r3, [r4, #0]
 8006684:	4832      	ldr	r0, [pc, #200]	@ (8006750 <_printf_i+0x238>)
 8006686:	2778      	movs	r7, #120	@ 0x78
 8006688:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800668c:	6823      	ldr	r3, [r4, #0]
 800668e:	6831      	ldr	r1, [r6, #0]
 8006690:	061f      	lsls	r7, r3, #24
 8006692:	f851 5b04 	ldr.w	r5, [r1], #4
 8006696:	d402      	bmi.n	800669e <_printf_i+0x186>
 8006698:	065f      	lsls	r7, r3, #25
 800669a:	bf48      	it	mi
 800669c:	b2ad      	uxthmi	r5, r5
 800669e:	6031      	str	r1, [r6, #0]
 80066a0:	07d9      	lsls	r1, r3, #31
 80066a2:	bf44      	itt	mi
 80066a4:	f043 0320 	orrmi.w	r3, r3, #32
 80066a8:	6023      	strmi	r3, [r4, #0]
 80066aa:	b11d      	cbz	r5, 80066b4 <_printf_i+0x19c>
 80066ac:	2310      	movs	r3, #16
 80066ae:	e7ad      	b.n	800660c <_printf_i+0xf4>
 80066b0:	4826      	ldr	r0, [pc, #152]	@ (800674c <_printf_i+0x234>)
 80066b2:	e7e9      	b.n	8006688 <_printf_i+0x170>
 80066b4:	6823      	ldr	r3, [r4, #0]
 80066b6:	f023 0320 	bic.w	r3, r3, #32
 80066ba:	6023      	str	r3, [r4, #0]
 80066bc:	e7f6      	b.n	80066ac <_printf_i+0x194>
 80066be:	4616      	mov	r6, r2
 80066c0:	e7bd      	b.n	800663e <_printf_i+0x126>
 80066c2:	6833      	ldr	r3, [r6, #0]
 80066c4:	6825      	ldr	r5, [r4, #0]
 80066c6:	6961      	ldr	r1, [r4, #20]
 80066c8:	1d18      	adds	r0, r3, #4
 80066ca:	6030      	str	r0, [r6, #0]
 80066cc:	062e      	lsls	r6, r5, #24
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	d501      	bpl.n	80066d6 <_printf_i+0x1be>
 80066d2:	6019      	str	r1, [r3, #0]
 80066d4:	e002      	b.n	80066dc <_printf_i+0x1c4>
 80066d6:	0668      	lsls	r0, r5, #25
 80066d8:	d5fb      	bpl.n	80066d2 <_printf_i+0x1ba>
 80066da:	8019      	strh	r1, [r3, #0]
 80066dc:	2300      	movs	r3, #0
 80066de:	6123      	str	r3, [r4, #16]
 80066e0:	4616      	mov	r6, r2
 80066e2:	e7bc      	b.n	800665e <_printf_i+0x146>
 80066e4:	6833      	ldr	r3, [r6, #0]
 80066e6:	1d1a      	adds	r2, r3, #4
 80066e8:	6032      	str	r2, [r6, #0]
 80066ea:	681e      	ldr	r6, [r3, #0]
 80066ec:	6862      	ldr	r2, [r4, #4]
 80066ee:	2100      	movs	r1, #0
 80066f0:	4630      	mov	r0, r6
 80066f2:	f7f9 fd6d 	bl	80001d0 <memchr>
 80066f6:	b108      	cbz	r0, 80066fc <_printf_i+0x1e4>
 80066f8:	1b80      	subs	r0, r0, r6
 80066fa:	6060      	str	r0, [r4, #4]
 80066fc:	6863      	ldr	r3, [r4, #4]
 80066fe:	6123      	str	r3, [r4, #16]
 8006700:	2300      	movs	r3, #0
 8006702:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006706:	e7aa      	b.n	800665e <_printf_i+0x146>
 8006708:	6923      	ldr	r3, [r4, #16]
 800670a:	4632      	mov	r2, r6
 800670c:	4649      	mov	r1, r9
 800670e:	4640      	mov	r0, r8
 8006710:	47d0      	blx	sl
 8006712:	3001      	adds	r0, #1
 8006714:	d0ad      	beq.n	8006672 <_printf_i+0x15a>
 8006716:	6823      	ldr	r3, [r4, #0]
 8006718:	079b      	lsls	r3, r3, #30
 800671a:	d413      	bmi.n	8006744 <_printf_i+0x22c>
 800671c:	68e0      	ldr	r0, [r4, #12]
 800671e:	9b03      	ldr	r3, [sp, #12]
 8006720:	4298      	cmp	r0, r3
 8006722:	bfb8      	it	lt
 8006724:	4618      	movlt	r0, r3
 8006726:	e7a6      	b.n	8006676 <_printf_i+0x15e>
 8006728:	2301      	movs	r3, #1
 800672a:	4632      	mov	r2, r6
 800672c:	4649      	mov	r1, r9
 800672e:	4640      	mov	r0, r8
 8006730:	47d0      	blx	sl
 8006732:	3001      	adds	r0, #1
 8006734:	d09d      	beq.n	8006672 <_printf_i+0x15a>
 8006736:	3501      	adds	r5, #1
 8006738:	68e3      	ldr	r3, [r4, #12]
 800673a:	9903      	ldr	r1, [sp, #12]
 800673c:	1a5b      	subs	r3, r3, r1
 800673e:	42ab      	cmp	r3, r5
 8006740:	dcf2      	bgt.n	8006728 <_printf_i+0x210>
 8006742:	e7eb      	b.n	800671c <_printf_i+0x204>
 8006744:	2500      	movs	r5, #0
 8006746:	f104 0619 	add.w	r6, r4, #25
 800674a:	e7f5      	b.n	8006738 <_printf_i+0x220>
 800674c:	0800a652 	.word	0x0800a652
 8006750:	0800a663 	.word	0x0800a663

08006754 <_scanf_float>:
 8006754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006758:	b087      	sub	sp, #28
 800675a:	4691      	mov	r9, r2
 800675c:	9303      	str	r3, [sp, #12]
 800675e:	688b      	ldr	r3, [r1, #8]
 8006760:	1e5a      	subs	r2, r3, #1
 8006762:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006766:	bf81      	itttt	hi
 8006768:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800676c:	eb03 0b05 	addhi.w	fp, r3, r5
 8006770:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006774:	608b      	strhi	r3, [r1, #8]
 8006776:	680b      	ldr	r3, [r1, #0]
 8006778:	460a      	mov	r2, r1
 800677a:	f04f 0500 	mov.w	r5, #0
 800677e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006782:	f842 3b1c 	str.w	r3, [r2], #28
 8006786:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800678a:	4680      	mov	r8, r0
 800678c:	460c      	mov	r4, r1
 800678e:	bf98      	it	ls
 8006790:	f04f 0b00 	movls.w	fp, #0
 8006794:	9201      	str	r2, [sp, #4]
 8006796:	4616      	mov	r6, r2
 8006798:	46aa      	mov	sl, r5
 800679a:	462f      	mov	r7, r5
 800679c:	9502      	str	r5, [sp, #8]
 800679e:	68a2      	ldr	r2, [r4, #8]
 80067a0:	b15a      	cbz	r2, 80067ba <_scanf_float+0x66>
 80067a2:	f8d9 3000 	ldr.w	r3, [r9]
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	2b4e      	cmp	r3, #78	@ 0x4e
 80067aa:	d863      	bhi.n	8006874 <_scanf_float+0x120>
 80067ac:	2b40      	cmp	r3, #64	@ 0x40
 80067ae:	d83b      	bhi.n	8006828 <_scanf_float+0xd4>
 80067b0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80067b4:	b2c8      	uxtb	r0, r1
 80067b6:	280e      	cmp	r0, #14
 80067b8:	d939      	bls.n	800682e <_scanf_float+0xda>
 80067ba:	b11f      	cbz	r7, 80067c4 <_scanf_float+0x70>
 80067bc:	6823      	ldr	r3, [r4, #0]
 80067be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067c2:	6023      	str	r3, [r4, #0]
 80067c4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067c8:	f1ba 0f01 	cmp.w	sl, #1
 80067cc:	f200 8114 	bhi.w	80069f8 <_scanf_float+0x2a4>
 80067d0:	9b01      	ldr	r3, [sp, #4]
 80067d2:	429e      	cmp	r6, r3
 80067d4:	f200 8105 	bhi.w	80069e2 <_scanf_float+0x28e>
 80067d8:	2001      	movs	r0, #1
 80067da:	b007      	add	sp, #28
 80067dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067e0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80067e4:	2a0d      	cmp	r2, #13
 80067e6:	d8e8      	bhi.n	80067ba <_scanf_float+0x66>
 80067e8:	a101      	add	r1, pc, #4	@ (adr r1, 80067f0 <_scanf_float+0x9c>)
 80067ea:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80067ee:	bf00      	nop
 80067f0:	08006939 	.word	0x08006939
 80067f4:	080067bb 	.word	0x080067bb
 80067f8:	080067bb 	.word	0x080067bb
 80067fc:	080067bb 	.word	0x080067bb
 8006800:	08006995 	.word	0x08006995
 8006804:	0800696f 	.word	0x0800696f
 8006808:	080067bb 	.word	0x080067bb
 800680c:	080067bb 	.word	0x080067bb
 8006810:	08006947 	.word	0x08006947
 8006814:	080067bb 	.word	0x080067bb
 8006818:	080067bb 	.word	0x080067bb
 800681c:	080067bb 	.word	0x080067bb
 8006820:	080067bb 	.word	0x080067bb
 8006824:	08006903 	.word	0x08006903
 8006828:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800682c:	e7da      	b.n	80067e4 <_scanf_float+0x90>
 800682e:	290e      	cmp	r1, #14
 8006830:	d8c3      	bhi.n	80067ba <_scanf_float+0x66>
 8006832:	a001      	add	r0, pc, #4	@ (adr r0, 8006838 <_scanf_float+0xe4>)
 8006834:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006838:	080068f3 	.word	0x080068f3
 800683c:	080067bb 	.word	0x080067bb
 8006840:	080068f3 	.word	0x080068f3
 8006844:	08006983 	.word	0x08006983
 8006848:	080067bb 	.word	0x080067bb
 800684c:	08006895 	.word	0x08006895
 8006850:	080068d9 	.word	0x080068d9
 8006854:	080068d9 	.word	0x080068d9
 8006858:	080068d9 	.word	0x080068d9
 800685c:	080068d9 	.word	0x080068d9
 8006860:	080068d9 	.word	0x080068d9
 8006864:	080068d9 	.word	0x080068d9
 8006868:	080068d9 	.word	0x080068d9
 800686c:	080068d9 	.word	0x080068d9
 8006870:	080068d9 	.word	0x080068d9
 8006874:	2b6e      	cmp	r3, #110	@ 0x6e
 8006876:	d809      	bhi.n	800688c <_scanf_float+0x138>
 8006878:	2b60      	cmp	r3, #96	@ 0x60
 800687a:	d8b1      	bhi.n	80067e0 <_scanf_float+0x8c>
 800687c:	2b54      	cmp	r3, #84	@ 0x54
 800687e:	d07b      	beq.n	8006978 <_scanf_float+0x224>
 8006880:	2b59      	cmp	r3, #89	@ 0x59
 8006882:	d19a      	bne.n	80067ba <_scanf_float+0x66>
 8006884:	2d07      	cmp	r5, #7
 8006886:	d198      	bne.n	80067ba <_scanf_float+0x66>
 8006888:	2508      	movs	r5, #8
 800688a:	e02f      	b.n	80068ec <_scanf_float+0x198>
 800688c:	2b74      	cmp	r3, #116	@ 0x74
 800688e:	d073      	beq.n	8006978 <_scanf_float+0x224>
 8006890:	2b79      	cmp	r3, #121	@ 0x79
 8006892:	e7f6      	b.n	8006882 <_scanf_float+0x12e>
 8006894:	6821      	ldr	r1, [r4, #0]
 8006896:	05c8      	lsls	r0, r1, #23
 8006898:	d51e      	bpl.n	80068d8 <_scanf_float+0x184>
 800689a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800689e:	6021      	str	r1, [r4, #0]
 80068a0:	3701      	adds	r7, #1
 80068a2:	f1bb 0f00 	cmp.w	fp, #0
 80068a6:	d003      	beq.n	80068b0 <_scanf_float+0x15c>
 80068a8:	3201      	adds	r2, #1
 80068aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80068ae:	60a2      	str	r2, [r4, #8]
 80068b0:	68a3      	ldr	r3, [r4, #8]
 80068b2:	3b01      	subs	r3, #1
 80068b4:	60a3      	str	r3, [r4, #8]
 80068b6:	6923      	ldr	r3, [r4, #16]
 80068b8:	3301      	adds	r3, #1
 80068ba:	6123      	str	r3, [r4, #16]
 80068bc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80068c0:	3b01      	subs	r3, #1
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	f8c9 3004 	str.w	r3, [r9, #4]
 80068c8:	f340 8082 	ble.w	80069d0 <_scanf_float+0x27c>
 80068cc:	f8d9 3000 	ldr.w	r3, [r9]
 80068d0:	3301      	adds	r3, #1
 80068d2:	f8c9 3000 	str.w	r3, [r9]
 80068d6:	e762      	b.n	800679e <_scanf_float+0x4a>
 80068d8:	eb1a 0105 	adds.w	r1, sl, r5
 80068dc:	f47f af6d 	bne.w	80067ba <_scanf_float+0x66>
 80068e0:	6822      	ldr	r2, [r4, #0]
 80068e2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80068e6:	6022      	str	r2, [r4, #0]
 80068e8:	460d      	mov	r5, r1
 80068ea:	468a      	mov	sl, r1
 80068ec:	f806 3b01 	strb.w	r3, [r6], #1
 80068f0:	e7de      	b.n	80068b0 <_scanf_float+0x15c>
 80068f2:	6822      	ldr	r2, [r4, #0]
 80068f4:	0610      	lsls	r0, r2, #24
 80068f6:	f57f af60 	bpl.w	80067ba <_scanf_float+0x66>
 80068fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80068fe:	6022      	str	r2, [r4, #0]
 8006900:	e7f4      	b.n	80068ec <_scanf_float+0x198>
 8006902:	f1ba 0f00 	cmp.w	sl, #0
 8006906:	d10c      	bne.n	8006922 <_scanf_float+0x1ce>
 8006908:	b977      	cbnz	r7, 8006928 <_scanf_float+0x1d4>
 800690a:	6822      	ldr	r2, [r4, #0]
 800690c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006910:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006914:	d108      	bne.n	8006928 <_scanf_float+0x1d4>
 8006916:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800691a:	6022      	str	r2, [r4, #0]
 800691c:	f04f 0a01 	mov.w	sl, #1
 8006920:	e7e4      	b.n	80068ec <_scanf_float+0x198>
 8006922:	f1ba 0f02 	cmp.w	sl, #2
 8006926:	d050      	beq.n	80069ca <_scanf_float+0x276>
 8006928:	2d01      	cmp	r5, #1
 800692a:	d002      	beq.n	8006932 <_scanf_float+0x1de>
 800692c:	2d04      	cmp	r5, #4
 800692e:	f47f af44 	bne.w	80067ba <_scanf_float+0x66>
 8006932:	3501      	adds	r5, #1
 8006934:	b2ed      	uxtb	r5, r5
 8006936:	e7d9      	b.n	80068ec <_scanf_float+0x198>
 8006938:	f1ba 0f01 	cmp.w	sl, #1
 800693c:	f47f af3d 	bne.w	80067ba <_scanf_float+0x66>
 8006940:	f04f 0a02 	mov.w	sl, #2
 8006944:	e7d2      	b.n	80068ec <_scanf_float+0x198>
 8006946:	b975      	cbnz	r5, 8006966 <_scanf_float+0x212>
 8006948:	2f00      	cmp	r7, #0
 800694a:	f47f af37 	bne.w	80067bc <_scanf_float+0x68>
 800694e:	6822      	ldr	r2, [r4, #0]
 8006950:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006954:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006958:	f040 80fe 	bne.w	8006b58 <_scanf_float+0x404>
 800695c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006960:	6022      	str	r2, [r4, #0]
 8006962:	2501      	movs	r5, #1
 8006964:	e7c2      	b.n	80068ec <_scanf_float+0x198>
 8006966:	2d03      	cmp	r5, #3
 8006968:	d0e3      	beq.n	8006932 <_scanf_float+0x1de>
 800696a:	2d05      	cmp	r5, #5
 800696c:	e7df      	b.n	800692e <_scanf_float+0x1da>
 800696e:	2d02      	cmp	r5, #2
 8006970:	f47f af23 	bne.w	80067ba <_scanf_float+0x66>
 8006974:	2503      	movs	r5, #3
 8006976:	e7b9      	b.n	80068ec <_scanf_float+0x198>
 8006978:	2d06      	cmp	r5, #6
 800697a:	f47f af1e 	bne.w	80067ba <_scanf_float+0x66>
 800697e:	2507      	movs	r5, #7
 8006980:	e7b4      	b.n	80068ec <_scanf_float+0x198>
 8006982:	6822      	ldr	r2, [r4, #0]
 8006984:	0591      	lsls	r1, r2, #22
 8006986:	f57f af18 	bpl.w	80067ba <_scanf_float+0x66>
 800698a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800698e:	6022      	str	r2, [r4, #0]
 8006990:	9702      	str	r7, [sp, #8]
 8006992:	e7ab      	b.n	80068ec <_scanf_float+0x198>
 8006994:	6822      	ldr	r2, [r4, #0]
 8006996:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800699a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800699e:	d005      	beq.n	80069ac <_scanf_float+0x258>
 80069a0:	0550      	lsls	r0, r2, #21
 80069a2:	f57f af0a 	bpl.w	80067ba <_scanf_float+0x66>
 80069a6:	2f00      	cmp	r7, #0
 80069a8:	f000 80d6 	beq.w	8006b58 <_scanf_float+0x404>
 80069ac:	0591      	lsls	r1, r2, #22
 80069ae:	bf58      	it	pl
 80069b0:	9902      	ldrpl	r1, [sp, #8]
 80069b2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80069b6:	bf58      	it	pl
 80069b8:	1a79      	subpl	r1, r7, r1
 80069ba:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80069be:	bf58      	it	pl
 80069c0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80069c4:	6022      	str	r2, [r4, #0]
 80069c6:	2700      	movs	r7, #0
 80069c8:	e790      	b.n	80068ec <_scanf_float+0x198>
 80069ca:	f04f 0a03 	mov.w	sl, #3
 80069ce:	e78d      	b.n	80068ec <_scanf_float+0x198>
 80069d0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80069d4:	4649      	mov	r1, r9
 80069d6:	4640      	mov	r0, r8
 80069d8:	4798      	blx	r3
 80069da:	2800      	cmp	r0, #0
 80069dc:	f43f aedf 	beq.w	800679e <_scanf_float+0x4a>
 80069e0:	e6eb      	b.n	80067ba <_scanf_float+0x66>
 80069e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80069e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80069ea:	464a      	mov	r2, r9
 80069ec:	4640      	mov	r0, r8
 80069ee:	4798      	blx	r3
 80069f0:	6923      	ldr	r3, [r4, #16]
 80069f2:	3b01      	subs	r3, #1
 80069f4:	6123      	str	r3, [r4, #16]
 80069f6:	e6eb      	b.n	80067d0 <_scanf_float+0x7c>
 80069f8:	1e6b      	subs	r3, r5, #1
 80069fa:	2b06      	cmp	r3, #6
 80069fc:	d824      	bhi.n	8006a48 <_scanf_float+0x2f4>
 80069fe:	2d02      	cmp	r5, #2
 8006a00:	d836      	bhi.n	8006a70 <_scanf_float+0x31c>
 8006a02:	9b01      	ldr	r3, [sp, #4]
 8006a04:	429e      	cmp	r6, r3
 8006a06:	f67f aee7 	bls.w	80067d8 <_scanf_float+0x84>
 8006a0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006a0e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006a12:	464a      	mov	r2, r9
 8006a14:	4640      	mov	r0, r8
 8006a16:	4798      	blx	r3
 8006a18:	6923      	ldr	r3, [r4, #16]
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	6123      	str	r3, [r4, #16]
 8006a1e:	e7f0      	b.n	8006a02 <_scanf_float+0x2ae>
 8006a20:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006a24:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006a28:	464a      	mov	r2, r9
 8006a2a:	4640      	mov	r0, r8
 8006a2c:	4798      	blx	r3
 8006a2e:	6923      	ldr	r3, [r4, #16]
 8006a30:	3b01      	subs	r3, #1
 8006a32:	6123      	str	r3, [r4, #16]
 8006a34:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a38:	fa5f fa8a 	uxtb.w	sl, sl
 8006a3c:	f1ba 0f02 	cmp.w	sl, #2
 8006a40:	d1ee      	bne.n	8006a20 <_scanf_float+0x2cc>
 8006a42:	3d03      	subs	r5, #3
 8006a44:	b2ed      	uxtb	r5, r5
 8006a46:	1b76      	subs	r6, r6, r5
 8006a48:	6823      	ldr	r3, [r4, #0]
 8006a4a:	05da      	lsls	r2, r3, #23
 8006a4c:	d530      	bpl.n	8006ab0 <_scanf_float+0x35c>
 8006a4e:	055b      	lsls	r3, r3, #21
 8006a50:	d511      	bpl.n	8006a76 <_scanf_float+0x322>
 8006a52:	9b01      	ldr	r3, [sp, #4]
 8006a54:	429e      	cmp	r6, r3
 8006a56:	f67f aebf 	bls.w	80067d8 <_scanf_float+0x84>
 8006a5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006a5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006a62:	464a      	mov	r2, r9
 8006a64:	4640      	mov	r0, r8
 8006a66:	4798      	blx	r3
 8006a68:	6923      	ldr	r3, [r4, #16]
 8006a6a:	3b01      	subs	r3, #1
 8006a6c:	6123      	str	r3, [r4, #16]
 8006a6e:	e7f0      	b.n	8006a52 <_scanf_float+0x2fe>
 8006a70:	46aa      	mov	sl, r5
 8006a72:	46b3      	mov	fp, r6
 8006a74:	e7de      	b.n	8006a34 <_scanf_float+0x2e0>
 8006a76:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006a7a:	6923      	ldr	r3, [r4, #16]
 8006a7c:	2965      	cmp	r1, #101	@ 0x65
 8006a7e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006a82:	f106 35ff 	add.w	r5, r6, #4294967295
 8006a86:	6123      	str	r3, [r4, #16]
 8006a88:	d00c      	beq.n	8006aa4 <_scanf_float+0x350>
 8006a8a:	2945      	cmp	r1, #69	@ 0x45
 8006a8c:	d00a      	beq.n	8006aa4 <_scanf_float+0x350>
 8006a8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006a92:	464a      	mov	r2, r9
 8006a94:	4640      	mov	r0, r8
 8006a96:	4798      	blx	r3
 8006a98:	6923      	ldr	r3, [r4, #16]
 8006a9a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006a9e:	3b01      	subs	r3, #1
 8006aa0:	1eb5      	subs	r5, r6, #2
 8006aa2:	6123      	str	r3, [r4, #16]
 8006aa4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006aa8:	464a      	mov	r2, r9
 8006aaa:	4640      	mov	r0, r8
 8006aac:	4798      	blx	r3
 8006aae:	462e      	mov	r6, r5
 8006ab0:	6822      	ldr	r2, [r4, #0]
 8006ab2:	f012 0210 	ands.w	r2, r2, #16
 8006ab6:	d001      	beq.n	8006abc <_scanf_float+0x368>
 8006ab8:	2000      	movs	r0, #0
 8006aba:	e68e      	b.n	80067da <_scanf_float+0x86>
 8006abc:	7032      	strb	r2, [r6, #0]
 8006abe:	6823      	ldr	r3, [r4, #0]
 8006ac0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006ac4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ac8:	d125      	bne.n	8006b16 <_scanf_float+0x3c2>
 8006aca:	9b02      	ldr	r3, [sp, #8]
 8006acc:	429f      	cmp	r7, r3
 8006ace:	d00a      	beq.n	8006ae6 <_scanf_float+0x392>
 8006ad0:	1bda      	subs	r2, r3, r7
 8006ad2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006ad6:	429e      	cmp	r6, r3
 8006ad8:	bf28      	it	cs
 8006ada:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006ade:	491f      	ldr	r1, [pc, #124]	@ (8006b5c <_scanf_float+0x408>)
 8006ae0:	4630      	mov	r0, r6
 8006ae2:	f000 f937 	bl	8006d54 <siprintf>
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	9901      	ldr	r1, [sp, #4]
 8006aea:	4640      	mov	r0, r8
 8006aec:	f002 fc0c 	bl	8009308 <_strtod_r>
 8006af0:	9b03      	ldr	r3, [sp, #12]
 8006af2:	6825      	ldr	r5, [r4, #0]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f015 0f02 	tst.w	r5, #2
 8006afa:	4606      	mov	r6, r0
 8006afc:	460f      	mov	r7, r1
 8006afe:	f103 0204 	add.w	r2, r3, #4
 8006b02:	d015      	beq.n	8006b30 <_scanf_float+0x3dc>
 8006b04:	9903      	ldr	r1, [sp, #12]
 8006b06:	600a      	str	r2, [r1, #0]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	e9c3 6700 	strd	r6, r7, [r3]
 8006b0e:	68e3      	ldr	r3, [r4, #12]
 8006b10:	3301      	adds	r3, #1
 8006b12:	60e3      	str	r3, [r4, #12]
 8006b14:	e7d0      	b.n	8006ab8 <_scanf_float+0x364>
 8006b16:	9b04      	ldr	r3, [sp, #16]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d0e4      	beq.n	8006ae6 <_scanf_float+0x392>
 8006b1c:	9905      	ldr	r1, [sp, #20]
 8006b1e:	230a      	movs	r3, #10
 8006b20:	3101      	adds	r1, #1
 8006b22:	4640      	mov	r0, r8
 8006b24:	f002 fc70 	bl	8009408 <_strtol_r>
 8006b28:	9b04      	ldr	r3, [sp, #16]
 8006b2a:	9e05      	ldr	r6, [sp, #20]
 8006b2c:	1ac2      	subs	r2, r0, r3
 8006b2e:	e7d0      	b.n	8006ad2 <_scanf_float+0x37e>
 8006b30:	076d      	lsls	r5, r5, #29
 8006b32:	d4e7      	bmi.n	8006b04 <_scanf_float+0x3b0>
 8006b34:	9d03      	ldr	r5, [sp, #12]
 8006b36:	602a      	str	r2, [r5, #0]
 8006b38:	681d      	ldr	r5, [r3, #0]
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	460b      	mov	r3, r1
 8006b3e:	f7f9 fff5 	bl	8000b2c <__aeabi_dcmpun>
 8006b42:	b120      	cbz	r0, 8006b4e <_scanf_float+0x3fa>
 8006b44:	4806      	ldr	r0, [pc, #24]	@ (8006b60 <_scanf_float+0x40c>)
 8006b46:	f000 f9eb 	bl	8006f20 <nanf>
 8006b4a:	6028      	str	r0, [r5, #0]
 8006b4c:	e7df      	b.n	8006b0e <_scanf_float+0x3ba>
 8006b4e:	4630      	mov	r0, r6
 8006b50:	4639      	mov	r1, r7
 8006b52:	f7fa f849 	bl	8000be8 <__aeabi_d2f>
 8006b56:	e7f8      	b.n	8006b4a <_scanf_float+0x3f6>
 8006b58:	2700      	movs	r7, #0
 8006b5a:	e633      	b.n	80067c4 <_scanf_float+0x70>
 8006b5c:	0800a674 	.word	0x0800a674
 8006b60:	0800a7b5 	.word	0x0800a7b5

08006b64 <std>:
 8006b64:	2300      	movs	r3, #0
 8006b66:	b510      	push	{r4, lr}
 8006b68:	4604      	mov	r4, r0
 8006b6a:	e9c0 3300 	strd	r3, r3, [r0]
 8006b6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b72:	6083      	str	r3, [r0, #8]
 8006b74:	8181      	strh	r1, [r0, #12]
 8006b76:	6643      	str	r3, [r0, #100]	@ 0x64
 8006b78:	81c2      	strh	r2, [r0, #14]
 8006b7a:	6183      	str	r3, [r0, #24]
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	2208      	movs	r2, #8
 8006b80:	305c      	adds	r0, #92	@ 0x5c
 8006b82:	f000 f94c 	bl	8006e1e <memset>
 8006b86:	4b0d      	ldr	r3, [pc, #52]	@ (8006bbc <std+0x58>)
 8006b88:	6263      	str	r3, [r4, #36]	@ 0x24
 8006b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006bc0 <std+0x5c>)
 8006b8c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8006bc4 <std+0x60>)
 8006b90:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b92:	4b0d      	ldr	r3, [pc, #52]	@ (8006bc8 <std+0x64>)
 8006b94:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b96:	4b0d      	ldr	r3, [pc, #52]	@ (8006bcc <std+0x68>)
 8006b98:	6224      	str	r4, [r4, #32]
 8006b9a:	429c      	cmp	r4, r3
 8006b9c:	d006      	beq.n	8006bac <std+0x48>
 8006b9e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006ba2:	4294      	cmp	r4, r2
 8006ba4:	d002      	beq.n	8006bac <std+0x48>
 8006ba6:	33d0      	adds	r3, #208	@ 0xd0
 8006ba8:	429c      	cmp	r4, r3
 8006baa:	d105      	bne.n	8006bb8 <std+0x54>
 8006bac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006bb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bb4:	f000 b9b0 	b.w	8006f18 <__retarget_lock_init_recursive>
 8006bb8:	bd10      	pop	{r4, pc}
 8006bba:	bf00      	nop
 8006bbc:	08006d99 	.word	0x08006d99
 8006bc0:	08006dbb 	.word	0x08006dbb
 8006bc4:	08006df3 	.word	0x08006df3
 8006bc8:	08006e17 	.word	0x08006e17
 8006bcc:	200002d0 	.word	0x200002d0

08006bd0 <stdio_exit_handler>:
 8006bd0:	4a02      	ldr	r2, [pc, #8]	@ (8006bdc <stdio_exit_handler+0xc>)
 8006bd2:	4903      	ldr	r1, [pc, #12]	@ (8006be0 <stdio_exit_handler+0x10>)
 8006bd4:	4803      	ldr	r0, [pc, #12]	@ (8006be4 <stdio_exit_handler+0x14>)
 8006bd6:	f000 b869 	b.w	8006cac <_fwalk_sglue>
 8006bda:	bf00      	nop
 8006bdc:	20000010 	.word	0x20000010
 8006be0:	080097bd 	.word	0x080097bd
 8006be4:	20000020 	.word	0x20000020

08006be8 <cleanup_stdio>:
 8006be8:	6841      	ldr	r1, [r0, #4]
 8006bea:	4b0c      	ldr	r3, [pc, #48]	@ (8006c1c <cleanup_stdio+0x34>)
 8006bec:	4299      	cmp	r1, r3
 8006bee:	b510      	push	{r4, lr}
 8006bf0:	4604      	mov	r4, r0
 8006bf2:	d001      	beq.n	8006bf8 <cleanup_stdio+0x10>
 8006bf4:	f002 fde2 	bl	80097bc <_fflush_r>
 8006bf8:	68a1      	ldr	r1, [r4, #8]
 8006bfa:	4b09      	ldr	r3, [pc, #36]	@ (8006c20 <cleanup_stdio+0x38>)
 8006bfc:	4299      	cmp	r1, r3
 8006bfe:	d002      	beq.n	8006c06 <cleanup_stdio+0x1e>
 8006c00:	4620      	mov	r0, r4
 8006c02:	f002 fddb 	bl	80097bc <_fflush_r>
 8006c06:	68e1      	ldr	r1, [r4, #12]
 8006c08:	4b06      	ldr	r3, [pc, #24]	@ (8006c24 <cleanup_stdio+0x3c>)
 8006c0a:	4299      	cmp	r1, r3
 8006c0c:	d004      	beq.n	8006c18 <cleanup_stdio+0x30>
 8006c0e:	4620      	mov	r0, r4
 8006c10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c14:	f002 bdd2 	b.w	80097bc <_fflush_r>
 8006c18:	bd10      	pop	{r4, pc}
 8006c1a:	bf00      	nop
 8006c1c:	200002d0 	.word	0x200002d0
 8006c20:	20000338 	.word	0x20000338
 8006c24:	200003a0 	.word	0x200003a0

08006c28 <global_stdio_init.part.0>:
 8006c28:	b510      	push	{r4, lr}
 8006c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8006c58 <global_stdio_init.part.0+0x30>)
 8006c2c:	4c0b      	ldr	r4, [pc, #44]	@ (8006c5c <global_stdio_init.part.0+0x34>)
 8006c2e:	4a0c      	ldr	r2, [pc, #48]	@ (8006c60 <global_stdio_init.part.0+0x38>)
 8006c30:	601a      	str	r2, [r3, #0]
 8006c32:	4620      	mov	r0, r4
 8006c34:	2200      	movs	r2, #0
 8006c36:	2104      	movs	r1, #4
 8006c38:	f7ff ff94 	bl	8006b64 <std>
 8006c3c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006c40:	2201      	movs	r2, #1
 8006c42:	2109      	movs	r1, #9
 8006c44:	f7ff ff8e 	bl	8006b64 <std>
 8006c48:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006c4c:	2202      	movs	r2, #2
 8006c4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c52:	2112      	movs	r1, #18
 8006c54:	f7ff bf86 	b.w	8006b64 <std>
 8006c58:	20000408 	.word	0x20000408
 8006c5c:	200002d0 	.word	0x200002d0
 8006c60:	08006bd1 	.word	0x08006bd1

08006c64 <__sfp_lock_acquire>:
 8006c64:	4801      	ldr	r0, [pc, #4]	@ (8006c6c <__sfp_lock_acquire+0x8>)
 8006c66:	f000 b958 	b.w	8006f1a <__retarget_lock_acquire_recursive>
 8006c6a:	bf00      	nop
 8006c6c:	20000411 	.word	0x20000411

08006c70 <__sfp_lock_release>:
 8006c70:	4801      	ldr	r0, [pc, #4]	@ (8006c78 <__sfp_lock_release+0x8>)
 8006c72:	f000 b953 	b.w	8006f1c <__retarget_lock_release_recursive>
 8006c76:	bf00      	nop
 8006c78:	20000411 	.word	0x20000411

08006c7c <__sinit>:
 8006c7c:	b510      	push	{r4, lr}
 8006c7e:	4604      	mov	r4, r0
 8006c80:	f7ff fff0 	bl	8006c64 <__sfp_lock_acquire>
 8006c84:	6a23      	ldr	r3, [r4, #32]
 8006c86:	b11b      	cbz	r3, 8006c90 <__sinit+0x14>
 8006c88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c8c:	f7ff bff0 	b.w	8006c70 <__sfp_lock_release>
 8006c90:	4b04      	ldr	r3, [pc, #16]	@ (8006ca4 <__sinit+0x28>)
 8006c92:	6223      	str	r3, [r4, #32]
 8006c94:	4b04      	ldr	r3, [pc, #16]	@ (8006ca8 <__sinit+0x2c>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1f5      	bne.n	8006c88 <__sinit+0xc>
 8006c9c:	f7ff ffc4 	bl	8006c28 <global_stdio_init.part.0>
 8006ca0:	e7f2      	b.n	8006c88 <__sinit+0xc>
 8006ca2:	bf00      	nop
 8006ca4:	08006be9 	.word	0x08006be9
 8006ca8:	20000408 	.word	0x20000408

08006cac <_fwalk_sglue>:
 8006cac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cb0:	4607      	mov	r7, r0
 8006cb2:	4688      	mov	r8, r1
 8006cb4:	4614      	mov	r4, r2
 8006cb6:	2600      	movs	r6, #0
 8006cb8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006cbc:	f1b9 0901 	subs.w	r9, r9, #1
 8006cc0:	d505      	bpl.n	8006cce <_fwalk_sglue+0x22>
 8006cc2:	6824      	ldr	r4, [r4, #0]
 8006cc4:	2c00      	cmp	r4, #0
 8006cc6:	d1f7      	bne.n	8006cb8 <_fwalk_sglue+0xc>
 8006cc8:	4630      	mov	r0, r6
 8006cca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cce:	89ab      	ldrh	r3, [r5, #12]
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d907      	bls.n	8006ce4 <_fwalk_sglue+0x38>
 8006cd4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006cd8:	3301      	adds	r3, #1
 8006cda:	d003      	beq.n	8006ce4 <_fwalk_sglue+0x38>
 8006cdc:	4629      	mov	r1, r5
 8006cde:	4638      	mov	r0, r7
 8006ce0:	47c0      	blx	r8
 8006ce2:	4306      	orrs	r6, r0
 8006ce4:	3568      	adds	r5, #104	@ 0x68
 8006ce6:	e7e9      	b.n	8006cbc <_fwalk_sglue+0x10>

08006ce8 <sniprintf>:
 8006ce8:	b40c      	push	{r2, r3}
 8006cea:	b530      	push	{r4, r5, lr}
 8006cec:	4b18      	ldr	r3, [pc, #96]	@ (8006d50 <sniprintf+0x68>)
 8006cee:	1e0c      	subs	r4, r1, #0
 8006cf0:	681d      	ldr	r5, [r3, #0]
 8006cf2:	b09d      	sub	sp, #116	@ 0x74
 8006cf4:	da08      	bge.n	8006d08 <sniprintf+0x20>
 8006cf6:	238b      	movs	r3, #139	@ 0x8b
 8006cf8:	602b      	str	r3, [r5, #0]
 8006cfa:	f04f 30ff 	mov.w	r0, #4294967295
 8006cfe:	b01d      	add	sp, #116	@ 0x74
 8006d00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006d04:	b002      	add	sp, #8
 8006d06:	4770      	bx	lr
 8006d08:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006d0c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006d10:	f04f 0300 	mov.w	r3, #0
 8006d14:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006d16:	bf14      	ite	ne
 8006d18:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006d1c:	4623      	moveq	r3, r4
 8006d1e:	9304      	str	r3, [sp, #16]
 8006d20:	9307      	str	r3, [sp, #28]
 8006d22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006d26:	9002      	str	r0, [sp, #8]
 8006d28:	9006      	str	r0, [sp, #24]
 8006d2a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006d2e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006d30:	ab21      	add	r3, sp, #132	@ 0x84
 8006d32:	a902      	add	r1, sp, #8
 8006d34:	4628      	mov	r0, r5
 8006d36:	9301      	str	r3, [sp, #4]
 8006d38:	f002 fbc4 	bl	80094c4 <_svfiprintf_r>
 8006d3c:	1c43      	adds	r3, r0, #1
 8006d3e:	bfbc      	itt	lt
 8006d40:	238b      	movlt	r3, #139	@ 0x8b
 8006d42:	602b      	strlt	r3, [r5, #0]
 8006d44:	2c00      	cmp	r4, #0
 8006d46:	d0da      	beq.n	8006cfe <sniprintf+0x16>
 8006d48:	9b02      	ldr	r3, [sp, #8]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	701a      	strb	r2, [r3, #0]
 8006d4e:	e7d6      	b.n	8006cfe <sniprintf+0x16>
 8006d50:	2000001c 	.word	0x2000001c

08006d54 <siprintf>:
 8006d54:	b40e      	push	{r1, r2, r3}
 8006d56:	b510      	push	{r4, lr}
 8006d58:	b09d      	sub	sp, #116	@ 0x74
 8006d5a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006d5c:	9002      	str	r0, [sp, #8]
 8006d5e:	9006      	str	r0, [sp, #24]
 8006d60:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006d64:	480a      	ldr	r0, [pc, #40]	@ (8006d90 <siprintf+0x3c>)
 8006d66:	9107      	str	r1, [sp, #28]
 8006d68:	9104      	str	r1, [sp, #16]
 8006d6a:	490a      	ldr	r1, [pc, #40]	@ (8006d94 <siprintf+0x40>)
 8006d6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d70:	9105      	str	r1, [sp, #20]
 8006d72:	2400      	movs	r4, #0
 8006d74:	a902      	add	r1, sp, #8
 8006d76:	6800      	ldr	r0, [r0, #0]
 8006d78:	9301      	str	r3, [sp, #4]
 8006d7a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006d7c:	f002 fba2 	bl	80094c4 <_svfiprintf_r>
 8006d80:	9b02      	ldr	r3, [sp, #8]
 8006d82:	701c      	strb	r4, [r3, #0]
 8006d84:	b01d      	add	sp, #116	@ 0x74
 8006d86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d8a:	b003      	add	sp, #12
 8006d8c:	4770      	bx	lr
 8006d8e:	bf00      	nop
 8006d90:	2000001c 	.word	0x2000001c
 8006d94:	ffff0208 	.word	0xffff0208

08006d98 <__sread>:
 8006d98:	b510      	push	{r4, lr}
 8006d9a:	460c      	mov	r4, r1
 8006d9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006da0:	f000 f86c 	bl	8006e7c <_read_r>
 8006da4:	2800      	cmp	r0, #0
 8006da6:	bfab      	itete	ge
 8006da8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006daa:	89a3      	ldrhlt	r3, [r4, #12]
 8006dac:	181b      	addge	r3, r3, r0
 8006dae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006db2:	bfac      	ite	ge
 8006db4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006db6:	81a3      	strhlt	r3, [r4, #12]
 8006db8:	bd10      	pop	{r4, pc}

08006dba <__swrite>:
 8006dba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dbe:	461f      	mov	r7, r3
 8006dc0:	898b      	ldrh	r3, [r1, #12]
 8006dc2:	05db      	lsls	r3, r3, #23
 8006dc4:	4605      	mov	r5, r0
 8006dc6:	460c      	mov	r4, r1
 8006dc8:	4616      	mov	r6, r2
 8006dca:	d505      	bpl.n	8006dd8 <__swrite+0x1e>
 8006dcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dd0:	2302      	movs	r3, #2
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f000 f840 	bl	8006e58 <_lseek_r>
 8006dd8:	89a3      	ldrh	r3, [r4, #12]
 8006dda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006dde:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006de2:	81a3      	strh	r3, [r4, #12]
 8006de4:	4632      	mov	r2, r6
 8006de6:	463b      	mov	r3, r7
 8006de8:	4628      	mov	r0, r5
 8006dea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dee:	f000 b857 	b.w	8006ea0 <_write_r>

08006df2 <__sseek>:
 8006df2:	b510      	push	{r4, lr}
 8006df4:	460c      	mov	r4, r1
 8006df6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dfa:	f000 f82d 	bl	8006e58 <_lseek_r>
 8006dfe:	1c43      	adds	r3, r0, #1
 8006e00:	89a3      	ldrh	r3, [r4, #12]
 8006e02:	bf15      	itete	ne
 8006e04:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006e06:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006e0a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006e0e:	81a3      	strheq	r3, [r4, #12]
 8006e10:	bf18      	it	ne
 8006e12:	81a3      	strhne	r3, [r4, #12]
 8006e14:	bd10      	pop	{r4, pc}

08006e16 <__sclose>:
 8006e16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e1a:	f000 b80d 	b.w	8006e38 <_close_r>

08006e1e <memset>:
 8006e1e:	4402      	add	r2, r0
 8006e20:	4603      	mov	r3, r0
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d100      	bne.n	8006e28 <memset+0xa>
 8006e26:	4770      	bx	lr
 8006e28:	f803 1b01 	strb.w	r1, [r3], #1
 8006e2c:	e7f9      	b.n	8006e22 <memset+0x4>
	...

08006e30 <_localeconv_r>:
 8006e30:	4800      	ldr	r0, [pc, #0]	@ (8006e34 <_localeconv_r+0x4>)
 8006e32:	4770      	bx	lr
 8006e34:	2000015c 	.word	0x2000015c

08006e38 <_close_r>:
 8006e38:	b538      	push	{r3, r4, r5, lr}
 8006e3a:	4d06      	ldr	r5, [pc, #24]	@ (8006e54 <_close_r+0x1c>)
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	4604      	mov	r4, r0
 8006e40:	4608      	mov	r0, r1
 8006e42:	602b      	str	r3, [r5, #0]
 8006e44:	f7fb f897 	bl	8001f76 <_close>
 8006e48:	1c43      	adds	r3, r0, #1
 8006e4a:	d102      	bne.n	8006e52 <_close_r+0x1a>
 8006e4c:	682b      	ldr	r3, [r5, #0]
 8006e4e:	b103      	cbz	r3, 8006e52 <_close_r+0x1a>
 8006e50:	6023      	str	r3, [r4, #0]
 8006e52:	bd38      	pop	{r3, r4, r5, pc}
 8006e54:	2000040c 	.word	0x2000040c

08006e58 <_lseek_r>:
 8006e58:	b538      	push	{r3, r4, r5, lr}
 8006e5a:	4d07      	ldr	r5, [pc, #28]	@ (8006e78 <_lseek_r+0x20>)
 8006e5c:	4604      	mov	r4, r0
 8006e5e:	4608      	mov	r0, r1
 8006e60:	4611      	mov	r1, r2
 8006e62:	2200      	movs	r2, #0
 8006e64:	602a      	str	r2, [r5, #0]
 8006e66:	461a      	mov	r2, r3
 8006e68:	f7fb f8a9 	bl	8001fbe <_lseek>
 8006e6c:	1c43      	adds	r3, r0, #1
 8006e6e:	d102      	bne.n	8006e76 <_lseek_r+0x1e>
 8006e70:	682b      	ldr	r3, [r5, #0]
 8006e72:	b103      	cbz	r3, 8006e76 <_lseek_r+0x1e>
 8006e74:	6023      	str	r3, [r4, #0]
 8006e76:	bd38      	pop	{r3, r4, r5, pc}
 8006e78:	2000040c 	.word	0x2000040c

08006e7c <_read_r>:
 8006e7c:	b538      	push	{r3, r4, r5, lr}
 8006e7e:	4d07      	ldr	r5, [pc, #28]	@ (8006e9c <_read_r+0x20>)
 8006e80:	4604      	mov	r4, r0
 8006e82:	4608      	mov	r0, r1
 8006e84:	4611      	mov	r1, r2
 8006e86:	2200      	movs	r2, #0
 8006e88:	602a      	str	r2, [r5, #0]
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	f7fb f83a 	bl	8001f04 <_read>
 8006e90:	1c43      	adds	r3, r0, #1
 8006e92:	d102      	bne.n	8006e9a <_read_r+0x1e>
 8006e94:	682b      	ldr	r3, [r5, #0]
 8006e96:	b103      	cbz	r3, 8006e9a <_read_r+0x1e>
 8006e98:	6023      	str	r3, [r4, #0]
 8006e9a:	bd38      	pop	{r3, r4, r5, pc}
 8006e9c:	2000040c 	.word	0x2000040c

08006ea0 <_write_r>:
 8006ea0:	b538      	push	{r3, r4, r5, lr}
 8006ea2:	4d07      	ldr	r5, [pc, #28]	@ (8006ec0 <_write_r+0x20>)
 8006ea4:	4604      	mov	r4, r0
 8006ea6:	4608      	mov	r0, r1
 8006ea8:	4611      	mov	r1, r2
 8006eaa:	2200      	movs	r2, #0
 8006eac:	602a      	str	r2, [r5, #0]
 8006eae:	461a      	mov	r2, r3
 8006eb0:	f7fb f845 	bl	8001f3e <_write>
 8006eb4:	1c43      	adds	r3, r0, #1
 8006eb6:	d102      	bne.n	8006ebe <_write_r+0x1e>
 8006eb8:	682b      	ldr	r3, [r5, #0]
 8006eba:	b103      	cbz	r3, 8006ebe <_write_r+0x1e>
 8006ebc:	6023      	str	r3, [r4, #0]
 8006ebe:	bd38      	pop	{r3, r4, r5, pc}
 8006ec0:	2000040c 	.word	0x2000040c

08006ec4 <__errno>:
 8006ec4:	4b01      	ldr	r3, [pc, #4]	@ (8006ecc <__errno+0x8>)
 8006ec6:	6818      	ldr	r0, [r3, #0]
 8006ec8:	4770      	bx	lr
 8006eca:	bf00      	nop
 8006ecc:	2000001c 	.word	0x2000001c

08006ed0 <__libc_init_array>:
 8006ed0:	b570      	push	{r4, r5, r6, lr}
 8006ed2:	4d0d      	ldr	r5, [pc, #52]	@ (8006f08 <__libc_init_array+0x38>)
 8006ed4:	4c0d      	ldr	r4, [pc, #52]	@ (8006f0c <__libc_init_array+0x3c>)
 8006ed6:	1b64      	subs	r4, r4, r5
 8006ed8:	10a4      	asrs	r4, r4, #2
 8006eda:	2600      	movs	r6, #0
 8006edc:	42a6      	cmp	r6, r4
 8006ede:	d109      	bne.n	8006ef4 <__libc_init_array+0x24>
 8006ee0:	4d0b      	ldr	r5, [pc, #44]	@ (8006f10 <__libc_init_array+0x40>)
 8006ee2:	4c0c      	ldr	r4, [pc, #48]	@ (8006f14 <__libc_init_array+0x44>)
 8006ee4:	f003 fb56 	bl	800a594 <_init>
 8006ee8:	1b64      	subs	r4, r4, r5
 8006eea:	10a4      	asrs	r4, r4, #2
 8006eec:	2600      	movs	r6, #0
 8006eee:	42a6      	cmp	r6, r4
 8006ef0:	d105      	bne.n	8006efe <__libc_init_array+0x2e>
 8006ef2:	bd70      	pop	{r4, r5, r6, pc}
 8006ef4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ef8:	4798      	blx	r3
 8006efa:	3601      	adds	r6, #1
 8006efc:	e7ee      	b.n	8006edc <__libc_init_array+0xc>
 8006efe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f02:	4798      	blx	r3
 8006f04:	3601      	adds	r6, #1
 8006f06:	e7f2      	b.n	8006eee <__libc_init_array+0x1e>
 8006f08:	0800aa74 	.word	0x0800aa74
 8006f0c:	0800aa74 	.word	0x0800aa74
 8006f10:	0800aa74 	.word	0x0800aa74
 8006f14:	0800aa78 	.word	0x0800aa78

08006f18 <__retarget_lock_init_recursive>:
 8006f18:	4770      	bx	lr

08006f1a <__retarget_lock_acquire_recursive>:
 8006f1a:	4770      	bx	lr

08006f1c <__retarget_lock_release_recursive>:
 8006f1c:	4770      	bx	lr
	...

08006f20 <nanf>:
 8006f20:	4800      	ldr	r0, [pc, #0]	@ (8006f24 <nanf+0x4>)
 8006f22:	4770      	bx	lr
 8006f24:	7fc00000 	.word	0x7fc00000

08006f28 <quorem>:
 8006f28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f2c:	6903      	ldr	r3, [r0, #16]
 8006f2e:	690c      	ldr	r4, [r1, #16]
 8006f30:	42a3      	cmp	r3, r4
 8006f32:	4607      	mov	r7, r0
 8006f34:	db7e      	blt.n	8007034 <quorem+0x10c>
 8006f36:	3c01      	subs	r4, #1
 8006f38:	f101 0814 	add.w	r8, r1, #20
 8006f3c:	00a3      	lsls	r3, r4, #2
 8006f3e:	f100 0514 	add.w	r5, r0, #20
 8006f42:	9300      	str	r3, [sp, #0]
 8006f44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f48:	9301      	str	r3, [sp, #4]
 8006f4a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006f4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f52:	3301      	adds	r3, #1
 8006f54:	429a      	cmp	r2, r3
 8006f56:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006f5a:	fbb2 f6f3 	udiv	r6, r2, r3
 8006f5e:	d32e      	bcc.n	8006fbe <quorem+0x96>
 8006f60:	f04f 0a00 	mov.w	sl, #0
 8006f64:	46c4      	mov	ip, r8
 8006f66:	46ae      	mov	lr, r5
 8006f68:	46d3      	mov	fp, sl
 8006f6a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006f6e:	b298      	uxth	r0, r3
 8006f70:	fb06 a000 	mla	r0, r6, r0, sl
 8006f74:	0c02      	lsrs	r2, r0, #16
 8006f76:	0c1b      	lsrs	r3, r3, #16
 8006f78:	fb06 2303 	mla	r3, r6, r3, r2
 8006f7c:	f8de 2000 	ldr.w	r2, [lr]
 8006f80:	b280      	uxth	r0, r0
 8006f82:	b292      	uxth	r2, r2
 8006f84:	1a12      	subs	r2, r2, r0
 8006f86:	445a      	add	r2, fp
 8006f88:	f8de 0000 	ldr.w	r0, [lr]
 8006f8c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006f96:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006f9a:	b292      	uxth	r2, r2
 8006f9c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006fa0:	45e1      	cmp	r9, ip
 8006fa2:	f84e 2b04 	str.w	r2, [lr], #4
 8006fa6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006faa:	d2de      	bcs.n	8006f6a <quorem+0x42>
 8006fac:	9b00      	ldr	r3, [sp, #0]
 8006fae:	58eb      	ldr	r3, [r5, r3]
 8006fb0:	b92b      	cbnz	r3, 8006fbe <quorem+0x96>
 8006fb2:	9b01      	ldr	r3, [sp, #4]
 8006fb4:	3b04      	subs	r3, #4
 8006fb6:	429d      	cmp	r5, r3
 8006fb8:	461a      	mov	r2, r3
 8006fba:	d32f      	bcc.n	800701c <quorem+0xf4>
 8006fbc:	613c      	str	r4, [r7, #16]
 8006fbe:	4638      	mov	r0, r7
 8006fc0:	f001 f9c6 	bl	8008350 <__mcmp>
 8006fc4:	2800      	cmp	r0, #0
 8006fc6:	db25      	blt.n	8007014 <quorem+0xec>
 8006fc8:	4629      	mov	r1, r5
 8006fca:	2000      	movs	r0, #0
 8006fcc:	f858 2b04 	ldr.w	r2, [r8], #4
 8006fd0:	f8d1 c000 	ldr.w	ip, [r1]
 8006fd4:	fa1f fe82 	uxth.w	lr, r2
 8006fd8:	fa1f f38c 	uxth.w	r3, ip
 8006fdc:	eba3 030e 	sub.w	r3, r3, lr
 8006fe0:	4403      	add	r3, r0
 8006fe2:	0c12      	lsrs	r2, r2, #16
 8006fe4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006fe8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006fec:	b29b      	uxth	r3, r3
 8006fee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ff2:	45c1      	cmp	r9, r8
 8006ff4:	f841 3b04 	str.w	r3, [r1], #4
 8006ff8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006ffc:	d2e6      	bcs.n	8006fcc <quorem+0xa4>
 8006ffe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007002:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007006:	b922      	cbnz	r2, 8007012 <quorem+0xea>
 8007008:	3b04      	subs	r3, #4
 800700a:	429d      	cmp	r5, r3
 800700c:	461a      	mov	r2, r3
 800700e:	d30b      	bcc.n	8007028 <quorem+0x100>
 8007010:	613c      	str	r4, [r7, #16]
 8007012:	3601      	adds	r6, #1
 8007014:	4630      	mov	r0, r6
 8007016:	b003      	add	sp, #12
 8007018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800701c:	6812      	ldr	r2, [r2, #0]
 800701e:	3b04      	subs	r3, #4
 8007020:	2a00      	cmp	r2, #0
 8007022:	d1cb      	bne.n	8006fbc <quorem+0x94>
 8007024:	3c01      	subs	r4, #1
 8007026:	e7c6      	b.n	8006fb6 <quorem+0x8e>
 8007028:	6812      	ldr	r2, [r2, #0]
 800702a:	3b04      	subs	r3, #4
 800702c:	2a00      	cmp	r2, #0
 800702e:	d1ef      	bne.n	8007010 <quorem+0xe8>
 8007030:	3c01      	subs	r4, #1
 8007032:	e7ea      	b.n	800700a <quorem+0xe2>
 8007034:	2000      	movs	r0, #0
 8007036:	e7ee      	b.n	8007016 <quorem+0xee>

08007038 <_dtoa_r>:
 8007038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800703c:	69c7      	ldr	r7, [r0, #28]
 800703e:	b097      	sub	sp, #92	@ 0x5c
 8007040:	4614      	mov	r4, r2
 8007042:	461d      	mov	r5, r3
 8007044:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007048:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800704a:	4681      	mov	r9, r0
 800704c:	b97f      	cbnz	r7, 800706e <_dtoa_r+0x36>
 800704e:	2010      	movs	r0, #16
 8007050:	f000 fe0c 	bl	8007c6c <malloc>
 8007054:	4602      	mov	r2, r0
 8007056:	f8c9 001c 	str.w	r0, [r9, #28]
 800705a:	b920      	cbnz	r0, 8007066 <_dtoa_r+0x2e>
 800705c:	4baa      	ldr	r3, [pc, #680]	@ (8007308 <_dtoa_r+0x2d0>)
 800705e:	21ef      	movs	r1, #239	@ 0xef
 8007060:	48aa      	ldr	r0, [pc, #680]	@ (800730c <_dtoa_r+0x2d4>)
 8007062:	f002 fc23 	bl	80098ac <__assert_func>
 8007066:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800706a:	6007      	str	r7, [r0, #0]
 800706c:	60c7      	str	r7, [r0, #12]
 800706e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007072:	6819      	ldr	r1, [r3, #0]
 8007074:	b159      	cbz	r1, 800708e <_dtoa_r+0x56>
 8007076:	685a      	ldr	r2, [r3, #4]
 8007078:	604a      	str	r2, [r1, #4]
 800707a:	2301      	movs	r3, #1
 800707c:	4093      	lsls	r3, r2
 800707e:	608b      	str	r3, [r1, #8]
 8007080:	4648      	mov	r0, r9
 8007082:	f000 fee9 	bl	8007e58 <_Bfree>
 8007086:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800708a:	2200      	movs	r2, #0
 800708c:	601a      	str	r2, [r3, #0]
 800708e:	1e2b      	subs	r3, r5, #0
 8007090:	bfb9      	ittee	lt
 8007092:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007096:	9307      	strlt	r3, [sp, #28]
 8007098:	2300      	movge	r3, #0
 800709a:	6033      	strge	r3, [r6, #0]
 800709c:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80070a0:	4b9b      	ldr	r3, [pc, #620]	@ (8007310 <_dtoa_r+0x2d8>)
 80070a2:	bfbc      	itt	lt
 80070a4:	2201      	movlt	r2, #1
 80070a6:	6032      	strlt	r2, [r6, #0]
 80070a8:	ea33 0308 	bics.w	r3, r3, r8
 80070ac:	d112      	bne.n	80070d4 <_dtoa_r+0x9c>
 80070ae:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80070b0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80070b4:	6013      	str	r3, [r2, #0]
 80070b6:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80070ba:	4323      	orrs	r3, r4
 80070bc:	f000 855b 	beq.w	8007b76 <_dtoa_r+0xb3e>
 80070c0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80070c2:	f8df a250 	ldr.w	sl, [pc, #592]	@ 8007314 <_dtoa_r+0x2dc>
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	f000 855d 	beq.w	8007b86 <_dtoa_r+0xb4e>
 80070cc:	f10a 0303 	add.w	r3, sl, #3
 80070d0:	f000 bd57 	b.w	8007b82 <_dtoa_r+0xb4a>
 80070d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80070d8:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80070dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80070e0:	2200      	movs	r2, #0
 80070e2:	2300      	movs	r3, #0
 80070e4:	f7f9 fcf0 	bl	8000ac8 <__aeabi_dcmpeq>
 80070e8:	4607      	mov	r7, r0
 80070ea:	b158      	cbz	r0, 8007104 <_dtoa_r+0xcc>
 80070ec:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80070ee:	2301      	movs	r3, #1
 80070f0:	6013      	str	r3, [r2, #0]
 80070f2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80070f4:	b113      	cbz	r3, 80070fc <_dtoa_r+0xc4>
 80070f6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80070f8:	4b87      	ldr	r3, [pc, #540]	@ (8007318 <_dtoa_r+0x2e0>)
 80070fa:	6013      	str	r3, [r2, #0]
 80070fc:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800731c <_dtoa_r+0x2e4>
 8007100:	f000 bd41 	b.w	8007b86 <_dtoa_r+0xb4e>
 8007104:	ab14      	add	r3, sp, #80	@ 0x50
 8007106:	9301      	str	r3, [sp, #4]
 8007108:	ab15      	add	r3, sp, #84	@ 0x54
 800710a:	9300      	str	r3, [sp, #0]
 800710c:	4648      	mov	r0, r9
 800710e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007112:	f001 fa35 	bl	8008580 <__d2b>
 8007116:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800711a:	9003      	str	r0, [sp, #12]
 800711c:	2e00      	cmp	r6, #0
 800711e:	d077      	beq.n	8007210 <_dtoa_r+0x1d8>
 8007120:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007122:	9712      	str	r7, [sp, #72]	@ 0x48
 8007124:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007128:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800712c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007130:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007134:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007138:	4619      	mov	r1, r3
 800713a:	2200      	movs	r2, #0
 800713c:	4b78      	ldr	r3, [pc, #480]	@ (8007320 <_dtoa_r+0x2e8>)
 800713e:	f7f9 f8a3 	bl	8000288 <__aeabi_dsub>
 8007142:	a36b      	add	r3, pc, #428	@ (adr r3, 80072f0 <_dtoa_r+0x2b8>)
 8007144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007148:	f7f9 fa56 	bl	80005f8 <__aeabi_dmul>
 800714c:	a36a      	add	r3, pc, #424	@ (adr r3, 80072f8 <_dtoa_r+0x2c0>)
 800714e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007152:	f7f9 f89b 	bl	800028c <__adddf3>
 8007156:	4604      	mov	r4, r0
 8007158:	4630      	mov	r0, r6
 800715a:	460d      	mov	r5, r1
 800715c:	f7f9 f9e2 	bl	8000524 <__aeabi_i2d>
 8007160:	a367      	add	r3, pc, #412	@ (adr r3, 8007300 <_dtoa_r+0x2c8>)
 8007162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007166:	f7f9 fa47 	bl	80005f8 <__aeabi_dmul>
 800716a:	4602      	mov	r2, r0
 800716c:	460b      	mov	r3, r1
 800716e:	4620      	mov	r0, r4
 8007170:	4629      	mov	r1, r5
 8007172:	f7f9 f88b 	bl	800028c <__adddf3>
 8007176:	4604      	mov	r4, r0
 8007178:	460d      	mov	r5, r1
 800717a:	f7f9 fced 	bl	8000b58 <__aeabi_d2iz>
 800717e:	2200      	movs	r2, #0
 8007180:	4607      	mov	r7, r0
 8007182:	2300      	movs	r3, #0
 8007184:	4620      	mov	r0, r4
 8007186:	4629      	mov	r1, r5
 8007188:	f7f9 fca8 	bl	8000adc <__aeabi_dcmplt>
 800718c:	b140      	cbz	r0, 80071a0 <_dtoa_r+0x168>
 800718e:	4638      	mov	r0, r7
 8007190:	f7f9 f9c8 	bl	8000524 <__aeabi_i2d>
 8007194:	4622      	mov	r2, r4
 8007196:	462b      	mov	r3, r5
 8007198:	f7f9 fc96 	bl	8000ac8 <__aeabi_dcmpeq>
 800719c:	b900      	cbnz	r0, 80071a0 <_dtoa_r+0x168>
 800719e:	3f01      	subs	r7, #1
 80071a0:	2f16      	cmp	r7, #22
 80071a2:	d853      	bhi.n	800724c <_dtoa_r+0x214>
 80071a4:	4b5f      	ldr	r3, [pc, #380]	@ (8007324 <_dtoa_r+0x2ec>)
 80071a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80071aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80071b2:	f7f9 fc93 	bl	8000adc <__aeabi_dcmplt>
 80071b6:	2800      	cmp	r0, #0
 80071b8:	d04a      	beq.n	8007250 <_dtoa_r+0x218>
 80071ba:	3f01      	subs	r7, #1
 80071bc:	2300      	movs	r3, #0
 80071be:	930f      	str	r3, [sp, #60]	@ 0x3c
 80071c0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80071c2:	1b9b      	subs	r3, r3, r6
 80071c4:	1e5a      	subs	r2, r3, #1
 80071c6:	bf45      	ittet	mi
 80071c8:	f1c3 0301 	rsbmi	r3, r3, #1
 80071cc:	9304      	strmi	r3, [sp, #16]
 80071ce:	2300      	movpl	r3, #0
 80071d0:	2300      	movmi	r3, #0
 80071d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80071d4:	bf54      	ite	pl
 80071d6:	9304      	strpl	r3, [sp, #16]
 80071d8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80071da:	2f00      	cmp	r7, #0
 80071dc:	db3a      	blt.n	8007254 <_dtoa_r+0x21c>
 80071de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071e0:	970e      	str	r7, [sp, #56]	@ 0x38
 80071e2:	443b      	add	r3, r7
 80071e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80071e6:	2300      	movs	r3, #0
 80071e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80071ea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80071ec:	2b09      	cmp	r3, #9
 80071ee:	d864      	bhi.n	80072ba <_dtoa_r+0x282>
 80071f0:	2b05      	cmp	r3, #5
 80071f2:	bfc4      	itt	gt
 80071f4:	3b04      	subgt	r3, #4
 80071f6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80071f8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80071fa:	f1a3 0302 	sub.w	r3, r3, #2
 80071fe:	bfcc      	ite	gt
 8007200:	2400      	movgt	r4, #0
 8007202:	2401      	movle	r4, #1
 8007204:	2b03      	cmp	r3, #3
 8007206:	d864      	bhi.n	80072d2 <_dtoa_r+0x29a>
 8007208:	e8df f003 	tbb	[pc, r3]
 800720c:	2c385553 	.word	0x2c385553
 8007210:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007214:	441e      	add	r6, r3
 8007216:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800721a:	2b20      	cmp	r3, #32
 800721c:	bfc1      	itttt	gt
 800721e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007222:	fa08 f803 	lslgt.w	r8, r8, r3
 8007226:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800722a:	fa24 f303 	lsrgt.w	r3, r4, r3
 800722e:	bfd6      	itet	le
 8007230:	f1c3 0320 	rsble	r3, r3, #32
 8007234:	ea48 0003 	orrgt.w	r0, r8, r3
 8007238:	fa04 f003 	lslle.w	r0, r4, r3
 800723c:	f7f9 f962 	bl	8000504 <__aeabi_ui2d>
 8007240:	2201      	movs	r2, #1
 8007242:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007246:	3e01      	subs	r6, #1
 8007248:	9212      	str	r2, [sp, #72]	@ 0x48
 800724a:	e775      	b.n	8007138 <_dtoa_r+0x100>
 800724c:	2301      	movs	r3, #1
 800724e:	e7b6      	b.n	80071be <_dtoa_r+0x186>
 8007250:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007252:	e7b5      	b.n	80071c0 <_dtoa_r+0x188>
 8007254:	9b04      	ldr	r3, [sp, #16]
 8007256:	1bdb      	subs	r3, r3, r7
 8007258:	9304      	str	r3, [sp, #16]
 800725a:	427b      	negs	r3, r7
 800725c:	930a      	str	r3, [sp, #40]	@ 0x28
 800725e:	2300      	movs	r3, #0
 8007260:	930e      	str	r3, [sp, #56]	@ 0x38
 8007262:	e7c2      	b.n	80071ea <_dtoa_r+0x1b2>
 8007264:	2301      	movs	r3, #1
 8007266:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007268:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800726a:	eb07 0b03 	add.w	fp, r7, r3
 800726e:	f10b 0301 	add.w	r3, fp, #1
 8007272:	2b01      	cmp	r3, #1
 8007274:	9308      	str	r3, [sp, #32]
 8007276:	bfb8      	it	lt
 8007278:	2301      	movlt	r3, #1
 800727a:	e006      	b.n	800728a <_dtoa_r+0x252>
 800727c:	2301      	movs	r3, #1
 800727e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007280:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007282:	2b00      	cmp	r3, #0
 8007284:	dd28      	ble.n	80072d8 <_dtoa_r+0x2a0>
 8007286:	469b      	mov	fp, r3
 8007288:	9308      	str	r3, [sp, #32]
 800728a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800728e:	2100      	movs	r1, #0
 8007290:	2204      	movs	r2, #4
 8007292:	f102 0514 	add.w	r5, r2, #20
 8007296:	429d      	cmp	r5, r3
 8007298:	d926      	bls.n	80072e8 <_dtoa_r+0x2b0>
 800729a:	6041      	str	r1, [r0, #4]
 800729c:	4648      	mov	r0, r9
 800729e:	f000 fd9b 	bl	8007dd8 <_Balloc>
 80072a2:	4682      	mov	sl, r0
 80072a4:	2800      	cmp	r0, #0
 80072a6:	d141      	bne.n	800732c <_dtoa_r+0x2f4>
 80072a8:	4b1f      	ldr	r3, [pc, #124]	@ (8007328 <_dtoa_r+0x2f0>)
 80072aa:	4602      	mov	r2, r0
 80072ac:	f240 11af 	movw	r1, #431	@ 0x1af
 80072b0:	e6d6      	b.n	8007060 <_dtoa_r+0x28>
 80072b2:	2300      	movs	r3, #0
 80072b4:	e7e3      	b.n	800727e <_dtoa_r+0x246>
 80072b6:	2300      	movs	r3, #0
 80072b8:	e7d5      	b.n	8007266 <_dtoa_r+0x22e>
 80072ba:	2401      	movs	r4, #1
 80072bc:	2300      	movs	r3, #0
 80072be:	9320      	str	r3, [sp, #128]	@ 0x80
 80072c0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80072c2:	f04f 3bff 	mov.w	fp, #4294967295
 80072c6:	2200      	movs	r2, #0
 80072c8:	f8cd b020 	str.w	fp, [sp, #32]
 80072cc:	2312      	movs	r3, #18
 80072ce:	9221      	str	r2, [sp, #132]	@ 0x84
 80072d0:	e7db      	b.n	800728a <_dtoa_r+0x252>
 80072d2:	2301      	movs	r3, #1
 80072d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072d6:	e7f4      	b.n	80072c2 <_dtoa_r+0x28a>
 80072d8:	f04f 0b01 	mov.w	fp, #1
 80072dc:	f8cd b020 	str.w	fp, [sp, #32]
 80072e0:	465b      	mov	r3, fp
 80072e2:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80072e6:	e7d0      	b.n	800728a <_dtoa_r+0x252>
 80072e8:	3101      	adds	r1, #1
 80072ea:	0052      	lsls	r2, r2, #1
 80072ec:	e7d1      	b.n	8007292 <_dtoa_r+0x25a>
 80072ee:	bf00      	nop
 80072f0:	636f4361 	.word	0x636f4361
 80072f4:	3fd287a7 	.word	0x3fd287a7
 80072f8:	8b60c8b3 	.word	0x8b60c8b3
 80072fc:	3fc68a28 	.word	0x3fc68a28
 8007300:	509f79fb 	.word	0x509f79fb
 8007304:	3fd34413 	.word	0x3fd34413
 8007308:	0800a686 	.word	0x0800a686
 800730c:	0800a69d 	.word	0x0800a69d
 8007310:	7ff00000 	.word	0x7ff00000
 8007314:	0800a682 	.word	0x0800a682
 8007318:	0800a651 	.word	0x0800a651
 800731c:	0800a650 	.word	0x0800a650
 8007320:	3ff80000 	.word	0x3ff80000
 8007324:	0800a850 	.word	0x0800a850
 8007328:	0800a6f5 	.word	0x0800a6f5
 800732c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007330:	6018      	str	r0, [r3, #0]
 8007332:	9b08      	ldr	r3, [sp, #32]
 8007334:	2b0e      	cmp	r3, #14
 8007336:	f200 80a1 	bhi.w	800747c <_dtoa_r+0x444>
 800733a:	2c00      	cmp	r4, #0
 800733c:	f000 809e 	beq.w	800747c <_dtoa_r+0x444>
 8007340:	2f00      	cmp	r7, #0
 8007342:	dd33      	ble.n	80073ac <_dtoa_r+0x374>
 8007344:	4b9c      	ldr	r3, [pc, #624]	@ (80075b8 <_dtoa_r+0x580>)
 8007346:	f007 020f 	and.w	r2, r7, #15
 800734a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800734e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007352:	05f8      	lsls	r0, r7, #23
 8007354:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8007358:	ea4f 1427 	mov.w	r4, r7, asr #4
 800735c:	d516      	bpl.n	800738c <_dtoa_r+0x354>
 800735e:	4b97      	ldr	r3, [pc, #604]	@ (80075bc <_dtoa_r+0x584>)
 8007360:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007364:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007368:	f7f9 fa70 	bl	800084c <__aeabi_ddiv>
 800736c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007370:	f004 040f 	and.w	r4, r4, #15
 8007374:	2603      	movs	r6, #3
 8007376:	4d91      	ldr	r5, [pc, #580]	@ (80075bc <_dtoa_r+0x584>)
 8007378:	b954      	cbnz	r4, 8007390 <_dtoa_r+0x358>
 800737a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800737e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007382:	f7f9 fa63 	bl	800084c <__aeabi_ddiv>
 8007386:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800738a:	e028      	b.n	80073de <_dtoa_r+0x3a6>
 800738c:	2602      	movs	r6, #2
 800738e:	e7f2      	b.n	8007376 <_dtoa_r+0x33e>
 8007390:	07e1      	lsls	r1, r4, #31
 8007392:	d508      	bpl.n	80073a6 <_dtoa_r+0x36e>
 8007394:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007398:	e9d5 2300 	ldrd	r2, r3, [r5]
 800739c:	f7f9 f92c 	bl	80005f8 <__aeabi_dmul>
 80073a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80073a4:	3601      	adds	r6, #1
 80073a6:	1064      	asrs	r4, r4, #1
 80073a8:	3508      	adds	r5, #8
 80073aa:	e7e5      	b.n	8007378 <_dtoa_r+0x340>
 80073ac:	f000 80af 	beq.w	800750e <_dtoa_r+0x4d6>
 80073b0:	427c      	negs	r4, r7
 80073b2:	4b81      	ldr	r3, [pc, #516]	@ (80075b8 <_dtoa_r+0x580>)
 80073b4:	4d81      	ldr	r5, [pc, #516]	@ (80075bc <_dtoa_r+0x584>)
 80073b6:	f004 020f 	and.w	r2, r4, #15
 80073ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073c6:	f7f9 f917 	bl	80005f8 <__aeabi_dmul>
 80073ca:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80073ce:	1124      	asrs	r4, r4, #4
 80073d0:	2300      	movs	r3, #0
 80073d2:	2602      	movs	r6, #2
 80073d4:	2c00      	cmp	r4, #0
 80073d6:	f040 808f 	bne.w	80074f8 <_dtoa_r+0x4c0>
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d1d3      	bne.n	8007386 <_dtoa_r+0x34e>
 80073de:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073e0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	f000 8094 	beq.w	8007512 <_dtoa_r+0x4da>
 80073ea:	4b75      	ldr	r3, [pc, #468]	@ (80075c0 <_dtoa_r+0x588>)
 80073ec:	2200      	movs	r2, #0
 80073ee:	4620      	mov	r0, r4
 80073f0:	4629      	mov	r1, r5
 80073f2:	f7f9 fb73 	bl	8000adc <__aeabi_dcmplt>
 80073f6:	2800      	cmp	r0, #0
 80073f8:	f000 808b 	beq.w	8007512 <_dtoa_r+0x4da>
 80073fc:	9b08      	ldr	r3, [sp, #32]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	f000 8087 	beq.w	8007512 <_dtoa_r+0x4da>
 8007404:	f1bb 0f00 	cmp.w	fp, #0
 8007408:	dd34      	ble.n	8007474 <_dtoa_r+0x43c>
 800740a:	4620      	mov	r0, r4
 800740c:	4b6d      	ldr	r3, [pc, #436]	@ (80075c4 <_dtoa_r+0x58c>)
 800740e:	2200      	movs	r2, #0
 8007410:	4629      	mov	r1, r5
 8007412:	f7f9 f8f1 	bl	80005f8 <__aeabi_dmul>
 8007416:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800741a:	f107 38ff 	add.w	r8, r7, #4294967295
 800741e:	3601      	adds	r6, #1
 8007420:	465c      	mov	r4, fp
 8007422:	4630      	mov	r0, r6
 8007424:	f7f9 f87e 	bl	8000524 <__aeabi_i2d>
 8007428:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800742c:	f7f9 f8e4 	bl	80005f8 <__aeabi_dmul>
 8007430:	4b65      	ldr	r3, [pc, #404]	@ (80075c8 <_dtoa_r+0x590>)
 8007432:	2200      	movs	r2, #0
 8007434:	f7f8 ff2a 	bl	800028c <__adddf3>
 8007438:	4605      	mov	r5, r0
 800743a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800743e:	2c00      	cmp	r4, #0
 8007440:	d16a      	bne.n	8007518 <_dtoa_r+0x4e0>
 8007442:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007446:	4b61      	ldr	r3, [pc, #388]	@ (80075cc <_dtoa_r+0x594>)
 8007448:	2200      	movs	r2, #0
 800744a:	f7f8 ff1d 	bl	8000288 <__aeabi_dsub>
 800744e:	4602      	mov	r2, r0
 8007450:	460b      	mov	r3, r1
 8007452:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007456:	462a      	mov	r2, r5
 8007458:	4633      	mov	r3, r6
 800745a:	f7f9 fb5d 	bl	8000b18 <__aeabi_dcmpgt>
 800745e:	2800      	cmp	r0, #0
 8007460:	f040 8298 	bne.w	8007994 <_dtoa_r+0x95c>
 8007464:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007468:	462a      	mov	r2, r5
 800746a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800746e:	f7f9 fb35 	bl	8000adc <__aeabi_dcmplt>
 8007472:	bb38      	cbnz	r0, 80074c4 <_dtoa_r+0x48c>
 8007474:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007478:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800747c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800747e:	2b00      	cmp	r3, #0
 8007480:	f2c0 8157 	blt.w	8007732 <_dtoa_r+0x6fa>
 8007484:	2f0e      	cmp	r7, #14
 8007486:	f300 8154 	bgt.w	8007732 <_dtoa_r+0x6fa>
 800748a:	4b4b      	ldr	r3, [pc, #300]	@ (80075b8 <_dtoa_r+0x580>)
 800748c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007490:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007494:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007498:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800749a:	2b00      	cmp	r3, #0
 800749c:	f280 80e5 	bge.w	800766a <_dtoa_r+0x632>
 80074a0:	9b08      	ldr	r3, [sp, #32]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f300 80e1 	bgt.w	800766a <_dtoa_r+0x632>
 80074a8:	d10c      	bne.n	80074c4 <_dtoa_r+0x48c>
 80074aa:	4b48      	ldr	r3, [pc, #288]	@ (80075cc <_dtoa_r+0x594>)
 80074ac:	2200      	movs	r2, #0
 80074ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074b2:	f7f9 f8a1 	bl	80005f8 <__aeabi_dmul>
 80074b6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074ba:	f7f9 fb23 	bl	8000b04 <__aeabi_dcmpge>
 80074be:	2800      	cmp	r0, #0
 80074c0:	f000 8266 	beq.w	8007990 <_dtoa_r+0x958>
 80074c4:	2400      	movs	r4, #0
 80074c6:	4625      	mov	r5, r4
 80074c8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80074ca:	4656      	mov	r6, sl
 80074cc:	ea6f 0803 	mvn.w	r8, r3
 80074d0:	2700      	movs	r7, #0
 80074d2:	4621      	mov	r1, r4
 80074d4:	4648      	mov	r0, r9
 80074d6:	f000 fcbf 	bl	8007e58 <_Bfree>
 80074da:	2d00      	cmp	r5, #0
 80074dc:	f000 80bd 	beq.w	800765a <_dtoa_r+0x622>
 80074e0:	b12f      	cbz	r7, 80074ee <_dtoa_r+0x4b6>
 80074e2:	42af      	cmp	r7, r5
 80074e4:	d003      	beq.n	80074ee <_dtoa_r+0x4b6>
 80074e6:	4639      	mov	r1, r7
 80074e8:	4648      	mov	r0, r9
 80074ea:	f000 fcb5 	bl	8007e58 <_Bfree>
 80074ee:	4629      	mov	r1, r5
 80074f0:	4648      	mov	r0, r9
 80074f2:	f000 fcb1 	bl	8007e58 <_Bfree>
 80074f6:	e0b0      	b.n	800765a <_dtoa_r+0x622>
 80074f8:	07e2      	lsls	r2, r4, #31
 80074fa:	d505      	bpl.n	8007508 <_dtoa_r+0x4d0>
 80074fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007500:	f7f9 f87a 	bl	80005f8 <__aeabi_dmul>
 8007504:	3601      	adds	r6, #1
 8007506:	2301      	movs	r3, #1
 8007508:	1064      	asrs	r4, r4, #1
 800750a:	3508      	adds	r5, #8
 800750c:	e762      	b.n	80073d4 <_dtoa_r+0x39c>
 800750e:	2602      	movs	r6, #2
 8007510:	e765      	b.n	80073de <_dtoa_r+0x3a6>
 8007512:	9c08      	ldr	r4, [sp, #32]
 8007514:	46b8      	mov	r8, r7
 8007516:	e784      	b.n	8007422 <_dtoa_r+0x3ea>
 8007518:	4b27      	ldr	r3, [pc, #156]	@ (80075b8 <_dtoa_r+0x580>)
 800751a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800751c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007520:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007524:	4454      	add	r4, sl
 8007526:	2900      	cmp	r1, #0
 8007528:	d054      	beq.n	80075d4 <_dtoa_r+0x59c>
 800752a:	4929      	ldr	r1, [pc, #164]	@ (80075d0 <_dtoa_r+0x598>)
 800752c:	2000      	movs	r0, #0
 800752e:	f7f9 f98d 	bl	800084c <__aeabi_ddiv>
 8007532:	4633      	mov	r3, r6
 8007534:	462a      	mov	r2, r5
 8007536:	f7f8 fea7 	bl	8000288 <__aeabi_dsub>
 800753a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800753e:	4656      	mov	r6, sl
 8007540:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007544:	f7f9 fb08 	bl	8000b58 <__aeabi_d2iz>
 8007548:	4605      	mov	r5, r0
 800754a:	f7f8 ffeb 	bl	8000524 <__aeabi_i2d>
 800754e:	4602      	mov	r2, r0
 8007550:	460b      	mov	r3, r1
 8007552:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007556:	f7f8 fe97 	bl	8000288 <__aeabi_dsub>
 800755a:	3530      	adds	r5, #48	@ 0x30
 800755c:	4602      	mov	r2, r0
 800755e:	460b      	mov	r3, r1
 8007560:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007564:	f806 5b01 	strb.w	r5, [r6], #1
 8007568:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800756c:	f7f9 fab6 	bl	8000adc <__aeabi_dcmplt>
 8007570:	2800      	cmp	r0, #0
 8007572:	d172      	bne.n	800765a <_dtoa_r+0x622>
 8007574:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007578:	4911      	ldr	r1, [pc, #68]	@ (80075c0 <_dtoa_r+0x588>)
 800757a:	2000      	movs	r0, #0
 800757c:	f7f8 fe84 	bl	8000288 <__aeabi_dsub>
 8007580:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007584:	f7f9 faaa 	bl	8000adc <__aeabi_dcmplt>
 8007588:	2800      	cmp	r0, #0
 800758a:	f040 80b4 	bne.w	80076f6 <_dtoa_r+0x6be>
 800758e:	42a6      	cmp	r6, r4
 8007590:	f43f af70 	beq.w	8007474 <_dtoa_r+0x43c>
 8007594:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007598:	4b0a      	ldr	r3, [pc, #40]	@ (80075c4 <_dtoa_r+0x58c>)
 800759a:	2200      	movs	r2, #0
 800759c:	f7f9 f82c 	bl	80005f8 <__aeabi_dmul>
 80075a0:	4b08      	ldr	r3, [pc, #32]	@ (80075c4 <_dtoa_r+0x58c>)
 80075a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80075a6:	2200      	movs	r2, #0
 80075a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075ac:	f7f9 f824 	bl	80005f8 <__aeabi_dmul>
 80075b0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80075b4:	e7c4      	b.n	8007540 <_dtoa_r+0x508>
 80075b6:	bf00      	nop
 80075b8:	0800a850 	.word	0x0800a850
 80075bc:	0800a828 	.word	0x0800a828
 80075c0:	3ff00000 	.word	0x3ff00000
 80075c4:	40240000 	.word	0x40240000
 80075c8:	401c0000 	.word	0x401c0000
 80075cc:	40140000 	.word	0x40140000
 80075d0:	3fe00000 	.word	0x3fe00000
 80075d4:	4631      	mov	r1, r6
 80075d6:	4628      	mov	r0, r5
 80075d8:	f7f9 f80e 	bl	80005f8 <__aeabi_dmul>
 80075dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80075e0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80075e2:	4656      	mov	r6, sl
 80075e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075e8:	f7f9 fab6 	bl	8000b58 <__aeabi_d2iz>
 80075ec:	4605      	mov	r5, r0
 80075ee:	f7f8 ff99 	bl	8000524 <__aeabi_i2d>
 80075f2:	4602      	mov	r2, r0
 80075f4:	460b      	mov	r3, r1
 80075f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075fa:	f7f8 fe45 	bl	8000288 <__aeabi_dsub>
 80075fe:	3530      	adds	r5, #48	@ 0x30
 8007600:	f806 5b01 	strb.w	r5, [r6], #1
 8007604:	4602      	mov	r2, r0
 8007606:	460b      	mov	r3, r1
 8007608:	42a6      	cmp	r6, r4
 800760a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800760e:	f04f 0200 	mov.w	r2, #0
 8007612:	d124      	bne.n	800765e <_dtoa_r+0x626>
 8007614:	4baf      	ldr	r3, [pc, #700]	@ (80078d4 <_dtoa_r+0x89c>)
 8007616:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800761a:	f7f8 fe37 	bl	800028c <__adddf3>
 800761e:	4602      	mov	r2, r0
 8007620:	460b      	mov	r3, r1
 8007622:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007626:	f7f9 fa77 	bl	8000b18 <__aeabi_dcmpgt>
 800762a:	2800      	cmp	r0, #0
 800762c:	d163      	bne.n	80076f6 <_dtoa_r+0x6be>
 800762e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007632:	49a8      	ldr	r1, [pc, #672]	@ (80078d4 <_dtoa_r+0x89c>)
 8007634:	2000      	movs	r0, #0
 8007636:	f7f8 fe27 	bl	8000288 <__aeabi_dsub>
 800763a:	4602      	mov	r2, r0
 800763c:	460b      	mov	r3, r1
 800763e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007642:	f7f9 fa4b 	bl	8000adc <__aeabi_dcmplt>
 8007646:	2800      	cmp	r0, #0
 8007648:	f43f af14 	beq.w	8007474 <_dtoa_r+0x43c>
 800764c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800764e:	1e73      	subs	r3, r6, #1
 8007650:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007652:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007656:	2b30      	cmp	r3, #48	@ 0x30
 8007658:	d0f8      	beq.n	800764c <_dtoa_r+0x614>
 800765a:	4647      	mov	r7, r8
 800765c:	e03b      	b.n	80076d6 <_dtoa_r+0x69e>
 800765e:	4b9e      	ldr	r3, [pc, #632]	@ (80078d8 <_dtoa_r+0x8a0>)
 8007660:	f7f8 ffca 	bl	80005f8 <__aeabi_dmul>
 8007664:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007668:	e7bc      	b.n	80075e4 <_dtoa_r+0x5ac>
 800766a:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800766e:	4656      	mov	r6, sl
 8007670:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007674:	4620      	mov	r0, r4
 8007676:	4629      	mov	r1, r5
 8007678:	f7f9 f8e8 	bl	800084c <__aeabi_ddiv>
 800767c:	f7f9 fa6c 	bl	8000b58 <__aeabi_d2iz>
 8007680:	4680      	mov	r8, r0
 8007682:	f7f8 ff4f 	bl	8000524 <__aeabi_i2d>
 8007686:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800768a:	f7f8 ffb5 	bl	80005f8 <__aeabi_dmul>
 800768e:	4602      	mov	r2, r0
 8007690:	460b      	mov	r3, r1
 8007692:	4620      	mov	r0, r4
 8007694:	4629      	mov	r1, r5
 8007696:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800769a:	f7f8 fdf5 	bl	8000288 <__aeabi_dsub>
 800769e:	f806 4b01 	strb.w	r4, [r6], #1
 80076a2:	9d08      	ldr	r5, [sp, #32]
 80076a4:	eba6 040a 	sub.w	r4, r6, sl
 80076a8:	42a5      	cmp	r5, r4
 80076aa:	4602      	mov	r2, r0
 80076ac:	460b      	mov	r3, r1
 80076ae:	d133      	bne.n	8007718 <_dtoa_r+0x6e0>
 80076b0:	f7f8 fdec 	bl	800028c <__adddf3>
 80076b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076b8:	4604      	mov	r4, r0
 80076ba:	460d      	mov	r5, r1
 80076bc:	f7f9 fa2c 	bl	8000b18 <__aeabi_dcmpgt>
 80076c0:	b9c0      	cbnz	r0, 80076f4 <_dtoa_r+0x6bc>
 80076c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076c6:	4620      	mov	r0, r4
 80076c8:	4629      	mov	r1, r5
 80076ca:	f7f9 f9fd 	bl	8000ac8 <__aeabi_dcmpeq>
 80076ce:	b110      	cbz	r0, 80076d6 <_dtoa_r+0x69e>
 80076d0:	f018 0f01 	tst.w	r8, #1
 80076d4:	d10e      	bne.n	80076f4 <_dtoa_r+0x6bc>
 80076d6:	9903      	ldr	r1, [sp, #12]
 80076d8:	4648      	mov	r0, r9
 80076da:	f000 fbbd 	bl	8007e58 <_Bfree>
 80076de:	2300      	movs	r3, #0
 80076e0:	7033      	strb	r3, [r6, #0]
 80076e2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80076e4:	3701      	adds	r7, #1
 80076e6:	601f      	str	r7, [r3, #0]
 80076e8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	f000 824b 	beq.w	8007b86 <_dtoa_r+0xb4e>
 80076f0:	601e      	str	r6, [r3, #0]
 80076f2:	e248      	b.n	8007b86 <_dtoa_r+0xb4e>
 80076f4:	46b8      	mov	r8, r7
 80076f6:	4633      	mov	r3, r6
 80076f8:	461e      	mov	r6, r3
 80076fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076fe:	2a39      	cmp	r2, #57	@ 0x39
 8007700:	d106      	bne.n	8007710 <_dtoa_r+0x6d8>
 8007702:	459a      	cmp	sl, r3
 8007704:	d1f8      	bne.n	80076f8 <_dtoa_r+0x6c0>
 8007706:	2230      	movs	r2, #48	@ 0x30
 8007708:	f108 0801 	add.w	r8, r8, #1
 800770c:	f88a 2000 	strb.w	r2, [sl]
 8007710:	781a      	ldrb	r2, [r3, #0]
 8007712:	3201      	adds	r2, #1
 8007714:	701a      	strb	r2, [r3, #0]
 8007716:	e7a0      	b.n	800765a <_dtoa_r+0x622>
 8007718:	4b6f      	ldr	r3, [pc, #444]	@ (80078d8 <_dtoa_r+0x8a0>)
 800771a:	2200      	movs	r2, #0
 800771c:	f7f8 ff6c 	bl	80005f8 <__aeabi_dmul>
 8007720:	2200      	movs	r2, #0
 8007722:	2300      	movs	r3, #0
 8007724:	4604      	mov	r4, r0
 8007726:	460d      	mov	r5, r1
 8007728:	f7f9 f9ce 	bl	8000ac8 <__aeabi_dcmpeq>
 800772c:	2800      	cmp	r0, #0
 800772e:	d09f      	beq.n	8007670 <_dtoa_r+0x638>
 8007730:	e7d1      	b.n	80076d6 <_dtoa_r+0x69e>
 8007732:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007734:	2a00      	cmp	r2, #0
 8007736:	f000 80ea 	beq.w	800790e <_dtoa_r+0x8d6>
 800773a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800773c:	2a01      	cmp	r2, #1
 800773e:	f300 80cd 	bgt.w	80078dc <_dtoa_r+0x8a4>
 8007742:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007744:	2a00      	cmp	r2, #0
 8007746:	f000 80c1 	beq.w	80078cc <_dtoa_r+0x894>
 800774a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800774e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007750:	9e04      	ldr	r6, [sp, #16]
 8007752:	9a04      	ldr	r2, [sp, #16]
 8007754:	441a      	add	r2, r3
 8007756:	9204      	str	r2, [sp, #16]
 8007758:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800775a:	2101      	movs	r1, #1
 800775c:	441a      	add	r2, r3
 800775e:	4648      	mov	r0, r9
 8007760:	9209      	str	r2, [sp, #36]	@ 0x24
 8007762:	f000 fc77 	bl	8008054 <__i2b>
 8007766:	4605      	mov	r5, r0
 8007768:	b166      	cbz	r6, 8007784 <_dtoa_r+0x74c>
 800776a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800776c:	2b00      	cmp	r3, #0
 800776e:	dd09      	ble.n	8007784 <_dtoa_r+0x74c>
 8007770:	42b3      	cmp	r3, r6
 8007772:	9a04      	ldr	r2, [sp, #16]
 8007774:	bfa8      	it	ge
 8007776:	4633      	movge	r3, r6
 8007778:	1ad2      	subs	r2, r2, r3
 800777a:	9204      	str	r2, [sp, #16]
 800777c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800777e:	1af6      	subs	r6, r6, r3
 8007780:	1ad3      	subs	r3, r2, r3
 8007782:	9309      	str	r3, [sp, #36]	@ 0x24
 8007784:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007786:	b30b      	cbz	r3, 80077cc <_dtoa_r+0x794>
 8007788:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800778a:	2b00      	cmp	r3, #0
 800778c:	f000 80c6 	beq.w	800791c <_dtoa_r+0x8e4>
 8007790:	2c00      	cmp	r4, #0
 8007792:	f000 80c0 	beq.w	8007916 <_dtoa_r+0x8de>
 8007796:	4629      	mov	r1, r5
 8007798:	4622      	mov	r2, r4
 800779a:	4648      	mov	r0, r9
 800779c:	f000 fd12 	bl	80081c4 <__pow5mult>
 80077a0:	9a03      	ldr	r2, [sp, #12]
 80077a2:	4601      	mov	r1, r0
 80077a4:	4605      	mov	r5, r0
 80077a6:	4648      	mov	r0, r9
 80077a8:	f000 fc6a 	bl	8008080 <__multiply>
 80077ac:	9903      	ldr	r1, [sp, #12]
 80077ae:	4680      	mov	r8, r0
 80077b0:	4648      	mov	r0, r9
 80077b2:	f000 fb51 	bl	8007e58 <_Bfree>
 80077b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077b8:	1b1b      	subs	r3, r3, r4
 80077ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80077bc:	f000 80b1 	beq.w	8007922 <_dtoa_r+0x8ea>
 80077c0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80077c2:	4641      	mov	r1, r8
 80077c4:	4648      	mov	r0, r9
 80077c6:	f000 fcfd 	bl	80081c4 <__pow5mult>
 80077ca:	9003      	str	r0, [sp, #12]
 80077cc:	2101      	movs	r1, #1
 80077ce:	4648      	mov	r0, r9
 80077d0:	f000 fc40 	bl	8008054 <__i2b>
 80077d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077d6:	4604      	mov	r4, r0
 80077d8:	2b00      	cmp	r3, #0
 80077da:	f000 81d8 	beq.w	8007b8e <_dtoa_r+0xb56>
 80077de:	461a      	mov	r2, r3
 80077e0:	4601      	mov	r1, r0
 80077e2:	4648      	mov	r0, r9
 80077e4:	f000 fcee 	bl	80081c4 <__pow5mult>
 80077e8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80077ea:	2b01      	cmp	r3, #1
 80077ec:	4604      	mov	r4, r0
 80077ee:	f300 809f 	bgt.w	8007930 <_dtoa_r+0x8f8>
 80077f2:	9b06      	ldr	r3, [sp, #24]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	f040 8097 	bne.w	8007928 <_dtoa_r+0x8f0>
 80077fa:	9b07      	ldr	r3, [sp, #28]
 80077fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007800:	2b00      	cmp	r3, #0
 8007802:	f040 8093 	bne.w	800792c <_dtoa_r+0x8f4>
 8007806:	9b07      	ldr	r3, [sp, #28]
 8007808:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800780c:	0d1b      	lsrs	r3, r3, #20
 800780e:	051b      	lsls	r3, r3, #20
 8007810:	b133      	cbz	r3, 8007820 <_dtoa_r+0x7e8>
 8007812:	9b04      	ldr	r3, [sp, #16]
 8007814:	3301      	adds	r3, #1
 8007816:	9304      	str	r3, [sp, #16]
 8007818:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800781a:	3301      	adds	r3, #1
 800781c:	9309      	str	r3, [sp, #36]	@ 0x24
 800781e:	2301      	movs	r3, #1
 8007820:	930a      	str	r3, [sp, #40]	@ 0x28
 8007822:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007824:	2b00      	cmp	r3, #0
 8007826:	f000 81b8 	beq.w	8007b9a <_dtoa_r+0xb62>
 800782a:	6923      	ldr	r3, [r4, #16]
 800782c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007830:	6918      	ldr	r0, [r3, #16]
 8007832:	f000 fbc3 	bl	8007fbc <__hi0bits>
 8007836:	f1c0 0020 	rsb	r0, r0, #32
 800783a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800783c:	4418      	add	r0, r3
 800783e:	f010 001f 	ands.w	r0, r0, #31
 8007842:	f000 8082 	beq.w	800794a <_dtoa_r+0x912>
 8007846:	f1c0 0320 	rsb	r3, r0, #32
 800784a:	2b04      	cmp	r3, #4
 800784c:	dd73      	ble.n	8007936 <_dtoa_r+0x8fe>
 800784e:	9b04      	ldr	r3, [sp, #16]
 8007850:	f1c0 001c 	rsb	r0, r0, #28
 8007854:	4403      	add	r3, r0
 8007856:	9304      	str	r3, [sp, #16]
 8007858:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800785a:	4403      	add	r3, r0
 800785c:	4406      	add	r6, r0
 800785e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007860:	9b04      	ldr	r3, [sp, #16]
 8007862:	2b00      	cmp	r3, #0
 8007864:	dd05      	ble.n	8007872 <_dtoa_r+0x83a>
 8007866:	9903      	ldr	r1, [sp, #12]
 8007868:	461a      	mov	r2, r3
 800786a:	4648      	mov	r0, r9
 800786c:	f000 fd04 	bl	8008278 <__lshift>
 8007870:	9003      	str	r0, [sp, #12]
 8007872:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007874:	2b00      	cmp	r3, #0
 8007876:	dd05      	ble.n	8007884 <_dtoa_r+0x84c>
 8007878:	4621      	mov	r1, r4
 800787a:	461a      	mov	r2, r3
 800787c:	4648      	mov	r0, r9
 800787e:	f000 fcfb 	bl	8008278 <__lshift>
 8007882:	4604      	mov	r4, r0
 8007884:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007886:	2b00      	cmp	r3, #0
 8007888:	d061      	beq.n	800794e <_dtoa_r+0x916>
 800788a:	9803      	ldr	r0, [sp, #12]
 800788c:	4621      	mov	r1, r4
 800788e:	f000 fd5f 	bl	8008350 <__mcmp>
 8007892:	2800      	cmp	r0, #0
 8007894:	da5b      	bge.n	800794e <_dtoa_r+0x916>
 8007896:	2300      	movs	r3, #0
 8007898:	9903      	ldr	r1, [sp, #12]
 800789a:	220a      	movs	r2, #10
 800789c:	4648      	mov	r0, r9
 800789e:	f000 fafd 	bl	8007e9c <__multadd>
 80078a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80078a4:	9003      	str	r0, [sp, #12]
 80078a6:	f107 38ff 	add.w	r8, r7, #4294967295
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	f000 8177 	beq.w	8007b9e <_dtoa_r+0xb66>
 80078b0:	4629      	mov	r1, r5
 80078b2:	2300      	movs	r3, #0
 80078b4:	220a      	movs	r2, #10
 80078b6:	4648      	mov	r0, r9
 80078b8:	f000 faf0 	bl	8007e9c <__multadd>
 80078bc:	f1bb 0f00 	cmp.w	fp, #0
 80078c0:	4605      	mov	r5, r0
 80078c2:	dc6f      	bgt.n	80079a4 <_dtoa_r+0x96c>
 80078c4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80078c6:	2b02      	cmp	r3, #2
 80078c8:	dc49      	bgt.n	800795e <_dtoa_r+0x926>
 80078ca:	e06b      	b.n	80079a4 <_dtoa_r+0x96c>
 80078cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80078ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80078d2:	e73c      	b.n	800774e <_dtoa_r+0x716>
 80078d4:	3fe00000 	.word	0x3fe00000
 80078d8:	40240000 	.word	0x40240000
 80078dc:	9b08      	ldr	r3, [sp, #32]
 80078de:	1e5c      	subs	r4, r3, #1
 80078e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078e2:	42a3      	cmp	r3, r4
 80078e4:	db09      	blt.n	80078fa <_dtoa_r+0x8c2>
 80078e6:	1b1c      	subs	r4, r3, r4
 80078e8:	9b08      	ldr	r3, [sp, #32]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f6bf af30 	bge.w	8007750 <_dtoa_r+0x718>
 80078f0:	9b04      	ldr	r3, [sp, #16]
 80078f2:	9a08      	ldr	r2, [sp, #32]
 80078f4:	1a9e      	subs	r6, r3, r2
 80078f6:	2300      	movs	r3, #0
 80078f8:	e72b      	b.n	8007752 <_dtoa_r+0x71a>
 80078fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80078fe:	940a      	str	r4, [sp, #40]	@ 0x28
 8007900:	1ae3      	subs	r3, r4, r3
 8007902:	441a      	add	r2, r3
 8007904:	9e04      	ldr	r6, [sp, #16]
 8007906:	9b08      	ldr	r3, [sp, #32]
 8007908:	920e      	str	r2, [sp, #56]	@ 0x38
 800790a:	2400      	movs	r4, #0
 800790c:	e721      	b.n	8007752 <_dtoa_r+0x71a>
 800790e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007910:	9e04      	ldr	r6, [sp, #16]
 8007912:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007914:	e728      	b.n	8007768 <_dtoa_r+0x730>
 8007916:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800791a:	e751      	b.n	80077c0 <_dtoa_r+0x788>
 800791c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800791e:	9903      	ldr	r1, [sp, #12]
 8007920:	e750      	b.n	80077c4 <_dtoa_r+0x78c>
 8007922:	f8cd 800c 	str.w	r8, [sp, #12]
 8007926:	e751      	b.n	80077cc <_dtoa_r+0x794>
 8007928:	2300      	movs	r3, #0
 800792a:	e779      	b.n	8007820 <_dtoa_r+0x7e8>
 800792c:	9b06      	ldr	r3, [sp, #24]
 800792e:	e777      	b.n	8007820 <_dtoa_r+0x7e8>
 8007930:	2300      	movs	r3, #0
 8007932:	930a      	str	r3, [sp, #40]	@ 0x28
 8007934:	e779      	b.n	800782a <_dtoa_r+0x7f2>
 8007936:	d093      	beq.n	8007860 <_dtoa_r+0x828>
 8007938:	9a04      	ldr	r2, [sp, #16]
 800793a:	331c      	adds	r3, #28
 800793c:	441a      	add	r2, r3
 800793e:	9204      	str	r2, [sp, #16]
 8007940:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007942:	441a      	add	r2, r3
 8007944:	441e      	add	r6, r3
 8007946:	9209      	str	r2, [sp, #36]	@ 0x24
 8007948:	e78a      	b.n	8007860 <_dtoa_r+0x828>
 800794a:	4603      	mov	r3, r0
 800794c:	e7f4      	b.n	8007938 <_dtoa_r+0x900>
 800794e:	9b08      	ldr	r3, [sp, #32]
 8007950:	2b00      	cmp	r3, #0
 8007952:	46b8      	mov	r8, r7
 8007954:	dc20      	bgt.n	8007998 <_dtoa_r+0x960>
 8007956:	469b      	mov	fp, r3
 8007958:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800795a:	2b02      	cmp	r3, #2
 800795c:	dd1e      	ble.n	800799c <_dtoa_r+0x964>
 800795e:	f1bb 0f00 	cmp.w	fp, #0
 8007962:	f47f adb1 	bne.w	80074c8 <_dtoa_r+0x490>
 8007966:	4621      	mov	r1, r4
 8007968:	465b      	mov	r3, fp
 800796a:	2205      	movs	r2, #5
 800796c:	4648      	mov	r0, r9
 800796e:	f000 fa95 	bl	8007e9c <__multadd>
 8007972:	4601      	mov	r1, r0
 8007974:	4604      	mov	r4, r0
 8007976:	9803      	ldr	r0, [sp, #12]
 8007978:	f000 fcea 	bl	8008350 <__mcmp>
 800797c:	2800      	cmp	r0, #0
 800797e:	f77f ada3 	ble.w	80074c8 <_dtoa_r+0x490>
 8007982:	4656      	mov	r6, sl
 8007984:	2331      	movs	r3, #49	@ 0x31
 8007986:	f806 3b01 	strb.w	r3, [r6], #1
 800798a:	f108 0801 	add.w	r8, r8, #1
 800798e:	e59f      	b.n	80074d0 <_dtoa_r+0x498>
 8007990:	9c08      	ldr	r4, [sp, #32]
 8007992:	46b8      	mov	r8, r7
 8007994:	4625      	mov	r5, r4
 8007996:	e7f4      	b.n	8007982 <_dtoa_r+0x94a>
 8007998:	f8dd b020 	ldr.w	fp, [sp, #32]
 800799c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800799e:	2b00      	cmp	r3, #0
 80079a0:	f000 8101 	beq.w	8007ba6 <_dtoa_r+0xb6e>
 80079a4:	2e00      	cmp	r6, #0
 80079a6:	dd05      	ble.n	80079b4 <_dtoa_r+0x97c>
 80079a8:	4629      	mov	r1, r5
 80079aa:	4632      	mov	r2, r6
 80079ac:	4648      	mov	r0, r9
 80079ae:	f000 fc63 	bl	8008278 <__lshift>
 80079b2:	4605      	mov	r5, r0
 80079b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d05c      	beq.n	8007a74 <_dtoa_r+0xa3c>
 80079ba:	6869      	ldr	r1, [r5, #4]
 80079bc:	4648      	mov	r0, r9
 80079be:	f000 fa0b 	bl	8007dd8 <_Balloc>
 80079c2:	4606      	mov	r6, r0
 80079c4:	b928      	cbnz	r0, 80079d2 <_dtoa_r+0x99a>
 80079c6:	4b82      	ldr	r3, [pc, #520]	@ (8007bd0 <_dtoa_r+0xb98>)
 80079c8:	4602      	mov	r2, r0
 80079ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80079ce:	f7ff bb47 	b.w	8007060 <_dtoa_r+0x28>
 80079d2:	692a      	ldr	r2, [r5, #16]
 80079d4:	3202      	adds	r2, #2
 80079d6:	0092      	lsls	r2, r2, #2
 80079d8:	f105 010c 	add.w	r1, r5, #12
 80079dc:	300c      	adds	r0, #12
 80079de:	f001 ff51 	bl	8009884 <memcpy>
 80079e2:	2201      	movs	r2, #1
 80079e4:	4631      	mov	r1, r6
 80079e6:	4648      	mov	r0, r9
 80079e8:	f000 fc46 	bl	8008278 <__lshift>
 80079ec:	f10a 0301 	add.w	r3, sl, #1
 80079f0:	9304      	str	r3, [sp, #16]
 80079f2:	eb0a 030b 	add.w	r3, sl, fp
 80079f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80079f8:	9b06      	ldr	r3, [sp, #24]
 80079fa:	f003 0301 	and.w	r3, r3, #1
 80079fe:	462f      	mov	r7, r5
 8007a00:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a02:	4605      	mov	r5, r0
 8007a04:	9b04      	ldr	r3, [sp, #16]
 8007a06:	9803      	ldr	r0, [sp, #12]
 8007a08:	4621      	mov	r1, r4
 8007a0a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007a0e:	f7ff fa8b 	bl	8006f28 <quorem>
 8007a12:	4603      	mov	r3, r0
 8007a14:	3330      	adds	r3, #48	@ 0x30
 8007a16:	9006      	str	r0, [sp, #24]
 8007a18:	4639      	mov	r1, r7
 8007a1a:	9803      	ldr	r0, [sp, #12]
 8007a1c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a1e:	f000 fc97 	bl	8008350 <__mcmp>
 8007a22:	462a      	mov	r2, r5
 8007a24:	9008      	str	r0, [sp, #32]
 8007a26:	4621      	mov	r1, r4
 8007a28:	4648      	mov	r0, r9
 8007a2a:	f000 fcad 	bl	8008388 <__mdiff>
 8007a2e:	68c2      	ldr	r2, [r0, #12]
 8007a30:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a32:	4606      	mov	r6, r0
 8007a34:	bb02      	cbnz	r2, 8007a78 <_dtoa_r+0xa40>
 8007a36:	4601      	mov	r1, r0
 8007a38:	9803      	ldr	r0, [sp, #12]
 8007a3a:	f000 fc89 	bl	8008350 <__mcmp>
 8007a3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a40:	4602      	mov	r2, r0
 8007a42:	4631      	mov	r1, r6
 8007a44:	4648      	mov	r0, r9
 8007a46:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8007a4a:	f000 fa05 	bl	8007e58 <_Bfree>
 8007a4e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007a50:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007a52:	9e04      	ldr	r6, [sp, #16]
 8007a54:	ea42 0103 	orr.w	r1, r2, r3
 8007a58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a5a:	4319      	orrs	r1, r3
 8007a5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a5e:	d10d      	bne.n	8007a7c <_dtoa_r+0xa44>
 8007a60:	2b39      	cmp	r3, #57	@ 0x39
 8007a62:	d027      	beq.n	8007ab4 <_dtoa_r+0xa7c>
 8007a64:	9a08      	ldr	r2, [sp, #32]
 8007a66:	2a00      	cmp	r2, #0
 8007a68:	dd01      	ble.n	8007a6e <_dtoa_r+0xa36>
 8007a6a:	9b06      	ldr	r3, [sp, #24]
 8007a6c:	3331      	adds	r3, #49	@ 0x31
 8007a6e:	f88b 3000 	strb.w	r3, [fp]
 8007a72:	e52e      	b.n	80074d2 <_dtoa_r+0x49a>
 8007a74:	4628      	mov	r0, r5
 8007a76:	e7b9      	b.n	80079ec <_dtoa_r+0x9b4>
 8007a78:	2201      	movs	r2, #1
 8007a7a:	e7e2      	b.n	8007a42 <_dtoa_r+0xa0a>
 8007a7c:	9908      	ldr	r1, [sp, #32]
 8007a7e:	2900      	cmp	r1, #0
 8007a80:	db04      	blt.n	8007a8c <_dtoa_r+0xa54>
 8007a82:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8007a84:	4301      	orrs	r1, r0
 8007a86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a88:	4301      	orrs	r1, r0
 8007a8a:	d120      	bne.n	8007ace <_dtoa_r+0xa96>
 8007a8c:	2a00      	cmp	r2, #0
 8007a8e:	ddee      	ble.n	8007a6e <_dtoa_r+0xa36>
 8007a90:	9903      	ldr	r1, [sp, #12]
 8007a92:	9304      	str	r3, [sp, #16]
 8007a94:	2201      	movs	r2, #1
 8007a96:	4648      	mov	r0, r9
 8007a98:	f000 fbee 	bl	8008278 <__lshift>
 8007a9c:	4621      	mov	r1, r4
 8007a9e:	9003      	str	r0, [sp, #12]
 8007aa0:	f000 fc56 	bl	8008350 <__mcmp>
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	9b04      	ldr	r3, [sp, #16]
 8007aa8:	dc02      	bgt.n	8007ab0 <_dtoa_r+0xa78>
 8007aaa:	d1e0      	bne.n	8007a6e <_dtoa_r+0xa36>
 8007aac:	07da      	lsls	r2, r3, #31
 8007aae:	d5de      	bpl.n	8007a6e <_dtoa_r+0xa36>
 8007ab0:	2b39      	cmp	r3, #57	@ 0x39
 8007ab2:	d1da      	bne.n	8007a6a <_dtoa_r+0xa32>
 8007ab4:	2339      	movs	r3, #57	@ 0x39
 8007ab6:	f88b 3000 	strb.w	r3, [fp]
 8007aba:	4633      	mov	r3, r6
 8007abc:	461e      	mov	r6, r3
 8007abe:	3b01      	subs	r3, #1
 8007ac0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007ac4:	2a39      	cmp	r2, #57	@ 0x39
 8007ac6:	d04e      	beq.n	8007b66 <_dtoa_r+0xb2e>
 8007ac8:	3201      	adds	r2, #1
 8007aca:	701a      	strb	r2, [r3, #0]
 8007acc:	e501      	b.n	80074d2 <_dtoa_r+0x49a>
 8007ace:	2a00      	cmp	r2, #0
 8007ad0:	dd03      	ble.n	8007ada <_dtoa_r+0xaa2>
 8007ad2:	2b39      	cmp	r3, #57	@ 0x39
 8007ad4:	d0ee      	beq.n	8007ab4 <_dtoa_r+0xa7c>
 8007ad6:	3301      	adds	r3, #1
 8007ad8:	e7c9      	b.n	8007a6e <_dtoa_r+0xa36>
 8007ada:	9a04      	ldr	r2, [sp, #16]
 8007adc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007ade:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007ae2:	428a      	cmp	r2, r1
 8007ae4:	d028      	beq.n	8007b38 <_dtoa_r+0xb00>
 8007ae6:	9903      	ldr	r1, [sp, #12]
 8007ae8:	2300      	movs	r3, #0
 8007aea:	220a      	movs	r2, #10
 8007aec:	4648      	mov	r0, r9
 8007aee:	f000 f9d5 	bl	8007e9c <__multadd>
 8007af2:	42af      	cmp	r7, r5
 8007af4:	9003      	str	r0, [sp, #12]
 8007af6:	f04f 0300 	mov.w	r3, #0
 8007afa:	f04f 020a 	mov.w	r2, #10
 8007afe:	4639      	mov	r1, r7
 8007b00:	4648      	mov	r0, r9
 8007b02:	d107      	bne.n	8007b14 <_dtoa_r+0xadc>
 8007b04:	f000 f9ca 	bl	8007e9c <__multadd>
 8007b08:	4607      	mov	r7, r0
 8007b0a:	4605      	mov	r5, r0
 8007b0c:	9b04      	ldr	r3, [sp, #16]
 8007b0e:	3301      	adds	r3, #1
 8007b10:	9304      	str	r3, [sp, #16]
 8007b12:	e777      	b.n	8007a04 <_dtoa_r+0x9cc>
 8007b14:	f000 f9c2 	bl	8007e9c <__multadd>
 8007b18:	4629      	mov	r1, r5
 8007b1a:	4607      	mov	r7, r0
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	220a      	movs	r2, #10
 8007b20:	4648      	mov	r0, r9
 8007b22:	f000 f9bb 	bl	8007e9c <__multadd>
 8007b26:	4605      	mov	r5, r0
 8007b28:	e7f0      	b.n	8007b0c <_dtoa_r+0xad4>
 8007b2a:	f1bb 0f00 	cmp.w	fp, #0
 8007b2e:	bfcc      	ite	gt
 8007b30:	465e      	movgt	r6, fp
 8007b32:	2601      	movle	r6, #1
 8007b34:	4456      	add	r6, sl
 8007b36:	2700      	movs	r7, #0
 8007b38:	9903      	ldr	r1, [sp, #12]
 8007b3a:	9304      	str	r3, [sp, #16]
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	4648      	mov	r0, r9
 8007b40:	f000 fb9a 	bl	8008278 <__lshift>
 8007b44:	4621      	mov	r1, r4
 8007b46:	9003      	str	r0, [sp, #12]
 8007b48:	f000 fc02 	bl	8008350 <__mcmp>
 8007b4c:	2800      	cmp	r0, #0
 8007b4e:	dcb4      	bgt.n	8007aba <_dtoa_r+0xa82>
 8007b50:	d102      	bne.n	8007b58 <_dtoa_r+0xb20>
 8007b52:	9b04      	ldr	r3, [sp, #16]
 8007b54:	07db      	lsls	r3, r3, #31
 8007b56:	d4b0      	bmi.n	8007aba <_dtoa_r+0xa82>
 8007b58:	4633      	mov	r3, r6
 8007b5a:	461e      	mov	r6, r3
 8007b5c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b60:	2a30      	cmp	r2, #48	@ 0x30
 8007b62:	d0fa      	beq.n	8007b5a <_dtoa_r+0xb22>
 8007b64:	e4b5      	b.n	80074d2 <_dtoa_r+0x49a>
 8007b66:	459a      	cmp	sl, r3
 8007b68:	d1a8      	bne.n	8007abc <_dtoa_r+0xa84>
 8007b6a:	2331      	movs	r3, #49	@ 0x31
 8007b6c:	f108 0801 	add.w	r8, r8, #1
 8007b70:	f88a 3000 	strb.w	r3, [sl]
 8007b74:	e4ad      	b.n	80074d2 <_dtoa_r+0x49a>
 8007b76:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007b78:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007bd4 <_dtoa_r+0xb9c>
 8007b7c:	b11b      	cbz	r3, 8007b86 <_dtoa_r+0xb4e>
 8007b7e:	f10a 0308 	add.w	r3, sl, #8
 8007b82:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007b84:	6013      	str	r3, [r2, #0]
 8007b86:	4650      	mov	r0, sl
 8007b88:	b017      	add	sp, #92	@ 0x5c
 8007b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b8e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007b90:	2b01      	cmp	r3, #1
 8007b92:	f77f ae2e 	ble.w	80077f2 <_dtoa_r+0x7ba>
 8007b96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b98:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b9a:	2001      	movs	r0, #1
 8007b9c:	e64d      	b.n	800783a <_dtoa_r+0x802>
 8007b9e:	f1bb 0f00 	cmp.w	fp, #0
 8007ba2:	f77f aed9 	ble.w	8007958 <_dtoa_r+0x920>
 8007ba6:	4656      	mov	r6, sl
 8007ba8:	9803      	ldr	r0, [sp, #12]
 8007baa:	4621      	mov	r1, r4
 8007bac:	f7ff f9bc 	bl	8006f28 <quorem>
 8007bb0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007bb4:	f806 3b01 	strb.w	r3, [r6], #1
 8007bb8:	eba6 020a 	sub.w	r2, r6, sl
 8007bbc:	4593      	cmp	fp, r2
 8007bbe:	ddb4      	ble.n	8007b2a <_dtoa_r+0xaf2>
 8007bc0:	9903      	ldr	r1, [sp, #12]
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	220a      	movs	r2, #10
 8007bc6:	4648      	mov	r0, r9
 8007bc8:	f000 f968 	bl	8007e9c <__multadd>
 8007bcc:	9003      	str	r0, [sp, #12]
 8007bce:	e7eb      	b.n	8007ba8 <_dtoa_r+0xb70>
 8007bd0:	0800a6f5 	.word	0x0800a6f5
 8007bd4:	0800a679 	.word	0x0800a679

08007bd8 <_free_r>:
 8007bd8:	b538      	push	{r3, r4, r5, lr}
 8007bda:	4605      	mov	r5, r0
 8007bdc:	2900      	cmp	r1, #0
 8007bde:	d041      	beq.n	8007c64 <_free_r+0x8c>
 8007be0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007be4:	1f0c      	subs	r4, r1, #4
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	bfb8      	it	lt
 8007bea:	18e4      	addlt	r4, r4, r3
 8007bec:	f000 f8e8 	bl	8007dc0 <__malloc_lock>
 8007bf0:	4a1d      	ldr	r2, [pc, #116]	@ (8007c68 <_free_r+0x90>)
 8007bf2:	6813      	ldr	r3, [r2, #0]
 8007bf4:	b933      	cbnz	r3, 8007c04 <_free_r+0x2c>
 8007bf6:	6063      	str	r3, [r4, #4]
 8007bf8:	6014      	str	r4, [r2, #0]
 8007bfa:	4628      	mov	r0, r5
 8007bfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c00:	f000 b8e4 	b.w	8007dcc <__malloc_unlock>
 8007c04:	42a3      	cmp	r3, r4
 8007c06:	d908      	bls.n	8007c1a <_free_r+0x42>
 8007c08:	6820      	ldr	r0, [r4, #0]
 8007c0a:	1821      	adds	r1, r4, r0
 8007c0c:	428b      	cmp	r3, r1
 8007c0e:	bf01      	itttt	eq
 8007c10:	6819      	ldreq	r1, [r3, #0]
 8007c12:	685b      	ldreq	r3, [r3, #4]
 8007c14:	1809      	addeq	r1, r1, r0
 8007c16:	6021      	streq	r1, [r4, #0]
 8007c18:	e7ed      	b.n	8007bf6 <_free_r+0x1e>
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	b10b      	cbz	r3, 8007c24 <_free_r+0x4c>
 8007c20:	42a3      	cmp	r3, r4
 8007c22:	d9fa      	bls.n	8007c1a <_free_r+0x42>
 8007c24:	6811      	ldr	r1, [r2, #0]
 8007c26:	1850      	adds	r0, r2, r1
 8007c28:	42a0      	cmp	r0, r4
 8007c2a:	d10b      	bne.n	8007c44 <_free_r+0x6c>
 8007c2c:	6820      	ldr	r0, [r4, #0]
 8007c2e:	4401      	add	r1, r0
 8007c30:	1850      	adds	r0, r2, r1
 8007c32:	4283      	cmp	r3, r0
 8007c34:	6011      	str	r1, [r2, #0]
 8007c36:	d1e0      	bne.n	8007bfa <_free_r+0x22>
 8007c38:	6818      	ldr	r0, [r3, #0]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	6053      	str	r3, [r2, #4]
 8007c3e:	4408      	add	r0, r1
 8007c40:	6010      	str	r0, [r2, #0]
 8007c42:	e7da      	b.n	8007bfa <_free_r+0x22>
 8007c44:	d902      	bls.n	8007c4c <_free_r+0x74>
 8007c46:	230c      	movs	r3, #12
 8007c48:	602b      	str	r3, [r5, #0]
 8007c4a:	e7d6      	b.n	8007bfa <_free_r+0x22>
 8007c4c:	6820      	ldr	r0, [r4, #0]
 8007c4e:	1821      	adds	r1, r4, r0
 8007c50:	428b      	cmp	r3, r1
 8007c52:	bf04      	itt	eq
 8007c54:	6819      	ldreq	r1, [r3, #0]
 8007c56:	685b      	ldreq	r3, [r3, #4]
 8007c58:	6063      	str	r3, [r4, #4]
 8007c5a:	bf04      	itt	eq
 8007c5c:	1809      	addeq	r1, r1, r0
 8007c5e:	6021      	streq	r1, [r4, #0]
 8007c60:	6054      	str	r4, [r2, #4]
 8007c62:	e7ca      	b.n	8007bfa <_free_r+0x22>
 8007c64:	bd38      	pop	{r3, r4, r5, pc}
 8007c66:	bf00      	nop
 8007c68:	20000418 	.word	0x20000418

08007c6c <malloc>:
 8007c6c:	4b02      	ldr	r3, [pc, #8]	@ (8007c78 <malloc+0xc>)
 8007c6e:	4601      	mov	r1, r0
 8007c70:	6818      	ldr	r0, [r3, #0]
 8007c72:	f000 b825 	b.w	8007cc0 <_malloc_r>
 8007c76:	bf00      	nop
 8007c78:	2000001c 	.word	0x2000001c

08007c7c <sbrk_aligned>:
 8007c7c:	b570      	push	{r4, r5, r6, lr}
 8007c7e:	4e0f      	ldr	r6, [pc, #60]	@ (8007cbc <sbrk_aligned+0x40>)
 8007c80:	460c      	mov	r4, r1
 8007c82:	6831      	ldr	r1, [r6, #0]
 8007c84:	4605      	mov	r5, r0
 8007c86:	b911      	cbnz	r1, 8007c8e <sbrk_aligned+0x12>
 8007c88:	f001 fdec 	bl	8009864 <_sbrk_r>
 8007c8c:	6030      	str	r0, [r6, #0]
 8007c8e:	4621      	mov	r1, r4
 8007c90:	4628      	mov	r0, r5
 8007c92:	f001 fde7 	bl	8009864 <_sbrk_r>
 8007c96:	1c43      	adds	r3, r0, #1
 8007c98:	d103      	bne.n	8007ca2 <sbrk_aligned+0x26>
 8007c9a:	f04f 34ff 	mov.w	r4, #4294967295
 8007c9e:	4620      	mov	r0, r4
 8007ca0:	bd70      	pop	{r4, r5, r6, pc}
 8007ca2:	1cc4      	adds	r4, r0, #3
 8007ca4:	f024 0403 	bic.w	r4, r4, #3
 8007ca8:	42a0      	cmp	r0, r4
 8007caa:	d0f8      	beq.n	8007c9e <sbrk_aligned+0x22>
 8007cac:	1a21      	subs	r1, r4, r0
 8007cae:	4628      	mov	r0, r5
 8007cb0:	f001 fdd8 	bl	8009864 <_sbrk_r>
 8007cb4:	3001      	adds	r0, #1
 8007cb6:	d1f2      	bne.n	8007c9e <sbrk_aligned+0x22>
 8007cb8:	e7ef      	b.n	8007c9a <sbrk_aligned+0x1e>
 8007cba:	bf00      	nop
 8007cbc:	20000414 	.word	0x20000414

08007cc0 <_malloc_r>:
 8007cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cc4:	1ccd      	adds	r5, r1, #3
 8007cc6:	f025 0503 	bic.w	r5, r5, #3
 8007cca:	3508      	adds	r5, #8
 8007ccc:	2d0c      	cmp	r5, #12
 8007cce:	bf38      	it	cc
 8007cd0:	250c      	movcc	r5, #12
 8007cd2:	2d00      	cmp	r5, #0
 8007cd4:	4606      	mov	r6, r0
 8007cd6:	db01      	blt.n	8007cdc <_malloc_r+0x1c>
 8007cd8:	42a9      	cmp	r1, r5
 8007cda:	d904      	bls.n	8007ce6 <_malloc_r+0x26>
 8007cdc:	230c      	movs	r3, #12
 8007cde:	6033      	str	r3, [r6, #0]
 8007ce0:	2000      	movs	r0, #0
 8007ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ce6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007dbc <_malloc_r+0xfc>
 8007cea:	f000 f869 	bl	8007dc0 <__malloc_lock>
 8007cee:	f8d8 3000 	ldr.w	r3, [r8]
 8007cf2:	461c      	mov	r4, r3
 8007cf4:	bb44      	cbnz	r4, 8007d48 <_malloc_r+0x88>
 8007cf6:	4629      	mov	r1, r5
 8007cf8:	4630      	mov	r0, r6
 8007cfa:	f7ff ffbf 	bl	8007c7c <sbrk_aligned>
 8007cfe:	1c43      	adds	r3, r0, #1
 8007d00:	4604      	mov	r4, r0
 8007d02:	d158      	bne.n	8007db6 <_malloc_r+0xf6>
 8007d04:	f8d8 4000 	ldr.w	r4, [r8]
 8007d08:	4627      	mov	r7, r4
 8007d0a:	2f00      	cmp	r7, #0
 8007d0c:	d143      	bne.n	8007d96 <_malloc_r+0xd6>
 8007d0e:	2c00      	cmp	r4, #0
 8007d10:	d04b      	beq.n	8007daa <_malloc_r+0xea>
 8007d12:	6823      	ldr	r3, [r4, #0]
 8007d14:	4639      	mov	r1, r7
 8007d16:	4630      	mov	r0, r6
 8007d18:	eb04 0903 	add.w	r9, r4, r3
 8007d1c:	f001 fda2 	bl	8009864 <_sbrk_r>
 8007d20:	4581      	cmp	r9, r0
 8007d22:	d142      	bne.n	8007daa <_malloc_r+0xea>
 8007d24:	6821      	ldr	r1, [r4, #0]
 8007d26:	1a6d      	subs	r5, r5, r1
 8007d28:	4629      	mov	r1, r5
 8007d2a:	4630      	mov	r0, r6
 8007d2c:	f7ff ffa6 	bl	8007c7c <sbrk_aligned>
 8007d30:	3001      	adds	r0, #1
 8007d32:	d03a      	beq.n	8007daa <_malloc_r+0xea>
 8007d34:	6823      	ldr	r3, [r4, #0]
 8007d36:	442b      	add	r3, r5
 8007d38:	6023      	str	r3, [r4, #0]
 8007d3a:	f8d8 3000 	ldr.w	r3, [r8]
 8007d3e:	685a      	ldr	r2, [r3, #4]
 8007d40:	bb62      	cbnz	r2, 8007d9c <_malloc_r+0xdc>
 8007d42:	f8c8 7000 	str.w	r7, [r8]
 8007d46:	e00f      	b.n	8007d68 <_malloc_r+0xa8>
 8007d48:	6822      	ldr	r2, [r4, #0]
 8007d4a:	1b52      	subs	r2, r2, r5
 8007d4c:	d420      	bmi.n	8007d90 <_malloc_r+0xd0>
 8007d4e:	2a0b      	cmp	r2, #11
 8007d50:	d917      	bls.n	8007d82 <_malloc_r+0xc2>
 8007d52:	1961      	adds	r1, r4, r5
 8007d54:	42a3      	cmp	r3, r4
 8007d56:	6025      	str	r5, [r4, #0]
 8007d58:	bf18      	it	ne
 8007d5a:	6059      	strne	r1, [r3, #4]
 8007d5c:	6863      	ldr	r3, [r4, #4]
 8007d5e:	bf08      	it	eq
 8007d60:	f8c8 1000 	streq.w	r1, [r8]
 8007d64:	5162      	str	r2, [r4, r5]
 8007d66:	604b      	str	r3, [r1, #4]
 8007d68:	4630      	mov	r0, r6
 8007d6a:	f000 f82f 	bl	8007dcc <__malloc_unlock>
 8007d6e:	f104 000b 	add.w	r0, r4, #11
 8007d72:	1d23      	adds	r3, r4, #4
 8007d74:	f020 0007 	bic.w	r0, r0, #7
 8007d78:	1ac2      	subs	r2, r0, r3
 8007d7a:	bf1c      	itt	ne
 8007d7c:	1a1b      	subne	r3, r3, r0
 8007d7e:	50a3      	strne	r3, [r4, r2]
 8007d80:	e7af      	b.n	8007ce2 <_malloc_r+0x22>
 8007d82:	6862      	ldr	r2, [r4, #4]
 8007d84:	42a3      	cmp	r3, r4
 8007d86:	bf0c      	ite	eq
 8007d88:	f8c8 2000 	streq.w	r2, [r8]
 8007d8c:	605a      	strne	r2, [r3, #4]
 8007d8e:	e7eb      	b.n	8007d68 <_malloc_r+0xa8>
 8007d90:	4623      	mov	r3, r4
 8007d92:	6864      	ldr	r4, [r4, #4]
 8007d94:	e7ae      	b.n	8007cf4 <_malloc_r+0x34>
 8007d96:	463c      	mov	r4, r7
 8007d98:	687f      	ldr	r7, [r7, #4]
 8007d9a:	e7b6      	b.n	8007d0a <_malloc_r+0x4a>
 8007d9c:	461a      	mov	r2, r3
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	42a3      	cmp	r3, r4
 8007da2:	d1fb      	bne.n	8007d9c <_malloc_r+0xdc>
 8007da4:	2300      	movs	r3, #0
 8007da6:	6053      	str	r3, [r2, #4]
 8007da8:	e7de      	b.n	8007d68 <_malloc_r+0xa8>
 8007daa:	230c      	movs	r3, #12
 8007dac:	6033      	str	r3, [r6, #0]
 8007dae:	4630      	mov	r0, r6
 8007db0:	f000 f80c 	bl	8007dcc <__malloc_unlock>
 8007db4:	e794      	b.n	8007ce0 <_malloc_r+0x20>
 8007db6:	6005      	str	r5, [r0, #0]
 8007db8:	e7d6      	b.n	8007d68 <_malloc_r+0xa8>
 8007dba:	bf00      	nop
 8007dbc:	20000418 	.word	0x20000418

08007dc0 <__malloc_lock>:
 8007dc0:	4801      	ldr	r0, [pc, #4]	@ (8007dc8 <__malloc_lock+0x8>)
 8007dc2:	f7ff b8aa 	b.w	8006f1a <__retarget_lock_acquire_recursive>
 8007dc6:	bf00      	nop
 8007dc8:	20000410 	.word	0x20000410

08007dcc <__malloc_unlock>:
 8007dcc:	4801      	ldr	r0, [pc, #4]	@ (8007dd4 <__malloc_unlock+0x8>)
 8007dce:	f7ff b8a5 	b.w	8006f1c <__retarget_lock_release_recursive>
 8007dd2:	bf00      	nop
 8007dd4:	20000410 	.word	0x20000410

08007dd8 <_Balloc>:
 8007dd8:	b570      	push	{r4, r5, r6, lr}
 8007dda:	69c6      	ldr	r6, [r0, #28]
 8007ddc:	4604      	mov	r4, r0
 8007dde:	460d      	mov	r5, r1
 8007de0:	b976      	cbnz	r6, 8007e00 <_Balloc+0x28>
 8007de2:	2010      	movs	r0, #16
 8007de4:	f7ff ff42 	bl	8007c6c <malloc>
 8007de8:	4602      	mov	r2, r0
 8007dea:	61e0      	str	r0, [r4, #28]
 8007dec:	b920      	cbnz	r0, 8007df8 <_Balloc+0x20>
 8007dee:	4b18      	ldr	r3, [pc, #96]	@ (8007e50 <_Balloc+0x78>)
 8007df0:	4818      	ldr	r0, [pc, #96]	@ (8007e54 <_Balloc+0x7c>)
 8007df2:	216b      	movs	r1, #107	@ 0x6b
 8007df4:	f001 fd5a 	bl	80098ac <__assert_func>
 8007df8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007dfc:	6006      	str	r6, [r0, #0]
 8007dfe:	60c6      	str	r6, [r0, #12]
 8007e00:	69e6      	ldr	r6, [r4, #28]
 8007e02:	68f3      	ldr	r3, [r6, #12]
 8007e04:	b183      	cbz	r3, 8007e28 <_Balloc+0x50>
 8007e06:	69e3      	ldr	r3, [r4, #28]
 8007e08:	68db      	ldr	r3, [r3, #12]
 8007e0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e0e:	b9b8      	cbnz	r0, 8007e40 <_Balloc+0x68>
 8007e10:	2101      	movs	r1, #1
 8007e12:	fa01 f605 	lsl.w	r6, r1, r5
 8007e16:	1d72      	adds	r2, r6, #5
 8007e18:	0092      	lsls	r2, r2, #2
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	f001 fd64 	bl	80098e8 <_calloc_r>
 8007e20:	b160      	cbz	r0, 8007e3c <_Balloc+0x64>
 8007e22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e26:	e00e      	b.n	8007e46 <_Balloc+0x6e>
 8007e28:	2221      	movs	r2, #33	@ 0x21
 8007e2a:	2104      	movs	r1, #4
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	f001 fd5b 	bl	80098e8 <_calloc_r>
 8007e32:	69e3      	ldr	r3, [r4, #28]
 8007e34:	60f0      	str	r0, [r6, #12]
 8007e36:	68db      	ldr	r3, [r3, #12]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d1e4      	bne.n	8007e06 <_Balloc+0x2e>
 8007e3c:	2000      	movs	r0, #0
 8007e3e:	bd70      	pop	{r4, r5, r6, pc}
 8007e40:	6802      	ldr	r2, [r0, #0]
 8007e42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e46:	2300      	movs	r3, #0
 8007e48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e4c:	e7f7      	b.n	8007e3e <_Balloc+0x66>
 8007e4e:	bf00      	nop
 8007e50:	0800a686 	.word	0x0800a686
 8007e54:	0800a706 	.word	0x0800a706

08007e58 <_Bfree>:
 8007e58:	b570      	push	{r4, r5, r6, lr}
 8007e5a:	69c6      	ldr	r6, [r0, #28]
 8007e5c:	4605      	mov	r5, r0
 8007e5e:	460c      	mov	r4, r1
 8007e60:	b976      	cbnz	r6, 8007e80 <_Bfree+0x28>
 8007e62:	2010      	movs	r0, #16
 8007e64:	f7ff ff02 	bl	8007c6c <malloc>
 8007e68:	4602      	mov	r2, r0
 8007e6a:	61e8      	str	r0, [r5, #28]
 8007e6c:	b920      	cbnz	r0, 8007e78 <_Bfree+0x20>
 8007e6e:	4b09      	ldr	r3, [pc, #36]	@ (8007e94 <_Bfree+0x3c>)
 8007e70:	4809      	ldr	r0, [pc, #36]	@ (8007e98 <_Bfree+0x40>)
 8007e72:	218f      	movs	r1, #143	@ 0x8f
 8007e74:	f001 fd1a 	bl	80098ac <__assert_func>
 8007e78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e7c:	6006      	str	r6, [r0, #0]
 8007e7e:	60c6      	str	r6, [r0, #12]
 8007e80:	b13c      	cbz	r4, 8007e92 <_Bfree+0x3a>
 8007e82:	69eb      	ldr	r3, [r5, #28]
 8007e84:	6862      	ldr	r2, [r4, #4]
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e8c:	6021      	str	r1, [r4, #0]
 8007e8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007e92:	bd70      	pop	{r4, r5, r6, pc}
 8007e94:	0800a686 	.word	0x0800a686
 8007e98:	0800a706 	.word	0x0800a706

08007e9c <__multadd>:
 8007e9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ea0:	690d      	ldr	r5, [r1, #16]
 8007ea2:	4607      	mov	r7, r0
 8007ea4:	460c      	mov	r4, r1
 8007ea6:	461e      	mov	r6, r3
 8007ea8:	f101 0c14 	add.w	ip, r1, #20
 8007eac:	2000      	movs	r0, #0
 8007eae:	f8dc 3000 	ldr.w	r3, [ip]
 8007eb2:	b299      	uxth	r1, r3
 8007eb4:	fb02 6101 	mla	r1, r2, r1, r6
 8007eb8:	0c1e      	lsrs	r6, r3, #16
 8007eba:	0c0b      	lsrs	r3, r1, #16
 8007ebc:	fb02 3306 	mla	r3, r2, r6, r3
 8007ec0:	b289      	uxth	r1, r1
 8007ec2:	3001      	adds	r0, #1
 8007ec4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ec8:	4285      	cmp	r5, r0
 8007eca:	f84c 1b04 	str.w	r1, [ip], #4
 8007ece:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007ed2:	dcec      	bgt.n	8007eae <__multadd+0x12>
 8007ed4:	b30e      	cbz	r6, 8007f1a <__multadd+0x7e>
 8007ed6:	68a3      	ldr	r3, [r4, #8]
 8007ed8:	42ab      	cmp	r3, r5
 8007eda:	dc19      	bgt.n	8007f10 <__multadd+0x74>
 8007edc:	6861      	ldr	r1, [r4, #4]
 8007ede:	4638      	mov	r0, r7
 8007ee0:	3101      	adds	r1, #1
 8007ee2:	f7ff ff79 	bl	8007dd8 <_Balloc>
 8007ee6:	4680      	mov	r8, r0
 8007ee8:	b928      	cbnz	r0, 8007ef6 <__multadd+0x5a>
 8007eea:	4602      	mov	r2, r0
 8007eec:	4b0c      	ldr	r3, [pc, #48]	@ (8007f20 <__multadd+0x84>)
 8007eee:	480d      	ldr	r0, [pc, #52]	@ (8007f24 <__multadd+0x88>)
 8007ef0:	21ba      	movs	r1, #186	@ 0xba
 8007ef2:	f001 fcdb 	bl	80098ac <__assert_func>
 8007ef6:	6922      	ldr	r2, [r4, #16]
 8007ef8:	3202      	adds	r2, #2
 8007efa:	f104 010c 	add.w	r1, r4, #12
 8007efe:	0092      	lsls	r2, r2, #2
 8007f00:	300c      	adds	r0, #12
 8007f02:	f001 fcbf 	bl	8009884 <memcpy>
 8007f06:	4621      	mov	r1, r4
 8007f08:	4638      	mov	r0, r7
 8007f0a:	f7ff ffa5 	bl	8007e58 <_Bfree>
 8007f0e:	4644      	mov	r4, r8
 8007f10:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f14:	3501      	adds	r5, #1
 8007f16:	615e      	str	r6, [r3, #20]
 8007f18:	6125      	str	r5, [r4, #16]
 8007f1a:	4620      	mov	r0, r4
 8007f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f20:	0800a6f5 	.word	0x0800a6f5
 8007f24:	0800a706 	.word	0x0800a706

08007f28 <__s2b>:
 8007f28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f2c:	460c      	mov	r4, r1
 8007f2e:	4615      	mov	r5, r2
 8007f30:	461f      	mov	r7, r3
 8007f32:	2209      	movs	r2, #9
 8007f34:	3308      	adds	r3, #8
 8007f36:	4606      	mov	r6, r0
 8007f38:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f3c:	2100      	movs	r1, #0
 8007f3e:	2201      	movs	r2, #1
 8007f40:	429a      	cmp	r2, r3
 8007f42:	db09      	blt.n	8007f58 <__s2b+0x30>
 8007f44:	4630      	mov	r0, r6
 8007f46:	f7ff ff47 	bl	8007dd8 <_Balloc>
 8007f4a:	b940      	cbnz	r0, 8007f5e <__s2b+0x36>
 8007f4c:	4602      	mov	r2, r0
 8007f4e:	4b19      	ldr	r3, [pc, #100]	@ (8007fb4 <__s2b+0x8c>)
 8007f50:	4819      	ldr	r0, [pc, #100]	@ (8007fb8 <__s2b+0x90>)
 8007f52:	21d3      	movs	r1, #211	@ 0xd3
 8007f54:	f001 fcaa 	bl	80098ac <__assert_func>
 8007f58:	0052      	lsls	r2, r2, #1
 8007f5a:	3101      	adds	r1, #1
 8007f5c:	e7f0      	b.n	8007f40 <__s2b+0x18>
 8007f5e:	9b08      	ldr	r3, [sp, #32]
 8007f60:	6143      	str	r3, [r0, #20]
 8007f62:	2d09      	cmp	r5, #9
 8007f64:	f04f 0301 	mov.w	r3, #1
 8007f68:	6103      	str	r3, [r0, #16]
 8007f6a:	dd16      	ble.n	8007f9a <__s2b+0x72>
 8007f6c:	f104 0909 	add.w	r9, r4, #9
 8007f70:	46c8      	mov	r8, r9
 8007f72:	442c      	add	r4, r5
 8007f74:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007f78:	4601      	mov	r1, r0
 8007f7a:	3b30      	subs	r3, #48	@ 0x30
 8007f7c:	220a      	movs	r2, #10
 8007f7e:	4630      	mov	r0, r6
 8007f80:	f7ff ff8c 	bl	8007e9c <__multadd>
 8007f84:	45a0      	cmp	r8, r4
 8007f86:	d1f5      	bne.n	8007f74 <__s2b+0x4c>
 8007f88:	f1a5 0408 	sub.w	r4, r5, #8
 8007f8c:	444c      	add	r4, r9
 8007f8e:	1b2d      	subs	r5, r5, r4
 8007f90:	1963      	adds	r3, r4, r5
 8007f92:	42bb      	cmp	r3, r7
 8007f94:	db04      	blt.n	8007fa0 <__s2b+0x78>
 8007f96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f9a:	340a      	adds	r4, #10
 8007f9c:	2509      	movs	r5, #9
 8007f9e:	e7f6      	b.n	8007f8e <__s2b+0x66>
 8007fa0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007fa4:	4601      	mov	r1, r0
 8007fa6:	3b30      	subs	r3, #48	@ 0x30
 8007fa8:	220a      	movs	r2, #10
 8007faa:	4630      	mov	r0, r6
 8007fac:	f7ff ff76 	bl	8007e9c <__multadd>
 8007fb0:	e7ee      	b.n	8007f90 <__s2b+0x68>
 8007fb2:	bf00      	nop
 8007fb4:	0800a6f5 	.word	0x0800a6f5
 8007fb8:	0800a706 	.word	0x0800a706

08007fbc <__hi0bits>:
 8007fbc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	bf36      	itet	cc
 8007fc4:	0403      	lslcc	r3, r0, #16
 8007fc6:	2000      	movcs	r0, #0
 8007fc8:	2010      	movcc	r0, #16
 8007fca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007fce:	bf3c      	itt	cc
 8007fd0:	021b      	lslcc	r3, r3, #8
 8007fd2:	3008      	addcc	r0, #8
 8007fd4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007fd8:	bf3c      	itt	cc
 8007fda:	011b      	lslcc	r3, r3, #4
 8007fdc:	3004      	addcc	r0, #4
 8007fde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fe2:	bf3c      	itt	cc
 8007fe4:	009b      	lslcc	r3, r3, #2
 8007fe6:	3002      	addcc	r0, #2
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	db05      	blt.n	8007ff8 <__hi0bits+0x3c>
 8007fec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007ff0:	f100 0001 	add.w	r0, r0, #1
 8007ff4:	bf08      	it	eq
 8007ff6:	2020      	moveq	r0, #32
 8007ff8:	4770      	bx	lr

08007ffa <__lo0bits>:
 8007ffa:	6803      	ldr	r3, [r0, #0]
 8007ffc:	4602      	mov	r2, r0
 8007ffe:	f013 0007 	ands.w	r0, r3, #7
 8008002:	d00b      	beq.n	800801c <__lo0bits+0x22>
 8008004:	07d9      	lsls	r1, r3, #31
 8008006:	d421      	bmi.n	800804c <__lo0bits+0x52>
 8008008:	0798      	lsls	r0, r3, #30
 800800a:	bf49      	itett	mi
 800800c:	085b      	lsrmi	r3, r3, #1
 800800e:	089b      	lsrpl	r3, r3, #2
 8008010:	2001      	movmi	r0, #1
 8008012:	6013      	strmi	r3, [r2, #0]
 8008014:	bf5c      	itt	pl
 8008016:	6013      	strpl	r3, [r2, #0]
 8008018:	2002      	movpl	r0, #2
 800801a:	4770      	bx	lr
 800801c:	b299      	uxth	r1, r3
 800801e:	b909      	cbnz	r1, 8008024 <__lo0bits+0x2a>
 8008020:	0c1b      	lsrs	r3, r3, #16
 8008022:	2010      	movs	r0, #16
 8008024:	b2d9      	uxtb	r1, r3
 8008026:	b909      	cbnz	r1, 800802c <__lo0bits+0x32>
 8008028:	3008      	adds	r0, #8
 800802a:	0a1b      	lsrs	r3, r3, #8
 800802c:	0719      	lsls	r1, r3, #28
 800802e:	bf04      	itt	eq
 8008030:	091b      	lsreq	r3, r3, #4
 8008032:	3004      	addeq	r0, #4
 8008034:	0799      	lsls	r1, r3, #30
 8008036:	bf04      	itt	eq
 8008038:	089b      	lsreq	r3, r3, #2
 800803a:	3002      	addeq	r0, #2
 800803c:	07d9      	lsls	r1, r3, #31
 800803e:	d403      	bmi.n	8008048 <__lo0bits+0x4e>
 8008040:	085b      	lsrs	r3, r3, #1
 8008042:	f100 0001 	add.w	r0, r0, #1
 8008046:	d003      	beq.n	8008050 <__lo0bits+0x56>
 8008048:	6013      	str	r3, [r2, #0]
 800804a:	4770      	bx	lr
 800804c:	2000      	movs	r0, #0
 800804e:	4770      	bx	lr
 8008050:	2020      	movs	r0, #32
 8008052:	4770      	bx	lr

08008054 <__i2b>:
 8008054:	b510      	push	{r4, lr}
 8008056:	460c      	mov	r4, r1
 8008058:	2101      	movs	r1, #1
 800805a:	f7ff febd 	bl	8007dd8 <_Balloc>
 800805e:	4602      	mov	r2, r0
 8008060:	b928      	cbnz	r0, 800806e <__i2b+0x1a>
 8008062:	4b05      	ldr	r3, [pc, #20]	@ (8008078 <__i2b+0x24>)
 8008064:	4805      	ldr	r0, [pc, #20]	@ (800807c <__i2b+0x28>)
 8008066:	f240 1145 	movw	r1, #325	@ 0x145
 800806a:	f001 fc1f 	bl	80098ac <__assert_func>
 800806e:	2301      	movs	r3, #1
 8008070:	6144      	str	r4, [r0, #20]
 8008072:	6103      	str	r3, [r0, #16]
 8008074:	bd10      	pop	{r4, pc}
 8008076:	bf00      	nop
 8008078:	0800a6f5 	.word	0x0800a6f5
 800807c:	0800a706 	.word	0x0800a706

08008080 <__multiply>:
 8008080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008084:	4617      	mov	r7, r2
 8008086:	690a      	ldr	r2, [r1, #16]
 8008088:	693b      	ldr	r3, [r7, #16]
 800808a:	429a      	cmp	r2, r3
 800808c:	bfa8      	it	ge
 800808e:	463b      	movge	r3, r7
 8008090:	4689      	mov	r9, r1
 8008092:	bfa4      	itt	ge
 8008094:	460f      	movge	r7, r1
 8008096:	4699      	movge	r9, r3
 8008098:	693d      	ldr	r5, [r7, #16]
 800809a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	6879      	ldr	r1, [r7, #4]
 80080a2:	eb05 060a 	add.w	r6, r5, sl
 80080a6:	42b3      	cmp	r3, r6
 80080a8:	b085      	sub	sp, #20
 80080aa:	bfb8      	it	lt
 80080ac:	3101      	addlt	r1, #1
 80080ae:	f7ff fe93 	bl	8007dd8 <_Balloc>
 80080b2:	b930      	cbnz	r0, 80080c2 <__multiply+0x42>
 80080b4:	4602      	mov	r2, r0
 80080b6:	4b41      	ldr	r3, [pc, #260]	@ (80081bc <__multiply+0x13c>)
 80080b8:	4841      	ldr	r0, [pc, #260]	@ (80081c0 <__multiply+0x140>)
 80080ba:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80080be:	f001 fbf5 	bl	80098ac <__assert_func>
 80080c2:	f100 0414 	add.w	r4, r0, #20
 80080c6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80080ca:	4623      	mov	r3, r4
 80080cc:	2200      	movs	r2, #0
 80080ce:	4573      	cmp	r3, lr
 80080d0:	d320      	bcc.n	8008114 <__multiply+0x94>
 80080d2:	f107 0814 	add.w	r8, r7, #20
 80080d6:	f109 0114 	add.w	r1, r9, #20
 80080da:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80080de:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80080e2:	9302      	str	r3, [sp, #8]
 80080e4:	1beb      	subs	r3, r5, r7
 80080e6:	3b15      	subs	r3, #21
 80080e8:	f023 0303 	bic.w	r3, r3, #3
 80080ec:	3304      	adds	r3, #4
 80080ee:	3715      	adds	r7, #21
 80080f0:	42bd      	cmp	r5, r7
 80080f2:	bf38      	it	cc
 80080f4:	2304      	movcc	r3, #4
 80080f6:	9301      	str	r3, [sp, #4]
 80080f8:	9b02      	ldr	r3, [sp, #8]
 80080fa:	9103      	str	r1, [sp, #12]
 80080fc:	428b      	cmp	r3, r1
 80080fe:	d80c      	bhi.n	800811a <__multiply+0x9a>
 8008100:	2e00      	cmp	r6, #0
 8008102:	dd03      	ble.n	800810c <__multiply+0x8c>
 8008104:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008108:	2b00      	cmp	r3, #0
 800810a:	d055      	beq.n	80081b8 <__multiply+0x138>
 800810c:	6106      	str	r6, [r0, #16]
 800810e:	b005      	add	sp, #20
 8008110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008114:	f843 2b04 	str.w	r2, [r3], #4
 8008118:	e7d9      	b.n	80080ce <__multiply+0x4e>
 800811a:	f8b1 a000 	ldrh.w	sl, [r1]
 800811e:	f1ba 0f00 	cmp.w	sl, #0
 8008122:	d01f      	beq.n	8008164 <__multiply+0xe4>
 8008124:	46c4      	mov	ip, r8
 8008126:	46a1      	mov	r9, r4
 8008128:	2700      	movs	r7, #0
 800812a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800812e:	f8d9 3000 	ldr.w	r3, [r9]
 8008132:	fa1f fb82 	uxth.w	fp, r2
 8008136:	b29b      	uxth	r3, r3
 8008138:	fb0a 330b 	mla	r3, sl, fp, r3
 800813c:	443b      	add	r3, r7
 800813e:	f8d9 7000 	ldr.w	r7, [r9]
 8008142:	0c12      	lsrs	r2, r2, #16
 8008144:	0c3f      	lsrs	r7, r7, #16
 8008146:	fb0a 7202 	mla	r2, sl, r2, r7
 800814a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800814e:	b29b      	uxth	r3, r3
 8008150:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008154:	4565      	cmp	r5, ip
 8008156:	f849 3b04 	str.w	r3, [r9], #4
 800815a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800815e:	d8e4      	bhi.n	800812a <__multiply+0xaa>
 8008160:	9b01      	ldr	r3, [sp, #4]
 8008162:	50e7      	str	r7, [r4, r3]
 8008164:	9b03      	ldr	r3, [sp, #12]
 8008166:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800816a:	3104      	adds	r1, #4
 800816c:	f1b9 0f00 	cmp.w	r9, #0
 8008170:	d020      	beq.n	80081b4 <__multiply+0x134>
 8008172:	6823      	ldr	r3, [r4, #0]
 8008174:	4647      	mov	r7, r8
 8008176:	46a4      	mov	ip, r4
 8008178:	f04f 0a00 	mov.w	sl, #0
 800817c:	f8b7 b000 	ldrh.w	fp, [r7]
 8008180:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008184:	fb09 220b 	mla	r2, r9, fp, r2
 8008188:	4452      	add	r2, sl
 800818a:	b29b      	uxth	r3, r3
 800818c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008190:	f84c 3b04 	str.w	r3, [ip], #4
 8008194:	f857 3b04 	ldr.w	r3, [r7], #4
 8008198:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800819c:	f8bc 3000 	ldrh.w	r3, [ip]
 80081a0:	fb09 330a 	mla	r3, r9, sl, r3
 80081a4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80081a8:	42bd      	cmp	r5, r7
 80081aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80081ae:	d8e5      	bhi.n	800817c <__multiply+0xfc>
 80081b0:	9a01      	ldr	r2, [sp, #4]
 80081b2:	50a3      	str	r3, [r4, r2]
 80081b4:	3404      	adds	r4, #4
 80081b6:	e79f      	b.n	80080f8 <__multiply+0x78>
 80081b8:	3e01      	subs	r6, #1
 80081ba:	e7a1      	b.n	8008100 <__multiply+0x80>
 80081bc:	0800a6f5 	.word	0x0800a6f5
 80081c0:	0800a706 	.word	0x0800a706

080081c4 <__pow5mult>:
 80081c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081c8:	4615      	mov	r5, r2
 80081ca:	f012 0203 	ands.w	r2, r2, #3
 80081ce:	4607      	mov	r7, r0
 80081d0:	460e      	mov	r6, r1
 80081d2:	d007      	beq.n	80081e4 <__pow5mult+0x20>
 80081d4:	4c25      	ldr	r4, [pc, #148]	@ (800826c <__pow5mult+0xa8>)
 80081d6:	3a01      	subs	r2, #1
 80081d8:	2300      	movs	r3, #0
 80081da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80081de:	f7ff fe5d 	bl	8007e9c <__multadd>
 80081e2:	4606      	mov	r6, r0
 80081e4:	10ad      	asrs	r5, r5, #2
 80081e6:	d03d      	beq.n	8008264 <__pow5mult+0xa0>
 80081e8:	69fc      	ldr	r4, [r7, #28]
 80081ea:	b97c      	cbnz	r4, 800820c <__pow5mult+0x48>
 80081ec:	2010      	movs	r0, #16
 80081ee:	f7ff fd3d 	bl	8007c6c <malloc>
 80081f2:	4602      	mov	r2, r0
 80081f4:	61f8      	str	r0, [r7, #28]
 80081f6:	b928      	cbnz	r0, 8008204 <__pow5mult+0x40>
 80081f8:	4b1d      	ldr	r3, [pc, #116]	@ (8008270 <__pow5mult+0xac>)
 80081fa:	481e      	ldr	r0, [pc, #120]	@ (8008274 <__pow5mult+0xb0>)
 80081fc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008200:	f001 fb54 	bl	80098ac <__assert_func>
 8008204:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008208:	6004      	str	r4, [r0, #0]
 800820a:	60c4      	str	r4, [r0, #12]
 800820c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008210:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008214:	b94c      	cbnz	r4, 800822a <__pow5mult+0x66>
 8008216:	f240 2171 	movw	r1, #625	@ 0x271
 800821a:	4638      	mov	r0, r7
 800821c:	f7ff ff1a 	bl	8008054 <__i2b>
 8008220:	2300      	movs	r3, #0
 8008222:	f8c8 0008 	str.w	r0, [r8, #8]
 8008226:	4604      	mov	r4, r0
 8008228:	6003      	str	r3, [r0, #0]
 800822a:	f04f 0900 	mov.w	r9, #0
 800822e:	07eb      	lsls	r3, r5, #31
 8008230:	d50a      	bpl.n	8008248 <__pow5mult+0x84>
 8008232:	4631      	mov	r1, r6
 8008234:	4622      	mov	r2, r4
 8008236:	4638      	mov	r0, r7
 8008238:	f7ff ff22 	bl	8008080 <__multiply>
 800823c:	4631      	mov	r1, r6
 800823e:	4680      	mov	r8, r0
 8008240:	4638      	mov	r0, r7
 8008242:	f7ff fe09 	bl	8007e58 <_Bfree>
 8008246:	4646      	mov	r6, r8
 8008248:	106d      	asrs	r5, r5, #1
 800824a:	d00b      	beq.n	8008264 <__pow5mult+0xa0>
 800824c:	6820      	ldr	r0, [r4, #0]
 800824e:	b938      	cbnz	r0, 8008260 <__pow5mult+0x9c>
 8008250:	4622      	mov	r2, r4
 8008252:	4621      	mov	r1, r4
 8008254:	4638      	mov	r0, r7
 8008256:	f7ff ff13 	bl	8008080 <__multiply>
 800825a:	6020      	str	r0, [r4, #0]
 800825c:	f8c0 9000 	str.w	r9, [r0]
 8008260:	4604      	mov	r4, r0
 8008262:	e7e4      	b.n	800822e <__pow5mult+0x6a>
 8008264:	4630      	mov	r0, r6
 8008266:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800826a:	bf00      	nop
 800826c:	0800a818 	.word	0x0800a818
 8008270:	0800a686 	.word	0x0800a686
 8008274:	0800a706 	.word	0x0800a706

08008278 <__lshift>:
 8008278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800827c:	460c      	mov	r4, r1
 800827e:	6849      	ldr	r1, [r1, #4]
 8008280:	6923      	ldr	r3, [r4, #16]
 8008282:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008286:	68a3      	ldr	r3, [r4, #8]
 8008288:	4607      	mov	r7, r0
 800828a:	4691      	mov	r9, r2
 800828c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008290:	f108 0601 	add.w	r6, r8, #1
 8008294:	42b3      	cmp	r3, r6
 8008296:	db0b      	blt.n	80082b0 <__lshift+0x38>
 8008298:	4638      	mov	r0, r7
 800829a:	f7ff fd9d 	bl	8007dd8 <_Balloc>
 800829e:	4605      	mov	r5, r0
 80082a0:	b948      	cbnz	r0, 80082b6 <__lshift+0x3e>
 80082a2:	4602      	mov	r2, r0
 80082a4:	4b28      	ldr	r3, [pc, #160]	@ (8008348 <__lshift+0xd0>)
 80082a6:	4829      	ldr	r0, [pc, #164]	@ (800834c <__lshift+0xd4>)
 80082a8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80082ac:	f001 fafe 	bl	80098ac <__assert_func>
 80082b0:	3101      	adds	r1, #1
 80082b2:	005b      	lsls	r3, r3, #1
 80082b4:	e7ee      	b.n	8008294 <__lshift+0x1c>
 80082b6:	2300      	movs	r3, #0
 80082b8:	f100 0114 	add.w	r1, r0, #20
 80082bc:	f100 0210 	add.w	r2, r0, #16
 80082c0:	4618      	mov	r0, r3
 80082c2:	4553      	cmp	r3, sl
 80082c4:	db33      	blt.n	800832e <__lshift+0xb6>
 80082c6:	6920      	ldr	r0, [r4, #16]
 80082c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80082cc:	f104 0314 	add.w	r3, r4, #20
 80082d0:	f019 091f 	ands.w	r9, r9, #31
 80082d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80082d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80082dc:	d02b      	beq.n	8008336 <__lshift+0xbe>
 80082de:	f1c9 0e20 	rsb	lr, r9, #32
 80082e2:	468a      	mov	sl, r1
 80082e4:	2200      	movs	r2, #0
 80082e6:	6818      	ldr	r0, [r3, #0]
 80082e8:	fa00 f009 	lsl.w	r0, r0, r9
 80082ec:	4310      	orrs	r0, r2
 80082ee:	f84a 0b04 	str.w	r0, [sl], #4
 80082f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80082f6:	459c      	cmp	ip, r3
 80082f8:	fa22 f20e 	lsr.w	r2, r2, lr
 80082fc:	d8f3      	bhi.n	80082e6 <__lshift+0x6e>
 80082fe:	ebac 0304 	sub.w	r3, ip, r4
 8008302:	3b15      	subs	r3, #21
 8008304:	f023 0303 	bic.w	r3, r3, #3
 8008308:	3304      	adds	r3, #4
 800830a:	f104 0015 	add.w	r0, r4, #21
 800830e:	4560      	cmp	r0, ip
 8008310:	bf88      	it	hi
 8008312:	2304      	movhi	r3, #4
 8008314:	50ca      	str	r2, [r1, r3]
 8008316:	b10a      	cbz	r2, 800831c <__lshift+0xa4>
 8008318:	f108 0602 	add.w	r6, r8, #2
 800831c:	3e01      	subs	r6, #1
 800831e:	4638      	mov	r0, r7
 8008320:	612e      	str	r6, [r5, #16]
 8008322:	4621      	mov	r1, r4
 8008324:	f7ff fd98 	bl	8007e58 <_Bfree>
 8008328:	4628      	mov	r0, r5
 800832a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800832e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008332:	3301      	adds	r3, #1
 8008334:	e7c5      	b.n	80082c2 <__lshift+0x4a>
 8008336:	3904      	subs	r1, #4
 8008338:	f853 2b04 	ldr.w	r2, [r3], #4
 800833c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008340:	459c      	cmp	ip, r3
 8008342:	d8f9      	bhi.n	8008338 <__lshift+0xc0>
 8008344:	e7ea      	b.n	800831c <__lshift+0xa4>
 8008346:	bf00      	nop
 8008348:	0800a6f5 	.word	0x0800a6f5
 800834c:	0800a706 	.word	0x0800a706

08008350 <__mcmp>:
 8008350:	690a      	ldr	r2, [r1, #16]
 8008352:	4603      	mov	r3, r0
 8008354:	6900      	ldr	r0, [r0, #16]
 8008356:	1a80      	subs	r0, r0, r2
 8008358:	b530      	push	{r4, r5, lr}
 800835a:	d10e      	bne.n	800837a <__mcmp+0x2a>
 800835c:	3314      	adds	r3, #20
 800835e:	3114      	adds	r1, #20
 8008360:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008364:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008368:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800836c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008370:	4295      	cmp	r5, r2
 8008372:	d003      	beq.n	800837c <__mcmp+0x2c>
 8008374:	d205      	bcs.n	8008382 <__mcmp+0x32>
 8008376:	f04f 30ff 	mov.w	r0, #4294967295
 800837a:	bd30      	pop	{r4, r5, pc}
 800837c:	42a3      	cmp	r3, r4
 800837e:	d3f3      	bcc.n	8008368 <__mcmp+0x18>
 8008380:	e7fb      	b.n	800837a <__mcmp+0x2a>
 8008382:	2001      	movs	r0, #1
 8008384:	e7f9      	b.n	800837a <__mcmp+0x2a>
	...

08008388 <__mdiff>:
 8008388:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800838c:	4689      	mov	r9, r1
 800838e:	4606      	mov	r6, r0
 8008390:	4611      	mov	r1, r2
 8008392:	4648      	mov	r0, r9
 8008394:	4614      	mov	r4, r2
 8008396:	f7ff ffdb 	bl	8008350 <__mcmp>
 800839a:	1e05      	subs	r5, r0, #0
 800839c:	d112      	bne.n	80083c4 <__mdiff+0x3c>
 800839e:	4629      	mov	r1, r5
 80083a0:	4630      	mov	r0, r6
 80083a2:	f7ff fd19 	bl	8007dd8 <_Balloc>
 80083a6:	4602      	mov	r2, r0
 80083a8:	b928      	cbnz	r0, 80083b6 <__mdiff+0x2e>
 80083aa:	4b3e      	ldr	r3, [pc, #248]	@ (80084a4 <__mdiff+0x11c>)
 80083ac:	f240 2137 	movw	r1, #567	@ 0x237
 80083b0:	483d      	ldr	r0, [pc, #244]	@ (80084a8 <__mdiff+0x120>)
 80083b2:	f001 fa7b 	bl	80098ac <__assert_func>
 80083b6:	2301      	movs	r3, #1
 80083b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80083bc:	4610      	mov	r0, r2
 80083be:	b003      	add	sp, #12
 80083c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083c4:	bfbc      	itt	lt
 80083c6:	464b      	movlt	r3, r9
 80083c8:	46a1      	movlt	r9, r4
 80083ca:	4630      	mov	r0, r6
 80083cc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80083d0:	bfba      	itte	lt
 80083d2:	461c      	movlt	r4, r3
 80083d4:	2501      	movlt	r5, #1
 80083d6:	2500      	movge	r5, #0
 80083d8:	f7ff fcfe 	bl	8007dd8 <_Balloc>
 80083dc:	4602      	mov	r2, r0
 80083de:	b918      	cbnz	r0, 80083e8 <__mdiff+0x60>
 80083e0:	4b30      	ldr	r3, [pc, #192]	@ (80084a4 <__mdiff+0x11c>)
 80083e2:	f240 2145 	movw	r1, #581	@ 0x245
 80083e6:	e7e3      	b.n	80083b0 <__mdiff+0x28>
 80083e8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80083ec:	6926      	ldr	r6, [r4, #16]
 80083ee:	60c5      	str	r5, [r0, #12]
 80083f0:	f109 0310 	add.w	r3, r9, #16
 80083f4:	f109 0514 	add.w	r5, r9, #20
 80083f8:	f104 0e14 	add.w	lr, r4, #20
 80083fc:	f100 0b14 	add.w	fp, r0, #20
 8008400:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008404:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008408:	9301      	str	r3, [sp, #4]
 800840a:	46d9      	mov	r9, fp
 800840c:	f04f 0c00 	mov.w	ip, #0
 8008410:	9b01      	ldr	r3, [sp, #4]
 8008412:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008416:	f853 af04 	ldr.w	sl, [r3, #4]!
 800841a:	9301      	str	r3, [sp, #4]
 800841c:	b281      	uxth	r1, r0
 800841e:	fa1f f38a 	uxth.w	r3, sl
 8008422:	1a5b      	subs	r3, r3, r1
 8008424:	0c00      	lsrs	r0, r0, #16
 8008426:	4463      	add	r3, ip
 8008428:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800842c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008430:	b29b      	uxth	r3, r3
 8008432:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008436:	4576      	cmp	r6, lr
 8008438:	f849 3b04 	str.w	r3, [r9], #4
 800843c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008440:	d8e6      	bhi.n	8008410 <__mdiff+0x88>
 8008442:	1b33      	subs	r3, r6, r4
 8008444:	3b15      	subs	r3, #21
 8008446:	f023 0303 	bic.w	r3, r3, #3
 800844a:	3415      	adds	r4, #21
 800844c:	3304      	adds	r3, #4
 800844e:	42a6      	cmp	r6, r4
 8008450:	bf38      	it	cc
 8008452:	2304      	movcc	r3, #4
 8008454:	441d      	add	r5, r3
 8008456:	445b      	add	r3, fp
 8008458:	461e      	mov	r6, r3
 800845a:	462c      	mov	r4, r5
 800845c:	4544      	cmp	r4, r8
 800845e:	d30e      	bcc.n	800847e <__mdiff+0xf6>
 8008460:	f108 0103 	add.w	r1, r8, #3
 8008464:	1b49      	subs	r1, r1, r5
 8008466:	f021 0103 	bic.w	r1, r1, #3
 800846a:	3d03      	subs	r5, #3
 800846c:	45a8      	cmp	r8, r5
 800846e:	bf38      	it	cc
 8008470:	2100      	movcc	r1, #0
 8008472:	440b      	add	r3, r1
 8008474:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008478:	b191      	cbz	r1, 80084a0 <__mdiff+0x118>
 800847a:	6117      	str	r7, [r2, #16]
 800847c:	e79e      	b.n	80083bc <__mdiff+0x34>
 800847e:	f854 1b04 	ldr.w	r1, [r4], #4
 8008482:	46e6      	mov	lr, ip
 8008484:	0c08      	lsrs	r0, r1, #16
 8008486:	fa1c fc81 	uxtah	ip, ip, r1
 800848a:	4471      	add	r1, lr
 800848c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008490:	b289      	uxth	r1, r1
 8008492:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008496:	f846 1b04 	str.w	r1, [r6], #4
 800849a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800849e:	e7dd      	b.n	800845c <__mdiff+0xd4>
 80084a0:	3f01      	subs	r7, #1
 80084a2:	e7e7      	b.n	8008474 <__mdiff+0xec>
 80084a4:	0800a6f5 	.word	0x0800a6f5
 80084a8:	0800a706 	.word	0x0800a706

080084ac <__ulp>:
 80084ac:	4b0e      	ldr	r3, [pc, #56]	@ (80084e8 <__ulp+0x3c>)
 80084ae:	400b      	ands	r3, r1
 80084b0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	dc08      	bgt.n	80084ca <__ulp+0x1e>
 80084b8:	425b      	negs	r3, r3
 80084ba:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80084be:	ea4f 5223 	mov.w	r2, r3, asr #20
 80084c2:	da04      	bge.n	80084ce <__ulp+0x22>
 80084c4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80084c8:	4113      	asrs	r3, r2
 80084ca:	2200      	movs	r2, #0
 80084cc:	e008      	b.n	80084e0 <__ulp+0x34>
 80084ce:	f1a2 0314 	sub.w	r3, r2, #20
 80084d2:	2b1e      	cmp	r3, #30
 80084d4:	bfda      	itte	le
 80084d6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80084da:	40da      	lsrle	r2, r3
 80084dc:	2201      	movgt	r2, #1
 80084de:	2300      	movs	r3, #0
 80084e0:	4619      	mov	r1, r3
 80084e2:	4610      	mov	r0, r2
 80084e4:	4770      	bx	lr
 80084e6:	bf00      	nop
 80084e8:	7ff00000 	.word	0x7ff00000

080084ec <__b2d>:
 80084ec:	6902      	ldr	r2, [r0, #16]
 80084ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084f0:	f100 0614 	add.w	r6, r0, #20
 80084f4:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80084f8:	4f20      	ldr	r7, [pc, #128]	@ (800857c <__b2d+0x90>)
 80084fa:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80084fe:	4620      	mov	r0, r4
 8008500:	f7ff fd5c 	bl	8007fbc <__hi0bits>
 8008504:	4603      	mov	r3, r0
 8008506:	2b0a      	cmp	r3, #10
 8008508:	f1c0 0020 	rsb	r0, r0, #32
 800850c:	f1a2 0504 	sub.w	r5, r2, #4
 8008510:	6008      	str	r0, [r1, #0]
 8008512:	dc13      	bgt.n	800853c <__b2d+0x50>
 8008514:	42ae      	cmp	r6, r5
 8008516:	bf38      	it	cc
 8008518:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800851c:	f1c3 0c0b 	rsb	ip, r3, #11
 8008520:	bf28      	it	cs
 8008522:	2200      	movcs	r2, #0
 8008524:	3315      	adds	r3, #21
 8008526:	fa24 fe0c 	lsr.w	lr, r4, ip
 800852a:	fa04 f303 	lsl.w	r3, r4, r3
 800852e:	fa22 f20c 	lsr.w	r2, r2, ip
 8008532:	ea4e 0107 	orr.w	r1, lr, r7
 8008536:	431a      	orrs	r2, r3
 8008538:	4610      	mov	r0, r2
 800853a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800853c:	42ae      	cmp	r6, r5
 800853e:	bf36      	itet	cc
 8008540:	f1a2 0508 	subcc.w	r5, r2, #8
 8008544:	2200      	movcs	r2, #0
 8008546:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800854a:	3b0b      	subs	r3, #11
 800854c:	d012      	beq.n	8008574 <__b2d+0x88>
 800854e:	f1c3 0720 	rsb	r7, r3, #32
 8008552:	fa22 f107 	lsr.w	r1, r2, r7
 8008556:	409c      	lsls	r4, r3
 8008558:	430c      	orrs	r4, r1
 800855a:	42b5      	cmp	r5, r6
 800855c:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8008560:	bf8c      	ite	hi
 8008562:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8008566:	2400      	movls	r4, #0
 8008568:	409a      	lsls	r2, r3
 800856a:	40fc      	lsrs	r4, r7
 800856c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008570:	4322      	orrs	r2, r4
 8008572:	e7e1      	b.n	8008538 <__b2d+0x4c>
 8008574:	ea44 0107 	orr.w	r1, r4, r7
 8008578:	e7de      	b.n	8008538 <__b2d+0x4c>
 800857a:	bf00      	nop
 800857c:	3ff00000 	.word	0x3ff00000

08008580 <__d2b>:
 8008580:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008584:	2101      	movs	r1, #1
 8008586:	9e08      	ldr	r6, [sp, #32]
 8008588:	4690      	mov	r8, r2
 800858a:	4699      	mov	r9, r3
 800858c:	f7ff fc24 	bl	8007dd8 <_Balloc>
 8008590:	4604      	mov	r4, r0
 8008592:	b930      	cbnz	r0, 80085a2 <__d2b+0x22>
 8008594:	4602      	mov	r2, r0
 8008596:	4b24      	ldr	r3, [pc, #144]	@ (8008628 <__d2b+0xa8>)
 8008598:	4824      	ldr	r0, [pc, #144]	@ (800862c <__d2b+0xac>)
 800859a:	f240 310f 	movw	r1, #783	@ 0x30f
 800859e:	f001 f985 	bl	80098ac <__assert_func>
 80085a2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80085a6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80085aa:	b10d      	cbz	r5, 80085b0 <__d2b+0x30>
 80085ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80085b0:	9301      	str	r3, [sp, #4]
 80085b2:	f1b8 0300 	subs.w	r3, r8, #0
 80085b6:	d024      	beq.n	8008602 <__d2b+0x82>
 80085b8:	4668      	mov	r0, sp
 80085ba:	9300      	str	r3, [sp, #0]
 80085bc:	f7ff fd1d 	bl	8007ffa <__lo0bits>
 80085c0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80085c4:	b1d8      	cbz	r0, 80085fe <__d2b+0x7e>
 80085c6:	f1c0 0320 	rsb	r3, r0, #32
 80085ca:	fa02 f303 	lsl.w	r3, r2, r3
 80085ce:	430b      	orrs	r3, r1
 80085d0:	40c2      	lsrs	r2, r0
 80085d2:	6163      	str	r3, [r4, #20]
 80085d4:	9201      	str	r2, [sp, #4]
 80085d6:	9b01      	ldr	r3, [sp, #4]
 80085d8:	61a3      	str	r3, [r4, #24]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	bf0c      	ite	eq
 80085de:	2201      	moveq	r2, #1
 80085e0:	2202      	movne	r2, #2
 80085e2:	6122      	str	r2, [r4, #16]
 80085e4:	b1ad      	cbz	r5, 8008612 <__d2b+0x92>
 80085e6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80085ea:	4405      	add	r5, r0
 80085ec:	6035      	str	r5, [r6, #0]
 80085ee:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80085f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085f4:	6018      	str	r0, [r3, #0]
 80085f6:	4620      	mov	r0, r4
 80085f8:	b002      	add	sp, #8
 80085fa:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80085fe:	6161      	str	r1, [r4, #20]
 8008600:	e7e9      	b.n	80085d6 <__d2b+0x56>
 8008602:	a801      	add	r0, sp, #4
 8008604:	f7ff fcf9 	bl	8007ffa <__lo0bits>
 8008608:	9b01      	ldr	r3, [sp, #4]
 800860a:	6163      	str	r3, [r4, #20]
 800860c:	3020      	adds	r0, #32
 800860e:	2201      	movs	r2, #1
 8008610:	e7e7      	b.n	80085e2 <__d2b+0x62>
 8008612:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008616:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800861a:	6030      	str	r0, [r6, #0]
 800861c:	6918      	ldr	r0, [r3, #16]
 800861e:	f7ff fccd 	bl	8007fbc <__hi0bits>
 8008622:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008626:	e7e4      	b.n	80085f2 <__d2b+0x72>
 8008628:	0800a6f5 	.word	0x0800a6f5
 800862c:	0800a706 	.word	0x0800a706

08008630 <__ratio>:
 8008630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008634:	b085      	sub	sp, #20
 8008636:	e9cd 1000 	strd	r1, r0, [sp]
 800863a:	a902      	add	r1, sp, #8
 800863c:	f7ff ff56 	bl	80084ec <__b2d>
 8008640:	468b      	mov	fp, r1
 8008642:	4606      	mov	r6, r0
 8008644:	460f      	mov	r7, r1
 8008646:	9800      	ldr	r0, [sp, #0]
 8008648:	a903      	add	r1, sp, #12
 800864a:	f7ff ff4f 	bl	80084ec <__b2d>
 800864e:	9b01      	ldr	r3, [sp, #4]
 8008650:	4689      	mov	r9, r1
 8008652:	460d      	mov	r5, r1
 8008654:	6919      	ldr	r1, [r3, #16]
 8008656:	9b00      	ldr	r3, [sp, #0]
 8008658:	691b      	ldr	r3, [r3, #16]
 800865a:	1ac9      	subs	r1, r1, r3
 800865c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008660:	1a9b      	subs	r3, r3, r2
 8008662:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008666:	2b00      	cmp	r3, #0
 8008668:	bfcd      	iteet	gt
 800866a:	463a      	movgt	r2, r7
 800866c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008670:	462a      	movle	r2, r5
 8008672:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008676:	bfd8      	it	le
 8008678:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800867c:	4604      	mov	r4, r0
 800867e:	4622      	mov	r2, r4
 8008680:	464b      	mov	r3, r9
 8008682:	4630      	mov	r0, r6
 8008684:	4659      	mov	r1, fp
 8008686:	f7f8 f8e1 	bl	800084c <__aeabi_ddiv>
 800868a:	b005      	add	sp, #20
 800868c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008690 <__copybits>:
 8008690:	3901      	subs	r1, #1
 8008692:	b570      	push	{r4, r5, r6, lr}
 8008694:	1149      	asrs	r1, r1, #5
 8008696:	6914      	ldr	r4, [r2, #16]
 8008698:	3101      	adds	r1, #1
 800869a:	f102 0314 	add.w	r3, r2, #20
 800869e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80086a2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80086a6:	1f05      	subs	r5, r0, #4
 80086a8:	42a3      	cmp	r3, r4
 80086aa:	d30c      	bcc.n	80086c6 <__copybits+0x36>
 80086ac:	1aa3      	subs	r3, r4, r2
 80086ae:	3b11      	subs	r3, #17
 80086b0:	f023 0303 	bic.w	r3, r3, #3
 80086b4:	3211      	adds	r2, #17
 80086b6:	42a2      	cmp	r2, r4
 80086b8:	bf88      	it	hi
 80086ba:	2300      	movhi	r3, #0
 80086bc:	4418      	add	r0, r3
 80086be:	2300      	movs	r3, #0
 80086c0:	4288      	cmp	r0, r1
 80086c2:	d305      	bcc.n	80086d0 <__copybits+0x40>
 80086c4:	bd70      	pop	{r4, r5, r6, pc}
 80086c6:	f853 6b04 	ldr.w	r6, [r3], #4
 80086ca:	f845 6f04 	str.w	r6, [r5, #4]!
 80086ce:	e7eb      	b.n	80086a8 <__copybits+0x18>
 80086d0:	f840 3b04 	str.w	r3, [r0], #4
 80086d4:	e7f4      	b.n	80086c0 <__copybits+0x30>

080086d6 <__any_on>:
 80086d6:	f100 0214 	add.w	r2, r0, #20
 80086da:	6900      	ldr	r0, [r0, #16]
 80086dc:	114b      	asrs	r3, r1, #5
 80086de:	4298      	cmp	r0, r3
 80086e0:	b510      	push	{r4, lr}
 80086e2:	db11      	blt.n	8008708 <__any_on+0x32>
 80086e4:	dd0a      	ble.n	80086fc <__any_on+0x26>
 80086e6:	f011 011f 	ands.w	r1, r1, #31
 80086ea:	d007      	beq.n	80086fc <__any_on+0x26>
 80086ec:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80086f0:	fa24 f001 	lsr.w	r0, r4, r1
 80086f4:	fa00 f101 	lsl.w	r1, r0, r1
 80086f8:	428c      	cmp	r4, r1
 80086fa:	d10b      	bne.n	8008714 <__any_on+0x3e>
 80086fc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008700:	4293      	cmp	r3, r2
 8008702:	d803      	bhi.n	800870c <__any_on+0x36>
 8008704:	2000      	movs	r0, #0
 8008706:	bd10      	pop	{r4, pc}
 8008708:	4603      	mov	r3, r0
 800870a:	e7f7      	b.n	80086fc <__any_on+0x26>
 800870c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008710:	2900      	cmp	r1, #0
 8008712:	d0f5      	beq.n	8008700 <__any_on+0x2a>
 8008714:	2001      	movs	r0, #1
 8008716:	e7f6      	b.n	8008706 <__any_on+0x30>

08008718 <sulp>:
 8008718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800871c:	460f      	mov	r7, r1
 800871e:	4690      	mov	r8, r2
 8008720:	f7ff fec4 	bl	80084ac <__ulp>
 8008724:	4604      	mov	r4, r0
 8008726:	460d      	mov	r5, r1
 8008728:	f1b8 0f00 	cmp.w	r8, #0
 800872c:	d011      	beq.n	8008752 <sulp+0x3a>
 800872e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008732:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008736:	2b00      	cmp	r3, #0
 8008738:	dd0b      	ble.n	8008752 <sulp+0x3a>
 800873a:	051b      	lsls	r3, r3, #20
 800873c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008740:	2400      	movs	r4, #0
 8008742:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008746:	4622      	mov	r2, r4
 8008748:	462b      	mov	r3, r5
 800874a:	f7f7 ff55 	bl	80005f8 <__aeabi_dmul>
 800874e:	4604      	mov	r4, r0
 8008750:	460d      	mov	r5, r1
 8008752:	4620      	mov	r0, r4
 8008754:	4629      	mov	r1, r5
 8008756:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800875a:	0000      	movs	r0, r0
 800875c:	0000      	movs	r0, r0
	...

08008760 <_strtod_l>:
 8008760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008764:	b09f      	sub	sp, #124	@ 0x7c
 8008766:	460c      	mov	r4, r1
 8008768:	9217      	str	r2, [sp, #92]	@ 0x5c
 800876a:	2200      	movs	r2, #0
 800876c:	921a      	str	r2, [sp, #104]	@ 0x68
 800876e:	9005      	str	r0, [sp, #20]
 8008770:	f04f 0a00 	mov.w	sl, #0
 8008774:	f04f 0b00 	mov.w	fp, #0
 8008778:	460a      	mov	r2, r1
 800877a:	9219      	str	r2, [sp, #100]	@ 0x64
 800877c:	7811      	ldrb	r1, [r2, #0]
 800877e:	292b      	cmp	r1, #43	@ 0x2b
 8008780:	d048      	beq.n	8008814 <_strtod_l+0xb4>
 8008782:	d836      	bhi.n	80087f2 <_strtod_l+0x92>
 8008784:	290d      	cmp	r1, #13
 8008786:	d830      	bhi.n	80087ea <_strtod_l+0x8a>
 8008788:	2908      	cmp	r1, #8
 800878a:	d830      	bhi.n	80087ee <_strtod_l+0x8e>
 800878c:	2900      	cmp	r1, #0
 800878e:	d039      	beq.n	8008804 <_strtod_l+0xa4>
 8008790:	2200      	movs	r2, #0
 8008792:	920e      	str	r2, [sp, #56]	@ 0x38
 8008794:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008796:	782a      	ldrb	r2, [r5, #0]
 8008798:	2a30      	cmp	r2, #48	@ 0x30
 800879a:	f040 80b0 	bne.w	80088fe <_strtod_l+0x19e>
 800879e:	786a      	ldrb	r2, [r5, #1]
 80087a0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80087a4:	2a58      	cmp	r2, #88	@ 0x58
 80087a6:	d16c      	bne.n	8008882 <_strtod_l+0x122>
 80087a8:	9302      	str	r3, [sp, #8]
 80087aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087ac:	9301      	str	r3, [sp, #4]
 80087ae:	ab1a      	add	r3, sp, #104	@ 0x68
 80087b0:	9300      	str	r3, [sp, #0]
 80087b2:	4a8e      	ldr	r2, [pc, #568]	@ (80089ec <_strtod_l+0x28c>)
 80087b4:	9805      	ldr	r0, [sp, #20]
 80087b6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80087b8:	a919      	add	r1, sp, #100	@ 0x64
 80087ba:	f001 f911 	bl	80099e0 <__gethex>
 80087be:	f010 060f 	ands.w	r6, r0, #15
 80087c2:	4604      	mov	r4, r0
 80087c4:	d005      	beq.n	80087d2 <_strtod_l+0x72>
 80087c6:	2e06      	cmp	r6, #6
 80087c8:	d126      	bne.n	8008818 <_strtod_l+0xb8>
 80087ca:	3501      	adds	r5, #1
 80087cc:	2300      	movs	r3, #0
 80087ce:	9519      	str	r5, [sp, #100]	@ 0x64
 80087d0:	930e      	str	r3, [sp, #56]	@ 0x38
 80087d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	f040 857e 	bne.w	80092d6 <_strtod_l+0xb76>
 80087da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087dc:	b1bb      	cbz	r3, 800880e <_strtod_l+0xae>
 80087de:	4650      	mov	r0, sl
 80087e0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80087e4:	b01f      	add	sp, #124	@ 0x7c
 80087e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ea:	2920      	cmp	r1, #32
 80087ec:	d1d0      	bne.n	8008790 <_strtod_l+0x30>
 80087ee:	3201      	adds	r2, #1
 80087f0:	e7c3      	b.n	800877a <_strtod_l+0x1a>
 80087f2:	292d      	cmp	r1, #45	@ 0x2d
 80087f4:	d1cc      	bne.n	8008790 <_strtod_l+0x30>
 80087f6:	2101      	movs	r1, #1
 80087f8:	910e      	str	r1, [sp, #56]	@ 0x38
 80087fa:	1c51      	adds	r1, r2, #1
 80087fc:	9119      	str	r1, [sp, #100]	@ 0x64
 80087fe:	7852      	ldrb	r2, [r2, #1]
 8008800:	2a00      	cmp	r2, #0
 8008802:	d1c7      	bne.n	8008794 <_strtod_l+0x34>
 8008804:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008806:	9419      	str	r4, [sp, #100]	@ 0x64
 8008808:	2b00      	cmp	r3, #0
 800880a:	f040 8562 	bne.w	80092d2 <_strtod_l+0xb72>
 800880e:	4650      	mov	r0, sl
 8008810:	4659      	mov	r1, fp
 8008812:	e7e7      	b.n	80087e4 <_strtod_l+0x84>
 8008814:	2100      	movs	r1, #0
 8008816:	e7ef      	b.n	80087f8 <_strtod_l+0x98>
 8008818:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800881a:	b13a      	cbz	r2, 800882c <_strtod_l+0xcc>
 800881c:	2135      	movs	r1, #53	@ 0x35
 800881e:	a81c      	add	r0, sp, #112	@ 0x70
 8008820:	f7ff ff36 	bl	8008690 <__copybits>
 8008824:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008826:	9805      	ldr	r0, [sp, #20]
 8008828:	f7ff fb16 	bl	8007e58 <_Bfree>
 800882c:	3e01      	subs	r6, #1
 800882e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008830:	2e04      	cmp	r6, #4
 8008832:	d806      	bhi.n	8008842 <_strtod_l+0xe2>
 8008834:	e8df f006 	tbb	[pc, r6]
 8008838:	201d0314 	.word	0x201d0314
 800883c:	14          	.byte	0x14
 800883d:	00          	.byte	0x00
 800883e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008842:	05e1      	lsls	r1, r4, #23
 8008844:	bf48      	it	mi
 8008846:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800884a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800884e:	0d1b      	lsrs	r3, r3, #20
 8008850:	051b      	lsls	r3, r3, #20
 8008852:	2b00      	cmp	r3, #0
 8008854:	d1bd      	bne.n	80087d2 <_strtod_l+0x72>
 8008856:	f7fe fb35 	bl	8006ec4 <__errno>
 800885a:	2322      	movs	r3, #34	@ 0x22
 800885c:	6003      	str	r3, [r0, #0]
 800885e:	e7b8      	b.n	80087d2 <_strtod_l+0x72>
 8008860:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008864:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008868:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800886c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008870:	e7e7      	b.n	8008842 <_strtod_l+0xe2>
 8008872:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80089f0 <_strtod_l+0x290>
 8008876:	e7e4      	b.n	8008842 <_strtod_l+0xe2>
 8008878:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800887c:	f04f 3aff 	mov.w	sl, #4294967295
 8008880:	e7df      	b.n	8008842 <_strtod_l+0xe2>
 8008882:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008884:	1c5a      	adds	r2, r3, #1
 8008886:	9219      	str	r2, [sp, #100]	@ 0x64
 8008888:	785b      	ldrb	r3, [r3, #1]
 800888a:	2b30      	cmp	r3, #48	@ 0x30
 800888c:	d0f9      	beq.n	8008882 <_strtod_l+0x122>
 800888e:	2b00      	cmp	r3, #0
 8008890:	d09f      	beq.n	80087d2 <_strtod_l+0x72>
 8008892:	2301      	movs	r3, #1
 8008894:	2700      	movs	r7, #0
 8008896:	9308      	str	r3, [sp, #32]
 8008898:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800889a:	930c      	str	r3, [sp, #48]	@ 0x30
 800889c:	970b      	str	r7, [sp, #44]	@ 0x2c
 800889e:	46b9      	mov	r9, r7
 80088a0:	220a      	movs	r2, #10
 80088a2:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80088a4:	7805      	ldrb	r5, [r0, #0]
 80088a6:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80088aa:	b2d9      	uxtb	r1, r3
 80088ac:	2909      	cmp	r1, #9
 80088ae:	d928      	bls.n	8008902 <_strtod_l+0x1a2>
 80088b0:	4950      	ldr	r1, [pc, #320]	@ (80089f4 <_strtod_l+0x294>)
 80088b2:	2201      	movs	r2, #1
 80088b4:	f000 ffc4 	bl	8009840 <strncmp>
 80088b8:	2800      	cmp	r0, #0
 80088ba:	d032      	beq.n	8008922 <_strtod_l+0x1c2>
 80088bc:	2000      	movs	r0, #0
 80088be:	462a      	mov	r2, r5
 80088c0:	900a      	str	r0, [sp, #40]	@ 0x28
 80088c2:	464d      	mov	r5, r9
 80088c4:	4603      	mov	r3, r0
 80088c6:	2a65      	cmp	r2, #101	@ 0x65
 80088c8:	d001      	beq.n	80088ce <_strtod_l+0x16e>
 80088ca:	2a45      	cmp	r2, #69	@ 0x45
 80088cc:	d114      	bne.n	80088f8 <_strtod_l+0x198>
 80088ce:	b91d      	cbnz	r5, 80088d8 <_strtod_l+0x178>
 80088d0:	9a08      	ldr	r2, [sp, #32]
 80088d2:	4302      	orrs	r2, r0
 80088d4:	d096      	beq.n	8008804 <_strtod_l+0xa4>
 80088d6:	2500      	movs	r5, #0
 80088d8:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80088da:	1c62      	adds	r2, r4, #1
 80088dc:	9219      	str	r2, [sp, #100]	@ 0x64
 80088de:	7862      	ldrb	r2, [r4, #1]
 80088e0:	2a2b      	cmp	r2, #43	@ 0x2b
 80088e2:	d07a      	beq.n	80089da <_strtod_l+0x27a>
 80088e4:	2a2d      	cmp	r2, #45	@ 0x2d
 80088e6:	d07e      	beq.n	80089e6 <_strtod_l+0x286>
 80088e8:	f04f 0c00 	mov.w	ip, #0
 80088ec:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80088f0:	2909      	cmp	r1, #9
 80088f2:	f240 8085 	bls.w	8008a00 <_strtod_l+0x2a0>
 80088f6:	9419      	str	r4, [sp, #100]	@ 0x64
 80088f8:	f04f 0800 	mov.w	r8, #0
 80088fc:	e0a5      	b.n	8008a4a <_strtod_l+0x2ea>
 80088fe:	2300      	movs	r3, #0
 8008900:	e7c8      	b.n	8008894 <_strtod_l+0x134>
 8008902:	f1b9 0f08 	cmp.w	r9, #8
 8008906:	bfd8      	it	le
 8008908:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800890a:	f100 0001 	add.w	r0, r0, #1
 800890e:	bfda      	itte	le
 8008910:	fb02 3301 	mlale	r3, r2, r1, r3
 8008914:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008916:	fb02 3707 	mlagt	r7, r2, r7, r3
 800891a:	f109 0901 	add.w	r9, r9, #1
 800891e:	9019      	str	r0, [sp, #100]	@ 0x64
 8008920:	e7bf      	b.n	80088a2 <_strtod_l+0x142>
 8008922:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008924:	1c5a      	adds	r2, r3, #1
 8008926:	9219      	str	r2, [sp, #100]	@ 0x64
 8008928:	785a      	ldrb	r2, [r3, #1]
 800892a:	f1b9 0f00 	cmp.w	r9, #0
 800892e:	d03b      	beq.n	80089a8 <_strtod_l+0x248>
 8008930:	900a      	str	r0, [sp, #40]	@ 0x28
 8008932:	464d      	mov	r5, r9
 8008934:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008938:	2b09      	cmp	r3, #9
 800893a:	d912      	bls.n	8008962 <_strtod_l+0x202>
 800893c:	2301      	movs	r3, #1
 800893e:	e7c2      	b.n	80088c6 <_strtod_l+0x166>
 8008940:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008942:	1c5a      	adds	r2, r3, #1
 8008944:	9219      	str	r2, [sp, #100]	@ 0x64
 8008946:	785a      	ldrb	r2, [r3, #1]
 8008948:	3001      	adds	r0, #1
 800894a:	2a30      	cmp	r2, #48	@ 0x30
 800894c:	d0f8      	beq.n	8008940 <_strtod_l+0x1e0>
 800894e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008952:	2b08      	cmp	r3, #8
 8008954:	f200 84c4 	bhi.w	80092e0 <_strtod_l+0xb80>
 8008958:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800895a:	900a      	str	r0, [sp, #40]	@ 0x28
 800895c:	2000      	movs	r0, #0
 800895e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008960:	4605      	mov	r5, r0
 8008962:	3a30      	subs	r2, #48	@ 0x30
 8008964:	f100 0301 	add.w	r3, r0, #1
 8008968:	d018      	beq.n	800899c <_strtod_l+0x23c>
 800896a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800896c:	4419      	add	r1, r3
 800896e:	910a      	str	r1, [sp, #40]	@ 0x28
 8008970:	462e      	mov	r6, r5
 8008972:	f04f 0e0a 	mov.w	lr, #10
 8008976:	1c71      	adds	r1, r6, #1
 8008978:	eba1 0c05 	sub.w	ip, r1, r5
 800897c:	4563      	cmp	r3, ip
 800897e:	dc15      	bgt.n	80089ac <_strtod_l+0x24c>
 8008980:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008984:	182b      	adds	r3, r5, r0
 8008986:	2b08      	cmp	r3, #8
 8008988:	f105 0501 	add.w	r5, r5, #1
 800898c:	4405      	add	r5, r0
 800898e:	dc1a      	bgt.n	80089c6 <_strtod_l+0x266>
 8008990:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008992:	230a      	movs	r3, #10
 8008994:	fb03 2301 	mla	r3, r3, r1, r2
 8008998:	930b      	str	r3, [sp, #44]	@ 0x2c
 800899a:	2300      	movs	r3, #0
 800899c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800899e:	1c51      	adds	r1, r2, #1
 80089a0:	9119      	str	r1, [sp, #100]	@ 0x64
 80089a2:	7852      	ldrb	r2, [r2, #1]
 80089a4:	4618      	mov	r0, r3
 80089a6:	e7c5      	b.n	8008934 <_strtod_l+0x1d4>
 80089a8:	4648      	mov	r0, r9
 80089aa:	e7ce      	b.n	800894a <_strtod_l+0x1ea>
 80089ac:	2e08      	cmp	r6, #8
 80089ae:	dc05      	bgt.n	80089bc <_strtod_l+0x25c>
 80089b0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80089b2:	fb0e f606 	mul.w	r6, lr, r6
 80089b6:	960b      	str	r6, [sp, #44]	@ 0x2c
 80089b8:	460e      	mov	r6, r1
 80089ba:	e7dc      	b.n	8008976 <_strtod_l+0x216>
 80089bc:	2910      	cmp	r1, #16
 80089be:	bfd8      	it	le
 80089c0:	fb0e f707 	mulle.w	r7, lr, r7
 80089c4:	e7f8      	b.n	80089b8 <_strtod_l+0x258>
 80089c6:	2b0f      	cmp	r3, #15
 80089c8:	bfdc      	itt	le
 80089ca:	230a      	movle	r3, #10
 80089cc:	fb03 2707 	mlale	r7, r3, r7, r2
 80089d0:	e7e3      	b.n	800899a <_strtod_l+0x23a>
 80089d2:	2300      	movs	r3, #0
 80089d4:	930a      	str	r3, [sp, #40]	@ 0x28
 80089d6:	2301      	movs	r3, #1
 80089d8:	e77a      	b.n	80088d0 <_strtod_l+0x170>
 80089da:	f04f 0c00 	mov.w	ip, #0
 80089de:	1ca2      	adds	r2, r4, #2
 80089e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80089e2:	78a2      	ldrb	r2, [r4, #2]
 80089e4:	e782      	b.n	80088ec <_strtod_l+0x18c>
 80089e6:	f04f 0c01 	mov.w	ip, #1
 80089ea:	e7f8      	b.n	80089de <_strtod_l+0x27e>
 80089ec:	0800a92c 	.word	0x0800a92c
 80089f0:	7ff00000 	.word	0x7ff00000
 80089f4:	0800a75f 	.word	0x0800a75f
 80089f8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80089fa:	1c51      	adds	r1, r2, #1
 80089fc:	9119      	str	r1, [sp, #100]	@ 0x64
 80089fe:	7852      	ldrb	r2, [r2, #1]
 8008a00:	2a30      	cmp	r2, #48	@ 0x30
 8008a02:	d0f9      	beq.n	80089f8 <_strtod_l+0x298>
 8008a04:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008a08:	2908      	cmp	r1, #8
 8008a0a:	f63f af75 	bhi.w	80088f8 <_strtod_l+0x198>
 8008a0e:	3a30      	subs	r2, #48	@ 0x30
 8008a10:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a12:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a14:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008a16:	f04f 080a 	mov.w	r8, #10
 8008a1a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a1c:	1c56      	adds	r6, r2, #1
 8008a1e:	9619      	str	r6, [sp, #100]	@ 0x64
 8008a20:	7852      	ldrb	r2, [r2, #1]
 8008a22:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008a26:	f1be 0f09 	cmp.w	lr, #9
 8008a2a:	d939      	bls.n	8008aa0 <_strtod_l+0x340>
 8008a2c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008a2e:	1a76      	subs	r6, r6, r1
 8008a30:	2e08      	cmp	r6, #8
 8008a32:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008a36:	dc03      	bgt.n	8008a40 <_strtod_l+0x2e0>
 8008a38:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008a3a:	4588      	cmp	r8, r1
 8008a3c:	bfa8      	it	ge
 8008a3e:	4688      	movge	r8, r1
 8008a40:	f1bc 0f00 	cmp.w	ip, #0
 8008a44:	d001      	beq.n	8008a4a <_strtod_l+0x2ea>
 8008a46:	f1c8 0800 	rsb	r8, r8, #0
 8008a4a:	2d00      	cmp	r5, #0
 8008a4c:	d14e      	bne.n	8008aec <_strtod_l+0x38c>
 8008a4e:	9908      	ldr	r1, [sp, #32]
 8008a50:	4308      	orrs	r0, r1
 8008a52:	f47f aebe 	bne.w	80087d2 <_strtod_l+0x72>
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	f47f aed4 	bne.w	8008804 <_strtod_l+0xa4>
 8008a5c:	2a69      	cmp	r2, #105	@ 0x69
 8008a5e:	d028      	beq.n	8008ab2 <_strtod_l+0x352>
 8008a60:	dc25      	bgt.n	8008aae <_strtod_l+0x34e>
 8008a62:	2a49      	cmp	r2, #73	@ 0x49
 8008a64:	d025      	beq.n	8008ab2 <_strtod_l+0x352>
 8008a66:	2a4e      	cmp	r2, #78	@ 0x4e
 8008a68:	f47f aecc 	bne.w	8008804 <_strtod_l+0xa4>
 8008a6c:	4999      	ldr	r1, [pc, #612]	@ (8008cd4 <_strtod_l+0x574>)
 8008a6e:	a819      	add	r0, sp, #100	@ 0x64
 8008a70:	f001 f9d8 	bl	8009e24 <__match>
 8008a74:	2800      	cmp	r0, #0
 8008a76:	f43f aec5 	beq.w	8008804 <_strtod_l+0xa4>
 8008a7a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	2b28      	cmp	r3, #40	@ 0x28
 8008a80:	d12e      	bne.n	8008ae0 <_strtod_l+0x380>
 8008a82:	4995      	ldr	r1, [pc, #596]	@ (8008cd8 <_strtod_l+0x578>)
 8008a84:	aa1c      	add	r2, sp, #112	@ 0x70
 8008a86:	a819      	add	r0, sp, #100	@ 0x64
 8008a88:	f001 f9e0 	bl	8009e4c <__hexnan>
 8008a8c:	2805      	cmp	r0, #5
 8008a8e:	d127      	bne.n	8008ae0 <_strtod_l+0x380>
 8008a90:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008a92:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008a96:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008a9a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008a9e:	e698      	b.n	80087d2 <_strtod_l+0x72>
 8008aa0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008aa2:	fb08 2101 	mla	r1, r8, r1, r2
 8008aa6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008aaa:	9209      	str	r2, [sp, #36]	@ 0x24
 8008aac:	e7b5      	b.n	8008a1a <_strtod_l+0x2ba>
 8008aae:	2a6e      	cmp	r2, #110	@ 0x6e
 8008ab0:	e7da      	b.n	8008a68 <_strtod_l+0x308>
 8008ab2:	498a      	ldr	r1, [pc, #552]	@ (8008cdc <_strtod_l+0x57c>)
 8008ab4:	a819      	add	r0, sp, #100	@ 0x64
 8008ab6:	f001 f9b5 	bl	8009e24 <__match>
 8008aba:	2800      	cmp	r0, #0
 8008abc:	f43f aea2 	beq.w	8008804 <_strtod_l+0xa4>
 8008ac0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ac2:	4987      	ldr	r1, [pc, #540]	@ (8008ce0 <_strtod_l+0x580>)
 8008ac4:	3b01      	subs	r3, #1
 8008ac6:	a819      	add	r0, sp, #100	@ 0x64
 8008ac8:	9319      	str	r3, [sp, #100]	@ 0x64
 8008aca:	f001 f9ab 	bl	8009e24 <__match>
 8008ace:	b910      	cbnz	r0, 8008ad6 <_strtod_l+0x376>
 8008ad0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ad2:	3301      	adds	r3, #1
 8008ad4:	9319      	str	r3, [sp, #100]	@ 0x64
 8008ad6:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8008ce4 <_strtod_l+0x584>
 8008ada:	f04f 0a00 	mov.w	sl, #0
 8008ade:	e678      	b.n	80087d2 <_strtod_l+0x72>
 8008ae0:	4881      	ldr	r0, [pc, #516]	@ (8008ce8 <_strtod_l+0x588>)
 8008ae2:	f000 fedd 	bl	80098a0 <nan>
 8008ae6:	4682      	mov	sl, r0
 8008ae8:	468b      	mov	fp, r1
 8008aea:	e672      	b.n	80087d2 <_strtod_l+0x72>
 8008aec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aee:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008af0:	eba8 0303 	sub.w	r3, r8, r3
 8008af4:	f1b9 0f00 	cmp.w	r9, #0
 8008af8:	bf08      	it	eq
 8008afa:	46a9      	moveq	r9, r5
 8008afc:	2d10      	cmp	r5, #16
 8008afe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b00:	462c      	mov	r4, r5
 8008b02:	bfa8      	it	ge
 8008b04:	2410      	movge	r4, #16
 8008b06:	f7f7 fcfd 	bl	8000504 <__aeabi_ui2d>
 8008b0a:	2d09      	cmp	r5, #9
 8008b0c:	4682      	mov	sl, r0
 8008b0e:	468b      	mov	fp, r1
 8008b10:	dc11      	bgt.n	8008b36 <_strtod_l+0x3d6>
 8008b12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	f43f ae5c 	beq.w	80087d2 <_strtod_l+0x72>
 8008b1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b1c:	dd76      	ble.n	8008c0c <_strtod_l+0x4ac>
 8008b1e:	2b16      	cmp	r3, #22
 8008b20:	dc5d      	bgt.n	8008bde <_strtod_l+0x47e>
 8008b22:	4972      	ldr	r1, [pc, #456]	@ (8008cec <_strtod_l+0x58c>)
 8008b24:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008b28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b2c:	4652      	mov	r2, sl
 8008b2e:	465b      	mov	r3, fp
 8008b30:	f7f7 fd62 	bl	80005f8 <__aeabi_dmul>
 8008b34:	e7d7      	b.n	8008ae6 <_strtod_l+0x386>
 8008b36:	4b6d      	ldr	r3, [pc, #436]	@ (8008cec <_strtod_l+0x58c>)
 8008b38:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008b3c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008b40:	f7f7 fd5a 	bl	80005f8 <__aeabi_dmul>
 8008b44:	4682      	mov	sl, r0
 8008b46:	4638      	mov	r0, r7
 8008b48:	468b      	mov	fp, r1
 8008b4a:	f7f7 fcdb 	bl	8000504 <__aeabi_ui2d>
 8008b4e:	4602      	mov	r2, r0
 8008b50:	460b      	mov	r3, r1
 8008b52:	4650      	mov	r0, sl
 8008b54:	4659      	mov	r1, fp
 8008b56:	f7f7 fb99 	bl	800028c <__adddf3>
 8008b5a:	2d0f      	cmp	r5, #15
 8008b5c:	4682      	mov	sl, r0
 8008b5e:	468b      	mov	fp, r1
 8008b60:	ddd7      	ble.n	8008b12 <_strtod_l+0x3b2>
 8008b62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b64:	1b2c      	subs	r4, r5, r4
 8008b66:	441c      	add	r4, r3
 8008b68:	2c00      	cmp	r4, #0
 8008b6a:	f340 8093 	ble.w	8008c94 <_strtod_l+0x534>
 8008b6e:	f014 030f 	ands.w	r3, r4, #15
 8008b72:	d00a      	beq.n	8008b8a <_strtod_l+0x42a>
 8008b74:	495d      	ldr	r1, [pc, #372]	@ (8008cec <_strtod_l+0x58c>)
 8008b76:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008b7a:	4652      	mov	r2, sl
 8008b7c:	465b      	mov	r3, fp
 8008b7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b82:	f7f7 fd39 	bl	80005f8 <__aeabi_dmul>
 8008b86:	4682      	mov	sl, r0
 8008b88:	468b      	mov	fp, r1
 8008b8a:	f034 040f 	bics.w	r4, r4, #15
 8008b8e:	d073      	beq.n	8008c78 <_strtod_l+0x518>
 8008b90:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008b94:	dd49      	ble.n	8008c2a <_strtod_l+0x4ca>
 8008b96:	2400      	movs	r4, #0
 8008b98:	46a0      	mov	r8, r4
 8008b9a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008b9c:	46a1      	mov	r9, r4
 8008b9e:	9a05      	ldr	r2, [sp, #20]
 8008ba0:	f8df b140 	ldr.w	fp, [pc, #320]	@ 8008ce4 <_strtod_l+0x584>
 8008ba4:	2322      	movs	r3, #34	@ 0x22
 8008ba6:	6013      	str	r3, [r2, #0]
 8008ba8:	f04f 0a00 	mov.w	sl, #0
 8008bac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	f43f ae0f 	beq.w	80087d2 <_strtod_l+0x72>
 8008bb4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008bb6:	9805      	ldr	r0, [sp, #20]
 8008bb8:	f7ff f94e 	bl	8007e58 <_Bfree>
 8008bbc:	9805      	ldr	r0, [sp, #20]
 8008bbe:	4649      	mov	r1, r9
 8008bc0:	f7ff f94a 	bl	8007e58 <_Bfree>
 8008bc4:	9805      	ldr	r0, [sp, #20]
 8008bc6:	4641      	mov	r1, r8
 8008bc8:	f7ff f946 	bl	8007e58 <_Bfree>
 8008bcc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008bce:	9805      	ldr	r0, [sp, #20]
 8008bd0:	f7ff f942 	bl	8007e58 <_Bfree>
 8008bd4:	9805      	ldr	r0, [sp, #20]
 8008bd6:	4621      	mov	r1, r4
 8008bd8:	f7ff f93e 	bl	8007e58 <_Bfree>
 8008bdc:	e5f9      	b.n	80087d2 <_strtod_l+0x72>
 8008bde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008be0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008be4:	4293      	cmp	r3, r2
 8008be6:	dbbc      	blt.n	8008b62 <_strtod_l+0x402>
 8008be8:	4c40      	ldr	r4, [pc, #256]	@ (8008cec <_strtod_l+0x58c>)
 8008bea:	f1c5 050f 	rsb	r5, r5, #15
 8008bee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008bf2:	4652      	mov	r2, sl
 8008bf4:	465b      	mov	r3, fp
 8008bf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bfa:	f7f7 fcfd 	bl	80005f8 <__aeabi_dmul>
 8008bfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c00:	1b5d      	subs	r5, r3, r5
 8008c02:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008c06:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008c0a:	e791      	b.n	8008b30 <_strtod_l+0x3d0>
 8008c0c:	3316      	adds	r3, #22
 8008c0e:	dba8      	blt.n	8008b62 <_strtod_l+0x402>
 8008c10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c12:	eba3 0808 	sub.w	r8, r3, r8
 8008c16:	4b35      	ldr	r3, [pc, #212]	@ (8008cec <_strtod_l+0x58c>)
 8008c18:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008c1c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008c20:	4650      	mov	r0, sl
 8008c22:	4659      	mov	r1, fp
 8008c24:	f7f7 fe12 	bl	800084c <__aeabi_ddiv>
 8008c28:	e75d      	b.n	8008ae6 <_strtod_l+0x386>
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	4f30      	ldr	r7, [pc, #192]	@ (8008cf0 <_strtod_l+0x590>)
 8008c2e:	1124      	asrs	r4, r4, #4
 8008c30:	4650      	mov	r0, sl
 8008c32:	4659      	mov	r1, fp
 8008c34:	461e      	mov	r6, r3
 8008c36:	2c01      	cmp	r4, #1
 8008c38:	dc21      	bgt.n	8008c7e <_strtod_l+0x51e>
 8008c3a:	b10b      	cbz	r3, 8008c40 <_strtod_l+0x4e0>
 8008c3c:	4682      	mov	sl, r0
 8008c3e:	468b      	mov	fp, r1
 8008c40:	492b      	ldr	r1, [pc, #172]	@ (8008cf0 <_strtod_l+0x590>)
 8008c42:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008c46:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008c4a:	4652      	mov	r2, sl
 8008c4c:	465b      	mov	r3, fp
 8008c4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c52:	f7f7 fcd1 	bl	80005f8 <__aeabi_dmul>
 8008c56:	4b23      	ldr	r3, [pc, #140]	@ (8008ce4 <_strtod_l+0x584>)
 8008c58:	460a      	mov	r2, r1
 8008c5a:	400b      	ands	r3, r1
 8008c5c:	4925      	ldr	r1, [pc, #148]	@ (8008cf4 <_strtod_l+0x594>)
 8008c5e:	428b      	cmp	r3, r1
 8008c60:	4682      	mov	sl, r0
 8008c62:	d898      	bhi.n	8008b96 <_strtod_l+0x436>
 8008c64:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008c68:	428b      	cmp	r3, r1
 8008c6a:	bf86      	itte	hi
 8008c6c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008cf8 <_strtod_l+0x598>
 8008c70:	f04f 3aff 	movhi.w	sl, #4294967295
 8008c74:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008c78:	2300      	movs	r3, #0
 8008c7a:	9308      	str	r3, [sp, #32]
 8008c7c:	e076      	b.n	8008d6c <_strtod_l+0x60c>
 8008c7e:	07e2      	lsls	r2, r4, #31
 8008c80:	d504      	bpl.n	8008c8c <_strtod_l+0x52c>
 8008c82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c86:	f7f7 fcb7 	bl	80005f8 <__aeabi_dmul>
 8008c8a:	2301      	movs	r3, #1
 8008c8c:	3601      	adds	r6, #1
 8008c8e:	1064      	asrs	r4, r4, #1
 8008c90:	3708      	adds	r7, #8
 8008c92:	e7d0      	b.n	8008c36 <_strtod_l+0x4d6>
 8008c94:	d0f0      	beq.n	8008c78 <_strtod_l+0x518>
 8008c96:	4264      	negs	r4, r4
 8008c98:	f014 020f 	ands.w	r2, r4, #15
 8008c9c:	d00a      	beq.n	8008cb4 <_strtod_l+0x554>
 8008c9e:	4b13      	ldr	r3, [pc, #76]	@ (8008cec <_strtod_l+0x58c>)
 8008ca0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ca4:	4650      	mov	r0, sl
 8008ca6:	4659      	mov	r1, fp
 8008ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cac:	f7f7 fdce 	bl	800084c <__aeabi_ddiv>
 8008cb0:	4682      	mov	sl, r0
 8008cb2:	468b      	mov	fp, r1
 8008cb4:	1124      	asrs	r4, r4, #4
 8008cb6:	d0df      	beq.n	8008c78 <_strtod_l+0x518>
 8008cb8:	2c1f      	cmp	r4, #31
 8008cba:	dd1f      	ble.n	8008cfc <_strtod_l+0x59c>
 8008cbc:	2400      	movs	r4, #0
 8008cbe:	46a0      	mov	r8, r4
 8008cc0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008cc2:	46a1      	mov	r9, r4
 8008cc4:	9a05      	ldr	r2, [sp, #20]
 8008cc6:	2322      	movs	r3, #34	@ 0x22
 8008cc8:	f04f 0a00 	mov.w	sl, #0
 8008ccc:	f04f 0b00 	mov.w	fp, #0
 8008cd0:	6013      	str	r3, [r2, #0]
 8008cd2:	e76b      	b.n	8008bac <_strtod_l+0x44c>
 8008cd4:	0800a64d 	.word	0x0800a64d
 8008cd8:	0800a918 	.word	0x0800a918
 8008cdc:	0800a645 	.word	0x0800a645
 8008ce0:	0800a67c 	.word	0x0800a67c
 8008ce4:	7ff00000 	.word	0x7ff00000
 8008ce8:	0800a7b5 	.word	0x0800a7b5
 8008cec:	0800a850 	.word	0x0800a850
 8008cf0:	0800a828 	.word	0x0800a828
 8008cf4:	7ca00000 	.word	0x7ca00000
 8008cf8:	7fefffff 	.word	0x7fefffff
 8008cfc:	f014 0310 	ands.w	r3, r4, #16
 8008d00:	bf18      	it	ne
 8008d02:	236a      	movne	r3, #106	@ 0x6a
 8008d04:	4e78      	ldr	r6, [pc, #480]	@ (8008ee8 <_strtod_l+0x788>)
 8008d06:	9308      	str	r3, [sp, #32]
 8008d08:	4650      	mov	r0, sl
 8008d0a:	4659      	mov	r1, fp
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	07e7      	lsls	r7, r4, #31
 8008d10:	d504      	bpl.n	8008d1c <_strtod_l+0x5bc>
 8008d12:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008d16:	f7f7 fc6f 	bl	80005f8 <__aeabi_dmul>
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	1064      	asrs	r4, r4, #1
 8008d1e:	f106 0608 	add.w	r6, r6, #8
 8008d22:	d1f4      	bne.n	8008d0e <_strtod_l+0x5ae>
 8008d24:	b10b      	cbz	r3, 8008d2a <_strtod_l+0x5ca>
 8008d26:	4682      	mov	sl, r0
 8008d28:	468b      	mov	fp, r1
 8008d2a:	9b08      	ldr	r3, [sp, #32]
 8008d2c:	b1b3      	cbz	r3, 8008d5c <_strtod_l+0x5fc>
 8008d2e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008d32:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	4659      	mov	r1, fp
 8008d3a:	dd0f      	ble.n	8008d5c <_strtod_l+0x5fc>
 8008d3c:	2b1f      	cmp	r3, #31
 8008d3e:	dd58      	ble.n	8008df2 <_strtod_l+0x692>
 8008d40:	2b34      	cmp	r3, #52	@ 0x34
 8008d42:	bfde      	ittt	le
 8008d44:	f04f 33ff 	movle.w	r3, #4294967295
 8008d48:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008d4c:	4093      	lslle	r3, r2
 8008d4e:	f04f 0a00 	mov.w	sl, #0
 8008d52:	bfcc      	ite	gt
 8008d54:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008d58:	ea03 0b01 	andle.w	fp, r3, r1
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	2300      	movs	r3, #0
 8008d60:	4650      	mov	r0, sl
 8008d62:	4659      	mov	r1, fp
 8008d64:	f7f7 feb0 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d68:	2800      	cmp	r0, #0
 8008d6a:	d1a7      	bne.n	8008cbc <_strtod_l+0x55c>
 8008d6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d6e:	9300      	str	r3, [sp, #0]
 8008d70:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008d72:	9805      	ldr	r0, [sp, #20]
 8008d74:	462b      	mov	r3, r5
 8008d76:	464a      	mov	r2, r9
 8008d78:	f7ff f8d6 	bl	8007f28 <__s2b>
 8008d7c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008d7e:	2800      	cmp	r0, #0
 8008d80:	f43f af09 	beq.w	8008b96 <_strtod_l+0x436>
 8008d84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d88:	2a00      	cmp	r2, #0
 8008d8a:	eba3 0308 	sub.w	r3, r3, r8
 8008d8e:	bfa8      	it	ge
 8008d90:	2300      	movge	r3, #0
 8008d92:	9312      	str	r3, [sp, #72]	@ 0x48
 8008d94:	2400      	movs	r4, #0
 8008d96:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008d9a:	9316      	str	r3, [sp, #88]	@ 0x58
 8008d9c:	46a0      	mov	r8, r4
 8008d9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008da0:	9805      	ldr	r0, [sp, #20]
 8008da2:	6859      	ldr	r1, [r3, #4]
 8008da4:	f7ff f818 	bl	8007dd8 <_Balloc>
 8008da8:	4681      	mov	r9, r0
 8008daa:	2800      	cmp	r0, #0
 8008dac:	f43f aef7 	beq.w	8008b9e <_strtod_l+0x43e>
 8008db0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008db2:	691a      	ldr	r2, [r3, #16]
 8008db4:	3202      	adds	r2, #2
 8008db6:	f103 010c 	add.w	r1, r3, #12
 8008dba:	0092      	lsls	r2, r2, #2
 8008dbc:	300c      	adds	r0, #12
 8008dbe:	f000 fd61 	bl	8009884 <memcpy>
 8008dc2:	ab1c      	add	r3, sp, #112	@ 0x70
 8008dc4:	9301      	str	r3, [sp, #4]
 8008dc6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008dc8:	9300      	str	r3, [sp, #0]
 8008dca:	9805      	ldr	r0, [sp, #20]
 8008dcc:	4652      	mov	r2, sl
 8008dce:	465b      	mov	r3, fp
 8008dd0:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008dd4:	f7ff fbd4 	bl	8008580 <__d2b>
 8008dd8:	901a      	str	r0, [sp, #104]	@ 0x68
 8008dda:	2800      	cmp	r0, #0
 8008ddc:	f43f aedf 	beq.w	8008b9e <_strtod_l+0x43e>
 8008de0:	9805      	ldr	r0, [sp, #20]
 8008de2:	2101      	movs	r1, #1
 8008de4:	f7ff f936 	bl	8008054 <__i2b>
 8008de8:	4680      	mov	r8, r0
 8008dea:	b948      	cbnz	r0, 8008e00 <_strtod_l+0x6a0>
 8008dec:	f04f 0800 	mov.w	r8, #0
 8008df0:	e6d5      	b.n	8008b9e <_strtod_l+0x43e>
 8008df2:	f04f 32ff 	mov.w	r2, #4294967295
 8008df6:	fa02 f303 	lsl.w	r3, r2, r3
 8008dfa:	ea03 0a0a 	and.w	sl, r3, sl
 8008dfe:	e7ad      	b.n	8008d5c <_strtod_l+0x5fc>
 8008e00:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008e02:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008e04:	2d00      	cmp	r5, #0
 8008e06:	bfab      	itete	ge
 8008e08:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008e0a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008e0c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008e0e:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008e10:	bfac      	ite	ge
 8008e12:	18ef      	addge	r7, r5, r3
 8008e14:	1b5e      	sublt	r6, r3, r5
 8008e16:	9b08      	ldr	r3, [sp, #32]
 8008e18:	1aed      	subs	r5, r5, r3
 8008e1a:	4415      	add	r5, r2
 8008e1c:	4b33      	ldr	r3, [pc, #204]	@ (8008eec <_strtod_l+0x78c>)
 8008e1e:	3d01      	subs	r5, #1
 8008e20:	429d      	cmp	r5, r3
 8008e22:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008e26:	da50      	bge.n	8008eca <_strtod_l+0x76a>
 8008e28:	1b5b      	subs	r3, r3, r5
 8008e2a:	2b1f      	cmp	r3, #31
 8008e2c:	eba2 0203 	sub.w	r2, r2, r3
 8008e30:	f04f 0101 	mov.w	r1, #1
 8008e34:	dc3d      	bgt.n	8008eb2 <_strtod_l+0x752>
 8008e36:	fa01 f303 	lsl.w	r3, r1, r3
 8008e3a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e40:	18bd      	adds	r5, r7, r2
 8008e42:	9b08      	ldr	r3, [sp, #32]
 8008e44:	42af      	cmp	r7, r5
 8008e46:	4416      	add	r6, r2
 8008e48:	441e      	add	r6, r3
 8008e4a:	463b      	mov	r3, r7
 8008e4c:	bfa8      	it	ge
 8008e4e:	462b      	movge	r3, r5
 8008e50:	42b3      	cmp	r3, r6
 8008e52:	bfa8      	it	ge
 8008e54:	4633      	movge	r3, r6
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	bfc2      	ittt	gt
 8008e5a:	1aed      	subgt	r5, r5, r3
 8008e5c:	1af6      	subgt	r6, r6, r3
 8008e5e:	1aff      	subgt	r7, r7, r3
 8008e60:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	dd16      	ble.n	8008e94 <_strtod_l+0x734>
 8008e66:	4641      	mov	r1, r8
 8008e68:	9805      	ldr	r0, [sp, #20]
 8008e6a:	461a      	mov	r2, r3
 8008e6c:	f7ff f9aa 	bl	80081c4 <__pow5mult>
 8008e70:	4680      	mov	r8, r0
 8008e72:	2800      	cmp	r0, #0
 8008e74:	d0ba      	beq.n	8008dec <_strtod_l+0x68c>
 8008e76:	4601      	mov	r1, r0
 8008e78:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008e7a:	9805      	ldr	r0, [sp, #20]
 8008e7c:	f7ff f900 	bl	8008080 <__multiply>
 8008e80:	900a      	str	r0, [sp, #40]	@ 0x28
 8008e82:	2800      	cmp	r0, #0
 8008e84:	f43f ae8b 	beq.w	8008b9e <_strtod_l+0x43e>
 8008e88:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e8a:	9805      	ldr	r0, [sp, #20]
 8008e8c:	f7fe ffe4 	bl	8007e58 <_Bfree>
 8008e90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e92:	931a      	str	r3, [sp, #104]	@ 0x68
 8008e94:	2d00      	cmp	r5, #0
 8008e96:	dc1d      	bgt.n	8008ed4 <_strtod_l+0x774>
 8008e98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	dd28      	ble.n	8008ef0 <_strtod_l+0x790>
 8008e9e:	4649      	mov	r1, r9
 8008ea0:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008ea2:	9805      	ldr	r0, [sp, #20]
 8008ea4:	f7ff f98e 	bl	80081c4 <__pow5mult>
 8008ea8:	4681      	mov	r9, r0
 8008eaa:	bb08      	cbnz	r0, 8008ef0 <_strtod_l+0x790>
 8008eac:	f04f 0900 	mov.w	r9, #0
 8008eb0:	e675      	b.n	8008b9e <_strtod_l+0x43e>
 8008eb2:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008eb6:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008eba:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008ebe:	35e2      	adds	r5, #226	@ 0xe2
 8008ec0:	fa01 f305 	lsl.w	r3, r1, r5
 8008ec4:	9310      	str	r3, [sp, #64]	@ 0x40
 8008ec6:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008ec8:	e7ba      	b.n	8008e40 <_strtod_l+0x6e0>
 8008eca:	2300      	movs	r3, #0
 8008ecc:	9310      	str	r3, [sp, #64]	@ 0x40
 8008ece:	2301      	movs	r3, #1
 8008ed0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008ed2:	e7b5      	b.n	8008e40 <_strtod_l+0x6e0>
 8008ed4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ed6:	9805      	ldr	r0, [sp, #20]
 8008ed8:	462a      	mov	r2, r5
 8008eda:	f7ff f9cd 	bl	8008278 <__lshift>
 8008ede:	901a      	str	r0, [sp, #104]	@ 0x68
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	d1d9      	bne.n	8008e98 <_strtod_l+0x738>
 8008ee4:	e65b      	b.n	8008b9e <_strtod_l+0x43e>
 8008ee6:	bf00      	nop
 8008ee8:	0800a940 	.word	0x0800a940
 8008eec:	fffffc02 	.word	0xfffffc02
 8008ef0:	2e00      	cmp	r6, #0
 8008ef2:	dd07      	ble.n	8008f04 <_strtod_l+0x7a4>
 8008ef4:	4649      	mov	r1, r9
 8008ef6:	9805      	ldr	r0, [sp, #20]
 8008ef8:	4632      	mov	r2, r6
 8008efa:	f7ff f9bd 	bl	8008278 <__lshift>
 8008efe:	4681      	mov	r9, r0
 8008f00:	2800      	cmp	r0, #0
 8008f02:	d0d3      	beq.n	8008eac <_strtod_l+0x74c>
 8008f04:	2f00      	cmp	r7, #0
 8008f06:	dd08      	ble.n	8008f1a <_strtod_l+0x7ba>
 8008f08:	4641      	mov	r1, r8
 8008f0a:	9805      	ldr	r0, [sp, #20]
 8008f0c:	463a      	mov	r2, r7
 8008f0e:	f7ff f9b3 	bl	8008278 <__lshift>
 8008f12:	4680      	mov	r8, r0
 8008f14:	2800      	cmp	r0, #0
 8008f16:	f43f ae42 	beq.w	8008b9e <_strtod_l+0x43e>
 8008f1a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f1c:	9805      	ldr	r0, [sp, #20]
 8008f1e:	464a      	mov	r2, r9
 8008f20:	f7ff fa32 	bl	8008388 <__mdiff>
 8008f24:	4604      	mov	r4, r0
 8008f26:	2800      	cmp	r0, #0
 8008f28:	f43f ae39 	beq.w	8008b9e <_strtod_l+0x43e>
 8008f2c:	68c3      	ldr	r3, [r0, #12]
 8008f2e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008f30:	2300      	movs	r3, #0
 8008f32:	60c3      	str	r3, [r0, #12]
 8008f34:	4641      	mov	r1, r8
 8008f36:	f7ff fa0b 	bl	8008350 <__mcmp>
 8008f3a:	2800      	cmp	r0, #0
 8008f3c:	da3d      	bge.n	8008fba <_strtod_l+0x85a>
 8008f3e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f40:	ea53 030a 	orrs.w	r3, r3, sl
 8008f44:	d163      	bne.n	800900e <_strtod_l+0x8ae>
 8008f46:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d15f      	bne.n	800900e <_strtod_l+0x8ae>
 8008f4e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008f52:	0d1b      	lsrs	r3, r3, #20
 8008f54:	051b      	lsls	r3, r3, #20
 8008f56:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008f5a:	d958      	bls.n	800900e <_strtod_l+0x8ae>
 8008f5c:	6963      	ldr	r3, [r4, #20]
 8008f5e:	b913      	cbnz	r3, 8008f66 <_strtod_l+0x806>
 8008f60:	6923      	ldr	r3, [r4, #16]
 8008f62:	2b01      	cmp	r3, #1
 8008f64:	dd53      	ble.n	800900e <_strtod_l+0x8ae>
 8008f66:	4621      	mov	r1, r4
 8008f68:	2201      	movs	r2, #1
 8008f6a:	9805      	ldr	r0, [sp, #20]
 8008f6c:	f7ff f984 	bl	8008278 <__lshift>
 8008f70:	4641      	mov	r1, r8
 8008f72:	4604      	mov	r4, r0
 8008f74:	f7ff f9ec 	bl	8008350 <__mcmp>
 8008f78:	2800      	cmp	r0, #0
 8008f7a:	dd48      	ble.n	800900e <_strtod_l+0x8ae>
 8008f7c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008f80:	9a08      	ldr	r2, [sp, #32]
 8008f82:	0d1b      	lsrs	r3, r3, #20
 8008f84:	051b      	lsls	r3, r3, #20
 8008f86:	2a00      	cmp	r2, #0
 8008f88:	d062      	beq.n	8009050 <_strtod_l+0x8f0>
 8008f8a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008f8e:	d85f      	bhi.n	8009050 <_strtod_l+0x8f0>
 8008f90:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008f94:	f67f ae96 	bls.w	8008cc4 <_strtod_l+0x564>
 8008f98:	4ba3      	ldr	r3, [pc, #652]	@ (8009228 <_strtod_l+0xac8>)
 8008f9a:	4650      	mov	r0, sl
 8008f9c:	4659      	mov	r1, fp
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	f7f7 fb2a 	bl	80005f8 <__aeabi_dmul>
 8008fa4:	4ba1      	ldr	r3, [pc, #644]	@ (800922c <_strtod_l+0xacc>)
 8008fa6:	400b      	ands	r3, r1
 8008fa8:	4682      	mov	sl, r0
 8008faa:	468b      	mov	fp, r1
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	f47f ae01 	bne.w	8008bb4 <_strtod_l+0x454>
 8008fb2:	9a05      	ldr	r2, [sp, #20]
 8008fb4:	2322      	movs	r3, #34	@ 0x22
 8008fb6:	6013      	str	r3, [r2, #0]
 8008fb8:	e5fc      	b.n	8008bb4 <_strtod_l+0x454>
 8008fba:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008fbe:	d165      	bne.n	800908c <_strtod_l+0x92c>
 8008fc0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008fc2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008fc6:	b35a      	cbz	r2, 8009020 <_strtod_l+0x8c0>
 8008fc8:	4a99      	ldr	r2, [pc, #612]	@ (8009230 <_strtod_l+0xad0>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d12b      	bne.n	8009026 <_strtod_l+0x8c6>
 8008fce:	9b08      	ldr	r3, [sp, #32]
 8008fd0:	4651      	mov	r1, sl
 8008fd2:	b303      	cbz	r3, 8009016 <_strtod_l+0x8b6>
 8008fd4:	4b95      	ldr	r3, [pc, #596]	@ (800922c <_strtod_l+0xacc>)
 8008fd6:	465a      	mov	r2, fp
 8008fd8:	4013      	ands	r3, r2
 8008fda:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008fde:	f04f 32ff 	mov.w	r2, #4294967295
 8008fe2:	d81b      	bhi.n	800901c <_strtod_l+0x8bc>
 8008fe4:	0d1b      	lsrs	r3, r3, #20
 8008fe6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008fea:	fa02 f303 	lsl.w	r3, r2, r3
 8008fee:	4299      	cmp	r1, r3
 8008ff0:	d119      	bne.n	8009026 <_strtod_l+0x8c6>
 8008ff2:	4b90      	ldr	r3, [pc, #576]	@ (8009234 <_strtod_l+0xad4>)
 8008ff4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d102      	bne.n	8009000 <_strtod_l+0x8a0>
 8008ffa:	3101      	adds	r1, #1
 8008ffc:	f43f adcf 	beq.w	8008b9e <_strtod_l+0x43e>
 8009000:	4b8a      	ldr	r3, [pc, #552]	@ (800922c <_strtod_l+0xacc>)
 8009002:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009004:	401a      	ands	r2, r3
 8009006:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800900a:	f04f 0a00 	mov.w	sl, #0
 800900e:	9b08      	ldr	r3, [sp, #32]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d1c1      	bne.n	8008f98 <_strtod_l+0x838>
 8009014:	e5ce      	b.n	8008bb4 <_strtod_l+0x454>
 8009016:	f04f 33ff 	mov.w	r3, #4294967295
 800901a:	e7e8      	b.n	8008fee <_strtod_l+0x88e>
 800901c:	4613      	mov	r3, r2
 800901e:	e7e6      	b.n	8008fee <_strtod_l+0x88e>
 8009020:	ea53 030a 	orrs.w	r3, r3, sl
 8009024:	d0aa      	beq.n	8008f7c <_strtod_l+0x81c>
 8009026:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009028:	b1db      	cbz	r3, 8009062 <_strtod_l+0x902>
 800902a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800902c:	4213      	tst	r3, r2
 800902e:	d0ee      	beq.n	800900e <_strtod_l+0x8ae>
 8009030:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009032:	9a08      	ldr	r2, [sp, #32]
 8009034:	4650      	mov	r0, sl
 8009036:	4659      	mov	r1, fp
 8009038:	b1bb      	cbz	r3, 800906a <_strtod_l+0x90a>
 800903a:	f7ff fb6d 	bl	8008718 <sulp>
 800903e:	4602      	mov	r2, r0
 8009040:	460b      	mov	r3, r1
 8009042:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009046:	f7f7 f921 	bl	800028c <__adddf3>
 800904a:	4682      	mov	sl, r0
 800904c:	468b      	mov	fp, r1
 800904e:	e7de      	b.n	800900e <_strtod_l+0x8ae>
 8009050:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009054:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009058:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800905c:	f04f 3aff 	mov.w	sl, #4294967295
 8009060:	e7d5      	b.n	800900e <_strtod_l+0x8ae>
 8009062:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009064:	ea13 0f0a 	tst.w	r3, sl
 8009068:	e7e1      	b.n	800902e <_strtod_l+0x8ce>
 800906a:	f7ff fb55 	bl	8008718 <sulp>
 800906e:	4602      	mov	r2, r0
 8009070:	460b      	mov	r3, r1
 8009072:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009076:	f7f7 f907 	bl	8000288 <__aeabi_dsub>
 800907a:	2200      	movs	r2, #0
 800907c:	2300      	movs	r3, #0
 800907e:	4682      	mov	sl, r0
 8009080:	468b      	mov	fp, r1
 8009082:	f7f7 fd21 	bl	8000ac8 <__aeabi_dcmpeq>
 8009086:	2800      	cmp	r0, #0
 8009088:	d0c1      	beq.n	800900e <_strtod_l+0x8ae>
 800908a:	e61b      	b.n	8008cc4 <_strtod_l+0x564>
 800908c:	4641      	mov	r1, r8
 800908e:	4620      	mov	r0, r4
 8009090:	f7ff face 	bl	8008630 <__ratio>
 8009094:	2200      	movs	r2, #0
 8009096:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800909a:	4606      	mov	r6, r0
 800909c:	460f      	mov	r7, r1
 800909e:	f7f7 fd27 	bl	8000af0 <__aeabi_dcmple>
 80090a2:	2800      	cmp	r0, #0
 80090a4:	d06d      	beq.n	8009182 <_strtod_l+0xa22>
 80090a6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d178      	bne.n	800919e <_strtod_l+0xa3e>
 80090ac:	f1ba 0f00 	cmp.w	sl, #0
 80090b0:	d156      	bne.n	8009160 <_strtod_l+0xa00>
 80090b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d158      	bne.n	800916e <_strtod_l+0xa0e>
 80090bc:	4b5e      	ldr	r3, [pc, #376]	@ (8009238 <_strtod_l+0xad8>)
 80090be:	2200      	movs	r2, #0
 80090c0:	4630      	mov	r0, r6
 80090c2:	4639      	mov	r1, r7
 80090c4:	f7f7 fd0a 	bl	8000adc <__aeabi_dcmplt>
 80090c8:	2800      	cmp	r0, #0
 80090ca:	d157      	bne.n	800917c <_strtod_l+0xa1c>
 80090cc:	4630      	mov	r0, r6
 80090ce:	4639      	mov	r1, r7
 80090d0:	4b5a      	ldr	r3, [pc, #360]	@ (800923c <_strtod_l+0xadc>)
 80090d2:	2200      	movs	r2, #0
 80090d4:	f7f7 fa90 	bl	80005f8 <__aeabi_dmul>
 80090d8:	4606      	mov	r6, r0
 80090da:	460f      	mov	r7, r1
 80090dc:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80090e0:	9606      	str	r6, [sp, #24]
 80090e2:	9307      	str	r3, [sp, #28]
 80090e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80090e8:	4d50      	ldr	r5, [pc, #320]	@ (800922c <_strtod_l+0xacc>)
 80090ea:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80090ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090f0:	401d      	ands	r5, r3
 80090f2:	4b53      	ldr	r3, [pc, #332]	@ (8009240 <_strtod_l+0xae0>)
 80090f4:	429d      	cmp	r5, r3
 80090f6:	f040 80a9 	bne.w	800924c <_strtod_l+0xaec>
 80090fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090fc:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009100:	4650      	mov	r0, sl
 8009102:	4659      	mov	r1, fp
 8009104:	f7ff f9d2 	bl	80084ac <__ulp>
 8009108:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800910c:	f7f7 fa74 	bl	80005f8 <__aeabi_dmul>
 8009110:	4652      	mov	r2, sl
 8009112:	465b      	mov	r3, fp
 8009114:	f7f7 f8ba 	bl	800028c <__adddf3>
 8009118:	460b      	mov	r3, r1
 800911a:	4944      	ldr	r1, [pc, #272]	@ (800922c <_strtod_l+0xacc>)
 800911c:	4a49      	ldr	r2, [pc, #292]	@ (8009244 <_strtod_l+0xae4>)
 800911e:	4019      	ands	r1, r3
 8009120:	4291      	cmp	r1, r2
 8009122:	4682      	mov	sl, r0
 8009124:	d942      	bls.n	80091ac <_strtod_l+0xa4c>
 8009126:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009128:	4b42      	ldr	r3, [pc, #264]	@ (8009234 <_strtod_l+0xad4>)
 800912a:	429a      	cmp	r2, r3
 800912c:	d103      	bne.n	8009136 <_strtod_l+0x9d6>
 800912e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009130:	3301      	adds	r3, #1
 8009132:	f43f ad34 	beq.w	8008b9e <_strtod_l+0x43e>
 8009136:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8009234 <_strtod_l+0xad4>
 800913a:	f04f 3aff 	mov.w	sl, #4294967295
 800913e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009140:	9805      	ldr	r0, [sp, #20]
 8009142:	f7fe fe89 	bl	8007e58 <_Bfree>
 8009146:	9805      	ldr	r0, [sp, #20]
 8009148:	4649      	mov	r1, r9
 800914a:	f7fe fe85 	bl	8007e58 <_Bfree>
 800914e:	9805      	ldr	r0, [sp, #20]
 8009150:	4641      	mov	r1, r8
 8009152:	f7fe fe81 	bl	8007e58 <_Bfree>
 8009156:	9805      	ldr	r0, [sp, #20]
 8009158:	4621      	mov	r1, r4
 800915a:	f7fe fe7d 	bl	8007e58 <_Bfree>
 800915e:	e61e      	b.n	8008d9e <_strtod_l+0x63e>
 8009160:	f1ba 0f01 	cmp.w	sl, #1
 8009164:	d103      	bne.n	800916e <_strtod_l+0xa0e>
 8009166:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009168:	2b00      	cmp	r3, #0
 800916a:	f43f adab 	beq.w	8008cc4 <_strtod_l+0x564>
 800916e:	4b36      	ldr	r3, [pc, #216]	@ (8009248 <_strtod_l+0xae8>)
 8009170:	4f31      	ldr	r7, [pc, #196]	@ (8009238 <_strtod_l+0xad8>)
 8009172:	2200      	movs	r2, #0
 8009174:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009178:	2600      	movs	r6, #0
 800917a:	e7b3      	b.n	80090e4 <_strtod_l+0x984>
 800917c:	4f2f      	ldr	r7, [pc, #188]	@ (800923c <_strtod_l+0xadc>)
 800917e:	2600      	movs	r6, #0
 8009180:	e7ac      	b.n	80090dc <_strtod_l+0x97c>
 8009182:	4b2e      	ldr	r3, [pc, #184]	@ (800923c <_strtod_l+0xadc>)
 8009184:	4630      	mov	r0, r6
 8009186:	4639      	mov	r1, r7
 8009188:	2200      	movs	r2, #0
 800918a:	f7f7 fa35 	bl	80005f8 <__aeabi_dmul>
 800918e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009190:	4606      	mov	r6, r0
 8009192:	460f      	mov	r7, r1
 8009194:	2b00      	cmp	r3, #0
 8009196:	d0a1      	beq.n	80090dc <_strtod_l+0x97c>
 8009198:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800919c:	e7a2      	b.n	80090e4 <_strtod_l+0x984>
 800919e:	4b26      	ldr	r3, [pc, #152]	@ (8009238 <_strtod_l+0xad8>)
 80091a0:	2200      	movs	r2, #0
 80091a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80091a6:	4616      	mov	r6, r2
 80091a8:	461f      	mov	r7, r3
 80091aa:	e79b      	b.n	80090e4 <_strtod_l+0x984>
 80091ac:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80091b0:	9b08      	ldr	r3, [sp, #32]
 80091b2:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d1c1      	bne.n	800913e <_strtod_l+0x9de>
 80091ba:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80091be:	0d1b      	lsrs	r3, r3, #20
 80091c0:	051b      	lsls	r3, r3, #20
 80091c2:	429d      	cmp	r5, r3
 80091c4:	d1bb      	bne.n	800913e <_strtod_l+0x9de>
 80091c6:	4630      	mov	r0, r6
 80091c8:	4639      	mov	r1, r7
 80091ca:	f7f7 fd75 	bl	8000cb8 <__aeabi_d2lz>
 80091ce:	f7f7 f9e5 	bl	800059c <__aeabi_l2d>
 80091d2:	4602      	mov	r2, r0
 80091d4:	460b      	mov	r3, r1
 80091d6:	4630      	mov	r0, r6
 80091d8:	4639      	mov	r1, r7
 80091da:	f7f7 f855 	bl	8000288 <__aeabi_dsub>
 80091de:	460b      	mov	r3, r1
 80091e0:	4602      	mov	r2, r0
 80091e2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80091e6:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80091ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091ec:	ea46 060a 	orr.w	r6, r6, sl
 80091f0:	431e      	orrs	r6, r3
 80091f2:	d068      	beq.n	80092c6 <_strtod_l+0xb66>
 80091f4:	a308      	add	r3, pc, #32	@ (adr r3, 8009218 <_strtod_l+0xab8>)
 80091f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091fa:	f7f7 fc6f 	bl	8000adc <__aeabi_dcmplt>
 80091fe:	2800      	cmp	r0, #0
 8009200:	f47f acd8 	bne.w	8008bb4 <_strtod_l+0x454>
 8009204:	a306      	add	r3, pc, #24	@ (adr r3, 8009220 <_strtod_l+0xac0>)
 8009206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800920a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800920e:	f7f7 fc83 	bl	8000b18 <__aeabi_dcmpgt>
 8009212:	2800      	cmp	r0, #0
 8009214:	d093      	beq.n	800913e <_strtod_l+0x9de>
 8009216:	e4cd      	b.n	8008bb4 <_strtod_l+0x454>
 8009218:	94a03595 	.word	0x94a03595
 800921c:	3fdfffff 	.word	0x3fdfffff
 8009220:	35afe535 	.word	0x35afe535
 8009224:	3fe00000 	.word	0x3fe00000
 8009228:	39500000 	.word	0x39500000
 800922c:	7ff00000 	.word	0x7ff00000
 8009230:	000fffff 	.word	0x000fffff
 8009234:	7fefffff 	.word	0x7fefffff
 8009238:	3ff00000 	.word	0x3ff00000
 800923c:	3fe00000 	.word	0x3fe00000
 8009240:	7fe00000 	.word	0x7fe00000
 8009244:	7c9fffff 	.word	0x7c9fffff
 8009248:	bff00000 	.word	0xbff00000
 800924c:	9b08      	ldr	r3, [sp, #32]
 800924e:	b323      	cbz	r3, 800929a <_strtod_l+0xb3a>
 8009250:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009254:	d821      	bhi.n	800929a <_strtod_l+0xb3a>
 8009256:	a328      	add	r3, pc, #160	@ (adr r3, 80092f8 <_strtod_l+0xb98>)
 8009258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800925c:	4630      	mov	r0, r6
 800925e:	4639      	mov	r1, r7
 8009260:	f7f7 fc46 	bl	8000af0 <__aeabi_dcmple>
 8009264:	b1a0      	cbz	r0, 8009290 <_strtod_l+0xb30>
 8009266:	4639      	mov	r1, r7
 8009268:	4630      	mov	r0, r6
 800926a:	f7f7 fc9d 	bl	8000ba8 <__aeabi_d2uiz>
 800926e:	2801      	cmp	r0, #1
 8009270:	bf38      	it	cc
 8009272:	2001      	movcc	r0, #1
 8009274:	f7f7 f946 	bl	8000504 <__aeabi_ui2d>
 8009278:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800927a:	4606      	mov	r6, r0
 800927c:	460f      	mov	r7, r1
 800927e:	b9fb      	cbnz	r3, 80092c0 <_strtod_l+0xb60>
 8009280:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009284:	9014      	str	r0, [sp, #80]	@ 0x50
 8009286:	9315      	str	r3, [sp, #84]	@ 0x54
 8009288:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800928c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009290:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009292:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009296:	1b5b      	subs	r3, r3, r5
 8009298:	9311      	str	r3, [sp, #68]	@ 0x44
 800929a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800929e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80092a2:	f7ff f903 	bl	80084ac <__ulp>
 80092a6:	4602      	mov	r2, r0
 80092a8:	460b      	mov	r3, r1
 80092aa:	4650      	mov	r0, sl
 80092ac:	4659      	mov	r1, fp
 80092ae:	f7f7 f9a3 	bl	80005f8 <__aeabi_dmul>
 80092b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80092b6:	f7f6 ffe9 	bl	800028c <__adddf3>
 80092ba:	4682      	mov	sl, r0
 80092bc:	468b      	mov	fp, r1
 80092be:	e777      	b.n	80091b0 <_strtod_l+0xa50>
 80092c0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80092c4:	e7e0      	b.n	8009288 <_strtod_l+0xb28>
 80092c6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009300 <_strtod_l+0xba0>)
 80092c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092cc:	f7f7 fc06 	bl	8000adc <__aeabi_dcmplt>
 80092d0:	e79f      	b.n	8009212 <_strtod_l+0xab2>
 80092d2:	2300      	movs	r3, #0
 80092d4:	930e      	str	r3, [sp, #56]	@ 0x38
 80092d6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80092d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092da:	6013      	str	r3, [r2, #0]
 80092dc:	f7ff ba7d 	b.w	80087da <_strtod_l+0x7a>
 80092e0:	2a65      	cmp	r2, #101	@ 0x65
 80092e2:	f43f ab76 	beq.w	80089d2 <_strtod_l+0x272>
 80092e6:	2a45      	cmp	r2, #69	@ 0x45
 80092e8:	f43f ab73 	beq.w	80089d2 <_strtod_l+0x272>
 80092ec:	2301      	movs	r3, #1
 80092ee:	f7ff bbae 	b.w	8008a4e <_strtod_l+0x2ee>
 80092f2:	bf00      	nop
 80092f4:	f3af 8000 	nop.w
 80092f8:	ffc00000 	.word	0xffc00000
 80092fc:	41dfffff 	.word	0x41dfffff
 8009300:	94a03595 	.word	0x94a03595
 8009304:	3fcfffff 	.word	0x3fcfffff

08009308 <_strtod_r>:
 8009308:	4b01      	ldr	r3, [pc, #4]	@ (8009310 <_strtod_r+0x8>)
 800930a:	f7ff ba29 	b.w	8008760 <_strtod_l>
 800930e:	bf00      	nop
 8009310:	2000006c 	.word	0x2000006c

08009314 <_strtol_l.isra.0>:
 8009314:	2b24      	cmp	r3, #36	@ 0x24
 8009316:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800931a:	4686      	mov	lr, r0
 800931c:	4690      	mov	r8, r2
 800931e:	d801      	bhi.n	8009324 <_strtol_l.isra.0+0x10>
 8009320:	2b01      	cmp	r3, #1
 8009322:	d106      	bne.n	8009332 <_strtol_l.isra.0+0x1e>
 8009324:	f7fd fdce 	bl	8006ec4 <__errno>
 8009328:	2316      	movs	r3, #22
 800932a:	6003      	str	r3, [r0, #0]
 800932c:	2000      	movs	r0, #0
 800932e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009332:	4834      	ldr	r0, [pc, #208]	@ (8009404 <_strtol_l.isra.0+0xf0>)
 8009334:	460d      	mov	r5, r1
 8009336:	462a      	mov	r2, r5
 8009338:	f815 4b01 	ldrb.w	r4, [r5], #1
 800933c:	5d06      	ldrb	r6, [r0, r4]
 800933e:	f016 0608 	ands.w	r6, r6, #8
 8009342:	d1f8      	bne.n	8009336 <_strtol_l.isra.0+0x22>
 8009344:	2c2d      	cmp	r4, #45	@ 0x2d
 8009346:	d110      	bne.n	800936a <_strtol_l.isra.0+0x56>
 8009348:	782c      	ldrb	r4, [r5, #0]
 800934a:	2601      	movs	r6, #1
 800934c:	1c95      	adds	r5, r2, #2
 800934e:	f033 0210 	bics.w	r2, r3, #16
 8009352:	d115      	bne.n	8009380 <_strtol_l.isra.0+0x6c>
 8009354:	2c30      	cmp	r4, #48	@ 0x30
 8009356:	d10d      	bne.n	8009374 <_strtol_l.isra.0+0x60>
 8009358:	782a      	ldrb	r2, [r5, #0]
 800935a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800935e:	2a58      	cmp	r2, #88	@ 0x58
 8009360:	d108      	bne.n	8009374 <_strtol_l.isra.0+0x60>
 8009362:	786c      	ldrb	r4, [r5, #1]
 8009364:	3502      	adds	r5, #2
 8009366:	2310      	movs	r3, #16
 8009368:	e00a      	b.n	8009380 <_strtol_l.isra.0+0x6c>
 800936a:	2c2b      	cmp	r4, #43	@ 0x2b
 800936c:	bf04      	itt	eq
 800936e:	782c      	ldrbeq	r4, [r5, #0]
 8009370:	1c95      	addeq	r5, r2, #2
 8009372:	e7ec      	b.n	800934e <_strtol_l.isra.0+0x3a>
 8009374:	2b00      	cmp	r3, #0
 8009376:	d1f6      	bne.n	8009366 <_strtol_l.isra.0+0x52>
 8009378:	2c30      	cmp	r4, #48	@ 0x30
 800937a:	bf14      	ite	ne
 800937c:	230a      	movne	r3, #10
 800937e:	2308      	moveq	r3, #8
 8009380:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009384:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009388:	2200      	movs	r2, #0
 800938a:	fbbc f9f3 	udiv	r9, ip, r3
 800938e:	4610      	mov	r0, r2
 8009390:	fb03 ca19 	mls	sl, r3, r9, ip
 8009394:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009398:	2f09      	cmp	r7, #9
 800939a:	d80f      	bhi.n	80093bc <_strtol_l.isra.0+0xa8>
 800939c:	463c      	mov	r4, r7
 800939e:	42a3      	cmp	r3, r4
 80093a0:	dd1b      	ble.n	80093da <_strtol_l.isra.0+0xc6>
 80093a2:	1c57      	adds	r7, r2, #1
 80093a4:	d007      	beq.n	80093b6 <_strtol_l.isra.0+0xa2>
 80093a6:	4581      	cmp	r9, r0
 80093a8:	d314      	bcc.n	80093d4 <_strtol_l.isra.0+0xc0>
 80093aa:	d101      	bne.n	80093b0 <_strtol_l.isra.0+0x9c>
 80093ac:	45a2      	cmp	sl, r4
 80093ae:	db11      	blt.n	80093d4 <_strtol_l.isra.0+0xc0>
 80093b0:	fb00 4003 	mla	r0, r0, r3, r4
 80093b4:	2201      	movs	r2, #1
 80093b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80093ba:	e7eb      	b.n	8009394 <_strtol_l.isra.0+0x80>
 80093bc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80093c0:	2f19      	cmp	r7, #25
 80093c2:	d801      	bhi.n	80093c8 <_strtol_l.isra.0+0xb4>
 80093c4:	3c37      	subs	r4, #55	@ 0x37
 80093c6:	e7ea      	b.n	800939e <_strtol_l.isra.0+0x8a>
 80093c8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80093cc:	2f19      	cmp	r7, #25
 80093ce:	d804      	bhi.n	80093da <_strtol_l.isra.0+0xc6>
 80093d0:	3c57      	subs	r4, #87	@ 0x57
 80093d2:	e7e4      	b.n	800939e <_strtol_l.isra.0+0x8a>
 80093d4:	f04f 32ff 	mov.w	r2, #4294967295
 80093d8:	e7ed      	b.n	80093b6 <_strtol_l.isra.0+0xa2>
 80093da:	1c53      	adds	r3, r2, #1
 80093dc:	d108      	bne.n	80093f0 <_strtol_l.isra.0+0xdc>
 80093de:	2322      	movs	r3, #34	@ 0x22
 80093e0:	f8ce 3000 	str.w	r3, [lr]
 80093e4:	4660      	mov	r0, ip
 80093e6:	f1b8 0f00 	cmp.w	r8, #0
 80093ea:	d0a0      	beq.n	800932e <_strtol_l.isra.0+0x1a>
 80093ec:	1e69      	subs	r1, r5, #1
 80093ee:	e006      	b.n	80093fe <_strtol_l.isra.0+0xea>
 80093f0:	b106      	cbz	r6, 80093f4 <_strtol_l.isra.0+0xe0>
 80093f2:	4240      	negs	r0, r0
 80093f4:	f1b8 0f00 	cmp.w	r8, #0
 80093f8:	d099      	beq.n	800932e <_strtol_l.isra.0+0x1a>
 80093fa:	2a00      	cmp	r2, #0
 80093fc:	d1f6      	bne.n	80093ec <_strtol_l.isra.0+0xd8>
 80093fe:	f8c8 1000 	str.w	r1, [r8]
 8009402:	e794      	b.n	800932e <_strtol_l.isra.0+0x1a>
 8009404:	0800a969 	.word	0x0800a969

08009408 <_strtol_r>:
 8009408:	f7ff bf84 	b.w	8009314 <_strtol_l.isra.0>

0800940c <__ssputs_r>:
 800940c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009410:	688e      	ldr	r6, [r1, #8]
 8009412:	461f      	mov	r7, r3
 8009414:	42be      	cmp	r6, r7
 8009416:	680b      	ldr	r3, [r1, #0]
 8009418:	4682      	mov	sl, r0
 800941a:	460c      	mov	r4, r1
 800941c:	4690      	mov	r8, r2
 800941e:	d82d      	bhi.n	800947c <__ssputs_r+0x70>
 8009420:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009424:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009428:	d026      	beq.n	8009478 <__ssputs_r+0x6c>
 800942a:	6965      	ldr	r5, [r4, #20]
 800942c:	6909      	ldr	r1, [r1, #16]
 800942e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009432:	eba3 0901 	sub.w	r9, r3, r1
 8009436:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800943a:	1c7b      	adds	r3, r7, #1
 800943c:	444b      	add	r3, r9
 800943e:	106d      	asrs	r5, r5, #1
 8009440:	429d      	cmp	r5, r3
 8009442:	bf38      	it	cc
 8009444:	461d      	movcc	r5, r3
 8009446:	0553      	lsls	r3, r2, #21
 8009448:	d527      	bpl.n	800949a <__ssputs_r+0x8e>
 800944a:	4629      	mov	r1, r5
 800944c:	f7fe fc38 	bl	8007cc0 <_malloc_r>
 8009450:	4606      	mov	r6, r0
 8009452:	b360      	cbz	r0, 80094ae <__ssputs_r+0xa2>
 8009454:	6921      	ldr	r1, [r4, #16]
 8009456:	464a      	mov	r2, r9
 8009458:	f000 fa14 	bl	8009884 <memcpy>
 800945c:	89a3      	ldrh	r3, [r4, #12]
 800945e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009466:	81a3      	strh	r3, [r4, #12]
 8009468:	6126      	str	r6, [r4, #16]
 800946a:	6165      	str	r5, [r4, #20]
 800946c:	444e      	add	r6, r9
 800946e:	eba5 0509 	sub.w	r5, r5, r9
 8009472:	6026      	str	r6, [r4, #0]
 8009474:	60a5      	str	r5, [r4, #8]
 8009476:	463e      	mov	r6, r7
 8009478:	42be      	cmp	r6, r7
 800947a:	d900      	bls.n	800947e <__ssputs_r+0x72>
 800947c:	463e      	mov	r6, r7
 800947e:	6820      	ldr	r0, [r4, #0]
 8009480:	4632      	mov	r2, r6
 8009482:	4641      	mov	r1, r8
 8009484:	f000 f9c2 	bl	800980c <memmove>
 8009488:	68a3      	ldr	r3, [r4, #8]
 800948a:	1b9b      	subs	r3, r3, r6
 800948c:	60a3      	str	r3, [r4, #8]
 800948e:	6823      	ldr	r3, [r4, #0]
 8009490:	4433      	add	r3, r6
 8009492:	6023      	str	r3, [r4, #0]
 8009494:	2000      	movs	r0, #0
 8009496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800949a:	462a      	mov	r2, r5
 800949c:	f000 fd83 	bl	8009fa6 <_realloc_r>
 80094a0:	4606      	mov	r6, r0
 80094a2:	2800      	cmp	r0, #0
 80094a4:	d1e0      	bne.n	8009468 <__ssputs_r+0x5c>
 80094a6:	6921      	ldr	r1, [r4, #16]
 80094a8:	4650      	mov	r0, sl
 80094aa:	f7fe fb95 	bl	8007bd8 <_free_r>
 80094ae:	230c      	movs	r3, #12
 80094b0:	f8ca 3000 	str.w	r3, [sl]
 80094b4:	89a3      	ldrh	r3, [r4, #12]
 80094b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094ba:	81a3      	strh	r3, [r4, #12]
 80094bc:	f04f 30ff 	mov.w	r0, #4294967295
 80094c0:	e7e9      	b.n	8009496 <__ssputs_r+0x8a>
	...

080094c4 <_svfiprintf_r>:
 80094c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c8:	4698      	mov	r8, r3
 80094ca:	898b      	ldrh	r3, [r1, #12]
 80094cc:	061b      	lsls	r3, r3, #24
 80094ce:	b09d      	sub	sp, #116	@ 0x74
 80094d0:	4607      	mov	r7, r0
 80094d2:	460d      	mov	r5, r1
 80094d4:	4614      	mov	r4, r2
 80094d6:	d510      	bpl.n	80094fa <_svfiprintf_r+0x36>
 80094d8:	690b      	ldr	r3, [r1, #16]
 80094da:	b973      	cbnz	r3, 80094fa <_svfiprintf_r+0x36>
 80094dc:	2140      	movs	r1, #64	@ 0x40
 80094de:	f7fe fbef 	bl	8007cc0 <_malloc_r>
 80094e2:	6028      	str	r0, [r5, #0]
 80094e4:	6128      	str	r0, [r5, #16]
 80094e6:	b930      	cbnz	r0, 80094f6 <_svfiprintf_r+0x32>
 80094e8:	230c      	movs	r3, #12
 80094ea:	603b      	str	r3, [r7, #0]
 80094ec:	f04f 30ff 	mov.w	r0, #4294967295
 80094f0:	b01d      	add	sp, #116	@ 0x74
 80094f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094f6:	2340      	movs	r3, #64	@ 0x40
 80094f8:	616b      	str	r3, [r5, #20]
 80094fa:	2300      	movs	r3, #0
 80094fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80094fe:	2320      	movs	r3, #32
 8009500:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009504:	f8cd 800c 	str.w	r8, [sp, #12]
 8009508:	2330      	movs	r3, #48	@ 0x30
 800950a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80096a8 <_svfiprintf_r+0x1e4>
 800950e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009512:	f04f 0901 	mov.w	r9, #1
 8009516:	4623      	mov	r3, r4
 8009518:	469a      	mov	sl, r3
 800951a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800951e:	b10a      	cbz	r2, 8009524 <_svfiprintf_r+0x60>
 8009520:	2a25      	cmp	r2, #37	@ 0x25
 8009522:	d1f9      	bne.n	8009518 <_svfiprintf_r+0x54>
 8009524:	ebba 0b04 	subs.w	fp, sl, r4
 8009528:	d00b      	beq.n	8009542 <_svfiprintf_r+0x7e>
 800952a:	465b      	mov	r3, fp
 800952c:	4622      	mov	r2, r4
 800952e:	4629      	mov	r1, r5
 8009530:	4638      	mov	r0, r7
 8009532:	f7ff ff6b 	bl	800940c <__ssputs_r>
 8009536:	3001      	adds	r0, #1
 8009538:	f000 80a7 	beq.w	800968a <_svfiprintf_r+0x1c6>
 800953c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800953e:	445a      	add	r2, fp
 8009540:	9209      	str	r2, [sp, #36]	@ 0x24
 8009542:	f89a 3000 	ldrb.w	r3, [sl]
 8009546:	2b00      	cmp	r3, #0
 8009548:	f000 809f 	beq.w	800968a <_svfiprintf_r+0x1c6>
 800954c:	2300      	movs	r3, #0
 800954e:	f04f 32ff 	mov.w	r2, #4294967295
 8009552:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009556:	f10a 0a01 	add.w	sl, sl, #1
 800955a:	9304      	str	r3, [sp, #16]
 800955c:	9307      	str	r3, [sp, #28]
 800955e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009562:	931a      	str	r3, [sp, #104]	@ 0x68
 8009564:	4654      	mov	r4, sl
 8009566:	2205      	movs	r2, #5
 8009568:	f814 1b01 	ldrb.w	r1, [r4], #1
 800956c:	484e      	ldr	r0, [pc, #312]	@ (80096a8 <_svfiprintf_r+0x1e4>)
 800956e:	f7f6 fe2f 	bl	80001d0 <memchr>
 8009572:	9a04      	ldr	r2, [sp, #16]
 8009574:	b9d8      	cbnz	r0, 80095ae <_svfiprintf_r+0xea>
 8009576:	06d0      	lsls	r0, r2, #27
 8009578:	bf44      	itt	mi
 800957a:	2320      	movmi	r3, #32
 800957c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009580:	0711      	lsls	r1, r2, #28
 8009582:	bf44      	itt	mi
 8009584:	232b      	movmi	r3, #43	@ 0x2b
 8009586:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800958a:	f89a 3000 	ldrb.w	r3, [sl]
 800958e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009590:	d015      	beq.n	80095be <_svfiprintf_r+0xfa>
 8009592:	9a07      	ldr	r2, [sp, #28]
 8009594:	4654      	mov	r4, sl
 8009596:	2000      	movs	r0, #0
 8009598:	f04f 0c0a 	mov.w	ip, #10
 800959c:	4621      	mov	r1, r4
 800959e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095a2:	3b30      	subs	r3, #48	@ 0x30
 80095a4:	2b09      	cmp	r3, #9
 80095a6:	d94b      	bls.n	8009640 <_svfiprintf_r+0x17c>
 80095a8:	b1b0      	cbz	r0, 80095d8 <_svfiprintf_r+0x114>
 80095aa:	9207      	str	r2, [sp, #28]
 80095ac:	e014      	b.n	80095d8 <_svfiprintf_r+0x114>
 80095ae:	eba0 0308 	sub.w	r3, r0, r8
 80095b2:	fa09 f303 	lsl.w	r3, r9, r3
 80095b6:	4313      	orrs	r3, r2
 80095b8:	9304      	str	r3, [sp, #16]
 80095ba:	46a2      	mov	sl, r4
 80095bc:	e7d2      	b.n	8009564 <_svfiprintf_r+0xa0>
 80095be:	9b03      	ldr	r3, [sp, #12]
 80095c0:	1d19      	adds	r1, r3, #4
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	9103      	str	r1, [sp, #12]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	bfbb      	ittet	lt
 80095ca:	425b      	neglt	r3, r3
 80095cc:	f042 0202 	orrlt.w	r2, r2, #2
 80095d0:	9307      	strge	r3, [sp, #28]
 80095d2:	9307      	strlt	r3, [sp, #28]
 80095d4:	bfb8      	it	lt
 80095d6:	9204      	strlt	r2, [sp, #16]
 80095d8:	7823      	ldrb	r3, [r4, #0]
 80095da:	2b2e      	cmp	r3, #46	@ 0x2e
 80095dc:	d10a      	bne.n	80095f4 <_svfiprintf_r+0x130>
 80095de:	7863      	ldrb	r3, [r4, #1]
 80095e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80095e2:	d132      	bne.n	800964a <_svfiprintf_r+0x186>
 80095e4:	9b03      	ldr	r3, [sp, #12]
 80095e6:	1d1a      	adds	r2, r3, #4
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	9203      	str	r2, [sp, #12]
 80095ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80095f0:	3402      	adds	r4, #2
 80095f2:	9305      	str	r3, [sp, #20]
 80095f4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80096ac <_svfiprintf_r+0x1e8>
 80095f8:	7821      	ldrb	r1, [r4, #0]
 80095fa:	2203      	movs	r2, #3
 80095fc:	4650      	mov	r0, sl
 80095fe:	f7f6 fde7 	bl	80001d0 <memchr>
 8009602:	b138      	cbz	r0, 8009614 <_svfiprintf_r+0x150>
 8009604:	9b04      	ldr	r3, [sp, #16]
 8009606:	eba0 000a 	sub.w	r0, r0, sl
 800960a:	2240      	movs	r2, #64	@ 0x40
 800960c:	4082      	lsls	r2, r0
 800960e:	4313      	orrs	r3, r2
 8009610:	3401      	adds	r4, #1
 8009612:	9304      	str	r3, [sp, #16]
 8009614:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009618:	4825      	ldr	r0, [pc, #148]	@ (80096b0 <_svfiprintf_r+0x1ec>)
 800961a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800961e:	2206      	movs	r2, #6
 8009620:	f7f6 fdd6 	bl	80001d0 <memchr>
 8009624:	2800      	cmp	r0, #0
 8009626:	d036      	beq.n	8009696 <_svfiprintf_r+0x1d2>
 8009628:	4b22      	ldr	r3, [pc, #136]	@ (80096b4 <_svfiprintf_r+0x1f0>)
 800962a:	bb1b      	cbnz	r3, 8009674 <_svfiprintf_r+0x1b0>
 800962c:	9b03      	ldr	r3, [sp, #12]
 800962e:	3307      	adds	r3, #7
 8009630:	f023 0307 	bic.w	r3, r3, #7
 8009634:	3308      	adds	r3, #8
 8009636:	9303      	str	r3, [sp, #12]
 8009638:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800963a:	4433      	add	r3, r6
 800963c:	9309      	str	r3, [sp, #36]	@ 0x24
 800963e:	e76a      	b.n	8009516 <_svfiprintf_r+0x52>
 8009640:	fb0c 3202 	mla	r2, ip, r2, r3
 8009644:	460c      	mov	r4, r1
 8009646:	2001      	movs	r0, #1
 8009648:	e7a8      	b.n	800959c <_svfiprintf_r+0xd8>
 800964a:	2300      	movs	r3, #0
 800964c:	3401      	adds	r4, #1
 800964e:	9305      	str	r3, [sp, #20]
 8009650:	4619      	mov	r1, r3
 8009652:	f04f 0c0a 	mov.w	ip, #10
 8009656:	4620      	mov	r0, r4
 8009658:	f810 2b01 	ldrb.w	r2, [r0], #1
 800965c:	3a30      	subs	r2, #48	@ 0x30
 800965e:	2a09      	cmp	r2, #9
 8009660:	d903      	bls.n	800966a <_svfiprintf_r+0x1a6>
 8009662:	2b00      	cmp	r3, #0
 8009664:	d0c6      	beq.n	80095f4 <_svfiprintf_r+0x130>
 8009666:	9105      	str	r1, [sp, #20]
 8009668:	e7c4      	b.n	80095f4 <_svfiprintf_r+0x130>
 800966a:	fb0c 2101 	mla	r1, ip, r1, r2
 800966e:	4604      	mov	r4, r0
 8009670:	2301      	movs	r3, #1
 8009672:	e7f0      	b.n	8009656 <_svfiprintf_r+0x192>
 8009674:	ab03      	add	r3, sp, #12
 8009676:	9300      	str	r3, [sp, #0]
 8009678:	462a      	mov	r2, r5
 800967a:	4b0f      	ldr	r3, [pc, #60]	@ (80096b8 <_svfiprintf_r+0x1f4>)
 800967c:	a904      	add	r1, sp, #16
 800967e:	4638      	mov	r0, r7
 8009680:	f7fc fcb0 	bl	8005fe4 <_printf_float>
 8009684:	1c42      	adds	r2, r0, #1
 8009686:	4606      	mov	r6, r0
 8009688:	d1d6      	bne.n	8009638 <_svfiprintf_r+0x174>
 800968a:	89ab      	ldrh	r3, [r5, #12]
 800968c:	065b      	lsls	r3, r3, #25
 800968e:	f53f af2d 	bmi.w	80094ec <_svfiprintf_r+0x28>
 8009692:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009694:	e72c      	b.n	80094f0 <_svfiprintf_r+0x2c>
 8009696:	ab03      	add	r3, sp, #12
 8009698:	9300      	str	r3, [sp, #0]
 800969a:	462a      	mov	r2, r5
 800969c:	4b06      	ldr	r3, [pc, #24]	@ (80096b8 <_svfiprintf_r+0x1f4>)
 800969e:	a904      	add	r1, sp, #16
 80096a0:	4638      	mov	r0, r7
 80096a2:	f7fc ff39 	bl	8006518 <_printf_i>
 80096a6:	e7ed      	b.n	8009684 <_svfiprintf_r+0x1c0>
 80096a8:	0800a761 	.word	0x0800a761
 80096ac:	0800a767 	.word	0x0800a767
 80096b0:	0800a76b 	.word	0x0800a76b
 80096b4:	08005fe5 	.word	0x08005fe5
 80096b8:	0800940d 	.word	0x0800940d

080096bc <__sflush_r>:
 80096bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096c2:	0716      	lsls	r6, r2, #28
 80096c4:	4605      	mov	r5, r0
 80096c6:	460c      	mov	r4, r1
 80096c8:	d454      	bmi.n	8009774 <__sflush_r+0xb8>
 80096ca:	684b      	ldr	r3, [r1, #4]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	dc02      	bgt.n	80096d6 <__sflush_r+0x1a>
 80096d0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	dd48      	ble.n	8009768 <__sflush_r+0xac>
 80096d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80096d8:	2e00      	cmp	r6, #0
 80096da:	d045      	beq.n	8009768 <__sflush_r+0xac>
 80096dc:	2300      	movs	r3, #0
 80096de:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80096e2:	682f      	ldr	r7, [r5, #0]
 80096e4:	6a21      	ldr	r1, [r4, #32]
 80096e6:	602b      	str	r3, [r5, #0]
 80096e8:	d030      	beq.n	800974c <__sflush_r+0x90>
 80096ea:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80096ec:	89a3      	ldrh	r3, [r4, #12]
 80096ee:	0759      	lsls	r1, r3, #29
 80096f0:	d505      	bpl.n	80096fe <__sflush_r+0x42>
 80096f2:	6863      	ldr	r3, [r4, #4]
 80096f4:	1ad2      	subs	r2, r2, r3
 80096f6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80096f8:	b10b      	cbz	r3, 80096fe <__sflush_r+0x42>
 80096fa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80096fc:	1ad2      	subs	r2, r2, r3
 80096fe:	2300      	movs	r3, #0
 8009700:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009702:	6a21      	ldr	r1, [r4, #32]
 8009704:	4628      	mov	r0, r5
 8009706:	47b0      	blx	r6
 8009708:	1c43      	adds	r3, r0, #1
 800970a:	89a3      	ldrh	r3, [r4, #12]
 800970c:	d106      	bne.n	800971c <__sflush_r+0x60>
 800970e:	6829      	ldr	r1, [r5, #0]
 8009710:	291d      	cmp	r1, #29
 8009712:	d82b      	bhi.n	800976c <__sflush_r+0xb0>
 8009714:	4a28      	ldr	r2, [pc, #160]	@ (80097b8 <__sflush_r+0xfc>)
 8009716:	40ca      	lsrs	r2, r1
 8009718:	07d6      	lsls	r6, r2, #31
 800971a:	d527      	bpl.n	800976c <__sflush_r+0xb0>
 800971c:	2200      	movs	r2, #0
 800971e:	6062      	str	r2, [r4, #4]
 8009720:	04d9      	lsls	r1, r3, #19
 8009722:	6922      	ldr	r2, [r4, #16]
 8009724:	6022      	str	r2, [r4, #0]
 8009726:	d504      	bpl.n	8009732 <__sflush_r+0x76>
 8009728:	1c42      	adds	r2, r0, #1
 800972a:	d101      	bne.n	8009730 <__sflush_r+0x74>
 800972c:	682b      	ldr	r3, [r5, #0]
 800972e:	b903      	cbnz	r3, 8009732 <__sflush_r+0x76>
 8009730:	6560      	str	r0, [r4, #84]	@ 0x54
 8009732:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009734:	602f      	str	r7, [r5, #0]
 8009736:	b1b9      	cbz	r1, 8009768 <__sflush_r+0xac>
 8009738:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800973c:	4299      	cmp	r1, r3
 800973e:	d002      	beq.n	8009746 <__sflush_r+0x8a>
 8009740:	4628      	mov	r0, r5
 8009742:	f7fe fa49 	bl	8007bd8 <_free_r>
 8009746:	2300      	movs	r3, #0
 8009748:	6363      	str	r3, [r4, #52]	@ 0x34
 800974a:	e00d      	b.n	8009768 <__sflush_r+0xac>
 800974c:	2301      	movs	r3, #1
 800974e:	4628      	mov	r0, r5
 8009750:	47b0      	blx	r6
 8009752:	4602      	mov	r2, r0
 8009754:	1c50      	adds	r0, r2, #1
 8009756:	d1c9      	bne.n	80096ec <__sflush_r+0x30>
 8009758:	682b      	ldr	r3, [r5, #0]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d0c6      	beq.n	80096ec <__sflush_r+0x30>
 800975e:	2b1d      	cmp	r3, #29
 8009760:	d001      	beq.n	8009766 <__sflush_r+0xaa>
 8009762:	2b16      	cmp	r3, #22
 8009764:	d11d      	bne.n	80097a2 <__sflush_r+0xe6>
 8009766:	602f      	str	r7, [r5, #0]
 8009768:	2000      	movs	r0, #0
 800976a:	e021      	b.n	80097b0 <__sflush_r+0xf4>
 800976c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009770:	b21b      	sxth	r3, r3
 8009772:	e01a      	b.n	80097aa <__sflush_r+0xee>
 8009774:	690f      	ldr	r7, [r1, #16]
 8009776:	2f00      	cmp	r7, #0
 8009778:	d0f6      	beq.n	8009768 <__sflush_r+0xac>
 800977a:	0793      	lsls	r3, r2, #30
 800977c:	680e      	ldr	r6, [r1, #0]
 800977e:	bf08      	it	eq
 8009780:	694b      	ldreq	r3, [r1, #20]
 8009782:	600f      	str	r7, [r1, #0]
 8009784:	bf18      	it	ne
 8009786:	2300      	movne	r3, #0
 8009788:	1bf6      	subs	r6, r6, r7
 800978a:	608b      	str	r3, [r1, #8]
 800978c:	2e00      	cmp	r6, #0
 800978e:	ddeb      	ble.n	8009768 <__sflush_r+0xac>
 8009790:	6a21      	ldr	r1, [r4, #32]
 8009792:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009796:	4633      	mov	r3, r6
 8009798:	463a      	mov	r2, r7
 800979a:	4628      	mov	r0, r5
 800979c:	47e0      	blx	ip
 800979e:	2800      	cmp	r0, #0
 80097a0:	dc07      	bgt.n	80097b2 <__sflush_r+0xf6>
 80097a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097aa:	81a3      	strh	r3, [r4, #12]
 80097ac:	f04f 30ff 	mov.w	r0, #4294967295
 80097b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097b2:	4407      	add	r7, r0
 80097b4:	1a36      	subs	r6, r6, r0
 80097b6:	e7e9      	b.n	800978c <__sflush_r+0xd0>
 80097b8:	20400001 	.word	0x20400001

080097bc <_fflush_r>:
 80097bc:	b538      	push	{r3, r4, r5, lr}
 80097be:	690b      	ldr	r3, [r1, #16]
 80097c0:	4605      	mov	r5, r0
 80097c2:	460c      	mov	r4, r1
 80097c4:	b913      	cbnz	r3, 80097cc <_fflush_r+0x10>
 80097c6:	2500      	movs	r5, #0
 80097c8:	4628      	mov	r0, r5
 80097ca:	bd38      	pop	{r3, r4, r5, pc}
 80097cc:	b118      	cbz	r0, 80097d6 <_fflush_r+0x1a>
 80097ce:	6a03      	ldr	r3, [r0, #32]
 80097d0:	b90b      	cbnz	r3, 80097d6 <_fflush_r+0x1a>
 80097d2:	f7fd fa53 	bl	8006c7c <__sinit>
 80097d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d0f3      	beq.n	80097c6 <_fflush_r+0xa>
 80097de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80097e0:	07d0      	lsls	r0, r2, #31
 80097e2:	d404      	bmi.n	80097ee <_fflush_r+0x32>
 80097e4:	0599      	lsls	r1, r3, #22
 80097e6:	d402      	bmi.n	80097ee <_fflush_r+0x32>
 80097e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80097ea:	f7fd fb96 	bl	8006f1a <__retarget_lock_acquire_recursive>
 80097ee:	4628      	mov	r0, r5
 80097f0:	4621      	mov	r1, r4
 80097f2:	f7ff ff63 	bl	80096bc <__sflush_r>
 80097f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80097f8:	07da      	lsls	r2, r3, #31
 80097fa:	4605      	mov	r5, r0
 80097fc:	d4e4      	bmi.n	80097c8 <_fflush_r+0xc>
 80097fe:	89a3      	ldrh	r3, [r4, #12]
 8009800:	059b      	lsls	r3, r3, #22
 8009802:	d4e1      	bmi.n	80097c8 <_fflush_r+0xc>
 8009804:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009806:	f7fd fb89 	bl	8006f1c <__retarget_lock_release_recursive>
 800980a:	e7dd      	b.n	80097c8 <_fflush_r+0xc>

0800980c <memmove>:
 800980c:	4288      	cmp	r0, r1
 800980e:	b510      	push	{r4, lr}
 8009810:	eb01 0402 	add.w	r4, r1, r2
 8009814:	d902      	bls.n	800981c <memmove+0x10>
 8009816:	4284      	cmp	r4, r0
 8009818:	4623      	mov	r3, r4
 800981a:	d807      	bhi.n	800982c <memmove+0x20>
 800981c:	1e43      	subs	r3, r0, #1
 800981e:	42a1      	cmp	r1, r4
 8009820:	d008      	beq.n	8009834 <memmove+0x28>
 8009822:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009826:	f803 2f01 	strb.w	r2, [r3, #1]!
 800982a:	e7f8      	b.n	800981e <memmove+0x12>
 800982c:	4402      	add	r2, r0
 800982e:	4601      	mov	r1, r0
 8009830:	428a      	cmp	r2, r1
 8009832:	d100      	bne.n	8009836 <memmove+0x2a>
 8009834:	bd10      	pop	{r4, pc}
 8009836:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800983a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800983e:	e7f7      	b.n	8009830 <memmove+0x24>

08009840 <strncmp>:
 8009840:	b510      	push	{r4, lr}
 8009842:	b16a      	cbz	r2, 8009860 <strncmp+0x20>
 8009844:	3901      	subs	r1, #1
 8009846:	1884      	adds	r4, r0, r2
 8009848:	f810 2b01 	ldrb.w	r2, [r0], #1
 800984c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009850:	429a      	cmp	r2, r3
 8009852:	d103      	bne.n	800985c <strncmp+0x1c>
 8009854:	42a0      	cmp	r0, r4
 8009856:	d001      	beq.n	800985c <strncmp+0x1c>
 8009858:	2a00      	cmp	r2, #0
 800985a:	d1f5      	bne.n	8009848 <strncmp+0x8>
 800985c:	1ad0      	subs	r0, r2, r3
 800985e:	bd10      	pop	{r4, pc}
 8009860:	4610      	mov	r0, r2
 8009862:	e7fc      	b.n	800985e <strncmp+0x1e>

08009864 <_sbrk_r>:
 8009864:	b538      	push	{r3, r4, r5, lr}
 8009866:	4d06      	ldr	r5, [pc, #24]	@ (8009880 <_sbrk_r+0x1c>)
 8009868:	2300      	movs	r3, #0
 800986a:	4604      	mov	r4, r0
 800986c:	4608      	mov	r0, r1
 800986e:	602b      	str	r3, [r5, #0]
 8009870:	f7f8 fbb2 	bl	8001fd8 <_sbrk>
 8009874:	1c43      	adds	r3, r0, #1
 8009876:	d102      	bne.n	800987e <_sbrk_r+0x1a>
 8009878:	682b      	ldr	r3, [r5, #0]
 800987a:	b103      	cbz	r3, 800987e <_sbrk_r+0x1a>
 800987c:	6023      	str	r3, [r4, #0]
 800987e:	bd38      	pop	{r3, r4, r5, pc}
 8009880:	2000040c 	.word	0x2000040c

08009884 <memcpy>:
 8009884:	440a      	add	r2, r1
 8009886:	4291      	cmp	r1, r2
 8009888:	f100 33ff 	add.w	r3, r0, #4294967295
 800988c:	d100      	bne.n	8009890 <memcpy+0xc>
 800988e:	4770      	bx	lr
 8009890:	b510      	push	{r4, lr}
 8009892:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009896:	f803 4f01 	strb.w	r4, [r3, #1]!
 800989a:	4291      	cmp	r1, r2
 800989c:	d1f9      	bne.n	8009892 <memcpy+0xe>
 800989e:	bd10      	pop	{r4, pc}

080098a0 <nan>:
 80098a0:	4901      	ldr	r1, [pc, #4]	@ (80098a8 <nan+0x8>)
 80098a2:	2000      	movs	r0, #0
 80098a4:	4770      	bx	lr
 80098a6:	bf00      	nop
 80098a8:	7ff80000 	.word	0x7ff80000

080098ac <__assert_func>:
 80098ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098ae:	4614      	mov	r4, r2
 80098b0:	461a      	mov	r2, r3
 80098b2:	4b09      	ldr	r3, [pc, #36]	@ (80098d8 <__assert_func+0x2c>)
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4605      	mov	r5, r0
 80098b8:	68d8      	ldr	r0, [r3, #12]
 80098ba:	b14c      	cbz	r4, 80098d0 <__assert_func+0x24>
 80098bc:	4b07      	ldr	r3, [pc, #28]	@ (80098dc <__assert_func+0x30>)
 80098be:	9100      	str	r1, [sp, #0]
 80098c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80098c4:	4906      	ldr	r1, [pc, #24]	@ (80098e0 <__assert_func+0x34>)
 80098c6:	462b      	mov	r3, r5
 80098c8:	f000 fba8 	bl	800a01c <fiprintf>
 80098cc:	f000 fbb8 	bl	800a040 <abort>
 80098d0:	4b04      	ldr	r3, [pc, #16]	@ (80098e4 <__assert_func+0x38>)
 80098d2:	461c      	mov	r4, r3
 80098d4:	e7f3      	b.n	80098be <__assert_func+0x12>
 80098d6:	bf00      	nop
 80098d8:	2000001c 	.word	0x2000001c
 80098dc:	0800a77a 	.word	0x0800a77a
 80098e0:	0800a787 	.word	0x0800a787
 80098e4:	0800a7b5 	.word	0x0800a7b5

080098e8 <_calloc_r>:
 80098e8:	b570      	push	{r4, r5, r6, lr}
 80098ea:	fba1 5402 	umull	r5, r4, r1, r2
 80098ee:	b934      	cbnz	r4, 80098fe <_calloc_r+0x16>
 80098f0:	4629      	mov	r1, r5
 80098f2:	f7fe f9e5 	bl	8007cc0 <_malloc_r>
 80098f6:	4606      	mov	r6, r0
 80098f8:	b928      	cbnz	r0, 8009906 <_calloc_r+0x1e>
 80098fa:	4630      	mov	r0, r6
 80098fc:	bd70      	pop	{r4, r5, r6, pc}
 80098fe:	220c      	movs	r2, #12
 8009900:	6002      	str	r2, [r0, #0]
 8009902:	2600      	movs	r6, #0
 8009904:	e7f9      	b.n	80098fa <_calloc_r+0x12>
 8009906:	462a      	mov	r2, r5
 8009908:	4621      	mov	r1, r4
 800990a:	f7fd fa88 	bl	8006e1e <memset>
 800990e:	e7f4      	b.n	80098fa <_calloc_r+0x12>

08009910 <rshift>:
 8009910:	6903      	ldr	r3, [r0, #16]
 8009912:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009916:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800991a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800991e:	f100 0414 	add.w	r4, r0, #20
 8009922:	dd45      	ble.n	80099b0 <rshift+0xa0>
 8009924:	f011 011f 	ands.w	r1, r1, #31
 8009928:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800992c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009930:	d10c      	bne.n	800994c <rshift+0x3c>
 8009932:	f100 0710 	add.w	r7, r0, #16
 8009936:	4629      	mov	r1, r5
 8009938:	42b1      	cmp	r1, r6
 800993a:	d334      	bcc.n	80099a6 <rshift+0x96>
 800993c:	1a9b      	subs	r3, r3, r2
 800993e:	009b      	lsls	r3, r3, #2
 8009940:	1eea      	subs	r2, r5, #3
 8009942:	4296      	cmp	r6, r2
 8009944:	bf38      	it	cc
 8009946:	2300      	movcc	r3, #0
 8009948:	4423      	add	r3, r4
 800994a:	e015      	b.n	8009978 <rshift+0x68>
 800994c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009950:	f1c1 0820 	rsb	r8, r1, #32
 8009954:	40cf      	lsrs	r7, r1
 8009956:	f105 0e04 	add.w	lr, r5, #4
 800995a:	46a1      	mov	r9, r4
 800995c:	4576      	cmp	r6, lr
 800995e:	46f4      	mov	ip, lr
 8009960:	d815      	bhi.n	800998e <rshift+0x7e>
 8009962:	1a9a      	subs	r2, r3, r2
 8009964:	0092      	lsls	r2, r2, #2
 8009966:	3a04      	subs	r2, #4
 8009968:	3501      	adds	r5, #1
 800996a:	42ae      	cmp	r6, r5
 800996c:	bf38      	it	cc
 800996e:	2200      	movcc	r2, #0
 8009970:	18a3      	adds	r3, r4, r2
 8009972:	50a7      	str	r7, [r4, r2]
 8009974:	b107      	cbz	r7, 8009978 <rshift+0x68>
 8009976:	3304      	adds	r3, #4
 8009978:	1b1a      	subs	r2, r3, r4
 800997a:	42a3      	cmp	r3, r4
 800997c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009980:	bf08      	it	eq
 8009982:	2300      	moveq	r3, #0
 8009984:	6102      	str	r2, [r0, #16]
 8009986:	bf08      	it	eq
 8009988:	6143      	streq	r3, [r0, #20]
 800998a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800998e:	f8dc c000 	ldr.w	ip, [ip]
 8009992:	fa0c fc08 	lsl.w	ip, ip, r8
 8009996:	ea4c 0707 	orr.w	r7, ip, r7
 800999a:	f849 7b04 	str.w	r7, [r9], #4
 800999e:	f85e 7b04 	ldr.w	r7, [lr], #4
 80099a2:	40cf      	lsrs	r7, r1
 80099a4:	e7da      	b.n	800995c <rshift+0x4c>
 80099a6:	f851 cb04 	ldr.w	ip, [r1], #4
 80099aa:	f847 cf04 	str.w	ip, [r7, #4]!
 80099ae:	e7c3      	b.n	8009938 <rshift+0x28>
 80099b0:	4623      	mov	r3, r4
 80099b2:	e7e1      	b.n	8009978 <rshift+0x68>

080099b4 <__hexdig_fun>:
 80099b4:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80099b8:	2b09      	cmp	r3, #9
 80099ba:	d802      	bhi.n	80099c2 <__hexdig_fun+0xe>
 80099bc:	3820      	subs	r0, #32
 80099be:	b2c0      	uxtb	r0, r0
 80099c0:	4770      	bx	lr
 80099c2:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80099c6:	2b05      	cmp	r3, #5
 80099c8:	d801      	bhi.n	80099ce <__hexdig_fun+0x1a>
 80099ca:	3847      	subs	r0, #71	@ 0x47
 80099cc:	e7f7      	b.n	80099be <__hexdig_fun+0xa>
 80099ce:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80099d2:	2b05      	cmp	r3, #5
 80099d4:	d801      	bhi.n	80099da <__hexdig_fun+0x26>
 80099d6:	3827      	subs	r0, #39	@ 0x27
 80099d8:	e7f1      	b.n	80099be <__hexdig_fun+0xa>
 80099da:	2000      	movs	r0, #0
 80099dc:	4770      	bx	lr
	...

080099e0 <__gethex>:
 80099e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099e4:	b085      	sub	sp, #20
 80099e6:	468a      	mov	sl, r1
 80099e8:	9302      	str	r3, [sp, #8]
 80099ea:	680b      	ldr	r3, [r1, #0]
 80099ec:	9001      	str	r0, [sp, #4]
 80099ee:	4690      	mov	r8, r2
 80099f0:	1c9c      	adds	r4, r3, #2
 80099f2:	46a1      	mov	r9, r4
 80099f4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80099f8:	2830      	cmp	r0, #48	@ 0x30
 80099fa:	d0fa      	beq.n	80099f2 <__gethex+0x12>
 80099fc:	eba9 0303 	sub.w	r3, r9, r3
 8009a00:	f1a3 0b02 	sub.w	fp, r3, #2
 8009a04:	f7ff ffd6 	bl	80099b4 <__hexdig_fun>
 8009a08:	4605      	mov	r5, r0
 8009a0a:	2800      	cmp	r0, #0
 8009a0c:	d168      	bne.n	8009ae0 <__gethex+0x100>
 8009a0e:	49a0      	ldr	r1, [pc, #640]	@ (8009c90 <__gethex+0x2b0>)
 8009a10:	2201      	movs	r2, #1
 8009a12:	4648      	mov	r0, r9
 8009a14:	f7ff ff14 	bl	8009840 <strncmp>
 8009a18:	4607      	mov	r7, r0
 8009a1a:	2800      	cmp	r0, #0
 8009a1c:	d167      	bne.n	8009aee <__gethex+0x10e>
 8009a1e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009a22:	4626      	mov	r6, r4
 8009a24:	f7ff ffc6 	bl	80099b4 <__hexdig_fun>
 8009a28:	2800      	cmp	r0, #0
 8009a2a:	d062      	beq.n	8009af2 <__gethex+0x112>
 8009a2c:	4623      	mov	r3, r4
 8009a2e:	7818      	ldrb	r0, [r3, #0]
 8009a30:	2830      	cmp	r0, #48	@ 0x30
 8009a32:	4699      	mov	r9, r3
 8009a34:	f103 0301 	add.w	r3, r3, #1
 8009a38:	d0f9      	beq.n	8009a2e <__gethex+0x4e>
 8009a3a:	f7ff ffbb 	bl	80099b4 <__hexdig_fun>
 8009a3e:	fab0 f580 	clz	r5, r0
 8009a42:	096d      	lsrs	r5, r5, #5
 8009a44:	f04f 0b01 	mov.w	fp, #1
 8009a48:	464a      	mov	r2, r9
 8009a4a:	4616      	mov	r6, r2
 8009a4c:	3201      	adds	r2, #1
 8009a4e:	7830      	ldrb	r0, [r6, #0]
 8009a50:	f7ff ffb0 	bl	80099b4 <__hexdig_fun>
 8009a54:	2800      	cmp	r0, #0
 8009a56:	d1f8      	bne.n	8009a4a <__gethex+0x6a>
 8009a58:	498d      	ldr	r1, [pc, #564]	@ (8009c90 <__gethex+0x2b0>)
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	4630      	mov	r0, r6
 8009a5e:	f7ff feef 	bl	8009840 <strncmp>
 8009a62:	2800      	cmp	r0, #0
 8009a64:	d13f      	bne.n	8009ae6 <__gethex+0x106>
 8009a66:	b944      	cbnz	r4, 8009a7a <__gethex+0x9a>
 8009a68:	1c74      	adds	r4, r6, #1
 8009a6a:	4622      	mov	r2, r4
 8009a6c:	4616      	mov	r6, r2
 8009a6e:	3201      	adds	r2, #1
 8009a70:	7830      	ldrb	r0, [r6, #0]
 8009a72:	f7ff ff9f 	bl	80099b4 <__hexdig_fun>
 8009a76:	2800      	cmp	r0, #0
 8009a78:	d1f8      	bne.n	8009a6c <__gethex+0x8c>
 8009a7a:	1ba4      	subs	r4, r4, r6
 8009a7c:	00a7      	lsls	r7, r4, #2
 8009a7e:	7833      	ldrb	r3, [r6, #0]
 8009a80:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009a84:	2b50      	cmp	r3, #80	@ 0x50
 8009a86:	d13e      	bne.n	8009b06 <__gethex+0x126>
 8009a88:	7873      	ldrb	r3, [r6, #1]
 8009a8a:	2b2b      	cmp	r3, #43	@ 0x2b
 8009a8c:	d033      	beq.n	8009af6 <__gethex+0x116>
 8009a8e:	2b2d      	cmp	r3, #45	@ 0x2d
 8009a90:	d034      	beq.n	8009afc <__gethex+0x11c>
 8009a92:	1c71      	adds	r1, r6, #1
 8009a94:	2400      	movs	r4, #0
 8009a96:	7808      	ldrb	r0, [r1, #0]
 8009a98:	f7ff ff8c 	bl	80099b4 <__hexdig_fun>
 8009a9c:	1e43      	subs	r3, r0, #1
 8009a9e:	b2db      	uxtb	r3, r3
 8009aa0:	2b18      	cmp	r3, #24
 8009aa2:	d830      	bhi.n	8009b06 <__gethex+0x126>
 8009aa4:	f1a0 0210 	sub.w	r2, r0, #16
 8009aa8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009aac:	f7ff ff82 	bl	80099b4 <__hexdig_fun>
 8009ab0:	f100 3cff 	add.w	ip, r0, #4294967295
 8009ab4:	fa5f fc8c 	uxtb.w	ip, ip
 8009ab8:	f1bc 0f18 	cmp.w	ip, #24
 8009abc:	f04f 030a 	mov.w	r3, #10
 8009ac0:	d91e      	bls.n	8009b00 <__gethex+0x120>
 8009ac2:	b104      	cbz	r4, 8009ac6 <__gethex+0xe6>
 8009ac4:	4252      	negs	r2, r2
 8009ac6:	4417      	add	r7, r2
 8009ac8:	f8ca 1000 	str.w	r1, [sl]
 8009acc:	b1ed      	cbz	r5, 8009b0a <__gethex+0x12a>
 8009ace:	f1bb 0f00 	cmp.w	fp, #0
 8009ad2:	bf0c      	ite	eq
 8009ad4:	2506      	moveq	r5, #6
 8009ad6:	2500      	movne	r5, #0
 8009ad8:	4628      	mov	r0, r5
 8009ada:	b005      	add	sp, #20
 8009adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ae0:	2500      	movs	r5, #0
 8009ae2:	462c      	mov	r4, r5
 8009ae4:	e7b0      	b.n	8009a48 <__gethex+0x68>
 8009ae6:	2c00      	cmp	r4, #0
 8009ae8:	d1c7      	bne.n	8009a7a <__gethex+0x9a>
 8009aea:	4627      	mov	r7, r4
 8009aec:	e7c7      	b.n	8009a7e <__gethex+0x9e>
 8009aee:	464e      	mov	r6, r9
 8009af0:	462f      	mov	r7, r5
 8009af2:	2501      	movs	r5, #1
 8009af4:	e7c3      	b.n	8009a7e <__gethex+0x9e>
 8009af6:	2400      	movs	r4, #0
 8009af8:	1cb1      	adds	r1, r6, #2
 8009afa:	e7cc      	b.n	8009a96 <__gethex+0xb6>
 8009afc:	2401      	movs	r4, #1
 8009afe:	e7fb      	b.n	8009af8 <__gethex+0x118>
 8009b00:	fb03 0002 	mla	r0, r3, r2, r0
 8009b04:	e7ce      	b.n	8009aa4 <__gethex+0xc4>
 8009b06:	4631      	mov	r1, r6
 8009b08:	e7de      	b.n	8009ac8 <__gethex+0xe8>
 8009b0a:	eba6 0309 	sub.w	r3, r6, r9
 8009b0e:	3b01      	subs	r3, #1
 8009b10:	4629      	mov	r1, r5
 8009b12:	2b07      	cmp	r3, #7
 8009b14:	dc0a      	bgt.n	8009b2c <__gethex+0x14c>
 8009b16:	9801      	ldr	r0, [sp, #4]
 8009b18:	f7fe f95e 	bl	8007dd8 <_Balloc>
 8009b1c:	4604      	mov	r4, r0
 8009b1e:	b940      	cbnz	r0, 8009b32 <__gethex+0x152>
 8009b20:	4b5c      	ldr	r3, [pc, #368]	@ (8009c94 <__gethex+0x2b4>)
 8009b22:	4602      	mov	r2, r0
 8009b24:	21e4      	movs	r1, #228	@ 0xe4
 8009b26:	485c      	ldr	r0, [pc, #368]	@ (8009c98 <__gethex+0x2b8>)
 8009b28:	f7ff fec0 	bl	80098ac <__assert_func>
 8009b2c:	3101      	adds	r1, #1
 8009b2e:	105b      	asrs	r3, r3, #1
 8009b30:	e7ef      	b.n	8009b12 <__gethex+0x132>
 8009b32:	f100 0a14 	add.w	sl, r0, #20
 8009b36:	2300      	movs	r3, #0
 8009b38:	4655      	mov	r5, sl
 8009b3a:	469b      	mov	fp, r3
 8009b3c:	45b1      	cmp	r9, r6
 8009b3e:	d337      	bcc.n	8009bb0 <__gethex+0x1d0>
 8009b40:	f845 bb04 	str.w	fp, [r5], #4
 8009b44:	eba5 050a 	sub.w	r5, r5, sl
 8009b48:	10ad      	asrs	r5, r5, #2
 8009b4a:	6125      	str	r5, [r4, #16]
 8009b4c:	4658      	mov	r0, fp
 8009b4e:	f7fe fa35 	bl	8007fbc <__hi0bits>
 8009b52:	016d      	lsls	r5, r5, #5
 8009b54:	f8d8 6000 	ldr.w	r6, [r8]
 8009b58:	1a2d      	subs	r5, r5, r0
 8009b5a:	42b5      	cmp	r5, r6
 8009b5c:	dd54      	ble.n	8009c08 <__gethex+0x228>
 8009b5e:	1bad      	subs	r5, r5, r6
 8009b60:	4629      	mov	r1, r5
 8009b62:	4620      	mov	r0, r4
 8009b64:	f7fe fdb7 	bl	80086d6 <__any_on>
 8009b68:	4681      	mov	r9, r0
 8009b6a:	b178      	cbz	r0, 8009b8c <__gethex+0x1ac>
 8009b6c:	1e6b      	subs	r3, r5, #1
 8009b6e:	1159      	asrs	r1, r3, #5
 8009b70:	f003 021f 	and.w	r2, r3, #31
 8009b74:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009b78:	f04f 0901 	mov.w	r9, #1
 8009b7c:	fa09 f202 	lsl.w	r2, r9, r2
 8009b80:	420a      	tst	r2, r1
 8009b82:	d003      	beq.n	8009b8c <__gethex+0x1ac>
 8009b84:	454b      	cmp	r3, r9
 8009b86:	dc36      	bgt.n	8009bf6 <__gethex+0x216>
 8009b88:	f04f 0902 	mov.w	r9, #2
 8009b8c:	4629      	mov	r1, r5
 8009b8e:	4620      	mov	r0, r4
 8009b90:	f7ff febe 	bl	8009910 <rshift>
 8009b94:	442f      	add	r7, r5
 8009b96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009b9a:	42bb      	cmp	r3, r7
 8009b9c:	da42      	bge.n	8009c24 <__gethex+0x244>
 8009b9e:	9801      	ldr	r0, [sp, #4]
 8009ba0:	4621      	mov	r1, r4
 8009ba2:	f7fe f959 	bl	8007e58 <_Bfree>
 8009ba6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ba8:	2300      	movs	r3, #0
 8009baa:	6013      	str	r3, [r2, #0]
 8009bac:	25a3      	movs	r5, #163	@ 0xa3
 8009bae:	e793      	b.n	8009ad8 <__gethex+0xf8>
 8009bb0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009bb4:	2a2e      	cmp	r2, #46	@ 0x2e
 8009bb6:	d012      	beq.n	8009bde <__gethex+0x1fe>
 8009bb8:	2b20      	cmp	r3, #32
 8009bba:	d104      	bne.n	8009bc6 <__gethex+0x1e6>
 8009bbc:	f845 bb04 	str.w	fp, [r5], #4
 8009bc0:	f04f 0b00 	mov.w	fp, #0
 8009bc4:	465b      	mov	r3, fp
 8009bc6:	7830      	ldrb	r0, [r6, #0]
 8009bc8:	9303      	str	r3, [sp, #12]
 8009bca:	f7ff fef3 	bl	80099b4 <__hexdig_fun>
 8009bce:	9b03      	ldr	r3, [sp, #12]
 8009bd0:	f000 000f 	and.w	r0, r0, #15
 8009bd4:	4098      	lsls	r0, r3
 8009bd6:	ea4b 0b00 	orr.w	fp, fp, r0
 8009bda:	3304      	adds	r3, #4
 8009bdc:	e7ae      	b.n	8009b3c <__gethex+0x15c>
 8009bde:	45b1      	cmp	r9, r6
 8009be0:	d8ea      	bhi.n	8009bb8 <__gethex+0x1d8>
 8009be2:	492b      	ldr	r1, [pc, #172]	@ (8009c90 <__gethex+0x2b0>)
 8009be4:	9303      	str	r3, [sp, #12]
 8009be6:	2201      	movs	r2, #1
 8009be8:	4630      	mov	r0, r6
 8009bea:	f7ff fe29 	bl	8009840 <strncmp>
 8009bee:	9b03      	ldr	r3, [sp, #12]
 8009bf0:	2800      	cmp	r0, #0
 8009bf2:	d1e1      	bne.n	8009bb8 <__gethex+0x1d8>
 8009bf4:	e7a2      	b.n	8009b3c <__gethex+0x15c>
 8009bf6:	1ea9      	subs	r1, r5, #2
 8009bf8:	4620      	mov	r0, r4
 8009bfa:	f7fe fd6c 	bl	80086d6 <__any_on>
 8009bfe:	2800      	cmp	r0, #0
 8009c00:	d0c2      	beq.n	8009b88 <__gethex+0x1a8>
 8009c02:	f04f 0903 	mov.w	r9, #3
 8009c06:	e7c1      	b.n	8009b8c <__gethex+0x1ac>
 8009c08:	da09      	bge.n	8009c1e <__gethex+0x23e>
 8009c0a:	1b75      	subs	r5, r6, r5
 8009c0c:	4621      	mov	r1, r4
 8009c0e:	9801      	ldr	r0, [sp, #4]
 8009c10:	462a      	mov	r2, r5
 8009c12:	f7fe fb31 	bl	8008278 <__lshift>
 8009c16:	1b7f      	subs	r7, r7, r5
 8009c18:	4604      	mov	r4, r0
 8009c1a:	f100 0a14 	add.w	sl, r0, #20
 8009c1e:	f04f 0900 	mov.w	r9, #0
 8009c22:	e7b8      	b.n	8009b96 <__gethex+0x1b6>
 8009c24:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009c28:	42bd      	cmp	r5, r7
 8009c2a:	dd6f      	ble.n	8009d0c <__gethex+0x32c>
 8009c2c:	1bed      	subs	r5, r5, r7
 8009c2e:	42ae      	cmp	r6, r5
 8009c30:	dc34      	bgt.n	8009c9c <__gethex+0x2bc>
 8009c32:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009c36:	2b02      	cmp	r3, #2
 8009c38:	d022      	beq.n	8009c80 <__gethex+0x2a0>
 8009c3a:	2b03      	cmp	r3, #3
 8009c3c:	d024      	beq.n	8009c88 <__gethex+0x2a8>
 8009c3e:	2b01      	cmp	r3, #1
 8009c40:	d115      	bne.n	8009c6e <__gethex+0x28e>
 8009c42:	42ae      	cmp	r6, r5
 8009c44:	d113      	bne.n	8009c6e <__gethex+0x28e>
 8009c46:	2e01      	cmp	r6, #1
 8009c48:	d10b      	bne.n	8009c62 <__gethex+0x282>
 8009c4a:	9a02      	ldr	r2, [sp, #8]
 8009c4c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009c50:	6013      	str	r3, [r2, #0]
 8009c52:	2301      	movs	r3, #1
 8009c54:	6123      	str	r3, [r4, #16]
 8009c56:	f8ca 3000 	str.w	r3, [sl]
 8009c5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c5c:	2562      	movs	r5, #98	@ 0x62
 8009c5e:	601c      	str	r4, [r3, #0]
 8009c60:	e73a      	b.n	8009ad8 <__gethex+0xf8>
 8009c62:	1e71      	subs	r1, r6, #1
 8009c64:	4620      	mov	r0, r4
 8009c66:	f7fe fd36 	bl	80086d6 <__any_on>
 8009c6a:	2800      	cmp	r0, #0
 8009c6c:	d1ed      	bne.n	8009c4a <__gethex+0x26a>
 8009c6e:	9801      	ldr	r0, [sp, #4]
 8009c70:	4621      	mov	r1, r4
 8009c72:	f7fe f8f1 	bl	8007e58 <_Bfree>
 8009c76:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c78:	2300      	movs	r3, #0
 8009c7a:	6013      	str	r3, [r2, #0]
 8009c7c:	2550      	movs	r5, #80	@ 0x50
 8009c7e:	e72b      	b.n	8009ad8 <__gethex+0xf8>
 8009c80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d1f3      	bne.n	8009c6e <__gethex+0x28e>
 8009c86:	e7e0      	b.n	8009c4a <__gethex+0x26a>
 8009c88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d1dd      	bne.n	8009c4a <__gethex+0x26a>
 8009c8e:	e7ee      	b.n	8009c6e <__gethex+0x28e>
 8009c90:	0800a75f 	.word	0x0800a75f
 8009c94:	0800a6f5 	.word	0x0800a6f5
 8009c98:	0800a7b6 	.word	0x0800a7b6
 8009c9c:	1e6f      	subs	r7, r5, #1
 8009c9e:	f1b9 0f00 	cmp.w	r9, #0
 8009ca2:	d130      	bne.n	8009d06 <__gethex+0x326>
 8009ca4:	b127      	cbz	r7, 8009cb0 <__gethex+0x2d0>
 8009ca6:	4639      	mov	r1, r7
 8009ca8:	4620      	mov	r0, r4
 8009caa:	f7fe fd14 	bl	80086d6 <__any_on>
 8009cae:	4681      	mov	r9, r0
 8009cb0:	117a      	asrs	r2, r7, #5
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009cb8:	f007 071f 	and.w	r7, r7, #31
 8009cbc:	40bb      	lsls	r3, r7
 8009cbe:	4213      	tst	r3, r2
 8009cc0:	4629      	mov	r1, r5
 8009cc2:	4620      	mov	r0, r4
 8009cc4:	bf18      	it	ne
 8009cc6:	f049 0902 	orrne.w	r9, r9, #2
 8009cca:	f7ff fe21 	bl	8009910 <rshift>
 8009cce:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009cd2:	1b76      	subs	r6, r6, r5
 8009cd4:	2502      	movs	r5, #2
 8009cd6:	f1b9 0f00 	cmp.w	r9, #0
 8009cda:	d047      	beq.n	8009d6c <__gethex+0x38c>
 8009cdc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009ce0:	2b02      	cmp	r3, #2
 8009ce2:	d015      	beq.n	8009d10 <__gethex+0x330>
 8009ce4:	2b03      	cmp	r3, #3
 8009ce6:	d017      	beq.n	8009d18 <__gethex+0x338>
 8009ce8:	2b01      	cmp	r3, #1
 8009cea:	d109      	bne.n	8009d00 <__gethex+0x320>
 8009cec:	f019 0f02 	tst.w	r9, #2
 8009cf0:	d006      	beq.n	8009d00 <__gethex+0x320>
 8009cf2:	f8da 3000 	ldr.w	r3, [sl]
 8009cf6:	ea49 0903 	orr.w	r9, r9, r3
 8009cfa:	f019 0f01 	tst.w	r9, #1
 8009cfe:	d10e      	bne.n	8009d1e <__gethex+0x33e>
 8009d00:	f045 0510 	orr.w	r5, r5, #16
 8009d04:	e032      	b.n	8009d6c <__gethex+0x38c>
 8009d06:	f04f 0901 	mov.w	r9, #1
 8009d0a:	e7d1      	b.n	8009cb0 <__gethex+0x2d0>
 8009d0c:	2501      	movs	r5, #1
 8009d0e:	e7e2      	b.n	8009cd6 <__gethex+0x2f6>
 8009d10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d12:	f1c3 0301 	rsb	r3, r3, #1
 8009d16:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009d18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d0f0      	beq.n	8009d00 <__gethex+0x320>
 8009d1e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009d22:	f104 0314 	add.w	r3, r4, #20
 8009d26:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009d2a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009d2e:	f04f 0c00 	mov.w	ip, #0
 8009d32:	4618      	mov	r0, r3
 8009d34:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d38:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009d3c:	d01b      	beq.n	8009d76 <__gethex+0x396>
 8009d3e:	3201      	adds	r2, #1
 8009d40:	6002      	str	r2, [r0, #0]
 8009d42:	2d02      	cmp	r5, #2
 8009d44:	f104 0314 	add.w	r3, r4, #20
 8009d48:	d13c      	bne.n	8009dc4 <__gethex+0x3e4>
 8009d4a:	f8d8 2000 	ldr.w	r2, [r8]
 8009d4e:	3a01      	subs	r2, #1
 8009d50:	42b2      	cmp	r2, r6
 8009d52:	d109      	bne.n	8009d68 <__gethex+0x388>
 8009d54:	1171      	asrs	r1, r6, #5
 8009d56:	2201      	movs	r2, #1
 8009d58:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009d5c:	f006 061f 	and.w	r6, r6, #31
 8009d60:	fa02 f606 	lsl.w	r6, r2, r6
 8009d64:	421e      	tst	r6, r3
 8009d66:	d13a      	bne.n	8009dde <__gethex+0x3fe>
 8009d68:	f045 0520 	orr.w	r5, r5, #32
 8009d6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d6e:	601c      	str	r4, [r3, #0]
 8009d70:	9b02      	ldr	r3, [sp, #8]
 8009d72:	601f      	str	r7, [r3, #0]
 8009d74:	e6b0      	b.n	8009ad8 <__gethex+0xf8>
 8009d76:	4299      	cmp	r1, r3
 8009d78:	f843 cc04 	str.w	ip, [r3, #-4]
 8009d7c:	d8d9      	bhi.n	8009d32 <__gethex+0x352>
 8009d7e:	68a3      	ldr	r3, [r4, #8]
 8009d80:	459b      	cmp	fp, r3
 8009d82:	db17      	blt.n	8009db4 <__gethex+0x3d4>
 8009d84:	6861      	ldr	r1, [r4, #4]
 8009d86:	9801      	ldr	r0, [sp, #4]
 8009d88:	3101      	adds	r1, #1
 8009d8a:	f7fe f825 	bl	8007dd8 <_Balloc>
 8009d8e:	4681      	mov	r9, r0
 8009d90:	b918      	cbnz	r0, 8009d9a <__gethex+0x3ba>
 8009d92:	4b1a      	ldr	r3, [pc, #104]	@ (8009dfc <__gethex+0x41c>)
 8009d94:	4602      	mov	r2, r0
 8009d96:	2184      	movs	r1, #132	@ 0x84
 8009d98:	e6c5      	b.n	8009b26 <__gethex+0x146>
 8009d9a:	6922      	ldr	r2, [r4, #16]
 8009d9c:	3202      	adds	r2, #2
 8009d9e:	f104 010c 	add.w	r1, r4, #12
 8009da2:	0092      	lsls	r2, r2, #2
 8009da4:	300c      	adds	r0, #12
 8009da6:	f7ff fd6d 	bl	8009884 <memcpy>
 8009daa:	4621      	mov	r1, r4
 8009dac:	9801      	ldr	r0, [sp, #4]
 8009dae:	f7fe f853 	bl	8007e58 <_Bfree>
 8009db2:	464c      	mov	r4, r9
 8009db4:	6923      	ldr	r3, [r4, #16]
 8009db6:	1c5a      	adds	r2, r3, #1
 8009db8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009dbc:	6122      	str	r2, [r4, #16]
 8009dbe:	2201      	movs	r2, #1
 8009dc0:	615a      	str	r2, [r3, #20]
 8009dc2:	e7be      	b.n	8009d42 <__gethex+0x362>
 8009dc4:	6922      	ldr	r2, [r4, #16]
 8009dc6:	455a      	cmp	r2, fp
 8009dc8:	dd0b      	ble.n	8009de2 <__gethex+0x402>
 8009dca:	2101      	movs	r1, #1
 8009dcc:	4620      	mov	r0, r4
 8009dce:	f7ff fd9f 	bl	8009910 <rshift>
 8009dd2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009dd6:	3701      	adds	r7, #1
 8009dd8:	42bb      	cmp	r3, r7
 8009dda:	f6ff aee0 	blt.w	8009b9e <__gethex+0x1be>
 8009dde:	2501      	movs	r5, #1
 8009de0:	e7c2      	b.n	8009d68 <__gethex+0x388>
 8009de2:	f016 061f 	ands.w	r6, r6, #31
 8009de6:	d0fa      	beq.n	8009dde <__gethex+0x3fe>
 8009de8:	4453      	add	r3, sl
 8009dea:	f1c6 0620 	rsb	r6, r6, #32
 8009dee:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009df2:	f7fe f8e3 	bl	8007fbc <__hi0bits>
 8009df6:	42b0      	cmp	r0, r6
 8009df8:	dbe7      	blt.n	8009dca <__gethex+0x3ea>
 8009dfa:	e7f0      	b.n	8009dde <__gethex+0x3fe>
 8009dfc:	0800a6f5 	.word	0x0800a6f5

08009e00 <L_shift>:
 8009e00:	f1c2 0208 	rsb	r2, r2, #8
 8009e04:	0092      	lsls	r2, r2, #2
 8009e06:	b570      	push	{r4, r5, r6, lr}
 8009e08:	f1c2 0620 	rsb	r6, r2, #32
 8009e0c:	6843      	ldr	r3, [r0, #4]
 8009e0e:	6804      	ldr	r4, [r0, #0]
 8009e10:	fa03 f506 	lsl.w	r5, r3, r6
 8009e14:	432c      	orrs	r4, r5
 8009e16:	40d3      	lsrs	r3, r2
 8009e18:	6004      	str	r4, [r0, #0]
 8009e1a:	f840 3f04 	str.w	r3, [r0, #4]!
 8009e1e:	4288      	cmp	r0, r1
 8009e20:	d3f4      	bcc.n	8009e0c <L_shift+0xc>
 8009e22:	bd70      	pop	{r4, r5, r6, pc}

08009e24 <__match>:
 8009e24:	b530      	push	{r4, r5, lr}
 8009e26:	6803      	ldr	r3, [r0, #0]
 8009e28:	3301      	adds	r3, #1
 8009e2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e2e:	b914      	cbnz	r4, 8009e36 <__match+0x12>
 8009e30:	6003      	str	r3, [r0, #0]
 8009e32:	2001      	movs	r0, #1
 8009e34:	bd30      	pop	{r4, r5, pc}
 8009e36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e3a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009e3e:	2d19      	cmp	r5, #25
 8009e40:	bf98      	it	ls
 8009e42:	3220      	addls	r2, #32
 8009e44:	42a2      	cmp	r2, r4
 8009e46:	d0f0      	beq.n	8009e2a <__match+0x6>
 8009e48:	2000      	movs	r0, #0
 8009e4a:	e7f3      	b.n	8009e34 <__match+0x10>

08009e4c <__hexnan>:
 8009e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e50:	680b      	ldr	r3, [r1, #0]
 8009e52:	6801      	ldr	r1, [r0, #0]
 8009e54:	115e      	asrs	r6, r3, #5
 8009e56:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009e5a:	f013 031f 	ands.w	r3, r3, #31
 8009e5e:	b087      	sub	sp, #28
 8009e60:	bf18      	it	ne
 8009e62:	3604      	addne	r6, #4
 8009e64:	2500      	movs	r5, #0
 8009e66:	1f37      	subs	r7, r6, #4
 8009e68:	4682      	mov	sl, r0
 8009e6a:	4690      	mov	r8, r2
 8009e6c:	9301      	str	r3, [sp, #4]
 8009e6e:	f846 5c04 	str.w	r5, [r6, #-4]
 8009e72:	46b9      	mov	r9, r7
 8009e74:	463c      	mov	r4, r7
 8009e76:	9502      	str	r5, [sp, #8]
 8009e78:	46ab      	mov	fp, r5
 8009e7a:	784a      	ldrb	r2, [r1, #1]
 8009e7c:	1c4b      	adds	r3, r1, #1
 8009e7e:	9303      	str	r3, [sp, #12]
 8009e80:	b342      	cbz	r2, 8009ed4 <__hexnan+0x88>
 8009e82:	4610      	mov	r0, r2
 8009e84:	9105      	str	r1, [sp, #20]
 8009e86:	9204      	str	r2, [sp, #16]
 8009e88:	f7ff fd94 	bl	80099b4 <__hexdig_fun>
 8009e8c:	2800      	cmp	r0, #0
 8009e8e:	d151      	bne.n	8009f34 <__hexnan+0xe8>
 8009e90:	9a04      	ldr	r2, [sp, #16]
 8009e92:	9905      	ldr	r1, [sp, #20]
 8009e94:	2a20      	cmp	r2, #32
 8009e96:	d818      	bhi.n	8009eca <__hexnan+0x7e>
 8009e98:	9b02      	ldr	r3, [sp, #8]
 8009e9a:	459b      	cmp	fp, r3
 8009e9c:	dd13      	ble.n	8009ec6 <__hexnan+0x7a>
 8009e9e:	454c      	cmp	r4, r9
 8009ea0:	d206      	bcs.n	8009eb0 <__hexnan+0x64>
 8009ea2:	2d07      	cmp	r5, #7
 8009ea4:	dc04      	bgt.n	8009eb0 <__hexnan+0x64>
 8009ea6:	462a      	mov	r2, r5
 8009ea8:	4649      	mov	r1, r9
 8009eaa:	4620      	mov	r0, r4
 8009eac:	f7ff ffa8 	bl	8009e00 <L_shift>
 8009eb0:	4544      	cmp	r4, r8
 8009eb2:	d952      	bls.n	8009f5a <__hexnan+0x10e>
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	f1a4 0904 	sub.w	r9, r4, #4
 8009eba:	f844 3c04 	str.w	r3, [r4, #-4]
 8009ebe:	f8cd b008 	str.w	fp, [sp, #8]
 8009ec2:	464c      	mov	r4, r9
 8009ec4:	461d      	mov	r5, r3
 8009ec6:	9903      	ldr	r1, [sp, #12]
 8009ec8:	e7d7      	b.n	8009e7a <__hexnan+0x2e>
 8009eca:	2a29      	cmp	r2, #41	@ 0x29
 8009ecc:	d157      	bne.n	8009f7e <__hexnan+0x132>
 8009ece:	3102      	adds	r1, #2
 8009ed0:	f8ca 1000 	str.w	r1, [sl]
 8009ed4:	f1bb 0f00 	cmp.w	fp, #0
 8009ed8:	d051      	beq.n	8009f7e <__hexnan+0x132>
 8009eda:	454c      	cmp	r4, r9
 8009edc:	d206      	bcs.n	8009eec <__hexnan+0xa0>
 8009ede:	2d07      	cmp	r5, #7
 8009ee0:	dc04      	bgt.n	8009eec <__hexnan+0xa0>
 8009ee2:	462a      	mov	r2, r5
 8009ee4:	4649      	mov	r1, r9
 8009ee6:	4620      	mov	r0, r4
 8009ee8:	f7ff ff8a 	bl	8009e00 <L_shift>
 8009eec:	4544      	cmp	r4, r8
 8009eee:	d936      	bls.n	8009f5e <__hexnan+0x112>
 8009ef0:	f1a8 0204 	sub.w	r2, r8, #4
 8009ef4:	4623      	mov	r3, r4
 8009ef6:	f853 1b04 	ldr.w	r1, [r3], #4
 8009efa:	f842 1f04 	str.w	r1, [r2, #4]!
 8009efe:	429f      	cmp	r7, r3
 8009f00:	d2f9      	bcs.n	8009ef6 <__hexnan+0xaa>
 8009f02:	1b3b      	subs	r3, r7, r4
 8009f04:	f023 0303 	bic.w	r3, r3, #3
 8009f08:	3304      	adds	r3, #4
 8009f0a:	3401      	adds	r4, #1
 8009f0c:	3e03      	subs	r6, #3
 8009f0e:	42b4      	cmp	r4, r6
 8009f10:	bf88      	it	hi
 8009f12:	2304      	movhi	r3, #4
 8009f14:	4443      	add	r3, r8
 8009f16:	2200      	movs	r2, #0
 8009f18:	f843 2b04 	str.w	r2, [r3], #4
 8009f1c:	429f      	cmp	r7, r3
 8009f1e:	d2fb      	bcs.n	8009f18 <__hexnan+0xcc>
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	b91b      	cbnz	r3, 8009f2c <__hexnan+0xe0>
 8009f24:	4547      	cmp	r7, r8
 8009f26:	d128      	bne.n	8009f7a <__hexnan+0x12e>
 8009f28:	2301      	movs	r3, #1
 8009f2a:	603b      	str	r3, [r7, #0]
 8009f2c:	2005      	movs	r0, #5
 8009f2e:	b007      	add	sp, #28
 8009f30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f34:	3501      	adds	r5, #1
 8009f36:	2d08      	cmp	r5, #8
 8009f38:	f10b 0b01 	add.w	fp, fp, #1
 8009f3c:	dd06      	ble.n	8009f4c <__hexnan+0x100>
 8009f3e:	4544      	cmp	r4, r8
 8009f40:	d9c1      	bls.n	8009ec6 <__hexnan+0x7a>
 8009f42:	2300      	movs	r3, #0
 8009f44:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f48:	2501      	movs	r5, #1
 8009f4a:	3c04      	subs	r4, #4
 8009f4c:	6822      	ldr	r2, [r4, #0]
 8009f4e:	f000 000f 	and.w	r0, r0, #15
 8009f52:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009f56:	6020      	str	r0, [r4, #0]
 8009f58:	e7b5      	b.n	8009ec6 <__hexnan+0x7a>
 8009f5a:	2508      	movs	r5, #8
 8009f5c:	e7b3      	b.n	8009ec6 <__hexnan+0x7a>
 8009f5e:	9b01      	ldr	r3, [sp, #4]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d0dd      	beq.n	8009f20 <__hexnan+0xd4>
 8009f64:	f1c3 0320 	rsb	r3, r3, #32
 8009f68:	f04f 32ff 	mov.w	r2, #4294967295
 8009f6c:	40da      	lsrs	r2, r3
 8009f6e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009f72:	4013      	ands	r3, r2
 8009f74:	f846 3c04 	str.w	r3, [r6, #-4]
 8009f78:	e7d2      	b.n	8009f20 <__hexnan+0xd4>
 8009f7a:	3f04      	subs	r7, #4
 8009f7c:	e7d0      	b.n	8009f20 <__hexnan+0xd4>
 8009f7e:	2004      	movs	r0, #4
 8009f80:	e7d5      	b.n	8009f2e <__hexnan+0xe2>

08009f82 <__ascii_mbtowc>:
 8009f82:	b082      	sub	sp, #8
 8009f84:	b901      	cbnz	r1, 8009f88 <__ascii_mbtowc+0x6>
 8009f86:	a901      	add	r1, sp, #4
 8009f88:	b142      	cbz	r2, 8009f9c <__ascii_mbtowc+0x1a>
 8009f8a:	b14b      	cbz	r3, 8009fa0 <__ascii_mbtowc+0x1e>
 8009f8c:	7813      	ldrb	r3, [r2, #0]
 8009f8e:	600b      	str	r3, [r1, #0]
 8009f90:	7812      	ldrb	r2, [r2, #0]
 8009f92:	1e10      	subs	r0, r2, #0
 8009f94:	bf18      	it	ne
 8009f96:	2001      	movne	r0, #1
 8009f98:	b002      	add	sp, #8
 8009f9a:	4770      	bx	lr
 8009f9c:	4610      	mov	r0, r2
 8009f9e:	e7fb      	b.n	8009f98 <__ascii_mbtowc+0x16>
 8009fa0:	f06f 0001 	mvn.w	r0, #1
 8009fa4:	e7f8      	b.n	8009f98 <__ascii_mbtowc+0x16>

08009fa6 <_realloc_r>:
 8009fa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009faa:	4607      	mov	r7, r0
 8009fac:	4614      	mov	r4, r2
 8009fae:	460d      	mov	r5, r1
 8009fb0:	b921      	cbnz	r1, 8009fbc <_realloc_r+0x16>
 8009fb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009fb6:	4611      	mov	r1, r2
 8009fb8:	f7fd be82 	b.w	8007cc0 <_malloc_r>
 8009fbc:	b92a      	cbnz	r2, 8009fca <_realloc_r+0x24>
 8009fbe:	f7fd fe0b 	bl	8007bd8 <_free_r>
 8009fc2:	4625      	mov	r5, r4
 8009fc4:	4628      	mov	r0, r5
 8009fc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fca:	f000 f840 	bl	800a04e <_malloc_usable_size_r>
 8009fce:	4284      	cmp	r4, r0
 8009fd0:	4606      	mov	r6, r0
 8009fd2:	d802      	bhi.n	8009fda <_realloc_r+0x34>
 8009fd4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009fd8:	d8f4      	bhi.n	8009fc4 <_realloc_r+0x1e>
 8009fda:	4621      	mov	r1, r4
 8009fdc:	4638      	mov	r0, r7
 8009fde:	f7fd fe6f 	bl	8007cc0 <_malloc_r>
 8009fe2:	4680      	mov	r8, r0
 8009fe4:	b908      	cbnz	r0, 8009fea <_realloc_r+0x44>
 8009fe6:	4645      	mov	r5, r8
 8009fe8:	e7ec      	b.n	8009fc4 <_realloc_r+0x1e>
 8009fea:	42b4      	cmp	r4, r6
 8009fec:	4622      	mov	r2, r4
 8009fee:	4629      	mov	r1, r5
 8009ff0:	bf28      	it	cs
 8009ff2:	4632      	movcs	r2, r6
 8009ff4:	f7ff fc46 	bl	8009884 <memcpy>
 8009ff8:	4629      	mov	r1, r5
 8009ffa:	4638      	mov	r0, r7
 8009ffc:	f7fd fdec 	bl	8007bd8 <_free_r>
 800a000:	e7f1      	b.n	8009fe6 <_realloc_r+0x40>

0800a002 <__ascii_wctomb>:
 800a002:	4603      	mov	r3, r0
 800a004:	4608      	mov	r0, r1
 800a006:	b141      	cbz	r1, 800a01a <__ascii_wctomb+0x18>
 800a008:	2aff      	cmp	r2, #255	@ 0xff
 800a00a:	d904      	bls.n	800a016 <__ascii_wctomb+0x14>
 800a00c:	228a      	movs	r2, #138	@ 0x8a
 800a00e:	601a      	str	r2, [r3, #0]
 800a010:	f04f 30ff 	mov.w	r0, #4294967295
 800a014:	4770      	bx	lr
 800a016:	700a      	strb	r2, [r1, #0]
 800a018:	2001      	movs	r0, #1
 800a01a:	4770      	bx	lr

0800a01c <fiprintf>:
 800a01c:	b40e      	push	{r1, r2, r3}
 800a01e:	b503      	push	{r0, r1, lr}
 800a020:	4601      	mov	r1, r0
 800a022:	ab03      	add	r3, sp, #12
 800a024:	4805      	ldr	r0, [pc, #20]	@ (800a03c <fiprintf+0x20>)
 800a026:	f853 2b04 	ldr.w	r2, [r3], #4
 800a02a:	6800      	ldr	r0, [r0, #0]
 800a02c:	9301      	str	r3, [sp, #4]
 800a02e:	f000 f83d 	bl	800a0ac <_vfiprintf_r>
 800a032:	b002      	add	sp, #8
 800a034:	f85d eb04 	ldr.w	lr, [sp], #4
 800a038:	b003      	add	sp, #12
 800a03a:	4770      	bx	lr
 800a03c:	2000001c 	.word	0x2000001c

0800a040 <abort>:
 800a040:	b508      	push	{r3, lr}
 800a042:	2006      	movs	r0, #6
 800a044:	f000 fa06 	bl	800a454 <raise>
 800a048:	2001      	movs	r0, #1
 800a04a:	f7f7 ff50 	bl	8001eee <_exit>

0800a04e <_malloc_usable_size_r>:
 800a04e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a052:	1f18      	subs	r0, r3, #4
 800a054:	2b00      	cmp	r3, #0
 800a056:	bfbc      	itt	lt
 800a058:	580b      	ldrlt	r3, [r1, r0]
 800a05a:	18c0      	addlt	r0, r0, r3
 800a05c:	4770      	bx	lr

0800a05e <__sfputc_r>:
 800a05e:	6893      	ldr	r3, [r2, #8]
 800a060:	3b01      	subs	r3, #1
 800a062:	2b00      	cmp	r3, #0
 800a064:	b410      	push	{r4}
 800a066:	6093      	str	r3, [r2, #8]
 800a068:	da07      	bge.n	800a07a <__sfputc_r+0x1c>
 800a06a:	6994      	ldr	r4, [r2, #24]
 800a06c:	42a3      	cmp	r3, r4
 800a06e:	db01      	blt.n	800a074 <__sfputc_r+0x16>
 800a070:	290a      	cmp	r1, #10
 800a072:	d102      	bne.n	800a07a <__sfputc_r+0x1c>
 800a074:	bc10      	pop	{r4}
 800a076:	f000 b931 	b.w	800a2dc <__swbuf_r>
 800a07a:	6813      	ldr	r3, [r2, #0]
 800a07c:	1c58      	adds	r0, r3, #1
 800a07e:	6010      	str	r0, [r2, #0]
 800a080:	7019      	strb	r1, [r3, #0]
 800a082:	4608      	mov	r0, r1
 800a084:	bc10      	pop	{r4}
 800a086:	4770      	bx	lr

0800a088 <__sfputs_r>:
 800a088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a08a:	4606      	mov	r6, r0
 800a08c:	460f      	mov	r7, r1
 800a08e:	4614      	mov	r4, r2
 800a090:	18d5      	adds	r5, r2, r3
 800a092:	42ac      	cmp	r4, r5
 800a094:	d101      	bne.n	800a09a <__sfputs_r+0x12>
 800a096:	2000      	movs	r0, #0
 800a098:	e007      	b.n	800a0aa <__sfputs_r+0x22>
 800a09a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a09e:	463a      	mov	r2, r7
 800a0a0:	4630      	mov	r0, r6
 800a0a2:	f7ff ffdc 	bl	800a05e <__sfputc_r>
 800a0a6:	1c43      	adds	r3, r0, #1
 800a0a8:	d1f3      	bne.n	800a092 <__sfputs_r+0xa>
 800a0aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a0ac <_vfiprintf_r>:
 800a0ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0b0:	460d      	mov	r5, r1
 800a0b2:	b09d      	sub	sp, #116	@ 0x74
 800a0b4:	4614      	mov	r4, r2
 800a0b6:	4698      	mov	r8, r3
 800a0b8:	4606      	mov	r6, r0
 800a0ba:	b118      	cbz	r0, 800a0c4 <_vfiprintf_r+0x18>
 800a0bc:	6a03      	ldr	r3, [r0, #32]
 800a0be:	b90b      	cbnz	r3, 800a0c4 <_vfiprintf_r+0x18>
 800a0c0:	f7fc fddc 	bl	8006c7c <__sinit>
 800a0c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0c6:	07d9      	lsls	r1, r3, #31
 800a0c8:	d405      	bmi.n	800a0d6 <_vfiprintf_r+0x2a>
 800a0ca:	89ab      	ldrh	r3, [r5, #12]
 800a0cc:	059a      	lsls	r2, r3, #22
 800a0ce:	d402      	bmi.n	800a0d6 <_vfiprintf_r+0x2a>
 800a0d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a0d2:	f7fc ff22 	bl	8006f1a <__retarget_lock_acquire_recursive>
 800a0d6:	89ab      	ldrh	r3, [r5, #12]
 800a0d8:	071b      	lsls	r3, r3, #28
 800a0da:	d501      	bpl.n	800a0e0 <_vfiprintf_r+0x34>
 800a0dc:	692b      	ldr	r3, [r5, #16]
 800a0de:	b99b      	cbnz	r3, 800a108 <_vfiprintf_r+0x5c>
 800a0e0:	4629      	mov	r1, r5
 800a0e2:	4630      	mov	r0, r6
 800a0e4:	f000 f938 	bl	800a358 <__swsetup_r>
 800a0e8:	b170      	cbz	r0, 800a108 <_vfiprintf_r+0x5c>
 800a0ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a0ec:	07dc      	lsls	r4, r3, #31
 800a0ee:	d504      	bpl.n	800a0fa <_vfiprintf_r+0x4e>
 800a0f0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0f4:	b01d      	add	sp, #116	@ 0x74
 800a0f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0fa:	89ab      	ldrh	r3, [r5, #12]
 800a0fc:	0598      	lsls	r0, r3, #22
 800a0fe:	d4f7      	bmi.n	800a0f0 <_vfiprintf_r+0x44>
 800a100:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a102:	f7fc ff0b 	bl	8006f1c <__retarget_lock_release_recursive>
 800a106:	e7f3      	b.n	800a0f0 <_vfiprintf_r+0x44>
 800a108:	2300      	movs	r3, #0
 800a10a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a10c:	2320      	movs	r3, #32
 800a10e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a112:	f8cd 800c 	str.w	r8, [sp, #12]
 800a116:	2330      	movs	r3, #48	@ 0x30
 800a118:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a2c8 <_vfiprintf_r+0x21c>
 800a11c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a120:	f04f 0901 	mov.w	r9, #1
 800a124:	4623      	mov	r3, r4
 800a126:	469a      	mov	sl, r3
 800a128:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a12c:	b10a      	cbz	r2, 800a132 <_vfiprintf_r+0x86>
 800a12e:	2a25      	cmp	r2, #37	@ 0x25
 800a130:	d1f9      	bne.n	800a126 <_vfiprintf_r+0x7a>
 800a132:	ebba 0b04 	subs.w	fp, sl, r4
 800a136:	d00b      	beq.n	800a150 <_vfiprintf_r+0xa4>
 800a138:	465b      	mov	r3, fp
 800a13a:	4622      	mov	r2, r4
 800a13c:	4629      	mov	r1, r5
 800a13e:	4630      	mov	r0, r6
 800a140:	f7ff ffa2 	bl	800a088 <__sfputs_r>
 800a144:	3001      	adds	r0, #1
 800a146:	f000 80a7 	beq.w	800a298 <_vfiprintf_r+0x1ec>
 800a14a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a14c:	445a      	add	r2, fp
 800a14e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a150:	f89a 3000 	ldrb.w	r3, [sl]
 800a154:	2b00      	cmp	r3, #0
 800a156:	f000 809f 	beq.w	800a298 <_vfiprintf_r+0x1ec>
 800a15a:	2300      	movs	r3, #0
 800a15c:	f04f 32ff 	mov.w	r2, #4294967295
 800a160:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a164:	f10a 0a01 	add.w	sl, sl, #1
 800a168:	9304      	str	r3, [sp, #16]
 800a16a:	9307      	str	r3, [sp, #28]
 800a16c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a170:	931a      	str	r3, [sp, #104]	@ 0x68
 800a172:	4654      	mov	r4, sl
 800a174:	2205      	movs	r2, #5
 800a176:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a17a:	4853      	ldr	r0, [pc, #332]	@ (800a2c8 <_vfiprintf_r+0x21c>)
 800a17c:	f7f6 f828 	bl	80001d0 <memchr>
 800a180:	9a04      	ldr	r2, [sp, #16]
 800a182:	b9d8      	cbnz	r0, 800a1bc <_vfiprintf_r+0x110>
 800a184:	06d1      	lsls	r1, r2, #27
 800a186:	bf44      	itt	mi
 800a188:	2320      	movmi	r3, #32
 800a18a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a18e:	0713      	lsls	r3, r2, #28
 800a190:	bf44      	itt	mi
 800a192:	232b      	movmi	r3, #43	@ 0x2b
 800a194:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a198:	f89a 3000 	ldrb.w	r3, [sl]
 800a19c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a19e:	d015      	beq.n	800a1cc <_vfiprintf_r+0x120>
 800a1a0:	9a07      	ldr	r2, [sp, #28]
 800a1a2:	4654      	mov	r4, sl
 800a1a4:	2000      	movs	r0, #0
 800a1a6:	f04f 0c0a 	mov.w	ip, #10
 800a1aa:	4621      	mov	r1, r4
 800a1ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1b0:	3b30      	subs	r3, #48	@ 0x30
 800a1b2:	2b09      	cmp	r3, #9
 800a1b4:	d94b      	bls.n	800a24e <_vfiprintf_r+0x1a2>
 800a1b6:	b1b0      	cbz	r0, 800a1e6 <_vfiprintf_r+0x13a>
 800a1b8:	9207      	str	r2, [sp, #28]
 800a1ba:	e014      	b.n	800a1e6 <_vfiprintf_r+0x13a>
 800a1bc:	eba0 0308 	sub.w	r3, r0, r8
 800a1c0:	fa09 f303 	lsl.w	r3, r9, r3
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	9304      	str	r3, [sp, #16]
 800a1c8:	46a2      	mov	sl, r4
 800a1ca:	e7d2      	b.n	800a172 <_vfiprintf_r+0xc6>
 800a1cc:	9b03      	ldr	r3, [sp, #12]
 800a1ce:	1d19      	adds	r1, r3, #4
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	9103      	str	r1, [sp, #12]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	bfbb      	ittet	lt
 800a1d8:	425b      	neglt	r3, r3
 800a1da:	f042 0202 	orrlt.w	r2, r2, #2
 800a1de:	9307      	strge	r3, [sp, #28]
 800a1e0:	9307      	strlt	r3, [sp, #28]
 800a1e2:	bfb8      	it	lt
 800a1e4:	9204      	strlt	r2, [sp, #16]
 800a1e6:	7823      	ldrb	r3, [r4, #0]
 800a1e8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1ea:	d10a      	bne.n	800a202 <_vfiprintf_r+0x156>
 800a1ec:	7863      	ldrb	r3, [r4, #1]
 800a1ee:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1f0:	d132      	bne.n	800a258 <_vfiprintf_r+0x1ac>
 800a1f2:	9b03      	ldr	r3, [sp, #12]
 800a1f4:	1d1a      	adds	r2, r3, #4
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	9203      	str	r2, [sp, #12]
 800a1fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a1fe:	3402      	adds	r4, #2
 800a200:	9305      	str	r3, [sp, #20]
 800a202:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a2cc <_vfiprintf_r+0x220>
 800a206:	7821      	ldrb	r1, [r4, #0]
 800a208:	2203      	movs	r2, #3
 800a20a:	4650      	mov	r0, sl
 800a20c:	f7f5 ffe0 	bl	80001d0 <memchr>
 800a210:	b138      	cbz	r0, 800a222 <_vfiprintf_r+0x176>
 800a212:	9b04      	ldr	r3, [sp, #16]
 800a214:	eba0 000a 	sub.w	r0, r0, sl
 800a218:	2240      	movs	r2, #64	@ 0x40
 800a21a:	4082      	lsls	r2, r0
 800a21c:	4313      	orrs	r3, r2
 800a21e:	3401      	adds	r4, #1
 800a220:	9304      	str	r3, [sp, #16]
 800a222:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a226:	482a      	ldr	r0, [pc, #168]	@ (800a2d0 <_vfiprintf_r+0x224>)
 800a228:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a22c:	2206      	movs	r2, #6
 800a22e:	f7f5 ffcf 	bl	80001d0 <memchr>
 800a232:	2800      	cmp	r0, #0
 800a234:	d03f      	beq.n	800a2b6 <_vfiprintf_r+0x20a>
 800a236:	4b27      	ldr	r3, [pc, #156]	@ (800a2d4 <_vfiprintf_r+0x228>)
 800a238:	bb1b      	cbnz	r3, 800a282 <_vfiprintf_r+0x1d6>
 800a23a:	9b03      	ldr	r3, [sp, #12]
 800a23c:	3307      	adds	r3, #7
 800a23e:	f023 0307 	bic.w	r3, r3, #7
 800a242:	3308      	adds	r3, #8
 800a244:	9303      	str	r3, [sp, #12]
 800a246:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a248:	443b      	add	r3, r7
 800a24a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a24c:	e76a      	b.n	800a124 <_vfiprintf_r+0x78>
 800a24e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a252:	460c      	mov	r4, r1
 800a254:	2001      	movs	r0, #1
 800a256:	e7a8      	b.n	800a1aa <_vfiprintf_r+0xfe>
 800a258:	2300      	movs	r3, #0
 800a25a:	3401      	adds	r4, #1
 800a25c:	9305      	str	r3, [sp, #20]
 800a25e:	4619      	mov	r1, r3
 800a260:	f04f 0c0a 	mov.w	ip, #10
 800a264:	4620      	mov	r0, r4
 800a266:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a26a:	3a30      	subs	r2, #48	@ 0x30
 800a26c:	2a09      	cmp	r2, #9
 800a26e:	d903      	bls.n	800a278 <_vfiprintf_r+0x1cc>
 800a270:	2b00      	cmp	r3, #0
 800a272:	d0c6      	beq.n	800a202 <_vfiprintf_r+0x156>
 800a274:	9105      	str	r1, [sp, #20]
 800a276:	e7c4      	b.n	800a202 <_vfiprintf_r+0x156>
 800a278:	fb0c 2101 	mla	r1, ip, r1, r2
 800a27c:	4604      	mov	r4, r0
 800a27e:	2301      	movs	r3, #1
 800a280:	e7f0      	b.n	800a264 <_vfiprintf_r+0x1b8>
 800a282:	ab03      	add	r3, sp, #12
 800a284:	9300      	str	r3, [sp, #0]
 800a286:	462a      	mov	r2, r5
 800a288:	4b13      	ldr	r3, [pc, #76]	@ (800a2d8 <_vfiprintf_r+0x22c>)
 800a28a:	a904      	add	r1, sp, #16
 800a28c:	4630      	mov	r0, r6
 800a28e:	f7fb fea9 	bl	8005fe4 <_printf_float>
 800a292:	4607      	mov	r7, r0
 800a294:	1c78      	adds	r0, r7, #1
 800a296:	d1d6      	bne.n	800a246 <_vfiprintf_r+0x19a>
 800a298:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a29a:	07d9      	lsls	r1, r3, #31
 800a29c:	d405      	bmi.n	800a2aa <_vfiprintf_r+0x1fe>
 800a29e:	89ab      	ldrh	r3, [r5, #12]
 800a2a0:	059a      	lsls	r2, r3, #22
 800a2a2:	d402      	bmi.n	800a2aa <_vfiprintf_r+0x1fe>
 800a2a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2a6:	f7fc fe39 	bl	8006f1c <__retarget_lock_release_recursive>
 800a2aa:	89ab      	ldrh	r3, [r5, #12]
 800a2ac:	065b      	lsls	r3, r3, #25
 800a2ae:	f53f af1f 	bmi.w	800a0f0 <_vfiprintf_r+0x44>
 800a2b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a2b4:	e71e      	b.n	800a0f4 <_vfiprintf_r+0x48>
 800a2b6:	ab03      	add	r3, sp, #12
 800a2b8:	9300      	str	r3, [sp, #0]
 800a2ba:	462a      	mov	r2, r5
 800a2bc:	4b06      	ldr	r3, [pc, #24]	@ (800a2d8 <_vfiprintf_r+0x22c>)
 800a2be:	a904      	add	r1, sp, #16
 800a2c0:	4630      	mov	r0, r6
 800a2c2:	f7fc f929 	bl	8006518 <_printf_i>
 800a2c6:	e7e4      	b.n	800a292 <_vfiprintf_r+0x1e6>
 800a2c8:	0800a761 	.word	0x0800a761
 800a2cc:	0800a767 	.word	0x0800a767
 800a2d0:	0800a76b 	.word	0x0800a76b
 800a2d4:	08005fe5 	.word	0x08005fe5
 800a2d8:	0800a089 	.word	0x0800a089

0800a2dc <__swbuf_r>:
 800a2dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2de:	460e      	mov	r6, r1
 800a2e0:	4614      	mov	r4, r2
 800a2e2:	4605      	mov	r5, r0
 800a2e4:	b118      	cbz	r0, 800a2ee <__swbuf_r+0x12>
 800a2e6:	6a03      	ldr	r3, [r0, #32]
 800a2e8:	b90b      	cbnz	r3, 800a2ee <__swbuf_r+0x12>
 800a2ea:	f7fc fcc7 	bl	8006c7c <__sinit>
 800a2ee:	69a3      	ldr	r3, [r4, #24]
 800a2f0:	60a3      	str	r3, [r4, #8]
 800a2f2:	89a3      	ldrh	r3, [r4, #12]
 800a2f4:	071a      	lsls	r2, r3, #28
 800a2f6:	d501      	bpl.n	800a2fc <__swbuf_r+0x20>
 800a2f8:	6923      	ldr	r3, [r4, #16]
 800a2fa:	b943      	cbnz	r3, 800a30e <__swbuf_r+0x32>
 800a2fc:	4621      	mov	r1, r4
 800a2fe:	4628      	mov	r0, r5
 800a300:	f000 f82a 	bl	800a358 <__swsetup_r>
 800a304:	b118      	cbz	r0, 800a30e <__swbuf_r+0x32>
 800a306:	f04f 37ff 	mov.w	r7, #4294967295
 800a30a:	4638      	mov	r0, r7
 800a30c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a30e:	6823      	ldr	r3, [r4, #0]
 800a310:	6922      	ldr	r2, [r4, #16]
 800a312:	1a98      	subs	r0, r3, r2
 800a314:	6963      	ldr	r3, [r4, #20]
 800a316:	b2f6      	uxtb	r6, r6
 800a318:	4283      	cmp	r3, r0
 800a31a:	4637      	mov	r7, r6
 800a31c:	dc05      	bgt.n	800a32a <__swbuf_r+0x4e>
 800a31e:	4621      	mov	r1, r4
 800a320:	4628      	mov	r0, r5
 800a322:	f7ff fa4b 	bl	80097bc <_fflush_r>
 800a326:	2800      	cmp	r0, #0
 800a328:	d1ed      	bne.n	800a306 <__swbuf_r+0x2a>
 800a32a:	68a3      	ldr	r3, [r4, #8]
 800a32c:	3b01      	subs	r3, #1
 800a32e:	60a3      	str	r3, [r4, #8]
 800a330:	6823      	ldr	r3, [r4, #0]
 800a332:	1c5a      	adds	r2, r3, #1
 800a334:	6022      	str	r2, [r4, #0]
 800a336:	701e      	strb	r6, [r3, #0]
 800a338:	6962      	ldr	r2, [r4, #20]
 800a33a:	1c43      	adds	r3, r0, #1
 800a33c:	429a      	cmp	r2, r3
 800a33e:	d004      	beq.n	800a34a <__swbuf_r+0x6e>
 800a340:	89a3      	ldrh	r3, [r4, #12]
 800a342:	07db      	lsls	r3, r3, #31
 800a344:	d5e1      	bpl.n	800a30a <__swbuf_r+0x2e>
 800a346:	2e0a      	cmp	r6, #10
 800a348:	d1df      	bne.n	800a30a <__swbuf_r+0x2e>
 800a34a:	4621      	mov	r1, r4
 800a34c:	4628      	mov	r0, r5
 800a34e:	f7ff fa35 	bl	80097bc <_fflush_r>
 800a352:	2800      	cmp	r0, #0
 800a354:	d0d9      	beq.n	800a30a <__swbuf_r+0x2e>
 800a356:	e7d6      	b.n	800a306 <__swbuf_r+0x2a>

0800a358 <__swsetup_r>:
 800a358:	b538      	push	{r3, r4, r5, lr}
 800a35a:	4b29      	ldr	r3, [pc, #164]	@ (800a400 <__swsetup_r+0xa8>)
 800a35c:	4605      	mov	r5, r0
 800a35e:	6818      	ldr	r0, [r3, #0]
 800a360:	460c      	mov	r4, r1
 800a362:	b118      	cbz	r0, 800a36c <__swsetup_r+0x14>
 800a364:	6a03      	ldr	r3, [r0, #32]
 800a366:	b90b      	cbnz	r3, 800a36c <__swsetup_r+0x14>
 800a368:	f7fc fc88 	bl	8006c7c <__sinit>
 800a36c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a370:	0719      	lsls	r1, r3, #28
 800a372:	d422      	bmi.n	800a3ba <__swsetup_r+0x62>
 800a374:	06da      	lsls	r2, r3, #27
 800a376:	d407      	bmi.n	800a388 <__swsetup_r+0x30>
 800a378:	2209      	movs	r2, #9
 800a37a:	602a      	str	r2, [r5, #0]
 800a37c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a380:	81a3      	strh	r3, [r4, #12]
 800a382:	f04f 30ff 	mov.w	r0, #4294967295
 800a386:	e033      	b.n	800a3f0 <__swsetup_r+0x98>
 800a388:	0758      	lsls	r0, r3, #29
 800a38a:	d512      	bpl.n	800a3b2 <__swsetup_r+0x5a>
 800a38c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a38e:	b141      	cbz	r1, 800a3a2 <__swsetup_r+0x4a>
 800a390:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a394:	4299      	cmp	r1, r3
 800a396:	d002      	beq.n	800a39e <__swsetup_r+0x46>
 800a398:	4628      	mov	r0, r5
 800a39a:	f7fd fc1d 	bl	8007bd8 <_free_r>
 800a39e:	2300      	movs	r3, #0
 800a3a0:	6363      	str	r3, [r4, #52]	@ 0x34
 800a3a2:	89a3      	ldrh	r3, [r4, #12]
 800a3a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a3a8:	81a3      	strh	r3, [r4, #12]
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	6063      	str	r3, [r4, #4]
 800a3ae:	6923      	ldr	r3, [r4, #16]
 800a3b0:	6023      	str	r3, [r4, #0]
 800a3b2:	89a3      	ldrh	r3, [r4, #12]
 800a3b4:	f043 0308 	orr.w	r3, r3, #8
 800a3b8:	81a3      	strh	r3, [r4, #12]
 800a3ba:	6923      	ldr	r3, [r4, #16]
 800a3bc:	b94b      	cbnz	r3, 800a3d2 <__swsetup_r+0x7a>
 800a3be:	89a3      	ldrh	r3, [r4, #12]
 800a3c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a3c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3c8:	d003      	beq.n	800a3d2 <__swsetup_r+0x7a>
 800a3ca:	4621      	mov	r1, r4
 800a3cc:	4628      	mov	r0, r5
 800a3ce:	f000 f883 	bl	800a4d8 <__smakebuf_r>
 800a3d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3d6:	f013 0201 	ands.w	r2, r3, #1
 800a3da:	d00a      	beq.n	800a3f2 <__swsetup_r+0x9a>
 800a3dc:	2200      	movs	r2, #0
 800a3de:	60a2      	str	r2, [r4, #8]
 800a3e0:	6962      	ldr	r2, [r4, #20]
 800a3e2:	4252      	negs	r2, r2
 800a3e4:	61a2      	str	r2, [r4, #24]
 800a3e6:	6922      	ldr	r2, [r4, #16]
 800a3e8:	b942      	cbnz	r2, 800a3fc <__swsetup_r+0xa4>
 800a3ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a3ee:	d1c5      	bne.n	800a37c <__swsetup_r+0x24>
 800a3f0:	bd38      	pop	{r3, r4, r5, pc}
 800a3f2:	0799      	lsls	r1, r3, #30
 800a3f4:	bf58      	it	pl
 800a3f6:	6962      	ldrpl	r2, [r4, #20]
 800a3f8:	60a2      	str	r2, [r4, #8]
 800a3fa:	e7f4      	b.n	800a3e6 <__swsetup_r+0x8e>
 800a3fc:	2000      	movs	r0, #0
 800a3fe:	e7f7      	b.n	800a3f0 <__swsetup_r+0x98>
 800a400:	2000001c 	.word	0x2000001c

0800a404 <_raise_r>:
 800a404:	291f      	cmp	r1, #31
 800a406:	b538      	push	{r3, r4, r5, lr}
 800a408:	4605      	mov	r5, r0
 800a40a:	460c      	mov	r4, r1
 800a40c:	d904      	bls.n	800a418 <_raise_r+0x14>
 800a40e:	2316      	movs	r3, #22
 800a410:	6003      	str	r3, [r0, #0]
 800a412:	f04f 30ff 	mov.w	r0, #4294967295
 800a416:	bd38      	pop	{r3, r4, r5, pc}
 800a418:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a41a:	b112      	cbz	r2, 800a422 <_raise_r+0x1e>
 800a41c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a420:	b94b      	cbnz	r3, 800a436 <_raise_r+0x32>
 800a422:	4628      	mov	r0, r5
 800a424:	f000 f830 	bl	800a488 <_getpid_r>
 800a428:	4622      	mov	r2, r4
 800a42a:	4601      	mov	r1, r0
 800a42c:	4628      	mov	r0, r5
 800a42e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a432:	f000 b817 	b.w	800a464 <_kill_r>
 800a436:	2b01      	cmp	r3, #1
 800a438:	d00a      	beq.n	800a450 <_raise_r+0x4c>
 800a43a:	1c59      	adds	r1, r3, #1
 800a43c:	d103      	bne.n	800a446 <_raise_r+0x42>
 800a43e:	2316      	movs	r3, #22
 800a440:	6003      	str	r3, [r0, #0]
 800a442:	2001      	movs	r0, #1
 800a444:	e7e7      	b.n	800a416 <_raise_r+0x12>
 800a446:	2100      	movs	r1, #0
 800a448:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a44c:	4620      	mov	r0, r4
 800a44e:	4798      	blx	r3
 800a450:	2000      	movs	r0, #0
 800a452:	e7e0      	b.n	800a416 <_raise_r+0x12>

0800a454 <raise>:
 800a454:	4b02      	ldr	r3, [pc, #8]	@ (800a460 <raise+0xc>)
 800a456:	4601      	mov	r1, r0
 800a458:	6818      	ldr	r0, [r3, #0]
 800a45a:	f7ff bfd3 	b.w	800a404 <_raise_r>
 800a45e:	bf00      	nop
 800a460:	2000001c 	.word	0x2000001c

0800a464 <_kill_r>:
 800a464:	b538      	push	{r3, r4, r5, lr}
 800a466:	4d07      	ldr	r5, [pc, #28]	@ (800a484 <_kill_r+0x20>)
 800a468:	2300      	movs	r3, #0
 800a46a:	4604      	mov	r4, r0
 800a46c:	4608      	mov	r0, r1
 800a46e:	4611      	mov	r1, r2
 800a470:	602b      	str	r3, [r5, #0]
 800a472:	f7f7 fd2c 	bl	8001ece <_kill>
 800a476:	1c43      	adds	r3, r0, #1
 800a478:	d102      	bne.n	800a480 <_kill_r+0x1c>
 800a47a:	682b      	ldr	r3, [r5, #0]
 800a47c:	b103      	cbz	r3, 800a480 <_kill_r+0x1c>
 800a47e:	6023      	str	r3, [r4, #0]
 800a480:	bd38      	pop	{r3, r4, r5, pc}
 800a482:	bf00      	nop
 800a484:	2000040c 	.word	0x2000040c

0800a488 <_getpid_r>:
 800a488:	f7f7 bd1a 	b.w	8001ec0 <_getpid>

0800a48c <__swhatbuf_r>:
 800a48c:	b570      	push	{r4, r5, r6, lr}
 800a48e:	460c      	mov	r4, r1
 800a490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a494:	2900      	cmp	r1, #0
 800a496:	b096      	sub	sp, #88	@ 0x58
 800a498:	4615      	mov	r5, r2
 800a49a:	461e      	mov	r6, r3
 800a49c:	da0d      	bge.n	800a4ba <__swhatbuf_r+0x2e>
 800a49e:	89a3      	ldrh	r3, [r4, #12]
 800a4a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a4a4:	f04f 0100 	mov.w	r1, #0
 800a4a8:	bf14      	ite	ne
 800a4aa:	2340      	movne	r3, #64	@ 0x40
 800a4ac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a4b0:	2000      	movs	r0, #0
 800a4b2:	6031      	str	r1, [r6, #0]
 800a4b4:	602b      	str	r3, [r5, #0]
 800a4b6:	b016      	add	sp, #88	@ 0x58
 800a4b8:	bd70      	pop	{r4, r5, r6, pc}
 800a4ba:	466a      	mov	r2, sp
 800a4bc:	f000 f848 	bl	800a550 <_fstat_r>
 800a4c0:	2800      	cmp	r0, #0
 800a4c2:	dbec      	blt.n	800a49e <__swhatbuf_r+0x12>
 800a4c4:	9901      	ldr	r1, [sp, #4]
 800a4c6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a4ca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a4ce:	4259      	negs	r1, r3
 800a4d0:	4159      	adcs	r1, r3
 800a4d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a4d6:	e7eb      	b.n	800a4b0 <__swhatbuf_r+0x24>

0800a4d8 <__smakebuf_r>:
 800a4d8:	898b      	ldrh	r3, [r1, #12]
 800a4da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a4dc:	079d      	lsls	r5, r3, #30
 800a4de:	4606      	mov	r6, r0
 800a4e0:	460c      	mov	r4, r1
 800a4e2:	d507      	bpl.n	800a4f4 <__smakebuf_r+0x1c>
 800a4e4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a4e8:	6023      	str	r3, [r4, #0]
 800a4ea:	6123      	str	r3, [r4, #16]
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	6163      	str	r3, [r4, #20]
 800a4f0:	b003      	add	sp, #12
 800a4f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4f4:	ab01      	add	r3, sp, #4
 800a4f6:	466a      	mov	r2, sp
 800a4f8:	f7ff ffc8 	bl	800a48c <__swhatbuf_r>
 800a4fc:	9f00      	ldr	r7, [sp, #0]
 800a4fe:	4605      	mov	r5, r0
 800a500:	4639      	mov	r1, r7
 800a502:	4630      	mov	r0, r6
 800a504:	f7fd fbdc 	bl	8007cc0 <_malloc_r>
 800a508:	b948      	cbnz	r0, 800a51e <__smakebuf_r+0x46>
 800a50a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a50e:	059a      	lsls	r2, r3, #22
 800a510:	d4ee      	bmi.n	800a4f0 <__smakebuf_r+0x18>
 800a512:	f023 0303 	bic.w	r3, r3, #3
 800a516:	f043 0302 	orr.w	r3, r3, #2
 800a51a:	81a3      	strh	r3, [r4, #12]
 800a51c:	e7e2      	b.n	800a4e4 <__smakebuf_r+0xc>
 800a51e:	89a3      	ldrh	r3, [r4, #12]
 800a520:	6020      	str	r0, [r4, #0]
 800a522:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a526:	81a3      	strh	r3, [r4, #12]
 800a528:	9b01      	ldr	r3, [sp, #4]
 800a52a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a52e:	b15b      	cbz	r3, 800a548 <__smakebuf_r+0x70>
 800a530:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a534:	4630      	mov	r0, r6
 800a536:	f000 f81d 	bl	800a574 <_isatty_r>
 800a53a:	b128      	cbz	r0, 800a548 <__smakebuf_r+0x70>
 800a53c:	89a3      	ldrh	r3, [r4, #12]
 800a53e:	f023 0303 	bic.w	r3, r3, #3
 800a542:	f043 0301 	orr.w	r3, r3, #1
 800a546:	81a3      	strh	r3, [r4, #12]
 800a548:	89a3      	ldrh	r3, [r4, #12]
 800a54a:	431d      	orrs	r5, r3
 800a54c:	81a5      	strh	r5, [r4, #12]
 800a54e:	e7cf      	b.n	800a4f0 <__smakebuf_r+0x18>

0800a550 <_fstat_r>:
 800a550:	b538      	push	{r3, r4, r5, lr}
 800a552:	4d07      	ldr	r5, [pc, #28]	@ (800a570 <_fstat_r+0x20>)
 800a554:	2300      	movs	r3, #0
 800a556:	4604      	mov	r4, r0
 800a558:	4608      	mov	r0, r1
 800a55a:	4611      	mov	r1, r2
 800a55c:	602b      	str	r3, [r5, #0]
 800a55e:	f7f7 fd15 	bl	8001f8c <_fstat>
 800a562:	1c43      	adds	r3, r0, #1
 800a564:	d102      	bne.n	800a56c <_fstat_r+0x1c>
 800a566:	682b      	ldr	r3, [r5, #0]
 800a568:	b103      	cbz	r3, 800a56c <_fstat_r+0x1c>
 800a56a:	6023      	str	r3, [r4, #0]
 800a56c:	bd38      	pop	{r3, r4, r5, pc}
 800a56e:	bf00      	nop
 800a570:	2000040c 	.word	0x2000040c

0800a574 <_isatty_r>:
 800a574:	b538      	push	{r3, r4, r5, lr}
 800a576:	4d06      	ldr	r5, [pc, #24]	@ (800a590 <_isatty_r+0x1c>)
 800a578:	2300      	movs	r3, #0
 800a57a:	4604      	mov	r4, r0
 800a57c:	4608      	mov	r0, r1
 800a57e:	602b      	str	r3, [r5, #0]
 800a580:	f7f7 fd13 	bl	8001faa <_isatty>
 800a584:	1c43      	adds	r3, r0, #1
 800a586:	d102      	bne.n	800a58e <_isatty_r+0x1a>
 800a588:	682b      	ldr	r3, [r5, #0]
 800a58a:	b103      	cbz	r3, 800a58e <_isatty_r+0x1a>
 800a58c:	6023      	str	r3, [r4, #0]
 800a58e:	bd38      	pop	{r3, r4, r5, pc}
 800a590:	2000040c 	.word	0x2000040c

0800a594 <_init>:
 800a594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a596:	bf00      	nop
 800a598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a59a:	bc08      	pop	{r3}
 800a59c:	469e      	mov	lr, r3
 800a59e:	4770      	bx	lr

0800a5a0 <_fini>:
 800a5a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5a2:	bf00      	nop
 800a5a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5a6:	bc08      	pop	{r3}
 800a5a8:	469e      	mov	lr, r3
 800a5aa:	4770      	bx	lr
