EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title "DC amplifier"
Date "2021-06-07"
Rev "v1.0"
Comp "ezor"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L pspice:VSOURCE V1
U 1 1 60B4A7C4
P 1600 1850
F 0 "V1" H 1828 1896 50  0000 L CNN
F 1 "VSOURCE" H 1828 1805 50  0000 L CNN
F 2 "" H 1600 1850 50  0001 C CNN
F 3 "~" H 1600 1850 50  0001 C CNN
F 4 "V" H 1600 1850 50  0001 C CNN "Spice_Primitive"
F 5 "dc 18" H 1600 1850 50  0001 C CNN "Spice_Model"
F 6 "Y" H 1600 1850 50  0001 C CNN "Spice_Netlist_Enabled"
	1    1600 1850
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR02
U 1 1 60B6C31E
P 1600 2150
F 0 "#PWR02" H 1600 1900 50  0001 C CNN
F 1 "GND" H 1605 1977 50  0000 C CNN
F 2 "" H 1600 2150 50  0001 C CNN
F 3 "" H 1600 2150 50  0001 C CNN
	1    1600 2150
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR04
U 1 1 60B6C983
P 2650 2150
F 0 "#PWR04" H 2650 1900 50  0001 C CNN
F 1 "GND" H 2655 1977 50  0000 C CNN
F 2 "" H 2650 2150 50  0001 C CNN
F 3 "" H 2650 2150 50  0001 C CNN
	1    2650 2150
	1    0    0    -1  
$EndComp
$Comp
L pspice:VSOURCE V2
U 1 1 60B4AEA5
P 2650 1850
F 0 "V2" H 2878 1896 50  0000 L CNN
F 1 "VSOURCE" H 2878 1805 50  0000 L CNN
F 2 "" H 2650 1850 50  0001 C CNN
F 3 "~" H 2650 1850 50  0001 C CNN
F 4 "V" H 2650 1850 50  0001 C CNN "Spice_Primitive"
F 5 "dc -18" H 2650 1850 50  0001 C CNN "Spice_Model"
F 6 "Y" H 2650 1850 50  0001 C CNN "Spice_Netlist_Enabled"
	1    2650 1850
	1    0    0    -1  
$EndComp
$Comp
L power:VCC #PWR01
U 1 1 60B91C51
P 1600 1550
F 0 "#PWR01" H 1600 1400 50  0001 C CNN
F 1 "VCC" H 1615 1723 50  0000 C CNN
F 2 "" H 1600 1550 50  0001 C CNN
F 3 "" H 1600 1550 50  0001 C CNN
	1    1600 1550
	1    0    0    -1  
$EndComp
$Comp
L power:VDD #PWR03
U 1 1 60B923A7
P 2650 1550
F 0 "#PWR03" H 2650 1400 50  0001 C CNN
F 1 "VDD" H 2665 1723 50  0000 C CNN
F 2 "" H 2650 1550 50  0001 C CNN
F 3 "" H 2650 1550 50  0001 C CNN
	1    2650 1550
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR05
U 1 1 60BDCFDD
P 4600 4450
F 0 "#PWR05" H 4600 4200 50  0001 C CNN
F 1 "GND" H 4605 4277 50  0000 C CNN
F 2 "" H 4600 4450 50  0001 C CNN
F 3 "" H 4600 4450 50  0001 C CNN
	1    4600 4450
	1    0    0    -1  
$EndComp
$Comp
L power:VDD #PWR07
U 1 1 60BDD010
P 3450 2150
F 0 "#PWR07" H 3450 2000 50  0001 C CNN
F 1 "VDD" H 3465 2323 50  0000 C CNN
F 2 "" H 3450 2150 50  0001 C CNN
F 3 "" H 3450 2150 50  0001 C CNN
	1    3450 2150
	-1   0    0    1   
$EndComp
$Comp
L power:VCC #PWR06
U 1 1 60BDD016
P 3450 1550
F 0 "#PWR06" H 3450 1400 50  0001 C CNN
F 1 "VCC" H 3465 1723 50  0000 C CNN
F 2 "" H 3450 1550 50  0001 C CNN
F 3 "" H 3450 1550 50  0001 C CNN
	1    3450 1550
	1    0    0    -1  
$EndComp
$Comp
L Simulation_SPICE:VSIN V3
U 1 1 60BDD085
P 4600 4250
F 0 "V3" H 4730 4341 50  0000 L CNN
F 1 "VSIN" H 4730 4250 50  0000 L CNN
F 2 "" H 4600 4250 50  0001 C CNN
F 3 "~" H 4600 4250 50  0001 C CNN
F 4 "Y" H 4600 4250 50  0001 L CNN "Spice_Netlist_Enabled"
F 5 "V" H 4600 4250 50  0001 L CNN "Spice_Primitive"
F 6 "dc 0 sin(0 10 200k)" H 3600 4250 50  0000 L CNN "Spice_Model"
	1    4600 4250
	1    0    0    -1  
$EndComp
Wire Wire Line
	4600 3850 4600 4050
Text Label 4950 3850 0    50   ~ 0
V_in
$Comp
L power:VCC #PWR010
U 1 1 60BDD01C
P 8050 900
F 0 "#PWR010" H 8050 750 50  0001 C CNN
F 1 "VCC" H 8065 1073 50  0000 C CNN
F 2 "" H 8050 900 50  0001 C CNN
F 3 "" H 8050 900 50  0001 C CNN
	1    8050 900 
	1    0    0    -1  
$EndComp
$Comp
L power:VCC #PWR08
U 1 1 60C5ED5C
P 6450 900
F 0 "#PWR08" H 6450 750 50  0001 C CNN
F 1 "VCC" H 6465 1073 50  0000 C CNN
F 2 "" H 6450 900 50  0001 C CNN
F 3 "" H 6450 900 50  0001 C CNN
	1    6450 900 
	1    0    0    -1  
$EndComp
Text Notes 9250 2150 0    50   ~ 0
ON SAME HEATSINK
Connection ~ 8050 3950
Connection ~ 8050 2450
$Comp
L power:VCC #PWR012
U 1 1 60BF15D9
P 9600 900
F 0 "#PWR012" H 9600 750 50  0001 C CNN
F 1 "VCC" H 9615 1073 50  0000 C CNN
F 2 "" H 9600 900 50  0001 C CNN
F 3 "" H 9600 900 50  0001 C CNN
	1    9600 900 
	1    0    0    -1  
$EndComp
$Comp
L Device:CP C1
U 1 1 60BDF7A0
P 7050 3200
F 0 "C1" H 7168 3246 50  0000 L CNN
F 1 "10u" H 7168 3155 50  0000 L CNN
F 2 "" H 7088 3050 50  0001 C CNN
F 3 "~" H 7050 3200 50  0001 C CNN
F 4 "C" H 7050 3200 50  0001 C CNN "Spice_Primitive"
F 5 "10u" H 7050 3200 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7050 3200 50  0001 C CNN "Spice_Netlist_Enabled"
	1    7050 3200
	1    0    0    -1  
$EndComp
Wire Wire Line
	6450 900  6450 1250
Wire Wire Line
	6450 5150 6450 5500
$Comp
L Device:D_Zener D1
U 1 1 60C52AD1
P 6450 1400
F 0 "D1" V 6350 850 50  0000 L CNN
F 1 "BZT52C2V4T" V 6450 850 50  0000 L CNN
F 2 "" H 6450 1400 50  0001 C CNN
F 3 "~" H 6450 1400 50  0001 C CNN
F 4 "X" H 6450 1400 50  0001 C CNN "Spice_Primitive"
F 5 "DI_BZT52C2V4T" H 6450 1400 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6450 1400 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "2 1" H 6450 1400 50  0001 C CNN "Spice_Node_Sequence"
F 8 "zener_2V4.lib" H 6450 1400 50  0001 C CNN "Spice_Lib_File"
	1    6450 1400
	0    1    1    0   
$EndComp
$Comp
L Device:D_Zener D2
U 1 1 60C55008
P 6450 5000
F 0 "D2" V 6400 4450 50  0000 L CNN
F 1 "BZT52C2V4T" V 6500 4450 50  0000 L CNN
F 2 "" H 6450 5000 50  0001 C CNN
F 3 "~" H 6450 5000 50  0001 C CNN
F 4 "X" H 6450 5000 50  0001 C CNN "Spice_Primitive"
F 5 "DI_BZT52C2V4T" H 6450 5000 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6450 5000 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "2 1" H 6450 5000 50  0001 C CNN "Spice_Node_Sequence"
F 8 "zener_2V4.lib" H 6450 5000 50  0001 C CNN "Spice_Lib_File"
	1    6450 5000
	0    1    1    0   
$EndComp
Wire Wire Line
	8050 3950 8850 3950
$Comp
L Transistor_BJT:BDW94A Q7
U 1 1 60C7E4B0
P 9500 3950
F 0 "Q7" H 9691 3904 50  0000 L CNN
F 1 "BDW94A" H 9691 3995 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-220-3_Vertical" H 9700 3875 50  0001 L CIN
F 3 "http://www.bourns.com/data/global/pdfs/bdw94.pdf" H 9500 3950 50  0001 L CNN
F 4 "X" H 9500 3950 50  0001 C CNN "Spice_Primitive"
F 5 "BDW94" H 9500 3950 50  0001 C CNN "Spice_Model"
F 6 "Y" H 9500 3950 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "BDW94A.lib" H 9500 3950 50  0001 C CNN "Spice_Lib_File"
F 8 "2 1 3" H 9500 3950 50  0001 C CNN "Spice_Node_Sequence"
	1    9500 3950
	1    0    0    1   
$EndComp
$Comp
L Transistor_BJT:BDW93A Q6
U 1 1 60C7E4A5
P 9500 2450
F 0 "Q6" H 9691 2496 50  0000 L CNN
F 1 "BDW93A" H 9691 2405 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-220-3_Vertical" H 9700 2375 50  0001 L CIN
F 3 "https://www.onsemi.com/pub/Collateral/BDW93C-D.pdf" H 9500 2450 50  0001 L CNN
F 4 "X" H 9500 2450 50  0001 C CNN "Spice_Primitive"
F 5 "BDW93A" H 9500 2450 50  0001 C CNN "Spice_Model"
F 6 "Y" H 9500 2450 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "2 1 3" H 9500 2450 50  0001 C CNN "Spice_Node_Sequence"
F 8 "BDW93A.lib" H 9500 2450 50  0001 C CNN "Spice_Lib_File"
	1    9500 2450
	1    0    0    -1  
$EndComp
Wire Wire Line
	9600 4150 9600 5500
Wire Wire Line
	9600 900  9600 2250
$Comp
L Device:R R4
U 1 1 60BDA040
P 8050 5350
F 0 "R4" H 8120 5396 50  0000 L CNN
F 1 "240" H 8120 5305 50  0000 L CNN
F 2 "" V 7980 5350 50  0001 C CNN
F 3 "~" H 8050 5350 50  0001 C CNN
	1    8050 5350
	1    0    0    -1  
$EndComp
Wire Wire Line
	6900 5200 8050 5200
Wire Wire Line
	8050 4450 8050 3950
Connection ~ 8050 5200
Wire Wire Line
	8050 5200 8050 4850
$Comp
L Device:R R3
U 1 1 60BD8B57
P 8050 1050
F 0 "R3" H 8120 1096 50  0000 L CNN
F 1 "240" H 8120 1005 50  0000 L CNN
F 2 "" V 7980 1050 50  0001 C CNN
F 3 "~" H 8050 1050 50  0001 C CNN
	1    8050 1050
	1    0    0    -1  
$EndComp
Wire Wire Line
	8050 1950 8050 2450
Wire Wire Line
	8050 1200 8050 1550
Connection ~ 8050 1200
Wire Wire Line
	6900 1200 8050 1200
$Comp
L power:VDD #PWR09
U 1 1 60BE6CAC
P 6450 5500
F 0 "#PWR09" H 6450 5350 50  0001 C CNN
F 1 "VDD" H 6465 5673 50  0000 C CNN
F 2 "" H 6450 5500 50  0001 C CNN
F 3 "" H 6450 5500 50  0001 C CNN
	1    6450 5500
	-1   0    0    1   
$EndComp
$Comp
L power:VDD #PWR011
U 1 1 60BE85F4
P 8050 5500
F 0 "#PWR011" H 8050 5350 50  0001 C CNN
F 1 "VDD" H 8065 5673 50  0000 C CNN
F 2 "" H 8050 5500 50  0001 C CNN
F 3 "" H 8050 5500 50  0001 C CNN
	1    8050 5500
	-1   0    0    1   
$EndComp
$Comp
L power:VDD #PWR013
U 1 1 60BE905A
P 9600 5500
F 0 "#PWR013" H 9600 5350 50  0001 C CNN
F 1 "VDD" H 9615 5673 50  0000 C CNN
F 2 "" H 9600 5500 50  0001 C CNN
F 3 "" H 9600 5500 50  0001 C CNN
	1    9600 5500
	-1   0    0    1   
$EndComp
Wire Wire Line
	8050 2450 8850 2450
Wire Wire Line
	9600 2650 9600 2750
Wire Wire Line
	9600 3150 9600 3200
Connection ~ 9600 3200
Wire Wire Line
	9600 3200 9600 3250
Wire Wire Line
	9600 3550 9600 3650
Wire Wire Line
	7050 2450 7550 2450
Wire Wire Line
	7700 3200 7750 3200
Wire Wire Line
	8050 2450 8050 3000
Wire Wire Line
	8050 3400 8050 3950
Wire Wire Line
	7550 3350 7550 3950
Connection ~ 7550 3950
Wire Wire Line
	7550 3950 8050 3950
Wire Wire Line
	7050 3350 7050 3950
Wire Wire Line
	7050 3950 7550 3950
Wire Wire Line
	7050 2450 7050 3050
Wire Wire Line
	7550 3050 7550 2450
Connection ~ 7550 2450
Wire Wire Line
	7550 2450 8050 2450
Wire Wire Line
	9150 2750 9600 2750
Connection ~ 9600 2750
Wire Wire Line
	9600 2750 9600 2850
Wire Wire Line
	8850 2550 8850 2450
Connection ~ 8850 2450
Wire Wire Line
	8850 2450 9300 2450
Wire Wire Line
	9150 3650 9600 3650
Connection ~ 9600 3650
Wire Wire Line
	9600 3650 9600 3750
Wire Wire Line
	8850 3850 8850 3950
Connection ~ 8850 3950
Wire Wire Line
	8850 3950 9300 3950
Wire Wire Line
	8850 2950 8850 3200
Wire Wire Line
	8850 3200 9600 3200
Wire Wire Line
	8850 3450 8850 3200
Connection ~ 8850 3200
$Comp
L Transistor_BJT:BD136 Q1
U 1 1 60BF36B4
P 7950 1750
F 0 "Q1" H 8142 1704 50  0000 L CNN
F 1 "BD136" H 8142 1795 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-126-3_Vertical" H 8150 1675 50  0001 L CIN
F 3 "http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00001225.pdf" H 7950 1750 50  0001 L CNN
F 4 "Q" H 7950 1750 50  0001 C CNN "Spice_Primitive"
F 5 "Qbd136" H 7950 1750 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7950 1750 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "2 3 1" H 7950 1750 50  0001 C CNN "Spice_Node_Sequence"
F 8 "BD136.lib" H 7950 1750 50  0001 C CNN "Spice_Lib_File"
	1    7950 1750
	1    0    0    1   
$EndComp
$Comp
L Device:R R6
U 1 1 60C47838
P 9600 3400
F 0 "R6" H 9670 3446 50  0000 L CNN
F 1 "0.1" H 9670 3355 50  0000 L CNN
F 2 "" V 9530 3400 50  0001 C CNN
F 3 "~" H 9600 3400 50  0001 C CNN
	1    9600 3400
	1    0    0    -1  
$EndComp
$Comp
L Device:R R5
U 1 1 60C470F6
P 9600 3000
F 0 "R5" H 9670 3046 50  0000 L CNN
F 1 "0.1" H 9670 2955 50  0000 L CNN
F 2 "" V 9530 3000 50  0001 C CNN
F 3 "~" H 9600 3000 50  0001 C CNN
	1    9600 3000
	1    0    0    -1  
$EndComp
$Comp
L Transistor_BJT:BC327 Q5
U 1 1 60CF1EE0
P 8950 3650
F 0 "Q5" H 9141 3604 50  0000 L CNN
F 1 "BC327" H 9141 3695 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 9150 3575 50  0001 L CIN
F 3 "http://www.onsemi.com/pub_link/Collateral/BC327-D.PDF" H 8950 3650 50  0001 L CNN
F 4 "Q" H 8950 3650 50  0001 C CNN "Spice_Primitive"
F 5 "BC327-16" H 8950 3650 50  0001 C CNN "Spice_Model"
F 6 "Y" H 8950 3650 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "BC327.lib" H 8950 3650 50  0001 C CNN "Spice_Lib_File"
	1    8950 3650
	-1   0    0    1   
$EndComp
$Comp
L Transistor_BJT:BC337 Q4
U 1 1 60CF1ED6
P 8950 2750
F 0 "Q4" H 9141 2796 50  0000 L CNN
F 1 "BC337" H 9141 2705 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-92_Inline" H 9150 2675 50  0001 L CIN
F 3 "https://diotec.com/tl_files/diotec/files/pdf/datasheets/bc337.pdf" H 8950 2750 50  0001 L CNN
F 4 "Q" H 8950 2750 50  0001 C CNN "Spice_Primitive"
F 5 "BC337-16" H 8950 2750 50  0001 C CNN "Spice_Model"
F 6 "Y" H 8950 2750 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "BC337.lib" H 8950 2750 50  0001 C CNN "Spice_Lib_File"
	1    8950 2750
	-1   0    0    -1  
$EndComp
$Comp
L Device:R_POT RV1
U 1 1 60C6DD64
P 7550 3200
F 0 "RV1" H 7480 3246 50  0000 R CNN
F 1 "10k" H 7480 3155 50  0000 R CNN
F 2 "" H 7550 3200 50  0001 C CNN
F 3 "~" H 7550 3200 50  0001 C CNN
F 4 "X" H 7550 3200 50  0001 C CNN "Spice_Primitive"
F 5 "Y" H 7550 3200 50  0001 C CNN "Spice_Netlist_Enabled"
F 6 "POT.lib" H 7550 3200 50  0001 C CNN "Spice_Lib_File"
F 7 "POT VALUE=10k SET=0.27" H 7550 3200 50  0001 C CNN "Spice_Model"
	1    7550 3200
	1    0    0    -1  
$EndComp
$Comp
L Transistor_BJT:BD135 Q3
U 1 1 60BF01A3
P 7950 4650
F 0 "Q3" H 8142 4696 50  0000 L CNN
F 1 "BD135" H 8142 4605 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-126-3_Vertical" H 8150 4575 50  0001 L CIN
F 3 "http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00001225.pdf" H 7950 4650 50  0001 L CNN
F 4 "Q" H 7950 4650 50  0001 C CNN "Spice_Primitive"
F 5 "Qbd135" H 7950 4650 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7950 4650 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "2 3 1" H 7950 4650 50  0001 C CNN "Spice_Node_Sequence"
F 8 "BD135.lib" H 7950 4650 50  0001 C CNN "Spice_Lib_File"
	1    7950 4650
	1    0    0    -1  
$EndComp
$Comp
L Transistor_BJT:BD135 Q2
U 1 1 60BEB6C2
P 7950 3200
F 0 "Q2" H 8142 3246 50  0000 L CNN
F 1 "BD135" H 8142 3155 50  0000 L CNN
F 2 "Package_TO_SOT_THT:TO-126-3_Vertical" H 8150 3125 50  0001 L CIN
F 3 "http://www.st.com/internet/com/TECHNICAL_RESOURCES/TECHNICAL_LITERATURE/DATASHEET/CD00001225.pdf" H 7950 3200 50  0001 L CNN
F 4 "Q" H 7950 3200 50  0001 C CNN "Spice_Primitive"
F 5 "Qbd135" H 7950 3200 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7950 3200 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "2 3 1" H 7950 3200 50  0001 C CNN "Spice_Node_Sequence"
F 8 "BD135.lib" H 7950 3200 50  0001 C CNN "Spice_Lib_File"
	1    7950 3200
	1    0    0    -1  
$EndComp
$Comp
L Device:R R7
U 1 1 60BDD0D7
P 10850 3500
F 0 "R7" H 10920 3546 50  0000 L CNN
F 1 "5" H 10920 3455 50  0000 L CNN
F 2 "" V 10780 3500 50  0001 C CNN
F 3 "~" H 10850 3500 50  0001 C CNN
	1    10850 3500
	1    0    0    -1  
$EndComp
Text Label 10450 3200 0    50   ~ 0
V_out
Wire Wire Line
	10250 3200 10250 6250
Connection ~ 10250 3200
Wire Wire Line
	9600 3200 10250 3200
Wire Wire Line
	10250 3200 10850 3200
Wire Wire Line
	5350 6250 10250 6250
Wire Wire Line
	10850 3200 10850 3350
$Comp
L power:GND #PWR014
U 1 1 60BDD00A
P 10850 3650
F 0 "#PWR014" H 10850 3400 50  0001 C CNN
F 1 "GND" H 10855 3477 50  0000 C CNN
F 2 "" H 10850 3650 50  0001 C CNN
F 3 "" H 10850 3650 50  0001 C CNN
	1    10850 3650
	1    0    0    -1  
$EndComp
Wire Notes Line
	9200 3000 7750 3000
Wire Notes Line
	7750 3000 7750 3400
Wire Notes Line
	7750 3400 9200 3400
Wire Notes Line
	9200 3400 9200 4200
Wire Notes Line
	9200 4200 10050 4200
Wire Notes Line
	10050 4200 10050 2200
Wire Notes Line
	10050 2200 9200 2200
Wire Notes Line
	9200 2200 9200 3000
$Comp
L Device:R R2
U 1 1 60C5ED56
P 6450 3200
F 0 "R2" H 6520 3246 50  0000 L CNN
F 1 "1k" H 6520 3155 50  0000 L CNN
F 2 "" V 6380 3200 50  0001 C CNN
F 3 "~" H 6450 3200 50  0001 C CNN
	1    6450 3200
	1    0    0    -1  
$EndComp
$Comp
L Amplifier_Operational:TL084 U1
U 2 1 61001204
P 7200 1750
F 0 "U1" H 7200 1383 50  0000 C CNN
F 1 "TL084" H 7200 1474 50  0000 C CNN
F 2 "" H 7150 1850 50  0001 C CNN
F 3 "http://www.ti.com/lit/ds/symlink/tl081.pdf" H 7250 1950 50  0001 C CNN
F 4 "X" H 7200 1750 50  0001 C CNN "Spice_Primitive"
F 5 "TL084-quad" H 7200 1750 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7200 1750 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "TL084-quad.lib" H 7200 1750 50  0001 C CNN "Spice_Lib_File"
	2    7200 1750
	1    0    0    1   
$EndComp
$Comp
L Amplifier_Operational:TL084 U1
U 3 1 6100214F
P 7200 4650
F 0 "U1" H 7200 5017 50  0000 C CNN
F 1 "TL084" H 7200 4926 50  0000 C CNN
F 2 "" H 7150 4750 50  0001 C CNN
F 3 "http://www.ti.com/lit/ds/symlink/tl081.pdf" H 7250 4850 50  0001 C CNN
F 4 "X" H 7200 4650 50  0001 C CNN "Spice_Primitive"
F 5 "TL084-quad" H 7200 4650 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7200 4650 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "TL084-quad.lib" H 7200 4650 50  0001 C CNN "Spice_Lib_File"
	3    7200 4650
	1    0    0    -1  
$EndComp
$Comp
L Amplifier_Operational:TL084 U1
U 5 1 61003489
P 3550 1850
F 0 "U1" H 3508 1896 50  0000 L CNN
F 1 "TL084" H 3508 1805 50  0000 L CNN
F 2 "" H 3500 1950 50  0001 C CNN
F 3 "http://www.ti.com/lit/ds/symlink/tl081.pdf" H 3600 2050 50  0001 C CNN
F 4 "X" H 3550 1850 50  0001 C CNN "Spice_Primitive"
F 5 "TL084-quad" H 3550 1850 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3550 1850 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "TL084-quad.lib" H 3550 1850 50  0001 C CNN "Spice_Lib_File"
	5    3550 1850
	1    0    0    -1  
$EndComp
$Comp
L Amplifier_Operational:TL084 U1
U 1 1 610003B9
P 5650 3950
F 0 "U1" H 5650 4317 50  0000 C CNN
F 1 "TL084" H 5650 4226 50  0000 C CNN
F 2 "" H 5600 4050 50  0001 C CNN
F 3 "http://www.ti.com/lit/ds/symlink/tl081.pdf" H 5700 4150 50  0001 C CNN
F 4 "X" H 5650 3950 50  0001 C CNN "Spice_Primitive"
F 5 "TL084-quad" H 5650 3950 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5650 3950 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "TL084-quad.lib" H 5650 3950 50  0001 C CNN "Spice_Lib_File"
	1    5650 3950
	1    0    0    -1  
$EndComp
Wire Wire Line
	5350 4050 5350 6250
Wire Wire Line
	5950 3950 7050 3950
Connection ~ 7050 3950
Wire Wire Line
	6450 3350 6450 4550
Wire Wire Line
	6900 4550 6450 4550
Connection ~ 6450 4550
Wire Wire Line
	6450 4550 6450 4850
Wire Wire Line
	6900 4750 6900 5200
Wire Wire Line
	7500 4650 7750 4650
Wire Wire Line
	6450 1550 6450 1850
Wire Wire Line
	7500 1750 7750 1750
Wire Wire Line
	6900 1850 6450 1850
Connection ~ 6450 1850
Wire Wire Line
	6450 1850 6450 3050
Wire Wire Line
	6900 1650 6900 1200
Wire Wire Line
	5350 3850 4600 3850
$Comp
L Amplifier_Operational:TL084 U1
U 4 1 610015F3
P 4500 1550
F 0 "U1" H 4500 1917 50  0000 C CNN
F 1 "TL084" H 4500 1826 50  0000 C CNN
F 2 "" H 4450 1650 50  0001 C CNN
F 3 "http://www.ti.com/lit/ds/symlink/tl081.pdf" H 4550 1750 50  0001 C CNN
	4    4500 1550
	1    0    0    -1  
$EndComp
$Comp
L Device:R R1
U 1 1 610034E3
P 4800 1900
F 0 "R1" H 4870 1946 50  0000 L CNN
F 1 "1M" H 4870 1855 50  0000 L CNN
F 2 "" V 4730 1900 50  0001 C CNN
F 3 "~" H 4800 1900 50  0001 C CNN
	1    4800 1900
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 6100478D
P 4800 2150
F 0 "#PWR?" H 4800 1900 50  0001 C CNN
F 1 "GND" H 4805 1977 50  0000 C CNN
F 2 "" H 4800 2150 50  0001 C CNN
F 3 "" H 4800 2150 50  0001 C CNN
	1    4800 2150
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 61005988
P 4200 2150
F 0 "#PWR?" H 4200 1900 50  0001 C CNN
F 1 "GND" H 4205 1977 50  0000 C CNN
F 2 "" H 4200 2150 50  0001 C CNN
F 3 "" H 4200 2150 50  0001 C CNN
	1    4200 2150
	1    0    0    -1  
$EndComp
Wire Wire Line
	4200 1450 4200 1650
Connection ~ 4200 1650
Wire Wire Line
	4200 1650 4200 2150
Wire Wire Line
	4800 1550 4800 1750
Wire Wire Line
	4800 2050 4800 2150
$EndSCHEMATC
