// Seed: 852910186
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    output supply1 id_2,
    output wand id_3,
    output uwire id_4,
    input wand id_5,
    input tri0 id_6,
    output tri id_7,
    input supply0 id_8,
    output wire id_9,
    output tri1 id_10,
    output supply0 id_11,
    input tri id_12,
    input wand id_13,
    input wire id_14,
    input supply0 id_15,
    output wor id_16,
    output supply0 id_17,
    input wire id_18,
    input tri0 id_19,
    input wor id_20,
    output uwire id_21
);
  wire id_23;
  module_0(
      id_23, id_23
  );
endmodule
