
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.090325                       # Number of seconds simulated
sim_ticks                                 90324609000                       # Number of ticks simulated
final_tick                                90324609000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1011572                       # Simulator instruction rate (inst/s)
host_op_rate                                  1665586                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2049015510                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663224                       # Number of bytes of host memory used
host_seconds                                    44.08                       # Real time elapsed on the host
sim_insts                                    44592025                       # Number of instructions simulated
sim_ops                                      73422276                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           26752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          819328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             846080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        26752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       492672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          492672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            12802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          7698                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7698                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             296176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            9070928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               9367104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        296176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           296176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5454460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5454460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5454460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            296176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           9070928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14821564                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20878308                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816847                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           169                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           107                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59919831                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            42                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     90324609000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        180649218                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44592025                       # Number of instructions committed
system.cpu.committedOps                      73422276                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72900333                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1991                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944988                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232892                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72900333                       # number of integer instructions
system.cpu.num_fp_insts                          1991                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163700123                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63689963                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3827                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1508                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27639252                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24934373                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26695151                       # number of memory refs
system.cpu.num_load_insts                    20878305                       # Number of load instructions
system.cpu.num_store_insts                    5816846                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  180649218                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5575281                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175849      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45547287     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1003001      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       76      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      116      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     222      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20878237     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816419      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73422276                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.002961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26695155                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45444                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.429694                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.002961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996100                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996100                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53435754                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53435754                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839564                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839564                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5800116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5800116                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26639680                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26639680                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26639680                       # number of overall hits
system.cpu.dcache.overall_hits::total        26639680                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38744                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        16731                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16731                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        55475                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          55475                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        55475                       # number of overall misses
system.cpu.dcache.overall_misses::total         55475                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2820775000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2820775000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    861566000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    861566000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3682341000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3682341000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3682341000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3682341000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20878308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20878308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816847                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816847                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26695155                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26695155                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26695155                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26695155                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001856                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001856                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002876                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002876                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002078                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002078                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002078                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002078                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 72805.466653                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72805.466653                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51495.188572                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51495.188572                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 66378.386661                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66378.386661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 66378.386661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66378.386661                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43432                       # number of writebacks
system.cpu.dcache.writebacks::total             43432                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38744                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38744                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        16731                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16731                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        55475                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55475                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        55475                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55475                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2782031000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2782031000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    844835000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    844835000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3626866000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3626866000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3626866000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3626866000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002078                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002078                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 71805.466653                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71805.466653                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50495.188572                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50495.188572                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 65378.386661                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65378.386661                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 65378.386661                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65378.386661                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44932                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           282.285485                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59919831                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          142666.264286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   282.285485                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.551339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.551339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119840082                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119840082                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59919411                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59919411                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59919411                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59919411                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59919411                       # number of overall hits
system.cpu.icache.overall_hits::total        59919411                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           420                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          420                       # number of overall misses
system.cpu.icache.overall_misses::total           420                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     83181000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     83181000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     83181000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     83181000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     83181000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     83181000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59919831                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59919831                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59919831                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59919831                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59919831                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59919831                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst       198050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       198050                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst       198050                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       198050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst       198050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       198050                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           73                       # number of writebacks
system.cpu.icache.writebacks::total                73                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     82761000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     82761000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     82761000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     82761000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     82761000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     82761000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst       197050                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       197050                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst       197050                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       197050                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst       197050                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       197050                       # average overall mshr miss latency
system.cpu.icache.replacements                     73                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2018.902178                       # Cycle average of tags in use
system.l2.tags.total_refs                      100900                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24295                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.153118                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.420530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.383733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2006.097915                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.979540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985792                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1776                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    831495                       # Number of tag accesses
system.l2.tags.data_accesses                   831495                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43432                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43432                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           73                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               73                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             10031                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10031                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   259                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          21358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21358                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 21617                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21619                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data                21617                       # number of overall hits
system.l2.overall_hits::total                   21619                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6441                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6441                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           418                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              418                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17386                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17386                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 418                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23827                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24245                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                418                       # number of overall misses
system.l2.overall_misses::cpu.data              23827                       # number of overall misses
system.l2.overall_misses::total                 24245                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    711691500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     711691500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     82108000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     82108000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   2499655000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2499655000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      82108000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    3211346500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3293454500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     82108000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   3211346500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3293454500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           73                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           73                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         10031                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10031                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               420                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45444                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45864                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              420                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45444                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45864                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961343                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.995238                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995238                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448740                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448740                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.995238                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524316                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.528628                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.995238                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524316                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.528628                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 110493.945040                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110493.945040                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 196430.622010                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 196430.622010                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 143774.013574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 143774.013574                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 196430.622010                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 134777.626222                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 135840.565065                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 196430.622010                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 134777.626222                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 135840.565065                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21751                       # number of writebacks
system.l2.writebacks::total                     21751                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6441                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          418                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          418                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17386                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17386                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24245                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24245                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    647281500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    647281500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     77928000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     77928000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2325795000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2325795000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     77928000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   2973076500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3051004500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     77928000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   2973076500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3051004500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.995238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448740                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448740                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.995238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.528628                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.995238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.528628                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 100493.945040                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100493.945040                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 186430.622010                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 186430.622010                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 133774.013574                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 133774.013574                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 186430.622010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 124777.626222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 125840.565065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 186430.622010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 124777.626222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 125840.565065                       # average overall mshr miss latency
system.l2.replacements                          22247                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  3934.077242                       # Cycle average of tags in use
system.l3.tags.total_refs                       46098                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     21811                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.113521                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      788.271416                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         32.935659                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       3112.870167                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.192449                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.008041                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.759978                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.960468                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         3890                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    114201                       # Number of tag accesses
system.l3.tags.data_accesses                   114201                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21751                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21751                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 40                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    40                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          10985                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             10985                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 11025                       # number of demand (read+write) hits
system.l3.demand_hits::total                    11025                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                11025                       # number of overall hits
system.l3.overall_hits::total                   11025                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6401                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6401                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          418                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         6401                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            6819                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 418                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               12802                       # number of demand (read+write) misses
system.l3.demand_misses::total                  13220                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                418                       # number of overall misses
system.l3.overall_misses::cpu.data              12802                       # number of overall misses
system.l3.overall_misses::total                 13220                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    576010500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     576010500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     73330000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   2015245500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   2088575500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      73330000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    2591256000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       2664586000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     73330000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   2591256000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      2664586000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21751                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21751                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          418                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17386                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17804                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               418                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23827                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24245                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              418                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23827                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24245                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993790                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993790                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.368170                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.383004                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.537290                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.545267                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.537290                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.545267                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 89987.580066                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 89987.580066                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 175430.622010                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 314832.916732                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 306287.652148                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 175430.622010                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 202410.248399                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 201557.186082                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 175430.622010                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 202410.248399                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 201557.186082                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 7698                       # number of writebacks
system.l3.writebacks::total                      7698                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           97                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            97                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6401                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6401                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          418                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         6401                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         6819                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            418                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          12802                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             13220                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           418                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         12802                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            13220                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    512000500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    512000500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     69150000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   1951235500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   2020385500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     69150000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   2463236000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   2532386000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     69150000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   2463236000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   2532386000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993790                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993790                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.368170                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.383004                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.537290                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.545267                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.537290                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.545267                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 79987.580066                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 79987.580066                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 165430.622010                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 304832.916732                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 296287.652148                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 165430.622010                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 192410.248399                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 191557.186082                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 165430.622010                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 192410.248399                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 191557.186082                       # average overall mshr miss latency
system.l3.replacements                          17715                       # number of replacements
system.membus.snoop_filter.tot_requests         23609                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        10389                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6819                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7698                       # Transaction distribution
system.membus.trans_dist::CleanEvict              180                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6401                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6401                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6819                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        34318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        34318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1338752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1338752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1338752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13220                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13220    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13220                       # Request fanout histogram
system.membus.reqLayer2.occupancy            54438000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           66105500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       100900                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        55036                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4870                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4870                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        72881                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           73                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12013                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           10031                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          10031                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6700                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6700                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           420                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38744                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       155882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                156795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5688064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5719616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           39962                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1884736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            95857                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050805                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.219600                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  90987     94.92%     94.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4870      5.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              95857                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           93955000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            630000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          73181500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  90324609000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17804                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        29449                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           10216                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6441                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6441                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17804                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70440                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2943744                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           17715                       # Total snoops (count)
system.tol3bus.snoopTraffic                    492672                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            63912                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.277178                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.447609                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  46197     72.28%     72.28% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  17715     27.72%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              63912                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44850498                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36367502                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
