######################################################
######################################################
## These constraints are for Mark-1 RPI/FPGA shield ##
######################################################
######################################################

######################
# Timing Constraints #
######################

##### Grouping Constraints #####
NET OSC_FPGA TNM_NET = clk50_grp;
#NET DRAM_CLK TNM_NET = clk100_grp;
NET SYS_SPI_SCK TNM_NET = clk32_grp;

##### Clock Period Constraints #####
TIMESPEC TS_PER_CLK50 = PERIOD "clk50_grp" 20.0 ns ;
#TIMESPEC TS_PER_CLK100 = PERIOD "clk100_grp" 10.0 ns;
TIMESPEC TS_PER_CLK32 = PERIOD "clk32_grp" 20.0 ns;
PIN "sys_clocks_gen/clkout2_buf.O" CLOCK_DEDICATED_ROUTE = FALSE;
NET "SYS_SPI_SCK" CLOCK_DEDICATED_ROUTE = FALSE;

#######################
# Pin LOC Constraints #
######################

##### Bank 2 #####
#NET SHIELD_RST    LOC = "P40"  ;# IO_L64N_D9_2
NET "LED<0>"        LOC = "P58"  ;# IO_L64P_D8_2
NET "LED<1>"        LOC = "P59"  ;# IO_L62N_D6_2
NET "PB<0>"        LOC = "P67"  ;# IO_L64P_D8_2
NET "PB<1>"        LOC = "P61"  ;# IO_L62N_D6_2
NET "OSC_FPGA"      LOC = "P124"  ;# IO_L30N_GCLK0_USERCCLK_2


#NET "DRAM_CKE"	LOC = "P24"		| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;
#NET "DRAM_CLK"	LOC = "P23"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;
#
#NET "DRAM_CAS_N"	LOC = "P143"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;
#NET "DRAM_RAS_N"	LOC = "P142"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;
#NET "DRAM_WE_N"	LOC = "P144"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;
#NET "DRAM_CS_N"	LOC = "P141"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;
#
#NET "DRAM_BA<0>"	LOC = "P140"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;
#NET "DRAM_BA<1>"	LOC = "P1"		| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;
#
#NET "DRAM_DQM<0>" LOC = "P139"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;
#NET "DRAM_DQM<1>" LOC = "P22"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#	
#NET "DRAM_ADDR<0>"	LOC = "P5"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_ADDR<1>"	LOC = "P6"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_ADDR<2>"	LOC = "P7"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_ADDR<3>"	LOC = "P8"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_ADDR<4>"	LOC = "P35"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_ADDR<5>"	LOC = "P34"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_ADDR<6>"	LOC = "P33"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_ADDR<7>"	LOC = "P32"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_ADDR<8>"	LOC = "P30"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_ADDR<9>"	LOC = "P29"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_ADDR<10>"	LOC = "P2"		| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;		
#NET "DRAM_ADDR<11>"	LOC = "P27"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_ADDR<12>"	LOC = "P26"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;		
#
#NET "DRAM_DQ<0>" LOC = "P126"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_DQ<1>" LOC = "P127"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_DQ<2>" LOC = "P131"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_DQ<3>" LOC = "P132"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_DQ<4>" LOC = "P133"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_DQ<5>" LOC = "P134"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_DQ<6>" LOC = "P137"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_DQ<7>" LOC = "P138"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_DQ<8>" LOC = "P17"		| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_DQ<9>" LOC = "P16"		| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_DQ<10>" LOC = "P15"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_DQ<11>" LOC = "P14"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_DQ<12>" LOC = "P12"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_DQ<13>" LOC = "P11"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;		
#NET "DRAM_DQ<14>" LOC = "P10"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
#NET "DRAM_DQ<15>" LOC = "P9"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	


#PMODS
NET "PMOD1<0>" LOC = "P21" ;
NET "PMOD1<1>" LOC = "P119" ;
NET "PMOD1<2>" LOC = "P101" ;
NET "PMOD1<3>" LOC = "P116" ;
NET "PMOD1<4>" LOC = "P120" ;
NET "PMOD1<5>" LOC = "P118" ;
NET "PMOD1<6>" LOC = "P117" ;
NET "PMOD1<7>" LOC = "P115" ;
#
#
NET "PMOD2<0>" LOC = "P114" ;
NET "PMOD2<1>" LOC = "P111" ;
NET "PMOD2<2>" LOC = "P123" ;
NET "PMOD2<3>" LOC = "P102" ;
NET "PMOD2<4>" LOC = "P112" ;
NET "PMOD2<5>" LOC = "P62" ;
NET "PMOD2<6>" LOC = "P105" ;
NET "PMOD2<7>" LOC = "P104" ;

#NET "PMOD3_1" LOC = "P98" ;
#NET "PMOD3_2" LOC = "P97" ;
#NET "PMOD3_3" LOC = "P93" ;
#NET "PMOD3_4" LOC = "P92" ;
#NET "PMOD3_7" LOC = "P100" ;
#NET "PMOD3_8" LOC = "P99" ;
#NET "PMOD3_9" LOC = "P95" ;
#NET "PMOD3_10" LOC = "P94" ;

NET "PMOD3<0>" LOC = "P98" ;
NET "PMOD3<1>" LOC = "P97" ;
NET "PMOD3<2>" LOC = "P93" ;
NET "PMOD3<3>" LOC = "P92" ;
NET "PMOD3<4>" LOC = "P100" ;
NET "PMOD3<5>" LOC = "P99" ;
NET "PMOD3<6>" LOC = "P95" ;
NET "PMOD3<7>" LOC = "P94" ;

NET "PMOD4<0>" LOC = "P85" ;
NET "PMOD4<1>" LOC = "P84" ;
NET "PMOD4<2>" LOC = "P81" ;
NET "PMOD4<3>" LOC = "P80" ;
NET "PMOD4<4>" LOC = "P88" ;
NET "PMOD4<5>" LOC = "P87" ;
NET "PMOD4<6>" LOC = "P83" ;
NET "PMOD4<7>" LOC = "P82" ;

#RASPBERRY-PI CONNECTOR

NET "SYS_SPI_MOSI" LOC = "P65";
NET "SYS_SPI_MISO" LOC = "P66";
NET "SYS_SPI_SCK" LOC = "P70";

NET "RP_SPI_CE0N" LOC = "P44";
#NET "RP_SPI_CE1N" LOC = "P43";
#
#NET "RP_SDA" LOC = "P57";
#NET "RP_SCL" LOC = "P56";
#
#NET "RP_TX" LOC= "P51" ;
#NET "RP_RX" LOC= "P50" ;
#
#NET "RP_GPIO_GCLK" LOC = "P55";
#NET "RP_GPIO_GEN2" LOC = "P46";
#NET "RP_GPIO_GEN3" LOC = "P45";

#ARDUINO HEADERS
#TODO


#FLASH
#NET "CS_FLASH" LOC="P38";

