* THS6184 SUBCIRCUIT MODEL FOR FULL BIAS OPERATION, Rev-0
* HIGH SPEED MONLITHIC OPERATIONAL AMPLIFIER 
* WRITTEN 01-24-06
* THIS MODEL SIMULATES THE FOLLOWING TYPICAL PARAMETER VALUES OF A SINGLE AMPLIFIER/CHANNEL IN THE THS6184 OPERATED IN FULL BIAS MODE:
* FREQUENCY RESPONSE OF THE MAIN DIFFERENTIAL AMP, OUTPUT VOLTAGE LIMIT,   
* INPUT VOLTAGE NOISE, INPUT CURRENT NOISE
* THIS MODEL WILL NOT PROVIDE ACCURATE SIMULATION OF:  OUTPUT LOADING EFFECTS, SLEW RATE, SETTLING TIME
* OUTPUT IMPEDANCE, DISTORTION, INPUT OFFSET vs INPUT COMMON-MODE VOLTAGE, CMRR AND PSRR
* IN PSPICE THIS MODEL WILL NOT CONVERGE IN TRANSIENT ANALYSIS USING PULSES THAT CAUSE GREATER THAN 4000V/us SLEW RATE


.subckt THS6184_FULLBIAS VS+ VIN- VIN+ VS- OUT

.MODEL PNP_OUT PNP BF=5e3
.MODEL NPN_OUT NPN BF=5e3
.MODEL NPN NPN BF=200 CJE=120.2E-15 CJC=133.8E-15 KF=0.5e-14
.MODEL PNP PNP BF=200 CJE=120.2E-15 CJC=133.8E-15 KF=0.5e-14
.MODEL D_break D RS=1.0000E-1 CJO=1.0000E-13 IS=100e-15

* Inverting input current noise
C_C4         0 N574560  20f
R_R13         0 N574560  1  
G_G1         N00911 0 N574560 0 0.043
* Input voltage noise source
C_C3         0 N571328  20f
R_R5         0 N571328  370 
E_E2         N00865 VIN+ N571328 0 1
* Offsets
V_V7         N00911 VIN- 2.31mVdc
I_I8         N00911 0 DC 1uAdc  
I_I9         N00865 0 DC 1uAdc  
* Input stage
C_C1         0 VIN-  2.2p 
C_C2         0 VIN+  2.2p 
Q_Q1         N518099 N00865 N00911 NPN 7
Q_Q2         N00911 N00865 N388218 PNP 7
Q_Q24         VS- N00865 N00891 PNP 4
Q_Q26         N388218 N00897 N00911 PNP 4
Q_Q72         N518099 N00891 N00911 NPN 3
Q_Q73         VS+ N00865 N00897 NPN 3
* Input stage bias
I_I1         N00863 N00891 DC 100uAdc 
I_I2         N00897 N00881 DC 100uAdc  
R_R8         VS- N00881  1k
R_R9         N00863 VS+  1k
* Input Stage Slew Rate Control
D_D48         N5379041 N518099 D_BREAK 
D_D49         N5380191 N5379041 D_BREAK
D_D50         N5380411 N5380410 D_BREAK
D_D51         N388218 N5380411 D_BREAK 
R_R40         N5380191 VS+  500  
R_R41         VS- N5380410  500
* First stage gain and high impedance node
R_R6         N452598 VS+  2.3k  
R_R7         VS- N561744  2.3k 
R_R10         N534277 VS+  2.3k 
R_R11         VS- N535758  2.3k 
X_F1    N534277 N518099 N452598 VOB THS6184_SCHEMATIC_F1 
X_F2    N388218 N535758 VOB N561744 THS6184_SCHEMATIC_F2
C_C6         0 VOB  1.75P
R_R12        0 VOB  1e8  
* Limit signal swing at high impedance node
D_D523829254         VOB N569345 D_BREAK 
D_D523829255         N569458 VOB D_BREAK 
V_V1         VS+ N569345 1.6Vdc
V_V4         N569458 VS- 1.6Vdc
* 1st stage/2nd stage buffer
E_E4         N486107 0 VOB 0 1
* Output stage bias
I_I3         VS+ N546577 DC 100uAdc
I_I4         N546726 VS- DC 100uAdc 
* Output stage
Q_Q3         VS+ N546577 N547044 NPN_OUT 45
Q_Q4         VS- N546726 N547100 PNP_OUT 45
Q_Q5         N546577 N546577 N486107 NPN 3
Q_Q6         N546726 N546726 N486107 PNP 3
R_R1         OUT N547044  0.05
R_R2         N547100 OUT  0.05  
 
I_I5         VS+ VS- DC 2.8mAdc  
.ends THS6184_FULLBIAS

.subckt THS6184_SCHEMATIC_F1 1 2 3 4  
F_F1         3 4 VF_F1 1
VF_F1         1 2 0V
.ends THS6184_SCHEMATIC_F1

.subckt THS6184_SCHEMATIC_F2 1 2 3 4  
F_F2         3 4 VF_F2 1
VF_F2         1 2 0V
.ends THS6184_SCHEMATIC_F2



