## â­ Verilog Assignment â€“ Digital Logic \& Sequential Circuits



**Author:** Manwesh Kumar

**Institute:** Faculty of Technology

**Tool Used:** Vivado 2025.1 (XSIM Simulator)



---



## ğŸ“ Project Structure



```

verilog-assignment/

â”‚

â”œâ”€â”€ src/                # Verilog design modules

â”‚   â”œâ”€â”€ basic\_gates.v

â”‚   â”œâ”€â”€ boolean\_expr.v

â”‚   â”œâ”€â”€ mux2.v

â”‚   â”œâ”€â”€ mux4.v

â”‚   â”œâ”€â”€ decoder\_2to4.v

â”‚   â”œâ”€â”€ priority\_encoder\_4to2.v

â”‚   â”œâ”€â”€ universal\_adder\_subtractor.v

â”‚   â”œâ”€â”€ counter\_2bit\_up.v

â”‚   â”œâ”€â”€ counter\_4bit\_up.v

â”‚   â”œâ”€â”€ counter\_2bit\_down.v

â”‚   â”œâ”€â”€ counter\_4bit\_down.v

â”‚   â””â”€â”€ ripple\_counter.v

â”‚

â”œâ”€â”€ tb/                 # Testbenches

â”‚   â”œâ”€â”€ basic\_gates\_tb.v

â”‚   â”œâ”€â”€ mux\_tb.v

â”‚   â”œâ”€â”€ decoder\_tb.v

â”‚   â”œâ”€â”€ encoder\_tb.v

â”‚   â”œâ”€â”€ universal\_adder\_subtractor\_tb.v

â”‚   â”œâ”€â”€ counter\_2bit\_up\_tb.v

â”‚   â”œâ”€â”€ counter\_4bit\_up\_tb.v

â”‚   â”œâ”€â”€ counter\_2bit\_down\_tb.v

â”‚   â””â”€â”€ counter\_4bit\_down\_tb.v

â”‚

â”œâ”€â”€ screenshots/        # Simulation images

â”‚

â”œâ”€â”€ README.md

â””â”€â”€ .gitignore

```



---



# ğŸ”· 1. Basic Combinational Circuits



### âœ” Logic Gates



Implementation \& simulation of:



* AND

* OR

* XOR

* NAND

* NOR

* NOT



### âœ” Boolean Expression Simplification



Optimized logic expressions implemented using gates.



### âœ” Multiplexers



* **2:1 Multiplexer**

* **4:1 Multiplexer**



### âœ” Encoder \& Decoder



* **4-to-2 Priority Encoder**

* **2-to-4 Decoder**



---


# ğŸ”· 2. Universal Adderâ€“Subtractor



A single unit performing both addition \& subtraction based on control input.



### âœ” Mode Control



* **M = 0 â†’ A + B**

* **M = 1 â†’ A â€“ B**



### âœ” Working Logic



```

A - B = A + (B XOR 1) + 1

```



This uses:



* XOR gates

* Controlled carry input

* 4-bit ripple carry logic

---



# ğŸ”· 3. Counters (Sequential Circuits)



## â­ 2-bit Counters



### âœ” UP Counter



```

00 â†’ 01 â†’ 10 â†’ 11 â†’ 00 â†’ ...

```



### âœ” DOWN Counter



```

11 â†’ 10 â†’ 01 â†’ 00 â†’ 11 â†’ ...

```



## â­ 4-bit Counters



### âœ” UP Counter



```

0000 â†’ 0001 â†’ 0010 â†’ ... â†’ 1111 â†’ 0000

```



### âœ” DOWN Counter



```

1111 â†’ 1110 â†’ 1101 â†’ ... â†’ 0000 â†’ 1111

```

---



# ğŸ”· 4. Simulation Guide (Vivado XSIM)



1. Open Vivado project

2. **Add Sources** â†’ select all `.v` modules

3. **Add Simulation Sources** â†’ add testbench (`t/\*.v`)

4. Right-click testbench â†’ **Set as Top**

5. Run **Behavioral Simulation**

6. Add signals to waveform

7. Zoom, inspect and export screenshots



---



# ğŸ”· 5. Testbench Execution



All testbenches validate* Functional correctness

* Timing behavior

* Overflow/borrow logic

* Encoder priority resolution

* Counter rollover



Run:



```

Vivado â†’ Run Simulation â†’ Run Behavioral Simulation

```



---



# ğŸ”· 6. Tools Used



| Tool          | Purpose                        |

| ------------- | ------------------------------ |

| Vivado 2025.1 | Design, Synthesis \& Simulation |

| XSIM          | Waveform simulation            |

| GitHub        | Version control system         |



---



# ğŸ”· 7. Author



**Manwesh Kumar**

B.Tech â€“ Faculty of Technology

Digital Logic â€¢ HDL â€¢ FPGA



---

