Loading plugins phase: Elapsed time ==> 0s.256ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\projects\DualBoard-043\Board1-RPi.cydsn\Board1-RPi.cyprj -d CY8C4247AZS-M485 -s D:\projects\DualBoard-043\Board1-RPi.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.441ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.273ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Board1-RPi.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\DualBoard-043\Board1-RPi.cydsn\Board1-RPi.cyprj -dcpsoc3 Board1-RPi.v -verilog
======================================================================

======================================================================
Compiling:  Board1-RPi.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\DualBoard-043\Board1-RPi.cydsn\Board1-RPi.cyprj -dcpsoc3 Board1-RPi.v -verilog
======================================================================

======================================================================
Compiling:  Board1-RPi.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\DualBoard-043\Board1-RPi.cydsn\Board1-RPi.cyprj -dcpsoc3 -verilog Board1-RPi.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Apr 23 14:13:13 2016


======================================================================
Compiling:  Board1-RPi.v
Program  :   vpp
Options  :    -yv2 -q10 Board1-RPi.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Apr 23 14:13:13 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Board1-RPi.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Board1-RPi.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\DualBoard-043\Board1-RPi.cydsn\Board1-RPi.cyprj -dcpsoc3 -verilog Board1-RPi.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Apr 23 14:13:13 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\projects\DualBoard-043\Board1-RPi.cydsn\codegentemp\Board1-RPi.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\projects\DualBoard-043\Board1-RPi.cydsn\codegentemp\Board1-RPi.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Board1-RPi.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\DualBoard-043\Board1-RPi.cydsn\Board1-RPi.cyprj -dcpsoc3 -verilog Board1-RPi.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Apr 23 14:13:14 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\projects\DualBoard-043\Board1-RPi.cydsn\codegentemp\Board1-RPi.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\projects\DualBoard-043\Board1-RPi.cydsn\codegentemp\Board1-RPi.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\EZI2C_Slave:Net_1257\
	\EZI2C_Slave:uncfg_rx_irq\
	\EZI2C_Slave:Net_1099\
	\EZI2C_Slave:Net_1258\
	\EZI2C_Slave:Net_547\
	\EZI2C_Slave:Net_891\
	\EZI2C_Slave:Net_1001\
	\EZI2C_Slave:Net_899\
	\ADC_Infrared:Net_3125\
	\ADC_Infrared:Net_3126\
	Net_854
	Net_844
	Net_846
	Net_847
	Net_848
	Net_849
	\I2C_Master:Net_1257\
	\I2C_Master:uncfg_rx_irq\
	\I2C_Master:Net_1099\
	\I2C_Master:Net_1258\
	\I2C_Master:Net_547\
	\I2C_Master:Net_891\
	\I2C_Master:Net_1001\
	\I2C_Master:Net_899\
	\Phase_Counter:Net_95\
	\Phase_Counter:CounterUDB:ctrl_cmod_2\
	\Phase_Counter:CounterUDB:ctrl_cmod_1\
	\Phase_Counter:CounterUDB:ctrl_cmod_0\
	\Phase_Counter:CounterUDB:ctrl_enable\
	\Phase_Counter:CounterUDB:control_7\
	\Phase_Counter:CounterUDB:control_6\
	\Phase_Counter:CounterUDB:control_5\
	\Phase_Counter:CounterUDB:control_4\
	\Phase_Counter:CounterUDB:control_3\
	\Phase_Counter:CounterUDB:control_2\
	\Phase_Counter:CounterUDB:control_1\
	\Phase_Counter:CounterUDB:control_0\
	Net_1491
	Net_1492
	\Phase_Counter:CounterUDB:reload_tc\


Deleted 40 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__Pin_InfraredDistance_1_net_0 to Net_1582
Aliasing one to Net_1582
Aliasing tmpOE__Pin_InfraredDistance_2_net_0 to Net_1582
Aliasing \EZI2C_Slave:Net_459\ to zero
Aliasing \EZI2C_Slave:Net_452\ to zero
Aliasing \EZI2C_Slave:Net_1194\ to zero
Aliasing \EZI2C_Slave:Net_1195\ to zero
Aliasing \EZI2C_Slave:Net_1196\ to zero
Aliasing \EZI2C_Slave:tmpOE__sda_net_0\ to Net_1582
Aliasing \EZI2C_Slave:tmpOE__scl_net_0\ to Net_1582
Aliasing \EZI2C_Slave:Net_747\ to zero
Aliasing tmpOE__HCSR04_Echo_0_net_0 to Net_1582
Aliasing tmpOE__Pin_InfraredDistance_3_net_0 to Net_1582
Aliasing tmpOE__HCSR04_Echo_3_net_0 to Net_1582
Aliasing tmpOE__HCSR04_Echo_2_net_0 to Net_1582
Aliasing tmpOE__HCSR04_Echo_1_net_0 to Net_1582
Aliasing tmpOE__Pin_InfraredDistance_0_net_0 to Net_1582
Aliasing \ADC_Infrared:Net_3107\ to zero
Aliasing \ADC_Infrared:Net_3106\ to zero
Aliasing \ADC_Infrared:Net_3105\ to zero
Aliasing \ADC_Infrared:Net_3104\ to zero
Aliasing \ADC_Infrared:Net_3103\ to zero
Aliasing \ADC_Infrared:tmpOE__ExtVref_net_0\ to Net_1582
Aliasing \ADC_Infrared:Net_3207_1\ to zero
Aliasing \ADC_Infrared:Net_3207_0\ to zero
Aliasing \ADC_Infrared:Net_3235\ to zero
Aliasing \HCSR04_Timer:Net_69\ to Net_1582
Aliasing \HCSR04_Timer:Net_66\ to \HCSR04_Timer:Net_75\
Aliasing \HCSR04_Timer:Net_82\ to \HCSR04_Timer:Net_75\
Aliasing \HCSR04_Timer:Net_72\ to \HCSR04_Timer:Net_75\
Aliasing \HCSR04_Control:clk\ to zero
Aliasing \HCSR04_Control:rst\ to zero
Aliasing tmpOE__HCSR04_Trigger_0_net_0 to Net_1582
Aliasing tmpOE__HCSR04_Trigger_2_net_0 to Net_1582
Aliasing tmpOE__HCSR04_Trigger_3_net_0 to Net_1582
Aliasing tmpOE__HCSR04_Trigger_1_net_0 to Net_1582
Aliasing \UART_Debug:tmpOE__tx_net_0\ to Net_1582
Aliasing \HB25_PWM:Net_75\ to zero
Aliasing \HB25_PWM:Net_69\ to Net_1582
Aliasing \HB25_PWM:Net_66\ to zero
Aliasing \HB25_PWM:Net_82\ to zero
Aliasing \HB25_PWM:Net_72\ to zero
Aliasing tmpOE__HB25_PWM_Pin_net_0 to Net_1582
Aliasing tmpOE__HB25_Enable_Pin_net_0 to Net_1582
Aliasing \I2C_Master:Net_459\ to zero
Aliasing \I2C_Master:Net_452\ to zero
Aliasing \I2C_Master:Net_1194\ to zero
Aliasing \I2C_Master:Net_1195\ to zero
Aliasing \I2C_Master:Net_1196\ to zero
Aliasing \I2C_Master:tmpOE__sda_net_0\ to Net_1582
Aliasing \I2C_Master:tmpOE__scl_net_0\ to Net_1582
Aliasing \I2C_Master:Net_747\ to zero
Aliasing \Phase_Counter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Phase_Counter:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Phase_Counter:CounterUDB:capt_rising\ to zero
Aliasing \Phase_Counter:CounterUDB:reload\ to zero
Aliasing Net_1484 to Net_1582
Aliasing \Phase_Counter:CounterUDB:reset\ to zero
Aliasing \Phase_Counter:CounterUDB:underflow\ to \Phase_Counter:CounterUDB:status_1\
Aliasing tmpOE__Encoder_B_net_0 to Net_1582
Aliasing tmpOE__Encoder_A_net_0 to Net_1582
Aliasing tmpOE__MainLoop_Pin_net_0 to Net_1582
Aliasing tmpOE__Encoder_Count_Pin_net_0 to Net_1582
Aliasing \Phase_Counter:CounterUDB:prevCapture\\D\ to zero
Aliasing \Phase_Counter:CounterUDB:cmp_out_reg_i\\D\ to \Phase_Counter:CounterUDB:prevCompare\\D\
Removing Lhs of wire tmpOE__Pin_InfraredDistance_1_net_0[2] = Net_1582[0]
Removing Lhs of wire one[8] = Net_1582[0]
Removing Lhs of wire tmpOE__Pin_InfraredDistance_2_net_0[11] = Net_1582[0]
Removing Lhs of wire \EZI2C_Slave:Net_459\[19] = zero[3]
Removing Lhs of wire \EZI2C_Slave:Net_652\[20] = zero[3]
Removing Lhs of wire \EZI2C_Slave:Net_452\[21] = zero[3]
Removing Lhs of wire \EZI2C_Slave:Net_1194\[22] = zero[3]
Removing Lhs of wire \EZI2C_Slave:Net_1195\[23] = zero[3]
Removing Lhs of wire \EZI2C_Slave:Net_1196\[24] = zero[3]
Removing Lhs of wire \EZI2C_Slave:Net_654\[25] = zero[3]
Removing Lhs of wire \EZI2C_Slave:Net_1170\[28] = \EZI2C_Slave:Net_847\[18]
Removing Lhs of wire \EZI2C_Slave:Net_990\[29] = zero[3]
Removing Lhs of wire \EZI2C_Slave:Net_909\[30] = zero[3]
Removing Lhs of wire \EZI2C_Slave:Net_663\[31] = zero[3]
Removing Lhs of wire \EZI2C_Slave:tmpOE__sda_net_0\[33] = Net_1582[0]
Removing Lhs of wire \EZI2C_Slave:tmpOE__scl_net_0\[39] = Net_1582[0]
Removing Lhs of wire \EZI2C_Slave:Net_1175\[48] = zero[3]
Removing Lhs of wire \EZI2C_Slave:Net_747\[49] = zero[3]
Removing Lhs of wire tmpOE__HCSR04_Echo_0_net_0[72] = Net_1582[0]
Removing Lhs of wire tmpOE__Pin_InfraredDistance_3_net_0[78] = Net_1582[0]
Removing Lhs of wire tmpOE__HCSR04_Echo_3_net_0[85] = Net_1582[0]
Removing Lhs of wire tmpOE__HCSR04_Echo_2_net_0[91] = Net_1582[0]
Removing Lhs of wire tmpOE__HCSR04_Echo_1_net_0[97] = Net_1582[0]
Removing Lhs of wire tmpOE__Pin_InfraredDistance_0_net_0[103] = Net_1582[0]
Removing Lhs of wire \ADC_Infrared:Net_3107\[187] = zero[3]
Removing Lhs of wire \ADC_Infrared:Net_3106\[188] = zero[3]
Removing Lhs of wire \ADC_Infrared:Net_3105\[189] = zero[3]
Removing Lhs of wire \ADC_Infrared:Net_3104\[190] = zero[3]
Removing Lhs of wire \ADC_Infrared:Net_3103\[191] = zero[3]
Removing Lhs of wire \ADC_Infrared:tmpOE__ExtVref_net_0\[193] = Net_1582[0]
Removing Lhs of wire \ADC_Infrared:Net_17\[246] = \ADC_Infrared:Net_1845\[111]
Removing Lhs of wire \ADC_Infrared:Net_3207_1\[268] = zero[3]
Removing Lhs of wire \ADC_Infrared:Net_3207_0\[269] = zero[3]
Removing Lhs of wire \ADC_Infrared:Net_3235\[270] = zero[3]
Removing Lhs of wire \HCSR04_Timer:Net_81\[334] = Net_542[347]
Removing Lhs of wire \HCSR04_Timer:Net_75\[335] = Net_714[346]
Removing Lhs of wire \HCSR04_Timer:Net_69\[336] = Net_1582[0]
Removing Lhs of wire \HCSR04_Timer:Net_66\[337] = Net_714[346]
Removing Lhs of wire \HCSR04_Timer:Net_82\[338] = Net_714[346]
Removing Lhs of wire \HCSR04_Timer:Net_72\[339] = Net_714[346]
Removing Rhs of wire Net_714[346] = \mux_1:tmp__mux_1_reg\[350]
Removing Rhs of wire Net_901_1[351] = \HCSR04_Control:control_out_1\[356]
Removing Rhs of wire Net_901_1[351] = \HCSR04_Control:control_1\[376]
Removing Rhs of wire Net_901_0[352] = \HCSR04_Control:control_out_0\[355]
Removing Rhs of wire Net_901_0[352] = \HCSR04_Control:control_0\[377]
Removing Lhs of wire \HCSR04_Control:clk\[353] = zero[3]
Removing Lhs of wire \HCSR04_Control:rst\[354] = zero[3]
Removing Lhs of wire tmpOE__HCSR04_Trigger_0_net_0[379] = Net_1582[0]
Removing Lhs of wire tmpOE__HCSR04_Trigger_2_net_0[385] = Net_1582[0]
Removing Lhs of wire tmpOE__HCSR04_Trigger_3_net_0[391] = Net_1582[0]
Removing Lhs of wire tmpOE__HCSR04_Trigger_1_net_0[397] = Net_1582[0]
Removing Lhs of wire \UART_Debug:tmpOE__tx_net_0\[403] = Net_1582[0]
Removing Lhs of wire \HB25_PWM:Net_81\[414] = Net_1586[412]
Removing Lhs of wire \HB25_PWM:Net_75\[415] = zero[3]
Removing Lhs of wire \HB25_PWM:Net_69\[416] = Net_1582[0]
Removing Lhs of wire \HB25_PWM:Net_66\[417] = zero[3]
Removing Lhs of wire \HB25_PWM:Net_82\[418] = zero[3]
Removing Lhs of wire \HB25_PWM:Net_72\[419] = zero[3]
Removing Lhs of wire tmpOE__HB25_PWM_Pin_net_0[427] = Net_1582[0]
Removing Lhs of wire tmpOE__HB25_Enable_Pin_net_0[433] = Net_1582[0]
Removing Lhs of wire Net_1573[441] = cydff_1[440]
Removing Lhs of wire \I2C_Master:Net_459\[451] = zero[3]
Removing Lhs of wire \I2C_Master:Net_652\[452] = zero[3]
Removing Lhs of wire \I2C_Master:Net_452\[453] = zero[3]
Removing Lhs of wire \I2C_Master:Net_1194\[454] = zero[3]
Removing Lhs of wire \I2C_Master:Net_1195\[455] = zero[3]
Removing Lhs of wire \I2C_Master:Net_1196\[456] = zero[3]
Removing Lhs of wire \I2C_Master:Net_654\[457] = zero[3]
Removing Lhs of wire \I2C_Master:Net_1170\[460] = \I2C_Master:Net_847\[450]
Removing Lhs of wire \I2C_Master:Net_990\[461] = zero[3]
Removing Lhs of wire \I2C_Master:Net_909\[462] = zero[3]
Removing Lhs of wire \I2C_Master:Net_663\[463] = zero[3]
Removing Lhs of wire \I2C_Master:tmpOE__sda_net_0\[465] = Net_1582[0]
Removing Lhs of wire \I2C_Master:tmpOE__scl_net_0\[471] = Net_1582[0]
Removing Lhs of wire \I2C_Master:Net_1175\[480] = zero[3]
Removing Lhs of wire \I2C_Master:Net_747\[481] = zero[3]
Removing Lhs of wire \Phase_Counter:Net_89\[503] = Net_112[504]
Removing Rhs of wire Net_112[504] = \Decode_Lookup:tmp__Decode_Lookup_reg_2\[750]
Removing Lhs of wire \Phase_Counter:CounterUDB:ctrl_capmode_1\[512] = zero[3]
Removing Lhs of wire \Phase_Counter:CounterUDB:ctrl_capmode_0\[513] = zero[3]
Removing Lhs of wire \Phase_Counter:CounterUDB:capt_rising\[524] = zero[3]
Removing Lhs of wire \Phase_Counter:CounterUDB:capt_falling\[525] = \Phase_Counter:CounterUDB:prevCapture\[523]
Removing Lhs of wire \Phase_Counter:CounterUDB:reload\[528] = zero[3]
Removing Lhs of wire \Phase_Counter:CounterUDB:final_enable\[529] = Net_1582[0]
Removing Lhs of wire Net_1484[530] = Net_1582[0]
Removing Lhs of wire \Phase_Counter:CounterUDB:counter_enable\[531] = Net_1582[0]
Removing Rhs of wire \Phase_Counter:CounterUDB:status_0\[532] = \Phase_Counter:CounterUDB:cmp_out_status\[533]
Removing Rhs of wire \Phase_Counter:CounterUDB:status_1\[534] = \Phase_Counter:CounterUDB:per_zero\[535]
Removing Rhs of wire \Phase_Counter:CounterUDB:status_2\[536] = \Phase_Counter:CounterUDB:overflow_status\[537]
Removing Rhs of wire \Phase_Counter:CounterUDB:status_3\[538] = \Phase_Counter:CounterUDB:underflow_status\[539]
Removing Lhs of wire \Phase_Counter:CounterUDB:status_4\[540] = \Phase_Counter:CounterUDB:hwCapture\[527]
Removing Rhs of wire \Phase_Counter:CounterUDB:status_5\[541] = \Phase_Counter:CounterUDB:fifo_full\[542]
Removing Rhs of wire \Phase_Counter:CounterUDB:status_6\[543] = \Phase_Counter:CounterUDB:fifo_nempty\[544]
Removing Lhs of wire \Phase_Counter:CounterUDB:reset\[546] = zero[3]
Removing Rhs of wire \Phase_Counter:CounterUDB:overflow\[548] = \Phase_Counter:CounterUDB:per_FF\[549]
Removing Lhs of wire \Phase_Counter:CounterUDB:underflow\[550] = \Phase_Counter:CounterUDB:status_1\[534]
Removing Rhs of wire \Phase_Counter:CounterUDB:cmp_out_i\[556] = \Phase_Counter:CounterUDB:cmp_less\[557]
Removing Rhs of wire Net_1622[562] = \Decode_Lookup:tmp__Decode_Lookup_reg_3\[749]
Removing Lhs of wire \Phase_Counter:CounterUDB:dp_dir\[564] = Net_112[504]
Removing Lhs of wire \Phase_Counter:CounterUDB:cs_addr_2\[566] = Net_112[504]
Removing Lhs of wire \Phase_Counter:CounterUDB:cs_addr_1\[567] = \Phase_Counter:CounterUDB:count_enable\[563]
Removing Lhs of wire \Phase_Counter:CounterUDB:cs_addr_0\[568] = zero[3]
Removing Lhs of wire \Decode_Lookup:tmp__Decode_Lookup_ins_3\[741] = Net_69[742]
Removing Rhs of wire Net_69[742] = \Decode_Lookup:tmp__Decode_Lookup_reg_1\[751]
Removing Lhs of wire \Decode_Lookup:tmp__Decode_Lookup_ins_2\[743] = Net_70[744]
Removing Rhs of wire Net_70[744] = \Decode_Lookup:tmp__Decode_Lookup_reg_0\[752]
Removing Lhs of wire \Decode_Lookup:tmp__Decode_Lookup_ins_1\[745] = Net_3174[746]
Removing Lhs of wire \Decode_Lookup:tmp__Decode_Lookup_ins_0\[747] = Net_3173[748]
Removing Lhs of wire tmpOE__Encoder_B_net_0[754] = Net_1582[0]
Removing Lhs of wire tmpOE__Encoder_A_net_0[759] = Net_1582[0]
Removing Lhs of wire tmpOE__bufoe_1_net_0[766] = cydff_1[440]
Removing Lhs of wire tmpOE__MainLoop_Pin_net_0[768] = Net_1582[0]
Removing Lhs of wire tmpOE__Encoder_Count_Pin_net_0[774] = Net_1582[0]
Removing Lhs of wire cydff_1D[779] = Net_1582[0]
Removing Lhs of wire \Phase_Counter:CounterUDB:prevCapture\\D\[780] = zero[3]
Removing Lhs of wire \Phase_Counter:CounterUDB:overflow_reg_i\\D\[781] = \Phase_Counter:CounterUDB:overflow\[548]
Removing Lhs of wire \Phase_Counter:CounterUDB:underflow_reg_i\\D\[782] = \Phase_Counter:CounterUDB:status_1\[534]
Removing Lhs of wire \Phase_Counter:CounterUDB:tc_reg_i\\D\[783] = \Phase_Counter:CounterUDB:tc_i\[553]
Removing Lhs of wire \Phase_Counter:CounterUDB:prevCompare\\D\[784] = \Phase_Counter:CounterUDB:cmp_out_i\[556]
Removing Lhs of wire \Phase_Counter:CounterUDB:cmp_out_reg_i\\D\[785] = \Phase_Counter:CounterUDB:cmp_out_i\[556]
Removing Lhs of wire \Phase_Counter:CounterUDB:count_stored_i\\D\[786] = Net_1622[562]
Removing Lhs of wire \Decode_Lookup:tmp__Decode_Lookup_reg_1\\D\[789] = Net_3174[746]
Removing Lhs of wire \Decode_Lookup:tmp__Decode_Lookup_reg_0\\D\[790] = Net_3173[748]

------------------------------------------------------
Aliased 0 equations, 123 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_1582' (cost = 0):
Net_1582 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Phase_Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Phase_Counter:CounterUDB:capt_either_edge\ <= (\Phase_Counter:CounterUDB:prevCapture\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 3 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Phase_Counter:CounterUDB:hwCapture\ to zero
Removing Lhs of wire \Phase_Counter:CounterUDB:hwCapture\[527] = zero[3]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\DualBoard-043\Board1-RPi.cydsn\Board1-RPi.cyprj -dcpsoc3 Board1-RPi.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.231ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Saturday, 23 April 2016 14:13:15
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\DualBoard-043\Board1-RPi.cydsn\Board1-RPi.cyprj -d CY8C4247AZS-M485 Board1-RPi.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Phase_Counter:CounterUDB:prevCapture\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'EZI2C_Slave_SCBCLK'. Signal=\EZI2C_Slave:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'I2C_Master_SCBCLK'. Signal=\I2C_Master:Net_847_ff3\
    Digital Clock 0: Automatic-assigning  clock 'Quadrature_Decode_Clock'. Fanout=5, Signal=Net_75_digital
    Fixed Function Clock 10: Automatic-assigning  clock 'ADC_Infrared_intClock'. Signal=\ADC_Infrared:Net_1845_ff10\
    Fixed Function Clock 11: Automatic-assigning  clock 'HCSR04_Clock'. Signal=Net_542_ff11
    Fixed Function Clock 12: Automatic-assigning  clock 'PWM_1MHz'. Signal=Net_1586_ff12
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Phase_Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: HB25_PWM_Pin(0):iocell.fb
        Effective Clock: HB25_PWM_Pin(0):iocell.fb
        Enable Signal: True
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: \ADC_Infrared:ExtVref(0)\, \EZI2C_Slave:scl(0)\, \EZI2C_Slave:sda(0)\, HCSR04_Echo_1(0)

Info: plm.M0038: The pin named HB25_PWM_Pin(0) at location P3[4] prevents usage of special purposes: TCPWM[2].line_out. (App=cydsfit)
Info: plm.M0038: The pin named HB25_PWM_Pin(0) at location P3[4] prevents usage of special purposes: SCB[1].spi_select[1]. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_InfraredDistance_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_InfraredDistance_1(0)__PA ,
            analog_term => Net_1208 ,
            pad => Pin_InfraredDistance_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_InfraredDistance_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_InfraredDistance_2(0)__PA ,
            analog_term => Net_1209 ,
            pad => Pin_InfraredDistance_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \EZI2C_Slave:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C_Slave:sda(0)\__PA ,
            fb => \EZI2C_Slave:Net_581\ ,
            pad => \EZI2C_Slave:sda(0)_PAD\ );

    Pin : Name = \EZI2C_Slave:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C_Slave:scl(0)\__PA ,
            fb => \EZI2C_Slave:Net_580\ ,
            pad => \EZI2C_Slave:scl(0)_PAD\ );

    Pin : Name = HCSR04_Echo_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_0(0)__PA ,
            fb => Net_801 ,
            pad => HCSR04_Echo_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_InfraredDistance_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_InfraredDistance_3(0)__PA ,
            analog_term => Net_1210 ,
            pad => Pin_InfraredDistance_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HCSR04_Echo_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_3(0)__PA ,
            fb => Net_891 ,
            pad => HCSR04_Echo_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HCSR04_Echo_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_2(0)__PA ,
            fb => Net_890 ,
            pad => HCSR04_Echo_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HCSR04_Echo_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Echo_1(0)__PA ,
            fb => Net_802 ,
            pad => HCSR04_Echo_1(0)_PAD );

    Pin : Name = Pin_InfraredDistance_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_InfraredDistance_0(0)__PA ,
            analog_term => Net_1178 ,
            pad => Pin_InfraredDistance_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_Infrared:ExtVref(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_Infrared:ExtVref(0)\__PA ,
            analog_term => \ADC_Infrared:Net_3226\ ,
            pad => \ADC_Infrared:ExtVref(0)_PAD\ );

    Pin : Name = HCSR04_Trigger_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_0(0)__PA ,
            pad => HCSR04_Trigger_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HCSR04_Trigger_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_2(0)__PA ,
            pad => HCSR04_Trigger_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HCSR04_Trigger_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_3(0)__PA ,
            pad => HCSR04_Trigger_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HCSR04_Trigger_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HCSR04_Trigger_1(0)__PA ,
            pad => HCSR04_Trigger_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_Debug:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_Debug:tx(0)\__PA ,
            pad => \UART_Debug:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = HB25_PWM_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => HB25_PWM_Pin(0)__PA ,
            oe => cydff_1 ,
            fb => Net_1584 ,
            input => Net_1537 ,
            pad => HB25_PWM_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HB25_Enable_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => HB25_Enable_Pin(0)__PA ,
            annotation => Net_139 ,
            pad => HB25_Enable_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2C_Master:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_Master:sda(0)\__PA ,
            fb => \I2C_Master:Net_581\ ,
            pad => \I2C_Master:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_Master:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_Master:scl(0)\__PA ,
            fb => \I2C_Master:Net_580\ ,
            pad => \I2C_Master:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Encoder_B(0)__PA ,
            fb => Net_3174 ,
            pad => Encoder_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Encoder_A(0)__PA ,
            fb => Net_3173 ,
            pad => Encoder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MainLoop_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MainLoop_Pin(0)__PA ,
            pad => MainLoop_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Encoder_Count_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Encoder_Count_Pin(0)__PA ,
            input => Net_1622 ,
            pad => Encoder_Count_Pin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_714, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_801 * !Net_901_1 * !Net_901_0
            + Net_891 * Net_901_1 * Net_901_0
            + Net_890 * Net_901_1 * !Net_901_0
            + Net_802 * !Net_901_1 * Net_901_0
        );
        Output = Net_714 (fanout=4)

    MacroCell: Name=\Phase_Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Phase_Counter:CounterUDB:cmp_out_i\ * 
              !\Phase_Counter:CounterUDB:prevCompare\
        );
        Output = \Phase_Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Phase_Counter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Phase_Counter:CounterUDB:overflow\ * 
              !\Phase_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Phase_Counter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Phase_Counter:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Phase_Counter:CounterUDB:status_1\ * 
              !\Phase_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Phase_Counter:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Phase_Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Phase_Counter:CounterUDB:count_stored_i\ * Net_1622
        );
        Output = \Phase_Counter:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1584)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_1 (fanout=1)

    MacroCell: Name=\Phase_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Phase_Counter:CounterUDB:overflow\
        );
        Output = \Phase_Counter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Phase_Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Phase_Counter:CounterUDB:status_1\
        );
        Output = \Phase_Counter:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Phase_Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Phase_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Phase_Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Phase_Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1622
        );
        Output = \Phase_Counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_1622, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_69 * !Net_70 * !Net_3174 * Net_3173
            + !Net_69 * !Net_70 * Net_3174 * !Net_3173
            + !Net_69 * Net_70 * !Net_3174 * !Net_3173
            + !Net_69 * Net_70 * Net_3174 * Net_3173
            + Net_69 * !Net_70 * !Net_3174 * !Net_3173
            + Net_69 * !Net_70 * Net_3174 * Net_3173
            + Net_69 * Net_70 * !Net_3174 * Net_3173
            + Net_69 * Net_70 * Net_3174 * !Net_3173
        );
        Output = Net_1622 (fanout=3)

    MacroCell: Name=Net_112, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_69 * !Net_70 * Net_3174 * !Net_3173
            + !Net_69 * Net_70 * !Net_3174 * !Net_3173
            + Net_69 * !Net_70 * Net_3174 * Net_3173
            + Net_69 * Net_70 * !Net_3174 * Net_3173
        );
        Output = Net_112 (fanout=4)

    MacroCell: Name=Net_69, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3174
        );
        Output = Net_69 (fanout=2)

    MacroCell: Name=Net_70, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3173
        );
        Output = Net_70 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Phase_Counter:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_75_digital ,
            cs_addr_2 => Net_112 ,
            cs_addr_1 => \Phase_Counter:CounterUDB:count_enable\ ,
            chain_out => \Phase_Counter:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Phase_Counter:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Phase_Counter:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_75_digital ,
            cs_addr_2 => Net_112 ,
            cs_addr_1 => \Phase_Counter:CounterUDB:count_enable\ ,
            chain_in => \Phase_Counter:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Phase_Counter:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Phase_Counter:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Phase_Counter:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Phase_Counter:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_75_digital ,
            cs_addr_2 => Net_112 ,
            cs_addr_1 => \Phase_Counter:CounterUDB:count_enable\ ,
            chain_in => \Phase_Counter:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Phase_Counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Phase_Counter:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Phase_Counter:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Phase_Counter:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_75_digital ,
            cs_addr_2 => Net_112 ,
            cs_addr_1 => \Phase_Counter:CounterUDB:count_enable\ ,
            z0_comb => \Phase_Counter:CounterUDB:status_1\ ,
            f0_comb => \Phase_Counter:CounterUDB:overflow\ ,
            cl1_comb => \Phase_Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Phase_Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Phase_Counter:CounterUDB:status_5\ ,
            chain_in => \Phase_Counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Phase_Counter:CounterUDB:sC32:counterdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Phase_Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_75_digital ,
            status_6 => \Phase_Counter:CounterUDB:status_6\ ,
            status_5 => \Phase_Counter:CounterUDB:status_5\ ,
            status_3 => \Phase_Counter:CounterUDB:status_3\ ,
            status_2 => \Phase_Counter:CounterUDB:status_2\ ,
            status_1 => \Phase_Counter:CounterUDB:status_1\ ,
            status_0 => \Phase_Counter:CounterUDB:status_0\ ,
            interrupt => Net_2621 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\HCSR04_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \HCSR04_Control:control_7\ ,
            control_6 => \HCSR04_Control:control_6\ ,
            control_5 => \HCSR04_Control:control_5\ ,
            control_4 => \HCSR04_Control:control_4\ ,
            control_3 => \HCSR04_Control:control_3\ ,
            control_2 => \HCSR04_Control:control_2\ ,
            control_1 => Net_901_1 ,
            control_0 => Net_901_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\EZI2C_Slave:SCB_IRQ\
        PORT MAP (
            interrupt => Net_167 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_Infrared:IRQ\
        PORT MAP (
            interrupt => \ADC_Infrared:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =HCSR04_Timeout_Intr
        PORT MAP (
            interrupt => Net_673 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_Master:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1472 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =PhaseCounter_Intr
        PORT MAP (
            interrupt => Net_2621 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   26 :   25 :   51 : 50.98 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    2 :    2 :  0.00 %
Serial Communication (SCB)    :    2 :    2 :    4 : 50.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    2 :    6 :    8 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   14 :   18 :   32 : 43.75 %
  Unique P-terms              :   22 :   42 :   64 : 34.38 %
  Total P-terms               :   26 :      :      :        
  Datapath Cells              :    4 :    0 :    4 : 100.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.050ms
Tech mapping phase: Elapsed time ==> 0s.077ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.2809171s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.471ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0260350 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1178 {
    p2_0
  }
  Net: Net_1208 {
    p2_1
  }
  Net: Net_1209 {
    p2_2
  }
  Net: Net_1210 {
    p2_3
  }
  Net: \ADC_Infrared:Net_1851\ {
  }
  Net: \ADC_Infrared:Net_3113\ {
  }
  Net: \ADC_Infrared:Net_3226\ {
    p1_7
  }
  Net: \ADC_Infrared:mux_bus_minus_0\ {
  }
  Net: \ADC_Infrared:mux_bus_minus_1\ {
  }
  Net: \ADC_Infrared:mux_bus_minus_2\ {
  }
  Net: \ADC_Infrared:mux_bus_minus_3\ {
  }
  Net: \ADC_Infrared:mux_bus_minus_4\ {
  }
  Net: \ADC_Infrared:mux_bus_plus_4\ {
  }
  Net: \ADC_Infrared:muxout_plus\ {
    PASS0_sarmux_vplus
  }
  Net: AMuxNet::\ADC_Infrared:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    PASS0_SARMUX0_sw0
    PASS0_SARMUX0_sw1
    PASS0_SARMUX0_sw2
    PASS0_SARMUX0_sw3
  }
  Net: \ADC_Infrared:muxout_minus\ {
    PASS0_sarmux_vminus
  }
  Net: AMuxNet::\ADC_Infrared:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p2_0                                             -> Net_1178
  p2_1                                             -> Net_1208
  p2_2                                             -> Net_1209
  p2_3                                             -> Net_1210
  p1_7                                             -> \ADC_Infrared:Net_3226\
  PASS0_sarmux_vplus                               -> \ADC_Infrared:muxout_plus\
  PASS0_SARMUX0_sw0                                -> AMuxNet::\ADC_Infrared:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw1                                -> AMuxNet::\ADC_Infrared:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw2                                -> AMuxNet::\ADC_Infrared:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw3                                -> AMuxNet::\ADC_Infrared:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \ADC_Infrared:muxout_minus\
}
Mux Info {
  Mux: \ADC_Infrared:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC_Infrared:muxout_plus\
     Guts:  AMuxNet::\ADC_Infrared:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1178
      Outer: PASS0_SARMUX0_sw0
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw0
        p2_0
      }
    }
    Arm: 1 {
      Net:   Net_1208
      Outer: PASS0_SARMUX0_sw1
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw1
        p2_1
      }
    }
    Arm: 2 {
      Net:   Net_1209
      Outer: PASS0_SARMUX0_sw2
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw2
        p2_2
      }
    }
    Arm: 3 {
      Net:   Net_1210
      Outer: PASS0_SARMUX0_sw3
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw3
        p2_3
      }
    }
  }
  Mux: \ADC_Infrared:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC_Infrared:muxout_minus\
     Guts:  AMuxNet::\ADC_Infrared:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_Infrared:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC_Infrared:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   \ADC_Infrared:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   \ADC_Infrared:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.126ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :    2 :    8 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.83
                   Pterms :            4.33
               Macrocells :            2.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 148, final cost is 148 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       4.75 :       3.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Phase_Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Phase_Counter:CounterUDB:cmp_out_i\ * 
              !\Phase_Counter:CounterUDB:prevCompare\
        );
        Output = \Phase_Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Phase_Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Phase_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Phase_Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Phase_Counter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Phase_Counter:CounterUDB:overflow\ * 
              !\Phase_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Phase_Counter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Phase_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Phase_Counter:CounterUDB:overflow\
        );
        Output = \Phase_Counter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Phase_Counter:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Phase_Counter:CounterUDB:status_1\ * 
              !\Phase_Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Phase_Counter:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Phase_Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Phase_Counter:CounterUDB:status_1\
        );
        Output = \Phase_Counter:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Phase_Counter:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_75_digital ,
        cs_addr_2 => Net_112 ,
        cs_addr_1 => \Phase_Counter:CounterUDB:count_enable\ ,
        z0_comb => \Phase_Counter:CounterUDB:status_1\ ,
        f0_comb => \Phase_Counter:CounterUDB:overflow\ ,
        cl1_comb => \Phase_Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Phase_Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Phase_Counter:CounterUDB:status_5\ ,
        chain_in => \Phase_Counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Phase_Counter:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\Phase_Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_75_digital ,
        status_6 => \Phase_Counter:CounterUDB:status_6\ ,
        status_5 => \Phase_Counter:CounterUDB:status_5\ ,
        status_3 => \Phase_Counter:CounterUDB:status_3\ ,
        status_2 => \Phase_Counter:CounterUDB:status_2\ ,
        status_1 => \Phase_Counter:CounterUDB:status_1\ ,
        status_0 => \Phase_Counter:CounterUDB:status_0\ ,
        interrupt => Net_2621 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Phase_Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Phase_Counter:CounterUDB:count_stored_i\ * Net_1622
        );
        Output = \Phase_Counter:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Phase_Counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1622
        );
        Output = \Phase_Counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_112, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_69 * !Net_70 * Net_3174 * !Net_3173
            + !Net_69 * Net_70 * !Net_3174 * !Net_3173
            + Net_69 * !Net_70 * Net_3174 * Net_3173
            + Net_69 * Net_70 * !Net_3174 * Net_3173
        );
        Output = Net_112 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_70, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3173
        );
        Output = Net_70 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=4, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1622, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_69 * !Net_70 * !Net_3174 * Net_3173
            + !Net_69 * !Net_70 * Net_3174 * !Net_3173
            + !Net_69 * Net_70 * !Net_3174 * !Net_3173
            + !Net_69 * Net_70 * Net_3174 * Net_3173
            + Net_69 * !Net_70 * !Net_3174 * !Net_3173
            + Net_69 * !Net_70 * Net_3174 * Net_3173
            + Net_69 * Net_70 * !Net_3174 * Net_3173
            + Net_69 * Net_70 * Net_3174 * !Net_3173
        );
        Output = Net_1622 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Phase_Counter:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_75_digital ,
        cs_addr_2 => Net_112 ,
        cs_addr_1 => \Phase_Counter:CounterUDB:count_enable\ ,
        chain_out => \Phase_Counter:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Phase_Counter:CounterUDB:sC32:counterdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1584)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Phase_Counter:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_75_digital ,
        cs_addr_2 => Net_112 ,
        cs_addr_1 => \Phase_Counter:CounterUDB:count_enable\ ,
        chain_in => \Phase_Counter:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Phase_Counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Phase_Counter:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Phase_Counter:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_714, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_801 * !Net_901_1 * !Net_901_0
            + Net_891 * Net_901_1 * Net_901_0
            + Net_890 * Net_901_1 * !Net_901_0
            + Net_802 * !Net_901_1 * Net_901_0
        );
        Output = Net_714 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_69, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_75_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3174
        );
        Output = Net_69 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Phase_Counter:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_75_digital ,
        cs_addr_2 => Net_112 ,
        cs_addr_1 => \Phase_Counter:CounterUDB:count_enable\ ,
        chain_in => \Phase_Counter:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Phase_Counter:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Phase_Counter:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Phase_Counter:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\HCSR04_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \HCSR04_Control:control_7\ ,
        control_6 => \HCSR04_Control:control_6\ ,
        control_5 => \HCSR04_Control:control_5\ ,
        control_4 => \HCSR04_Control:control_4\ ,
        control_3 => \HCSR04_Control:control_3\ ,
        control_2 => \HCSR04_Control:control_2\ ,
        control_1 => Net_901_1 ,
        control_0 => Net_901_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =PhaseCounter_Intr
        PORT MAP (
            interrupt => Net_2621 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\EZI2C_Slave:SCB_IRQ\
        PORT MAP (
            interrupt => Net_167 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\I2C_Master:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1472 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\ADC_Infrared:IRQ\
        PORT MAP (
            interrupt => \ADC_Infrared:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =HCSR04_Timeout_Intr
        PORT MAP (
            interrupt => Net_673 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = MainLoop_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MainLoop_Pin(0)__PA ,
        pad => MainLoop_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Encoder_Count_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Encoder_Count_Pin(0)__PA ,
        input => Net_1622 ,
        pad => Encoder_Count_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = HCSR04_Trigger_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_2(0)__PA ,
        pad => HCSR04_Trigger_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HCSR04_Trigger_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_3(0)__PA ,
        pad => HCSR04_Trigger_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HCSR04_Echo_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_1(0)__PA ,
        fb => Net_802 ,
        pad => HCSR04_Echo_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = HCSR04_Echo_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_0(0)__PA ,
        fb => Net_801 ,
        pad => HCSR04_Echo_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \EZI2C_Slave:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C_Slave:sda(0)\__PA ,
        fb => \EZI2C_Slave:Net_581\ ,
        pad => \EZI2C_Slave:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = HCSR04_Echo_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_2(0)__PA ,
        fb => Net_890 ,
        pad => HCSR04_Echo_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HCSR04_Echo_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Echo_3(0)__PA ,
        fb => Net_891 ,
        pad => HCSR04_Echo_3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \ADC_Infrared:ExtVref(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_Infrared:ExtVref(0)\__PA ,
        analog_term => \ADC_Infrared:Net_3226\ ,
        pad => \ADC_Infrared:ExtVref(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_InfraredDistance_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_InfraredDistance_0(0)__PA ,
        analog_term => Net_1178 ,
        pad => Pin_InfraredDistance_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_InfraredDistance_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_InfraredDistance_1(0)__PA ,
        analog_term => Net_1208 ,
        pad => Pin_InfraredDistance_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_InfraredDistance_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_InfraredDistance_2(0)__PA ,
        analog_term => Net_1209 ,
        pad => Pin_InfraredDistance_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_InfraredDistance_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_InfraredDistance_3(0)__PA ,
        analog_term => Net_1210 ,
        pad => Pin_InfraredDistance_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Encoder_A(0)__PA ,
        fb => Net_3173 ,
        pad => Encoder_A(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Encoder_B(0)__PA ,
        fb => Net_3174 ,
        pad => Encoder_B(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_Debug:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_Debug:tx(0)\__PA ,
        pad => \UART_Debug:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HB25_PWM_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => HB25_PWM_Pin(0)__PA ,
        oe => cydff_1 ,
        fb => Net_1584 ,
        input => Net_1537 ,
        pad => HB25_PWM_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = HB25_Enable_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => HB25_Enable_Pin(0)__PA ,
        annotation => Net_139 ,
        pad => HB25_Enable_Pin(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \EZI2C_Slave:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C_Slave:scl(0)\__PA ,
        fb => \EZI2C_Slave:Net_580\ ,
        pad => \EZI2C_Slave:scl(0)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=3]: 
Pin : Name = HCSR04_Trigger_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_0(0)__PA ,
        pad => HCSR04_Trigger_0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = HCSR04_Trigger_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HCSR04_Trigger_1(0)__PA ,
        pad => HCSR04_Trigger_1(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 7 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C_Master:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_Master:scl(0)\__PA ,
        fb => \I2C_Master:Net_580\ ,
        pad => \I2C_Master:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C_Master:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_Master:sda(0)\__PA ,
        fb => \I2C_Master:Net_581\ ,
        pad => \I2C_Master:sda(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \EZI2C_Slave:Net_847_ff2\ ,
            ff_div_3 => \I2C_Master:Net_847_ff3\ ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_10 => \ADC_Infrared:Net_1845_ff10\ ,
            ff_div_11 => Net_542_ff11 ,
            ff_div_12 => Net_1586_ff12 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\EZI2C_Slave:SCB\
        PORT MAP (
            clock => \EZI2C_Slave:Net_847_ff2\ ,
            interrupt => Net_167 ,
            tx => \EZI2C_Slave:Net_1062\ ,
            rts => \EZI2C_Slave:Net_1053\ ,
            mosi_m => \EZI2C_Slave:Net_1061\ ,
            select_m_3 => \EZI2C_Slave:ss_3\ ,
            select_m_2 => \EZI2C_Slave:ss_2\ ,
            select_m_1 => \EZI2C_Slave:ss_1\ ,
            select_m_0 => \EZI2C_Slave:ss_0\ ,
            sclk_m => \EZI2C_Slave:Net_1059\ ,
            miso_s => \EZI2C_Slave:Net_1055\ ,
            scl => \EZI2C_Slave:Net_580\ ,
            sda => \EZI2C_Slave:Net_581\ ,
            tx_req => Net_170 ,
            rx_req => Net_169 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,3): 
    m0s8scbcell: Name =\I2C_Master:SCB\
        PORT MAP (
            clock => \I2C_Master:Net_847_ff3\ ,
            interrupt => Net_1472 ,
            tx => \I2C_Master:Net_1062\ ,
            rts => \I2C_Master:Net_1053\ ,
            mosi_m => \I2C_Master:Net_1061\ ,
            select_m_3 => \I2C_Master:ss_3\ ,
            select_m_2 => \I2C_Master:ss_2\ ,
            select_m_1 => \I2C_Master:ss_1\ ,
            select_m_0 => \I2C_Master:ss_0\ ,
            sclk_m => \I2C_Master:Net_1059\ ,
            miso_s => \I2C_Master:Net_1055\ ,
            scl => \I2C_Master:Net_580\ ,
            sda => \I2C_Master:Net_581\ ,
            tx_req => Net_1475 ,
            rx_req => Net_1474 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\HCSR04_Timer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_542_ff11 ,
            capture => Net_714 ,
            count => Net_1582 ,
            reload => Net_714 ,
            stop => Net_714 ,
            start => Net_714 ,
            tr_underflow => Net_718 ,
            tr_overflow => Net_717 ,
            tr_compare_match => Net_719 ,
            line_out => Net_720 ,
            line_out_compl => Net_721 ,
            interrupt => Net_673 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\HB25_PWM:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1586_ff12 ,
            capture => zero ,
            count => Net_1582 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1430 ,
            tr_overflow => Net_1429 ,
            tr_compare_match => Net_1431 ,
            line_out => Net_1537 ,
            line_out_compl => Net_1432 ,
            interrupt => Net_1428 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_Infrared:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC_Infrared:muxout_plus\ ,
            vminus => \ADC_Infrared:muxout_minus\ ,
            vref => \ADC_Infrared:Net_3113\ ,
            ext_vref => \ADC_Infrared:Net_3226\ ,
            clock => \ADC_Infrared:Net_1845_ff10\ ,
            sample_done => Net_784 ,
            chan_id_valid => \ADC_Infrared:Net_3108\ ,
            chan_id_3 => \ADC_Infrared:Net_3109_3\ ,
            chan_id_2 => \ADC_Infrared:Net_3109_2\ ,
            chan_id_1 => \ADC_Infrared:Net_3109_1\ ,
            chan_id_0 => \ADC_Infrared:Net_3109_0\ ,
            data_valid => \ADC_Infrared:Net_3110\ ,
            data_11 => \ADC_Infrared:Net_3111_11\ ,
            data_10 => \ADC_Infrared:Net_3111_10\ ,
            data_9 => \ADC_Infrared:Net_3111_9\ ,
            data_8 => \ADC_Infrared:Net_3111_8\ ,
            data_7 => \ADC_Infrared:Net_3111_7\ ,
            data_6 => \ADC_Infrared:Net_3111_6\ ,
            data_5 => \ADC_Infrared:Net_3111_5\ ,
            data_4 => \ADC_Infrared:Net_3111_4\ ,
            data_3 => \ADC_Infrared:Net_3111_3\ ,
            data_2 => \ADC_Infrared:Net_3111_2\ ,
            data_1 => \ADC_Infrared:Net_3111_1\ ,
            data_0 => \ADC_Infrared:Net_3111_0\ ,
            tr_sar_out => Net_785 ,
            irq => \ADC_Infrared:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_75_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
GANGED_PICU group 0: empty
M0S8DMAC group 0: empty

Blocks not positioned by the digital component placer:
    PSoC4 SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC_Infrared:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_3 => Net_1210 ,
            muxin_plus_2 => Net_1209 ,
            muxin_plus_1 => Net_1208 ,
            muxin_plus_0 => Net_1178 ,
            muxin_minus_3 => \ADC_Infrared:mux_bus_minus_3\ ,
            muxin_minus_2 => \ADC_Infrared:mux_bus_minus_2\ ,
            muxin_minus_1 => \ADC_Infrared:mux_bus_minus_1\ ,
            muxin_minus_0 => \ADC_Infrared:mux_bus_minus_0\ ,
            cmn_neg => \ADC_Infrared:Net_1851\ ,
            vout_plus => \ADC_Infrared:muxout_plus\ ,
            vout_minus => \ADC_Infrared:muxout_minus\ );
        Properties:
        {
            cy_registers = ""
            input_mode = "0000"
            muxin_width = 4
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                           | 
Port | Pin | Fixed |      Type |       Drive Mode |                      Name | Connections
-----+-----+-------+-----------+------------------+---------------------------+----------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |           MainLoop_Pin(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      Encoder_Count_Pin(0) | In(Net_1622)
     |   2 |     * |      NONE |         CMOS_OUT |       HCSR04_Trigger_2(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |       HCSR04_Trigger_3(0) | 
     |   4 |       |      NONE |     HI_Z_DIGITAL |          HCSR04_Echo_1(0) | FB(Net_802)
-----+-----+-------+-----------+------------------+---------------------------+----------------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |          HCSR04_Echo_0(0) | FB(Net_801)
     |   1 |       |      NONE |    OPEN_DRAIN_LO |      \EZI2C_Slave:sda(0)\ | FB(\EZI2C_Slave:Net_581\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |          HCSR04_Echo_2(0) | FB(Net_890)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |          HCSR04_Echo_3(0) | FB(Net_891)
     |   7 |       |      NONE |      HI_Z_ANALOG | \ADC_Infrared:ExtVref(0)\ | Analog(\ADC_Infrared:Net_3226\)
-----+-----+-------+-----------+------------------+---------------------------+----------------------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG | Pin_InfraredDistance_0(0) | Analog(Net_1178)
     |   1 |     * |      NONE |      HI_Z_ANALOG | Pin_InfraredDistance_1(0) | Analog(Net_1208)
     |   2 |     * |      NONE |      HI_Z_ANALOG | Pin_InfraredDistance_2(0) | Analog(Net_1209)
     |   3 |     * |      NONE |      HI_Z_ANALOG | Pin_InfraredDistance_3(0) | Analog(Net_1210)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |              Encoder_A(0) | FB(Net_3173)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |              Encoder_B(0) | FB(Net_3174)
-----+-----+-------+-----------+------------------+---------------------------+----------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |        \UART_Debug:tx(0)\ | 
     |   4 |     * |      NONE |      RES_PULL_UP |           HB25_PWM_Pin(0) | FB(Net_1584), In(Net_1537), OE(cydff_1)
     |   5 |     * |      NONE |         CMOS_OUT |        HB25_Enable_Pin(0) | 
-----+-----+-------+-----------+------------------+---------------------------+----------------------------------------
   4 |   0 |       |      NONE |    OPEN_DRAIN_LO |      \EZI2C_Slave:scl(0)\ | FB(\EZI2C_Slave:Net_580\)
-----+-----+-------+-----------+------------------+---------------------------+----------------------------------------
   5 |   3 |     * |      NONE |         CMOS_OUT |       HCSR04_Trigger_0(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |       HCSR04_Trigger_1(0) | 
-----+-----+-------+-----------+------------------+---------------------------+----------------------------------------
   7 |   0 |     * |      NONE |    OPEN_DRAIN_LO |       \I2C_Master:scl(0)\ | FB(\I2C_Master:Net_580\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |       \I2C_Master:sda(0)\ | FB(\I2C_Master:Net_581\)
-----------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 1s.679ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.619ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.712ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Board1-RPi_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.331ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.159ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.258ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.296ms
API generation phase: Elapsed time ==> 10s.458ms
Dependency generation phase: Elapsed time ==> 0s.456ms
Cleanup phase: Elapsed time ==> 0s.006ms
