{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635270040202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635270040202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 26 14:40:40 2021 " "Processing started: Tue Oct 26 14:40:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635270040202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635270040202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tipoI -c tipoI " "Command: quartus_map --read_settings_files=on --write_settings_files=off tipoI -c tipoI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635270040202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635270040639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635270040639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tipoi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tipoi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipoI-arch_name " "Found design unit 1: tipoI-arch_name" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048258 ""} { "Info" "ISGN_ENTITY_NAME" "1 tipoI " "Found entity 1: tipoI" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635270048258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048260 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635270048260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048261 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635270048261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048263 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635270048263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048264 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635270048264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048265 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635270048265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048267 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635270048267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048268 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635270048268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador-arquitetura " "Found design unit 1: Decodificador-arquitetura" {  } { { "Decodificador.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/Decodificador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048270 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/Decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635270048270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048271 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635270048271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorGenerico-comportamento " "Found design unit 1: deslocadorGenerico-comportamento" {  } { { "deslocadorGenerico.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/deslocadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048272 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorGenerico " "Found entity 1: deslocadorGenerico" {  } { { "deslocadorGenerico.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/deslocadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635270048272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048273 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048273 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635270048273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635270048273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tipoI " "Elaborating entity \"tipoI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635270048315 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR tipoI.vhd(15) " "VHDL Signal Declaration warning at tipoI.vhd(15): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635270048320 "|tipoI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "tipoI.vhd" "detectorSub0" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635270048355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:somador " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:somador\"" {  } { { "tipoI.vhd" "somador" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635270048361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "tipoI.vhd" "PC" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635270048367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "tipoI.vhd" "ULA" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635270048376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoReg\"" {  } { { "tipoI.vhd" "bancoReg" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635270048386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "tipoI.vhd" "RAM" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635270048396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "tipoI.vhd" "ROM" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635270048403 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635270048404 "|tipoI|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:estendeSinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:estendeSinal\"" {  } { { "tipoI.vhd" "estendeSinal" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635270048409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Decodificador:Decodificador " "Elaborating entity \"Decodificador\" for hierarchy \"Decodificador:Decodificador\"" {  } { { "tipoI.vhd" "Decodificador" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635270048413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocadorGenerico deslocadorGenerico:Deslocador " "Elaborating entity \"deslocadorGenerico\" for hierarchy \"deslocadorGenerico:Deslocador\"" {  } { { "tipoI.vhd" "Deslocador" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635270048418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MuxNextINST " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MuxNextINST\"" {  } { { "tipoI.vhd" "MuxNextINST" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635270048422 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1635270048760 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635270048760 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:bancoReg\|registrador " "RAM logic \"bancoRegistradores:bancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/bancoRegistradores.vhd" 49 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635270048760 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1635270048760 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMcontent.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMcontent.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1635270048841 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[0\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[1\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[2\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[3\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[4\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[5\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[6\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[7\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[8\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[9\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[10\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[11\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[12\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[13\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[14\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[15\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[16\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[17\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[18\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[19\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[20\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[21\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[22\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[23\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[24\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[25\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[26\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[27\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[28\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[29\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[30\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[31\] bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" to the node \"bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635270049723 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1635270049723 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_UCopcode\[4\] GND " "Pin \"D_UCopcode\[4\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|D_UCopcode[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_sinais\[2\] GND " "Pin \"D_sinais\[2\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|D_sinais[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_sinais\[3\] GND " "Pin \"D_sinais\[3\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|D_sinais[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_imm\[1\] GND " "Pin \"D_imm\[1\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|D_imm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_MUX\[0\] GND " "Pin \"D_MUX\[0\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|D_MUX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_MUX\[1\] GND " "Pin \"D_MUX\[1\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|D_MUX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_INST\[1\] GND " "Pin \"D_INST\[1\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|D_INST[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_INST\[17\] GND " "Pin \"D_INST\[17\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|D_INST[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_INST\[20\] GND " "Pin \"D_INST\[20\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|D_INST[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_INST\[25\] GND " "Pin \"D_INST\[25\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|D_INST[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_INST\[30\] GND " "Pin \"D_INST\[30\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|D_INST[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_ENDMUX\[0\] GND " "Pin \"D_ENDMUX\[0\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|D_ENDMUX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_ENDMUX\[1\] GND " "Pin \"D_ENDMUX\[1\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|D_ENDMUX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_ENDMUX\[3\] GND " "Pin \"D_ENDMUX\[3\]\" is stuck at GND" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635270050106 "|tipoI|D_ENDMUX[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635270050106 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635270050241 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "512 " "512 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635270050827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635270051235 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635270051235 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635270051524 "|tipoI|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "tipoI.vhd" "" { Text "C:/Users/guinh/Insper/6Semestre/DesComp/desComp/tipoI/tipoI_restored/tipoI.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635270051524 "|tipoI|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635270051524 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3523 " "Implemented 3523 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635270051531 ""} { "Info" "ICUT_CUT_TM_OPINS" "265 " "Implemented 265 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635270051531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3253 " "Implemented 3253 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635270051531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635270051531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635270051556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 26 14:40:51 2021 " "Processing ended: Tue Oct 26 14:40:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635270051556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635270051556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635270051556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635270051556 ""}
