<template>
    <div class="lecture-preview">
        <div class="lecture-details">
            <h3>Lecture VII</h3>
            <p><strong>Saturday, June 22, 14:00-15:20</strong></p>
            <h4>LLM for Integrated Circuit Testing</h4>
            <div class="row">
                <div class="speaker-details" style="width: 75%;margin-left: 15px;">
                    <p><strong>Doc. Yu Huang</strong></p>
                    <p style="font-size: 0.8rem; margin-bottom: 0;">Associate Professor at Department of Computer
                        Science and Engineering, CUHK.</p>

                </div>
                <img src="img/photos/Yu_Huang.png" alt="Prof. Yu Huang" class="speaker-photo"
                    style="width: 100px; height: 100px;object-fit: cover;">
            </div>
            <div class="lecture-description">
                <p style="font-size: 1.0rem;margin-top: 10px;">
                    Chief EDA Architect of HiSilicon.
                    He is a semiconductor scientist, Chairman of EDA Algorithm Committee at Hisilicon, and Director of
                    Huawei EDA Lab. His research interests include VLSI SoC testing, compression, diagnosis, yield
                    analysis, machine learning, and AI chips. He is a Senior Member of IEEE. He has served as a
                    committee member for numerous international conferences including DAC, ITC, VTS, ATS, ETS, ASPDAC,
                    and NATW.
                </p>
            </div>
        </div>
    </div>
</template>
