/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_CHAR_H
#define TRACE_TRACE_HW_CHAR_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_CADENCE_UART_BAUDRATE 0
#define TRACE_CADENCE_UART_BAUDRATE_ENABLED 0
#define TRACE_CADENCE_UART_BAUDRATE_BACKEND_DSTATE() (0)
static inline void trace_cadence_uart_baudrate(unsigned baudrate) {
    (void)baudrate;
}
#define TRACE_CMSDK_APB_UART_READ 0
#define TRACE_CMSDK_APB_UART_READ_ENABLED 0
#define TRACE_CMSDK_APB_UART_READ_BACKEND_DSTATE() (0)
static inline void trace_cmsdk_apb_uart_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_CMSDK_APB_UART_RECEIVE 0
#define TRACE_CMSDK_APB_UART_RECEIVE_ENABLED 0
#define TRACE_CMSDK_APB_UART_RECEIVE_BACKEND_DSTATE() (0)
static inline void trace_cmsdk_apb_uart_receive(uint8_t c) {
    (void)c;
}
#define TRACE_CMSDK_APB_UART_RESET 0
#define TRACE_CMSDK_APB_UART_RESET_ENABLED 0
#define TRACE_CMSDK_APB_UART_RESET_BACKEND_DSTATE() (0)
static inline void trace_cmsdk_apb_uart_reset(void) {
}
#define TRACE_CMSDK_APB_UART_SET_PARAMS 0
#define TRACE_CMSDK_APB_UART_SET_PARAMS_ENABLED 0
#define TRACE_CMSDK_APB_UART_SET_PARAMS_BACKEND_DSTATE() (0)
static inline void trace_cmsdk_apb_uart_set_params(int speed) {
    (void)speed;
}
#define TRACE_CMSDK_APB_UART_TX 0
#define TRACE_CMSDK_APB_UART_TX_ENABLED 0
#define TRACE_CMSDK_APB_UART_TX_BACKEND_DSTATE() (0)
static inline void trace_cmsdk_apb_uart_tx(uint8_t c) {
    (void)c;
}
#define TRACE_CMSDK_APB_UART_TX_PENDING 0
#define TRACE_CMSDK_APB_UART_TX_PENDING_ENABLED 0
#define TRACE_CMSDK_APB_UART_TX_PENDING_BACKEND_DSTATE() (0)
static inline void trace_cmsdk_apb_uart_tx_pending(void) {
}
#define TRACE_CMSDK_APB_UART_WRITE 0
#define TRACE_CMSDK_APB_UART_WRITE_ENABLED 0
#define TRACE_CMSDK_APB_UART_WRITE_BACKEND_DSTATE() (0)
static inline void trace_cmsdk_apb_uart_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ESCC_GET_QUEUE 0
#define TRACE_ESCC_GET_QUEUE_ENABLED 0
#define TRACE_ESCC_GET_QUEUE_BACKEND_DSTATE() (0)
static inline void trace_escc_get_queue(char channel, int val) {
    (void)channel;
    (void)val;
}
#define TRACE_ESCC_HARD_RESET 0
#define TRACE_ESCC_HARD_RESET_ENABLED 0
#define TRACE_ESCC_HARD_RESET_BACKEND_DSTATE() (0)
static inline void trace_escc_hard_reset(void) {
}
#define TRACE_ESCC_KBD_COMMAND 0
#define TRACE_ESCC_KBD_COMMAND_ENABLED 0
#define TRACE_ESCC_KBD_COMMAND_BACKEND_DSTATE() (0)
static inline void trace_escc_kbd_command(int val) {
    (void)val;
}
#define TRACE_ESCC_MEM_READB_CTRL 0
#define TRACE_ESCC_MEM_READB_CTRL_ENABLED 0
#define TRACE_ESCC_MEM_READB_CTRL_BACKEND_DSTATE() (0)
static inline void trace_escc_mem_readb_ctrl(char channel, uint32_t reg, uint8_t val) {
    (void)channel;
    (void)reg;
    (void)val;
}
#define TRACE_ESCC_MEM_READB_DATA 0
#define TRACE_ESCC_MEM_READB_DATA_ENABLED 0
#define TRACE_ESCC_MEM_READB_DATA_BACKEND_DSTATE() (0)
static inline void trace_escc_mem_readb_data(char channel, uint32_t ret) {
    (void)channel;
    (void)ret;
}
#define TRACE_ESCC_MEM_WRITEB_CTRL 0
#define TRACE_ESCC_MEM_WRITEB_CTRL_ENABLED 0
#define TRACE_ESCC_MEM_WRITEB_CTRL_BACKEND_DSTATE() (0)
static inline void trace_escc_mem_writeb_ctrl(char channel, uint32_t reg, uint32_t val) {
    (void)channel;
    (void)reg;
    (void)val;
}
#define TRACE_ESCC_MEM_WRITEB_DATA 0
#define TRACE_ESCC_MEM_WRITEB_DATA_ENABLED 0
#define TRACE_ESCC_MEM_WRITEB_DATA_BACKEND_DSTATE() (0)
static inline void trace_escc_mem_writeb_data(char channel, uint32_t val) {
    (void)channel;
    (void)val;
}
#define TRACE_ESCC_PUT_QUEUE 0
#define TRACE_ESCC_PUT_QUEUE_ENABLED 0
#define TRACE_ESCC_PUT_QUEUE_BACKEND_DSTATE() (0)
static inline void trace_escc_put_queue(char channel, int b) {
    (void)channel;
    (void)b;
}
#define TRACE_ESCC_SERIAL_RECEIVE_BYTE 0
#define TRACE_ESCC_SERIAL_RECEIVE_BYTE_ENABLED 0
#define TRACE_ESCC_SERIAL_RECEIVE_BYTE_BACKEND_DSTATE() (0)
static inline void trace_escc_serial_receive_byte(char channel, int ch) {
    (void)channel;
    (void)ch;
}
#define TRACE_ESCC_SOFT_RESET_CHN 0
#define TRACE_ESCC_SOFT_RESET_CHN_ENABLED 0
#define TRACE_ESCC_SOFT_RESET_CHN_BACKEND_DSTATE() (0)
static inline void trace_escc_soft_reset_chn(char channel) {
    (void)channel;
}
#define TRACE_ESCC_SUNKBD_EVENT_IN 0
#define TRACE_ESCC_SUNKBD_EVENT_IN_ENABLED 0
#define TRACE_ESCC_SUNKBD_EVENT_IN_BACKEND_DSTATE() (0)
static inline void trace_escc_sunkbd_event_in(int ch, const char *name, int down) {
    (void)ch;
    (void)name;
    (void)down;
}
#define TRACE_ESCC_SUNKBD_EVENT_OUT 0
#define TRACE_ESCC_SUNKBD_EVENT_OUT_ENABLED 0
#define TRACE_ESCC_SUNKBD_EVENT_OUT_BACKEND_DSTATE() (0)
static inline void trace_escc_sunkbd_event_out(int ch) {
    (void)ch;
}
#define TRACE_ESCC_SUNMOUSE_EVENT 0
#define TRACE_ESCC_SUNMOUSE_EVENT_ENABLED 0
#define TRACE_ESCC_SUNMOUSE_EVENT_BACKEND_DSTATE() (0)
static inline void trace_escc_sunmouse_event(int dx, int dy, int buttons_state) {
    (void)dx;
    (void)dy;
    (void)buttons_state;
}
#define TRACE_ESCC_UPDATE_IRQ 0
#define TRACE_ESCC_UPDATE_IRQ_ENABLED 0
#define TRACE_ESCC_UPDATE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_escc_update_irq(int irq) {
    (void)irq;
}
#define TRACE_ESCC_UPDATE_PARAMETERS 0
#define TRACE_ESCC_UPDATE_PARAMETERS_ENABLED 0
#define TRACE_ESCC_UPDATE_PARAMETERS_BACKEND_DSTATE() (0)
static inline void trace_escc_update_parameters(char channel, int speed, int parity, int data_bits, int stop_bits) {
    (void)channel;
    (void)speed;
    (void)parity;
    (void)data_bits;
    (void)stop_bits;
}
#define TRACE_EXYNOS_UART_CHANNEL_ERROR 0
#define TRACE_EXYNOS_UART_CHANNEL_ERROR_ENABLED 0
#define TRACE_EXYNOS_UART_CHANNEL_ERROR_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_channel_error(uint32_t channel) {
    (void)channel;
}
#define TRACE_EXYNOS_UART_DMABUSY 0
#define TRACE_EXYNOS_UART_DMABUSY_ENABLED 0
#define TRACE_EXYNOS_UART_DMABUSY_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_dmabusy(uint32_t channel) {
    (void)channel;
}
#define TRACE_EXYNOS_UART_DMAREADY 0
#define TRACE_EXYNOS_UART_DMAREADY_ENABLED 0
#define TRACE_EXYNOS_UART_DMAREADY_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_dmaready(uint32_t channel) {
    (void)channel;
}
#define TRACE_EXYNOS_UART_INTCLR 0
#define TRACE_EXYNOS_UART_INTCLR_ENABLED 0
#define TRACE_EXYNOS_UART_INTCLR_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_intclr(uint32_t channel, uint32_t reg) {
    (void)channel;
    (void)reg;
}
#define TRACE_EXYNOS_UART_IRQ_LOWERED 0
#define TRACE_EXYNOS_UART_IRQ_LOWERED_ENABLED 0
#define TRACE_EXYNOS_UART_IRQ_LOWERED_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_irq_lowered(uint32_t channel) {
    (void)channel;
}
#define TRACE_EXYNOS_UART_IRQ_RAISED 0
#define TRACE_EXYNOS_UART_IRQ_RAISED_ENABLED 0
#define TRACE_EXYNOS_UART_IRQ_RAISED_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_irq_raised(uint32_t channel, uint32_t reg) {
    (void)channel;
    (void)reg;
}
#define TRACE_EXYNOS_UART_READ 0
#define TRACE_EXYNOS_UART_READ_ENABLED 0
#define TRACE_EXYNOS_UART_READ_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_read(uint32_t channel, uint32_t offset, const char *name, uint64_t val) {
    (void)channel;
    (void)offset;
    (void)name;
    (void)val;
}
#define TRACE_EXYNOS_UART_RO_WRITE 0
#define TRACE_EXYNOS_UART_RO_WRITE_ENABLED 0
#define TRACE_EXYNOS_UART_RO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_ro_write(uint32_t channel, const char *name, uint32_t reg) {
    (void)channel;
    (void)name;
    (void)reg;
}
#define TRACE_EXYNOS_UART_RX 0
#define TRACE_EXYNOS_UART_RX_ENABLED 0
#define TRACE_EXYNOS_UART_RX_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_rx(uint32_t channel, uint8_t ch) {
    (void)channel;
    (void)ch;
}
#define TRACE_EXYNOS_UART_RX_ERROR 0
#define TRACE_EXYNOS_UART_RX_ERROR_ENABLED 0
#define TRACE_EXYNOS_UART_RX_ERROR_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_rx_error(uint32_t channel) {
    (void)channel;
}
#define TRACE_EXYNOS_UART_RX_FIFO_RESET 0
#define TRACE_EXYNOS_UART_RX_FIFO_RESET_ENABLED 0
#define TRACE_EXYNOS_UART_RX_FIFO_RESET_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_rx_fifo_reset(uint32_t channel) {
    (void)channel;
}
#define TRACE_EXYNOS_UART_RX_TIMEOUT 0
#define TRACE_EXYNOS_UART_RX_TIMEOUT_ENABLED 0
#define TRACE_EXYNOS_UART_RX_TIMEOUT_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_rx_timeout(uint32_t channel, uint32_t stat, uint32_t intsp) {
    (void)channel;
    (void)stat;
    (void)intsp;
}
#define TRACE_EXYNOS_UART_RXSIZE 0
#define TRACE_EXYNOS_UART_RXSIZE_ENABLED 0
#define TRACE_EXYNOS_UART_RXSIZE_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_rxsize(uint32_t channel, uint32_t size) {
    (void)channel;
    (void)size;
}
#define TRACE_EXYNOS_UART_TX 0
#define TRACE_EXYNOS_UART_TX_ENABLED 0
#define TRACE_EXYNOS_UART_TX_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_tx(uint32_t channel, uint8_t ch) {
    (void)channel;
    (void)ch;
}
#define TRACE_EXYNOS_UART_TX_FIFO_RESET 0
#define TRACE_EXYNOS_UART_TX_FIFO_RESET_ENABLED 0
#define TRACE_EXYNOS_UART_TX_FIFO_RESET_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_tx_fifo_reset(uint32_t channel) {
    (void)channel;
}
#define TRACE_EXYNOS_UART_UPDATE_PARAMS 0
#define TRACE_EXYNOS_UART_UPDATE_PARAMS_ENABLED 0
#define TRACE_EXYNOS_UART_UPDATE_PARAMS_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_update_params(uint32_t channel, int speed, uint8_t parity, int data, int stop, uint64_t wordtime) {
    (void)channel;
    (void)speed;
    (void)parity;
    (void)data;
    (void)stop;
    (void)wordtime;
}
#define TRACE_EXYNOS_UART_WO_READ 0
#define TRACE_EXYNOS_UART_WO_READ_ENABLED 0
#define TRACE_EXYNOS_UART_WO_READ_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_wo_read(uint32_t channel, const char *name, uint32_t reg) {
    (void)channel;
    (void)name;
    (void)reg;
}
#define TRACE_EXYNOS_UART_WRITE 0
#define TRACE_EXYNOS_UART_WRITE_ENABLED 0
#define TRACE_EXYNOS_UART_WRITE_BACKEND_DSTATE() (0)
static inline void trace_exynos_uart_write(uint32_t channel, uint32_t offset, const char *name, uint64_t val) {
    (void)channel;
    (void)offset;
    (void)name;
    (void)val;
}
#define TRACE_GOLDFISH_TTY_CAN_RECEIVE 0
#define TRACE_GOLDFISH_TTY_CAN_RECEIVE_ENABLED 0
#define TRACE_GOLDFISH_TTY_CAN_RECEIVE_BACKEND_DSTATE() (0)
static inline void trace_goldfish_tty_can_receive(void *dev, unsigned int available) {
    (void)dev;
    (void)available;
}
#define TRACE_GOLDFISH_TTY_INSTANCE_INIT 0
#define TRACE_GOLDFISH_TTY_INSTANCE_INIT_ENABLED 0
#define TRACE_GOLDFISH_TTY_INSTANCE_INIT_BACKEND_DSTATE() (0)
static inline void trace_goldfish_tty_instance_init(void *dev) {
    (void)dev;
}
#define TRACE_GOLDFISH_TTY_READ 0
#define TRACE_GOLDFISH_TTY_READ_ENABLED 0
#define TRACE_GOLDFISH_TTY_READ_BACKEND_DSTATE() (0)
static inline void trace_goldfish_tty_read(void *dev, unsigned int addr, unsigned int size, uint64_t value) {
    (void)dev;
    (void)addr;
    (void)size;
    (void)value;
}
#define TRACE_GOLDFISH_TTY_REALIZE 0
#define TRACE_GOLDFISH_TTY_REALIZE_ENABLED 0
#define TRACE_GOLDFISH_TTY_REALIZE_BACKEND_DSTATE() (0)
static inline void trace_goldfish_tty_realize(void *dev) {
    (void)dev;
}
#define TRACE_GOLDFISH_TTY_RECEIVE 0
#define TRACE_GOLDFISH_TTY_RECEIVE_ENABLED 0
#define TRACE_GOLDFISH_TTY_RECEIVE_BACKEND_DSTATE() (0)
static inline void trace_goldfish_tty_receive(void *dev, unsigned int size) {
    (void)dev;
    (void)size;
}
#define TRACE_GOLDFISH_TTY_RESET 0
#define TRACE_GOLDFISH_TTY_RESET_ENABLED 0
#define TRACE_GOLDFISH_TTY_RESET_BACKEND_DSTATE() (0)
static inline void trace_goldfish_tty_reset(void *dev) {
    (void)dev;
}
#define TRACE_GOLDFISH_TTY_UNREALIZE 0
#define TRACE_GOLDFISH_TTY_UNREALIZE_ENABLED 0
#define TRACE_GOLDFISH_TTY_UNREALIZE_BACKEND_DSTATE() (0)
static inline void trace_goldfish_tty_unrealize(void *dev) {
    (void)dev;
}
#define TRACE_GOLDFISH_TTY_WRITE 0
#define TRACE_GOLDFISH_TTY_WRITE_ENABLED 0
#define TRACE_GOLDFISH_TTY_WRITE_BACKEND_DSTATE() (0)
static inline void trace_goldfish_tty_write(void *dev, unsigned int addr, unsigned int size, uint64_t value) {
    (void)dev;
    (void)addr;
    (void)size;
    (void)value;
}
#define TRACE_GRLIB_APBUART_EVENT 0
#define TRACE_GRLIB_APBUART_EVENT_ENABLED 0
#define TRACE_GRLIB_APBUART_EVENT_BACKEND_DSTATE() (0)
static inline void trace_grlib_apbuart_event(int event) {
    (void)event;
}
#define TRACE_GRLIB_APBUART_READL_UNKNOWN 0
#define TRACE_GRLIB_APBUART_READL_UNKNOWN_ENABLED 0
#define TRACE_GRLIB_APBUART_READL_UNKNOWN_BACKEND_DSTATE() (0)
static inline void trace_grlib_apbuart_readl_unknown(uint64_t addr) {
    (void)addr;
}
#define TRACE_GRLIB_APBUART_WRITEL_UNKNOWN 0
#define TRACE_GRLIB_APBUART_WRITEL_UNKNOWN_ENABLED 0
#define TRACE_GRLIB_APBUART_WRITEL_UNKNOWN_BACKEND_DSTATE() (0)
static inline void trace_grlib_apbuart_writel_unknown(uint64_t addr, uint32_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_HTIF_UART_UNKNOWN_DEVICE_COMMAND 0
#define TRACE_HTIF_UART_UNKNOWN_DEVICE_COMMAND_ENABLED 0
#define TRACE_HTIF_UART_UNKNOWN_DEVICE_COMMAND_BACKEND_DSTATE() (0)
static inline void trace_htif_uart_unknown_device_command(uint8_t device, uint8_t cmd, uint64_t payload) {
    (void)device;
    (void)cmd;
    (void)payload;
}
#define TRACE_HTIF_UART_WRITE_TO_HOST 0
#define TRACE_HTIF_UART_WRITE_TO_HOST_ENABLED 0
#define TRACE_HTIF_UART_WRITE_TO_HOST_BACKEND_DSTATE() (0)
static inline void trace_htif_uart_write_to_host(uint8_t device, uint8_t cmd, uint64_t payload) {
    (void)device;
    (void)cmd;
    (void)payload;
}
#define TRACE_IMX_SERIAL_PUT_DATA 0
#define TRACE_IMX_SERIAL_PUT_DATA_ENABLED 0
#define TRACE_IMX_SERIAL_PUT_DATA_BACKEND_DSTATE() (0)
static inline void trace_imx_serial_put_data(const char *chrname, uint32_t value) {
    (void)chrname;
    (void)value;
}
#define TRACE_IMX_SERIAL_READ 0
#define TRACE_IMX_SERIAL_READ_ENABLED 0
#define TRACE_IMX_SERIAL_READ_BACKEND_DSTATE() (0)
static inline void trace_imx_serial_read(const char *chrname, uint64_t addr, uint64_t value) {
    (void)chrname;
    (void)addr;
    (void)value;
}
#define TRACE_IMX_SERIAL_WRITE 0
#define TRACE_IMX_SERIAL_WRITE_ENABLED 0
#define TRACE_IMX_SERIAL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_imx_serial_write(const char *chrname, uint64_t addr, uint64_t value) {
    (void)chrname;
    (void)addr;
    (void)value;
}
#define TRACE_NRF51_UART_READ 0
#define TRACE_NRF51_UART_READ_ENABLED 0
#define TRACE_NRF51_UART_READ_BACKEND_DSTATE() (0)
static inline void trace_nrf51_uart_read(uint64_t addr, uint64_t r, unsigned int size) {
    (void)addr;
    (void)r;
    (void)size;
}
#define TRACE_NRF51_UART_WRITE 0
#define TRACE_NRF51_UART_WRITE_ENABLED 0
#define TRACE_NRF51_UART_WRITE_BACKEND_DSTATE() (0)
static inline void trace_nrf51_uart_write(uint64_t addr, uint64_t value, unsigned int size) {
    (void)addr;
    (void)value;
    (void)size;
}
#define TRACE_PARALLEL_IOPORT_READ 0
#define TRACE_PARALLEL_IOPORT_READ_ENABLED 0
#define TRACE_PARALLEL_IOPORT_READ_BACKEND_DSTATE() (0)
static inline void trace_parallel_ioport_read(const char *desc, uint16_t addr, uint8_t value) {
    (void)desc;
    (void)addr;
    (void)value;
}
#define TRACE_PARALLEL_IOPORT_WRITE 0
#define TRACE_PARALLEL_IOPORT_WRITE_ENABLED 0
#define TRACE_PARALLEL_IOPORT_WRITE_BACKEND_DSTATE() (0)
static inline void trace_parallel_ioport_write(const char *desc, uint16_t addr, uint8_t value) {
    (void)desc;
    (void)addr;
    (void)value;
}
#define TRACE_PL011_BAUDRATE_CHANGE 0
#define TRACE_PL011_BAUDRATE_CHANGE_ENABLED 0
#define TRACE_PL011_BAUDRATE_CHANGE_BACKEND_DSTATE() (0)
static inline void trace_pl011_baudrate_change(unsigned int baudrate, uint64_t clock, uint32_t ibrd, uint32_t fbrd) {
    (void)baudrate;
    (void)clock;
    (void)ibrd;
    (void)fbrd;
}
#define TRACE_PL011_CAN_RECEIVE 0
#define TRACE_PL011_CAN_RECEIVE_ENABLED 0
#define TRACE_PL011_CAN_RECEIVE_BACKEND_DSTATE() (0)
static inline void trace_pl011_can_receive(uint32_t lcr, unsigned rx_fifo_used, unsigned rx_fifo_depth, unsigned rx_fifo_available) {
    (void)lcr;
    (void)rx_fifo_used;
    (void)rx_fifo_depth;
    (void)rx_fifo_available;
}
#define TRACE_PL011_FIFO_RX_FULL 0
#define TRACE_PL011_FIFO_RX_FULL_ENABLED 0
#define TRACE_PL011_FIFO_RX_FULL_BACKEND_DSTATE() (0)
static inline void trace_pl011_fifo_rx_full(void) {
}
#define TRACE_PL011_FIFO_RX_PUT 0
#define TRACE_PL011_FIFO_RX_PUT_ENABLED 0
#define TRACE_PL011_FIFO_RX_PUT_BACKEND_DSTATE() (0)
static inline void trace_pl011_fifo_rx_put(uint32_t c, unsigned read_count, unsigned rx_fifo_depth) {
    (void)c;
    (void)read_count;
    (void)rx_fifo_depth;
}
#define TRACE_PL011_IRQ_STATE 0
#define TRACE_PL011_IRQ_STATE_ENABLED 0
#define TRACE_PL011_IRQ_STATE_BACKEND_DSTATE() (0)
static inline void trace_pl011_irq_state(bool level) {
    (void)level;
}
#define TRACE_PL011_READ 0
#define TRACE_PL011_READ_ENABLED 0
#define TRACE_PL011_READ_BACKEND_DSTATE() (0)
static inline void trace_pl011_read(uint64_t addr, uint32_t value, const char *regname) {
    (void)addr;
    (void)value;
    (void)regname;
}
#define TRACE_PL011_READ_FIFO 0
#define TRACE_PL011_READ_FIFO_ENABLED 0
#define TRACE_PL011_READ_FIFO_BACKEND_DSTATE() (0)
static inline void trace_pl011_read_fifo(unsigned rx_fifo_used, unsigned rx_fifo_depth) {
    (void)rx_fifo_used;
    (void)rx_fifo_depth;
}
#define TRACE_PL011_RECEIVE 0
#define TRACE_PL011_RECEIVE_ENABLED 0
#define TRACE_PL011_RECEIVE_BACKEND_DSTATE() (0)
static inline void trace_pl011_receive(size_t size) {
    (void)size;
}
#define TRACE_PL011_WRITE 0
#define TRACE_PL011_WRITE_ENABLED 0
#define TRACE_PL011_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pl011_write(uint64_t addr, uint32_t value, const char *regname) {
    (void)addr;
    (void)value;
    (void)regname;
}
#define TRACE_SERIAL_READ 0
#define TRACE_SERIAL_READ_ENABLED 0
#define TRACE_SERIAL_READ_BACKEND_DSTATE() (0)
static inline void trace_serial_read(uint16_t addr, uint8_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_SERIAL_UPDATE_PARAMETERS 0
#define TRACE_SERIAL_UPDATE_PARAMETERS_ENABLED 0
#define TRACE_SERIAL_UPDATE_PARAMETERS_BACKEND_DSTATE() (0)
static inline void trace_serial_update_parameters(uint64_t baudrate, char parity, int data_bits, int stop_bits) {
    (void)baudrate;
    (void)parity;
    (void)data_bits;
    (void)stop_bits;
}
#define TRACE_SERIAL_WRITE 0
#define TRACE_SERIAL_WRITE_ENABLED 0
#define TRACE_SERIAL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_serial_write(uint16_t addr, uint8_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_SH_SERIAL_READ 0
#define TRACE_SH_SERIAL_READ_ENABLED 0
#define TRACE_SH_SERIAL_READ_BACKEND_DSTATE() (0)
static inline void trace_sh_serial_read(char *id, unsigned size, uint64_t offs, uint64_t val) {
    (void)id;
    (void)size;
    (void)offs;
    (void)val;
}
#define TRACE_SH_SERIAL_WRITE 0
#define TRACE_SH_SERIAL_WRITE_ENABLED 0
#define TRACE_SH_SERIAL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sh_serial_write(char *id, unsigned size, uint64_t offs, uint64_t val) {
    (void)id;
    (void)size;
    (void)offs;
    (void)val;
}
#define TRACE_SHAKTI_UART_READ 0
#define TRACE_SHAKTI_UART_READ_ENABLED 0
#define TRACE_SHAKTI_UART_READ_BACKEND_DSTATE() (0)
static inline void trace_shakti_uart_read(uint64_t addr, uint16_t r, unsigned int size) {
    (void)addr;
    (void)r;
    (void)size;
}
#define TRACE_SHAKTI_UART_WRITE 0
#define TRACE_SHAKTI_UART_WRITE_ENABLED 0
#define TRACE_SHAKTI_UART_WRITE_BACKEND_DSTATE() (0)
static inline void trace_shakti_uart_write(uint64_t addr, uint64_t value, unsigned int size) {
    (void)addr;
    (void)value;
    (void)size;
}
#define TRACE_STM32F2XX_USART_DROP 0
#define TRACE_STM32F2XX_USART_DROP_ENABLED 0
#define TRACE_STM32F2XX_USART_DROP_BACKEND_DSTATE() (0)
static inline void trace_stm32f2xx_usart_drop(char *id) {
    (void)id;
}
#define TRACE_STM32F2XX_USART_READ 0
#define TRACE_STM32F2XX_USART_READ_ENABLED 0
#define TRACE_STM32F2XX_USART_READ_BACKEND_DSTATE() (0)
static inline void trace_stm32f2xx_usart_read(char *id, unsigned size, uint64_t ofs, uint64_t val) {
    (void)id;
    (void)size;
    (void)ofs;
    (void)val;
}
#define TRACE_STM32F2XX_USART_RECEIVE 0
#define TRACE_STM32F2XX_USART_RECEIVE_ENABLED 0
#define TRACE_STM32F2XX_USART_RECEIVE_BACKEND_DSTATE() (0)
static inline void trace_stm32f2xx_usart_receive(char *id, uint8_t chr) {
    (void)id;
    (void)chr;
}
#define TRACE_STM32F2XX_USART_WRITE 0
#define TRACE_STM32F2XX_USART_WRITE_ENABLED 0
#define TRACE_STM32F2XX_USART_WRITE_BACKEND_DSTATE() (0)
static inline void trace_stm32f2xx_usart_write(char *id, unsigned size, uint64_t ofs, uint64_t val) {
    (void)id;
    (void)size;
    (void)ofs;
    (void)val;
}
#define TRACE_STM32L4X5_USART_IRQ_LOWERED 0
#define TRACE_STM32L4X5_USART_IRQ_LOWERED_ENABLED 0
#define TRACE_STM32L4X5_USART_IRQ_LOWERED_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_usart_irq_lowered(void) {
}
#define TRACE_STM32L4X5_USART_IRQ_RAISED 0
#define TRACE_STM32L4X5_USART_IRQ_RAISED_ENABLED 0
#define TRACE_STM32L4X5_USART_IRQ_RAISED_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_usart_irq_raised(uint32_t reg) {
    (void)reg;
}
#define TRACE_STM32L4X5_USART_OVERRUN_DETECTED 0
#define TRACE_STM32L4X5_USART_OVERRUN_DETECTED_ENABLED 0
#define TRACE_STM32L4X5_USART_OVERRUN_DETECTED_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_usart_overrun_detected(uint8_t current, uint8_t received) {
    (void)current;
    (void)received;
}
#define TRACE_STM32L4X5_USART_READ 0
#define TRACE_STM32L4X5_USART_READ_ENABLED 0
#define TRACE_STM32L4X5_USART_READ_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_usart_read(uint64_t addr, uint32_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_STM32L4X5_USART_RECEIVER_NOT_ENABLED 0
#define TRACE_STM32L4X5_USART_RECEIVER_NOT_ENABLED_ENABLED 0
#define TRACE_STM32L4X5_USART_RECEIVER_NOT_ENABLED_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_usart_receiver_not_enabled(uint8_t ue_bit, uint8_t re_bit) {
    (void)ue_bit;
    (void)re_bit;
}
#define TRACE_STM32L4X5_USART_RX 0
#define TRACE_STM32L4X5_USART_RX_ENABLED 0
#define TRACE_STM32L4X5_USART_RX_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_usart_rx(uint8_t c) {
    (void)c;
}
#define TRACE_STM32L4X5_USART_TX 0
#define TRACE_STM32L4X5_USART_TX_ENABLED 0
#define TRACE_STM32L4X5_USART_TX_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_usart_tx(uint8_t c) {
    (void)c;
}
#define TRACE_STM32L4X5_USART_TX_PENDING 0
#define TRACE_STM32L4X5_USART_TX_PENDING_ENABLED 0
#define TRACE_STM32L4X5_USART_TX_PENDING_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_usart_tx_pending(void) {
}
#define TRACE_STM32L4X5_USART_UPDATE_PARAMS 0
#define TRACE_STM32L4X5_USART_UPDATE_PARAMS_ENABLED 0
#define TRACE_STM32L4X5_USART_UPDATE_PARAMS_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_usart_update_params(int speed, uint8_t parity, int data, int stop) {
    (void)speed;
    (void)parity;
    (void)data;
    (void)stop;
}
#define TRACE_STM32L4X5_USART_WRITE 0
#define TRACE_STM32L4X5_USART_WRITE_ENABLED 0
#define TRACE_STM32L4X5_USART_WRITE_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_usart_write(uint64_t addr, uint32_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_VIRTIO_CONSOLE_CHR_EVENT 0
#define TRACE_VIRTIO_CONSOLE_CHR_EVENT_ENABLED 0
#define TRACE_VIRTIO_CONSOLE_CHR_EVENT_BACKEND_DSTATE() (0)
static inline void trace_virtio_console_chr_event(unsigned int port, int event) {
    (void)port;
    (void)event;
}
#define TRACE_VIRTIO_CONSOLE_CHR_READ 0
#define TRACE_VIRTIO_CONSOLE_CHR_READ_ENABLED 0
#define TRACE_VIRTIO_CONSOLE_CHR_READ_BACKEND_DSTATE() (0)
static inline void trace_virtio_console_chr_read(unsigned int port, int size) {
    (void)port;
    (void)size;
}
#define TRACE_VIRTIO_CONSOLE_FLUSH_BUF 0
#define TRACE_VIRTIO_CONSOLE_FLUSH_BUF_ENABLED 0
#define TRACE_VIRTIO_CONSOLE_FLUSH_BUF_BACKEND_DSTATE() (0)
static inline void trace_virtio_console_flush_buf(unsigned int port, size_t len, ssize_t ret) {
    (void)port;
    (void)len;
    (void)ret;
}
#define TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE 0
#define TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_ENABLED 0
#define TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_BACKEND_DSTATE() (0)
static inline void trace_virtio_serial_handle_control_message(uint16_t event, uint16_t value) {
    (void)event;
    (void)value;
}
#define TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_PORT 0
#define TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_PORT_ENABLED 0
#define TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_PORT_BACKEND_DSTATE() (0)
static inline void trace_virtio_serial_handle_control_message_port(unsigned int port) {
    (void)port;
}
#define TRACE_VIRTIO_SERIAL_SEND_CONTROL_EVENT 0
#define TRACE_VIRTIO_SERIAL_SEND_CONTROL_EVENT_ENABLED 0
#define TRACE_VIRTIO_SERIAL_SEND_CONTROL_EVENT_BACKEND_DSTATE() (0)
static inline void trace_virtio_serial_send_control_event(unsigned int port, uint16_t event, uint16_t value) {
    (void)port;
    (void)event;
    (void)value;
}
#define TRACE_VIRTIO_SERIAL_THROTTLE_PORT 0
#define TRACE_VIRTIO_SERIAL_THROTTLE_PORT_ENABLED 0
#define TRACE_VIRTIO_SERIAL_THROTTLE_PORT_BACKEND_DSTATE() (0)
static inline void trace_virtio_serial_throttle_port(unsigned int port, bool throttle) {
    (void)port;
    (void)throttle;
}
#define TRACE_XEN_CONSOLE_CONNECT 0
#define TRACE_XEN_CONSOLE_CONNECT_ENABLED 0
#define TRACE_XEN_CONSOLE_CONNECT_BACKEND_DSTATE() (0)
static inline void trace_xen_console_connect(unsigned int idx, unsigned int ring_ref, unsigned int port, unsigned int limit) {
    (void)idx;
    (void)ring_ref;
    (void)port;
    (void)limit;
}
#define TRACE_XEN_CONSOLE_DEVICE_CREATE 0
#define TRACE_XEN_CONSOLE_DEVICE_CREATE_ENABLED 0
#define TRACE_XEN_CONSOLE_DEVICE_CREATE_BACKEND_DSTATE() (0)
static inline void trace_xen_console_device_create(unsigned int idx) {
    (void)idx;
}
#define TRACE_XEN_CONSOLE_DEVICE_DESTROY 0
#define TRACE_XEN_CONSOLE_DEVICE_DESTROY_ENABLED 0
#define TRACE_XEN_CONSOLE_DEVICE_DESTROY_BACKEND_DSTATE() (0)
static inline void trace_xen_console_device_destroy(unsigned int idx) {
    (void)idx;
}
#define TRACE_XEN_CONSOLE_DISCONNECT 0
#define TRACE_XEN_CONSOLE_DISCONNECT_ENABLED 0
#define TRACE_XEN_CONSOLE_DISCONNECT_BACKEND_DSTATE() (0)
static inline void trace_xen_console_disconnect(unsigned int idx) {
    (void)idx;
}
#define TRACE_XEN_CONSOLE_REALIZE 0
#define TRACE_XEN_CONSOLE_REALIZE_ENABLED 0
#define TRACE_XEN_CONSOLE_REALIZE_BACKEND_DSTATE() (0)
static inline void trace_xen_console_realize(unsigned int idx, const char *chrdev) {
    (void)idx;
    (void)chrdev;
}
#define TRACE_XEN_CONSOLE_UNREALIZE 0
#define TRACE_XEN_CONSOLE_UNREALIZE_ENABLED 0
#define TRACE_XEN_CONSOLE_UNREALIZE_BACKEND_DSTATE() (0)
static inline void trace_xen_console_unrealize(unsigned int idx) {
    (void)idx;
}

#endif