--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml contoroll.twx contoroll.ncd -o contoroll.twr contoroll.pcf

Design file:              contoroll.ncd
Physical constraint file: contoroll.pcf
Device,package,speed:     xc3s400,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------------+------------+------------+------------------+--------+
                  |Max Setup to|Max Hold to |                  | Clock  |
Source            | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------------+------------+------------+------------------+--------+
SL                |    1.662(R)|   -0.048(R)|clk_BUFGP         |   0.000|
SR                |    1.568(R)|    0.028(R)|clk_BUFGP         |   0.000|
Select_parametr<0>|    2.843(R)|    0.063(R)|clk_BUFGP         |   0.000|
Select_parametr<1>|    2.929(R)|   -0.017(R)|clk_BUFGP         |   0.000|
input_4bit<0>     |    2.204(R)|   -0.481(R)|clk_BUFGP         |   0.000|
input_4bit<1>     |    2.460(R)|   -0.686(R)|clk_BUFGP         |   0.000|
input_4bit<2>     |    1.827(R)|   -0.179(R)|clk_BUFGP         |   0.000|
input_4bit<3>     |    1.084(R)|    0.415(R)|clk_BUFGP         |   0.000|
load              |    3.053(R)|    0.563(R)|clk_BUFGP         |   0.000|
------------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Q<0>        |    7.941(R)|clk_BUFGP         |   0.000|
Q<1>        |    7.678(R)|clk_BUFGP         |   0.000|
Q<2>        |    7.996(R)|clk_BUFGP         |   0.000|
Q<3>        |    7.650(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.511|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 13 07:41:24 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4490 MB



