`timescale 1ns / 1ps

module button_debounce(
    input wire clk,
    input wire rst_n,
    input wire btn_in,
    output reg btn_out
);
    // ä¼˜åŒ–ï¼?20ms æœ‰ç‚¹é•¿ï¼ŒæŒ‰å¿«äº†å¯èƒ½ä¼šä¸¢ã?‚å»ºè®®æ”¹ä¸? 10ms æˆ? 15msã€?
    // 10ms @ 100MHz = 1,000,000
    parameter CNT_MAX = 21'd100; 
    
    reg [20:0] cnt;
    reg btn_sync_0, btn_sync_1; 
    
    // ç¬¬ä¸€æ®µï¼šä¿¡å·åŒæ­¥ï¼ˆä¿æŒä¸å˜ï¼Œè¿™æ˜¯å¯¹çš„ï¼?
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            btn_sync_0 <= 1'b0;
            btn_sync_1 <= 1'b0;
        end else begin
            btn_sync_0 <= btn_in;
            btn_sync_1 <= btn_sync_0;
        end
    end
    
    // ç¬¬äºŒæ®µï¼šæ¶ˆæŠ–è®¡æ•°ï¼ˆæ ¸å¿ƒä¿®å¤ï¼‰
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            cnt <= 21'd0;
            btn_out <= 1'b0; // <=== ä¿®å¤ï¼šå¤ä½å¿…é¡»æ˜¯ 0 (å‡è®¾æŒ‰é”®å¹³æ—¶æ˜?0)
        end else begin
            // å¦‚æœåŒæ­¥åçš„è¾“å…¥ä¿¡å· ç­‰äº å½“å‰è¾“å‡ºä¿¡å·
            if (btn_sync_1 == btn_out) begin
                cnt <= 21'd0; // è®¡æ•°å™¨æ¸…é›¶ï¼Œç­‰å¾…ä¸‹ä¸€æ¬¡å˜åŒ?
            end else begin
                // çŠ¶æ?ä¸ä¸?è‡´ï¼Œå¼?å§‹è®¡æ•?
                cnt <= cnt + 1'b1;
                if (cnt == CNT_MAX) begin
                    btn_out <= btn_sync_1; // åªæœ‰ç»´æŒäº? CNT_MAX è¿™ä¹ˆä¹…ï¼Œæ‰æ›´æ–°è¾“å‡?
                end
            end
        end
    end
endmodule