#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Nov  7 08:15:05 2020
# Process ID: 19560
# Current directory: C:/Users/86134/Desktop/bjq_linbh
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21464 C:\Users\86134\Desktop\bjq_linbh\bjq.xpr
# Log file: C:/Users/86134/Desktop/bjq_linbh/vivado.log
# Journal file: C:/Users/86134/Desktop/bjq_linbh\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86134/Desktop/bjq_linbh/bjq.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/86134/Desktop/bjq' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/86134/Desktop/Select_8-1/Select_8-1.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1035.492 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/bjq_linbh/bjq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/bjq_linbh/bjq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bjq_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/bjq_linbh/bjq.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bjq_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/bjq_linbh/bjq.srcs/sources_1/ip/Selecter_0/sources_1/new/Selecter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selecter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/bjq_linbh/bjq.srcs/sources_1/ip/Selecter_0/sim/Selecter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selecter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/bjq_linbh/bjq.srcs/sources_1/new/bjq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bjq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/bjq_linbh/bjq.srcs/sim_1/new/bjq_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bjq_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/bjq_linbh/bjq.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/bjq_linbh/bjq.sim/sim_1/behav/xsim'
"xelab -wto 34227d2e467b49dd9420f5c73ac24475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bjq_sim_behav xil_defaultlib.bjq_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 34227d2e467b49dd9420f5c73ac24475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bjq_sim_behav xil_defaultlib.bjq_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'in0' [C:/Users/86134/Desktop/bjq_linbh/bjq.srcs/sources_1/new/bjq1.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Selecter
Compiling module xil_defaultlib.Selecter_0
Compiling module xil_defaultlib.bjq1
Compiling module xil_defaultlib.bjq_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot bjq_sim_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/86134/Desktop/bjq_linbh/bjq.sim/sim_1/behav/xsim/xsim.dir/bjq_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/86134/Desktop/bjq_linbh/bjq.sim/sim_1/behav/xsim/xsim.dir/bjq_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov  7 08:15:56 2020. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/2020.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 113.824 ; gain = 17.453
INFO: [Common 17-206] Exiting Webtalk at Sat Nov  7 08:15:56 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86134/Desktop/bjq_linbh/bjq.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bjq_sim_behav -key {Behavioral:sim_1:Functional:bjq_sim} -tclbatch {bjq_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source bjq_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bjq_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1035.492 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86134/Desktop/bjq_linbh/bjq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/86134/Desktop/bjq_linbh/bjq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bjq_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86134/Desktop/bjq_linbh/bjq.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bjq_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/bjq_linbh/bjq.srcs/sources_1/ip/Selecter_0/sources_1/new/Selecter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selecter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/bjq_linbh/bjq.srcs/sources_1/ip/Selecter_0/sim/Selecter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selecter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/bjq_linbh/bjq.srcs/sources_1/new/bjq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bjq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86134/Desktop/bjq_linbh/bjq.srcs/sim_1/new/bjq_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bjq_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86134/Desktop/bjq_linbh/bjq.sim/sim_1/behav/xsim'
"xelab -wto 34227d2e467b49dd9420f5c73ac24475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bjq_sim_behav xil_defaultlib.bjq_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 34227d2e467b49dd9420f5c73ac24475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bjq_sim_behav xil_defaultlib.bjq_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'in0' [C:/Users/86134/Desktop/bjq_linbh/bjq.srcs/sources_1/new/bjq1.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Selecter
Compiling module xil_defaultlib.Selecter_0
Compiling module xil_defaultlib.bjq1
Compiling module xil_defaultlib.bjq_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot bjq_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86134/Desktop/bjq_linbh/bjq.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bjq_sim_behav -key {Behavioral:sim_1:Functional:bjq_sim} -tclbatch {bjq_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source bjq_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1046.871 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bjq_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1046.871 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  7 08:26:37 2020...
