
MIKRO_PROJECT_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009258  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00009740  080093e8  080093e8  0000a3e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012b28  08012b28  00014270  2**0
                  CONTENTS
  4 .ARM          00000008  08012b28  08012b28  00013b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012b30  08012b30  00014270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012b30  08012b30  00013b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012b34  08012b34  00013b34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000270  20000000  08012b38  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ad5c  20000270  08012da8  00014270  2**2
                  ALLOC
 10 ._user_heap_stack 00002204  2000afcc  08012da8  00014fcc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014270  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e3f  00000000  00000000  000142a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003818  00000000  00000000  000280df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001030  00000000  00000000  0002b8f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c4c  00000000  00000000  0002c928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000290fe  00000000  00000000  0002d574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016be3  00000000  00000000  00056672  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee044  00000000  00000000  0006d255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015b299  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d08  00000000  00000000  0015b2dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0015ffe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000270 	.word	0x20000270
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080093d0 	.word	0x080093d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000274 	.word	0x20000274
 80001cc:	080093d0 	.word	0x080093d0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <ringBufferSetup>:
/************************************************************************
* Funkcja: ringBufferSetup()
* (Utworzenie instancji bufora)
************************************************************************/
void ringBufferSetup(ring_buffer* rb, uint8_t* buffer, uint32_t size)
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
	rb->buffer = buffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	68ba      	ldr	r2, [r7, #8]
 8000580:	601a      	str	r2, [r3, #0]
	rb->readIndex = 0;
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	2200      	movs	r2, #0
 8000586:	605a      	str	r2, [r3, #4]
	rb->writeIndex = 0;
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	2200      	movs	r2, #0
 800058c:	609a      	str	r2, [r3, #8]
	rb->mask = size - 1;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	1e5a      	subs	r2, r3, #1
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	60da      	str	r2, [r3, #12]
}
 8000596:	bf00      	nop
 8000598:	3714      	adds	r7, #20
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr
	...

080005a4 <USART_kbhit>:
/************************************************************************
* Funkcja: USART_kbhit()
* (Sprawdza czy w buforze odbiorczym znajdują się dane
* Zwraca 1 jeśli bufor zawiera dane do odczytu)
************************************************************************/
uint8_t USART_kbhit(){
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
	if(rxRingBuffer.writeIndex == rxRingBuffer.readIndex){
 80005a8:	4b06      	ldr	r3, [pc, #24]	@ (80005c4 <USART_kbhit+0x20>)
 80005aa:	689a      	ldr	r2, [r3, #8]
 80005ac:	4b05      	ldr	r3, [pc, #20]	@ (80005c4 <USART_kbhit+0x20>)
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	429a      	cmp	r2, r3
 80005b2:	d101      	bne.n	80005b8 <USART_kbhit+0x14>
		return 0;
 80005b4:	2300      	movs	r3, #0
 80005b6:	e000      	b.n	80005ba <USART_kbhit+0x16>
	}else{
		return 1;
 80005b8:	2301      	movs	r3, #1
	}
}
 80005ba:	4618      	mov	r0, r3
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr
 80005c4:	2000028c 	.word	0x2000028c

080005c8 <USART_getchar>:
* Jeśli bufor pusty = -1
* Jeśli jest dostępny bajt to funkcja zwraca jesgo wartość
* oraz aktualizuje index RX_Busy tak aby wskazywał na kolejny
* bajt do odczytu)
************************************************************************/
int16_t USART_getchar() {
 80005c8:	b480      	push	{r7}
 80005ca:	b083      	sub	sp, #12
 80005cc:	af00      	add	r7, sp, #0
    if (rxRingBuffer.writeIndex != rxRingBuffer.readIndex) {
 80005ce:	4b11      	ldr	r3, [pc, #68]	@ (8000614 <USART_getchar+0x4c>)
 80005d0:	689a      	ldr	r2, [r3, #8]
 80005d2:	4b10      	ldr	r3, [pc, #64]	@ (8000614 <USART_getchar+0x4c>)
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d013      	beq.n	8000602 <USART_getchar+0x3a>
        int16_t tmp = USART_RxBuf[rxRingBuffer.readIndex];
 80005da:	4b0e      	ldr	r3, [pc, #56]	@ (8000614 <USART_getchar+0x4c>)
 80005dc:	685b      	ldr	r3, [r3, #4]
 80005de:	4a0e      	ldr	r2, [pc, #56]	@ (8000618 <USART_getchar+0x50>)
 80005e0:	5cd3      	ldrb	r3, [r2, r3]
 80005e2:	80fb      	strh	r3, [r7, #6]
        rxRingBuffer.readIndex = (rxRingBuffer.readIndex + 1) % rxRingBuffer.mask;
 80005e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000614 <USART_getchar+0x4c>)
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	3301      	adds	r3, #1
 80005ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000614 <USART_getchar+0x4c>)
 80005ec:	68d2      	ldr	r2, [r2, #12]
 80005ee:	fbb3 f1f2 	udiv	r1, r3, r2
 80005f2:	fb01 f202 	mul.w	r2, r1, r2
 80005f6:	1a9b      	subs	r3, r3, r2
 80005f8:	4a06      	ldr	r2, [pc, #24]	@ (8000614 <USART_getchar+0x4c>)
 80005fa:	6053      	str	r3, [r2, #4]
        return tmp;
 80005fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000600:	e001      	b.n	8000606 <USART_getchar+0x3e>
    }
    return -1;
 8000602:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000606:	4618      	mov	r0, r3
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	2000028c 	.word	0x2000028c
 8000618:	20000aac 	.word	0x20000aac

0800061c <USART_fsend>:
* (Formatuje teskt i zapisuje go do bufora nadawczego. Jeśli
* rejest jest gotowy, funkcja inicjuje przerwanie transmisji
* pierwszego bajru. __disable_irq() oraz __enable_irq() to
* nic innego jak zabezpieczenie kodu przed sekcją krytyczną)
************************************************************************/
void USART_fsend(char* format,...){
 800061c:	b40f      	push	{r0, r1, r2, r3}
 800061e:	b580      	push	{r7, lr}
 8000620:	b0c6      	sub	sp, #280	@ 0x118
 8000622:	af00      	add	r7, sp, #0
	char tmp_rs[258];
	int i;
	volatile int idx;
	va_list arglist;
	  va_start(arglist,format);
 8000624:	f507 7292 	add.w	r2, r7, #292	@ 0x124
 8000628:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800062c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000630:	601a      	str	r2, [r3, #0]
	  vsprintf(tmp_rs,format,arglist);
 8000632:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000636:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800063a:	f107 0010 	add.w	r0, r7, #16
 800063e:	681a      	ldr	r2, [r3, #0]
 8000640:	f8d7 1120 	ldr.w	r1, [r7, #288]	@ 0x120
 8000644:	f007 fe96 	bl	8008374 <vsiprintf>
	  va_end(arglist);
	  idx=txRingBuffer.writeIndex;
 8000648:	4b44      	ldr	r3, [pc, #272]	@ (800075c <USART_fsend+0x140>)
 800064a:	689b      	ldr	r3, [r3, #8]
 800064c:	461a      	mov	r2, r3
 800064e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000652:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000656:	601a      	str	r2, [r3, #0]
	  for(i=0;i<strlen(tmp_rs);i++){
 8000658:	2300      	movs	r3, #0
 800065a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800065e:	e02c      	b.n	80006ba <USART_fsend+0x9e>
		  USART_TxBuf[idx]=tmp_rs[i];
 8000660:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000664:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800066e:	f5a2 7184 	sub.w	r1, r2, #264	@ 0x108
 8000672:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8000676:	440a      	add	r2, r1
 8000678:	7811      	ldrb	r1, [r2, #0]
 800067a:	4a39      	ldr	r2, [pc, #228]	@ (8000760 <USART_fsend+0x144>)
 800067c:	54d1      	strb	r1, [r2, r3]
		  idx++;
 800067e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000682:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	1c5a      	adds	r2, r3, #1
 800068a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800068e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000692:	601a      	str	r2, [r3, #0]
		  if(idx >= TX_BUFFER_SIZE)idx=0;
 8000694:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000698:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80006a2:	db05      	blt.n	80006b0 <USART_fsend+0x94>
 80006a4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80006a8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80006ac:	2200      	movs	r2, #0
 80006ae:	601a      	str	r2, [r3, #0]
	  for(i=0;i<strlen(tmp_rs);i++){
 80006b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80006b4:	3301      	adds	r3, #1
 80006b6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80006ba:	f107 0310 	add.w	r3, r7, #16
 80006be:	4618      	mov	r0, r3
 80006c0:	f7ff fd86 	bl	80001d0 <strlen>
 80006c4:	4602      	mov	r2, r0
 80006c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80006ca:	429a      	cmp	r2, r3
 80006cc:	d8c8      	bhi.n	8000660 <USART_fsend+0x44>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006ce:	b672      	cpsid	i
}
 80006d0:	bf00      	nop
	  }
	  __disable_irq();//wyłączamy przerwania
	  if((txRingBuffer.writeIndex==txRingBuffer.readIndex)&&(__HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE)==SET)){//sprawdzic dodatkowo zajetosc bufora nadajnika
 80006d2:	4b22      	ldr	r3, [pc, #136]	@ (800075c <USART_fsend+0x140>)
 80006d4:	689a      	ldr	r2, [r3, #8]
 80006d6:	4b21      	ldr	r3, [pc, #132]	@ (800075c <USART_fsend+0x140>)
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	429a      	cmp	r2, r3
 80006dc:	d12b      	bne.n	8000736 <USART_fsend+0x11a>
 80006de:	4b21      	ldr	r3, [pc, #132]	@ (8000764 <USART_fsend+0x148>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	69db      	ldr	r3, [r3, #28]
 80006e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006e8:	2b80      	cmp	r3, #128	@ 0x80
 80006ea:	d124      	bne.n	8000736 <USART_fsend+0x11a>
		  txRingBuffer.writeIndex=idx;
 80006ec:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80006f0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	461a      	mov	r2, r3
 80006f8:	4b18      	ldr	r3, [pc, #96]	@ (800075c <USART_fsend+0x140>)
 80006fa:	609a      	str	r2, [r3, #8]
		  uint8_t tmp=USART_TxBuf[txRingBuffer.readIndex];
 80006fc:	4b17      	ldr	r3, [pc, #92]	@ (800075c <USART_fsend+0x140>)
 80006fe:	685b      	ldr	r3, [r3, #4]
 8000700:	4a17      	ldr	r2, [pc, #92]	@ (8000760 <USART_fsend+0x144>)
 8000702:	5cd2      	ldrb	r2, [r2, r3]
 8000704:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000708:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800070c:	701a      	strb	r2, [r3, #0]
		  txRingBuffer.readIndex++;
 800070e:	4b13      	ldr	r3, [pc, #76]	@ (800075c <USART_fsend+0x140>)
 8000710:	685b      	ldr	r3, [r3, #4]
 8000712:	3301      	adds	r3, #1
 8000714:	4a11      	ldr	r2, [pc, #68]	@ (800075c <USART_fsend+0x140>)
 8000716:	6053      	str	r3, [r2, #4]
		  if(txRingBuffer.readIndex >= TX_BUFFER_SIZE)txRingBuffer.readIndex=0;
 8000718:	4b10      	ldr	r3, [pc, #64]	@ (800075c <USART_fsend+0x140>)
 800071a:	685b      	ldr	r3, [r3, #4]
 800071c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000720:	d302      	bcc.n	8000728 <USART_fsend+0x10c>
 8000722:	4b0e      	ldr	r3, [pc, #56]	@ (800075c <USART_fsend+0x140>)
 8000724:	2200      	movs	r2, #0
 8000726:	605a      	str	r2, [r3, #4]
		  HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000728:	1dfb      	adds	r3, r7, #7
 800072a:	2201      	movs	r2, #1
 800072c:	4619      	mov	r1, r3
 800072e:	480d      	ldr	r0, [pc, #52]	@ (8000764 <USART_fsend+0x148>)
 8000730:	f004 fca4 	bl	800507c <HAL_UART_Transmit_IT>
	  if((txRingBuffer.writeIndex==txRingBuffer.readIndex)&&(__HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE)==SET)){//sprawdzic dodatkowo zajetosc bufora nadajnika
 8000734:	e007      	b.n	8000746 <USART_fsend+0x12a>
	  }else{
		  txRingBuffer.writeIndex=idx;
 8000736:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800073a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	461a      	mov	r2, r3
 8000742:	4b06      	ldr	r3, [pc, #24]	@ (800075c <USART_fsend+0x140>)
 8000744:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000746:	b662      	cpsie	i
}
 8000748:	bf00      	nop
	  }
	  __enable_irq();
}
 800074a:	bf00      	nop
 800074c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8000750:	46bd      	mov	sp, r7
 8000752:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000756:	b004      	add	sp, #16
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	2000029c 	.word	0x2000029c
 8000760:	200002ac 	.word	0x200002ac
 8000764:	2000adf4 	.word	0x2000adf4

08000768 <USART_sendFrame>:
*    - bufor był pusty (writeIndex == readIndex)
*    - rejestr nadawczy jest gotowy (TXE = 1)
* 6. Aktualizuje wskaźnik zapisu w buforze kołowym
* 7. Włącza przerwania
************************************************************************/
void USART_sendFrame(const uint8_t* data, size_t length) {
 8000768:	b580      	push	{r7, lr}
 800076a:	b086      	sub	sp, #24
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
 8000770:	6039      	str	r1, [r7, #0]
    int idx = txRingBuffer.writeIndex;
 8000772:	4b38      	ldr	r3, [pc, #224]	@ (8000854 <USART_sendFrame+0xec>)
 8000774:	689b      	ldr	r3, [r3, #8]
 8000776:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8000778:	b672      	cpsid	i
}
 800077a:	bf00      	nop

    __disable_irq();

    // Dodaj początek ramki
    USART_TxBuf[idx] = FRAME_START;
 800077c:	4a36      	ldr	r2, [pc, #216]	@ (8000858 <USART_sendFrame+0xf0>)
 800077e:	697b      	ldr	r3, [r7, #20]
 8000780:	4413      	add	r3, r2
 8000782:	227e      	movs	r2, #126	@ 0x7e
 8000784:	701a      	strb	r2, [r3, #0]
    idx++;
 8000786:	697b      	ldr	r3, [r7, #20]
 8000788:	3301      	adds	r3, #1
 800078a:	617b      	str	r3, [r7, #20]
    if(idx >= TX_BUFFER_SIZE) idx = 0;
 800078c:	697b      	ldr	r3, [r7, #20]
 800078e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000792:	db01      	blt.n	8000798 <USART_sendFrame+0x30>
 8000794:	2300      	movs	r3, #0
 8000796:	617b      	str	r3, [r7, #20]

    // Kopiuj dane do bufora nadawczego
    for(size_t i = 0; i < length; i++) {
 8000798:	2300      	movs	r3, #0
 800079a:	613b      	str	r3, [r7, #16]
 800079c:	e014      	b.n	80007c8 <USART_sendFrame+0x60>
        USART_TxBuf[idx] = data[i];
 800079e:	687a      	ldr	r2, [r7, #4]
 80007a0:	693b      	ldr	r3, [r7, #16]
 80007a2:	4413      	add	r3, r2
 80007a4:	7819      	ldrb	r1, [r3, #0]
 80007a6:	4a2c      	ldr	r2, [pc, #176]	@ (8000858 <USART_sendFrame+0xf0>)
 80007a8:	697b      	ldr	r3, [r7, #20]
 80007aa:	4413      	add	r3, r2
 80007ac:	460a      	mov	r2, r1
 80007ae:	701a      	strb	r2, [r3, #0]
        idx++;
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	3301      	adds	r3, #1
 80007b4:	617b      	str	r3, [r7, #20]
        if(idx >= TX_BUFFER_SIZE) idx = 0;
 80007b6:	697b      	ldr	r3, [r7, #20]
 80007b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80007bc:	db01      	blt.n	80007c2 <USART_sendFrame+0x5a>
 80007be:	2300      	movs	r3, #0
 80007c0:	617b      	str	r3, [r7, #20]
    for(size_t i = 0; i < length; i++) {
 80007c2:	693b      	ldr	r3, [r7, #16]
 80007c4:	3301      	adds	r3, #1
 80007c6:	613b      	str	r3, [r7, #16]
 80007c8:	693a      	ldr	r2, [r7, #16]
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	d3e6      	bcc.n	800079e <USART_sendFrame+0x36>
    }

    // Dodaj koniec ramki
    USART_TxBuf[idx] = FRAME_END;
 80007d0:	4a21      	ldr	r2, [pc, #132]	@ (8000858 <USART_sendFrame+0xf0>)
 80007d2:	697b      	ldr	r3, [r7, #20]
 80007d4:	4413      	add	r3, r2
 80007d6:	2260      	movs	r2, #96	@ 0x60
 80007d8:	701a      	strb	r2, [r3, #0]
    idx++;
 80007da:	697b      	ldr	r3, [r7, #20]
 80007dc:	3301      	adds	r3, #1
 80007de:	617b      	str	r3, [r7, #20]
    if(idx >= TX_BUFFER_SIZE) idx = 0;
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80007e6:	db01      	blt.n	80007ec <USART_sendFrame+0x84>
 80007e8:	2300      	movs	r3, #0
 80007ea:	617b      	str	r3, [r7, #20]

    // Rozpocznij transmisję jeśli bufor był pusty
    if((txRingBuffer.writeIndex == txRingBuffer.readIndex) &&
 80007ec:	4b19      	ldr	r3, [pc, #100]	@ (8000854 <USART_sendFrame+0xec>)
 80007ee:	689a      	ldr	r2, [r3, #8]
 80007f0:	4b18      	ldr	r3, [pc, #96]	@ (8000854 <USART_sendFrame+0xec>)
 80007f2:	685b      	ldr	r3, [r3, #4]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d123      	bne.n	8000840 <USART_sendFrame+0xd8>
       (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 80007f8:	4b18      	ldr	r3, [pc, #96]	@ (800085c <USART_sendFrame+0xf4>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	69db      	ldr	r3, [r3, #28]
 80007fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
    if((txRingBuffer.writeIndex == txRingBuffer.readIndex) &&
 8000802:	2b80      	cmp	r3, #128	@ 0x80
 8000804:	d11c      	bne.n	8000840 <USART_sendFrame+0xd8>
        txRingBuffer.writeIndex = idx;
 8000806:	697b      	ldr	r3, [r7, #20]
 8000808:	4a12      	ldr	r2, [pc, #72]	@ (8000854 <USART_sendFrame+0xec>)
 800080a:	6093      	str	r3, [r2, #8]
        uint8_t tmp = USART_TxBuf[txRingBuffer.readIndex];
 800080c:	4b11      	ldr	r3, [pc, #68]	@ (8000854 <USART_sendFrame+0xec>)
 800080e:	685b      	ldr	r3, [r3, #4]
 8000810:	4a11      	ldr	r2, [pc, #68]	@ (8000858 <USART_sendFrame+0xf0>)
 8000812:	5cd3      	ldrb	r3, [r2, r3]
 8000814:	73fb      	strb	r3, [r7, #15]
        txRingBuffer.readIndex++;
 8000816:	4b0f      	ldr	r3, [pc, #60]	@ (8000854 <USART_sendFrame+0xec>)
 8000818:	685b      	ldr	r3, [r3, #4]
 800081a:	3301      	adds	r3, #1
 800081c:	4a0d      	ldr	r2, [pc, #52]	@ (8000854 <USART_sendFrame+0xec>)
 800081e:	6053      	str	r3, [r2, #4]
        if(txRingBuffer.readIndex >= TX_BUFFER_SIZE) txRingBuffer.readIndex = 0;
 8000820:	4b0c      	ldr	r3, [pc, #48]	@ (8000854 <USART_sendFrame+0xec>)
 8000822:	685b      	ldr	r3, [r3, #4]
 8000824:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000828:	d302      	bcc.n	8000830 <USART_sendFrame+0xc8>
 800082a:	4b0a      	ldr	r3, [pc, #40]	@ (8000854 <USART_sendFrame+0xec>)
 800082c:	2200      	movs	r2, #0
 800082e:	605a      	str	r2, [r3, #4]
        HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000830:	f107 030f 	add.w	r3, r7, #15
 8000834:	2201      	movs	r2, #1
 8000836:	4619      	mov	r1, r3
 8000838:	4808      	ldr	r0, [pc, #32]	@ (800085c <USART_sendFrame+0xf4>)
 800083a:	f004 fc1f 	bl	800507c <HAL_UART_Transmit_IT>
       (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 800083e:	e002      	b.n	8000846 <USART_sendFrame+0xde>
    } else {
        txRingBuffer.writeIndex = idx;
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	4a04      	ldr	r2, [pc, #16]	@ (8000854 <USART_sendFrame+0xec>)
 8000844:	6093      	str	r3, [r2, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000846:	b662      	cpsie	i
}
 8000848:	bf00      	nop
    }

    __enable_irq();
}
 800084a:	bf00      	nop
 800084c:	3718      	adds	r7, #24
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	2000029c 	.word	0x2000029c
 8000858:	200002ac 	.word	0x200002ac
 800085c:	2000adf4 	.word	0x2000adf4

08000860 <calculateCrc16>:
*      - crc_out[1] = crc & 0xFF (młodszy bajt)
*
* Korzysta z:
*   - crc16_table: Tablica lookup z wstępnie obliczonymi wartościami
************************************************************************/
void calculateCrc16(uint8_t *data, size_t length, char crc_out[2]) {
 8000860:	b480      	push	{r7}
 8000862:	b089      	sub	sp, #36	@ 0x24
 8000864:	af00      	add	r7, sp, #0
 8000866:	60f8      	str	r0, [r7, #12]
 8000868:	60b9      	str	r1, [r7, #8]
 800086a:	607a      	str	r2, [r7, #4]
    uint16_t crc = 0xFFFF; // wartość inicjująca
 800086c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000870:	83fb      	strh	r3, [r7, #30]

    for (size_t i = 0; i < length; i++) {
 8000872:	2300      	movs	r3, #0
 8000874:	61bb      	str	r3, [r7, #24]
 8000876:	e019      	b.n	80008ac <calculateCrc16+0x4c>
        uint8_t byte = data[i];
 8000878:	68fa      	ldr	r2, [r7, #12]
 800087a:	69bb      	ldr	r3, [r7, #24]
 800087c:	4413      	add	r3, r2
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	75fb      	strb	r3, [r7, #23]
        uint8_t table_index = (crc >> 8) ^ byte; // oblicz indeks tablicy
 8000882:	8bfb      	ldrh	r3, [r7, #30]
 8000884:	0a1b      	lsrs	r3, r3, #8
 8000886:	b29b      	uxth	r3, r3
 8000888:	b2da      	uxtb	r2, r3
 800088a:	7dfb      	ldrb	r3, [r7, #23]
 800088c:	4053      	eors	r3, r2
 800088e:	75bb      	strb	r3, [r7, #22]
        crc = (crc << 8) ^ crc16_table[table_index]; // zaktualizuj crc uzywajac wartosci stablicowanej
 8000890:	8bfb      	ldrh	r3, [r7, #30]
 8000892:	021b      	lsls	r3, r3, #8
 8000894:	b21a      	sxth	r2, r3
 8000896:	7dbb      	ldrb	r3, [r7, #22]
 8000898:	490f      	ldr	r1, [pc, #60]	@ (80008d8 <calculateCrc16+0x78>)
 800089a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800089e:	b21b      	sxth	r3, r3
 80008a0:	4053      	eors	r3, r2
 80008a2:	b21b      	sxth	r3, r3
 80008a4:	83fb      	strh	r3, [r7, #30]
    for (size_t i = 0; i < length; i++) {
 80008a6:	69bb      	ldr	r3, [r7, #24]
 80008a8:	3301      	adds	r3, #1
 80008aa:	61bb      	str	r3, [r7, #24]
 80008ac:	69ba      	ldr	r2, [r7, #24]
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	429a      	cmp	r2, r3
 80008b2:	d3e1      	bcc.n	8000878 <calculateCrc16+0x18>
    }
    crc_out[0] = ((crc >> 8) & 0xFF); // bajt po lewej
 80008b4:	8bfb      	ldrh	r3, [r7, #30]
 80008b6:	0a1b      	lsrs	r3, r3, #8
 80008b8:	b29b      	uxth	r3, r3
 80008ba:	b2da      	uxtb	r2, r3
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	701a      	strb	r2, [r3, #0]
    crc_out[1] = (crc & 0xFF);        // bajt po prawej
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	3301      	adds	r3, #1
 80008c4:	8bfa      	ldrh	r2, [r7, #30]
 80008c6:	b2d2      	uxtb	r2, r2
 80008c8:	701a      	strb	r2, [r3, #0]
}
 80008ca:	bf00      	nop
 80008cc:	3724      	adds	r7, #36	@ 0x24
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	20000000 	.word	0x20000000

080008dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000914 <MX_DMA_Init+0x38>)
 80008e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008e6:	4a0b      	ldr	r2, [pc, #44]	@ (8000914 <MX_DMA_Init+0x38>)
 80008e8:	f043 0301 	orr.w	r3, r3, #1
 80008ec:	6493      	str	r3, [r2, #72]	@ 0x48
 80008ee:	4b09      	ldr	r3, [pc, #36]	@ (8000914 <MX_DMA_Init+0x38>)
 80008f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008f2:	f003 0301 	and.w	r3, r3, #1
 80008f6:	607b      	str	r3, [r7, #4]
 80008f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2100      	movs	r1, #0
 80008fe:	200f      	movs	r0, #15
 8000900:	f001 fed3 	bl	80026aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000904:	200f      	movs	r0, #15
 8000906:	f001 feec 	bl	80026e2 <HAL_NVIC_EnableIRQ>

}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	40021000 	.word	0x40021000

08000918 <safeCompare>:
uint8_t received_char;
Receive_Frame ramka;


static bool safeCompare(const char* str1, const char* str2, size_t len)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af00      	add	r7, sp, #0
 800091e:	60f8      	str	r0, [r7, #12]
 8000920:	60b9      	str	r1, [r7, #8]
 8000922:	607a      	str	r2, [r7, #4]
	if(str1 == NULL || str2 == NULL)
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d002      	beq.n	8000930 <safeCompare+0x18>
 800092a:	68bb      	ldr	r3, [r7, #8]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d101      	bne.n	8000934 <safeCompare+0x1c>
	{
		return false;
 8000930:	2300      	movs	r3, #0
 8000932:	e00a      	b.n	800094a <safeCompare+0x32>
	}
	return memcmp(str1, str2, len) == 0;
 8000934:	687a      	ldr	r2, [r7, #4]
 8000936:	68b9      	ldr	r1, [r7, #8]
 8000938:	68f8      	ldr	r0, [r7, #12]
 800093a:	f007 fd25 	bl	8008388 <memcmp>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	bf0c      	ite	eq
 8000944:	2301      	moveq	r3, #1
 8000946:	2300      	movne	r3, #0
 8000948:	b2db      	uxtb	r3, r3
}
 800094a:	4618      	mov	r0, r3
 800094c:	3710      	adds	r7, #16
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
	...

08000954 <parseColor>:
* Korzysta z:
*   - color_map: Globalna tablica struktur ColorMap zawierająca:
*   - name: string z nazwą koloru
*   - value: wartość Color_t w formacie RGB565
************************************************************************/
bool parseColor(const char* color_name, Color_t* color) {
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	6039      	str	r1, [r7, #0]
    if (color_name == NULL || color == NULL) {
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d002      	beq.n	800096a <parseColor+0x16>
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d101      	bne.n	800096e <parseColor+0x1a>
        return false;
 800096a:	2300      	movs	r3, #0
 800096c:	e026      	b.n	80009bc <parseColor+0x68>
    }

    for (int i = 0; i < sizeof(color_map) / sizeof(ColorMap); i++) {
 800096e:	2300      	movs	r3, #0
 8000970:	60fb      	str	r3, [r7, #12]
 8000972:	e01f      	b.n	80009b4 <parseColor+0x60>
        size_t color_len = strlen(color_map[i].name); // Get the expected color name length
 8000974:	4a13      	ldr	r2, [pc, #76]	@ (80009c4 <parseColor+0x70>)
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800097c:	4618      	mov	r0, r3
 800097e:	f7ff fc27 	bl	80001d0 <strlen>
 8000982:	60b8      	str	r0, [r7, #8]
        if (safeCompare(color_name, color_map[i].name, color_len)) {
 8000984:	4a0f      	ldr	r2, [pc, #60]	@ (80009c4 <parseColor+0x70>)
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800098c:	68ba      	ldr	r2, [r7, #8]
 800098e:	4619      	mov	r1, r3
 8000990:	6878      	ldr	r0, [r7, #4]
 8000992:	f7ff ffc1 	bl	8000918 <safeCompare>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d008      	beq.n	80009ae <parseColor+0x5a>
            *color = color_map[i].value;
 800099c:	4a09      	ldr	r2, [pc, #36]	@ (80009c4 <parseColor+0x70>)
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	00db      	lsls	r3, r3, #3
 80009a2:	4413      	add	r3, r2
 80009a4:	889a      	ldrh	r2, [r3, #4]
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	801a      	strh	r2, [r3, #0]
            return true;
 80009aa:	2301      	movs	r3, #1
 80009ac:	e006      	b.n	80009bc <parseColor+0x68>
    for (int i = 0; i < sizeof(color_map) / sizeof(ColorMap); i++) {
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	3301      	adds	r3, #1
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	2b07      	cmp	r3, #7
 80009b8:	d9dc      	bls.n	8000974 <parseColor+0x20>
        }
    }
    return false;
 80009ba:	2300      	movs	r3, #0
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3710      	adds	r7, #16
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	080094c0 	.word	0x080094c0

080009c8 <resetFrameState>:
* Zmienne globalne:
*   - in_frame: Flaga oznaczająca czy jesteśmy w trakcie odbierania ramki
*   - escape_detected: Flaga oznaczająca wykrycie znaku escape
*   - bx_index: Indeks w buforze odbiorczym
************************************************************************/
static void resetFrameState() {
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
    in_frame = false;
 80009cc:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <resetFrameState+0x20>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	701a      	strb	r2, [r3, #0]
    escape_detected = false;
 80009d2:	4b06      	ldr	r3, [pc, #24]	@ (80009ec <resetFrameState+0x24>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	701a      	strb	r2, [r3, #0]
    bx_index = 0;
 80009d8:	4b05      	ldr	r3, [pc, #20]	@ (80009f0 <resetFrameState+0x28>)
 80009da:	2200      	movs	r2, #0
 80009dc:	601a      	str	r2, [r3, #0]
}
 80009de:	bf00      	nop
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr
 80009e8:	20000cb4 	.word	0x20000cb4
 80009ec:	20000cac 	.word	0x20000cac
 80009f0:	20000cb0 	.word	0x20000cb0

080009f4 <parseParameters>:
*      - Pomija białe znaki
*      - Wyodrębnia token do następnego przecinka
*      - Przetwarza token według odpowiedniego typu
*   4. Zwalnia va_list
************************************************************************/
bool parseParameters(const char* data, const char* format, ...) {
 80009f4:	b40e      	push	{r1, r2, r3}
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b099      	sub	sp, #100	@ 0x64
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
    if (!data || !format) {
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d002      	beq.n	8000a0a <parseParameters+0x16>
 8000a04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d101      	bne.n	8000a0e <parseParameters+0x1a>
        return false;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	e0b0      	b.n	8000b70 <parseParameters+0x17c>
    }
    va_list args;
    va_start(args, format);
 8000a0e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000a12:	647b      	str	r3, [r7, #68]	@ 0x44

    const char* data_ptr = data;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	65fb      	str	r3, [r7, #92]	@ 0x5c
    const char* fmt_ptr = format;
 8000a18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000a1a:	65bb      	str	r3, [r7, #88]	@ 0x58
    char token[51];
    size_t token_idx;

    while (*fmt_ptr) {
 8000a1c:	e09c      	b.n	8000b58 <parseParameters+0x164>

        while (isspace(*data_ptr)) data_ptr++;
 8000a1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a20:	3301      	adds	r3, #1
 8000a22:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000a24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	3301      	adds	r3, #1
 8000a2a:	4a55      	ldr	r2, [pc, #340]	@ (8000b80 <parseParameters+0x18c>)
 8000a2c:	4413      	add	r3, r2
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	f003 0308 	and.w	r3, r3, #8
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d1f2      	bne.n	8000a1e <parseParameters+0x2a>

        token_idx = 0;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	657b      	str	r3, [r7, #84]	@ 0x54


        while (*data_ptr && *data_ptr != ',' && token_idx < 49) {
 8000a3c:	e00a      	b.n	8000a54 <parseParameters+0x60>
            token[token_idx++] = *data_ptr++;
 8000a3e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000a40:	1c53      	adds	r3, r2, #1
 8000a42:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000a44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a46:	1c59      	adds	r1, r3, #1
 8000a48:	6579      	str	r1, [r7, #84]	@ 0x54
 8000a4a:	7812      	ldrb	r2, [r2, #0]
 8000a4c:	3360      	adds	r3, #96	@ 0x60
 8000a4e:	443b      	add	r3, r7
 8000a50:	f803 2c50 	strb.w	r2, [r3, #-80]
        while (*data_ptr && *data_ptr != ',' && token_idx < 49) {
 8000a54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d006      	beq.n	8000a6a <parseParameters+0x76>
 8000a5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	2b2c      	cmp	r3, #44	@ 0x2c
 8000a62:	d002      	beq.n	8000a6a <parseParameters+0x76>
 8000a64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a66:	2b30      	cmp	r3, #48	@ 0x30
 8000a68:	d9e9      	bls.n	8000a3e <parseParameters+0x4a>
        }
        token[token_idx] = '\0';
 8000a6a:	f107 0210 	add.w	r2, r7, #16
 8000a6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a70:	4413      	add	r3, r2
 8000a72:	2200      	movs	r2, #0
 8000a74:	701a      	strb	r2, [r3, #0]


        if (*data_ptr == ',') data_ptr++;
 8000a76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	2b2c      	cmp	r3, #44	@ 0x2c
 8000a7c:	d10c      	bne.n	8000a98 <parseParameters+0xa4>
 8000a7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a80:	3301      	adds	r3, #1
 8000a82:	65fb      	str	r3, [r7, #92]	@ 0x5c

        while (token_idx > 0 && isspace(token[token_idx - 1])) {
 8000a84:	e008      	b.n	8000a98 <parseParameters+0xa4>
            token[--token_idx] = '\0';
 8000a86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a88:	3b01      	subs	r3, #1
 8000a8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8000a8c:	f107 0210 	add.w	r2, r7, #16
 8000a90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a92:	4413      	add	r3, r2
 8000a94:	2200      	movs	r2, #0
 8000a96:	701a      	strb	r2, [r3, #0]
        while (token_idx > 0 && isspace(token[token_idx - 1])) {
 8000a98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d00d      	beq.n	8000aba <parseParameters+0xc6>
 8000a9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000aa0:	3b01      	subs	r3, #1
 8000aa2:	3360      	adds	r3, #96	@ 0x60
 8000aa4:	443b      	add	r3, r7
 8000aa6:	f813 3c50 	ldrb.w	r3, [r3, #-80]
 8000aaa:	3301      	adds	r3, #1
 8000aac:	4a34      	ldr	r2, [pc, #208]	@ (8000b80 <parseParameters+0x18c>)
 8000aae:	4413      	add	r3, r2
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	f003 0308 	and.w	r3, r3, #8
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d1e5      	bne.n	8000a86 <parseParameters+0x92>
        }
        switch (*fmt_ptr) {
 8000aba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	2b75      	cmp	r3, #117	@ 0x75
 8000ac0:	d006      	beq.n	8000ad0 <parseParameters+0xdc>
 8000ac2:	2b75      	cmp	r3, #117	@ 0x75
 8000ac4:	dc42      	bgt.n	8000b4c <parseParameters+0x158>
 8000ac6:	2b73      	cmp	r3, #115	@ 0x73
 8000ac8:	d01c      	beq.n	8000b04 <parseParameters+0x110>
 8000aca:	2b74      	cmp	r3, #116	@ 0x74
 8000acc:	d02d      	beq.n	8000b2a <parseParameters+0x136>
 8000ace:	e03d      	b.n	8000b4c <parseParameters+0x158>
            case 'u': {
                char* endptr;
                unsigned long val = strtoul(token, &endptr, 10);
 8000ad0:	f107 010c 	add.w	r1, r7, #12
 8000ad4:	f107 0310 	add.w	r3, r7, #16
 8000ad8:	220a      	movs	r2, #10
 8000ada:	4618      	mov	r0, r3
 8000adc:	f007 fa0c 	bl	8007ef8 <strtoul>
 8000ae0:	6538      	str	r0, [r7, #80]	@ 0x50
                if (*endptr || val > 255) {
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d102      	bne.n	8000af0 <parseParameters+0xfc>
 8000aea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000aec:	2bff      	cmp	r3, #255	@ 0xff
 8000aee:	d901      	bls.n	8000af4 <parseParameters+0x100>
                    va_end(args);
                    return false;
 8000af0:	2300      	movs	r3, #0
 8000af2:	e03d      	b.n	8000b70 <parseParameters+0x17c>
                }
                *va_arg(args, uint8_t*) = (uint8_t)val;
 8000af4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000af6:	1d1a      	adds	r2, r3, #4
 8000af8:	647a      	str	r2, [r7, #68]	@ 0x44
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000afe:	b2d2      	uxtb	r2, r2
 8000b00:	701a      	strb	r2, [r3, #0]
 8000b02:	e026      	b.n	8000b52 <parseParameters+0x15e>
                break;
            }
            case 's': {
                Color_t* color_ptr = va_arg(args, Color_t*);
 8000b04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000b06:	1d1a      	adds	r2, r3, #4
 8000b08:	647a      	str	r2, [r7, #68]	@ 0x44
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	64bb      	str	r3, [r7, #72]	@ 0x48
                if (!parseColor(token, color_ptr)) {
 8000b0e:	f107 0310 	add.w	r3, r7, #16
 8000b12:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8000b14:	4618      	mov	r0, r3
 8000b16:	f7ff ff1d 	bl	8000954 <parseColor>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	f083 0301 	eor.w	r3, r3, #1
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d014      	beq.n	8000b50 <parseParameters+0x15c>
                    va_end(args);
                    return false;
 8000b26:	2300      	movs	r3, #0
 8000b28:	e022      	b.n	8000b70 <parseParameters+0x17c>
                }
                break;
            }
            case 't': {
                char* ptr = va_arg(args, char*);
 8000b2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000b2c:	1d1a      	adds	r2, r3, #4
 8000b2e:	647a      	str	r2, [r7, #68]	@ 0x44
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	64fb      	str	r3, [r7, #76]	@ 0x4c
                strncpy(ptr, token, 50);
 8000b34:	f107 0310 	add.w	r3, r7, #16
 8000b38:	2232      	movs	r2, #50	@ 0x32
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000b3e:	f007 fc3b 	bl	80083b8 <strncpy>
                ptr[50] = '\0';
 8000b42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b44:	3332      	adds	r3, #50	@ 0x32
 8000b46:	2200      	movs	r2, #0
 8000b48:	701a      	strb	r2, [r3, #0]
                break;
 8000b4a:	e002      	b.n	8000b52 <parseParameters+0x15e>
            }
            default:
                va_end(args);
                return false;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	e00f      	b.n	8000b70 <parseParameters+0x17c>
                break;
 8000b50:	bf00      	nop
        }
        fmt_ptr++;
 8000b52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000b54:	3301      	adds	r3, #1
 8000b56:	65bb      	str	r3, [r7, #88]	@ 0x58
    while (*fmt_ptr) {
 8000b58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	f47f af61 	bne.w	8000a24 <parseParameters+0x30>
    }
    va_end(args);
    return !*data_ptr;
 8000b62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	bf0c      	ite	eq
 8000b6a:	2301      	moveq	r3, #1
 8000b6c:	2300      	movne	r3, #0
 8000b6e:	b2db      	uxtb	r3, r3
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3764      	adds	r7, #100	@ 0x64
 8000b74:	46bd      	mov	sp, r7
 8000b76:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000b7a:	b003      	add	sp, #12
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop
 8000b80:	08012944 	.word	0x08012944

08000b84 <clearFrame>:
*   - Parametry: (void* ptr, int value, size_t num)
*   - ptr: Wskaźnik na początek bloku pamięci
*   - value: Wartość do wypełnienia (0 dla wyzerowania)
*   - num: Liczba bajtów do wypełnienia
************************************************************************/
void clearFrame(Receive_Frame* frame) {
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
    if (frame) {
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d00d      	beq.n	8000bae <clearFrame+0x2a>
        memset(frame->data, 0, sizeof(frame->data));
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	3305      	adds	r3, #5
 8000b96:	2280      	movs	r2, #128	@ 0x80
 8000b98:	2100      	movs	r1, #0
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f007 fc04 	bl	80083a8 <memset>
        memset(frame->command, 0, sizeof(frame->command));
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	3302      	adds	r3, #2
 8000ba4:	2203      	movs	r2, #3
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f007 fbfd 	bl	80083a8 <memset>
    }
}
 8000bae:	bf00      	nop
 8000bb0:	3708      	adds	r7, #8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
	...

08000bb8 <executeONK>:
*      - Parametry: (x, y, r, color)
*
*   3. prepareFrame(): Wysyła odpowiedź w przypadku błędu
************************************************************************/
static void executeONK(Receive_Frame *frame)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b088      	sub	sp, #32
 8000bbc:	af04      	add	r7, sp, #16
 8000bbe:	6078      	str	r0, [r7, #4]
	uint8_t x = 0, y = 0, r = 0, filling = 0;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	73fb      	strb	r3, [r7, #15]
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	73bb      	strb	r3, [r7, #14]
 8000bc8:	2300      	movs	r3, #0
 8000bca:	737b      	strb	r3, [r7, #13]
 8000bcc:	2300      	movs	r3, #0
 8000bce:	733b      	strb	r3, [r7, #12]
	Color_t color = 0;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	817b      	strh	r3, [r7, #10]
    if (!parseParameters(frame->data, "uuuus", &x, &y, &r, &filling, &color))
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	1d58      	adds	r0, r3, #5
 8000bd8:	f107 010e 	add.w	r1, r7, #14
 8000bdc:	f107 020f 	add.w	r2, r7, #15
 8000be0:	f107 030a 	add.w	r3, r7, #10
 8000be4:	9302      	str	r3, [sp, #8]
 8000be6:	f107 030c 	add.w	r3, r7, #12
 8000bea:	9301      	str	r3, [sp, #4]
 8000bec:	f107 030d 	add.w	r3, r7, #13
 8000bf0:	9300      	str	r3, [sp, #0]
 8000bf2:	460b      	mov	r3, r1
 8000bf4:	4917      	ldr	r1, [pc, #92]	@ (8000c54 <executeONK+0x9c>)
 8000bf6:	f7ff fefd 	bl	80009f4 <parseParameters>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	f083 0301 	eor.w	r3, r3, #1
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d009      	beq.n	8000c1a <executeONK+0x62>
    {
		prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->data);
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	3305      	adds	r3, #5
 8000c0a:	9300      	str	r3, [sp, #0]
 8000c0c:	4b12      	ldr	r3, [pc, #72]	@ (8000c58 <executeONK+0xa0>)
 8000c0e:	4a13      	ldr	r2, [pc, #76]	@ (8000c5c <executeONK+0xa4>)
 8000c10:	2167      	movs	r1, #103	@ 0x67
 8000c12:	2068      	movs	r0, #104	@ 0x68
 8000c14:	f000 fad8 	bl	80011c8 <prepareFrame>
 8000c18:	e019      	b.n	8000c4e <executeONK+0x96>
        return;
    }
	switch(filling)
 8000c1a:	7b3b      	ldrb	r3, [r7, #12]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d002      	beq.n	8000c26 <executeONK+0x6e>
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d00a      	beq.n	8000c3a <executeONK+0x82>
 8000c24:	e013      	b.n	8000c4e <executeONK+0x96>
	{
	case 0:
		hagl_draw_circle(x, y, r, color);
 8000c26:	7bfb      	ldrb	r3, [r7, #15]
 8000c28:	b218      	sxth	r0, r3
 8000c2a:	7bbb      	ldrb	r3, [r7, #14]
 8000c2c:	b219      	sxth	r1, r3
 8000c2e:	7b7b      	ldrb	r3, [r7, #13]
 8000c30:	b21a      	sxth	r2, r3
 8000c32:	897b      	ldrh	r3, [r7, #10]
 8000c34:	f006 fc64 	bl	8007500 <hagl_draw_circle>
		break;
 8000c38:	e009      	b.n	8000c4e <executeONK+0x96>
	case 1:
		hagl_fill_circle(x, y, r, color);
 8000c3a:	7bfb      	ldrb	r3, [r7, #15]
 8000c3c:	b218      	sxth	r0, r3
 8000c3e:	7bbb      	ldrb	r3, [r7, #14]
 8000c40:	b219      	sxth	r1, r3
 8000c42:	7b7b      	ldrb	r3, [r7, #13]
 8000c44:	b21a      	sxth	r2, r3
 8000c46:	897b      	ldrh	r3, [r7, #10]
 8000c48:	f006 fd89 	bl	800775e <hagl_fill_circle>
		break;
 8000c4c:	bf00      	nop
	}
}
 8000c4e:	3710      	adds	r7, #16
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	08009424 	.word	0x08009424
 8000c58:	0800942c 	.word	0x0800942c
 8000c5c:	08009440 	.word	0x08009440

08000c60 <executeONP>:
*   2. hagl_draw_rectangle() / hagl_fill_rectangle():
*      Funkcje HAGL do rysowania prostokątów
*      - Parametry: (x, y, width, height, color)
************************************************************************/
static void executeONP(Receive_Frame *frame)
{
 8000c60:	b590      	push	{r4, r7, lr}
 8000c62:	b089      	sub	sp, #36	@ 0x24
 8000c64:	af04      	add	r7, sp, #16
 8000c66:	6078      	str	r0, [r7, #4]
	uint8_t x = 0, y = 0, width = 0, height = 0, filling = 0;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	73fb      	strb	r3, [r7, #15]
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	73bb      	strb	r3, [r7, #14]
 8000c70:	2300      	movs	r3, #0
 8000c72:	737b      	strb	r3, [r7, #13]
 8000c74:	2300      	movs	r3, #0
 8000c76:	733b      	strb	r3, [r7, #12]
 8000c78:	2300      	movs	r3, #0
 8000c7a:	72fb      	strb	r3, [r7, #11]
	Color_t color = 0;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	813b      	strh	r3, [r7, #8]
	if (!parseParameters(frame->data, "uuuuus", &x, &y, &width, &height, &filling, &color)) {
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	1d58      	adds	r0, r3, #5
 8000c84:	f107 010e 	add.w	r1, r7, #14
 8000c88:	f107 020f 	add.w	r2, r7, #15
 8000c8c:	f107 0308 	add.w	r3, r7, #8
 8000c90:	9303      	str	r3, [sp, #12]
 8000c92:	f107 030b 	add.w	r3, r7, #11
 8000c96:	9302      	str	r3, [sp, #8]
 8000c98:	f107 030c 	add.w	r3, r7, #12
 8000c9c:	9301      	str	r3, [sp, #4]
 8000c9e:	f107 030d 	add.w	r3, r7, #13
 8000ca2:	9300      	str	r3, [sp, #0]
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	491c      	ldr	r1, [pc, #112]	@ (8000d18 <executeONP+0xb8>)
 8000ca8:	f7ff fea4 	bl	80009f4 <parseParameters>
 8000cac:	4603      	mov	r3, r0
 8000cae:	f083 0301 	eor.w	r3, r3, #1
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d009      	beq.n	8000ccc <executeONP+0x6c>
		prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->data);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	3305      	adds	r3, #5
 8000cbc:	9300      	str	r3, [sp, #0]
 8000cbe:	4b17      	ldr	r3, [pc, #92]	@ (8000d1c <executeONP+0xbc>)
 8000cc0:	4a17      	ldr	r2, [pc, #92]	@ (8000d20 <executeONP+0xc0>)
 8000cc2:	2167      	movs	r1, #103	@ 0x67
 8000cc4:	2068      	movs	r0, #104	@ 0x68
 8000cc6:	f000 fa7f 	bl	80011c8 <prepareFrame>
 8000cca:	e021      	b.n	8000d10 <executeONP+0xb0>
		return;
	}

	switch(filling)
 8000ccc:	7afb      	ldrb	r3, [r7, #11]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d002      	beq.n	8000cd8 <executeONP+0x78>
 8000cd2:	2b01      	cmp	r3, #1
 8000cd4:	d00e      	beq.n	8000cf4 <executeONP+0x94>
 8000cd6:	e01b      	b.n	8000d10 <executeONP+0xb0>
	{
	case 0:
		hagl_draw_rectangle(x, y, width, height, color);
 8000cd8:	7bfb      	ldrb	r3, [r7, #15]
 8000cda:	b218      	sxth	r0, r3
 8000cdc:	7bbb      	ldrb	r3, [r7, #14]
 8000cde:	b219      	sxth	r1, r3
 8000ce0:	7b7b      	ldrb	r3, [r7, #13]
 8000ce2:	b21a      	sxth	r2, r3
 8000ce4:	7b3b      	ldrb	r3, [r7, #12]
 8000ce6:	b21c      	sxth	r4, r3
 8000ce8:	893b      	ldrh	r3, [r7, #8]
 8000cea:	9300      	str	r3, [sp, #0]
 8000cec:	4623      	mov	r3, r4
 8000cee:	f006 f957 	bl	8006fa0 <hagl_draw_rectangle>
		break;
 8000cf2:	e00d      	b.n	8000d10 <executeONP+0xb0>
	case 1:
		hagl_fill_rectangle(x, y, width, height, color);
 8000cf4:	7bfb      	ldrb	r3, [r7, #15]
 8000cf6:	b218      	sxth	r0, r3
 8000cf8:	7bbb      	ldrb	r3, [r7, #14]
 8000cfa:	b219      	sxth	r1, r3
 8000cfc:	7b7b      	ldrb	r3, [r7, #13]
 8000cfe:	b21a      	sxth	r2, r3
 8000d00:	7b3b      	ldrb	r3, [r7, #12]
 8000d02:	b21c      	sxth	r4, r3
 8000d04:	893b      	ldrh	r3, [r7, #8]
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	4623      	mov	r3, r4
 8000d0a:	f006 f9cf 	bl	80070ac <hagl_fill_rectangle>
		break;
 8000d0e:	bf00      	nop
	}
}
 8000d10:	3714      	adds	r7, #20
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd90      	pop	{r4, r7, pc}
 8000d16:	bf00      	nop
 8000d18:	08009444 	.word	0x08009444
 8000d1c:	0800942c 	.word	0x0800942c
 8000d20:	08009440 	.word	0x08009440

08000d24 <executeONT>:
*   2. hagl_draw_triangle() / hagl_fill_triangle():
*      Funkcje HAGL do rysowania trójkątów
*      - Parametry: (x1,y1, x2,y2, x3,y3, color)
************************************************************************/
static void executeONT(Receive_Frame *frame)
{
 8000d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d26:	b08d      	sub	sp, #52	@ 0x34
 8000d28:	af06      	add	r7, sp, #24
 8000d2a:	6078      	str	r0, [r7, #4]
    uint8_t x1 = 0, y1 = 0, x2 = 0, y2 = 0, x3 = 0, y3 = 0, filling = 0;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	75fb      	strb	r3, [r7, #23]
 8000d30:	2300      	movs	r3, #0
 8000d32:	75bb      	strb	r3, [r7, #22]
 8000d34:	2300      	movs	r3, #0
 8000d36:	757b      	strb	r3, [r7, #21]
 8000d38:	2300      	movs	r3, #0
 8000d3a:	753b      	strb	r3, [r7, #20]
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	74fb      	strb	r3, [r7, #19]
 8000d40:	2300      	movs	r3, #0
 8000d42:	74bb      	strb	r3, [r7, #18]
 8000d44:	2300      	movs	r3, #0
 8000d46:	747b      	strb	r3, [r7, #17]
    Color_t color = 0;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	81fb      	strh	r3, [r7, #14]
    if (!parseParameters(frame->data, "uuuuuuus", &x1, &y1, &x2, &y2, &x3, &y3, &filling, &color))
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	1d58      	adds	r0, r3, #5
 8000d50:	f107 0116 	add.w	r1, r7, #22
 8000d54:	f107 0217 	add.w	r2, r7, #23
 8000d58:	f107 030e 	add.w	r3, r7, #14
 8000d5c:	9305      	str	r3, [sp, #20]
 8000d5e:	f107 0311 	add.w	r3, r7, #17
 8000d62:	9304      	str	r3, [sp, #16]
 8000d64:	f107 0312 	add.w	r3, r7, #18
 8000d68:	9303      	str	r3, [sp, #12]
 8000d6a:	f107 0313 	add.w	r3, r7, #19
 8000d6e:	9302      	str	r3, [sp, #8]
 8000d70:	f107 0314 	add.w	r3, r7, #20
 8000d74:	9301      	str	r3, [sp, #4]
 8000d76:	f107 0315 	add.w	r3, r7, #21
 8000d7a:	9300      	str	r3, [sp, #0]
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	4924      	ldr	r1, [pc, #144]	@ (8000e10 <executeONT+0xec>)
 8000d80:	f7ff fe38 	bl	80009f4 <parseParameters>
 8000d84:	4603      	mov	r3, r0
 8000d86:	f083 0301 	eor.w	r3, r3, #1
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d009      	beq.n	8000da4 <executeONT+0x80>
    {
		prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->data);
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	3305      	adds	r3, #5
 8000d94:	9300      	str	r3, [sp, #0]
 8000d96:	4b1f      	ldr	r3, [pc, #124]	@ (8000e14 <executeONT+0xf0>)
 8000d98:	4a1f      	ldr	r2, [pc, #124]	@ (8000e18 <executeONT+0xf4>)
 8000d9a:	2167      	movs	r1, #103	@ 0x67
 8000d9c:	2068      	movs	r0, #104	@ 0x68
 8000d9e:	f000 fa13 	bl	80011c8 <prepareFrame>
 8000da2:	e031      	b.n	8000e08 <executeONT+0xe4>
        return;
    }
    switch(filling)
 8000da4:	7c7b      	ldrb	r3, [r7, #17]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d002      	beq.n	8000db0 <executeONT+0x8c>
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d016      	beq.n	8000ddc <executeONT+0xb8>
 8000dae:	e02b      	b.n	8000e08 <executeONT+0xe4>
    {
        case 0:
            hagl_draw_triangle(x1, y1, x2, y2, x3, y3, color);
 8000db0:	7dfb      	ldrb	r3, [r7, #23]
 8000db2:	b218      	sxth	r0, r3
 8000db4:	7dbb      	ldrb	r3, [r7, #22]
 8000db6:	b21c      	sxth	r4, r3
 8000db8:	7d7b      	ldrb	r3, [r7, #21]
 8000dba:	b21d      	sxth	r5, r3
 8000dbc:	7d3b      	ldrb	r3, [r7, #20]
 8000dbe:	b21e      	sxth	r6, r3
 8000dc0:	7cfb      	ldrb	r3, [r7, #19]
 8000dc2:	b21b      	sxth	r3, r3
 8000dc4:	7cba      	ldrb	r2, [r7, #18]
 8000dc6:	b212      	sxth	r2, r2
 8000dc8:	89f9      	ldrh	r1, [r7, #14]
 8000dca:	9102      	str	r1, [sp, #8]
 8000dcc:	9201      	str	r2, [sp, #4]
 8000dce:	9300      	str	r3, [sp, #0]
 8000dd0:	4633      	mov	r3, r6
 8000dd2:	462a      	mov	r2, r5
 8000dd4:	4621      	mov	r1, r4
 8000dd6:	f006 ff4d 	bl	8007c74 <hagl_draw_triangle>
            break;
 8000dda:	e015      	b.n	8000e08 <executeONT+0xe4>
        case 1:
            hagl_fill_triangle(x1, y1, x2, y2, x3, y3, color);
 8000ddc:	7dfb      	ldrb	r3, [r7, #23]
 8000dde:	b218      	sxth	r0, r3
 8000de0:	7dbb      	ldrb	r3, [r7, #22]
 8000de2:	b21c      	sxth	r4, r3
 8000de4:	7d7b      	ldrb	r3, [r7, #21]
 8000de6:	b21d      	sxth	r5, r3
 8000de8:	7d3b      	ldrb	r3, [r7, #20]
 8000dea:	b21e      	sxth	r6, r3
 8000dec:	7cfb      	ldrb	r3, [r7, #19]
 8000dee:	b21b      	sxth	r3, r3
 8000df0:	7cba      	ldrb	r2, [r7, #18]
 8000df2:	b212      	sxth	r2, r2
 8000df4:	89f9      	ldrh	r1, [r7, #14]
 8000df6:	9102      	str	r1, [sp, #8]
 8000df8:	9201      	str	r2, [sp, #4]
 8000dfa:	9300      	str	r3, [sp, #0]
 8000dfc:	4633      	mov	r3, r6
 8000dfe:	462a      	mov	r2, r5
 8000e00:	4621      	mov	r1, r4
 8000e02:	f006 ff5d 	bl	8007cc0 <hagl_fill_triangle>
            break;
 8000e06:	bf00      	nop
    }
}
 8000e08:	371c      	adds	r7, #28
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	0800944c 	.word	0x0800944c
 8000e14:	0800942c 	.word	0x0800942c
 8000e18:	08009440 	.word	0x08009440

08000e1c <executeONN>:
*      - Parametry: (wtext, x, y, color, font)
*      - Dostępne fonty: font5x7, font5x8, font6x9

************************************************************************/
static void executeONN(Receive_Frame *frame)
{
 8000e1c:	b590      	push	{r4, r7, lr}
 8000e1e:	b0cb      	sub	sp, #300	@ 0x12c
 8000e20:	af04      	add	r7, sp, #16
 8000e22:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e26:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000e2a:	6018      	str	r0, [r3, #0]
    char text[50] = {0};
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000e32:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000e36:	222e      	movs	r2, #46	@ 0x2e
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f007 fab4 	bl	80083a8 <memset>
    wchar_t wtext[50] = {0};
 8000e40:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000e48:	4618      	mov	r0, r3
 8000e4a:	23c8      	movs	r3, #200	@ 0xc8
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	2100      	movs	r1, #0
 8000e50:	f007 faaa 	bl	80083a8 <memset>
    uint8_t x = 0, y = 0, fontSize = 0, speed = 0;
 8000e54:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e58:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	701a      	strb	r2, [r3, #0]
 8000e60:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e64:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8000e68:	2200      	movs	r2, #0
 8000e6a:	701a      	strb	r2, [r3, #0]
 8000e6c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e70:	f2a3 130b 	subw	r3, r3, #267	@ 0x10b
 8000e74:	2200      	movs	r2, #0
 8000e76:	701a      	strb	r2, [r3, #0]
 8000e78:	2300      	movs	r3, #0
 8000e7a:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
    Color_t color = BLACK;
 8000e7e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e82:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8000e86:	2200      	movs	r2, #0
 8000e88:	801a      	strh	r2, [r3, #0]

    if (!parseParameters(frame->data, "uuust", &x, &y, &fontSize, &color, text)) {
 8000e8a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e8e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	1d58      	adds	r0, r3, #5
 8000e96:	f107 010e 	add.w	r1, r7, #14
 8000e9a:	f107 020f 	add.w	r2, r7, #15
 8000e9e:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8000ea2:	9302      	str	r3, [sp, #8]
 8000ea4:	f107 030a 	add.w	r3, r7, #10
 8000ea8:	9301      	str	r3, [sp, #4]
 8000eaa:	f107 030d 	add.w	r3, r7, #13
 8000eae:	9300      	str	r3, [sp, #0]
 8000eb0:	460b      	mov	r3, r1
 8000eb2:	4951      	ldr	r1, [pc, #324]	@ (8000ff8 <executeONN+0x1dc>)
 8000eb4:	f7ff fd9e 	bl	80009f4 <parseParameters>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	f083 0301 	eor.w	r3, r3, #1
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d00d      	beq.n	8000ee0 <executeONN+0xc4>
        prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->data);
 8000ec4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000ec8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	3305      	adds	r3, #5
 8000ed0:	9300      	str	r3, [sp, #0]
 8000ed2:	4b4a      	ldr	r3, [pc, #296]	@ (8000ffc <executeONN+0x1e0>)
 8000ed4:	4a4a      	ldr	r2, [pc, #296]	@ (8001000 <executeONN+0x1e4>)
 8000ed6:	2167      	movs	r1, #103	@ 0x67
 8000ed8:	2068      	movs	r0, #104	@ 0x68
 8000eda:	f000 f975 	bl	80011c8 <prepareFrame>
 8000ede:	e087      	b.n	8000ff0 <executeONN+0x1d4>
        return;
    }
    size_t textLen = strlen(text);
 8000ee0:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff f973 	bl	80001d0 <strlen>
 8000eea:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
    for(size_t i = 0; i < textLen && i < 50; i++) {
 8000eee:	2300      	movs	r3, #0
 8000ef0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000ef4:	e013      	b.n	8000f1e <executeONN+0x102>
        wtext[i] = (wchar_t)text[i];
 8000ef6:	f107 02d8 	add.w	r2, r7, #216	@ 0xd8
 8000efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000efe:	4413      	add	r3, r2
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	4619      	mov	r1, r3
 8000f04:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000f0c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8000f10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(size_t i = 0; i < textLen && i < 50; i++) {
 8000f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000f18:	3301      	adds	r3, #1
 8000f1a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000f1e:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8000f22:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d203      	bcs.n	8000f32 <executeONN+0x116>
 8000f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000f2e:	2b31      	cmp	r3, #49	@ 0x31
 8000f30:	d9e1      	bls.n	8000ef6 <executeONN+0xda>
    }
    wtext[textLen] = L'\0';
 8000f32:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000f3a:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8000f3e:	2100      	movs	r1, #0
 8000f40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    switch(fontSize)
 8000f44:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f48:	f2a3 130b 	subw	r3, r3, #267	@ 0x10b
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b03      	cmp	r3, #3
 8000f50:	d036      	beq.n	8000fc0 <executeONN+0x1a4>
 8000f52:	2b03      	cmp	r3, #3
 8000f54:	dc4c      	bgt.n	8000ff0 <executeONN+0x1d4>
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d002      	beq.n	8000f60 <executeONN+0x144>
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d018      	beq.n	8000f90 <executeONN+0x174>
 8000f5e:	e047      	b.n	8000ff0 <executeONN+0x1d4>
    {
        case 1:
            hagl_put_text(wtext, x, y, color, font5x7);
 8000f60:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f64:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	b219      	sxth	r1, r3
 8000f6c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f70:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	b21a      	sxth	r2, r3
 8000f78:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f7c:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8000f80:	881b      	ldrh	r3, [r3, #0]
 8000f82:	f107 0010 	add.w	r0, r7, #16
 8000f86:	4c1f      	ldr	r4, [pc, #124]	@ (8001004 <executeONN+0x1e8>)
 8000f88:	9400      	str	r4, [sp, #0]
 8000f8a:	f006 fa31 	bl	80073f0 <hagl_put_text>
            break;
 8000f8e:	e02f      	b.n	8000ff0 <executeONN+0x1d4>
        case 2:
            hagl_put_text(wtext, x, y, color, font5x8);
 8000f90:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000f94:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	b219      	sxth	r1, r3
 8000f9c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000fa0:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	b21a      	sxth	r2, r3
 8000fa8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000fac:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8000fb0:	881b      	ldrh	r3, [r3, #0]
 8000fb2:	f107 0010 	add.w	r0, r7, #16
 8000fb6:	4c14      	ldr	r4, [pc, #80]	@ (8001008 <executeONN+0x1ec>)
 8000fb8:	9400      	str	r4, [sp, #0]
 8000fba:	f006 fa19 	bl	80073f0 <hagl_put_text>
            break;
 8000fbe:	e017      	b.n	8000ff0 <executeONN+0x1d4>
        case 3:
            hagl_put_text(wtext, x, y, color, font6x9);
 8000fc0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000fc4:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	b219      	sxth	r1, r3
 8000fcc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000fd0:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	b21a      	sxth	r2, r3
 8000fd8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000fdc:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8000fe0:	881b      	ldrh	r3, [r3, #0]
 8000fe2:	f107 0010 	add.w	r0, r7, #16
 8000fe6:	4c09      	ldr	r4, [pc, #36]	@ (800100c <executeONN+0x1f0>)
 8000fe8:	9400      	str	r4, [sp, #0]
 8000fea:	f006 fa01 	bl	80073f0 <hagl_put_text>
            break;
 8000fee:	bf00      	nop
    }
}
 8000ff0:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd90      	pop	{r4, r7, pc}
 8000ff8:	08009458 	.word	0x08009458
 8000ffc:	0800942c 	.word	0x0800942c
 8001000:	08009440 	.word	0x08009440
 8001004:	08009500 	.word	0x08009500
 8001008:	0800ca08 	.word	0x0800ca08
 800100c:	0800f8ac 	.word	0x0800f8ac

08001010 <executeOFF>:
*     - Używa hagl_fill_rectangle(0,0, LCD_WIDTH, LCD_HEIGHT, BLACK)
*
*   TODO: Naprawienie problemu z wyłączaniem podświetlenia
************************************************************************/
static void executeOFF(Receive_Frame *frame)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af02      	add	r7, sp, #8
 8001016:	6078      	str	r0, [r7, #4]

	switch(frame->data[0])
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	795b      	ldrb	r3, [r3, #5]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d002      	beq.n	8001026 <executeOFF+0x16>
 8001020:	2b01      	cmp	r3, #1
 8001022:	d006      	beq.n	8001032 <executeOFF+0x22>
		break;
	case 1:
		hagl_fill_rectangle(0,0, LCD_WIDTH, LCD_HEIGHT, BLACK);
		break;
	}
}
 8001024:	e00e      	b.n	8001044 <executeOFF+0x34>
		HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_RESET); //TODO sprawdzić dlaczego nie działa
 8001026:	2200      	movs	r2, #0
 8001028:	2102      	movs	r1, #2
 800102a:	4808      	ldr	r0, [pc, #32]	@ (800104c <executeOFF+0x3c>)
 800102c:	f001 ff94 	bl	8002f58 <HAL_GPIO_WritePin>
		break;
 8001030:	e008      	b.n	8001044 <executeOFF+0x34>
		hagl_fill_rectangle(0,0, LCD_WIDTH, LCD_HEIGHT, BLACK);
 8001032:	2300      	movs	r3, #0
 8001034:	9300      	str	r3, [sp, #0]
 8001036:	2380      	movs	r3, #128	@ 0x80
 8001038:	22a0      	movs	r2, #160	@ 0xa0
 800103a:	2100      	movs	r1, #0
 800103c:	2000      	movs	r0, #0
 800103e:	f006 f835 	bl	80070ac <hagl_fill_rectangle>
		break;
 8001042:	bf00      	nop
}
 8001044:	bf00      	nop
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	48000400 	.word	0x48000400

08001050 <isWithinBounds>:
* Korzysta z:
*   - LCD_WIDTH: Stała określająca szerokość ekranu
*   - LCD_HEIGHT: Stała określająca wysokość ekranu
************************************************************************/
bool isWithinBounds(int x, int y)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
	return (x >= 0 && x < LCD_WIDTH)&&(y >= 0 && y < LCD_HEIGHT);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2b00      	cmp	r3, #0
 800105e:	db0a      	blt.n	8001076 <isWithinBounds+0x26>
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2b9f      	cmp	r3, #159	@ 0x9f
 8001064:	dc07      	bgt.n	8001076 <isWithinBounds+0x26>
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	2b00      	cmp	r3, #0
 800106a:	db04      	blt.n	8001076 <isWithinBounds+0x26>
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001070:	dc01      	bgt.n	8001076 <isWithinBounds+0x26>
 8001072:	2301      	movs	r3, #1
 8001074:	e000      	b.n	8001078 <isWithinBounds+0x28>
 8001076:	2300      	movs	r3, #0
 8001078:	f003 0301 	and.w	r3, r3, #1
 800107c:	b2db      	uxtb	r3, r3
}
 800107e:	4618      	mov	r0, r3
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
	...

0800108c <parseCoordinates>:
*      - Kolejne z NULL
*
*   3. atoi(): Konwertuje string na int
************************************************************************/
bool parseCoordinates(const char *data, int *x, int *y)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b0a6      	sub	sp, #152	@ 0x98
 8001090:	af00      	add	r7, sp, #0
 8001092:	60f8      	str	r0, [r7, #12]
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	607a      	str	r2, [r7, #4]
	char *token;
	    char data_copy[MAX_DATA_SIZE];
	    strncpy(data_copy, data, MAX_DATA_SIZE);
 8001098:	f107 0314 	add.w	r3, r7, #20
 800109c:	2280      	movs	r2, #128	@ 0x80
 800109e:	68f9      	ldr	r1, [r7, #12]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f007 f989 	bl	80083b8 <strncpy>

	    token = strtok(data_copy, ",");
 80010a6:	f107 0314 	add.w	r3, r7, #20
 80010aa:	4915      	ldr	r1, [pc, #84]	@ (8001100 <parseCoordinates+0x74>)
 80010ac:	4618      	mov	r0, r3
 80010ae:	f007 f997 	bl	80083e0 <strtok>
 80010b2:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
	    if (token == NULL) {
 80010b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d101      	bne.n	80010c2 <parseCoordinates+0x36>
	        return false;
 80010be:	2300      	movs	r3, #0
 80010c0:	e01a      	b.n	80010f8 <parseCoordinates+0x6c>
	    }
	    *x = atoi(token);
 80010c2:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80010c6:	f006 fe21 	bl	8007d0c <atoi>
 80010ca:	4602      	mov	r2, r0
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	601a      	str	r2, [r3, #0]

	    token = strtok(NULL, ",");
 80010d0:	490b      	ldr	r1, [pc, #44]	@ (8001100 <parseCoordinates+0x74>)
 80010d2:	2000      	movs	r0, #0
 80010d4:	f007 f984 	bl	80083e0 <strtok>
 80010d8:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
	    if (token == NULL) {
 80010dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d101      	bne.n	80010e8 <parseCoordinates+0x5c>
	        return false;
 80010e4:	2300      	movs	r3, #0
 80010e6:	e007      	b.n	80010f8 <parseCoordinates+0x6c>
	    }
	    *y = atoi(token);
 80010e8:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80010ec:	f006 fe0e 	bl	8007d0c <atoi>
 80010f0:	4602      	mov	r2, r0
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	601a      	str	r2, [r3, #0]

	    return true;
 80010f6:	2301      	movs	r3, #1
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3798      	adds	r7, #152	@ 0x98
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	08009460 	.word	0x08009460

08001104 <byteStuffing>:
*   '}' 			 	-> "}]"
*   '~'              	-> "}^"
*   '`'              	-> "}&"

************************************************************************/
size_t byteStuffing(uint8_t *input, size_t input_len, uint8_t *output) {
 8001104:	b480      	push	{r7}
 8001106:	b087      	sub	sp, #28
 8001108:	af00      	add	r7, sp, #0
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	607a      	str	r2, [r7, #4]
    size_t j = 0;
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]
    for (size_t i = 0; i < input_len; i++) {
 8001114:	2300      	movs	r3, #0
 8001116:	613b      	str	r3, [r7, #16]
 8001118:	e04b      	b.n	80011b2 <byteStuffing+0xae>
        if (input[i] == ESCAPE_CHAR) {
 800111a:	68fa      	ldr	r2, [r7, #12]
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	4413      	add	r3, r2
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	2b7d      	cmp	r3, #125	@ 0x7d
 8001124:	d10e      	bne.n	8001144 <byteStuffing+0x40>
            output[j++] = ESCAPE_CHAR;
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	1c5a      	adds	r2, r3, #1
 800112a:	617a      	str	r2, [r7, #20]
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	4413      	add	r3, r2
 8001130:	227d      	movs	r2, #125	@ 0x7d
 8001132:	701a      	strb	r2, [r3, #0]
            output[j++] = ESCAPE_CHAR_STUFF;
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	1c5a      	adds	r2, r3, #1
 8001138:	617a      	str	r2, [r7, #20]
 800113a:	687a      	ldr	r2, [r7, #4]
 800113c:	4413      	add	r3, r2
 800113e:	225d      	movs	r2, #93	@ 0x5d
 8001140:	701a      	strb	r2, [r3, #0]
 8001142:	e033      	b.n	80011ac <byteStuffing+0xa8>
        } else if (input[i] == FRAME_START) {
 8001144:	68fa      	ldr	r2, [r7, #12]
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	4413      	add	r3, r2
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	2b7e      	cmp	r3, #126	@ 0x7e
 800114e:	d10e      	bne.n	800116e <byteStuffing+0x6a>
            output[j++] = ESCAPE_CHAR;
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	1c5a      	adds	r2, r3, #1
 8001154:	617a      	str	r2, [r7, #20]
 8001156:	687a      	ldr	r2, [r7, #4]
 8001158:	4413      	add	r3, r2
 800115a:	227d      	movs	r2, #125	@ 0x7d
 800115c:	701a      	strb	r2, [r3, #0]
            output[j++] = FRAME_START_STUFF;
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	1c5a      	adds	r2, r3, #1
 8001162:	617a      	str	r2, [r7, #20]
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	4413      	add	r3, r2
 8001168:	225e      	movs	r2, #94	@ 0x5e
 800116a:	701a      	strb	r2, [r3, #0]
 800116c:	e01e      	b.n	80011ac <byteStuffing+0xa8>
        } else if (input[i] == FRAME_END) {
 800116e:	68fa      	ldr	r2, [r7, #12]
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	4413      	add	r3, r2
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b60      	cmp	r3, #96	@ 0x60
 8001178:	d10e      	bne.n	8001198 <byteStuffing+0x94>
            output[j++] = ESCAPE_CHAR;
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	1c5a      	adds	r2, r3, #1
 800117e:	617a      	str	r2, [r7, #20]
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	4413      	add	r3, r2
 8001184:	227d      	movs	r2, #125	@ 0x7d
 8001186:	701a      	strb	r2, [r3, #0]
            output[j++] = FRAME_END_STUFF;
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	1c5a      	adds	r2, r3, #1
 800118c:	617a      	str	r2, [r7, #20]
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	4413      	add	r3, r2
 8001192:	2226      	movs	r2, #38	@ 0x26
 8001194:	701a      	strb	r2, [r3, #0]
 8001196:	e009      	b.n	80011ac <byteStuffing+0xa8>
        } else {
            output[j++] = input[i];
 8001198:	68fa      	ldr	r2, [r7, #12]
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	441a      	add	r2, r3
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	1c59      	adds	r1, r3, #1
 80011a2:	6179      	str	r1, [r7, #20]
 80011a4:	6879      	ldr	r1, [r7, #4]
 80011a6:	440b      	add	r3, r1
 80011a8:	7812      	ldrb	r2, [r2, #0]
 80011aa:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < input_len; i++) {
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	3301      	adds	r3, #1
 80011b0:	613b      	str	r3, [r7, #16]
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d3af      	bcc.n	800111a <byteStuffing+0x16>
        }
    }
    return j;
 80011ba:	697b      	ldr	r3, [r7, #20]
}
 80011bc:	4618      	mov	r0, r3
 80011be:	371c      	adds	r7, #28
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <prepareFrame>:
*   4. Konwertuje CRC na hex
*   5. Przygotowuje payload
*   6. Wykonuje byte stuffing
*   7. Wysyła ramkę
************************************************************************/
void prepareFrame(uint8_t sender, uint8_t receiver, const char *command, const char *format, ...) {
 80011c8:	b408      	push	{r3}
 80011ca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011ce:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80011d2:	af02      	add	r7, sp, #8
 80011d4:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 80011d8:	f5a3 7330 	sub.w	r3, r3, #704	@ 0x2c0
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 80011e2:	f2a3 23b9 	subw	r3, r3, #697	@ 0x2b9
 80011e6:	4602      	mov	r2, r0
 80011e8:	701a      	strb	r2, [r3, #0]
 80011ea:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 80011ee:	f2a3 23ba 	subw	r3, r3, #698	@ 0x2ba
 80011f2:	460a      	mov	r2, r1
 80011f4:	701a      	strb	r2, [r3, #0]
 80011f6:	466b      	mov	r3, sp
 80011f8:	461e      	mov	r6, r3
    Frame frame = {0};
 80011fa:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80011fe:	228a      	movs	r2, #138	@ 0x8a
 8001200:	2100      	movs	r1, #0
 8001202:	4618      	mov	r0, r3
 8001204:	f007 f8d0 	bl	80083a8 <memset>
    frame.sender = sender;
 8001208:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 800120c:	f2a3 23b9 	subw	r3, r3, #697	@ 0x2b9
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	f887 3221 	strb.w	r3, [r7, #545]	@ 0x221
    frame.receiver = receiver;
 8001216:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 800121a:	f2a3 23ba 	subw	r3, r3, #698	@ 0x2ba
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	f887 3222 	strb.w	r3, [r7, #546]	@ 0x222
    strncpy((char *)frame.command, command, COMMAND_LENGTH);
 8001224:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 8001228:	f5a3 7330 	sub.w	r3, r3, #704	@ 0x2c0
 800122c:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8001230:	1cd0      	adds	r0, r2, #3
 8001232:	2203      	movs	r2, #3
 8001234:	6819      	ldr	r1, [r3, #0]
 8001236:	f007 f8bf 	bl	80083b8 <strncpy>

    va_list args;
    va_start(args, format);
 800123a:	f507 733c 	add.w	r3, r7, #752	@ 0x2f0
 800123e:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
    vsnprintf((char *)frame.data, MAX_DATA_SIZE, format, args);
 8001242:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8001246:	1d98      	adds	r0, r3, #6
 8001248:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 800124c:	f8d7 22ec 	ldr.w	r2, [r7, #748]	@ 0x2ec
 8001250:	2180      	movs	r1, #128	@ 0x80
 8001252:	f007 f86b 	bl	800832c <vsniprintf>
    va_end(args);

    size_t data_len = strlen((const char *)frame.data);
 8001256:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800125a:	3306      	adds	r3, #6
 800125c:	4618      	mov	r0, r3
 800125e:	f7fe ffb7 	bl	80001d0 <strlen>
 8001262:	f8c7 02c4 	str.w	r0, [r7, #708]	@ 0x2c4

    size_t crc_input_len = 2 + COMMAND_LENGTH + data_len;
 8001266:	f8d7 32c4 	ldr.w	r3, [r7, #708]	@ 0x2c4
 800126a:	3305      	adds	r3, #5
 800126c:	f8c7 32c0 	str.w	r3, [r7, #704]	@ 0x2c0
    uint8_t crc_input[crc_input_len];
 8001270:	f8d7 12c0 	ldr.w	r1, [r7, #704]	@ 0x2c0
 8001274:	460b      	mov	r3, r1
 8001276:	3b01      	subs	r3, #1
 8001278:	f8c7 32bc 	str.w	r3, [r7, #700]	@ 0x2bc
 800127c:	2300      	movs	r3, #0
 800127e:	6039      	str	r1, [r7, #0]
 8001280:	607b      	str	r3, [r7, #4]
 8001282:	f04f 0200 	mov.w	r2, #0
 8001286:	f04f 0300 	mov.w	r3, #0
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	00c3      	lsls	r3, r0, #3
 800128e:	6838      	ldr	r0, [r7, #0]
 8001290:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001294:	6838      	ldr	r0, [r7, #0]
 8001296:	00c2      	lsls	r2, r0, #3
 8001298:	2300      	movs	r3, #0
 800129a:	468a      	mov	sl, r1
 800129c:	469b      	mov	fp, r3
 800129e:	f04f 0200 	mov.w	r2, #0
 80012a2:	f04f 0300 	mov.w	r3, #0
 80012a6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80012aa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80012ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80012b2:	1dcb      	adds	r3, r1, #7
 80012b4:	08db      	lsrs	r3, r3, #3
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	ebad 0d03 	sub.w	sp, sp, r3
 80012bc:	ab02      	add	r3, sp, #8
 80012be:	3300      	adds	r3, #0
 80012c0:	f8c7 32b8 	str.w	r3, [r7, #696]	@ 0x2b8
    crc_input[0] = frame.sender;
 80012c4:	f897 2221 	ldrb.w	r2, [r7, #545]	@ 0x221
 80012c8:	f8d7 32b8 	ldr.w	r3, [r7, #696]	@ 0x2b8
 80012cc:	701a      	strb	r2, [r3, #0]
    crc_input[1] = frame.receiver;
 80012ce:	f897 2222 	ldrb.w	r2, [r7, #546]	@ 0x222
 80012d2:	f8d7 32b8 	ldr.w	r3, [r7, #696]	@ 0x2b8
 80012d6:	705a      	strb	r2, [r3, #1]
    memcpy(crc_input + 2, frame.command, COMMAND_LENGTH);
 80012d8:	f8d7 32b8 	ldr.w	r3, [r7, #696]	@ 0x2b8
 80012dc:	3302      	adds	r3, #2
 80012de:	461a      	mov	r2, r3
 80012e0:	f207 2323 	addw	r3, r7, #547	@ 0x223
 80012e4:	8819      	ldrh	r1, [r3, #0]
 80012e6:	789b      	ldrb	r3, [r3, #2]
 80012e8:	8011      	strh	r1, [r2, #0]
 80012ea:	7093      	strb	r3, [r2, #2]
    memcpy(crc_input + 2 + COMMAND_LENGTH, frame.data, data_len);
 80012ec:	f8d7 32b8 	ldr.w	r3, [r7, #696]	@ 0x2b8
 80012f0:	1d58      	adds	r0, r3, #5
 80012f2:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80012f6:	3306      	adds	r3, #6
 80012f8:	f8d7 22c4 	ldr.w	r2, [r7, #708]	@ 0x2c4
 80012fc:	4619      	mov	r1, r3
 80012fe:	f007 f93e 	bl	800857e <memcpy>

    char crc_output[2];
    calculateCrc16(crc_input, crc_input_len, crc_output);
 8001302:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8001306:	461a      	mov	r2, r3
 8001308:	f8d7 12c0 	ldr.w	r1, [r7, #704]	@ 0x2c0
 800130c:	f8d7 02b8 	ldr.w	r0, [r7, #696]	@ 0x2b8
 8001310:	f7ff faa6 	bl	8000860 <calculateCrc16>

    char crc_hex[5];
    snprintf(crc_hex, sizeof(crc_hex), "%02X%02X", (uint8_t)crc_output[0], (uint8_t)crc_output[1]);
 8001314:	f897 3218 	ldrb.w	r3, [r7, #536]	@ 0x218
 8001318:	461a      	mov	r2, r3
 800131a:	f897 3219 	ldrb.w	r3, [r7, #537]	@ 0x219
 800131e:	f507 7004 	add.w	r0, r7, #528	@ 0x210
 8001322:	9300      	str	r3, [sp, #0]
 8001324:	4613      	mov	r3, r2
 8001326:	4a3a      	ldr	r2, [pc, #232]	@ (8001410 <prepareFrame+0x248>)
 8001328:	2105      	movs	r1, #5
 800132a:	f006 ff5d 	bl	80081e8 <sniprintf>

    uint8_t raw_payload[2 + COMMAND_LENGTH + data_len + 4];
 800132e:	f8d7 32c4 	ldr.w	r3, [r7, #708]	@ 0x2c4
 8001332:	f103 0109 	add.w	r1, r3, #9
 8001336:	460b      	mov	r3, r1
 8001338:	3b01      	subs	r3, #1
 800133a:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 800133e:	2300      	movs	r3, #0
 8001340:	4688      	mov	r8, r1
 8001342:	4699      	mov	r9, r3
 8001344:	f04f 0200 	mov.w	r2, #0
 8001348:	f04f 0300 	mov.w	r3, #0
 800134c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001350:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001354:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001358:	2300      	movs	r3, #0
 800135a:	460c      	mov	r4, r1
 800135c:	461d      	mov	r5, r3
 800135e:	f04f 0200 	mov.w	r2, #0
 8001362:	f04f 0300 	mov.w	r3, #0
 8001366:	00eb      	lsls	r3, r5, #3
 8001368:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800136c:	00e2      	lsls	r2, r4, #3
 800136e:	1dcb      	adds	r3, r1, #7
 8001370:	08db      	lsrs	r3, r3, #3
 8001372:	00db      	lsls	r3, r3, #3
 8001374:	ebad 0d03 	sub.w	sp, sp, r3
 8001378:	ab02      	add	r3, sp, #8
 800137a:	3300      	adds	r3, #0
 800137c:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
    raw_payload[0] = frame.sender;
 8001380:	f897 2221 	ldrb.w	r2, [r7, #545]	@ 0x221
 8001384:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 8001388:	701a      	strb	r2, [r3, #0]
    raw_payload[1] = frame.receiver;
 800138a:	f897 2222 	ldrb.w	r2, [r7, #546]	@ 0x222
 800138e:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 8001392:	705a      	strb	r2, [r3, #1]
    memcpy(raw_payload + 2, frame.command, COMMAND_LENGTH);
 8001394:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 8001398:	3302      	adds	r3, #2
 800139a:	461a      	mov	r2, r3
 800139c:	f207 2323 	addw	r3, r7, #547	@ 0x223
 80013a0:	8819      	ldrh	r1, [r3, #0]
 80013a2:	789b      	ldrb	r3, [r3, #2]
 80013a4:	8011      	strh	r1, [r2, #0]
 80013a6:	7093      	strb	r3, [r2, #2]
    memcpy(raw_payload + 2 + COMMAND_LENGTH, frame.data, data_len);
 80013a8:	f8d7 32b0 	ldr.w	r3, [r7, #688]	@ 0x2b0
 80013ac:	1d58      	adds	r0, r3, #5
 80013ae:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80013b2:	3306      	adds	r3, #6
 80013b4:	f8d7 22c4 	ldr.w	r2, [r7, #708]	@ 0x2c4
 80013b8:	4619      	mov	r1, r3
 80013ba:	f007 f8e0 	bl	800857e <memcpy>
    memcpy(raw_payload + 2 + COMMAND_LENGTH + data_len, crc_hex, 4);
 80013be:	f8d7 32c4 	ldr.w	r3, [r7, #708]	@ 0x2c4
 80013c2:	3305      	adds	r3, #5
 80013c4:	f8d7 22b0 	ldr.w	r2, [r7, #688]	@ 0x2b0
 80013c8:	4413      	add	r3, r2
 80013ca:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 80013ce:	601a      	str	r2, [r3, #0]

    uint8_t stuffed_payload[512];
    size_t stuffed_len = byteStuffing(raw_payload, 2 + COMMAND_LENGTH + data_len + 4, stuffed_payload);
 80013d0:	f8d7 32c4 	ldr.w	r3, [r7, #708]	@ 0x2c4
 80013d4:	3309      	adds	r3, #9
 80013d6:	f107 0210 	add.w	r2, r7, #16
 80013da:	4619      	mov	r1, r3
 80013dc:	f8d7 02b0 	ldr.w	r0, [r7, #688]	@ 0x2b0
 80013e0:	f7ff fe90 	bl	8001104 <byteStuffing>
 80013e4:	f8c7 02ac 	str.w	r0, [r7, #684]	@ 0x2ac

    USART_sendFrame(stuffed_payload, stuffed_len);
 80013e8:	f107 0310 	add.w	r3, r7, #16
 80013ec:	f8d7 12ac 	ldr.w	r1, [r7, #684]	@ 0x2ac
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff f9b9 	bl	8000768 <USART_sendFrame>
    USART_fsend("\r\n");
 80013f6:	4807      	ldr	r0, [pc, #28]	@ (8001414 <prepareFrame+0x24c>)
 80013f8:	f7ff f910 	bl	800061c <USART_fsend>
 80013fc:	46b5      	mov	sp, r6

}
 80013fe:	bf00      	nop
 8001400:	f507 7732 	add.w	r7, r7, #712	@ 0x2c8
 8001404:	46bd      	mov	sp, r7
 8001406:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800140a:	b001      	add	sp, #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	08009464 	.word	0x08009464
 8001414:	08009470 	.word	0x08009470

08001418 <decodeFrame>:
*
* Używa:
*   - memcpy: Kopiowanie danych
*   - calculateCrc16: Obliczanie sumy kontrolnej
************************************************************************/
bool decodeFrame(uint8_t *bx, Receive_Frame *frame, uint8_t len) {
 8001418:	b580      	push	{r7, lr}
 800141a:	b086      	sub	sp, #24
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	60b9      	str	r1, [r7, #8]
 8001422:	4613      	mov	r3, r2
 8001424:	71fb      	strb	r3, [r7, #7]
    char ownCrc[2];
    char incCrc[2];
        if(len >= MIN_DECODED_FRAME_LEN && len <= MAX_FRAME_LEN) {
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	2b06      	cmp	r3, #6
 800142a:	d948      	bls.n	80014be <decodeFrame+0xa6>
            uint8_t k = 0;
 800142c:	2300      	movs	r3, #0
 800142e:	75fb      	strb	r3, [r7, #23]
            frame->receiver = bx[k++];
 8001430:	7dfb      	ldrb	r3, [r7, #23]
 8001432:	1c5a      	adds	r2, r3, #1
 8001434:	75fa      	strb	r2, [r7, #23]
 8001436:	461a      	mov	r2, r3
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	4413      	add	r3, r2
 800143c:	781a      	ldrb	r2, [r3, #0]
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	701a      	strb	r2, [r3, #0]
            frame->sender = bx[k++];
 8001442:	7dfb      	ldrb	r3, [r7, #23]
 8001444:	1c5a      	adds	r2, r3, #1
 8001446:	75fa      	strb	r2, [r7, #23]
 8001448:	461a      	mov	r2, r3
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	4413      	add	r3, r2
 800144e:	781a      	ldrb	r2, [r3, #0]
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	705a      	strb	r2, [r3, #1]
            memcpy(frame->command, &bx[k],COMMAND_LENGTH);
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	1c98      	adds	r0, r3, #2
 8001458:	7dfb      	ldrb	r3, [r7, #23]
 800145a:	68fa      	ldr	r2, [r7, #12]
 800145c:	4413      	add	r3, r2
 800145e:	2203      	movs	r2, #3
 8001460:	4619      	mov	r1, r3
 8001462:	f007 f88c 	bl	800857e <memcpy>
            k += COMMAND_LENGTH;
 8001466:	7dfb      	ldrb	r3, [r7, #23]
 8001468:	3303      	adds	r3, #3
 800146a:	75fb      	strb	r3, [r7, #23]
            uint8_t data_len = len - MIN_DECODED_FRAME_LEN;
 800146c:	79fb      	ldrb	r3, [r7, #7]
 800146e:	3b07      	subs	r3, #7
 8001470:	75bb      	strb	r3, [r7, #22]
            memcpy(frame->data, &bx[k],data_len);
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	1d58      	adds	r0, r3, #5
 8001476:	7dfb      	ldrb	r3, [r7, #23]
 8001478:	68fa      	ldr	r2, [r7, #12]
 800147a:	4413      	add	r3, r2
 800147c:	7dba      	ldrb	r2, [r7, #22]
 800147e:	4619      	mov	r1, r3
 8001480:	f007 f87d 	bl	800857e <memcpy>
            k += data_len;
 8001484:	7dfa      	ldrb	r2, [r7, #23]
 8001486:	7dbb      	ldrb	r3, [r7, #22]
 8001488:	4413      	add	r3, r2
 800148a:	75fb      	strb	r3, [r7, #23]
            memcpy(incCrc, &bx[k], 2);
 800148c:	7dfb      	ldrb	r3, [r7, #23]
 800148e:	68fa      	ldr	r2, [r7, #12]
 8001490:	4413      	add	r3, r2
 8001492:	881b      	ldrh	r3, [r3, #0]
 8001494:	b29b      	uxth	r3, r3
 8001496:	823b      	strh	r3, [r7, #16]
            calculateCrc16((uint8_t *)frame, k, ownCrc);
 8001498:	7dfb      	ldrb	r3, [r7, #23]
 800149a:	f107 0214 	add.w	r2, r7, #20
 800149e:	4619      	mov	r1, r3
 80014a0:	68b8      	ldr	r0, [r7, #8]
 80014a2:	f7ff f9dd 	bl	8000860 <calculateCrc16>
            if(ownCrc[0] != incCrc[0] || ownCrc[1] != incCrc[1]) {
 80014a6:	7d3a      	ldrb	r2, [r7, #20]
 80014a8:	7c3b      	ldrb	r3, [r7, #16]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d103      	bne.n	80014b6 <decodeFrame+0x9e>
 80014ae:	7d7a      	ldrb	r2, [r7, #21]
 80014b0:	7c7b      	ldrb	r3, [r7, #17]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d001      	beq.n	80014ba <decodeFrame+0xa2>
            	return false;
 80014b6:	2300      	movs	r3, #0
 80014b8:	e002      	b.n	80014c0 <decodeFrame+0xa8>
            }
            return true;
 80014ba:	2301      	movs	r3, #1
 80014bc:	e000      	b.n	80014c0 <decodeFrame+0xa8>
        }
        return false;
 80014be:	2300      	movs	r3, #0
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3718      	adds	r7, #24
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <processReceivedChar>:
*   - Nieprawidłowe sekwencje escape
*   - Przepełnienie bufora
*   - Nieoczekiwane znaki początku/końca
*   TODO zmienic dekodowanie ramki
************************************************************************/
void processReceivedChar(uint8_t received_char) {
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	71fb      	strb	r3, [r7, #7]
    if (received_char == FRAME_START) {
 80014d2:	79fb      	ldrb	r3, [r7, #7]
 80014d4:	2b7e      	cmp	r3, #126	@ 0x7e
 80014d6:	d113      	bne.n	8001500 <processReceivedChar+0x38>
        if (!in_frame) {
 80014d8:	4b4b      	ldr	r3, [pc, #300]	@ (8001608 <processReceivedChar+0x140>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	f083 0301 	eor.w	r3, r3, #1
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d009      	beq.n	80014fa <processReceivedChar+0x32>
            in_frame = true;
 80014e6:	4b48      	ldr	r3, [pc, #288]	@ (8001608 <processReceivedChar+0x140>)
 80014e8:	2201      	movs	r2, #1
 80014ea:	701a      	strb	r2, [r3, #0]
            bx_index = 0;
 80014ec:	4b47      	ldr	r3, [pc, #284]	@ (800160c <processReceivedChar+0x144>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
            escape_detected = false;
 80014f2:	4b47      	ldr	r3, [pc, #284]	@ (8001610 <processReceivedChar+0x148>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	701a      	strb	r2, [r3, #0]
            }
        }
    } else {
    	resetFrameState();
    }
}
 80014f8:	e081      	b.n	80015fe <processReceivedChar+0x136>
            resetFrameState();
 80014fa:	f7ff fa65 	bl	80009c8 <resetFrameState>
}
 80014fe:	e07e      	b.n	80015fe <processReceivedChar+0x136>
    } else if (received_char == FRAME_END) {
 8001500:	79fb      	ldrb	r3, [r7, #7]
 8001502:	2b60      	cmp	r3, #96	@ 0x60
 8001504:	d12a      	bne.n	800155c <processReceivedChar+0x94>
        if (in_frame) {
 8001506:	4b40      	ldr	r3, [pc, #256]	@ (8001608 <processReceivedChar+0x140>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d01d      	beq.n	800154a <processReceivedChar+0x82>
            if (decodeFrame(bx, &ramka, bx_index)) {
 800150e:	4b3f      	ldr	r3, [pc, #252]	@ (800160c <processReceivedChar+0x144>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	b2db      	uxtb	r3, r3
 8001514:	461a      	mov	r2, r3
 8001516:	493f      	ldr	r1, [pc, #252]	@ (8001614 <processReceivedChar+0x14c>)
 8001518:	483f      	ldr	r0, [pc, #252]	@ (8001618 <processReceivedChar+0x150>)
 800151a:	f7ff ff7d 	bl	8001418 <decodeFrame>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d009      	beq.n	8001538 <processReceivedChar+0x70>
                prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "GOOD");
 8001524:	4b3d      	ldr	r3, [pc, #244]	@ (800161c <processReceivedChar+0x154>)
 8001526:	4a3e      	ldr	r2, [pc, #248]	@ (8001620 <processReceivedChar+0x158>)
 8001528:	2167      	movs	r1, #103	@ 0x67
 800152a:	2068      	movs	r0, #104	@ 0x68
 800152c:	f7ff fe4c 	bl	80011c8 <prepareFrame>
                handleCommand(&ramka);
 8001530:	4838      	ldr	r0, [pc, #224]	@ (8001614 <processReceivedChar+0x14c>)
 8001532:	f000 f879 	bl	8001628 <handleCommand>
 8001536:	e005      	b.n	8001544 <processReceivedChar+0x7c>
                prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "FAIL");
 8001538:	4b3a      	ldr	r3, [pc, #232]	@ (8001624 <processReceivedChar+0x15c>)
 800153a:	4a39      	ldr	r2, [pc, #228]	@ (8001620 <processReceivedChar+0x158>)
 800153c:	2167      	movs	r1, #103	@ 0x67
 800153e:	2068      	movs	r0, #104	@ 0x68
 8001540:	f7ff fe42 	bl	80011c8 <prepareFrame>
            resetFrameState();
 8001544:	f7ff fa40 	bl	80009c8 <resetFrameState>
}
 8001548:	e059      	b.n	80015fe <processReceivedChar+0x136>
            prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "FAIL");
 800154a:	4b36      	ldr	r3, [pc, #216]	@ (8001624 <processReceivedChar+0x15c>)
 800154c:	4a34      	ldr	r2, [pc, #208]	@ (8001620 <processReceivedChar+0x158>)
 800154e:	2167      	movs	r1, #103	@ 0x67
 8001550:	2068      	movs	r0, #104	@ 0x68
 8001552:	f7ff fe39 	bl	80011c8 <prepareFrame>
            resetFrameState();
 8001556:	f7ff fa37 	bl	80009c8 <resetFrameState>
}
 800155a:	e050      	b.n	80015fe <processReceivedChar+0x136>
    } else if (in_frame) {
 800155c:	4b2a      	ldr	r3, [pc, #168]	@ (8001608 <processReceivedChar+0x140>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d04a      	beq.n	80015fa <processReceivedChar+0x132>
        if (escape_detected) {
 8001564:	4b2a      	ldr	r3, [pc, #168]	@ (8001610 <processReceivedChar+0x148>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d02f      	beq.n	80015cc <processReceivedChar+0x104>
            if (received_char == FRAME_START_STUFF) {
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	2b5e      	cmp	r3, #94	@ 0x5e
 8001570:	d108      	bne.n	8001584 <processReceivedChar+0xbc>
                bx[bx_index++] = FRAME_START;
 8001572:	4b26      	ldr	r3, [pc, #152]	@ (800160c <processReceivedChar+0x144>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	1c5a      	adds	r2, r3, #1
 8001578:	4924      	ldr	r1, [pc, #144]	@ (800160c <processReceivedChar+0x144>)
 800157a:	600a      	str	r2, [r1, #0]
 800157c:	4a26      	ldr	r2, [pc, #152]	@ (8001618 <processReceivedChar+0x150>)
 800157e:	217e      	movs	r1, #126	@ 0x7e
 8001580:	54d1      	strb	r1, [r2, r3]
 8001582:	e01f      	b.n	80015c4 <processReceivedChar+0xfc>
            } else if (received_char == ESCAPE_CHAR_STUFF) {
 8001584:	79fb      	ldrb	r3, [r7, #7]
 8001586:	2b5d      	cmp	r3, #93	@ 0x5d
 8001588:	d108      	bne.n	800159c <processReceivedChar+0xd4>
                bx[bx_index++] = ESCAPE_CHAR;
 800158a:	4b20      	ldr	r3, [pc, #128]	@ (800160c <processReceivedChar+0x144>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	1c5a      	adds	r2, r3, #1
 8001590:	491e      	ldr	r1, [pc, #120]	@ (800160c <processReceivedChar+0x144>)
 8001592:	600a      	str	r2, [r1, #0]
 8001594:	4a20      	ldr	r2, [pc, #128]	@ (8001618 <processReceivedChar+0x150>)
 8001596:	217d      	movs	r1, #125	@ 0x7d
 8001598:	54d1      	strb	r1, [r2, r3]
 800159a:	e013      	b.n	80015c4 <processReceivedChar+0xfc>
            } else if (received_char == FRAME_END_STUFF) {
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	2b26      	cmp	r3, #38	@ 0x26
 80015a0:	d108      	bne.n	80015b4 <processReceivedChar+0xec>
                bx[bx_index++] = FRAME_END;
 80015a2:	4b1a      	ldr	r3, [pc, #104]	@ (800160c <processReceivedChar+0x144>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	1c5a      	adds	r2, r3, #1
 80015a8:	4918      	ldr	r1, [pc, #96]	@ (800160c <processReceivedChar+0x144>)
 80015aa:	600a      	str	r2, [r1, #0]
 80015ac:	4a1a      	ldr	r2, [pc, #104]	@ (8001618 <processReceivedChar+0x150>)
 80015ae:	2160      	movs	r1, #96	@ 0x60
 80015b0:	54d1      	strb	r1, [r2, r3]
 80015b2:	e007      	b.n	80015c4 <processReceivedChar+0xfc>
                prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "FAIL");
 80015b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001624 <processReceivedChar+0x15c>)
 80015b6:	4a1a      	ldr	r2, [pc, #104]	@ (8001620 <processReceivedChar+0x158>)
 80015b8:	2167      	movs	r1, #103	@ 0x67
 80015ba:	2068      	movs	r0, #104	@ 0x68
 80015bc:	f7ff fe04 	bl	80011c8 <prepareFrame>
                resetFrameState();
 80015c0:	f7ff fa02 	bl	80009c8 <resetFrameState>
            escape_detected = false;
 80015c4:	4b12      	ldr	r3, [pc, #72]	@ (8001610 <processReceivedChar+0x148>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	701a      	strb	r2, [r3, #0]
}
 80015ca:	e018      	b.n	80015fe <processReceivedChar+0x136>
        } else if (received_char == ESCAPE_CHAR) {
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	2b7d      	cmp	r3, #125	@ 0x7d
 80015d0:	d103      	bne.n	80015da <processReceivedChar+0x112>
            escape_detected = true;
 80015d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001610 <processReceivedChar+0x148>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	701a      	strb	r2, [r3, #0]
}
 80015d8:	e011      	b.n	80015fe <processReceivedChar+0x136>
            if (bx_index < sizeof(bx)) {
 80015da:	4b0c      	ldr	r3, [pc, #48]	@ (800160c <processReceivedChar+0x144>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2bff      	cmp	r3, #255	@ 0xff
 80015e0:	d808      	bhi.n	80015f4 <processReceivedChar+0x12c>
                bx[bx_index++] = received_char;
 80015e2:	4b0a      	ldr	r3, [pc, #40]	@ (800160c <processReceivedChar+0x144>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	1c5a      	adds	r2, r3, #1
 80015e8:	4908      	ldr	r1, [pc, #32]	@ (800160c <processReceivedChar+0x144>)
 80015ea:	600a      	str	r2, [r1, #0]
 80015ec:	490a      	ldr	r1, [pc, #40]	@ (8001618 <processReceivedChar+0x150>)
 80015ee:	79fa      	ldrb	r2, [r7, #7]
 80015f0:	54ca      	strb	r2, [r1, r3]
}
 80015f2:	e004      	b.n	80015fe <processReceivedChar+0x136>
            	resetFrameState();
 80015f4:	f7ff f9e8 	bl	80009c8 <resetFrameState>
}
 80015f8:	e001      	b.n	80015fe <processReceivedChar+0x136>
    	resetFrameState();
 80015fa:	f7ff f9e5 	bl	80009c8 <resetFrameState>
}
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000cb4 	.word	0x20000cb4
 800160c:	20000cb0 	.word	0x20000cb0
 8001610:	20000cac 	.word	0x20000cac
 8001614:	20000cb8 	.word	0x20000cb8
 8001618:	20000bac 	.word	0x20000bac
 800161c:	08009474 	.word	0x08009474
 8001620:	08009440 	.word	0x08009440
 8001624:	0800947c 	.word	0x0800947c

08001628 <handleCommand>:
* Błędy:
*   - Nieznana komenda
*   - Nieprawidłowe współrzędne
*   - Przekroczenie obszaru wyświetlacza
************************************************************************/
void handleCommand(Receive_Frame *frame) {
 8001628:	b5b0      	push	{r4, r5, r7, lr}
 800162a:	b092      	sub	sp, #72	@ 0x48
 800162c:	af02      	add	r7, sp, #8
 800162e:	6078      	str	r0, [r7, #4]
    if (frame == NULL) {
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2b00      	cmp	r3, #0
 8001634:	f000 808a 	beq.w	800174c <handleCommand+0x124>
        return;
    }

    CommandEntry commandTable[COMMAND_COUNT] = {
 8001638:	4b46      	ldr	r3, [pc, #280]	@ (8001754 <handleCommand+0x12c>)
 800163a:	f107 0410 	add.w	r4, r7, #16
 800163e:	461d      	mov	r5, r3
 8001640:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001642:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001644:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001646:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001648:	e895 0003 	ldmia.w	r5, {r0, r1}
 800164c:	e884 0003 	stmia.w	r4, {r0, r1}
        {"ONT", executeONT},
        {"ONN", executeONN},
        {"OFF", executeOFF}
    };

    for (int i = 0; i < COMMAND_COUNT; i++) {
 8001650:	2300      	movs	r3, #0
 8001652:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001654:	e06d      	b.n	8001732 <handleCommand+0x10a>
        if (safeCompare(frame->command, commandTable[i].command, COMMAND_LENGTH)) {
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	1c98      	adds	r0, r3, #2
 800165a:	f107 0210 	add.w	r2, r7, #16
 800165e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001660:	00db      	lsls	r3, r3, #3
 8001662:	4413      	add	r3, r2
 8001664:	2203      	movs	r2, #3
 8001666:	4619      	mov	r1, r3
 8001668:	f7ff f956 	bl	8000918 <safeCompare>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d05c      	beq.n	800172c <handleCommand+0x104>
            // Special case for OFF command
            if (safeCompare(commandTable[i].command, "OFF", COMMAND_LENGTH)) {
 8001672:	f107 0210 	add.w	r2, r7, #16
 8001676:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001678:	00db      	lsls	r3, r3, #3
 800167a:	4413      	add	r3, r2
 800167c:	2203      	movs	r2, #3
 800167e:	4936      	ldr	r1, [pc, #216]	@ (8001758 <handleCommand+0x130>)
 8001680:	4618      	mov	r0, r3
 8001682:	f7ff f949 	bl	8000918 <safeCompare>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d019      	beq.n	80016c0 <handleCommand+0x98>
                size_t data_len = 1; // Expected length for OFF command data
 800168c:	2301      	movs	r3, #1
 800168e:	63bb      	str	r3, [r7, #56]	@ 0x38
                if (frame->data[0] != '\0' && frame->data[1] == '\0') { // Check if data is exactly 1 character
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	795b      	ldrb	r3, [r3, #5]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d013      	beq.n	80016c0 <handleCommand+0x98>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	799b      	ldrb	r3, [r3, #6]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d10f      	bne.n	80016c0 <handleCommand+0x98>
                    lcdClear();
 80016a0:	f000 f9e0 	bl	8001a64 <lcdClear>
                    commandTable[i].function(frame);
 80016a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016a6:	00db      	lsls	r3, r3, #3
 80016a8:	3340      	adds	r3, #64	@ 0x40
 80016aa:	443b      	add	r3, r7
 80016ac:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	4798      	blx	r3
                    lcdCopy();
 80016b4:	f000 f9b0 	bl	8001a18 <lcdCopy>
                    clearFrame(frame);
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f7ff fa63 	bl	8000b84 <clearFrame>
                    return;
 80016be:	e046      	b.n	800174e <handleCommand+0x126>
                }
            }

            int x, y;
            if (parseCoordinates(frame->data, &x, &y)) {
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	3305      	adds	r3, #5
 80016c4:	f107 0208 	add.w	r2, r7, #8
 80016c8:	f107 010c 	add.w	r1, r7, #12
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff fcdd 	bl	800108c <parseCoordinates>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d01f      	beq.n	8001718 <handleCommand+0xf0>
                if (isWithinBounds(x, y)) {
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	68ba      	ldr	r2, [r7, #8]
 80016dc:	4611      	mov	r1, r2
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff fcb6 	bl	8001050 <isWithinBounds>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d00f      	beq.n	800170a <handleCommand+0xe2>
                    lcdClear();
 80016ea:	f000 f9bb 	bl	8001a64 <lcdClear>
                    commandTable[i].function(frame);
 80016ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80016f0:	00db      	lsls	r3, r3, #3
 80016f2:	3340      	adds	r3, #64	@ 0x40
 80016f4:	443b      	add	r3, r7
 80016f6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	4798      	blx	r3
                    lcdCopy();
 80016fe:	f000 f98b 	bl	8001a18 <lcdCopy>
                    clearFrame(frame);
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f7ff fa3e 	bl	8000b84 <clearFrame>
                    return;
 8001708:	e021      	b.n	800174e <handleCommand+0x126>
                } else {
                    prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "DISPLAY_AREA");
 800170a:	4b14      	ldr	r3, [pc, #80]	@ (800175c <handleCommand+0x134>)
 800170c:	4a14      	ldr	r2, [pc, #80]	@ (8001760 <handleCommand+0x138>)
 800170e:	2167      	movs	r1, #103	@ 0x67
 8001710:	2068      	movs	r0, #104	@ 0x68
 8001712:	f7ff fd59 	bl	80011c8 <prepareFrame>
                    return;
 8001716:	e01a      	b.n	800174e <handleCommand+0x126>
                }
            } else {
                prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->data);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	3305      	adds	r3, #5
 800171c:	9300      	str	r3, [sp, #0]
 800171e:	4b11      	ldr	r3, [pc, #68]	@ (8001764 <handleCommand+0x13c>)
 8001720:	4a0f      	ldr	r2, [pc, #60]	@ (8001760 <handleCommand+0x138>)
 8001722:	2167      	movs	r1, #103	@ 0x67
 8001724:	2068      	movs	r0, #104	@ 0x68
 8001726:	f7ff fd4f 	bl	80011c8 <prepareFrame>
                return;
 800172a:	e010      	b.n	800174e <handleCommand+0x126>
    for (int i = 0; i < COMMAND_COUNT; i++) {
 800172c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800172e:	3301      	adds	r3, #1
 8001730:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001734:	2b04      	cmp	r3, #4
 8001736:	dd8e      	ble.n	8001656 <handleCommand+0x2e>
            }
        }
    }
    prepareFrame(STM32_ADDR, PC_ADDR, "BCK", "NOT_RECOGNIZED%s", frame->command);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	3302      	adds	r3, #2
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	4b09      	ldr	r3, [pc, #36]	@ (8001764 <handleCommand+0x13c>)
 8001740:	4a07      	ldr	r2, [pc, #28]	@ (8001760 <handleCommand+0x138>)
 8001742:	2167      	movs	r1, #103	@ 0x67
 8001744:	2068      	movs	r0, #104	@ 0x68
 8001746:	f7ff fd3f 	bl	80011c8 <prepareFrame>
 800174a:	e000      	b.n	800174e <handleCommand+0x126>
        return;
 800174c:	bf00      	nop
}
 800174e:	3740      	adds	r7, #64	@ 0x40
 8001750:	46bd      	mov	sp, r7
 8001752:	bdb0      	pop	{r4, r5, r7, pc}
 8001754:	08009498 	.word	0x08009498
 8001758:	08009484 	.word	0x08009484
 800175c:	08009488 	.word	0x08009488
 8001760:	08009440 	.word	0x08009440
 8001764:	0800942c 	.word	0x0800942c

08001768 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b08a      	sub	sp, #40	@ 0x28
 800176c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176e:	f107 0314 	add.w	r3, r7, #20
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	609a      	str	r2, [r3, #8]
 800177a:	60da      	str	r2, [r3, #12]
 800177c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800177e:	4b4a      	ldr	r3, [pc, #296]	@ (80018a8 <MX_GPIO_Init+0x140>)
 8001780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001782:	4a49      	ldr	r2, [pc, #292]	@ (80018a8 <MX_GPIO_Init+0x140>)
 8001784:	f043 0304 	orr.w	r3, r3, #4
 8001788:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800178a:	4b47      	ldr	r3, [pc, #284]	@ (80018a8 <MX_GPIO_Init+0x140>)
 800178c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178e:	f003 0304 	and.w	r3, r3, #4
 8001792:	613b      	str	r3, [r7, #16]
 8001794:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001796:	4b44      	ldr	r3, [pc, #272]	@ (80018a8 <MX_GPIO_Init+0x140>)
 8001798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179a:	4a43      	ldr	r2, [pc, #268]	@ (80018a8 <MX_GPIO_Init+0x140>)
 800179c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017a2:	4b41      	ldr	r3, [pc, #260]	@ (80018a8 <MX_GPIO_Init+0x140>)
 80017a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017aa:	60fb      	str	r3, [r7, #12]
 80017ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ae:	4b3e      	ldr	r3, [pc, #248]	@ (80018a8 <MX_GPIO_Init+0x140>)
 80017b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b2:	4a3d      	ldr	r2, [pc, #244]	@ (80018a8 <MX_GPIO_Init+0x140>)
 80017b4:	f043 0301 	orr.w	r3, r3, #1
 80017b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ba:	4b3b      	ldr	r3, [pc, #236]	@ (80018a8 <MX_GPIO_Init+0x140>)
 80017bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	60bb      	str	r3, [r7, #8]
 80017c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c6:	4b38      	ldr	r3, [pc, #224]	@ (80018a8 <MX_GPIO_Init+0x140>)
 80017c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ca:	4a37      	ldr	r2, [pc, #220]	@ (80018a8 <MX_GPIO_Init+0x140>)
 80017cc:	f043 0302 	orr.w	r3, r3, #2
 80017d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017d2:	4b35      	ldr	r3, [pc, #212]	@ (80018a8 <MX_GPIO_Init+0x140>)
 80017d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d6:	f003 0302 	and.w	r3, r3, #2
 80017da:	607b      	str	r3, [r7, #4]
 80017dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017de:	4b32      	ldr	r3, [pc, #200]	@ (80018a8 <MX_GPIO_Init+0x140>)
 80017e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e2:	4a31      	ldr	r2, [pc, #196]	@ (80018a8 <MX_GPIO_Init+0x140>)
 80017e4:	f043 0308 	orr.w	r3, r3, #8
 80017e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ea:	4b2f      	ldr	r3, [pc, #188]	@ (80018a8 <MX_GPIO_Init+0x140>)
 80017ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ee:	f003 0308 	and.w	r3, r3, #8
 80017f2:	603b      	str	r3, [r7, #0]
 80017f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BL_Pin|RST_Pin|DC_Pin|CS_Pin, GPIO_PIN_RESET);
 80017f6:	2200      	movs	r2, #0
 80017f8:	f641 0106 	movw	r1, #6150	@ 0x1806
 80017fc:	482b      	ldr	r0, [pc, #172]	@ (80018ac <MX_GPIO_Init+0x144>)
 80017fe:	f001 fbab 	bl	8002f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC4 PC5
                           PC6 PC7 PC8 PC9
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 8001802:	f64f 73f7 	movw	r3, #65527	@ 0xfff7
 8001806:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001808:	2303      	movs	r3, #3
 800180a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001810:	f107 0314 	add.w	r3, r7, #20
 8001814:	4619      	mov	r1, r3
 8001816:	4826      	ldr	r0, [pc, #152]	@ (80018b0 <MX_GPIO_Init+0x148>)
 8001818:	f001 f9f4 	bl	8002c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800181c:	2303      	movs	r3, #3
 800181e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001820:	2303      	movs	r3, #3
 8001822:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001824:	2300      	movs	r3, #0
 8001826:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001828:	f107 0314 	add.w	r3, r7, #20
 800182c:	4619      	mov	r1, r3
 800182e:	4821      	ldr	r0, [pc, #132]	@ (80018b4 <MX_GPIO_Init+0x14c>)
 8001830:	f001 f9e8 	bl	8002c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA5
                           PA6 PA7 PA8 PA9
                           PA10 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 8001834:	f649 73f3 	movw	r3, #40947	@ 0x9ff3
 8001838:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800183a:	2303      	movs	r3, #3
 800183c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183e:	2300      	movs	r3, #0
 8001840:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001842:	f107 0314 	add.w	r3, r7, #20
 8001846:	4619      	mov	r1, r3
 8001848:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800184c:	f001 f9da 	bl	8002c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB13 PB14 PB15
                           PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8001850:	f24e 33f9 	movw	r3, #58361	@ 0xe3f9
 8001854:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001856:	2303      	movs	r3, #3
 8001858:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800185e:	f107 0314 	add.w	r3, r7, #20
 8001862:	4619      	mov	r1, r3
 8001864:	4811      	ldr	r0, [pc, #68]	@ (80018ac <MX_GPIO_Init+0x144>)
 8001866:	f001 f9cd 	bl	8002c04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BL_Pin|RST_Pin|DC_Pin|CS_Pin;
 800186a:	f641 0306 	movw	r3, #6150	@ 0x1806
 800186e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001870:	2301      	movs	r3, #1
 8001872:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001874:	2300      	movs	r3, #0
 8001876:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001878:	2300      	movs	r3, #0
 800187a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800187c:	f107 0314 	add.w	r3, r7, #20
 8001880:	4619      	mov	r1, r3
 8001882:	480a      	ldr	r0, [pc, #40]	@ (80018ac <MX_GPIO_Init+0x144>)
 8001884:	f001 f9be 	bl	8002c04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001888:	2304      	movs	r3, #4
 800188a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800188c:	2303      	movs	r3, #3
 800188e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001890:	2300      	movs	r3, #0
 8001892:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	4619      	mov	r1, r3
 800189a:	4807      	ldr	r0, [pc, #28]	@ (80018b8 <MX_GPIO_Init+0x150>)
 800189c:	f001 f9b2 	bl	8002c04 <HAL_GPIO_Init>

}
 80018a0:	bf00      	nop
 80018a2:	3728      	adds	r7, #40	@ 0x28
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	40021000 	.word	0x40021000
 80018ac:	48000400 	.word	0x48000400
 80018b0:	48000800 	.word	0x48000800
 80018b4:	48001c00 	.word	0x48001c00
 80018b8:	48000c00 	.word	0x48000c00

080018bc <lcdCmd>:
* Korzysta z:
*   - HAL_GPIO_WritePin: ustawienie pinów CS i DC
*   - HAL_SPI_Transmit: transmisja przez SPI
************************************************************************/
static void lcdCmd(uint8_t cmd)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 80018c6:	2200      	movs	r2, #0
 80018c8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018cc:	480c      	ldr	r0, [pc, #48]	@ (8001900 <lcdCmd+0x44>)
 80018ce:	f001 fb43 	bl	8002f58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80018d2:	2200      	movs	r2, #0
 80018d4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018d8:	4809      	ldr	r0, [pc, #36]	@ (8001900 <lcdCmd+0x44>)
 80018da:	f001 fb3d 	bl	8002f58 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 80018de:	1df9      	adds	r1, r7, #7
 80018e0:	f04f 33ff 	mov.w	r3, #4294967295
 80018e4:	2201      	movs	r2, #1
 80018e6:	4807      	ldr	r0, [pc, #28]	@ (8001904 <lcdCmd+0x48>)
 80018e8:	f002 ff11 	bl	800470e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80018ec:	2201      	movs	r2, #1
 80018ee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018f2:	4803      	ldr	r0, [pc, #12]	@ (8001900 <lcdCmd+0x44>)
 80018f4:	f001 fb30 	bl	8002f58 <HAL_GPIO_WritePin>
}
 80018f8:	bf00      	nop
 80018fa:	3708      	adds	r7, #8
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	48000400 	.word	0x48000400
 8001904:	2000ad44 	.word	0x2000ad44

08001908 <lcdData>:
* Korzysta z:
*   - HAL_GPIO_WritePin: ustawienie pinów CS i DC
*   - HAL_SPI_Transmit: transmisja przez SPI
************************************************************************/
static void lcdData(uint8_t data)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 8001912:	2201      	movs	r2, #1
 8001914:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001918:	480c      	ldr	r0, [pc, #48]	@ (800194c <lcdData+0x44>)
 800191a:	f001 fb1d 	bl	8002f58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 800191e:	2200      	movs	r2, #0
 8001920:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001924:	4809      	ldr	r0, [pc, #36]	@ (800194c <lcdData+0x44>)
 8001926:	f001 fb17 	bl	8002f58 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 800192a:	1df9      	adds	r1, r7, #7
 800192c:	f04f 33ff 	mov.w	r3, #4294967295
 8001930:	2201      	movs	r2, #1
 8001932:	4807      	ldr	r0, [pc, #28]	@ (8001950 <lcdData+0x48>)
 8001934:	f002 feeb 	bl	800470e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001938:	2201      	movs	r2, #1
 800193a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800193e:	4803      	ldr	r0, [pc, #12]	@ (800194c <lcdData+0x44>)
 8001940:	f001 fb0a 	bl	8002f58 <HAL_GPIO_WritePin>
}
 8001944:	bf00      	nop
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	48000400 	.word	0x48000400
 8001950:	2000ad44 	.word	0x2000ad44

08001954 <lcdSend>:
* Korzysta z:
*   - lcd_cmd: wysyłanie komendy
*   - lcd_data: wysyłanie danych
************************************************************************/
static void lcdSend(uint16_t value)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	4603      	mov	r3, r0
 800195c:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) {
 800195e:	88fb      	ldrh	r3, [r7, #6]
 8001960:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001964:	2b00      	cmp	r3, #0
 8001966:	d005      	beq.n	8001974 <lcdSend+0x20>
		lcdCmd(value);
 8001968:	88fb      	ldrh	r3, [r7, #6]
 800196a:	b2db      	uxtb	r3, r3
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff ffa5 	bl	80018bc <lcdCmd>
	} else {
		lcdData(value);
	}
}
 8001972:	e004      	b.n	800197e <lcdSend+0x2a>
		lcdData(value);
 8001974:	88fb      	ldrh	r3, [r7, #6]
 8001976:	b2db      	uxtb	r3, r3
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff ffc5 	bl	8001908 <lcdData>
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <lcdData16>:
*   - value: 16-bitowa wartość do wysłania
* Korzysta z:
*   - lcd_data: wysyłanie pojedynczych bajtów
************************************************************************/
static void lcdData16(uint16_t value)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b082      	sub	sp, #8
 800198a:	af00      	add	r7, sp, #0
 800198c:	4603      	mov	r3, r0
 800198e:	80fb      	strh	r3, [r7, #6]
	lcdData(value >> 8);
 8001990:	88fb      	ldrh	r3, [r7, #6]
 8001992:	0a1b      	lsrs	r3, r3, #8
 8001994:	b29b      	uxth	r3, r3
 8001996:	b2db      	uxtb	r3, r3
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff ffb5 	bl	8001908 <lcdData>
	lcdData(value);
 800199e:	88fb      	ldrh	r3, [r7, #6]
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7ff ffb0 	bl	8001908 <lcdData>
}
 80019a8:	bf00      	nop
 80019aa:	3708      	adds	r7, #8
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <lcdSetWindow>:
* Korzysta z:
*   - lcd_cmd: wysyłanie komend CASET i RASET
*   - lcd_data16: wysyłanie współrzędnych
************************************************************************/
static void lcdSetWindow(int x, int y, int width, int height)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
 80019bc:	603b      	str	r3, [r7, #0]
  lcdCmd(ST7735S_CASET);
 80019be:	202a      	movs	r0, #42	@ 0x2a
 80019c0:	f7ff ff7c 	bl	80018bc <lcdCmd>
  lcdData16(LCD_OFFSET_X + x);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	3301      	adds	r3, #1
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff ffda 	bl	8001986 <lcdData16>
  lcdData16(LCD_OFFSET_X + x + width - 1);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	b29a      	uxth	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	b29b      	uxth	r3, r3
 80019da:	4413      	add	r3, r2
 80019dc:	b29b      	uxth	r3, r3
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff ffd1 	bl	8001986 <lcdData16>

  lcdCmd(ST7735S_RASET);
 80019e4:	202b      	movs	r0, #43	@ 0x2b
 80019e6:	f7ff ff69 	bl	80018bc <lcdCmd>
  lcdData16(LCD_OFFSET_Y + y);
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	3302      	adds	r3, #2
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff ffc7 	bl	8001986 <lcdData16>
  lcdData16(LCD_OFFSET_Y + y + height- 1);
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	b29a      	uxth	r2, r3
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	4413      	add	r3, r2
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	3301      	adds	r3, #1
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff ffbc 	bl	8001986 <lcdData16>
}
 8001a0e:	bf00      	nop
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
	...

08001a18 <lcdCopy>:
* Korzysta z:
*   - lcd_set_window: ustawienie obszaru zapisu
*   - HAL_SPI_Transmit: przesłanie danych
************************************************************************/
void lcdCopy(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
	lcdSetWindow(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8001a1c:	2380      	movs	r3, #128	@ 0x80
 8001a1e:	22a0      	movs	r2, #160	@ 0xa0
 8001a20:	2100      	movs	r1, #0
 8001a22:	2000      	movs	r0, #0
 8001a24:	f7ff ffc4 	bl	80019b0 <lcdSetWindow>
	lcdCmd(ST7735S_RAMWR);
 8001a28:	202c      	movs	r0, #44	@ 0x2c
 8001a2a:	f7ff ff47 	bl	80018bc <lcdCmd>
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a34:	4808      	ldr	r0, [pc, #32]	@ (8001a58 <lcdCopy+0x40>)
 8001a36:	f001 fa8f 	bl	8002f58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a40:	4805      	ldr	r0, [pc, #20]	@ (8001a58 <lcdCopy+0x40>)
 8001a42:	f001 fa89 	bl	8002f58 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_DMA(&hspi2, (uint8_t*)frame_buffer, sizeof(frame_buffer));
 8001a46:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 8001a4a:	4904      	ldr	r1, [pc, #16]	@ (8001a5c <lcdCopy+0x44>)
 8001a4c:	4804      	ldr	r0, [pc, #16]	@ (8001a60 <lcdCopy+0x48>)
 8001a4e:	f002 ffd5 	bl	80049fc <HAL_SPI_Transmit_DMA>
}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	48000400 	.word	0x48000400
 8001a5c:	20000d40 	.word	0x20000d40
 8001a60:	2000ad44 	.word	0x2000ad44

08001a64 <lcdClear>:
*   2. Przesyła wyzerowany bufor do wyświetlacza
* Korzysta z:
*   - lcd_set_window: ustawienie obszaru zapisu
*   - HAL_SPI_Transmit: przesłanie danych
************************************************************************/
void lcdClear(void) {
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
	lcdSetWindow(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8001a6a:	2380      	movs	r3, #128	@ 0x80
 8001a6c:	22a0      	movs	r2, #160	@ 0xa0
 8001a6e:	2100      	movs	r1, #0
 8001a70:	2000      	movs	r0, #0
 8001a72:	f7ff ff9d 	bl	80019b0 <lcdSetWindow>
    lcdCmd(ST7735S_RAMWR);
 8001a76:	202c      	movs	r0, #44	@ 0x2c
 8001a78:	f7ff ff20 	bl	80018bc <lcdCmd>
    HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a82:	4815      	ldr	r0, [pc, #84]	@ (8001ad8 <lcdClear+0x74>)
 8001a84:	f001 fa68 	bl	8002f58 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8001a88:	2200      	movs	r2, #0
 8001a8a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001a8e:	4812      	ldr	r0, [pc, #72]	@ (8001ad8 <lcdClear+0x74>)
 8001a90:	f001 fa62 	bl	8002f58 <HAL_GPIO_WritePin>
    for (int i = 0; i < LCD_WIDTH * LCD_HEIGHT; i++) {
 8001a94:	2300      	movs	r3, #0
 8001a96:	607b      	str	r3, [r7, #4]
 8001a98:	e007      	b.n	8001aaa <lcdClear+0x46>
        frame_buffer[i] = 0x0000; // Czarny kolor
 8001a9a:	4a10      	ldr	r2, [pc, #64]	@ (8001adc <lcdClear+0x78>)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < LCD_WIDTH * LCD_HEIGHT; i++) {
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	607b      	str	r3, [r7, #4]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8001ab0:	dbf3      	blt.n	8001a9a <lcdClear+0x36>
    }
    HAL_SPI_Transmit(&hspi2, (uint8_t*)frame_buffer, sizeof(frame_buffer), HAL_MAX_DELAY);
 8001ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ab6:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 8001aba:	4908      	ldr	r1, [pc, #32]	@ (8001adc <lcdClear+0x78>)
 8001abc:	4808      	ldr	r0, [pc, #32]	@ (8001ae0 <lcdClear+0x7c>)
 8001abe:	f002 fe26 	bl	800470e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ac8:	4803      	ldr	r0, [pc, #12]	@ (8001ad8 <lcdClear+0x74>)
 8001aca:	f001 fa45 	bl	8002f58 <HAL_GPIO_WritePin>
}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	48000400 	.word	0x48000400
 8001adc:	20000d40 	.word	0x20000d40
 8001ae0:	2000ad44 	.word	0x2000ad44

08001ae4 <lcdInit>:
*   4. Włącza wyświetlacz i podświetlenie
* Korzysta z:
*   - lcd_send: wysyłanie komend inicjalizacyjnych
*   - HAL_GPIO_WritePin: sterowanie pinami RST i BL
************************************************************************/
void lcdInit(void) {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
    int i;
    HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8001aea:	2200      	movs	r2, #0
 8001aec:	2104      	movs	r1, #4
 8001aee:	4819      	ldr	r0, [pc, #100]	@ (8001b54 <lcdInit+0x70>)
 8001af0:	f001 fa32 	bl	8002f58 <HAL_GPIO_WritePin>
    delay(100);
 8001af4:	2064      	movs	r0, #100	@ 0x64
 8001af6:	f000 f8a5 	bl	8001c44 <delay>
    HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8001afa:	2201      	movs	r2, #1
 8001afc:	2104      	movs	r1, #4
 8001afe:	4815      	ldr	r0, [pc, #84]	@ (8001b54 <lcdInit+0x70>)
 8001b00:	f001 fa2a 	bl	8002f58 <HAL_GPIO_WritePin>
    delay(100);
 8001b04:	2064      	movs	r0, #100	@ 0x64
 8001b06:	f000 f89d 	bl	8001c44 <delay>
    for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	607b      	str	r3, [r7, #4]
 8001b0e:	e009      	b.n	8001b24 <lcdInit+0x40>
        lcdSend(init_table[i]);
 8001b10:	4a11      	ldr	r2, [pc, #68]	@ (8001b58 <lcdInit+0x74>)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff ff1b 	bl	8001954 <lcdSend>
    for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	3301      	adds	r3, #1
 8001b22:	607b      	str	r3, [r7, #4]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2b4b      	cmp	r3, #75	@ 0x4b
 8001b28:	d9f2      	bls.n	8001b10 <lcdInit+0x2c>
    }
    delay(200);
 8001b2a:	20c8      	movs	r0, #200	@ 0xc8
 8001b2c:	f000 f88a 	bl	8001c44 <delay>
    lcdCmd(ST7735S_SLPOUT);
 8001b30:	2011      	movs	r0, #17
 8001b32:	f7ff fec3 	bl	80018bc <lcdCmd>
    delay(120);
 8001b36:	2078      	movs	r0, #120	@ 0x78
 8001b38:	f000 f884 	bl	8001c44 <delay>
    lcdCmd(ST7735S_DISPON);
 8001b3c:	2029      	movs	r0, #41	@ 0x29
 8001b3e:	f7ff febd 	bl	80018bc <lcdCmd>
    HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8001b42:	2201      	movs	r2, #1
 8001b44:	2102      	movs	r1, #2
 8001b46:	4803      	ldr	r0, [pc, #12]	@ (8001b54 <lcdInit+0x70>)
 8001b48:	f001 fa06 	bl	8002f58 <HAL_GPIO_WritePin>
}
 8001b4c:	bf00      	nop
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	48000400 	.word	0x48000400
 8001b58:	08012864 	.word	0x08012864

08001b5c <lcdPutPixel>:
* Parametry:
*   - x, y: Współrzędne piksela
*   - color: Kolor w formacie RGB565
************************************************************************/
void lcdPutPixel(int x, int y, uint16_t color)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	4613      	mov	r3, r2
 8001b68:	80fb      	strh	r3, [r7, #6]
	frame_buffer[x + y * LCD_WIDTH] = color;
 8001b6a:	68ba      	ldr	r2, [r7, #8]
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	4413      	add	r3, r2
 8001b72:	015b      	lsls	r3, r3, #5
 8001b74:	461a      	mov	r2, r3
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	4413      	add	r3, r2
 8001b7a:	4905      	ldr	r1, [pc, #20]	@ (8001b90 <lcdPutPixel+0x34>)
 8001b7c:	88fa      	ldrh	r2, [r7, #6]
 8001b7e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8001b82:	bf00      	nop
 8001b84:	3714      	adds	r7, #20
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	20000d40 	.word	0x20000d40

08001b94 <lcdTransferDone>:



void lcdTransferDone(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001b98:	2201      	movs	r2, #1
 8001b9a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b9e:	4802      	ldr	r0, [pc, #8]	@ (8001ba8 <lcdTransferDone+0x14>)
 8001ba0:	f001 f9da 	bl	8002f58 <HAL_GPIO_WritePin>
}
 8001ba4:	bf00      	nop
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	48000400 	.word	0x48000400

08001bac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	6039      	str	r1, [r7, #0]
 8001bb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	db0a      	blt.n	8001bd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	b2da      	uxtb	r2, r3
 8001bc4:	490c      	ldr	r1, [pc, #48]	@ (8001bf8 <__NVIC_SetPriority+0x4c>)
 8001bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bca:	0112      	lsls	r2, r2, #4
 8001bcc:	b2d2      	uxtb	r2, r2
 8001bce:	440b      	add	r3, r1
 8001bd0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bd4:	e00a      	b.n	8001bec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	b2da      	uxtb	r2, r3
 8001bda:	4908      	ldr	r1, [pc, #32]	@ (8001bfc <__NVIC_SetPriority+0x50>)
 8001bdc:	79fb      	ldrb	r3, [r7, #7]
 8001bde:	f003 030f 	and.w	r3, r3, #15
 8001be2:	3b04      	subs	r3, #4
 8001be4:	0112      	lsls	r2, r2, #4
 8001be6:	b2d2      	uxtb	r2, r2
 8001be8:	440b      	add	r3, r1
 8001bea:	761a      	strb	r2, [r3, #24]
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	e000e100 	.word	0xe000e100
 8001bfc:	e000ed00 	.word	0xe000ed00

08001c00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c10:	d301      	bcc.n	8001c16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c12:	2301      	movs	r3, #1
 8001c14:	e00f      	b.n	8001c36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c16:	4a0a      	ldr	r2, [pc, #40]	@ (8001c40 <SysTick_Config+0x40>)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c1e:	210f      	movs	r1, #15
 8001c20:	f04f 30ff 	mov.w	r0, #4294967295
 8001c24:	f7ff ffc2 	bl	8001bac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c28:	4b05      	ldr	r3, [pc, #20]	@ (8001c40 <SysTick_Config+0x40>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c2e:	4b04      	ldr	r3, [pc, #16]	@ (8001c40 <SysTick_Config+0x40>)
 8001c30:	2207      	movs	r2, #7
 8001c32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	e000e010 	.word	0xe000e010

08001c44 <delay>:
*   - delayMs: Liczba milisekund do odczekania

* Korzysta z:
*   - tick: Globalna zmienna zwiększana w przerwaniu systemowym
************************************************************************/
void delay(uint32_t delayMs){
 8001c44:	b480      	push	{r7}
 8001c46:	b085      	sub	sp, #20
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
	uint32_t startTime = tick;
 8001c4c:	4b08      	ldr	r3, [pc, #32]	@ (8001c70 <delay+0x2c>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	60fb      	str	r3, [r7, #12]
	while(tick < (startTime+delayMs));
 8001c52:	bf00      	nop
 8001c54:	68fa      	ldr	r2, [r7, #12]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	441a      	add	r2, r3
 8001c5a:	4b05      	ldr	r3, [pc, #20]	@ (8001c70 <delay+0x2c>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d8f8      	bhi.n	8001c54 <delay+0x10>
}
 8001c62:	bf00      	nop
 8001c64:	bf00      	nop
 8001c66:	3714      	adds	r7, #20
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	2000ad40 	.word	0x2000ad40

08001c74 <waitForFrame>:
*   - USART_kbhit: Sprawdzenie dostępności danych
*   - USART_getchar: Pobranie znaku z UART
*   - processReceivedChar: Przetworzenie odebranego znaku
************************************************************************/
void waitForFrame(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
	if (USART_kbhit()) {
 8001c7a:	f7fe fc93 	bl	80005a4 <USART_kbhit>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d007      	beq.n	8001c94 <waitForFrame+0x20>
	        uint8_t received_char = USART_getchar();
 8001c84:	f7fe fca0 	bl	80005c8 <USART_getchar>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	71fb      	strb	r3, [r7, #7]
	        processReceivedChar(received_char);
 8001c8c:	79fb      	ldrb	r3, [r7, #7]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff fc1a 	bl	80014c8 <processReceivedChar>
	 }
}
 8001c94:	bf00      	nop
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ca0:	f000 fbb3 	bl	800240a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ca4:	f000 f812 	bl	8001ccc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  SysTick_Config( 80000000 / 1000 ); //ustawienie systicka na 1 ms
 8001ca8:	4807      	ldr	r0, [pc, #28]	@ (8001cc8 <main+0x2c>)
 8001caa:	f7ff ffa9 	bl	8001c00 <SysTick_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cae:	f7ff fd5b 	bl	8001768 <MX_GPIO_Init>
  MX_DMA_Init();
 8001cb2:	f7fe fe13 	bl	80008dc <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001cb6:	f000 fad3 	bl	8002260 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8001cba:	f000 f85f 	bl	8001d7c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  lcdInit(); // inicjalizacja wyświetlacza
 8001cbe:	f7ff ff11 	bl	8001ae4 <lcdInit>
  /* USER CODE BEGIN WHILE */
  //TODO umieścić resetowanie wyświetlacza po wyktyciu np. dwóch ramek albo kolejnej ramki.
  while (1)
  {
    /* USER CODE END WHILE */
	  waitForFrame();
 8001cc2:	f7ff ffd7 	bl	8001c74 <waitForFrame>
 8001cc6:	e7fc      	b.n	8001cc2 <main+0x26>
 8001cc8:	00013880 	.word	0x00013880

08001ccc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b096      	sub	sp, #88	@ 0x58
 8001cd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cd2:	f107 0314 	add.w	r3, r7, #20
 8001cd6:	2244      	movs	r2, #68	@ 0x44
 8001cd8:	2100      	movs	r1, #0
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f006 fb64 	bl	80083a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ce0:	463b      	mov	r3, r7
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	605a      	str	r2, [r3, #4]
 8001ce8:	609a      	str	r2, [r3, #8]
 8001cea:	60da      	str	r2, [r3, #12]
 8001cec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001cee:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001cf2:	f001 f957 	bl	8002fa4 <HAL_PWREx_ControlVoltageScaling>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001cfc:	f000 f838 	bl	8001d70 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001d00:	2310      	movs	r3, #16
 8001d02:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001d04:	2301      	movs	r3, #1
 8001d06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001d0c:	2360      	movs	r3, #96	@ 0x60
 8001d0e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d10:	2302      	movs	r3, #2
 8001d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001d14:	2301      	movs	r3, #1
 8001d16:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001d1c:	2328      	movs	r3, #40	@ 0x28
 8001d1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001d20:	2307      	movs	r3, #7
 8001d22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001d24:	2302      	movs	r3, #2
 8001d26:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d2c:	f107 0314 	add.w	r3, r7, #20
 8001d30:	4618      	mov	r0, r3
 8001d32:	f001 f98d 	bl	8003050 <HAL_RCC_OscConfig>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001d3c:	f000 f818 	bl	8001d70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d40:	230f      	movs	r3, #15
 8001d42:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d44:	2303      	movs	r3, #3
 8001d46:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d50:	2300      	movs	r3, #0
 8001d52:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d54:	463b      	mov	r3, r7
 8001d56:	2104      	movs	r1, #4
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f001 fd55 	bl	8003808 <HAL_RCC_ClockConfig>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001d64:	f000 f804 	bl	8001d70 <Error_Handler>
  }
}
 8001d68:	bf00      	nop
 8001d6a:	3758      	adds	r7, #88	@ 0x58
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d74:	b672      	cpsid	i
}
 8001d76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d78:	bf00      	nop
 8001d7a:	e7fd      	b.n	8001d78 <Error_Handler+0x8>

08001d7c <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001d80:	4b1b      	ldr	r3, [pc, #108]	@ (8001df0 <MX_SPI2_Init+0x74>)
 8001d82:	4a1c      	ldr	r2, [pc, #112]	@ (8001df4 <MX_SPI2_Init+0x78>)
 8001d84:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d86:	4b1a      	ldr	r3, [pc, #104]	@ (8001df0 <MX_SPI2_Init+0x74>)
 8001d88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001d8c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d8e:	4b18      	ldr	r3, [pc, #96]	@ (8001df0 <MX_SPI2_Init+0x74>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d94:	4b16      	ldr	r3, [pc, #88]	@ (8001df0 <MX_SPI2_Init+0x74>)
 8001d96:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001d9a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d9c:	4b14      	ldr	r3, [pc, #80]	@ (8001df0 <MX_SPI2_Init+0x74>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001da2:	4b13      	ldr	r3, [pc, #76]	@ (8001df0 <MX_SPI2_Init+0x74>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001da8:	4b11      	ldr	r3, [pc, #68]	@ (8001df0 <MX_SPI2_Init+0x74>)
 8001daa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001dae:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001db0:	4b0f      	ldr	r3, [pc, #60]	@ (8001df0 <MX_SPI2_Init+0x74>)
 8001db2:	2210      	movs	r2, #16
 8001db4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001db6:	4b0e      	ldr	r3, [pc, #56]	@ (8001df0 <MX_SPI2_Init+0x74>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001df0 <MX_SPI2_Init+0x74>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8001df0 <MX_SPI2_Init+0x74>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001dc8:	4b09      	ldr	r3, [pc, #36]	@ (8001df0 <MX_SPI2_Init+0x74>)
 8001dca:	2207      	movs	r2, #7
 8001dcc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001dce:	4b08      	ldr	r3, [pc, #32]	@ (8001df0 <MX_SPI2_Init+0x74>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001dd4:	4b06      	ldr	r3, [pc, #24]	@ (8001df0 <MX_SPI2_Init+0x74>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001dda:	4805      	ldr	r0, [pc, #20]	@ (8001df0 <MX_SPI2_Init+0x74>)
 8001ddc:	f002 fbf4 	bl	80045c8 <HAL_SPI_Init>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001de6:	f7ff ffc3 	bl	8001d70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	2000ad44 	.word	0x2000ad44
 8001df4:	40003800 	.word	0x40003800

08001df8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b08a      	sub	sp, #40	@ 0x28
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e00:	f107 0314 	add.w	r3, r7, #20
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	605a      	str	r2, [r3, #4]
 8001e0a:	609a      	str	r2, [r3, #8]
 8001e0c:	60da      	str	r2, [r3, #12]
 8001e0e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a3a      	ldr	r2, [pc, #232]	@ (8001f00 <HAL_SPI_MspInit+0x108>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d16d      	bne.n	8001ef6 <HAL_SPI_MspInit+0xfe>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e1a:	4b3a      	ldr	r3, [pc, #232]	@ (8001f04 <HAL_SPI_MspInit+0x10c>)
 8001e1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e1e:	4a39      	ldr	r2, [pc, #228]	@ (8001f04 <HAL_SPI_MspInit+0x10c>)
 8001e20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e24:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e26:	4b37      	ldr	r3, [pc, #220]	@ (8001f04 <HAL_SPI_MspInit+0x10c>)
 8001e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e2e:	613b      	str	r3, [r7, #16]
 8001e30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e32:	4b34      	ldr	r3, [pc, #208]	@ (8001f04 <HAL_SPI_MspInit+0x10c>)
 8001e34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e36:	4a33      	ldr	r2, [pc, #204]	@ (8001f04 <HAL_SPI_MspInit+0x10c>)
 8001e38:	f043 0304 	orr.w	r3, r3, #4
 8001e3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e3e:	4b31      	ldr	r3, [pc, #196]	@ (8001f04 <HAL_SPI_MspInit+0x10c>)
 8001e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e42:	f003 0304 	and.w	r3, r3, #4
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e4a:	4b2e      	ldr	r3, [pc, #184]	@ (8001f04 <HAL_SPI_MspInit+0x10c>)
 8001e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e4e:	4a2d      	ldr	r2, [pc, #180]	@ (8001f04 <HAL_SPI_MspInit+0x10c>)
 8001e50:	f043 0302 	orr.w	r3, r3, #2
 8001e54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e56:	4b2b      	ldr	r3, [pc, #172]	@ (8001f04 <HAL_SPI_MspInit+0x10c>)
 8001e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	60bb      	str	r3, [r7, #8]
 8001e60:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = DIN_Pin;
 8001e62:	2308      	movs	r3, #8
 8001e64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e66:	2302      	movs	r3, #2
 8001e68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e72:	2305      	movs	r3, #5
 8001e74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DIN_GPIO_Port, &GPIO_InitStruct);
 8001e76:	f107 0314 	add.w	r3, r7, #20
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4822      	ldr	r0, [pc, #136]	@ (8001f08 <HAL_SPI_MspInit+0x110>)
 8001e7e:	f000 fec1 	bl	8002c04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_Pin;
 8001e82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e90:	2303      	movs	r3, #3
 8001e92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e94:	2305      	movs	r3, #5
 8001e96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(CLK_GPIO_Port, &GPIO_InitStruct);
 8001e98:	f107 0314 	add.w	r3, r7, #20
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	481b      	ldr	r0, [pc, #108]	@ (8001f0c <HAL_SPI_MspInit+0x114>)
 8001ea0:	f000 feb0 	bl	8002c04 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8001ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8001f10 <HAL_SPI_MspInit+0x118>)
 8001ea6:	4a1b      	ldr	r2, [pc, #108]	@ (8001f14 <HAL_SPI_MspInit+0x11c>)
 8001ea8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8001eaa:	4b19      	ldr	r3, [pc, #100]	@ (8001f10 <HAL_SPI_MspInit+0x118>)
 8001eac:	2201      	movs	r2, #1
 8001eae:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001eb0:	4b17      	ldr	r3, [pc, #92]	@ (8001f10 <HAL_SPI_MspInit+0x118>)
 8001eb2:	2210      	movs	r2, #16
 8001eb4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001eb6:	4b16      	ldr	r3, [pc, #88]	@ (8001f10 <HAL_SPI_MspInit+0x118>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ebc:	4b14      	ldr	r3, [pc, #80]	@ (8001f10 <HAL_SPI_MspInit+0x118>)
 8001ebe:	2280      	movs	r2, #128	@ 0x80
 8001ec0:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ec2:	4b13      	ldr	r3, [pc, #76]	@ (8001f10 <HAL_SPI_MspInit+0x118>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ec8:	4b11      	ldr	r3, [pc, #68]	@ (8001f10 <HAL_SPI_MspInit+0x118>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001ece:	4b10      	ldr	r3, [pc, #64]	@ (8001f10 <HAL_SPI_MspInit+0x118>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ed4:	4b0e      	ldr	r3, [pc, #56]	@ (8001f10 <HAL_SPI_MspInit+0x118>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001eda:	480d      	ldr	r0, [pc, #52]	@ (8001f10 <HAL_SPI_MspInit+0x118>)
 8001edc:	f000 fc1c 	bl	8002718 <HAL_DMA_Init>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <HAL_SPI_MspInit+0xf2>
    {
      Error_Handler();
 8001ee6:	f7ff ff43 	bl	8001d70 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a08      	ldr	r2, [pc, #32]	@ (8001f10 <HAL_SPI_MspInit+0x118>)
 8001eee:	655a      	str	r2, [r3, #84]	@ 0x54
 8001ef0:	4a07      	ldr	r2, [pc, #28]	@ (8001f10 <HAL_SPI_MspInit+0x118>)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001ef6:	bf00      	nop
 8001ef8:	3728      	adds	r7, #40	@ 0x28
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40003800 	.word	0x40003800
 8001f04:	40021000 	.word	0x40021000
 8001f08:	48000800 	.word	0x48000800
 8001f0c:	48000400 	.word	0x48000400
 8001f10:	2000ada8 	.word	0x2000ada8
 8001f14:	40020058 	.word	0x40020058

08001f18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001f5c <HAL_MspInit+0x44>)
 8001f20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f22:	4a0e      	ldr	r2, [pc, #56]	@ (8001f5c <HAL_MspInit+0x44>)
 8001f24:	f043 0301 	orr.w	r3, r3, #1
 8001f28:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f5c <HAL_MspInit+0x44>)
 8001f2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	607b      	str	r3, [r7, #4]
 8001f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f36:	4b09      	ldr	r3, [pc, #36]	@ (8001f5c <HAL_MspInit+0x44>)
 8001f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3a:	4a08      	ldr	r2, [pc, #32]	@ (8001f5c <HAL_MspInit+0x44>)
 8001f3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f40:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f42:	4b06      	ldr	r3, [pc, #24]	@ (8001f5c <HAL_MspInit+0x44>)
 8001f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f4a:	603b      	str	r3, [r7, #0]
 8001f4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	40021000 	.word	0x40021000

08001f60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f64:	bf00      	nop
 8001f66:	e7fd      	b.n	8001f64 <NMI_Handler+0x4>

08001f68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f6c:	bf00      	nop
 8001f6e:	e7fd      	b.n	8001f6c <HardFault_Handler+0x4>

08001f70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f74:	bf00      	nop
 8001f76:	e7fd      	b.n	8001f74 <MemManage_Handler+0x4>

08001f78 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f7c:	bf00      	nop
 8001f7e:	e7fd      	b.n	8001f7c <BusFault_Handler+0x4>

08001f80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f84:	bf00      	nop
 8001f86:	e7fd      	b.n	8001f84 <UsageFault_Handler+0x4>

08001f88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f96:	b480      	push	{r7}
 8001f98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr

08001fa4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
	...

08001fb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fb8:	f000 fa7c 	bl	80024b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  tick++; // zwiększanie zmiennej dla funkcji delay()
 8001fbc:	4b03      	ldr	r3, [pc, #12]	@ (8001fcc <SysTick_Handler+0x18>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	4a02      	ldr	r2, [pc, #8]	@ (8001fcc <SysTick_Handler+0x18>)
 8001fc4:	6013      	str	r3, [r2, #0]

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	2000ad40 	.word	0x2000ad40

08001fd0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001fd4:	4802      	ldr	r0, [pc, #8]	@ (8001fe0 <DMA1_Channel5_IRQHandler+0x10>)
 8001fd6:	f000 fd36 	bl	8002a46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001fda:	bf00      	nop
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	2000ada8 	.word	0x2000ada8

08001fe4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001fe8:	4802      	ldr	r0, [pc, #8]	@ (8001ff4 <USART2_IRQHandler+0x10>)
 8001fea:	f003 f8f1 	bl	80051d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 8001fee:	bf00      	nop
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	2000adf4 	.word	0x2000adf4

08001ff8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  return 1;
 8001ffc:	2301      	movs	r3, #1
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <_kill>:

int _kill(int pid, int sig)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002012:	f006 fa87 	bl	8008524 <__errno>
 8002016:	4603      	mov	r3, r0
 8002018:	2216      	movs	r2, #22
 800201a:	601a      	str	r2, [r3, #0]
  return -1;
 800201c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002020:	4618      	mov	r0, r3
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <_exit>:

void _exit (int status)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002030:	f04f 31ff 	mov.w	r1, #4294967295
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f7ff ffe7 	bl	8002008 <_kill>
  while (1) {}    /* Make sure we hang here */
 800203a:	bf00      	nop
 800203c:	e7fd      	b.n	800203a <_exit+0x12>

0800203e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	b086      	sub	sp, #24
 8002042:	af00      	add	r7, sp, #0
 8002044:	60f8      	str	r0, [r7, #12]
 8002046:	60b9      	str	r1, [r7, #8]
 8002048:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800204a:	2300      	movs	r3, #0
 800204c:	617b      	str	r3, [r7, #20]
 800204e:	e00a      	b.n	8002066 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002050:	f3af 8000 	nop.w
 8002054:	4601      	mov	r1, r0
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	1c5a      	adds	r2, r3, #1
 800205a:	60ba      	str	r2, [r7, #8]
 800205c:	b2ca      	uxtb	r2, r1
 800205e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	3301      	adds	r3, #1
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	697a      	ldr	r2, [r7, #20]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	429a      	cmp	r2, r3
 800206c:	dbf0      	blt.n	8002050 <_read+0x12>
  }

  return len;
 800206e:	687b      	ldr	r3, [r7, #4]
}
 8002070:	4618      	mov	r0, r3
 8002072:	3718      	adds	r7, #24
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b086      	sub	sp, #24
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002084:	2300      	movs	r3, #0
 8002086:	617b      	str	r3, [r7, #20]
 8002088:	e009      	b.n	800209e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	1c5a      	adds	r2, r3, #1
 800208e:	60ba      	str	r2, [r7, #8]
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	4618      	mov	r0, r3
 8002094:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	3301      	adds	r3, #1
 800209c:	617b      	str	r3, [r7, #20]
 800209e:	697a      	ldr	r2, [r7, #20]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	dbf1      	blt.n	800208a <_write+0x12>
  }
  return len;
 80020a6:	687b      	ldr	r3, [r7, #4]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3718      	adds	r7, #24
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <_close>:

int _close(int file)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020bc:	4618      	mov	r0, r3
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020d8:	605a      	str	r2, [r3, #4]
  return 0;
 80020da:	2300      	movs	r3, #0
}
 80020dc:	4618      	mov	r0, r3
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <_isatty>:

int _isatty(int file)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020f0:	2301      	movs	r3, #1
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020fe:	b480      	push	{r7}
 8002100:	b085      	sub	sp, #20
 8002102:	af00      	add	r7, sp, #0
 8002104:	60f8      	str	r0, [r7, #12]
 8002106:	60b9      	str	r1, [r7, #8]
 8002108:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800210a:	2300      	movs	r3, #0
}
 800210c:	4618      	mov	r0, r3
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002120:	4a14      	ldr	r2, [pc, #80]	@ (8002174 <_sbrk+0x5c>)
 8002122:	4b15      	ldr	r3, [pc, #84]	@ (8002178 <_sbrk+0x60>)
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800212c:	4b13      	ldr	r3, [pc, #76]	@ (800217c <_sbrk+0x64>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d102      	bne.n	800213a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002134:	4b11      	ldr	r3, [pc, #68]	@ (800217c <_sbrk+0x64>)
 8002136:	4a12      	ldr	r2, [pc, #72]	@ (8002180 <_sbrk+0x68>)
 8002138:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800213a:	4b10      	ldr	r3, [pc, #64]	@ (800217c <_sbrk+0x64>)
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4413      	add	r3, r2
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	429a      	cmp	r2, r3
 8002146:	d207      	bcs.n	8002158 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002148:	f006 f9ec 	bl	8008524 <__errno>
 800214c:	4603      	mov	r3, r0
 800214e:	220c      	movs	r2, #12
 8002150:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002152:	f04f 33ff 	mov.w	r3, #4294967295
 8002156:	e009      	b.n	800216c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002158:	4b08      	ldr	r3, [pc, #32]	@ (800217c <_sbrk+0x64>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800215e:	4b07      	ldr	r3, [pc, #28]	@ (800217c <_sbrk+0x64>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4413      	add	r3, r2
 8002166:	4a05      	ldr	r2, [pc, #20]	@ (800217c <_sbrk+0x64>)
 8002168:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800216a:	68fb      	ldr	r3, [r7, #12]
}
 800216c:	4618      	mov	r0, r3
 800216e:	3718      	adds	r7, #24
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	20018000 	.word	0x20018000
 8002178:	00002000 	.word	0x00002000
 800217c:	2000adf0 	.word	0x2000adf0
 8002180:	2000afd0 	.word	0x2000afd0

08002184 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002188:	4b06      	ldr	r3, [pc, #24]	@ (80021a4 <SystemInit+0x20>)
 800218a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800218e:	4a05      	ldr	r2, [pc, #20]	@ (80021a4 <SystemInit+0x20>)
 8002190:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002194:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	e000ed00 	.word	0xe000ed00

080021a8 <HAL_UART_TxCpltCallback>:
* Korzysta z:
*   txRingBuffer - struktura bufora kołowego transmisji
*   USART_TxBuf - bufor danych do transmisji
*   HAL_UART_Transmit_IT - funkcja HAL rozpoczynająca transmisję
************************************************************************/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
   if(huart==&huart2){
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4a14      	ldr	r2, [pc, #80]	@ (8002204 <HAL_UART_TxCpltCallback+0x5c>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d120      	bne.n	80021fa <HAL_UART_TxCpltCallback+0x52>
	   lcdTransferDone();
 80021b8:	f7ff fcec 	bl	8001b94 <lcdTransferDone>
	   if(txRingBuffer.writeIndex!=txRingBuffer.readIndex){
 80021bc:	4b12      	ldr	r3, [pc, #72]	@ (8002208 <HAL_UART_TxCpltCallback+0x60>)
 80021be:	689a      	ldr	r2, [r3, #8]
 80021c0:	4b11      	ldr	r3, [pc, #68]	@ (8002208 <HAL_UART_TxCpltCallback+0x60>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d018      	beq.n	80021fa <HAL_UART_TxCpltCallback+0x52>
		   uint8_t tmp = USART_TxBuf[txRingBuffer.readIndex];
 80021c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002208 <HAL_UART_TxCpltCallback+0x60>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	4a0f      	ldr	r2, [pc, #60]	@ (800220c <HAL_UART_TxCpltCallback+0x64>)
 80021ce:	5cd3      	ldrb	r3, [r2, r3]
 80021d0:	73fb      	strb	r3, [r7, #15]
		   txRingBuffer.readIndex++;
 80021d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002208 <HAL_UART_TxCpltCallback+0x60>)
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	3301      	adds	r3, #1
 80021d8:	4a0b      	ldr	r2, [pc, #44]	@ (8002208 <HAL_UART_TxCpltCallback+0x60>)
 80021da:	6053      	str	r3, [r2, #4]
		   if(txRingBuffer.readIndex >= TX_BUFFER_SIZE) txRingBuffer.readIndex=0;
 80021dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002208 <HAL_UART_TxCpltCallback+0x60>)
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80021e4:	d302      	bcc.n	80021ec <HAL_UART_TxCpltCallback+0x44>
 80021e6:	4b08      	ldr	r3, [pc, #32]	@ (8002208 <HAL_UART_TxCpltCallback+0x60>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	605a      	str	r2, [r3, #4]
		   HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 80021ec:	f107 030f 	add.w	r3, r7, #15
 80021f0:	2201      	movs	r2, #1
 80021f2:	4619      	mov	r1, r3
 80021f4:	4803      	ldr	r0, [pc, #12]	@ (8002204 <HAL_UART_TxCpltCallback+0x5c>)
 80021f6:	f002 ff41 	bl	800507c <HAL_UART_Transmit_IT>
	   }
   }
}
 80021fa:	bf00      	nop
 80021fc:	3710      	adds	r7, #16
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	2000adf4 	.word	0x2000adf4
 8002208:	2000029c 	.word	0x2000029c
 800220c:	200002ac 	.word	0x200002ac

08002210 <HAL_UART_RxCpltCallback>:
* Korzysta z:
*   rxRingBuffer - struktura bufora kołowego odbioru
*   USART_RxBuf - bufor danych odebranych
*   HAL_UART_Receive_IT - funkcja HAL rozpoczynająca odbiór
************************************************************************/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
	 if(huart==&huart2){
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	4a0e      	ldr	r2, [pc, #56]	@ (8002254 <HAL_UART_RxCpltCallback+0x44>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d114      	bne.n	800224a <HAL_UART_RxCpltCallback+0x3a>
		 rxRingBuffer.writeIndex++;
 8002220:	4b0d      	ldr	r3, [pc, #52]	@ (8002258 <HAL_UART_RxCpltCallback+0x48>)
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	3301      	adds	r3, #1
 8002226:	4a0c      	ldr	r2, [pc, #48]	@ (8002258 <HAL_UART_RxCpltCallback+0x48>)
 8002228:	6093      	str	r3, [r2, #8]
		 if(rxRingBuffer.writeIndex >= RX_BUFFER_SIZE) rxRingBuffer.writeIndex=0;
 800222a:	4b0b      	ldr	r3, [pc, #44]	@ (8002258 <HAL_UART_RxCpltCallback+0x48>)
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	2bff      	cmp	r3, #255	@ 0xff
 8002230:	d902      	bls.n	8002238 <HAL_UART_RxCpltCallback+0x28>
 8002232:	4b09      	ldr	r3, [pc, #36]	@ (8002258 <HAL_UART_RxCpltCallback+0x48>)
 8002234:	2200      	movs	r2, #0
 8002236:	609a      	str	r2, [r3, #8]
		 HAL_UART_Receive_IT(&huart2,&USART_RxBuf[rxRingBuffer.writeIndex],1);
 8002238:	4b07      	ldr	r3, [pc, #28]	@ (8002258 <HAL_UART_RxCpltCallback+0x48>)
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	4a07      	ldr	r2, [pc, #28]	@ (800225c <HAL_UART_RxCpltCallback+0x4c>)
 800223e:	4413      	add	r3, r2
 8002240:	2201      	movs	r2, #1
 8002242:	4619      	mov	r1, r3
 8002244:	4803      	ldr	r0, [pc, #12]	@ (8002254 <HAL_UART_RxCpltCallback+0x44>)
 8002246:	f002 ff77 	bl	8005138 <HAL_UART_Receive_IT>

	 }
}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	2000adf4 	.word	0x2000adf4
 8002258:	2000028c 	.word	0x2000028c
 800225c:	20000aac 	.word	0x20000aac

08002260 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002264:	4b1c      	ldr	r3, [pc, #112]	@ (80022d8 <MX_USART2_UART_Init+0x78>)
 8002266:	4a1d      	ldr	r2, [pc, #116]	@ (80022dc <MX_USART2_UART_Init+0x7c>)
 8002268:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800226a:	4b1b      	ldr	r3, [pc, #108]	@ (80022d8 <MX_USART2_UART_Init+0x78>)
 800226c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002270:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002272:	4b19      	ldr	r3, [pc, #100]	@ (80022d8 <MX_USART2_UART_Init+0x78>)
 8002274:	2200      	movs	r2, #0
 8002276:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002278:	4b17      	ldr	r3, [pc, #92]	@ (80022d8 <MX_USART2_UART_Init+0x78>)
 800227a:	2200      	movs	r2, #0
 800227c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800227e:	4b16      	ldr	r3, [pc, #88]	@ (80022d8 <MX_USART2_UART_Init+0x78>)
 8002280:	2200      	movs	r2, #0
 8002282:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002284:	4b14      	ldr	r3, [pc, #80]	@ (80022d8 <MX_USART2_UART_Init+0x78>)
 8002286:	220c      	movs	r2, #12
 8002288:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800228a:	4b13      	ldr	r3, [pc, #76]	@ (80022d8 <MX_USART2_UART_Init+0x78>)
 800228c:	2200      	movs	r2, #0
 800228e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002290:	4b11      	ldr	r3, [pc, #68]	@ (80022d8 <MX_USART2_UART_Init+0x78>)
 8002292:	2200      	movs	r2, #0
 8002294:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002296:	4b10      	ldr	r3, [pc, #64]	@ (80022d8 <MX_USART2_UART_Init+0x78>)
 8002298:	2200      	movs	r2, #0
 800229a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800229c:	4b0e      	ldr	r3, [pc, #56]	@ (80022d8 <MX_USART2_UART_Init+0x78>)
 800229e:	2200      	movs	r2, #0
 80022a0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022a2:	480d      	ldr	r0, [pc, #52]	@ (80022d8 <MX_USART2_UART_Init+0x78>)
 80022a4:	f002 fe9c 	bl	8004fe0 <HAL_UART_Init>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80022ae:	f7ff fd5f 	bl	8001d70 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  ringBufferSetup(&rxRingBuffer, USART_RxBuf, RX_BUFFER_SIZE); // inicjalizacja buforu odbiorczego
 80022b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022b6:	490a      	ldr	r1, [pc, #40]	@ (80022e0 <MX_USART2_UART_Init+0x80>)
 80022b8:	480a      	ldr	r0, [pc, #40]	@ (80022e4 <MX_USART2_UART_Init+0x84>)
 80022ba:	f7fe f959 	bl	8000570 <ringBufferSetup>
  ringBufferSetup(&txRingBuffer, USART_TxBuf, TX_BUFFER_SIZE); // inicjalizacja buforu nadawczego
 80022be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80022c2:	4909      	ldr	r1, [pc, #36]	@ (80022e8 <MX_USART2_UART_Init+0x88>)
 80022c4:	4809      	ldr	r0, [pc, #36]	@ (80022ec <MX_USART2_UART_Init+0x8c>)
 80022c6:	f7fe f953 	bl	8000570 <ringBufferSetup>
  HAL_UART_Receive_IT(&huart2,&USART_RxBuf[0],1); // włączenie przerwań
 80022ca:	2201      	movs	r2, #1
 80022cc:	4904      	ldr	r1, [pc, #16]	@ (80022e0 <MX_USART2_UART_Init+0x80>)
 80022ce:	4802      	ldr	r0, [pc, #8]	@ (80022d8 <MX_USART2_UART_Init+0x78>)
 80022d0:	f002 ff32 	bl	8005138 <HAL_UART_Receive_IT>
  /* USER CODE END USART2_Init 2 */

}
 80022d4:	bf00      	nop
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	2000adf4 	.word	0x2000adf4
 80022dc:	40004400 	.word	0x40004400
 80022e0:	20000aac 	.word	0x20000aac
 80022e4:	2000028c 	.word	0x2000028c
 80022e8:	200002ac 	.word	0x200002ac
 80022ec:	2000029c 	.word	0x2000029c

080022f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b0ac      	sub	sp, #176	@ 0xb0
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
 8002306:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002308:	f107 0314 	add.w	r3, r7, #20
 800230c:	2288      	movs	r2, #136	@ 0x88
 800230e:	2100      	movs	r1, #0
 8002310:	4618      	mov	r0, r3
 8002312:	f006 f849 	bl	80083a8 <memset>
  if(uartHandle->Instance==USART2)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a25      	ldr	r2, [pc, #148]	@ (80023b0 <HAL_UART_MspInit+0xc0>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d143      	bne.n	80023a8 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002320:	2302      	movs	r3, #2
 8002322:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002324:	2300      	movs	r3, #0
 8002326:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002328:	f107 0314 	add.w	r3, r7, #20
 800232c:	4618      	mov	r0, r3
 800232e:	f001 fc8f 	bl	8003c50 <HAL_RCCEx_PeriphCLKConfig>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002338:	f7ff fd1a 	bl	8001d70 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800233c:	4b1d      	ldr	r3, [pc, #116]	@ (80023b4 <HAL_UART_MspInit+0xc4>)
 800233e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002340:	4a1c      	ldr	r2, [pc, #112]	@ (80023b4 <HAL_UART_MspInit+0xc4>)
 8002342:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002346:	6593      	str	r3, [r2, #88]	@ 0x58
 8002348:	4b1a      	ldr	r3, [pc, #104]	@ (80023b4 <HAL_UART_MspInit+0xc4>)
 800234a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800234c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002350:	613b      	str	r3, [r7, #16]
 8002352:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002354:	4b17      	ldr	r3, [pc, #92]	@ (80023b4 <HAL_UART_MspInit+0xc4>)
 8002356:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002358:	4a16      	ldr	r2, [pc, #88]	@ (80023b4 <HAL_UART_MspInit+0xc4>)
 800235a:	f043 0301 	orr.w	r3, r3, #1
 800235e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002360:	4b14      	ldr	r3, [pc, #80]	@ (80023b4 <HAL_UART_MspInit+0xc4>)
 8002362:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002364:	f003 0301 	and.w	r3, r3, #1
 8002368:	60fb      	str	r3, [r7, #12]
 800236a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800236c:	230c      	movs	r3, #12
 800236e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002372:	2302      	movs	r3, #2
 8002374:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002378:	2300      	movs	r3, #0
 800237a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800237e:	2303      	movs	r3, #3
 8002380:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002384:	2307      	movs	r3, #7
 8002386:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800238a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800238e:	4619      	mov	r1, r3
 8002390:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002394:	f000 fc36 	bl	8002c04 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002398:	2200      	movs	r2, #0
 800239a:	2100      	movs	r1, #0
 800239c:	2026      	movs	r0, #38	@ 0x26
 800239e:	f000 f984 	bl	80026aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80023a2:	2026      	movs	r0, #38	@ 0x26
 80023a4:	f000 f99d 	bl	80026e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80023a8:	bf00      	nop
 80023aa:	37b0      	adds	r7, #176	@ 0xb0
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40004400 	.word	0x40004400
 80023b4:	40021000 	.word	0x40021000

080023b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80023b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023f0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023bc:	f7ff fee2 	bl	8002184 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023c0:	480c      	ldr	r0, [pc, #48]	@ (80023f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80023c2:	490d      	ldr	r1, [pc, #52]	@ (80023f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023c4:	4a0d      	ldr	r2, [pc, #52]	@ (80023fc <LoopForever+0xe>)
  movs r3, #0
 80023c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023c8:	e002      	b.n	80023d0 <LoopCopyDataInit>

080023ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023ce:	3304      	adds	r3, #4

080023d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023d4:	d3f9      	bcc.n	80023ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002400 <LoopForever+0x12>)
  ldr r4, =_ebss
 80023d8:	4c0a      	ldr	r4, [pc, #40]	@ (8002404 <LoopForever+0x16>)
  movs r3, #0
 80023da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023dc:	e001      	b.n	80023e2 <LoopFillZerobss>

080023de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023e0:	3204      	adds	r2, #4

080023e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023e4:	d3fb      	bcc.n	80023de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023e6:	f006 f8a3 	bl	8008530 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023ea:	f7ff fc57 	bl	8001c9c <main>

080023ee <LoopForever>:

LoopForever:
    b LoopForever
 80023ee:	e7fe      	b.n	80023ee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80023f0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80023f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023f8:	20000270 	.word	0x20000270
  ldr r2, =_sidata
 80023fc:	08012b38 	.word	0x08012b38
  ldr r2, =_sbss
 8002400:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 8002404:	2000afcc 	.word	0x2000afcc

08002408 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002408:	e7fe      	b.n	8002408 <ADC1_2_IRQHandler>

0800240a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b082      	sub	sp, #8
 800240e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002410:	2300      	movs	r3, #0
 8002412:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002414:	2003      	movs	r0, #3
 8002416:	f000 f93d 	bl	8002694 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800241a:	200f      	movs	r0, #15
 800241c:	f000 f80e 	bl	800243c <HAL_InitTick>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d002      	beq.n	800242c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	71fb      	strb	r3, [r7, #7]
 800242a:	e001      	b.n	8002430 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800242c:	f7ff fd74 	bl	8001f18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002430:	79fb      	ldrb	r3, [r7, #7]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
	...

0800243c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002444:	2300      	movs	r3, #0
 8002446:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002448:	4b17      	ldr	r3, [pc, #92]	@ (80024a8 <HAL_InitTick+0x6c>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d023      	beq.n	8002498 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002450:	4b16      	ldr	r3, [pc, #88]	@ (80024ac <HAL_InitTick+0x70>)
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	4b14      	ldr	r3, [pc, #80]	@ (80024a8 <HAL_InitTick+0x6c>)
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	4619      	mov	r1, r3
 800245a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800245e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002462:	fbb2 f3f3 	udiv	r3, r2, r3
 8002466:	4618      	mov	r0, r3
 8002468:	f000 f949 	bl	80026fe <HAL_SYSTICK_Config>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d10f      	bne.n	8002492 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2b0f      	cmp	r3, #15
 8002476:	d809      	bhi.n	800248c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002478:	2200      	movs	r2, #0
 800247a:	6879      	ldr	r1, [r7, #4]
 800247c:	f04f 30ff 	mov.w	r0, #4294967295
 8002480:	f000 f913 	bl	80026aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002484:	4a0a      	ldr	r2, [pc, #40]	@ (80024b0 <HAL_InitTick+0x74>)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6013      	str	r3, [r2, #0]
 800248a:	e007      	b.n	800249c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	73fb      	strb	r3, [r7, #15]
 8002490:	e004      	b.n	800249c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	73fb      	strb	r3, [r7, #15]
 8002496:	e001      	b.n	800249c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800249c:	7bfb      	ldrb	r3, [r7, #15]
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3710      	adds	r7, #16
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	20000208 	.word	0x20000208
 80024ac:	20000200 	.word	0x20000200
 80024b0:	20000204 	.word	0x20000204

080024b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80024b8:	4b06      	ldr	r3, [pc, #24]	@ (80024d4 <HAL_IncTick+0x20>)
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	461a      	mov	r2, r3
 80024be:	4b06      	ldr	r3, [pc, #24]	@ (80024d8 <HAL_IncTick+0x24>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4413      	add	r3, r2
 80024c4:	4a04      	ldr	r2, [pc, #16]	@ (80024d8 <HAL_IncTick+0x24>)
 80024c6:	6013      	str	r3, [r2, #0]
}
 80024c8:	bf00      	nop
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	20000208 	.word	0x20000208
 80024d8:	2000ae7c 	.word	0x2000ae7c

080024dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  return uwTick;
 80024e0:	4b03      	ldr	r3, [pc, #12]	@ (80024f0 <HAL_GetTick+0x14>)
 80024e2:	681b      	ldr	r3, [r3, #0]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	2000ae7c 	.word	0x2000ae7c

080024f4 <__NVIC_SetPriorityGrouping>:
{
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f003 0307 	and.w	r3, r3, #7
 8002502:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002504:	4b0c      	ldr	r3, [pc, #48]	@ (8002538 <__NVIC_SetPriorityGrouping+0x44>)
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800250a:	68ba      	ldr	r2, [r7, #8]
 800250c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002510:	4013      	ands	r3, r2
 8002512:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800251c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002520:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002524:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002526:	4a04      	ldr	r2, [pc, #16]	@ (8002538 <__NVIC_SetPriorityGrouping+0x44>)
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	60d3      	str	r3, [r2, #12]
}
 800252c:	bf00      	nop
 800252e:	3714      	adds	r7, #20
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	e000ed00 	.word	0xe000ed00

0800253c <__NVIC_GetPriorityGrouping>:
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002540:	4b04      	ldr	r3, [pc, #16]	@ (8002554 <__NVIC_GetPriorityGrouping+0x18>)
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	0a1b      	lsrs	r3, r3, #8
 8002546:	f003 0307 	and.w	r3, r3, #7
}
 800254a:	4618      	mov	r0, r3
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr
 8002554:	e000ed00 	.word	0xe000ed00

08002558 <__NVIC_EnableIRQ>:
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	4603      	mov	r3, r0
 8002560:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002566:	2b00      	cmp	r3, #0
 8002568:	db0b      	blt.n	8002582 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800256a:	79fb      	ldrb	r3, [r7, #7]
 800256c:	f003 021f 	and.w	r2, r3, #31
 8002570:	4907      	ldr	r1, [pc, #28]	@ (8002590 <__NVIC_EnableIRQ+0x38>)
 8002572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002576:	095b      	lsrs	r3, r3, #5
 8002578:	2001      	movs	r0, #1
 800257a:	fa00 f202 	lsl.w	r2, r0, r2
 800257e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002582:	bf00      	nop
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	e000e100 	.word	0xe000e100

08002594 <__NVIC_SetPriority>:
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	4603      	mov	r3, r0
 800259c:	6039      	str	r1, [r7, #0]
 800259e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	db0a      	blt.n	80025be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	b2da      	uxtb	r2, r3
 80025ac:	490c      	ldr	r1, [pc, #48]	@ (80025e0 <__NVIC_SetPriority+0x4c>)
 80025ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b2:	0112      	lsls	r2, r2, #4
 80025b4:	b2d2      	uxtb	r2, r2
 80025b6:	440b      	add	r3, r1
 80025b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80025bc:	e00a      	b.n	80025d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	b2da      	uxtb	r2, r3
 80025c2:	4908      	ldr	r1, [pc, #32]	@ (80025e4 <__NVIC_SetPriority+0x50>)
 80025c4:	79fb      	ldrb	r3, [r7, #7]
 80025c6:	f003 030f 	and.w	r3, r3, #15
 80025ca:	3b04      	subs	r3, #4
 80025cc:	0112      	lsls	r2, r2, #4
 80025ce:	b2d2      	uxtb	r2, r2
 80025d0:	440b      	add	r3, r1
 80025d2:	761a      	strb	r2, [r3, #24]
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr
 80025e0:	e000e100 	.word	0xe000e100
 80025e4:	e000ed00 	.word	0xe000ed00

080025e8 <NVIC_EncodePriority>:
{
 80025e8:	b480      	push	{r7}
 80025ea:	b089      	sub	sp, #36	@ 0x24
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f003 0307 	and.w	r3, r3, #7
 80025fa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	f1c3 0307 	rsb	r3, r3, #7
 8002602:	2b04      	cmp	r3, #4
 8002604:	bf28      	it	cs
 8002606:	2304      	movcs	r3, #4
 8002608:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	3304      	adds	r3, #4
 800260e:	2b06      	cmp	r3, #6
 8002610:	d902      	bls.n	8002618 <NVIC_EncodePriority+0x30>
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	3b03      	subs	r3, #3
 8002616:	e000      	b.n	800261a <NVIC_EncodePriority+0x32>
 8002618:	2300      	movs	r3, #0
 800261a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800261c:	f04f 32ff 	mov.w	r2, #4294967295
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	fa02 f303 	lsl.w	r3, r2, r3
 8002626:	43da      	mvns	r2, r3
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	401a      	ands	r2, r3
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002630:	f04f 31ff 	mov.w	r1, #4294967295
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	fa01 f303 	lsl.w	r3, r1, r3
 800263a:	43d9      	mvns	r1, r3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002640:	4313      	orrs	r3, r2
}
 8002642:	4618      	mov	r0, r3
 8002644:	3724      	adds	r7, #36	@ 0x24
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
	...

08002650 <SysTick_Config>:
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	3b01      	subs	r3, #1
 800265c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002660:	d301      	bcc.n	8002666 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002662:	2301      	movs	r3, #1
 8002664:	e00f      	b.n	8002686 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002666:	4a0a      	ldr	r2, [pc, #40]	@ (8002690 <SysTick_Config+0x40>)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	3b01      	subs	r3, #1
 800266c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800266e:	210f      	movs	r1, #15
 8002670:	f04f 30ff 	mov.w	r0, #4294967295
 8002674:	f7ff ff8e 	bl	8002594 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002678:	4b05      	ldr	r3, [pc, #20]	@ (8002690 <SysTick_Config+0x40>)
 800267a:	2200      	movs	r2, #0
 800267c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800267e:	4b04      	ldr	r3, [pc, #16]	@ (8002690 <SysTick_Config+0x40>)
 8002680:	2207      	movs	r2, #7
 8002682:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002684:	2300      	movs	r3, #0
}
 8002686:	4618      	mov	r0, r3
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	e000e010 	.word	0xe000e010

08002694 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f7ff ff29 	bl	80024f4 <__NVIC_SetPriorityGrouping>
}
 80026a2:	bf00      	nop
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}

080026aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026aa:	b580      	push	{r7, lr}
 80026ac:	b086      	sub	sp, #24
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	4603      	mov	r3, r0
 80026b2:	60b9      	str	r1, [r7, #8]
 80026b4:	607a      	str	r2, [r7, #4]
 80026b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026b8:	2300      	movs	r3, #0
 80026ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026bc:	f7ff ff3e 	bl	800253c <__NVIC_GetPriorityGrouping>
 80026c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	68b9      	ldr	r1, [r7, #8]
 80026c6:	6978      	ldr	r0, [r7, #20]
 80026c8:	f7ff ff8e 	bl	80025e8 <NVIC_EncodePriority>
 80026cc:	4602      	mov	r2, r0
 80026ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026d2:	4611      	mov	r1, r2
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7ff ff5d 	bl	8002594 <__NVIC_SetPriority>
}
 80026da:	bf00      	nop
 80026dc:	3718      	adds	r7, #24
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b082      	sub	sp, #8
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	4603      	mov	r3, r0
 80026ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7ff ff31 	bl	8002558 <__NVIC_EnableIRQ>
}
 80026f6:	bf00      	nop
 80026f8:	3708      	adds	r7, #8
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}

080026fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026fe:	b580      	push	{r7, lr}
 8002700:	b082      	sub	sp, #8
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f7ff ffa2 	bl	8002650 <SysTick_Config>
 800270c:	4603      	mov	r3, r0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3708      	adds	r7, #8
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
	...

08002718 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e098      	b.n	800285c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	461a      	mov	r2, r3
 8002730:	4b4d      	ldr	r3, [pc, #308]	@ (8002868 <HAL_DMA_Init+0x150>)
 8002732:	429a      	cmp	r2, r3
 8002734:	d80f      	bhi.n	8002756 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	461a      	mov	r2, r3
 800273c:	4b4b      	ldr	r3, [pc, #300]	@ (800286c <HAL_DMA_Init+0x154>)
 800273e:	4413      	add	r3, r2
 8002740:	4a4b      	ldr	r2, [pc, #300]	@ (8002870 <HAL_DMA_Init+0x158>)
 8002742:	fba2 2303 	umull	r2, r3, r2, r3
 8002746:	091b      	lsrs	r3, r3, #4
 8002748:	009a      	lsls	r2, r3, #2
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a48      	ldr	r2, [pc, #288]	@ (8002874 <HAL_DMA_Init+0x15c>)
 8002752:	641a      	str	r2, [r3, #64]	@ 0x40
 8002754:	e00e      	b.n	8002774 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	461a      	mov	r2, r3
 800275c:	4b46      	ldr	r3, [pc, #280]	@ (8002878 <HAL_DMA_Init+0x160>)
 800275e:	4413      	add	r3, r2
 8002760:	4a43      	ldr	r2, [pc, #268]	@ (8002870 <HAL_DMA_Init+0x158>)
 8002762:	fba2 2303 	umull	r2, r3, r2, r3
 8002766:	091b      	lsrs	r3, r3, #4
 8002768:	009a      	lsls	r2, r3, #2
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a42      	ldr	r2, [pc, #264]	@ (800287c <HAL_DMA_Init+0x164>)
 8002772:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2202      	movs	r2, #2
 8002778:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800278a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800278e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002798:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	699b      	ldr	r3, [r3, #24]
 80027aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6a1b      	ldr	r3, [r3, #32]
 80027b6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027b8:	68fa      	ldr	r2, [r7, #12]
 80027ba:	4313      	orrs	r3, r2
 80027bc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	68fa      	ldr	r2, [r7, #12]
 80027c4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80027ce:	d039      	beq.n	8002844 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d4:	4a27      	ldr	r2, [pc, #156]	@ (8002874 <HAL_DMA_Init+0x15c>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d11a      	bne.n	8002810 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80027da:	4b29      	ldr	r3, [pc, #164]	@ (8002880 <HAL_DMA_Init+0x168>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e2:	f003 031c 	and.w	r3, r3, #28
 80027e6:	210f      	movs	r1, #15
 80027e8:	fa01 f303 	lsl.w	r3, r1, r3
 80027ec:	43db      	mvns	r3, r3
 80027ee:	4924      	ldr	r1, [pc, #144]	@ (8002880 <HAL_DMA_Init+0x168>)
 80027f0:	4013      	ands	r3, r2
 80027f2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80027f4:	4b22      	ldr	r3, [pc, #136]	@ (8002880 <HAL_DMA_Init+0x168>)
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6859      	ldr	r1, [r3, #4]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002800:	f003 031c 	and.w	r3, r3, #28
 8002804:	fa01 f303 	lsl.w	r3, r1, r3
 8002808:	491d      	ldr	r1, [pc, #116]	@ (8002880 <HAL_DMA_Init+0x168>)
 800280a:	4313      	orrs	r3, r2
 800280c:	600b      	str	r3, [r1, #0]
 800280e:	e019      	b.n	8002844 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002810:	4b1c      	ldr	r3, [pc, #112]	@ (8002884 <HAL_DMA_Init+0x16c>)
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002818:	f003 031c 	and.w	r3, r3, #28
 800281c:	210f      	movs	r1, #15
 800281e:	fa01 f303 	lsl.w	r3, r1, r3
 8002822:	43db      	mvns	r3, r3
 8002824:	4917      	ldr	r1, [pc, #92]	@ (8002884 <HAL_DMA_Init+0x16c>)
 8002826:	4013      	ands	r3, r2
 8002828:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800282a:	4b16      	ldr	r3, [pc, #88]	@ (8002884 <HAL_DMA_Init+0x16c>)
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6859      	ldr	r1, [r3, #4]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002836:	f003 031c 	and.w	r3, r3, #28
 800283a:	fa01 f303 	lsl.w	r3, r1, r3
 800283e:	4911      	ldr	r1, [pc, #68]	@ (8002884 <HAL_DMA_Init+0x16c>)
 8002840:	4313      	orrs	r3, r2
 8002842:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2201      	movs	r2, #1
 800284e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800285a:	2300      	movs	r3, #0
}
 800285c:	4618      	mov	r0, r3
 800285e:	3714      	adds	r7, #20
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr
 8002868:	40020407 	.word	0x40020407
 800286c:	bffdfff8 	.word	0xbffdfff8
 8002870:	cccccccd 	.word	0xcccccccd
 8002874:	40020000 	.word	0x40020000
 8002878:	bffdfbf8 	.word	0xbffdfbf8
 800287c:	40020400 	.word	0x40020400
 8002880:	400200a8 	.word	0x400200a8
 8002884:	400204a8 	.word	0x400204a8

08002888 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b086      	sub	sp, #24
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]
 8002894:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002896:	2300      	movs	r3, #0
 8002898:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d101      	bne.n	80028a8 <HAL_DMA_Start_IT+0x20>
 80028a4:	2302      	movs	r3, #2
 80028a6:	e04b      	b.n	8002940 <HAL_DMA_Start_IT+0xb8>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2201      	movs	r2, #1
 80028ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d13a      	bne.n	8002932 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2202      	movs	r2, #2
 80028c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2200      	movs	r2, #0
 80028c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f022 0201 	bic.w	r2, r2, #1
 80028d8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	68b9      	ldr	r1, [r7, #8]
 80028e0:	68f8      	ldr	r0, [r7, #12]
 80028e2:	f000 f95f 	bl	8002ba4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d008      	beq.n	8002900 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f042 020e 	orr.w	r2, r2, #14
 80028fc:	601a      	str	r2, [r3, #0]
 80028fe:	e00f      	b.n	8002920 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f022 0204 	bic.w	r2, r2, #4
 800290e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f042 020a 	orr.w	r2, r2, #10
 800291e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f042 0201 	orr.w	r2, r2, #1
 800292e:	601a      	str	r2, [r3, #0]
 8002930:	e005      	b.n	800293e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2200      	movs	r2, #0
 8002936:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800293a:	2302      	movs	r3, #2
 800293c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800293e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002940:	4618      	mov	r0, r3
 8002942:	3718      	adds	r7, #24
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}

08002948 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002948:	b480      	push	{r7}
 800294a:	b085      	sub	sp, #20
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002950:	2300      	movs	r3, #0
 8002952:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800295a:	b2db      	uxtb	r3, r3
 800295c:	2b02      	cmp	r3, #2
 800295e:	d008      	beq.n	8002972 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2204      	movs	r2, #4
 8002964:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e022      	b.n	80029b8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f022 020e 	bic.w	r2, r2, #14
 8002980:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f022 0201 	bic.w	r2, r2, #1
 8002990:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002996:	f003 021c 	and.w	r2, r3, #28
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299e:	2101      	movs	r1, #1
 80029a0:	fa01 f202 	lsl.w	r2, r1, r2
 80029a4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2201      	movs	r2, #1
 80029aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80029b6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3714      	adds	r7, #20
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029cc:	2300      	movs	r3, #0
 80029ce:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d005      	beq.n	80029e8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2204      	movs	r2, #4
 80029e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	73fb      	strb	r3, [r7, #15]
 80029e6:	e029      	b.n	8002a3c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f022 020e 	bic.w	r2, r2, #14
 80029f6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f022 0201 	bic.w	r2, r2, #1
 8002a06:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0c:	f003 021c 	and.w	r2, r3, #28
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a14:	2101      	movs	r1, #1
 8002a16:	fa01 f202 	lsl.w	r2, r1, r2
 8002a1a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d003      	beq.n	8002a3c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	4798      	blx	r3
    }
  }
  return status;
 8002a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b084      	sub	sp, #16
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a62:	f003 031c 	and.w	r3, r3, #28
 8002a66:	2204      	movs	r2, #4
 8002a68:	409a      	lsls	r2, r3
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d026      	beq.n	8002ac0 <HAL_DMA_IRQHandler+0x7a>
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	f003 0304 	and.w	r3, r3, #4
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d021      	beq.n	8002ac0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0320 	and.w	r3, r3, #32
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d107      	bne.n	8002a9a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f022 0204 	bic.w	r2, r2, #4
 8002a98:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a9e:	f003 021c 	and.w	r2, r3, #28
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa6:	2104      	movs	r1, #4
 8002aa8:	fa01 f202 	lsl.w	r2, r1, r2
 8002aac:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d071      	beq.n	8002b9a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002abe:	e06c      	b.n	8002b9a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac4:	f003 031c 	and.w	r3, r3, #28
 8002ac8:	2202      	movs	r2, #2
 8002aca:	409a      	lsls	r2, r3
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	4013      	ands	r3, r2
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d02e      	beq.n	8002b32 <HAL_DMA_IRQHandler+0xec>
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d029      	beq.n	8002b32 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0320 	and.w	r3, r3, #32
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d10b      	bne.n	8002b04 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f022 020a 	bic.w	r2, r2, #10
 8002afa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b08:	f003 021c 	and.w	r2, r3, #28
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b10:	2102      	movs	r1, #2
 8002b12:	fa01 f202 	lsl.w	r2, r1, r2
 8002b16:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d038      	beq.n	8002b9a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002b30:	e033      	b.n	8002b9a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b36:	f003 031c 	and.w	r3, r3, #28
 8002b3a:	2208      	movs	r2, #8
 8002b3c:	409a      	lsls	r2, r3
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	4013      	ands	r3, r2
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d02a      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x156>
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	f003 0308 	and.w	r3, r3, #8
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d025      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 020e 	bic.w	r2, r2, #14
 8002b5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b64:	f003 021c 	and.w	r2, r3, #28
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6c:	2101      	movs	r1, #1
 8002b6e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b72:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d004      	beq.n	8002b9c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002b9a:	bf00      	nop
 8002b9c:	bf00      	nop
}
 8002b9e:	3710      	adds	r7, #16
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
 8002bb0:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb6:	f003 021c 	and.w	r2, r3, #28
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8002bc4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	683a      	ldr	r2, [r7, #0]
 8002bcc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	2b10      	cmp	r3, #16
 8002bd4:	d108      	bne.n	8002be8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	68ba      	ldr	r2, [r7, #8]
 8002be4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002be6:	e007      	b.n	8002bf8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	68ba      	ldr	r2, [r7, #8]
 8002bee:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	60da      	str	r2, [r3, #12]
}
 8002bf8:	bf00      	nop
 8002bfa:	3714      	adds	r7, #20
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c02:	4770      	bx	lr

08002c04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b087      	sub	sp, #28
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c12:	e17f      	b.n	8002f14 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	2101      	movs	r1, #1
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c20:	4013      	ands	r3, r2
 8002c22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	f000 8171 	beq.w	8002f0e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	f003 0303 	and.w	r3, r3, #3
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d005      	beq.n	8002c44 <HAL_GPIO_Init+0x40>
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f003 0303 	and.w	r3, r3, #3
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d130      	bne.n	8002ca6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	005b      	lsls	r3, r3, #1
 8002c4e:	2203      	movs	r2, #3
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	43db      	mvns	r3, r3
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	68da      	ldr	r2, [r3, #12]
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	005b      	lsls	r3, r3, #1
 8002c64:	fa02 f303 	lsl.w	r3, r2, r3
 8002c68:	693a      	ldr	r2, [r7, #16]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c82:	43db      	mvns	r3, r3
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	4013      	ands	r3, r2
 8002c88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	091b      	lsrs	r3, r3, #4
 8002c90:	f003 0201 	and.w	r2, r3, #1
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	693a      	ldr	r2, [r7, #16]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	693a      	ldr	r2, [r7, #16]
 8002ca4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f003 0303 	and.w	r3, r3, #3
 8002cae:	2b03      	cmp	r3, #3
 8002cb0:	d118      	bne.n	8002ce4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cb6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002cb8:	2201      	movs	r2, #1
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	08db      	lsrs	r3, r3, #3
 8002cce:	f003 0201 	and.w	r2, r3, #1
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	693a      	ldr	r2, [r7, #16]
 8002ce2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f003 0303 	and.w	r3, r3, #3
 8002cec:	2b03      	cmp	r3, #3
 8002cee:	d017      	beq.n	8002d20 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	2203      	movs	r2, #3
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	43db      	mvns	r3, r3
 8002d02:	693a      	ldr	r2, [r7, #16]
 8002d04:	4013      	ands	r3, r2
 8002d06:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	689a      	ldr	r2, [r3, #8]
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	fa02 f303 	lsl.w	r3, r2, r3
 8002d14:	693a      	ldr	r2, [r7, #16]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f003 0303 	and.w	r3, r3, #3
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d123      	bne.n	8002d74 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	08da      	lsrs	r2, r3, #3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	3208      	adds	r2, #8
 8002d34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d38:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	f003 0307 	and.w	r3, r3, #7
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	220f      	movs	r2, #15
 8002d44:	fa02 f303 	lsl.w	r3, r2, r3
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	693a      	ldr	r2, [r7, #16]
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	691a      	ldr	r2, [r3, #16]
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	f003 0307 	and.w	r3, r3, #7
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d60:	693a      	ldr	r2, [r7, #16]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	08da      	lsrs	r2, r3, #3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	3208      	adds	r2, #8
 8002d6e:	6939      	ldr	r1, [r7, #16]
 8002d70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	005b      	lsls	r3, r3, #1
 8002d7e:	2203      	movs	r2, #3
 8002d80:	fa02 f303 	lsl.w	r3, r2, r3
 8002d84:	43db      	mvns	r3, r3
 8002d86:	693a      	ldr	r2, [r7, #16]
 8002d88:	4013      	ands	r3, r2
 8002d8a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f003 0203 	and.w	r2, r3, #3
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	005b      	lsls	r3, r3, #1
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	693a      	ldr	r2, [r7, #16]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	693a      	ldr	r2, [r7, #16]
 8002da6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	f000 80ac 	beq.w	8002f0e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002db6:	4b5f      	ldr	r3, [pc, #380]	@ (8002f34 <HAL_GPIO_Init+0x330>)
 8002db8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dba:	4a5e      	ldr	r2, [pc, #376]	@ (8002f34 <HAL_GPIO_Init+0x330>)
 8002dbc:	f043 0301 	orr.w	r3, r3, #1
 8002dc0:	6613      	str	r3, [r2, #96]	@ 0x60
 8002dc2:	4b5c      	ldr	r3, [pc, #368]	@ (8002f34 <HAL_GPIO_Init+0x330>)
 8002dc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	60bb      	str	r3, [r7, #8]
 8002dcc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002dce:	4a5a      	ldr	r2, [pc, #360]	@ (8002f38 <HAL_GPIO_Init+0x334>)
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	089b      	lsrs	r3, r3, #2
 8002dd4:	3302      	adds	r3, #2
 8002dd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dda:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	f003 0303 	and.w	r3, r3, #3
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	220f      	movs	r2, #15
 8002de6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dea:	43db      	mvns	r3, r3
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	4013      	ands	r3, r2
 8002df0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002df8:	d025      	beq.n	8002e46 <HAL_GPIO_Init+0x242>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a4f      	ldr	r2, [pc, #316]	@ (8002f3c <HAL_GPIO_Init+0x338>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d01f      	beq.n	8002e42 <HAL_GPIO_Init+0x23e>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a4e      	ldr	r2, [pc, #312]	@ (8002f40 <HAL_GPIO_Init+0x33c>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d019      	beq.n	8002e3e <HAL_GPIO_Init+0x23a>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a4d      	ldr	r2, [pc, #308]	@ (8002f44 <HAL_GPIO_Init+0x340>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d013      	beq.n	8002e3a <HAL_GPIO_Init+0x236>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a4c      	ldr	r2, [pc, #304]	@ (8002f48 <HAL_GPIO_Init+0x344>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d00d      	beq.n	8002e36 <HAL_GPIO_Init+0x232>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a4b      	ldr	r2, [pc, #300]	@ (8002f4c <HAL_GPIO_Init+0x348>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d007      	beq.n	8002e32 <HAL_GPIO_Init+0x22e>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a4a      	ldr	r2, [pc, #296]	@ (8002f50 <HAL_GPIO_Init+0x34c>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d101      	bne.n	8002e2e <HAL_GPIO_Init+0x22a>
 8002e2a:	2306      	movs	r3, #6
 8002e2c:	e00c      	b.n	8002e48 <HAL_GPIO_Init+0x244>
 8002e2e:	2307      	movs	r3, #7
 8002e30:	e00a      	b.n	8002e48 <HAL_GPIO_Init+0x244>
 8002e32:	2305      	movs	r3, #5
 8002e34:	e008      	b.n	8002e48 <HAL_GPIO_Init+0x244>
 8002e36:	2304      	movs	r3, #4
 8002e38:	e006      	b.n	8002e48 <HAL_GPIO_Init+0x244>
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e004      	b.n	8002e48 <HAL_GPIO_Init+0x244>
 8002e3e:	2302      	movs	r3, #2
 8002e40:	e002      	b.n	8002e48 <HAL_GPIO_Init+0x244>
 8002e42:	2301      	movs	r3, #1
 8002e44:	e000      	b.n	8002e48 <HAL_GPIO_Init+0x244>
 8002e46:	2300      	movs	r3, #0
 8002e48:	697a      	ldr	r2, [r7, #20]
 8002e4a:	f002 0203 	and.w	r2, r2, #3
 8002e4e:	0092      	lsls	r2, r2, #2
 8002e50:	4093      	lsls	r3, r2
 8002e52:	693a      	ldr	r2, [r7, #16]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002e58:	4937      	ldr	r1, [pc, #220]	@ (8002f38 <HAL_GPIO_Init+0x334>)
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	089b      	lsrs	r3, r3, #2
 8002e5e:	3302      	adds	r3, #2
 8002e60:	693a      	ldr	r2, [r7, #16]
 8002e62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e66:	4b3b      	ldr	r3, [pc, #236]	@ (8002f54 <HAL_GPIO_Init+0x350>)
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	43db      	mvns	r3, r3
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	4013      	ands	r3, r2
 8002e74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d003      	beq.n	8002e8a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002e82:	693a      	ldr	r2, [r7, #16]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e8a:	4a32      	ldr	r2, [pc, #200]	@ (8002f54 <HAL_GPIO_Init+0x350>)
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e90:	4b30      	ldr	r3, [pc, #192]	@ (8002f54 <HAL_GPIO_Init+0x350>)
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	43db      	mvns	r3, r3
 8002e9a:	693a      	ldr	r2, [r7, #16]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d003      	beq.n	8002eb4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002eac:	693a      	ldr	r2, [r7, #16]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002eb4:	4a27      	ldr	r2, [pc, #156]	@ (8002f54 <HAL_GPIO_Init+0x350>)
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002eba:	4b26      	ldr	r3, [pc, #152]	@ (8002f54 <HAL_GPIO_Init+0x350>)
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	43db      	mvns	r3, r3
 8002ec4:	693a      	ldr	r2, [r7, #16]
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d003      	beq.n	8002ede <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002ed6:	693a      	ldr	r2, [r7, #16]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ede:	4a1d      	ldr	r2, [pc, #116]	@ (8002f54 <HAL_GPIO_Init+0x350>)
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002ee4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f54 <HAL_GPIO_Init+0x350>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	43db      	mvns	r3, r3
 8002eee:	693a      	ldr	r2, [r7, #16]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d003      	beq.n	8002f08 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f08:	4a12      	ldr	r2, [pc, #72]	@ (8002f54 <HAL_GPIO_Init+0x350>)
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	3301      	adds	r3, #1
 8002f12:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	f47f ae78 	bne.w	8002c14 <HAL_GPIO_Init+0x10>
  }
}
 8002f24:	bf00      	nop
 8002f26:	bf00      	nop
 8002f28:	371c      	adds	r7, #28
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	40021000 	.word	0x40021000
 8002f38:	40010000 	.word	0x40010000
 8002f3c:	48000400 	.word	0x48000400
 8002f40:	48000800 	.word	0x48000800
 8002f44:	48000c00 	.word	0x48000c00
 8002f48:	48001000 	.word	0x48001000
 8002f4c:	48001400 	.word	0x48001400
 8002f50:	48001800 	.word	0x48001800
 8002f54:	40010400 	.word	0x40010400

08002f58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	460b      	mov	r3, r1
 8002f62:	807b      	strh	r3, [r7, #2]
 8002f64:	4613      	mov	r3, r2
 8002f66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f68:	787b      	ldrb	r3, [r7, #1]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d003      	beq.n	8002f76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f6e:	887a      	ldrh	r2, [r7, #2]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f74:	e002      	b.n	8002f7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f76:	887a      	ldrh	r2, [r7, #2]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002f8c:	4b04      	ldr	r3, [pc, #16]	@ (8002fa0 <HAL_PWREx_GetVoltageRange+0x18>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	40007000 	.word	0x40007000

08002fa4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b085      	sub	sp, #20
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fb2:	d130      	bne.n	8003016 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fb4:	4b23      	ldr	r3, [pc, #140]	@ (8003044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002fbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fc0:	d038      	beq.n	8003034 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002fc2:	4b20      	ldr	r3, [pc, #128]	@ (8003044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002fca:	4a1e      	ldr	r2, [pc, #120]	@ (8003044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fcc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fd0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002fd2:	4b1d      	ldr	r3, [pc, #116]	@ (8003048 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2232      	movs	r2, #50	@ 0x32
 8002fd8:	fb02 f303 	mul.w	r3, r2, r3
 8002fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800304c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002fde:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe2:	0c9b      	lsrs	r3, r3, #18
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fe8:	e002      	b.n	8002ff0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	3b01      	subs	r3, #1
 8002fee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ff0:	4b14      	ldr	r3, [pc, #80]	@ (8003044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ff2:	695b      	ldr	r3, [r3, #20]
 8002ff4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ff8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ffc:	d102      	bne.n	8003004 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d1f2      	bne.n	8002fea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003004:	4b0f      	ldr	r3, [pc, #60]	@ (8003044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003006:	695b      	ldr	r3, [r3, #20]
 8003008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800300c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003010:	d110      	bne.n	8003034 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e00f      	b.n	8003036 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003016:	4b0b      	ldr	r3, [pc, #44]	@ (8003044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800301e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003022:	d007      	beq.n	8003034 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003024:	4b07      	ldr	r3, [pc, #28]	@ (8003044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800302c:	4a05      	ldr	r2, [pc, #20]	@ (8003044 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800302e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003032:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3714      	adds	r7, #20
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	40007000 	.word	0x40007000
 8003048:	20000200 	.word	0x20000200
 800304c:	431bde83 	.word	0x431bde83

08003050 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b088      	sub	sp, #32
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e3ca      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003062:	4b97      	ldr	r3, [pc, #604]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	f003 030c 	and.w	r3, r3, #12
 800306a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800306c:	4b94      	ldr	r3, [pc, #592]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	f003 0303 	and.w	r3, r3, #3
 8003074:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0310 	and.w	r3, r3, #16
 800307e:	2b00      	cmp	r3, #0
 8003080:	f000 80e4 	beq.w	800324c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d007      	beq.n	800309a <HAL_RCC_OscConfig+0x4a>
 800308a:	69bb      	ldr	r3, [r7, #24]
 800308c:	2b0c      	cmp	r3, #12
 800308e:	f040 808b 	bne.w	80031a8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	2b01      	cmp	r3, #1
 8003096:	f040 8087 	bne.w	80031a8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800309a:	4b89      	ldr	r3, [pc, #548]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d005      	beq.n	80030b2 <HAL_RCC_OscConfig+0x62>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e3a2      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a1a      	ldr	r2, [r3, #32]
 80030b6:	4b82      	ldr	r3, [pc, #520]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0308 	and.w	r3, r3, #8
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d004      	beq.n	80030cc <HAL_RCC_OscConfig+0x7c>
 80030c2:	4b7f      	ldr	r3, [pc, #508]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030ca:	e005      	b.n	80030d8 <HAL_RCC_OscConfig+0x88>
 80030cc:	4b7c      	ldr	r3, [pc, #496]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80030ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030d2:	091b      	lsrs	r3, r3, #4
 80030d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030d8:	4293      	cmp	r3, r2
 80030da:	d223      	bcs.n	8003124 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a1b      	ldr	r3, [r3, #32]
 80030e0:	4618      	mov	r0, r3
 80030e2:	f000 fd55 	bl	8003b90 <RCC_SetFlashLatencyFromMSIRange>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d001      	beq.n	80030f0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e383      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030f0:	4b73      	ldr	r3, [pc, #460]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a72      	ldr	r2, [pc, #456]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80030f6:	f043 0308 	orr.w	r3, r3, #8
 80030fa:	6013      	str	r3, [r2, #0]
 80030fc:	4b70      	ldr	r3, [pc, #448]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6a1b      	ldr	r3, [r3, #32]
 8003108:	496d      	ldr	r1, [pc, #436]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 800310a:	4313      	orrs	r3, r2
 800310c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800310e:	4b6c      	ldr	r3, [pc, #432]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	69db      	ldr	r3, [r3, #28]
 800311a:	021b      	lsls	r3, r3, #8
 800311c:	4968      	ldr	r1, [pc, #416]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 800311e:	4313      	orrs	r3, r2
 8003120:	604b      	str	r3, [r1, #4]
 8003122:	e025      	b.n	8003170 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003124:	4b66      	ldr	r3, [pc, #408]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a65      	ldr	r2, [pc, #404]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 800312a:	f043 0308 	orr.w	r3, r3, #8
 800312e:	6013      	str	r3, [r2, #0]
 8003130:	4b63      	ldr	r3, [pc, #396]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a1b      	ldr	r3, [r3, #32]
 800313c:	4960      	ldr	r1, [pc, #384]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 800313e:	4313      	orrs	r3, r2
 8003140:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003142:	4b5f      	ldr	r3, [pc, #380]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	69db      	ldr	r3, [r3, #28]
 800314e:	021b      	lsls	r3, r3, #8
 8003150:	495b      	ldr	r1, [pc, #364]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 8003152:	4313      	orrs	r3, r2
 8003154:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d109      	bne.n	8003170 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a1b      	ldr	r3, [r3, #32]
 8003160:	4618      	mov	r0, r3
 8003162:	f000 fd15 	bl	8003b90 <RCC_SetFlashLatencyFromMSIRange>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d001      	beq.n	8003170 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e343      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003170:	f000 fc4a 	bl	8003a08 <HAL_RCC_GetSysClockFreq>
 8003174:	4602      	mov	r2, r0
 8003176:	4b52      	ldr	r3, [pc, #328]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	091b      	lsrs	r3, r3, #4
 800317c:	f003 030f 	and.w	r3, r3, #15
 8003180:	4950      	ldr	r1, [pc, #320]	@ (80032c4 <HAL_RCC_OscConfig+0x274>)
 8003182:	5ccb      	ldrb	r3, [r1, r3]
 8003184:	f003 031f 	and.w	r3, r3, #31
 8003188:	fa22 f303 	lsr.w	r3, r2, r3
 800318c:	4a4e      	ldr	r2, [pc, #312]	@ (80032c8 <HAL_RCC_OscConfig+0x278>)
 800318e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003190:	4b4e      	ldr	r3, [pc, #312]	@ (80032cc <HAL_RCC_OscConfig+0x27c>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4618      	mov	r0, r3
 8003196:	f7ff f951 	bl	800243c <HAL_InitTick>
 800319a:	4603      	mov	r3, r0
 800319c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800319e:	7bfb      	ldrb	r3, [r7, #15]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d052      	beq.n	800324a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80031a4:	7bfb      	ldrb	r3, [r7, #15]
 80031a6:	e327      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	699b      	ldr	r3, [r3, #24]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d032      	beq.n	8003216 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80031b0:	4b43      	ldr	r3, [pc, #268]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a42      	ldr	r2, [pc, #264]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80031b6:	f043 0301 	orr.w	r3, r3, #1
 80031ba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80031bc:	f7ff f98e 	bl	80024dc <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031c2:	e008      	b.n	80031d6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031c4:	f7ff f98a 	bl	80024dc <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e310      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031d6:	4b3a      	ldr	r3, [pc, #232]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d0f0      	beq.n	80031c4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031e2:	4b37      	ldr	r3, [pc, #220]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a36      	ldr	r2, [pc, #216]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80031e8:	f043 0308 	orr.w	r3, r3, #8
 80031ec:	6013      	str	r3, [r2, #0]
 80031ee:	4b34      	ldr	r3, [pc, #208]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a1b      	ldr	r3, [r3, #32]
 80031fa:	4931      	ldr	r1, [pc, #196]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003200:	4b2f      	ldr	r3, [pc, #188]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	69db      	ldr	r3, [r3, #28]
 800320c:	021b      	lsls	r3, r3, #8
 800320e:	492c      	ldr	r1, [pc, #176]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 8003210:	4313      	orrs	r3, r2
 8003212:	604b      	str	r3, [r1, #4]
 8003214:	e01a      	b.n	800324c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003216:	4b2a      	ldr	r3, [pc, #168]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a29      	ldr	r2, [pc, #164]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 800321c:	f023 0301 	bic.w	r3, r3, #1
 8003220:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003222:	f7ff f95b 	bl	80024dc <HAL_GetTick>
 8003226:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003228:	e008      	b.n	800323c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800322a:	f7ff f957 	bl	80024dc <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b02      	cmp	r3, #2
 8003236:	d901      	bls.n	800323c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	e2dd      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800323c:	4b20      	ldr	r3, [pc, #128]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0302 	and.w	r3, r3, #2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d1f0      	bne.n	800322a <HAL_RCC_OscConfig+0x1da>
 8003248:	e000      	b.n	800324c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800324a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0301 	and.w	r3, r3, #1
 8003254:	2b00      	cmp	r3, #0
 8003256:	d074      	beq.n	8003342 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003258:	69bb      	ldr	r3, [r7, #24]
 800325a:	2b08      	cmp	r3, #8
 800325c:	d005      	beq.n	800326a <HAL_RCC_OscConfig+0x21a>
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	2b0c      	cmp	r3, #12
 8003262:	d10e      	bne.n	8003282 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	2b03      	cmp	r3, #3
 8003268:	d10b      	bne.n	8003282 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800326a:	4b15      	ldr	r3, [pc, #84]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d064      	beq.n	8003340 <HAL_RCC_OscConfig+0x2f0>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d160      	bne.n	8003340 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e2ba      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800328a:	d106      	bne.n	800329a <HAL_RCC_OscConfig+0x24a>
 800328c:	4b0c      	ldr	r3, [pc, #48]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a0b      	ldr	r2, [pc, #44]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 8003292:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003296:	6013      	str	r3, [r2, #0]
 8003298:	e026      	b.n	80032e8 <HAL_RCC_OscConfig+0x298>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032a2:	d115      	bne.n	80032d0 <HAL_RCC_OscConfig+0x280>
 80032a4:	4b06      	ldr	r3, [pc, #24]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a05      	ldr	r2, [pc, #20]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80032aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032ae:	6013      	str	r3, [r2, #0]
 80032b0:	4b03      	ldr	r3, [pc, #12]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a02      	ldr	r2, [pc, #8]	@ (80032c0 <HAL_RCC_OscConfig+0x270>)
 80032b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032ba:	6013      	str	r3, [r2, #0]
 80032bc:	e014      	b.n	80032e8 <HAL_RCC_OscConfig+0x298>
 80032be:	bf00      	nop
 80032c0:	40021000 	.word	0x40021000
 80032c4:	080128fc 	.word	0x080128fc
 80032c8:	20000200 	.word	0x20000200
 80032cc:	20000204 	.word	0x20000204
 80032d0:	4ba0      	ldr	r3, [pc, #640]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a9f      	ldr	r2, [pc, #636]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 80032d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032da:	6013      	str	r3, [r2, #0]
 80032dc:	4b9d      	ldr	r3, [pc, #628]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a9c      	ldr	r2, [pc, #624]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 80032e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d013      	beq.n	8003318 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f0:	f7ff f8f4 	bl	80024dc <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032f6:	e008      	b.n	800330a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032f8:	f7ff f8f0 	bl	80024dc <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b64      	cmp	r3, #100	@ 0x64
 8003304:	d901      	bls.n	800330a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e276      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800330a:	4b92      	ldr	r3, [pc, #584]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d0f0      	beq.n	80032f8 <HAL_RCC_OscConfig+0x2a8>
 8003316:	e014      	b.n	8003342 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003318:	f7ff f8e0 	bl	80024dc <HAL_GetTick>
 800331c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800331e:	e008      	b.n	8003332 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003320:	f7ff f8dc 	bl	80024dc <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b64      	cmp	r3, #100	@ 0x64
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e262      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003332:	4b88      	ldr	r3, [pc, #544]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1f0      	bne.n	8003320 <HAL_RCC_OscConfig+0x2d0>
 800333e:	e000      	b.n	8003342 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003340:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0302 	and.w	r3, r3, #2
 800334a:	2b00      	cmp	r3, #0
 800334c:	d060      	beq.n	8003410 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800334e:	69bb      	ldr	r3, [r7, #24]
 8003350:	2b04      	cmp	r3, #4
 8003352:	d005      	beq.n	8003360 <HAL_RCC_OscConfig+0x310>
 8003354:	69bb      	ldr	r3, [r7, #24]
 8003356:	2b0c      	cmp	r3, #12
 8003358:	d119      	bne.n	800338e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	2b02      	cmp	r3, #2
 800335e:	d116      	bne.n	800338e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003360:	4b7c      	ldr	r3, [pc, #496]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003368:	2b00      	cmp	r3, #0
 800336a:	d005      	beq.n	8003378 <HAL_RCC_OscConfig+0x328>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d101      	bne.n	8003378 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e23f      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003378:	4b76      	ldr	r3, [pc, #472]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	691b      	ldr	r3, [r3, #16]
 8003384:	061b      	lsls	r3, r3, #24
 8003386:	4973      	ldr	r1, [pc, #460]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 8003388:	4313      	orrs	r3, r2
 800338a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800338c:	e040      	b.n	8003410 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d023      	beq.n	80033de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003396:	4b6f      	ldr	r3, [pc, #444]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a6e      	ldr	r2, [pc, #440]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 800339c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033a2:	f7ff f89b 	bl	80024dc <HAL_GetTick>
 80033a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033a8:	e008      	b.n	80033bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033aa:	f7ff f897 	bl	80024dc <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d901      	bls.n	80033bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	e21d      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033bc:	4b65      	ldr	r3, [pc, #404]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d0f0      	beq.n	80033aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033c8:	4b62      	ldr	r3, [pc, #392]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	691b      	ldr	r3, [r3, #16]
 80033d4:	061b      	lsls	r3, r3, #24
 80033d6:	495f      	ldr	r1, [pc, #380]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 80033d8:	4313      	orrs	r3, r2
 80033da:	604b      	str	r3, [r1, #4]
 80033dc:	e018      	b.n	8003410 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033de:	4b5d      	ldr	r3, [pc, #372]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a5c      	ldr	r2, [pc, #368]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 80033e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ea:	f7ff f877 	bl	80024dc <HAL_GetTick>
 80033ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033f0:	e008      	b.n	8003404 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033f2:	f7ff f873 	bl	80024dc <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d901      	bls.n	8003404 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003400:	2303      	movs	r3, #3
 8003402:	e1f9      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003404:	4b53      	ldr	r3, [pc, #332]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800340c:	2b00      	cmp	r3, #0
 800340e:	d1f0      	bne.n	80033f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0308 	and.w	r3, r3, #8
 8003418:	2b00      	cmp	r3, #0
 800341a:	d03c      	beq.n	8003496 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	695b      	ldr	r3, [r3, #20]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d01c      	beq.n	800345e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003424:	4b4b      	ldr	r3, [pc, #300]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 8003426:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800342a:	4a4a      	ldr	r2, [pc, #296]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 800342c:	f043 0301 	orr.w	r3, r3, #1
 8003430:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003434:	f7ff f852 	bl	80024dc <HAL_GetTick>
 8003438:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800343a:	e008      	b.n	800344e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800343c:	f7ff f84e 	bl	80024dc <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b02      	cmp	r3, #2
 8003448:	d901      	bls.n	800344e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e1d4      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800344e:	4b41      	ldr	r3, [pc, #260]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 8003450:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d0ef      	beq.n	800343c <HAL_RCC_OscConfig+0x3ec>
 800345c:	e01b      	b.n	8003496 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800345e:	4b3d      	ldr	r3, [pc, #244]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 8003460:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003464:	4a3b      	ldr	r2, [pc, #236]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 8003466:	f023 0301 	bic.w	r3, r3, #1
 800346a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800346e:	f7ff f835 	bl	80024dc <HAL_GetTick>
 8003472:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003474:	e008      	b.n	8003488 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003476:	f7ff f831 	bl	80024dc <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	2b02      	cmp	r3, #2
 8003482:	d901      	bls.n	8003488 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e1b7      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003488:	4b32      	ldr	r3, [pc, #200]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 800348a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d1ef      	bne.n	8003476 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0304 	and.w	r3, r3, #4
 800349e:	2b00      	cmp	r3, #0
 80034a0:	f000 80a6 	beq.w	80035f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034a4:	2300      	movs	r3, #0
 80034a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80034a8:	4b2a      	ldr	r3, [pc, #168]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 80034aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d10d      	bne.n	80034d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034b4:	4b27      	ldr	r3, [pc, #156]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 80034b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034b8:	4a26      	ldr	r2, [pc, #152]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 80034ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034be:	6593      	str	r3, [r2, #88]	@ 0x58
 80034c0:	4b24      	ldr	r3, [pc, #144]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 80034c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034c8:	60bb      	str	r3, [r7, #8]
 80034ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034cc:	2301      	movs	r3, #1
 80034ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034d0:	4b21      	ldr	r3, [pc, #132]	@ (8003558 <HAL_RCC_OscConfig+0x508>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d118      	bne.n	800350e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034dc:	4b1e      	ldr	r3, [pc, #120]	@ (8003558 <HAL_RCC_OscConfig+0x508>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a1d      	ldr	r2, [pc, #116]	@ (8003558 <HAL_RCC_OscConfig+0x508>)
 80034e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034e8:	f7fe fff8 	bl	80024dc <HAL_GetTick>
 80034ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034ee:	e008      	b.n	8003502 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034f0:	f7fe fff4 	bl	80024dc <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d901      	bls.n	8003502 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80034fe:	2303      	movs	r3, #3
 8003500:	e17a      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003502:	4b15      	ldr	r3, [pc, #84]	@ (8003558 <HAL_RCC_OscConfig+0x508>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800350a:	2b00      	cmp	r3, #0
 800350c:	d0f0      	beq.n	80034f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d108      	bne.n	8003528 <HAL_RCC_OscConfig+0x4d8>
 8003516:	4b0f      	ldr	r3, [pc, #60]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 8003518:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800351c:	4a0d      	ldr	r2, [pc, #52]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 800351e:	f043 0301 	orr.w	r3, r3, #1
 8003522:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003526:	e029      	b.n	800357c <HAL_RCC_OscConfig+0x52c>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	2b05      	cmp	r3, #5
 800352e:	d115      	bne.n	800355c <HAL_RCC_OscConfig+0x50c>
 8003530:	4b08      	ldr	r3, [pc, #32]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 8003532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003536:	4a07      	ldr	r2, [pc, #28]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 8003538:	f043 0304 	orr.w	r3, r3, #4
 800353c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003540:	4b04      	ldr	r3, [pc, #16]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 8003542:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003546:	4a03      	ldr	r2, [pc, #12]	@ (8003554 <HAL_RCC_OscConfig+0x504>)
 8003548:	f043 0301 	orr.w	r3, r3, #1
 800354c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003550:	e014      	b.n	800357c <HAL_RCC_OscConfig+0x52c>
 8003552:	bf00      	nop
 8003554:	40021000 	.word	0x40021000
 8003558:	40007000 	.word	0x40007000
 800355c:	4b9c      	ldr	r3, [pc, #624]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 800355e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003562:	4a9b      	ldr	r2, [pc, #620]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 8003564:	f023 0301 	bic.w	r3, r3, #1
 8003568:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800356c:	4b98      	ldr	r3, [pc, #608]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 800356e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003572:	4a97      	ldr	r2, [pc, #604]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 8003574:	f023 0304 	bic.w	r3, r3, #4
 8003578:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d016      	beq.n	80035b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003584:	f7fe ffaa 	bl	80024dc <HAL_GetTick>
 8003588:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800358a:	e00a      	b.n	80035a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800358c:	f7fe ffa6 	bl	80024dc <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	f241 3288 	movw	r2, #5000	@ 0x1388
 800359a:	4293      	cmp	r3, r2
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e12a      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035a2:	4b8b      	ldr	r3, [pc, #556]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 80035a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035a8:	f003 0302 	and.w	r3, r3, #2
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d0ed      	beq.n	800358c <HAL_RCC_OscConfig+0x53c>
 80035b0:	e015      	b.n	80035de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035b2:	f7fe ff93 	bl	80024dc <HAL_GetTick>
 80035b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035b8:	e00a      	b.n	80035d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035ba:	f7fe ff8f 	bl	80024dc <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d901      	bls.n	80035d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e113      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035d0:	4b7f      	ldr	r3, [pc, #508]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 80035d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1ed      	bne.n	80035ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035de:	7ffb      	ldrb	r3, [r7, #31]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d105      	bne.n	80035f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035e4:	4b7a      	ldr	r3, [pc, #488]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 80035e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035e8:	4a79      	ldr	r2, [pc, #484]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 80035ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035ee:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 80fe 	beq.w	80037f6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035fe:	2b02      	cmp	r3, #2
 8003600:	f040 80d0 	bne.w	80037a4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003604:	4b72      	ldr	r3, [pc, #456]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	f003 0203 	and.w	r2, r3, #3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003614:	429a      	cmp	r2, r3
 8003616:	d130      	bne.n	800367a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003622:	3b01      	subs	r3, #1
 8003624:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003626:	429a      	cmp	r2, r3
 8003628:	d127      	bne.n	800367a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003634:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003636:	429a      	cmp	r2, r3
 8003638:	d11f      	bne.n	800367a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003644:	2a07      	cmp	r2, #7
 8003646:	bf14      	ite	ne
 8003648:	2201      	movne	r2, #1
 800364a:	2200      	moveq	r2, #0
 800364c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800364e:	4293      	cmp	r3, r2
 8003650:	d113      	bne.n	800367a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800365c:	085b      	lsrs	r3, r3, #1
 800365e:	3b01      	subs	r3, #1
 8003660:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003662:	429a      	cmp	r2, r3
 8003664:	d109      	bne.n	800367a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003670:	085b      	lsrs	r3, r3, #1
 8003672:	3b01      	subs	r3, #1
 8003674:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003676:	429a      	cmp	r2, r3
 8003678:	d06e      	beq.n	8003758 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800367a:	69bb      	ldr	r3, [r7, #24]
 800367c:	2b0c      	cmp	r3, #12
 800367e:	d069      	beq.n	8003754 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003680:	4b53      	ldr	r3, [pc, #332]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d105      	bne.n	8003698 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800368c:	4b50      	ldr	r3, [pc, #320]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d001      	beq.n	800369c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e0ad      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800369c:	4b4c      	ldr	r3, [pc, #304]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a4b      	ldr	r2, [pc, #300]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 80036a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036a6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036a8:	f7fe ff18 	bl	80024dc <HAL_GetTick>
 80036ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036ae:	e008      	b.n	80036c2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036b0:	f7fe ff14 	bl	80024dc <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d901      	bls.n	80036c2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e09a      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036c2:	4b43      	ldr	r3, [pc, #268]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d1f0      	bne.n	80036b0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036ce:	4b40      	ldr	r3, [pc, #256]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 80036d0:	68da      	ldr	r2, [r3, #12]
 80036d2:	4b40      	ldr	r3, [pc, #256]	@ (80037d4 <HAL_RCC_OscConfig+0x784>)
 80036d4:	4013      	ands	r3, r2
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80036de:	3a01      	subs	r2, #1
 80036e0:	0112      	lsls	r2, r2, #4
 80036e2:	4311      	orrs	r1, r2
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80036e8:	0212      	lsls	r2, r2, #8
 80036ea:	4311      	orrs	r1, r2
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80036f0:	0852      	lsrs	r2, r2, #1
 80036f2:	3a01      	subs	r2, #1
 80036f4:	0552      	lsls	r2, r2, #21
 80036f6:	4311      	orrs	r1, r2
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80036fc:	0852      	lsrs	r2, r2, #1
 80036fe:	3a01      	subs	r2, #1
 8003700:	0652      	lsls	r2, r2, #25
 8003702:	4311      	orrs	r1, r2
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003708:	0912      	lsrs	r2, r2, #4
 800370a:	0452      	lsls	r2, r2, #17
 800370c:	430a      	orrs	r2, r1
 800370e:	4930      	ldr	r1, [pc, #192]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 8003710:	4313      	orrs	r3, r2
 8003712:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003714:	4b2e      	ldr	r3, [pc, #184]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a2d      	ldr	r2, [pc, #180]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 800371a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800371e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003720:	4b2b      	ldr	r3, [pc, #172]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	4a2a      	ldr	r2, [pc, #168]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 8003726:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800372a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800372c:	f7fe fed6 	bl	80024dc <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003732:	e008      	b.n	8003746 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003734:	f7fe fed2 	bl	80024dc <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b02      	cmp	r3, #2
 8003740:	d901      	bls.n	8003746 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e058      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003746:	4b22      	ldr	r3, [pc, #136]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d0f0      	beq.n	8003734 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003752:	e050      	b.n	80037f6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e04f      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003758:	4b1d      	ldr	r3, [pc, #116]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d148      	bne.n	80037f6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003764:	4b1a      	ldr	r3, [pc, #104]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a19      	ldr	r2, [pc, #100]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 800376a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800376e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003770:	4b17      	ldr	r3, [pc, #92]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	4a16      	ldr	r2, [pc, #88]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 8003776:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800377a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800377c:	f7fe feae 	bl	80024dc <HAL_GetTick>
 8003780:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003782:	e008      	b.n	8003796 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003784:	f7fe feaa 	bl	80024dc <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	2b02      	cmp	r3, #2
 8003790:	d901      	bls.n	8003796 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e030      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003796:	4b0e      	ldr	r3, [pc, #56]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d0f0      	beq.n	8003784 <HAL_RCC_OscConfig+0x734>
 80037a2:	e028      	b.n	80037f6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	2b0c      	cmp	r3, #12
 80037a8:	d023      	beq.n	80037f2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037aa:	4b09      	ldr	r3, [pc, #36]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a08      	ldr	r2, [pc, #32]	@ (80037d0 <HAL_RCC_OscConfig+0x780>)
 80037b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037b6:	f7fe fe91 	bl	80024dc <HAL_GetTick>
 80037ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037bc:	e00c      	b.n	80037d8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037be:	f7fe fe8d 	bl	80024dc <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d905      	bls.n	80037d8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80037cc:	2303      	movs	r3, #3
 80037ce:	e013      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
 80037d0:	40021000 	.word	0x40021000
 80037d4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037d8:	4b09      	ldr	r3, [pc, #36]	@ (8003800 <HAL_RCC_OscConfig+0x7b0>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d1ec      	bne.n	80037be <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80037e4:	4b06      	ldr	r3, [pc, #24]	@ (8003800 <HAL_RCC_OscConfig+0x7b0>)
 80037e6:	68da      	ldr	r2, [r3, #12]
 80037e8:	4905      	ldr	r1, [pc, #20]	@ (8003800 <HAL_RCC_OscConfig+0x7b0>)
 80037ea:	4b06      	ldr	r3, [pc, #24]	@ (8003804 <HAL_RCC_OscConfig+0x7b4>)
 80037ec:	4013      	ands	r3, r2
 80037ee:	60cb      	str	r3, [r1, #12]
 80037f0:	e001      	b.n	80037f6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e000      	b.n	80037f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80037f6:	2300      	movs	r3, #0
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3720      	adds	r7, #32
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	40021000 	.word	0x40021000
 8003804:	feeefffc 	.word	0xfeeefffc

08003808 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d101      	bne.n	800381c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e0e7      	b.n	80039ec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800381c:	4b75      	ldr	r3, [pc, #468]	@ (80039f4 <HAL_RCC_ClockConfig+0x1ec>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0307 	and.w	r3, r3, #7
 8003824:	683a      	ldr	r2, [r7, #0]
 8003826:	429a      	cmp	r2, r3
 8003828:	d910      	bls.n	800384c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800382a:	4b72      	ldr	r3, [pc, #456]	@ (80039f4 <HAL_RCC_ClockConfig+0x1ec>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f023 0207 	bic.w	r2, r3, #7
 8003832:	4970      	ldr	r1, [pc, #448]	@ (80039f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	4313      	orrs	r3, r2
 8003838:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800383a:	4b6e      	ldr	r3, [pc, #440]	@ (80039f4 <HAL_RCC_ClockConfig+0x1ec>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0307 	and.w	r3, r3, #7
 8003842:	683a      	ldr	r2, [r7, #0]
 8003844:	429a      	cmp	r2, r3
 8003846:	d001      	beq.n	800384c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e0cf      	b.n	80039ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0302 	and.w	r3, r3, #2
 8003854:	2b00      	cmp	r3, #0
 8003856:	d010      	beq.n	800387a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	689a      	ldr	r2, [r3, #8]
 800385c:	4b66      	ldr	r3, [pc, #408]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003864:	429a      	cmp	r2, r3
 8003866:	d908      	bls.n	800387a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003868:	4b63      	ldr	r3, [pc, #396]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	4960      	ldr	r1, [pc, #384]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003876:	4313      	orrs	r3, r2
 8003878:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	2b00      	cmp	r3, #0
 8003884:	d04c      	beq.n	8003920 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	2b03      	cmp	r3, #3
 800388c:	d107      	bne.n	800389e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800388e:	4b5a      	ldr	r3, [pc, #360]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d121      	bne.n	80038de <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e0a6      	b.n	80039ec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d107      	bne.n	80038b6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038a6:	4b54      	ldr	r3, [pc, #336]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d115      	bne.n	80038de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e09a      	b.n	80039ec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d107      	bne.n	80038ce <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038be:	4b4e      	ldr	r3, [pc, #312]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d109      	bne.n	80038de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e08e      	b.n	80039ec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038ce:	4b4a      	ldr	r3, [pc, #296]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e086      	b.n	80039ec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038de:	4b46      	ldr	r3, [pc, #280]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f023 0203 	bic.w	r2, r3, #3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	4943      	ldr	r1, [pc, #268]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 80038ec:	4313      	orrs	r3, r2
 80038ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038f0:	f7fe fdf4 	bl	80024dc <HAL_GetTick>
 80038f4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038f6:	e00a      	b.n	800390e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038f8:	f7fe fdf0 	bl	80024dc <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003906:	4293      	cmp	r3, r2
 8003908:	d901      	bls.n	800390e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e06e      	b.n	80039ec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800390e:	4b3a      	ldr	r3, [pc, #232]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	f003 020c 	and.w	r2, r3, #12
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	429a      	cmp	r2, r3
 800391e:	d1eb      	bne.n	80038f8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0302 	and.w	r3, r3, #2
 8003928:	2b00      	cmp	r3, #0
 800392a:	d010      	beq.n	800394e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	689a      	ldr	r2, [r3, #8]
 8003930:	4b31      	ldr	r3, [pc, #196]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003938:	429a      	cmp	r2, r3
 800393a:	d208      	bcs.n	800394e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800393c:	4b2e      	ldr	r3, [pc, #184]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	492b      	ldr	r1, [pc, #172]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 800394a:	4313      	orrs	r3, r2
 800394c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800394e:	4b29      	ldr	r3, [pc, #164]	@ (80039f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0307 	and.w	r3, r3, #7
 8003956:	683a      	ldr	r2, [r7, #0]
 8003958:	429a      	cmp	r2, r3
 800395a:	d210      	bcs.n	800397e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800395c:	4b25      	ldr	r3, [pc, #148]	@ (80039f4 <HAL_RCC_ClockConfig+0x1ec>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f023 0207 	bic.w	r2, r3, #7
 8003964:	4923      	ldr	r1, [pc, #140]	@ (80039f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	4313      	orrs	r3, r2
 800396a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800396c:	4b21      	ldr	r3, [pc, #132]	@ (80039f4 <HAL_RCC_ClockConfig+0x1ec>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0307 	and.w	r3, r3, #7
 8003974:	683a      	ldr	r2, [r7, #0]
 8003976:	429a      	cmp	r2, r3
 8003978:	d001      	beq.n	800397e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e036      	b.n	80039ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0304 	and.w	r3, r3, #4
 8003986:	2b00      	cmp	r3, #0
 8003988:	d008      	beq.n	800399c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800398a:	4b1b      	ldr	r3, [pc, #108]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	4918      	ldr	r1, [pc, #96]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003998:	4313      	orrs	r3, r2
 800399a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0308 	and.w	r3, r3, #8
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d009      	beq.n	80039bc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039a8:	4b13      	ldr	r3, [pc, #76]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	691b      	ldr	r3, [r3, #16]
 80039b4:	00db      	lsls	r3, r3, #3
 80039b6:	4910      	ldr	r1, [pc, #64]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039bc:	f000 f824 	bl	8003a08 <HAL_RCC_GetSysClockFreq>
 80039c0:	4602      	mov	r2, r0
 80039c2:	4b0d      	ldr	r3, [pc, #52]	@ (80039f8 <HAL_RCC_ClockConfig+0x1f0>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	091b      	lsrs	r3, r3, #4
 80039c8:	f003 030f 	and.w	r3, r3, #15
 80039cc:	490b      	ldr	r1, [pc, #44]	@ (80039fc <HAL_RCC_ClockConfig+0x1f4>)
 80039ce:	5ccb      	ldrb	r3, [r1, r3]
 80039d0:	f003 031f 	and.w	r3, r3, #31
 80039d4:	fa22 f303 	lsr.w	r3, r2, r3
 80039d8:	4a09      	ldr	r2, [pc, #36]	@ (8003a00 <HAL_RCC_ClockConfig+0x1f8>)
 80039da:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80039dc:	4b09      	ldr	r3, [pc, #36]	@ (8003a04 <HAL_RCC_ClockConfig+0x1fc>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7fe fd2b 	bl	800243c <HAL_InitTick>
 80039e6:	4603      	mov	r3, r0
 80039e8:	72fb      	strb	r3, [r7, #11]

  return status;
 80039ea:	7afb      	ldrb	r3, [r7, #11]
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3710      	adds	r7, #16
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	40022000 	.word	0x40022000
 80039f8:	40021000 	.word	0x40021000
 80039fc:	080128fc 	.word	0x080128fc
 8003a00:	20000200 	.word	0x20000200
 8003a04:	20000204 	.word	0x20000204

08003a08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b089      	sub	sp, #36	@ 0x24
 8003a0c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	61fb      	str	r3, [r7, #28]
 8003a12:	2300      	movs	r3, #0
 8003a14:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a16:	4b3e      	ldr	r3, [pc, #248]	@ (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f003 030c 	and.w	r3, r3, #12
 8003a1e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a20:	4b3b      	ldr	r3, [pc, #236]	@ (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	f003 0303 	and.w	r3, r3, #3
 8003a28:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d005      	beq.n	8003a3c <HAL_RCC_GetSysClockFreq+0x34>
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	2b0c      	cmp	r3, #12
 8003a34:	d121      	bne.n	8003a7a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d11e      	bne.n	8003a7a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a3c:	4b34      	ldr	r3, [pc, #208]	@ (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0308 	and.w	r3, r3, #8
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d107      	bne.n	8003a58 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a48:	4b31      	ldr	r3, [pc, #196]	@ (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a4e:	0a1b      	lsrs	r3, r3, #8
 8003a50:	f003 030f 	and.w	r3, r3, #15
 8003a54:	61fb      	str	r3, [r7, #28]
 8003a56:	e005      	b.n	8003a64 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a58:	4b2d      	ldr	r3, [pc, #180]	@ (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	091b      	lsrs	r3, r3, #4
 8003a5e:	f003 030f 	and.w	r3, r3, #15
 8003a62:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a64:	4a2b      	ldr	r2, [pc, #172]	@ (8003b14 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a6c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d10d      	bne.n	8003a90 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a78:	e00a      	b.n	8003a90 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	2b04      	cmp	r3, #4
 8003a7e:	d102      	bne.n	8003a86 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a80:	4b25      	ldr	r3, [pc, #148]	@ (8003b18 <HAL_RCC_GetSysClockFreq+0x110>)
 8003a82:	61bb      	str	r3, [r7, #24]
 8003a84:	e004      	b.n	8003a90 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	2b08      	cmp	r3, #8
 8003a8a:	d101      	bne.n	8003a90 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a8c:	4b23      	ldr	r3, [pc, #140]	@ (8003b1c <HAL_RCC_GetSysClockFreq+0x114>)
 8003a8e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	2b0c      	cmp	r3, #12
 8003a94:	d134      	bne.n	8003b00 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a96:	4b1e      	ldr	r3, [pc, #120]	@ (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	f003 0303 	and.w	r3, r3, #3
 8003a9e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d003      	beq.n	8003aae <HAL_RCC_GetSysClockFreq+0xa6>
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	2b03      	cmp	r3, #3
 8003aaa:	d003      	beq.n	8003ab4 <HAL_RCC_GetSysClockFreq+0xac>
 8003aac:	e005      	b.n	8003aba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003aae:	4b1a      	ldr	r3, [pc, #104]	@ (8003b18 <HAL_RCC_GetSysClockFreq+0x110>)
 8003ab0:	617b      	str	r3, [r7, #20]
      break;
 8003ab2:	e005      	b.n	8003ac0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ab4:	4b19      	ldr	r3, [pc, #100]	@ (8003b1c <HAL_RCC_GetSysClockFreq+0x114>)
 8003ab6:	617b      	str	r3, [r7, #20]
      break;
 8003ab8:	e002      	b.n	8003ac0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	617b      	str	r3, [r7, #20]
      break;
 8003abe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ac0:	4b13      	ldr	r3, [pc, #76]	@ (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	091b      	lsrs	r3, r3, #4
 8003ac6:	f003 0307 	and.w	r3, r3, #7
 8003aca:	3301      	adds	r3, #1
 8003acc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ace:	4b10      	ldr	r3, [pc, #64]	@ (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	0a1b      	lsrs	r3, r3, #8
 8003ad4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ad8:	697a      	ldr	r2, [r7, #20]
 8003ada:	fb03 f202 	mul.w	r2, r3, r2
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8003b10 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	0e5b      	lsrs	r3, r3, #25
 8003aec:	f003 0303 	and.w	r3, r3, #3
 8003af0:	3301      	adds	r3, #1
 8003af2:	005b      	lsls	r3, r3, #1
 8003af4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003afe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003b00:	69bb      	ldr	r3, [r7, #24]
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3724      	adds	r7, #36	@ 0x24
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	40021000 	.word	0x40021000
 8003b14:	08012914 	.word	0x08012914
 8003b18:	00f42400 	.word	0x00f42400
 8003b1c:	007a1200 	.word	0x007a1200

08003b20 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b24:	4b03      	ldr	r3, [pc, #12]	@ (8003b34 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b26:	681b      	ldr	r3, [r3, #0]
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	20000200 	.word	0x20000200

08003b38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b3c:	f7ff fff0 	bl	8003b20 <HAL_RCC_GetHCLKFreq>
 8003b40:	4602      	mov	r2, r0
 8003b42:	4b06      	ldr	r3, [pc, #24]	@ (8003b5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	0a1b      	lsrs	r3, r3, #8
 8003b48:	f003 0307 	and.w	r3, r3, #7
 8003b4c:	4904      	ldr	r1, [pc, #16]	@ (8003b60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b4e:	5ccb      	ldrb	r3, [r1, r3]
 8003b50:	f003 031f 	and.w	r3, r3, #31
 8003b54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	40021000 	.word	0x40021000
 8003b60:	0801290c 	.word	0x0801290c

08003b64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003b68:	f7ff ffda 	bl	8003b20 <HAL_RCC_GetHCLKFreq>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	4b06      	ldr	r3, [pc, #24]	@ (8003b88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	0adb      	lsrs	r3, r3, #11
 8003b74:	f003 0307 	and.w	r3, r3, #7
 8003b78:	4904      	ldr	r1, [pc, #16]	@ (8003b8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b7a:	5ccb      	ldrb	r3, [r1, r3]
 8003b7c:	f003 031f 	and.w	r3, r3, #31
 8003b80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	40021000 	.word	0x40021000
 8003b8c:	0801290c 	.word	0x0801290c

08003b90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b086      	sub	sp, #24
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b98:	2300      	movs	r3, #0
 8003b9a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b9c:	4b2a      	ldr	r3, [pc, #168]	@ (8003c48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d003      	beq.n	8003bb0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003ba8:	f7ff f9ee 	bl	8002f88 <HAL_PWREx_GetVoltageRange>
 8003bac:	6178      	str	r0, [r7, #20]
 8003bae:	e014      	b.n	8003bda <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003bb0:	4b25      	ldr	r3, [pc, #148]	@ (8003c48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb4:	4a24      	ldr	r2, [pc, #144]	@ (8003c48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bba:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bbc:	4b22      	ldr	r3, [pc, #136]	@ (8003c48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bc4:	60fb      	str	r3, [r7, #12]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003bc8:	f7ff f9de 	bl	8002f88 <HAL_PWREx_GetVoltageRange>
 8003bcc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003bce:	4b1e      	ldr	r3, [pc, #120]	@ (8003c48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bd2:	4a1d      	ldr	r2, [pc, #116]	@ (8003c48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003bd4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bd8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003be0:	d10b      	bne.n	8003bfa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2b80      	cmp	r3, #128	@ 0x80
 8003be6:	d919      	bls.n	8003c1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2ba0      	cmp	r3, #160	@ 0xa0
 8003bec:	d902      	bls.n	8003bf4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bee:	2302      	movs	r3, #2
 8003bf0:	613b      	str	r3, [r7, #16]
 8003bf2:	e013      	b.n	8003c1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	613b      	str	r3, [r7, #16]
 8003bf8:	e010      	b.n	8003c1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2b80      	cmp	r3, #128	@ 0x80
 8003bfe:	d902      	bls.n	8003c06 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003c00:	2303      	movs	r3, #3
 8003c02:	613b      	str	r3, [r7, #16]
 8003c04:	e00a      	b.n	8003c1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2b80      	cmp	r3, #128	@ 0x80
 8003c0a:	d102      	bne.n	8003c12 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c0c:	2302      	movs	r3, #2
 8003c0e:	613b      	str	r3, [r7, #16]
 8003c10:	e004      	b.n	8003c1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2b70      	cmp	r3, #112	@ 0x70
 8003c16:	d101      	bne.n	8003c1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c18:	2301      	movs	r3, #1
 8003c1a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f023 0207 	bic.w	r2, r3, #7
 8003c24:	4909      	ldr	r1, [pc, #36]	@ (8003c4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003c2c:	4b07      	ldr	r3, [pc, #28]	@ (8003c4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0307 	and.w	r3, r3, #7
 8003c34:	693a      	ldr	r2, [r7, #16]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d001      	beq.n	8003c3e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e000      	b.n	8003c40 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3718      	adds	r7, #24
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	40021000 	.word	0x40021000
 8003c4c:	40022000 	.word	0x40022000

08003c50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c58:	2300      	movs	r3, #0
 8003c5a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d041      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c70:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c74:	d02a      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003c76:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c7a:	d824      	bhi.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003c7c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c80:	d008      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003c82:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c86:	d81e      	bhi.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d00a      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003c8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c90:	d010      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c92:	e018      	b.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c94:	4b86      	ldr	r3, [pc, #536]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	4a85      	ldr	r2, [pc, #532]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c9e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ca0:	e015      	b.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	3304      	adds	r3, #4
 8003ca6:	2100      	movs	r1, #0
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f000 fabb 	bl	8004224 <RCCEx_PLLSAI1_Config>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003cb2:	e00c      	b.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	3320      	adds	r3, #32
 8003cb8:	2100      	movs	r1, #0
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f000 fba6 	bl	800440c <RCCEx_PLLSAI2_Config>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003cc4:	e003      	b.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	74fb      	strb	r3, [r7, #19]
      break;
 8003cca:	e000      	b.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003ccc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003cce:	7cfb      	ldrb	r3, [r7, #19]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d10b      	bne.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003cd4:	4b76      	ldr	r3, [pc, #472]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cda:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ce2:	4973      	ldr	r1, [pc, #460]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003cea:	e001      	b.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cec:	7cfb      	ldrb	r3, [r7, #19]
 8003cee:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d041      	beq.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d00:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003d04:	d02a      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003d06:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003d0a:	d824      	bhi.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003d0c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d10:	d008      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003d12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d16:	d81e      	bhi.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00a      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003d1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d20:	d010      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003d22:	e018      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d24:	4b62      	ldr	r3, [pc, #392]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	4a61      	ldr	r2, [pc, #388]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d2e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d30:	e015      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	3304      	adds	r3, #4
 8003d36:	2100      	movs	r1, #0
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f000 fa73 	bl	8004224 <RCCEx_PLLSAI1_Config>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d42:	e00c      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	3320      	adds	r3, #32
 8003d48:	2100      	movs	r1, #0
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f000 fb5e 	bl	800440c <RCCEx_PLLSAI2_Config>
 8003d50:	4603      	mov	r3, r0
 8003d52:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d54:	e003      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	74fb      	strb	r3, [r7, #19]
      break;
 8003d5a:	e000      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003d5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d5e:	7cfb      	ldrb	r3, [r7, #19]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d10b      	bne.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003d64:	4b52      	ldr	r3, [pc, #328]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d6a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d72:	494f      	ldr	r1, [pc, #316]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003d7a:	e001      	b.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d7c:	7cfb      	ldrb	r3, [r7, #19]
 8003d7e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	f000 80a0 	beq.w	8003ece <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d92:	4b47      	ldr	r3, [pc, #284]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d101      	bne.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e000      	b.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003da2:	2300      	movs	r3, #0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d00d      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003da8:	4b41      	ldr	r3, [pc, #260]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dac:	4a40      	ldr	r2, [pc, #256]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003db2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003db4:	4b3e      	ldr	r3, [pc, #248]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003db8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dbc:	60bb      	str	r3, [r7, #8]
 8003dbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003dc4:	4b3b      	ldr	r3, [pc, #236]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a3a      	ldr	r2, [pc, #232]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003dca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003dd0:	f7fe fb84 	bl	80024dc <HAL_GetTick>
 8003dd4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003dd6:	e009      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dd8:	f7fe fb80 	bl	80024dc <HAL_GetTick>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	1ad3      	subs	r3, r2, r3
 8003de2:	2b02      	cmp	r3, #2
 8003de4:	d902      	bls.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	74fb      	strb	r3, [r7, #19]
        break;
 8003dea:	e005      	b.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003dec:	4b31      	ldr	r3, [pc, #196]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d0ef      	beq.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003df8:	7cfb      	ldrb	r3, [r7, #19]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d15c      	bne.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003dfe:	4b2c      	ldr	r3, [pc, #176]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e08:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d01f      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d019      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e1c:	4b24      	ldr	r3, [pc, #144]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e26:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e28:	4b21      	ldr	r3, [pc, #132]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e2e:	4a20      	ldr	r2, [pc, #128]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e38:	4b1d      	ldr	r3, [pc, #116]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e3e:	4a1c      	ldr	r2, [pc, #112]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003e48:	4a19      	ldr	r2, [pc, #100]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	f003 0301 	and.w	r3, r3, #1
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d016      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e5a:	f7fe fb3f 	bl	80024dc <HAL_GetTick>
 8003e5e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e60:	e00b      	b.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e62:	f7fe fb3b 	bl	80024dc <HAL_GetTick>
 8003e66:	4602      	mov	r2, r0
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d902      	bls.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	74fb      	strb	r3, [r7, #19]
            break;
 8003e78:	e006      	b.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e80:	f003 0302 	and.w	r3, r3, #2
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d0ec      	beq.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003e88:	7cfb      	ldrb	r3, [r7, #19]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d10c      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e8e:	4b08      	ldr	r3, [pc, #32]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e9e:	4904      	ldr	r1, [pc, #16]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003ea6:	e009      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ea8:	7cfb      	ldrb	r3, [r7, #19]
 8003eaa:	74bb      	strb	r3, [r7, #18]
 8003eac:	e006      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003eae:	bf00      	nop
 8003eb0:	40021000 	.word	0x40021000
 8003eb4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eb8:	7cfb      	ldrb	r3, [r7, #19]
 8003eba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ebc:	7c7b      	ldrb	r3, [r7, #17]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d105      	bne.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ec2:	4b9e      	ldr	r3, [pc, #632]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ec6:	4a9d      	ldr	r2, [pc, #628]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ecc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d00a      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003eda:	4b98      	ldr	r3, [pc, #608]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ee0:	f023 0203 	bic.w	r2, r3, #3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ee8:	4994      	ldr	r1, [pc, #592]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00a      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003efc:	4b8f      	ldr	r3, [pc, #572]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f02:	f023 020c 	bic.w	r2, r3, #12
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f0a:	498c      	ldr	r1, [pc, #560]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0304 	and.w	r3, r3, #4
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d00a      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f1e:	4b87      	ldr	r3, [pc, #540]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f24:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2c:	4983      	ldr	r1, [pc, #524]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0308 	and.w	r3, r3, #8
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d00a      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f40:	4b7e      	ldr	r3, [pc, #504]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f46:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f4e:	497b      	ldr	r1, [pc, #492]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0310 	and.w	r3, r3, #16
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d00a      	beq.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f62:	4b76      	ldr	r3, [pc, #472]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f70:	4972      	ldr	r1, [pc, #456]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0320 	and.w	r3, r3, #32
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d00a      	beq.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f84:	4b6d      	ldr	r3, [pc, #436]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f8a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f92:	496a      	ldr	r1, [pc, #424]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00a      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003fa6:	4b65      	ldr	r3, [pc, #404]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fb4:	4961      	ldr	r1, [pc, #388]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d00a      	beq.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003fc8:	4b5c      	ldr	r3, [pc, #368]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fd6:	4959      	ldr	r1, [pc, #356]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d00a      	beq.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003fea:	4b54      	ldr	r3, [pc, #336]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ff8:	4950      	ldr	r1, [pc, #320]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004008:	2b00      	cmp	r3, #0
 800400a:	d00a      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800400c:	4b4b      	ldr	r3, [pc, #300]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800400e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004012:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800401a:	4948      	ldr	r1, [pc, #288]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800401c:	4313      	orrs	r3, r2
 800401e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800402a:	2b00      	cmp	r3, #0
 800402c:	d00a      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800402e:	4b43      	ldr	r3, [pc, #268]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004034:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800403c:	493f      	ldr	r1, [pc, #252]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800403e:	4313      	orrs	r3, r2
 8004040:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d028      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004050:	4b3a      	ldr	r3, [pc, #232]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004056:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800405e:	4937      	ldr	r1, [pc, #220]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004060:	4313      	orrs	r3, r2
 8004062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800406a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800406e:	d106      	bne.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004070:	4b32      	ldr	r3, [pc, #200]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	4a31      	ldr	r2, [pc, #196]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004076:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800407a:	60d3      	str	r3, [r2, #12]
 800407c:	e011      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004082:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004086:	d10c      	bne.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	3304      	adds	r3, #4
 800408c:	2101      	movs	r1, #1
 800408e:	4618      	mov	r0, r3
 8004090:	f000 f8c8 	bl	8004224 <RCCEx_PLLSAI1_Config>
 8004094:	4603      	mov	r3, r0
 8004096:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004098:	7cfb      	ldrb	r3, [r7, #19]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d001      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800409e:	7cfb      	ldrb	r3, [r7, #19]
 80040a0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d028      	beq.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80040ae:	4b23      	ldr	r3, [pc, #140]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040bc:	491f      	ldr	r1, [pc, #124]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040cc:	d106      	bne.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040ce:	4b1b      	ldr	r3, [pc, #108]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	4a1a      	ldr	r2, [pc, #104]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040d8:	60d3      	str	r3, [r2, #12]
 80040da:	e011      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040e4:	d10c      	bne.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	3304      	adds	r3, #4
 80040ea:	2101      	movs	r1, #1
 80040ec:	4618      	mov	r0, r3
 80040ee:	f000 f899 	bl	8004224 <RCCEx_PLLSAI1_Config>
 80040f2:	4603      	mov	r3, r0
 80040f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040f6:	7cfb      	ldrb	r3, [r7, #19]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d001      	beq.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80040fc:	7cfb      	ldrb	r3, [r7, #19]
 80040fe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d02b      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800410c:	4b0b      	ldr	r3, [pc, #44]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800410e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004112:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800411a:	4908      	ldr	r1, [pc, #32]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800411c:	4313      	orrs	r3, r2
 800411e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004126:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800412a:	d109      	bne.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800412c:	4b03      	ldr	r3, [pc, #12]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	4a02      	ldr	r2, [pc, #8]	@ (800413c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004132:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004136:	60d3      	str	r3, [r2, #12]
 8004138:	e014      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800413a:	bf00      	nop
 800413c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004144:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004148:	d10c      	bne.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	3304      	adds	r3, #4
 800414e:	2101      	movs	r1, #1
 8004150:	4618      	mov	r0, r3
 8004152:	f000 f867 	bl	8004224 <RCCEx_PLLSAI1_Config>
 8004156:	4603      	mov	r3, r0
 8004158:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800415a:	7cfb      	ldrb	r3, [r7, #19]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d001      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004160:	7cfb      	ldrb	r3, [r7, #19]
 8004162:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d02f      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004170:	4b2b      	ldr	r3, [pc, #172]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004176:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800417e:	4928      	ldr	r1, [pc, #160]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004180:	4313      	orrs	r3, r2
 8004182:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800418a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800418e:	d10d      	bne.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	3304      	adds	r3, #4
 8004194:	2102      	movs	r1, #2
 8004196:	4618      	mov	r0, r3
 8004198:	f000 f844 	bl	8004224 <RCCEx_PLLSAI1_Config>
 800419c:	4603      	mov	r3, r0
 800419e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041a0:	7cfb      	ldrb	r3, [r7, #19]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d014      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80041a6:	7cfb      	ldrb	r3, [r7, #19]
 80041a8:	74bb      	strb	r3, [r7, #18]
 80041aa:	e011      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041b4:	d10c      	bne.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	3320      	adds	r3, #32
 80041ba:	2102      	movs	r1, #2
 80041bc:	4618      	mov	r0, r3
 80041be:	f000 f925 	bl	800440c <RCCEx_PLLSAI2_Config>
 80041c2:	4603      	mov	r3, r0
 80041c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041c6:	7cfb      	ldrb	r3, [r7, #19]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d001      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80041cc:	7cfb      	ldrb	r3, [r7, #19]
 80041ce:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d00a      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80041dc:	4b10      	ldr	r3, [pc, #64]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041ea:	490d      	ldr	r1, [pc, #52]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041ec:	4313      	orrs	r3, r2
 80041ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00b      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80041fe:	4b08      	ldr	r3, [pc, #32]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004204:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800420e:	4904      	ldr	r1, [pc, #16]	@ (8004220 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004210:	4313      	orrs	r3, r2
 8004212:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004216:	7cbb      	ldrb	r3, [r7, #18]
}
 8004218:	4618      	mov	r0, r3
 800421a:	3718      	adds	r7, #24
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}
 8004220:	40021000 	.word	0x40021000

08004224 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b084      	sub	sp, #16
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800422e:	2300      	movs	r3, #0
 8004230:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004232:	4b75      	ldr	r3, [pc, #468]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	f003 0303 	and.w	r3, r3, #3
 800423a:	2b00      	cmp	r3, #0
 800423c:	d018      	beq.n	8004270 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800423e:	4b72      	ldr	r3, [pc, #456]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	f003 0203 	and.w	r2, r3, #3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	429a      	cmp	r2, r3
 800424c:	d10d      	bne.n	800426a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
       ||
 8004252:	2b00      	cmp	r3, #0
 8004254:	d009      	beq.n	800426a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004256:	4b6c      	ldr	r3, [pc, #432]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	091b      	lsrs	r3, r3, #4
 800425c:	f003 0307 	and.w	r3, r3, #7
 8004260:	1c5a      	adds	r2, r3, #1
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685b      	ldr	r3, [r3, #4]
       ||
 8004266:	429a      	cmp	r2, r3
 8004268:	d047      	beq.n	80042fa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	73fb      	strb	r3, [r7, #15]
 800426e:	e044      	b.n	80042fa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2b03      	cmp	r3, #3
 8004276:	d018      	beq.n	80042aa <RCCEx_PLLSAI1_Config+0x86>
 8004278:	2b03      	cmp	r3, #3
 800427a:	d825      	bhi.n	80042c8 <RCCEx_PLLSAI1_Config+0xa4>
 800427c:	2b01      	cmp	r3, #1
 800427e:	d002      	beq.n	8004286 <RCCEx_PLLSAI1_Config+0x62>
 8004280:	2b02      	cmp	r3, #2
 8004282:	d009      	beq.n	8004298 <RCCEx_PLLSAI1_Config+0x74>
 8004284:	e020      	b.n	80042c8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004286:	4b60      	ldr	r3, [pc, #384]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0302 	and.w	r3, r3, #2
 800428e:	2b00      	cmp	r3, #0
 8004290:	d11d      	bne.n	80042ce <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004296:	e01a      	b.n	80042ce <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004298:	4b5b      	ldr	r3, [pc, #364]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d116      	bne.n	80042d2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042a8:	e013      	b.n	80042d2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80042aa:	4b57      	ldr	r3, [pc, #348]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d10f      	bne.n	80042d6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80042b6:	4b54      	ldr	r3, [pc, #336]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d109      	bne.n	80042d6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80042c6:	e006      	b.n	80042d6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	73fb      	strb	r3, [r7, #15]
      break;
 80042cc:	e004      	b.n	80042d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042ce:	bf00      	nop
 80042d0:	e002      	b.n	80042d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042d2:	bf00      	nop
 80042d4:	e000      	b.n	80042d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042d6:	bf00      	nop
    }

    if(status == HAL_OK)
 80042d8:	7bfb      	ldrb	r3, [r7, #15]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d10d      	bne.n	80042fa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80042de:	4b4a      	ldr	r3, [pc, #296]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6819      	ldr	r1, [r3, #0]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	3b01      	subs	r3, #1
 80042f0:	011b      	lsls	r3, r3, #4
 80042f2:	430b      	orrs	r3, r1
 80042f4:	4944      	ldr	r1, [pc, #272]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80042fa:	7bfb      	ldrb	r3, [r7, #15]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d17d      	bne.n	80043fc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004300:	4b41      	ldr	r3, [pc, #260]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a40      	ldr	r2, [pc, #256]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004306:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800430a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800430c:	f7fe f8e6 	bl	80024dc <HAL_GetTick>
 8004310:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004312:	e009      	b.n	8004328 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004314:	f7fe f8e2 	bl	80024dc <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b02      	cmp	r3, #2
 8004320:	d902      	bls.n	8004328 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	73fb      	strb	r3, [r7, #15]
        break;
 8004326:	e005      	b.n	8004334 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004328:	4b37      	ldr	r3, [pc, #220]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004330:	2b00      	cmp	r3, #0
 8004332:	d1ef      	bne.n	8004314 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004334:	7bfb      	ldrb	r3, [r7, #15]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d160      	bne.n	80043fc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d111      	bne.n	8004364 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004340:	4b31      	ldr	r3, [pc, #196]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004348:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6892      	ldr	r2, [r2, #8]
 8004350:	0211      	lsls	r1, r2, #8
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	68d2      	ldr	r2, [r2, #12]
 8004356:	0912      	lsrs	r2, r2, #4
 8004358:	0452      	lsls	r2, r2, #17
 800435a:	430a      	orrs	r2, r1
 800435c:	492a      	ldr	r1, [pc, #168]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 800435e:	4313      	orrs	r3, r2
 8004360:	610b      	str	r3, [r1, #16]
 8004362:	e027      	b.n	80043b4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	2b01      	cmp	r3, #1
 8004368:	d112      	bne.n	8004390 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800436a:	4b27      	ldr	r3, [pc, #156]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 800436c:	691b      	ldr	r3, [r3, #16]
 800436e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004372:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	6892      	ldr	r2, [r2, #8]
 800437a:	0211      	lsls	r1, r2, #8
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	6912      	ldr	r2, [r2, #16]
 8004380:	0852      	lsrs	r2, r2, #1
 8004382:	3a01      	subs	r2, #1
 8004384:	0552      	lsls	r2, r2, #21
 8004386:	430a      	orrs	r2, r1
 8004388:	491f      	ldr	r1, [pc, #124]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 800438a:	4313      	orrs	r3, r2
 800438c:	610b      	str	r3, [r1, #16]
 800438e:	e011      	b.n	80043b4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004390:	4b1d      	ldr	r3, [pc, #116]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004398:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	6892      	ldr	r2, [r2, #8]
 80043a0:	0211      	lsls	r1, r2, #8
 80043a2:	687a      	ldr	r2, [r7, #4]
 80043a4:	6952      	ldr	r2, [r2, #20]
 80043a6:	0852      	lsrs	r2, r2, #1
 80043a8:	3a01      	subs	r2, #1
 80043aa:	0652      	lsls	r2, r2, #25
 80043ac:	430a      	orrs	r2, r1
 80043ae:	4916      	ldr	r1, [pc, #88]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043b0:	4313      	orrs	r3, r2
 80043b2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80043b4:	4b14      	ldr	r3, [pc, #80]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a13      	ldr	r2, [pc, #76]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043ba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80043be:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043c0:	f7fe f88c 	bl	80024dc <HAL_GetTick>
 80043c4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80043c6:	e009      	b.n	80043dc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80043c8:	f7fe f888 	bl	80024dc <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d902      	bls.n	80043dc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	73fb      	strb	r3, [r7, #15]
          break;
 80043da:	e005      	b.n	80043e8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80043dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d0ef      	beq.n	80043c8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80043e8:	7bfb      	ldrb	r3, [r7, #15]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d106      	bne.n	80043fc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80043ee:	4b06      	ldr	r3, [pc, #24]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043f0:	691a      	ldr	r2, [r3, #16]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	4904      	ldr	r1, [pc, #16]	@ (8004408 <RCCEx_PLLSAI1_Config+0x1e4>)
 80043f8:	4313      	orrs	r3, r2
 80043fa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80043fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3710      	adds	r7, #16
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	40021000 	.word	0x40021000

0800440c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004416:	2300      	movs	r3, #0
 8004418:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800441a:	4b6a      	ldr	r3, [pc, #424]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	f003 0303 	and.w	r3, r3, #3
 8004422:	2b00      	cmp	r3, #0
 8004424:	d018      	beq.n	8004458 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004426:	4b67      	ldr	r3, [pc, #412]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	f003 0203 	and.w	r2, r3, #3
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	429a      	cmp	r2, r3
 8004434:	d10d      	bne.n	8004452 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
       ||
 800443a:	2b00      	cmp	r3, #0
 800443c:	d009      	beq.n	8004452 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800443e:	4b61      	ldr	r3, [pc, #388]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	091b      	lsrs	r3, r3, #4
 8004444:	f003 0307 	and.w	r3, r3, #7
 8004448:	1c5a      	adds	r2, r3, #1
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	685b      	ldr	r3, [r3, #4]
       ||
 800444e:	429a      	cmp	r2, r3
 8004450:	d047      	beq.n	80044e2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	73fb      	strb	r3, [r7, #15]
 8004456:	e044      	b.n	80044e2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	2b03      	cmp	r3, #3
 800445e:	d018      	beq.n	8004492 <RCCEx_PLLSAI2_Config+0x86>
 8004460:	2b03      	cmp	r3, #3
 8004462:	d825      	bhi.n	80044b0 <RCCEx_PLLSAI2_Config+0xa4>
 8004464:	2b01      	cmp	r3, #1
 8004466:	d002      	beq.n	800446e <RCCEx_PLLSAI2_Config+0x62>
 8004468:	2b02      	cmp	r3, #2
 800446a:	d009      	beq.n	8004480 <RCCEx_PLLSAI2_Config+0x74>
 800446c:	e020      	b.n	80044b0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800446e:	4b55      	ldr	r3, [pc, #340]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0302 	and.w	r3, r3, #2
 8004476:	2b00      	cmp	r3, #0
 8004478:	d11d      	bne.n	80044b6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800447e:	e01a      	b.n	80044b6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004480:	4b50      	ldr	r3, [pc, #320]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004488:	2b00      	cmp	r3, #0
 800448a:	d116      	bne.n	80044ba <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004490:	e013      	b.n	80044ba <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004492:	4b4c      	ldr	r3, [pc, #304]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d10f      	bne.n	80044be <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800449e:	4b49      	ldr	r3, [pc, #292]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d109      	bne.n	80044be <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80044ae:	e006      	b.n	80044be <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	73fb      	strb	r3, [r7, #15]
      break;
 80044b4:	e004      	b.n	80044c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80044b6:	bf00      	nop
 80044b8:	e002      	b.n	80044c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80044ba:	bf00      	nop
 80044bc:	e000      	b.n	80044c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80044be:	bf00      	nop
    }

    if(status == HAL_OK)
 80044c0:	7bfb      	ldrb	r3, [r7, #15]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d10d      	bne.n	80044e2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80044c6:	4b3f      	ldr	r3, [pc, #252]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6819      	ldr	r1, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	3b01      	subs	r3, #1
 80044d8:	011b      	lsls	r3, r3, #4
 80044da:	430b      	orrs	r3, r1
 80044dc:	4939      	ldr	r1, [pc, #228]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044de:	4313      	orrs	r3, r2
 80044e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80044e2:	7bfb      	ldrb	r3, [r7, #15]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d167      	bne.n	80045b8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80044e8:	4b36      	ldr	r3, [pc, #216]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a35      	ldr	r2, [pc, #212]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044f4:	f7fd fff2 	bl	80024dc <HAL_GetTick>
 80044f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80044fa:	e009      	b.n	8004510 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80044fc:	f7fd ffee 	bl	80024dc <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b02      	cmp	r3, #2
 8004508:	d902      	bls.n	8004510 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	73fb      	strb	r3, [r7, #15]
        break;
 800450e:	e005      	b.n	800451c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004510:	4b2c      	ldr	r3, [pc, #176]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004518:	2b00      	cmp	r3, #0
 800451a:	d1ef      	bne.n	80044fc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800451c:	7bfb      	ldrb	r3, [r7, #15]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d14a      	bne.n	80045b8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d111      	bne.n	800454c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004528:	4b26      	ldr	r3, [pc, #152]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800452a:	695b      	ldr	r3, [r3, #20]
 800452c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004530:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	6892      	ldr	r2, [r2, #8]
 8004538:	0211      	lsls	r1, r2, #8
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	68d2      	ldr	r2, [r2, #12]
 800453e:	0912      	lsrs	r2, r2, #4
 8004540:	0452      	lsls	r2, r2, #17
 8004542:	430a      	orrs	r2, r1
 8004544:	491f      	ldr	r1, [pc, #124]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004546:	4313      	orrs	r3, r2
 8004548:	614b      	str	r3, [r1, #20]
 800454a:	e011      	b.n	8004570 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800454c:	4b1d      	ldr	r3, [pc, #116]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800454e:	695b      	ldr	r3, [r3, #20]
 8004550:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004554:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	6892      	ldr	r2, [r2, #8]
 800455c:	0211      	lsls	r1, r2, #8
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	6912      	ldr	r2, [r2, #16]
 8004562:	0852      	lsrs	r2, r2, #1
 8004564:	3a01      	subs	r2, #1
 8004566:	0652      	lsls	r2, r2, #25
 8004568:	430a      	orrs	r2, r1
 800456a:	4916      	ldr	r1, [pc, #88]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800456c:	4313      	orrs	r3, r2
 800456e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004570:	4b14      	ldr	r3, [pc, #80]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a13      	ldr	r2, [pc, #76]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004576:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800457a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800457c:	f7fd ffae 	bl	80024dc <HAL_GetTick>
 8004580:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004582:	e009      	b.n	8004598 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004584:	f7fd ffaa 	bl	80024dc <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b02      	cmp	r3, #2
 8004590:	d902      	bls.n	8004598 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	73fb      	strb	r3, [r7, #15]
          break;
 8004596:	e005      	b.n	80045a4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004598:	4b0a      	ldr	r3, [pc, #40]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d0ef      	beq.n	8004584 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80045a4:	7bfb      	ldrb	r3, [r7, #15]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d106      	bne.n	80045b8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80045aa:	4b06      	ldr	r3, [pc, #24]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045ac:	695a      	ldr	r2, [r3, #20]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	695b      	ldr	r3, [r3, #20]
 80045b2:	4904      	ldr	r1, [pc, #16]	@ (80045c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045b4:	4313      	orrs	r3, r2
 80045b6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80045b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3710      	adds	r7, #16
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	40021000 	.word	0x40021000

080045c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d101      	bne.n	80045da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e095      	b.n	8004706 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d108      	bne.n	80045f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045ea:	d009      	beq.n	8004600 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	61da      	str	r2, [r3, #28]
 80045f2:	e005      	b.n	8004600 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800460c:	b2db      	uxtb	r3, r3
 800460e:	2b00      	cmp	r3, #0
 8004610:	d106      	bne.n	8004620 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f7fd fbec 	bl	8001df8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2202      	movs	r2, #2
 8004624:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004636:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004640:	d902      	bls.n	8004648 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004642:	2300      	movs	r3, #0
 8004644:	60fb      	str	r3, [r7, #12]
 8004646:	e002      	b.n	800464e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004648:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800464c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	68db      	ldr	r3, [r3, #12]
 8004652:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004656:	d007      	beq.n	8004668 <HAL_SPI_Init+0xa0>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004660:	d002      	beq.n	8004668 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004678:	431a      	orrs	r2, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	f003 0302 	and.w	r3, r3, #2
 8004682:	431a      	orrs	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	f003 0301 	and.w	r3, r3, #1
 800468c:	431a      	orrs	r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	699b      	ldr	r3, [r3, #24]
 8004692:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004696:	431a      	orrs	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	69db      	ldr	r3, [r3, #28]
 800469c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80046a0:	431a      	orrs	r2, r3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
 80046a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046aa:	ea42 0103 	orr.w	r1, r2, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046b2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	430a      	orrs	r2, r1
 80046bc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	0c1b      	lsrs	r3, r3, #16
 80046c4:	f003 0204 	and.w	r2, r3, #4
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046cc:	f003 0310 	and.w	r3, r3, #16
 80046d0:	431a      	orrs	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046d6:	f003 0308 	and.w	r3, r3, #8
 80046da:	431a      	orrs	r2, r3
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80046e4:	ea42 0103 	orr.w	r1, r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	430a      	orrs	r2, r1
 80046f4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004704:	2300      	movs	r3, #0
}
 8004706:	4618      	mov	r0, r3
 8004708:	3710      	adds	r7, #16
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}

0800470e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b088      	sub	sp, #32
 8004712:	af00      	add	r7, sp, #0
 8004714:	60f8      	str	r0, [r7, #12]
 8004716:	60b9      	str	r1, [r7, #8]
 8004718:	603b      	str	r3, [r7, #0]
 800471a:	4613      	mov	r3, r2
 800471c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800471e:	f7fd fedd 	bl	80024dc <HAL_GetTick>
 8004722:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004724:	88fb      	ldrh	r3, [r7, #6]
 8004726:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800472e:	b2db      	uxtb	r3, r3
 8004730:	2b01      	cmp	r3, #1
 8004732:	d001      	beq.n	8004738 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004734:	2302      	movs	r3, #2
 8004736:	e15c      	b.n	80049f2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d002      	beq.n	8004744 <HAL_SPI_Transmit+0x36>
 800473e:	88fb      	ldrh	r3, [r7, #6]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d101      	bne.n	8004748 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e154      	b.n	80049f2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800474e:	2b01      	cmp	r3, #1
 8004750:	d101      	bne.n	8004756 <HAL_SPI_Transmit+0x48>
 8004752:	2302      	movs	r3, #2
 8004754:	e14d      	b.n	80049f2 <HAL_SPI_Transmit+0x2e4>
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2201      	movs	r2, #1
 800475a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2203      	movs	r2, #3
 8004762:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2200      	movs	r2, #0
 800476a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	88fa      	ldrh	r2, [r7, #6]
 8004776:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	88fa      	ldrh	r2, [r7, #6]
 800477c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2200      	movs	r2, #0
 8004788:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2200      	movs	r2, #0
 8004790:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2200      	movs	r2, #0
 8004798:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2200      	movs	r2, #0
 800479e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047a8:	d10f      	bne.n	80047ca <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047c8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047d4:	2b40      	cmp	r3, #64	@ 0x40
 80047d6:	d007      	beq.n	80047e8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80047f0:	d952      	bls.n	8004898 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d002      	beq.n	8004800 <HAL_SPI_Transmit+0xf2>
 80047fa:	8b7b      	ldrh	r3, [r7, #26]
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d145      	bne.n	800488c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004804:	881a      	ldrh	r2, [r3, #0]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004810:	1c9a      	adds	r2, r3, #2
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800481a:	b29b      	uxth	r3, r3
 800481c:	3b01      	subs	r3, #1
 800481e:	b29a      	uxth	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004824:	e032      	b.n	800488c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b02      	cmp	r3, #2
 8004832:	d112      	bne.n	800485a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004838:	881a      	ldrh	r2, [r3, #0]
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004844:	1c9a      	adds	r2, r3, #2
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800484e:	b29b      	uxth	r3, r3
 8004850:	3b01      	subs	r3, #1
 8004852:	b29a      	uxth	r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004858:	e018      	b.n	800488c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800485a:	f7fd fe3f 	bl	80024dc <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	683a      	ldr	r2, [r7, #0]
 8004866:	429a      	cmp	r2, r3
 8004868:	d803      	bhi.n	8004872 <HAL_SPI_Transmit+0x164>
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004870:	d102      	bne.n	8004878 <HAL_SPI_Transmit+0x16a>
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d109      	bne.n	800488c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2200      	movs	r2, #0
 8004884:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	e0b2      	b.n	80049f2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004890:	b29b      	uxth	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d1c7      	bne.n	8004826 <HAL_SPI_Transmit+0x118>
 8004896:	e083      	b.n	80049a0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d002      	beq.n	80048a6 <HAL_SPI_Transmit+0x198>
 80048a0:	8b7b      	ldrh	r3, [r7, #26]
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d177      	bne.n	8004996 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d912      	bls.n	80048d6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048b4:	881a      	ldrh	r2, [r3, #0]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c0:	1c9a      	adds	r2, r3, #2
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	3b02      	subs	r3, #2
 80048ce:	b29a      	uxth	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80048d4:	e05f      	b.n	8004996 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	330c      	adds	r3, #12
 80048e0:	7812      	ldrb	r2, [r2, #0]
 80048e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048e8:	1c5a      	adds	r2, r3, #1
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	3b01      	subs	r3, #1
 80048f6:	b29a      	uxth	r2, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80048fc:	e04b      	b.n	8004996 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	f003 0302 	and.w	r3, r3, #2
 8004908:	2b02      	cmp	r3, #2
 800490a:	d12b      	bne.n	8004964 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004910:	b29b      	uxth	r3, r3
 8004912:	2b01      	cmp	r3, #1
 8004914:	d912      	bls.n	800493c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800491a:	881a      	ldrh	r2, [r3, #0]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004926:	1c9a      	adds	r2, r3, #2
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004930:	b29b      	uxth	r3, r3
 8004932:	3b02      	subs	r3, #2
 8004934:	b29a      	uxth	r2, r3
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800493a:	e02c      	b.n	8004996 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	330c      	adds	r3, #12
 8004946:	7812      	ldrb	r2, [r2, #0]
 8004948:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800494e:	1c5a      	adds	r2, r3, #1
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004958:	b29b      	uxth	r3, r3
 800495a:	3b01      	subs	r3, #1
 800495c:	b29a      	uxth	r2, r3
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004962:	e018      	b.n	8004996 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004964:	f7fd fdba 	bl	80024dc <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	683a      	ldr	r2, [r7, #0]
 8004970:	429a      	cmp	r2, r3
 8004972:	d803      	bhi.n	800497c <HAL_SPI_Transmit+0x26e>
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800497a:	d102      	bne.n	8004982 <HAL_SPI_Transmit+0x274>
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d109      	bne.n	8004996 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2201      	movs	r2, #1
 8004986:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2200      	movs	r2, #0
 800498e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e02d      	b.n	80049f2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800499a:	b29b      	uxth	r3, r3
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1ae      	bne.n	80048fe <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049a0:	69fa      	ldr	r2, [r7, #28]
 80049a2:	6839      	ldr	r1, [r7, #0]
 80049a4:	68f8      	ldr	r0, [r7, #12]
 80049a6:	f000 fad5 	bl	8004f54 <SPI_EndRxTxTransaction>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d002      	beq.n	80049b6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2220      	movs	r2, #32
 80049b4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d10a      	bne.n	80049d4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049be:	2300      	movs	r3, #0
 80049c0:	617b      	str	r3, [r7, #20]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	617b      	str	r3, [r7, #20]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	617b      	str	r3, [r7, #20]
 80049d2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d001      	beq.n	80049f0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e000      	b.n	80049f2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80049f0:	2300      	movs	r3, #0
  }
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3720      	adds	r7, #32
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
	...

080049fc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	4613      	mov	r3, r2
 8004a08:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d001      	beq.n	8004a1a <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8004a16:	2302      	movs	r3, #2
 8004a18:	e0d4      	b.n	8004bc4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d002      	beq.n	8004a26 <HAL_SPI_Transmit_DMA+0x2a>
 8004a20:	88fb      	ldrh	r3, [r7, #6]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d101      	bne.n	8004a2a <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e0cc      	b.n	8004bc4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d101      	bne.n	8004a38 <HAL_SPI_Transmit_DMA+0x3c>
 8004a34:	2302      	movs	r3, #2
 8004a36:	e0c5      	b.n	8004bc4 <HAL_SPI_Transmit_DMA+0x1c8>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2203      	movs	r2, #3
 8004a44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	68ba      	ldr	r2, [r7, #8]
 8004a52:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	88fa      	ldrh	r2, [r7, #6]
 8004a58:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	88fa      	ldrh	r2, [r7, #6]
 8004a5e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2200      	movs	r2, #0
 8004a64:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a8a:	d10f      	bne.n	8004aac <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a9a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004aaa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ab0:	4a46      	ldr	r2, [pc, #280]	@ (8004bcc <HAL_SPI_Transmit_DMA+0x1d0>)
 8004ab2:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ab8:	4a45      	ldr	r2, [pc, #276]	@ (8004bd0 <HAL_SPI_Transmit_DMA+0x1d4>)
 8004aba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ac0:	4a44      	ldr	r2, [pc, #272]	@ (8004bd4 <HAL_SPI_Transmit_DMA+0x1d8>)
 8004ac2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ac8:	2200      	movs	r2, #0
 8004aca:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	685a      	ldr	r2, [r3, #4]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004ada:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ae4:	d82d      	bhi.n	8004b42 <HAL_SPI_Transmit_DMA+0x146>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004af0:	d127      	bne.n	8004b42 <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	f003 0301 	and.w	r3, r3, #1
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d10f      	bne.n	8004b20 <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	685a      	ldr	r2, [r3, #4]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004b0e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	085b      	lsrs	r3, r3, #1
 8004b18:	b29a      	uxth	r2, r3
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b1e:	e010      	b.n	8004b42 <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685a      	ldr	r2, [r3, #4]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b2e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	085b      	lsrs	r3, r3, #1
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	b29a      	uxth	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b4a:	4619      	mov	r1, r3
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	330c      	adds	r3, #12
 8004b52:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b58:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004b5a:	f7fd fe95 	bl	8002888 <HAL_DMA_Start_IT>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d00b      	beq.n	8004b7c <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b68:	f043 0210 	orr.w	r2, r3, #16
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e023      	b.n	8004bc4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b86:	2b40      	cmp	r3, #64	@ 0x40
 8004b88:	d007      	beq.n	8004b9a <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b98:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	685a      	ldr	r2, [r3, #4]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f042 0220 	orr.w	r2, r2, #32
 8004bb0:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	685a      	ldr	r2, [r3, #4]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f042 0202 	orr.w	r2, r2, #2
 8004bc0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	08004cbb 	.word	0x08004cbb
 8004bd0:	08004c15 	.word	0x08004c15
 8004bd4:	08004cd7 	.word	0x08004cd7

08004bd8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8004be0:	bf00      	nop
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b083      	sub	sp, #12
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004bf4:	bf00      	nop
 8004bf6:	370c      	adds	r7, #12
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr

08004c00 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004c08:	bf00      	nop
 8004c0a:	370c      	adds	r7, #12
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr

08004c14 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b086      	sub	sp, #24
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c20:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c22:	f7fd fc5b 	bl	80024dc <HAL_GetTick>
 8004c26:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0320 	and.w	r3, r3, #32
 8004c32:	2b20      	cmp	r3, #32
 8004c34:	d03b      	beq.n	8004cae <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	685a      	ldr	r2, [r3, #4]
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f022 0220 	bic.w	r2, r2, #32
 8004c44:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	685a      	ldr	r2, [r3, #4]
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f022 0202 	bic.w	r2, r2, #2
 8004c54:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004c56:	693a      	ldr	r2, [r7, #16]
 8004c58:	2164      	movs	r1, #100	@ 0x64
 8004c5a:	6978      	ldr	r0, [r7, #20]
 8004c5c:	f000 f97a 	bl	8004f54 <SPI_EndRxTxTransaction>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d005      	beq.n	8004c72 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c6a:	f043 0220 	orr.w	r2, r3, #32
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10a      	bne.n	8004c90 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	60fb      	str	r3, [r7, #12]
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	60fb      	str	r3, [r7, #12]
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	60fb      	str	r3, [r7, #12]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	2200      	movs	r2, #0
 8004c94:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d003      	beq.n	8004cae <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004ca6:	6978      	ldr	r0, [r7, #20]
 8004ca8:	f7ff ffaa 	bl	8004c00 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004cac:	e002      	b.n	8004cb4 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004cae:	6978      	ldr	r0, [r7, #20]
 8004cb0:	f7ff ff92 	bl	8004bd8 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004cb4:	3718      	adds	r7, #24
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}

08004cba <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004cba:	b580      	push	{r7, lr}
 8004cbc:	b084      	sub	sp, #16
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc6:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f7ff ff8f 	bl	8004bec <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004cce:	bf00      	nop
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}

08004cd6 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b084      	sub	sp, #16
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce2:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	685a      	ldr	r2, [r3, #4]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f022 0203 	bic.w	r2, r2, #3
 8004cf2:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cf8:	f043 0210 	orr.w	r2, r3, #16
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004d08:	68f8      	ldr	r0, [r7, #12]
 8004d0a:	f7ff ff79 	bl	8004c00 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d0e:	bf00      	nop
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
	...

08004d18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b088      	sub	sp, #32
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	603b      	str	r3, [r7, #0]
 8004d24:	4613      	mov	r3, r2
 8004d26:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004d28:	f7fd fbd8 	bl	80024dc <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d30:	1a9b      	subs	r3, r3, r2
 8004d32:	683a      	ldr	r2, [r7, #0]
 8004d34:	4413      	add	r3, r2
 8004d36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004d38:	f7fd fbd0 	bl	80024dc <HAL_GetTick>
 8004d3c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d3e:	4b39      	ldr	r3, [pc, #228]	@ (8004e24 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	015b      	lsls	r3, r3, #5
 8004d44:	0d1b      	lsrs	r3, r3, #20
 8004d46:	69fa      	ldr	r2, [r7, #28]
 8004d48:	fb02 f303 	mul.w	r3, r2, r3
 8004d4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d4e:	e054      	b.n	8004dfa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d56:	d050      	beq.n	8004dfa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d58:	f7fd fbc0 	bl	80024dc <HAL_GetTick>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	69bb      	ldr	r3, [r7, #24]
 8004d60:	1ad3      	subs	r3, r2, r3
 8004d62:	69fa      	ldr	r2, [r7, #28]
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d902      	bls.n	8004d6e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d13d      	bne.n	8004dea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	685a      	ldr	r2, [r3, #4]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004d7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d86:	d111      	bne.n	8004dac <SPI_WaitFlagStateUntilTimeout+0x94>
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d90:	d004      	beq.n	8004d9c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d9a:	d107      	bne.n	8004dac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004daa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004db4:	d10f      	bne.n	8004dd6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004dc4:	601a      	str	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004dd4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2201      	movs	r2, #1
 8004dda:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e017      	b.n	8004e1a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d101      	bne.n	8004df4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004df0:	2300      	movs	r3, #0
 8004df2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	3b01      	subs	r3, #1
 8004df8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	689a      	ldr	r2, [r3, #8]
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	4013      	ands	r3, r2
 8004e04:	68ba      	ldr	r2, [r7, #8]
 8004e06:	429a      	cmp	r2, r3
 8004e08:	bf0c      	ite	eq
 8004e0a:	2301      	moveq	r3, #1
 8004e0c:	2300      	movne	r3, #0
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	461a      	mov	r2, r3
 8004e12:	79fb      	ldrb	r3, [r7, #7]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d19b      	bne.n	8004d50 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004e18:	2300      	movs	r3, #0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3720      	adds	r7, #32
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	20000200 	.word	0x20000200

08004e28 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b08a      	sub	sp, #40	@ 0x28
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	60b9      	str	r1, [r7, #8]
 8004e32:	607a      	str	r2, [r7, #4]
 8004e34:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004e36:	2300      	movs	r3, #0
 8004e38:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004e3a:	f7fd fb4f 	bl	80024dc <HAL_GetTick>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e42:	1a9b      	subs	r3, r3, r2
 8004e44:	683a      	ldr	r2, [r7, #0]
 8004e46:	4413      	add	r3, r2
 8004e48:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004e4a:	f7fd fb47 	bl	80024dc <HAL_GetTick>
 8004e4e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	330c      	adds	r3, #12
 8004e56:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004e58:	4b3d      	ldr	r3, [pc, #244]	@ (8004f50 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	4413      	add	r3, r2
 8004e62:	00da      	lsls	r2, r3, #3
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	0d1b      	lsrs	r3, r3, #20
 8004e68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e6a:	fb02 f303 	mul.w	r3, r2, r3
 8004e6e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004e70:	e060      	b.n	8004f34 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004e78:	d107      	bne.n	8004e8a <SPI_WaitFifoStateUntilTimeout+0x62>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d104      	bne.n	8004e8a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004e80:	69fb      	ldr	r3, [r7, #28]
 8004e82:	781b      	ldrb	r3, [r3, #0]
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004e88:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e90:	d050      	beq.n	8004f34 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e92:	f7fd fb23 	bl	80024dc <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	6a3b      	ldr	r3, [r7, #32]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d902      	bls.n	8004ea8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d13d      	bne.n	8004f24 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	685a      	ldr	r2, [r3, #4]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004eb6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ec0:	d111      	bne.n	8004ee6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004eca:	d004      	beq.n	8004ed6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ed4:	d107      	bne.n	8004ee6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ee4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004eee:	d10f      	bne.n	8004f10 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004efe:	601a      	str	r2, [r3, #0]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f0e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004f20:	2303      	movs	r3, #3
 8004f22:	e010      	b.n	8004f46 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f24:	69bb      	ldr	r3, [r7, #24]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d101      	bne.n	8004f2e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	3b01      	subs	r3, #1
 8004f32:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	689a      	ldr	r2, [r3, #8]
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d196      	bne.n	8004e72 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3728      	adds	r7, #40	@ 0x28
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	20000200 	.word	0x20000200

08004f54 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b086      	sub	sp, #24
 8004f58:	af02      	add	r7, sp, #8
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	60b9      	str	r1, [r7, #8]
 8004f5e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	9300      	str	r3, [sp, #0]
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f7ff ff5b 	bl	8004e28 <SPI_WaitFifoStateUntilTimeout>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d007      	beq.n	8004f88 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f7c:	f043 0220 	orr.w	r2, r3, #32
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e027      	b.n	8004fd8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	9300      	str	r3, [sp, #0]
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	2180      	movs	r1, #128	@ 0x80
 8004f92:	68f8      	ldr	r0, [r7, #12]
 8004f94:	f7ff fec0 	bl	8004d18 <SPI_WaitFlagStateUntilTimeout>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d007      	beq.n	8004fae <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fa2:	f043 0220 	orr.w	r2, r3, #32
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004faa:	2303      	movs	r3, #3
 8004fac:	e014      	b.n	8004fd8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	9300      	str	r3, [sp, #0]
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004fba:	68f8      	ldr	r0, [r7, #12]
 8004fbc:	f7ff ff34 	bl	8004e28 <SPI_WaitFifoStateUntilTimeout>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d007      	beq.n	8004fd6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fca:	f043 0220 	orr.w	r2, r3, #32
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	e000      	b.n	8004fd8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3710      	adds	r7, #16
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}

08004fe0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b082      	sub	sp, #8
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d101      	bne.n	8004ff2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e040      	b.n	8005074 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d106      	bne.n	8005008 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f7fd f974 	bl	80022f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2224      	movs	r2, #36	@ 0x24
 800500c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f022 0201 	bic.w	r2, r2, #1
 800501c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005022:	2b00      	cmp	r3, #0
 8005024:	d002      	beq.n	800502c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 fea6 	bl	8005d78 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f000 fbeb 	bl	8005808 <UART_SetConfig>
 8005032:	4603      	mov	r3, r0
 8005034:	2b01      	cmp	r3, #1
 8005036:	d101      	bne.n	800503c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	e01b      	b.n	8005074 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	685a      	ldr	r2, [r3, #4]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800504a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	689a      	ldr	r2, [r3, #8]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800505a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f042 0201 	orr.w	r2, r2, #1
 800506a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f000 ff25 	bl	8005ebc <UART_CheckIdleState>
 8005072:	4603      	mov	r3, r0
}
 8005074:	4618      	mov	r0, r3
 8005076:	3708      	adds	r7, #8
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800507c:	b480      	push	{r7}
 800507e:	b08b      	sub	sp, #44	@ 0x2c
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	4613      	mov	r3, r2
 8005088:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800508e:	2b20      	cmp	r3, #32
 8005090:	d147      	bne.n	8005122 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d002      	beq.n	800509e <HAL_UART_Transmit_IT+0x22>
 8005098:	88fb      	ldrh	r3, [r7, #6]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e040      	b.n	8005124 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	68ba      	ldr	r2, [r7, #8]
 80050a6:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	88fa      	ldrh	r2, [r7, #6]
 80050ac:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	88fa      	ldrh	r2, [r7, #6]
 80050b4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2200      	movs	r2, #0
 80050bc:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2221      	movs	r2, #33	@ 0x21
 80050ca:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050d4:	d107      	bne.n	80050e6 <HAL_UART_Transmit_IT+0x6a>
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d103      	bne.n	80050e6 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	4a13      	ldr	r2, [pc, #76]	@ (8005130 <HAL_UART_Transmit_IT+0xb4>)
 80050e2:	66da      	str	r2, [r3, #108]	@ 0x6c
 80050e4:	e002      	b.n	80050ec <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	4a12      	ldr	r2, [pc, #72]	@ (8005134 <HAL_UART_Transmit_IT+0xb8>)
 80050ea:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	e853 3f00 	ldrex	r3, [r3]
 80050f8:	613b      	str	r3, [r7, #16]
   return(result);
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005100:	627b      	str	r3, [r7, #36]	@ 0x24
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	461a      	mov	r2, r3
 8005108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800510a:	623b      	str	r3, [r7, #32]
 800510c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800510e:	69f9      	ldr	r1, [r7, #28]
 8005110:	6a3a      	ldr	r2, [r7, #32]
 8005112:	e841 2300 	strex	r3, r2, [r1]
 8005116:	61bb      	str	r3, [r7, #24]
   return(result);
 8005118:	69bb      	ldr	r3, [r7, #24]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1e6      	bne.n	80050ec <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800511e:	2300      	movs	r3, #0
 8005120:	e000      	b.n	8005124 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8005122:	2302      	movs	r3, #2
  }
}
 8005124:	4618      	mov	r0, r3
 8005126:	372c      	adds	r7, #44	@ 0x2c
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr
 8005130:	0800641f 	.word	0x0800641f
 8005134:	08006369 	.word	0x08006369

08005138 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b08a      	sub	sp, #40	@ 0x28
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	4613      	mov	r3, r2
 8005144:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800514c:	2b20      	cmp	r3, #32
 800514e:	d137      	bne.n	80051c0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d002      	beq.n	800515c <HAL_UART_Receive_IT+0x24>
 8005156:	88fb      	ldrh	r3, [r7, #6]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d101      	bne.n	8005160 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e030      	b.n	80051c2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2200      	movs	r2, #0
 8005164:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a18      	ldr	r2, [pc, #96]	@ (80051cc <HAL_UART_Receive_IT+0x94>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d01f      	beq.n	80051b0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800517a:	2b00      	cmp	r3, #0
 800517c:	d018      	beq.n	80051b0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	e853 3f00 	ldrex	r3, [r3]
 800518a:	613b      	str	r3, [r7, #16]
   return(result);
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005192:	627b      	str	r3, [r7, #36]	@ 0x24
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	461a      	mov	r2, r3
 800519a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519c:	623b      	str	r3, [r7, #32]
 800519e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a0:	69f9      	ldr	r1, [r7, #28]
 80051a2:	6a3a      	ldr	r2, [r7, #32]
 80051a4:	e841 2300 	strex	r3, r2, [r1]
 80051a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d1e6      	bne.n	800517e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80051b0:	88fb      	ldrh	r3, [r7, #6]
 80051b2:	461a      	mov	r2, r3
 80051b4:	68b9      	ldr	r1, [r7, #8]
 80051b6:	68f8      	ldr	r0, [r7, #12]
 80051b8:	f000 ff96 	bl	80060e8 <UART_Start_Receive_IT>
 80051bc:	4603      	mov	r3, r0
 80051be:	e000      	b.n	80051c2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80051c0:	2302      	movs	r3, #2
  }
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3728      	adds	r7, #40	@ 0x28
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
 80051ca:	bf00      	nop
 80051cc:	40008000 	.word	0x40008000

080051d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b0ba      	sub	sp, #232	@ 0xe8
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	69db      	ldr	r3, [r3, #28]
 80051de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80051f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80051fa:	f640 030f 	movw	r3, #2063	@ 0x80f
 80051fe:	4013      	ands	r3, r2
 8005200:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005204:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005208:	2b00      	cmp	r3, #0
 800520a:	d115      	bne.n	8005238 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800520c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005210:	f003 0320 	and.w	r3, r3, #32
 8005214:	2b00      	cmp	r3, #0
 8005216:	d00f      	beq.n	8005238 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800521c:	f003 0320 	and.w	r3, r3, #32
 8005220:	2b00      	cmp	r3, #0
 8005222:	d009      	beq.n	8005238 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005228:	2b00      	cmp	r3, #0
 800522a:	f000 82ca 	beq.w	80057c2 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	4798      	blx	r3
      }
      return;
 8005236:	e2c4      	b.n	80057c2 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005238:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800523c:	2b00      	cmp	r3, #0
 800523e:	f000 8117 	beq.w	8005470 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005242:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	2b00      	cmp	r3, #0
 800524c:	d106      	bne.n	800525c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800524e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005252:	4b85      	ldr	r3, [pc, #532]	@ (8005468 <HAL_UART_IRQHandler+0x298>)
 8005254:	4013      	ands	r3, r2
 8005256:	2b00      	cmp	r3, #0
 8005258:	f000 810a 	beq.w	8005470 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800525c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005260:	f003 0301 	and.w	r3, r3, #1
 8005264:	2b00      	cmp	r3, #0
 8005266:	d011      	beq.n	800528c <HAL_UART_IRQHandler+0xbc>
 8005268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800526c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005270:	2b00      	cmp	r3, #0
 8005272:	d00b      	beq.n	800528c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2201      	movs	r2, #1
 800527a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005282:	f043 0201 	orr.w	r2, r3, #1
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800528c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005290:	f003 0302 	and.w	r3, r3, #2
 8005294:	2b00      	cmp	r3, #0
 8005296:	d011      	beq.n	80052bc <HAL_UART_IRQHandler+0xec>
 8005298:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800529c:	f003 0301 	and.w	r3, r3, #1
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00b      	beq.n	80052bc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2202      	movs	r2, #2
 80052aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052b2:	f043 0204 	orr.w	r2, r3, #4
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80052bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052c0:	f003 0304 	and.w	r3, r3, #4
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d011      	beq.n	80052ec <HAL_UART_IRQHandler+0x11c>
 80052c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052cc:	f003 0301 	and.w	r3, r3, #1
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d00b      	beq.n	80052ec <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	2204      	movs	r2, #4
 80052da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052e2:	f043 0202 	orr.w	r2, r3, #2
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80052ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052f0:	f003 0308 	and.w	r3, r3, #8
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d017      	beq.n	8005328 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80052f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052fc:	f003 0320 	and.w	r3, r3, #32
 8005300:	2b00      	cmp	r3, #0
 8005302:	d105      	bne.n	8005310 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005304:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005308:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800530c:	2b00      	cmp	r3, #0
 800530e:	d00b      	beq.n	8005328 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	2208      	movs	r2, #8
 8005316:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800531e:	f043 0208 	orr.w	r2, r3, #8
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005328:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800532c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005330:	2b00      	cmp	r3, #0
 8005332:	d012      	beq.n	800535a <HAL_UART_IRQHandler+0x18a>
 8005334:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005338:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800533c:	2b00      	cmp	r3, #0
 800533e:	d00c      	beq.n	800535a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005348:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005350:	f043 0220 	orr.w	r2, r3, #32
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005360:	2b00      	cmp	r3, #0
 8005362:	f000 8230 	beq.w	80057c6 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005366:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800536a:	f003 0320 	and.w	r3, r3, #32
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00d      	beq.n	800538e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005372:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005376:	f003 0320 	and.w	r3, r3, #32
 800537a:	2b00      	cmp	r3, #0
 800537c:	d007      	beq.n	800538e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005382:	2b00      	cmp	r3, #0
 8005384:	d003      	beq.n	800538e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005394:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a2:	2b40      	cmp	r3, #64	@ 0x40
 80053a4:	d005      	beq.n	80053b2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80053a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d04f      	beq.n	8005452 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 ff5e 	bl	8006274 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053c2:	2b40      	cmp	r3, #64	@ 0x40
 80053c4:	d141      	bne.n	800544a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	3308      	adds	r3, #8
 80053cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80053d4:	e853 3f00 	ldrex	r3, [r3]
 80053d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80053dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80053e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	3308      	adds	r3, #8
 80053ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80053f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80053f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80053fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005402:	e841 2300 	strex	r3, r2, [r1]
 8005406:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800540a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d1d9      	bne.n	80053c6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005416:	2b00      	cmp	r3, #0
 8005418:	d013      	beq.n	8005442 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800541e:	4a13      	ldr	r2, [pc, #76]	@ (800546c <HAL_UART_IRQHandler+0x29c>)
 8005420:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005426:	4618      	mov	r0, r3
 8005428:	f7fd facc 	bl	80029c4 <HAL_DMA_Abort_IT>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d017      	beq.n	8005462 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800543c:	4610      	mov	r0, r2
 800543e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005440:	e00f      	b.n	8005462 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f000 f9ca 	bl	80057dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005448:	e00b      	b.n	8005462 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 f9c6 	bl	80057dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005450:	e007      	b.n	8005462 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 f9c2 	bl	80057dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005460:	e1b1      	b.n	80057c6 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005462:	bf00      	nop
    return;
 8005464:	e1af      	b.n	80057c6 <HAL_UART_IRQHandler+0x5f6>
 8005466:	bf00      	nop
 8005468:	04000120 	.word	0x04000120
 800546c:	0800633d 	.word	0x0800633d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005474:	2b01      	cmp	r3, #1
 8005476:	f040 816a 	bne.w	800574e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800547a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800547e:	f003 0310 	and.w	r3, r3, #16
 8005482:	2b00      	cmp	r3, #0
 8005484:	f000 8163 	beq.w	800574e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005488:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800548c:	f003 0310 	and.w	r3, r3, #16
 8005490:	2b00      	cmp	r3, #0
 8005492:	f000 815c 	beq.w	800574e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2210      	movs	r2, #16
 800549c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054a8:	2b40      	cmp	r3, #64	@ 0x40
 80054aa:	f040 80d4 	bne.w	8005656 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80054ba:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80054be:	2b00      	cmp	r3, #0
 80054c0:	f000 80ad 	beq.w	800561e <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80054ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80054ce:	429a      	cmp	r2, r3
 80054d0:	f080 80a5 	bcs.w	800561e <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80054da:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 0320 	and.w	r3, r3, #32
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	f040 8086 	bne.w	80055fc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80054fc:	e853 3f00 	ldrex	r3, [r3]
 8005500:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005504:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005508:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800550c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	461a      	mov	r2, r3
 8005516:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800551a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800551e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005522:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005526:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800552a:	e841 2300 	strex	r3, r2, [r1]
 800552e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005532:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1da      	bne.n	80054f0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	3308      	adds	r3, #8
 8005540:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005542:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005544:	e853 3f00 	ldrex	r3, [r3]
 8005548:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800554a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800554c:	f023 0301 	bic.w	r3, r3, #1
 8005550:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	3308      	adds	r3, #8
 800555a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800555e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005562:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005564:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005566:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800556a:	e841 2300 	strex	r3, r2, [r1]
 800556e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005570:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005572:	2b00      	cmp	r3, #0
 8005574:	d1e1      	bne.n	800553a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	3308      	adds	r3, #8
 800557c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800557e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005580:	e853 3f00 	ldrex	r3, [r3]
 8005584:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005586:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005588:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800558c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	3308      	adds	r3, #8
 8005596:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800559a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800559c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80055a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80055a2:	e841 2300 	strex	r3, r2, [r1]
 80055a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80055a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d1e3      	bne.n	8005576 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2220      	movs	r2, #32
 80055b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2200      	movs	r2, #0
 80055ba:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055c4:	e853 3f00 	ldrex	r3, [r3]
 80055c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80055ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055cc:	f023 0310 	bic.w	r3, r3, #16
 80055d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	461a      	mov	r2, r3
 80055da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055de:	65bb      	str	r3, [r7, #88]	@ 0x58
 80055e0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80055e6:	e841 2300 	strex	r3, r2, [r1]
 80055ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80055ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d1e4      	bne.n	80055bc <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055f6:	4618      	mov	r0, r3
 80055f8:	f7fd f9a6 	bl	8002948 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2202      	movs	r2, #2
 8005600:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800560e:	b29b      	uxth	r3, r3
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	b29b      	uxth	r3, r3
 8005614:	4619      	mov	r1, r3
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 f8ea 	bl	80057f0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800561c:	e0d5      	b.n	80057ca <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005624:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005628:	429a      	cmp	r2, r3
 800562a:	f040 80ce 	bne.w	80057ca <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 0320 	and.w	r3, r3, #32
 800563a:	2b20      	cmp	r3, #32
 800563c:	f040 80c5 	bne.w	80057ca <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2202      	movs	r2, #2
 8005644:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800564c:	4619      	mov	r1, r3
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f000 f8ce 	bl	80057f0 <HAL_UARTEx_RxEventCallback>
      return;
 8005654:	e0b9      	b.n	80057ca <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005662:	b29b      	uxth	r3, r3
 8005664:	1ad3      	subs	r3, r2, r3
 8005666:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005670:	b29b      	uxth	r3, r3
 8005672:	2b00      	cmp	r3, #0
 8005674:	f000 80ab 	beq.w	80057ce <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005678:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800567c:	2b00      	cmp	r3, #0
 800567e:	f000 80a6 	beq.w	80057ce <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800568a:	e853 3f00 	ldrex	r3, [r3]
 800568e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005692:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005696:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	461a      	mov	r2, r3
 80056a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80056a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80056a6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056ac:	e841 2300 	strex	r3, r2, [r1]
 80056b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d1e4      	bne.n	8005682 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	3308      	adds	r3, #8
 80056be:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c2:	e853 3f00 	ldrex	r3, [r3]
 80056c6:	623b      	str	r3, [r7, #32]
   return(result);
 80056c8:	6a3b      	ldr	r3, [r7, #32]
 80056ca:	f023 0301 	bic.w	r3, r3, #1
 80056ce:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	3308      	adds	r3, #8
 80056d8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80056dc:	633a      	str	r2, [r7, #48]	@ 0x30
 80056de:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056e4:	e841 2300 	strex	r3, r2, [r1]
 80056e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80056ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d1e3      	bne.n	80056b8 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2220      	movs	r2, #32
 80056f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2200      	movs	r2, #0
 80056fc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2200      	movs	r2, #0
 8005702:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	e853 3f00 	ldrex	r3, [r3]
 8005710:	60fb      	str	r3, [r7, #12]
   return(result);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f023 0310 	bic.w	r3, r3, #16
 8005718:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	461a      	mov	r2, r3
 8005722:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005726:	61fb      	str	r3, [r7, #28]
 8005728:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572a:	69b9      	ldr	r1, [r7, #24]
 800572c:	69fa      	ldr	r2, [r7, #28]
 800572e:	e841 2300 	strex	r3, r2, [r1]
 8005732:	617b      	str	r3, [r7, #20]
   return(result);
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1e4      	bne.n	8005704 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2202      	movs	r2, #2
 800573e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005740:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005744:	4619      	mov	r1, r3
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 f852 	bl	80057f0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800574c:	e03f      	b.n	80057ce <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800574e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005752:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005756:	2b00      	cmp	r3, #0
 8005758:	d00e      	beq.n	8005778 <HAL_UART_IRQHandler+0x5a8>
 800575a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800575e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005762:	2b00      	cmp	r3, #0
 8005764:	d008      	beq.n	8005778 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800576e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f001 f89b 	bl	80068ac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005776:	e02d      	b.n	80057d4 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005778:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800577c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005780:	2b00      	cmp	r3, #0
 8005782:	d00e      	beq.n	80057a2 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005788:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800578c:	2b00      	cmp	r3, #0
 800578e:	d008      	beq.n	80057a2 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005794:	2b00      	cmp	r3, #0
 8005796:	d01c      	beq.n	80057d2 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	4798      	blx	r3
    }
    return;
 80057a0:	e017      	b.n	80057d2 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80057a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d012      	beq.n	80057d4 <HAL_UART_IRQHandler+0x604>
 80057ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d00c      	beq.n	80057d4 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 fe8f 	bl	80064de <UART_EndTransmit_IT>
    return;
 80057c0:	e008      	b.n	80057d4 <HAL_UART_IRQHandler+0x604>
      return;
 80057c2:	bf00      	nop
 80057c4:	e006      	b.n	80057d4 <HAL_UART_IRQHandler+0x604>
    return;
 80057c6:	bf00      	nop
 80057c8:	e004      	b.n	80057d4 <HAL_UART_IRQHandler+0x604>
      return;
 80057ca:	bf00      	nop
 80057cc:	e002      	b.n	80057d4 <HAL_UART_IRQHandler+0x604>
      return;
 80057ce:	bf00      	nop
 80057d0:	e000      	b.n	80057d4 <HAL_UART_IRQHandler+0x604>
    return;
 80057d2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80057d4:	37e8      	adds	r7, #232	@ 0xe8
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop

080057dc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80057e4:	bf00      	nop
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	460b      	mov	r3, r1
 80057fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80057fc:	bf00      	nop
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800580c:	b08a      	sub	sp, #40	@ 0x28
 800580e:	af00      	add	r7, sp, #0
 8005810:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005812:	2300      	movs	r3, #0
 8005814:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	689a      	ldr	r2, [r3, #8]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	691b      	ldr	r3, [r3, #16]
 8005820:	431a      	orrs	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	695b      	ldr	r3, [r3, #20]
 8005826:	431a      	orrs	r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	69db      	ldr	r3, [r3, #28]
 800582c:	4313      	orrs	r3, r2
 800582e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	4ba4      	ldr	r3, [pc, #656]	@ (8005ac8 <UART_SetConfig+0x2c0>)
 8005838:	4013      	ands	r3, r2
 800583a:	68fa      	ldr	r2, [r7, #12]
 800583c:	6812      	ldr	r2, [r2, #0]
 800583e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005840:	430b      	orrs	r3, r1
 8005842:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	68da      	ldr	r2, [r3, #12]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	430a      	orrs	r2, r1
 8005858:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a99      	ldr	r2, [pc, #612]	@ (8005acc <UART_SetConfig+0x2c4>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d004      	beq.n	8005874 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6a1b      	ldr	r3, [r3, #32]
 800586e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005870:	4313      	orrs	r3, r2
 8005872:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005884:	430a      	orrs	r2, r1
 8005886:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a90      	ldr	r2, [pc, #576]	@ (8005ad0 <UART_SetConfig+0x2c8>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d126      	bne.n	80058e0 <UART_SetConfig+0xd8>
 8005892:	4b90      	ldr	r3, [pc, #576]	@ (8005ad4 <UART_SetConfig+0x2cc>)
 8005894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005898:	f003 0303 	and.w	r3, r3, #3
 800589c:	2b03      	cmp	r3, #3
 800589e:	d81b      	bhi.n	80058d8 <UART_SetConfig+0xd0>
 80058a0:	a201      	add	r2, pc, #4	@ (adr r2, 80058a8 <UART_SetConfig+0xa0>)
 80058a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a6:	bf00      	nop
 80058a8:	080058b9 	.word	0x080058b9
 80058ac:	080058c9 	.word	0x080058c9
 80058b0:	080058c1 	.word	0x080058c1
 80058b4:	080058d1 	.word	0x080058d1
 80058b8:	2301      	movs	r3, #1
 80058ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058be:	e116      	b.n	8005aee <UART_SetConfig+0x2e6>
 80058c0:	2302      	movs	r3, #2
 80058c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058c6:	e112      	b.n	8005aee <UART_SetConfig+0x2e6>
 80058c8:	2304      	movs	r3, #4
 80058ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058ce:	e10e      	b.n	8005aee <UART_SetConfig+0x2e6>
 80058d0:	2308      	movs	r3, #8
 80058d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058d6:	e10a      	b.n	8005aee <UART_SetConfig+0x2e6>
 80058d8:	2310      	movs	r3, #16
 80058da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058de:	e106      	b.n	8005aee <UART_SetConfig+0x2e6>
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a7c      	ldr	r2, [pc, #496]	@ (8005ad8 <UART_SetConfig+0x2d0>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d138      	bne.n	800595c <UART_SetConfig+0x154>
 80058ea:	4b7a      	ldr	r3, [pc, #488]	@ (8005ad4 <UART_SetConfig+0x2cc>)
 80058ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058f0:	f003 030c 	and.w	r3, r3, #12
 80058f4:	2b0c      	cmp	r3, #12
 80058f6:	d82d      	bhi.n	8005954 <UART_SetConfig+0x14c>
 80058f8:	a201      	add	r2, pc, #4	@ (adr r2, 8005900 <UART_SetConfig+0xf8>)
 80058fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058fe:	bf00      	nop
 8005900:	08005935 	.word	0x08005935
 8005904:	08005955 	.word	0x08005955
 8005908:	08005955 	.word	0x08005955
 800590c:	08005955 	.word	0x08005955
 8005910:	08005945 	.word	0x08005945
 8005914:	08005955 	.word	0x08005955
 8005918:	08005955 	.word	0x08005955
 800591c:	08005955 	.word	0x08005955
 8005920:	0800593d 	.word	0x0800593d
 8005924:	08005955 	.word	0x08005955
 8005928:	08005955 	.word	0x08005955
 800592c:	08005955 	.word	0x08005955
 8005930:	0800594d 	.word	0x0800594d
 8005934:	2300      	movs	r3, #0
 8005936:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800593a:	e0d8      	b.n	8005aee <UART_SetConfig+0x2e6>
 800593c:	2302      	movs	r3, #2
 800593e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005942:	e0d4      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005944:	2304      	movs	r3, #4
 8005946:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800594a:	e0d0      	b.n	8005aee <UART_SetConfig+0x2e6>
 800594c:	2308      	movs	r3, #8
 800594e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005952:	e0cc      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005954:	2310      	movs	r3, #16
 8005956:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800595a:	e0c8      	b.n	8005aee <UART_SetConfig+0x2e6>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a5e      	ldr	r2, [pc, #376]	@ (8005adc <UART_SetConfig+0x2d4>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d125      	bne.n	80059b2 <UART_SetConfig+0x1aa>
 8005966:	4b5b      	ldr	r3, [pc, #364]	@ (8005ad4 <UART_SetConfig+0x2cc>)
 8005968:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800596c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005970:	2b30      	cmp	r3, #48	@ 0x30
 8005972:	d016      	beq.n	80059a2 <UART_SetConfig+0x19a>
 8005974:	2b30      	cmp	r3, #48	@ 0x30
 8005976:	d818      	bhi.n	80059aa <UART_SetConfig+0x1a2>
 8005978:	2b20      	cmp	r3, #32
 800597a:	d00a      	beq.n	8005992 <UART_SetConfig+0x18a>
 800597c:	2b20      	cmp	r3, #32
 800597e:	d814      	bhi.n	80059aa <UART_SetConfig+0x1a2>
 8005980:	2b00      	cmp	r3, #0
 8005982:	d002      	beq.n	800598a <UART_SetConfig+0x182>
 8005984:	2b10      	cmp	r3, #16
 8005986:	d008      	beq.n	800599a <UART_SetConfig+0x192>
 8005988:	e00f      	b.n	80059aa <UART_SetConfig+0x1a2>
 800598a:	2300      	movs	r3, #0
 800598c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005990:	e0ad      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005992:	2302      	movs	r3, #2
 8005994:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005998:	e0a9      	b.n	8005aee <UART_SetConfig+0x2e6>
 800599a:	2304      	movs	r3, #4
 800599c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059a0:	e0a5      	b.n	8005aee <UART_SetConfig+0x2e6>
 80059a2:	2308      	movs	r3, #8
 80059a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059a8:	e0a1      	b.n	8005aee <UART_SetConfig+0x2e6>
 80059aa:	2310      	movs	r3, #16
 80059ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059b0:	e09d      	b.n	8005aee <UART_SetConfig+0x2e6>
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a4a      	ldr	r2, [pc, #296]	@ (8005ae0 <UART_SetConfig+0x2d8>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d125      	bne.n	8005a08 <UART_SetConfig+0x200>
 80059bc:	4b45      	ldr	r3, [pc, #276]	@ (8005ad4 <UART_SetConfig+0x2cc>)
 80059be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059c2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80059c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80059c8:	d016      	beq.n	80059f8 <UART_SetConfig+0x1f0>
 80059ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80059cc:	d818      	bhi.n	8005a00 <UART_SetConfig+0x1f8>
 80059ce:	2b80      	cmp	r3, #128	@ 0x80
 80059d0:	d00a      	beq.n	80059e8 <UART_SetConfig+0x1e0>
 80059d2:	2b80      	cmp	r3, #128	@ 0x80
 80059d4:	d814      	bhi.n	8005a00 <UART_SetConfig+0x1f8>
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d002      	beq.n	80059e0 <UART_SetConfig+0x1d8>
 80059da:	2b40      	cmp	r3, #64	@ 0x40
 80059dc:	d008      	beq.n	80059f0 <UART_SetConfig+0x1e8>
 80059de:	e00f      	b.n	8005a00 <UART_SetConfig+0x1f8>
 80059e0:	2300      	movs	r3, #0
 80059e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059e6:	e082      	b.n	8005aee <UART_SetConfig+0x2e6>
 80059e8:	2302      	movs	r3, #2
 80059ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ee:	e07e      	b.n	8005aee <UART_SetConfig+0x2e6>
 80059f0:	2304      	movs	r3, #4
 80059f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059f6:	e07a      	b.n	8005aee <UART_SetConfig+0x2e6>
 80059f8:	2308      	movs	r3, #8
 80059fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059fe:	e076      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005a00:	2310      	movs	r3, #16
 8005a02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a06:	e072      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a35      	ldr	r2, [pc, #212]	@ (8005ae4 <UART_SetConfig+0x2dc>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d12a      	bne.n	8005a68 <UART_SetConfig+0x260>
 8005a12:	4b30      	ldr	r3, [pc, #192]	@ (8005ad4 <UART_SetConfig+0x2cc>)
 8005a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a20:	d01a      	beq.n	8005a58 <UART_SetConfig+0x250>
 8005a22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a26:	d81b      	bhi.n	8005a60 <UART_SetConfig+0x258>
 8005a28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a2c:	d00c      	beq.n	8005a48 <UART_SetConfig+0x240>
 8005a2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a32:	d815      	bhi.n	8005a60 <UART_SetConfig+0x258>
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d003      	beq.n	8005a40 <UART_SetConfig+0x238>
 8005a38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a3c:	d008      	beq.n	8005a50 <UART_SetConfig+0x248>
 8005a3e:	e00f      	b.n	8005a60 <UART_SetConfig+0x258>
 8005a40:	2300      	movs	r3, #0
 8005a42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a46:	e052      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005a48:	2302      	movs	r3, #2
 8005a4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a4e:	e04e      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005a50:	2304      	movs	r3, #4
 8005a52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a56:	e04a      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005a58:	2308      	movs	r3, #8
 8005a5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a5e:	e046      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005a60:	2310      	movs	r3, #16
 8005a62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a66:	e042      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a17      	ldr	r2, [pc, #92]	@ (8005acc <UART_SetConfig+0x2c4>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d13a      	bne.n	8005ae8 <UART_SetConfig+0x2e0>
 8005a72:	4b18      	ldr	r3, [pc, #96]	@ (8005ad4 <UART_SetConfig+0x2cc>)
 8005a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a78:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005a7c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a80:	d01a      	beq.n	8005ab8 <UART_SetConfig+0x2b0>
 8005a82:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a86:	d81b      	bhi.n	8005ac0 <UART_SetConfig+0x2b8>
 8005a88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a8c:	d00c      	beq.n	8005aa8 <UART_SetConfig+0x2a0>
 8005a8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a92:	d815      	bhi.n	8005ac0 <UART_SetConfig+0x2b8>
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d003      	beq.n	8005aa0 <UART_SetConfig+0x298>
 8005a98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a9c:	d008      	beq.n	8005ab0 <UART_SetConfig+0x2a8>
 8005a9e:	e00f      	b.n	8005ac0 <UART_SetConfig+0x2b8>
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aa6:	e022      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005aa8:	2302      	movs	r3, #2
 8005aaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aae:	e01e      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005ab0:	2304      	movs	r3, #4
 8005ab2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ab6:	e01a      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005ab8:	2308      	movs	r3, #8
 8005aba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005abe:	e016      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005ac0:	2310      	movs	r3, #16
 8005ac2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ac6:	e012      	b.n	8005aee <UART_SetConfig+0x2e6>
 8005ac8:	efff69f3 	.word	0xefff69f3
 8005acc:	40008000 	.word	0x40008000
 8005ad0:	40013800 	.word	0x40013800
 8005ad4:	40021000 	.word	0x40021000
 8005ad8:	40004400 	.word	0x40004400
 8005adc:	40004800 	.word	0x40004800
 8005ae0:	40004c00 	.word	0x40004c00
 8005ae4:	40005000 	.word	0x40005000
 8005ae8:	2310      	movs	r3, #16
 8005aea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a9f      	ldr	r2, [pc, #636]	@ (8005d70 <UART_SetConfig+0x568>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d17a      	bne.n	8005bee <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005af8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005afc:	2b08      	cmp	r3, #8
 8005afe:	d824      	bhi.n	8005b4a <UART_SetConfig+0x342>
 8005b00:	a201      	add	r2, pc, #4	@ (adr r2, 8005b08 <UART_SetConfig+0x300>)
 8005b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b06:	bf00      	nop
 8005b08:	08005b2d 	.word	0x08005b2d
 8005b0c:	08005b4b 	.word	0x08005b4b
 8005b10:	08005b35 	.word	0x08005b35
 8005b14:	08005b4b 	.word	0x08005b4b
 8005b18:	08005b3b 	.word	0x08005b3b
 8005b1c:	08005b4b 	.word	0x08005b4b
 8005b20:	08005b4b 	.word	0x08005b4b
 8005b24:	08005b4b 	.word	0x08005b4b
 8005b28:	08005b43 	.word	0x08005b43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b2c:	f7fe f804 	bl	8003b38 <HAL_RCC_GetPCLK1Freq>
 8005b30:	61f8      	str	r0, [r7, #28]
        break;
 8005b32:	e010      	b.n	8005b56 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b34:	4b8f      	ldr	r3, [pc, #572]	@ (8005d74 <UART_SetConfig+0x56c>)
 8005b36:	61fb      	str	r3, [r7, #28]
        break;
 8005b38:	e00d      	b.n	8005b56 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b3a:	f7fd ff65 	bl	8003a08 <HAL_RCC_GetSysClockFreq>
 8005b3e:	61f8      	str	r0, [r7, #28]
        break;
 8005b40:	e009      	b.n	8005b56 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b46:	61fb      	str	r3, [r7, #28]
        break;
 8005b48:	e005      	b.n	8005b56 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005b54:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005b56:	69fb      	ldr	r3, [r7, #28]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f000 80fb 	beq.w	8005d54 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	685a      	ldr	r2, [r3, #4]
 8005b62:	4613      	mov	r3, r2
 8005b64:	005b      	lsls	r3, r3, #1
 8005b66:	4413      	add	r3, r2
 8005b68:	69fa      	ldr	r2, [r7, #28]
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d305      	bcc.n	8005b7a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b74:	69fa      	ldr	r2, [r7, #28]
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d903      	bls.n	8005b82 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005b80:	e0e8      	b.n	8005d54 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	2200      	movs	r2, #0
 8005b86:	461c      	mov	r4, r3
 8005b88:	4615      	mov	r5, r2
 8005b8a:	f04f 0200 	mov.w	r2, #0
 8005b8e:	f04f 0300 	mov.w	r3, #0
 8005b92:	022b      	lsls	r3, r5, #8
 8005b94:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005b98:	0222      	lsls	r2, r4, #8
 8005b9a:	68f9      	ldr	r1, [r7, #12]
 8005b9c:	6849      	ldr	r1, [r1, #4]
 8005b9e:	0849      	lsrs	r1, r1, #1
 8005ba0:	2000      	movs	r0, #0
 8005ba2:	4688      	mov	r8, r1
 8005ba4:	4681      	mov	r9, r0
 8005ba6:	eb12 0a08 	adds.w	sl, r2, r8
 8005baa:	eb43 0b09 	adc.w	fp, r3, r9
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	603b      	str	r3, [r7, #0]
 8005bb6:	607a      	str	r2, [r7, #4]
 8005bb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bbc:	4650      	mov	r0, sl
 8005bbe:	4659      	mov	r1, fp
 8005bc0:	f7fa fb5e 	bl	8000280 <__aeabi_uldivmod>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	460b      	mov	r3, r1
 8005bc8:	4613      	mov	r3, r2
 8005bca:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bd2:	d308      	bcc.n	8005be6 <UART_SetConfig+0x3de>
 8005bd4:	69bb      	ldr	r3, [r7, #24]
 8005bd6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005bda:	d204      	bcs.n	8005be6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	69ba      	ldr	r2, [r7, #24]
 8005be2:	60da      	str	r2, [r3, #12]
 8005be4:	e0b6      	b.n	8005d54 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
 8005be8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005bec:	e0b2      	b.n	8005d54 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	69db      	ldr	r3, [r3, #28]
 8005bf2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bf6:	d15e      	bne.n	8005cb6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005bf8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005bfc:	2b08      	cmp	r3, #8
 8005bfe:	d828      	bhi.n	8005c52 <UART_SetConfig+0x44a>
 8005c00:	a201      	add	r2, pc, #4	@ (adr r2, 8005c08 <UART_SetConfig+0x400>)
 8005c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c06:	bf00      	nop
 8005c08:	08005c2d 	.word	0x08005c2d
 8005c0c:	08005c35 	.word	0x08005c35
 8005c10:	08005c3d 	.word	0x08005c3d
 8005c14:	08005c53 	.word	0x08005c53
 8005c18:	08005c43 	.word	0x08005c43
 8005c1c:	08005c53 	.word	0x08005c53
 8005c20:	08005c53 	.word	0x08005c53
 8005c24:	08005c53 	.word	0x08005c53
 8005c28:	08005c4b 	.word	0x08005c4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c2c:	f7fd ff84 	bl	8003b38 <HAL_RCC_GetPCLK1Freq>
 8005c30:	61f8      	str	r0, [r7, #28]
        break;
 8005c32:	e014      	b.n	8005c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c34:	f7fd ff96 	bl	8003b64 <HAL_RCC_GetPCLK2Freq>
 8005c38:	61f8      	str	r0, [r7, #28]
        break;
 8005c3a:	e010      	b.n	8005c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c3c:	4b4d      	ldr	r3, [pc, #308]	@ (8005d74 <UART_SetConfig+0x56c>)
 8005c3e:	61fb      	str	r3, [r7, #28]
        break;
 8005c40:	e00d      	b.n	8005c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c42:	f7fd fee1 	bl	8003a08 <HAL_RCC_GetSysClockFreq>
 8005c46:	61f8      	str	r0, [r7, #28]
        break;
 8005c48:	e009      	b.n	8005c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c4e:	61fb      	str	r3, [r7, #28]
        break;
 8005c50:	e005      	b.n	8005c5e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005c52:	2300      	movs	r3, #0
 8005c54:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005c5c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005c5e:	69fb      	ldr	r3, [r7, #28]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d077      	beq.n	8005d54 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	005a      	lsls	r2, r3, #1
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	085b      	lsrs	r3, r3, #1
 8005c6e:	441a      	add	r2, r3
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c78:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	2b0f      	cmp	r3, #15
 8005c7e:	d916      	bls.n	8005cae <UART_SetConfig+0x4a6>
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c86:	d212      	bcs.n	8005cae <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	f023 030f 	bic.w	r3, r3, #15
 8005c90:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c92:	69bb      	ldr	r3, [r7, #24]
 8005c94:	085b      	lsrs	r3, r3, #1
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	f003 0307 	and.w	r3, r3, #7
 8005c9c:	b29a      	uxth	r2, r3
 8005c9e:	8afb      	ldrh	r3, [r7, #22]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	8afa      	ldrh	r2, [r7, #22]
 8005caa:	60da      	str	r2, [r3, #12]
 8005cac:	e052      	b.n	8005d54 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005cb4:	e04e      	b.n	8005d54 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005cb6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005cba:	2b08      	cmp	r3, #8
 8005cbc:	d827      	bhi.n	8005d0e <UART_SetConfig+0x506>
 8005cbe:	a201      	add	r2, pc, #4	@ (adr r2, 8005cc4 <UART_SetConfig+0x4bc>)
 8005cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc4:	08005ce9 	.word	0x08005ce9
 8005cc8:	08005cf1 	.word	0x08005cf1
 8005ccc:	08005cf9 	.word	0x08005cf9
 8005cd0:	08005d0f 	.word	0x08005d0f
 8005cd4:	08005cff 	.word	0x08005cff
 8005cd8:	08005d0f 	.word	0x08005d0f
 8005cdc:	08005d0f 	.word	0x08005d0f
 8005ce0:	08005d0f 	.word	0x08005d0f
 8005ce4:	08005d07 	.word	0x08005d07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ce8:	f7fd ff26 	bl	8003b38 <HAL_RCC_GetPCLK1Freq>
 8005cec:	61f8      	str	r0, [r7, #28]
        break;
 8005cee:	e014      	b.n	8005d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cf0:	f7fd ff38 	bl	8003b64 <HAL_RCC_GetPCLK2Freq>
 8005cf4:	61f8      	str	r0, [r7, #28]
        break;
 8005cf6:	e010      	b.n	8005d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005cf8:	4b1e      	ldr	r3, [pc, #120]	@ (8005d74 <UART_SetConfig+0x56c>)
 8005cfa:	61fb      	str	r3, [r7, #28]
        break;
 8005cfc:	e00d      	b.n	8005d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cfe:	f7fd fe83 	bl	8003a08 <HAL_RCC_GetSysClockFreq>
 8005d02:	61f8      	str	r0, [r7, #28]
        break;
 8005d04:	e009      	b.n	8005d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d0a:	61fb      	str	r3, [r7, #28]
        break;
 8005d0c:	e005      	b.n	8005d1a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005d18:	bf00      	nop
    }

    if (pclk != 0U)
 8005d1a:	69fb      	ldr	r3, [r7, #28]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d019      	beq.n	8005d54 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	085a      	lsrs	r2, r3, #1
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	441a      	add	r2, r3
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d32:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	2b0f      	cmp	r3, #15
 8005d38:	d909      	bls.n	8005d4e <UART_SetConfig+0x546>
 8005d3a:	69bb      	ldr	r3, [r7, #24]
 8005d3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d40:	d205      	bcs.n	8005d4e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005d42:	69bb      	ldr	r3, [r7, #24]
 8005d44:	b29a      	uxth	r2, r3
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	60da      	str	r2, [r3, #12]
 8005d4c:	e002      	b.n	8005d54 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2200      	movs	r2, #0
 8005d58:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005d60:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3728      	adds	r7, #40	@ 0x28
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d6e:	bf00      	nop
 8005d70:	40008000 	.word	0x40008000
 8005d74:	00f42400 	.word	0x00f42400

08005d78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d84:	f003 0308 	and.w	r3, r3, #8
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d00a      	beq.n	8005da2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	430a      	orrs	r2, r1
 8005da0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da6:	f003 0301 	and.w	r3, r3, #1
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00a      	beq.n	8005dc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	430a      	orrs	r2, r1
 8005dc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc8:	f003 0302 	and.w	r3, r3, #2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d00a      	beq.n	8005de6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	430a      	orrs	r2, r1
 8005de4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dea:	f003 0304 	and.w	r3, r3, #4
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00a      	beq.n	8005e08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	430a      	orrs	r2, r1
 8005e06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e0c:	f003 0310 	and.w	r3, r3, #16
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d00a      	beq.n	8005e2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	430a      	orrs	r2, r1
 8005e28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2e:	f003 0320 	and.w	r3, r3, #32
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d00a      	beq.n	8005e4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	430a      	orrs	r2, r1
 8005e4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d01a      	beq.n	8005e8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	430a      	orrs	r2, r1
 8005e6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e76:	d10a      	bne.n	8005e8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	430a      	orrs	r2, r1
 8005e8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00a      	beq.n	8005eb0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	430a      	orrs	r2, r1
 8005eae:	605a      	str	r2, [r3, #4]
  }
}
 8005eb0:	bf00      	nop
 8005eb2:	370c      	adds	r7, #12
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b098      	sub	sp, #96	@ 0x60
 8005ec0:	af02      	add	r7, sp, #8
 8005ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005ecc:	f7fc fb06 	bl	80024dc <HAL_GetTick>
 8005ed0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0308 	and.w	r3, r3, #8
 8005edc:	2b08      	cmp	r3, #8
 8005ede:	d12e      	bne.n	8005f3e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ee0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ee4:	9300      	str	r3, [sp, #0]
 8005ee6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f000 f88c 	bl	800600c <UART_WaitOnFlagUntilTimeout>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d021      	beq.n	8005f3e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f02:	e853 3f00 	ldrex	r3, [r3]
 8005f06:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	461a      	mov	r2, r3
 8005f16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f18:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f1a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f20:	e841 2300 	strex	r3, r2, [r1]
 8005f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d1e6      	bne.n	8005efa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2220      	movs	r2, #32
 8005f30:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	e062      	b.n	8006004 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f003 0304 	and.w	r3, r3, #4
 8005f48:	2b04      	cmp	r3, #4
 8005f4a:	d149      	bne.n	8005fe0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f4c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005f50:	9300      	str	r3, [sp, #0]
 8005f52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f54:	2200      	movs	r2, #0
 8005f56:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 f856 	bl	800600c <UART_WaitOnFlagUntilTimeout>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d03c      	beq.n	8005fe0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6e:	e853 3f00 	ldrex	r3, [r3]
 8005f72:	623b      	str	r3, [r7, #32]
   return(result);
 8005f74:	6a3b      	ldr	r3, [r7, #32]
 8005f76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	461a      	mov	r2, r3
 8005f82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f84:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f86:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f8c:	e841 2300 	strex	r3, r2, [r1]
 8005f90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1e6      	bne.n	8005f66 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	3308      	adds	r3, #8
 8005f9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	e853 3f00 	ldrex	r3, [r3]
 8005fa6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f023 0301 	bic.w	r3, r3, #1
 8005fae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	3308      	adds	r3, #8
 8005fb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005fb8:	61fa      	str	r2, [r7, #28]
 8005fba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fbc:	69b9      	ldr	r1, [r7, #24]
 8005fbe:	69fa      	ldr	r2, [r7, #28]
 8005fc0:	e841 2300 	strex	r3, r2, [r1]
 8005fc4:	617b      	str	r3, [r7, #20]
   return(result);
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d1e5      	bne.n	8005f98 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2220      	movs	r2, #32
 8005fd0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fdc:	2303      	movs	r3, #3
 8005fde:	e011      	b.n	8006004 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2220      	movs	r2, #32
 8005fe4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2220      	movs	r2, #32
 8005fea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006002:	2300      	movs	r3, #0
}
 8006004:	4618      	mov	r0, r3
 8006006:	3758      	adds	r7, #88	@ 0x58
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	603b      	str	r3, [r7, #0]
 8006018:	4613      	mov	r3, r2
 800601a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800601c:	e04f      	b.n	80060be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800601e:	69bb      	ldr	r3, [r7, #24]
 8006020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006024:	d04b      	beq.n	80060be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006026:	f7fc fa59 	bl	80024dc <HAL_GetTick>
 800602a:	4602      	mov	r2, r0
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	1ad3      	subs	r3, r2, r3
 8006030:	69ba      	ldr	r2, [r7, #24]
 8006032:	429a      	cmp	r2, r3
 8006034:	d302      	bcc.n	800603c <UART_WaitOnFlagUntilTimeout+0x30>
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d101      	bne.n	8006040 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800603c:	2303      	movs	r3, #3
 800603e:	e04e      	b.n	80060de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 0304 	and.w	r3, r3, #4
 800604a:	2b00      	cmp	r3, #0
 800604c:	d037      	beq.n	80060be <UART_WaitOnFlagUntilTimeout+0xb2>
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	2b80      	cmp	r3, #128	@ 0x80
 8006052:	d034      	beq.n	80060be <UART_WaitOnFlagUntilTimeout+0xb2>
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	2b40      	cmp	r3, #64	@ 0x40
 8006058:	d031      	beq.n	80060be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	69db      	ldr	r3, [r3, #28]
 8006060:	f003 0308 	and.w	r3, r3, #8
 8006064:	2b08      	cmp	r3, #8
 8006066:	d110      	bne.n	800608a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2208      	movs	r2, #8
 800606e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006070:	68f8      	ldr	r0, [r7, #12]
 8006072:	f000 f8ff 	bl	8006274 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2208      	movs	r2, #8
 800607a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2200      	movs	r2, #0
 8006082:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e029      	b.n	80060de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	69db      	ldr	r3, [r3, #28]
 8006090:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006094:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006098:	d111      	bne.n	80060be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80060a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80060a4:	68f8      	ldr	r0, [r7, #12]
 80060a6:	f000 f8e5 	bl	8006274 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2220      	movs	r2, #32
 80060ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e00f      	b.n	80060de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	69da      	ldr	r2, [r3, #28]
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	4013      	ands	r3, r2
 80060c8:	68ba      	ldr	r2, [r7, #8]
 80060ca:	429a      	cmp	r2, r3
 80060cc:	bf0c      	ite	eq
 80060ce:	2301      	moveq	r3, #1
 80060d0:	2300      	movne	r3, #0
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	461a      	mov	r2, r3
 80060d6:	79fb      	ldrb	r3, [r7, #7]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d0a0      	beq.n	800601e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060dc:	2300      	movs	r3, #0
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3710      	adds	r7, #16
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}
	...

080060e8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b097      	sub	sp, #92	@ 0x5c
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	60b9      	str	r1, [r7, #8]
 80060f2:	4613      	mov	r3, r2
 80060f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	68ba      	ldr	r2, [r7, #8]
 80060fa:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	88fa      	ldrh	r2, [r7, #6]
 8006100:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	88fa      	ldrh	r2, [r7, #6]
 8006108:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2200      	movs	r2, #0
 8006110:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800611a:	d10e      	bne.n	800613a <UART_Start_Receive_IT+0x52>
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	691b      	ldr	r3, [r3, #16]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d105      	bne.n	8006130 <UART_Start_Receive_IT+0x48>
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800612a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800612e:	e02d      	b.n	800618c <UART_Start_Receive_IT+0xa4>
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	22ff      	movs	r2, #255	@ 0xff
 8006134:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006138:	e028      	b.n	800618c <UART_Start_Receive_IT+0xa4>
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d10d      	bne.n	800615e <UART_Start_Receive_IT+0x76>
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d104      	bne.n	8006154 <UART_Start_Receive_IT+0x6c>
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	22ff      	movs	r2, #255	@ 0xff
 800614e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006152:	e01b      	b.n	800618c <UART_Start_Receive_IT+0xa4>
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	227f      	movs	r2, #127	@ 0x7f
 8006158:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800615c:	e016      	b.n	800618c <UART_Start_Receive_IT+0xa4>
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006166:	d10d      	bne.n	8006184 <UART_Start_Receive_IT+0x9c>
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	691b      	ldr	r3, [r3, #16]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d104      	bne.n	800617a <UART_Start_Receive_IT+0x92>
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	227f      	movs	r2, #127	@ 0x7f
 8006174:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006178:	e008      	b.n	800618c <UART_Start_Receive_IT+0xa4>
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	223f      	movs	r2, #63	@ 0x3f
 800617e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006182:	e003      	b.n	800618c <UART_Start_Receive_IT+0xa4>
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	2200      	movs	r2, #0
 8006188:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	2200      	movs	r2, #0
 8006190:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2222      	movs	r2, #34	@ 0x22
 8006198:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	3308      	adds	r3, #8
 80061a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061a6:	e853 3f00 	ldrex	r3, [r3]
 80061aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80061ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061ae:	f043 0301 	orr.w	r3, r3, #1
 80061b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	3308      	adds	r3, #8
 80061ba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80061bc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80061be:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80061c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061c4:	e841 2300 	strex	r3, r2, [r1]
 80061c8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80061ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1e5      	bne.n	800619c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061d8:	d107      	bne.n	80061ea <UART_Start_Receive_IT+0x102>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d103      	bne.n	80061ea <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	4a21      	ldr	r2, [pc, #132]	@ (800626c <UART_Start_Receive_IT+0x184>)
 80061e6:	669a      	str	r2, [r3, #104]	@ 0x68
 80061e8:	e002      	b.n	80061f0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	4a20      	ldr	r2, [pc, #128]	@ (8006270 <UART_Start_Receive_IT+0x188>)
 80061ee:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	691b      	ldr	r3, [r3, #16]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d019      	beq.n	800622c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006200:	e853 3f00 	ldrex	r3, [r3]
 8006204:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006208:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800620c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	461a      	mov	r2, r3
 8006214:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006216:	637b      	str	r3, [r7, #52]	@ 0x34
 8006218:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800621a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800621c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800621e:	e841 2300 	strex	r3, r2, [r1]
 8006222:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006226:	2b00      	cmp	r3, #0
 8006228:	d1e6      	bne.n	80061f8 <UART_Start_Receive_IT+0x110>
 800622a:	e018      	b.n	800625e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	e853 3f00 	ldrex	r3, [r3]
 8006238:	613b      	str	r3, [r7, #16]
   return(result);
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	f043 0320 	orr.w	r3, r3, #32
 8006240:	653b      	str	r3, [r7, #80]	@ 0x50
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	461a      	mov	r2, r3
 8006248:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800624a:	623b      	str	r3, [r7, #32]
 800624c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800624e:	69f9      	ldr	r1, [r7, #28]
 8006250:	6a3a      	ldr	r2, [r7, #32]
 8006252:	e841 2300 	strex	r3, r2, [r1]
 8006256:	61bb      	str	r3, [r7, #24]
   return(result);
 8006258:	69bb      	ldr	r3, [r7, #24]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d1e6      	bne.n	800622c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800625e:	2300      	movs	r3, #0
}
 8006260:	4618      	mov	r0, r3
 8006262:	375c      	adds	r7, #92	@ 0x5c
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr
 800626c:	080066f1 	.word	0x080066f1
 8006270:	08006535 	.word	0x08006535

08006274 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006274:	b480      	push	{r7}
 8006276:	b095      	sub	sp, #84	@ 0x54
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006284:	e853 3f00 	ldrex	r3, [r3]
 8006288:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800628a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800628c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006290:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	461a      	mov	r2, r3
 8006298:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800629a:	643b      	str	r3, [r7, #64]	@ 0x40
 800629c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80062a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80062a2:	e841 2300 	strex	r3, r2, [r1]
 80062a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80062a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1e6      	bne.n	800627c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	3308      	adds	r3, #8
 80062b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b6:	6a3b      	ldr	r3, [r7, #32]
 80062b8:	e853 3f00 	ldrex	r3, [r3]
 80062bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80062be:	69fb      	ldr	r3, [r7, #28]
 80062c0:	f023 0301 	bic.w	r3, r3, #1
 80062c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	3308      	adds	r3, #8
 80062cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80062d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80062d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062d6:	e841 2300 	strex	r3, r2, [r1]
 80062da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80062dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d1e5      	bne.n	80062ae <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d118      	bne.n	800631c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	e853 3f00 	ldrex	r3, [r3]
 80062f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	f023 0310 	bic.w	r3, r3, #16
 80062fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	461a      	mov	r2, r3
 8006306:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006308:	61bb      	str	r3, [r7, #24]
 800630a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800630c:	6979      	ldr	r1, [r7, #20]
 800630e:	69ba      	ldr	r2, [r7, #24]
 8006310:	e841 2300 	strex	r3, r2, [r1]
 8006314:	613b      	str	r3, [r7, #16]
   return(result);
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d1e6      	bne.n	80062ea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2220      	movs	r2, #32
 8006320:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2200      	movs	r2, #0
 800632e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006330:	bf00      	nop
 8006332:	3754      	adds	r7, #84	@ 0x54
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr

0800633c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006348:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2200      	movs	r2, #0
 8006356:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800635a:	68f8      	ldr	r0, [r7, #12]
 800635c:	f7ff fa3e 	bl	80057dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006360:	bf00      	nop
 8006362:	3710      	adds	r7, #16
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}

08006368 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006368:	b480      	push	{r7}
 800636a:	b08f      	sub	sp, #60	@ 0x3c
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006374:	2b21      	cmp	r3, #33	@ 0x21
 8006376:	d14c      	bne.n	8006412 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800637e:	b29b      	uxth	r3, r3
 8006380:	2b00      	cmp	r3, #0
 8006382:	d132      	bne.n	80063ea <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800638a:	6a3b      	ldr	r3, [r7, #32]
 800638c:	e853 3f00 	ldrex	r3, [r3]
 8006390:	61fb      	str	r3, [r7, #28]
   return(result);
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006398:	637b      	str	r3, [r7, #52]	@ 0x34
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	461a      	mov	r2, r3
 80063a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063a4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063aa:	e841 2300 	strex	r3, r2, [r1]
 80063ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1e6      	bne.n	8006384 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	e853 3f00 	ldrex	r3, [r3]
 80063c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	461a      	mov	r2, r3
 80063d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d4:	61bb      	str	r3, [r7, #24]
 80063d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d8:	6979      	ldr	r1, [r7, #20]
 80063da:	69ba      	ldr	r2, [r7, #24]
 80063dc:	e841 2300 	strex	r3, r2, [r1]
 80063e0:	613b      	str	r3, [r7, #16]
   return(result);
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d1e6      	bne.n	80063b6 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80063e8:	e013      	b.n	8006412 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063ee:	781a      	ldrb	r2, [r3, #0]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063fa:	1c5a      	adds	r2, r3, #1
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006406:	b29b      	uxth	r3, r3
 8006408:	3b01      	subs	r3, #1
 800640a:	b29a      	uxth	r2, r3
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8006412:	bf00      	nop
 8006414:	373c      	adds	r7, #60	@ 0x3c
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr

0800641e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800641e:	b480      	push	{r7}
 8006420:	b091      	sub	sp, #68	@ 0x44
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800642a:	2b21      	cmp	r3, #33	@ 0x21
 800642c:	d151      	bne.n	80064d2 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006434:	b29b      	uxth	r3, r3
 8006436:	2b00      	cmp	r3, #0
 8006438:	d132      	bne.n	80064a0 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006442:	e853 3f00 	ldrex	r3, [r3]
 8006446:	623b      	str	r3, [r7, #32]
   return(result);
 8006448:	6a3b      	ldr	r3, [r7, #32]
 800644a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800644e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	461a      	mov	r2, r3
 8006456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006458:	633b      	str	r3, [r7, #48]	@ 0x30
 800645a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800645c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800645e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006460:	e841 2300 	strex	r3, r2, [r1]
 8006464:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006468:	2b00      	cmp	r3, #0
 800646a:	d1e6      	bne.n	800643a <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	e853 3f00 	ldrex	r3, [r3]
 8006478:	60fb      	str	r3, [r7, #12]
   return(result);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006480:	637b      	str	r3, [r7, #52]	@ 0x34
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	461a      	mov	r2, r3
 8006488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800648a:	61fb      	str	r3, [r7, #28]
 800648c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648e:	69b9      	ldr	r1, [r7, #24]
 8006490:	69fa      	ldr	r2, [r7, #28]
 8006492:	e841 2300 	strex	r3, r2, [r1]
 8006496:	617b      	str	r3, [r7, #20]
   return(result);
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d1e6      	bne.n	800646c <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800649e:	e018      	b.n	80064d2 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80064a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064a8:	881a      	ldrh	r2, [r3, #0]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064b2:	b292      	uxth	r2, r2
 80064b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064ba:	1c9a      	adds	r2, r3, #2
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80064c6:	b29b      	uxth	r3, r3
 80064c8:	3b01      	subs	r3, #1
 80064ca:	b29a      	uxth	r2, r3
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 80064d2:	bf00      	nop
 80064d4:	3744      	adds	r7, #68	@ 0x44
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr

080064de <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064de:	b580      	push	{r7, lr}
 80064e0:	b088      	sub	sp, #32
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	e853 3f00 	ldrex	r3, [r3]
 80064f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064fa:	61fb      	str	r3, [r7, #28]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	461a      	mov	r2, r3
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	61bb      	str	r3, [r7, #24]
 8006506:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006508:	6979      	ldr	r1, [r7, #20]
 800650a:	69ba      	ldr	r2, [r7, #24]
 800650c:	e841 2300 	strex	r3, r2, [r1]
 8006510:	613b      	str	r3, [r7, #16]
   return(result);
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d1e6      	bne.n	80064e6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2220      	movs	r2, #32
 800651c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f7fb fe3f 	bl	80021a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800652a:	bf00      	nop
 800652c:	3720      	adds	r7, #32
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
	...

08006534 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b09c      	sub	sp, #112	@ 0x70
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006542:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800654c:	2b22      	cmp	r3, #34	@ 0x22
 800654e:	f040 80be 	bne.w	80066ce <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006558:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800655c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006560:	b2d9      	uxtb	r1, r3
 8006562:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006566:	b2da      	uxtb	r2, r3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800656c:	400a      	ands	r2, r1
 800656e:	b2d2      	uxtb	r2, r2
 8006570:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006576:	1c5a      	adds	r2, r3, #1
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006582:	b29b      	uxth	r3, r3
 8006584:	3b01      	subs	r3, #1
 8006586:	b29a      	uxth	r2, r3
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006594:	b29b      	uxth	r3, r3
 8006596:	2b00      	cmp	r3, #0
 8006598:	f040 80a3 	bne.w	80066e2 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065a4:	e853 3f00 	ldrex	r3, [r3]
 80065a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80065aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	461a      	mov	r2, r3
 80065b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80065ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80065bc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80065c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80065c2:	e841 2300 	strex	r3, r2, [r1]
 80065c6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80065c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d1e6      	bne.n	800659c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	3308      	adds	r3, #8
 80065d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d8:	e853 3f00 	ldrex	r3, [r3]
 80065dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80065de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065e0:	f023 0301 	bic.w	r3, r3, #1
 80065e4:	667b      	str	r3, [r7, #100]	@ 0x64
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	3308      	adds	r3, #8
 80065ec:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80065ee:	647a      	str	r2, [r7, #68]	@ 0x44
 80065f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065f6:	e841 2300 	strex	r3, r2, [r1]
 80065fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80065fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1e5      	bne.n	80065ce <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2220      	movs	r2, #32
 8006606:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a34      	ldr	r2, [pc, #208]	@ (80066ec <UART_RxISR_8BIT+0x1b8>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d01f      	beq.n	8006660 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800662a:	2b00      	cmp	r3, #0
 800662c:	d018      	beq.n	8006660 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006636:	e853 3f00 	ldrex	r3, [r3]
 800663a:	623b      	str	r3, [r7, #32]
   return(result);
 800663c:	6a3b      	ldr	r3, [r7, #32]
 800663e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006642:	663b      	str	r3, [r7, #96]	@ 0x60
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	461a      	mov	r2, r3
 800664a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800664c:	633b      	str	r3, [r7, #48]	@ 0x30
 800664e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006650:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006652:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006654:	e841 2300 	strex	r3, r2, [r1]
 8006658:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800665a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800665c:	2b00      	cmp	r3, #0
 800665e:	d1e6      	bne.n	800662e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006664:	2b01      	cmp	r3, #1
 8006666:	d12e      	bne.n	80066c6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	e853 3f00 	ldrex	r3, [r3]
 800667a:	60fb      	str	r3, [r7, #12]
   return(result);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f023 0310 	bic.w	r3, r3, #16
 8006682:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	461a      	mov	r2, r3
 800668a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800668c:	61fb      	str	r3, [r7, #28]
 800668e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006690:	69b9      	ldr	r1, [r7, #24]
 8006692:	69fa      	ldr	r2, [r7, #28]
 8006694:	e841 2300 	strex	r3, r2, [r1]
 8006698:	617b      	str	r3, [r7, #20]
   return(result);
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d1e6      	bne.n	800666e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	69db      	ldr	r3, [r3, #28]
 80066a6:	f003 0310 	and.w	r3, r3, #16
 80066aa:	2b10      	cmp	r3, #16
 80066ac:	d103      	bne.n	80066b6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	2210      	movs	r2, #16
 80066b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80066bc:	4619      	mov	r1, r3
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f7ff f896 	bl	80057f0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80066c4:	e00d      	b.n	80066e2 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f7fb fda2 	bl	8002210 <HAL_UART_RxCpltCallback>
}
 80066cc:	e009      	b.n	80066e2 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	8b1b      	ldrh	r3, [r3, #24]
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f042 0208 	orr.w	r2, r2, #8
 80066de:	b292      	uxth	r2, r2
 80066e0:	831a      	strh	r2, [r3, #24]
}
 80066e2:	bf00      	nop
 80066e4:	3770      	adds	r7, #112	@ 0x70
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	40008000 	.word	0x40008000

080066f0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b09c      	sub	sp, #112	@ 0x70
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80066fe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006708:	2b22      	cmp	r3, #34	@ 0x22
 800670a:	f040 80be 	bne.w	800688a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006714:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800671c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800671e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006722:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006726:	4013      	ands	r3, r2
 8006728:	b29a      	uxth	r2, r3
 800672a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800672c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006732:	1c9a      	adds	r2, r3, #2
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800673e:	b29b      	uxth	r3, r3
 8006740:	3b01      	subs	r3, #1
 8006742:	b29a      	uxth	r2, r3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006750:	b29b      	uxth	r3, r3
 8006752:	2b00      	cmp	r3, #0
 8006754:	f040 80a3 	bne.w	800689e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800675e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006760:	e853 3f00 	ldrex	r3, [r3]
 8006764:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006766:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006768:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800676c:	667b      	str	r3, [r7, #100]	@ 0x64
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	461a      	mov	r2, r3
 8006774:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006776:	657b      	str	r3, [r7, #84]	@ 0x54
 8006778:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800677c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800677e:	e841 2300 	strex	r3, r2, [r1]
 8006782:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006784:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006786:	2b00      	cmp	r3, #0
 8006788:	d1e6      	bne.n	8006758 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	3308      	adds	r3, #8
 8006790:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006794:	e853 3f00 	ldrex	r3, [r3]
 8006798:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800679a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800679c:	f023 0301 	bic.w	r3, r3, #1
 80067a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	3308      	adds	r3, #8
 80067a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80067aa:	643a      	str	r2, [r7, #64]	@ 0x40
 80067ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80067b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80067b2:	e841 2300 	strex	r3, r2, [r1]
 80067b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80067b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d1e5      	bne.n	800678a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2220      	movs	r2, #32
 80067c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2200      	movs	r2, #0
 80067d0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a34      	ldr	r2, [pc, #208]	@ (80068a8 <UART_RxISR_16BIT+0x1b8>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d01f      	beq.n	800681c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d018      	beq.n	800681c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f0:	6a3b      	ldr	r3, [r7, #32]
 80067f2:	e853 3f00 	ldrex	r3, [r3]
 80067f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80067fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	461a      	mov	r2, r3
 8006806:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006808:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800680a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800680c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800680e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006810:	e841 2300 	strex	r3, r2, [r1]
 8006814:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006818:	2b00      	cmp	r3, #0
 800681a:	d1e6      	bne.n	80067ea <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006820:	2b01      	cmp	r3, #1
 8006822:	d12e      	bne.n	8006882 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	e853 3f00 	ldrex	r3, [r3]
 8006836:	60bb      	str	r3, [r7, #8]
   return(result);
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	f023 0310 	bic.w	r3, r3, #16
 800683e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	461a      	mov	r2, r3
 8006846:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006848:	61bb      	str	r3, [r7, #24]
 800684a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800684c:	6979      	ldr	r1, [r7, #20]
 800684e:	69ba      	ldr	r2, [r7, #24]
 8006850:	e841 2300 	strex	r3, r2, [r1]
 8006854:	613b      	str	r3, [r7, #16]
   return(result);
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d1e6      	bne.n	800682a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	69db      	ldr	r3, [r3, #28]
 8006862:	f003 0310 	and.w	r3, r3, #16
 8006866:	2b10      	cmp	r3, #16
 8006868:	d103      	bne.n	8006872 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	2210      	movs	r2, #16
 8006870:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006878:	4619      	mov	r1, r3
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f7fe ffb8 	bl	80057f0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006880:	e00d      	b.n	800689e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f7fb fcc4 	bl	8002210 <HAL_UART_RxCpltCallback>
}
 8006888:	e009      	b.n	800689e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	8b1b      	ldrh	r3, [r3, #24]
 8006890:	b29a      	uxth	r2, r3
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f042 0208 	orr.w	r2, r2, #8
 800689a:	b292      	uxth	r2, r2
 800689c:	831a      	strh	r2, [r3, #24]
}
 800689e:	bf00      	nop
 80068a0:	3770      	adds	r7, #112	@ 0x70
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	40008000 	.word	0x40008000

080068ac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b083      	sub	sp, #12
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80068b4:	bf00      	nop
 80068b6:	370c      	adds	r7, #12
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr

080068c0 <bitmap_init>:
    return bitmap->width * (bitmap->depth / 8) * bitmap->height;
};

/* Initialise bitmap with given buffer. */
void bitmap_init(bitmap_t *bitmap, uint8_t *buffer)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
 80068c8:	6039      	str	r1, [r7, #0]
    bitmap->pitch = bitmap->width * (bitmap->depth / 8);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	881b      	ldrh	r3, [r3, #0]
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	7992      	ldrb	r2, [r2, #6]
 80068d2:	08d2      	lsrs	r2, r2, #3
 80068d4:	b2d2      	uxtb	r2, r2
 80068d6:	fb13 f302 	smulbb	r3, r3, r2
 80068da:	b29a      	uxth	r2, r3
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	809a      	strh	r2, [r3, #4]
    bitmap->size = bitmap->pitch * bitmap->height;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	889b      	ldrh	r3, [r3, #4]
 80068e4:	461a      	mov	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	885b      	ldrh	r3, [r3, #2]
 80068ea:	fb02 f303 	mul.w	r3, r2, r3
 80068ee:	461a      	mov	r2, r3
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	609a      	str	r2, [r3, #8]
    bitmap->buffer = buffer;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	683a      	ldr	r2, [r7, #0]
 80068f8:	60da      	str	r2, [r3, #12]
}
 80068fa:	bf00      	nop
 80068fc:	370c      	adds	r7, #12
 80068fe:	46bd      	mov	sp, r7
 8006900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006904:	4770      	bx	lr

08006906 <code>:
static const uint8_t RIGHT = 0b0010;
static const uint8_t BOTTOM = 0b0100;
static const uint8_t TOP = 0b1000;

static uint8_t code(int16_t x0, int16_t y0, window_t window)
{
 8006906:	b490      	push	{r4, r7}
 8006908:	b086      	sub	sp, #24
 800690a:	af00      	add	r7, sp, #0
 800690c:	4604      	mov	r4, r0
 800690e:	4608      	mov	r0, r1
 8006910:	1d39      	adds	r1, r7, #4
 8006912:	e881 000c 	stmia.w	r1, {r2, r3}
 8006916:	4623      	mov	r3, r4
 8006918:	81fb      	strh	r3, [r7, #14]
 800691a:	4603      	mov	r3, r0
 800691c:	81bb      	strh	r3, [r7, #12]
    uint8_t code = INSIDE;
 800691e:	2300      	movs	r3, #0
 8006920:	75fb      	strb	r3, [r7, #23]

    if (x0 < window.x0) {
 8006922:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006926:	88ba      	ldrh	r2, [r7, #4]
 8006928:	4293      	cmp	r3, r2
 800692a:	da04      	bge.n	8006936 <code+0x30>
        code |= LEFT;
 800692c:	2201      	movs	r2, #1
 800692e:	7dfb      	ldrb	r3, [r7, #23]
 8006930:	4313      	orrs	r3, r2
 8006932:	75fb      	strb	r3, [r7, #23]
 8006934:	e008      	b.n	8006948 <code+0x42>
    } else if (x0 > window.x1) {
 8006936:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800693a:	893a      	ldrh	r2, [r7, #8]
 800693c:	4293      	cmp	r3, r2
 800693e:	dd03      	ble.n	8006948 <code+0x42>
        code |= RIGHT;
 8006940:	2202      	movs	r2, #2
 8006942:	7dfb      	ldrb	r3, [r7, #23]
 8006944:	4313      	orrs	r3, r2
 8006946:	75fb      	strb	r3, [r7, #23]
    } if (y0 < window.y0) {
 8006948:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800694c:	88fa      	ldrh	r2, [r7, #6]
 800694e:	4293      	cmp	r3, r2
 8006950:	da04      	bge.n	800695c <code+0x56>
        code |= BOTTOM;
 8006952:	2204      	movs	r2, #4
 8006954:	7dfb      	ldrb	r3, [r7, #23]
 8006956:	4313      	orrs	r3, r2
 8006958:	75fb      	strb	r3, [r7, #23]
 800695a:	e008      	b.n	800696e <code+0x68>
    } else if (y0 > window.y1) {
 800695c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006960:	897a      	ldrh	r2, [r7, #10]
 8006962:	4293      	cmp	r3, r2
 8006964:	dd03      	ble.n	800696e <code+0x68>
        code |= TOP;
 8006966:	2208      	movs	r2, #8
 8006968:	7dfb      	ldrb	r3, [r7, #23]
 800696a:	4313      	orrs	r3, r2
 800696c:	75fb      	strb	r3, [r7, #23]
    }

    return code;
 800696e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006970:	4618      	mov	r0, r3
 8006972:	3718      	adds	r7, #24
 8006974:	46bd      	mov	sp, r7
 8006976:	bc90      	pop	{r4, r7}
 8006978:	4770      	bx	lr

0800697a <clip_line>:

bool clip_line(int16_t *x0, int16_t *y0, int16_t *x1, int16_t *y1, window_t window)
{
 800697a:	b580      	push	{r7, lr}
 800697c:	b088      	sub	sp, #32
 800697e:	af00      	add	r7, sp, #0
 8006980:	60f8      	str	r0, [r7, #12]
 8006982:	60b9      	str	r1, [r7, #8]
 8006984:	607a      	str	r2, [r7, #4]
 8006986:	603b      	str	r3, [r7, #0]
    uint8_t code0 = code(*x0, *y0, window);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f9b3 0000 	ldrsh.w	r0, [r3]
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006994:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006998:	cb0c      	ldmia	r3, {r2, r3}
 800699a:	f7ff ffb4 	bl	8006906 <code>
 800699e:	4603      	mov	r3, r0
 80069a0:	77fb      	strb	r3, [r7, #31]
    uint8_t code1 = code(*x1, *y1, window);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	f9b3 0000 	ldrsh.w	r0, [r3]
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	f9b3 1000 	ldrsh.w	r1, [r3]
 80069ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80069b2:	cb0c      	ldmia	r3, {r2, r3}
 80069b4:	f7ff ffa7 	bl	8006906 <code>
 80069b8:	4603      	mov	r3, r0
 80069ba:	77bb      	strb	r3, [r7, #30]

    bool accept = false;
 80069bc:	2300      	movs	r3, #0
 80069be:	777b      	strb	r3, [r7, #29]

    while (true) {
        if (!(code0 | code1)) {
 80069c0:	7ffa      	ldrb	r2, [r7, #31]
 80069c2:	7fbb      	ldrb	r3, [r7, #30]
 80069c4:	4313      	orrs	r3, r2
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d102      	bne.n	80069d2 <clip_line+0x58>
            /* Both endpoints inside clipping window, trivial accept. */
            accept = true;
 80069cc:	2301      	movs	r3, #1
 80069ce:	777b      	strb	r3, [r7, #29]
            break;
 80069d0:	e0e9      	b.n	8006ba6 <clip_line+0x22c>
        } else if (code0 & code1) {
 80069d2:	7ffa      	ldrb	r2, [r7, #31]
 80069d4:	7fbb      	ldrb	r3, [r7, #30]
 80069d6:	4013      	ands	r3, r2
 80069d8:	b2db      	uxtb	r3, r3
 80069da:	2b00      	cmp	r3, #0
 80069dc:	f040 80e2 	bne.w	8006ba4 <clip_line+0x22a>
            /* Both endpoints outside clipping window, trivial reject. */
            break;
        } else {
            /* Part of line inside clipping window, nontrivial situation. */

            int16_t x = 0;
 80069e0:	2300      	movs	r3, #0
 80069e2:	837b      	strh	r3, [r7, #26]
            int16_t y = 0;
 80069e4:	2300      	movs	r3, #0
 80069e6:	833b      	strh	r3, [r7, #24]
            uint8_t code3 = code0 ? code0 : code1;
 80069e8:	7ffb      	ldrb	r3, [r7, #31]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d001      	beq.n	80069f2 <clip_line+0x78>
 80069ee:	7ffb      	ldrb	r3, [r7, #31]
 80069f0:	e000      	b.n	80069f4 <clip_line+0x7a>
 80069f2:	7fbb      	ldrb	r3, [r7, #30]
 80069f4:	75fb      	strb	r3, [r7, #23]

            /* Find intersection point. */
            /* slope = (y1 - y0) / (x1 - x0) */
            /* x = x0 + (1 / slope) * (ym - y0), where ym is ymin or ymax */
            /* y = y0 + slope * (xm - x0), where xm is xmin or xmax */
            if (code3 & TOP) {
 80069f6:	2208      	movs	r2, #8
 80069f8:	7dfb      	ldrb	r3, [r7, #23]
 80069fa:	4013      	ands	r3, r2
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d024      	beq.n	8006a4c <clip_line+0xd2>
                x = *x0 + (*x1 - *x0) * (window.y1 - *y0) / (*y1 - *y0);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a08:	b29a      	uxth	r2, r3
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a10:	4619      	mov	r1, r3
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a18:	1acb      	subs	r3, r1, r3
 8006a1a:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8006a1c:	4608      	mov	r0, r1
 8006a1e:	68b9      	ldr	r1, [r7, #8]
 8006a20:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006a24:	1a41      	subs	r1, r0, r1
 8006a26:	fb03 f101 	mul.w	r1, r3, r1
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a30:	4618      	mov	r0, r3
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a38:	1ac3      	subs	r3, r0, r3
 8006a3a:	fb91 f3f3 	sdiv	r3, r1, r3
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	4413      	add	r3, r2
 8006a42:	b29b      	uxth	r3, r3
 8006a44:	837b      	strh	r3, [r7, #26]
                y = window.y1;
 8006a46:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006a48:	833b      	strh	r3, [r7, #24]
 8006a4a:	e07f      	b.n	8006b4c <clip_line+0x1d2>
            } else if (code3 & BOTTOM) {
 8006a4c:	2204      	movs	r2, #4
 8006a4e:	7dfb      	ldrb	r3, [r7, #23]
 8006a50:	4013      	ands	r3, r2
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d024      	beq.n	8006aa2 <clip_line+0x128>
                x = *x0 + (*x1 - *x0) * (window.y0 - *y0) / (*y1 - *y0);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a5e:	b29a      	uxth	r2, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a66:	4619      	mov	r1, r3
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a6e:	1acb      	subs	r3, r1, r3
 8006a70:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006a72:	4608      	mov	r0, r1
 8006a74:	68b9      	ldr	r1, [r7, #8]
 8006a76:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006a7a:	1a41      	subs	r1, r0, r1
 8006a7c:	fb03 f101 	mul.w	r1, r3, r1
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a86:	4618      	mov	r0, r3
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a8e:	1ac3      	subs	r3, r0, r3
 8006a90:	fb91 f3f3 	sdiv	r3, r1, r3
 8006a94:	b29b      	uxth	r3, r3
 8006a96:	4413      	add	r3, r2
 8006a98:	b29b      	uxth	r3, r3
 8006a9a:	837b      	strh	r3, [r7, #26]
                y = window.y0;
 8006a9c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006a9e:	833b      	strh	r3, [r7, #24]
 8006aa0:	e054      	b.n	8006b4c <clip_line+0x1d2>
            } else if (code3 & RIGHT) {
 8006aa2:	2202      	movs	r2, #2
 8006aa4:	7dfb      	ldrb	r3, [r7, #23]
 8006aa6:	4013      	ands	r3, r2
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d024      	beq.n	8006af8 <clip_line+0x17e>
                y = *y0 + (*y1 - *y0) * (window.x1 - *x0) / (*x1 - *x0);
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ab4:	b29a      	uxth	r2, r3
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006abc:	4619      	mov	r1, r3
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ac4:	1acb      	subs	r3, r1, r3
 8006ac6:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8006ac8:	4608      	mov	r0, r1
 8006aca:	68f9      	ldr	r1, [r7, #12]
 8006acc:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006ad0:	1a41      	subs	r1, r0, r1
 8006ad2:	fb03 f101 	mul.w	r1, r3, r1
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006adc:	4618      	mov	r0, r3
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ae4:	1ac3      	subs	r3, r0, r3
 8006ae6:	fb91 f3f3 	sdiv	r3, r1, r3
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	4413      	add	r3, r2
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	833b      	strh	r3, [r7, #24]
                x = window.x1;
 8006af2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006af4:	837b      	strh	r3, [r7, #26]
 8006af6:	e029      	b.n	8006b4c <clip_line+0x1d2>
            }  else if (code3 & LEFT) {
 8006af8:	2201      	movs	r2, #1
 8006afa:	7dfb      	ldrb	r3, [r7, #23]
 8006afc:	4013      	ands	r3, r2
 8006afe:	b2db      	uxtb	r3, r3
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d023      	beq.n	8006b4c <clip_line+0x1d2>
                y = *y0 + (*y1 - *y0) * (window.x0 - *x0) / (*x1 - *x0);
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b0a:	b29a      	uxth	r2, r3
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b12:	4619      	mov	r1, r3
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b1a:	1acb      	subs	r3, r1, r3
 8006b1c:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8006b1e:	4608      	mov	r0, r1
 8006b20:	68f9      	ldr	r1, [r7, #12]
 8006b22:	f9b1 1000 	ldrsh.w	r1, [r1]
 8006b26:	1a41      	subs	r1, r0, r1
 8006b28:	fb03 f101 	mul.w	r1, r3, r1
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b32:	4618      	mov	r0, r3
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b3a:	1ac3      	subs	r3, r0, r3
 8006b3c:	fb91 f3f3 	sdiv	r3, r1, r3
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	4413      	add	r3, r2
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	833b      	strh	r3, [r7, #24]
                x = window.x0;
 8006b48:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006b4a:	837b      	strh	r3, [r7, #26]
            }

            /* Replace the outside point with the intersection point. */
            if (code3 == code0) {
 8006b4c:	7dfa      	ldrb	r2, [r7, #23]
 8006b4e:	7ffb      	ldrb	r3, [r7, #31]
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d113      	bne.n	8006b7c <clip_line+0x202>
                *x0 = x;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	8b7a      	ldrh	r2, [r7, #26]
 8006b58:	801a      	strh	r2, [r3, #0]
                *y0 = y;
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	8b3a      	ldrh	r2, [r7, #24]
 8006b5e:	801a      	strh	r2, [r3, #0]
                code0 = code(*x0, *y0, window);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006b6c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006b70:	cb0c      	ldmia	r3, {r2, r3}
 8006b72:	f7ff fec8 	bl	8006906 <code>
 8006b76:	4603      	mov	r3, r0
 8006b78:	77fb      	strb	r3, [r7, #31]
 8006b7a:	e721      	b.n	80069c0 <clip_line+0x46>
            } else {
                *x1 = x;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	8b7a      	ldrh	r2, [r7, #26]
 8006b80:	801a      	strh	r2, [r3, #0]
                *y1 = y;
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	8b3a      	ldrh	r2, [r7, #24]
 8006b86:	801a      	strh	r2, [r3, #0]
                code1 = code(*x1, *y1, window);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	f9b3 1000 	ldrsh.w	r1, [r3]
 8006b94:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8006b98:	cb0c      	ldmia	r3, {r2, r3}
 8006b9a:	f7ff feb4 	bl	8006906 <code>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	77bb      	strb	r3, [r7, #30]
        if (!(code0 | code1)) {
 8006ba2:	e70d      	b.n	80069c0 <clip_line+0x46>
            break;
 8006ba4:	bf00      	nop
            }
        }
    }

    return accept;
 8006ba6:	7f7b      	ldrb	r3, [r7, #29]
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3720      	adds	r7, #32
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}

08006bb0 <fontx_meta>:
#include <stddef.h>
#include <string.h>

#include "fontx.h"

uint8_t fontx_meta(fontx_meta_t *meta, const uint8_t *font) {
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b082      	sub	sp, #8
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]

    memcpy(meta->name, &font[FONTX_NAME], 8);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	3306      	adds	r3, #6
 8006bc0:	2208      	movs	r2, #8
 8006bc2:	4619      	mov	r1, r3
 8006bc4:	f001 fcdb 	bl	800857e <memcpy>
    meta->width = font[FONTX_WIDTH];
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	330e      	adds	r3, #14
 8006bcc:	781a      	ldrb	r2, [r3, #0]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	725a      	strb	r2, [r3, #9]
    meta->height = font[FONTX_HEIGHT];
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	330f      	adds	r3, #15
 8006bd6:	781a      	ldrb	r2, [r3, #0]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	729a      	strb	r2, [r3, #10]
    meta->type = font[FONTX_TYPE];
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	3310      	adds	r3, #16
 8006be0:	781a      	ldrb	r2, [r3, #0]
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	72da      	strb	r2, [r3, #11]

    return 0;
 8006be6:	2300      	movs	r3, #0
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3708      	adds	r7, #8
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}

08006bf0 <fontx_glyph>:


uint8_t fontx_glyph(fontx_glyph_t *glyph, wchar_t code, const uint8_t* font) {
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b08e      	sub	sp, #56	@ 0x38
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	60f8      	str	r0, [r7, #12]
 8006bf8:	60b9      	str	r1, [r7, #8]
 8006bfa:	607a      	str	r2, [r7, #4]
    uint32_t nc, bc, sb, eb;
    uint8_t status;
    const uint8_t *block_table;
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 8006bfc:	f107 0314 	add.w	r3, r7, #20
 8006c00:	6879      	ldr	r1, [r7, #4]
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7ff ffd4 	bl	8006bb0 <fontx_meta>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (0 != status) {
 8006c0e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d002      	beq.n	8006c1c <fontx_glyph+0x2c>
        return status;
 8006c16:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006c1a:	e077      	b.n	8006d0c <fontx_glyph+0x11c>
    }

    glyph->width = meta.width;
 8006c1c:	7f7a      	ldrb	r2, [r7, #29]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	701a      	strb	r2, [r3, #0]
    glyph->height = meta.height;
 8006c22:	7fba      	ldrb	r2, [r7, #30]
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	705a      	strb	r2, [r3, #1]
    glyph->pitch = (meta.width + 7) / 8;
 8006c28:	7f7b      	ldrb	r3, [r7, #29]
 8006c2a:	3307      	adds	r3, #7
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	da00      	bge.n	8006c32 <fontx_glyph+0x42>
 8006c30:	3307      	adds	r3, #7
 8006c32:	10db      	asrs	r3, r3, #3
 8006c34:	b2da      	uxtb	r2, r3
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	70da      	strb	r2, [r3, #3]
    glyph->size = glyph->pitch * meta.height;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	78da      	ldrb	r2, [r3, #3]
 8006c3e:	7fbb      	ldrb	r3, [r7, #30]
 8006c40:	fb12 f303 	smulbb	r3, r2, r3
 8006c44:	b2da      	uxtb	r2, r3
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	709a      	strb	r2, [r3, #2]

    if (FONTX_TYPE_SBCS == meta.type) {
 8006c4a:	7ffb      	ldrb	r3, [r7, #31]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d10f      	bne.n	8006c70 <fontx_glyph+0x80>
        if (code < 0x100) {
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	2bff      	cmp	r3, #255	@ 0xff
 8006c54:	d859      	bhi.n	8006d0a <fontx_glyph+0x11a>
            glyph->buffer = &font[FONTX_GLYPH_DATA_START + code * glyph->size];
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	789b      	ldrb	r3, [r3, #2]
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	fb02 f303 	mul.w	r3, r2, r3
 8006c62:	3311      	adds	r3, #17
 8006c64:	687a      	ldr	r2, [r7, #4]
 8006c66:	441a      	add	r2, r3
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	605a      	str	r2, [r3, #4]
            return FONTX_OK;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	e04d      	b.n	8006d0c <fontx_glyph+0x11c>
        }
    } else {
        block_table = &font[FONTX_BLOCK_TABLE_START];
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	3312      	adds	r3, #18
 8006c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
        nc = 0;
 8006c76:	2300      	movs	r3, #0
 8006c78:	637b      	str	r3, [r7, #52]	@ 0x34
        bc = font[FONTX_BLOCK_TABLE_SIZE];
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	3311      	adds	r3, #17
 8006c7e:	781b      	ldrb	r3, [r3, #0]
 8006c80:	633b      	str	r3, [r7, #48]	@ 0x30
        while (bc--) {
 8006c82:	e03d      	b.n	8006d00 <fontx_glyph+0x110>
            /* Get range of the code block_table. */
            sb = block_table[0] + block_table[1] * 0x100;
 8006c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c86:	781b      	ldrb	r3, [r3, #0]
 8006c88:	461a      	mov	r2, r3
 8006c8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	021b      	lsls	r3, r3, #8
 8006c92:	4413      	add	r3, r2
 8006c94:	627b      	str	r3, [r7, #36]	@ 0x24
            eb = block_table[2] + block_table[3] * 0x100;
 8006c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c98:	3302      	adds	r3, #2
 8006c9a:	781b      	ldrb	r3, [r3, #0]
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ca0:	3303      	adds	r3, #3
 8006ca2:	781b      	ldrb	r3, [r3, #0]
 8006ca4:	021b      	lsls	r3, r3, #8
 8006ca6:	4413      	add	r3, r2
 8006ca8:	623b      	str	r3, [r7, #32]

             /* Check if in the code block_table. */
            if (code >= sb && code <= eb) {
 8006caa:	68ba      	ldr	r2, [r7, #8]
 8006cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d31c      	bcc.n	8006cec <fontx_glyph+0xfc>
 8006cb2:	68ba      	ldr	r2, [r7, #8]
 8006cb4:	6a3b      	ldr	r3, [r7, #32]
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d818      	bhi.n	8006cec <fontx_glyph+0xfc>
                /* Number of codes from top of the block_table. */
                nc += code - sb;
 8006cba:	68ba      	ldr	r2, [r7, #8]
 8006cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cbe:	1ad3      	subs	r3, r2, r3
 8006cc0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006cc2:	4413      	add	r3, r2
 8006cc4:	637b      	str	r3, [r7, #52]	@ 0x34
                glyph->buffer = &font[
                    FONTX_BLOCK_TABLE_START +
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	3311      	adds	r3, #17
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	461a      	mov	r2, r3
                    nc * glyph->size
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	789b      	ldrb	r3, [r3, #2]
 8006cd4:	4619      	mov	r1, r3
 8006cd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cd8:	fb01 f303 	mul.w	r3, r1, r3
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8006cdc:	4413      	add	r3, r2
 8006cde:	3312      	adds	r3, #18
                glyph->buffer = &font[
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	441a      	add	r2, r3
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	605a      	str	r2, [r3, #4]
                ];
                return FONTX_OK;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	e00f      	b.n	8006d0c <fontx_glyph+0x11c>
            }
            /* Number of codes in the previous block_tables. */
            nc += eb - sb + 1;
 8006cec:	6a3a      	ldr	r2, [r7, #32]
 8006cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf0:	1ad2      	subs	r2, r2, r3
 8006cf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cf4:	4413      	add	r3, r2
 8006cf6:	3301      	adds	r3, #1
 8006cf8:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Next code block_table. */
            block_table += 4;
 8006cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cfc:	3304      	adds	r3, #4
 8006cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (bc--) {
 8006d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d02:	1e5a      	subs	r2, r3, #1
 8006d04:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d1bc      	bne.n	8006c84 <fontx_glyph+0x94>
        }
    }

    return FONTX_ERR_GLYPH_NOT_FOUND;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3738      	adds	r7, #56	@ 0x38
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}

08006d14 <min>:
#include "hsl.h"

hsl_t rgb888_to_hsl(rgb_t *rgb);
uint16_t rgb888_to_rgb565(rgb_t *input);

static inline int min(int a, int b) {
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8006d1e:	687a      	ldr	r2, [r7, #4]
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	429a      	cmp	r2, r3
 8006d24:	dd01      	ble.n	8006d2a <min+0x16>
        return b;
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	e000      	b.n	8006d2c <min+0x18>
    };
    return a;
 8006d2a:	687b      	ldr	r3, [r7, #4]
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	370c      	adds	r7, #12
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr

08006d38 <max>:

static inline int max(int a, int b) {
 8006d38:	b480      	push	{r7}
 8006d3a:	b083      	sub	sp, #12
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	429a      	cmp	r2, r3
 8006d48:	dd01      	ble.n	8006d4e <max+0x16>
        return a;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	e000      	b.n	8006d50 <max+0x18>
    }
    return b;
 8006d4e:	683b      	ldr	r3, [r7, #0]
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr

08006d5c <hagl_put_pixel>:
    clip_window.x1 = x1;
    clip_window.y1 = y1;
}

void hagl_put_pixel(int16_t x0, int16_t y0, color_t color)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b082      	sub	sp, #8
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	4603      	mov	r3, r0
 8006d64:	80fb      	strh	r3, [r7, #6]
 8006d66:	460b      	mov	r3, r1
 8006d68:	80bb      	strh	r3, [r7, #4]
 8006d6a:	4613      	mov	r3, r2
 8006d6c:	807b      	strh	r3, [r7, #2]
    /* x0 or y0 is before the edge, nothing to do. */
    if ((x0 < clip_window.x0) || (y0 < clip_window.y0))  {
 8006d6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006d72:	4a12      	ldr	r2, [pc, #72]	@ (8006dbc <hagl_put_pixel+0x60>)
 8006d74:	8812      	ldrh	r2, [r2, #0]
 8006d76:	4293      	cmp	r3, r2
 8006d78:	db1a      	blt.n	8006db0 <hagl_put_pixel+0x54>
 8006d7a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006d7e:	4a0f      	ldr	r2, [pc, #60]	@ (8006dbc <hagl_put_pixel+0x60>)
 8006d80:	8852      	ldrh	r2, [r2, #2]
 8006d82:	4293      	cmp	r3, r2
 8006d84:	db14      	blt.n	8006db0 <hagl_put_pixel+0x54>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8006d86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006d8a:	4a0c      	ldr	r2, [pc, #48]	@ (8006dbc <hagl_put_pixel+0x60>)
 8006d8c:	8892      	ldrh	r2, [r2, #4]
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	dc10      	bgt.n	8006db4 <hagl_put_pixel+0x58>
 8006d92:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006d96:	4a09      	ldr	r2, [pc, #36]	@ (8006dbc <hagl_put_pixel+0x60>)
 8006d98:	88d2      	ldrh	r2, [r2, #6]
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	dc0a      	bgt.n	8006db4 <hagl_put_pixel+0x58>
        return;
    }

    /* If still in bounds set the pixel. */
    hagl_hal_put_pixel(x0, y0, color);
 8006d9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006da2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006da6:	887a      	ldrh	r2, [r7, #2]
 8006da8:	4618      	mov	r0, r3
 8006daa:	f7fa fed7 	bl	8001b5c <lcdPutPixel>
 8006dae:	e002      	b.n	8006db6 <hagl_put_pixel+0x5a>
        return;
 8006db0:	bf00      	nop
 8006db2:	e000      	b.n	8006db6 <hagl_put_pixel+0x5a>
        return;
 8006db4:	bf00      	nop
}
 8006db6:	3708      	adds	r7, #8
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}
 8006dbc:	2000020c 	.word	0x2000020c

08006dc0 <hagl_draw_hline>:
#else
    return hagl_color(0, 0, 0);
#endif /* HAGL_HAS_HAL_GET_PIXEL */
}

void hagl_draw_hline(int16_t x0, int16_t y0, uint16_t w, color_t color) {
 8006dc0:	b590      	push	{r4, r7, lr}
 8006dc2:	b085      	sub	sp, #20
 8006dc4:	af02      	add	r7, sp, #8
 8006dc6:	4604      	mov	r4, r0
 8006dc8:	4608      	mov	r0, r1
 8006dca:	4611      	mov	r1, r2
 8006dcc:	461a      	mov	r2, r3
 8006dce:	4623      	mov	r3, r4
 8006dd0:	80fb      	strh	r3, [r7, #6]
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	80bb      	strh	r3, [r7, #4]
 8006dd6:	460b      	mov	r3, r1
 8006dd8:	807b      	strh	r3, [r7, #2]
 8006dda:	4613      	mov	r3, r2
 8006ddc:	803b      	strh	r3, [r7, #0]
        width = width - (x0 + width - clip_window.x1);
    }

    hagl_hal_hline(x0, y0, width, color);
#else
    hagl_draw_line(x0, y0, x0 + w, y0, color);
 8006dde:	88fa      	ldrh	r2, [r7, #6]
 8006de0:	887b      	ldrh	r3, [r7, #2]
 8006de2:	4413      	add	r3, r2
 8006de4:	b29b      	uxth	r3, r3
 8006de6:	b21a      	sxth	r2, r3
 8006de8:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8006dec:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006df0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8006df4:	883b      	ldrh	r3, [r7, #0]
 8006df6:	9300      	str	r3, [sp, #0]
 8006df8:	4623      	mov	r3, r4
 8006dfa:	f000 f827 	bl	8006e4c <hagl_draw_line>
#endif
}
 8006dfe:	bf00      	nop
 8006e00:	370c      	adds	r7, #12
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd90      	pop	{r4, r7, pc}

08006e06 <hagl_draw_vline>:

/*
 * Draw a vertical line with given color. If HAL supports it uses
 * hardware vline drawing. If not falls back to vanilla line drawing.
 */
void hagl_draw_vline(int16_t x0, int16_t y0, uint16_t h, color_t color) {
 8006e06:	b590      	push	{r4, r7, lr}
 8006e08:	b085      	sub	sp, #20
 8006e0a:	af02      	add	r7, sp, #8
 8006e0c:	4604      	mov	r4, r0
 8006e0e:	4608      	mov	r0, r1
 8006e10:	4611      	mov	r1, r2
 8006e12:	461a      	mov	r2, r3
 8006e14:	4623      	mov	r3, r4
 8006e16:	80fb      	strh	r3, [r7, #6]
 8006e18:	4603      	mov	r3, r0
 8006e1a:	80bb      	strh	r3, [r7, #4]
 8006e1c:	460b      	mov	r3, r1
 8006e1e:	807b      	strh	r3, [r7, #2]
 8006e20:	4613      	mov	r3, r2
 8006e22:	803b      	strh	r3, [r7, #0]
        height = height - (y0 + height - clip_window.y1);
    }

    hagl_hal_vline(x0, y0, height, color);
#else
    hagl_draw_line(x0, y0, x0, y0 + h, color);
 8006e24:	88ba      	ldrh	r2, [r7, #4]
 8006e26:	887b      	ldrh	r3, [r7, #2]
 8006e28:	4413      	add	r3, r2
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	b21c      	sxth	r4, r3
 8006e2e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006e32:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006e36:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8006e3a:	883b      	ldrh	r3, [r7, #0]
 8006e3c:	9300      	str	r3, [sp, #0]
 8006e3e:	4623      	mov	r3, r4
 8006e40:	f000 f804 	bl	8006e4c <hagl_draw_line>
#endif
}
 8006e44:	bf00      	nop
 8006e46:	370c      	adds	r7, #12
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd90      	pop	{r4, r7, pc}

08006e4c <hagl_draw_line>:

/*
 * Draw a line using Bresenham's algorithm with given color.
 */
void hagl_draw_line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8006e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e4e:	b089      	sub	sp, #36	@ 0x24
 8006e50:	af02      	add	r7, sp, #8
 8006e52:	4604      	mov	r4, r0
 8006e54:	4608      	mov	r0, r1
 8006e56:	4611      	mov	r1, r2
 8006e58:	461a      	mov	r2, r3
 8006e5a:	4623      	mov	r3, r4
 8006e5c:	80fb      	strh	r3, [r7, #6]
 8006e5e:	4603      	mov	r3, r0
 8006e60:	80bb      	strh	r3, [r7, #4]
 8006e62:	460b      	mov	r3, r1
 8006e64:	807b      	strh	r3, [r7, #2]
 8006e66:	4613      	mov	r3, r2
 8006e68:	803b      	strh	r3, [r7, #0]
    /* Clip coordinates to fit clip window. */
    if (false == clip_line(&x0, &y0, &x1, &y1, clip_window)) {
 8006e6a:	463b      	mov	r3, r7
 8006e6c:	1cba      	adds	r2, r7, #2
 8006e6e:	1d3d      	adds	r5, r7, #4
 8006e70:	1dbc      	adds	r4, r7, #6
 8006e72:	494a      	ldr	r1, [pc, #296]	@ (8006f9c <hagl_draw_line+0x150>)
 8006e74:	466e      	mov	r6, sp
 8006e76:	c903      	ldmia	r1, {r0, r1}
 8006e78:	e886 0003 	stmia.w	r6, {r0, r1}
 8006e7c:	4629      	mov	r1, r5
 8006e7e:	4620      	mov	r0, r4
 8006e80:	f7ff fd7b 	bl	800697a <clip_line>
 8006e84:	4603      	mov	r3, r0
 8006e86:	f083 0301 	eor.w	r3, r3, #1
 8006e8a:	b2db      	uxtb	r3, r3
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d17e      	bne.n	8006f8e <hagl_draw_line+0x142>
    int16_t dy;
    int16_t sy;
    int16_t err;
    int16_t e2;

    dx = ABS(x1 - x0);
 8006e90:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006e94:	461a      	mov	r2, r3
 8006e96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006e9a:	1ad3      	subs	r3, r2, r3
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	bfb8      	it	lt
 8006ea0:	425b      	neglt	r3, r3
 8006ea2:	82bb      	strh	r3, [r7, #20]
    sx = x0 < x1 ? 1 : -1;
 8006ea4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006ea8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006eac:	429a      	cmp	r2, r3
 8006eae:	da01      	bge.n	8006eb4 <hagl_draw_line+0x68>
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e001      	b.n	8006eb8 <hagl_draw_line+0x6c>
 8006eb4:	f04f 33ff 	mov.w	r3, #4294967295
 8006eb8:	827b      	strh	r3, [r7, #18]
    dy = ABS(y1 - y0);
 8006eba:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006ec4:	1ad3      	subs	r3, r2, r3
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	bfb8      	it	lt
 8006eca:	425b      	neglt	r3, r3
 8006ecc:	823b      	strh	r3, [r7, #16]
    sy = y0 < y1 ? 1 : -1;
 8006ece:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006ed2:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	da01      	bge.n	8006ede <hagl_draw_line+0x92>
 8006eda:	2301      	movs	r3, #1
 8006edc:	e001      	b.n	8006ee2 <hagl_draw_line+0x96>
 8006ede:	f04f 33ff 	mov.w	r3, #4294967295
 8006ee2:	81fb      	strh	r3, [r7, #14]
    err = (dx > dy ? dx : -dy) / 2;
 8006ee4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8006ee8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006eec:	429a      	cmp	r2, r3
 8006eee:	dd06      	ble.n	8006efe <hagl_draw_line+0xb2>
 8006ef0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006ef4:	0fda      	lsrs	r2, r3, #31
 8006ef6:	4413      	add	r3, r2
 8006ef8:	105b      	asrs	r3, r3, #1
 8006efa:	b21b      	sxth	r3, r3
 8006efc:	e006      	b.n	8006f0c <hagl_draw_line+0xc0>
 8006efe:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006f02:	0fda      	lsrs	r2, r3, #31
 8006f04:	4413      	add	r3, r2
 8006f06:	105b      	asrs	r3, r3, #1
 8006f08:	425b      	negs	r3, r3
 8006f0a:	b21b      	sxth	r3, r3
 8006f0c:	82fb      	strh	r3, [r7, #22]

    while (1) {
        hagl_put_pixel(x0, y0, color);
 8006f0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f12:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006f16:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f7ff ff1f 	bl	8006d5c <hagl_put_pixel>

        if (x0 == x1 && y0 == y1) {
 8006f1e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006f22:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d105      	bne.n	8006f36 <hagl_draw_line+0xea>
 8006f2a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006f2e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d02d      	beq.n	8006f92 <hagl_draw_line+0x146>
            break;
        };

        e2 = err + err;
 8006f36:	8afb      	ldrh	r3, [r7, #22]
 8006f38:	005b      	lsls	r3, r3, #1
 8006f3a:	b29b      	uxth	r3, r3
 8006f3c:	81bb      	strh	r3, [r7, #12]

        if (e2 > -dx) {
 8006f3e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006f42:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006f46:	425b      	negs	r3, r3
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	dd0c      	ble.n	8006f66 <hagl_draw_line+0x11a>
            err -= dy;
 8006f4c:	8afa      	ldrh	r2, [r7, #22]
 8006f4e:	8a3b      	ldrh	r3, [r7, #16]
 8006f50:	1ad3      	subs	r3, r2, r3
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	82fb      	strh	r3, [r7, #22]
            x0 += sx;
 8006f56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f5a:	b29a      	uxth	r2, r3
 8006f5c:	8a7b      	ldrh	r3, [r7, #18]
 8006f5e:	4413      	add	r3, r2
 8006f60:	b29b      	uxth	r3, r3
 8006f62:	b21b      	sxth	r3, r3
 8006f64:	80fb      	strh	r3, [r7, #6]
        }

        if (e2 < dy) {
 8006f66:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006f6a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006f6e:	429a      	cmp	r2, r3
 8006f70:	dacd      	bge.n	8006f0e <hagl_draw_line+0xc2>
            err += dx;
 8006f72:	8afa      	ldrh	r2, [r7, #22]
 8006f74:	8abb      	ldrh	r3, [r7, #20]
 8006f76:	4413      	add	r3, r2
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	82fb      	strh	r3, [r7, #22]
            y0 += sy;
 8006f7c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006f80:	b29a      	uxth	r2, r3
 8006f82:	89fb      	ldrh	r3, [r7, #14]
 8006f84:	4413      	add	r3, r2
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	b21b      	sxth	r3, r3
 8006f8a:	80bb      	strh	r3, [r7, #4]
        hagl_put_pixel(x0, y0, color);
 8006f8c:	e7bf      	b.n	8006f0e <hagl_draw_line+0xc2>
        return;
 8006f8e:	bf00      	nop
 8006f90:	e000      	b.n	8006f94 <hagl_draw_line+0x148>
            break;
 8006f92:	bf00      	nop
        }
    }
}
 8006f94:	371c      	adds	r7, #28
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f9a:	bf00      	nop
 8006f9c:	2000020c 	.word	0x2000020c

08006fa0 <hagl_draw_rectangle>:

/*
 * Draw a rectangle with given color.
 */
void hagl_draw_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8006fa0:	b590      	push	{r4, r7, lr}
 8006fa2:	b085      	sub	sp, #20
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	4604      	mov	r4, r0
 8006fa8:	4608      	mov	r0, r1
 8006faa:	4611      	mov	r1, r2
 8006fac:	461a      	mov	r2, r3
 8006fae:	4623      	mov	r3, r4
 8006fb0:	80fb      	strh	r3, [r7, #6]
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	80bb      	strh	r3, [r7, #4]
 8006fb6:	460b      	mov	r3, r1
 8006fb8:	807b      	strh	r3, [r7, #2]
 8006fba:	4613      	mov	r3, r2
 8006fbc:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 8006fbe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006fc2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	dd0e      	ble.n	8006fe8 <hagl_draw_rectangle+0x48>
        x0 = x0 + x1;
 8006fca:	88fa      	ldrh	r2, [r7, #6]
 8006fcc:	887b      	ldrh	r3, [r7, #2]
 8006fce:	4413      	add	r3, r2
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 8006fd4:	88fa      	ldrh	r2, [r7, #6]
 8006fd6:	887b      	ldrh	r3, [r7, #2]
 8006fd8:	1ad3      	subs	r3, r2, r3
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 8006fde:	88fa      	ldrh	r2, [r7, #6]
 8006fe0:	887b      	ldrh	r3, [r7, #2]
 8006fe2:	1ad3      	subs	r3, r2, r3
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 8006fe8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006fec:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	dd0e      	ble.n	8007012 <hagl_draw_rectangle+0x72>
        y0 = y0 + y1;
 8006ff4:	88ba      	ldrh	r2, [r7, #4]
 8006ff6:	883b      	ldrh	r3, [r7, #0]
 8006ff8:	4413      	add	r3, r2
 8006ffa:	b29b      	uxth	r3, r3
 8006ffc:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 8006ffe:	88ba      	ldrh	r2, [r7, #4]
 8007000:	883b      	ldrh	r3, [r7, #0]
 8007002:	1ad3      	subs	r3, r2, r3
 8007004:	b29b      	uxth	r3, r3
 8007006:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 8007008:	88ba      	ldrh	r2, [r7, #4]
 800700a:	883b      	ldrh	r3, [r7, #0]
 800700c:	1ad3      	subs	r3, r2, r3
 800700e:	b29b      	uxth	r3, r3
 8007010:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 8007012:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007016:	4a24      	ldr	r2, [pc, #144]	@ (80070a8 <hagl_draw_rectangle+0x108>)
 8007018:	8812      	ldrh	r2, [r2, #0]
 800701a:	4293      	cmp	r3, r2
 800701c:	db3e      	blt.n	800709c <hagl_draw_rectangle+0xfc>
 800701e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8007022:	4a21      	ldr	r2, [pc, #132]	@ (80070a8 <hagl_draw_rectangle+0x108>)
 8007024:	8852      	ldrh	r2, [r2, #2]
 8007026:	4293      	cmp	r3, r2
 8007028:	db38      	blt.n	800709c <hagl_draw_rectangle+0xfc>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 800702a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800702e:	4a1e      	ldr	r2, [pc, #120]	@ (80070a8 <hagl_draw_rectangle+0x108>)
 8007030:	8892      	ldrh	r2, [r2, #4]
 8007032:	4293      	cmp	r3, r2
 8007034:	dc34      	bgt.n	80070a0 <hagl_draw_rectangle+0x100>
 8007036:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800703a:	4a1b      	ldr	r2, [pc, #108]	@ (80070a8 <hagl_draw_rectangle+0x108>)
 800703c:	88d2      	ldrh	r2, [r2, #6]
 800703e:	4293      	cmp	r3, r2
 8007040:	dc2e      	bgt.n	80070a0 <hagl_draw_rectangle+0x100>
        return;
    }

    uint16_t width = x1 - x0 + 1;
 8007042:	887a      	ldrh	r2, [r7, #2]
 8007044:	88fb      	ldrh	r3, [r7, #6]
 8007046:	1ad3      	subs	r3, r2, r3
 8007048:	b29b      	uxth	r3, r3
 800704a:	3301      	adds	r3, #1
 800704c:	81fb      	strh	r3, [r7, #14]
    uint16_t height = y1 - y0 + 1;
 800704e:	883a      	ldrh	r2, [r7, #0]
 8007050:	88bb      	ldrh	r3, [r7, #4]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	b29b      	uxth	r3, r3
 8007056:	3301      	adds	r3, #1
 8007058:	81bb      	strh	r3, [r7, #12]

    hagl_draw_hline(x0, y0, width, color);
 800705a:	8c3b      	ldrh	r3, [r7, #32]
 800705c:	89fa      	ldrh	r2, [r7, #14]
 800705e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8007062:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8007066:	f7ff feab 	bl	8006dc0 <hagl_draw_hline>
    hagl_draw_hline(x0, y1, width, color);
 800706a:	8c3b      	ldrh	r3, [r7, #32]
 800706c:	89fa      	ldrh	r2, [r7, #14]
 800706e:	f9b7 1000 	ldrsh.w	r1, [r7]
 8007072:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8007076:	f7ff fea3 	bl	8006dc0 <hagl_draw_hline>
    hagl_draw_vline(x0, y0, height, color);
 800707a:	8c3b      	ldrh	r3, [r7, #32]
 800707c:	89ba      	ldrh	r2, [r7, #12]
 800707e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8007082:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8007086:	f7ff febe 	bl	8006e06 <hagl_draw_vline>
    hagl_draw_vline(x1, y0, height, color);
 800708a:	8c3b      	ldrh	r3, [r7, #32]
 800708c:	89ba      	ldrh	r2, [r7, #12]
 800708e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8007092:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8007096:	f7ff feb6 	bl	8006e06 <hagl_draw_vline>
 800709a:	e002      	b.n	80070a2 <hagl_draw_rectangle+0x102>
        return;
 800709c:	bf00      	nop
 800709e:	e000      	b.n	80070a2 <hagl_draw_rectangle+0x102>
        return;
 80070a0:	bf00      	nop
}
 80070a2:	3714      	adds	r7, #20
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd90      	pop	{r4, r7, pc}
 80070a8:	2000020c 	.word	0x2000020c

080070ac <hagl_fill_rectangle>:

/*
 * Draw a filled rectangle with given color.
 */
void hagl_fill_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 80070ac:	b590      	push	{r4, r7, lr}
 80070ae:	b085      	sub	sp, #20
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	4604      	mov	r4, r0
 80070b4:	4608      	mov	r0, r1
 80070b6:	4611      	mov	r1, r2
 80070b8:	461a      	mov	r2, r3
 80070ba:	4623      	mov	r3, r4
 80070bc:	80fb      	strh	r3, [r7, #6]
 80070be:	4603      	mov	r3, r0
 80070c0:	80bb      	strh	r3, [r7, #4]
 80070c2:	460b      	mov	r3, r1
 80070c4:	807b      	strh	r3, [r7, #2]
 80070c6:	4613      	mov	r3, r2
 80070c8:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 80070ca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80070ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80070d2:	429a      	cmp	r2, r3
 80070d4:	dd0e      	ble.n	80070f4 <hagl_fill_rectangle+0x48>
        x0 = x0 + x1;
 80070d6:	88fa      	ldrh	r2, [r7, #6]
 80070d8:	887b      	ldrh	r3, [r7, #2]
 80070da:	4413      	add	r3, r2
 80070dc:	b29b      	uxth	r3, r3
 80070de:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 80070e0:	88fa      	ldrh	r2, [r7, #6]
 80070e2:	887b      	ldrh	r3, [r7, #2]
 80070e4:	1ad3      	subs	r3, r2, r3
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 80070ea:	88fa      	ldrh	r2, [r7, #6]
 80070ec:	887b      	ldrh	r3, [r7, #2]
 80070ee:	1ad3      	subs	r3, r2, r3
 80070f0:	b29b      	uxth	r3, r3
 80070f2:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 80070f4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80070f8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80070fc:	429a      	cmp	r2, r3
 80070fe:	dd0e      	ble.n	800711e <hagl_fill_rectangle+0x72>
        y0 = y0 + y1;
 8007100:	88ba      	ldrh	r2, [r7, #4]
 8007102:	883b      	ldrh	r3, [r7, #0]
 8007104:	4413      	add	r3, r2
 8007106:	b29b      	uxth	r3, r3
 8007108:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 800710a:	88ba      	ldrh	r2, [r7, #4]
 800710c:	883b      	ldrh	r3, [r7, #0]
 800710e:	1ad3      	subs	r3, r2, r3
 8007110:	b29b      	uxth	r3, r3
 8007112:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 8007114:	88ba      	ldrh	r2, [r7, #4]
 8007116:	883b      	ldrh	r3, [r7, #0]
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	b29b      	uxth	r3, r3
 800711c:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 800711e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007122:	4a33      	ldr	r2, [pc, #204]	@ (80071f0 <hagl_fill_rectangle+0x144>)
 8007124:	8812      	ldrh	r2, [r2, #0]
 8007126:	4293      	cmp	r3, r2
 8007128:	db5b      	blt.n	80071e2 <hagl_fill_rectangle+0x136>
 800712a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800712e:	4a30      	ldr	r2, [pc, #192]	@ (80071f0 <hagl_fill_rectangle+0x144>)
 8007130:	8852      	ldrh	r2, [r2, #2]
 8007132:	4293      	cmp	r3, r2
 8007134:	db55      	blt.n	80071e2 <hagl_fill_rectangle+0x136>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8007136:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800713a:	4a2d      	ldr	r2, [pc, #180]	@ (80071f0 <hagl_fill_rectangle+0x144>)
 800713c:	8892      	ldrh	r2, [r2, #4]
 800713e:	4293      	cmp	r3, r2
 8007140:	dc51      	bgt.n	80071e6 <hagl_fill_rectangle+0x13a>
 8007142:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007146:	4a2a      	ldr	r2, [pc, #168]	@ (80071f0 <hagl_fill_rectangle+0x144>)
 8007148:	88d2      	ldrh	r2, [r2, #6]
 800714a:	4293      	cmp	r3, r2
 800714c:	dc4b      	bgt.n	80071e6 <hagl_fill_rectangle+0x13a>
        return;
    }

    x0 = max(x0, clip_window.x0);
 800714e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007152:	4a27      	ldr	r2, [pc, #156]	@ (80071f0 <hagl_fill_rectangle+0x144>)
 8007154:	8812      	ldrh	r2, [r2, #0]
 8007156:	4611      	mov	r1, r2
 8007158:	4618      	mov	r0, r3
 800715a:	f7ff fded 	bl	8006d38 <max>
 800715e:	4603      	mov	r3, r0
 8007160:	80fb      	strh	r3, [r7, #6]
    y0 = max(y0, clip_window.y0);
 8007162:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007166:	4a22      	ldr	r2, [pc, #136]	@ (80071f0 <hagl_fill_rectangle+0x144>)
 8007168:	8852      	ldrh	r2, [r2, #2]
 800716a:	4611      	mov	r1, r2
 800716c:	4618      	mov	r0, r3
 800716e:	f7ff fde3 	bl	8006d38 <max>
 8007172:	4603      	mov	r3, r0
 8007174:	80bb      	strh	r3, [r7, #4]
    x1 = min(x1, clip_window.x1);
 8007176:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800717a:	4a1d      	ldr	r2, [pc, #116]	@ (80071f0 <hagl_fill_rectangle+0x144>)
 800717c:	8892      	ldrh	r2, [r2, #4]
 800717e:	4611      	mov	r1, r2
 8007180:	4618      	mov	r0, r3
 8007182:	f7ff fdc7 	bl	8006d14 <min>
 8007186:	4603      	mov	r3, r0
 8007188:	807b      	strh	r3, [r7, #2]
    y1 = min(y1, clip_window.y1);
 800718a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800718e:	4a18      	ldr	r2, [pc, #96]	@ (80071f0 <hagl_fill_rectangle+0x144>)
 8007190:	88d2      	ldrh	r2, [r2, #6]
 8007192:	4611      	mov	r1, r2
 8007194:	4618      	mov	r0, r3
 8007196:	f7ff fdbd 	bl	8006d14 <min>
 800719a:	4603      	mov	r3, r0
 800719c:	803b      	strh	r3, [r7, #0]

    uint16_t width = x1 - x0 + 1;
 800719e:	887a      	ldrh	r2, [r7, #2]
 80071a0:	88fb      	ldrh	r3, [r7, #6]
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	b29b      	uxth	r3, r3
 80071a6:	3301      	adds	r3, #1
 80071a8:	81bb      	strh	r3, [r7, #12]
    uint16_t height = y1 - y0 + 1;
 80071aa:	883a      	ldrh	r2, [r7, #0]
 80071ac:	88bb      	ldrh	r3, [r7, #4]
 80071ae:	1ad3      	subs	r3, r2, r3
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	3301      	adds	r3, #1
 80071b4:	817b      	strh	r3, [r7, #10]

    for (uint16_t i = 0; i < height; i++) {
 80071b6:	2300      	movs	r3, #0
 80071b8:	81fb      	strh	r3, [r7, #14]
 80071ba:	e00d      	b.n	80071d8 <hagl_fill_rectangle+0x12c>
#ifdef HAGL_HAS_HAL_HLINE
        /* Already clipped so can call HAL directly. */
        hagl_hal_hline(x0, y0 + i, width, color);
#else
        hagl_draw_hline(x0, y0 + i, width, color);
 80071bc:	88ba      	ldrh	r2, [r7, #4]
 80071be:	89fb      	ldrh	r3, [r7, #14]
 80071c0:	4413      	add	r3, r2
 80071c2:	b29b      	uxth	r3, r3
 80071c4:	b219      	sxth	r1, r3
 80071c6:	8c3b      	ldrh	r3, [r7, #32]
 80071c8:	89ba      	ldrh	r2, [r7, #12]
 80071ca:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80071ce:	f7ff fdf7 	bl	8006dc0 <hagl_draw_hline>
    for (uint16_t i = 0; i < height; i++) {
 80071d2:	89fb      	ldrh	r3, [r7, #14]
 80071d4:	3301      	adds	r3, #1
 80071d6:	81fb      	strh	r3, [r7, #14]
 80071d8:	89fa      	ldrh	r2, [r7, #14]
 80071da:	897b      	ldrh	r3, [r7, #10]
 80071dc:	429a      	cmp	r2, r3
 80071de:	d3ed      	bcc.n	80071bc <hagl_fill_rectangle+0x110>
 80071e0:	e002      	b.n	80071e8 <hagl_fill_rectangle+0x13c>
        return;
 80071e2:	bf00      	nop
 80071e4:	e000      	b.n	80071e8 <hagl_fill_rectangle+0x13c>
        return;
 80071e6:	bf00      	nop
#endif
    }
}
 80071e8:	3714      	adds	r7, #20
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd90      	pop	{r4, r7, pc}
 80071ee:	bf00      	nop
 80071f0:	2000020c 	.word	0x2000020c

080071f4 <hagl_put_char>:

    return 0;
}

uint8_t hagl_put_char(wchar_t code, int16_t x0, int16_t y0, color_t color, const uint8_t *font)
{
 80071f4:	b590      	push	{r4, r7, lr}
 80071f6:	f5ad 5d81 	sub.w	sp, sp, #4128	@ 0x1020
 80071fa:	b085      	sub	sp, #20
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8007202:	f844 0c24 	str.w	r0, [r4, #-36]
 8007206:	460c      	mov	r4, r1
 8007208:	4610      	mov	r0, r2
 800720a:	4619      	mov	r1, r3
 800720c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007210:	4622      	mov	r2, r4
 8007212:	f823 2c26 	strh.w	r2, [r3, #-38]
 8007216:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800721a:	4602      	mov	r2, r0
 800721c:	f823 2c28 	strh.w	r2, [r3, #-40]
 8007220:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007224:	460a      	mov	r2, r1
 8007226:	f823 2c2a 	strh.w	r2, [r3, #-42]
    uint8_t set, status;
    color_t buffer[HAGL_CHAR_BUFFER_SIZE];
    bitmap_t bitmap;
    fontx_glyph_t glyph;

    status = fontx_glyph(&glyph, code, font);
 800722a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800722e:	4619      	mov	r1, r3
 8007230:	f107 0310 	add.w	r3, r7, #16
 8007234:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 8007238:	6812      	ldr	r2, [r2, #0]
 800723a:	f851 1c24 	ldr.w	r1, [r1, #-36]
 800723e:	4618      	mov	r0, r3
 8007240:	f7ff fcd6 	bl	8006bf0 <fontx_glyph>
 8007244:	4603      	mov	r3, r0
 8007246:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800724a:	f102 0209 	add.w	r2, r2, #9
 800724e:	7013      	strb	r3, [r2, #0]

    if (0 != status) {
 8007250:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007254:	f103 0309 	add.w	r3, r3, #9
 8007258:	781b      	ldrb	r3, [r3, #0]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d001      	beq.n	8007262 <hagl_put_char+0x6e>
        return 0;
 800725e:	2300      	movs	r3, #0
 8007260:	e0c0      	b.n	80073e4 <hagl_put_char+0x1f0>
    }

    bitmap.width = glyph.width,
 8007262:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007266:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800726a:	461a      	mov	r2, r3
 800726c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007270:	f823 2c18 	strh.w	r2, [r3, #-24]
    bitmap.height = glyph.height,
 8007274:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007278:	f813 3c1f 	ldrb.w	r3, [r3, #-31]
 800727c:	461a      	mov	r2, r3
 800727e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007282:	f823 2c16 	strh.w	r2, [r3, #-22]
    bitmap.depth = DISPLAY_DEPTH,
 8007286:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800728a:	2210      	movs	r2, #16
 800728c:	f803 2c12 	strb.w	r2, [r3, #-18]

    bitmap_init(&bitmap, (uint8_t *)buffer);
 8007290:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8007294:	3a08      	subs	r2, #8
 8007296:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800729a:	3b18      	subs	r3, #24
 800729c:	4611      	mov	r1, r2
 800729e:	4618      	mov	r0, r3
 80072a0:	f7ff fb0e 	bl	80068c0 <bitmap_init>

    color_t *ptr = (color_t *) bitmap.buffer;
 80072a4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80072a8:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 80072ac:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80072b0:	f102 020c 	add.w	r2, r2, #12
 80072b4:	6013      	str	r3, [r2, #0]

    for (uint8_t y = 0; y < glyph.height; y++) {
 80072b6:	2300      	movs	r3, #0
 80072b8:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80072bc:	f102 020b 	add.w	r2, r2, #11
 80072c0:	7013      	strb	r3, [r2, #0]
 80072c2:	e071      	b.n	80073a8 <hagl_put_char+0x1b4>
        for (uint8_t x = 0; x < glyph.width; x++) {
 80072c4:	2300      	movs	r3, #0
 80072c6:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80072ca:	f102 020a 	add.w	r2, r2, #10
 80072ce:	7013      	strb	r3, [r2, #0]
 80072d0:	e047      	b.n	8007362 <hagl_put_char+0x16e>
            set = *(glyph.buffer) & (0x80 >> (x % 8));
 80072d2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80072d6:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80072da:	781b      	ldrb	r3, [r3, #0]
 80072dc:	b25a      	sxtb	r2, r3
 80072de:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80072e2:	f103 030a 	add.w	r3, r3, #10
 80072e6:	781b      	ldrb	r3, [r3, #0]
 80072e8:	f003 0307 	and.w	r3, r3, #7
 80072ec:	2180      	movs	r1, #128	@ 0x80
 80072ee:	fa41 f303 	asr.w	r3, r1, r3
 80072f2:	b25b      	sxtb	r3, r3
 80072f4:	4013      	ands	r3, r2
 80072f6:	b25b      	sxtb	r3, r3
 80072f8:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80072fc:	f102 0208 	add.w	r2, r2, #8
 8007300:	7013      	strb	r3, [r2, #0]
            if (set) {
 8007302:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007306:	f103 0308 	add.w	r3, r3, #8
 800730a:	781b      	ldrb	r3, [r3, #0]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d010      	beq.n	8007332 <hagl_put_char+0x13e>
                *(ptr++) = color;
 8007310:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007314:	f103 030c 	add.w	r3, r3, #12
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	1c9a      	adds	r2, r3, #2
 800731c:	f507 5181 	add.w	r1, r7, #4128	@ 0x1020
 8007320:	f101 010c 	add.w	r1, r1, #12
 8007324:	600a      	str	r2, [r1, #0]
 8007326:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800732a:	f832 2c2a 	ldrh.w	r2, [r2, #-42]
 800732e:	801a      	strh	r2, [r3, #0]
 8007330:	e00c      	b.n	800734c <hagl_put_char+0x158>
            } else {
                *(ptr++) = 0x0000;
 8007332:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007336:	f103 030c 	add.w	r3, r3, #12
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	1c9a      	adds	r2, r3, #2
 800733e:	f507 5181 	add.w	r1, r7, #4128	@ 0x1020
 8007342:	f101 010c 	add.w	r1, r1, #12
 8007346:	600a      	str	r2, [r1, #0]
 8007348:	2200      	movs	r2, #0
 800734a:	801a      	strh	r2, [r3, #0]
        for (uint8_t x = 0; x < glyph.width; x++) {
 800734c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007350:	f103 030a 	add.w	r3, r3, #10
 8007354:	781b      	ldrb	r3, [r3, #0]
 8007356:	3301      	adds	r3, #1
 8007358:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800735c:	f102 020a 	add.w	r2, r2, #10
 8007360:	7013      	strb	r3, [r2, #0]
 8007362:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007366:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800736a:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800736e:	f102 020a 	add.w	r2, r2, #10
 8007372:	7812      	ldrb	r2, [r2, #0]
 8007374:	429a      	cmp	r2, r3
 8007376:	d3ac      	bcc.n	80072d2 <hagl_put_char+0xde>
            }
        }
        glyph.buffer += glyph.pitch;
 8007378:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800737c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8007380:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8007384:	f812 2c1d 	ldrb.w	r2, [r2, #-29]
 8007388:	4413      	add	r3, r2
 800738a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800738e:	f842 3c1c 	str.w	r3, [r2, #-28]
    for (uint8_t y = 0; y < glyph.height; y++) {
 8007392:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8007396:	f103 030b 	add.w	r3, r3, #11
 800739a:	781b      	ldrb	r3, [r3, #0]
 800739c:	3301      	adds	r3, #1
 800739e:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80073a2:	f102 020b 	add.w	r2, r2, #11
 80073a6:	7013      	strb	r3, [r2, #0]
 80073a8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80073ac:	f813 3c1f 	ldrb.w	r3, [r3, #-31]
 80073b0:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80073b4:	f102 020b 	add.w	r2, r2, #11
 80073b8:	7812      	ldrb	r2, [r2, #0]
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d382      	bcc.n	80072c4 <hagl_put_char+0xd0>
    }

    hagl_blit(x0, y0, &bitmap);
 80073be:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80073c2:	3b18      	subs	r3, #24
 80073c4:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80073c8:	f932 1c28 	ldrsh.w	r1, [r2, #-40]
 80073cc:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80073d0:	f932 0c26 	ldrsh.w	r0, [r2, #-38]
 80073d4:	461a      	mov	r2, r3
 80073d6:	f000 f85a 	bl	800748e <hagl_blit>

    return bitmap.width;
 80073da:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80073de:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80073e2:	b2db      	uxtb	r3, r3
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	f507 5781 	add.w	r7, r7, #4128	@ 0x1020
 80073ea:	3714      	adds	r7, #20
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd90      	pop	{r4, r7, pc}

080073f0 <hagl_put_text>:
 * Write a string of text by calling hagl_put_char() repeadetly. CR and LF
 * continue from the next line.
 */

uint16_t hagl_put_text(const wchar_t *str, int16_t x0, int16_t y0, color_t color, const unsigned char *font)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b08c      	sub	sp, #48	@ 0x30
 80073f4:	af02      	add	r7, sp, #8
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	4608      	mov	r0, r1
 80073fa:	4611      	mov	r1, r2
 80073fc:	461a      	mov	r2, r3
 80073fe:	4603      	mov	r3, r0
 8007400:	817b      	strh	r3, [r7, #10]
 8007402:	460b      	mov	r3, r1
 8007404:	813b      	strh	r3, [r7, #8]
 8007406:	4613      	mov	r3, r2
 8007408:	80fb      	strh	r3, [r7, #6]
    wchar_t temp;
    uint8_t status;
    uint16_t original = x0;
 800740a:	897b      	ldrh	r3, [r7, #10]
 800740c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 800740e:	f107 0314 	add.w	r3, r7, #20
 8007412:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007414:	4618      	mov	r0, r3
 8007416:	f7ff fbcb 	bl	8006bb0 <fontx_meta>
 800741a:	4603      	mov	r3, r0
 800741c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (0 != status) {
 8007420:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007424:	2b00      	cmp	r3, #0
 8007426:	d001      	beq.n	800742c <hagl_put_text+0x3c>
        return 0;
 8007428:	2300      	movs	r3, #0
 800742a:	e02c      	b.n	8007486 <hagl_put_text+0x96>
    }

    do {
        temp = *str++;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	1d1a      	adds	r2, r3, #4
 8007430:	60fa      	str	r2, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	623b      	str	r3, [r7, #32]
        if (13 == temp || 10 == temp) {
 8007436:	6a3b      	ldr	r3, [r7, #32]
 8007438:	2b0d      	cmp	r3, #13
 800743a:	d002      	beq.n	8007442 <hagl_put_text+0x52>
 800743c:	6a3b      	ldr	r3, [r7, #32]
 800743e:	2b0a      	cmp	r3, #10
 8007440:	d108      	bne.n	8007454 <hagl_put_text+0x64>
            x0 = 0;
 8007442:	2300      	movs	r3, #0
 8007444:	817b      	strh	r3, [r7, #10]
            y0 += meta.height;
 8007446:	7fbb      	ldrb	r3, [r7, #30]
 8007448:	461a      	mov	r2, r3
 800744a:	893b      	ldrh	r3, [r7, #8]
 800744c:	4413      	add	r3, r2
 800744e:	b29b      	uxth	r3, r3
 8007450:	813b      	strh	r3, [r7, #8]
 8007452:	e010      	b.n	8007476 <hagl_put_text+0x86>
        } else {
            x0 += hagl_put_char(temp, x0, y0, color, font);
 8007454:	88f8      	ldrh	r0, [r7, #6]
 8007456:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800745a:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 800745e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007460:	9300      	str	r3, [sp, #0]
 8007462:	4603      	mov	r3, r0
 8007464:	6a38      	ldr	r0, [r7, #32]
 8007466:	f7ff fec5 	bl	80071f4 <hagl_put_char>
 800746a:	4603      	mov	r3, r0
 800746c:	461a      	mov	r2, r3
 800746e:	897b      	ldrh	r3, [r7, #10]
 8007470:	4413      	add	r3, r2
 8007472:	b29b      	uxth	r3, r3
 8007474:	817b      	strh	r3, [r7, #10]
        }
    } while (*str != 0);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d1d6      	bne.n	800742c <hagl_put_text+0x3c>

    return x0 - original;
 800747e:	897a      	ldrh	r2, [r7, #10]
 8007480:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007482:	1ad3      	subs	r3, r2, r3
 8007484:	b29b      	uxth	r3, r3
}
 8007486:	4618      	mov	r0, r3
 8007488:	3728      	adds	r7, #40	@ 0x28
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}

0800748e <hagl_blit>:
 * configurable source and destination see the file blit.c.
 *
 * TODO: Handle transparency.
 */

void hagl_blit(int16_t x0, int16_t y0, bitmap_t *source) {
 800748e:	b580      	push	{r7, lr}
 8007490:	b086      	sub	sp, #24
 8007492:	af00      	add	r7, sp, #0
 8007494:	4603      	mov	r3, r0
 8007496:	603a      	str	r2, [r7, #0]
 8007498:	80fb      	strh	r3, [r7, #6]
 800749a:	460b      	mov	r3, r1
 800749c:	80bb      	strh	r3, [r7, #4]
        /* Inside of bounds, can use HAL provided blit. */
        hagl_hal_blit(x0, y0, source);
    }
#else
    color_t color;
    color_t *ptr = (color_t *) source->buffer;
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	68db      	ldr	r3, [r3, #12]
 80074a2:	617b      	str	r3, [r7, #20]

    for (uint16_t y = 0; y < source->height; y++) {
 80074a4:	2300      	movs	r3, #0
 80074a6:	827b      	strh	r3, [r7, #18]
 80074a8:	e020      	b.n	80074ec <hagl_blit+0x5e>
        for (uint16_t x = 0; x < source->width; x++) {
 80074aa:	2300      	movs	r3, #0
 80074ac:	823b      	strh	r3, [r7, #16]
 80074ae:	e015      	b.n	80074dc <hagl_blit+0x4e>
            color = *(ptr++);
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	1c9a      	adds	r2, r3, #2
 80074b4:	617a      	str	r2, [r7, #20]
 80074b6:	881b      	ldrh	r3, [r3, #0]
 80074b8:	81fb      	strh	r3, [r7, #14]
            hagl_put_pixel(x0 + x, y0 + y, color);
 80074ba:	88fa      	ldrh	r2, [r7, #6]
 80074bc:	8a3b      	ldrh	r3, [r7, #16]
 80074be:	4413      	add	r3, r2
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	b218      	sxth	r0, r3
 80074c4:	88ba      	ldrh	r2, [r7, #4]
 80074c6:	8a7b      	ldrh	r3, [r7, #18]
 80074c8:	4413      	add	r3, r2
 80074ca:	b29b      	uxth	r3, r3
 80074cc:	b21b      	sxth	r3, r3
 80074ce:	89fa      	ldrh	r2, [r7, #14]
 80074d0:	4619      	mov	r1, r3
 80074d2:	f7ff fc43 	bl	8006d5c <hagl_put_pixel>
        for (uint16_t x = 0; x < source->width; x++) {
 80074d6:	8a3b      	ldrh	r3, [r7, #16]
 80074d8:	3301      	adds	r3, #1
 80074da:	823b      	strh	r3, [r7, #16]
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	881b      	ldrh	r3, [r3, #0]
 80074e0:	8a3a      	ldrh	r2, [r7, #16]
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d3e4      	bcc.n	80074b0 <hagl_blit+0x22>
    for (uint16_t y = 0; y < source->height; y++) {
 80074e6:	8a7b      	ldrh	r3, [r7, #18]
 80074e8:	3301      	adds	r3, #1
 80074ea:	827b      	strh	r3, [r7, #18]
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	885b      	ldrh	r3, [r3, #2]
 80074f0:	8a7a      	ldrh	r2, [r7, #18]
 80074f2:	429a      	cmp	r2, r3
 80074f4:	d3d9      	bcc.n	80074aa <hagl_blit+0x1c>
        }
    }
#endif
};
 80074f6:	bf00      	nop
 80074f8:	bf00      	nop
 80074fa:	3718      	adds	r7, #24
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}

08007500 <hagl_draw_circle>:
        clip_window.x0, clip_window.y0, clip_window.x1, clip_window.y1,
        0x00
    );
}

void hagl_draw_circle(int16_t xc, int16_t yc, int16_t r, color_t color) {
 8007500:	b590      	push	{r4, r7, lr}
 8007502:	b085      	sub	sp, #20
 8007504:	af00      	add	r7, sp, #0
 8007506:	4604      	mov	r4, r0
 8007508:	4608      	mov	r0, r1
 800750a:	4611      	mov	r1, r2
 800750c:	461a      	mov	r2, r3
 800750e:	4623      	mov	r3, r4
 8007510:	80fb      	strh	r3, [r7, #6]
 8007512:	4603      	mov	r3, r0
 8007514:	80bb      	strh	r3, [r7, #4]
 8007516:	460b      	mov	r3, r1
 8007518:	807b      	strh	r3, [r7, #2]
 800751a:	4613      	mov	r3, r2
 800751c:	803b      	strh	r3, [r7, #0]
    int16_t x = 0;
 800751e:	2300      	movs	r3, #0
 8007520:	81fb      	strh	r3, [r7, #14]
    int16_t y = r;
 8007522:	887b      	ldrh	r3, [r7, #2]
 8007524:	81bb      	strh	r3, [r7, #12]
    int16_t d = 3 - 2 * r;
 8007526:	887b      	ldrh	r3, [r7, #2]
 8007528:	005b      	lsls	r3, r3, #1
 800752a:	b29b      	uxth	r3, r3
 800752c:	f1c3 0303 	rsb	r3, r3, #3
 8007530:	b29b      	uxth	r3, r3
 8007532:	817b      	strh	r3, [r7, #10]

    hagl_put_pixel(xc + x, yc + y, color);
 8007534:	88fa      	ldrh	r2, [r7, #6]
 8007536:	89fb      	ldrh	r3, [r7, #14]
 8007538:	4413      	add	r3, r2
 800753a:	b29b      	uxth	r3, r3
 800753c:	b218      	sxth	r0, r3
 800753e:	88ba      	ldrh	r2, [r7, #4]
 8007540:	89bb      	ldrh	r3, [r7, #12]
 8007542:	4413      	add	r3, r2
 8007544:	b29b      	uxth	r3, r3
 8007546:	b21b      	sxth	r3, r3
 8007548:	883a      	ldrh	r2, [r7, #0]
 800754a:	4619      	mov	r1, r3
 800754c:	f7ff fc06 	bl	8006d5c <hagl_put_pixel>
    hagl_put_pixel(xc - x, yc + y, color);
 8007550:	88fa      	ldrh	r2, [r7, #6]
 8007552:	89fb      	ldrh	r3, [r7, #14]
 8007554:	1ad3      	subs	r3, r2, r3
 8007556:	b29b      	uxth	r3, r3
 8007558:	b218      	sxth	r0, r3
 800755a:	88ba      	ldrh	r2, [r7, #4]
 800755c:	89bb      	ldrh	r3, [r7, #12]
 800755e:	4413      	add	r3, r2
 8007560:	b29b      	uxth	r3, r3
 8007562:	b21b      	sxth	r3, r3
 8007564:	883a      	ldrh	r2, [r7, #0]
 8007566:	4619      	mov	r1, r3
 8007568:	f7ff fbf8 	bl	8006d5c <hagl_put_pixel>
    hagl_put_pixel(xc + x, yc - y, color);
 800756c:	88fa      	ldrh	r2, [r7, #6]
 800756e:	89fb      	ldrh	r3, [r7, #14]
 8007570:	4413      	add	r3, r2
 8007572:	b29b      	uxth	r3, r3
 8007574:	b218      	sxth	r0, r3
 8007576:	88ba      	ldrh	r2, [r7, #4]
 8007578:	89bb      	ldrh	r3, [r7, #12]
 800757a:	1ad3      	subs	r3, r2, r3
 800757c:	b29b      	uxth	r3, r3
 800757e:	b21b      	sxth	r3, r3
 8007580:	883a      	ldrh	r2, [r7, #0]
 8007582:	4619      	mov	r1, r3
 8007584:	f7ff fbea 	bl	8006d5c <hagl_put_pixel>
    hagl_put_pixel(xc - x, yc - y, color);
 8007588:	88fa      	ldrh	r2, [r7, #6]
 800758a:	89fb      	ldrh	r3, [r7, #14]
 800758c:	1ad3      	subs	r3, r2, r3
 800758e:	b29b      	uxth	r3, r3
 8007590:	b218      	sxth	r0, r3
 8007592:	88ba      	ldrh	r2, [r7, #4]
 8007594:	89bb      	ldrh	r3, [r7, #12]
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	b29b      	uxth	r3, r3
 800759a:	b21b      	sxth	r3, r3
 800759c:	883a      	ldrh	r2, [r7, #0]
 800759e:	4619      	mov	r1, r3
 80075a0:	f7ff fbdc 	bl	8006d5c <hagl_put_pixel>
    hagl_put_pixel(xc + y, yc + x, color);
 80075a4:	88fa      	ldrh	r2, [r7, #6]
 80075a6:	89bb      	ldrh	r3, [r7, #12]
 80075a8:	4413      	add	r3, r2
 80075aa:	b29b      	uxth	r3, r3
 80075ac:	b218      	sxth	r0, r3
 80075ae:	88ba      	ldrh	r2, [r7, #4]
 80075b0:	89fb      	ldrh	r3, [r7, #14]
 80075b2:	4413      	add	r3, r2
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	b21b      	sxth	r3, r3
 80075b8:	883a      	ldrh	r2, [r7, #0]
 80075ba:	4619      	mov	r1, r3
 80075bc:	f7ff fbce 	bl	8006d5c <hagl_put_pixel>
    hagl_put_pixel(xc - y, yc + x, color);
 80075c0:	88fa      	ldrh	r2, [r7, #6]
 80075c2:	89bb      	ldrh	r3, [r7, #12]
 80075c4:	1ad3      	subs	r3, r2, r3
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	b218      	sxth	r0, r3
 80075ca:	88ba      	ldrh	r2, [r7, #4]
 80075cc:	89fb      	ldrh	r3, [r7, #14]
 80075ce:	4413      	add	r3, r2
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	b21b      	sxth	r3, r3
 80075d4:	883a      	ldrh	r2, [r7, #0]
 80075d6:	4619      	mov	r1, r3
 80075d8:	f7ff fbc0 	bl	8006d5c <hagl_put_pixel>
    hagl_put_pixel(xc + y, yc - x, color);
 80075dc:	88fa      	ldrh	r2, [r7, #6]
 80075de:	89bb      	ldrh	r3, [r7, #12]
 80075e0:	4413      	add	r3, r2
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	b218      	sxth	r0, r3
 80075e6:	88ba      	ldrh	r2, [r7, #4]
 80075e8:	89fb      	ldrh	r3, [r7, #14]
 80075ea:	1ad3      	subs	r3, r2, r3
 80075ec:	b29b      	uxth	r3, r3
 80075ee:	b21b      	sxth	r3, r3
 80075f0:	883a      	ldrh	r2, [r7, #0]
 80075f2:	4619      	mov	r1, r3
 80075f4:	f7ff fbb2 	bl	8006d5c <hagl_put_pixel>
    hagl_put_pixel(xc - y, yc - x, color);
 80075f8:	88fa      	ldrh	r2, [r7, #6]
 80075fa:	89bb      	ldrh	r3, [r7, #12]
 80075fc:	1ad3      	subs	r3, r2, r3
 80075fe:	b29b      	uxth	r3, r3
 8007600:	b218      	sxth	r0, r3
 8007602:	88ba      	ldrh	r2, [r7, #4]
 8007604:	89fb      	ldrh	r3, [r7, #14]
 8007606:	1ad3      	subs	r3, r2, r3
 8007608:	b29b      	uxth	r3, r3
 800760a:	b21b      	sxth	r3, r3
 800760c:	883a      	ldrh	r2, [r7, #0]
 800760e:	4619      	mov	r1, r3
 8007610:	f7ff fba4 	bl	8006d5c <hagl_put_pixel>

    while (y >= x) {
 8007614:	e097      	b.n	8007746 <hagl_draw_circle+0x246>
        x++;
 8007616:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800761a:	b29b      	uxth	r3, r3
 800761c:	3301      	adds	r3, #1
 800761e:	b29b      	uxth	r3, r3
 8007620:	81fb      	strh	r3, [r7, #14]

        if (d > 0) {
 8007622:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8007626:	2b00      	cmp	r3, #0
 8007628:	dd14      	ble.n	8007654 <hagl_draw_circle+0x154>
            y--;
 800762a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800762e:	b29b      	uxth	r3, r3
 8007630:	3b01      	subs	r3, #1
 8007632:	b29b      	uxth	r3, r3
 8007634:	81bb      	strh	r3, [r7, #12]
            d = d + 4 * (x - y) + 10;
 8007636:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800763a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800763e:	1ad3      	subs	r3, r2, r3
 8007640:	b29b      	uxth	r3, r3
 8007642:	009b      	lsls	r3, r3, #2
 8007644:	b29a      	uxth	r2, r3
 8007646:	897b      	ldrh	r3, [r7, #10]
 8007648:	4413      	add	r3, r2
 800764a:	b29b      	uxth	r3, r3
 800764c:	330a      	adds	r3, #10
 800764e:	b29b      	uxth	r3, r3
 8007650:	817b      	strh	r3, [r7, #10]
 8007652:	e008      	b.n	8007666 <hagl_draw_circle+0x166>
        } else {
            d = d + 4 * x + 6;
 8007654:	89fb      	ldrh	r3, [r7, #14]
 8007656:	009b      	lsls	r3, r3, #2
 8007658:	b29a      	uxth	r2, r3
 800765a:	897b      	ldrh	r3, [r7, #10]
 800765c:	4413      	add	r3, r2
 800765e:	b29b      	uxth	r3, r3
 8007660:	3306      	adds	r3, #6
 8007662:	b29b      	uxth	r3, r3
 8007664:	817b      	strh	r3, [r7, #10]
        }

        hagl_put_pixel(xc + x, yc + y, color);
 8007666:	88fa      	ldrh	r2, [r7, #6]
 8007668:	89fb      	ldrh	r3, [r7, #14]
 800766a:	4413      	add	r3, r2
 800766c:	b29b      	uxth	r3, r3
 800766e:	b218      	sxth	r0, r3
 8007670:	88ba      	ldrh	r2, [r7, #4]
 8007672:	89bb      	ldrh	r3, [r7, #12]
 8007674:	4413      	add	r3, r2
 8007676:	b29b      	uxth	r3, r3
 8007678:	b21b      	sxth	r3, r3
 800767a:	883a      	ldrh	r2, [r7, #0]
 800767c:	4619      	mov	r1, r3
 800767e:	f7ff fb6d 	bl	8006d5c <hagl_put_pixel>
        hagl_put_pixel(xc - x, yc + y, color);
 8007682:	88fa      	ldrh	r2, [r7, #6]
 8007684:	89fb      	ldrh	r3, [r7, #14]
 8007686:	1ad3      	subs	r3, r2, r3
 8007688:	b29b      	uxth	r3, r3
 800768a:	b218      	sxth	r0, r3
 800768c:	88ba      	ldrh	r2, [r7, #4]
 800768e:	89bb      	ldrh	r3, [r7, #12]
 8007690:	4413      	add	r3, r2
 8007692:	b29b      	uxth	r3, r3
 8007694:	b21b      	sxth	r3, r3
 8007696:	883a      	ldrh	r2, [r7, #0]
 8007698:	4619      	mov	r1, r3
 800769a:	f7ff fb5f 	bl	8006d5c <hagl_put_pixel>
        hagl_put_pixel(xc + x, yc - y, color);
 800769e:	88fa      	ldrh	r2, [r7, #6]
 80076a0:	89fb      	ldrh	r3, [r7, #14]
 80076a2:	4413      	add	r3, r2
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	b218      	sxth	r0, r3
 80076a8:	88ba      	ldrh	r2, [r7, #4]
 80076aa:	89bb      	ldrh	r3, [r7, #12]
 80076ac:	1ad3      	subs	r3, r2, r3
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	b21b      	sxth	r3, r3
 80076b2:	883a      	ldrh	r2, [r7, #0]
 80076b4:	4619      	mov	r1, r3
 80076b6:	f7ff fb51 	bl	8006d5c <hagl_put_pixel>
        hagl_put_pixel(xc - x, yc - y, color);
 80076ba:	88fa      	ldrh	r2, [r7, #6]
 80076bc:	89fb      	ldrh	r3, [r7, #14]
 80076be:	1ad3      	subs	r3, r2, r3
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	b218      	sxth	r0, r3
 80076c4:	88ba      	ldrh	r2, [r7, #4]
 80076c6:	89bb      	ldrh	r3, [r7, #12]
 80076c8:	1ad3      	subs	r3, r2, r3
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	b21b      	sxth	r3, r3
 80076ce:	883a      	ldrh	r2, [r7, #0]
 80076d0:	4619      	mov	r1, r3
 80076d2:	f7ff fb43 	bl	8006d5c <hagl_put_pixel>
        hagl_put_pixel(xc + y, yc + x, color);
 80076d6:	88fa      	ldrh	r2, [r7, #6]
 80076d8:	89bb      	ldrh	r3, [r7, #12]
 80076da:	4413      	add	r3, r2
 80076dc:	b29b      	uxth	r3, r3
 80076de:	b218      	sxth	r0, r3
 80076e0:	88ba      	ldrh	r2, [r7, #4]
 80076e2:	89fb      	ldrh	r3, [r7, #14]
 80076e4:	4413      	add	r3, r2
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	b21b      	sxth	r3, r3
 80076ea:	883a      	ldrh	r2, [r7, #0]
 80076ec:	4619      	mov	r1, r3
 80076ee:	f7ff fb35 	bl	8006d5c <hagl_put_pixel>
        hagl_put_pixel(xc - y, yc + x, color);
 80076f2:	88fa      	ldrh	r2, [r7, #6]
 80076f4:	89bb      	ldrh	r3, [r7, #12]
 80076f6:	1ad3      	subs	r3, r2, r3
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	b218      	sxth	r0, r3
 80076fc:	88ba      	ldrh	r2, [r7, #4]
 80076fe:	89fb      	ldrh	r3, [r7, #14]
 8007700:	4413      	add	r3, r2
 8007702:	b29b      	uxth	r3, r3
 8007704:	b21b      	sxth	r3, r3
 8007706:	883a      	ldrh	r2, [r7, #0]
 8007708:	4619      	mov	r1, r3
 800770a:	f7ff fb27 	bl	8006d5c <hagl_put_pixel>
        hagl_put_pixel(xc + y, yc - x, color);
 800770e:	88fa      	ldrh	r2, [r7, #6]
 8007710:	89bb      	ldrh	r3, [r7, #12]
 8007712:	4413      	add	r3, r2
 8007714:	b29b      	uxth	r3, r3
 8007716:	b218      	sxth	r0, r3
 8007718:	88ba      	ldrh	r2, [r7, #4]
 800771a:	89fb      	ldrh	r3, [r7, #14]
 800771c:	1ad3      	subs	r3, r2, r3
 800771e:	b29b      	uxth	r3, r3
 8007720:	b21b      	sxth	r3, r3
 8007722:	883a      	ldrh	r2, [r7, #0]
 8007724:	4619      	mov	r1, r3
 8007726:	f7ff fb19 	bl	8006d5c <hagl_put_pixel>
        hagl_put_pixel(xc - y, yc - x, color);
 800772a:	88fa      	ldrh	r2, [r7, #6]
 800772c:	89bb      	ldrh	r3, [r7, #12]
 800772e:	1ad3      	subs	r3, r2, r3
 8007730:	b29b      	uxth	r3, r3
 8007732:	b218      	sxth	r0, r3
 8007734:	88ba      	ldrh	r2, [r7, #4]
 8007736:	89fb      	ldrh	r3, [r7, #14]
 8007738:	1ad3      	subs	r3, r2, r3
 800773a:	b29b      	uxth	r3, r3
 800773c:	b21b      	sxth	r3, r3
 800773e:	883a      	ldrh	r2, [r7, #0]
 8007740:	4619      	mov	r1, r3
 8007742:	f7ff fb0b 	bl	8006d5c <hagl_put_pixel>
    while (y >= x) {
 8007746:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800774a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800774e:	429a      	cmp	r2, r3
 8007750:	f6bf af61 	bge.w	8007616 <hagl_draw_circle+0x116>
    }
}
 8007754:	bf00      	nop
 8007756:	bf00      	nop
 8007758:	3714      	adds	r7, #20
 800775a:	46bd      	mov	sp, r7
 800775c:	bd90      	pop	{r4, r7, pc}

0800775e <hagl_fill_circle>:

void hagl_fill_circle(int16_t x0, int16_t y0, int16_t r, color_t color) {
 800775e:	b590      	push	{r4, r7, lr}
 8007760:	b085      	sub	sp, #20
 8007762:	af00      	add	r7, sp, #0
 8007764:	4604      	mov	r4, r0
 8007766:	4608      	mov	r0, r1
 8007768:	4611      	mov	r1, r2
 800776a:	461a      	mov	r2, r3
 800776c:	4623      	mov	r3, r4
 800776e:	80fb      	strh	r3, [r7, #6]
 8007770:	4603      	mov	r3, r0
 8007772:	80bb      	strh	r3, [r7, #4]
 8007774:	460b      	mov	r3, r1
 8007776:	807b      	strh	r3, [r7, #2]
 8007778:	4613      	mov	r3, r2
 800777a:	803b      	strh	r3, [r7, #0]
    int16_t x = 0;
 800777c:	2300      	movs	r3, #0
 800777e:	81fb      	strh	r3, [r7, #14]
    int16_t y = r;
 8007780:	887b      	ldrh	r3, [r7, #2]
 8007782:	81bb      	strh	r3, [r7, #12]
    int16_t d = 3 - 2 * r;
 8007784:	887b      	ldrh	r3, [r7, #2]
 8007786:	005b      	lsls	r3, r3, #1
 8007788:	b29b      	uxth	r3, r3
 800778a:	f1c3 0303 	rsb	r3, r3, #3
 800778e:	b29b      	uxth	r3, r3
 8007790:	817b      	strh	r3, [r7, #10]

    while (y >= x) {
 8007792:	e067      	b.n	8007864 <hagl_fill_circle+0x106>
        hagl_draw_hline(x0 - x, y0 + y, x * 2, color);
 8007794:	88fa      	ldrh	r2, [r7, #6]
 8007796:	89fb      	ldrh	r3, [r7, #14]
 8007798:	1ad3      	subs	r3, r2, r3
 800779a:	b29b      	uxth	r3, r3
 800779c:	b218      	sxth	r0, r3
 800779e:	88ba      	ldrh	r2, [r7, #4]
 80077a0:	89bb      	ldrh	r3, [r7, #12]
 80077a2:	4413      	add	r3, r2
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	b219      	sxth	r1, r3
 80077a8:	89fb      	ldrh	r3, [r7, #14]
 80077aa:	005b      	lsls	r3, r3, #1
 80077ac:	b29a      	uxth	r2, r3
 80077ae:	883b      	ldrh	r3, [r7, #0]
 80077b0:	f7ff fb06 	bl	8006dc0 <hagl_draw_hline>
        hagl_draw_hline(x0 - x, y0 - y, x * 2, color);
 80077b4:	88fa      	ldrh	r2, [r7, #6]
 80077b6:	89fb      	ldrh	r3, [r7, #14]
 80077b8:	1ad3      	subs	r3, r2, r3
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	b218      	sxth	r0, r3
 80077be:	88ba      	ldrh	r2, [r7, #4]
 80077c0:	89bb      	ldrh	r3, [r7, #12]
 80077c2:	1ad3      	subs	r3, r2, r3
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	b219      	sxth	r1, r3
 80077c8:	89fb      	ldrh	r3, [r7, #14]
 80077ca:	005b      	lsls	r3, r3, #1
 80077cc:	b29a      	uxth	r2, r3
 80077ce:	883b      	ldrh	r3, [r7, #0]
 80077d0:	f7ff faf6 	bl	8006dc0 <hagl_draw_hline>
        hagl_draw_hline(x0 - y, y0 + x, y * 2, color);
 80077d4:	88fa      	ldrh	r2, [r7, #6]
 80077d6:	89bb      	ldrh	r3, [r7, #12]
 80077d8:	1ad3      	subs	r3, r2, r3
 80077da:	b29b      	uxth	r3, r3
 80077dc:	b218      	sxth	r0, r3
 80077de:	88ba      	ldrh	r2, [r7, #4]
 80077e0:	89fb      	ldrh	r3, [r7, #14]
 80077e2:	4413      	add	r3, r2
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	b219      	sxth	r1, r3
 80077e8:	89bb      	ldrh	r3, [r7, #12]
 80077ea:	005b      	lsls	r3, r3, #1
 80077ec:	b29a      	uxth	r2, r3
 80077ee:	883b      	ldrh	r3, [r7, #0]
 80077f0:	f7ff fae6 	bl	8006dc0 <hagl_draw_hline>
        hagl_draw_hline(x0 - y, y0 - x, y * 2, color);
 80077f4:	88fa      	ldrh	r2, [r7, #6]
 80077f6:	89bb      	ldrh	r3, [r7, #12]
 80077f8:	1ad3      	subs	r3, r2, r3
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	b218      	sxth	r0, r3
 80077fe:	88ba      	ldrh	r2, [r7, #4]
 8007800:	89fb      	ldrh	r3, [r7, #14]
 8007802:	1ad3      	subs	r3, r2, r3
 8007804:	b29b      	uxth	r3, r3
 8007806:	b219      	sxth	r1, r3
 8007808:	89bb      	ldrh	r3, [r7, #12]
 800780a:	005b      	lsls	r3, r3, #1
 800780c:	b29a      	uxth	r2, r3
 800780e:	883b      	ldrh	r3, [r7, #0]
 8007810:	f7ff fad6 	bl	8006dc0 <hagl_draw_hline>
        x++;
 8007814:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007818:	b29b      	uxth	r3, r3
 800781a:	3301      	adds	r3, #1
 800781c:	b29b      	uxth	r3, r3
 800781e:	81fb      	strh	r3, [r7, #14]

        if (d > 0) {
 8007820:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8007824:	2b00      	cmp	r3, #0
 8007826:	dd14      	ble.n	8007852 <hagl_fill_circle+0xf4>
            y--;
 8007828:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800782c:	b29b      	uxth	r3, r3
 800782e:	3b01      	subs	r3, #1
 8007830:	b29b      	uxth	r3, r3
 8007832:	81bb      	strh	r3, [r7, #12]
            d = d + 4 * (x - y) + 10;
 8007834:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8007838:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800783c:	1ad3      	subs	r3, r2, r3
 800783e:	b29b      	uxth	r3, r3
 8007840:	009b      	lsls	r3, r3, #2
 8007842:	b29a      	uxth	r2, r3
 8007844:	897b      	ldrh	r3, [r7, #10]
 8007846:	4413      	add	r3, r2
 8007848:	b29b      	uxth	r3, r3
 800784a:	330a      	adds	r3, #10
 800784c:	b29b      	uxth	r3, r3
 800784e:	817b      	strh	r3, [r7, #10]
 8007850:	e008      	b.n	8007864 <hagl_fill_circle+0x106>
        } else {
            d = d + 4 * x + 6;
 8007852:	89fb      	ldrh	r3, [r7, #14]
 8007854:	009b      	lsls	r3, r3, #2
 8007856:	b29a      	uxth	r2, r3
 8007858:	897b      	ldrh	r3, [r7, #10]
 800785a:	4413      	add	r3, r2
 800785c:	b29b      	uxth	r3, r3
 800785e:	3306      	adds	r3, #6
 8007860:	b29b      	uxth	r3, r3
 8007862:	817b      	strh	r3, [r7, #10]
    while (y >= x) {
 8007864:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8007868:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800786c:	429a      	cmp	r2, r3
 800786e:	da91      	bge.n	8007794 <hagl_fill_circle+0x36>
        }
    }
}
 8007870:	bf00      	nop
 8007872:	bf00      	nop
 8007874:	3714      	adds	r7, #20
 8007876:	46bd      	mov	sp, r7
 8007878:	bd90      	pop	{r4, r7, pc}

0800787a <hagl_draw_polygon>:
        hagl_draw_hline(x0 - wx, y0 + wy, wx * 2, color);
    }
}


void hagl_draw_polygon(int16_t amount, int16_t *vertices, color_t color) {
 800787a:	b590      	push	{r4, r7, lr}
 800787c:	b087      	sub	sp, #28
 800787e:	af02      	add	r7, sp, #8
 8007880:	4603      	mov	r3, r0
 8007882:	6039      	str	r1, [r7, #0]
 8007884:	80fb      	strh	r3, [r7, #6]
 8007886:	4613      	mov	r3, r2
 8007888:	80bb      	strh	r3, [r7, #4]

    for(int16_t i = 0; i < amount - 1; i++) {
 800788a:	2300      	movs	r3, #0
 800788c:	81fb      	strh	r3, [r7, #14]
 800788e:	e02a      	b.n	80078e6 <hagl_draw_polygon+0x6c>
        hagl_draw_line(
            vertices[(i << 1 ) + 0],
 8007890:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	683a      	ldr	r2, [r7, #0]
 8007898:	4413      	add	r3, r2
        hagl_draw_line(
 800789a:	f9b3 0000 	ldrsh.w	r0, [r3]
            vertices[(i << 1 ) + 1],
 800789e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80078a2:	009b      	lsls	r3, r3, #2
 80078a4:	3302      	adds	r3, #2
 80078a6:	683a      	ldr	r2, [r7, #0]
 80078a8:	4413      	add	r3, r2
        hagl_draw_line(
 80078aa:	f9b3 1000 	ldrsh.w	r1, [r3]
            vertices[(i << 1 ) + 2],
 80078ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80078b2:	3301      	adds	r3, #1
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	683a      	ldr	r2, [r7, #0]
 80078b8:	4413      	add	r3, r2
        hagl_draw_line(
 80078ba:	f9b3 4000 	ldrsh.w	r4, [r3]
            vertices[(i << 1 ) + 3],
 80078be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80078c2:	009b      	lsls	r3, r3, #2
 80078c4:	3306      	adds	r3, #6
 80078c6:	683a      	ldr	r2, [r7, #0]
 80078c8:	4413      	add	r3, r2
        hagl_draw_line(
 80078ca:	f9b3 2000 	ldrsh.w	r2, [r3]
 80078ce:	88bb      	ldrh	r3, [r7, #4]
 80078d0:	9300      	str	r3, [sp, #0]
 80078d2:	4613      	mov	r3, r2
 80078d4:	4622      	mov	r2, r4
 80078d6:	f7ff fab9 	bl	8006e4c <hagl_draw_line>
    for(int16_t i = 0; i < amount - 1; i++) {
 80078da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80078de:	b29b      	uxth	r3, r3
 80078e0:	3301      	adds	r3, #1
 80078e2:	b29b      	uxth	r3, r3
 80078e4:	81fb      	strh	r3, [r7, #14]
 80078e6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80078ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078ee:	3b01      	subs	r3, #1
 80078f0:	429a      	cmp	r2, r3
 80078f2:	dbcd      	blt.n	8007890 <hagl_draw_polygon+0x16>
            color
        );
    }
    hagl_draw_line(
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	f9b3 0000 	ldrsh.w	r0, [r3]
        vertices[0],
        vertices[1],
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	3302      	adds	r3, #2
    hagl_draw_line(
 80078fe:	f9b3 1000 	ldrsh.w	r1, [r3]
        vertices[(amount <<1 ) - 2],
 8007902:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007906:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800790a:	3b01      	subs	r3, #1
 800790c:	009b      	lsls	r3, r3, #2
 800790e:	683a      	ldr	r2, [r7, #0]
 8007910:	4413      	add	r3, r2
    hagl_draw_line(
 8007912:	f9b3 4000 	ldrsh.w	r4, [r3]
        vertices[(amount <<1 ) - 1],
 8007916:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800791a:	009b      	lsls	r3, r3, #2
 800791c:	3b02      	subs	r3, #2
 800791e:	683a      	ldr	r2, [r7, #0]
 8007920:	4413      	add	r3, r2
    hagl_draw_line(
 8007922:	f9b3 2000 	ldrsh.w	r2, [r3]
 8007926:	88bb      	ldrh	r3, [r7, #4]
 8007928:	9300      	str	r3, [sp, #0]
 800792a:	4613      	mov	r3, r2
 800792c:	4622      	mov	r2, r4
 800792e:	f7ff fa8d 	bl	8006e4c <hagl_draw_line>
        color
    );
}
 8007932:	bf00      	nop
 8007934:	3714      	adds	r7, #20
 8007936:	46bd      	mov	sp, r7
 8007938:	bd90      	pop	{r4, r7, pc}

0800793a <hagl_fill_polygon>:

/* Adapted from  http://alienryderflex.com/polygon_fill/ */
void hagl_fill_polygon(int16_t amount, int16_t *vertices, color_t color) {
 800793a:	b580      	push	{r7, lr}
 800793c:	b0ac      	sub	sp, #176	@ 0xb0
 800793e:	af00      	add	r7, sp, #0
 8007940:	4603      	mov	r3, r0
 8007942:	6039      	str	r1, [r7, #0]
 8007944:	80fb      	strh	r3, [r7, #6]
 8007946:	4613      	mov	r3, r2
 8007948:	80bb      	strh	r3, [r7, #4]
    float x0;
    float y0;
    float x1;
    float y1;

    int16_t miny = DISPLAY_HEIGHT;
 800794a:	2380      	movs	r3, #128	@ 0x80
 800794c:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
    int16_t maxy = 0;
 8007950:	2300      	movs	r3, #0
 8007952:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa

    for (uint8_t i = 0; i < amount; i++) {
 8007956:	2300      	movs	r3, #0
 8007958:	f887 30a9 	strb.w	r3, [r7, #169]	@ 0xa9
 800795c:	e02e      	b.n	80079bc <hagl_fill_polygon+0x82>
        if (miny > vertices[(i << 1) + 1]) {
 800795e:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8007962:	009b      	lsls	r3, r3, #2
 8007964:	3302      	adds	r3, #2
 8007966:	683a      	ldr	r2, [r7, #0]
 8007968:	4413      	add	r3, r2
 800796a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800796e:	f9b7 20ac 	ldrsh.w	r2, [r7, #172]	@ 0xac
 8007972:	429a      	cmp	r2, r3
 8007974:	dd08      	ble.n	8007988 <hagl_fill_polygon+0x4e>
            miny = vertices[(i << 1) + 1];
 8007976:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 800797a:	009b      	lsls	r3, r3, #2
 800797c:	3302      	adds	r3, #2
 800797e:	683a      	ldr	r2, [r7, #0]
 8007980:	4413      	add	r3, r2
 8007982:	881b      	ldrh	r3, [r3, #0]
 8007984:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
        }
        if (maxy < vertices[(i << 1) + 1]) {
 8007988:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	3302      	adds	r3, #2
 8007990:	683a      	ldr	r2, [r7, #0]
 8007992:	4413      	add	r3, r2
 8007994:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007998:	f9b7 20aa 	ldrsh.w	r2, [r7, #170]	@ 0xaa
 800799c:	429a      	cmp	r2, r3
 800799e:	da08      	bge.n	80079b2 <hagl_fill_polygon+0x78>
            maxy = vertices[(i << 1) + 1];
 80079a0:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 80079a4:	009b      	lsls	r3, r3, #2
 80079a6:	3302      	adds	r3, #2
 80079a8:	683a      	ldr	r2, [r7, #0]
 80079aa:	4413      	add	r3, r2
 80079ac:	881b      	ldrh	r3, [r3, #0]
 80079ae:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
    for (uint8_t i = 0; i < amount; i++) {
 80079b2:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 80079b6:	3301      	adds	r3, #1
 80079b8:	f887 30a9 	strb.w	r3, [r7, #169]	@ 0xa9
 80079bc:	f897 20a9 	ldrb.w	r2, [r7, #169]	@ 0xa9
 80079c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80079c4:	429a      	cmp	r2, r3
 80079c6:	dbca      	blt.n	800795e <hagl_fill_polygon+0x24>
        }
    }

    /*  Loop through the rows of the image. */
    for (y = miny; y < maxy; y++) {
 80079c8:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	@ 0xac
 80079cc:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 80079d0:	e144      	b.n	8007c5c <hagl_fill_polygon+0x322>

        /*  Build a list of nodes. */
        int16_t count = 0;
 80079d2:	2300      	movs	r3, #0
 80079d4:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
        int16_t j = amount - 1;
 80079d8:	88fb      	ldrh	r3, [r7, #6]
 80079da:	3b01      	subs	r3, #1
 80079dc:	b29b      	uxth	r3, r3
 80079de:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4

        for (int16_t i = 0; i < amount; i++) {
 80079e2:	2300      	movs	r3, #0
 80079e4:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
 80079e8:	e0a6      	b.n	8007b38 <hagl_fill_polygon+0x1fe>
            x0 = vertices[(i << 1) + 0];
 80079ea:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 80079ee:	009b      	lsls	r3, r3, #2
 80079f0:	683a      	ldr	r2, [r7, #0]
 80079f2:	4413      	add	r3, r2
 80079f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80079f8:	ee07 3a90 	vmov	s15, r3
 80079fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a00:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            y0 = vertices[(i << 1) + 1];
 8007a04:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 8007a08:	009b      	lsls	r3, r3, #2
 8007a0a:	3302      	adds	r3, #2
 8007a0c:	683a      	ldr	r2, [r7, #0]
 8007a0e:	4413      	add	r3, r2
 8007a10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007a14:	ee07 3a90 	vmov	s15, r3
 8007a18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a1c:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            x1 = vertices[(j << 1) + 0];
 8007a20:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	@ 0xa4
 8007a24:	009b      	lsls	r3, r3, #2
 8007a26:	683a      	ldr	r2, [r7, #0]
 8007a28:	4413      	add	r3, r2
 8007a2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007a2e:	ee07 3a90 	vmov	s15, r3
 8007a32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a36:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            y1 = vertices[(j << 1) + 1];
 8007a3a:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	@ 0xa4
 8007a3e:	009b      	lsls	r3, r3, #2
 8007a40:	3302      	adds	r3, #2
 8007a42:	683a      	ldr	r2, [r7, #0]
 8007a44:	4413      	add	r3, r2
 8007a46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007a4a:	ee07 3a90 	vmov	s15, r3
 8007a4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a52:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

            if (
                (y0 < (float)y && y1 >= (float)y) ||
 8007a56:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007a5a:	ee07 3a90 	vmov	s15, r3
 8007a5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            if (
 8007a62:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8007a66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007a6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a6e:	d50c      	bpl.n	8007a8a <hagl_fill_polygon+0x150>
                (y0 < (float)y && y1 >= (float)y) ||
 8007a70:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007a74:	ee07 3a90 	vmov	s15, r3
 8007a78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a7c:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8007a80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007a84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a88:	da19      	bge.n	8007abe <hagl_fill_polygon+0x184>
                (y1 < (float)y && y0 >= (float)y)
 8007a8a:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007a8e:	ee07 3a90 	vmov	s15, r3
 8007a92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
                (y0 < (float)y && y1 >= (float)y) ||
 8007a96:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8007a9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007aa2:	d53e      	bpl.n	8007b22 <hagl_fill_polygon+0x1e8>
                (y1 < (float)y && y0 >= (float)y)
 8007aa4:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007aa8:	ee07 3a90 	vmov	s15, r3
 8007aac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ab0:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8007ab4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007abc:	db31      	blt.n	8007b22 <hagl_fill_polygon+0x1e8>
            ) {
                nodes[count] = (int16_t)(x0 + (y - y0) / (y1 - y0) * (x1 - x0));
 8007abe:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007ac2:	ee07 3a90 	vmov	s15, r3
 8007ac6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007aca:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8007ace:	ee77 6a67 	vsub.f32	s13, s14, s15
 8007ad2:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8007ad6:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8007ada:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007ade:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ae2:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8007ae6:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8007aea:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007aee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007af2:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8007af6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007afa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007afe:	ee17 3a90 	vmov	r3, s15
 8007b02:	b21a      	sxth	r2, r3
 8007b04:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8007b08:	b292      	uxth	r2, r2
 8007b0a:	005b      	lsls	r3, r3, #1
 8007b0c:	33b0      	adds	r3, #176	@ 0xb0
 8007b0e:	443b      	add	r3, r7
 8007b10:	f823 2ca8 	strh.w	r2, [r3, #-168]
                count++;
 8007b14:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	3301      	adds	r3, #1
 8007b1c:	b29b      	uxth	r3, r3
 8007b1e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
            }
            j = i;
 8007b22:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8007b26:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
        for (int16_t i = 0; i < amount; i++) {
 8007b2a:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	3301      	adds	r3, #1
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
 8007b38:	f9b7 20a2 	ldrsh.w	r2, [r7, #162]	@ 0xa2
 8007b3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007b40:	429a      	cmp	r2, r3
 8007b42:	f6ff af52 	blt.w	80079ea <hagl_fill_polygon+0xb0>
        }

        /* Sort the nodes, via a simple “Bubble” sort. */
        int16_t i = 0;
 8007b46:	2300      	movs	r3, #0
 8007b48:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
        while (i < count - 1) {
 8007b4c:	e046      	b.n	8007bdc <hagl_fill_polygon+0x2a2>
            if (nodes[i] > nodes[i + 1]) {
 8007b4e:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007b52:	005b      	lsls	r3, r3, #1
 8007b54:	33b0      	adds	r3, #176	@ 0xb0
 8007b56:	443b      	add	r3, r7
 8007b58:	f833 2ca8 	ldrh.w	r2, [r3, #-168]
 8007b5c:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007b60:	3301      	adds	r3, #1
 8007b62:	005b      	lsls	r3, r3, #1
 8007b64:	33b0      	adds	r3, #176	@ 0xb0
 8007b66:	443b      	add	r3, r7
 8007b68:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007b6c:	429a      	cmp	r2, r3
 8007b6e:	d92e      	bls.n	8007bce <hagl_fill_polygon+0x294>
                int16_t swap = nodes[i];
 8007b70:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007b74:	005b      	lsls	r3, r3, #1
 8007b76:	33b0      	adds	r3, #176	@ 0xb0
 8007b78:	443b      	add	r3, r7
 8007b7a:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007b7e:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
                nodes[i] = nodes[i + 1];
 8007b82:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007b86:	3301      	adds	r3, #1
 8007b88:	f9b7 20a0 	ldrsh.w	r2, [r7, #160]	@ 0xa0
 8007b8c:	005b      	lsls	r3, r3, #1
 8007b8e:	33b0      	adds	r3, #176	@ 0xb0
 8007b90:	443b      	add	r3, r7
 8007b92:	f833 1ca8 	ldrh.w	r1, [r3, #-168]
 8007b96:	0053      	lsls	r3, r2, #1
 8007b98:	33b0      	adds	r3, #176	@ 0xb0
 8007b9a:	443b      	add	r3, r7
 8007b9c:	460a      	mov	r2, r1
 8007b9e:	f823 2ca8 	strh.w	r2, [r3, #-168]
                nodes[i + 1] = swap;
 8007ba2:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 8007bac:	005b      	lsls	r3, r3, #1
 8007bae:	33b0      	adds	r3, #176	@ 0xb0
 8007bb0:	443b      	add	r3, r7
 8007bb2:	f823 2ca8 	strh.w	r2, [r3, #-168]
                if (i) {
 8007bb6:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d00e      	beq.n	8007bdc <hagl_fill_polygon+0x2a2>
                    i--;
 8007bbe:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007bc2:	b29b      	uxth	r3, r3
 8007bc4:	3b01      	subs	r3, #1
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
 8007bcc:	e006      	b.n	8007bdc <hagl_fill_polygon+0x2a2>
                }
            } else {
                i++;
 8007bce:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8007bd2:	b29b      	uxth	r3, r3
 8007bd4:	3301      	adds	r3, #1
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
        while (i < count - 1) {
 8007bdc:	f9b7 20a0 	ldrsh.w	r2, [r7, #160]	@ 0xa0
 8007be0:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8007be4:	3b01      	subs	r3, #1
 8007be6:	429a      	cmp	r2, r3
 8007be8:	dbb1      	blt.n	8007b4e <hagl_fill_polygon+0x214>
            }
        }

        /* Draw lines between nodes. */
        for (int16_t i = 0; i < count; i += 2) {
 8007bea:	2300      	movs	r3, #0
 8007bec:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8007bf0:	e027      	b.n	8007c42 <hagl_fill_polygon+0x308>
            int16_t width = nodes[i + 1] - nodes[i];
 8007bf2:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	005b      	lsls	r3, r3, #1
 8007bfa:	33b0      	adds	r3, #176	@ 0xb0
 8007bfc:	443b      	add	r3, r7
 8007bfe:	f833 2ca8 	ldrh.w	r2, [r3, #-168]
 8007c02:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8007c06:	005b      	lsls	r3, r3, #1
 8007c08:	33b0      	adds	r3, #176	@ 0xb0
 8007c0a:	443b      	add	r3, r7
 8007c0c:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007c10:	1ad3      	subs	r3, r2, r3
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
            hagl_draw_hline(nodes[i], y, width, color);
 8007c18:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8007c1c:	005b      	lsls	r3, r3, #1
 8007c1e:	33b0      	adds	r3, #176	@ 0xb0
 8007c20:	443b      	add	r3, r7
 8007c22:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8007c26:	b218      	sxth	r0, r3
 8007c28:	f8b7 209c 	ldrh.w	r2, [r7, #156]	@ 0x9c
 8007c2c:	88bb      	ldrh	r3, [r7, #4]
 8007c2e:	f9b7 10ae 	ldrsh.w	r1, [r7, #174]	@ 0xae
 8007c32:	f7ff f8c5 	bl	8006dc0 <hagl_draw_hline>
        for (int16_t i = 0; i < count; i += 2) {
 8007c36:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007c3a:	3302      	adds	r3, #2
 8007c3c:	b29b      	uxth	r3, r3
 8007c3e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8007c42:	f9b7 209e 	ldrsh.w	r2, [r7, #158]	@ 0x9e
 8007c46:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	dbd1      	blt.n	8007bf2 <hagl_fill_polygon+0x2b8>
    for (y = miny; y < maxy; y++) {
 8007c4e:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	3301      	adds	r3, #1
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8007c5c:	f9b7 20ae 	ldrsh.w	r2, [r7, #174]	@ 0xae
 8007c60:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8007c64:	429a      	cmp	r2, r3
 8007c66:	f6ff aeb4 	blt.w	80079d2 <hagl_fill_polygon+0x98>
        }
    }
}
 8007c6a:	bf00      	nop
 8007c6c:	bf00      	nop
 8007c6e:	37b0      	adds	r7, #176	@ 0xb0
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}

08007c74 <hagl_draw_triangle>:

void hagl_draw_triangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, color_t color) {
 8007c74:	b590      	push	{r4, r7, lr}
 8007c76:	b087      	sub	sp, #28
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	4604      	mov	r4, r0
 8007c7c:	4608      	mov	r0, r1
 8007c7e:	4611      	mov	r1, r2
 8007c80:	461a      	mov	r2, r3
 8007c82:	4623      	mov	r3, r4
 8007c84:	80fb      	strh	r3, [r7, #6]
 8007c86:	4603      	mov	r3, r0
 8007c88:	80bb      	strh	r3, [r7, #4]
 8007c8a:	460b      	mov	r3, r1
 8007c8c:	807b      	strh	r3, [r7, #2]
 8007c8e:	4613      	mov	r3, r2
 8007c90:	803b      	strh	r3, [r7, #0]
    int16_t vertices[6] = {x0, y0, x1, y1, x2, y2};
 8007c92:	88fb      	ldrh	r3, [r7, #6]
 8007c94:	81bb      	strh	r3, [r7, #12]
 8007c96:	88bb      	ldrh	r3, [r7, #4]
 8007c98:	81fb      	strh	r3, [r7, #14]
 8007c9a:	887b      	ldrh	r3, [r7, #2]
 8007c9c:	823b      	strh	r3, [r7, #16]
 8007c9e:	883b      	ldrh	r3, [r7, #0]
 8007ca0:	827b      	strh	r3, [r7, #18]
 8007ca2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007ca4:	82bb      	strh	r3, [r7, #20]
 8007ca6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007ca8:	82fb      	strh	r3, [r7, #22]
    hagl_draw_polygon(3, vertices, color);
 8007caa:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8007cac:	f107 030c 	add.w	r3, r7, #12
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	2003      	movs	r0, #3
 8007cb4:	f7ff fde1 	bl	800787a <hagl_draw_polygon>
};
 8007cb8:	bf00      	nop
 8007cba:	371c      	adds	r7, #28
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd90      	pop	{r4, r7, pc}

08007cc0 <hagl_fill_triangle>:

void hagl_fill_triangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, color_t color) {
 8007cc0:	b590      	push	{r4, r7, lr}
 8007cc2:	b087      	sub	sp, #28
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	4604      	mov	r4, r0
 8007cc8:	4608      	mov	r0, r1
 8007cca:	4611      	mov	r1, r2
 8007ccc:	461a      	mov	r2, r3
 8007cce:	4623      	mov	r3, r4
 8007cd0:	80fb      	strh	r3, [r7, #6]
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	80bb      	strh	r3, [r7, #4]
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	807b      	strh	r3, [r7, #2]
 8007cda:	4613      	mov	r3, r2
 8007cdc:	803b      	strh	r3, [r7, #0]
    int16_t vertices[6] = {x0, y0, x1, y1, x2, y2};
 8007cde:	88fb      	ldrh	r3, [r7, #6]
 8007ce0:	81bb      	strh	r3, [r7, #12]
 8007ce2:	88bb      	ldrh	r3, [r7, #4]
 8007ce4:	81fb      	strh	r3, [r7, #14]
 8007ce6:	887b      	ldrh	r3, [r7, #2]
 8007ce8:	823b      	strh	r3, [r7, #16]
 8007cea:	883b      	ldrh	r3, [r7, #0]
 8007cec:	827b      	strh	r3, [r7, #18]
 8007cee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007cf0:	82bb      	strh	r3, [r7, #20]
 8007cf2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007cf4:	82fb      	strh	r3, [r7, #22]
    hagl_fill_polygon(3, vertices, color);
 8007cf6:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8007cf8:	f107 030c 	add.w	r3, r7, #12
 8007cfc:	4619      	mov	r1, r3
 8007cfe:	2003      	movs	r0, #3
 8007d00:	f7ff fe1b 	bl	800793a <hagl_fill_polygon>
}
 8007d04:	bf00      	nop
 8007d06:	371c      	adds	r7, #28
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd90      	pop	{r4, r7, pc}

08007d0c <atoi>:
 8007d0c:	220a      	movs	r2, #10
 8007d0e:	2100      	movs	r1, #0
 8007d10:	f000 b87a 	b.w	8007e08 <strtol>

08007d14 <_strtol_l.constprop.0>:
 8007d14:	2b24      	cmp	r3, #36	@ 0x24
 8007d16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d1a:	4686      	mov	lr, r0
 8007d1c:	4690      	mov	r8, r2
 8007d1e:	d801      	bhi.n	8007d24 <_strtol_l.constprop.0+0x10>
 8007d20:	2b01      	cmp	r3, #1
 8007d22:	d106      	bne.n	8007d32 <_strtol_l.constprop.0+0x1e>
 8007d24:	f000 fbfe 	bl	8008524 <__errno>
 8007d28:	2316      	movs	r3, #22
 8007d2a:	6003      	str	r3, [r0, #0]
 8007d2c:	2000      	movs	r0, #0
 8007d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d32:	4834      	ldr	r0, [pc, #208]	@ (8007e04 <_strtol_l.constprop.0+0xf0>)
 8007d34:	460d      	mov	r5, r1
 8007d36:	462a      	mov	r2, r5
 8007d38:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d3c:	5d06      	ldrb	r6, [r0, r4]
 8007d3e:	f016 0608 	ands.w	r6, r6, #8
 8007d42:	d1f8      	bne.n	8007d36 <_strtol_l.constprop.0+0x22>
 8007d44:	2c2d      	cmp	r4, #45	@ 0x2d
 8007d46:	d12d      	bne.n	8007da4 <_strtol_l.constprop.0+0x90>
 8007d48:	782c      	ldrb	r4, [r5, #0]
 8007d4a:	2601      	movs	r6, #1
 8007d4c:	1c95      	adds	r5, r2, #2
 8007d4e:	f033 0210 	bics.w	r2, r3, #16
 8007d52:	d109      	bne.n	8007d68 <_strtol_l.constprop.0+0x54>
 8007d54:	2c30      	cmp	r4, #48	@ 0x30
 8007d56:	d12a      	bne.n	8007dae <_strtol_l.constprop.0+0x9a>
 8007d58:	782a      	ldrb	r2, [r5, #0]
 8007d5a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007d5e:	2a58      	cmp	r2, #88	@ 0x58
 8007d60:	d125      	bne.n	8007dae <_strtol_l.constprop.0+0x9a>
 8007d62:	786c      	ldrb	r4, [r5, #1]
 8007d64:	2310      	movs	r3, #16
 8007d66:	3502      	adds	r5, #2
 8007d68:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007d6c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007d70:	2200      	movs	r2, #0
 8007d72:	fbbc f9f3 	udiv	r9, ip, r3
 8007d76:	4610      	mov	r0, r2
 8007d78:	fb03 ca19 	mls	sl, r3, r9, ip
 8007d7c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007d80:	2f09      	cmp	r7, #9
 8007d82:	d81b      	bhi.n	8007dbc <_strtol_l.constprop.0+0xa8>
 8007d84:	463c      	mov	r4, r7
 8007d86:	42a3      	cmp	r3, r4
 8007d88:	dd27      	ble.n	8007dda <_strtol_l.constprop.0+0xc6>
 8007d8a:	1c57      	adds	r7, r2, #1
 8007d8c:	d007      	beq.n	8007d9e <_strtol_l.constprop.0+0x8a>
 8007d8e:	4581      	cmp	r9, r0
 8007d90:	d320      	bcc.n	8007dd4 <_strtol_l.constprop.0+0xc0>
 8007d92:	d101      	bne.n	8007d98 <_strtol_l.constprop.0+0x84>
 8007d94:	45a2      	cmp	sl, r4
 8007d96:	db1d      	blt.n	8007dd4 <_strtol_l.constprop.0+0xc0>
 8007d98:	fb00 4003 	mla	r0, r0, r3, r4
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007da2:	e7eb      	b.n	8007d7c <_strtol_l.constprop.0+0x68>
 8007da4:	2c2b      	cmp	r4, #43	@ 0x2b
 8007da6:	bf04      	itt	eq
 8007da8:	782c      	ldrbeq	r4, [r5, #0]
 8007daa:	1c95      	addeq	r5, r2, #2
 8007dac:	e7cf      	b.n	8007d4e <_strtol_l.constprop.0+0x3a>
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d1da      	bne.n	8007d68 <_strtol_l.constprop.0+0x54>
 8007db2:	2c30      	cmp	r4, #48	@ 0x30
 8007db4:	bf0c      	ite	eq
 8007db6:	2308      	moveq	r3, #8
 8007db8:	230a      	movne	r3, #10
 8007dba:	e7d5      	b.n	8007d68 <_strtol_l.constprop.0+0x54>
 8007dbc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007dc0:	2f19      	cmp	r7, #25
 8007dc2:	d801      	bhi.n	8007dc8 <_strtol_l.constprop.0+0xb4>
 8007dc4:	3c37      	subs	r4, #55	@ 0x37
 8007dc6:	e7de      	b.n	8007d86 <_strtol_l.constprop.0+0x72>
 8007dc8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007dcc:	2f19      	cmp	r7, #25
 8007dce:	d804      	bhi.n	8007dda <_strtol_l.constprop.0+0xc6>
 8007dd0:	3c57      	subs	r4, #87	@ 0x57
 8007dd2:	e7d8      	b.n	8007d86 <_strtol_l.constprop.0+0x72>
 8007dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8007dd8:	e7e1      	b.n	8007d9e <_strtol_l.constprop.0+0x8a>
 8007dda:	1c53      	adds	r3, r2, #1
 8007ddc:	d108      	bne.n	8007df0 <_strtol_l.constprop.0+0xdc>
 8007dde:	2322      	movs	r3, #34	@ 0x22
 8007de0:	f8ce 3000 	str.w	r3, [lr]
 8007de4:	4660      	mov	r0, ip
 8007de6:	f1b8 0f00 	cmp.w	r8, #0
 8007dea:	d0a0      	beq.n	8007d2e <_strtol_l.constprop.0+0x1a>
 8007dec:	1e69      	subs	r1, r5, #1
 8007dee:	e006      	b.n	8007dfe <_strtol_l.constprop.0+0xea>
 8007df0:	b106      	cbz	r6, 8007df4 <_strtol_l.constprop.0+0xe0>
 8007df2:	4240      	negs	r0, r0
 8007df4:	f1b8 0f00 	cmp.w	r8, #0
 8007df8:	d099      	beq.n	8007d2e <_strtol_l.constprop.0+0x1a>
 8007dfa:	2a00      	cmp	r2, #0
 8007dfc:	d1f6      	bne.n	8007dec <_strtol_l.constprop.0+0xd8>
 8007dfe:	f8c8 1000 	str.w	r1, [r8]
 8007e02:	e794      	b.n	8007d2e <_strtol_l.constprop.0+0x1a>
 8007e04:	08012945 	.word	0x08012945

08007e08 <strtol>:
 8007e08:	4613      	mov	r3, r2
 8007e0a:	460a      	mov	r2, r1
 8007e0c:	4601      	mov	r1, r0
 8007e0e:	4802      	ldr	r0, [pc, #8]	@ (8007e18 <strtol+0x10>)
 8007e10:	6800      	ldr	r0, [r0, #0]
 8007e12:	f7ff bf7f 	b.w	8007d14 <_strtol_l.constprop.0>
 8007e16:	bf00      	nop
 8007e18:	20000220 	.word	0x20000220

08007e1c <_strtoul_l.constprop.0>:
 8007e1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007e20:	4e34      	ldr	r6, [pc, #208]	@ (8007ef4 <_strtoul_l.constprop.0+0xd8>)
 8007e22:	4686      	mov	lr, r0
 8007e24:	460d      	mov	r5, r1
 8007e26:	4628      	mov	r0, r5
 8007e28:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007e2c:	5d37      	ldrb	r7, [r6, r4]
 8007e2e:	f017 0708 	ands.w	r7, r7, #8
 8007e32:	d1f8      	bne.n	8007e26 <_strtoul_l.constprop.0+0xa>
 8007e34:	2c2d      	cmp	r4, #45	@ 0x2d
 8007e36:	d12f      	bne.n	8007e98 <_strtoul_l.constprop.0+0x7c>
 8007e38:	782c      	ldrb	r4, [r5, #0]
 8007e3a:	2701      	movs	r7, #1
 8007e3c:	1c85      	adds	r5, r0, #2
 8007e3e:	f033 0010 	bics.w	r0, r3, #16
 8007e42:	d109      	bne.n	8007e58 <_strtoul_l.constprop.0+0x3c>
 8007e44:	2c30      	cmp	r4, #48	@ 0x30
 8007e46:	d12c      	bne.n	8007ea2 <_strtoul_l.constprop.0+0x86>
 8007e48:	7828      	ldrb	r0, [r5, #0]
 8007e4a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8007e4e:	2858      	cmp	r0, #88	@ 0x58
 8007e50:	d127      	bne.n	8007ea2 <_strtoul_l.constprop.0+0x86>
 8007e52:	786c      	ldrb	r4, [r5, #1]
 8007e54:	2310      	movs	r3, #16
 8007e56:	3502      	adds	r5, #2
 8007e58:	f04f 38ff 	mov.w	r8, #4294967295
 8007e5c:	2600      	movs	r6, #0
 8007e5e:	fbb8 f8f3 	udiv	r8, r8, r3
 8007e62:	fb03 f908 	mul.w	r9, r3, r8
 8007e66:	ea6f 0909 	mvn.w	r9, r9
 8007e6a:	4630      	mov	r0, r6
 8007e6c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8007e70:	f1bc 0f09 	cmp.w	ip, #9
 8007e74:	d81c      	bhi.n	8007eb0 <_strtoul_l.constprop.0+0x94>
 8007e76:	4664      	mov	r4, ip
 8007e78:	42a3      	cmp	r3, r4
 8007e7a:	dd2a      	ble.n	8007ed2 <_strtoul_l.constprop.0+0xb6>
 8007e7c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8007e80:	d007      	beq.n	8007e92 <_strtoul_l.constprop.0+0x76>
 8007e82:	4580      	cmp	r8, r0
 8007e84:	d322      	bcc.n	8007ecc <_strtoul_l.constprop.0+0xb0>
 8007e86:	d101      	bne.n	8007e8c <_strtoul_l.constprop.0+0x70>
 8007e88:	45a1      	cmp	r9, r4
 8007e8a:	db1f      	blt.n	8007ecc <_strtoul_l.constprop.0+0xb0>
 8007e8c:	fb00 4003 	mla	r0, r0, r3, r4
 8007e90:	2601      	movs	r6, #1
 8007e92:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007e96:	e7e9      	b.n	8007e6c <_strtoul_l.constprop.0+0x50>
 8007e98:	2c2b      	cmp	r4, #43	@ 0x2b
 8007e9a:	bf04      	itt	eq
 8007e9c:	782c      	ldrbeq	r4, [r5, #0]
 8007e9e:	1c85      	addeq	r5, r0, #2
 8007ea0:	e7cd      	b.n	8007e3e <_strtoul_l.constprop.0+0x22>
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d1d8      	bne.n	8007e58 <_strtoul_l.constprop.0+0x3c>
 8007ea6:	2c30      	cmp	r4, #48	@ 0x30
 8007ea8:	bf0c      	ite	eq
 8007eaa:	2308      	moveq	r3, #8
 8007eac:	230a      	movne	r3, #10
 8007eae:	e7d3      	b.n	8007e58 <_strtoul_l.constprop.0+0x3c>
 8007eb0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007eb4:	f1bc 0f19 	cmp.w	ip, #25
 8007eb8:	d801      	bhi.n	8007ebe <_strtoul_l.constprop.0+0xa2>
 8007eba:	3c37      	subs	r4, #55	@ 0x37
 8007ebc:	e7dc      	b.n	8007e78 <_strtoul_l.constprop.0+0x5c>
 8007ebe:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8007ec2:	f1bc 0f19 	cmp.w	ip, #25
 8007ec6:	d804      	bhi.n	8007ed2 <_strtoul_l.constprop.0+0xb6>
 8007ec8:	3c57      	subs	r4, #87	@ 0x57
 8007eca:	e7d5      	b.n	8007e78 <_strtoul_l.constprop.0+0x5c>
 8007ecc:	f04f 36ff 	mov.w	r6, #4294967295
 8007ed0:	e7df      	b.n	8007e92 <_strtoul_l.constprop.0+0x76>
 8007ed2:	1c73      	adds	r3, r6, #1
 8007ed4:	d106      	bne.n	8007ee4 <_strtoul_l.constprop.0+0xc8>
 8007ed6:	2322      	movs	r3, #34	@ 0x22
 8007ed8:	f8ce 3000 	str.w	r3, [lr]
 8007edc:	4630      	mov	r0, r6
 8007ede:	b932      	cbnz	r2, 8007eee <_strtoul_l.constprop.0+0xd2>
 8007ee0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ee4:	b107      	cbz	r7, 8007ee8 <_strtoul_l.constprop.0+0xcc>
 8007ee6:	4240      	negs	r0, r0
 8007ee8:	2a00      	cmp	r2, #0
 8007eea:	d0f9      	beq.n	8007ee0 <_strtoul_l.constprop.0+0xc4>
 8007eec:	b106      	cbz	r6, 8007ef0 <_strtoul_l.constprop.0+0xd4>
 8007eee:	1e69      	subs	r1, r5, #1
 8007ef0:	6011      	str	r1, [r2, #0]
 8007ef2:	e7f5      	b.n	8007ee0 <_strtoul_l.constprop.0+0xc4>
 8007ef4:	08012945 	.word	0x08012945

08007ef8 <strtoul>:
 8007ef8:	4613      	mov	r3, r2
 8007efa:	460a      	mov	r2, r1
 8007efc:	4601      	mov	r1, r0
 8007efe:	4802      	ldr	r0, [pc, #8]	@ (8007f08 <strtoul+0x10>)
 8007f00:	6800      	ldr	r0, [r0, #0]
 8007f02:	f7ff bf8b 	b.w	8007e1c <_strtoul_l.constprop.0>
 8007f06:	bf00      	nop
 8007f08:	20000220 	.word	0x20000220

08007f0c <__sflush_r>:
 8007f0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f14:	0716      	lsls	r6, r2, #28
 8007f16:	4605      	mov	r5, r0
 8007f18:	460c      	mov	r4, r1
 8007f1a:	d454      	bmi.n	8007fc6 <__sflush_r+0xba>
 8007f1c:	684b      	ldr	r3, [r1, #4]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	dc02      	bgt.n	8007f28 <__sflush_r+0x1c>
 8007f22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	dd48      	ble.n	8007fba <__sflush_r+0xae>
 8007f28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f2a:	2e00      	cmp	r6, #0
 8007f2c:	d045      	beq.n	8007fba <__sflush_r+0xae>
 8007f2e:	2300      	movs	r3, #0
 8007f30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007f34:	682f      	ldr	r7, [r5, #0]
 8007f36:	6a21      	ldr	r1, [r4, #32]
 8007f38:	602b      	str	r3, [r5, #0]
 8007f3a:	d030      	beq.n	8007f9e <__sflush_r+0x92>
 8007f3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007f3e:	89a3      	ldrh	r3, [r4, #12]
 8007f40:	0759      	lsls	r1, r3, #29
 8007f42:	d505      	bpl.n	8007f50 <__sflush_r+0x44>
 8007f44:	6863      	ldr	r3, [r4, #4]
 8007f46:	1ad2      	subs	r2, r2, r3
 8007f48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007f4a:	b10b      	cbz	r3, 8007f50 <__sflush_r+0x44>
 8007f4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007f4e:	1ad2      	subs	r2, r2, r3
 8007f50:	2300      	movs	r3, #0
 8007f52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f54:	6a21      	ldr	r1, [r4, #32]
 8007f56:	4628      	mov	r0, r5
 8007f58:	47b0      	blx	r6
 8007f5a:	1c43      	adds	r3, r0, #1
 8007f5c:	89a3      	ldrh	r3, [r4, #12]
 8007f5e:	d106      	bne.n	8007f6e <__sflush_r+0x62>
 8007f60:	6829      	ldr	r1, [r5, #0]
 8007f62:	291d      	cmp	r1, #29
 8007f64:	d82b      	bhi.n	8007fbe <__sflush_r+0xb2>
 8007f66:	4a2a      	ldr	r2, [pc, #168]	@ (8008010 <__sflush_r+0x104>)
 8007f68:	410a      	asrs	r2, r1
 8007f6a:	07d6      	lsls	r6, r2, #31
 8007f6c:	d427      	bmi.n	8007fbe <__sflush_r+0xb2>
 8007f6e:	2200      	movs	r2, #0
 8007f70:	6062      	str	r2, [r4, #4]
 8007f72:	04d9      	lsls	r1, r3, #19
 8007f74:	6922      	ldr	r2, [r4, #16]
 8007f76:	6022      	str	r2, [r4, #0]
 8007f78:	d504      	bpl.n	8007f84 <__sflush_r+0x78>
 8007f7a:	1c42      	adds	r2, r0, #1
 8007f7c:	d101      	bne.n	8007f82 <__sflush_r+0x76>
 8007f7e:	682b      	ldr	r3, [r5, #0]
 8007f80:	b903      	cbnz	r3, 8007f84 <__sflush_r+0x78>
 8007f82:	6560      	str	r0, [r4, #84]	@ 0x54
 8007f84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f86:	602f      	str	r7, [r5, #0]
 8007f88:	b1b9      	cbz	r1, 8007fba <__sflush_r+0xae>
 8007f8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f8e:	4299      	cmp	r1, r3
 8007f90:	d002      	beq.n	8007f98 <__sflush_r+0x8c>
 8007f92:	4628      	mov	r0, r5
 8007f94:	f000 fb20 	bl	80085d8 <_free_r>
 8007f98:	2300      	movs	r3, #0
 8007f9a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f9c:	e00d      	b.n	8007fba <__sflush_r+0xae>
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	4628      	mov	r0, r5
 8007fa2:	47b0      	blx	r6
 8007fa4:	4602      	mov	r2, r0
 8007fa6:	1c50      	adds	r0, r2, #1
 8007fa8:	d1c9      	bne.n	8007f3e <__sflush_r+0x32>
 8007faa:	682b      	ldr	r3, [r5, #0]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d0c6      	beq.n	8007f3e <__sflush_r+0x32>
 8007fb0:	2b1d      	cmp	r3, #29
 8007fb2:	d001      	beq.n	8007fb8 <__sflush_r+0xac>
 8007fb4:	2b16      	cmp	r3, #22
 8007fb6:	d11e      	bne.n	8007ff6 <__sflush_r+0xea>
 8007fb8:	602f      	str	r7, [r5, #0]
 8007fba:	2000      	movs	r0, #0
 8007fbc:	e022      	b.n	8008004 <__sflush_r+0xf8>
 8007fbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fc2:	b21b      	sxth	r3, r3
 8007fc4:	e01b      	b.n	8007ffe <__sflush_r+0xf2>
 8007fc6:	690f      	ldr	r7, [r1, #16]
 8007fc8:	2f00      	cmp	r7, #0
 8007fca:	d0f6      	beq.n	8007fba <__sflush_r+0xae>
 8007fcc:	0793      	lsls	r3, r2, #30
 8007fce:	680e      	ldr	r6, [r1, #0]
 8007fd0:	bf08      	it	eq
 8007fd2:	694b      	ldreq	r3, [r1, #20]
 8007fd4:	600f      	str	r7, [r1, #0]
 8007fd6:	bf18      	it	ne
 8007fd8:	2300      	movne	r3, #0
 8007fda:	eba6 0807 	sub.w	r8, r6, r7
 8007fde:	608b      	str	r3, [r1, #8]
 8007fe0:	f1b8 0f00 	cmp.w	r8, #0
 8007fe4:	dde9      	ble.n	8007fba <__sflush_r+0xae>
 8007fe6:	6a21      	ldr	r1, [r4, #32]
 8007fe8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007fea:	4643      	mov	r3, r8
 8007fec:	463a      	mov	r2, r7
 8007fee:	4628      	mov	r0, r5
 8007ff0:	47b0      	blx	r6
 8007ff2:	2800      	cmp	r0, #0
 8007ff4:	dc08      	bgt.n	8008008 <__sflush_r+0xfc>
 8007ff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ffa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ffe:	81a3      	strh	r3, [r4, #12]
 8008000:	f04f 30ff 	mov.w	r0, #4294967295
 8008004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008008:	4407      	add	r7, r0
 800800a:	eba8 0800 	sub.w	r8, r8, r0
 800800e:	e7e7      	b.n	8007fe0 <__sflush_r+0xd4>
 8008010:	dfbffffe 	.word	0xdfbffffe

08008014 <_fflush_r>:
 8008014:	b538      	push	{r3, r4, r5, lr}
 8008016:	690b      	ldr	r3, [r1, #16]
 8008018:	4605      	mov	r5, r0
 800801a:	460c      	mov	r4, r1
 800801c:	b913      	cbnz	r3, 8008024 <_fflush_r+0x10>
 800801e:	2500      	movs	r5, #0
 8008020:	4628      	mov	r0, r5
 8008022:	bd38      	pop	{r3, r4, r5, pc}
 8008024:	b118      	cbz	r0, 800802e <_fflush_r+0x1a>
 8008026:	6a03      	ldr	r3, [r0, #32]
 8008028:	b90b      	cbnz	r3, 800802e <_fflush_r+0x1a>
 800802a:	f000 f8a7 	bl	800817c <__sinit>
 800802e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d0f3      	beq.n	800801e <_fflush_r+0xa>
 8008036:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008038:	07d0      	lsls	r0, r2, #31
 800803a:	d404      	bmi.n	8008046 <_fflush_r+0x32>
 800803c:	0599      	lsls	r1, r3, #22
 800803e:	d402      	bmi.n	8008046 <_fflush_r+0x32>
 8008040:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008042:	f000 fa9a 	bl	800857a <__retarget_lock_acquire_recursive>
 8008046:	4628      	mov	r0, r5
 8008048:	4621      	mov	r1, r4
 800804a:	f7ff ff5f 	bl	8007f0c <__sflush_r>
 800804e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008050:	07da      	lsls	r2, r3, #31
 8008052:	4605      	mov	r5, r0
 8008054:	d4e4      	bmi.n	8008020 <_fflush_r+0xc>
 8008056:	89a3      	ldrh	r3, [r4, #12]
 8008058:	059b      	lsls	r3, r3, #22
 800805a:	d4e1      	bmi.n	8008020 <_fflush_r+0xc>
 800805c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800805e:	f000 fa8d 	bl	800857c <__retarget_lock_release_recursive>
 8008062:	e7dd      	b.n	8008020 <_fflush_r+0xc>

08008064 <std>:
 8008064:	2300      	movs	r3, #0
 8008066:	b510      	push	{r4, lr}
 8008068:	4604      	mov	r4, r0
 800806a:	e9c0 3300 	strd	r3, r3, [r0]
 800806e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008072:	6083      	str	r3, [r0, #8]
 8008074:	8181      	strh	r1, [r0, #12]
 8008076:	6643      	str	r3, [r0, #100]	@ 0x64
 8008078:	81c2      	strh	r2, [r0, #14]
 800807a:	6183      	str	r3, [r0, #24]
 800807c:	4619      	mov	r1, r3
 800807e:	2208      	movs	r2, #8
 8008080:	305c      	adds	r0, #92	@ 0x5c
 8008082:	f000 f991 	bl	80083a8 <memset>
 8008086:	4b0d      	ldr	r3, [pc, #52]	@ (80080bc <std+0x58>)
 8008088:	6263      	str	r3, [r4, #36]	@ 0x24
 800808a:	4b0d      	ldr	r3, [pc, #52]	@ (80080c0 <std+0x5c>)
 800808c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800808e:	4b0d      	ldr	r3, [pc, #52]	@ (80080c4 <std+0x60>)
 8008090:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008092:	4b0d      	ldr	r3, [pc, #52]	@ (80080c8 <std+0x64>)
 8008094:	6323      	str	r3, [r4, #48]	@ 0x30
 8008096:	4b0d      	ldr	r3, [pc, #52]	@ (80080cc <std+0x68>)
 8008098:	6224      	str	r4, [r4, #32]
 800809a:	429c      	cmp	r4, r3
 800809c:	d006      	beq.n	80080ac <std+0x48>
 800809e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80080a2:	4294      	cmp	r4, r2
 80080a4:	d002      	beq.n	80080ac <std+0x48>
 80080a6:	33d0      	adds	r3, #208	@ 0xd0
 80080a8:	429c      	cmp	r4, r3
 80080aa:	d105      	bne.n	80080b8 <std+0x54>
 80080ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80080b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080b4:	f000 ba60 	b.w	8008578 <__retarget_lock_init_recursive>
 80080b8:	bd10      	pop	{r4, pc}
 80080ba:	bf00      	nop
 80080bc:	08008251 	.word	0x08008251
 80080c0:	08008273 	.word	0x08008273
 80080c4:	080082ab 	.word	0x080082ab
 80080c8:	080082cf 	.word	0x080082cf
 80080cc:	2000ae80 	.word	0x2000ae80

080080d0 <stdio_exit_handler>:
 80080d0:	4a02      	ldr	r2, [pc, #8]	@ (80080dc <stdio_exit_handler+0xc>)
 80080d2:	4903      	ldr	r1, [pc, #12]	@ (80080e0 <stdio_exit_handler+0x10>)
 80080d4:	4803      	ldr	r0, [pc, #12]	@ (80080e4 <stdio_exit_handler+0x14>)
 80080d6:	f000 b869 	b.w	80081ac <_fwalk_sglue>
 80080da:	bf00      	nop
 80080dc:	20000214 	.word	0x20000214
 80080e0:	08008015 	.word	0x08008015
 80080e4:	20000224 	.word	0x20000224

080080e8 <cleanup_stdio>:
 80080e8:	6841      	ldr	r1, [r0, #4]
 80080ea:	4b0c      	ldr	r3, [pc, #48]	@ (800811c <cleanup_stdio+0x34>)
 80080ec:	4299      	cmp	r1, r3
 80080ee:	b510      	push	{r4, lr}
 80080f0:	4604      	mov	r4, r0
 80080f2:	d001      	beq.n	80080f8 <cleanup_stdio+0x10>
 80080f4:	f7ff ff8e 	bl	8008014 <_fflush_r>
 80080f8:	68a1      	ldr	r1, [r4, #8]
 80080fa:	4b09      	ldr	r3, [pc, #36]	@ (8008120 <cleanup_stdio+0x38>)
 80080fc:	4299      	cmp	r1, r3
 80080fe:	d002      	beq.n	8008106 <cleanup_stdio+0x1e>
 8008100:	4620      	mov	r0, r4
 8008102:	f7ff ff87 	bl	8008014 <_fflush_r>
 8008106:	68e1      	ldr	r1, [r4, #12]
 8008108:	4b06      	ldr	r3, [pc, #24]	@ (8008124 <cleanup_stdio+0x3c>)
 800810a:	4299      	cmp	r1, r3
 800810c:	d004      	beq.n	8008118 <cleanup_stdio+0x30>
 800810e:	4620      	mov	r0, r4
 8008110:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008114:	f7ff bf7e 	b.w	8008014 <_fflush_r>
 8008118:	bd10      	pop	{r4, pc}
 800811a:	bf00      	nop
 800811c:	2000ae80 	.word	0x2000ae80
 8008120:	2000aee8 	.word	0x2000aee8
 8008124:	2000af50 	.word	0x2000af50

08008128 <global_stdio_init.part.0>:
 8008128:	b510      	push	{r4, lr}
 800812a:	4b0b      	ldr	r3, [pc, #44]	@ (8008158 <global_stdio_init.part.0+0x30>)
 800812c:	4c0b      	ldr	r4, [pc, #44]	@ (800815c <global_stdio_init.part.0+0x34>)
 800812e:	4a0c      	ldr	r2, [pc, #48]	@ (8008160 <global_stdio_init.part.0+0x38>)
 8008130:	601a      	str	r2, [r3, #0]
 8008132:	4620      	mov	r0, r4
 8008134:	2200      	movs	r2, #0
 8008136:	2104      	movs	r1, #4
 8008138:	f7ff ff94 	bl	8008064 <std>
 800813c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008140:	2201      	movs	r2, #1
 8008142:	2109      	movs	r1, #9
 8008144:	f7ff ff8e 	bl	8008064 <std>
 8008148:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800814c:	2202      	movs	r2, #2
 800814e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008152:	2112      	movs	r1, #18
 8008154:	f7ff bf86 	b.w	8008064 <std>
 8008158:	2000afb8 	.word	0x2000afb8
 800815c:	2000ae80 	.word	0x2000ae80
 8008160:	080080d1 	.word	0x080080d1

08008164 <__sfp_lock_acquire>:
 8008164:	4801      	ldr	r0, [pc, #4]	@ (800816c <__sfp_lock_acquire+0x8>)
 8008166:	f000 ba08 	b.w	800857a <__retarget_lock_acquire_recursive>
 800816a:	bf00      	nop
 800816c:	2000afc1 	.word	0x2000afc1

08008170 <__sfp_lock_release>:
 8008170:	4801      	ldr	r0, [pc, #4]	@ (8008178 <__sfp_lock_release+0x8>)
 8008172:	f000 ba03 	b.w	800857c <__retarget_lock_release_recursive>
 8008176:	bf00      	nop
 8008178:	2000afc1 	.word	0x2000afc1

0800817c <__sinit>:
 800817c:	b510      	push	{r4, lr}
 800817e:	4604      	mov	r4, r0
 8008180:	f7ff fff0 	bl	8008164 <__sfp_lock_acquire>
 8008184:	6a23      	ldr	r3, [r4, #32]
 8008186:	b11b      	cbz	r3, 8008190 <__sinit+0x14>
 8008188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800818c:	f7ff bff0 	b.w	8008170 <__sfp_lock_release>
 8008190:	4b04      	ldr	r3, [pc, #16]	@ (80081a4 <__sinit+0x28>)
 8008192:	6223      	str	r3, [r4, #32]
 8008194:	4b04      	ldr	r3, [pc, #16]	@ (80081a8 <__sinit+0x2c>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d1f5      	bne.n	8008188 <__sinit+0xc>
 800819c:	f7ff ffc4 	bl	8008128 <global_stdio_init.part.0>
 80081a0:	e7f2      	b.n	8008188 <__sinit+0xc>
 80081a2:	bf00      	nop
 80081a4:	080080e9 	.word	0x080080e9
 80081a8:	2000afb8 	.word	0x2000afb8

080081ac <_fwalk_sglue>:
 80081ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081b0:	4607      	mov	r7, r0
 80081b2:	4688      	mov	r8, r1
 80081b4:	4614      	mov	r4, r2
 80081b6:	2600      	movs	r6, #0
 80081b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80081bc:	f1b9 0901 	subs.w	r9, r9, #1
 80081c0:	d505      	bpl.n	80081ce <_fwalk_sglue+0x22>
 80081c2:	6824      	ldr	r4, [r4, #0]
 80081c4:	2c00      	cmp	r4, #0
 80081c6:	d1f7      	bne.n	80081b8 <_fwalk_sglue+0xc>
 80081c8:	4630      	mov	r0, r6
 80081ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081ce:	89ab      	ldrh	r3, [r5, #12]
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d907      	bls.n	80081e4 <_fwalk_sglue+0x38>
 80081d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081d8:	3301      	adds	r3, #1
 80081da:	d003      	beq.n	80081e4 <_fwalk_sglue+0x38>
 80081dc:	4629      	mov	r1, r5
 80081de:	4638      	mov	r0, r7
 80081e0:	47c0      	blx	r8
 80081e2:	4306      	orrs	r6, r0
 80081e4:	3568      	adds	r5, #104	@ 0x68
 80081e6:	e7e9      	b.n	80081bc <_fwalk_sglue+0x10>

080081e8 <sniprintf>:
 80081e8:	b40c      	push	{r2, r3}
 80081ea:	b530      	push	{r4, r5, lr}
 80081ec:	4b17      	ldr	r3, [pc, #92]	@ (800824c <sniprintf+0x64>)
 80081ee:	1e0c      	subs	r4, r1, #0
 80081f0:	681d      	ldr	r5, [r3, #0]
 80081f2:	b09d      	sub	sp, #116	@ 0x74
 80081f4:	da08      	bge.n	8008208 <sniprintf+0x20>
 80081f6:	238b      	movs	r3, #139	@ 0x8b
 80081f8:	602b      	str	r3, [r5, #0]
 80081fa:	f04f 30ff 	mov.w	r0, #4294967295
 80081fe:	b01d      	add	sp, #116	@ 0x74
 8008200:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008204:	b002      	add	sp, #8
 8008206:	4770      	bx	lr
 8008208:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800820c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008210:	bf14      	ite	ne
 8008212:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008216:	4623      	moveq	r3, r4
 8008218:	9304      	str	r3, [sp, #16]
 800821a:	9307      	str	r3, [sp, #28]
 800821c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008220:	9002      	str	r0, [sp, #8]
 8008222:	9006      	str	r0, [sp, #24]
 8008224:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008228:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800822a:	ab21      	add	r3, sp, #132	@ 0x84
 800822c:	a902      	add	r1, sp, #8
 800822e:	4628      	mov	r0, r5
 8008230:	9301      	str	r3, [sp, #4]
 8008232:	f000 fb2d 	bl	8008890 <_svfiprintf_r>
 8008236:	1c43      	adds	r3, r0, #1
 8008238:	bfbc      	itt	lt
 800823a:	238b      	movlt	r3, #139	@ 0x8b
 800823c:	602b      	strlt	r3, [r5, #0]
 800823e:	2c00      	cmp	r4, #0
 8008240:	d0dd      	beq.n	80081fe <sniprintf+0x16>
 8008242:	9b02      	ldr	r3, [sp, #8]
 8008244:	2200      	movs	r2, #0
 8008246:	701a      	strb	r2, [r3, #0]
 8008248:	e7d9      	b.n	80081fe <sniprintf+0x16>
 800824a:	bf00      	nop
 800824c:	20000220 	.word	0x20000220

08008250 <__sread>:
 8008250:	b510      	push	{r4, lr}
 8008252:	460c      	mov	r4, r1
 8008254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008258:	f000 f940 	bl	80084dc <_read_r>
 800825c:	2800      	cmp	r0, #0
 800825e:	bfab      	itete	ge
 8008260:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008262:	89a3      	ldrhlt	r3, [r4, #12]
 8008264:	181b      	addge	r3, r3, r0
 8008266:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800826a:	bfac      	ite	ge
 800826c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800826e:	81a3      	strhlt	r3, [r4, #12]
 8008270:	bd10      	pop	{r4, pc}

08008272 <__swrite>:
 8008272:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008276:	461f      	mov	r7, r3
 8008278:	898b      	ldrh	r3, [r1, #12]
 800827a:	05db      	lsls	r3, r3, #23
 800827c:	4605      	mov	r5, r0
 800827e:	460c      	mov	r4, r1
 8008280:	4616      	mov	r6, r2
 8008282:	d505      	bpl.n	8008290 <__swrite+0x1e>
 8008284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008288:	2302      	movs	r3, #2
 800828a:	2200      	movs	r2, #0
 800828c:	f000 f914 	bl	80084b8 <_lseek_r>
 8008290:	89a3      	ldrh	r3, [r4, #12]
 8008292:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008296:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800829a:	81a3      	strh	r3, [r4, #12]
 800829c:	4632      	mov	r2, r6
 800829e:	463b      	mov	r3, r7
 80082a0:	4628      	mov	r0, r5
 80082a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80082a6:	f000 b92b 	b.w	8008500 <_write_r>

080082aa <__sseek>:
 80082aa:	b510      	push	{r4, lr}
 80082ac:	460c      	mov	r4, r1
 80082ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082b2:	f000 f901 	bl	80084b8 <_lseek_r>
 80082b6:	1c43      	adds	r3, r0, #1
 80082b8:	89a3      	ldrh	r3, [r4, #12]
 80082ba:	bf15      	itete	ne
 80082bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80082be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80082c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80082c6:	81a3      	strheq	r3, [r4, #12]
 80082c8:	bf18      	it	ne
 80082ca:	81a3      	strhne	r3, [r4, #12]
 80082cc:	bd10      	pop	{r4, pc}

080082ce <__sclose>:
 80082ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082d2:	f000 b8e1 	b.w	8008498 <_close_r>

080082d6 <_vsniprintf_r>:
 80082d6:	b530      	push	{r4, r5, lr}
 80082d8:	4614      	mov	r4, r2
 80082da:	2c00      	cmp	r4, #0
 80082dc:	b09b      	sub	sp, #108	@ 0x6c
 80082de:	4605      	mov	r5, r0
 80082e0:	461a      	mov	r2, r3
 80082e2:	da05      	bge.n	80082f0 <_vsniprintf_r+0x1a>
 80082e4:	238b      	movs	r3, #139	@ 0x8b
 80082e6:	6003      	str	r3, [r0, #0]
 80082e8:	f04f 30ff 	mov.w	r0, #4294967295
 80082ec:	b01b      	add	sp, #108	@ 0x6c
 80082ee:	bd30      	pop	{r4, r5, pc}
 80082f0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80082f4:	f8ad 300c 	strh.w	r3, [sp, #12]
 80082f8:	bf14      	ite	ne
 80082fa:	f104 33ff 	addne.w	r3, r4, #4294967295
 80082fe:	4623      	moveq	r3, r4
 8008300:	9302      	str	r3, [sp, #8]
 8008302:	9305      	str	r3, [sp, #20]
 8008304:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008308:	9100      	str	r1, [sp, #0]
 800830a:	9104      	str	r1, [sp, #16]
 800830c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008310:	4669      	mov	r1, sp
 8008312:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008314:	f000 fabc 	bl	8008890 <_svfiprintf_r>
 8008318:	1c43      	adds	r3, r0, #1
 800831a:	bfbc      	itt	lt
 800831c:	238b      	movlt	r3, #139	@ 0x8b
 800831e:	602b      	strlt	r3, [r5, #0]
 8008320:	2c00      	cmp	r4, #0
 8008322:	d0e3      	beq.n	80082ec <_vsniprintf_r+0x16>
 8008324:	9b00      	ldr	r3, [sp, #0]
 8008326:	2200      	movs	r2, #0
 8008328:	701a      	strb	r2, [r3, #0]
 800832a:	e7df      	b.n	80082ec <_vsniprintf_r+0x16>

0800832c <vsniprintf>:
 800832c:	b507      	push	{r0, r1, r2, lr}
 800832e:	9300      	str	r3, [sp, #0]
 8008330:	4613      	mov	r3, r2
 8008332:	460a      	mov	r2, r1
 8008334:	4601      	mov	r1, r0
 8008336:	4803      	ldr	r0, [pc, #12]	@ (8008344 <vsniprintf+0x18>)
 8008338:	6800      	ldr	r0, [r0, #0]
 800833a:	f7ff ffcc 	bl	80082d6 <_vsniprintf_r>
 800833e:	b003      	add	sp, #12
 8008340:	f85d fb04 	ldr.w	pc, [sp], #4
 8008344:	20000220 	.word	0x20000220

08008348 <_vsiprintf_r>:
 8008348:	b500      	push	{lr}
 800834a:	b09b      	sub	sp, #108	@ 0x6c
 800834c:	9100      	str	r1, [sp, #0]
 800834e:	9104      	str	r1, [sp, #16]
 8008350:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008354:	9105      	str	r1, [sp, #20]
 8008356:	9102      	str	r1, [sp, #8]
 8008358:	4905      	ldr	r1, [pc, #20]	@ (8008370 <_vsiprintf_r+0x28>)
 800835a:	9103      	str	r1, [sp, #12]
 800835c:	4669      	mov	r1, sp
 800835e:	f000 fa97 	bl	8008890 <_svfiprintf_r>
 8008362:	9b00      	ldr	r3, [sp, #0]
 8008364:	2200      	movs	r2, #0
 8008366:	701a      	strb	r2, [r3, #0]
 8008368:	b01b      	add	sp, #108	@ 0x6c
 800836a:	f85d fb04 	ldr.w	pc, [sp], #4
 800836e:	bf00      	nop
 8008370:	ffff0208 	.word	0xffff0208

08008374 <vsiprintf>:
 8008374:	4613      	mov	r3, r2
 8008376:	460a      	mov	r2, r1
 8008378:	4601      	mov	r1, r0
 800837a:	4802      	ldr	r0, [pc, #8]	@ (8008384 <vsiprintf+0x10>)
 800837c:	6800      	ldr	r0, [r0, #0]
 800837e:	f7ff bfe3 	b.w	8008348 <_vsiprintf_r>
 8008382:	bf00      	nop
 8008384:	20000220 	.word	0x20000220

08008388 <memcmp>:
 8008388:	b510      	push	{r4, lr}
 800838a:	3901      	subs	r1, #1
 800838c:	4402      	add	r2, r0
 800838e:	4290      	cmp	r0, r2
 8008390:	d101      	bne.n	8008396 <memcmp+0xe>
 8008392:	2000      	movs	r0, #0
 8008394:	e005      	b.n	80083a2 <memcmp+0x1a>
 8008396:	7803      	ldrb	r3, [r0, #0]
 8008398:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800839c:	42a3      	cmp	r3, r4
 800839e:	d001      	beq.n	80083a4 <memcmp+0x1c>
 80083a0:	1b18      	subs	r0, r3, r4
 80083a2:	bd10      	pop	{r4, pc}
 80083a4:	3001      	adds	r0, #1
 80083a6:	e7f2      	b.n	800838e <memcmp+0x6>

080083a8 <memset>:
 80083a8:	4402      	add	r2, r0
 80083aa:	4603      	mov	r3, r0
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d100      	bne.n	80083b2 <memset+0xa>
 80083b0:	4770      	bx	lr
 80083b2:	f803 1b01 	strb.w	r1, [r3], #1
 80083b6:	e7f9      	b.n	80083ac <memset+0x4>

080083b8 <strncpy>:
 80083b8:	b510      	push	{r4, lr}
 80083ba:	3901      	subs	r1, #1
 80083bc:	4603      	mov	r3, r0
 80083be:	b132      	cbz	r2, 80083ce <strncpy+0x16>
 80083c0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80083c4:	f803 4b01 	strb.w	r4, [r3], #1
 80083c8:	3a01      	subs	r2, #1
 80083ca:	2c00      	cmp	r4, #0
 80083cc:	d1f7      	bne.n	80083be <strncpy+0x6>
 80083ce:	441a      	add	r2, r3
 80083d0:	2100      	movs	r1, #0
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d100      	bne.n	80083d8 <strncpy+0x20>
 80083d6:	bd10      	pop	{r4, pc}
 80083d8:	f803 1b01 	strb.w	r1, [r3], #1
 80083dc:	e7f9      	b.n	80083d2 <strncpy+0x1a>
	...

080083e0 <strtok>:
 80083e0:	4b16      	ldr	r3, [pc, #88]	@ (800843c <strtok+0x5c>)
 80083e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083e6:	681f      	ldr	r7, [r3, #0]
 80083e8:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80083ea:	4605      	mov	r5, r0
 80083ec:	460e      	mov	r6, r1
 80083ee:	b9ec      	cbnz	r4, 800842c <strtok+0x4c>
 80083f0:	2050      	movs	r0, #80	@ 0x50
 80083f2:	f000 f93b 	bl	800866c <malloc>
 80083f6:	4602      	mov	r2, r0
 80083f8:	6478      	str	r0, [r7, #68]	@ 0x44
 80083fa:	b920      	cbnz	r0, 8008406 <strtok+0x26>
 80083fc:	4b10      	ldr	r3, [pc, #64]	@ (8008440 <strtok+0x60>)
 80083fe:	4811      	ldr	r0, [pc, #68]	@ (8008444 <strtok+0x64>)
 8008400:	215b      	movs	r1, #91	@ 0x5b
 8008402:	f000 f8cb 	bl	800859c <__assert_func>
 8008406:	e9c0 4400 	strd	r4, r4, [r0]
 800840a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800840e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008412:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8008416:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800841a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800841e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8008422:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8008426:	6184      	str	r4, [r0, #24]
 8008428:	7704      	strb	r4, [r0, #28]
 800842a:	6244      	str	r4, [r0, #36]	@ 0x24
 800842c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800842e:	4631      	mov	r1, r6
 8008430:	4628      	mov	r0, r5
 8008432:	2301      	movs	r3, #1
 8008434:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008438:	f000 b806 	b.w	8008448 <__strtok_r>
 800843c:	20000220 	.word	0x20000220
 8008440:	08012a45 	.word	0x08012a45
 8008444:	08012a5c 	.word	0x08012a5c

08008448 <__strtok_r>:
 8008448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800844a:	4604      	mov	r4, r0
 800844c:	b908      	cbnz	r0, 8008452 <__strtok_r+0xa>
 800844e:	6814      	ldr	r4, [r2, #0]
 8008450:	b144      	cbz	r4, 8008464 <__strtok_r+0x1c>
 8008452:	4620      	mov	r0, r4
 8008454:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008458:	460f      	mov	r7, r1
 800845a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800845e:	b91e      	cbnz	r6, 8008468 <__strtok_r+0x20>
 8008460:	b965      	cbnz	r5, 800847c <__strtok_r+0x34>
 8008462:	6015      	str	r5, [r2, #0]
 8008464:	2000      	movs	r0, #0
 8008466:	e005      	b.n	8008474 <__strtok_r+0x2c>
 8008468:	42b5      	cmp	r5, r6
 800846a:	d1f6      	bne.n	800845a <__strtok_r+0x12>
 800846c:	2b00      	cmp	r3, #0
 800846e:	d1f0      	bne.n	8008452 <__strtok_r+0xa>
 8008470:	6014      	str	r4, [r2, #0]
 8008472:	7003      	strb	r3, [r0, #0]
 8008474:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008476:	461c      	mov	r4, r3
 8008478:	e00c      	b.n	8008494 <__strtok_r+0x4c>
 800847a:	b915      	cbnz	r5, 8008482 <__strtok_r+0x3a>
 800847c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008480:	460e      	mov	r6, r1
 8008482:	f816 5b01 	ldrb.w	r5, [r6], #1
 8008486:	42ab      	cmp	r3, r5
 8008488:	d1f7      	bne.n	800847a <__strtok_r+0x32>
 800848a:	2b00      	cmp	r3, #0
 800848c:	d0f3      	beq.n	8008476 <__strtok_r+0x2e>
 800848e:	2300      	movs	r3, #0
 8008490:	f804 3c01 	strb.w	r3, [r4, #-1]
 8008494:	6014      	str	r4, [r2, #0]
 8008496:	e7ed      	b.n	8008474 <__strtok_r+0x2c>

08008498 <_close_r>:
 8008498:	b538      	push	{r3, r4, r5, lr}
 800849a:	4d06      	ldr	r5, [pc, #24]	@ (80084b4 <_close_r+0x1c>)
 800849c:	2300      	movs	r3, #0
 800849e:	4604      	mov	r4, r0
 80084a0:	4608      	mov	r0, r1
 80084a2:	602b      	str	r3, [r5, #0]
 80084a4:	f7f9 fe04 	bl	80020b0 <_close>
 80084a8:	1c43      	adds	r3, r0, #1
 80084aa:	d102      	bne.n	80084b2 <_close_r+0x1a>
 80084ac:	682b      	ldr	r3, [r5, #0]
 80084ae:	b103      	cbz	r3, 80084b2 <_close_r+0x1a>
 80084b0:	6023      	str	r3, [r4, #0]
 80084b2:	bd38      	pop	{r3, r4, r5, pc}
 80084b4:	2000afbc 	.word	0x2000afbc

080084b8 <_lseek_r>:
 80084b8:	b538      	push	{r3, r4, r5, lr}
 80084ba:	4d07      	ldr	r5, [pc, #28]	@ (80084d8 <_lseek_r+0x20>)
 80084bc:	4604      	mov	r4, r0
 80084be:	4608      	mov	r0, r1
 80084c0:	4611      	mov	r1, r2
 80084c2:	2200      	movs	r2, #0
 80084c4:	602a      	str	r2, [r5, #0]
 80084c6:	461a      	mov	r2, r3
 80084c8:	f7f9 fe19 	bl	80020fe <_lseek>
 80084cc:	1c43      	adds	r3, r0, #1
 80084ce:	d102      	bne.n	80084d6 <_lseek_r+0x1e>
 80084d0:	682b      	ldr	r3, [r5, #0]
 80084d2:	b103      	cbz	r3, 80084d6 <_lseek_r+0x1e>
 80084d4:	6023      	str	r3, [r4, #0]
 80084d6:	bd38      	pop	{r3, r4, r5, pc}
 80084d8:	2000afbc 	.word	0x2000afbc

080084dc <_read_r>:
 80084dc:	b538      	push	{r3, r4, r5, lr}
 80084de:	4d07      	ldr	r5, [pc, #28]	@ (80084fc <_read_r+0x20>)
 80084e0:	4604      	mov	r4, r0
 80084e2:	4608      	mov	r0, r1
 80084e4:	4611      	mov	r1, r2
 80084e6:	2200      	movs	r2, #0
 80084e8:	602a      	str	r2, [r5, #0]
 80084ea:	461a      	mov	r2, r3
 80084ec:	f7f9 fda7 	bl	800203e <_read>
 80084f0:	1c43      	adds	r3, r0, #1
 80084f2:	d102      	bne.n	80084fa <_read_r+0x1e>
 80084f4:	682b      	ldr	r3, [r5, #0]
 80084f6:	b103      	cbz	r3, 80084fa <_read_r+0x1e>
 80084f8:	6023      	str	r3, [r4, #0]
 80084fa:	bd38      	pop	{r3, r4, r5, pc}
 80084fc:	2000afbc 	.word	0x2000afbc

08008500 <_write_r>:
 8008500:	b538      	push	{r3, r4, r5, lr}
 8008502:	4d07      	ldr	r5, [pc, #28]	@ (8008520 <_write_r+0x20>)
 8008504:	4604      	mov	r4, r0
 8008506:	4608      	mov	r0, r1
 8008508:	4611      	mov	r1, r2
 800850a:	2200      	movs	r2, #0
 800850c:	602a      	str	r2, [r5, #0]
 800850e:	461a      	mov	r2, r3
 8008510:	f7f9 fdb2 	bl	8002078 <_write>
 8008514:	1c43      	adds	r3, r0, #1
 8008516:	d102      	bne.n	800851e <_write_r+0x1e>
 8008518:	682b      	ldr	r3, [r5, #0]
 800851a:	b103      	cbz	r3, 800851e <_write_r+0x1e>
 800851c:	6023      	str	r3, [r4, #0]
 800851e:	bd38      	pop	{r3, r4, r5, pc}
 8008520:	2000afbc 	.word	0x2000afbc

08008524 <__errno>:
 8008524:	4b01      	ldr	r3, [pc, #4]	@ (800852c <__errno+0x8>)
 8008526:	6818      	ldr	r0, [r3, #0]
 8008528:	4770      	bx	lr
 800852a:	bf00      	nop
 800852c:	20000220 	.word	0x20000220

08008530 <__libc_init_array>:
 8008530:	b570      	push	{r4, r5, r6, lr}
 8008532:	4d0d      	ldr	r5, [pc, #52]	@ (8008568 <__libc_init_array+0x38>)
 8008534:	4c0d      	ldr	r4, [pc, #52]	@ (800856c <__libc_init_array+0x3c>)
 8008536:	1b64      	subs	r4, r4, r5
 8008538:	10a4      	asrs	r4, r4, #2
 800853a:	2600      	movs	r6, #0
 800853c:	42a6      	cmp	r6, r4
 800853e:	d109      	bne.n	8008554 <__libc_init_array+0x24>
 8008540:	4d0b      	ldr	r5, [pc, #44]	@ (8008570 <__libc_init_array+0x40>)
 8008542:	4c0c      	ldr	r4, [pc, #48]	@ (8008574 <__libc_init_array+0x44>)
 8008544:	f000 ff44 	bl	80093d0 <_init>
 8008548:	1b64      	subs	r4, r4, r5
 800854a:	10a4      	asrs	r4, r4, #2
 800854c:	2600      	movs	r6, #0
 800854e:	42a6      	cmp	r6, r4
 8008550:	d105      	bne.n	800855e <__libc_init_array+0x2e>
 8008552:	bd70      	pop	{r4, r5, r6, pc}
 8008554:	f855 3b04 	ldr.w	r3, [r5], #4
 8008558:	4798      	blx	r3
 800855a:	3601      	adds	r6, #1
 800855c:	e7ee      	b.n	800853c <__libc_init_array+0xc>
 800855e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008562:	4798      	blx	r3
 8008564:	3601      	adds	r6, #1
 8008566:	e7f2      	b.n	800854e <__libc_init_array+0x1e>
 8008568:	08012b30 	.word	0x08012b30
 800856c:	08012b30 	.word	0x08012b30
 8008570:	08012b30 	.word	0x08012b30
 8008574:	08012b34 	.word	0x08012b34

08008578 <__retarget_lock_init_recursive>:
 8008578:	4770      	bx	lr

0800857a <__retarget_lock_acquire_recursive>:
 800857a:	4770      	bx	lr

0800857c <__retarget_lock_release_recursive>:
 800857c:	4770      	bx	lr

0800857e <memcpy>:
 800857e:	440a      	add	r2, r1
 8008580:	4291      	cmp	r1, r2
 8008582:	f100 33ff 	add.w	r3, r0, #4294967295
 8008586:	d100      	bne.n	800858a <memcpy+0xc>
 8008588:	4770      	bx	lr
 800858a:	b510      	push	{r4, lr}
 800858c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008590:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008594:	4291      	cmp	r1, r2
 8008596:	d1f9      	bne.n	800858c <memcpy+0xe>
 8008598:	bd10      	pop	{r4, pc}
	...

0800859c <__assert_func>:
 800859c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800859e:	4614      	mov	r4, r2
 80085a0:	461a      	mov	r2, r3
 80085a2:	4b09      	ldr	r3, [pc, #36]	@ (80085c8 <__assert_func+0x2c>)
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4605      	mov	r5, r0
 80085a8:	68d8      	ldr	r0, [r3, #12]
 80085aa:	b954      	cbnz	r4, 80085c2 <__assert_func+0x26>
 80085ac:	4b07      	ldr	r3, [pc, #28]	@ (80085cc <__assert_func+0x30>)
 80085ae:	461c      	mov	r4, r3
 80085b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80085b4:	9100      	str	r1, [sp, #0]
 80085b6:	462b      	mov	r3, r5
 80085b8:	4905      	ldr	r1, [pc, #20]	@ (80085d0 <__assert_func+0x34>)
 80085ba:	f000 fbf3 	bl	8008da4 <fiprintf>
 80085be:	f000 fcb1 	bl	8008f24 <abort>
 80085c2:	4b04      	ldr	r3, [pc, #16]	@ (80085d4 <__assert_func+0x38>)
 80085c4:	e7f4      	b.n	80085b0 <__assert_func+0x14>
 80085c6:	bf00      	nop
 80085c8:	20000220 	.word	0x20000220
 80085cc:	08012af1 	.word	0x08012af1
 80085d0:	08012ac3 	.word	0x08012ac3
 80085d4:	08012ab6 	.word	0x08012ab6

080085d8 <_free_r>:
 80085d8:	b538      	push	{r3, r4, r5, lr}
 80085da:	4605      	mov	r5, r0
 80085dc:	2900      	cmp	r1, #0
 80085de:	d041      	beq.n	8008664 <_free_r+0x8c>
 80085e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085e4:	1f0c      	subs	r4, r1, #4
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	bfb8      	it	lt
 80085ea:	18e4      	addlt	r4, r4, r3
 80085ec:	f000 f8e8 	bl	80087c0 <__malloc_lock>
 80085f0:	4a1d      	ldr	r2, [pc, #116]	@ (8008668 <_free_r+0x90>)
 80085f2:	6813      	ldr	r3, [r2, #0]
 80085f4:	b933      	cbnz	r3, 8008604 <_free_r+0x2c>
 80085f6:	6063      	str	r3, [r4, #4]
 80085f8:	6014      	str	r4, [r2, #0]
 80085fa:	4628      	mov	r0, r5
 80085fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008600:	f000 b8e4 	b.w	80087cc <__malloc_unlock>
 8008604:	42a3      	cmp	r3, r4
 8008606:	d908      	bls.n	800861a <_free_r+0x42>
 8008608:	6820      	ldr	r0, [r4, #0]
 800860a:	1821      	adds	r1, r4, r0
 800860c:	428b      	cmp	r3, r1
 800860e:	bf01      	itttt	eq
 8008610:	6819      	ldreq	r1, [r3, #0]
 8008612:	685b      	ldreq	r3, [r3, #4]
 8008614:	1809      	addeq	r1, r1, r0
 8008616:	6021      	streq	r1, [r4, #0]
 8008618:	e7ed      	b.n	80085f6 <_free_r+0x1e>
 800861a:	461a      	mov	r2, r3
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	b10b      	cbz	r3, 8008624 <_free_r+0x4c>
 8008620:	42a3      	cmp	r3, r4
 8008622:	d9fa      	bls.n	800861a <_free_r+0x42>
 8008624:	6811      	ldr	r1, [r2, #0]
 8008626:	1850      	adds	r0, r2, r1
 8008628:	42a0      	cmp	r0, r4
 800862a:	d10b      	bne.n	8008644 <_free_r+0x6c>
 800862c:	6820      	ldr	r0, [r4, #0]
 800862e:	4401      	add	r1, r0
 8008630:	1850      	adds	r0, r2, r1
 8008632:	4283      	cmp	r3, r0
 8008634:	6011      	str	r1, [r2, #0]
 8008636:	d1e0      	bne.n	80085fa <_free_r+0x22>
 8008638:	6818      	ldr	r0, [r3, #0]
 800863a:	685b      	ldr	r3, [r3, #4]
 800863c:	6053      	str	r3, [r2, #4]
 800863e:	4408      	add	r0, r1
 8008640:	6010      	str	r0, [r2, #0]
 8008642:	e7da      	b.n	80085fa <_free_r+0x22>
 8008644:	d902      	bls.n	800864c <_free_r+0x74>
 8008646:	230c      	movs	r3, #12
 8008648:	602b      	str	r3, [r5, #0]
 800864a:	e7d6      	b.n	80085fa <_free_r+0x22>
 800864c:	6820      	ldr	r0, [r4, #0]
 800864e:	1821      	adds	r1, r4, r0
 8008650:	428b      	cmp	r3, r1
 8008652:	bf04      	itt	eq
 8008654:	6819      	ldreq	r1, [r3, #0]
 8008656:	685b      	ldreq	r3, [r3, #4]
 8008658:	6063      	str	r3, [r4, #4]
 800865a:	bf04      	itt	eq
 800865c:	1809      	addeq	r1, r1, r0
 800865e:	6021      	streq	r1, [r4, #0]
 8008660:	6054      	str	r4, [r2, #4]
 8008662:	e7ca      	b.n	80085fa <_free_r+0x22>
 8008664:	bd38      	pop	{r3, r4, r5, pc}
 8008666:	bf00      	nop
 8008668:	2000afc8 	.word	0x2000afc8

0800866c <malloc>:
 800866c:	4b02      	ldr	r3, [pc, #8]	@ (8008678 <malloc+0xc>)
 800866e:	4601      	mov	r1, r0
 8008670:	6818      	ldr	r0, [r3, #0]
 8008672:	f000 b825 	b.w	80086c0 <_malloc_r>
 8008676:	bf00      	nop
 8008678:	20000220 	.word	0x20000220

0800867c <sbrk_aligned>:
 800867c:	b570      	push	{r4, r5, r6, lr}
 800867e:	4e0f      	ldr	r6, [pc, #60]	@ (80086bc <sbrk_aligned+0x40>)
 8008680:	460c      	mov	r4, r1
 8008682:	6831      	ldr	r1, [r6, #0]
 8008684:	4605      	mov	r5, r0
 8008686:	b911      	cbnz	r1, 800868e <sbrk_aligned+0x12>
 8008688:	f000 fc3c 	bl	8008f04 <_sbrk_r>
 800868c:	6030      	str	r0, [r6, #0]
 800868e:	4621      	mov	r1, r4
 8008690:	4628      	mov	r0, r5
 8008692:	f000 fc37 	bl	8008f04 <_sbrk_r>
 8008696:	1c43      	adds	r3, r0, #1
 8008698:	d103      	bne.n	80086a2 <sbrk_aligned+0x26>
 800869a:	f04f 34ff 	mov.w	r4, #4294967295
 800869e:	4620      	mov	r0, r4
 80086a0:	bd70      	pop	{r4, r5, r6, pc}
 80086a2:	1cc4      	adds	r4, r0, #3
 80086a4:	f024 0403 	bic.w	r4, r4, #3
 80086a8:	42a0      	cmp	r0, r4
 80086aa:	d0f8      	beq.n	800869e <sbrk_aligned+0x22>
 80086ac:	1a21      	subs	r1, r4, r0
 80086ae:	4628      	mov	r0, r5
 80086b0:	f000 fc28 	bl	8008f04 <_sbrk_r>
 80086b4:	3001      	adds	r0, #1
 80086b6:	d1f2      	bne.n	800869e <sbrk_aligned+0x22>
 80086b8:	e7ef      	b.n	800869a <sbrk_aligned+0x1e>
 80086ba:	bf00      	nop
 80086bc:	2000afc4 	.word	0x2000afc4

080086c0 <_malloc_r>:
 80086c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086c4:	1ccd      	adds	r5, r1, #3
 80086c6:	f025 0503 	bic.w	r5, r5, #3
 80086ca:	3508      	adds	r5, #8
 80086cc:	2d0c      	cmp	r5, #12
 80086ce:	bf38      	it	cc
 80086d0:	250c      	movcc	r5, #12
 80086d2:	2d00      	cmp	r5, #0
 80086d4:	4606      	mov	r6, r0
 80086d6:	db01      	blt.n	80086dc <_malloc_r+0x1c>
 80086d8:	42a9      	cmp	r1, r5
 80086da:	d904      	bls.n	80086e6 <_malloc_r+0x26>
 80086dc:	230c      	movs	r3, #12
 80086de:	6033      	str	r3, [r6, #0]
 80086e0:	2000      	movs	r0, #0
 80086e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80087bc <_malloc_r+0xfc>
 80086ea:	f000 f869 	bl	80087c0 <__malloc_lock>
 80086ee:	f8d8 3000 	ldr.w	r3, [r8]
 80086f2:	461c      	mov	r4, r3
 80086f4:	bb44      	cbnz	r4, 8008748 <_malloc_r+0x88>
 80086f6:	4629      	mov	r1, r5
 80086f8:	4630      	mov	r0, r6
 80086fa:	f7ff ffbf 	bl	800867c <sbrk_aligned>
 80086fe:	1c43      	adds	r3, r0, #1
 8008700:	4604      	mov	r4, r0
 8008702:	d158      	bne.n	80087b6 <_malloc_r+0xf6>
 8008704:	f8d8 4000 	ldr.w	r4, [r8]
 8008708:	4627      	mov	r7, r4
 800870a:	2f00      	cmp	r7, #0
 800870c:	d143      	bne.n	8008796 <_malloc_r+0xd6>
 800870e:	2c00      	cmp	r4, #0
 8008710:	d04b      	beq.n	80087aa <_malloc_r+0xea>
 8008712:	6823      	ldr	r3, [r4, #0]
 8008714:	4639      	mov	r1, r7
 8008716:	4630      	mov	r0, r6
 8008718:	eb04 0903 	add.w	r9, r4, r3
 800871c:	f000 fbf2 	bl	8008f04 <_sbrk_r>
 8008720:	4581      	cmp	r9, r0
 8008722:	d142      	bne.n	80087aa <_malloc_r+0xea>
 8008724:	6821      	ldr	r1, [r4, #0]
 8008726:	1a6d      	subs	r5, r5, r1
 8008728:	4629      	mov	r1, r5
 800872a:	4630      	mov	r0, r6
 800872c:	f7ff ffa6 	bl	800867c <sbrk_aligned>
 8008730:	3001      	adds	r0, #1
 8008732:	d03a      	beq.n	80087aa <_malloc_r+0xea>
 8008734:	6823      	ldr	r3, [r4, #0]
 8008736:	442b      	add	r3, r5
 8008738:	6023      	str	r3, [r4, #0]
 800873a:	f8d8 3000 	ldr.w	r3, [r8]
 800873e:	685a      	ldr	r2, [r3, #4]
 8008740:	bb62      	cbnz	r2, 800879c <_malloc_r+0xdc>
 8008742:	f8c8 7000 	str.w	r7, [r8]
 8008746:	e00f      	b.n	8008768 <_malloc_r+0xa8>
 8008748:	6822      	ldr	r2, [r4, #0]
 800874a:	1b52      	subs	r2, r2, r5
 800874c:	d420      	bmi.n	8008790 <_malloc_r+0xd0>
 800874e:	2a0b      	cmp	r2, #11
 8008750:	d917      	bls.n	8008782 <_malloc_r+0xc2>
 8008752:	1961      	adds	r1, r4, r5
 8008754:	42a3      	cmp	r3, r4
 8008756:	6025      	str	r5, [r4, #0]
 8008758:	bf18      	it	ne
 800875a:	6059      	strne	r1, [r3, #4]
 800875c:	6863      	ldr	r3, [r4, #4]
 800875e:	bf08      	it	eq
 8008760:	f8c8 1000 	streq.w	r1, [r8]
 8008764:	5162      	str	r2, [r4, r5]
 8008766:	604b      	str	r3, [r1, #4]
 8008768:	4630      	mov	r0, r6
 800876a:	f000 f82f 	bl	80087cc <__malloc_unlock>
 800876e:	f104 000b 	add.w	r0, r4, #11
 8008772:	1d23      	adds	r3, r4, #4
 8008774:	f020 0007 	bic.w	r0, r0, #7
 8008778:	1ac2      	subs	r2, r0, r3
 800877a:	bf1c      	itt	ne
 800877c:	1a1b      	subne	r3, r3, r0
 800877e:	50a3      	strne	r3, [r4, r2]
 8008780:	e7af      	b.n	80086e2 <_malloc_r+0x22>
 8008782:	6862      	ldr	r2, [r4, #4]
 8008784:	42a3      	cmp	r3, r4
 8008786:	bf0c      	ite	eq
 8008788:	f8c8 2000 	streq.w	r2, [r8]
 800878c:	605a      	strne	r2, [r3, #4]
 800878e:	e7eb      	b.n	8008768 <_malloc_r+0xa8>
 8008790:	4623      	mov	r3, r4
 8008792:	6864      	ldr	r4, [r4, #4]
 8008794:	e7ae      	b.n	80086f4 <_malloc_r+0x34>
 8008796:	463c      	mov	r4, r7
 8008798:	687f      	ldr	r7, [r7, #4]
 800879a:	e7b6      	b.n	800870a <_malloc_r+0x4a>
 800879c:	461a      	mov	r2, r3
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	42a3      	cmp	r3, r4
 80087a2:	d1fb      	bne.n	800879c <_malloc_r+0xdc>
 80087a4:	2300      	movs	r3, #0
 80087a6:	6053      	str	r3, [r2, #4]
 80087a8:	e7de      	b.n	8008768 <_malloc_r+0xa8>
 80087aa:	230c      	movs	r3, #12
 80087ac:	6033      	str	r3, [r6, #0]
 80087ae:	4630      	mov	r0, r6
 80087b0:	f000 f80c 	bl	80087cc <__malloc_unlock>
 80087b4:	e794      	b.n	80086e0 <_malloc_r+0x20>
 80087b6:	6005      	str	r5, [r0, #0]
 80087b8:	e7d6      	b.n	8008768 <_malloc_r+0xa8>
 80087ba:	bf00      	nop
 80087bc:	2000afc8 	.word	0x2000afc8

080087c0 <__malloc_lock>:
 80087c0:	4801      	ldr	r0, [pc, #4]	@ (80087c8 <__malloc_lock+0x8>)
 80087c2:	f7ff beda 	b.w	800857a <__retarget_lock_acquire_recursive>
 80087c6:	bf00      	nop
 80087c8:	2000afc0 	.word	0x2000afc0

080087cc <__malloc_unlock>:
 80087cc:	4801      	ldr	r0, [pc, #4]	@ (80087d4 <__malloc_unlock+0x8>)
 80087ce:	f7ff bed5 	b.w	800857c <__retarget_lock_release_recursive>
 80087d2:	bf00      	nop
 80087d4:	2000afc0 	.word	0x2000afc0

080087d8 <__ssputs_r>:
 80087d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087dc:	688e      	ldr	r6, [r1, #8]
 80087de:	461f      	mov	r7, r3
 80087e0:	42be      	cmp	r6, r7
 80087e2:	680b      	ldr	r3, [r1, #0]
 80087e4:	4682      	mov	sl, r0
 80087e6:	460c      	mov	r4, r1
 80087e8:	4690      	mov	r8, r2
 80087ea:	d82d      	bhi.n	8008848 <__ssputs_r+0x70>
 80087ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80087f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80087f4:	d026      	beq.n	8008844 <__ssputs_r+0x6c>
 80087f6:	6965      	ldr	r5, [r4, #20]
 80087f8:	6909      	ldr	r1, [r1, #16]
 80087fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80087fe:	eba3 0901 	sub.w	r9, r3, r1
 8008802:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008806:	1c7b      	adds	r3, r7, #1
 8008808:	444b      	add	r3, r9
 800880a:	106d      	asrs	r5, r5, #1
 800880c:	429d      	cmp	r5, r3
 800880e:	bf38      	it	cc
 8008810:	461d      	movcc	r5, r3
 8008812:	0553      	lsls	r3, r2, #21
 8008814:	d527      	bpl.n	8008866 <__ssputs_r+0x8e>
 8008816:	4629      	mov	r1, r5
 8008818:	f7ff ff52 	bl	80086c0 <_malloc_r>
 800881c:	4606      	mov	r6, r0
 800881e:	b360      	cbz	r0, 800887a <__ssputs_r+0xa2>
 8008820:	6921      	ldr	r1, [r4, #16]
 8008822:	464a      	mov	r2, r9
 8008824:	f7ff feab 	bl	800857e <memcpy>
 8008828:	89a3      	ldrh	r3, [r4, #12]
 800882a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800882e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008832:	81a3      	strh	r3, [r4, #12]
 8008834:	6126      	str	r6, [r4, #16]
 8008836:	6165      	str	r5, [r4, #20]
 8008838:	444e      	add	r6, r9
 800883a:	eba5 0509 	sub.w	r5, r5, r9
 800883e:	6026      	str	r6, [r4, #0]
 8008840:	60a5      	str	r5, [r4, #8]
 8008842:	463e      	mov	r6, r7
 8008844:	42be      	cmp	r6, r7
 8008846:	d900      	bls.n	800884a <__ssputs_r+0x72>
 8008848:	463e      	mov	r6, r7
 800884a:	6820      	ldr	r0, [r4, #0]
 800884c:	4632      	mov	r2, r6
 800884e:	4641      	mov	r1, r8
 8008850:	f000 fb1c 	bl	8008e8c <memmove>
 8008854:	68a3      	ldr	r3, [r4, #8]
 8008856:	1b9b      	subs	r3, r3, r6
 8008858:	60a3      	str	r3, [r4, #8]
 800885a:	6823      	ldr	r3, [r4, #0]
 800885c:	4433      	add	r3, r6
 800885e:	6023      	str	r3, [r4, #0]
 8008860:	2000      	movs	r0, #0
 8008862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008866:	462a      	mov	r2, r5
 8008868:	f000 fb63 	bl	8008f32 <_realloc_r>
 800886c:	4606      	mov	r6, r0
 800886e:	2800      	cmp	r0, #0
 8008870:	d1e0      	bne.n	8008834 <__ssputs_r+0x5c>
 8008872:	6921      	ldr	r1, [r4, #16]
 8008874:	4650      	mov	r0, sl
 8008876:	f7ff feaf 	bl	80085d8 <_free_r>
 800887a:	230c      	movs	r3, #12
 800887c:	f8ca 3000 	str.w	r3, [sl]
 8008880:	89a3      	ldrh	r3, [r4, #12]
 8008882:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008886:	81a3      	strh	r3, [r4, #12]
 8008888:	f04f 30ff 	mov.w	r0, #4294967295
 800888c:	e7e9      	b.n	8008862 <__ssputs_r+0x8a>
	...

08008890 <_svfiprintf_r>:
 8008890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008894:	4698      	mov	r8, r3
 8008896:	898b      	ldrh	r3, [r1, #12]
 8008898:	061b      	lsls	r3, r3, #24
 800889a:	b09d      	sub	sp, #116	@ 0x74
 800889c:	4607      	mov	r7, r0
 800889e:	460d      	mov	r5, r1
 80088a0:	4614      	mov	r4, r2
 80088a2:	d510      	bpl.n	80088c6 <_svfiprintf_r+0x36>
 80088a4:	690b      	ldr	r3, [r1, #16]
 80088a6:	b973      	cbnz	r3, 80088c6 <_svfiprintf_r+0x36>
 80088a8:	2140      	movs	r1, #64	@ 0x40
 80088aa:	f7ff ff09 	bl	80086c0 <_malloc_r>
 80088ae:	6028      	str	r0, [r5, #0]
 80088b0:	6128      	str	r0, [r5, #16]
 80088b2:	b930      	cbnz	r0, 80088c2 <_svfiprintf_r+0x32>
 80088b4:	230c      	movs	r3, #12
 80088b6:	603b      	str	r3, [r7, #0]
 80088b8:	f04f 30ff 	mov.w	r0, #4294967295
 80088bc:	b01d      	add	sp, #116	@ 0x74
 80088be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088c2:	2340      	movs	r3, #64	@ 0x40
 80088c4:	616b      	str	r3, [r5, #20]
 80088c6:	2300      	movs	r3, #0
 80088c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80088ca:	2320      	movs	r3, #32
 80088cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80088d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80088d4:	2330      	movs	r3, #48	@ 0x30
 80088d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008a74 <_svfiprintf_r+0x1e4>
 80088da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80088de:	f04f 0901 	mov.w	r9, #1
 80088e2:	4623      	mov	r3, r4
 80088e4:	469a      	mov	sl, r3
 80088e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088ea:	b10a      	cbz	r2, 80088f0 <_svfiprintf_r+0x60>
 80088ec:	2a25      	cmp	r2, #37	@ 0x25
 80088ee:	d1f9      	bne.n	80088e4 <_svfiprintf_r+0x54>
 80088f0:	ebba 0b04 	subs.w	fp, sl, r4
 80088f4:	d00b      	beq.n	800890e <_svfiprintf_r+0x7e>
 80088f6:	465b      	mov	r3, fp
 80088f8:	4622      	mov	r2, r4
 80088fa:	4629      	mov	r1, r5
 80088fc:	4638      	mov	r0, r7
 80088fe:	f7ff ff6b 	bl	80087d8 <__ssputs_r>
 8008902:	3001      	adds	r0, #1
 8008904:	f000 80a7 	beq.w	8008a56 <_svfiprintf_r+0x1c6>
 8008908:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800890a:	445a      	add	r2, fp
 800890c:	9209      	str	r2, [sp, #36]	@ 0x24
 800890e:	f89a 3000 	ldrb.w	r3, [sl]
 8008912:	2b00      	cmp	r3, #0
 8008914:	f000 809f 	beq.w	8008a56 <_svfiprintf_r+0x1c6>
 8008918:	2300      	movs	r3, #0
 800891a:	f04f 32ff 	mov.w	r2, #4294967295
 800891e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008922:	f10a 0a01 	add.w	sl, sl, #1
 8008926:	9304      	str	r3, [sp, #16]
 8008928:	9307      	str	r3, [sp, #28]
 800892a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800892e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008930:	4654      	mov	r4, sl
 8008932:	2205      	movs	r2, #5
 8008934:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008938:	484e      	ldr	r0, [pc, #312]	@ (8008a74 <_svfiprintf_r+0x1e4>)
 800893a:	f7f7 fc51 	bl	80001e0 <memchr>
 800893e:	9a04      	ldr	r2, [sp, #16]
 8008940:	b9d8      	cbnz	r0, 800897a <_svfiprintf_r+0xea>
 8008942:	06d0      	lsls	r0, r2, #27
 8008944:	bf44      	itt	mi
 8008946:	2320      	movmi	r3, #32
 8008948:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800894c:	0711      	lsls	r1, r2, #28
 800894e:	bf44      	itt	mi
 8008950:	232b      	movmi	r3, #43	@ 0x2b
 8008952:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008956:	f89a 3000 	ldrb.w	r3, [sl]
 800895a:	2b2a      	cmp	r3, #42	@ 0x2a
 800895c:	d015      	beq.n	800898a <_svfiprintf_r+0xfa>
 800895e:	9a07      	ldr	r2, [sp, #28]
 8008960:	4654      	mov	r4, sl
 8008962:	2000      	movs	r0, #0
 8008964:	f04f 0c0a 	mov.w	ip, #10
 8008968:	4621      	mov	r1, r4
 800896a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800896e:	3b30      	subs	r3, #48	@ 0x30
 8008970:	2b09      	cmp	r3, #9
 8008972:	d94b      	bls.n	8008a0c <_svfiprintf_r+0x17c>
 8008974:	b1b0      	cbz	r0, 80089a4 <_svfiprintf_r+0x114>
 8008976:	9207      	str	r2, [sp, #28]
 8008978:	e014      	b.n	80089a4 <_svfiprintf_r+0x114>
 800897a:	eba0 0308 	sub.w	r3, r0, r8
 800897e:	fa09 f303 	lsl.w	r3, r9, r3
 8008982:	4313      	orrs	r3, r2
 8008984:	9304      	str	r3, [sp, #16]
 8008986:	46a2      	mov	sl, r4
 8008988:	e7d2      	b.n	8008930 <_svfiprintf_r+0xa0>
 800898a:	9b03      	ldr	r3, [sp, #12]
 800898c:	1d19      	adds	r1, r3, #4
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	9103      	str	r1, [sp, #12]
 8008992:	2b00      	cmp	r3, #0
 8008994:	bfbb      	ittet	lt
 8008996:	425b      	neglt	r3, r3
 8008998:	f042 0202 	orrlt.w	r2, r2, #2
 800899c:	9307      	strge	r3, [sp, #28]
 800899e:	9307      	strlt	r3, [sp, #28]
 80089a0:	bfb8      	it	lt
 80089a2:	9204      	strlt	r2, [sp, #16]
 80089a4:	7823      	ldrb	r3, [r4, #0]
 80089a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80089a8:	d10a      	bne.n	80089c0 <_svfiprintf_r+0x130>
 80089aa:	7863      	ldrb	r3, [r4, #1]
 80089ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80089ae:	d132      	bne.n	8008a16 <_svfiprintf_r+0x186>
 80089b0:	9b03      	ldr	r3, [sp, #12]
 80089b2:	1d1a      	adds	r2, r3, #4
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	9203      	str	r2, [sp, #12]
 80089b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80089bc:	3402      	adds	r4, #2
 80089be:	9305      	str	r3, [sp, #20]
 80089c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008a84 <_svfiprintf_r+0x1f4>
 80089c4:	7821      	ldrb	r1, [r4, #0]
 80089c6:	2203      	movs	r2, #3
 80089c8:	4650      	mov	r0, sl
 80089ca:	f7f7 fc09 	bl	80001e0 <memchr>
 80089ce:	b138      	cbz	r0, 80089e0 <_svfiprintf_r+0x150>
 80089d0:	9b04      	ldr	r3, [sp, #16]
 80089d2:	eba0 000a 	sub.w	r0, r0, sl
 80089d6:	2240      	movs	r2, #64	@ 0x40
 80089d8:	4082      	lsls	r2, r0
 80089da:	4313      	orrs	r3, r2
 80089dc:	3401      	adds	r4, #1
 80089de:	9304      	str	r3, [sp, #16]
 80089e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089e4:	4824      	ldr	r0, [pc, #144]	@ (8008a78 <_svfiprintf_r+0x1e8>)
 80089e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80089ea:	2206      	movs	r2, #6
 80089ec:	f7f7 fbf8 	bl	80001e0 <memchr>
 80089f0:	2800      	cmp	r0, #0
 80089f2:	d036      	beq.n	8008a62 <_svfiprintf_r+0x1d2>
 80089f4:	4b21      	ldr	r3, [pc, #132]	@ (8008a7c <_svfiprintf_r+0x1ec>)
 80089f6:	bb1b      	cbnz	r3, 8008a40 <_svfiprintf_r+0x1b0>
 80089f8:	9b03      	ldr	r3, [sp, #12]
 80089fa:	3307      	adds	r3, #7
 80089fc:	f023 0307 	bic.w	r3, r3, #7
 8008a00:	3308      	adds	r3, #8
 8008a02:	9303      	str	r3, [sp, #12]
 8008a04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a06:	4433      	add	r3, r6
 8008a08:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a0a:	e76a      	b.n	80088e2 <_svfiprintf_r+0x52>
 8008a0c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a10:	460c      	mov	r4, r1
 8008a12:	2001      	movs	r0, #1
 8008a14:	e7a8      	b.n	8008968 <_svfiprintf_r+0xd8>
 8008a16:	2300      	movs	r3, #0
 8008a18:	3401      	adds	r4, #1
 8008a1a:	9305      	str	r3, [sp, #20]
 8008a1c:	4619      	mov	r1, r3
 8008a1e:	f04f 0c0a 	mov.w	ip, #10
 8008a22:	4620      	mov	r0, r4
 8008a24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a28:	3a30      	subs	r2, #48	@ 0x30
 8008a2a:	2a09      	cmp	r2, #9
 8008a2c:	d903      	bls.n	8008a36 <_svfiprintf_r+0x1a6>
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d0c6      	beq.n	80089c0 <_svfiprintf_r+0x130>
 8008a32:	9105      	str	r1, [sp, #20]
 8008a34:	e7c4      	b.n	80089c0 <_svfiprintf_r+0x130>
 8008a36:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a3a:	4604      	mov	r4, r0
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	e7f0      	b.n	8008a22 <_svfiprintf_r+0x192>
 8008a40:	ab03      	add	r3, sp, #12
 8008a42:	9300      	str	r3, [sp, #0]
 8008a44:	462a      	mov	r2, r5
 8008a46:	4b0e      	ldr	r3, [pc, #56]	@ (8008a80 <_svfiprintf_r+0x1f0>)
 8008a48:	a904      	add	r1, sp, #16
 8008a4a:	4638      	mov	r0, r7
 8008a4c:	f3af 8000 	nop.w
 8008a50:	1c42      	adds	r2, r0, #1
 8008a52:	4606      	mov	r6, r0
 8008a54:	d1d6      	bne.n	8008a04 <_svfiprintf_r+0x174>
 8008a56:	89ab      	ldrh	r3, [r5, #12]
 8008a58:	065b      	lsls	r3, r3, #25
 8008a5a:	f53f af2d 	bmi.w	80088b8 <_svfiprintf_r+0x28>
 8008a5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a60:	e72c      	b.n	80088bc <_svfiprintf_r+0x2c>
 8008a62:	ab03      	add	r3, sp, #12
 8008a64:	9300      	str	r3, [sp, #0]
 8008a66:	462a      	mov	r2, r5
 8008a68:	4b05      	ldr	r3, [pc, #20]	@ (8008a80 <_svfiprintf_r+0x1f0>)
 8008a6a:	a904      	add	r1, sp, #16
 8008a6c:	4638      	mov	r0, r7
 8008a6e:	f000 f879 	bl	8008b64 <_printf_i>
 8008a72:	e7ed      	b.n	8008a50 <_svfiprintf_r+0x1c0>
 8008a74:	08012af2 	.word	0x08012af2
 8008a78:	08012afc 	.word	0x08012afc
 8008a7c:	00000000 	.word	0x00000000
 8008a80:	080087d9 	.word	0x080087d9
 8008a84:	08012af8 	.word	0x08012af8

08008a88 <_printf_common>:
 8008a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a8c:	4616      	mov	r6, r2
 8008a8e:	4698      	mov	r8, r3
 8008a90:	688a      	ldr	r2, [r1, #8]
 8008a92:	690b      	ldr	r3, [r1, #16]
 8008a94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	bfb8      	it	lt
 8008a9c:	4613      	movlt	r3, r2
 8008a9e:	6033      	str	r3, [r6, #0]
 8008aa0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008aa4:	4607      	mov	r7, r0
 8008aa6:	460c      	mov	r4, r1
 8008aa8:	b10a      	cbz	r2, 8008aae <_printf_common+0x26>
 8008aaa:	3301      	adds	r3, #1
 8008aac:	6033      	str	r3, [r6, #0]
 8008aae:	6823      	ldr	r3, [r4, #0]
 8008ab0:	0699      	lsls	r1, r3, #26
 8008ab2:	bf42      	ittt	mi
 8008ab4:	6833      	ldrmi	r3, [r6, #0]
 8008ab6:	3302      	addmi	r3, #2
 8008ab8:	6033      	strmi	r3, [r6, #0]
 8008aba:	6825      	ldr	r5, [r4, #0]
 8008abc:	f015 0506 	ands.w	r5, r5, #6
 8008ac0:	d106      	bne.n	8008ad0 <_printf_common+0x48>
 8008ac2:	f104 0a19 	add.w	sl, r4, #25
 8008ac6:	68e3      	ldr	r3, [r4, #12]
 8008ac8:	6832      	ldr	r2, [r6, #0]
 8008aca:	1a9b      	subs	r3, r3, r2
 8008acc:	42ab      	cmp	r3, r5
 8008ace:	dc26      	bgt.n	8008b1e <_printf_common+0x96>
 8008ad0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008ad4:	6822      	ldr	r2, [r4, #0]
 8008ad6:	3b00      	subs	r3, #0
 8008ad8:	bf18      	it	ne
 8008ada:	2301      	movne	r3, #1
 8008adc:	0692      	lsls	r2, r2, #26
 8008ade:	d42b      	bmi.n	8008b38 <_printf_common+0xb0>
 8008ae0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008ae4:	4641      	mov	r1, r8
 8008ae6:	4638      	mov	r0, r7
 8008ae8:	47c8      	blx	r9
 8008aea:	3001      	adds	r0, #1
 8008aec:	d01e      	beq.n	8008b2c <_printf_common+0xa4>
 8008aee:	6823      	ldr	r3, [r4, #0]
 8008af0:	6922      	ldr	r2, [r4, #16]
 8008af2:	f003 0306 	and.w	r3, r3, #6
 8008af6:	2b04      	cmp	r3, #4
 8008af8:	bf02      	ittt	eq
 8008afa:	68e5      	ldreq	r5, [r4, #12]
 8008afc:	6833      	ldreq	r3, [r6, #0]
 8008afe:	1aed      	subeq	r5, r5, r3
 8008b00:	68a3      	ldr	r3, [r4, #8]
 8008b02:	bf0c      	ite	eq
 8008b04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b08:	2500      	movne	r5, #0
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	bfc4      	itt	gt
 8008b0e:	1a9b      	subgt	r3, r3, r2
 8008b10:	18ed      	addgt	r5, r5, r3
 8008b12:	2600      	movs	r6, #0
 8008b14:	341a      	adds	r4, #26
 8008b16:	42b5      	cmp	r5, r6
 8008b18:	d11a      	bne.n	8008b50 <_printf_common+0xc8>
 8008b1a:	2000      	movs	r0, #0
 8008b1c:	e008      	b.n	8008b30 <_printf_common+0xa8>
 8008b1e:	2301      	movs	r3, #1
 8008b20:	4652      	mov	r2, sl
 8008b22:	4641      	mov	r1, r8
 8008b24:	4638      	mov	r0, r7
 8008b26:	47c8      	blx	r9
 8008b28:	3001      	adds	r0, #1
 8008b2a:	d103      	bne.n	8008b34 <_printf_common+0xac>
 8008b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b34:	3501      	adds	r5, #1
 8008b36:	e7c6      	b.n	8008ac6 <_printf_common+0x3e>
 8008b38:	18e1      	adds	r1, r4, r3
 8008b3a:	1c5a      	adds	r2, r3, #1
 8008b3c:	2030      	movs	r0, #48	@ 0x30
 8008b3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008b42:	4422      	add	r2, r4
 8008b44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008b48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008b4c:	3302      	adds	r3, #2
 8008b4e:	e7c7      	b.n	8008ae0 <_printf_common+0x58>
 8008b50:	2301      	movs	r3, #1
 8008b52:	4622      	mov	r2, r4
 8008b54:	4641      	mov	r1, r8
 8008b56:	4638      	mov	r0, r7
 8008b58:	47c8      	blx	r9
 8008b5a:	3001      	adds	r0, #1
 8008b5c:	d0e6      	beq.n	8008b2c <_printf_common+0xa4>
 8008b5e:	3601      	adds	r6, #1
 8008b60:	e7d9      	b.n	8008b16 <_printf_common+0x8e>
	...

08008b64 <_printf_i>:
 8008b64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b68:	7e0f      	ldrb	r7, [r1, #24]
 8008b6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008b6c:	2f78      	cmp	r7, #120	@ 0x78
 8008b6e:	4691      	mov	r9, r2
 8008b70:	4680      	mov	r8, r0
 8008b72:	460c      	mov	r4, r1
 8008b74:	469a      	mov	sl, r3
 8008b76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008b7a:	d807      	bhi.n	8008b8c <_printf_i+0x28>
 8008b7c:	2f62      	cmp	r7, #98	@ 0x62
 8008b7e:	d80a      	bhi.n	8008b96 <_printf_i+0x32>
 8008b80:	2f00      	cmp	r7, #0
 8008b82:	f000 80d2 	beq.w	8008d2a <_printf_i+0x1c6>
 8008b86:	2f58      	cmp	r7, #88	@ 0x58
 8008b88:	f000 80b9 	beq.w	8008cfe <_printf_i+0x19a>
 8008b8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008b94:	e03a      	b.n	8008c0c <_printf_i+0xa8>
 8008b96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008b9a:	2b15      	cmp	r3, #21
 8008b9c:	d8f6      	bhi.n	8008b8c <_printf_i+0x28>
 8008b9e:	a101      	add	r1, pc, #4	@ (adr r1, 8008ba4 <_printf_i+0x40>)
 8008ba0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ba4:	08008bfd 	.word	0x08008bfd
 8008ba8:	08008c11 	.word	0x08008c11
 8008bac:	08008b8d 	.word	0x08008b8d
 8008bb0:	08008b8d 	.word	0x08008b8d
 8008bb4:	08008b8d 	.word	0x08008b8d
 8008bb8:	08008b8d 	.word	0x08008b8d
 8008bbc:	08008c11 	.word	0x08008c11
 8008bc0:	08008b8d 	.word	0x08008b8d
 8008bc4:	08008b8d 	.word	0x08008b8d
 8008bc8:	08008b8d 	.word	0x08008b8d
 8008bcc:	08008b8d 	.word	0x08008b8d
 8008bd0:	08008d11 	.word	0x08008d11
 8008bd4:	08008c3b 	.word	0x08008c3b
 8008bd8:	08008ccb 	.word	0x08008ccb
 8008bdc:	08008b8d 	.word	0x08008b8d
 8008be0:	08008b8d 	.word	0x08008b8d
 8008be4:	08008d33 	.word	0x08008d33
 8008be8:	08008b8d 	.word	0x08008b8d
 8008bec:	08008c3b 	.word	0x08008c3b
 8008bf0:	08008b8d 	.word	0x08008b8d
 8008bf4:	08008b8d 	.word	0x08008b8d
 8008bf8:	08008cd3 	.word	0x08008cd3
 8008bfc:	6833      	ldr	r3, [r6, #0]
 8008bfe:	1d1a      	adds	r2, r3, #4
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	6032      	str	r2, [r6, #0]
 8008c04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	e09d      	b.n	8008d4c <_printf_i+0x1e8>
 8008c10:	6833      	ldr	r3, [r6, #0]
 8008c12:	6820      	ldr	r0, [r4, #0]
 8008c14:	1d19      	adds	r1, r3, #4
 8008c16:	6031      	str	r1, [r6, #0]
 8008c18:	0606      	lsls	r6, r0, #24
 8008c1a:	d501      	bpl.n	8008c20 <_printf_i+0xbc>
 8008c1c:	681d      	ldr	r5, [r3, #0]
 8008c1e:	e003      	b.n	8008c28 <_printf_i+0xc4>
 8008c20:	0645      	lsls	r5, r0, #25
 8008c22:	d5fb      	bpl.n	8008c1c <_printf_i+0xb8>
 8008c24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008c28:	2d00      	cmp	r5, #0
 8008c2a:	da03      	bge.n	8008c34 <_printf_i+0xd0>
 8008c2c:	232d      	movs	r3, #45	@ 0x2d
 8008c2e:	426d      	negs	r5, r5
 8008c30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c34:	4859      	ldr	r0, [pc, #356]	@ (8008d9c <_printf_i+0x238>)
 8008c36:	230a      	movs	r3, #10
 8008c38:	e011      	b.n	8008c5e <_printf_i+0xfa>
 8008c3a:	6821      	ldr	r1, [r4, #0]
 8008c3c:	6833      	ldr	r3, [r6, #0]
 8008c3e:	0608      	lsls	r0, r1, #24
 8008c40:	f853 5b04 	ldr.w	r5, [r3], #4
 8008c44:	d402      	bmi.n	8008c4c <_printf_i+0xe8>
 8008c46:	0649      	lsls	r1, r1, #25
 8008c48:	bf48      	it	mi
 8008c4a:	b2ad      	uxthmi	r5, r5
 8008c4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008c4e:	4853      	ldr	r0, [pc, #332]	@ (8008d9c <_printf_i+0x238>)
 8008c50:	6033      	str	r3, [r6, #0]
 8008c52:	bf14      	ite	ne
 8008c54:	230a      	movne	r3, #10
 8008c56:	2308      	moveq	r3, #8
 8008c58:	2100      	movs	r1, #0
 8008c5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008c5e:	6866      	ldr	r6, [r4, #4]
 8008c60:	60a6      	str	r6, [r4, #8]
 8008c62:	2e00      	cmp	r6, #0
 8008c64:	bfa2      	ittt	ge
 8008c66:	6821      	ldrge	r1, [r4, #0]
 8008c68:	f021 0104 	bicge.w	r1, r1, #4
 8008c6c:	6021      	strge	r1, [r4, #0]
 8008c6e:	b90d      	cbnz	r5, 8008c74 <_printf_i+0x110>
 8008c70:	2e00      	cmp	r6, #0
 8008c72:	d04b      	beq.n	8008d0c <_printf_i+0x1a8>
 8008c74:	4616      	mov	r6, r2
 8008c76:	fbb5 f1f3 	udiv	r1, r5, r3
 8008c7a:	fb03 5711 	mls	r7, r3, r1, r5
 8008c7e:	5dc7      	ldrb	r7, [r0, r7]
 8008c80:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008c84:	462f      	mov	r7, r5
 8008c86:	42bb      	cmp	r3, r7
 8008c88:	460d      	mov	r5, r1
 8008c8a:	d9f4      	bls.n	8008c76 <_printf_i+0x112>
 8008c8c:	2b08      	cmp	r3, #8
 8008c8e:	d10b      	bne.n	8008ca8 <_printf_i+0x144>
 8008c90:	6823      	ldr	r3, [r4, #0]
 8008c92:	07df      	lsls	r7, r3, #31
 8008c94:	d508      	bpl.n	8008ca8 <_printf_i+0x144>
 8008c96:	6923      	ldr	r3, [r4, #16]
 8008c98:	6861      	ldr	r1, [r4, #4]
 8008c9a:	4299      	cmp	r1, r3
 8008c9c:	bfde      	ittt	le
 8008c9e:	2330      	movle	r3, #48	@ 0x30
 8008ca0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008ca4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008ca8:	1b92      	subs	r2, r2, r6
 8008caa:	6122      	str	r2, [r4, #16]
 8008cac:	f8cd a000 	str.w	sl, [sp]
 8008cb0:	464b      	mov	r3, r9
 8008cb2:	aa03      	add	r2, sp, #12
 8008cb4:	4621      	mov	r1, r4
 8008cb6:	4640      	mov	r0, r8
 8008cb8:	f7ff fee6 	bl	8008a88 <_printf_common>
 8008cbc:	3001      	adds	r0, #1
 8008cbe:	d14a      	bne.n	8008d56 <_printf_i+0x1f2>
 8008cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8008cc4:	b004      	add	sp, #16
 8008cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cca:	6823      	ldr	r3, [r4, #0]
 8008ccc:	f043 0320 	orr.w	r3, r3, #32
 8008cd0:	6023      	str	r3, [r4, #0]
 8008cd2:	4833      	ldr	r0, [pc, #204]	@ (8008da0 <_printf_i+0x23c>)
 8008cd4:	2778      	movs	r7, #120	@ 0x78
 8008cd6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008cda:	6823      	ldr	r3, [r4, #0]
 8008cdc:	6831      	ldr	r1, [r6, #0]
 8008cde:	061f      	lsls	r7, r3, #24
 8008ce0:	f851 5b04 	ldr.w	r5, [r1], #4
 8008ce4:	d402      	bmi.n	8008cec <_printf_i+0x188>
 8008ce6:	065f      	lsls	r7, r3, #25
 8008ce8:	bf48      	it	mi
 8008cea:	b2ad      	uxthmi	r5, r5
 8008cec:	6031      	str	r1, [r6, #0]
 8008cee:	07d9      	lsls	r1, r3, #31
 8008cf0:	bf44      	itt	mi
 8008cf2:	f043 0320 	orrmi.w	r3, r3, #32
 8008cf6:	6023      	strmi	r3, [r4, #0]
 8008cf8:	b11d      	cbz	r5, 8008d02 <_printf_i+0x19e>
 8008cfa:	2310      	movs	r3, #16
 8008cfc:	e7ac      	b.n	8008c58 <_printf_i+0xf4>
 8008cfe:	4827      	ldr	r0, [pc, #156]	@ (8008d9c <_printf_i+0x238>)
 8008d00:	e7e9      	b.n	8008cd6 <_printf_i+0x172>
 8008d02:	6823      	ldr	r3, [r4, #0]
 8008d04:	f023 0320 	bic.w	r3, r3, #32
 8008d08:	6023      	str	r3, [r4, #0]
 8008d0a:	e7f6      	b.n	8008cfa <_printf_i+0x196>
 8008d0c:	4616      	mov	r6, r2
 8008d0e:	e7bd      	b.n	8008c8c <_printf_i+0x128>
 8008d10:	6833      	ldr	r3, [r6, #0]
 8008d12:	6825      	ldr	r5, [r4, #0]
 8008d14:	6961      	ldr	r1, [r4, #20]
 8008d16:	1d18      	adds	r0, r3, #4
 8008d18:	6030      	str	r0, [r6, #0]
 8008d1a:	062e      	lsls	r6, r5, #24
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	d501      	bpl.n	8008d24 <_printf_i+0x1c0>
 8008d20:	6019      	str	r1, [r3, #0]
 8008d22:	e002      	b.n	8008d2a <_printf_i+0x1c6>
 8008d24:	0668      	lsls	r0, r5, #25
 8008d26:	d5fb      	bpl.n	8008d20 <_printf_i+0x1bc>
 8008d28:	8019      	strh	r1, [r3, #0]
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	6123      	str	r3, [r4, #16]
 8008d2e:	4616      	mov	r6, r2
 8008d30:	e7bc      	b.n	8008cac <_printf_i+0x148>
 8008d32:	6833      	ldr	r3, [r6, #0]
 8008d34:	1d1a      	adds	r2, r3, #4
 8008d36:	6032      	str	r2, [r6, #0]
 8008d38:	681e      	ldr	r6, [r3, #0]
 8008d3a:	6862      	ldr	r2, [r4, #4]
 8008d3c:	2100      	movs	r1, #0
 8008d3e:	4630      	mov	r0, r6
 8008d40:	f7f7 fa4e 	bl	80001e0 <memchr>
 8008d44:	b108      	cbz	r0, 8008d4a <_printf_i+0x1e6>
 8008d46:	1b80      	subs	r0, r0, r6
 8008d48:	6060      	str	r0, [r4, #4]
 8008d4a:	6863      	ldr	r3, [r4, #4]
 8008d4c:	6123      	str	r3, [r4, #16]
 8008d4e:	2300      	movs	r3, #0
 8008d50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d54:	e7aa      	b.n	8008cac <_printf_i+0x148>
 8008d56:	6923      	ldr	r3, [r4, #16]
 8008d58:	4632      	mov	r2, r6
 8008d5a:	4649      	mov	r1, r9
 8008d5c:	4640      	mov	r0, r8
 8008d5e:	47d0      	blx	sl
 8008d60:	3001      	adds	r0, #1
 8008d62:	d0ad      	beq.n	8008cc0 <_printf_i+0x15c>
 8008d64:	6823      	ldr	r3, [r4, #0]
 8008d66:	079b      	lsls	r3, r3, #30
 8008d68:	d413      	bmi.n	8008d92 <_printf_i+0x22e>
 8008d6a:	68e0      	ldr	r0, [r4, #12]
 8008d6c:	9b03      	ldr	r3, [sp, #12]
 8008d6e:	4298      	cmp	r0, r3
 8008d70:	bfb8      	it	lt
 8008d72:	4618      	movlt	r0, r3
 8008d74:	e7a6      	b.n	8008cc4 <_printf_i+0x160>
 8008d76:	2301      	movs	r3, #1
 8008d78:	4632      	mov	r2, r6
 8008d7a:	4649      	mov	r1, r9
 8008d7c:	4640      	mov	r0, r8
 8008d7e:	47d0      	blx	sl
 8008d80:	3001      	adds	r0, #1
 8008d82:	d09d      	beq.n	8008cc0 <_printf_i+0x15c>
 8008d84:	3501      	adds	r5, #1
 8008d86:	68e3      	ldr	r3, [r4, #12]
 8008d88:	9903      	ldr	r1, [sp, #12]
 8008d8a:	1a5b      	subs	r3, r3, r1
 8008d8c:	42ab      	cmp	r3, r5
 8008d8e:	dcf2      	bgt.n	8008d76 <_printf_i+0x212>
 8008d90:	e7eb      	b.n	8008d6a <_printf_i+0x206>
 8008d92:	2500      	movs	r5, #0
 8008d94:	f104 0619 	add.w	r6, r4, #25
 8008d98:	e7f5      	b.n	8008d86 <_printf_i+0x222>
 8008d9a:	bf00      	nop
 8008d9c:	08012b03 	.word	0x08012b03
 8008da0:	08012b14 	.word	0x08012b14

08008da4 <fiprintf>:
 8008da4:	b40e      	push	{r1, r2, r3}
 8008da6:	b503      	push	{r0, r1, lr}
 8008da8:	4601      	mov	r1, r0
 8008daa:	ab03      	add	r3, sp, #12
 8008dac:	4805      	ldr	r0, [pc, #20]	@ (8008dc4 <fiprintf+0x20>)
 8008dae:	f853 2b04 	ldr.w	r2, [r3], #4
 8008db2:	6800      	ldr	r0, [r0, #0]
 8008db4:	9301      	str	r3, [sp, #4]
 8008db6:	f000 f913 	bl	8008fe0 <_vfiprintf_r>
 8008dba:	b002      	add	sp, #8
 8008dbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008dc0:	b003      	add	sp, #12
 8008dc2:	4770      	bx	lr
 8008dc4:	20000220 	.word	0x20000220

08008dc8 <__swhatbuf_r>:
 8008dc8:	b570      	push	{r4, r5, r6, lr}
 8008dca:	460c      	mov	r4, r1
 8008dcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dd0:	2900      	cmp	r1, #0
 8008dd2:	b096      	sub	sp, #88	@ 0x58
 8008dd4:	4615      	mov	r5, r2
 8008dd6:	461e      	mov	r6, r3
 8008dd8:	da0d      	bge.n	8008df6 <__swhatbuf_r+0x2e>
 8008dda:	89a3      	ldrh	r3, [r4, #12]
 8008ddc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008de0:	f04f 0100 	mov.w	r1, #0
 8008de4:	bf14      	ite	ne
 8008de6:	2340      	movne	r3, #64	@ 0x40
 8008de8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008dec:	2000      	movs	r0, #0
 8008dee:	6031      	str	r1, [r6, #0]
 8008df0:	602b      	str	r3, [r5, #0]
 8008df2:	b016      	add	sp, #88	@ 0x58
 8008df4:	bd70      	pop	{r4, r5, r6, pc}
 8008df6:	466a      	mov	r2, sp
 8008df8:	f000 f862 	bl	8008ec0 <_fstat_r>
 8008dfc:	2800      	cmp	r0, #0
 8008dfe:	dbec      	blt.n	8008dda <__swhatbuf_r+0x12>
 8008e00:	9901      	ldr	r1, [sp, #4]
 8008e02:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008e06:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008e0a:	4259      	negs	r1, r3
 8008e0c:	4159      	adcs	r1, r3
 8008e0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008e12:	e7eb      	b.n	8008dec <__swhatbuf_r+0x24>

08008e14 <__smakebuf_r>:
 8008e14:	898b      	ldrh	r3, [r1, #12]
 8008e16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e18:	079d      	lsls	r5, r3, #30
 8008e1a:	4606      	mov	r6, r0
 8008e1c:	460c      	mov	r4, r1
 8008e1e:	d507      	bpl.n	8008e30 <__smakebuf_r+0x1c>
 8008e20:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008e24:	6023      	str	r3, [r4, #0]
 8008e26:	6123      	str	r3, [r4, #16]
 8008e28:	2301      	movs	r3, #1
 8008e2a:	6163      	str	r3, [r4, #20]
 8008e2c:	b003      	add	sp, #12
 8008e2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e30:	ab01      	add	r3, sp, #4
 8008e32:	466a      	mov	r2, sp
 8008e34:	f7ff ffc8 	bl	8008dc8 <__swhatbuf_r>
 8008e38:	9f00      	ldr	r7, [sp, #0]
 8008e3a:	4605      	mov	r5, r0
 8008e3c:	4639      	mov	r1, r7
 8008e3e:	4630      	mov	r0, r6
 8008e40:	f7ff fc3e 	bl	80086c0 <_malloc_r>
 8008e44:	b948      	cbnz	r0, 8008e5a <__smakebuf_r+0x46>
 8008e46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e4a:	059a      	lsls	r2, r3, #22
 8008e4c:	d4ee      	bmi.n	8008e2c <__smakebuf_r+0x18>
 8008e4e:	f023 0303 	bic.w	r3, r3, #3
 8008e52:	f043 0302 	orr.w	r3, r3, #2
 8008e56:	81a3      	strh	r3, [r4, #12]
 8008e58:	e7e2      	b.n	8008e20 <__smakebuf_r+0xc>
 8008e5a:	89a3      	ldrh	r3, [r4, #12]
 8008e5c:	6020      	str	r0, [r4, #0]
 8008e5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e62:	81a3      	strh	r3, [r4, #12]
 8008e64:	9b01      	ldr	r3, [sp, #4]
 8008e66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008e6a:	b15b      	cbz	r3, 8008e84 <__smakebuf_r+0x70>
 8008e6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e70:	4630      	mov	r0, r6
 8008e72:	f000 f837 	bl	8008ee4 <_isatty_r>
 8008e76:	b128      	cbz	r0, 8008e84 <__smakebuf_r+0x70>
 8008e78:	89a3      	ldrh	r3, [r4, #12]
 8008e7a:	f023 0303 	bic.w	r3, r3, #3
 8008e7e:	f043 0301 	orr.w	r3, r3, #1
 8008e82:	81a3      	strh	r3, [r4, #12]
 8008e84:	89a3      	ldrh	r3, [r4, #12]
 8008e86:	431d      	orrs	r5, r3
 8008e88:	81a5      	strh	r5, [r4, #12]
 8008e8a:	e7cf      	b.n	8008e2c <__smakebuf_r+0x18>

08008e8c <memmove>:
 8008e8c:	4288      	cmp	r0, r1
 8008e8e:	b510      	push	{r4, lr}
 8008e90:	eb01 0402 	add.w	r4, r1, r2
 8008e94:	d902      	bls.n	8008e9c <memmove+0x10>
 8008e96:	4284      	cmp	r4, r0
 8008e98:	4623      	mov	r3, r4
 8008e9a:	d807      	bhi.n	8008eac <memmove+0x20>
 8008e9c:	1e43      	subs	r3, r0, #1
 8008e9e:	42a1      	cmp	r1, r4
 8008ea0:	d008      	beq.n	8008eb4 <memmove+0x28>
 8008ea2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ea6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008eaa:	e7f8      	b.n	8008e9e <memmove+0x12>
 8008eac:	4402      	add	r2, r0
 8008eae:	4601      	mov	r1, r0
 8008eb0:	428a      	cmp	r2, r1
 8008eb2:	d100      	bne.n	8008eb6 <memmove+0x2a>
 8008eb4:	bd10      	pop	{r4, pc}
 8008eb6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008eba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008ebe:	e7f7      	b.n	8008eb0 <memmove+0x24>

08008ec0 <_fstat_r>:
 8008ec0:	b538      	push	{r3, r4, r5, lr}
 8008ec2:	4d07      	ldr	r5, [pc, #28]	@ (8008ee0 <_fstat_r+0x20>)
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	4604      	mov	r4, r0
 8008ec8:	4608      	mov	r0, r1
 8008eca:	4611      	mov	r1, r2
 8008ecc:	602b      	str	r3, [r5, #0]
 8008ece:	f7f9 f8fb 	bl	80020c8 <_fstat>
 8008ed2:	1c43      	adds	r3, r0, #1
 8008ed4:	d102      	bne.n	8008edc <_fstat_r+0x1c>
 8008ed6:	682b      	ldr	r3, [r5, #0]
 8008ed8:	b103      	cbz	r3, 8008edc <_fstat_r+0x1c>
 8008eda:	6023      	str	r3, [r4, #0]
 8008edc:	bd38      	pop	{r3, r4, r5, pc}
 8008ede:	bf00      	nop
 8008ee0:	2000afbc 	.word	0x2000afbc

08008ee4 <_isatty_r>:
 8008ee4:	b538      	push	{r3, r4, r5, lr}
 8008ee6:	4d06      	ldr	r5, [pc, #24]	@ (8008f00 <_isatty_r+0x1c>)
 8008ee8:	2300      	movs	r3, #0
 8008eea:	4604      	mov	r4, r0
 8008eec:	4608      	mov	r0, r1
 8008eee:	602b      	str	r3, [r5, #0]
 8008ef0:	f7f9 f8fa 	bl	80020e8 <_isatty>
 8008ef4:	1c43      	adds	r3, r0, #1
 8008ef6:	d102      	bne.n	8008efe <_isatty_r+0x1a>
 8008ef8:	682b      	ldr	r3, [r5, #0]
 8008efa:	b103      	cbz	r3, 8008efe <_isatty_r+0x1a>
 8008efc:	6023      	str	r3, [r4, #0]
 8008efe:	bd38      	pop	{r3, r4, r5, pc}
 8008f00:	2000afbc 	.word	0x2000afbc

08008f04 <_sbrk_r>:
 8008f04:	b538      	push	{r3, r4, r5, lr}
 8008f06:	4d06      	ldr	r5, [pc, #24]	@ (8008f20 <_sbrk_r+0x1c>)
 8008f08:	2300      	movs	r3, #0
 8008f0a:	4604      	mov	r4, r0
 8008f0c:	4608      	mov	r0, r1
 8008f0e:	602b      	str	r3, [r5, #0]
 8008f10:	f7f9 f902 	bl	8002118 <_sbrk>
 8008f14:	1c43      	adds	r3, r0, #1
 8008f16:	d102      	bne.n	8008f1e <_sbrk_r+0x1a>
 8008f18:	682b      	ldr	r3, [r5, #0]
 8008f1a:	b103      	cbz	r3, 8008f1e <_sbrk_r+0x1a>
 8008f1c:	6023      	str	r3, [r4, #0]
 8008f1e:	bd38      	pop	{r3, r4, r5, pc}
 8008f20:	2000afbc 	.word	0x2000afbc

08008f24 <abort>:
 8008f24:	b508      	push	{r3, lr}
 8008f26:	2006      	movs	r0, #6
 8008f28:	f000 fa2e 	bl	8009388 <raise>
 8008f2c:	2001      	movs	r0, #1
 8008f2e:	f7f9 f87b 	bl	8002028 <_exit>

08008f32 <_realloc_r>:
 8008f32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f36:	4680      	mov	r8, r0
 8008f38:	4615      	mov	r5, r2
 8008f3a:	460c      	mov	r4, r1
 8008f3c:	b921      	cbnz	r1, 8008f48 <_realloc_r+0x16>
 8008f3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f42:	4611      	mov	r1, r2
 8008f44:	f7ff bbbc 	b.w	80086c0 <_malloc_r>
 8008f48:	b92a      	cbnz	r2, 8008f56 <_realloc_r+0x24>
 8008f4a:	f7ff fb45 	bl	80085d8 <_free_r>
 8008f4e:	2400      	movs	r4, #0
 8008f50:	4620      	mov	r0, r4
 8008f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f56:	f000 fa33 	bl	80093c0 <_malloc_usable_size_r>
 8008f5a:	4285      	cmp	r5, r0
 8008f5c:	4606      	mov	r6, r0
 8008f5e:	d802      	bhi.n	8008f66 <_realloc_r+0x34>
 8008f60:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008f64:	d8f4      	bhi.n	8008f50 <_realloc_r+0x1e>
 8008f66:	4629      	mov	r1, r5
 8008f68:	4640      	mov	r0, r8
 8008f6a:	f7ff fba9 	bl	80086c0 <_malloc_r>
 8008f6e:	4607      	mov	r7, r0
 8008f70:	2800      	cmp	r0, #0
 8008f72:	d0ec      	beq.n	8008f4e <_realloc_r+0x1c>
 8008f74:	42b5      	cmp	r5, r6
 8008f76:	462a      	mov	r2, r5
 8008f78:	4621      	mov	r1, r4
 8008f7a:	bf28      	it	cs
 8008f7c:	4632      	movcs	r2, r6
 8008f7e:	f7ff fafe 	bl	800857e <memcpy>
 8008f82:	4621      	mov	r1, r4
 8008f84:	4640      	mov	r0, r8
 8008f86:	f7ff fb27 	bl	80085d8 <_free_r>
 8008f8a:	463c      	mov	r4, r7
 8008f8c:	e7e0      	b.n	8008f50 <_realloc_r+0x1e>

08008f8e <__sfputc_r>:
 8008f8e:	6893      	ldr	r3, [r2, #8]
 8008f90:	3b01      	subs	r3, #1
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	b410      	push	{r4}
 8008f96:	6093      	str	r3, [r2, #8]
 8008f98:	da08      	bge.n	8008fac <__sfputc_r+0x1e>
 8008f9a:	6994      	ldr	r4, [r2, #24]
 8008f9c:	42a3      	cmp	r3, r4
 8008f9e:	db01      	blt.n	8008fa4 <__sfputc_r+0x16>
 8008fa0:	290a      	cmp	r1, #10
 8008fa2:	d103      	bne.n	8008fac <__sfputc_r+0x1e>
 8008fa4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008fa8:	f000 b932 	b.w	8009210 <__swbuf_r>
 8008fac:	6813      	ldr	r3, [r2, #0]
 8008fae:	1c58      	adds	r0, r3, #1
 8008fb0:	6010      	str	r0, [r2, #0]
 8008fb2:	7019      	strb	r1, [r3, #0]
 8008fb4:	4608      	mov	r0, r1
 8008fb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008fba:	4770      	bx	lr

08008fbc <__sfputs_r>:
 8008fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fbe:	4606      	mov	r6, r0
 8008fc0:	460f      	mov	r7, r1
 8008fc2:	4614      	mov	r4, r2
 8008fc4:	18d5      	adds	r5, r2, r3
 8008fc6:	42ac      	cmp	r4, r5
 8008fc8:	d101      	bne.n	8008fce <__sfputs_r+0x12>
 8008fca:	2000      	movs	r0, #0
 8008fcc:	e007      	b.n	8008fde <__sfputs_r+0x22>
 8008fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fd2:	463a      	mov	r2, r7
 8008fd4:	4630      	mov	r0, r6
 8008fd6:	f7ff ffda 	bl	8008f8e <__sfputc_r>
 8008fda:	1c43      	adds	r3, r0, #1
 8008fdc:	d1f3      	bne.n	8008fc6 <__sfputs_r+0xa>
 8008fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008fe0 <_vfiprintf_r>:
 8008fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fe4:	460d      	mov	r5, r1
 8008fe6:	b09d      	sub	sp, #116	@ 0x74
 8008fe8:	4614      	mov	r4, r2
 8008fea:	4698      	mov	r8, r3
 8008fec:	4606      	mov	r6, r0
 8008fee:	b118      	cbz	r0, 8008ff8 <_vfiprintf_r+0x18>
 8008ff0:	6a03      	ldr	r3, [r0, #32]
 8008ff2:	b90b      	cbnz	r3, 8008ff8 <_vfiprintf_r+0x18>
 8008ff4:	f7ff f8c2 	bl	800817c <__sinit>
 8008ff8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ffa:	07d9      	lsls	r1, r3, #31
 8008ffc:	d405      	bmi.n	800900a <_vfiprintf_r+0x2a>
 8008ffe:	89ab      	ldrh	r3, [r5, #12]
 8009000:	059a      	lsls	r2, r3, #22
 8009002:	d402      	bmi.n	800900a <_vfiprintf_r+0x2a>
 8009004:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009006:	f7ff fab8 	bl	800857a <__retarget_lock_acquire_recursive>
 800900a:	89ab      	ldrh	r3, [r5, #12]
 800900c:	071b      	lsls	r3, r3, #28
 800900e:	d501      	bpl.n	8009014 <_vfiprintf_r+0x34>
 8009010:	692b      	ldr	r3, [r5, #16]
 8009012:	b99b      	cbnz	r3, 800903c <_vfiprintf_r+0x5c>
 8009014:	4629      	mov	r1, r5
 8009016:	4630      	mov	r0, r6
 8009018:	f000 f938 	bl	800928c <__swsetup_r>
 800901c:	b170      	cbz	r0, 800903c <_vfiprintf_r+0x5c>
 800901e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009020:	07dc      	lsls	r4, r3, #31
 8009022:	d504      	bpl.n	800902e <_vfiprintf_r+0x4e>
 8009024:	f04f 30ff 	mov.w	r0, #4294967295
 8009028:	b01d      	add	sp, #116	@ 0x74
 800902a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800902e:	89ab      	ldrh	r3, [r5, #12]
 8009030:	0598      	lsls	r0, r3, #22
 8009032:	d4f7      	bmi.n	8009024 <_vfiprintf_r+0x44>
 8009034:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009036:	f7ff faa1 	bl	800857c <__retarget_lock_release_recursive>
 800903a:	e7f3      	b.n	8009024 <_vfiprintf_r+0x44>
 800903c:	2300      	movs	r3, #0
 800903e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009040:	2320      	movs	r3, #32
 8009042:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009046:	f8cd 800c 	str.w	r8, [sp, #12]
 800904a:	2330      	movs	r3, #48	@ 0x30
 800904c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80091fc <_vfiprintf_r+0x21c>
 8009050:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009054:	f04f 0901 	mov.w	r9, #1
 8009058:	4623      	mov	r3, r4
 800905a:	469a      	mov	sl, r3
 800905c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009060:	b10a      	cbz	r2, 8009066 <_vfiprintf_r+0x86>
 8009062:	2a25      	cmp	r2, #37	@ 0x25
 8009064:	d1f9      	bne.n	800905a <_vfiprintf_r+0x7a>
 8009066:	ebba 0b04 	subs.w	fp, sl, r4
 800906a:	d00b      	beq.n	8009084 <_vfiprintf_r+0xa4>
 800906c:	465b      	mov	r3, fp
 800906e:	4622      	mov	r2, r4
 8009070:	4629      	mov	r1, r5
 8009072:	4630      	mov	r0, r6
 8009074:	f7ff ffa2 	bl	8008fbc <__sfputs_r>
 8009078:	3001      	adds	r0, #1
 800907a:	f000 80a7 	beq.w	80091cc <_vfiprintf_r+0x1ec>
 800907e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009080:	445a      	add	r2, fp
 8009082:	9209      	str	r2, [sp, #36]	@ 0x24
 8009084:	f89a 3000 	ldrb.w	r3, [sl]
 8009088:	2b00      	cmp	r3, #0
 800908a:	f000 809f 	beq.w	80091cc <_vfiprintf_r+0x1ec>
 800908e:	2300      	movs	r3, #0
 8009090:	f04f 32ff 	mov.w	r2, #4294967295
 8009094:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009098:	f10a 0a01 	add.w	sl, sl, #1
 800909c:	9304      	str	r3, [sp, #16]
 800909e:	9307      	str	r3, [sp, #28]
 80090a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80090a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80090a6:	4654      	mov	r4, sl
 80090a8:	2205      	movs	r2, #5
 80090aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090ae:	4853      	ldr	r0, [pc, #332]	@ (80091fc <_vfiprintf_r+0x21c>)
 80090b0:	f7f7 f896 	bl	80001e0 <memchr>
 80090b4:	9a04      	ldr	r2, [sp, #16]
 80090b6:	b9d8      	cbnz	r0, 80090f0 <_vfiprintf_r+0x110>
 80090b8:	06d1      	lsls	r1, r2, #27
 80090ba:	bf44      	itt	mi
 80090bc:	2320      	movmi	r3, #32
 80090be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090c2:	0713      	lsls	r3, r2, #28
 80090c4:	bf44      	itt	mi
 80090c6:	232b      	movmi	r3, #43	@ 0x2b
 80090c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090cc:	f89a 3000 	ldrb.w	r3, [sl]
 80090d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80090d2:	d015      	beq.n	8009100 <_vfiprintf_r+0x120>
 80090d4:	9a07      	ldr	r2, [sp, #28]
 80090d6:	4654      	mov	r4, sl
 80090d8:	2000      	movs	r0, #0
 80090da:	f04f 0c0a 	mov.w	ip, #10
 80090de:	4621      	mov	r1, r4
 80090e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090e4:	3b30      	subs	r3, #48	@ 0x30
 80090e6:	2b09      	cmp	r3, #9
 80090e8:	d94b      	bls.n	8009182 <_vfiprintf_r+0x1a2>
 80090ea:	b1b0      	cbz	r0, 800911a <_vfiprintf_r+0x13a>
 80090ec:	9207      	str	r2, [sp, #28]
 80090ee:	e014      	b.n	800911a <_vfiprintf_r+0x13a>
 80090f0:	eba0 0308 	sub.w	r3, r0, r8
 80090f4:	fa09 f303 	lsl.w	r3, r9, r3
 80090f8:	4313      	orrs	r3, r2
 80090fa:	9304      	str	r3, [sp, #16]
 80090fc:	46a2      	mov	sl, r4
 80090fe:	e7d2      	b.n	80090a6 <_vfiprintf_r+0xc6>
 8009100:	9b03      	ldr	r3, [sp, #12]
 8009102:	1d19      	adds	r1, r3, #4
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	9103      	str	r1, [sp, #12]
 8009108:	2b00      	cmp	r3, #0
 800910a:	bfbb      	ittet	lt
 800910c:	425b      	neglt	r3, r3
 800910e:	f042 0202 	orrlt.w	r2, r2, #2
 8009112:	9307      	strge	r3, [sp, #28]
 8009114:	9307      	strlt	r3, [sp, #28]
 8009116:	bfb8      	it	lt
 8009118:	9204      	strlt	r2, [sp, #16]
 800911a:	7823      	ldrb	r3, [r4, #0]
 800911c:	2b2e      	cmp	r3, #46	@ 0x2e
 800911e:	d10a      	bne.n	8009136 <_vfiprintf_r+0x156>
 8009120:	7863      	ldrb	r3, [r4, #1]
 8009122:	2b2a      	cmp	r3, #42	@ 0x2a
 8009124:	d132      	bne.n	800918c <_vfiprintf_r+0x1ac>
 8009126:	9b03      	ldr	r3, [sp, #12]
 8009128:	1d1a      	adds	r2, r3, #4
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	9203      	str	r2, [sp, #12]
 800912e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009132:	3402      	adds	r4, #2
 8009134:	9305      	str	r3, [sp, #20]
 8009136:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800920c <_vfiprintf_r+0x22c>
 800913a:	7821      	ldrb	r1, [r4, #0]
 800913c:	2203      	movs	r2, #3
 800913e:	4650      	mov	r0, sl
 8009140:	f7f7 f84e 	bl	80001e0 <memchr>
 8009144:	b138      	cbz	r0, 8009156 <_vfiprintf_r+0x176>
 8009146:	9b04      	ldr	r3, [sp, #16]
 8009148:	eba0 000a 	sub.w	r0, r0, sl
 800914c:	2240      	movs	r2, #64	@ 0x40
 800914e:	4082      	lsls	r2, r0
 8009150:	4313      	orrs	r3, r2
 8009152:	3401      	adds	r4, #1
 8009154:	9304      	str	r3, [sp, #16]
 8009156:	f814 1b01 	ldrb.w	r1, [r4], #1
 800915a:	4829      	ldr	r0, [pc, #164]	@ (8009200 <_vfiprintf_r+0x220>)
 800915c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009160:	2206      	movs	r2, #6
 8009162:	f7f7 f83d 	bl	80001e0 <memchr>
 8009166:	2800      	cmp	r0, #0
 8009168:	d03f      	beq.n	80091ea <_vfiprintf_r+0x20a>
 800916a:	4b26      	ldr	r3, [pc, #152]	@ (8009204 <_vfiprintf_r+0x224>)
 800916c:	bb1b      	cbnz	r3, 80091b6 <_vfiprintf_r+0x1d6>
 800916e:	9b03      	ldr	r3, [sp, #12]
 8009170:	3307      	adds	r3, #7
 8009172:	f023 0307 	bic.w	r3, r3, #7
 8009176:	3308      	adds	r3, #8
 8009178:	9303      	str	r3, [sp, #12]
 800917a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800917c:	443b      	add	r3, r7
 800917e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009180:	e76a      	b.n	8009058 <_vfiprintf_r+0x78>
 8009182:	fb0c 3202 	mla	r2, ip, r2, r3
 8009186:	460c      	mov	r4, r1
 8009188:	2001      	movs	r0, #1
 800918a:	e7a8      	b.n	80090de <_vfiprintf_r+0xfe>
 800918c:	2300      	movs	r3, #0
 800918e:	3401      	adds	r4, #1
 8009190:	9305      	str	r3, [sp, #20]
 8009192:	4619      	mov	r1, r3
 8009194:	f04f 0c0a 	mov.w	ip, #10
 8009198:	4620      	mov	r0, r4
 800919a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800919e:	3a30      	subs	r2, #48	@ 0x30
 80091a0:	2a09      	cmp	r2, #9
 80091a2:	d903      	bls.n	80091ac <_vfiprintf_r+0x1cc>
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d0c6      	beq.n	8009136 <_vfiprintf_r+0x156>
 80091a8:	9105      	str	r1, [sp, #20]
 80091aa:	e7c4      	b.n	8009136 <_vfiprintf_r+0x156>
 80091ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80091b0:	4604      	mov	r4, r0
 80091b2:	2301      	movs	r3, #1
 80091b4:	e7f0      	b.n	8009198 <_vfiprintf_r+0x1b8>
 80091b6:	ab03      	add	r3, sp, #12
 80091b8:	9300      	str	r3, [sp, #0]
 80091ba:	462a      	mov	r2, r5
 80091bc:	4b12      	ldr	r3, [pc, #72]	@ (8009208 <_vfiprintf_r+0x228>)
 80091be:	a904      	add	r1, sp, #16
 80091c0:	4630      	mov	r0, r6
 80091c2:	f3af 8000 	nop.w
 80091c6:	4607      	mov	r7, r0
 80091c8:	1c78      	adds	r0, r7, #1
 80091ca:	d1d6      	bne.n	800917a <_vfiprintf_r+0x19a>
 80091cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091ce:	07d9      	lsls	r1, r3, #31
 80091d0:	d405      	bmi.n	80091de <_vfiprintf_r+0x1fe>
 80091d2:	89ab      	ldrh	r3, [r5, #12]
 80091d4:	059a      	lsls	r2, r3, #22
 80091d6:	d402      	bmi.n	80091de <_vfiprintf_r+0x1fe>
 80091d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80091da:	f7ff f9cf 	bl	800857c <__retarget_lock_release_recursive>
 80091de:	89ab      	ldrh	r3, [r5, #12]
 80091e0:	065b      	lsls	r3, r3, #25
 80091e2:	f53f af1f 	bmi.w	8009024 <_vfiprintf_r+0x44>
 80091e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091e8:	e71e      	b.n	8009028 <_vfiprintf_r+0x48>
 80091ea:	ab03      	add	r3, sp, #12
 80091ec:	9300      	str	r3, [sp, #0]
 80091ee:	462a      	mov	r2, r5
 80091f0:	4b05      	ldr	r3, [pc, #20]	@ (8009208 <_vfiprintf_r+0x228>)
 80091f2:	a904      	add	r1, sp, #16
 80091f4:	4630      	mov	r0, r6
 80091f6:	f7ff fcb5 	bl	8008b64 <_printf_i>
 80091fa:	e7e4      	b.n	80091c6 <_vfiprintf_r+0x1e6>
 80091fc:	08012af2 	.word	0x08012af2
 8009200:	08012afc 	.word	0x08012afc
 8009204:	00000000 	.word	0x00000000
 8009208:	08008fbd 	.word	0x08008fbd
 800920c:	08012af8 	.word	0x08012af8

08009210 <__swbuf_r>:
 8009210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009212:	460e      	mov	r6, r1
 8009214:	4614      	mov	r4, r2
 8009216:	4605      	mov	r5, r0
 8009218:	b118      	cbz	r0, 8009222 <__swbuf_r+0x12>
 800921a:	6a03      	ldr	r3, [r0, #32]
 800921c:	b90b      	cbnz	r3, 8009222 <__swbuf_r+0x12>
 800921e:	f7fe ffad 	bl	800817c <__sinit>
 8009222:	69a3      	ldr	r3, [r4, #24]
 8009224:	60a3      	str	r3, [r4, #8]
 8009226:	89a3      	ldrh	r3, [r4, #12]
 8009228:	071a      	lsls	r2, r3, #28
 800922a:	d501      	bpl.n	8009230 <__swbuf_r+0x20>
 800922c:	6923      	ldr	r3, [r4, #16]
 800922e:	b943      	cbnz	r3, 8009242 <__swbuf_r+0x32>
 8009230:	4621      	mov	r1, r4
 8009232:	4628      	mov	r0, r5
 8009234:	f000 f82a 	bl	800928c <__swsetup_r>
 8009238:	b118      	cbz	r0, 8009242 <__swbuf_r+0x32>
 800923a:	f04f 37ff 	mov.w	r7, #4294967295
 800923e:	4638      	mov	r0, r7
 8009240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009242:	6823      	ldr	r3, [r4, #0]
 8009244:	6922      	ldr	r2, [r4, #16]
 8009246:	1a98      	subs	r0, r3, r2
 8009248:	6963      	ldr	r3, [r4, #20]
 800924a:	b2f6      	uxtb	r6, r6
 800924c:	4283      	cmp	r3, r0
 800924e:	4637      	mov	r7, r6
 8009250:	dc05      	bgt.n	800925e <__swbuf_r+0x4e>
 8009252:	4621      	mov	r1, r4
 8009254:	4628      	mov	r0, r5
 8009256:	f7fe fedd 	bl	8008014 <_fflush_r>
 800925a:	2800      	cmp	r0, #0
 800925c:	d1ed      	bne.n	800923a <__swbuf_r+0x2a>
 800925e:	68a3      	ldr	r3, [r4, #8]
 8009260:	3b01      	subs	r3, #1
 8009262:	60a3      	str	r3, [r4, #8]
 8009264:	6823      	ldr	r3, [r4, #0]
 8009266:	1c5a      	adds	r2, r3, #1
 8009268:	6022      	str	r2, [r4, #0]
 800926a:	701e      	strb	r6, [r3, #0]
 800926c:	6962      	ldr	r2, [r4, #20]
 800926e:	1c43      	adds	r3, r0, #1
 8009270:	429a      	cmp	r2, r3
 8009272:	d004      	beq.n	800927e <__swbuf_r+0x6e>
 8009274:	89a3      	ldrh	r3, [r4, #12]
 8009276:	07db      	lsls	r3, r3, #31
 8009278:	d5e1      	bpl.n	800923e <__swbuf_r+0x2e>
 800927a:	2e0a      	cmp	r6, #10
 800927c:	d1df      	bne.n	800923e <__swbuf_r+0x2e>
 800927e:	4621      	mov	r1, r4
 8009280:	4628      	mov	r0, r5
 8009282:	f7fe fec7 	bl	8008014 <_fflush_r>
 8009286:	2800      	cmp	r0, #0
 8009288:	d0d9      	beq.n	800923e <__swbuf_r+0x2e>
 800928a:	e7d6      	b.n	800923a <__swbuf_r+0x2a>

0800928c <__swsetup_r>:
 800928c:	b538      	push	{r3, r4, r5, lr}
 800928e:	4b29      	ldr	r3, [pc, #164]	@ (8009334 <__swsetup_r+0xa8>)
 8009290:	4605      	mov	r5, r0
 8009292:	6818      	ldr	r0, [r3, #0]
 8009294:	460c      	mov	r4, r1
 8009296:	b118      	cbz	r0, 80092a0 <__swsetup_r+0x14>
 8009298:	6a03      	ldr	r3, [r0, #32]
 800929a:	b90b      	cbnz	r3, 80092a0 <__swsetup_r+0x14>
 800929c:	f7fe ff6e 	bl	800817c <__sinit>
 80092a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092a4:	0719      	lsls	r1, r3, #28
 80092a6:	d422      	bmi.n	80092ee <__swsetup_r+0x62>
 80092a8:	06da      	lsls	r2, r3, #27
 80092aa:	d407      	bmi.n	80092bc <__swsetup_r+0x30>
 80092ac:	2209      	movs	r2, #9
 80092ae:	602a      	str	r2, [r5, #0]
 80092b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092b4:	81a3      	strh	r3, [r4, #12]
 80092b6:	f04f 30ff 	mov.w	r0, #4294967295
 80092ba:	e033      	b.n	8009324 <__swsetup_r+0x98>
 80092bc:	0758      	lsls	r0, r3, #29
 80092be:	d512      	bpl.n	80092e6 <__swsetup_r+0x5a>
 80092c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80092c2:	b141      	cbz	r1, 80092d6 <__swsetup_r+0x4a>
 80092c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80092c8:	4299      	cmp	r1, r3
 80092ca:	d002      	beq.n	80092d2 <__swsetup_r+0x46>
 80092cc:	4628      	mov	r0, r5
 80092ce:	f7ff f983 	bl	80085d8 <_free_r>
 80092d2:	2300      	movs	r3, #0
 80092d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80092d6:	89a3      	ldrh	r3, [r4, #12]
 80092d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80092dc:	81a3      	strh	r3, [r4, #12]
 80092de:	2300      	movs	r3, #0
 80092e0:	6063      	str	r3, [r4, #4]
 80092e2:	6923      	ldr	r3, [r4, #16]
 80092e4:	6023      	str	r3, [r4, #0]
 80092e6:	89a3      	ldrh	r3, [r4, #12]
 80092e8:	f043 0308 	orr.w	r3, r3, #8
 80092ec:	81a3      	strh	r3, [r4, #12]
 80092ee:	6923      	ldr	r3, [r4, #16]
 80092f0:	b94b      	cbnz	r3, 8009306 <__swsetup_r+0x7a>
 80092f2:	89a3      	ldrh	r3, [r4, #12]
 80092f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80092f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092fc:	d003      	beq.n	8009306 <__swsetup_r+0x7a>
 80092fe:	4621      	mov	r1, r4
 8009300:	4628      	mov	r0, r5
 8009302:	f7ff fd87 	bl	8008e14 <__smakebuf_r>
 8009306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800930a:	f013 0201 	ands.w	r2, r3, #1
 800930e:	d00a      	beq.n	8009326 <__swsetup_r+0x9a>
 8009310:	2200      	movs	r2, #0
 8009312:	60a2      	str	r2, [r4, #8]
 8009314:	6962      	ldr	r2, [r4, #20]
 8009316:	4252      	negs	r2, r2
 8009318:	61a2      	str	r2, [r4, #24]
 800931a:	6922      	ldr	r2, [r4, #16]
 800931c:	b942      	cbnz	r2, 8009330 <__swsetup_r+0xa4>
 800931e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009322:	d1c5      	bne.n	80092b0 <__swsetup_r+0x24>
 8009324:	bd38      	pop	{r3, r4, r5, pc}
 8009326:	0799      	lsls	r1, r3, #30
 8009328:	bf58      	it	pl
 800932a:	6962      	ldrpl	r2, [r4, #20]
 800932c:	60a2      	str	r2, [r4, #8]
 800932e:	e7f4      	b.n	800931a <__swsetup_r+0x8e>
 8009330:	2000      	movs	r0, #0
 8009332:	e7f7      	b.n	8009324 <__swsetup_r+0x98>
 8009334:	20000220 	.word	0x20000220

08009338 <_raise_r>:
 8009338:	291f      	cmp	r1, #31
 800933a:	b538      	push	{r3, r4, r5, lr}
 800933c:	4605      	mov	r5, r0
 800933e:	460c      	mov	r4, r1
 8009340:	d904      	bls.n	800934c <_raise_r+0x14>
 8009342:	2316      	movs	r3, #22
 8009344:	6003      	str	r3, [r0, #0]
 8009346:	f04f 30ff 	mov.w	r0, #4294967295
 800934a:	bd38      	pop	{r3, r4, r5, pc}
 800934c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800934e:	b112      	cbz	r2, 8009356 <_raise_r+0x1e>
 8009350:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009354:	b94b      	cbnz	r3, 800936a <_raise_r+0x32>
 8009356:	4628      	mov	r0, r5
 8009358:	f000 f830 	bl	80093bc <_getpid_r>
 800935c:	4622      	mov	r2, r4
 800935e:	4601      	mov	r1, r0
 8009360:	4628      	mov	r0, r5
 8009362:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009366:	f000 b817 	b.w	8009398 <_kill_r>
 800936a:	2b01      	cmp	r3, #1
 800936c:	d00a      	beq.n	8009384 <_raise_r+0x4c>
 800936e:	1c59      	adds	r1, r3, #1
 8009370:	d103      	bne.n	800937a <_raise_r+0x42>
 8009372:	2316      	movs	r3, #22
 8009374:	6003      	str	r3, [r0, #0]
 8009376:	2001      	movs	r0, #1
 8009378:	e7e7      	b.n	800934a <_raise_r+0x12>
 800937a:	2100      	movs	r1, #0
 800937c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009380:	4620      	mov	r0, r4
 8009382:	4798      	blx	r3
 8009384:	2000      	movs	r0, #0
 8009386:	e7e0      	b.n	800934a <_raise_r+0x12>

08009388 <raise>:
 8009388:	4b02      	ldr	r3, [pc, #8]	@ (8009394 <raise+0xc>)
 800938a:	4601      	mov	r1, r0
 800938c:	6818      	ldr	r0, [r3, #0]
 800938e:	f7ff bfd3 	b.w	8009338 <_raise_r>
 8009392:	bf00      	nop
 8009394:	20000220 	.word	0x20000220

08009398 <_kill_r>:
 8009398:	b538      	push	{r3, r4, r5, lr}
 800939a:	4d07      	ldr	r5, [pc, #28]	@ (80093b8 <_kill_r+0x20>)
 800939c:	2300      	movs	r3, #0
 800939e:	4604      	mov	r4, r0
 80093a0:	4608      	mov	r0, r1
 80093a2:	4611      	mov	r1, r2
 80093a4:	602b      	str	r3, [r5, #0]
 80093a6:	f7f8 fe2f 	bl	8002008 <_kill>
 80093aa:	1c43      	adds	r3, r0, #1
 80093ac:	d102      	bne.n	80093b4 <_kill_r+0x1c>
 80093ae:	682b      	ldr	r3, [r5, #0]
 80093b0:	b103      	cbz	r3, 80093b4 <_kill_r+0x1c>
 80093b2:	6023      	str	r3, [r4, #0]
 80093b4:	bd38      	pop	{r3, r4, r5, pc}
 80093b6:	bf00      	nop
 80093b8:	2000afbc 	.word	0x2000afbc

080093bc <_getpid_r>:
 80093bc:	f7f8 be1c 	b.w	8001ff8 <_getpid>

080093c0 <_malloc_usable_size_r>:
 80093c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093c4:	1f18      	subs	r0, r3, #4
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	bfbc      	itt	lt
 80093ca:	580b      	ldrlt	r3, [r1, r0]
 80093cc:	18c0      	addlt	r0, r0, r3
 80093ce:	4770      	bx	lr

080093d0 <_init>:
 80093d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093d2:	bf00      	nop
 80093d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093d6:	bc08      	pop	{r3}
 80093d8:	469e      	mov	lr, r3
 80093da:	4770      	bx	lr

080093dc <_fini>:
 80093dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093de:	bf00      	nop
 80093e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093e2:	bc08      	pop	{r3}
 80093e4:	469e      	mov	lr, r3
 80093e6:	4770      	bx	lr
