Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 20:49:11 2024
| Host         : Robi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         32          
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           
XDCC-5     Warning   User Non-Timing constraint/property overwritten       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.857      -20.438                     39                  664        0.165        0.000                      0                  664        3.750        0.000                       0                   165  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.857      -20.438                     39                  664        0.165        0.000                      0                  664        3.750        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           39  Failing Endpoints,  Worst Slack       -0.857ns,  Total Violation      -20.438ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.857ns  (required time - arrival time)
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch1/out_pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.809ns  (logic 4.805ns (44.454%)  route 6.004ns (55.546%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  IFetch1/rd1/Q
                         net (fo=125, routed)         1.093     6.710    IFetch1/rd1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.834 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_3_replica/O
                         net (fo=30, routed)          1.102     7.935    ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X8Y1           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.085 r  ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.456     8.542    IFetch1/reg_file_reg_r1_0_31_12_17_i_9_0[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.348     8.890 r  IFetch1/plusOp_carry__2_i_5/O
                         net (fo=5, routed)           0.546     9.436    ID/reg_file_inst/second_term[4]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     9.560 r  ID/reg_file_inst/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.560    EX1/reg_file_reg_r1_0_31_12_17_i_15_0[2]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.940 r  EX1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.940    EX1/plusOp_carry__2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  EX1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.057    EX1/plusOp_carry__3_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  EX1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.174    EX1/plusOp_carry__4_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.291 r  EX1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.291    EX1/plusOp_carry__5_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.614 r  EX1/plusOp_carry__6/O[1]
                         net (fo=2, routed)           0.326    10.940    ID/reg_file_inst/reg_file_reg_r1_0_31_30_31__0_i_2_0[4]
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.306    11.246 r  ID/reg_file_inst/reg_file_reg_r1_0_31_24_29_i_21/O
                         net (fo=1, routed)           0.447    11.694    IFetch1/rd1_i_9_3
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.124    11.818 r  IFetch1/reg_file_reg_r1_0_31_24_29_i_11/O
                         net (fo=2, routed)           0.738    12.555    IFetch1/reg_file_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.679 r  IFetch1/rd1_i_9/O
                         net (fo=8, routed)           1.002    13.682    EX1/out_pc_reg[15]_i_2_1
    SLICE_X4Y2           LUT6 (Prop_lut6_I3_O)        0.124    13.806 r  EX1/rd1__1_i_5/O
                         net (fo=1, routed)           0.000    13.806    IFetch1/out_pc_reg[4]_0[0]
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.356 r  IFetch1/rd1__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.356    IFetch1/rd1__1_i_2_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  IFetch1/rd1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.470    IFetch1/rd1_i_4_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  IFetch1/out_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.584    IFetch1/out_pc_reg[12]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  IFetch1/out_pc_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.698    IFetch1/out_pc_reg[15]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  IFetch1/out_pc_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.812    IFetch1/out_pc_reg[17]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  IFetch1/out_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.926    IFetch1/out_pc_reg[24]_i_2_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  IFetch1/out_pc_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.040    IFetch1/out_pc_reg[27]_i_2_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.374 r  IFetch1/out_pc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.292    15.666    IFetch1/out_mux1[30]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.303    15.969 r  IFetch1/out_pc[30]_i_1/O
                         net (fo=1, routed)           0.000    15.969    IFetch1/out_pc[30]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  IFetch1/out_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.515    14.856    IFetch1/clk_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  IFetch1/out_pc_reg[30]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.031    15.112    IFetch1/out_pc_reg[30]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -15.969    
  -------------------------------------------------------------------
                         slack                                 -0.857    

Slack (VIOLATED) :        -0.842ns  (required time - arrival time)
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch1/rd1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.748ns  (logic 4.121ns (38.341%)  route 6.627ns (61.659%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  IFetch1/rd1/Q
                         net (fo=125, routed)         1.093     6.710    IFetch1/rd1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.834 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_3_replica/O
                         net (fo=30, routed)          1.102     7.935    ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X8Y1           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.085 r  ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.456     8.542    IFetch1/reg_file_reg_r1_0_31_12_17_i_9_0[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.348     8.890 r  IFetch1/plusOp_carry__2_i_5/O
                         net (fo=5, routed)           0.546     9.436    ID/reg_file_inst/second_term[4]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     9.560 r  ID/reg_file_inst/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.560    EX1/reg_file_reg_r1_0_31_12_17_i_15_0[2]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.940 r  EX1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.940    EX1/plusOp_carry__2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  EX1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.057    EX1/plusOp_carry__3_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  EX1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.174    EX1/plusOp_carry__4_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.291 r  EX1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.291    EX1/plusOp_carry__5_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.614 r  EX1/plusOp_carry__6/O[1]
                         net (fo=2, routed)           0.326    10.940    ID/reg_file_inst/reg_file_reg_r1_0_31_30_31__0_i_2_0[4]
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.306    11.246 r  ID/reg_file_inst/reg_file_reg_r1_0_31_24_29_i_21/O
                         net (fo=1, routed)           0.447    11.694    IFetch1/rd1_i_9_3
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.124    11.818 r  IFetch1/reg_file_reg_r1_0_31_24_29_i_11/O
                         net (fo=2, routed)           0.738    12.555    IFetch1/reg_file_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.679 r  IFetch1/rd1_i_9/O
                         net (fo=8, routed)           1.002    13.682    EX1/out_pc_reg[15]_i_2_1
    SLICE_X4Y2           LUT6 (Prop_lut6_I3_O)        0.124    13.806 r  EX1/rd1__1_i_5/O
                         net (fo=1, routed)           0.000    13.806    IFetch1/out_pc_reg[4]_0[0]
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.356 r  IFetch1/rd1__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.356    IFetch1/rd1__1_i_2_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.690 r  IFetch1/rd1_i_4/O[1]
                         net (fo=1, routed)           0.444    15.133    Monopulse/out_pc_reg[27][1]
    SLICE_X2Y3           LUT3 (Prop_lut3_I0_O)        0.303    15.436 r  Monopulse/rd1_i_3/O
                         net (fo=2, routed)           0.472    15.908    IFetch1/rd1_6
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.520    14.861    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
                         clock pessimism              0.299    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y0           FDRE (Setup_fdre_C_D)       -0.058    15.067    IFetch1/rd1
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -15.909    
  -------------------------------------------------------------------
                         slack                                 -0.842    

Slack (VIOLATED) :        -0.814ns  (required time - arrival time)
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch1/rd1__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 3.816ns (36.037%)  route 6.773ns (63.963%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  IFetch1/rd1/Q
                         net (fo=125, routed)         1.093     6.710    IFetch1/rd1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.834 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_3_replica/O
                         net (fo=30, routed)          1.102     7.935    ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X8Y1           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.085 r  ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.456     8.542    IFetch1/reg_file_reg_r1_0_31_12_17_i_9_0[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.348     8.890 r  IFetch1/plusOp_carry__2_i_5/O
                         net (fo=5, routed)           0.546     9.436    ID/reg_file_inst/second_term[4]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     9.560 r  ID/reg_file_inst/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.560    EX1/reg_file_reg_r1_0_31_12_17_i_15_0[2]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.940 r  EX1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.940    EX1/plusOp_carry__2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  EX1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.057    EX1/plusOp_carry__3_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  EX1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.174    EX1/plusOp_carry__4_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.291 r  EX1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.291    EX1/plusOp_carry__5_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.614 r  EX1/plusOp_carry__6/O[1]
                         net (fo=2, routed)           0.326    10.940    ID/reg_file_inst/reg_file_reg_r1_0_31_30_31__0_i_2_0[4]
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.306    11.246 r  ID/reg_file_inst/reg_file_reg_r1_0_31_24_29_i_21/O
                         net (fo=1, routed)           0.447    11.694    IFetch1/rd1_i_9_3
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.124    11.818 r  IFetch1/reg_file_reg_r1_0_31_24_29_i_11/O
                         net (fo=2, routed)           0.738    12.555    IFetch1/reg_file_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.679 r  IFetch1/rd1_i_9/O
                         net (fo=8, routed)           1.002    13.682    EX1/out_pc_reg[15]_i_2_1
    SLICE_X4Y2           LUT6 (Prop_lut6_I3_O)        0.124    13.806 r  EX1/rd1__1_i_5/O
                         net (fo=1, routed)           0.000    13.806    IFetch1/out_pc_reg[4]_0[0]
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.386 r  IFetch1/rd1__1_i_2/O[2]
                         net (fo=1, routed)           0.444    14.830    IFetch1/out_mux1[3]
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.302    15.132 r  IFetch1/rd1__2_i_1/O
                         net (fo=3, routed)           0.618    15.749    IFetch1/rd1__2_i_1_n_0
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.451    14.792    IFetch1/clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__2/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X9Y1           FDRE (Setup_fdre_C_D)       -0.081    14.936    IFetch1/rd1__2
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -15.749    
  -------------------------------------------------------------------
                         slack                                 -0.814    

Slack (VIOLATED) :        -0.787ns  (required time - arrival time)
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch1/rd1__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.586ns  (logic 4.005ns (37.833%)  route 6.581ns (62.167%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  IFetch1/rd1/Q
                         net (fo=125, routed)         1.093     6.710    IFetch1/rd1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.834 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_3_replica/O
                         net (fo=30, routed)          1.102     7.935    ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X8Y1           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.085 r  ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.456     8.542    IFetch1/reg_file_reg_r1_0_31_12_17_i_9_0[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.348     8.890 r  IFetch1/plusOp_carry__2_i_5/O
                         net (fo=5, routed)           0.546     9.436    ID/reg_file_inst/second_term[4]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     9.560 r  ID/reg_file_inst/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.560    EX1/reg_file_reg_r1_0_31_12_17_i_15_0[2]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.940 r  EX1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.940    EX1/plusOp_carry__2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  EX1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.057    EX1/plusOp_carry__3_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  EX1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.174    EX1/plusOp_carry__4_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.291 r  EX1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.291    EX1/plusOp_carry__5_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.614 r  EX1/plusOp_carry__6/O[1]
                         net (fo=2, routed)           0.326    10.940    ID/reg_file_inst/reg_file_reg_r1_0_31_30_31__0_i_2_0[4]
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.306    11.246 r  ID/reg_file_inst/reg_file_reg_r1_0_31_24_29_i_21/O
                         net (fo=1, routed)           0.447    11.694    IFetch1/rd1_i_9_3
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.124    11.818 r  IFetch1/reg_file_reg_r1_0_31_24_29_i_11/O
                         net (fo=2, routed)           0.738    12.555    IFetch1/reg_file_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.679 r  IFetch1/rd1_i_9/O
                         net (fo=8, routed)           1.002    13.682    EX1/out_pc_reg[15]_i_2_1
    SLICE_X4Y2           LUT6 (Prop_lut6_I3_O)        0.124    13.806 r  EX1/rd1__1_i_5/O
                         net (fo=1, routed)           0.000    13.806    IFetch1/out_pc_reg[4]_0[0]
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.356 r  IFetch1/rd1__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.356    IFetch1/rd1__1_i_2_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.578 r  IFetch1/rd1_i_4/O[0]
                         net (fo=1, routed)           0.299    14.877    IFetch1/out_mux1[5]
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.299    15.176 r  IFetch1/rd1__0_i_2/O
                         net (fo=4, routed)           0.571    15.746    IFetch1/rd1__0_i_2_n_0
    SLICE_X9Y0           FDRE                                         r  IFetch1/rd1__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.451    14.792    IFetch1/clk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  IFetch1/rd1__0/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X9Y0           FDRE (Setup_fdre_C_D)       -0.058    14.959    IFetch1/rd1__0
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -15.746    
  -------------------------------------------------------------------
                         slack                                 -0.787    

Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch1/out_pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.750ns  (logic 4.595ns (42.743%)  route 6.155ns (57.256%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT3=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  IFetch1/rd1/Q
                         net (fo=125, routed)         1.093     6.710    IFetch1/rd1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.834 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_3_replica/O
                         net (fo=30, routed)          1.102     7.935    ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X8Y1           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.085 r  ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.456     8.542    IFetch1/reg_file_reg_r1_0_31_12_17_i_9_0[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.348     8.890 r  IFetch1/plusOp_carry__2_i_5/O
                         net (fo=5, routed)           0.546     9.436    ID/reg_file_inst/second_term[4]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     9.560 r  ID/reg_file_inst/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.560    EX1/reg_file_reg_r1_0_31_12_17_i_15_0[2]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.940 r  EX1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.940    EX1/plusOp_carry__2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  EX1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.057    EX1/plusOp_carry__3_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  EX1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.174    EX1/plusOp_carry__4_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.291 r  EX1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.291    EX1/plusOp_carry__5_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.614 r  EX1/plusOp_carry__6/O[1]
                         net (fo=2, routed)           0.326    10.940    ID/reg_file_inst/reg_file_reg_r1_0_31_30_31__0_i_2_0[4]
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.306    11.246 r  ID/reg_file_inst/reg_file_reg_r1_0_31_24_29_i_21/O
                         net (fo=1, routed)           0.447    11.694    IFetch1/rd1_i_9_3
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.124    11.818 r  IFetch1/reg_file_reg_r1_0_31_24_29_i_11/O
                         net (fo=2, routed)           0.738    12.555    IFetch1/reg_file_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.679 r  IFetch1/rd1_i_9/O
                         net (fo=8, routed)           1.002    13.682    EX1/out_pc_reg[15]_i_2_1
    SLICE_X4Y2           LUT6 (Prop_lut6_I3_O)        0.124    13.806 r  EX1/rd1__1_i_5/O
                         net (fo=1, routed)           0.000    13.806    IFetch1/out_pc_reg[4]_0[0]
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.356 r  IFetch1/rd1__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.356    IFetch1/rd1__1_i_2_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  IFetch1/rd1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.470    IFetch1/rd1_i_4_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  IFetch1/out_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.584    IFetch1/out_pc_reg[12]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  IFetch1/out_pc_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.698    IFetch1/out_pc_reg[15]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  IFetch1/out_pc_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.812    IFetch1/out_pc_reg[17]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  IFetch1/out_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.926    IFetch1/out_pc_reg[24]_i_2_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.165 r  IFetch1/out_pc_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.444    15.608    Monopulse/out_pc_reg[27][9]
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.302    15.910 r  Monopulse/out_pc[27]_i_1/O
                         net (fo=1, routed)           0.000    15.910    IFetch1/out_pc_reg[27]_0
    SLICE_X3Y9           FDRE                                         r  IFetch1/out_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.517    14.858    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  IFetch1/out_pc_reg[27]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)        0.031    15.128    IFetch1/out_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -15.910    
  -------------------------------------------------------------------
                         slack                                 -0.783    

Slack (VIOLATED) :        -0.773ns  (required time - arrival time)
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch1/out_pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 3.816ns (35.900%)  route 6.813ns (64.100%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  IFetch1/rd1/Q
                         net (fo=125, routed)         1.093     6.710    IFetch1/rd1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.834 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_3_replica/O
                         net (fo=30, routed)          1.102     7.935    ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X8Y1           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.085 r  ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.456     8.542    IFetch1/reg_file_reg_r1_0_31_12_17_i_9_0[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.348     8.890 r  IFetch1/plusOp_carry__2_i_5/O
                         net (fo=5, routed)           0.546     9.436    ID/reg_file_inst/second_term[4]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     9.560 r  ID/reg_file_inst/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.560    EX1/reg_file_reg_r1_0_31_12_17_i_15_0[2]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.940 r  EX1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.940    EX1/plusOp_carry__2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  EX1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.057    EX1/plusOp_carry__3_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  EX1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.174    EX1/plusOp_carry__4_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.291 r  EX1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.291    EX1/plusOp_carry__5_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.614 r  EX1/plusOp_carry__6/O[1]
                         net (fo=2, routed)           0.326    10.940    ID/reg_file_inst/reg_file_reg_r1_0_31_30_31__0_i_2_0[4]
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.306    11.246 r  ID/reg_file_inst/reg_file_reg_r1_0_31_24_29_i_21/O
                         net (fo=1, routed)           0.447    11.694    IFetch1/rd1_i_9_3
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.124    11.818 r  IFetch1/reg_file_reg_r1_0_31_24_29_i_11/O
                         net (fo=2, routed)           0.738    12.555    IFetch1/reg_file_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.679 r  IFetch1/rd1_i_9/O
                         net (fo=8, routed)           1.002    13.682    EX1/out_pc_reg[15]_i_2_1
    SLICE_X4Y2           LUT6 (Prop_lut6_I3_O)        0.124    13.806 r  EX1/rd1__1_i_5/O
                         net (fo=1, routed)           0.000    13.806    IFetch1/out_pc_reg[4]_0[0]
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.386 r  IFetch1/rd1__1_i_2/O[2]
                         net (fo=1, routed)           0.444    14.830    IFetch1/out_mux1[3]
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.302    15.132 r  IFetch1/rd1__2_i_1/O
                         net (fo=3, routed)           0.658    15.790    IFetch1/rd1__2_i_1_n_0
    SLICE_X4Y0           FDRE                                         r  IFetch1/out_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.518    14.859    IFetch1/clk_IBUF_BUFG
    SLICE_X4Y0           FDRE                                         r  IFetch1/out_pc_reg[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y0           FDRE (Setup_fdre_C_D)       -0.067    15.017    IFetch1/out_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -15.790    
  -------------------------------------------------------------------
                         slack                                 -0.773    

Slack (VIOLATED) :        -0.755ns  (required time - arrival time)
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch1/out_pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.707ns  (logic 4.709ns (43.981%)  route 5.998ns (56.019%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  IFetch1/rd1/Q
                         net (fo=125, routed)         1.093     6.710    IFetch1/rd1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.834 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_3_replica/O
                         net (fo=30, routed)          1.102     7.935    ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X8Y1           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.085 r  ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.456     8.542    IFetch1/reg_file_reg_r1_0_31_12_17_i_9_0[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.348     8.890 r  IFetch1/plusOp_carry__2_i_5/O
                         net (fo=5, routed)           0.546     9.436    ID/reg_file_inst/second_term[4]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     9.560 r  ID/reg_file_inst/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.560    EX1/reg_file_reg_r1_0_31_12_17_i_15_0[2]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.940 r  EX1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.940    EX1/plusOp_carry__2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  EX1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.057    EX1/plusOp_carry__3_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  EX1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.174    EX1/plusOp_carry__4_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.291 r  EX1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.291    EX1/plusOp_carry__5_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.614 r  EX1/plusOp_carry__6/O[1]
                         net (fo=2, routed)           0.326    10.940    ID/reg_file_inst/reg_file_reg_r1_0_31_30_31__0_i_2_0[4]
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.306    11.246 r  ID/reg_file_inst/reg_file_reg_r1_0_31_24_29_i_21/O
                         net (fo=1, routed)           0.447    11.694    IFetch1/rd1_i_9_3
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.124    11.818 r  IFetch1/reg_file_reg_r1_0_31_24_29_i_11/O
                         net (fo=2, routed)           0.738    12.555    IFetch1/reg_file_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.679 r  IFetch1/rd1_i_9/O
                         net (fo=8, routed)           1.002    13.682    EX1/out_pc_reg[15]_i_2_1
    SLICE_X4Y2           LUT6 (Prop_lut6_I3_O)        0.124    13.806 r  EX1/rd1__1_i_5/O
                         net (fo=1, routed)           0.000    13.806    IFetch1/out_pc_reg[4]_0[0]
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.356 r  IFetch1/rd1__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.356    IFetch1/rd1__1_i_2_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  IFetch1/rd1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.470    IFetch1/rd1_i_4_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  IFetch1/out_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.584    IFetch1/out_pc_reg[12]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  IFetch1/out_pc_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.698    IFetch1/out_pc_reg[15]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  IFetch1/out_pc_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.812    IFetch1/out_pc_reg[17]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  IFetch1/out_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.926    IFetch1/out_pc_reg[24]_i_2_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  IFetch1/out_pc_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.040    IFetch1/out_pc_reg[27]_i_2_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.279 r  IFetch1/out_pc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.287    15.565    IFetch1/out_mux1[31]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.302    15.867 r  IFetch1/out_pc[31]_i_1/O
                         net (fo=1, routed)           0.000    15.867    IFetch1/out_pc[31]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  IFetch1/out_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.515    14.856    IFetch1/clk_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  IFetch1/out_pc_reg[31]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.031    15.112    IFetch1/out_pc_reg[31]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -15.867    
  -------------------------------------------------------------------
                         slack                                 -0.755    

Slack (VIOLATED) :        -0.747ns  (required time - arrival time)
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch1/out_pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 4.691ns (43.850%)  route 6.007ns (56.150%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT3=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  IFetch1/rd1/Q
                         net (fo=125, routed)         1.093     6.710    IFetch1/rd1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.834 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_3_replica/O
                         net (fo=30, routed)          1.102     7.935    ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X8Y1           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.085 r  ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.456     8.542    IFetch1/reg_file_reg_r1_0_31_12_17_i_9_0[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.348     8.890 r  IFetch1/plusOp_carry__2_i_5/O
                         net (fo=5, routed)           0.546     9.436    ID/reg_file_inst/second_term[4]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     9.560 r  ID/reg_file_inst/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.560    EX1/reg_file_reg_r1_0_31_12_17_i_15_0[2]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.940 r  EX1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.940    EX1/plusOp_carry__2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  EX1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.057    EX1/plusOp_carry__3_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  EX1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.174    EX1/plusOp_carry__4_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.291 r  EX1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.291    EX1/plusOp_carry__5_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.614 r  EX1/plusOp_carry__6/O[1]
                         net (fo=2, routed)           0.326    10.940    ID/reg_file_inst/reg_file_reg_r1_0_31_30_31__0_i_2_0[4]
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.306    11.246 r  ID/reg_file_inst/reg_file_reg_r1_0_31_24_29_i_21/O
                         net (fo=1, routed)           0.447    11.694    IFetch1/rd1_i_9_3
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.124    11.818 r  IFetch1/reg_file_reg_r1_0_31_24_29_i_11/O
                         net (fo=2, routed)           0.738    12.555    IFetch1/reg_file_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.679 r  IFetch1/rd1_i_9/O
                         net (fo=8, routed)           1.002    13.682    EX1/out_pc_reg[15]_i_2_1
    SLICE_X4Y2           LUT6 (Prop_lut6_I3_O)        0.124    13.806 r  EX1/rd1__1_i_5/O
                         net (fo=1, routed)           0.000    13.806    IFetch1/out_pc_reg[4]_0[0]
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.356 r  IFetch1/rd1__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.356    IFetch1/rd1__1_i_2_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  IFetch1/rd1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.470    IFetch1/rd1_i_4_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  IFetch1/out_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.584    IFetch1/out_pc_reg[12]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  IFetch1/out_pc_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.698    IFetch1/out_pc_reg[15]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  IFetch1/out_pc_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.812    IFetch1/out_pc_reg[17]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  IFetch1/out_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.926    IFetch1/out_pc_reg[24]_i_2_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.260 r  IFetch1/out_pc_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.295    15.555    IFetch1/out_mux1[26]
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.303    15.858 r  IFetch1/out_pc[26]_i_1/O
                         net (fo=1, routed)           0.000    15.858    IFetch1/out_pc[26]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  IFetch1/out_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.516    14.857    IFetch1/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  IFetch1/out_pc_reg[26]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.029    15.111    IFetch1/out_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -15.858    
  -------------------------------------------------------------------
                         slack                                 -0.747    

Slack (VIOLATED) :        -0.739ns  (required time - arrival time)
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch1/out_pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.692ns  (logic 4.689ns (43.855%)  route 6.003ns (56.145%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  IFetch1/rd1/Q
                         net (fo=125, routed)         1.093     6.710    IFetch1/rd1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.834 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_3_replica/O
                         net (fo=30, routed)          1.102     7.935    ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X8Y1           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.085 r  ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.456     8.542    IFetch1/reg_file_reg_r1_0_31_12_17_i_9_0[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.348     8.890 r  IFetch1/plusOp_carry__2_i_5/O
                         net (fo=5, routed)           0.546     9.436    ID/reg_file_inst/second_term[4]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     9.560 r  ID/reg_file_inst/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.560    EX1/reg_file_reg_r1_0_31_12_17_i_15_0[2]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.940 r  EX1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.940    EX1/plusOp_carry__2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  EX1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.057    EX1/plusOp_carry__3_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  EX1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.174    EX1/plusOp_carry__4_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.291 r  EX1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.291    EX1/plusOp_carry__5_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.614 r  EX1/plusOp_carry__6/O[1]
                         net (fo=2, routed)           0.326    10.940    ID/reg_file_inst/reg_file_reg_r1_0_31_30_31__0_i_2_0[4]
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.306    11.246 r  ID/reg_file_inst/reg_file_reg_r1_0_31_24_29_i_21/O
                         net (fo=1, routed)           0.447    11.694    IFetch1/rd1_i_9_3
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.124    11.818 r  IFetch1/reg_file_reg_r1_0_31_24_29_i_11/O
                         net (fo=2, routed)           0.738    12.555    IFetch1/reg_file_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.679 r  IFetch1/rd1_i_9/O
                         net (fo=8, routed)           1.002    13.682    EX1/out_pc_reg[15]_i_2_1
    SLICE_X4Y2           LUT6 (Prop_lut6_I3_O)        0.124    13.806 r  EX1/rd1__1_i_5/O
                         net (fo=1, routed)           0.000    13.806    IFetch1/out_pc_reg[4]_0[0]
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.356 r  IFetch1/rd1__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.356    IFetch1/rd1__1_i_2_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  IFetch1/rd1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.470    IFetch1/rd1_i_4_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  IFetch1/out_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.584    IFetch1/out_pc_reg[12]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  IFetch1/out_pc_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.698    IFetch1/out_pc_reg[15]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  IFetch1/out_pc_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.812    IFetch1/out_pc_reg[17]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  IFetch1/out_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.926    IFetch1/out_pc_reg[24]_i_2_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.040 r  IFetch1/out_pc_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.040    IFetch1/out_pc_reg[27]_i_2_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.262 r  IFetch1/out_pc_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.292    15.553    IFetch1/out_mux1[29]
    SLICE_X7Y9           LUT3 (Prop_lut3_I2_O)        0.299    15.852 r  IFetch1/out_pc[29]_i_1/O
                         net (fo=1, routed)           0.000    15.852    IFetch1/out_pc[29]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  IFetch1/out_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.515    14.856    IFetch1/clk_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  IFetch1/out_pc_reg[29]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.032    15.113    IFetch1/out_pc_reg[29]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -15.852    
  -------------------------------------------------------------------
                         slack                                 -0.739    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFetch1/out_pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.673ns  (logic 4.673ns (43.781%)  route 6.000ns (56.219%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT3=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  IFetch1/rd1/Q
                         net (fo=125, routed)         1.093     6.710    IFetch1/rd1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.834 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_3_replica/O
                         net (fo=30, routed)          1.102     7.935    ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X8Y1           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.085 r  ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.456     8.542    IFetch1/reg_file_reg_r1_0_31_12_17_i_9_0[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.348     8.890 r  IFetch1/plusOp_carry__2_i_5/O
                         net (fo=5, routed)           0.546     9.436    ID/reg_file_inst/second_term[4]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     9.560 r  ID/reg_file_inst/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.560    EX1/reg_file_reg_r1_0_31_12_17_i_15_0[2]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.940 r  EX1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.940    EX1/plusOp_carry__2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  EX1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.057    EX1/plusOp_carry__3_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  EX1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.174    EX1/plusOp_carry__4_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.291 r  EX1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.291    EX1/plusOp_carry__5_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.614 r  EX1/plusOp_carry__6/O[1]
                         net (fo=2, routed)           0.326    10.940    ID/reg_file_inst/reg_file_reg_r1_0_31_30_31__0_i_2_0[4]
    SLICE_X6Y8           LUT3 (Prop_lut3_I2_O)        0.306    11.246 r  ID/reg_file_inst/reg_file_reg_r1_0_31_24_29_i_21/O
                         net (fo=1, routed)           0.447    11.694    IFetch1/rd1_i_9_3
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.124    11.818 r  IFetch1/reg_file_reg_r1_0_31_24_29_i_11/O
                         net (fo=2, routed)           0.738    12.555    IFetch1/reg_file_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124    12.679 r  IFetch1/rd1_i_9/O
                         net (fo=8, routed)           1.002    13.682    EX1/out_pc_reg[15]_i_2_1
    SLICE_X4Y2           LUT6 (Prop_lut6_I3_O)        0.124    13.806 r  EX1/rd1__1_i_5/O
                         net (fo=1, routed)           0.000    13.806    IFetch1/out_pc_reg[4]_0[0]
    SLICE_X4Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.356 r  IFetch1/rd1__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.356    IFetch1/rd1__1_i_2_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.470 r  IFetch1/rd1_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.470    IFetch1/rd1_i_4_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.584 r  IFetch1/out_pc_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.584    IFetch1/out_pc_reg[12]_i_2_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.698 r  IFetch1/out_pc_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.698    IFetch1/out_pc_reg[15]_i_2_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.812 r  IFetch1/out_pc_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.812    IFetch1/out_pc_reg[17]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.926 r  IFetch1/out_pc_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.926    IFetch1/out_pc_reg[24]_i_2_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.239 r  IFetch1/out_pc_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.289    15.528    IFetch1/out_mux1[28]
    SLICE_X7Y8           LUT3 (Prop_lut3_I2_O)        0.306    15.834 r  IFetch1/out_pc[28]_i_1/O
                         net (fo=1, routed)           0.000    15.834    IFetch1/out_pc[28]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  IFetch1/out_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.516    14.857    IFetch1/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  IFetch1/out_pc_reg[28]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.031    15.113    IFetch1/out_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -15.834    
  -------------------------------------------------------------------
                         slack                                 -0.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Monopulse/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Monopulse/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.476    Monopulse/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  Monopulse/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Monopulse/Q1_reg/Q
                         net (fo=1, routed)           0.110     1.727    Monopulse/Q1
    SLICE_X3Y10          FDRE                                         r  Monopulse/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.864     1.991    Monopulse/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  Monopulse/Q2_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.070     1.562    Monopulse/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Monopulse/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Monopulse/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.468%)  route 0.176ns (55.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.476    Monopulse/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  Monopulse/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Monopulse/Q2_reg/Q
                         net (fo=14, routed)          0.176     1.793    Monopulse/Q2
    SLICE_X2Y8           FDRE                                         r  Monopulse/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.865     1.992    Monopulse/clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  Monopulse/Q3_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.059     1.552    Monopulse/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 screen16/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen16/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.566     1.449    screen16/clk_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  screen16/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  screen16/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     1.728    screen16/cnt_reg_n_0_[14]
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.838 r  screen16/cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.838    screen16/cnt_reg[12]_i_1__0_n_5
    SLICE_X14Y6          FDRE                                         r  screen16/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.836     1.963    screen16/clk_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  screen16/cnt_reg[14]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X14Y6          FDRE (Hold_fdre_C_D)         0.134     1.583    screen16/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 screen16/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen16/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.566     1.449    screen16/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  screen16/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  screen16/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.728    screen16/cnt_reg_n_0_[6]
    SLICE_X14Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.838 r  screen16/cnt_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.838    screen16/cnt_reg[4]_i_1__0_n_5
    SLICE_X14Y4          FDRE                                         r  screen16/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.836     1.963    screen16/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  screen16/cnt_reg[6]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X14Y4          FDRE (Hold_fdre_C_D)         0.134     1.583    screen16/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Monopulse/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Monopulse/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.476    Monopulse/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  Monopulse/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  Monopulse/cnt_reg[6]/Q
                         net (fo=2, routed)           0.126     1.766    Monopulse/cnt_reg[6]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  Monopulse/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    Monopulse/cnt_reg[4]_i_1_n_5
    SLICE_X2Y11          FDRE                                         r  Monopulse/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.864     1.991    Monopulse/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  Monopulse/cnt_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.134     1.610    Monopulse/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Monopulse/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Monopulse/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.475    Monopulse/clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Monopulse/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  Monopulse/cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.766    Monopulse/cnt_reg[10]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  Monopulse/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    Monopulse/cnt_reg[8]_i_1_n_5
    SLICE_X2Y12          FDRE                                         r  Monopulse/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.862     1.989    Monopulse/clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Monopulse/cnt_reg[10]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.134     1.609    Monopulse/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Monopulse/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Monopulse/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.591     1.474    Monopulse/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  Monopulse/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Monopulse/cnt_reg[14]/Q
                         net (fo=2, routed)           0.127     1.765    Monopulse/cnt_reg[14]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  Monopulse/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    Monopulse/cnt_reg[12]_i_1_n_5
    SLICE_X2Y13          FDRE                                         r  Monopulse/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     1.988    Monopulse/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  Monopulse/cnt_reg[14]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.134     1.608    Monopulse/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Monopulse/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Monopulse/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.476    Monopulse/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  Monopulse/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  Monopulse/cnt_reg[2]/Q
                         net (fo=2, routed)           0.127     1.767    Monopulse/cnt_reg[2]
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  Monopulse/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    Monopulse/cnt_reg[0]_i_1_n_5
    SLICE_X2Y10          FDRE                                         r  Monopulse/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.864     1.991    Monopulse/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  Monopulse/cnt_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.134     1.610    Monopulse/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 screen16/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen16/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.566     1.449    screen16/clk_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  screen16/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  screen16/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     1.728    screen16/cnt_reg_n_0_[14]
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.874 r  screen16/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.874    screen16/cnt_reg[12]_i_1__0_n_4
    SLICE_X14Y6          FDRE                                         r  screen16/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.836     1.963    screen16/clk_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  screen16/cnt_reg[15]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X14Y6          FDRE (Hold_fdre_C_D)         0.134     1.583    screen16/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 screen16/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen16/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.566     1.449    screen16/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  screen16/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  screen16/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.728    screen16/cnt_reg_n_0_[6]
    SLICE_X14Y4          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.874 r  screen16/cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.874    screen16/cnt_reg[4]_i_1__0_n_4
    SLICE_X14Y4          FDRE                                         r  screen16/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.836     1.963    screen16/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  screen16/cnt_reg[7]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X14Y4          FDRE (Hold_fdre_C_D)         0.134     1.583    screen16/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y4     IFetch1/out_pc_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y4     IFetch1/out_pc_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y4     IFetch1/out_pc_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y5     IFetch1/out_pc_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y5     IFetch1/out_pc_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y6     IFetch1/out_pc_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y5     IFetch1/out_pc_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y6     IFetch1/out_pc_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y7     IFetch1/out_pc_reg[18]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y0     ID/reg_file_inst/reg_file_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.651ns  (logic 5.696ns (38.882%)  route 8.954ns (61.118%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[5]_inst/O
                         net (fo=22, routed)          2.525     3.978    ID/reg_file_inst/sw_IBUF[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.124     4.102 r  ID/reg_file_inst/seg_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           1.040     5.143    IFetch1/seg_OBUF[6]_inst_i_4_1
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.267 f  IFetch1/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.811     6.078    IFetch1/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124     6.202 r  IFetch1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.989     7.192    IFetch1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I1_O)        0.153     7.345 r  IFetch1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.588    10.933    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    14.651 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.651    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.279ns  (logic 5.711ns (39.998%)  route 8.568ns (60.002%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[5]_inst/O
                         net (fo=22, routed)          2.465     3.919    ID/reg_file_inst/sw_IBUF[0]
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.124     4.043 f  ID/reg_file_inst/seg_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.965     5.008    IFetch1/seg_OBUF[6]_inst_i_3_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.132 r  IFetch1/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.797     5.929    IFetch1/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I4_O)        0.124     6.053 r  IFetch1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.041     7.094    IFetch1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I2_O)        0.146     7.240 r  IFetch1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.299    10.540    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    14.279 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.279    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.185ns  (logic 5.479ns (38.624%)  route 8.706ns (61.376%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[5]_inst/O
                         net (fo=22, routed)          2.465     3.919    ID/reg_file_inst/sw_IBUF[0]
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.124     4.043 f  ID/reg_file_inst/seg_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.965     5.008    IFetch1/seg_OBUF[6]_inst_i_3_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.132 r  IFetch1/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.797     5.929    IFetch1/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I4_O)        0.124     6.053 r  IFetch1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.041     7.094    IFetch1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.218 r  IFetch1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.438    10.656    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.185 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.185    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.171ns  (logic 5.733ns (40.458%)  route 8.438ns (59.542%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[5]_inst/O
                         net (fo=22, routed)          2.232     3.686    IFetch1/sw_IBUF[0]
    SLICE_X10Y11         LUT4 (Prop_lut4_I2_O)        0.124     3.810 r  IFetch1/seg_OBUF[6]_inst_i_23/O
                         net (fo=11, routed)          1.146     4.956    IFetch1/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.080 r  IFetch1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.954     6.035    IFetch1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  IFetch1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.974     7.133    IFetch1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.152     7.285 r  IFetch1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.130    10.415    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    14.171 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.171    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.085ns  (logic 5.485ns (38.942%)  route 8.600ns (61.058%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[5]_inst/O
                         net (fo=22, routed)          2.232     3.686    IFetch1/sw_IBUF[0]
    SLICE_X10Y11         LUT4 (Prop_lut4_I2_O)        0.124     3.810 r  IFetch1/seg_OBUF[6]_inst_i_23/O
                         net (fo=11, routed)          1.146     4.956    IFetch1/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.080 r  IFetch1/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.954     6.035    IFetch1/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  IFetch1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.974     7.133    IFetch1/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I1_O)        0.124     7.257 r  IFetch1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.292    10.550    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.085 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.085    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.041ns  (logic 5.454ns (38.845%)  route 8.587ns (61.155%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[5]_inst/O
                         net (fo=22, routed)          2.525     3.978    ID/reg_file_inst/sw_IBUF[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.124     4.102 r  ID/reg_file_inst/seg_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           1.040     5.143    IFetch1/seg_OBUF[6]_inst_i_4_1
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.267 f  IFetch1/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.811     6.078    IFetch1/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124     6.202 r  IFetch1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.989     7.192    IFetch1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.316 r  IFetch1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.221    10.536    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.041 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.041    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.931ns  (logic 5.470ns (39.262%)  route 8.462ns (60.738%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[5]_inst/O
                         net (fo=22, routed)          2.525     3.978    ID/reg_file_inst/sw_IBUF[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.124     4.102 r  ID/reg_file_inst/seg_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           1.040     5.143    IFetch1/seg_OBUF[6]_inst_i_4_1
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.267 f  IFetch1/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.811     6.078    IFetch1/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124     6.202 r  IFetch1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.008     7.211    IFetch1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I2_O)        0.124     7.335 r  IFetch1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.077    10.411    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.931 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.931    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.657ns  (logic 1.578ns (43.140%)  route 2.080ns (56.860%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  sw_IBUF[5]_inst/O
                         net (fo=22, routed)          0.733     0.955    IFetch1/sw_IBUF[0]
    SLICE_X10Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.000 r  IFetch1/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.136     1.136    IFetch1/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.181 f  IFetch1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.185     1.366    IFetch1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I3_O)        0.045     1.411 r  IFetch1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.026     2.436    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.657 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.657    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.824ns  (logic 1.562ns (40.860%)  route 2.261ns (59.140%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sw_IBUF[5]_inst/O
                         net (fo=22, routed)          0.733     0.955    IFetch1/sw_IBUF[0]
    SLICE_X10Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.000 f  IFetch1/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.136     1.136    IFetch1/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.181 r  IFetch1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.267     1.448    IFetch1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.493 r  IFetch1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.126     2.618    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.824 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.824    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.874ns  (logic 1.660ns (42.855%)  route 2.214ns (57.145%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sw_IBUF[5]_inst/O
                         net (fo=22, routed)          0.804     1.026    IFetch1/sw_IBUF[0]
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.071 f  IFetch1/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.054     1.125    IFetch1/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.170 r  IFetch1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.304     1.474    IFetch1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I2_O)        0.043     1.517 r  IFetch1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.051     2.569    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.305     3.874 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.874    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.909ns  (logic 1.593ns (40.751%)  route 2.316ns (59.249%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sw_IBUF[5]_inst/O
                         net (fo=22, routed)          0.804     1.026    IFetch1/sw_IBUF[0]
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.071 f  IFetch1/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.054     1.125    IFetch1/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.170 r  IFetch1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.304     1.474    IFetch1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I3_O)        0.045     1.519 r  IFetch1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.153     2.673    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.909 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.909    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.972ns  (logic 1.587ns (39.950%)  route 2.385ns (60.050%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sw_IBUF[5]_inst/O
                         net (fo=22, routed)          0.804     1.026    IFetch1/sw_IBUF[0]
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.071 f  IFetch1/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.054     1.125    IFetch1/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.170 r  IFetch1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.304     1.474    IFetch1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I1_O)        0.045     1.519 r  IFetch1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.223     2.742    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.972 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.972    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.995ns  (logic 1.657ns (41.483%)  route 2.338ns (58.517%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sw_IBUF[5]_inst/O
                         net (fo=22, routed)          0.804     1.026    IFetch1/sw_IBUF[0]
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.071 f  IFetch1/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.054     1.125    IFetch1/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.170 r  IFetch1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.304     1.474    IFetch1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I1_O)        0.043     1.517 r  IFetch1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.175     2.693    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     3.995 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.995    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.059ns  (logic 1.635ns (40.276%)  route 2.424ns (59.724%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sw_IBUF[5]_inst/O
                         net (fo=22, routed)          0.733     0.955    IFetch1/sw_IBUF[0]
    SLICE_X10Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.000 f  IFetch1/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.136     1.136    IFetch1/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.181 r  IFetch1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.267     1.448    IFetch1/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.043     1.491 r  IFetch1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.288     2.779    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     4.059 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.059    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.232ns  (logic 6.628ns (38.461%)  route 10.605ns (61.539%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  IFetch1/rd1/Q
                         net (fo=125, routed)         1.093     6.710    IFetch1/rd1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.834 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_3_replica/O
                         net (fo=30, routed)          1.102     7.935    ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X8Y1           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.085 r  ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.456     8.542    IFetch1/reg_file_reg_r1_0_31_12_17_i_9_0[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.348     8.890 r  IFetch1/plusOp_carry__2_i_5/O
                         net (fo=5, routed)           0.546     9.436    ID/reg_file_inst/second_term[4]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     9.560 r  ID/reg_file_inst/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.560    EX1/reg_file_reg_r1_0_31_12_17_i_15_0[2]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.940 r  EX1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.940    EX1/plusOp_carry__2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.179 r  EX1/plusOp_carry__3/O[2]
                         net (fo=1, routed)           0.678    10.857    IFetch1/seg_OBUF[6]_inst_i_21_0[8]
    SLICE_X8Y5           LUT6 (Prop_lut6_I1_O)        0.301    11.158 r  IFetch1/reg_file_reg_r1_0_31_18_23_i_16/O
                         net (fo=1, routed)           0.000    11.158    IFetch1/reg_file_reg_r1_0_31_18_23_i_16_n_0
    SLICE_X8Y5           MUXF7 (Prop_muxf7_I1_O)      0.214    11.372 r  IFetch1/reg_file_reg_r1_0_31_18_23_i_8/O
                         net (fo=3, routed)           1.340    12.712    IFetch1/reg_file_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I5_O)        0.297    13.009 f  IFetch1/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.811    13.820    IFetch1/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124    13.944 r  IFetch1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.989    14.934    IFetch1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I1_O)        0.153    15.087 r  IFetch1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.588    18.675    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    22.393 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.393    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.164ns  (logic 6.796ns (39.592%)  route 10.368ns (60.407%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  IFetch1/rd1/Q
                         net (fo=125, routed)         0.979     6.595    IFetch1/rd1_n_0
    SLICE_X4Y1           LUT5 (Prop_lut5_I0_O)        0.124     6.719 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.076     7.795    ID/reg_file_inst/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X2Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.919 r  ID/reg_file_inst/reg_file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=5, routed)           0.986     8.905    ID/reg_file_inst/DOC[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.124     9.029 r  ID/reg_file_inst/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.029    EX1/reg_file_reg_r1_0_31_0_5_i_34_1[1]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.579 r  EX1/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.579    EX1/minusOp_carry__0_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.693 r  EX1/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.693    EX1/minusOp_carry__1_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.807 r  EX1/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.807    EX1/minusOp_carry__2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.141 f  EX1/minusOp_carry__3/O[1]
                         net (fo=1, routed)           0.569    10.710    EX1/minusOp_carry__3_n_6
    SLICE_X1Y5           LUT6 (Prop_lut6_I0_O)        0.303    11.013 f  EX1/reg_file_reg_r1_0_31_12_17_i_21/O
                         net (fo=1, routed)           0.000    11.013    IFetch1/rd1_i_12_1
    SLICE_X1Y5           MUXF7 (Prop_muxf7_I1_O)      0.245    11.258 f  IFetch1/reg_file_reg_r1_0_31_12_17_i_11/O
                         net (fo=3, routed)           1.621    12.879    IFetch1/reg_file_reg_r1_0_31_12_17_i_11_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I5_O)        0.298    13.177 r  IFetch1/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.797    13.974    IFetch1/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I4_O)        0.124    14.098 r  IFetch1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.041    15.139    IFetch1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I2_O)        0.146    15.285 r  IFetch1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.299    18.585    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    22.324 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.324    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.070ns  (logic 6.563ns (38.449%)  route 10.507ns (61.551%))
  Logic Levels:           13  (CARRY4=4 LUT4=2 LUT5=1 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  IFetch1/rd1/Q
                         net (fo=125, routed)         0.979     6.595    IFetch1/rd1_n_0
    SLICE_X4Y1           LUT5 (Prop_lut5_I0_O)        0.124     6.719 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=33, routed)          1.076     7.795    ID/reg_file_inst/reg_file_reg_r2_0_31_0_5/ADDRC1
    SLICE_X2Y0           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     7.919 r  ID/reg_file_inst/reg_file_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=5, routed)           0.986     8.905    ID/reg_file_inst/DOC[1]
    SLICE_X7Y1           LUT4 (Prop_lut4_I0_O)        0.124     9.029 r  ID/reg_file_inst/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.029    EX1/reg_file_reg_r1_0_31_0_5_i_34_1[1]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.579 r  EX1/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.579    EX1/minusOp_carry__0_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.693 r  EX1/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.693    EX1/minusOp_carry__1_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.807 r  EX1/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.807    EX1/minusOp_carry__2_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.141 f  EX1/minusOp_carry__3/O[1]
                         net (fo=1, routed)           0.569    10.710    EX1/minusOp_carry__3_n_6
    SLICE_X1Y5           LUT6 (Prop_lut6_I0_O)        0.303    11.013 f  EX1/reg_file_reg_r1_0_31_12_17_i_21/O
                         net (fo=1, routed)           0.000    11.013    IFetch1/rd1_i_12_1
    SLICE_X1Y5           MUXF7 (Prop_muxf7_I1_O)      0.245    11.258 f  IFetch1/reg_file_reg_r1_0_31_12_17_i_11/O
                         net (fo=3, routed)           1.621    12.879    IFetch1/reg_file_reg_r1_0_31_12_17_i_11_n_0
    SLICE_X11Y8          LUT6 (Prop_lut6_I5_O)        0.298    13.177 r  IFetch1/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.797    13.974    IFetch1/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I4_O)        0.124    14.098 r  IFetch1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.041    15.139    IFetch1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I2_O)        0.124    15.263 r  IFetch1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.438    18.701    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    22.230 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.230    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.658ns  (logic 6.662ns (39.995%)  route 9.996ns (60.005%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  IFetch1/rd1/Q
                         net (fo=125, routed)         1.093     6.710    IFetch1/rd1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.834 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_3_replica/O
                         net (fo=30, routed)          1.102     7.935    ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X8Y1           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.085 r  ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.456     8.542    IFetch1/reg_file_reg_r1_0_31_12_17_i_9_0[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.348     8.890 r  IFetch1/plusOp_carry__2_i_5/O
                         net (fo=5, routed)           0.546     9.436    ID/reg_file_inst/second_term[4]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     9.560 r  ID/reg_file_inst/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.560    EX1/reg_file_reg_r1_0_31_12_17_i_15_0[2]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.940 r  EX1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.940    EX1/plusOp_carry__2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.179 r  EX1/plusOp_carry__3/O[2]
                         net (fo=1, routed)           0.678    10.857    IFetch1/seg_OBUF[6]_inst_i_21_0[8]
    SLICE_X8Y5           LUT6 (Prop_lut6_I1_O)        0.301    11.158 r  IFetch1/reg_file_reg_r1_0_31_18_23_i_16/O
                         net (fo=1, routed)           0.000    11.158    IFetch1/reg_file_reg_r1_0_31_18_23_i_16_n_0
    SLICE_X8Y5           MUXF7 (Prop_muxf7_I1_O)      0.214    11.372 r  IFetch1/reg_file_reg_r1_0_31_18_23_i_8/O
                         net (fo=3, routed)           1.340    12.712    IFetch1/reg_file_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I5_O)        0.297    13.009 f  IFetch1/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.811    13.820    IFetch1/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124    13.944 r  IFetch1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838    14.783    IFetch1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I2_O)        0.150    14.933 r  IFetch1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.130    18.063    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    21.818 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.818    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.623ns  (logic 6.385ns (38.414%)  route 10.237ns (61.586%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  IFetch1/rd1/Q
                         net (fo=125, routed)         1.093     6.710    IFetch1/rd1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.834 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_3_replica/O
                         net (fo=30, routed)          1.102     7.935    ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X8Y1           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.085 r  ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.456     8.542    IFetch1/reg_file_reg_r1_0_31_12_17_i_9_0[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.348     8.890 r  IFetch1/plusOp_carry__2_i_5/O
                         net (fo=5, routed)           0.546     9.436    ID/reg_file_inst/second_term[4]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     9.560 r  ID/reg_file_inst/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.560    EX1/reg_file_reg_r1_0_31_12_17_i_15_0[2]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.940 r  EX1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.940    EX1/plusOp_carry__2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.179 r  EX1/plusOp_carry__3/O[2]
                         net (fo=1, routed)           0.678    10.857    IFetch1/seg_OBUF[6]_inst_i_21_0[8]
    SLICE_X8Y5           LUT6 (Prop_lut6_I1_O)        0.301    11.158 r  IFetch1/reg_file_reg_r1_0_31_18_23_i_16/O
                         net (fo=1, routed)           0.000    11.158    IFetch1/reg_file_reg_r1_0_31_18_23_i_16_n_0
    SLICE_X8Y5           MUXF7 (Prop_muxf7_I1_O)      0.214    11.372 r  IFetch1/reg_file_reg_r1_0_31_18_23_i_8/O
                         net (fo=3, routed)           1.340    12.712    IFetch1/reg_file_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I5_O)        0.297    13.009 f  IFetch1/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.811    13.820    IFetch1/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124    13.944 r  IFetch1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.989    14.934    IFetch1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I2_O)        0.124    15.058 r  IFetch1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.221    18.278    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    21.783 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.783    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.574ns  (logic 6.416ns (38.712%)  route 10.158ns (61.288%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  IFetch1/rd1/Q
                         net (fo=125, routed)         1.093     6.710    IFetch1/rd1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.834 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_3_replica/O
                         net (fo=30, routed)          1.102     7.935    ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X8Y1           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.085 r  ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.456     8.542    IFetch1/reg_file_reg_r1_0_31_12_17_i_9_0[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.348     8.890 r  IFetch1/plusOp_carry__2_i_5/O
                         net (fo=5, routed)           0.546     9.436    ID/reg_file_inst/second_term[4]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     9.560 r  ID/reg_file_inst/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.560    EX1/reg_file_reg_r1_0_31_12_17_i_15_0[2]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.940 r  EX1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.940    EX1/plusOp_carry__2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.179 r  EX1/plusOp_carry__3/O[2]
                         net (fo=1, routed)           0.678    10.857    IFetch1/seg_OBUF[6]_inst_i_21_0[8]
    SLICE_X8Y5           LUT6 (Prop_lut6_I1_O)        0.301    11.158 r  IFetch1/reg_file_reg_r1_0_31_18_23_i_16/O
                         net (fo=1, routed)           0.000    11.158    IFetch1/reg_file_reg_r1_0_31_18_23_i_16_n_0
    SLICE_X8Y5           MUXF7 (Prop_muxf7_I1_O)      0.214    11.372 r  IFetch1/reg_file_reg_r1_0_31_18_23_i_8/O
                         net (fo=3, routed)           1.340    12.712    IFetch1/reg_file_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I5_O)        0.297    13.009 f  IFetch1/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.811    13.820    IFetch1/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124    13.944 r  IFetch1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838    14.783    IFetch1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I3_O)        0.124    14.907 r  IFetch1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.292    18.199    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    21.734 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.734    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.513ns  (logic 6.401ns (38.762%)  route 10.112ns (61.238%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.639     5.160    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     5.616 f  IFetch1/rd1/Q
                         net (fo=125, routed)         1.093     6.710    IFetch1/rd1_n_0
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.834 r  IFetch1/reg_file_reg_r2_0_31_0_5_i_3_replica/O
                         net (fo=30, routed)          1.102     7.935    ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/ADDRB2
    SLICE_X8Y1           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.085 r  ID/reg_file_inst/reg_file_reg_r2_0_31_12_17/RAMB/O
                         net (fo=2, routed)           0.456     8.542    IFetch1/reg_file_reg_r1_0_31_12_17_i_9_0[0]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.348     8.890 r  IFetch1/plusOp_carry__2_i_5/O
                         net (fo=5, routed)           0.546     9.436    ID/reg_file_inst/second_term[4]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.124     9.560 r  ID/reg_file_inst/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.560    EX1/reg_file_reg_r1_0_31_12_17_i_15_0[2]
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.940 r  EX1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.940    EX1/plusOp_carry__2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.179 r  EX1/plusOp_carry__3/O[2]
                         net (fo=1, routed)           0.678    10.857    IFetch1/seg_OBUF[6]_inst_i_21_0[8]
    SLICE_X8Y5           LUT6 (Prop_lut6_I1_O)        0.301    11.158 r  IFetch1/reg_file_reg_r1_0_31_18_23_i_16/O
                         net (fo=1, routed)           0.000    11.158    IFetch1/reg_file_reg_r1_0_31_18_23_i_16_n_0
    SLICE_X8Y5           MUXF7 (Prop_muxf7_I1_O)      0.214    11.372 r  IFetch1/reg_file_reg_r1_0_31_18_23_i_8/O
                         net (fo=3, routed)           1.340    12.712    IFetch1/reg_file_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I5_O)        0.297    13.009 f  IFetch1/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.811    13.820    IFetch1/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124    13.944 r  IFetch1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.008    14.953    IFetch1/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X12Y9          LUT4 (Prop_lut4_I2_O)        0.124    15.077 r  IFetch1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.077    18.154    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    21.673 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.673    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/rd1__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.369ns  (logic 4.105ns (36.110%)  route 7.264ns (63.890%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.570     5.091    IFetch1/clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 r  IFetch1/rd1__3/Q
                         net (fo=122, routed)         2.601     8.148    IFetch1/rd1__3_n_0
    SLICE_X1Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.272 r  IFetch1/led_OBUF[10]_inst_i_1/O
                         net (fo=3, routed)           4.663    12.935    led_OBUF[4]
    W3                   OBUF (Prop_obuf_I_O)         3.525    16.460 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.460    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/rd1__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.370ns  (logic 4.321ns (46.121%)  route 5.048ns (53.879%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.570     5.091    IFetch1/clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 r  IFetch1/rd1__1/Q
                         net (fo=125, routed)         2.352     7.900    IFetch1/rd1__1_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.152     8.052 r  IFetch1/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.696    10.748    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.713    14.461 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.461    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/rd1__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.250ns  (logic 4.312ns (46.618%)  route 4.938ns (53.382%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.570     5.091    IFetch1/clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.456     5.547 r  IFetch1/rd1__3/Q
                         net (fo=122, routed)         3.267     8.814    IFetch1/rd1__3_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.150     8.964 r  IFetch1/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.671    10.635    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.706    14.341 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.341    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFetch1/rd1__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.392ns (60.527%)  route 0.908ns (39.473%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.567     1.450    IFetch1/clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  IFetch1/rd1__1/Q
                         net (fo=125, routed)         0.589     2.180    IFetch1/rd1__1_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.045     2.225 r  IFetch1/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.544    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.750 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.750    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/rd1__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.454ns (61.118%)  route 0.925ns (38.882%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.567     1.450    IFetch1/clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  IFetch1/rd1__1/Q
                         net (fo=125, routed)         0.589     2.180    IFetch1/rd1__1_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I2_O)        0.046     2.226 r  IFetch1/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.562    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.267     3.829 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.829    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.402ns (57.965%)  route 1.016ns (42.035%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.596     1.479    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  IFetch1/rd1/Q
                         net (fo=125, routed)         0.329     1.949    IFetch1/rd1_n_0
    SLICE_X5Y0           LUT5 (Prop_lut5_I4_O)        0.045     1.994 r  IFetch1/led_OBUF[5]_inst_i_1/O
                         net (fo=110, routed)         0.687     2.681    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.897 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.897    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/rd1__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.388ns (52.111%)  route 1.276ns (47.889%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.567     1.450    IFetch1/clk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  IFetch1/rd1__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.591 f  IFetch1/rd1__0/Q
                         net (fo=122, routed)         0.695     2.286    IFetch1/rd1__0_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.045     2.331 r  IFetch1/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.581     2.912    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.114 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.114    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.683ns  (logic 1.396ns (52.013%)  route 1.288ns (47.987%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.596     1.479    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  IFetch1/rd1/Q
                         net (fo=125, routed)         0.771     2.391    IFetch1/rd1_n_0
    SLICE_X1Y7           LUT5 (Prop_lut5_I0_O)        0.045     2.436 r  IFetch1/led_OBUF[10]_inst_i_1/O
                         net (fo=3, routed)           0.517     2.953    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.162 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.162    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.396ns (50.680%)  route 1.359ns (49.320%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.596     1.479    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  IFetch1/rd1/Q
                         net (fo=125, routed)         0.916     2.536    IFetch1/rd1_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I0_O)        0.045     2.581 r  IFetch1/led_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.443     3.024    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.234 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.234    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFetch1/rd1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.795ns  (logic 1.457ns (52.136%)  route 1.338ns (47.864%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.596     1.479    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y0           FDRE                                         r  IFetch1/rd1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 f  IFetch1/rd1/Q
                         net (fo=125, routed)         0.925     2.545    IFetch1/rd1_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I0_O)        0.046     2.591 r  IFetch1/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.413     3.004    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.270     4.274 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.274    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen16/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.917ns  (logic 1.433ns (49.124%)  route 1.484ns (50.876%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.565     1.448    screen16/clk_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  screen16/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     1.612 f  screen16/cnt_reg[16]/Q
                         net (fo=9, routed)           0.243     1.855    screen16/sel[1]
    SLICE_X15Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.900 r  screen16/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.241     3.141    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.365 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.365    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen16/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.936ns  (logic 1.409ns (48.005%)  route 1.526ns (51.995%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.565     1.448    screen16/clk_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  screen16/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  screen16/cnt_reg[16]/Q
                         net (fo=9, routed)           0.295     1.907    screen16/sel[1]
    SLICE_X15Y12         LUT2 (Prop_lut2_I0_O)        0.045     1.952 r  screen16/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.231     3.184    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.384 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.384    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen16/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.002ns  (logic 1.491ns (49.681%)  route 1.511ns (50.319%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.565     1.448    screen16/clk_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  screen16/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     1.612 f  screen16/cnt_reg[16]/Q
                         net (fo=9, routed)           0.243     1.855    screen16/sel[1]
    SLICE_X15Y12         LUT2 (Prop_lut2_I1_O)        0.049     1.904 r  screen16/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.268     3.172    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     4.450 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.450    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/rd1__1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.420ns  (logic 1.588ns (29.290%)  route 3.833ns (70.710%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.657     3.094    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.150     3.244 r  Monopulse/rd1_i_2/O
                         net (fo=41, routed)          2.176     5.420    IFetch1/rd1_5
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.451     4.792    IFetch1/clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__1/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/rd1__2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.420ns  (logic 1.588ns (29.290%)  route 3.833ns (70.710%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.657     3.094    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.150     3.244 r  Monopulse/rd1_i_2/O
                         net (fo=41, routed)          2.176     5.420    IFetch1/rd1_5
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.451     4.792    IFetch1/clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__2/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/rd1__3/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.420ns  (logic 1.588ns (29.290%)  route 3.833ns (70.710%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.657     3.094    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.150     3.244 r  Monopulse/rd1_i_2/O
                         net (fo=41, routed)          2.176     5.420    IFetch1/rd1_5
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.451     4.792    IFetch1/clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__3/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/out_pc_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.320ns  (logic 1.562ns (29.353%)  route 3.758ns (70.647%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.657     3.094    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.124     3.218 r  Monopulse/rd1__0_i_1/O
                         net (fo=29, routed)          2.102     5.320    IFetch1/out_pc_reg[2]_1
    SLICE_X6Y8           FDRE                                         r  IFetch1/out_pc_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.516     4.857    IFetch1/clk_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  IFetch1/out_pc_reg[21]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/out_pc_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.320ns  (logic 1.562ns (29.353%)  route 3.758ns (70.647%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.657     3.094    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.124     3.218 r  Monopulse/rd1__0_i_1/O
                         net (fo=29, routed)          2.102     5.320    IFetch1/out_pc_reg[2]_1
    SLICE_X7Y8           FDRE                                         r  IFetch1/out_pc_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.516     4.857    IFetch1/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  IFetch1/out_pc_reg[24]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/out_pc_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.320ns  (logic 1.562ns (29.353%)  route 3.758ns (70.647%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.657     3.094    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.124     3.218 r  Monopulse/rd1__0_i_1/O
                         net (fo=29, routed)          2.102     5.320    IFetch1/out_pc_reg[2]_1
    SLICE_X7Y8           FDRE                                         r  IFetch1/out_pc_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.516     4.857    IFetch1/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  IFetch1/out_pc_reg[26]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/out_pc_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.320ns  (logic 1.562ns (29.353%)  route 3.758ns (70.647%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.657     3.094    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.124     3.218 r  Monopulse/rd1__0_i_1/O
                         net (fo=29, routed)          2.102     5.320    IFetch1/out_pc_reg[2]_1
    SLICE_X7Y8           FDRE                                         r  IFetch1/out_pc_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.516     4.857    IFetch1/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  IFetch1/out_pc_reg[28]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/out_pc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.101ns  (logic 1.914ns (37.514%)  route 3.187ns (62.486%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.657     3.094    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.150     3.244 r  Monopulse/rd1_i_2/O
                         net (fo=41, routed)          0.170     3.414    IFetch1/rd1_5
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.326     3.740 r  IFetch1/rd1_i_1/O
                         net (fo=11, routed)          1.361     5.101    IFetch1/rd1_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  IFetch1/out_pc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.519     4.860    IFetch1/clk_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  IFetch1/out_pc_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/rd1__1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 1.562ns (30.734%)  route 3.519ns (69.266%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.657     3.094    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.124     3.218 r  Monopulse/rd1__0_i_1/O
                         net (fo=29, routed)          1.863     5.081    IFetch1/out_pc_reg[2]_1
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.451     4.792    IFetch1/clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__1/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/rd1__2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 1.562ns (30.734%)  route 3.519ns (69.266%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.657     3.094    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.124     3.218 r  Monopulse/rd1__0_i_1/O
                         net (fo=29, routed)          1.863     5.081    IFetch1/out_pc_reg[2]_1
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.451     4.792    IFetch1/clk_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  IFetch1/rd1__2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Monopulse/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.221ns (28.106%)  route 0.566ns (71.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.566     0.787    Monopulse/btn_IBUF[1]
    SLICE_X3Y11          FDRE                                         r  Monopulse/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.864     1.991    Monopulse/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  Monopulse/Q1_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/out_pc_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.248ns (23.582%)  route 0.803ns (76.418%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           0.645     0.850    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.042     0.892 r  Monopulse/rd1_i_2/O
                         net (fo=41, routed)          0.159     1.051    IFetch1/rd1_5
    SLICE_X3Y9           FDRE                                         r  IFetch1/out_pc_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.865     1.992    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  IFetch1/out_pc_reg[27]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/out_pc_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.248ns (22.370%)  route 0.860ns (77.630%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           0.645     0.850    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.042     0.892 r  Monopulse/rd1_i_2/O
                         net (fo=41, routed)          0.216     1.108    IFetch1/rd1_5
    SLICE_X5Y10          FDRE                                         r  IFetch1/out_pc_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.862     1.989    IFetch1/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  IFetch1/out_pc_reg[25]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/out_pc_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.248ns (22.328%)  route 0.862ns (77.672%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           0.645     0.850    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.042     0.892 r  Monopulse/rd1_i_2/O
                         net (fo=41, routed)          0.218     1.110    IFetch1/rd1_5
    SLICE_X3Y7           FDRE                                         r  IFetch1/out_pc_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.865     1.992    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  IFetch1/out_pc_reg[18]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/out_pc_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.248ns (22.328%)  route 0.862ns (77.672%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           0.645     0.850    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.042     0.892 r  Monopulse/rd1_i_2/O
                         net (fo=41, routed)          0.218     1.110    IFetch1/rd1_5
    SLICE_X3Y7           FDRE                                         r  IFetch1/out_pc_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.865     1.992    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  IFetch1/out_pc_reg[19]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/out_pc_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.248ns (22.328%)  route 0.862ns (77.672%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           0.645     0.850    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.042     0.892 r  Monopulse/rd1_i_2/O
                         net (fo=41, routed)          0.218     1.110    IFetch1/rd1_5
    SLICE_X3Y7           FDRE                                         r  IFetch1/out_pc_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.865     1.992    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  IFetch1/out_pc_reg[22]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/out_pc_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.248ns (22.328%)  route 0.862ns (77.672%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           0.645     0.850    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.042     0.892 r  Monopulse/rd1_i_2/O
                         net (fo=41, routed)          0.218     1.110    IFetch1/rd1_5
    SLICE_X3Y7           FDRE                                         r  IFetch1/out_pc_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.865     1.992    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  IFetch1/out_pc_reg[23]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/out_pc_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.251ns (22.405%)  route 0.869ns (77.595%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           0.645     0.850    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.045     0.895 r  Monopulse/rd1__0_i_1/O
                         net (fo=29, routed)          0.224     1.120    IFetch1/out_pc_reg[2]_1
    SLICE_X3Y7           FDRE                                         r  IFetch1/out_pc_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.865     1.992    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  IFetch1/out_pc_reg[18]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/out_pc_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.251ns (22.405%)  route 0.869ns (77.595%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           0.645     0.850    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.045     0.895 r  Monopulse/rd1__0_i_1/O
                         net (fo=29, routed)          0.224     1.120    IFetch1/out_pc_reg[2]_1
    SLICE_X3Y7           FDRE                                         r  IFetch1/out_pc_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.865     1.992    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  IFetch1/out_pc_reg[19]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            IFetch1/out_pc_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.251ns (22.405%)  route 0.869ns (77.595%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           0.645     0.850    Monopulse/btn_IBUF[0]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.045     0.895 r  Monopulse/rd1__0_i_1/O
                         net (fo=29, routed)          0.224     1.120    IFetch1/out_pc_reg[2]_1
    SLICE_X3Y7           FDRE                                         r  IFetch1/out_pc_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.865     1.992    IFetch1/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  IFetch1/out_pc_reg[22]/C





