multiline_comment|/*&n; * linux/drivers/video/nvidia/nvidia.c - nVidia fb driver&n; *&n; * Copyright 2004 Antonino Daplas &lt;adaplas@pol.net&gt;&n; *&n; * This file is subject to the terms and conditions of the GNU General Public&n; * License.  See the file COPYING in the main directory of this archive&n; * for more details.&n; *&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/string.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/tty.h&gt;
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/fb.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#ifdef CONFIG_MTRR
macro_line|#include &lt;asm/mtrr.h&gt;
macro_line|#endif
macro_line|#ifdef CONFIG_PPC_OF
macro_line|#include &lt;asm/prom.h&gt;
macro_line|#include &lt;asm/pci-bridge.h&gt;
macro_line|#endif
macro_line|#ifdef CONFIG_PMAC_BACKLIGHT
macro_line|#include &lt;asm/backlight.h&gt;
macro_line|#endif
macro_line|#include &quot;nv_local.h&quot;
macro_line|#include &quot;nv_type.h&quot;
macro_line|#include &quot;nv_proto.h&quot;
macro_line|#include &quot;nv_dma.h&quot;
macro_line|#ifndef CONFIG_PCI&t;&t;/* sanity check */
macro_line|#error This driver requires PCI support.
macro_line|#endif
DECL|macro|CONFIG_FB_NVIDIA_DEBUG
macro_line|#undef CONFIG_FB_NVIDIA_DEBUG
macro_line|#ifdef CONFIG_FB_NVIDIA_DEBUG
DECL|macro|NVTRACE
mdefine_line|#define NVTRACE          printk
macro_line|#else
DECL|macro|NVTRACE
mdefine_line|#define NVTRACE          if (0) printk
macro_line|#endif
DECL|macro|NVTRACE_ENTER
mdefine_line|#define NVTRACE_ENTER(...)  NVTRACE(&quot;%s START&bslash;n&quot;, __FUNCTION__)
DECL|macro|NVTRACE_LEAVE
mdefine_line|#define NVTRACE_LEAVE(...)  NVTRACE(&quot;%s END&bslash;n&quot;, __FUNCTION__)
macro_line|#ifdef CONFIG_FB_NVIDIA_DEBUG
DECL|macro|assert
mdefine_line|#define assert(expr) &bslash;&n;&t;if (!(expr)) { &bslash;&n;&t;printk( &quot;Assertion failed! %s,%s,%s,line=%d&bslash;n&quot;,&bslash;&n;&t;#expr,__FILE__,__FUNCTION__,__LINE__); &bslash;&n;&t;BUG(); &bslash;&n;&t;}
macro_line|#else
DECL|macro|assert
mdefine_line|#define assert(expr)
macro_line|#endif
DECL|macro|PFX
mdefine_line|#define PFX &quot;nvidiafb: &quot;
multiline_comment|/* HW cursor parameters */
DECL|macro|MAX_CURS
mdefine_line|#define MAX_CURS&t;&t;32
DECL|variable|nvidiafb_pci_tbl
r_static
r_struct
id|pci_device_id
id|nvidiafb_pci_tbl
(braket
)braket
op_assign
(brace
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_TNT
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_TNT2
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_UTNT2
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_TNT_UNKNOWN
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_VTNT2
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_UVTNT2
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_ITNT2
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_SDR
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_DDR
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE2_MX
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE2_MX2
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE2_GO
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO2_MXR
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE2_GTS
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE2_GTS2
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE2_ULTRA
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO2_PRO
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_MX_460
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_MX_440
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_MX_420
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_MX_440_SE
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_440_GO
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_420_GO
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_460_GO
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_420_GO_M32
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO4_500XGL
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_440_GO_M64
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO4_200
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO4_550XGL
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO4_500_GOGL
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_410_GO_M16
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_MX_440_8X
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_MX_440SE_8X
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_MX_420_8X
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_448_GO
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_488_GO
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO4_580_XGL
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_MX_MAC
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO4_280_NVS
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO4_380_XGL
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_IGEFORCE2
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE3
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE3_1
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE3_2
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO_DDC
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_TI_4600
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_TI_4400
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_TI_4200
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO4_900XGL
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO4_750XGL
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO4_700XGL
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_TI_4800
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_TI_4800_8X
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_TI_4800SE
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE4_4200_GO
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO4_980_XGL
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO4_780_XGL
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO4_700_GOGL
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5800_ULTRA
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5800
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO_FX_2000
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO_FX_1000
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5600_ULTRA
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5600
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5600SE
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_GO5600
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_GO5650
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO_FX_GO700
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5200
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5200_ULTRA
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5200_1
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5200SE
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_GO5200
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_GO5250
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_GO5250_32
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_GO_5200
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO_NVS_280_PCI
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO_FX_500
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_GO5300
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_GO5100
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5900_ULTRA
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5900
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5900XT
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5950_ULTRA
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO_FX_3000
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5700_ULTRA
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5700
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5700LE
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5700VE
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_GO5700_1
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_GO5700_2
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO_FX_GO1000
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO_FX_1100
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5500
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5100
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO_FX_700
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_FX_5900ZT
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_6800_ULTRA
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_6800
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_6800_LE
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_6800_GT
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO_FX_4000
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_6600_GT
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_6600
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_6610_XL
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_QUADRO_FX_540
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_6200
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0252
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0313
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0316
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0317
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x031D
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x031E
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x031F
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0329
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x032F
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0345
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0349
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x034B
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x034F
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x00c0
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_GEFORCE_6800A
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_GEFORCE_6800A_LE
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_GEFORCE_GO_6800
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_GEFORCE_GO_6800_ULTRA
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_QUADRO_FX_GO1400
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x00cd
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_QUADRO_FX_1400
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0142
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0143
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0144
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0145
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0146
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0147
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0148
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0149
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x014b
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x14c
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x014d
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0160
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_6200_TURBOCACHE
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0162
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0163
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_GO_6200
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0165
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_GO_6250
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_GO_6200_1
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_GO_6250_1
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0169
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x016b
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x016c
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x016d
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x016e
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0210
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_6800B
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_6800B_LE
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
id|PCI_DEVICE_ID_NVIDIA_GEFORCE_6800B_GT
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x021d
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x021e
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0220
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0221
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0222
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_NVIDIA
comma
l_int|0x0228
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0
comma
)brace
multiline_comment|/* terminate list */
)brace
suffix:semicolon
id|MODULE_DEVICE_TABLE
c_func
(paren
id|pci
comma
id|nvidiafb_pci_tbl
)paren
suffix:semicolon
multiline_comment|/* command line data, set in nvidiafb_setup() */
DECL|variable|__initdata
r_static
r_int
id|flatpanel
id|__initdata
op_assign
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* Autodetect later */
DECL|variable|__initdata
r_static
r_int
id|forceCRTC
id|__initdata
op_assign
op_minus
l_int|1
suffix:semicolon
DECL|variable|__initdata
r_static
r_int
id|hwcur
id|__initdata
op_assign
l_int|0
suffix:semicolon
DECL|variable|__initdata
r_static
r_int
id|noaccel
id|__initdata
op_assign
l_int|0
suffix:semicolon
DECL|variable|__initdata
r_static
r_int
id|noscale
id|__initdata
op_assign
l_int|0
suffix:semicolon
DECL|variable|__initdata
r_static
r_int
id|paneltweak
id|__initdata
op_assign
l_int|0
suffix:semicolon
macro_line|#ifdef CONFIG_MTRR
DECL|variable|__initdata
r_static
r_int
id|nomtrr
id|__initdata
op_assign
l_int|0
suffix:semicolon
macro_line|#endif
DECL|variable|__initdata
r_static
r_char
op_star
id|mode_option
id|__initdata
op_assign
l_int|NULL
suffix:semicolon
DECL|variable|nvidiafb_fix
r_static
r_struct
id|fb_fix_screeninfo
id|__initdata
id|nvidiafb_fix
op_assign
(brace
dot
id|type
op_assign
id|FB_TYPE_PACKED_PIXELS
comma
dot
id|xpanstep
op_assign
l_int|8
comma
dot
id|ypanstep
op_assign
l_int|1
comma
)brace
suffix:semicolon
DECL|variable|nvidiafb_default_var
r_static
r_struct
id|fb_var_screeninfo
id|__initdata
id|nvidiafb_default_var
op_assign
(brace
dot
id|xres
op_assign
l_int|640
comma
dot
id|yres
op_assign
l_int|480
comma
dot
id|xres_virtual
op_assign
l_int|640
comma
dot
id|yres_virtual
op_assign
l_int|480
comma
dot
id|bits_per_pixel
op_assign
l_int|8
comma
dot
id|red
op_assign
(brace
l_int|0
comma
l_int|8
comma
l_int|0
)brace
comma
dot
id|green
op_assign
(brace
l_int|0
comma
l_int|8
comma
l_int|0
)brace
comma
dot
id|blue
op_assign
(brace
l_int|0
comma
l_int|8
comma
l_int|0
)brace
comma
dot
id|transp
op_assign
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
dot
id|activate
op_assign
id|FB_ACTIVATE_NOW
comma
dot
id|height
op_assign
op_minus
l_int|1
comma
dot
id|width
op_assign
op_minus
l_int|1
comma
dot
id|pixclock
op_assign
l_int|39721
comma
dot
id|left_margin
op_assign
l_int|40
comma
dot
id|right_margin
op_assign
l_int|24
comma
dot
id|upper_margin
op_assign
l_int|32
comma
dot
id|lower_margin
op_assign
l_int|11
comma
dot
id|hsync_len
op_assign
l_int|96
comma
dot
id|vsync_len
op_assign
l_int|2
comma
dot
id|vmode
op_assign
id|FB_VMODE_NONINTERLACED
)brace
suffix:semicolon
multiline_comment|/*&n; * Backlight control&n; */
macro_line|#ifdef CONFIG_PMAC_BACKLIGHT
DECL|variable|nvidia_backlight_levels
r_static
r_int
id|nvidia_backlight_levels
(braket
)braket
op_assign
(brace
l_int|0x158
comma
l_int|0x192
comma
l_int|0x1c6
comma
l_int|0x200
comma
l_int|0x234
comma
l_int|0x268
comma
l_int|0x2a2
comma
l_int|0x2d6
comma
l_int|0x310
comma
l_int|0x344
comma
l_int|0x378
comma
l_int|0x3b2
comma
l_int|0x3e6
comma
l_int|0x41a
comma
l_int|0x454
comma
l_int|0x534
comma
)brace
suffix:semicolon
multiline_comment|/* ------------------------------------------------------------------------- *&n; *&n; * Backlight operations&n; *&n; * ------------------------------------------------------------------------- */
DECL|function|nvidia_set_backlight_enable
r_static
r_int
id|nvidia_set_backlight_enable
c_func
(paren
r_int
id|on
comma
r_int
id|level
comma
r_void
op_star
id|data
)paren
(brace
r_struct
id|nvidia_par
op_star
id|par
op_assign
(paren
r_struct
id|nvidia_par
op_star
)paren
id|data
suffix:semicolon
id|u32
id|tmp_pcrt
comma
id|tmp_pmc
comma
id|fpcontrol
suffix:semicolon
id|tmp_pmc
op_assign
id|NV_RD32
c_func
(paren
id|par-&gt;PMC
comma
l_int|0x10F0
)paren
op_amp
l_int|0x0000FFFF
suffix:semicolon
id|tmp_pcrt
op_assign
id|NV_RD32
c_func
(paren
id|par-&gt;PCRTC0
comma
l_int|0x081C
)paren
op_amp
l_int|0xFFFFFFFC
suffix:semicolon
id|fpcontrol
op_assign
id|NV_RD32
c_func
(paren
id|par-&gt;PRAMDAC
comma
l_int|0x0848
)paren
op_amp
l_int|0xCFFFFFCC
suffix:semicolon
r_if
c_cond
(paren
id|on
op_logical_and
(paren
id|level
OG
id|BACKLIGHT_OFF
)paren
)paren
(brace
id|tmp_pcrt
op_or_assign
l_int|0x1
suffix:semicolon
id|tmp_pmc
op_or_assign
(paren
l_int|1
op_lshift
l_int|31
)paren
suffix:semicolon
singleline_comment|// backlight bit
id|tmp_pmc
op_or_assign
id|nvidia_backlight_levels
(braket
id|level
op_minus
l_int|1
)braket
op_lshift
l_int|16
suffix:semicolon
)brace
r_if
c_cond
(paren
id|on
)paren
id|fpcontrol
op_or_assign
id|par-&gt;fpSyncs
suffix:semicolon
r_else
id|fpcontrol
op_or_assign
l_int|0x20000022
suffix:semicolon
id|NV_WR32
c_func
(paren
id|par-&gt;PCRTC0
comma
l_int|0x081C
comma
id|tmp_pcrt
)paren
suffix:semicolon
id|NV_WR32
c_func
(paren
id|par-&gt;PMC
comma
l_int|0x10F0
comma
id|tmp_pmc
)paren
suffix:semicolon
id|NV_WR32
c_func
(paren
id|par-&gt;PRAMDAC
comma
l_int|0x848
comma
id|fpcontrol
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|nvidia_set_backlight_level
r_static
r_int
id|nvidia_set_backlight_level
c_func
(paren
r_int
id|level
comma
r_void
op_star
id|data
)paren
(brace
r_return
id|nvidia_set_backlight_enable
c_func
(paren
l_int|1
comma
id|level
comma
id|data
)paren
suffix:semicolon
)brace
DECL|variable|nvidia_backlight_controller
r_static
r_struct
id|backlight_controller
id|nvidia_backlight_controller
op_assign
(brace
id|nvidia_set_backlight_enable
comma
id|nvidia_set_backlight_level
)brace
suffix:semicolon
macro_line|#endif&t;&t;&t;&t;/* CONFIG_PMAC_BACKLIGHT */
DECL|function|nvidiafb_load_cursor_image
r_static
r_void
id|nvidiafb_load_cursor_image
c_func
(paren
r_struct
id|nvidia_par
op_star
id|par
comma
id|u8
op_star
id|data8
comma
id|u16
id|bg
comma
id|u16
id|fg
comma
id|u32
id|w
comma
id|u32
id|h
)paren
(brace
r_int
id|i
comma
id|j
comma
id|k
op_assign
l_int|0
suffix:semicolon
id|u32
id|b
comma
id|tmp
suffix:semicolon
id|u32
op_star
id|data
op_assign
(paren
id|u32
op_star
)paren
id|data8
suffix:semicolon
id|w
op_assign
(paren
id|w
op_plus
l_int|1
)paren
op_amp
op_complement
l_int|1
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|h
suffix:semicolon
id|i
op_increment
)paren
(brace
id|b
op_assign
op_star
id|data
op_increment
suffix:semicolon
id|reverse_order
c_func
(paren
op_amp
id|b
)paren
suffix:semicolon
r_for
c_loop
(paren
id|j
op_assign
l_int|0
suffix:semicolon
id|j
OL
id|w
op_div
l_int|2
suffix:semicolon
id|j
op_increment
)paren
(brace
id|tmp
op_assign
l_int|0
suffix:semicolon
macro_line|#if defined (__BIG_ENDIAN)
id|tmp
op_assign
(paren
id|b
op_amp
(paren
l_int|1
op_lshift
l_int|31
)paren
)paren
ques
c_cond
id|fg
op_lshift
l_int|16
suffix:colon
id|bg
op_lshift
l_int|16
suffix:semicolon
id|b
op_lshift_assign
l_int|1
suffix:semicolon
id|tmp
op_or_assign
(paren
id|b
op_amp
(paren
l_int|1
op_lshift
l_int|31
)paren
)paren
ques
c_cond
id|fg
suffix:colon
id|bg
suffix:semicolon
id|b
op_lshift_assign
l_int|1
suffix:semicolon
macro_line|#else
id|tmp
op_assign
(paren
id|b
op_amp
l_int|1
)paren
ques
c_cond
id|fg
suffix:colon
id|bg
suffix:semicolon
id|b
op_rshift_assign
l_int|1
suffix:semicolon
id|tmp
op_or_assign
(paren
id|b
op_amp
l_int|1
)paren
ques
c_cond
id|fg
op_lshift
l_int|16
suffix:colon
id|bg
op_lshift
l_int|16
suffix:semicolon
id|b
op_rshift_assign
l_int|1
suffix:semicolon
macro_line|#endif
id|NV_WR32
c_func
(paren
op_amp
id|par-&gt;CURSOR
(braket
id|k
op_increment
)braket
comma
l_int|0
comma
id|tmp
)paren
suffix:semicolon
)brace
id|k
op_add_assign
(paren
id|MAX_CURS
op_minus
id|w
)paren
op_div
l_int|2
suffix:semicolon
)brace
)brace
DECL|function|nvidia_write_clut
r_static
r_void
id|nvidia_write_clut
c_func
(paren
r_struct
id|nvidia_par
op_star
id|par
comma
id|u8
id|regnum
comma
id|u8
id|red
comma
id|u8
id|green
comma
id|u8
id|blue
)paren
(brace
id|NVWriteDacMask
c_func
(paren
id|par
comma
l_int|0xff
)paren
suffix:semicolon
id|NVWriteDacWriteAddr
c_func
(paren
id|par
comma
id|regnum
)paren
suffix:semicolon
id|NVWriteDacData
c_func
(paren
id|par
comma
id|red
)paren
suffix:semicolon
id|NVWriteDacData
c_func
(paren
id|par
comma
id|green
)paren
suffix:semicolon
id|NVWriteDacData
c_func
(paren
id|par
comma
id|blue
)paren
suffix:semicolon
)brace
DECL|function|nvidia_read_clut
r_static
r_void
id|nvidia_read_clut
c_func
(paren
r_struct
id|nvidia_par
op_star
id|par
comma
id|u8
id|regnum
comma
id|u8
op_star
id|red
comma
id|u8
op_star
id|green
comma
id|u8
op_star
id|blue
)paren
(brace
id|NVWriteDacMask
c_func
(paren
id|par
comma
l_int|0xff
)paren
suffix:semicolon
id|NVWriteDacReadAddr
c_func
(paren
id|par
comma
id|regnum
)paren
suffix:semicolon
op_star
id|red
op_assign
id|NVReadDacData
c_func
(paren
id|par
)paren
suffix:semicolon
op_star
id|green
op_assign
id|NVReadDacData
c_func
(paren
id|par
)paren
suffix:semicolon
op_star
id|blue
op_assign
id|NVReadDacData
c_func
(paren
id|par
)paren
suffix:semicolon
)brace
DECL|function|nvidia_panel_tweak
r_static
r_int
id|nvidia_panel_tweak
c_func
(paren
r_struct
id|nvidia_par
op_star
id|par
comma
r_struct
id|_riva_hw_state
op_star
id|state
)paren
(brace
r_int
id|tweak
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;paneltweak
)paren
(brace
id|tweak
op_assign
id|par-&gt;paneltweak
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* begin flat panel hacks */
multiline_comment|/* This is unfortunate, but some chips need this register&n;&t;      tweaked or else you get artifacts where adjacent pixels are&n;&t;      swapped.  There are no hard rules for what to set here so all&n;&t;      we can do is experiment and apply hacks. */
r_if
c_cond
(paren
(paren
(paren
id|par-&gt;Chipset
op_amp
l_int|0xffff
)paren
op_eq
l_int|0x0328
)paren
op_logical_and
(paren
id|state-&gt;bpp
op_eq
l_int|32
)paren
)paren
(brace
multiline_comment|/* At least one NV34 laptop needs this workaround. */
id|tweak
op_assign
op_minus
l_int|1
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|par-&gt;Chipset
op_amp
l_int|0xfff0
)paren
op_eq
l_int|0x0310
)paren
(brace
id|tweak
op_assign
l_int|1
suffix:semicolon
)brace
multiline_comment|/* end flat panel hacks */
)brace
r_return
id|tweak
suffix:semicolon
)brace
DECL|function|nvidia_save_vga
r_static
r_void
id|nvidia_save_vga
c_func
(paren
r_struct
id|nvidia_par
op_star
id|par
comma
r_struct
id|_riva_hw_state
op_star
id|state
)paren
(brace
r_int
id|i
suffix:semicolon
id|NVTRACE_ENTER
c_func
(paren
)paren
suffix:semicolon
id|NVLockUnlock
c_func
(paren
id|par
comma
l_int|0
)paren
suffix:semicolon
id|NVUnloadStateExt
c_func
(paren
id|par
comma
id|state
)paren
suffix:semicolon
id|state-&gt;misc_output
op_assign
id|NVReadMiscOut
c_func
(paren
id|par
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NUM_CRT_REGS
suffix:semicolon
id|i
op_increment
)paren
id|state-&gt;crtc
(braket
id|i
)braket
op_assign
id|NVReadCrtc
c_func
(paren
id|par
comma
id|i
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NUM_ATC_REGS
suffix:semicolon
id|i
op_increment
)paren
id|state-&gt;attr
(braket
id|i
)braket
op_assign
id|NVReadAttr
c_func
(paren
id|par
comma
id|i
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NUM_GRC_REGS
suffix:semicolon
id|i
op_increment
)paren
id|state-&gt;gra
(braket
id|i
)braket
op_assign
id|NVReadGr
c_func
(paren
id|par
comma
id|i
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NUM_SEQ_REGS
suffix:semicolon
id|i
op_increment
)paren
id|state-&gt;seq
(braket
id|i
)braket
op_assign
id|NVReadSeq
c_func
(paren
id|par
comma
id|i
)paren
suffix:semicolon
id|NVTRACE_LEAVE
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|nvidia_write_regs
r_static
r_void
id|nvidia_write_regs
c_func
(paren
r_struct
id|nvidia_par
op_star
id|par
)paren
(brace
r_struct
id|_riva_hw_state
op_star
id|state
op_assign
op_amp
id|par-&gt;ModeReg
suffix:semicolon
r_int
id|i
suffix:semicolon
id|NVTRACE_ENTER
c_func
(paren
)paren
suffix:semicolon
id|NVWriteCrtc
c_func
(paren
id|par
comma
l_int|0x11
comma
l_int|0x00
)paren
suffix:semicolon
id|NVLockUnlock
c_func
(paren
id|par
comma
l_int|0
)paren
suffix:semicolon
id|NVLoadStateExt
c_func
(paren
id|par
comma
id|state
)paren
suffix:semicolon
id|NVWriteMiscOut
c_func
(paren
id|par
comma
id|state-&gt;misc_output
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NUM_CRT_REGS
suffix:semicolon
id|i
op_increment
)paren
(brace
r_switch
c_cond
(paren
id|i
)paren
(brace
r_case
l_int|0x19
suffix:colon
r_case
l_int|0x20
dot
dot
dot
l_int|0x40
suffix:colon
r_break
suffix:semicolon
r_default
suffix:colon
id|NVWriteCrtc
c_func
(paren
id|par
comma
id|i
comma
id|state-&gt;crtc
(braket
id|i
)braket
)paren
suffix:semicolon
)brace
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NUM_ATC_REGS
suffix:semicolon
id|i
op_increment
)paren
id|NVWriteAttr
c_func
(paren
id|par
comma
id|i
comma
id|state-&gt;attr
(braket
id|i
)braket
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NUM_GRC_REGS
suffix:semicolon
id|i
op_increment
)paren
id|NVWriteGr
c_func
(paren
id|par
comma
id|i
comma
id|state-&gt;gra
(braket
id|i
)braket
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NUM_SEQ_REGS
suffix:semicolon
id|i
op_increment
)paren
id|NVWriteSeq
c_func
(paren
id|par
comma
id|i
comma
id|state-&gt;seq
(braket
id|i
)braket
)paren
suffix:semicolon
id|NVTRACE_LEAVE
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|nvidia_calc_regs
r_static
r_int
id|nvidia_calc_regs
c_func
(paren
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|nvidia_par
op_star
id|par
op_assign
id|info-&gt;par
suffix:semicolon
r_struct
id|_riva_hw_state
op_star
id|state
op_assign
op_amp
id|par-&gt;ModeReg
suffix:semicolon
r_int
id|i
comma
id|depth
op_assign
id|fb_get_color_depth
c_func
(paren
op_amp
id|info-&gt;var
)paren
suffix:semicolon
r_int
id|h_display
op_assign
id|info-&gt;var.xres
op_div
l_int|8
op_minus
l_int|1
suffix:semicolon
r_int
id|h_start
op_assign
(paren
id|info-&gt;var.xres
op_plus
id|info-&gt;var.right_margin
)paren
op_div
l_int|8
op_minus
l_int|1
suffix:semicolon
r_int
id|h_end
op_assign
(paren
id|info-&gt;var.xres
op_plus
id|info-&gt;var.right_margin
op_plus
id|info-&gt;var.hsync_len
)paren
op_div
l_int|8
op_minus
l_int|1
suffix:semicolon
r_int
id|h_total
op_assign
(paren
id|info-&gt;var.xres
op_plus
id|info-&gt;var.right_margin
op_plus
id|info-&gt;var.hsync_len
op_plus
id|info-&gt;var.left_margin
)paren
op_div
l_int|8
op_minus
l_int|5
suffix:semicolon
r_int
id|h_blank_s
op_assign
id|h_display
suffix:semicolon
r_int
id|h_blank_e
op_assign
id|h_total
op_plus
l_int|4
suffix:semicolon
r_int
id|v_display
op_assign
id|info-&gt;var.yres
op_minus
l_int|1
suffix:semicolon
r_int
id|v_start
op_assign
id|info-&gt;var.yres
op_plus
id|info-&gt;var.lower_margin
op_minus
l_int|1
suffix:semicolon
r_int
id|v_end
op_assign
(paren
id|info-&gt;var.yres
op_plus
id|info-&gt;var.lower_margin
op_plus
id|info-&gt;var.vsync_len
)paren
op_minus
l_int|1
suffix:semicolon
r_int
id|v_total
op_assign
(paren
id|info-&gt;var.yres
op_plus
id|info-&gt;var.lower_margin
op_plus
id|info-&gt;var.vsync_len
op_plus
id|info-&gt;var.upper_margin
)paren
op_minus
l_int|2
suffix:semicolon
r_int
id|v_blank_s
op_assign
id|v_display
suffix:semicolon
r_int
id|v_blank_e
op_assign
id|v_total
op_plus
l_int|1
suffix:semicolon
multiline_comment|/*&n;&t; * Set all CRTC values.&n;&t; */
r_if
c_cond
(paren
id|info-&gt;var.vmode
op_amp
id|FB_VMODE_INTERLACED
)paren
id|v_total
op_or_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;FlatPanel
op_eq
l_int|1
)paren
(brace
id|v_start
op_assign
id|v_total
op_minus
l_int|3
suffix:semicolon
id|v_end
op_assign
id|v_total
op_minus
l_int|2
suffix:semicolon
id|v_blank_s
op_assign
id|v_start
suffix:semicolon
id|h_start
op_assign
id|h_total
op_minus
l_int|5
suffix:semicolon
id|h_end
op_assign
id|h_total
op_minus
l_int|2
suffix:semicolon
id|h_blank_e
op_assign
id|h_total
op_plus
l_int|4
suffix:semicolon
)brace
id|state-&gt;crtc
(braket
l_int|0x0
)braket
op_assign
id|Set8Bits
c_func
(paren
id|h_total
)paren
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x1
)braket
op_assign
id|Set8Bits
c_func
(paren
id|h_display
)paren
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x2
)braket
op_assign
id|Set8Bits
c_func
(paren
id|h_blank_s
)paren
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x3
)braket
op_assign
id|SetBitField
c_func
(paren
id|h_blank_e
comma
l_int|4
suffix:colon
l_int|0
comma
l_int|4
suffix:colon
l_int|0
)paren
op_or
id|SetBit
c_func
(paren
l_int|7
)paren
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x4
)braket
op_assign
id|Set8Bits
c_func
(paren
id|h_start
)paren
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x5
)braket
op_assign
id|SetBitField
c_func
(paren
id|h_blank_e
comma
l_int|5
suffix:colon
l_int|5
comma
l_int|7
suffix:colon
l_int|7
)paren
op_or
id|SetBitField
c_func
(paren
id|h_end
comma
l_int|4
suffix:colon
l_int|0
comma
l_int|4
suffix:colon
l_int|0
)paren
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x6
)braket
op_assign
id|SetBitField
c_func
(paren
id|v_total
comma
l_int|7
suffix:colon
l_int|0
comma
l_int|7
suffix:colon
l_int|0
)paren
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x7
)braket
op_assign
id|SetBitField
c_func
(paren
id|v_total
comma
l_int|8
suffix:colon
l_int|8
comma
l_int|0
suffix:colon
l_int|0
)paren
op_or
id|SetBitField
c_func
(paren
id|v_display
comma
l_int|8
suffix:colon
l_int|8
comma
l_int|1
suffix:colon
l_int|1
)paren
op_or
id|SetBitField
c_func
(paren
id|v_start
comma
l_int|8
suffix:colon
l_int|8
comma
l_int|2
suffix:colon
l_int|2
)paren
op_or
id|SetBitField
c_func
(paren
id|v_blank_s
comma
l_int|8
suffix:colon
l_int|8
comma
l_int|3
suffix:colon
l_int|3
)paren
op_or
id|SetBit
c_func
(paren
l_int|4
)paren
op_or
id|SetBitField
c_func
(paren
id|v_total
comma
l_int|9
suffix:colon
l_int|9
comma
l_int|5
suffix:colon
l_int|5
)paren
op_or
id|SetBitField
c_func
(paren
id|v_display
comma
l_int|9
suffix:colon
l_int|9
comma
l_int|6
suffix:colon
l_int|6
)paren
op_or
id|SetBitField
c_func
(paren
id|v_start
comma
l_int|9
suffix:colon
l_int|9
comma
l_int|7
suffix:colon
l_int|7
)paren
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x9
)braket
op_assign
id|SetBitField
c_func
(paren
id|v_blank_s
comma
l_int|9
suffix:colon
l_int|9
comma
l_int|5
suffix:colon
l_int|5
)paren
op_or
id|SetBit
c_func
(paren
l_int|6
)paren
op_or
(paren
(paren
id|info-&gt;var.vmode
op_amp
id|FB_VMODE_DOUBLE
)paren
ques
c_cond
l_int|0x80
suffix:colon
l_int|0x00
)paren
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x10
)braket
op_assign
id|Set8Bits
c_func
(paren
id|v_start
)paren
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x11
)braket
op_assign
id|SetBitField
c_func
(paren
id|v_end
comma
l_int|3
suffix:colon
l_int|0
comma
l_int|3
suffix:colon
l_int|0
)paren
op_or
id|SetBit
c_func
(paren
l_int|5
)paren
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x12
)braket
op_assign
id|Set8Bits
c_func
(paren
id|v_display
)paren
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x13
)braket
op_assign
(paren
(paren
id|info-&gt;var.xres_virtual
op_div
l_int|8
)paren
op_star
(paren
id|info-&gt;var.bits_per_pixel
op_div
l_int|8
)paren
)paren
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x15
)braket
op_assign
id|Set8Bits
c_func
(paren
id|v_blank_s
)paren
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x16
)braket
op_assign
id|Set8Bits
c_func
(paren
id|v_blank_e
)paren
suffix:semicolon
id|state-&gt;attr
(braket
l_int|0x10
)braket
op_assign
l_int|0x01
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;Television
)paren
id|state-&gt;attr
(braket
l_int|0x11
)braket
op_assign
l_int|0x00
suffix:semicolon
id|state-&gt;screen
op_assign
id|SetBitField
c_func
(paren
id|h_blank_e
comma
l_int|6
suffix:colon
l_int|6
comma
l_int|4
suffix:colon
l_int|4
)paren
op_or
id|SetBitField
c_func
(paren
id|v_blank_s
comma
l_int|10
suffix:colon
l_int|10
comma
l_int|3
suffix:colon
l_int|3
)paren
op_or
id|SetBitField
c_func
(paren
id|v_start
comma
l_int|10
suffix:colon
l_int|10
comma
l_int|2
suffix:colon
l_int|2
)paren
op_or
id|SetBitField
c_func
(paren
id|v_display
comma
l_int|10
suffix:colon
l_int|10
comma
l_int|1
suffix:colon
l_int|1
)paren
op_or
id|SetBitField
c_func
(paren
id|v_total
comma
l_int|10
suffix:colon
l_int|10
comma
l_int|0
suffix:colon
l_int|0
)paren
suffix:semicolon
id|state-&gt;horiz
op_assign
id|SetBitField
c_func
(paren
id|h_total
comma
l_int|8
suffix:colon
l_int|8
comma
l_int|0
suffix:colon
l_int|0
)paren
op_or
id|SetBitField
c_func
(paren
id|h_display
comma
l_int|8
suffix:colon
l_int|8
comma
l_int|1
suffix:colon
l_int|1
)paren
op_or
id|SetBitField
c_func
(paren
id|h_blank_s
comma
l_int|8
suffix:colon
l_int|8
comma
l_int|2
suffix:colon
l_int|2
)paren
op_or
id|SetBitField
c_func
(paren
id|h_start
comma
l_int|8
suffix:colon
l_int|8
comma
l_int|3
suffix:colon
l_int|3
)paren
suffix:semicolon
id|state-&gt;extra
op_assign
id|SetBitField
c_func
(paren
id|v_total
comma
l_int|11
suffix:colon
l_int|11
comma
l_int|0
suffix:colon
l_int|0
)paren
op_or
id|SetBitField
c_func
(paren
id|v_display
comma
l_int|11
suffix:colon
l_int|11
comma
l_int|2
suffix:colon
l_int|2
)paren
op_or
id|SetBitField
c_func
(paren
id|v_start
comma
l_int|11
suffix:colon
l_int|11
comma
l_int|4
suffix:colon
l_int|4
)paren
op_or
id|SetBitField
c_func
(paren
id|v_blank_s
comma
l_int|11
suffix:colon
l_int|11
comma
l_int|6
suffix:colon
l_int|6
)paren
suffix:semicolon
r_if
c_cond
(paren
id|info-&gt;var.vmode
op_amp
id|FB_VMODE_INTERLACED
)paren
(brace
id|h_total
op_assign
(paren
id|h_total
op_rshift
l_int|1
)paren
op_amp
op_complement
l_int|1
suffix:semicolon
id|state-&gt;interlace
op_assign
id|Set8Bits
c_func
(paren
id|h_total
)paren
suffix:semicolon
id|state-&gt;horiz
op_or_assign
id|SetBitField
c_func
(paren
id|h_total
comma
l_int|8
suffix:colon
l_int|8
comma
l_int|4
suffix:colon
l_int|4
)paren
suffix:semicolon
)brace
r_else
(brace
id|state-&gt;interlace
op_assign
l_int|0xff
suffix:semicolon
multiline_comment|/* interlace off */
)brace
multiline_comment|/*&n;&t; * Calculate the extended registers.&n;&t; */
r_if
c_cond
(paren
id|depth
OL
l_int|24
)paren
id|i
op_assign
id|depth
suffix:semicolon
r_else
id|i
op_assign
l_int|32
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;Architecture
op_ge
id|NV_ARCH_10
)paren
id|par-&gt;CURSOR
op_assign
(paren
r_volatile
id|u32
id|__iomem
op_star
)paren
(paren
id|info-&gt;screen_base
op_plus
id|par-&gt;CursorStart
)paren
suffix:semicolon
r_if
c_cond
(paren
id|info-&gt;var.sync
op_amp
id|FB_SYNC_HOR_HIGH_ACT
)paren
id|state-&gt;misc_output
op_and_assign
op_complement
l_int|0x40
suffix:semicolon
r_else
id|state-&gt;misc_output
op_or_assign
l_int|0x40
suffix:semicolon
r_if
c_cond
(paren
id|info-&gt;var.sync
op_amp
id|FB_SYNC_VERT_HIGH_ACT
)paren
id|state-&gt;misc_output
op_and_assign
op_complement
l_int|0x80
suffix:semicolon
r_else
id|state-&gt;misc_output
op_or_assign
l_int|0x80
suffix:semicolon
id|NVCalcStateExt
c_func
(paren
id|par
comma
id|state
comma
id|i
comma
id|info-&gt;var.xres_virtual
comma
id|info-&gt;var.xres
comma
id|info-&gt;var.yres_virtual
comma
l_int|1000000000
op_div
id|info-&gt;var.pixclock
comma
id|info-&gt;var.vmode
)paren
suffix:semicolon
id|state-&gt;scale
op_assign
id|NV_RD32
c_func
(paren
id|par-&gt;PRAMDAC
comma
l_int|0x00000848
)paren
op_amp
l_int|0xfff000ff
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;FlatPanel
op_eq
l_int|1
)paren
(brace
id|state-&gt;pixel
op_or_assign
(paren
l_int|1
op_lshift
l_int|7
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|par-&gt;fpScaler
op_logical_or
(paren
id|par-&gt;fpWidth
op_le
id|info-&gt;var.xres
)paren
op_logical_or
(paren
id|par-&gt;fpHeight
op_le
id|info-&gt;var.yres
)paren
)paren
(brace
id|state-&gt;scale
op_or_assign
(paren
l_int|1
op_lshift
l_int|8
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
id|par-&gt;crtcSync_read
)paren
(brace
id|state-&gt;crtcSync
op_assign
id|NV_RD32
c_func
(paren
id|par-&gt;PRAMDAC
comma
l_int|0x0828
)paren
suffix:semicolon
id|par-&gt;crtcSync_read
op_assign
l_int|1
suffix:semicolon
)brace
id|par-&gt;PanelTweak
op_assign
id|nvidia_panel_tweak
c_func
(paren
id|par
comma
id|state
)paren
suffix:semicolon
)brace
id|state-&gt;vpll
op_assign
id|state-&gt;pll
suffix:semicolon
id|state-&gt;vpll2
op_assign
id|state-&gt;pll
suffix:semicolon
id|state-&gt;vpllB
op_assign
id|state-&gt;pllB
suffix:semicolon
id|state-&gt;vpll2B
op_assign
id|state-&gt;pllB
suffix:semicolon
id|VGA_WR08
c_func
(paren
id|par-&gt;PCIO
comma
l_int|0x03D4
comma
l_int|0x1C
)paren
suffix:semicolon
id|state-&gt;fifo
op_assign
id|VGA_RD08
c_func
(paren
id|par-&gt;PCIO
comma
l_int|0x03D5
)paren
op_amp
op_complement
(paren
l_int|1
op_lshift
l_int|5
)paren
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;CRTCnumber
)paren
(brace
id|state-&gt;head
op_assign
id|NV_RD32
c_func
(paren
id|par-&gt;PCRTC0
comma
l_int|0x00000860
)paren
op_amp
op_complement
l_int|0x00001000
suffix:semicolon
id|state-&gt;head2
op_assign
id|NV_RD32
c_func
(paren
id|par-&gt;PCRTC0
comma
l_int|0x00002860
)paren
op_or
l_int|0x00001000
suffix:semicolon
id|state-&gt;crtcOwner
op_assign
l_int|3
suffix:semicolon
id|state-&gt;pllsel
op_or_assign
l_int|0x20000800
suffix:semicolon
id|state-&gt;vpll
op_assign
id|NV_RD32
c_func
(paren
id|par-&gt;PRAMDAC0
comma
l_int|0x00000508
)paren
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;twoStagePLL
)paren
id|state-&gt;vpllB
op_assign
id|NV_RD32
c_func
(paren
id|par-&gt;PRAMDAC0
comma
l_int|0x00000578
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|par-&gt;twoHeads
)paren
(brace
id|state-&gt;head
op_assign
id|NV_RD32
c_func
(paren
id|par-&gt;PCRTC0
comma
l_int|0x00000860
)paren
op_or
l_int|0x00001000
suffix:semicolon
id|state-&gt;head2
op_assign
id|NV_RD32
c_func
(paren
id|par-&gt;PCRTC0
comma
l_int|0x00002860
)paren
op_amp
op_complement
l_int|0x00001000
suffix:semicolon
id|state-&gt;crtcOwner
op_assign
l_int|0
suffix:semicolon
id|state-&gt;vpll2
op_assign
id|NV_RD32
c_func
(paren
id|par-&gt;PRAMDAC0
comma
l_int|0x0520
)paren
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;twoStagePLL
)paren
id|state-&gt;vpll2B
op_assign
id|NV_RD32
c_func
(paren
id|par-&gt;PRAMDAC0
comma
l_int|0x057C
)paren
suffix:semicolon
)brace
id|state-&gt;cursorConfig
op_assign
l_int|0x00000100
suffix:semicolon
r_if
c_cond
(paren
id|info-&gt;var.vmode
op_amp
id|FB_VMODE_DOUBLE
)paren
id|state-&gt;cursorConfig
op_or_assign
(paren
l_int|1
op_lshift
l_int|4
)paren
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;alphaCursor
)paren
(brace
r_if
c_cond
(paren
(paren
id|par-&gt;Chipset
op_amp
l_int|0x0ff0
)paren
op_ne
l_int|0x0110
)paren
id|state-&gt;cursorConfig
op_or_assign
l_int|0x04011000
suffix:semicolon
r_else
id|state-&gt;cursorConfig
op_or_assign
l_int|0x14011000
suffix:semicolon
id|state-&gt;general
op_or_assign
(paren
l_int|1
op_lshift
l_int|29
)paren
suffix:semicolon
)brace
r_else
id|state-&gt;cursorConfig
op_or_assign
l_int|0x02000000
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;twoHeads
)paren
(brace
r_if
c_cond
(paren
(paren
id|par-&gt;Chipset
op_amp
l_int|0x0ff0
)paren
op_eq
l_int|0x0110
)paren
(brace
id|state-&gt;dither
op_assign
id|NV_RD32
c_func
(paren
id|par-&gt;PRAMDAC
comma
l_int|0x0528
)paren
op_amp
op_complement
l_int|0x00010000
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;FPDither
)paren
id|state-&gt;dither
op_or_assign
l_int|0x00010000
suffix:semicolon
)brace
r_else
(brace
id|state-&gt;dither
op_assign
id|NV_RD32
c_func
(paren
id|par-&gt;PRAMDAC
comma
l_int|0x083C
)paren
op_amp
op_complement
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;FPDither
)paren
id|state-&gt;dither
op_or_assign
l_int|1
suffix:semicolon
)brace
)brace
id|state-&gt;timingH
op_assign
l_int|0
suffix:semicolon
id|state-&gt;timingV
op_assign
l_int|0
suffix:semicolon
id|state-&gt;displayV
op_assign
id|info-&gt;var.xres
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|nvidia_init_vga
r_static
r_void
id|nvidia_init_vga
c_func
(paren
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|nvidia_par
op_star
id|par
op_assign
id|info-&gt;par
suffix:semicolon
r_struct
id|_riva_hw_state
op_star
id|state
op_assign
op_amp
id|par-&gt;ModeReg
suffix:semicolon
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|0x10
suffix:semicolon
id|i
op_increment
)paren
id|state-&gt;attr
(braket
id|i
)braket
op_assign
id|i
suffix:semicolon
id|state-&gt;attr
(braket
l_int|0x10
)braket
op_assign
l_int|0x41
suffix:semicolon
id|state-&gt;attr
(braket
l_int|0x11
)braket
op_assign
l_int|0x01
suffix:semicolon
id|state-&gt;attr
(braket
l_int|0x12
)braket
op_assign
l_int|0x0f
suffix:semicolon
id|state-&gt;attr
(braket
l_int|0x13
)braket
op_assign
l_int|0x00
suffix:semicolon
id|state-&gt;attr
(braket
l_int|0x14
)braket
op_assign
l_int|0x00
suffix:semicolon
id|memset
c_func
(paren
id|state-&gt;crtc
comma
l_int|0x00
comma
id|NUM_CRT_REGS
)paren
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x0a
)braket
op_assign
l_int|0x20
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x17
)braket
op_assign
l_int|0xe3
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x18
)braket
op_assign
l_int|0xff
suffix:semicolon
id|state-&gt;crtc
(braket
l_int|0x28
)braket
op_assign
l_int|0x40
suffix:semicolon
id|memset
c_func
(paren
id|state-&gt;gra
comma
l_int|0x00
comma
id|NUM_GRC_REGS
)paren
suffix:semicolon
id|state-&gt;gra
(braket
l_int|0x05
)braket
op_assign
l_int|0x40
suffix:semicolon
id|state-&gt;gra
(braket
l_int|0x06
)braket
op_assign
l_int|0x05
suffix:semicolon
id|state-&gt;gra
(braket
l_int|0x07
)braket
op_assign
l_int|0x0f
suffix:semicolon
id|state-&gt;gra
(braket
l_int|0x08
)braket
op_assign
l_int|0xff
suffix:semicolon
id|state-&gt;seq
(braket
l_int|0x00
)braket
op_assign
l_int|0x03
suffix:semicolon
id|state-&gt;seq
(braket
l_int|0x01
)braket
op_assign
l_int|0x01
suffix:semicolon
id|state-&gt;seq
(braket
l_int|0x02
)braket
op_assign
l_int|0x0f
suffix:semicolon
id|state-&gt;seq
(braket
l_int|0x03
)braket
op_assign
l_int|0x00
suffix:semicolon
id|state-&gt;seq
(braket
l_int|0x04
)braket
op_assign
l_int|0x0e
suffix:semicolon
id|state-&gt;misc_output
op_assign
l_int|0xeb
suffix:semicolon
)brace
DECL|function|nvidiafb_cursor
r_static
r_int
id|nvidiafb_cursor
c_func
(paren
r_struct
id|fb_info
op_star
id|info
comma
r_struct
id|fb_cursor
op_star
id|cursor
)paren
(brace
r_struct
id|nvidia_par
op_star
id|par
op_assign
id|info-&gt;par
suffix:semicolon
id|u8
id|data
(braket
id|MAX_CURS
op_star
id|MAX_CURS
op_div
l_int|8
)braket
suffix:semicolon
id|u16
id|fg
comma
id|bg
suffix:semicolon
r_int
id|i
comma
id|set
op_assign
id|cursor-&gt;set
suffix:semicolon
r_if
c_cond
(paren
id|cursor-&gt;image.width
OG
id|MAX_CURS
op_logical_or
id|cursor-&gt;image.height
OG
id|MAX_CURS
)paren
r_return
id|soft_cursor
c_func
(paren
id|info
comma
id|cursor
)paren
suffix:semicolon
id|NVShowHideCursor
c_func
(paren
id|par
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;cursor_reset
)paren
(brace
id|set
op_assign
id|FB_CUR_SETALL
suffix:semicolon
id|par-&gt;cursor_reset
op_assign
l_int|0
suffix:semicolon
)brace
r_if
c_cond
(paren
id|set
op_amp
id|FB_CUR_SETSIZE
)paren
id|memset_io
c_func
(paren
id|par-&gt;CURSOR
comma
l_int|0
comma
id|MAX_CURS
op_star
id|MAX_CURS
op_star
l_int|2
)paren
suffix:semicolon
r_if
c_cond
(paren
id|set
op_amp
id|FB_CUR_SETPOS
)paren
(brace
id|u32
id|xx
comma
id|yy
comma
id|temp
suffix:semicolon
id|yy
op_assign
id|cursor-&gt;image.dy
op_minus
id|info-&gt;var.yoffset
suffix:semicolon
id|xx
op_assign
id|cursor-&gt;image.dx
op_minus
id|info-&gt;var.xoffset
suffix:semicolon
id|temp
op_assign
id|xx
op_amp
l_int|0xFFFF
suffix:semicolon
id|temp
op_or_assign
id|yy
op_lshift
l_int|16
suffix:semicolon
id|NV_WR32
c_func
(paren
id|par-&gt;PRAMDAC
comma
l_int|0x0000300
comma
id|temp
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|set
op_amp
(paren
id|FB_CUR_SETSHAPE
op_or
id|FB_CUR_SETCMAP
op_or
id|FB_CUR_SETIMAGE
)paren
)paren
(brace
id|u32
id|bg_idx
op_assign
id|cursor-&gt;image.bg_color
suffix:semicolon
id|u32
id|fg_idx
op_assign
id|cursor-&gt;image.fg_color
suffix:semicolon
id|u32
id|s_pitch
op_assign
(paren
id|cursor-&gt;image.width
op_plus
l_int|7
)paren
op_rshift
l_int|3
suffix:semicolon
id|u32
id|d_pitch
op_assign
id|MAX_CURS
op_div
l_int|8
suffix:semicolon
id|u8
op_star
id|dat
op_assign
(paren
id|u8
op_star
)paren
id|cursor-&gt;image.data
suffix:semicolon
id|u8
op_star
id|msk
op_assign
(paren
id|u8
op_star
)paren
id|cursor-&gt;mask
suffix:semicolon
id|u8
op_star
id|src
suffix:semicolon
id|src
op_assign
id|kmalloc
c_func
(paren
id|s_pitch
op_star
id|cursor-&gt;image.height
comma
id|GFP_ATOMIC
)paren
suffix:semicolon
r_if
c_cond
(paren
id|src
)paren
(brace
r_switch
c_cond
(paren
id|cursor-&gt;rop
)paren
(brace
r_case
id|ROP_XOR
suffix:colon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|s_pitch
op_star
id|cursor-&gt;image.height
suffix:semicolon
id|i
op_increment
)paren
id|src
(braket
id|i
)braket
op_assign
id|dat
(braket
id|i
)braket
op_xor
id|msk
(braket
id|i
)braket
suffix:semicolon
r_break
suffix:semicolon
r_case
id|ROP_COPY
suffix:colon
r_default
suffix:colon
(brace
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|s_pitch
op_star
id|cursor-&gt;image.height
suffix:semicolon
id|i
op_increment
)paren
id|src
(braket
id|i
)braket
op_assign
id|dat
(braket
id|i
)braket
op_amp
id|msk
(braket
id|i
)braket
suffix:semicolon
r_break
suffix:semicolon
)brace
id|fb_sysmove_buf_aligned
c_func
(paren
id|info
comma
op_amp
id|info-&gt;pixmap
comma
id|data
comma
id|d_pitch
comma
id|src
comma
id|s_pitch
comma
id|cursor-&gt;image.height
)paren
suffix:semicolon
id|bg
op_assign
(paren
(paren
id|info-&gt;cmap.red
(braket
id|bg_idx
)braket
op_amp
l_int|0xf8
)paren
op_lshift
l_int|7
)paren
op_or
(paren
(paren
id|info-&gt;cmap.green
(braket
id|bg_idx
)braket
op_amp
l_int|0xf8
)paren
op_lshift
l_int|2
)paren
op_or
(paren
(paren
id|info-&gt;cmap.blue
(braket
id|bg_idx
)braket
op_amp
l_int|0xf8
)paren
op_rshift
l_int|3
)paren
op_or
l_int|1
op_lshift
l_int|15
suffix:semicolon
id|fg
op_assign
(paren
(paren
id|info-&gt;cmap.red
(braket
id|fg_idx
)braket
op_amp
l_int|0xf8
)paren
op_lshift
l_int|7
)paren
op_or
(paren
(paren
id|info-&gt;cmap.green
(braket
id|fg_idx
)braket
op_amp
l_int|0xf8
)paren
op_lshift
l_int|2
)paren
op_or
(paren
(paren
id|info-&gt;cmap.blue
(braket
id|fg_idx
)braket
op_amp
l_int|0xf8
)paren
op_rshift
l_int|3
)paren
op_or
l_int|1
op_lshift
l_int|15
suffix:semicolon
id|NVLockUnlock
c_func
(paren
id|par
comma
l_int|0
)paren
suffix:semicolon
id|nvidiafb_load_cursor_image
c_func
(paren
id|par
comma
id|data
comma
id|bg
comma
id|fg
comma
id|cursor-&gt;image.width
comma
id|cursor-&gt;image.height
)paren
suffix:semicolon
id|kfree
c_func
(paren
id|src
)paren
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|cursor-&gt;enable
)paren
id|NVShowHideCursor
c_func
(paren
id|par
comma
l_int|1
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|nvidiafb_set_par
r_static
r_int
id|nvidiafb_set_par
c_func
(paren
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|nvidia_par
op_star
id|par
op_assign
id|info-&gt;par
suffix:semicolon
id|NVTRACE_ENTER
c_func
(paren
)paren
suffix:semicolon
id|NVLockUnlock
c_func
(paren
id|par
comma
l_int|1
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|par-&gt;FlatPanel
op_logical_or
(paren
id|info-&gt;var.bits_per_pixel
op_ne
l_int|24
)paren
op_logical_or
op_logical_neg
id|par-&gt;twoHeads
)paren
id|par-&gt;FPDither
op_assign
l_int|0
suffix:semicolon
id|nvidia_init_vga
c_func
(paren
id|info
)paren
suffix:semicolon
id|nvidia_calc_regs
c_func
(paren
id|info
)paren
suffix:semicolon
id|nvidia_write_regs
c_func
(paren
id|par
)paren
suffix:semicolon
id|NVLockUnlock
c_func
(paren
id|par
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;twoHeads
)paren
(brace
id|VGA_WR08
c_func
(paren
id|par-&gt;PCIO
comma
l_int|0x03D4
comma
l_int|0x44
)paren
suffix:semicolon
id|VGA_WR08
c_func
(paren
id|par-&gt;PCIO
comma
l_int|0x03D5
comma
id|par-&gt;ModeReg.crtcOwner
)paren
suffix:semicolon
id|NVLockUnlock
c_func
(paren
id|par
comma
l_int|0
)paren
suffix:semicolon
)brace
id|NVWriteCrtc
c_func
(paren
id|par
comma
l_int|0x11
comma
l_int|0x00
)paren
suffix:semicolon
id|info-&gt;fix.line_length
op_assign
(paren
id|info-&gt;var.xres_virtual
op_star
id|info-&gt;var.bits_per_pixel
)paren
op_rshift
l_int|3
suffix:semicolon
id|info-&gt;fix.visual
op_assign
(paren
id|info-&gt;var.bits_per_pixel
op_eq
l_int|8
)paren
ques
c_cond
id|FB_VISUAL_PSEUDOCOLOR
suffix:colon
id|FB_VISUAL_DIRECTCOLOR
suffix:semicolon
r_if
c_cond
(paren
id|info-&gt;var.accel_flags
)paren
(brace
id|info-&gt;fbops-&gt;fb_imageblit
op_assign
id|nvidiafb_imageblit
suffix:semicolon
id|info-&gt;fbops-&gt;fb_fillrect
op_assign
id|nvidiafb_fillrect
suffix:semicolon
id|info-&gt;fbops-&gt;fb_copyarea
op_assign
id|nvidiafb_copyarea
suffix:semicolon
id|info-&gt;fbops-&gt;fb_sync
op_assign
id|nvidiafb_sync
suffix:semicolon
id|info-&gt;pixmap.scan_align
op_assign
l_int|4
suffix:semicolon
id|info-&gt;flags
op_and_assign
op_complement
id|FBINFO_HWACCEL_DISABLED
suffix:semicolon
id|NVResetGraphics
c_func
(paren
id|info
)paren
suffix:semicolon
)brace
r_else
(brace
id|info-&gt;fbops-&gt;fb_imageblit
op_assign
id|cfb_imageblit
suffix:semicolon
id|info-&gt;fbops-&gt;fb_fillrect
op_assign
id|cfb_fillrect
suffix:semicolon
id|info-&gt;fbops-&gt;fb_copyarea
op_assign
id|cfb_copyarea
suffix:semicolon
id|info-&gt;fbops-&gt;fb_sync
op_assign
l_int|NULL
suffix:semicolon
id|info-&gt;pixmap.scan_align
op_assign
l_int|1
suffix:semicolon
id|info-&gt;flags
op_or_assign
id|FBINFO_HWACCEL_DISABLED
suffix:semicolon
)brace
id|par-&gt;cursor_reset
op_assign
l_int|1
suffix:semicolon
id|NVWriteCrtc
c_func
(paren
id|par
comma
l_int|0x11
comma
l_int|0xff
)paren
suffix:semicolon
id|NVTRACE_LEAVE
c_func
(paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|nvidiafb_setcolreg
r_static
r_int
id|nvidiafb_setcolreg
c_func
(paren
r_int
id|regno
comma
r_int
id|red
comma
r_int
id|green
comma
r_int
id|blue
comma
r_int
id|transp
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|nvidia_par
op_star
id|par
op_assign
id|info-&gt;par
suffix:semicolon
r_int
id|i
suffix:semicolon
id|NVTRACE_ENTER
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|regno
op_ge
(paren
l_int|1
op_lshift
id|info-&gt;var.green.length
)paren
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
id|info-&gt;var.grayscale
)paren
(brace
multiline_comment|/* gray = 0.30*R + 0.59*G + 0.11*B */
id|red
op_assign
id|green
op_assign
id|blue
op_assign
(paren
id|red
op_star
l_int|77
op_plus
id|green
op_star
l_int|151
op_plus
id|blue
op_star
l_int|28
)paren
op_rshift
l_int|8
suffix:semicolon
)brace
r_if
c_cond
(paren
id|regno
OL
l_int|16
op_logical_and
id|info-&gt;fix.visual
op_eq
id|FB_VISUAL_DIRECTCOLOR
)paren
(brace
(paren
(paren
id|u32
op_star
)paren
id|info-&gt;pseudo_palette
)paren
(braket
id|regno
)braket
op_assign
(paren
id|regno
op_lshift
id|info-&gt;var.red.offset
)paren
op_or
(paren
id|regno
op_lshift
id|info-&gt;var.green.offset
)paren
op_or
(paren
id|regno
op_lshift
id|info-&gt;var.blue.offset
)paren
suffix:semicolon
)brace
r_switch
c_cond
(paren
id|info-&gt;var.bits_per_pixel
)paren
(brace
r_case
l_int|8
suffix:colon
multiline_comment|/* &quot;transparent&quot; stuff is completely ignored. */
id|nvidia_write_clut
c_func
(paren
id|par
comma
id|regno
comma
id|red
op_rshift
l_int|8
comma
id|green
op_rshift
l_int|8
comma
id|blue
op_rshift
l_int|8
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|16
suffix:colon
r_if
c_cond
(paren
id|info-&gt;var.green.length
op_eq
l_int|5
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|8
suffix:semicolon
id|i
op_increment
)paren
(brace
id|nvidia_write_clut
c_func
(paren
id|par
comma
id|regno
op_star
l_int|8
op_plus
id|i
comma
id|red
op_rshift
l_int|8
comma
id|green
op_rshift
l_int|8
comma
id|blue
op_rshift
l_int|8
)paren
suffix:semicolon
)brace
)brace
r_else
(brace
id|u8
id|r
comma
id|g
comma
id|b
suffix:semicolon
r_if
c_cond
(paren
id|regno
OL
l_int|32
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|8
suffix:semicolon
id|i
op_increment
)paren
(brace
id|nvidia_write_clut
c_func
(paren
id|par
comma
id|regno
op_star
l_int|8
op_plus
id|i
comma
id|red
op_rshift
l_int|8
comma
id|green
op_rshift
l_int|8
comma
id|blue
op_rshift
l_int|8
)paren
suffix:semicolon
)brace
)brace
id|nvidia_read_clut
c_func
(paren
id|par
comma
id|regno
op_star
l_int|4
comma
op_amp
id|r
comma
op_amp
id|g
comma
op_amp
id|b
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|4
suffix:semicolon
id|i
op_increment
)paren
id|nvidia_write_clut
c_func
(paren
id|par
comma
id|regno
op_star
l_int|4
op_plus
id|i
comma
id|r
comma
id|green
op_rshift
l_int|8
comma
id|b
)paren
suffix:semicolon
)brace
r_break
suffix:semicolon
r_case
l_int|32
suffix:colon
id|nvidia_write_clut
c_func
(paren
id|par
comma
id|regno
comma
id|red
op_rshift
l_int|8
comma
id|green
op_rshift
l_int|8
comma
id|blue
op_rshift
l_int|8
)paren
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
multiline_comment|/* do nothing */
r_break
suffix:semicolon
)brace
id|NVTRACE_LEAVE
c_func
(paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|nvidiafb_check_var
r_static
r_int
id|nvidiafb_check_var
c_func
(paren
r_struct
id|fb_var_screeninfo
op_star
id|var
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|nvidia_par
op_star
id|par
op_assign
id|info-&gt;par
suffix:semicolon
r_int
id|memlen
comma
id|vramlen
comma
id|mode_valid
op_assign
l_int|0
suffix:semicolon
r_int
id|pitch
comma
id|err
op_assign
l_int|0
suffix:semicolon
id|NVTRACE_ENTER
c_func
(paren
)paren
suffix:semicolon
id|var-&gt;transp.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;transp.length
op_assign
l_int|0
suffix:semicolon
id|var-&gt;xres
op_and_assign
op_complement
l_int|7
suffix:semicolon
r_if
c_cond
(paren
id|var-&gt;bits_per_pixel
op_le
l_int|8
)paren
id|var-&gt;bits_per_pixel
op_assign
l_int|8
suffix:semicolon
r_else
r_if
c_cond
(paren
id|var-&gt;bits_per_pixel
op_le
l_int|16
)paren
id|var-&gt;bits_per_pixel
op_assign
l_int|16
suffix:semicolon
r_else
id|var-&gt;bits_per_pixel
op_assign
l_int|32
suffix:semicolon
r_switch
c_cond
(paren
id|var-&gt;bits_per_pixel
)paren
(brace
r_case
l_int|8
suffix:colon
id|var-&gt;red.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;red.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;green.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;green.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;blue.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;blue.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;transp.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;transp.length
op_assign
l_int|0
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|16
suffix:colon
id|var-&gt;green.length
op_assign
(paren
id|var-&gt;green.length
OL
l_int|6
)paren
ques
c_cond
l_int|5
suffix:colon
l_int|6
suffix:semicolon
id|var-&gt;red.length
op_assign
l_int|5
suffix:semicolon
id|var-&gt;blue.length
op_assign
l_int|5
suffix:semicolon
id|var-&gt;transp.length
op_assign
l_int|6
op_minus
id|var-&gt;green.length
suffix:semicolon
id|var-&gt;blue.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;green.offset
op_assign
l_int|5
suffix:semicolon
id|var-&gt;red.offset
op_assign
l_int|5
op_plus
id|var-&gt;green.length
suffix:semicolon
id|var-&gt;transp.offset
op_assign
(paren
l_int|5
op_plus
id|var-&gt;red.offset
)paren
op_amp
l_int|15
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|32
suffix:colon
multiline_comment|/* RGBA 8888 */
id|var-&gt;red.offset
op_assign
l_int|16
suffix:semicolon
id|var-&gt;red.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;green.offset
op_assign
l_int|8
suffix:semicolon
id|var-&gt;green.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;blue.offset
op_assign
l_int|0
suffix:semicolon
id|var-&gt;blue.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;transp.length
op_assign
l_int|8
suffix:semicolon
id|var-&gt;transp.offset
op_assign
l_int|24
suffix:semicolon
r_break
suffix:semicolon
)brace
id|var-&gt;red.msb_right
op_assign
l_int|0
suffix:semicolon
id|var-&gt;green.msb_right
op_assign
l_int|0
suffix:semicolon
id|var-&gt;blue.msb_right
op_assign
l_int|0
suffix:semicolon
id|var-&gt;transp.msb_right
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|info-&gt;monspecs.hfmax
op_logical_or
op_logical_neg
id|info-&gt;monspecs.vfmax
op_logical_or
op_logical_neg
id|info-&gt;monspecs.dclkmax
op_logical_or
op_logical_neg
id|fb_validate_mode
c_func
(paren
id|var
comma
id|info
)paren
)paren
id|mode_valid
op_assign
l_int|1
suffix:semicolon
multiline_comment|/* calculate modeline if supported by monitor */
r_if
c_cond
(paren
op_logical_neg
id|mode_valid
op_logical_and
id|info-&gt;monspecs.gtf
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|fb_get_mode
c_func
(paren
id|FB_MAXTIMINGS
comma
l_int|0
comma
id|var
comma
id|info
)paren
)paren
id|mode_valid
op_assign
l_int|1
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
id|mode_valid
)paren
(brace
r_struct
id|fb_videomode
op_star
id|mode
suffix:semicolon
id|mode
op_assign
id|fb_find_best_mode
c_func
(paren
id|var
comma
op_amp
id|info-&gt;modelist
)paren
suffix:semicolon
r_if
c_cond
(paren
id|mode
)paren
(brace
id|fb_videomode_to_var
c_func
(paren
id|var
comma
id|mode
)paren
suffix:semicolon
id|mode_valid
op_assign
l_int|1
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
op_logical_neg
id|mode_valid
op_logical_and
id|info-&gt;monspecs.modedb_len
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;fpWidth
op_logical_and
id|par-&gt;fpHeight
op_logical_and
(paren
id|par-&gt;fpWidth
OL
id|var-&gt;xres
op_logical_or
id|par-&gt;fpHeight
OL
id|var-&gt;yres
)paren
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
id|var-&gt;yres_virtual
OL
id|var-&gt;yres
)paren
id|var-&gt;yres_virtual
op_assign
id|var-&gt;yres
suffix:semicolon
r_if
c_cond
(paren
id|var-&gt;xres_virtual
OL
id|var-&gt;xres
)paren
id|var-&gt;xres_virtual
op_assign
id|var-&gt;xres
suffix:semicolon
id|var-&gt;xres_virtual
op_assign
(paren
id|var-&gt;xres_virtual
op_plus
l_int|63
)paren
op_amp
op_complement
l_int|63
suffix:semicolon
id|vramlen
op_assign
id|info-&gt;fix.smem_len
suffix:semicolon
id|pitch
op_assign
(paren
(paren
id|var-&gt;xres_virtual
op_star
id|var-&gt;bits_per_pixel
)paren
op_plus
l_int|7
)paren
op_div
l_int|8
suffix:semicolon
id|memlen
op_assign
id|pitch
op_star
id|var-&gt;yres_virtual
suffix:semicolon
r_if
c_cond
(paren
id|memlen
OG
id|vramlen
)paren
(brace
id|var-&gt;yres_virtual
op_assign
id|vramlen
op_div
id|pitch
suffix:semicolon
r_if
c_cond
(paren
id|var-&gt;yres_virtual
OL
id|var-&gt;yres
)paren
(brace
id|var-&gt;yres_virtual
op_assign
id|var-&gt;yres
suffix:semicolon
id|var-&gt;xres_virtual
op_assign
id|vramlen
op_div
id|var-&gt;yres_virtual
suffix:semicolon
id|var-&gt;xres_virtual
op_div_assign
id|var-&gt;bits_per_pixel
op_div
l_int|8
suffix:semicolon
id|pitch
op_assign
(paren
id|var-&gt;xres_virtual
op_star
id|var-&gt;bits_per_pixel
op_plus
l_int|7
)paren
op_div
l_int|8
suffix:semicolon
id|memlen
op_assign
id|pitch
op_star
id|var-&gt;yres
suffix:semicolon
r_if
c_cond
(paren
id|var-&gt;xres_virtual
OL
id|var-&gt;xres
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;nvidiafb: required video memory, &quot;
l_string|&quot;%d bytes, for %dx%d-%d (virtual) &quot;
l_string|&quot;is out of range&bslash;n&quot;
comma
id|memlen
comma
id|var-&gt;xres_virtual
comma
id|var-&gt;yres_virtual
comma
id|var-&gt;bits_per_pixel
)paren
suffix:semicolon
id|err
op_assign
op_minus
id|ENOMEM
suffix:semicolon
)brace
)brace
)brace
r_if
c_cond
(paren
id|var-&gt;accel_flags
)paren
(brace
r_if
c_cond
(paren
id|var-&gt;yres_virtual
OG
l_int|0x7fff
)paren
id|var-&gt;yres_virtual
op_assign
l_int|0x7fff
suffix:semicolon
r_if
c_cond
(paren
id|var-&gt;xres_virtual
OG
l_int|0x7fff
)paren
id|var-&gt;xres_virtual
op_assign
l_int|0x7fff
suffix:semicolon
)brace
id|var-&gt;xres_virtual
op_and_assign
op_complement
l_int|63
suffix:semicolon
id|NVTRACE_LEAVE
c_func
(paren
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
DECL|function|nvidiafb_pan_display
r_static
r_int
id|nvidiafb_pan_display
c_func
(paren
r_struct
id|fb_var_screeninfo
op_star
id|var
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|nvidia_par
op_star
id|par
op_assign
id|info-&gt;par
suffix:semicolon
id|u32
id|total
suffix:semicolon
id|total
op_assign
id|info-&gt;var.yoffset
op_star
id|info-&gt;fix.line_length
op_plus
id|info-&gt;var.xoffset
suffix:semicolon
id|NVSetStartAddress
c_func
(paren
id|par
comma
id|total
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|nvidiafb_blank
r_static
r_int
id|nvidiafb_blank
c_func
(paren
r_int
id|blank
comma
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|nvidia_par
op_star
id|par
op_assign
id|info-&gt;par
suffix:semicolon
r_int
r_char
id|tmp
comma
id|vesa
suffix:semicolon
id|tmp
op_assign
id|NVReadSeq
c_func
(paren
id|par
comma
l_int|0x01
)paren
op_amp
op_complement
l_int|0x20
suffix:semicolon
multiline_comment|/* screen on/off */
id|vesa
op_assign
id|NVReadCrtc
c_func
(paren
id|par
comma
l_int|0x1a
)paren
op_amp
op_complement
l_int|0xc0
suffix:semicolon
multiline_comment|/* sync on/off */
id|NVTRACE_ENTER
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|blank
)paren
id|tmp
op_or_assign
l_int|0x20
suffix:semicolon
r_switch
c_cond
(paren
id|blank
)paren
(brace
r_case
id|FB_BLANK_UNBLANK
suffix:colon
r_case
id|FB_BLANK_NORMAL
suffix:colon
r_break
suffix:semicolon
r_case
id|FB_BLANK_VSYNC_SUSPEND
suffix:colon
id|vesa
op_or_assign
l_int|0x80
suffix:semicolon
r_break
suffix:semicolon
r_case
id|FB_BLANK_HSYNC_SUSPEND
suffix:colon
id|vesa
op_or_assign
l_int|0x40
suffix:semicolon
r_break
suffix:semicolon
r_case
id|FB_BLANK_POWERDOWN
suffix:colon
id|vesa
op_or_assign
l_int|0xc0
suffix:semicolon
r_break
suffix:semicolon
)brace
id|NVWriteSeq
c_func
(paren
id|par
comma
l_int|0x01
comma
id|tmp
)paren
suffix:semicolon
id|NVWriteCrtc
c_func
(paren
id|par
comma
l_int|0x1a
comma
id|vesa
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_PMAC_BACKLIGHT
r_if
c_cond
(paren
id|par-&gt;FlatPanel
op_logical_and
id|_machine
op_eq
id|_MACH_Pmac
)paren
(brace
id|set_backlight_enable
c_func
(paren
op_logical_neg
id|blank
)paren
suffix:semicolon
)brace
macro_line|#endif
id|NVTRACE_LEAVE
c_func
(paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|nvidia_fb_ops
r_static
r_struct
id|fb_ops
id|nvidia_fb_ops
op_assign
(brace
dot
id|owner
op_assign
id|THIS_MODULE
comma
dot
id|fb_check_var
op_assign
id|nvidiafb_check_var
comma
dot
id|fb_set_par
op_assign
id|nvidiafb_set_par
comma
dot
id|fb_setcolreg
op_assign
id|nvidiafb_setcolreg
comma
dot
id|fb_pan_display
op_assign
id|nvidiafb_pan_display
comma
dot
id|fb_blank
op_assign
id|nvidiafb_blank
comma
dot
id|fb_fillrect
op_assign
id|nvidiafb_fillrect
comma
dot
id|fb_copyarea
op_assign
id|nvidiafb_copyarea
comma
dot
id|fb_imageblit
op_assign
id|nvidiafb_imageblit
comma
dot
id|fb_cursor
op_assign
id|nvidiafb_cursor
comma
dot
id|fb_sync
op_assign
id|nvidiafb_sync
comma
)brace
suffix:semicolon
DECL|function|nvidia_set_fbinfo
r_static
r_int
id|__devinit
id|nvidia_set_fbinfo
c_func
(paren
r_struct
id|fb_info
op_star
id|info
)paren
(brace
r_struct
id|fb_monspecs
op_star
id|specs
op_assign
op_amp
id|info-&gt;monspecs
suffix:semicolon
r_struct
id|fb_videomode
id|modedb
suffix:semicolon
r_struct
id|nvidia_par
op_star
id|par
op_assign
id|info-&gt;par
suffix:semicolon
r_int
id|lpitch
suffix:semicolon
id|NVTRACE_ENTER
c_func
(paren
)paren
suffix:semicolon
id|info-&gt;flags
op_assign
id|FBINFO_DEFAULT
op_or
id|FBINFO_HWACCEL_IMAGEBLIT
op_or
id|FBINFO_HWACCEL_FILLRECT
op_or
id|FBINFO_HWACCEL_COPYAREA
op_or
id|FBINFO_HWACCEL_YPAN
op_or
id|FBINFO_MISC_MODESWITCHLATE
suffix:semicolon
id|fb_videomode_to_modelist
c_func
(paren
id|info-&gt;monspecs.modedb
comma
id|info-&gt;monspecs.modedb_len
comma
op_amp
id|info-&gt;modelist
)paren
suffix:semicolon
id|fb_var_to_videomode
c_func
(paren
op_amp
id|modedb
comma
op_amp
id|nvidiafb_default_var
)paren
suffix:semicolon
r_if
c_cond
(paren
id|specs-&gt;modedb
op_ne
l_int|NULL
)paren
(brace
multiline_comment|/* get preferred timing */
r_if
c_cond
(paren
id|specs-&gt;misc
op_amp
id|FB_MISC_1ST_DETAIL
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|specs-&gt;modedb_len
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|specs-&gt;modedb
(braket
id|i
)braket
dot
id|flag
op_amp
id|FB_MODE_IS_FIRST
)paren
(brace
id|modedb
op_assign
id|specs-&gt;modedb
(braket
id|i
)braket
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
)brace
r_else
(brace
multiline_comment|/* otherwise, get first mode in database */
id|modedb
op_assign
id|specs-&gt;modedb
(braket
l_int|0
)braket
suffix:semicolon
)brace
id|fb_videomode_to_var
c_func
(paren
op_amp
id|nvidiafb_default_var
comma
op_amp
id|modedb
)paren
suffix:semicolon
id|nvidiafb_default_var.bits_per_pixel
op_assign
l_int|8
suffix:semicolon
)brace
r_if
c_cond
(paren
id|mode_option
)paren
id|fb_find_mode
c_func
(paren
op_amp
id|nvidiafb_default_var
comma
id|info
comma
id|mode_option
comma
id|specs-&gt;modedb
comma
id|specs-&gt;modedb_len
comma
op_amp
id|modedb
comma
l_int|8
)paren
suffix:semicolon
id|info-&gt;var
op_assign
id|nvidiafb_default_var
suffix:semicolon
id|info-&gt;fix.visual
op_assign
(paren
id|info-&gt;var.bits_per_pixel
op_eq
l_int|8
)paren
ques
c_cond
id|FB_VISUAL_PSEUDOCOLOR
suffix:colon
id|FB_VISUAL_DIRECTCOLOR
suffix:semicolon
id|info-&gt;pseudo_palette
op_assign
id|par-&gt;pseudo_palette
suffix:semicolon
id|fb_alloc_cmap
c_func
(paren
op_amp
id|info-&gt;cmap
comma
l_int|256
comma
l_int|0
)paren
suffix:semicolon
id|fb_destroy_modedb
c_func
(paren
id|info-&gt;monspecs.modedb
)paren
suffix:semicolon
id|info-&gt;monspecs.modedb
op_assign
l_int|NULL
suffix:semicolon
multiline_comment|/* maximize virtual vertical length */
id|lpitch
op_assign
id|info-&gt;var.xres_virtual
op_star
(paren
(paren
id|info-&gt;var.bits_per_pixel
op_plus
l_int|7
)paren
op_rshift
l_int|3
)paren
suffix:semicolon
id|info-&gt;var.yres_virtual
op_assign
id|info-&gt;fix.smem_len
op_div
id|lpitch
suffix:semicolon
id|info-&gt;pixmap.scan_align
op_assign
l_int|4
suffix:semicolon
id|info-&gt;pixmap.buf_align
op_assign
l_int|4
suffix:semicolon
id|info-&gt;pixmap.size
op_assign
l_int|8
op_star
l_int|1024
suffix:semicolon
id|info-&gt;pixmap.flags
op_assign
id|FB_PIXMAP_SYSTEM
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hwcur
)paren
id|info-&gt;fbops-&gt;fb_cursor
op_assign
id|soft_cursor
suffix:semicolon
id|info-&gt;var.accel_flags
op_assign
(paren
op_logical_neg
id|noaccel
)paren
suffix:semicolon
id|par-&gt;FpScale
op_assign
(paren
op_logical_neg
id|noscale
)paren
suffix:semicolon
id|par-&gt;paneltweak
op_assign
id|paneltweak
suffix:semicolon
r_switch
c_cond
(paren
id|par-&gt;Architecture
)paren
(brace
r_case
id|NV_ARCH_04
suffix:colon
id|info-&gt;fix.accel
op_assign
id|FB_ACCEL_NV4
suffix:semicolon
r_break
suffix:semicolon
r_case
id|NV_ARCH_10
suffix:colon
id|info-&gt;fix.accel
op_assign
id|FB_ACCEL_NV_10
suffix:semicolon
r_break
suffix:semicolon
r_case
id|NV_ARCH_20
suffix:colon
id|info-&gt;fix.accel
op_assign
id|FB_ACCEL_NV_20
suffix:semicolon
r_break
suffix:semicolon
r_case
id|NV_ARCH_30
suffix:colon
id|info-&gt;fix.accel
op_assign
id|FB_ACCEL_NV_30
suffix:semicolon
r_break
suffix:semicolon
r_case
id|NV_ARCH_40
suffix:colon
id|info-&gt;fix.accel
op_assign
id|FB_ACCEL_NV_40
suffix:semicolon
r_break
suffix:semicolon
)brace
id|NVTRACE_LEAVE
c_func
(paren
)paren
suffix:semicolon
r_return
id|nvidiafb_check_var
c_func
(paren
op_amp
id|info-&gt;var
comma
id|info
)paren
suffix:semicolon
)brace
DECL|function|nvidia_get_arch
r_static
id|u32
id|__devinit
id|nvidia_get_arch
c_func
(paren
r_struct
id|pci_dev
op_star
id|pd
)paren
(brace
id|u32
id|arch
op_assign
l_int|0
suffix:semicolon
r_switch
c_cond
(paren
id|pd-&gt;device
op_amp
l_int|0x0ff0
)paren
(brace
r_case
l_int|0x0100
suffix:colon
multiline_comment|/* GeForce 256 */
r_case
l_int|0x0110
suffix:colon
multiline_comment|/* GeForce2 MX */
r_case
l_int|0x0150
suffix:colon
multiline_comment|/* GeForce2 */
r_case
l_int|0x0170
suffix:colon
multiline_comment|/* GeForce4 MX */
r_case
l_int|0x0180
suffix:colon
multiline_comment|/* GeForce4 MX (8x AGP) */
r_case
l_int|0x01A0
suffix:colon
multiline_comment|/* nForce */
r_case
l_int|0x01F0
suffix:colon
multiline_comment|/* nForce2 */
id|arch
op_assign
id|NV_ARCH_10
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x0200
suffix:colon
multiline_comment|/* GeForce3 */
r_case
l_int|0x0250
suffix:colon
multiline_comment|/* GeForce4 Ti */
r_case
l_int|0x0280
suffix:colon
multiline_comment|/* GeForce4 Ti (8x AGP) */
id|arch
op_assign
id|NV_ARCH_20
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x0300
suffix:colon
multiline_comment|/* GeForceFX 5800 */
r_case
l_int|0x0310
suffix:colon
multiline_comment|/* GeForceFX 5600 */
r_case
l_int|0x0320
suffix:colon
multiline_comment|/* GeForceFX 5200 */
r_case
l_int|0x0330
suffix:colon
multiline_comment|/* GeForceFX 5900 */
r_case
l_int|0x0340
suffix:colon
multiline_comment|/* GeForceFX 5700 */
id|arch
op_assign
id|NV_ARCH_30
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x0040
suffix:colon
r_case
l_int|0x00C0
suffix:colon
r_case
l_int|0x0120
suffix:colon
r_case
l_int|0x0130
suffix:colon
r_case
l_int|0x0140
suffix:colon
r_case
l_int|0x0160
suffix:colon
r_case
l_int|0x01D0
suffix:colon
r_case
l_int|0x0090
suffix:colon
r_case
l_int|0x0210
suffix:colon
r_case
l_int|0x0220
suffix:colon
r_case
l_int|0x0230
suffix:colon
id|arch
op_assign
id|NV_ARCH_40
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x0020
suffix:colon
multiline_comment|/* TNT, TNT2 */
id|arch
op_assign
id|NV_ARCH_04
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
multiline_comment|/* unknown architecture */
r_break
suffix:semicolon
)brace
r_return
id|arch
suffix:semicolon
)brace
DECL|function|nvidiafb_probe
r_static
r_int
id|__devinit
id|nvidiafb_probe
c_func
(paren
r_struct
id|pci_dev
op_star
id|pd
comma
r_const
r_struct
id|pci_device_id
op_star
id|ent
)paren
(brace
r_struct
id|nvidia_par
op_star
id|par
suffix:semicolon
r_struct
id|fb_info
op_star
id|info
suffix:semicolon
r_int
r_int
id|cmd
suffix:semicolon
id|NVTRACE_ENTER
c_func
(paren
)paren
suffix:semicolon
m_assert
(paren
id|pd
op_ne
l_int|NULL
)paren
suffix:semicolon
id|info
op_assign
id|framebuffer_alloc
c_func
(paren
r_sizeof
(paren
r_struct
id|nvidia_par
)paren
comma
op_amp
id|pd-&gt;dev
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|info
)paren
r_goto
id|err_out
suffix:semicolon
id|par
op_assign
(paren
r_struct
id|nvidia_par
op_star
)paren
id|info-&gt;par
suffix:semicolon
id|par-&gt;pci_dev
op_assign
id|pd
suffix:semicolon
id|info-&gt;pixmap.addr
op_assign
id|kmalloc
c_func
(paren
l_int|8
op_star
l_int|1024
comma
id|GFP_KERNEL
)paren
suffix:semicolon
r_if
c_cond
(paren
id|info-&gt;pixmap.addr
op_eq
l_int|NULL
)paren
r_goto
id|err_out_kfree
suffix:semicolon
id|memset
c_func
(paren
id|info-&gt;pixmap.addr
comma
l_int|0
comma
l_int|8
op_star
l_int|1024
)paren
suffix:semicolon
r_if
c_cond
(paren
id|pci_enable_device
c_func
(paren
id|pd
)paren
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;cannot enable PCI device&bslash;n&quot;
)paren
suffix:semicolon
r_goto
id|err_out_enable
suffix:semicolon
)brace
r_if
c_cond
(paren
id|pci_request_regions
c_func
(paren
id|pd
comma
l_string|&quot;nvidiafb&quot;
)paren
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;cannot request PCI regions&bslash;n&quot;
)paren
suffix:semicolon
r_goto
id|err_out_request
suffix:semicolon
)brace
id|par-&gt;Architecture
op_assign
id|nvidia_get_arch
c_func
(paren
id|pd
)paren
suffix:semicolon
id|par-&gt;Chipset
op_assign
(paren
id|pd-&gt;vendor
op_lshift
l_int|16
)paren
op_or
id|pd-&gt;device
suffix:semicolon
id|printk
c_func
(paren
id|KERN_INFO
id|PFX
l_string|&quot;nVidia device/chipset %X&bslash;n&quot;
comma
id|par-&gt;Chipset
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_PCI_NAMES
id|printk
c_func
(paren
id|KERN_INFO
id|PFX
l_string|&quot;%s&bslash;n&quot;
comma
id|pd-&gt;pretty_name
)paren
suffix:semicolon
macro_line|#endif
r_if
c_cond
(paren
id|par-&gt;Architecture
op_eq
l_int|0
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;unknown NV_ARCH&bslash;n&quot;
)paren
suffix:semicolon
r_goto
id|err_out_free_base0
suffix:semicolon
)brace
id|sprintf
c_func
(paren
id|nvidiafb_fix.id
comma
l_string|&quot;NV%x&quot;
comma
(paren
id|pd-&gt;device
op_amp
l_int|0x0ff0
)paren
op_rshift
l_int|4
)paren
suffix:semicolon
id|par-&gt;FlatPanel
op_assign
id|flatpanel
suffix:semicolon
r_if
c_cond
(paren
id|flatpanel
op_eq
l_int|1
)paren
id|printk
c_func
(paren
id|KERN_INFO
id|PFX
l_string|&quot;flatpanel support enabled&bslash;n&quot;
)paren
suffix:semicolon
id|par-&gt;CRTCnumber
op_assign
id|forceCRTC
suffix:semicolon
multiline_comment|/* enable IO and mem if not already done */
id|pci_read_config_word
c_func
(paren
id|pd
comma
id|PCI_COMMAND
comma
op_amp
id|cmd
)paren
suffix:semicolon
id|cmd
op_or_assign
(paren
id|PCI_COMMAND_IO
op_or
id|PCI_COMMAND_MEMORY
)paren
suffix:semicolon
id|pci_write_config_word
c_func
(paren
id|pd
comma
id|PCI_COMMAND
comma
id|cmd
)paren
suffix:semicolon
id|nvidiafb_fix.mmio_start
op_assign
id|pci_resource_start
c_func
(paren
id|pd
comma
l_int|0
)paren
suffix:semicolon
id|nvidiafb_fix.smem_start
op_assign
id|pci_resource_start
c_func
(paren
id|pd
comma
l_int|1
)paren
suffix:semicolon
id|nvidiafb_fix.mmio_len
op_assign
id|pci_resource_len
c_func
(paren
id|pd
comma
l_int|0
)paren
suffix:semicolon
id|par-&gt;REGS
op_assign
id|ioremap
c_func
(paren
id|nvidiafb_fix.mmio_start
comma
id|nvidiafb_fix.mmio_len
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|par-&gt;REGS
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;cannot ioremap MMIO base&bslash;n&quot;
)paren
suffix:semicolon
r_goto
id|err_out_free_base0
suffix:semicolon
)brace
id|NVCommonSetup
c_func
(paren
id|info
)paren
suffix:semicolon
id|par-&gt;FbAddress
op_assign
id|nvidiafb_fix.smem_start
suffix:semicolon
id|par-&gt;FbMapSize
op_assign
id|par-&gt;RamAmountKBytes
op_star
l_int|1024
suffix:semicolon
id|par-&gt;FbUsableSize
op_assign
id|par-&gt;FbMapSize
op_minus
(paren
l_int|128
op_star
l_int|1024
)paren
suffix:semicolon
id|par-&gt;ScratchBufferSize
op_assign
(paren
id|par-&gt;Architecture
OL
id|NV_ARCH_10
)paren
ques
c_cond
l_int|8
op_star
l_int|1024
suffix:colon
l_int|16
op_star
l_int|1024
suffix:semicolon
id|par-&gt;ScratchBufferStart
op_assign
id|par-&gt;FbUsableSize
op_minus
id|par-&gt;ScratchBufferSize
suffix:semicolon
id|info-&gt;screen_base
op_assign
id|ioremap
c_func
(paren
id|nvidiafb_fix.smem_start
comma
id|par-&gt;FbMapSize
)paren
suffix:semicolon
id|nvidiafb_fix.smem_len
op_assign
id|par-&gt;FbUsableSize
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|info-&gt;screen_base
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;cannot ioremap FB base&bslash;n&quot;
)paren
suffix:semicolon
r_goto
id|err_out_free_base1
suffix:semicolon
)brace
id|par-&gt;FbStart
op_assign
id|info-&gt;screen_base
suffix:semicolon
macro_line|#ifdef CONFIG_MTRR
r_if
c_cond
(paren
op_logical_neg
id|nomtrr
)paren
(brace
id|par-&gt;mtrr.vram
op_assign
id|mtrr_add
c_func
(paren
id|nvidiafb_fix.smem_start
comma
id|par-&gt;FbMapSize
comma
id|MTRR_TYPE_WRCOMB
comma
l_int|1
)paren
suffix:semicolon
r_if
c_cond
(paren
id|par-&gt;mtrr.vram
OL
l_int|0
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;unable to setup MTRR&bslash;n&quot;
)paren
suffix:semicolon
)brace
r_else
(brace
id|par-&gt;mtrr.vram_valid
op_assign
l_int|1
suffix:semicolon
multiline_comment|/* let there be speed */
id|printk
c_func
(paren
id|KERN_INFO
id|PFX
l_string|&quot;MTRR set to ON&bslash;n&quot;
)paren
suffix:semicolon
)brace
)brace
macro_line|#endif&t;&t;&t;&t;/* CONFIG_MTRR */
id|info-&gt;fbops
op_assign
op_amp
id|nvidia_fb_ops
suffix:semicolon
id|info-&gt;fix
op_assign
id|nvidiafb_fix
suffix:semicolon
r_if
c_cond
(paren
id|nvidia_set_fbinfo
c_func
(paren
id|info
)paren
OL
l_int|0
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;error setting initial video mode&bslash;n&quot;
)paren
suffix:semicolon
r_goto
id|err_out_iounmap_fb
suffix:semicolon
)brace
id|nvidia_save_vga
c_func
(paren
id|par
comma
op_amp
id|par-&gt;SavedReg
)paren
suffix:semicolon
r_if
c_cond
(paren
id|register_framebuffer
c_func
(paren
id|info
)paren
OL
l_int|0
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
id|PFX
l_string|&quot;error registering nVidia framebuffer&bslash;n&quot;
)paren
suffix:semicolon
r_goto
id|err_out_iounmap_fb
suffix:semicolon
)brace
id|pci_set_drvdata
c_func
(paren
id|pd
comma
id|info
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_INFO
id|PFX
l_string|&quot;PCI nVidia %s framebuffer (%dMB @ 0x%lX)&bslash;n&quot;
comma
id|info-&gt;fix.id
comma
id|par-&gt;FbMapSize
op_div
(paren
l_int|1024
op_star
l_int|1024
)paren
comma
id|info-&gt;fix.smem_start
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_PMAC_BACKLIGHT
r_if
c_cond
(paren
id|par-&gt;FlatPanel
op_logical_and
id|_machine
op_eq
id|_MACH_Pmac
)paren
id|register_backlight_controller
c_func
(paren
op_amp
id|nvidia_backlight_controller
comma
id|par
comma
l_string|&quot;mnca&quot;
)paren
suffix:semicolon
macro_line|#endif
id|NVTRACE_LEAVE
c_func
(paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
id|err_out_iounmap_fb
suffix:colon
id|iounmap
c_func
(paren
id|info-&gt;screen_base
)paren
suffix:semicolon
id|err_out_free_base1
suffix:colon
id|fb_destroy_modedb
c_func
(paren
id|info-&gt;monspecs.modedb
)paren
suffix:semicolon
id|iounmap
c_func
(paren
id|par-&gt;REGS
)paren
suffix:semicolon
id|err_out_free_base0
suffix:colon
id|pci_release_regions
c_func
(paren
id|pd
)paren
suffix:semicolon
id|err_out_request
suffix:colon
id|pci_disable_device
c_func
(paren
id|pd
)paren
suffix:semicolon
id|err_out_enable
suffix:colon
id|kfree
c_func
(paren
id|info-&gt;pixmap.addr
)paren
suffix:semicolon
id|err_out_kfree
suffix:colon
id|framebuffer_release
c_func
(paren
id|info
)paren
suffix:semicolon
id|err_out
suffix:colon
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
DECL|function|nvidiafb_remove
r_static
r_void
id|__exit
id|nvidiafb_remove
c_func
(paren
r_struct
id|pci_dev
op_star
id|pd
)paren
(brace
r_struct
id|fb_info
op_star
id|info
op_assign
id|pci_get_drvdata
c_func
(paren
id|pd
)paren
suffix:semicolon
r_struct
id|nvidia_par
op_star
id|par
op_assign
id|info-&gt;par
suffix:semicolon
id|NVTRACE_ENTER
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|info
)paren
r_return
suffix:semicolon
id|unregister_framebuffer
c_func
(paren
id|info
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_MTRR
r_if
c_cond
(paren
id|par-&gt;mtrr.vram_valid
)paren
id|mtrr_del
c_func
(paren
id|par-&gt;mtrr.vram
comma
id|info-&gt;fix.smem_start
comma
id|info-&gt;fix.smem_len
)paren
suffix:semicolon
macro_line|#endif&t;&t;&t;&t;/* CONFIG_MTRR */
id|fb_destroy_modedb
c_func
(paren
id|info-&gt;monspecs.modedb
)paren
suffix:semicolon
id|iounmap
c_func
(paren
id|par-&gt;REGS
)paren
suffix:semicolon
id|iounmap
c_func
(paren
id|info-&gt;screen_base
)paren
suffix:semicolon
id|pci_release_regions
c_func
(paren
id|pd
)paren
suffix:semicolon
id|pci_disable_device
c_func
(paren
id|pd
)paren
suffix:semicolon
id|kfree
c_func
(paren
id|info-&gt;pixmap.addr
)paren
suffix:semicolon
id|framebuffer_release
c_func
(paren
id|info
)paren
suffix:semicolon
id|pci_set_drvdata
c_func
(paren
id|pd
comma
l_int|NULL
)paren
suffix:semicolon
id|NVTRACE_LEAVE
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/* ------------------------------------------------------------------------- *&n; *&n; * initialization&n; *&n; * ------------------------------------------------------------------------- */
macro_line|#ifndef MODULE
DECL|function|nvidiafb_setup
r_static
r_int
id|__init
id|nvidiafb_setup
c_func
(paren
r_char
op_star
id|options
)paren
(brace
r_char
op_star
id|this_opt
suffix:semicolon
id|NVTRACE_ENTER
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|options
op_logical_or
op_logical_neg
op_star
id|options
)paren
r_return
l_int|0
suffix:semicolon
r_while
c_loop
(paren
(paren
id|this_opt
op_assign
id|strsep
c_func
(paren
op_amp
id|options
comma
l_string|&quot;,&quot;
)paren
)paren
op_ne
l_int|NULL
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|strncmp
c_func
(paren
id|this_opt
comma
l_string|&quot;forceCRTC&quot;
comma
l_int|9
)paren
)paren
(brace
r_char
op_star
id|p
suffix:semicolon
id|p
op_assign
id|this_opt
op_plus
l_int|9
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
op_star
id|p
op_logical_or
op_logical_neg
op_star
(paren
op_increment
id|p
)paren
)paren
r_continue
suffix:semicolon
id|forceCRTC
op_assign
op_star
id|p
op_minus
l_char|&squot;0&squot;
suffix:semicolon
r_if
c_cond
(paren
id|forceCRTC
template_param
l_int|1
)paren
id|forceCRTC
op_assign
op_minus
l_int|1
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
op_logical_neg
id|strncmp
c_func
(paren
id|this_opt
comma
l_string|&quot;flatpanel&quot;
comma
l_int|9
)paren
)paren
(brace
id|flatpanel
op_assign
l_int|1
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
op_logical_neg
id|strncmp
c_func
(paren
id|this_opt
comma
l_string|&quot;hwcur&quot;
comma
l_int|5
)paren
)paren
(brace
id|hwcur
op_assign
l_int|1
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
op_logical_neg
id|strncmp
c_func
(paren
id|this_opt
comma
l_string|&quot;noaccel&quot;
comma
l_int|6
)paren
)paren
(brace
id|noaccel
op_assign
l_int|1
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
op_logical_neg
id|strncmp
c_func
(paren
id|this_opt
comma
l_string|&quot;noscale&quot;
comma
l_int|7
)paren
)paren
(brace
id|noscale
op_assign
l_int|1
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
op_logical_neg
id|strncmp
c_func
(paren
id|this_opt
comma
l_string|&quot;paneltweak:&quot;
comma
l_int|11
)paren
)paren
(brace
id|paneltweak
op_assign
id|simple_strtoul
c_func
(paren
id|this_opt
op_plus
l_int|11
comma
l_int|NULL
comma
l_int|0
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_MTRR
)brace
r_else
r_if
c_cond
(paren
op_logical_neg
id|strncmp
c_func
(paren
id|this_opt
comma
l_string|&quot;nomtrr&quot;
comma
l_int|6
)paren
)paren
(brace
id|nomtrr
op_assign
l_int|1
suffix:semicolon
macro_line|#endif
)brace
r_else
id|mode_option
op_assign
id|this_opt
suffix:semicolon
)brace
id|NVTRACE_LEAVE
c_func
(paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#endif&t;&t;&t;&t;/* !MODULE */
DECL|variable|nvidiafb_driver
r_static
r_struct
id|pci_driver
id|nvidiafb_driver
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;nvidiafb&quot;
comma
dot
id|id_table
op_assign
id|nvidiafb_pci_tbl
comma
dot
id|probe
op_assign
id|nvidiafb_probe
comma
dot
id|remove
op_assign
id|__exit_p
c_func
(paren
id|nvidiafb_remove
)paren
comma
)brace
suffix:semicolon
multiline_comment|/* ------------------------------------------------------------------------- *&n; *&n; * modularization&n; *&n; * ------------------------------------------------------------------------- */
DECL|function|nvidiafb_init
r_static
r_int
id|__devinit
id|nvidiafb_init
c_func
(paren
r_void
)paren
(brace
macro_line|#ifndef MODULE
r_char
op_star
id|option
op_assign
l_int|NULL
suffix:semicolon
r_if
c_cond
(paren
id|fb_get_options
c_func
(paren
l_string|&quot;nvidiafb&quot;
comma
op_amp
id|option
)paren
)paren
r_return
op_minus
id|ENODEV
suffix:semicolon
id|nvidiafb_setup
c_func
(paren
id|option
)paren
suffix:semicolon
macro_line|#endif
r_return
id|pci_register_driver
c_func
(paren
op_amp
id|nvidiafb_driver
)paren
suffix:semicolon
)brace
DECL|variable|nvidiafb_init
id|module_init
c_func
(paren
id|nvidiafb_init
)paren
suffix:semicolon
macro_line|#ifdef MODULE
DECL|function|nvidiafb_exit
r_static
r_void
id|__exit
id|nvidiafb_exit
c_func
(paren
r_void
)paren
(brace
id|pci_unregister_driver
c_func
(paren
op_amp
id|nvidiafb_driver
)paren
suffix:semicolon
)brace
DECL|variable|nvidiafb_exit
id|module_exit
c_func
(paren
id|nvidiafb_exit
)paren
suffix:semicolon
id|module_param
c_func
(paren
id|flatpanel
comma
r_int
comma
l_int|0
)paren
suffix:semicolon
id|MODULE_PARM_DESC
c_func
(paren
id|flatpanel
comma
l_string|&quot;Enables experimental flat panel support for some chipsets. &quot;
l_string|&quot;(0 or 1=enabled) (default=0)&quot;
)paren
suffix:semicolon
id|module_param
c_func
(paren
id|hwcur
comma
r_int
comma
l_int|0
)paren
suffix:semicolon
id|MODULE_PARM_DESC
c_func
(paren
id|hwcur
comma
l_string|&quot;Enables hardware cursor implementation. (0 or 1=enabled) &quot;
l_string|&quot;(default=0)&quot;
)paren
suffix:semicolon
id|module_param
c_func
(paren
id|noaccel
comma
r_int
comma
l_int|0
)paren
suffix:semicolon
id|MODULE_PARM_DESC
c_func
(paren
id|noaccel
comma
l_string|&quot;Disables hardware acceleration. (0 or 1=disable) &quot;
l_string|&quot;(default=0)&quot;
)paren
suffix:semicolon
id|module_param
c_func
(paren
id|noscale
comma
r_int
comma
l_int|0
)paren
suffix:semicolon
id|MODULE_PARM_DESC
c_func
(paren
id|noscale
comma
l_string|&quot;Disables screen scaleing. (0 or 1=disable) &quot;
l_string|&quot;(default=0, do scaling)&quot;
)paren
suffix:semicolon
id|module_param
c_func
(paren
id|paneltweak
comma
r_int
comma
l_int|0
)paren
suffix:semicolon
id|MODULE_PARM_DESC
c_func
(paren
id|paneltweak
comma
l_string|&quot;Tweak display settings for flatpanels. &quot;
l_string|&quot;(default=0, no tweaks)&quot;
)paren
suffix:semicolon
id|module_param
c_func
(paren
id|forceCRTC
comma
r_int
comma
l_int|0
)paren
suffix:semicolon
id|MODULE_PARM_DESC
c_func
(paren
id|forceCRTC
comma
l_string|&quot;Forces usage of a particular CRTC in case autodetection &quot;
l_string|&quot;fails. (0 or 1) (default=autodetect)&quot;
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_MTRR
id|module_param
c_func
(paren
id|nomtrr
comma
r_bool
comma
l_int|0
)paren
suffix:semicolon
id|MODULE_PARM_DESC
c_func
(paren
id|nomtrr
comma
l_string|&quot;Disables MTRR support (0 or 1=disabled) &quot;
l_string|&quot;(default=0)&quot;
)paren
suffix:semicolon
macro_line|#endif
id|MODULE_AUTHOR
c_func
(paren
l_string|&quot;Antonino Daplas&quot;
)paren
suffix:semicolon
id|MODULE_DESCRIPTION
c_func
(paren
l_string|&quot;Framebuffer driver for nVidia graphics chipset&quot;
)paren
suffix:semicolon
id|MODULE_LICENSE
c_func
(paren
l_string|&quot;GPL&quot;
)paren
suffix:semicolon
macro_line|#endif&t;&t;&t;&t;/* MODULE */
eof
