0.6
2018.3
Dec  7 2018
00:33:28
D:/University/VHDL/decoder/decoder.sim/sim_1/synth/timing/xsim/tb_decoder_4_16_time_synth.v,1740069741,verilog,,,,decoder_4_16;glbl,,,,,,,,
D:/University/VHDL/decoder/decoder.srcs/sim_1/new/SIM_decoder_4_16.vhd,1740069360,vhdl,,,,tb_decoder_4_16,,,,,,,,
