0.6
2019.2
Nov  6 2019
21:57:16
E:/College/Verilog_practice/encoder_4to2/encoder_4to2.sim/sim_1/synth/timing/xsim/encoder_4to2_time_synth.v,1752137268,verilog,,,,encoder_4to2;glbl,,,,,,,,
