\hypertarget{struct_g_p_i_o___type_def}{}\section{G\+P\+I\+O\+\_\+\+Type\+Def Struct Reference}
\label{struct_g_p_i_o___type_def}\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}


General Purpose I/O.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}{M\+O\+D\+ER}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}{O\+T\+Y\+P\+ER}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}{O\+S\+P\+E\+E\+DR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}{P\+U\+P\+DR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}{I\+DR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}{O\+DR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_g_p_i_o___type_def_ad2528bbb921532be8116534651b1faee}{B\+S\+R\+RL}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_g_p_i_o___type_def_ad4b5f8bc936e26e3980686d2aba9d882}{B\+S\+R\+RH}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}{L\+C\+KR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_g_p_i_o___type_def_a2245603433e102f0fd8a85f7de020755}{A\+FR} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
General Purpose I/O. 

\subsection{Member Data Documentation}
\index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!A\+FR@{A\+FR}}
\index{A\+FR@{A\+FR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+FR}{AFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+A\+FR\mbox{[}2\mbox{]}}\hypertarget{struct_g_p_i_o___type_def_a2245603433e102f0fd8a85f7de020755}{}\label{struct_g_p_i_o___type_def_a2245603433e102f0fd8a85f7de020755}
G\+P\+IO alternate function registers, Address offset\+: 0x20-\/0x24 \index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!B\+S\+R\+RH@{B\+S\+R\+RH}}
\index{B\+S\+R\+RH@{B\+S\+R\+RH}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+S\+R\+RH}{BSRRH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+B\+S\+R\+RH}\hypertarget{struct_g_p_i_o___type_def_ad4b5f8bc936e26e3980686d2aba9d882}{}\label{struct_g_p_i_o___type_def_ad4b5f8bc936e26e3980686d2aba9d882}
G\+P\+IO port bit set/reset high register, Address offset\+: 0x1A \index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!B\+S\+R\+RL@{B\+S\+R\+RL}}
\index{B\+S\+R\+RL@{B\+S\+R\+RL}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+S\+R\+RL}{BSRRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+B\+S\+R\+RL}\hypertarget{struct_g_p_i_o___type_def_ad2528bbb921532be8116534651b1faee}{}\label{struct_g_p_i_o___type_def_ad2528bbb921532be8116534651b1faee}
G\+P\+IO port bit set/reset low register, Address offset\+: 0x18 \index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!I\+DR@{I\+DR}}
\index{I\+DR@{I\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+DR}{IDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+I\+DR}\hypertarget{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}{}\label{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}
G\+P\+IO port input data register, Address offset\+: 0x10 \index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!L\+C\+KR@{L\+C\+KR}}
\index{L\+C\+KR@{L\+C\+KR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+C\+KR}{LCKR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+L\+C\+KR}\hypertarget{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}{}\label{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}
G\+P\+IO port configuration lock register, Address offset\+: 0x1C \index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!M\+O\+D\+ER@{M\+O\+D\+ER}}
\index{M\+O\+D\+ER@{M\+O\+D\+ER}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{M\+O\+D\+ER}{MODER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+M\+O\+D\+ER}\hypertarget{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}{}\label{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}
G\+P\+IO port mode register, Address offset\+: 0x00 \index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!O\+DR@{O\+DR}}
\index{O\+DR@{O\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+DR}{ODR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+O\+DR}\hypertarget{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}{}\label{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}
G\+P\+IO port output data register, Address offset\+: 0x14 \index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!O\+S\+P\+E\+E\+DR@{O\+S\+P\+E\+E\+DR}}
\index{O\+S\+P\+E\+E\+DR@{O\+S\+P\+E\+E\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+S\+P\+E\+E\+DR}{OSPEEDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+O\+S\+P\+E\+E\+DR}\hypertarget{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}{}\label{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}
G\+P\+IO port output speed register, Address offset\+: 0x08 \index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!O\+T\+Y\+P\+ER@{O\+T\+Y\+P\+ER}}
\index{O\+T\+Y\+P\+ER@{O\+T\+Y\+P\+ER}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+T\+Y\+P\+ER}{OTYPER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+O\+T\+Y\+P\+ER}\hypertarget{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}{}\label{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}
G\+P\+IO port output type register, Address offset\+: 0x04 \index{G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}!P\+U\+P\+DR@{P\+U\+P\+DR}}
\index{P\+U\+P\+DR@{P\+U\+P\+DR}!G\+P\+I\+O\+\_\+\+Type\+Def@{G\+P\+I\+O\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+U\+P\+DR}{PUPDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+Def\+::\+P\+U\+P\+DR}\hypertarget{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}{}\label{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}
G\+P\+IO port pull-\/up/pull-\/down register, Address offset\+: 0x0C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
