Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 20:04:21 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_22/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0                  719        0.020        0.000                      0                  719        1.841        0.000                       0                   720  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.116}        4.233           236.239         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.067        0.000                      0                  719        0.020        0.000                      0                  719        1.841        0.000                       0                   720  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 demux/sel_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.116ns period=4.233ns})
  Destination:            demux/sel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.116ns period=4.233ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.233ns  (vclock rise@4.233ns - vclock rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.843ns (44.657%)  route 2.284ns (55.343%))
  Logic Levels:           17  (CARRY8=10 LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 5.987 - 4.233 ) 
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.241ns (routing 0.171ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=719, routed)         1.241     2.202    demux/CLK
    SLICE_X115Y485       FDSE                                         r  demux/sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y485       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.281 r  demux/sel_reg[4]/Q
                         net (fo=26, routed)          0.255     2.536    demux/sel[4]
    SLICE_X115Y482       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     2.680 r  demux/sel_reg[8]_i_6/O[4]
                         net (fo=36, routed)          0.312     2.992    p_1_in[5]
    SLICE_X115Y480       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.141 r  sel[8]_i_240/O
                         net (fo=1, routed)           0.008     3.149    demux/sel[8]_i_196[2]
    SLICE_X115Y480       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.264 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, routed)           0.026     3.290    demux/sel_reg[8]_i_200_n_0
    SLICE_X115Y481       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.367 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=31, routed)          0.331     3.698    demux_n_9
    SLICE_X114Y479       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.764 r  sel[8]_i_139/O
                         net (fo=2, routed)           0.094     3.858    sel[8]_i_139_n_0
    SLICE_X114Y480       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     3.947 r  sel[8]_i_146/O
                         net (fo=1, routed)           0.009     3.956    demux/sel[8]_i_73_0[2]
    SLICE_X114Y480       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.110 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.136    demux/sel_reg[8]_i_81_n_0
    SLICE_X114Y481       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.212 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.246     4.458    demux_n_89
    SLICE_X113Y483       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.038     4.496 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.089     4.585    sel[8]_i_32_n_0
    SLICE_X113Y481       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     4.636 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.022     4.658    demux/sel[8]_i_25_0[5]
    SLICE_X113Y481       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.817 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     4.843    demux/sel_reg[8]_i_19_n_0
    SLICE_X113Y482       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.899 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.327     5.226    demux_n_104
    SLICE_X113Y484       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.360 r  sel_reg[8]_i_18/O[2]
                         net (fo=1, routed)           0.170     5.530    sel_reg[8]_i_18_n_13
    SLICE_X114Y483       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.627 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.011     5.638    demux/sel_reg[0]_10[4]
    SLICE_X114Y483       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.793 r  demux/sel_reg[8]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.819    demux/sel_reg[8]_i_3_n_0
    SLICE_X114Y484       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.875 r  demux/sel_reg[8]_i_4/O[0]
                         net (fo=6, routed)           0.255     6.130    demux/sel_reg[8]_i_4_n_15
    SLICE_X115Y484       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.278 r  demux/sel[5]_i_1/O
                         net (fo=1, routed)           0.051     6.329    demux/sel20_in[5]
    SLICE_X115Y484       FDRE                                         r  demux/sel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.233     4.233 r  
    AR14                                              0.000     4.233 r  clk (IN)
                         net (fo=0)                   0.000     4.233    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.592 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.592    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.592 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.879    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.903 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=719, routed)         1.084     5.987    demux/CLK
    SLICE_X115Y484       FDRE                                         r  demux/sel_reg[5]/C
                         clock pessimism              0.419     6.407    
                         clock uncertainty           -0.035     6.371    
    SLICE_X115Y484       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.396    demux/sel_reg[5]
  -------------------------------------------------------------------
                         required time                          6.396    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 demux/genblk1[145].z_reg[145][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.116ns period=4.233ns})
  Destination:            genblk1[145].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.116ns period=4.233ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.385ns
    Source Clock Delay      (SCD):    1.066ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Net Delay (Source):      0.661ns (routing 0.096ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.755ns (routing 0.108ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.244     0.244 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.244    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.244 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.388    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=719, routed)         0.661     1.066    demux/CLK
    SLICE_X115Y463       FDRE                                         r  demux/genblk1[145].z_reg[145][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y463       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.105 r  demux/genblk1[145].z_reg[145][5]/Q
                         net (fo=1, routed)           0.034     1.139    genblk1[145].reg_in/D[5]
    SLICE_X115Y463       FDRE                                         r  genblk1[145].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.430     0.430 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.430    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.611    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.630 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=719, routed)         0.755     1.385    genblk1[145].reg_in/CLK
    SLICE_X115Y463       FDRE                                         r  genblk1[145].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.313     1.072    
    SLICE_X115Y463       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.119    genblk1[145].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.116 }
Period(ns):         4.233
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.233       2.943      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.116       1.841      SLICE_X124Y485  genblk1[316].reg_in/reg_out_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.116       1.841      SLICE_X114Y468  demux/genblk1[230].z_reg[230][0]/C



