{"vcs1":{"timestamp_begin":1684269671.259509674, "rt":1.44, "ut":0.53, "st":0.22}}
{"vcselab":{"timestamp_begin":1684269672.794233590, "rt":1.35, "ut":0.53, "st":0.19}}
{"link":{"timestamp_begin":1684269674.223622922, "rt":0.50, "ut":0.26, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684269670.574889974}
{"VCS_COMP_START_TIME": 1684269670.574889974}
{"VCS_COMP_END_TIME": 1684269676.342083878}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330888}}
{"stitch_vcselab": {"peak_mem": 220924}}
