
m13_iot_ping.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00023324  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000046a0  08023528  08023528  00024528  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08027bc8  08027bc8  00029348  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08027bc8  08027bc8  00028bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08027bd0  08027bd0  00029348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08027bd0  08027bd0  00028bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08027bd4  08027bd4  00028bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  08027bd8  00029000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000208  08027de0  00029208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002a8  08027e80  000292a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000687e4  20000348  08027f20  00029348  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20068b2c  08027f20  00029b2c  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00029348  2**0
                  CONTENTS, READONLY
 14 .debug_info   000430df  00000000  00000000  00029376  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00009d16  00000000  00000000  0006c455  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002db8  00000000  00000000  00076170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000248a  00000000  00000000  00078f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000405ef  00000000  00000000  0007b3b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0004b265  00000000  00000000  000bb9a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001317d0  00000000  00000000  00106c06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  002383d6  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000d59c  00000000  00000000  0023841c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 000000b7  00000000  00000000  002459b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000348 	.word	0x20000348
 800021c:	00000000 	.word	0x00000000
 8000220:	0802350c 	.word	0x0802350c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000034c 	.word	0x2000034c
 800023c:	0802350c 	.word	0x0802350c

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr
	...

08000260 <memchr>:
 8000260:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000264:	2a10      	cmp	r2, #16
 8000266:	db2b      	blt.n	80002c0 <memchr+0x60>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	d008      	beq.n	8000280 <memchr+0x20>
 800026e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000272:	3a01      	subs	r2, #1
 8000274:	428b      	cmp	r3, r1
 8000276:	d02d      	beq.n	80002d4 <memchr+0x74>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	b342      	cbz	r2, 80002d0 <memchr+0x70>
 800027e:	d1f6      	bne.n	800026e <memchr+0xe>
 8000280:	b4f0      	push	{r4, r5, r6, r7}
 8000282:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000286:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800028a:	f022 0407 	bic.w	r4, r2, #7
 800028e:	f07f 0700 	mvns.w	r7, #0
 8000292:	2300      	movs	r3, #0
 8000294:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000298:	3c08      	subs	r4, #8
 800029a:	ea85 0501 	eor.w	r5, r5, r1
 800029e:	ea86 0601 	eor.w	r6, r6, r1
 80002a2:	fa85 f547 	uadd8	r5, r5, r7
 80002a6:	faa3 f587 	sel	r5, r3, r7
 80002aa:	fa86 f647 	uadd8	r6, r6, r7
 80002ae:	faa5 f687 	sel	r6, r5, r7
 80002b2:	b98e      	cbnz	r6, 80002d8 <memchr+0x78>
 80002b4:	d1ee      	bne.n	8000294 <memchr+0x34>
 80002b6:	bcf0      	pop	{r4, r5, r6, r7}
 80002b8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002bc:	f002 0207 	and.w	r2, r2, #7
 80002c0:	b132      	cbz	r2, 80002d0 <memchr+0x70>
 80002c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c6:	3a01      	subs	r2, #1
 80002c8:	ea83 0301 	eor.w	r3, r3, r1
 80002cc:	b113      	cbz	r3, 80002d4 <memchr+0x74>
 80002ce:	d1f8      	bne.n	80002c2 <memchr+0x62>
 80002d0:	2000      	movs	r0, #0
 80002d2:	4770      	bx	lr
 80002d4:	3801      	subs	r0, #1
 80002d6:	4770      	bx	lr
 80002d8:	2d00      	cmp	r5, #0
 80002da:	bf06      	itte	eq
 80002dc:	4635      	moveq	r5, r6
 80002de:	3803      	subeq	r0, #3
 80002e0:	3807      	subne	r0, #7
 80002e2:	f015 0f01 	tst.w	r5, #1
 80002e6:	d107      	bne.n	80002f8 <memchr+0x98>
 80002e8:	3001      	adds	r0, #1
 80002ea:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ee:	bf02      	ittt	eq
 80002f0:	3001      	addeq	r0, #1
 80002f2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002f6:	3001      	addeq	r0, #1
 80002f8:	bcf0      	pop	{r4, r5, r6, r7}
 80002fa:	3801      	subs	r0, #1
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop

08000300 <strlen>:
 8000300:	4603      	mov	r3, r0
 8000302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000306:	2a00      	cmp	r2, #0
 8000308:	d1fb      	bne.n	8000302 <strlen+0x2>
 800030a:	1a18      	subs	r0, r3, r0
 800030c:	3801      	subs	r0, #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	@ 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_ldivmod>:
 8000688:	b97b      	cbnz	r3, 80006aa <__aeabi_ldivmod+0x22>
 800068a:	b972      	cbnz	r2, 80006aa <__aeabi_ldivmod+0x22>
 800068c:	2900      	cmp	r1, #0
 800068e:	bfbe      	ittt	lt
 8000690:	2000      	movlt	r0, #0
 8000692:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000696:	e006      	blt.n	80006a6 <__aeabi_ldivmod+0x1e>
 8000698:	bf08      	it	eq
 800069a:	2800      	cmpeq	r0, #0
 800069c:	bf1c      	itt	ne
 800069e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80006a2:	f04f 30ff 	movne.w	r0, #4294967295
 80006a6:	f000 ba0b 	b.w	8000ac0 <__aeabi_idiv0>
 80006aa:	f1ad 0c08 	sub.w	ip, sp, #8
 80006ae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006b2:	2900      	cmp	r1, #0
 80006b4:	db09      	blt.n	80006ca <__aeabi_ldivmod+0x42>
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	db1a      	blt.n	80006f0 <__aeabi_ldivmod+0x68>
 80006ba:	f000 f885 	bl	80007c8 <__udivmoddi4>
 80006be:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006c6:	b004      	add	sp, #16
 80006c8:	4770      	bx	lr
 80006ca:	4240      	negs	r0, r0
 80006cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	db1b      	blt.n	800070c <__aeabi_ldivmod+0x84>
 80006d4:	f000 f878 	bl	80007c8 <__udivmoddi4>
 80006d8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006e0:	b004      	add	sp, #16
 80006e2:	4240      	negs	r0, r0
 80006e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e8:	4252      	negs	r2, r2
 80006ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006ee:	4770      	bx	lr
 80006f0:	4252      	negs	r2, r2
 80006f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006f6:	f000 f867 	bl	80007c8 <__udivmoddi4>
 80006fa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000702:	b004      	add	sp, #16
 8000704:	4240      	negs	r0, r0
 8000706:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800070a:	4770      	bx	lr
 800070c:	4252      	negs	r2, r2
 800070e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000712:	f000 f859 	bl	80007c8 <__udivmoddi4>
 8000716:	f8dd e004 	ldr.w	lr, [sp, #4]
 800071a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800071e:	b004      	add	sp, #16
 8000720:	4252      	negs	r2, r2
 8000722:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000726:	4770      	bx	lr

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <StartADCTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartADCTask */
void StartADCTask(void const * argument)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b09c      	sub	sp, #112	@ 0x70
 8000ac8:	af0a      	add	r7, sp, #40	@ 0x28
 8000aca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartADCTask */
	// Attendre que le MasterTask donne l'autorisation (tu utilises déjà SemaphoreMasterHandle)
	  osSemaphoreWait(SemaphoreMasterHandle, osWaitForever);
 8000acc:	4ba7      	ldr	r3, [pc, #668]	@ (8000d6c <StartADCTask+0x2a8>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f00a ff3b 	bl	800b950 <osSemaphoreWait>

	  uint32_t sumX = 0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	647b      	str	r3, [r7, #68]	@ 0x44
	  uint32_t sumY = 0;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	643b      	str	r3, [r7, #64]	@ 0x40
	  uint32_t sumZ = 0;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	63fb      	str	r3, [r7, #60]	@ 0x3c

	  if (HAL_TIM_Base_Start(&htim2) != HAL_OK)
 8000ae6:	48a2      	ldr	r0, [pc, #648]	@ (8000d70 <StartADCTask+0x2ac>)
 8000ae8:	f008 fce8 	bl	80094bc <HAL_TIM_Base_Start>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d006      	beq.n	8000b00 <StartADCTask+0x3c>
	  	{
	  	    log_message("ERROR: TIM2 start failed!\r\n");
 8000af2:	48a0      	ldr	r0, [pc, #640]	@ (8000d74 <StartADCTask+0x2b0>)
 8000af4:	f000 fb82 	bl	80011fc <log_message>
	  	    vTaskDelete(NULL);
 8000af8:	2000      	movs	r0, #0
 8000afa:	f00c fb5d 	bl	800d1b8 <vTaskDelete>
 8000afe:	e002      	b.n	8000b06 <StartADCTask+0x42>
	  	}
	  	else
	  	{
	  	    log_message("TIM2 started.\r\n");
 8000b00:	489d      	ldr	r0, [pc, #628]	@ (8000d78 <StartADCTask+0x2b4>)
 8000b02:	f000 fb7b 	bl	80011fc <log_message>
	  	}
	  // Démarrer le timer si tu veux trig ADC par timer (ici on lance en mode software continous DMA)
	  // Démarrer ADC en DMA (circular)
	  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN) != HAL_OK)
 8000b06:	22c0      	movs	r2, #192	@ 0xc0
 8000b08:	499c      	ldr	r1, [pc, #624]	@ (8000d7c <StartADCTask+0x2b8>)
 8000b0a:	489d      	ldr	r0, [pc, #628]	@ (8000d80 <StartADCTask+0x2bc>)
 8000b0c:	f002 fe20 	bl	8003750 <HAL_ADC_Start_DMA>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d006      	beq.n	8000b24 <StartADCTask+0x60>
	  {
	    log_message("ADC DMA start failed!\r\n");
 8000b16:	489b      	ldr	r0, [pc, #620]	@ (8000d84 <StartADCTask+0x2c0>)
 8000b18:	f000 fb70 	bl	80011fc <log_message>
	    vTaskDelete(NULL);
 8000b1c:	2000      	movs	r0, #0
 8000b1e:	f00c fb4b 	bl	800d1b8 <vTaskDelete>
 8000b22:	e003      	b.n	8000b2c <StartADCTask+0x68>
	  }
	  else
	  {
	    log_message("ADC DMA started (len=%d)\r\n", ADC_BUF_LEN);
 8000b24:	21c0      	movs	r1, #192	@ 0xc0
 8000b26:	4898      	ldr	r0, [pc, #608]	@ (8000d88 <StartADCTask+0x2c4>)
 8000b28:	f000 fb68 	bl	80011fc <log_message>

	  for(;;)
	  {
		  //if (osSemaphoreWait(adcSemaphoreHandle, 1000) == osOK)
		  //{
		  	  sumX=sumY=sumZ=0;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000b30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b32:	643b      	str	r3, [r7, #64]	@ 0x40
 8000b34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b36:	647b      	str	r3, [r7, #68]	@ 0x44
			  for (uint32_t i = 0; i < SAMPLES; i++)
 8000b38:	2300      	movs	r3, #0
 8000b3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000b3c:	e025      	b.n	8000b8a <StartADCTask+0xc6>
			  {
			     sumX += adc_buf[i * 3 + 0];
 8000b3e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000b40:	4613      	mov	r3, r2
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	4413      	add	r3, r2
 8000b46:	4a8d      	ldr	r2, [pc, #564]	@ (8000d7c <StartADCTask+0x2b8>)
 8000b48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000b50:	4413      	add	r3, r2
 8000b52:	647b      	str	r3, [r7, #68]	@ 0x44
			     sumY += adc_buf[i * 3 + 1];
 8000b54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000b56:	4613      	mov	r3, r2
 8000b58:	005b      	lsls	r3, r3, #1
 8000b5a:	4413      	add	r3, r2
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	4a87      	ldr	r2, [pc, #540]	@ (8000d7c <StartADCTask+0x2b8>)
 8000b60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b64:	461a      	mov	r2, r3
 8000b66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b68:	4413      	add	r3, r2
 8000b6a:	643b      	str	r3, [r7, #64]	@ 0x40
			     sumZ += adc_buf[i * 3 + 2];
 8000b6c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000b6e:	4613      	mov	r3, r2
 8000b70:	005b      	lsls	r3, r3, #1
 8000b72:	4413      	add	r3, r2
 8000b74:	3302      	adds	r3, #2
 8000b76:	4a81      	ldr	r2, [pc, #516]	@ (8000d7c <StartADCTask+0x2b8>)
 8000b78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b80:	4413      	add	r3, r2
 8000b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
			  for (uint32_t i = 0; i < SAMPLES; i++)
 8000b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b86:	3301      	adds	r3, #1
 8000b88:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b8c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000b8e:	d9d6      	bls.n	8000b3e <StartADCTask+0x7a>
			  }
		      // 1) Moyenne des 64 échantillons DMA
		      float avgX = sumX / (float)SAMPLES;
 8000b90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000b92:	ee07 3a90 	vmov	s15, r3
 8000b96:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b9a:	eddf 6a7c 	vldr	s13, [pc, #496]	@ 8000d8c <StartADCTask+0x2c8>
 8000b9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ba2:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		      float avgY = sumY / (float)SAMPLES;
 8000ba6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ba8:	ee07 3a90 	vmov	s15, r3
 8000bac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000bb0:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8000d8c <StartADCTask+0x2c8>
 8000bb4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bb8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		      float avgZ = sumZ / (float)SAMPLES;
 8000bbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000bbe:	ee07 3a90 	vmov	s15, r3
 8000bc2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000bc6:	eddf 6a71 	vldr	s13, [pc, #452]	@ 8000d8c <StartADCTask+0x2c8>
 8000bca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bce:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		      // Conversion -> tensions -> acceleration
		     /* float ax = (3.3f * avgX / 4095.0f) - 1.65f;  // centrage
		      float ay = (3.3f * avgY / 4095.0f) - 1.65f;
		      float az = (3.3f * avgZ / 4095.0f) - 1.65f;*/
		      float ax =avgX;
 8000bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
		      float ay = avgY;
 8000bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000bd8:	627b      	str	r3, [r7, #36]	@ 0x24
		      float az = avgZ;
 8000bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bdc:	623b      	str	r3, [r7, #32]

		      // --------------------------------------------------------
		      // 2) MOYENNE GLISSANTE
		      // --------------------------------------------------------
		      maX = movingAverage(maX, ax);
 8000bde:	4b6c      	ldr	r3, [pc, #432]	@ (8000d90 <StartADCTask+0x2cc>)
 8000be0:	edd3 7a00 	vldr	s15, [r3]
 8000be4:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 8000be8:	eeb0 0a67 	vmov.f32	s0, s15
 8000bec:	f000 fc38 	bl	8001460 <movingAverage>
 8000bf0:	eef0 7a40 	vmov.f32	s15, s0
 8000bf4:	4b66      	ldr	r3, [pc, #408]	@ (8000d90 <StartADCTask+0x2cc>)
 8000bf6:	edc3 7a00 	vstr	s15, [r3]
		      maY = movingAverage(maY, ay);
 8000bfa:	4b66      	ldr	r3, [pc, #408]	@ (8000d94 <StartADCTask+0x2d0>)
 8000bfc:	edd3 7a00 	vldr	s15, [r3]
 8000c00:	edd7 0a09 	vldr	s1, [r7, #36]	@ 0x24
 8000c04:	eeb0 0a67 	vmov.f32	s0, s15
 8000c08:	f000 fc2a 	bl	8001460 <movingAverage>
 8000c0c:	eef0 7a40 	vmov.f32	s15, s0
 8000c10:	4b60      	ldr	r3, [pc, #384]	@ (8000d94 <StartADCTask+0x2d0>)
 8000c12:	edc3 7a00 	vstr	s15, [r3]
		      maZ = movingAverage(maZ, az);
 8000c16:	4b60      	ldr	r3, [pc, #384]	@ (8000d98 <StartADCTask+0x2d4>)
 8000c18:	edd3 7a00 	vldr	s15, [r3]
 8000c1c:	edd7 0a08 	vldr	s1, [r7, #32]
 8000c20:	eeb0 0a67 	vmov.f32	s0, s15
 8000c24:	f000 fc1c 	bl	8001460 <movingAverage>
 8000c28:	eef0 7a40 	vmov.f32	s15, s0
 8000c2c:	4b5a      	ldr	r3, [pc, #360]	@ (8000d98 <StartADCTask+0x2d4>)
 8000c2e:	edc3 7a00 	vstr	s15, [r3]

		      // --------------------------------------------------------
		      // 3) RMS SUR 1 SECONDE (100 échantillons)
		      // --------------------------------------------------------
		      rmsBufX[rmsIndex] = ax;
 8000c32:	4b5a      	ldr	r3, [pc, #360]	@ (8000d9c <StartADCTask+0x2d8>)
 8000c34:	881b      	ldrh	r3, [r3, #0]
 8000c36:	4a5a      	ldr	r2, [pc, #360]	@ (8000da0 <StartADCTask+0x2dc>)
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	4413      	add	r3, r2
 8000c3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c3e:	601a      	str	r2, [r3, #0]
		      rmsBufY[rmsIndex] = ay;
 8000c40:	4b56      	ldr	r3, [pc, #344]	@ (8000d9c <StartADCTask+0x2d8>)
 8000c42:	881b      	ldrh	r3, [r3, #0]
 8000c44:	4a57      	ldr	r2, [pc, #348]	@ (8000da4 <StartADCTask+0x2e0>)
 8000c46:	009b      	lsls	r3, r3, #2
 8000c48:	4413      	add	r3, r2
 8000c4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c4c:	601a      	str	r2, [r3, #0]
		      rmsBufZ[rmsIndex] = az;
 8000c4e:	4b53      	ldr	r3, [pc, #332]	@ (8000d9c <StartADCTask+0x2d8>)
 8000c50:	881b      	ldrh	r3, [r3, #0]
 8000c52:	4a55      	ldr	r2, [pc, #340]	@ (8000da8 <StartADCTask+0x2e4>)
 8000c54:	009b      	lsls	r3, r3, #2
 8000c56:	4413      	add	r3, r2
 8000c58:	6a3a      	ldr	r2, [r7, #32]
 8000c5a:	601a      	str	r2, [r3, #0]

		      rmsIndex++;
 8000c5c:	4b4f      	ldr	r3, [pc, #316]	@ (8000d9c <StartADCTask+0x2d8>)
 8000c5e:	881b      	ldrh	r3, [r3, #0]
 8000c60:	3301      	adds	r3, #1
 8000c62:	b29a      	uxth	r2, r3
 8000c64:	4b4d      	ldr	r3, [pc, #308]	@ (8000d9c <StartADCTask+0x2d8>)
 8000c66:	801a      	strh	r2, [r3, #0]
		      if (rmsIndex >= RMS_WINDOW)
 8000c68:	4b4c      	ldr	r3, [pc, #304]	@ (8000d9c <StartADCTask+0x2d8>)
 8000c6a:	881b      	ldrh	r3, [r3, #0]
 8000c6c:	2b63      	cmp	r3, #99	@ 0x63
 8000c6e:	d905      	bls.n	8000c7c <StartADCTask+0x1b8>
		      {
		          rmsIndex = 0;
 8000c70:	4b4a      	ldr	r3, [pc, #296]	@ (8000d9c <StartADCTask+0x2d8>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	801a      	strh	r2, [r3, #0]
		          rmsFilled = 1;  // indique que la fenêtre est pleine
 8000c76:	4b4d      	ldr	r3, [pc, #308]	@ (8000dac <StartADCTask+0x2e8>)
 8000c78:	2201      	movs	r2, #1
 8000c7a:	701a      	strb	r2, [r3, #0]
		      }

		      if (rmsFilled)
 8000c7c:	4b4b      	ldr	r3, [pc, #300]	@ (8000dac <StartADCTask+0x2e8>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	f000 80d6 	beq.w	8000e32 <StartADCTask+0x36e>
		      {
		          rmsX = computeRMS(rmsBufX, RMS_WINDOW);
 8000c86:	2164      	movs	r1, #100	@ 0x64
 8000c88:	4845      	ldr	r0, [pc, #276]	@ (8000da0 <StartADCTask+0x2dc>)
 8000c8a:	f000 fc09 	bl	80014a0 <computeRMS>
 8000c8e:	eef0 7a40 	vmov.f32	s15, s0
 8000c92:	4b47      	ldr	r3, [pc, #284]	@ (8000db0 <StartADCTask+0x2ec>)
 8000c94:	edc3 7a00 	vstr	s15, [r3]
		          rmsY = computeRMS(rmsBufY, RMS_WINDOW);
 8000c98:	2164      	movs	r1, #100	@ 0x64
 8000c9a:	4842      	ldr	r0, [pc, #264]	@ (8000da4 <StartADCTask+0x2e0>)
 8000c9c:	f000 fc00 	bl	80014a0 <computeRMS>
 8000ca0:	eef0 7a40 	vmov.f32	s15, s0
 8000ca4:	4b43      	ldr	r3, [pc, #268]	@ (8000db4 <StartADCTask+0x2f0>)
 8000ca6:	edc3 7a00 	vstr	s15, [r3]
		          rmsZ = computeRMS(rmsBufZ, RMS_WINDOW);
 8000caa:	2164      	movs	r1, #100	@ 0x64
 8000cac:	483e      	ldr	r0, [pc, #248]	@ (8000da8 <StartADCTask+0x2e4>)
 8000cae:	f000 fbf7 	bl	80014a0 <computeRMS>
 8000cb2:	eef0 7a40 	vmov.f32	s15, s0
 8000cb6:	4b40      	ldr	r3, [pc, #256]	@ (8000db8 <StartADCTask+0x2f4>)
 8000cb8:	edc3 7a00 	vstr	s15, [r3]

		          /* Horodatage */
		          RTC_extern now;
		          RTC_ReadTime(&now);
 8000cbc:	f107 030c 	add.w	r3, r7, #12
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f000 ff5f 	bl	8001b84 <RTC_ReadTime>

		          /* Top10 */
		          fram_update_top10(rmsX, rmsY, rmsZ, &now);
 8000cc6:	4b3a      	ldr	r3, [pc, #232]	@ (8000db0 <StartADCTask+0x2ec>)
 8000cc8:	edd3 7a00 	vldr	s15, [r3]
 8000ccc:	4b39      	ldr	r3, [pc, #228]	@ (8000db4 <StartADCTask+0x2f0>)
 8000cce:	ed93 7a00 	vldr	s14, [r3]
 8000cd2:	4b39      	ldr	r3, [pc, #228]	@ (8000db8 <StartADCTask+0x2f4>)
 8000cd4:	edd3 6a00 	vldr	s13, [r3]
 8000cd8:	f107 030c 	add.w	r3, r7, #12
 8000cdc:	4618      	mov	r0, r3
 8000cde:	eeb0 1a66 	vmov.f32	s2, s13
 8000ce2:	eef0 0a47 	vmov.f32	s1, s14
 8000ce6:	eeb0 0a67 	vmov.f32	s0, s15
 8000cea:	f000 fe75 	bl	80019d8 <fram_update_top10>
		          // --------------------------------------------------------
		          // 4) DÉTECTION DE SECOUSSE
		          // --------------------------------------------------------
		          float ampX = rmsX - baselineX;
 8000cee:	4b30      	ldr	r3, [pc, #192]	@ (8000db0 <StartADCTask+0x2ec>)
 8000cf0:	ed93 7a00 	vldr	s14, [r3]
 8000cf4:	4b31      	ldr	r3, [pc, #196]	@ (8000dbc <StartADCTask+0x2f8>)
 8000cf6:	edd3 7a00 	vldr	s15, [r3]
 8000cfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cfe:	edc7 7a07 	vstr	s15, [r7, #28]
		          float ampY = rmsY - baselineY;
 8000d02:	4b2c      	ldr	r3, [pc, #176]	@ (8000db4 <StartADCTask+0x2f0>)
 8000d04:	ed93 7a00 	vldr	s14, [r3]
 8000d08:	4b2d      	ldr	r3, [pc, #180]	@ (8000dc0 <StartADCTask+0x2fc>)
 8000d0a:	edd3 7a00 	vldr	s15, [r3]
 8000d0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d12:	edc7 7a06 	vstr	s15, [r7, #24]
		          float ampZ = rmsZ - baselineZ;
 8000d16:	4b28      	ldr	r3, [pc, #160]	@ (8000db8 <StartADCTask+0x2f4>)
 8000d18:	ed93 7a00 	vldr	s14, [r3]
 8000d1c:	4b29      	ldr	r3, [pc, #164]	@ (8000dc4 <StartADCTask+0x300>)
 8000d1e:	edd3 7a00 	vldr	s15, [r3]
 8000d22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d26:	edc7 7a05 	vstr	s15, [r7, #20]

		          bool event =
		              (ampX > threshold) ||
 8000d2a:	4b27      	ldr	r3, [pc, #156]	@ (8000dc8 <StartADCTask+0x304>)
 8000d2c:	edd3 7a00 	vldr	s15, [r3]
		              (ampY > threshold) ||
 8000d30:	ed97 7a07 	vldr	s14, [r7, #28]
 8000d34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d3c:	dc13      	bgt.n	8000d66 <StartADCTask+0x2a2>
 8000d3e:	4b22      	ldr	r3, [pc, #136]	@ (8000dc8 <StartADCTask+0x304>)
 8000d40:	edd3 7a00 	vldr	s15, [r3]
		              (ampX > threshold) ||
 8000d44:	ed97 7a06 	vldr	s14, [r7, #24]
 8000d48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d50:	dc09      	bgt.n	8000d66 <StartADCTask+0x2a2>
		              (ampZ > threshold);
 8000d52:	4b1d      	ldr	r3, [pc, #116]	@ (8000dc8 <StartADCTask+0x304>)
 8000d54:	edd3 7a00 	vldr	s15, [r3]
		              (ampY > threshold) ||
 8000d58:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d64:	dd32      	ble.n	8000dcc <StartADCTask+0x308>
 8000d66:	2301      	movs	r3, #1
 8000d68:	e031      	b.n	8000dce <StartADCTask+0x30a>
 8000d6a:	bf00      	nop
 8000d6c:	200016a0 	.word	0x200016a0
 8000d70:	2000159c 	.word	0x2000159c
 8000d74:	08023528 	.word	0x08023528
 8000d78:	08023544 	.word	0x08023544
 8000d7c:	2000174c 	.word	0x2000174c
 8000d80:	2000141c 	.word	0x2000141c
 8000d84:	08023554 	.word	0x08023554
 8000d88:	0802356c 	.word	0x0802356c
 8000d8c:	42800000 	.word	0x42800000
 8000d90:	20001d80 	.word	0x20001d80
 8000d94:	20001d84 	.word	0x20001d84
 8000d98:	20001d88 	.word	0x20001d88
 8000d9c:	20001d7c 	.word	0x20001d7c
 8000da0:	200018cc 	.word	0x200018cc
 8000da4:	20001a5c 	.word	0x20001a5c
 8000da8:	20001bec 	.word	0x20001bec
 8000dac:	20001d7e 	.word	0x20001d7e
 8000db0:	20001d8c 	.word	0x20001d8c
 8000db4:	20001d90 	.word	0x20001d90
 8000db8:	20001d94 	.word	0x20001d94
 8000dbc:	20000000 	.word	0x20000000
 8000dc0:	20000004 	.word	0x20000004
 8000dc4:	20000008 	.word	0x20000008
 8000dc8:	2000000c 	.word	0x2000000c
 8000dcc:	2300      	movs	r3, #0
		          bool event =
 8000dce:	74fb      	strb	r3, [r7, #19]
 8000dd0:	7cfb      	ldrb	r3, [r7, #19]
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	74fb      	strb	r3, [r7, #19]

		          if (event)
 8000dd8:	7cfb      	ldrb	r3, [r7, #19]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d029      	beq.n	8000e32 <StartADCTask+0x36e>
		          {
		              log_message("SECOUSSE !  Amp: X=%.3f  Y=%.3f  Z=%.3f  (RMS X=%.3f Y=%.3f Z=%.3f)\r\n", ampX, ampY, ampZ, rmsX, rmsY, rmsZ);
 8000dde:	edd7 7a07 	vldr	s15, [r7, #28]
 8000de2:	eeb7 2ae7 	vcvt.f64.f32	d2, s15
 8000de6:	edd7 7a06 	vldr	s15, [r7, #24]
 8000dea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dee:	edd7 6a05 	vldr	s13, [r7, #20]
 8000df2:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000df6:	4b11      	ldr	r3, [pc, #68]	@ (8000e3c <StartADCTask+0x378>)
 8000df8:	edd3 5a00 	vldr	s11, [r3]
 8000dfc:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8000e00:	4b0f      	ldr	r3, [pc, #60]	@ (8000e40 <StartADCTask+0x37c>)
 8000e02:	edd3 4a00 	vldr	s9, [r3]
 8000e06:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e44 <StartADCTask+0x380>)
 8000e0c:	edd3 3a00 	vldr	s7, [r3]
 8000e10:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
 8000e14:	ed8d 3b08 	vstr	d3, [sp, #32]
 8000e18:	ed8d 4b06 	vstr	d4, [sp, #24]
 8000e1c:	ed8d 5b04 	vstr	d5, [sp, #16]
 8000e20:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000e24:	ed8d 7b00 	vstr	d7, [sp]
 8000e28:	ec53 2b12 	vmov	r2, r3, d2
 8000e2c:	4806      	ldr	r0, [pc, #24]	@ (8000e48 <StartADCTask+0x384>)
 8000e2e:	f000 f9e5 	bl	80011fc <log_message>
		          }
		      }
		  //}


	    osDelay(100); // laisse un peu de place pour scheduler
 8000e32:	2064      	movs	r0, #100	@ 0x64
 8000e34:	f00a fca9 	bl	800b78a <osDelay>
	  {
 8000e38:	e678      	b.n	8000b2c <StartADCTask+0x68>
 8000e3a:	bf00      	nop
 8000e3c:	20001d8c 	.word	0x20001d8c
 8000e40:	20001d90 	.word	0x20001d90
 8000e44:	20001d94 	.word	0x20001d94
 8000e48:	08023588 	.word	0x08023588

08000e4c <StartServerBroadcastTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServerBroadcastTask */
void StartServerBroadcastTask(void const * argument)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b0c8      	sub	sp, #288	@ 0x120
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e56:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e5a:	6018      	str	r0, [r3, #0]
	struct netconn *udp_conn;
	struct netbuf *buf;
	err_t err;

	/* Créer une connexion UDP en mode écoute */
	udp_conn = netconn_new(NETCONN_UDP);
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	2100      	movs	r1, #0
 8000e60:	2020      	movs	r0, #32
 8000e62:	f00d fd53 	bl	800e90c <netconn_new_with_proto_and_callback>
 8000e66:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
	netconn_bind(udp_conn, IP_ADDR_ANY, UDP_LISTEN_PORT);   // 1234
 8000e6a:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 8000e6e:	492b      	ldr	r1, [pc, #172]	@ (8000f1c <StartServerBroadcastTask+0xd0>)
 8000e70:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8000e74:	f00d fe04 	bl	800ea80 <netconn_bind>
	netconn_set_recvtimeout(udp_conn,15000);
 8000e78:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000e7c:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8000e80:	61da      	str	r2, [r3, #28]
	for(;;)
	{
	    /* Attendre un paquet UDP (bloquant jusqu'à réception) */
	    err = netconn_recv(udp_conn, &buf);
 8000e82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000e86:	4619      	mov	r1, r3
 8000e88:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8000e8c:	f00e f8b8 	bl	800f000 <netconn_recv>
 8000e90:	4603      	mov	r3, r0
 8000e92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	    if (err == ERR_OK)
 8000e96:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d1f1      	bne.n	8000e82 <StartServerBroadcastTask+0x36>
	    {
	        char data[256];
	        ip_addr_t *addr = netbuf_fromaddr(buf);  // IP source
 8000e9e:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000ea2:	3308      	adds	r3, #8
 8000ea4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	        u16_t port      = netbuf_fromport(buf);  // Port source
 8000ea8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000eac:	899b      	ldrh	r3, [r3, #12]
 8000eae:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
	        store_broadcast_ip(addr);
 8000eb2:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8000eb6:	f000 fb2f 	bl	8001518 <store_broadcast_ip>
	        u16_t len = buf->p->tot_len;
 8000eba:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	891b      	ldrh	r3, [r3, #8]
 8000ec2:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
	        if (len >= sizeof(data)) len = sizeof(data)-1;
 8000ec6:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000eca:	2bff      	cmp	r3, #255	@ 0xff
 8000ecc:	d902      	bls.n	8000ed4 <StartServerBroadcastTask+0x88>
 8000ece:	23ff      	movs	r3, #255	@ 0xff
 8000ed0:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

	        netbuf_copy(buf, data, len);
 8000ed4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000ed8:	6818      	ldr	r0, [r3, #0]
 8000eda:	f8b7 211e 	ldrh.w	r2, [r7, #286]	@ 0x11e
 8000ede:	f107 0108 	add.w	r1, r7, #8
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	f012 ffa4 	bl	8013e30 <pbuf_copy_partial>
	        data[len] = '\0';
 8000ee8:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000eec:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8000ef0:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	54d1      	strb	r1, [r2, r3]

	        log_message("[NETCONN UDP] Reçu de %s:%d : %s\r\n",ipaddr_ntoa(addr), port, data);
 8000ef8:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8000efc:	f01b fffa 	bl	801cef4 <ip4addr_ntoa>
 8000f00:	4601      	mov	r1, r0
 8000f02:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8000f06:	f107 0308 	add.w	r3, r7, #8
 8000f0a:	4805      	ldr	r0, [pc, #20]	@ (8000f20 <StartServerBroadcastTask+0xd4>)
 8000f0c:	f000 f976 	bl	80011fc <log_message>

	        netbuf_delete(buf);
 8000f10:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000f14:	4618      	mov	r0, r3
 8000f16:	f00f ff59 	bl	8010dcc <netbuf_delete>
	    err = netconn_recv(udp_conn, &buf);
 8000f1a:	e7b2      	b.n	8000e82 <StartServerBroadcastTask+0x36>
 8000f1c:	080276bc 	.word	0x080276bc
 8000f20:	080235d0 	.word	0x080235d0

08000f24 <StartBroadCast>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBroadCast */
void StartBroadCast(void const * argument)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b0ce      	sub	sp, #312	@ 0x138
 8000f28:	af02      	add	r7, sp, #8
 8000f2a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f2e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000f32:	6018      	str	r0, [r3, #0]
	/* Infinite loop */
	struct udp_pcb *udp_send;
	struct udp_pcb *udp_rec;
	struct pbuf *p;
	RTC_extern udprtc;
	const char *device_id = "nucleo-01";
 8000f34:	4b41      	ldr	r3, [pc, #260]	@ (800103c <StartBroadCast+0x118>)
 8000f36:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	const char *my_ip = "192.168.1.180";   //
 8000f3a:	4b41      	ldr	r3, [pc, #260]	@ (8001040 <StartBroadCast+0x11c>)
 8000f3c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	uint16_t len=0;
 8000f40:	2300      	movs	r3, #0
 8000f42:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
	//uint16_t err=0;
	ip_addr_t dest_ip;
	RTC_extern rtc;
	IP4_ADDR(&dest_ip, 192,168,1,255);       //
 8000f46:	4b3f      	ldr	r3, [pc, #252]	@ (8001044 <StartBroadCast+0x120>)
 8000f48:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

	// Attendre autorisation de la MasterTask
	osSemaphoreWait(SemaphoreMasterHandle, osWaitForever);
 8000f4c:	4b3e      	ldr	r3, [pc, #248]	@ (8001048 <StartBroadCast+0x124>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f04f 31ff 	mov.w	r1, #4294967295
 8000f54:	4618      	mov	r0, r3
 8000f56:	f00a fcfb 	bl	800b950 <osSemaphoreWait>

	log_message("Broadcast task started.\r\n");
 8000f5a:	483c      	ldr	r0, [pc, #240]	@ (800104c <StartBroadCast+0x128>)
 8000f5c:	f000 f94e 	bl	80011fc <log_message>

	udp_send = udp_new();
 8000f60:	f01a f9b0 	bl	801b2c4 <udp_new>
 8000f64:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120
	//udp_setflags(udp, UDP_FLAGS_BROADCAST);
	ip_set_option(udp_send, SOF_BROADCAST);
 8000f68:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000f6c:	7a5b      	ldrb	r3, [r3, #9]
 8000f6e:	f043 0320 	orr.w	r3, r3, #32
 8000f72:	b2da      	uxtb	r2, r3
 8000f74:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000f78:	725a      	strb	r2, [r3, #9]
	printf("Flags netif: 0x%X\n", netif_default->flags);
 8000f7a:	4b35      	ldr	r3, [pc, #212]	@ (8001050 <StartBroadCast+0x12c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8000f82:	4619      	mov	r1, r3
 8000f84:	4833      	ldr	r0, [pc, #204]	@ (8001054 <StartBroadCast+0x130>)
 8000f86:	f01e f8f1 	bl	801f16c <iprintf>
	if (!udp_send) {
 8000f8a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d105      	bne.n	8000f9e <StartBroadCast+0x7a>
	   log_message("UDP alloc failed!\r\n");
 8000f92:	4831      	ldr	r0, [pc, #196]	@ (8001058 <StartBroadCast+0x134>)
 8000f94:	f000 f932 	bl	80011fc <log_message>
	   vTaskDelete(NULL);
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f00c f90d 	bl	800d1b8 <vTaskDelete>
	}
	//err=udp_connect(udp, &dest_ip, 50000);
	udp_bind(udp_send, IP_ADDR_ANY, 0);     // port source aléatoire
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	492e      	ldr	r1, [pc, #184]	@ (800105c <StartBroadCast+0x138>)
 8000fa2:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8000fa6:	f01a f835 	bl	801b014 <udp_bind>

	for(;;)
	{
	    char json_msg[256];
	    RTC_ReadTime(&rtc);
 8000faa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 fde8 	bl	8001b84 <RTC_ReadTime>
	    rtc_get_timestamp(ts, &rtc);
 8000fb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4829      	ldr	r0, [pc, #164]	@ (8001060 <StartBroadCast+0x13c>)
 8000fbc:	f000 fea2 	bl	8001d04 <rtc_get_timestamp>
        len=snprintf(json_msg, sizeof(json_msg),
 8000fc0:	f107 0008 	add.w	r0, r7, #8
 8000fc4:	4b26      	ldr	r3, [pc, #152]	@ (8001060 <StartBroadCast+0x13c>)
 8000fc6:	9301      	str	r3, [sp, #4]
 8000fc8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000fd2:	4a24      	ldr	r2, [pc, #144]	@ (8001064 <StartBroadCast+0x140>)
 8000fd4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fd8:	f01e f938 	bl	801f24c <sniprintf>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
			 ts
	         //get_timestamp() // A faire avec la RTC //"\"timestamp\":\"%s\""
	        );


	     p = pbuf_alloc(PBUF_TRANSPORT, len, PBUF_RAM);
 8000fe2:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8000fe6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8000fea:	4619      	mov	r1, r3
 8000fec:	2036      	movs	r0, #54	@ 0x36
 8000fee:	f012 fa35 	bl	801345c <pbuf_alloc>
 8000ff2:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
	     if (!p) continue;
 8000ff6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d01b      	beq.n	8001036 <StartBroadCast+0x112>
	     pbuf_take(p, json_msg, len);
 8000ffe:	f8b7 2126 	ldrh.w	r2, [r7, #294]	@ 0x126
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	4619      	mov	r1, r3
 8001008:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 800100c:	f012 ffbe 	bl	8013f8c <pbuf_take>
	     udp_sendto(udp_send, p, &dest_ip, UDP_BROADCAST_PORT);
 8001010:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001014:	f240 43d2 	movw	r3, #1234	@ 0x4d2
 8001018:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 800101c:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8001020:	f019 fe30 	bl	801ac84 <udp_sendto>

	     pbuf_free(p);
 8001024:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8001028:	f012 fcfc 	bl	8013a24 <pbuf_free>


	     osDelay(10000);
 800102c:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001030:	f00a fbab 	bl	800b78a <osDelay>
 8001034:	e7b9      	b.n	8000faa <StartBroadCast+0x86>
	     if (!p) continue;
 8001036:	bf00      	nop
	{
 8001038:	e7b7      	b.n	8000faa <StartBroadCast+0x86>
 800103a:	bf00      	nop
 800103c:	080235f4 	.word	0x080235f4
 8001040:	08023600 	.word	0x08023600
 8001044:	ff01a8c0 	.word	0xff01a8c0
 8001048:	200016a0 	.word	0x200016a0
 800104c:	08023610 	.word	0x08023610
 8001050:	20067d70 	.word	0x20067d70
 8001054:	0802362c 	.word	0x0802362c
 8001058:	08023640 	.word	0x08023640
 800105c:	080276bc 	.word	0x080276bc
 8001060:	20001d98 	.word	0x20001d98
 8001064:	08023654 	.word	0x08023654

08001068 <StartClientTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartClientTask */
void StartClientTask(void const * argument)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	f5ad 7d12 	sub.w	sp, sp, #584	@ 0x248
 800106e:	af06      	add	r7, sp, #24
 8001070:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8001074:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 8001078:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartClientTask */
  /* Infinite loop */
	RTC_extern rtc;
	for(;;)
 	{
		if (ip_count == 0)
 800107a:	4b54      	ldr	r3, [pc, #336]	@ (80011cc <StartClientTask+0x164>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d107      	bne.n	8001092 <StartClientTask+0x2a>
		{
		    log_message("[CLIENT] Aucun serveur connu. Attente broadcast...\r\n");
 8001082:	4853      	ldr	r0, [pc, #332]	@ (80011d0 <StartClientTask+0x168>)
 8001084:	f000 f8ba 	bl	80011fc <log_message>
		    osDelay(1000);
 8001088:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800108c:	f00a fb7d 	bl	800b78a <osDelay>
 8001090:	e7f3      	b.n	800107a <StartClientTask+0x12>
		    continue;
		}
		struct netconn *conn;
		ip_addr_t server_ip;
		err_t err;
		char *target_ip = broadcast_ip_list[ip_index];
 8001092:	4b50      	ldr	r3, [pc, #320]	@ (80011d4 <StartClientTask+0x16c>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	011b      	lsls	r3, r3, #4
 8001098:	4a4f      	ldr	r2, [pc, #316]	@ (80011d8 <StartClientTask+0x170>)
 800109a:	4413      	add	r3, r2
 800109c:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
		ip_index = (ip_index + 1) % ip_count;
 80010a0:	4b4c      	ldr	r3, [pc, #304]	@ (80011d4 <StartClientTask+0x16c>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	3301      	adds	r3, #1
 80010a6:	4a49      	ldr	r2, [pc, #292]	@ (80011cc <StartClientTask+0x164>)
 80010a8:	7812      	ldrb	r2, [r2, #0]
 80010aa:	fb93 f1f2 	sdiv	r1, r3, r2
 80010ae:	fb01 f202 	mul.w	r2, r1, r2
 80010b2:	1a9b      	subs	r3, r3, r2
 80010b4:	b2da      	uxtb	r2, r3
 80010b6:	4b47      	ldr	r3, [pc, #284]	@ (80011d4 <StartClientTask+0x16c>)
 80010b8:	701a      	strb	r2, [r3, #0]

		//IP4_ADDR(&server_ip,192,168,1,41);
		ip4addr_aton(target_ip, &server_ip);
 80010ba:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 80010be:	4619      	mov	r1, r3
 80010c0:	f8d7 022c 	ldr.w	r0, [r7, #556]	@ 0x22c
 80010c4:	f01b fdec 	bl	801cca0 <ip4addr_aton>
		conn=netconn_new(NETCONN_TCP);
 80010c8:	2200      	movs	r2, #0
 80010ca:	2100      	movs	r1, #0
 80010cc:	2010      	movs	r0, #16
 80010ce:	f00d fc1d 	bl	800e90c <netconn_new_with_proto_and_callback>
 80010d2:	f8c7 0228 	str.w	r0, [r7, #552]	@ 0x228
		if(conn!=NULL){
 80010d6:	f8d7 3228 	ldr.w	r3, [r7, #552]	@ 0x228
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d068      	beq.n	80011b0 <StartClientTask+0x148>
			err=netconn_connect(conn,&server_ip,1234);
 80010de:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 80010e2:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 80010e6:	4619      	mov	r1, r3
 80010e8:	f8d7 0228 	ldr.w	r0, [r7, #552]	@ 0x228
 80010ec:	f00d fd00 	bl	800eaf0 <netconn_connect>
 80010f0:	4603      	mov	r3, r0
 80010f2:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
			if(err==ERR_OK){
 80010f6:	f997 3227 	ldrsb.w	r3, [r7, #551]	@ 0x227
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d14c      	bne.n	8001198 <StartClientTask+0x130>
			       		   "\"timestamp\":\"2025-10-02T08:20:00Z\""
			       		 "}";
				log_message("[CLIENT] Sending : %s...\r\n",json);
				netconn_write(conn,json,strlen(json),NETCONN_COPY);*/
				char txbuf[512];
                float ax = rmsX;
 80010fe:	4b37      	ldr	r3, [pc, #220]	@ (80011dc <StartClientTask+0x174>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
                float ay = rmsY;
 8001106:	4b36      	ldr	r3, [pc, #216]	@ (80011e0 <StartClientTask+0x178>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
                float az = rmsZ;
 800110e:	4b35      	ldr	r3, [pc, #212]	@ (80011e4 <StartClientTask+0x17c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
                RTC_ReadTime(&rtc);
 8001116:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800111a:	4618      	mov	r0, r3
 800111c:	f000 fd32 	bl	8001b84 <RTC_ReadTime>
                rtc_get_timestamp(ts, &rtc);
 8001120:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001124:	4619      	mov	r1, r3
 8001126:	4830      	ldr	r0, [pc, #192]	@ (80011e8 <StartClientTask+0x180>)
 8001128:	f000 fdec 	bl	8001d04 <rtc_get_timestamp>
                snprintf(txbuf, sizeof(txbuf),"{\"type\":\"data_response\","
 800112c:	edd7 7a88 	vldr	s15, [r7, #544]	@ 0x220
 8001130:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001134:	edd7 6a87 	vldr	s13, [r7, #540]	@ 0x21c
 8001138:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800113c:	edd7 5a86 	vldr	s11, [r7, #536]	@ 0x218
 8001140:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8001144:	f107 000c 	add.w	r0, r7, #12
 8001148:	ed8d 5b04 	vstr	d5, [sp, #16]
 800114c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001150:	ed8d 7b00 	vstr	d7, [sp]
 8001154:	4b24      	ldr	r3, [pc, #144]	@ (80011e8 <StartClientTask+0x180>)
 8001156:	4a25      	ldr	r2, [pc, #148]	@ (80011ec <StartClientTask+0x184>)
 8001158:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800115c:	f01e f876 	bl	801f24c <sniprintf>
                		"\"id\":\"nucleo-01\","
                		"\"timestamp\":\"%s\","
                		"\"acceleration\":{\"x\":%.3f,\"y\":%.3f,\"z\":%.3f},"
                		"\"status\":\"normal\"}",
						ts,ax, ay, az);
				netconn_write(conn, txbuf, strlen(txbuf), NETCONN_COPY);
 8001160:	f107 030c 	add.w	r3, r7, #12
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff f8cb 	bl	8000300 <strlen>
 800116a:	4602      	mov	r2, r0
 800116c:	f107 010c 	add.w	r1, r7, #12
 8001170:	2300      	movs	r3, #0
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	2301      	movs	r3, #1
 8001176:	f8d7 0228 	ldr.w	r0, [r7, #552]	@ 0x228
 800117a:	f00d ffbb 	bl	800f0f4 <netconn_write_partly>
				log_message("[CLIENT] Sending : %s... à %s\r\n",txbuf,ipaddr_ntoa(&server_ip));
 800117e:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 8001182:	4618      	mov	r0, r3
 8001184:	f01b feb6 	bl	801cef4 <ip4addr_ntoa>
 8001188:	4602      	mov	r2, r0
 800118a:	f107 030c 	add.w	r3, r7, #12
 800118e:	4619      	mov	r1, r3
 8001190:	4817      	ldr	r0, [pc, #92]	@ (80011f0 <StartClientTask+0x188>)
 8001192:	f000 f833 	bl	80011fc <log_message>
 8001196:	e002      	b.n	800119e <StartClientTask+0x136>
			}
			else{
				log_message("[CLIENT] Could not reach server.\r\n");
 8001198:	4816      	ldr	r0, [pc, #88]	@ (80011f4 <StartClientTask+0x18c>)
 800119a:	f000 f82f 	bl	80011fc <log_message>
			}
			netconn_close(conn);
 800119e:	f8d7 0228 	ldr.w	r0, [r7, #552]	@ 0x228
 80011a2:	f00e f8a9 	bl	800f2f8 <netconn_close>
			netconn_delete(conn);
 80011a6:	f8d7 0228 	ldr.w	r0, [r7, #552]	@ 0x228
 80011aa:	f00d fc4d 	bl	800ea48 <netconn_delete>
 80011ae:	e002      	b.n	80011b6 <StartClientTask+0x14e>
		}
		else{
		log_message("[CLIENT] No connection available.\r\n");
 80011b0:	4811      	ldr	r0, [pc, #68]	@ (80011f8 <StartClientTask+0x190>)
 80011b2:	f000 f823 	bl	80011fc <log_message>
		}
		osDelay(8000/ip_count);
 80011b6:	4b05      	ldr	r3, [pc, #20]	@ (80011cc <StartClientTask+0x164>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	461a      	mov	r2, r3
 80011bc:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80011c0:	fb93 f3f2 	sdiv	r3, r3, r2
 80011c4:	4618      	mov	r0, r3
 80011c6:	f00a fae0 	bl	800b78a <osDelay>
 	{
 80011ca:	e756      	b.n	800107a <StartClientTask+0x12>
 80011cc:	20001748 	.word	0x20001748
 80011d0:	08023690 	.word	0x08023690
 80011d4:	20001749 	.word	0x20001749
 80011d8:	200016a8 	.word	0x200016a8
 80011dc:	20001d8c 	.word	0x20001d8c
 80011e0:	20001d90 	.word	0x20001d90
 80011e4:	20001d94 	.word	0x20001d94
 80011e8:	20001d98 	.word	0x20001d98
 80011ec:	080236c8 	.word	0x080236c8
 80011f0:	08023744 	.word	0x08023744
 80011f4:	08023768 	.word	0x08023768
 80011f8:	0802378c 	.word	0x0802378c

080011fc <log_message>:
 */
#include "Methodes.h"


bool is_synced =false;
void log_message(const char *format, ...) {
 80011fc:	b40f      	push	{r0, r1, r2, r3}
 80011fe:	b580      	push	{r7, lr}
 8001200:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8001204:	af00      	add	r7, sp, #0
    static uint8_t msg_id = 0;
    Message_t msg;

    msg.id = msg_id++;
 8001206:	4b17      	ldr	r3, [pc, #92]	@ (8001264 <log_message+0x68>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	1c5a      	adds	r2, r3, #1
 800120c:	b2d1      	uxtb	r1, r2
 800120e:	4a15      	ldr	r2, [pc, #84]	@ (8001264 <log_message+0x68>)
 8001210:	7011      	strb	r1, [r2, #0]
 8001212:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001216:	f5a2 7201 	sub.w	r2, r2, #516	@ 0x204
 800121a:	7013      	strb	r3, [r2, #0]

    va_list args;
    va_start(args, format);
 800121c:	f507 7205 	add.w	r2, r7, #532	@ 0x214
 8001220:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001224:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8001228:	601a      	str	r2, [r3, #0]
    vsnprintf(msg.text, sizeof(msg.text), format, args);
 800122a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800122e:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8001232:	1d3a      	adds	r2, r7, #4
 8001234:	1c50      	adds	r0, r2, #1
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 800123c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001240:	f01e f8fc 	bl	801f43c <vsniprintf>
    va_end(args);

    osMessagePut(messageQueueHandle, (uint32_t) &msg, 0);
 8001244:	4b08      	ldr	r3, [pc, #32]	@ (8001268 <log_message+0x6c>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	1d39      	adds	r1, r7, #4
 800124a:	2200      	movs	r2, #0
 800124c:	4618      	mov	r0, r3
 800124e:	f00a fc3f 	bl	800bad0 <osMessagePut>
}
 8001252:	bf00      	nop
 8001254:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8001258:	46bd      	mov	sp, r7
 800125a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800125e:	b004      	add	sp, #16
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	20000369 	.word	0x20000369
 8001268:	20001698 	.word	0x20001698

0800126c <ntp_receive>:
void ntp_receive(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port) {
 800126c:	b5b0      	push	{r4, r5, r7, lr}
 800126e:	b08e      	sub	sp, #56	@ 0x38
 8001270:	af00      	add	r7, sp, #0
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	60b9      	str	r1, [r7, #8]
 8001276:	607a      	str	r2, [r7, #4]
 8001278:	603b      	str	r3, [r7, #0]
	if (p->len >= 48) {
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	895b      	ldrh	r3, [r3, #10]
 800127e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001280:	d94d      	bls.n	800131e <ntp_receive+0xb2>
		uint32_t timestamp;
		memcpy(&timestamp, (uint8_t *)p->payload + 40, 4);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	3328      	adds	r3, #40	@ 0x28
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	633b      	str	r3, [r7, #48]	@ 0x30
		timestamp = ntohl(timestamp)-NTP_TIMESTAMP_DELTA;
 800128c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800128e:	4618      	mov	r0, r3
 8001290:	f010 f804 	bl	801129c <lwip_htonl>
 8001294:	4602      	mov	r2, r0
 8001296:	4b27      	ldr	r3, [pc, #156]	@ (8001334 <ntp_receive+0xc8>)
 8001298:	4413      	add	r3, r2
 800129a:	633b      	str	r3, [r7, #48]	@ 0x30
		time_t rawtime = timestamp;
 800129c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800129e:	2200      	movs	r2, #0
 80012a0:	461c      	mov	r4, r3
 80012a2:	4615      	mov	r5, r2
 80012a4:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
		struct tm *timeinfo = gmtime(&rawtime);
 80012a8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012ac:	4618      	mov	r0, r3
 80012ae:	f01e f9d5 	bl	801f65c <gmtime>
 80012b2:	6378      	str	r0, [r7, #52]	@ 0x34
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		sTime.Hours = timeinfo->tm_hour+1;
 80012b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012b6:	689b      	ldr	r3, [r3, #8]
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	3301      	adds	r3, #1
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	753b      	strb	r3, [r7, #20]
		sTime.Minutes = timeinfo->tm_min;
 80012c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	757b      	strb	r3, [r7, #21]
		sTime.Seconds = timeinfo->tm_sec;
 80012c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	75bb      	strb	r3, [r7, #22]
		sDate.Year = timeinfo->tm_year-100; // STM32: année depuis 2000
 80012d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012d2:	695b      	ldr	r3, [r3, #20]
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	3b64      	subs	r3, #100	@ 0x64
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	74fb      	strb	r3, [r7, #19]
		sDate.Month = timeinfo->tm_mon + 1;
 80012dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012de:	691b      	ldr	r3, [r3, #16]
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	3301      	adds	r3, #1
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	747b      	strb	r3, [r7, #17]
		sDate.Date = timeinfo->tm_mday;
 80012e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	74bb      	strb	r3, [r7, #18]
		sDate.WeekDay = timeinfo->tm_wday + 1;
 80012f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	3301      	adds	r3, #1
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	743b      	strb	r3, [r7, #16]
		HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80012fc:	f107 0314 	add.w	r3, r7, #20
 8001300:	2200      	movs	r2, #0
 8001302:	4619      	mov	r1, r3
 8001304:	480c      	ldr	r0, [pc, #48]	@ (8001338 <ntp_receive+0xcc>)
 8001306:	f006 fe7b 	bl	8008000 <HAL_RTC_SetTime>
		HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800130a:	f107 0310 	add.w	r3, r7, #16
 800130e:	2200      	movs	r2, #0
 8001310:	4619      	mov	r1, r3
 8001312:	4809      	ldr	r0, [pc, #36]	@ (8001338 <ntp_receive+0xcc>)
 8001314:	f006 ff6c 	bl	80081f0 <HAL_RTC_SetDate>
		is_synced = true;
 8001318:	4b08      	ldr	r3, [pc, #32]	@ (800133c <ntp_receive+0xd0>)
 800131a:	2201      	movs	r2, #1
 800131c:	701a      	strb	r2, [r3, #0]
	}
	pbuf_free(p);
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f012 fb80 	bl	8013a24 <pbuf_free>
	udp_remove(pcb);
 8001324:	68b8      	ldr	r0, [r7, #8]
 8001326:	f019 ff8b 	bl	801b240 <udp_remove>
}
 800132a:	bf00      	nop
 800132c:	3738      	adds	r7, #56	@ 0x38
 800132e:	46bd      	mov	sp, r7
 8001330:	bdb0      	pop	{r4, r5, r7, pc}
 8001332:	bf00      	nop
 8001334:	7c558180 	.word	0x7c558180
 8001338:	20001518 	.word	0x20001518
 800133c:	20000368 	.word	0x20000368

08001340 <sync_rtc_with_ntp>:
void sync_rtc_with_ntp() {
 8001340:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001342:	b093      	sub	sp, #76	@ 0x4c
 8001344:	af00      	add	r7, sp, #0
	ip_addr_t ntp_ip;
	const char *hostname = NTP_SERVER;
 8001346:	4b3e      	ldr	r3, [pc, #248]	@ (8001440 <sync_rtc_with_ntp+0x100>)
 8001348:	647b      	str	r3, [r7, #68]	@ 0x44
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 800134a:	4b3e      	ldr	r3, [pc, #248]	@ (8001444 <sync_rtc_with_ntp+0x104>)
 800134c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8001350:	f003 0301 	and.w	r3, r3, #1
 8001354:	b2db      	uxtb	r3, r3
 8001356:	2b00      	cmp	r3, #0
 8001358:	d069      	beq.n	800142e <sync_rtc_with_ntp+0xee>
 800135a:	4b3a      	ldr	r3, [pc, #232]	@ (8001444 <sync_rtc_with_ntp+0x104>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d065      	beq.n	800142e <sync_rtc_with_ntp+0xee>
		ip_addr_t ip;
		err_t err = dns_gethostbyname(hostname, &ntp_ip, NULL, NULL);
 8001362:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001366:	2300      	movs	r3, #0
 8001368:	2200      	movs	r2, #0
 800136a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800136c:	f010 ff40 	bl	80121f0 <dns_gethostbyname>
 8001370:	4603      	mov	r3, r0
 8001372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
		if (err == ERR_OK) {
 8001376:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
 800137a:	2b00      	cmp	r3, #0
 800137c:	d150      	bne.n	8001420 <sync_rtc_with_ntp+0xe0>
			log_message("NTP server found : %s.\r\n", ipaddr_ntoa(&ip));
 800137e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001382:	4618      	mov	r0, r3
 8001384:	f01b fdb6 	bl	801cef4 <ip4addr_ntoa>
 8001388:	4603      	mov	r3, r0
 800138a:	4619      	mov	r1, r3
 800138c:	482e      	ldr	r0, [pc, #184]	@ (8001448 <sync_rtc_with_ntp+0x108>)
 800138e:	f7ff ff35 	bl	80011fc <log_message>
			ntp_pcb = udp_new();
 8001392:	f019 ff97 	bl	801b2c4 <udp_new>
 8001396:	4603      	mov	r3, r0
 8001398:	4a2c      	ldr	r2, [pc, #176]	@ (800144c <sync_rtc_with_ntp+0x10c>)
 800139a:	6013      	str	r3, [r2, #0]
			if (ntp_pcb != NULL) {
 800139c:	4b2b      	ldr	r3, [pc, #172]	@ (800144c <sync_rtc_with_ntp+0x10c>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d039      	beq.n	8001418 <sync_rtc_with_ntp+0xd8>
				udp_recv(ntp_pcb, ntp_receive, NULL);
 80013a4:	4b29      	ldr	r3, [pc, #164]	@ (800144c <sync_rtc_with_ntp+0x10c>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2200      	movs	r2, #0
 80013aa:	4929      	ldr	r1, [pc, #164]	@ (8001450 <sync_rtc_with_ntp+0x110>)
 80013ac:	4618      	mov	r0, r3
 80013ae:	f019 ff27 	bl	801b200 <udp_recv>
				uint8_t ntp_request[48] = {0};
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	2230      	movs	r2, #48	@ 0x30
 80013b6:	2100      	movs	r1, #0
 80013b8:	4618      	mov	r0, r3
 80013ba:	f01e f90b 	bl	801f5d4 <memset>
				ntp_request[0] = 0x1B; // LI = 0, VN = 3, Mode = 3 (client)
 80013be:	231b      	movs	r3, #27
 80013c0:	713b      	strb	r3, [r7, #4]
				struct pbuf *p = pbuf_alloc(PBUF_TRANSPORT, sizeof(ntp_request), PBUF_RAM);
 80013c2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80013c6:	2130      	movs	r1, #48	@ 0x30
 80013c8:	2036      	movs	r0, #54	@ 0x36
 80013ca:	f012 f847 	bl	801345c <pbuf_alloc>
 80013ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
				memcpy(p->payload, ntp_request, sizeof(ntp_request));
 80013d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	1d3c      	adds	r4, r7, #4
 80013d6:	469c      	mov	ip, r3
 80013d8:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 80013dc:	4665      	mov	r5, ip
 80013de:	4626      	mov	r6, r4
 80013e0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80013e2:	6028      	str	r0, [r5, #0]
 80013e4:	6069      	str	r1, [r5, #4]
 80013e6:	60aa      	str	r2, [r5, #8]
 80013e8:	60eb      	str	r3, [r5, #12]
 80013ea:	3410      	adds	r4, #16
 80013ec:	f10c 0c10 	add.w	ip, ip, #16
 80013f0:	4574      	cmp	r4, lr
 80013f2:	d1f3      	bne.n	80013dc <sync_rtc_with_ntp+0x9c>
				udp_connect(ntp_pcb, &ntp_ip, NTP_PORT);
 80013f4:	4b15      	ldr	r3, [pc, #84]	@ (800144c <sync_rtc_with_ntp+0x10c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80013fc:	227b      	movs	r2, #123	@ 0x7b
 80013fe:	4618      	mov	r0, r3
 8001400:	f019 fe90 	bl	801b124 <udp_connect>
				udp_send(ntp_pcb, p);
 8001404:	4b11      	ldr	r3, [pc, #68]	@ (800144c <sync_rtc_with_ntp+0x10c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800140a:	4618      	mov	r0, r3
 800140c:	f019 fc06 	bl	801ac1c <udp_send>
				pbuf_free(p);
 8001410:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001412:	f012 fb07 	bl	8013a24 <pbuf_free>
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 8001416:	e00e      	b.n	8001436 <sync_rtc_with_ntp+0xf6>
			}
			else {
				log_message("Failed to sync. time!\r\n");
 8001418:	480e      	ldr	r0, [pc, #56]	@ (8001454 <sync_rtc_with_ntp+0x114>)
 800141a:	f7ff feef 	bl	80011fc <log_message>
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 800141e:	e00a      	b.n	8001436 <sync_rtc_with_ntp+0xf6>
			}
		} else {
			log_message("Failed to resolve NTP_SERVER name (%d)!\r\n", err);
 8001420:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
 8001424:	4619      	mov	r1, r3
 8001426:	480c      	ldr	r0, [pc, #48]	@ (8001458 <sync_rtc_with_ntp+0x118>)
 8001428:	f7ff fee8 	bl	80011fc <log_message>
	if (netif_is_up(&gnetif) && !ip_addr_isany(&gnetif.ip_addr)) {
 800142c:	e003      	b.n	8001436 <sync_rtc_with_ntp+0xf6>
		}
		}
	else {
		log_message("Device is not ready!\r\n");
 800142e:	480b      	ldr	r0, [pc, #44]	@ (800145c <sync_rtc_with_ntp+0x11c>)
 8001430:	f7ff fee4 	bl	80011fc <log_message>
	}
}
 8001434:	bf00      	nop
 8001436:	bf00      	nop
 8001438:	374c      	adds	r7, #76	@ 0x4c
 800143a:	46bd      	mov	sp, r7
 800143c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800143e:	bf00      	nop
 8001440:	080237b0 	.word	0x080237b0
 8001444:	20001e0c 	.word	0x20001e0c
 8001448:	080237c0 	.word	0x080237c0
 800144c:	20000364 	.word	0x20000364
 8001450:	0800126d 	.word	0x0800126d
 8001454:	080237dc 	.word	0x080237dc
 8001458:	080237f4 	.word	0x080237f4
 800145c:	08023820 	.word	0x08023820

08001460 <movingAverage>:
float movingAverage(float previous, float newSample)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	ed87 0a01 	vstr	s0, [r7, #4]
 800146a:	edc7 0a00 	vstr	s1, [r7]
    const float alpha = 1.0f / MA_WINDOW;  // poids 10%
 800146e:	4b0b      	ldr	r3, [pc, #44]	@ (800149c <movingAverage+0x3c>)
 8001470:	60fb      	str	r3, [r7, #12]
    return previous + alpha * (newSample - previous);
 8001472:	ed97 7a00 	vldr	s14, [r7]
 8001476:	edd7 7a01 	vldr	s15, [r7, #4]
 800147a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800147e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001482:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001486:	edd7 7a01 	vldr	s15, [r7, #4]
 800148a:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800148e:	eeb0 0a67 	vmov.f32	s0, s15
 8001492:	3714      	adds	r7, #20
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr
 800149c:	3dcccccd 	.word	0x3dcccccd

080014a0 <computeRMS>:

float computeRMS(float *buffer, uint16_t len)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	460b      	mov	r3, r1
 80014aa:	807b      	strh	r3, [r7, #2]
    float sumSq = 0;
 80014ac:	f04f 0300 	mov.w	r3, #0
 80014b0:	60fb      	str	r3, [r7, #12]
    for (uint16_t i = 0; i < len; i++)
 80014b2:	2300      	movs	r3, #0
 80014b4:	817b      	strh	r3, [r7, #10]
 80014b6:	e016      	b.n	80014e6 <computeRMS+0x46>
        sumSq += buffer[i] * buffer[i];
 80014b8:	897b      	ldrh	r3, [r7, #10]
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	4413      	add	r3, r2
 80014c0:	ed93 7a00 	vldr	s14, [r3]
 80014c4:	897b      	ldrh	r3, [r7, #10]
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	4413      	add	r3, r2
 80014cc:	edd3 7a00 	vldr	s15, [r3]
 80014d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d4:	ed97 7a03 	vldr	s14, [r7, #12]
 80014d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014dc:	edc7 7a03 	vstr	s15, [r7, #12]
    for (uint16_t i = 0; i < len; i++)
 80014e0:	897b      	ldrh	r3, [r7, #10]
 80014e2:	3301      	adds	r3, #1
 80014e4:	817b      	strh	r3, [r7, #10]
 80014e6:	897a      	ldrh	r2, [r7, #10]
 80014e8:	887b      	ldrh	r3, [r7, #2]
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d3e4      	bcc.n	80014b8 <computeRMS+0x18>

    return sqrtf(sumSq / len);
 80014ee:	887b      	ldrh	r3, [r7, #2]
 80014f0:	ee07 3a90 	vmov	s15, r3
 80014f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014f8:	ed97 7a03 	vldr	s14, [r7, #12]
 80014fc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001500:	eeb0 0a66 	vmov.f32	s0, s13
 8001504:	f021 ffa6 	bl	8023454 <sqrtf>
 8001508:	eef0 7a40 	vmov.f32	s15, s0
}
 800150c:	eeb0 0a67 	vmov.f32	s0, s15
 8001510:	3710      	adds	r7, #16
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
	...

08001518 <store_broadcast_ip>:
void store_broadcast_ip(const ip_addr_t *addr)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
    const char *iptxt = ipaddr_ntoa(addr);
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f01b fce7 	bl	801cef4 <ip4addr_ntoa>
 8001526:	60b8      	str	r0, [r7, #8]

    // Vérifier si déjà existante
    for (uint8_t i = 0; i < ip_count; i++)
 8001528:	2300      	movs	r3, #0
 800152a:	73fb      	strb	r3, [r7, #15]
 800152c:	e00d      	b.n	800154a <store_broadcast_ip+0x32>
    {
        if (strcmp(broadcast_ip_list[i], iptxt) == 0)
 800152e:	7bfb      	ldrb	r3, [r7, #15]
 8001530:	011b      	lsls	r3, r3, #4
 8001532:	4a1f      	ldr	r2, [pc, #124]	@ (80015b0 <store_broadcast_ip+0x98>)
 8001534:	4413      	add	r3, r2
 8001536:	68b9      	ldr	r1, [r7, #8]
 8001538:	4618      	mov	r0, r3
 800153a:	f7fe fe81 	bl	8000240 <strcmp>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d031      	beq.n	80015a8 <store_broadcast_ip+0x90>
    for (uint8_t i = 0; i < ip_count; i++)
 8001544:	7bfb      	ldrb	r3, [r7, #15]
 8001546:	3301      	adds	r3, #1
 8001548:	73fb      	strb	r3, [r7, #15]
 800154a:	4b1a      	ldr	r3, [pc, #104]	@ (80015b4 <store_broadcast_ip+0x9c>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	7bfa      	ldrb	r2, [r7, #15]
 8001550:	429a      	cmp	r2, r3
 8001552:	d3ec      	bcc.n	800152e <store_broadcast_ip+0x16>
            return;  // déjà stockée
    }

    // Vérifier capacité
    if (ip_count >= MAX_IPS)
 8001554:	4b17      	ldr	r3, [pc, #92]	@ (80015b4 <store_broadcast_ip+0x9c>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b09      	cmp	r3, #9
 800155a:	d904      	bls.n	8001566 <store_broadcast_ip+0x4e>
    {
        log_message("[BROADCAST] Liste IP pleine (%d)\r\n", MAX_IPS);
 800155c:	210a      	movs	r1, #10
 800155e:	4816      	ldr	r0, [pc, #88]	@ (80015b8 <store_broadcast_ip+0xa0>)
 8001560:	f7ff fe4c 	bl	80011fc <log_message>
        return;
 8001564:	e021      	b.n	80015aa <store_broadcast_ip+0x92>
    }
    // Ajouter nouvelle IP
    strncpy(broadcast_ip_list[ip_count], iptxt, 16);
 8001566:	4b13      	ldr	r3, [pc, #76]	@ (80015b4 <store_broadcast_ip+0x9c>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	011b      	lsls	r3, r3, #4
 800156c:	4a10      	ldr	r2, [pc, #64]	@ (80015b0 <store_broadcast_ip+0x98>)
 800156e:	4413      	add	r3, r2
 8001570:	2210      	movs	r2, #16
 8001572:	68b9      	ldr	r1, [r7, #8]
 8001574:	4618      	mov	r0, r3
 8001576:	f01e f847 	bl	801f608 <strncpy>
    broadcast_ip_list[ip_count][15] = '\0';
 800157a:	4b0e      	ldr	r3, [pc, #56]	@ (80015b4 <store_broadcast_ip+0x9c>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	4a0c      	ldr	r2, [pc, #48]	@ (80015b0 <store_broadcast_ip+0x98>)
 8001580:	011b      	lsls	r3, r3, #4
 8001582:	4413      	add	r3, r2
 8001584:	330f      	adds	r3, #15
 8001586:	2200      	movs	r2, #0
 8001588:	701a      	strb	r2, [r3, #0]

    if (ip_count < MAX_IPS)
 800158a:	4b0a      	ldr	r3, [pc, #40]	@ (80015b4 <store_broadcast_ip+0x9c>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	2b09      	cmp	r3, #9
 8001590:	d805      	bhi.n	800159e <store_broadcast_ip+0x86>
        ip_count++;
 8001592:	4b08      	ldr	r3, [pc, #32]	@ (80015b4 <store_broadcast_ip+0x9c>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	3301      	adds	r3, #1
 8001598:	b2da      	uxtb	r2, r3
 800159a:	4b06      	ldr	r3, [pc, #24]	@ (80015b4 <store_broadcast_ip+0x9c>)
 800159c:	701a      	strb	r2, [r3, #0]

    log_message("[BROADCAST] Nouvelle IP enregistrée : %s\r\n", iptxt);
 800159e:	68b9      	ldr	r1, [r7, #8]
 80015a0:	4806      	ldr	r0, [pc, #24]	@ (80015bc <store_broadcast_ip+0xa4>)
 80015a2:	f7ff fe2b 	bl	80011fc <log_message>
 80015a6:	e000      	b.n	80015aa <store_broadcast_ip+0x92>
            return;  // déjà stockée
 80015a8:	bf00      	nop
}
 80015aa:	3710      	adds	r7, #16
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	200016a8 	.word	0x200016a8
 80015b4:	20001748 	.word	0x20001748
 80015b8:	08023838 	.word	0x08023838
 80015bc:	0802385c 	.word	0x0802385c

080015c0 <FRAM_Write>:
void FRAM_Write(uint16_t addr, uint8_t *data, uint8_t length)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	6039      	str	r1, [r7, #0]
 80015ca:	80fb      	strh	r3, [r7, #6]
 80015cc:	4613      	mov	r3, r2
 80015ce:	717b      	strb	r3, [r7, #5]
    uint8_t buf[5];

    /* Enable Write */
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_RESET);
 80015d0:	2200      	movs	r2, #0
 80015d2:	2140      	movs	r1, #64	@ 0x40
 80015d4:	481d      	ldr	r0, [pc, #116]	@ (800164c <FRAM_Write+0x8c>)
 80015d6:	f004 fd37 	bl	8006048 <HAL_GPIO_WritePin>
    buf[0] = EEPROM_WREN;
 80015da:	2306      	movs	r3, #6
 80015dc:	723b      	strb	r3, [r7, #8]
    HAL_SPI_Transmit(&hspi2, buf, 1, 100);
 80015de:	f107 0108 	add.w	r1, r7, #8
 80015e2:	2364      	movs	r3, #100	@ 0x64
 80015e4:	2201      	movs	r2, #1
 80015e6:	481a      	ldr	r0, [pc, #104]	@ (8001650 <FRAM_Write+0x90>)
 80015e8:	f007 f83f 	bl	800866a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_SET);
 80015ec:	2201      	movs	r2, #1
 80015ee:	2140      	movs	r1, #64	@ 0x40
 80015f0:	4816      	ldr	r0, [pc, #88]	@ (800164c <FRAM_Write+0x8c>)
 80015f2:	f004 fd29 	bl	8006048 <HAL_GPIO_WritePin>

    /* Write command + address + data */
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_RESET);
 80015f6:	2200      	movs	r2, #0
 80015f8:	2140      	movs	r1, #64	@ 0x40
 80015fa:	4814      	ldr	r0, [pc, #80]	@ (800164c <FRAM_Write+0x8c>)
 80015fc:	f004 fd24 	bl	8006048 <HAL_GPIO_WritePin>
    buf[0] = EEPROM_WRITE;
 8001600:	2302      	movs	r3, #2
 8001602:	723b      	strb	r3, [r7, #8]
    buf[1] = (addr >> 16);
 8001604:	88fb      	ldrh	r3, [r7, #6]
 8001606:	141b      	asrs	r3, r3, #16
 8001608:	b2db      	uxtb	r3, r3
 800160a:	727b      	strb	r3, [r7, #9]
    buf[2] = (addr>>8);
 800160c:	88fb      	ldrh	r3, [r7, #6]
 800160e:	0a1b      	lsrs	r3, r3, #8
 8001610:	b29b      	uxth	r3, r3
 8001612:	b2db      	uxtb	r3, r3
 8001614:	72bb      	strb	r3, [r7, #10]
    buf[3] = addr &0xFF;
 8001616:	88fb      	ldrh	r3, [r7, #6]
 8001618:	b2db      	uxtb	r3, r3
 800161a:	72fb      	strb	r3, [r7, #11]

    HAL_SPI_Transmit(&hspi2, buf, 4, 1000);
 800161c:	f107 0108 	add.w	r1, r7, #8
 8001620:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001624:	2204      	movs	r2, #4
 8001626:	480a      	ldr	r0, [pc, #40]	@ (8001650 <FRAM_Write+0x90>)
 8001628:	f007 f81f 	bl	800866a <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi2, data, length, 100);
 800162c:	797b      	ldrb	r3, [r7, #5]
 800162e:	b29a      	uxth	r2, r3
 8001630:	2364      	movs	r3, #100	@ 0x64
 8001632:	6839      	ldr	r1, [r7, #0]
 8001634:	4806      	ldr	r0, [pc, #24]	@ (8001650 <FRAM_Write+0x90>)
 8001636:	f007 f818 	bl	800866a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_SET);
 800163a:	2201      	movs	r2, #1
 800163c:	2140      	movs	r1, #64	@ 0x40
 800163e:	4803      	ldr	r0, [pc, #12]	@ (800164c <FRAM_Write+0x8c>)
 8001640:	f004 fd02 	bl	8006048 <HAL_GPIO_WritePin>
}
 8001644:	bf00      	nop
 8001646:	3710      	adds	r7, #16
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40020c00 	.word	0x40020c00
 8001650:	20001538 	.word	0x20001538

08001654 <FRAM_Read>:

uint8_t FRAM_Read(uint16_t addr, uint8_t *buffer, uint8_t length)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	6039      	str	r1, [r7, #0]
 800165e:	80fb      	strh	r3, [r7, #6]
 8001660:	4613      	mov	r3, r2
 8001662:	717b      	strb	r3, [r7, #5]
    uint8_t tx[4];
    uint8_t rx;

    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_RESET);
 8001664:	2200      	movs	r2, #0
 8001666:	2140      	movs	r1, #64	@ 0x40
 8001668:	4814      	ldr	r0, [pc, #80]	@ (80016bc <FRAM_Read+0x68>)
 800166a:	f004 fced 	bl	8006048 <HAL_GPIO_WritePin>

    tx[0] = EEPROM_READ;
 800166e:	2303      	movs	r3, #3
 8001670:	723b      	strb	r3, [r7, #8]
    tx[1] = (addr >> 16);
 8001672:	88fb      	ldrh	r3, [r7, #6]
 8001674:	141b      	asrs	r3, r3, #16
 8001676:	b2db      	uxtb	r3, r3
 8001678:	727b      	strb	r3, [r7, #9]
    tx[2] = (addr>>8);
 800167a:	88fb      	ldrh	r3, [r7, #6]
 800167c:	0a1b      	lsrs	r3, r3, #8
 800167e:	b29b      	uxth	r3, r3
 8001680:	b2db      	uxtb	r3, r3
 8001682:	72bb      	strb	r3, [r7, #10]
    tx[3] = addr ;
 8001684:	88fb      	ldrh	r3, [r7, #6]
 8001686:	b2db      	uxtb	r3, r3
 8001688:	72fb      	strb	r3, [r7, #11]

    HAL_SPI_Transmit(&hspi2, tx, 4, 100);
 800168a:	f107 0108 	add.w	r1, r7, #8
 800168e:	2364      	movs	r3, #100	@ 0x64
 8001690:	2204      	movs	r2, #4
 8001692:	480b      	ldr	r0, [pc, #44]	@ (80016c0 <FRAM_Read+0x6c>)
 8001694:	f006 ffe9 	bl	800866a <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi2, buffer, length, 100);
 8001698:	797b      	ldrb	r3, [r7, #5]
 800169a:	b29a      	uxth	r2, r3
 800169c:	2364      	movs	r3, #100	@ 0x64
 800169e:	6839      	ldr	r1, [r7, #0]
 80016a0:	4807      	ldr	r0, [pc, #28]	@ (80016c0 <FRAM_Read+0x6c>)
 80016a2:	f007 f958 	bl	8008956 <HAL_SPI_Receive>

    HAL_GPIO_WritePin(GPIOD, PIN_CS_Pin, GPIO_PIN_SET);
 80016a6:	2201      	movs	r2, #1
 80016a8:	2140      	movs	r1, #64	@ 0x40
 80016aa:	4804      	ldr	r0, [pc, #16]	@ (80016bc <FRAM_Read+0x68>)
 80016ac:	f004 fccc 	bl	8006048 <HAL_GPIO_WritePin>

    return rx;
 80016b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40020c00 	.word	0x40020c00
 80016c0:	20001538 	.word	0x20001538

080016c4 <extract_data>:
bool extract_data(const char *msg, FramRMS_t *data)
{
 80016c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016c6:	b093      	sub	sp, #76	@ 0x4c
 80016c8:	af04      	add	r7, sp, #16
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
    if (!msg || !data)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d002      	beq.n	80016da <extract_data+0x16>
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d101      	bne.n	80016de <extract_data+0x1a>
        return false;
 80016da:	2300      	movs	r3, #0
 80016dc:	e084      	b.n	80017e8 <extract_data+0x124>

    /* =====================
     * Extraction timestamp
     * ===================== */
    const char *pt = strstr(msg, "\"timestamp\"");
 80016de:	4944      	ldr	r1, [pc, #272]	@ (80017f0 <extract_data+0x12c>)
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f01d ffa4 	bl	801f62e <strstr>
 80016e6:	6378      	str	r0, [r7, #52]	@ 0x34
    if (!pt)
 80016e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d101      	bne.n	80016f2 <extract_data+0x2e>
        return false;
 80016ee:	2300      	movs	r3, #0
 80016f0:	e07a      	b.n	80017e8 <extract_data+0x124>

    char ts[32];
    if (sscanf(pt, "\"timestamp\":\"%31[^\"]\"", ts) != 1)
 80016f2:	f107 0308 	add.w	r3, r7, #8
 80016f6:	461a      	mov	r2, r3
 80016f8:	493e      	ldr	r1, [pc, #248]	@ (80017f4 <extract_data+0x130>)
 80016fa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80016fc:	f01d fdfe 	bl	801f2fc <siscanf>
 8001700:	4603      	mov	r3, r0
 8001702:	2b01      	cmp	r3, #1
 8001704:	d001      	beq.n	800170a <extract_data+0x46>
        return false;
 8001706:	2300      	movs	r3, #0
 8001708:	e06e      	b.n	80017e8 <extract_data+0x124>

    /* Conversion ISO8601 -> RTC_extern
       Format : 2025-01-02T14:23:45Z */
    if (sscanf(ts, "%4hhu-%2hhu-%2hhuT%2hhu:%2hhu:%2hhuZ",
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	f103 050c 	add.w	r5, r3, #12
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	f103 060d 	add.w	r6, r3, #13
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	330e      	adds	r3, #14
 800171a:	683a      	ldr	r2, [r7, #0]
 800171c:	3210      	adds	r2, #16
 800171e:	6839      	ldr	r1, [r7, #0]
 8001720:	3111      	adds	r1, #17
 8001722:	6838      	ldr	r0, [r7, #0]
 8001724:	3012      	adds	r0, #18
 8001726:	f107 0408 	add.w	r4, r7, #8
 800172a:	9003      	str	r0, [sp, #12]
 800172c:	9102      	str	r1, [sp, #8]
 800172e:	9201      	str	r2, [sp, #4]
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	4633      	mov	r3, r6
 8001734:	462a      	mov	r2, r5
 8001736:	4930      	ldr	r1, [pc, #192]	@ (80017f8 <extract_data+0x134>)
 8001738:	4620      	mov	r0, r4
 800173a:	f01d fddf 	bl	801f2fc <siscanf>
 800173e:	4603      	mov	r3, r0
 8001740:	2b06      	cmp	r3, #6
 8001742:	d001      	beq.n	8001748 <extract_data+0x84>
               &data->time.month,
               &data->time.date,
               &data->time.hours,
               &data->time.minutes,
               &data->time.seconds) != 6)
        return false;
 8001744:	2300      	movs	r3, #0
 8001746:	e04f      	b.n	80017e8 <extract_data+0x124>

    data->time.year -= 2000;   // format STM32
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	7b1b      	ldrb	r3, [r3, #12]
 800174c:	3330      	adds	r3, #48	@ 0x30
 800174e:	b2da      	uxtb	r2, r3
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	731a      	strb	r2, [r3, #12]

    /* =====================
     * Extraction accélérations RMS
     * ===================== */
    const char *px = strstr(msg, "\"x\"");
 8001754:	4929      	ldr	r1, [pc, #164]	@ (80017fc <extract_data+0x138>)
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f01d ff69 	bl	801f62e <strstr>
 800175c:	6338      	str	r0, [r7, #48]	@ 0x30
    const char *py = strstr(msg, "\"y\"");
 800175e:	4928      	ldr	r1, [pc, #160]	@ (8001800 <extract_data+0x13c>)
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f01d ff64 	bl	801f62e <strstr>
 8001766:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const char *pz = strstr(msg, "\"z\"");
 8001768:	4926      	ldr	r1, [pc, #152]	@ (8001804 <extract_data+0x140>)
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f01d ff5f 	bl	801f62e <strstr>
 8001770:	62b8      	str	r0, [r7, #40]	@ 0x28

    if (!px || !py || !pz)
 8001772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001774:	2b00      	cmp	r3, #0
 8001776:	d005      	beq.n	8001784 <extract_data+0xc0>
 8001778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800177a:	2b00      	cmp	r3, #0
 800177c:	d002      	beq.n	8001784 <extract_data+0xc0>
 800177e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001780:	2b00      	cmp	r3, #0
 8001782:	d101      	bne.n	8001788 <extract_data+0xc4>
        return false;
 8001784:	2300      	movs	r3, #0
 8001786:	e02f      	b.n	80017e8 <extract_data+0x124>

    if (sscanf(px, "\"x\"%*[^-0123456789.]%f", &data->rms_x) != 1)
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	461a      	mov	r2, r3
 800178c:	491e      	ldr	r1, [pc, #120]	@ (8001808 <extract_data+0x144>)
 800178e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001790:	f01d fdb4 	bl	801f2fc <siscanf>
 8001794:	4603      	mov	r3, r0
 8001796:	2b01      	cmp	r3, #1
 8001798:	d001      	beq.n	800179e <extract_data+0xda>
        return false;
 800179a:	2300      	movs	r3, #0
 800179c:	e024      	b.n	80017e8 <extract_data+0x124>
    if (sscanf(py, "\"y\"%*[^-0123456789.]%f", &data->rms_y) != 1)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	3304      	adds	r3, #4
 80017a2:	461a      	mov	r2, r3
 80017a4:	4919      	ldr	r1, [pc, #100]	@ (800180c <extract_data+0x148>)
 80017a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80017a8:	f01d fda8 	bl	801f2fc <siscanf>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d001      	beq.n	80017b6 <extract_data+0xf2>
        return false;
 80017b2:	2300      	movs	r3, #0
 80017b4:	e018      	b.n	80017e8 <extract_data+0x124>
    if (sscanf(pz, "\"z\"%*[^-0123456789.]%f", &data->rms_z) != 1)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	3308      	adds	r3, #8
 80017ba:	461a      	mov	r2, r3
 80017bc:	4914      	ldr	r1, [pc, #80]	@ (8001810 <extract_data+0x14c>)
 80017be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80017c0:	f01d fd9c 	bl	801f2fc <siscanf>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d001      	beq.n	80017ce <extract_data+0x10a>
        return false;
 80017ca:	2300      	movs	r3, #0
 80017cc:	e00c      	b.n	80017e8 <extract_data+0x124>

    /* =====================
     * Extraction statut secousse
     * ===================== */
    data->shake = (strstr(msg, "\"status\":\"secousse\"") != NULL);
 80017ce:	4911      	ldr	r1, [pc, #68]	@ (8001814 <extract_data+0x150>)
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f01d ff2c 	bl	801f62e <strstr>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	bf14      	ite	ne
 80017dc:	2301      	movne	r3, #1
 80017de:	2300      	moveq	r3, #0
 80017e0:	b2da      	uxtb	r2, r3
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	74da      	strb	r2, [r3, #19]

    return true;
 80017e6:	2301      	movs	r3, #1
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	373c      	adds	r7, #60	@ 0x3c
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017f0:	08023888 	.word	0x08023888
 80017f4:	08023894 	.word	0x08023894
 80017f8:	080238ac 	.word	0x080238ac
 80017fc:	080238d4 	.word	0x080238d4
 8001800:	080238d8 	.word	0x080238d8
 8001804:	080238dc 	.word	0x080238dc
 8001808:	080238e0 	.word	0x080238e0
 800180c:	080238f8 	.word	0x080238f8
 8001810:	08023910 	.word	0x08023910
 8001814:	08023928 	.word	0x08023928

08001818 <fram_update_rms>:

void fram_update_rms(uint8_t node_index, const FramRMS_t *new_data)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b090      	sub	sp, #64	@ 0x40
 800181c:	af08      	add	r7, sp, #32
 800181e:	4603      	mov	r3, r0
 8001820:	6039      	str	r1, [r7, #0]
 8001822:	71fb      	strb	r3, [r7, #7]
    if (!new_data)
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d075      	beq.n	8001916 <fram_update_rms+0xfe>
        return;

    FramRMS_t stored = {0};
 800182a:	f107 0308 	add.w	r3, r7, #8
 800182e:	2200      	movs	r2, #0
 8001830:	601a      	str	r2, [r3, #0]
 8001832:	605a      	str	r2, [r3, #4]
 8001834:	609a      	str	r2, [r3, #8]
 8001836:	60da      	str	r2, [r3, #12]
 8001838:	611a      	str	r2, [r3, #16]

    uint16_t addr = FRAM_BASE_ADDR + node_index * sizeof(FramRMS_t);
 800183a:	79fb      	ldrb	r3, [r7, #7]
 800183c:	b29b      	uxth	r3, r3
 800183e:	461a      	mov	r2, r3
 8001840:	0092      	lsls	r2, r2, #2
 8001842:	4413      	add	r3, r2
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	83fb      	strh	r3, [r7, #30]

    FRAM_Read(addr, (uint8_t *)&stored, sizeof(FramRMS_t));
 8001848:	f107 0108 	add.w	r1, r7, #8
 800184c:	8bfb      	ldrh	r3, [r7, #30]
 800184e:	2214      	movs	r2, #20
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff feff 	bl	8001654 <FRAM_Read>

    /* Condition : si UN des axes est plus grand */
    bool update =
        (fabsf(new_data->rms_x) > fabsf(stored.rms_x)) ||
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	edd3 7a00 	vldr	s15, [r3]
 800185c:	eeb0 7ae7 	vabs.f32	s14, s15
 8001860:	edd7 7a02 	vldr	s15, [r7, #8]
 8001864:	eef0 7ae7 	vabs.f32	s15, s15
        (fabsf(new_data->rms_y) > fabsf(stored.rms_y)) ||
 8001868:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800186c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001870:	dc1b      	bgt.n	80018aa <fram_update_rms+0x92>
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	edd3 7a01 	vldr	s15, [r3, #4]
 8001878:	eeb0 7ae7 	vabs.f32	s14, s15
 800187c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001880:	eef0 7ae7 	vabs.f32	s15, s15
        (fabsf(new_data->rms_x) > fabsf(stored.rms_x)) ||
 8001884:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188c:	dc0d      	bgt.n	80018aa <fram_update_rms+0x92>
        (fabsf(new_data->rms_z) > fabsf(stored.rms_z));
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	edd3 7a02 	vldr	s15, [r3, #8]
 8001894:	eeb0 7ae7 	vabs.f32	s14, s15
 8001898:	edd7 7a04 	vldr	s15, [r7, #16]
 800189c:	eef0 7ae7 	vabs.f32	s15, s15
        (fabsf(new_data->rms_y) > fabsf(stored.rms_y)) ||
 80018a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018a8:	dd01      	ble.n	80018ae <fram_update_rms+0x96>
 80018aa:	2301      	movs	r3, #1
 80018ac:	e000      	b.n	80018b0 <fram_update_rms+0x98>
 80018ae:	2300      	movs	r3, #0
    bool update =
 80018b0:	777b      	strb	r3, [r7, #29]
 80018b2:	7f7b      	ldrb	r3, [r7, #29]
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	777b      	strb	r3, [r7, #29]

    if (update)
 80018ba:	7f7b      	ldrb	r3, [r7, #29]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d02b      	beq.n	8001918 <fram_update_rms+0x100>
    {
        /* Écriture directe de la structure */
        FRAM_Write(addr, (const uint8_t *)new_data, sizeof(FramRMS_t));
 80018c0:	8bfb      	ldrh	r3, [r7, #30]
 80018c2:	2214      	movs	r2, #20
 80018c4:	6839      	ldr	r1, [r7, #0]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff fe7a 	bl	80015c0 <FRAM_Write>

        log_message("[FRAM] RMS updated node %d -> "
 80018cc:	79f9      	ldrb	r1, [r7, #7]
                    "X=%.3f Y=%.3f Z=%.3f @ %02u:%02u:%02u\r\n",
                    node_index,
                    new_data->rms_x,
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	edd3 7a00 	vldr	s15, [r3]
        log_message("[FRAM] RMS updated node %d -> "
 80018d4:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
                    new_data->rms_y,
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	edd3 7a01 	vldr	s15, [r3, #4]
        log_message("[FRAM] RMS updated node %d -> "
 80018de:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                    new_data->rms_z,
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	edd3 6a02 	vldr	s13, [r3, #8]
        log_message("[FRAM] RMS updated node %d -> "
 80018e8:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
                    new_data->time.hours,
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	7c1b      	ldrb	r3, [r3, #16]
        log_message("[FRAM] RMS updated node %d -> "
 80018f0:	461a      	mov	r2, r3
                    new_data->time.minutes,
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	7c5b      	ldrb	r3, [r3, #17]
        log_message("[FRAM] RMS updated node %d -> "
 80018f6:	4618      	mov	r0, r3
                    new_data->time.seconds);
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	7c9b      	ldrb	r3, [r3, #18]
        log_message("[FRAM] RMS updated node %d -> "
 80018fc:	9306      	str	r3, [sp, #24]
 80018fe:	9005      	str	r0, [sp, #20]
 8001900:	9204      	str	r2, [sp, #16]
 8001902:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001906:	ed8d 7b00 	vstr	d7, [sp]
 800190a:	ec53 2b15 	vmov	r2, r3, d5
 800190e:	4804      	ldr	r0, [pc, #16]	@ (8001920 <fram_update_rms+0x108>)
 8001910:	f7ff fc74 	bl	80011fc <log_message>
 8001914:	e000      	b.n	8001918 <fram_update_rms+0x100>
        return;
 8001916:	bf00      	nop
    }
}
 8001918:	3720      	adds	r7, #32
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	0802393c 	.word	0x0802393c

08001924 <get_node_index>:

uint8_t get_node_index(const char *msg)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
    if (strstr(msg, "nucleo-01")) return 11;
 800192c:	490f      	ldr	r1, [pc, #60]	@ (800196c <get_node_index+0x48>)
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f01d fe7d 	bl	801f62e <strstr>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <get_node_index+0x1a>
 800193a:	230b      	movs	r3, #11
 800193c:	e012      	b.n	8001964 <get_node_index+0x40>
    if (strstr(msg, "nucleo-14")) return 12;
 800193e:	490c      	ldr	r1, [pc, #48]	@ (8001970 <get_node_index+0x4c>)
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f01d fe74 	bl	801f62e <strstr>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <get_node_index+0x2c>
 800194c:	230c      	movs	r3, #12
 800194e:	e009      	b.n	8001964 <get_node_index+0x40>
    if (strstr(msg, "nucleo-08")) return 13;
 8001950:	4908      	ldr	r1, [pc, #32]	@ (8001974 <get_node_index+0x50>)
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f01d fe6b 	bl	801f62e <strstr>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <get_node_index+0x3e>
 800195e:	230d      	movs	r3, #13
 8001960:	e000      	b.n	8001964 <get_node_index+0x40>
    return 14; // inconnu
 8001962:	230e      	movs	r3, #14
}
 8001964:	4618      	mov	r0, r3
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	08023984 	.word	0x08023984
 8001970:	08023990 	.word	0x08023990
 8001974:	0802399c 	.word	0x0802399c

08001978 <rms_magnitude>:
float rms_magnitude(float x, float y, float z)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b088      	sub	sp, #32
 800197c:	af00      	add	r7, sp, #0
 800197e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001982:	edc7 0a02 	vstr	s1, [r7, #8]
 8001986:	ed87 1a01 	vstr	s2, [r7, #4]
    float ax = fabsf(x);
 800198a:	edd7 7a03 	vldr	s15, [r7, #12]
 800198e:	eef0 7ae7 	vabs.f32	s15, s15
 8001992:	edc7 7a07 	vstr	s15, [r7, #28]
    float ay = fabsf(y);
 8001996:	edd7 7a02 	vldr	s15, [r7, #8]
 800199a:	eef0 7ae7 	vabs.f32	s15, s15
 800199e:	edc7 7a06 	vstr	s15, [r7, #24]
    float az = fabsf(z);
 80019a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80019a6:	eef0 7ae7 	vabs.f32	s15, s15
 80019aa:	edc7 7a05 	vstr	s15, [r7, #20]
    return fmaxf(ax, fmaxf(ay, az));
 80019ae:	edd7 0a05 	vldr	s1, [r7, #20]
 80019b2:	ed97 0a06 	vldr	s0, [r7, #24]
 80019b6:	f021 fd6b 	bl	8023490 <fmaxf>
 80019ba:	eef0 7a40 	vmov.f32	s15, s0
 80019be:	eef0 0a67 	vmov.f32	s1, s15
 80019c2:	ed97 0a07 	vldr	s0, [r7, #28]
 80019c6:	f021 fd63 	bl	8023490 <fmaxf>
 80019ca:	eef0 7a40 	vmov.f32	s15, s0
}
 80019ce:	eeb0 0a67 	vmov.f32	s0, s15
 80019d2:	3720      	adds	r7, #32
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <fram_update_top10>:
void fram_update_top10(float new_x, float new_y, float new_z, RTC_extern *t)
{
 80019d8:	b5b0      	push	{r4, r5, r7, lr}
 80019da:	b0a2      	sub	sp, #136	@ 0x88
 80019dc:	af08      	add	r7, sp, #32
 80019de:	ed87 0a03 	vstr	s0, [r7, #12]
 80019e2:	edc7 0a02 	vstr	s1, [r7, #8]
 80019e6:	ed87 1a01 	vstr	s2, [r7, #4]
 80019ea:	6038      	str	r0, [r7, #0]
    FramRMS_t node;
    FramRMS_t weakest;
    uint8_t weakest_idx = 0;
 80019ec:	2300      	movs	r3, #0
 80019ee:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    bool found_empty = false;
 80019f2:	2300      	movs	r3, #0
 80019f4:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

    float new_mag = rms_magnitude(new_x, new_y, new_z);
 80019f8:	ed97 1a01 	vldr	s2, [r7, #4]
 80019fc:	edd7 0a02 	vldr	s1, [r7, #8]
 8001a00:	ed97 0a03 	vldr	s0, [r7, #12]
 8001a04:	f7ff ffb8 	bl	8001978 <rms_magnitude>
 8001a08:	ed87 0a16 	vstr	s0, [r7, #88]	@ 0x58
    float weakest_mag = 1e9f;
 8001a0c:	4b5b      	ldr	r3, [pc, #364]	@ (8001b7c <fram_update_top10+0x1a4>)
 8001a0e:	663b      	str	r3, [r7, #96]	@ 0x60

    for (uint8_t i = 0; i < 10; i++)
 8001a10:	2300      	movs	r3, #0
 8001a12:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8001a16:	e059      	b.n	8001acc <fram_update_top10+0xf4>
    {
        uint16_t addr = FRAM_BASE_ADDR + i * FRAM_NODE_SIZE;
 8001a18:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	461a      	mov	r2, r3
 8001a20:	0092      	lsls	r2, r2, #2
 8001a22:	4413      	add	r3, r2
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
        FRAM_Read(addr, (uint8_t*)&node, sizeof(FramRMS_t));
 8001a2a:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001a2e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001a32:	2214      	movs	r2, #20
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff fe0d 	bl	8001654 <FRAM_Read>

        /* Case entrée vide (supposée à 0) */
        if (node.rms_x == 0 && node.rms_y == 0 && node.rms_z == 0)
 8001a3a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001a3e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a46:	d115      	bne.n	8001a74 <fram_update_top10+0x9c>
 8001a48:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001a4c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a54:	d10e      	bne.n	8001a74 <fram_update_top10+0x9c>
 8001a56:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001a5a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a62:	d107      	bne.n	8001a74 <fram_update_top10+0x9c>
        {
            weakest_idx = i;
 8001a64:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001a68:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            found_empty = true;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
            break;
 8001a72:	e02f      	b.n	8001ad4 <fram_update_top10+0xfc>
        }

        float mag = rms_magnitude(node.rms_x, node.rms_y, node.rms_z);
 8001a74:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001a78:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001a7c:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8001a80:	eeb0 1a66 	vmov.f32	s2, s13
 8001a84:	eef0 0a47 	vmov.f32	s1, s14
 8001a88:	eeb0 0a67 	vmov.f32	s0, s15
 8001a8c:	f7ff ff74 	bl	8001978 <rms_magnitude>
 8001a90:	ed87 0a14 	vstr	s0, [r7, #80]	@ 0x50
        if (mag < weakest_mag)
 8001a94:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001a98:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001a9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa4:	d50d      	bpl.n	8001ac2 <fram_update_top10+0xea>
        {
            weakest_mag = mag;
 8001aa6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001aa8:	663b      	str	r3, [r7, #96]	@ 0x60
            weakest_idx = i;
 8001aaa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001aae:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            weakest = node;
 8001ab2:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8001ab6:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 8001aba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001abc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001abe:	682b      	ldr	r3, [r5, #0]
 8001ac0:	6023      	str	r3, [r4, #0]
    for (uint8_t i = 0; i < 10; i++)
 8001ac2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8001acc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001ad0:	2b09      	cmp	r3, #9
 8001ad2:	d9a1      	bls.n	8001a18 <fram_update_top10+0x40>
        }
    }

    if (found_empty || new_mag > weakest_mag)
 8001ad4:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d109      	bne.n	8001af0 <fram_update_top10+0x118>
 8001adc:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001ae0:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001ae4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aec:	dc00      	bgt.n	8001af0 <fram_update_top10+0x118>
        log_message("[FRAM] TOP10 update idx=%d X=%.3f Y=%.3f Z=%.3f @ %02u:%02u:%02u\r\n",
                    weakest_idx,
                    new_x, new_y, new_z,
                    t->hours, t->minutes, t->seconds);
    }
}
 8001aee:	e041      	b.n	8001b74 <fram_update_top10+0x19c>
        newNode.rms_x = new_x;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	613b      	str	r3, [r7, #16]
        newNode.rms_y = new_y;
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	617b      	str	r3, [r7, #20]
        newNode.rms_z = new_z;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	61bb      	str	r3, [r7, #24]
        newNode.time  = *t;
 8001afc:	683a      	ldr	r2, [r7, #0]
 8001afe:	f107 031c 	add.w	r3, r7, #28
 8001b02:	6810      	ldr	r0, [r2, #0]
 8001b04:	6018      	str	r0, [r3, #0]
 8001b06:	8891      	ldrh	r1, [r2, #4]
 8001b08:	7992      	ldrb	r2, [r2, #6]
 8001b0a:	8099      	strh	r1, [r3, #4]
 8001b0c:	719a      	strb	r2, [r3, #6]
        uint16_t addr = FRAM_BASE_ADDR + weakest_idx * FRAM_NODE_SIZE;
 8001b0e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	461a      	mov	r2, r3
 8001b16:	0092      	lsls	r2, r2, #2
 8001b18:	4413      	add	r3, r2
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        FRAM_Write(addr, (uint8_t*)&newNode, sizeof(FramRMS_t));
 8001b20:	f107 0110 	add.w	r1, r7, #16
 8001b24:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001b28:	2214      	movs	r2, #20
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff fd48 	bl	80015c0 <FRAM_Write>
        log_message("[FRAM] TOP10 update idx=%d X=%.3f Y=%.3f Z=%.3f @ %02u:%02u:%02u\r\n",
 8001b30:	f897 1067 	ldrb.w	r1, [r7, #103]	@ 0x67
 8001b34:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b38:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8001b3c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b40:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b44:	edd7 6a01 	vldr	s13, [r7, #4]
 8001b48:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
                    t->hours, t->minutes, t->seconds);
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	791b      	ldrb	r3, [r3, #4]
        log_message("[FRAM] TOP10 update idx=%d X=%.3f Y=%.3f Z=%.3f @ %02u:%02u:%02u\r\n",
 8001b50:	461a      	mov	r2, r3
                    t->hours, t->minutes, t->seconds);
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	795b      	ldrb	r3, [r3, #5]
        log_message("[FRAM] TOP10 update idx=%d X=%.3f Y=%.3f Z=%.3f @ %02u:%02u:%02u\r\n",
 8001b56:	4618      	mov	r0, r3
                    t->hours, t->minutes, t->seconds);
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	799b      	ldrb	r3, [r3, #6]
        log_message("[FRAM] TOP10 update idx=%d X=%.3f Y=%.3f Z=%.3f @ %02u:%02u:%02u\r\n",
 8001b5c:	9306      	str	r3, [sp, #24]
 8001b5e:	9005      	str	r0, [sp, #20]
 8001b60:	9204      	str	r2, [sp, #16]
 8001b62:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001b66:	ed8d 7b00 	vstr	d7, [sp]
 8001b6a:	ec53 2b15 	vmov	r2, r3, d5
 8001b6e:	4804      	ldr	r0, [pc, #16]	@ (8001b80 <fram_update_top10+0x1a8>)
 8001b70:	f7ff fb44 	bl	80011fc <log_message>
}
 8001b74:	bf00      	nop
 8001b76:	3768      	adds	r7, #104	@ 0x68
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bdb0      	pop	{r4, r5, r7, pc}
 8001b7c:	4e6e6b28 	.word	0x4e6e6b28
 8001b80:	080239a8 	.word	0x080239a8

08001b84 <RTC_ReadTime>:

HAL_StatusTypeDef RTC_ReadTime(RTC_extern *rtc)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b088      	sub	sp, #32
 8001b88:	af02      	add	r7, sp, #8
 8001b8a:	6078      	str	r0, [r7, #4]
    uint8_t buffer[7];   // seconds + minutes
    uint8_t start_addr = 0x00;  // seconds register
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	73fb      	strb	r3, [r7, #15]

    if(HAL_I2C_Master_Transmit(&hi2c1, BQ32000_ADDRESS, &start_addr, 1, HAL_MAX_DELAY) != HAL_OK)
 8001b90:	f107 020f 	add.w	r2, r7, #15
 8001b94:	f04f 33ff 	mov.w	r3, #4294967295
 8001b98:	9300      	str	r3, [sp, #0]
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	21d0      	movs	r1, #208	@ 0xd0
 8001b9e:	4830      	ldr	r0, [pc, #192]	@ (8001c60 <RTC_ReadTime+0xdc>)
 8001ba0:	f004 fb22 	bl	80061e8 <HAL_I2C_Master_Transmit>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <RTC_ReadTime+0x2a>
        return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e053      	b.n	8001c56 <RTC_ReadTime+0xd2>

    if(HAL_I2C_Master_Receive(&hi2c1, BQ32000_ADDRESS, buffer, 7, HAL_MAX_DELAY) != HAL_OK)
 8001bae:	f107 0210 	add.w	r2, r7, #16
 8001bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb6:	9300      	str	r3, [sp, #0]
 8001bb8:	2307      	movs	r3, #7
 8001bba:	21d0      	movs	r1, #208	@ 0xd0
 8001bbc:	4828      	ldr	r0, [pc, #160]	@ (8001c60 <RTC_ReadTime+0xdc>)
 8001bbe:	f004 fc2b 	bl	8006418 <HAL_I2C_Master_Receive>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <RTC_ReadTime+0x48>
        return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e044      	b.n	8001c56 <RTC_ReadTime+0xd2>

    rtc->seconds = BCD_to_DEC(buffer[0] & 0x7F);
 8001bcc:	7c3b      	ldrb	r3, [r7, #16]
 8001bce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f000 fa52 	bl	800207c <BCD_to_DEC>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	b2da      	uxtb	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	719a      	strb	r2, [r3, #6]
    rtc->minutes = BCD_to_DEC(buffer[1] & 0x7F);
 8001be0:	7c7b      	ldrb	r3, [r7, #17]
 8001be2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001be6:	4618      	mov	r0, r3
 8001be8:	f000 fa48 	bl	800207c <BCD_to_DEC>
 8001bec:	4603      	mov	r3, r0
 8001bee:	b2da      	uxtb	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	715a      	strb	r2, [r3, #5]
    rtc->hours   = BCD_to_DEC(buffer[2] & 0x3F);
 8001bf4:	7cbb      	ldrb	r3, [r7, #18]
 8001bf6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f000 fa3e 	bl	800207c <BCD_to_DEC>
 8001c00:	4603      	mov	r3, r0
 8001c02:	b2da      	uxtb	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	711a      	strb	r2, [r3, #4]
    rtc->day     = BCD_to_DEC(buffer[3] & 0x07);
 8001c08:	7cfb      	ldrb	r3, [r7, #19]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f000 fa34 	bl	800207c <BCD_to_DEC>
 8001c14:	4603      	mov	r3, r0
 8001c16:	b2da      	uxtb	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	70da      	strb	r2, [r3, #3]
    rtc->date    = BCD_to_DEC(buffer[4] & 0x3F);
 8001c1c:	7d3b      	ldrb	r3, [r7, #20]
 8001c1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c22:	4618      	mov	r0, r3
 8001c24:	f000 fa2a 	bl	800207c <BCD_to_DEC>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	b2da      	uxtb	r2, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	709a      	strb	r2, [r3, #2]
    rtc->month   = BCD_to_DEC(buffer[5] & 0x1F);
 8001c30:	7d7b      	ldrb	r3, [r7, #21]
 8001c32:	f003 031f 	and.w	r3, r3, #31
 8001c36:	4618      	mov	r0, r3
 8001c38:	f000 fa20 	bl	800207c <BCD_to_DEC>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	b2da      	uxtb	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	705a      	strb	r2, [r3, #1]
    rtc->year    = BCD_to_DEC(buffer[6]);
 8001c44:	7dbb      	ldrb	r3, [r7, #22]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f000 fa18 	bl	800207c <BCD_to_DEC>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	b2da      	uxtb	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	701a      	strb	r2, [r3, #0]

    return HAL_OK;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3718      	adds	r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	200014c4 	.word	0x200014c4

08001c64 <RTC_SetTime>:

HAL_StatusTypeDef RTC_SetTime(RTC_extern rtc)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af02      	add	r7, sp, #8
 8001c6a:	463b      	mov	r3, r7
 8001c6c:	e883 0003 	stmia.w	r3, {r0, r1}
    uint8_t data[8];

    data[0] = 0x00;  // start register
 8001c70:	2300      	movs	r3, #0
 8001c72:	723b      	strb	r3, [r7, #8]
    data[1] = DEC_to_BCD(rtc.seconds);  // seconds
 8001c74:	79bb      	ldrb	r3, [r7, #6]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f000 fa1a 	bl	80020b0 <DEC_to_BCD>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	727b      	strb	r3, [r7, #9]
    data[2] = DEC_to_BCD(rtc.minutes);  // minutes
 8001c82:	797b      	ldrb	r3, [r7, #5]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f000 fa13 	bl	80020b0 <DEC_to_BCD>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	72bb      	strb	r3, [r7, #10]
    data[3] = DEC_to_BCD(rtc.hours);    // hours
 8001c90:	793b      	ldrb	r3, [r7, #4]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f000 fa0c 	bl	80020b0 <DEC_to_BCD>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	72fb      	strb	r3, [r7, #11]
    data[4] = DEC_to_BCD(rtc.day);         // 1–7
 8001c9e:	78fb      	ldrb	r3, [r7, #3]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f000 fa05 	bl	80020b0 <DEC_to_BCD>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	733b      	strb	r3, [r7, #12]
    data[5] = DEC_to_BCD(rtc.date);        // 1–31
 8001cac:	78bb      	ldrb	r3, [r7, #2]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f000 f9fe 	bl	80020b0 <DEC_to_BCD>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	737b      	strb	r3, [r7, #13]
    data[6] = DEC_to_BCD(rtc.month);       // 1–12
 8001cba:	787b      	ldrb	r3, [r7, #1]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f000 f9f7 	bl	80020b0 <DEC_to_BCD>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	73bb      	strb	r3, [r7, #14]
    data[7] = DEC_to_BCD(rtc.year);        // 0–99
 8001cc8:	783b      	ldrb	r3, [r7, #0]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f000 f9f0 	bl	80020b0 <DEC_to_BCD>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	73fb      	strb	r3, [r7, #15]

    if (HAL_I2C_Master_Transmit(&hi2c1, BQ32000_ADDRESS, data, 8, HAL_MAX_DELAY) != HAL_OK)
 8001cd6:	f107 0208 	add.w	r2, r7, #8
 8001cda:	f04f 33ff 	mov.w	r3, #4294967295
 8001cde:	9300      	str	r3, [sp, #0]
 8001ce0:	2308      	movs	r3, #8
 8001ce2:	21d0      	movs	r1, #208	@ 0xd0
 8001ce4:	4806      	ldr	r0, [pc, #24]	@ (8001d00 <RTC_SetTime+0x9c>)
 8001ce6:	f004 fa7f 	bl	80061e8 <HAL_I2C_Master_Transmit>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <RTC_SetTime+0x90>
        return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e000      	b.n	8001cf6 <RTC_SetTime+0x92>

    return HAL_OK;
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3710      	adds	r7, #16
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	200014c4 	.word	0x200014c4

08001d04 <rtc_get_timestamp>:

void rtc_get_timestamp(char *buffer, RTC_extern *rtc)
{
 8001d04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d06:	b08b      	sub	sp, #44	@ 0x2c
 8001d08:	af06      	add	r7, sp, #24
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
    if (!buffer || !rtc)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d021      	beq.n	8001d58 <rtc_get_timestamp+0x54>
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d01e      	beq.n	8001d58 <rtc_get_timestamp+0x54>
        return;
    uint8_t len = 32;
 8001d1a:	2320      	movs	r3, #32
 8001d1c:	73fb      	strb	r3, [r7, #15]
    snprintf(buffer, len,
 8001d1e:	7bf9      	ldrb	r1, [r7, #15]
             "20%02u-%02u-%02uT%02u:%02u:%02uZ",
             rtc->year,
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	781b      	ldrb	r3, [r3, #0]
    snprintf(buffer, len,
 8001d24:	461e      	mov	r6, r3
             rtc->month,
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	785b      	ldrb	r3, [r3, #1]
    snprintf(buffer, len,
 8001d2a:	461a      	mov	r2, r3
             rtc->date,
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	789b      	ldrb	r3, [r3, #2]
    snprintf(buffer, len,
 8001d30:	4618      	mov	r0, r3
             rtc->hours,
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	791b      	ldrb	r3, [r3, #4]
    snprintf(buffer, len,
 8001d36:	461c      	mov	r4, r3
             rtc->minutes,
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	795b      	ldrb	r3, [r3, #5]
    snprintf(buffer, len,
 8001d3c:	461d      	mov	r5, r3
             rtc->seconds);
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	799b      	ldrb	r3, [r3, #6]
    snprintf(buffer, len,
 8001d42:	9304      	str	r3, [sp, #16]
 8001d44:	9503      	str	r5, [sp, #12]
 8001d46:	9402      	str	r4, [sp, #8]
 8001d48:	9001      	str	r0, [sp, #4]
 8001d4a:	9200      	str	r2, [sp, #0]
 8001d4c:	4633      	mov	r3, r6
 8001d4e:	4a04      	ldr	r2, [pc, #16]	@ (8001d60 <rtc_get_timestamp+0x5c>)
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f01d fa7b 	bl	801f24c <sniprintf>
 8001d56:	e000      	b.n	8001d5a <rtc_get_timestamp+0x56>
        return;
 8001d58:	bf00      	nop

}
 8001d5a:	3714      	adds	r7, #20
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d60:	080239ec 	.word	0x080239ec

08001d64 <StartServerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServerTask */
void StartServerTask(void const * argument)
{
 8001d64:	b590      	push	{r4, r7, lr}
 8001d66:	f5ad 7d5d 	sub.w	sp, sp, #884	@ 0x374
 8001d6a:	af06      	add	r7, sp, #24
 8001d6c:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8001d70:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8001d74:	6018      	str	r0, [r3, #0]
	ip_addr_t client_ip;
	RTC_extern rtc;
	LWIP_UNUSED_ARG(argument);

	/* create a new TCP netconn */
	conn = netconn_new(NETCONN_TCP);
 8001d76:	2200      	movs	r2, #0
 8001d78:	2100      	movs	r1, #0
 8001d7a:	2010      	movs	r0, #16
 8001d7c:	f00c fdc6 	bl	800e90c <netconn_new_with_proto_and_callback>
 8001d80:	f8c7 0354 	str.w	r0, [r7, #852]	@ 0x354
	if (!conn) {
 8001d84:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d106      	bne.n	8001d9a <StartServerTask+0x36>
	    printf("netconn_new TCP failed\n");
 8001d8c:	489e      	ldr	r0, [pc, #632]	@ (8002008 <StartServerTask+0x2a4>)
 8001d8e:	f01d fa55 	bl	801f23c <puts>
	    vTaskDelete(NULL);
 8001d92:	2000      	movs	r0, #0
 8001d94:	f00b fa10 	bl	800d1b8 <vTaskDelete>
	    return;
 8001d98:	e131      	b.n	8001ffe <StartServerTask+0x29a>
	}

	err = netconn_bind(conn, IP_ADDR_ANY, TCP_SERVER_PORT);
 8001d9a:	f240 42d2 	movw	r2, #1234	@ 0x4d2
 8001d9e:	499b      	ldr	r1, [pc, #620]	@ (800200c <StartServerTask+0x2a8>)
 8001da0:	f8d7 0354 	ldr.w	r0, [r7, #852]	@ 0x354
 8001da4:	f00c fe6c 	bl	800ea80 <netconn_bind>
 8001da8:	4603      	mov	r3, r0
 8001daa:	f887 3353 	strb.w	r3, [r7, #851]	@ 0x353
	if (err != ERR_OK) {
 8001dae:	f997 3353 	ldrsb.w	r3, [r7, #851]	@ 0x353
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d00d      	beq.n	8001dd2 <StartServerTask+0x6e>
	    printf("netconn_bind TCP failed: %d\n", err);
 8001db6:	f997 3353 	ldrsb.w	r3, [r7, #851]	@ 0x353
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4894      	ldr	r0, [pc, #592]	@ (8002010 <StartServerTask+0x2ac>)
 8001dbe:	f01d f9d5 	bl	801f16c <iprintf>
	    netconn_delete(conn);
 8001dc2:	f8d7 0354 	ldr.w	r0, [r7, #852]	@ 0x354
 8001dc6:	f00c fe3f 	bl	800ea48 <netconn_delete>
	    vTaskDelete(NULL);
 8001dca:	2000      	movs	r0, #0
 8001dcc:	f00b f9f4 	bl	800d1b8 <vTaskDelete>
	    return;
 8001dd0:	e115      	b.n	8001ffe <StartServerTask+0x29a>
	}

	netconn_listen(conn);
 8001dd2:	21ff      	movs	r1, #255	@ 0xff
 8001dd4:	f8d7 0354 	ldr.w	r0, [r7, #852]	@ 0x354
 8001dd8:	f00c fec2 	bl	800eb60 <netconn_listen_with_backlog>
	printf("TCP server listening on port %d\n", TCP_SERVER_PORT);
 8001ddc:	f240 41d2 	movw	r1, #1234	@ 0x4d2
 8001de0:	488c      	ldr	r0, [pc, #560]	@ (8002014 <StartServerTask+0x2b0>)
 8001de2:	f01d f9c3 	bl	801f16c <iprintf>
    for (;;) {
        /* accept (blocking) but managed by netconn/tcpip thread */
        err = netconn_accept(conn, &newconn);
 8001de6:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001dea:	4619      	mov	r1, r3
 8001dec:	f8d7 0354 	ldr.w	r0, [r7, #852]	@ 0x354
 8001df0:	f00c fee2 	bl	800ebb8 <netconn_accept>
 8001df4:	4603      	mov	r3, r0
 8001df6:	f887 3353 	strb.w	r3, [r7, #851]	@ 0x353
        if (err == ERR_OK && newconn) {
 8001dfa:	f997 3353 	ldrsb.w	r3, [r7, #851]	@ 0x353
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	f040 80f9 	bne.w	8001ff6 <StartServerTask+0x292>
 8001e04:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	f000 80f4 	beq.w	8001ff6 <StartServerTask+0x292>
            //ip_addr_copy(client_ip, netconn_getpeer(newconn));
            printf("TCP connection accepted\n");
 8001e0e:	4882      	ldr	r0, [pc, #520]	@ (8002018 <StartServerTask+0x2b4>)
 8001e10:	f01d fa14 	bl	801f23c <puts>

	            /* set a recv timeout so we don't block forever */
            netconn_set_recvtimeout(newconn, 3000); /* ms */
 8001e14:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 8001e18:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001e1c:	61da      	str	r2, [r3, #28]

            while ((err = netconn_recv(newconn, &buf)) == ERR_OK) {
 8001e1e:	e0cd      	b.n	8001fbc <StartServerTask+0x258>
                do {
                    netbuf_data(buf, (void**)&data, &len);
 8001e20:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8001e24:	f207 322e 	addw	r2, r7, #814	@ 0x32e
 8001e28:	f507 714c 	add.w	r1, r7, #816	@ 0x330
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f00e ffed 	bl	8010e0c <netbuf_data>
                    if (len > 0) {
 8001e32:	f8b7 332e 	ldrh.w	r3, [r7, #814]	@ 0x32e
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	f000 80b2 	beq.w	8001fa0 <StartServerTask+0x23c>
                        /* assure null-terminated for strstr usage */
                        char msg[512];
                        size_t copylen = (len < sizeof(msg)-1) ? len : sizeof(msg)-1;
 8001e3c:	f8b7 332e 	ldrh.w	r3, [r7, #814]	@ 0x32e
 8001e40:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8001e44:	4293      	cmp	r3, r2
 8001e46:	bf28      	it	cs
 8001e48:	4613      	movcs	r3, r2
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
                        memcpy(msg, data, copylen);
 8001e50:	f8d7 1330 	ldr.w	r1, [r7, #816]	@ 0x330
 8001e54:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e58:	f8d7 234c 	ldr.w	r2, [r7, #844]	@ 0x34c
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f01d fd96 	bl	801f98e <memcpy>
                        msg[copylen] = '\0';
 8001e62:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8001e66:	f5a3 7213 	sub.w	r2, r3, #588	@ 0x24c
 8001e6a:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8001e6e:	4413      	add	r3, r2
 8001e70:	2200      	movs	r2, #0
 8001e72:	701a      	strb	r2, [r3, #0]
	                        /* debug print */
                        log_message("TCP recv: %s\n", msg);
 8001e74:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4868      	ldr	r0, [pc, #416]	@ (800201c <StartServerTask+0x2b8>)
 8001e7c:	f7ff f9be 	bl	80011fc <log_message>
                        osDelay(30);
 8001e80:	201e      	movs	r0, #30
 8001e82:	f009 fc82 	bl	800b78a <osDelay>
                        if (strstr(msg, "data_request")) {
 8001e86:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e8a:	4965      	ldr	r1, [pc, #404]	@ (8002020 <StartServerTask+0x2bc>)
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f01d fbce 	bl	801f62e <strstr>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d041      	beq.n	8001f1c <StartServerTask+0x1b8>
                            char txbuf[256];
                            float ax = rmsX;
 8001e98:	4b62      	ldr	r3, [pc, #392]	@ (8002024 <StartServerTask+0x2c0>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f8c7 3344 	str.w	r3, [r7, #836]	@ 0x344
                            float ay = rmsY;
 8001ea0:	4b61      	ldr	r3, [pc, #388]	@ (8002028 <StartServerTask+0x2c4>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
                            float az = rmsZ;
 8001ea8:	4b60      	ldr	r3, [pc, #384]	@ (800202c <StartServerTask+0x2c8>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
                            RTC_ReadTime(&rtc);
 8001eb0:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7ff fe65 	bl	8001b84 <RTC_ReadTime>
                            rtc_get_timestamp(ts, &rtc);
 8001eba:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	485b      	ldr	r0, [pc, #364]	@ (8002030 <StartServerTask+0x2cc>)
 8001ec2:	f7ff ff1f 	bl	8001d04 <rtc_get_timestamp>
                            snprintf(txbuf, sizeof(txbuf),
 8001ec6:	edd7 7ad1 	vldr	s15, [r7, #836]	@ 0x344
 8001eca:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001ece:	edd7 6ad0 	vldr	s13, [r7, #832]	@ 0x340
 8001ed2:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001ed6:	edd7 5acf 	vldr	s11, [r7, #828]	@ 0x33c
 8001eda:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8001ede:	f107 000c 	add.w	r0, r7, #12
 8001ee2:	ed8d 5b04 	vstr	d5, [sp, #16]
 8001ee6:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001eea:	ed8d 7b00 	vstr	d7, [sp]
 8001eee:	4b50      	ldr	r3, [pc, #320]	@ (8002030 <StartServerTask+0x2cc>)
 8001ef0:	4a50      	ldr	r2, [pc, #320]	@ (8002034 <StartServerTask+0x2d0>)
 8001ef2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ef6:	f01d f9a9 	bl	801f24c <sniprintf>
                                     "\"id\":\"nucleo-01\","
                                     "\"timestamp\":\"%s\","
                                     "\"acceleration\":{\"x\":%.3f,\"y\":%.3f,\"z\":%.3f},"
                                     "\"status\":\"normal\"}",
									 ts,ax, ay, az);
                            netconn_write(newconn, txbuf, strlen(txbuf), NETCONN_COPY);
 8001efa:	f8d7 4338 	ldr.w	r4, [r7, #824]	@ 0x338
 8001efe:	f107 030c 	add.w	r3, r7, #12
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7fe f9fc 	bl	8000300 <strlen>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	f107 010c 	add.w	r1, r7, #12
 8001f0e:	2300      	movs	r3, #0
 8001f10:	9300      	str	r3, [sp, #0]
 8001f12:	2301      	movs	r3, #1
 8001f14:	4620      	mov	r0, r4
 8001f16:	f00d f8ed 	bl	800f0f4 <netconn_write_partly>
 8001f1a:	e041      	b.n	8001fa0 <StartServerTask+0x23c>
                        }/* -------- DATA RESPONSE -------- */
                        else if (strstr(msg, "data"))
 8001f1c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001f20:	4945      	ldr	r1, [pc, #276]	@ (8002038 <StartServerTask+0x2d4>)
 8001f22:	4618      	mov	r0, r3
 8001f24:	f01d fb83 	bl	801f62e <strstr>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d038      	beq.n	8001fa0 <StartServerTask+0x23c>
                        {
                        	FramRMS_t recep;
                            if (extract_data(msg, &recep))
 8001f2e:	f507 7243 	add.w	r2, r7, #780	@ 0x30c
 8001f32:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001f36:	4611      	mov	r1, r2
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff fbc3 	bl	80016c4 <extract_data>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d02a      	beq.n	8001f9a <StartServerTask+0x236>
                            {
                                uint8_t node = get_node_index(msg);
 8001f44:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f7ff fceb 	bl	8001924 <get_node_index>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	f887 334b 	strb.w	r3, [r7, #843]	@ 0x34b

                                fram_update_rms(node, &recep);
 8001f54:	f897 334b 	ldrb.w	r3, [r7, #843]	@ 0x34b
 8001f58:	f507 7243 	add.w	r2, r7, #780	@ 0x30c
 8001f5c:	4611      	mov	r1, r2
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7ff fc5a 	bl	8001818 <fram_update_rms>

                                log_message("[SERVER] RMS received from node %d : X=%.3f Y=%.3f Z=%.3f\r\n",
 8001f64:	f897 134b 	ldrb.w	r1, [r7, #843]	@ 0x34b
                                            node, recep.rms_x, recep.rms_y, recep.rms_z);
 8001f68:	edd7 7ac3 	vldr	s15, [r7, #780]	@ 0x30c
                                log_message("[SERVER] RMS received from node %d : X=%.3f Y=%.3f Z=%.3f\r\n",
 8001f6c:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
                                            node, recep.rms_x, recep.rms_y, recep.rms_z);
 8001f70:	edd7 7ac4 	vldr	s15, [r7, #784]	@ 0x310
                                log_message("[SERVER] RMS received from node %d : X=%.3f Y=%.3f Z=%.3f\r\n",
 8001f74:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                                            node, recep.rms_x, recep.rms_y, recep.rms_z);
 8001f78:	edd7 6ac5 	vldr	s13, [r7, #788]	@ 0x314
                                log_message("[SERVER] RMS received from node %d : X=%.3f Y=%.3f Z=%.3f\r\n",
 8001f7c:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001f80:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001f84:	ed8d 7b00 	vstr	d7, [sp]
 8001f88:	ec53 2b15 	vmov	r2, r3, d5
 8001f8c:	482b      	ldr	r0, [pc, #172]	@ (800203c <StartServerTask+0x2d8>)
 8001f8e:	f7ff f935 	bl	80011fc <log_message>
                                osDelay(15);
 8001f92:	200f      	movs	r0, #15
 8001f94:	f009 fbf9 	bl	800b78a <osDelay>
 8001f98:	e002      	b.n	8001fa0 <StartServerTask+0x23c>
                            }
                            else
                            {
                                log_message("[SERVER] Invalid data_response format\r\n");
 8001f9a:	4829      	ldr	r0, [pc, #164]	@ (8002040 <StartServerTask+0x2dc>)
 8001f9c:	f7ff f92e 	bl	80011fc <log_message>
                            }
                        }


                    }
                } while (netbuf_next(buf) >= 0);
 8001fa0:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f00e ff7b 	bl	8010ea0 <netbuf_next>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	f6bf af37 	bge.w	8001e20 <StartServerTask+0xbc>
                netbuf_delete(buf);
 8001fb2:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f00e ff08 	bl	8010dcc <netbuf_delete>
            while ((err = netconn_recv(newconn, &buf)) == ERR_OK) {
 8001fbc:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 8001fc0:	f507 724d 	add.w	r2, r7, #820	@ 0x334
 8001fc4:	4611      	mov	r1, r2
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f00d f81a 	bl	800f000 <netconn_recv>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	f887 3353 	strb.w	r3, [r7, #851]	@ 0x353
 8001fd2:	f997 3353 	ldrsb.w	r3, [r7, #851]	@ 0x353
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	f43f af22 	beq.w	8001e20 <StartServerTask+0xbc>
            }

            /* close connection */
            netconn_close(newconn);
 8001fdc:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f00d f989 	bl	800f2f8 <netconn_close>
            netconn_delete(newconn);
 8001fe6:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 8001fea:	4618      	mov	r0, r3
 8001fec:	f00c fd2c 	bl	800ea48 <netconn_delete>
            printf("TCP connection closed\n");
 8001ff0:	4814      	ldr	r0, [pc, #80]	@ (8002044 <StartServerTask+0x2e0>)
 8001ff2:	f01d f923 	bl	801f23c <puts>
        }
        /* small delay to yield */
        osDelay(10);
 8001ff6:	200a      	movs	r0, #10
 8001ff8:	f009 fbc7 	bl	800b78a <osDelay>
        err = netconn_accept(conn, &newconn);
 8001ffc:	e6f3      	b.n	8001de6 <StartServerTask+0x82>
    }
  /* USER CODE END StartServerTask */
}
 8001ffe:	f507 7757 	add.w	r7, r7, #860	@ 0x35c
 8002002:	46bd      	mov	sp, r7
 8002004:	bd90      	pop	{r4, r7, pc}
 8002006:	bf00      	nop
 8002008:	08023a10 	.word	0x08023a10
 800200c:	080276bc 	.word	0x080276bc
 8002010:	08023a28 	.word	0x08023a28
 8002014:	08023a48 	.word	0x08023a48
 8002018:	08023a6c 	.word	0x08023a6c
 800201c:	08023a84 	.word	0x08023a84
 8002020:	08023a94 	.word	0x08023a94
 8002024:	20001d8c 	.word	0x20001d8c
 8002028:	20001d90 	.word	0x20001d90
 800202c:	20001d94 	.word	0x20001d94
 8002030:	20001d98 	.word	0x20001d98
 8002034:	08023aa4 	.word	0x08023aa4
 8002038:	08023b20 	.word	0x08023b20
 800203c:	08023b28 	.word	0x08023b28
 8002040:	08023b64 	.word	0x08023b64
 8002044:	08023b8c 	.word	0x08023b8c

08002048 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	4a07      	ldr	r2, [pc, #28]	@ (8002074 <vApplicationGetIdleTaskMemory+0x2c>)
 8002058:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	4a06      	ldr	r2, [pc, #24]	@ (8002078 <vApplicationGetIdleTaskMemory+0x30>)
 800205e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002066:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002068:	bf00      	nop
 800206a:	3714      	adds	r7, #20
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	2000036c 	.word	0x2000036c
 8002078:	2000041c 	.word	0x2000041c

0800207c <BCD_to_DEC>:
void StartADCTask(void const * argument);
void StartServerBroadcastTask(void const * argument);
void StartRTCTask(void const * argument);

/* USER CODE BEGIN PFP */
uint8_t BCD_to_DEC(uint8_t val){
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	4603      	mov	r3, r0
 8002084:	71fb      	strb	r3, [r7, #7]
    return (val >> 4) * 10 + (val & 0x0F);
 8002086:	79fb      	ldrb	r3, [r7, #7]
 8002088:	091b      	lsrs	r3, r3, #4
 800208a:	b2db      	uxtb	r3, r3
 800208c:	461a      	mov	r2, r3
 800208e:	0092      	lsls	r2, r2, #2
 8002090:	4413      	add	r3, r2
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	b2da      	uxtb	r2, r3
 8002096:	79fb      	ldrb	r3, [r7, #7]
 8002098:	f003 030f 	and.w	r3, r3, #15
 800209c:	b2db      	uxtb	r3, r3
 800209e:	4413      	add	r3, r2
 80020a0:	b2db      	uxtb	r3, r3
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	370c      	adds	r7, #12
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
	...

080020b0 <DEC_to_BCD>:

uint8_t DEC_to_BCD(uint8_t val){
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	71fb      	strb	r3, [r7, #7]
    return ((val / 10) << 4) | (val % 10);
 80020ba:	79fb      	ldrb	r3, [r7, #7]
 80020bc:	4a0e      	ldr	r2, [pc, #56]	@ (80020f8 <DEC_to_BCD+0x48>)
 80020be:	fba2 2303 	umull	r2, r3, r2, r3
 80020c2:	08db      	lsrs	r3, r3, #3
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	b25b      	sxtb	r3, r3
 80020c8:	011b      	lsls	r3, r3, #4
 80020ca:	b258      	sxtb	r0, r3
 80020cc:	79fa      	ldrb	r2, [r7, #7]
 80020ce:	4b0a      	ldr	r3, [pc, #40]	@ (80020f8 <DEC_to_BCD+0x48>)
 80020d0:	fba3 1302 	umull	r1, r3, r3, r2
 80020d4:	08d9      	lsrs	r1, r3, #3
 80020d6:	460b      	mov	r3, r1
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	440b      	add	r3, r1
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	b25b      	sxtb	r3, r3
 80020e4:	4303      	orrs	r3, r0
 80020e6:	b25b      	sxtb	r3, r3
 80020e8:	b2db      	uxtb	r3, r3
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	cccccccd 	.word	0xcccccccd

080020fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020fc:	b5b0      	push	{r4, r5, r7, lr}
 80020fe:	b0d0      	sub	sp, #320	@ 0x140
 8002100:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002102:	f001 fa7b 	bl	80035fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002106:	f000 f947 	bl	8002398 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800210a:	f000 fb97 	bl	800283c <MX_GPIO_Init>
  MX_DMA_Init();
 800210e:	f000 fb77 	bl	8002800 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8002112:	f000 fb45 	bl	80027a0 <MX_USART3_UART_Init>
  MX_RTC_Init();
 8002116:	f000 fa5d 	bl	80025d4 <MX_RTC_Init>
  MX_ADC1_Init();
 800211a:	f000 f9ad 	bl	8002478 <MX_ADC1_Init>
  MX_TIM2_Init();
 800211e:	f000 faf1 	bl	8002704 <MX_TIM2_Init>
  MX_I2C1_Init();
 8002122:	f000 fa17 	bl	8002554 <MX_I2C1_Init>
  MX_SPI2_Init();
 8002126:	f000 faaf 	bl	8002688 <MX_SPI2_Init>
  log_message("FRAM TEST BYTE: TX=0x%02X RX=0x%02X\r\n", tx, rx);
  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of uartMutex */
  osMutexDef(uartMutex);
 800212a:	2300      	movs	r3, #0
 800212c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002130:	2300      	movs	r3, #0
 8002132:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
  uartMutexHandle = osMutexCreate(osMutex(uartMutex));
 8002136:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800213a:	4618      	mov	r0, r3
 800213c:	f009 fb39 	bl	800b7b2 <osMutexCreate>
 8002140:	4603      	mov	r3, r0
 8002142:	4a7c      	ldr	r2, [pc, #496]	@ (8002334 <main+0x238>)
 8002144:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of SemaphoreMaster */
  osSemaphoreDef(SemaphoreMaster);
 8002146:	2300      	movs	r3, #0
 8002148:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800214c:	2300      	movs	r3, #0
 800214e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  SemaphoreMasterHandle = osSemaphoreCreate(osSemaphore(SemaphoreMaster), 1);
 8002152:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8002156:	2101      	movs	r1, #1
 8002158:	4618      	mov	r0, r3
 800215a:	f009 fbc7 	bl	800b8ec <osSemaphoreCreate>
 800215e:	4603      	mov	r3, r0
 8002160:	4a75      	ldr	r2, [pc, #468]	@ (8002338 <main+0x23c>)
 8002162:	6013      	str	r3, [r2, #0]

  /* definition and creation of adcSemaphore */
  osSemaphoreDef(adcSemaphore);
 8002164:	2300      	movs	r3, #0
 8002166:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800216a:	2300      	movs	r3, #0
 800216c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  adcSemaphoreHandle = osSemaphoreCreate(osSemaphore(adcSemaphore), 1);
 8002170:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8002174:	2101      	movs	r1, #1
 8002176:	4618      	mov	r0, r3
 8002178:	f009 fbb8 	bl	800b8ec <osSemaphoreCreate>
 800217c:	4603      	mov	r3, r0
 800217e:	4a6f      	ldr	r2, [pc, #444]	@ (800233c <main+0x240>)
 8002180:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of messageQueue */
  osMessageQDef(messageQueue, 128, uint32_t);
 8002182:	4b6f      	ldr	r3, [pc, #444]	@ (8002340 <main+0x244>)
 8002184:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 8002188:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800218a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  messageQueueHandle = osMessageCreate(osMessageQ(messageQueue), NULL);
 800218e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002192:	2100      	movs	r1, #0
 8002194:	4618      	mov	r0, r3
 8002196:	f009 fc72 	bl	800ba7e <osMessageCreate>
 800219a:	4603      	mov	r3, r0
 800219c:	4a69      	ldr	r2, [pc, #420]	@ (8002344 <main+0x248>)
 800219e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh, 0, 1024);
 80021a0:	4b69      	ldr	r3, [pc, #420]	@ (8002348 <main+0x24c>)
 80021a2:	f107 04fc 	add.w	r4, r7, #252	@ 0xfc
 80021a6:	461d      	mov	r5, r3
 80021a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021ac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80021b4:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80021b8:	2100      	movs	r1, #0
 80021ba:	4618      	mov	r0, r3
 80021bc:	f009 fa8d 	bl	800b6da <osThreadCreate>
 80021c0:	4603      	mov	r3, r0
 80021c2:	4a62      	ldr	r2, [pc, #392]	@ (800234c <main+0x250>)
 80021c4:	6013      	str	r3, [r2, #0]

  /* definition and creation of logMessageTask */
  osThreadDef(logMessageTask, LogMessageTask, osPriorityAboveNormal, 0, 1024);
 80021c6:	4b62      	ldr	r3, [pc, #392]	@ (8002350 <main+0x254>)
 80021c8:	f107 04e0 	add.w	r4, r7, #224	@ 0xe0
 80021cc:	461d      	mov	r5, r3
 80021ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021d2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021d6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  logMessageTaskHandle = osThreadCreate(osThread(logMessageTask), NULL);
 80021da:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80021de:	2100      	movs	r1, #0
 80021e0:	4618      	mov	r0, r3
 80021e2:	f009 fa7a 	bl	800b6da <osThreadCreate>
 80021e6:	4603      	mov	r3, r0
 80021e8:	4a5a      	ldr	r2, [pc, #360]	@ (8002354 <main+0x258>)
 80021ea:	6013      	str	r3, [r2, #0]

  /* definition and creation of clientTask */
  osThreadDef(clientTask, StartClientTask, osPriorityNormal, 0, 4096);
 80021ec:	4b5a      	ldr	r3, [pc, #360]	@ (8002358 <main+0x25c>)
 80021ee:	f107 04c4 	add.w	r4, r7, #196	@ 0xc4
 80021f2:	461d      	mov	r5, r3
 80021f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  clientTaskHandle = osThreadCreate(osThread(clientTask), NULL);
 8002200:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8002204:	2100      	movs	r1, #0
 8002206:	4618      	mov	r0, r3
 8002208:	f009 fa67 	bl	800b6da <osThreadCreate>
 800220c:	4603      	mov	r3, r0
 800220e:	4a53      	ldr	r2, [pc, #332]	@ (800235c <main+0x260>)
 8002210:	6013      	str	r3, [r2, #0]

  /* definition and creation of serverTask */
  osThreadDef(serverTask, StartServerTask, osPriorityAboveNormal, 0, 4096);
 8002212:	4b53      	ldr	r3, [pc, #332]	@ (8002360 <main+0x264>)
 8002214:	f107 04a8 	add.w	r4, r7, #168	@ 0xa8
 8002218:	461d      	mov	r5, r3
 800221a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800221c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800221e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002222:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  serverTaskHandle = osThreadCreate(osThread(serverTask), NULL);
 8002226:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800222a:	2100      	movs	r1, #0
 800222c:	4618      	mov	r0, r3
 800222e:	f009 fa54 	bl	800b6da <osThreadCreate>
 8002232:	4603      	mov	r3, r0
 8002234:	4a4b      	ldr	r2, [pc, #300]	@ (8002364 <main+0x268>)
 8002236:	6013      	str	r3, [r2, #0]

  /* definition and creation of heartBeatTask */
  osThreadDef(heartBeatTask, StartHeartBeatTask, osPriorityIdle, 0, 1024);
 8002238:	4b4b      	ldr	r3, [pc, #300]	@ (8002368 <main+0x26c>)
 800223a:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 800223e:	461d      	mov	r5, r3
 8002240:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002242:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002244:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002248:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  heartBeatTaskHandle = osThreadCreate(osThread(heartBeatTask), NULL);
 800224c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8002250:	2100      	movs	r1, #0
 8002252:	4618      	mov	r0, r3
 8002254:	f009 fa41 	bl	800b6da <osThreadCreate>
 8002258:	4603      	mov	r3, r0
 800225a:	4a44      	ldr	r2, [pc, #272]	@ (800236c <main+0x270>)
 800225c:	6013      	str	r3, [r2, #0]

  /* definition and creation of BroardCast */
  osThreadDef(BroardCast, StartBroadCast, osPriorityBelowNormal, 0, 4096);
 800225e:	4b44      	ldr	r3, [pc, #272]	@ (8002370 <main+0x274>)
 8002260:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8002264:	461d      	mov	r5, r3
 8002266:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002268:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800226a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800226e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BroardCastHandle = osThreadCreate(osThread(BroardCast), NULL);
 8002272:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002276:	2100      	movs	r1, #0
 8002278:	4618      	mov	r0, r3
 800227a:	f009 fa2e 	bl	800b6da <osThreadCreate>
 800227e:	4603      	mov	r3, r0
 8002280:	4a3c      	ldr	r2, [pc, #240]	@ (8002374 <main+0x278>)
 8002282:	6013      	str	r3, [r2, #0]

  /* definition and creation of MasterTask */
  osThreadDef(MasterTask, StartMasterTask, osPriorityNormal, 0, 1024);
 8002284:	4b3c      	ldr	r3, [pc, #240]	@ (8002378 <main+0x27c>)
 8002286:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800228a:	461d      	mov	r5, r3
 800228c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800228e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002290:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002294:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MasterTaskHandle = osThreadCreate(osThread(MasterTask), NULL);
 8002298:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800229c:	2100      	movs	r1, #0
 800229e:	4618      	mov	r0, r3
 80022a0:	f009 fa1b 	bl	800b6da <osThreadCreate>
 80022a4:	4603      	mov	r3, r0
 80022a6:	4a35      	ldr	r2, [pc, #212]	@ (800237c <main+0x280>)
 80022a8:	6013      	str	r3, [r2, #0]

  /* definition and creation of ADCTask */
  osThreadDef(ADCTask, StartADCTask, osPriorityIdle, 0, 1024);
 80022aa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80022ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80022b2:	4a33      	ldr	r2, [pc, #204]	@ (8002380 <main+0x284>)
 80022b4:	461c      	mov	r4, r3
 80022b6:	4615      	mov	r5, r2
 80022b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80022c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ADCTaskHandle = osThreadCreate(osThread(ADCTask), NULL);
 80022c4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80022c8:	2100      	movs	r1, #0
 80022ca:	4618      	mov	r0, r3
 80022cc:	f009 fa05 	bl	800b6da <osThreadCreate>
 80022d0:	4603      	mov	r3, r0
 80022d2:	4a2c      	ldr	r2, [pc, #176]	@ (8002384 <main+0x288>)
 80022d4:	6013      	str	r3, [r2, #0]

  /* definition and creation of ServBroadcast */
  osThreadDef(ServBroadcast, StartServerBroadcastTask, osPriorityBelowNormal, 0, 4096);
 80022d6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80022da:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80022de:	4a2a      	ldr	r2, [pc, #168]	@ (8002388 <main+0x28c>)
 80022e0:	461c      	mov	r4, r3
 80022e2:	4615      	mov	r5, r2
 80022e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80022ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ServBroadcastHandle = osThreadCreate(osThread(ServBroadcast), NULL);
 80022f0:	f107 031c 	add.w	r3, r7, #28
 80022f4:	2100      	movs	r1, #0
 80022f6:	4618      	mov	r0, r3
 80022f8:	f009 f9ef 	bl	800b6da <osThreadCreate>
 80022fc:	4603      	mov	r3, r0
 80022fe:	4a23      	ldr	r2, [pc, #140]	@ (800238c <main+0x290>)
 8002300:	6013      	str	r3, [r2, #0]

  /* definition and creation of RTC */
  osThreadDef(RTC, StartRTCTask, osPriorityIdle, 0, 1024);
 8002302:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002306:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800230a:	4a21      	ldr	r2, [pc, #132]	@ (8002390 <main+0x294>)
 800230c:	461c      	mov	r4, r3
 800230e:	4615      	mov	r5, r2
 8002310:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002312:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002314:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002318:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RTCHandle = osThreadCreate(osThread(RTC), NULL);
 800231c:	463b      	mov	r3, r7
 800231e:	2100      	movs	r1, #0
 8002320:	4618      	mov	r0, r3
 8002322:	f009 f9da 	bl	800b6da <osThreadCreate>
 8002326:	4603      	mov	r3, r0
 8002328:	4a1a      	ldr	r2, [pc, #104]	@ (8002394 <main+0x298>)
 800232a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800232c:	f009 f9be 	bl	800b6ac <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002330:	bf00      	nop
 8002332:	e7fd      	b.n	8002330 <main+0x234>
 8002334:	2000169c 	.word	0x2000169c
 8002338:	200016a0 	.word	0x200016a0
 800233c:	200016a4 	.word	0x200016a4
 8002340:	08023ba4 	.word	0x08023ba4
 8002344:	20001698 	.word	0x20001698
 8002348:	08023bc0 	.word	0x08023bc0
 800234c:	20001670 	.word	0x20001670
 8002350:	08023bec 	.word	0x08023bec
 8002354:	20001674 	.word	0x20001674
 8002358:	08023c14 	.word	0x08023c14
 800235c:	20001678 	.word	0x20001678
 8002360:	08023c3c 	.word	0x08023c3c
 8002364:	2000167c 	.word	0x2000167c
 8002368:	08023c68 	.word	0x08023c68
 800236c:	20001680 	.word	0x20001680
 8002370:	08023c90 	.word	0x08023c90
 8002374:	20001684 	.word	0x20001684
 8002378:	08023cb8 	.word	0x08023cb8
 800237c:	20001688 	.word	0x20001688
 8002380:	08023cdc 	.word	0x08023cdc
 8002384:	2000168c 	.word	0x2000168c
 8002388:	08023d08 	.word	0x08023d08
 800238c:	20001690 	.word	0x20001690
 8002390:	08023d28 	.word	0x08023d28
 8002394:	20001694 	.word	0x20001694

08002398 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b094      	sub	sp, #80	@ 0x50
 800239c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800239e:	f107 031c 	add.w	r3, r7, #28
 80023a2:	2234      	movs	r2, #52	@ 0x34
 80023a4:	2100      	movs	r1, #0
 80023a6:	4618      	mov	r0, r3
 80023a8:	f01d f914 	bl	801f5d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023ac:	f107 0308 	add.w	r3, r7, #8
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	605a      	str	r2, [r3, #4]
 80023b6:	609a      	str	r2, [r3, #8]
 80023b8:	60da      	str	r2, [r3, #12]
 80023ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80023bc:	4b2c      	ldr	r3, [pc, #176]	@ (8002470 <SystemClock_Config+0xd8>)
 80023be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c0:	4a2b      	ldr	r2, [pc, #172]	@ (8002470 <SystemClock_Config+0xd8>)
 80023c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80023c8:	4b29      	ldr	r3, [pc, #164]	@ (8002470 <SystemClock_Config+0xd8>)
 80023ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023d0:	607b      	str	r3, [r7, #4]
 80023d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023d4:	4b27      	ldr	r3, [pc, #156]	@ (8002474 <SystemClock_Config+0xdc>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a26      	ldr	r2, [pc, #152]	@ (8002474 <SystemClock_Config+0xdc>)
 80023da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80023de:	6013      	str	r3, [r2, #0]
 80023e0:	4b24      	ldr	r3, [pc, #144]	@ (8002474 <SystemClock_Config+0xdc>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80023e8:	603b      	str	r3, [r7, #0]
 80023ea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80023ec:	230a      	movs	r3, #10
 80023ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023f0:	2301      	movs	r3, #1
 80023f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023f4:	2310      	movs	r3, #16
 80023f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80023f8:	2301      	movs	r3, #1
 80023fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023fc:	2302      	movs	r3, #2
 80023fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002400:	2300      	movs	r3, #0
 8002402:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002404:	2308      	movs	r3, #8
 8002406:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002408:	23d8      	movs	r3, #216	@ 0xd8
 800240a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800240c:	2302      	movs	r3, #2
 800240e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002410:	2302      	movs	r3, #2
 8002412:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002414:	2302      	movs	r3, #2
 8002416:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002418:	f107 031c 	add.w	r3, r7, #28
 800241c:	4618      	mov	r0, r3
 800241e:	f004 fc7f 	bl	8006d20 <HAL_RCC_OscConfig>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002428:	f000 fc20 	bl	8002c6c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800242c:	f004 fc28 	bl	8006c80 <HAL_PWREx_EnableOverDrive>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8002436:	f000 fc19 	bl	8002c6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800243a:	230f      	movs	r3, #15
 800243c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800243e:	2302      	movs	r3, #2
 8002440:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002442:	2300      	movs	r3, #0
 8002444:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002446:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800244a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800244c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002450:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002452:	f107 0308 	add.w	r3, r7, #8
 8002456:	2107      	movs	r1, #7
 8002458:	4618      	mov	r0, r3
 800245a:	f004 ff0f 	bl	800727c <HAL_RCC_ClockConfig>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8002464:	f000 fc02 	bl	8002c6c <Error_Handler>
  }
}
 8002468:	bf00      	nop
 800246a:	3750      	adds	r7, #80	@ 0x50
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	40023800 	.word	0x40023800
 8002474:	40007000 	.word	0x40007000

08002478 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800247e:	463b      	mov	r3, r7
 8002480:	2200      	movs	r2, #0
 8002482:	601a      	str	r2, [r3, #0]
 8002484:	605a      	str	r2, [r3, #4]
 8002486:	609a      	str	r2, [r3, #8]
 8002488:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800248a:	4b30      	ldr	r3, [pc, #192]	@ (800254c <MX_ADC1_Init+0xd4>)
 800248c:	4a30      	ldr	r2, [pc, #192]	@ (8002550 <MX_ADC1_Init+0xd8>)
 800248e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002490:	4b2e      	ldr	r3, [pc, #184]	@ (800254c <MX_ADC1_Init+0xd4>)
 8002492:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002496:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002498:	4b2c      	ldr	r3, [pc, #176]	@ (800254c <MX_ADC1_Init+0xd4>)
 800249a:	2200      	movs	r2, #0
 800249c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800249e:	4b2b      	ldr	r3, [pc, #172]	@ (800254c <MX_ADC1_Init+0xd4>)
 80024a0:	2201      	movs	r2, #1
 80024a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80024a4:	4b29      	ldr	r3, [pc, #164]	@ (800254c <MX_ADC1_Init+0xd4>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80024aa:	4b28      	ldr	r3, [pc, #160]	@ (800254c <MX_ADC1_Init+0xd4>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80024b2:	4b26      	ldr	r3, [pc, #152]	@ (800254c <MX_ADC1_Init+0xd4>)
 80024b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80024b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80024ba:	4b24      	ldr	r3, [pc, #144]	@ (800254c <MX_ADC1_Init+0xd4>)
 80024bc:	f04f 6230 	mov.w	r2, #184549376	@ 0xb000000
 80024c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80024c2:	4b22      	ldr	r3, [pc, #136]	@ (800254c <MX_ADC1_Init+0xd4>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80024c8:	4b20      	ldr	r3, [pc, #128]	@ (800254c <MX_ADC1_Init+0xd4>)
 80024ca:	2203      	movs	r2, #3
 80024cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80024ce:	4b1f      	ldr	r3, [pc, #124]	@ (800254c <MX_ADC1_Init+0xd4>)
 80024d0:	2201      	movs	r2, #1
 80024d2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80024d6:	4b1d      	ldr	r3, [pc, #116]	@ (800254c <MX_ADC1_Init+0xd4>)
 80024d8:	2201      	movs	r2, #1
 80024da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80024dc:	481b      	ldr	r0, [pc, #108]	@ (800254c <MX_ADC1_Init+0xd4>)
 80024de:	f001 f8f3 	bl	80036c8 <HAL_ADC_Init>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80024e8:	f000 fbc0 	bl	8002c6c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80024ec:	2300      	movs	r3, #0
 80024ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80024f0:	2301      	movs	r3, #1
 80024f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80024f4:	2300      	movs	r3, #0
 80024f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80024f8:	463b      	mov	r3, r7
 80024fa:	4619      	mov	r1, r3
 80024fc:	4813      	ldr	r0, [pc, #76]	@ (800254c <MX_ADC1_Init+0xd4>)
 80024fe:	f001 fa39 	bl	8003974 <HAL_ADC_ConfigChannel>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8002508:	f000 fbb0 	bl	8002c6c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800250c:	2303      	movs	r3, #3
 800250e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002510:	2302      	movs	r3, #2
 8002512:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002514:	463b      	mov	r3, r7
 8002516:	4619      	mov	r1, r3
 8002518:	480c      	ldr	r0, [pc, #48]	@ (800254c <MX_ADC1_Init+0xd4>)
 800251a:	f001 fa2b 	bl	8003974 <HAL_ADC_ConfigChannel>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8002524:	f000 fba2 	bl	8002c6c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002528:	2304      	movs	r3, #4
 800252a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800252c:	2303      	movs	r3, #3
 800252e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002530:	463b      	mov	r3, r7
 8002532:	4619      	mov	r1, r3
 8002534:	4805      	ldr	r0, [pc, #20]	@ (800254c <MX_ADC1_Init+0xd4>)
 8002536:	f001 fa1d 	bl	8003974 <HAL_ADC_ConfigChannel>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d001      	beq.n	8002544 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8002540:	f000 fb94 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002544:	bf00      	nop
 8002546:	3710      	adds	r7, #16
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	2000141c 	.word	0x2000141c
 8002550:	40012000 	.word	0x40012000

08002554 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002558:	4b1b      	ldr	r3, [pc, #108]	@ (80025c8 <MX_I2C1_Init+0x74>)
 800255a:	4a1c      	ldr	r2, [pc, #112]	@ (80025cc <MX_I2C1_Init+0x78>)
 800255c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 800255e:	4b1a      	ldr	r3, [pc, #104]	@ (80025c8 <MX_I2C1_Init+0x74>)
 8002560:	4a1b      	ldr	r2, [pc, #108]	@ (80025d0 <MX_I2C1_Init+0x7c>)
 8002562:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002564:	4b18      	ldr	r3, [pc, #96]	@ (80025c8 <MX_I2C1_Init+0x74>)
 8002566:	2200      	movs	r2, #0
 8002568:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800256a:	4b17      	ldr	r3, [pc, #92]	@ (80025c8 <MX_I2C1_Init+0x74>)
 800256c:	2201      	movs	r2, #1
 800256e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002570:	4b15      	ldr	r3, [pc, #84]	@ (80025c8 <MX_I2C1_Init+0x74>)
 8002572:	2200      	movs	r2, #0
 8002574:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002576:	4b14      	ldr	r3, [pc, #80]	@ (80025c8 <MX_I2C1_Init+0x74>)
 8002578:	2200      	movs	r2, #0
 800257a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800257c:	4b12      	ldr	r3, [pc, #72]	@ (80025c8 <MX_I2C1_Init+0x74>)
 800257e:	2200      	movs	r2, #0
 8002580:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002582:	4b11      	ldr	r3, [pc, #68]	@ (80025c8 <MX_I2C1_Init+0x74>)
 8002584:	2200      	movs	r2, #0
 8002586:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002588:	4b0f      	ldr	r3, [pc, #60]	@ (80025c8 <MX_I2C1_Init+0x74>)
 800258a:	2200      	movs	r2, #0
 800258c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800258e:	480e      	ldr	r0, [pc, #56]	@ (80025c8 <MX_I2C1_Init+0x74>)
 8002590:	f003 fd8e 	bl	80060b0 <HAL_I2C_Init>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d001      	beq.n	800259e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800259a:	f000 fb67 	bl	8002c6c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800259e:	2100      	movs	r1, #0
 80025a0:	4809      	ldr	r0, [pc, #36]	@ (80025c8 <MX_I2C1_Init+0x74>)
 80025a2:	f004 fad5 	bl	8006b50 <HAL_I2CEx_ConfigAnalogFilter>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80025ac:	f000 fb5e 	bl	8002c6c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80025b0:	2100      	movs	r1, #0
 80025b2:	4805      	ldr	r0, [pc, #20]	@ (80025c8 <MX_I2C1_Init+0x74>)
 80025b4:	f004 fb17 	bl	8006be6 <HAL_I2CEx_ConfigDigitalFilter>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80025be:	f000 fb55 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	200014c4 	.word	0x200014c4
 80025cc:	40005400 	.word	0x40005400
 80025d0:	20404768 	.word	0x20404768

080025d4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b086      	sub	sp, #24
 80025d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80025da:	1d3b      	adds	r3, r7, #4
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	605a      	str	r2, [r3, #4]
 80025e2:	609a      	str	r2, [r3, #8]
 80025e4:	60da      	str	r2, [r3, #12]
 80025e6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80025e8:	2300      	movs	r3, #0
 80025ea:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80025ec:	4b24      	ldr	r3, [pc, #144]	@ (8002680 <MX_RTC_Init+0xac>)
 80025ee:	4a25      	ldr	r2, [pc, #148]	@ (8002684 <MX_RTC_Init+0xb0>)
 80025f0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80025f2:	4b23      	ldr	r3, [pc, #140]	@ (8002680 <MX_RTC_Init+0xac>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80025f8:	4b21      	ldr	r3, [pc, #132]	@ (8002680 <MX_RTC_Init+0xac>)
 80025fa:	227f      	movs	r2, #127	@ 0x7f
 80025fc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80025fe:	4b20      	ldr	r3, [pc, #128]	@ (8002680 <MX_RTC_Init+0xac>)
 8002600:	22ff      	movs	r2, #255	@ 0xff
 8002602:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002604:	4b1e      	ldr	r3, [pc, #120]	@ (8002680 <MX_RTC_Init+0xac>)
 8002606:	2200      	movs	r2, #0
 8002608:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800260a:	4b1d      	ldr	r3, [pc, #116]	@ (8002680 <MX_RTC_Init+0xac>)
 800260c:	2200      	movs	r2, #0
 800260e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002610:	4b1b      	ldr	r3, [pc, #108]	@ (8002680 <MX_RTC_Init+0xac>)
 8002612:	2200      	movs	r2, #0
 8002614:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002616:	481a      	ldr	r0, [pc, #104]	@ (8002680 <MX_RTC_Init+0xac>)
 8002618:	f005 fc70 	bl	8007efc <HAL_RTC_Init>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8002622:	f000 fb23 	bl	8002c6c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002626:	2300      	movs	r3, #0
 8002628:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800262a:	2300      	movs	r3, #0
 800262c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800262e:	2300      	movs	r3, #0
 8002630:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002632:	2300      	movs	r3, #0
 8002634:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002636:	2300      	movs	r3, #0
 8002638:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800263a:	1d3b      	adds	r3, r7, #4
 800263c:	2201      	movs	r2, #1
 800263e:	4619      	mov	r1, r3
 8002640:	480f      	ldr	r0, [pc, #60]	@ (8002680 <MX_RTC_Init+0xac>)
 8002642:	f005 fcdd 	bl	8008000 <HAL_RTC_SetTime>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 800264c:	f000 fb0e 	bl	8002c6c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002650:	2301      	movs	r3, #1
 8002652:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002654:	2301      	movs	r3, #1
 8002656:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002658:	2301      	movs	r3, #1
 800265a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800265c:	2300      	movs	r3, #0
 800265e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002660:	463b      	mov	r3, r7
 8002662:	2201      	movs	r2, #1
 8002664:	4619      	mov	r1, r3
 8002666:	4806      	ldr	r0, [pc, #24]	@ (8002680 <MX_RTC_Init+0xac>)
 8002668:	f005 fdc2 	bl	80081f0 <HAL_RTC_SetDate>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8002672:	f000 fafb 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002676:	bf00      	nop
 8002678:	3718      	adds	r7, #24
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	20001518 	.word	0x20001518
 8002684:	40002800 	.word	0x40002800

08002688 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800268c:	4b1b      	ldr	r3, [pc, #108]	@ (80026fc <MX_SPI2_Init+0x74>)
 800268e:	4a1c      	ldr	r2, [pc, #112]	@ (8002700 <MX_SPI2_Init+0x78>)
 8002690:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002692:	4b1a      	ldr	r3, [pc, #104]	@ (80026fc <MX_SPI2_Init+0x74>)
 8002694:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002698:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800269a:	4b18      	ldr	r3, [pc, #96]	@ (80026fc <MX_SPI2_Init+0x74>)
 800269c:	2200      	movs	r2, #0
 800269e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80026a0:	4b16      	ldr	r3, [pc, #88]	@ (80026fc <MX_SPI2_Init+0x74>)
 80026a2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80026a6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026a8:	4b14      	ldr	r3, [pc, #80]	@ (80026fc <MX_SPI2_Init+0x74>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026ae:	4b13      	ldr	r3, [pc, #76]	@ (80026fc <MX_SPI2_Init+0x74>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80026b4:	4b11      	ldr	r3, [pc, #68]	@ (80026fc <MX_SPI2_Init+0x74>)
 80026b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026ba:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80026bc:	4b0f      	ldr	r3, [pc, #60]	@ (80026fc <MX_SPI2_Init+0x74>)
 80026be:	2210      	movs	r2, #16
 80026c0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026c2:	4b0e      	ldr	r3, [pc, #56]	@ (80026fc <MX_SPI2_Init+0x74>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80026c8:	4b0c      	ldr	r3, [pc, #48]	@ (80026fc <MX_SPI2_Init+0x74>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026ce:	4b0b      	ldr	r3, [pc, #44]	@ (80026fc <MX_SPI2_Init+0x74>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80026d4:	4b09      	ldr	r3, [pc, #36]	@ (80026fc <MX_SPI2_Init+0x74>)
 80026d6:	2207      	movs	r2, #7
 80026d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80026da:	4b08      	ldr	r3, [pc, #32]	@ (80026fc <MX_SPI2_Init+0x74>)
 80026dc:	2200      	movs	r2, #0
 80026de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80026e0:	4b06      	ldr	r3, [pc, #24]	@ (80026fc <MX_SPI2_Init+0x74>)
 80026e2:	2208      	movs	r2, #8
 80026e4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80026e6:	4805      	ldr	r0, [pc, #20]	@ (80026fc <MX_SPI2_Init+0x74>)
 80026e8:	f005 ff14 	bl	8008514 <HAL_SPI_Init>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80026f2:	f000 fabb 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80026f6:	bf00      	nop
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	20001538 	.word	0x20001538
 8002700:	40003800 	.word	0x40003800

08002704 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b088      	sub	sp, #32
 8002708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800270a:	f107 0310 	add.w	r3, r7, #16
 800270e:	2200      	movs	r2, #0
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	605a      	str	r2, [r3, #4]
 8002714:	609a      	str	r2, [r3, #8]
 8002716:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002718:	1d3b      	adds	r3, r7, #4
 800271a:	2200      	movs	r2, #0
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	605a      	str	r2, [r3, #4]
 8002720:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002722:	4b1e      	ldr	r3, [pc, #120]	@ (800279c <MX_TIM2_Init+0x98>)
 8002724:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002728:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9600-1;
 800272a:	4b1c      	ldr	r3, [pc, #112]	@ (800279c <MX_TIM2_Init+0x98>)
 800272c:	f242 527f 	movw	r2, #9599	@ 0x257f
 8002730:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002732:	4b1a      	ldr	r3, [pc, #104]	@ (800279c <MX_TIM2_Init+0x98>)
 8002734:	2200      	movs	r2, #0
 8002736:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002738:	4b18      	ldr	r3, [pc, #96]	@ (800279c <MX_TIM2_Init+0x98>)
 800273a:	2263      	movs	r2, #99	@ 0x63
 800273c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800273e:	4b17      	ldr	r3, [pc, #92]	@ (800279c <MX_TIM2_Init+0x98>)
 8002740:	2200      	movs	r2, #0
 8002742:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002744:	4b15      	ldr	r3, [pc, #84]	@ (800279c <MX_TIM2_Init+0x98>)
 8002746:	2200      	movs	r2, #0
 8002748:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800274a:	4814      	ldr	r0, [pc, #80]	@ (800279c <MX_TIM2_Init+0x98>)
 800274c:	f006 fe5e 	bl	800940c <HAL_TIM_Base_Init>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002756:	f000 fa89 	bl	8002c6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800275a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800275e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002760:	f107 0310 	add.w	r3, r7, #16
 8002764:	4619      	mov	r1, r3
 8002766:	480d      	ldr	r0, [pc, #52]	@ (800279c <MX_TIM2_Init+0x98>)
 8002768:	f007 f898 	bl	800989c <HAL_TIM_ConfigClockSource>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002772:	f000 fa7b 	bl	8002c6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002776:	2320      	movs	r3, #32
 8002778:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800277a:	2300      	movs	r3, #0
 800277c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800277e:	1d3b      	adds	r3, r7, #4
 8002780:	4619      	mov	r1, r3
 8002782:	4806      	ldr	r0, [pc, #24]	@ (800279c <MX_TIM2_Init+0x98>)
 8002784:	f007 fabc 	bl	8009d00 <HAL_TIMEx_MasterConfigSynchronization>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800278e:	f000 fa6d 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002792:	bf00      	nop
 8002794:	3720      	adds	r7, #32
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	2000159c 	.word	0x2000159c

080027a0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80027a4:	4b14      	ldr	r3, [pc, #80]	@ (80027f8 <MX_USART3_UART_Init+0x58>)
 80027a6:	4a15      	ldr	r2, [pc, #84]	@ (80027fc <MX_USART3_UART_Init+0x5c>)
 80027a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80027aa:	4b13      	ldr	r3, [pc, #76]	@ (80027f8 <MX_USART3_UART_Init+0x58>)
 80027ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80027b2:	4b11      	ldr	r3, [pc, #68]	@ (80027f8 <MX_USART3_UART_Init+0x58>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80027b8:	4b0f      	ldr	r3, [pc, #60]	@ (80027f8 <MX_USART3_UART_Init+0x58>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80027be:	4b0e      	ldr	r3, [pc, #56]	@ (80027f8 <MX_USART3_UART_Init+0x58>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027c4:	4b0c      	ldr	r3, [pc, #48]	@ (80027f8 <MX_USART3_UART_Init+0x58>)
 80027c6:	220c      	movs	r2, #12
 80027c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027ca:	4b0b      	ldr	r3, [pc, #44]	@ (80027f8 <MX_USART3_UART_Init+0x58>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80027d0:	4b09      	ldr	r3, [pc, #36]	@ (80027f8 <MX_USART3_UART_Init+0x58>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027d6:	4b08      	ldr	r3, [pc, #32]	@ (80027f8 <MX_USART3_UART_Init+0x58>)
 80027d8:	2200      	movs	r2, #0
 80027da:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027dc:	4b06      	ldr	r3, [pc, #24]	@ (80027f8 <MX_USART3_UART_Init+0x58>)
 80027de:	2200      	movs	r2, #0
 80027e0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80027e2:	4805      	ldr	r0, [pc, #20]	@ (80027f8 <MX_USART3_UART_Init+0x58>)
 80027e4:	f007 fb38 	bl	8009e58 <HAL_UART_Init>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80027ee:	f000 fa3d 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80027f2:	bf00      	nop
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	200015e8 	.word	0x200015e8
 80027fc:	40004800 	.word	0x40004800

08002800 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002806:	4b0c      	ldr	r3, [pc, #48]	@ (8002838 <MX_DMA_Init+0x38>)
 8002808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280a:	4a0b      	ldr	r2, [pc, #44]	@ (8002838 <MX_DMA_Init+0x38>)
 800280c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002810:	6313      	str	r3, [r2, #48]	@ 0x30
 8002812:	4b09      	ldr	r3, [pc, #36]	@ (8002838 <MX_DMA_Init+0x38>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002816:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800281a:	607b      	str	r3, [r7, #4]
 800281c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800281e:	2200      	movs	r2, #0
 8002820:	2105      	movs	r1, #5
 8002822:	2038      	movs	r0, #56	@ 0x38
 8002824:	f001 fc34 	bl	8004090 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002828:	2038      	movs	r0, #56	@ 0x38
 800282a:	f001 fc4d 	bl	80040c8 <HAL_NVIC_EnableIRQ>

}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40023800 	.word	0x40023800

0800283c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b08c      	sub	sp, #48	@ 0x30
 8002840:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002842:	f107 031c 	add.w	r3, r7, #28
 8002846:	2200      	movs	r2, #0
 8002848:	601a      	str	r2, [r3, #0]
 800284a:	605a      	str	r2, [r3, #4]
 800284c:	609a      	str	r2, [r3, #8]
 800284e:	60da      	str	r2, [r3, #12]
 8002850:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002852:	4b5f      	ldr	r3, [pc, #380]	@ (80029d0 <MX_GPIO_Init+0x194>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002856:	4a5e      	ldr	r2, [pc, #376]	@ (80029d0 <MX_GPIO_Init+0x194>)
 8002858:	f043 0304 	orr.w	r3, r3, #4
 800285c:	6313      	str	r3, [r2, #48]	@ 0x30
 800285e:	4b5c      	ldr	r3, [pc, #368]	@ (80029d0 <MX_GPIO_Init+0x194>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002862:	f003 0304 	and.w	r3, r3, #4
 8002866:	61bb      	str	r3, [r7, #24]
 8002868:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800286a:	4b59      	ldr	r3, [pc, #356]	@ (80029d0 <MX_GPIO_Init+0x194>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286e:	4a58      	ldr	r2, [pc, #352]	@ (80029d0 <MX_GPIO_Init+0x194>)
 8002870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002874:	6313      	str	r3, [r2, #48]	@ 0x30
 8002876:	4b56      	ldr	r3, [pc, #344]	@ (80029d0 <MX_GPIO_Init+0x194>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800287e:	617b      	str	r3, [r7, #20]
 8002880:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002882:	4b53      	ldr	r3, [pc, #332]	@ (80029d0 <MX_GPIO_Init+0x194>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002886:	4a52      	ldr	r2, [pc, #328]	@ (80029d0 <MX_GPIO_Init+0x194>)
 8002888:	f043 0301 	orr.w	r3, r3, #1
 800288c:	6313      	str	r3, [r2, #48]	@ 0x30
 800288e:	4b50      	ldr	r3, [pc, #320]	@ (80029d0 <MX_GPIO_Init+0x194>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	613b      	str	r3, [r7, #16]
 8002898:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800289a:	4b4d      	ldr	r3, [pc, #308]	@ (80029d0 <MX_GPIO_Init+0x194>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289e:	4a4c      	ldr	r2, [pc, #304]	@ (80029d0 <MX_GPIO_Init+0x194>)
 80028a0:	f043 0302 	orr.w	r3, r3, #2
 80028a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028a6:	4b4a      	ldr	r3, [pc, #296]	@ (80029d0 <MX_GPIO_Init+0x194>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	60fb      	str	r3, [r7, #12]
 80028b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028b2:	4b47      	ldr	r3, [pc, #284]	@ (80029d0 <MX_GPIO_Init+0x194>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	4a46      	ldr	r2, [pc, #280]	@ (80029d0 <MX_GPIO_Init+0x194>)
 80028b8:	f043 0308 	orr.w	r3, r3, #8
 80028bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028be:	4b44      	ldr	r3, [pc, #272]	@ (80029d0 <MX_GPIO_Init+0x194>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c2:	f003 0308 	and.w	r3, r3, #8
 80028c6:	60bb      	str	r3, [r7, #8]
 80028c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80028ca:	4b41      	ldr	r3, [pc, #260]	@ (80029d0 <MX_GPIO_Init+0x194>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ce:	4a40      	ldr	r2, [pc, #256]	@ (80029d0 <MX_GPIO_Init+0x194>)
 80028d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028d6:	4b3e      	ldr	r3, [pc, #248]	@ (80029d0 <MX_GPIO_Init+0x194>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028de:	607b      	str	r3, [r7, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80028e2:	2200      	movs	r2, #0
 80028e4:	f244 0181 	movw	r1, #16513	@ 0x4081
 80028e8:	483a      	ldr	r0, [pc, #232]	@ (80029d4 <MX_GPIO_Init+0x198>)
 80028ea:	f003 fbad 	bl	8006048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80028ee:	2200      	movs	r2, #0
 80028f0:	2140      	movs	r1, #64	@ 0x40
 80028f2:	4839      	ldr	r0, [pc, #228]	@ (80029d8 <MX_GPIO_Init+0x19c>)
 80028f4:	f003 fba8 	bl	8006048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_CS_GPIO_Port, PIN_CS_Pin, GPIO_PIN_RESET);
 80028f8:	2200      	movs	r2, #0
 80028fa:	2140      	movs	r1, #64	@ 0x40
 80028fc:	4837      	ldr	r0, [pc, #220]	@ (80029dc <MX_GPIO_Init+0x1a0>)
 80028fe:	f003 fba3 	bl	8006048 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002902:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002906:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002908:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800290c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290e:	2300      	movs	r3, #0
 8002910:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002912:	f107 031c 	add.w	r3, r7, #28
 8002916:	4619      	mov	r1, r3
 8002918:	4831      	ldr	r0, [pc, #196]	@ (80029e0 <MX_GPIO_Init+0x1a4>)
 800291a:	f003 f9d1 	bl	8005cc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800291e:	f244 0381 	movw	r3, #16513	@ 0x4081
 8002922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002924:	2301      	movs	r3, #1
 8002926:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002928:	2300      	movs	r3, #0
 800292a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800292c:	2300      	movs	r3, #0
 800292e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002930:	f107 031c 	add.w	r3, r7, #28
 8002934:	4619      	mov	r1, r3
 8002936:	4827      	ldr	r0, [pc, #156]	@ (80029d4 <MX_GPIO_Init+0x198>)
 8002938:	f003 f9c2 	bl	8005cc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800293c:	2340      	movs	r3, #64	@ 0x40
 800293e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002940:	2301      	movs	r3, #1
 8002942:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002944:	2300      	movs	r3, #0
 8002946:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002948:	2300      	movs	r3, #0
 800294a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800294c:	f107 031c 	add.w	r3, r7, #28
 8002950:	4619      	mov	r1, r3
 8002952:	4821      	ldr	r0, [pc, #132]	@ (80029d8 <MX_GPIO_Init+0x19c>)
 8002954:	f003 f9b4 	bl	8005cc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002958:	2380      	movs	r3, #128	@ 0x80
 800295a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800295c:	2300      	movs	r3, #0
 800295e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002960:	2300      	movs	r3, #0
 8002962:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002964:	f107 031c 	add.w	r3, r7, #28
 8002968:	4619      	mov	r1, r3
 800296a:	481b      	ldr	r0, [pc, #108]	@ (80029d8 <MX_GPIO_Init+0x19c>)
 800296c:	f003 f9a8 	bl	8005cc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002970:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002976:	2302      	movs	r3, #2
 8002978:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297a:	2300      	movs	r3, #0
 800297c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800297e:	2303      	movs	r3, #3
 8002980:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002982:	230a      	movs	r3, #10
 8002984:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002986:	f107 031c 	add.w	r3, r7, #28
 800298a:	4619      	mov	r1, r3
 800298c:	4815      	ldr	r0, [pc, #84]	@ (80029e4 <MX_GPIO_Init+0x1a8>)
 800298e:	f003 f997 	bl	8005cc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002992:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002996:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002998:	2300      	movs	r3, #0
 800299a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299c:	2300      	movs	r3, #0
 800299e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80029a0:	f107 031c 	add.w	r3, r7, #28
 80029a4:	4619      	mov	r1, r3
 80029a6:	480f      	ldr	r0, [pc, #60]	@ (80029e4 <MX_GPIO_Init+0x1a8>)
 80029a8:	f003 f98a 	bl	8005cc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_CS_Pin */
  GPIO_InitStruct.Pin = PIN_CS_Pin;
 80029ac:	2340      	movs	r3, #64	@ 0x40
 80029ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029b0:	2301      	movs	r3, #1
 80029b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b4:	2300      	movs	r3, #0
 80029b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b8:	2300      	movs	r3, #0
 80029ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(PIN_CS_GPIO_Port, &GPIO_InitStruct);
 80029bc:	f107 031c 	add.w	r3, r7, #28
 80029c0:	4619      	mov	r1, r3
 80029c2:	4806      	ldr	r0, [pc, #24]	@ (80029dc <MX_GPIO_Init+0x1a0>)
 80029c4:	f003 f97c 	bl	8005cc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80029c8:	bf00      	nop
 80029ca:	3730      	adds	r7, #48	@ 0x30
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	40023800 	.word	0x40023800
 80029d4:	40020400 	.word	0x40020400
 80029d8:	40021800 	.word	0x40021800
 80029dc:	40020c00 	.word	0x40020c00
 80029e0:	40020800 	.word	0x40020800
 80029e4:	40020000 	.word	0x40020000

080029e8 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a05      	ldr	r2, [pc, #20]	@ (8002a0c <HAL_ADC_ConvCpltCallback+0x24>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d104      	bne.n	8002a04 <HAL_ADC_ConvCpltCallback+0x1c>
        osSemaphoreRelease(adcSemaphoreHandle);
 80029fa:	4b05      	ldr	r3, [pc, #20]	@ (8002a10 <HAL_ADC_ConvCpltCallback+0x28>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f008 fff4 	bl	800b9ec <osSemaphoreRelease>
}
 8002a04:	bf00      	nop
 8002a06:	3708      	adds	r7, #8
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	40012000 	.word	0x40012000
 8002a10:	200016a4 	.word	0x200016a4

08002a14 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8002a1c:	f007 ff74 	bl	800a908 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
	ip_addr_t dnsserver;
	IP4_ADDR(&dnsserver, 8, 8, 8, 8); //ajout d'un DNS
 8002a20:	f04f 3308 	mov.w	r3, #134744072	@ 0x8080808
 8002a24:	60fb      	str	r3, [r7, #12]
	dns_setserver(0, &dnsserver);
 8002a26:	f107 030c 	add.w	r3, r7, #12
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	2000      	movs	r0, #0
 8002a2e:	f00e fc91 	bl	8011354 <dns_setserver>
	/* Infinite loop */
	for(;;)
	{
		osDelay(1000);
 8002a32:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a36:	f008 fea8 	bl	800b78a <osDelay>
		if (!is_synced) {
 8002a3a:	4b05      	ldr	r3, [pc, #20]	@ (8002a50 <StartDefaultTask+0x3c>)
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	f083 0301 	eor.w	r3, r3, #1
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d0f4      	beq.n	8002a32 <StartDefaultTask+0x1e>
			sync_rtc_with_ntp();
 8002a48:	f7fe fc7a 	bl	8001340 <sync_rtc_with_ntp>
		osDelay(1000);
 8002a4c:	e7f1      	b.n	8002a32 <StartDefaultTask+0x1e>
 8002a4e:	bf00      	nop
 8002a50:	20000368 	.word	0x20000368

08002a54 <LogMessageTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LogMessageTask */
void LogMessageTask(void const * argument)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a60:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002a64:	6018      	str	r0, [r3, #0]

	 /* USER CODE BEGIN LogMessageTask */
	 /* Infinite loop */
	Message_t msg;
	for (;;){
		 osEvent evt =osMessageGet(messageQueueHandle,200);
 8002a66:	4b20      	ldr	r3, [pc, #128]	@ (8002ae8 <LogMessageTask+0x94>)
 8002a68:	6819      	ldr	r1, [r3, #0]
 8002a6a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a6e:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8002a72:	22c8      	movs	r2, #200	@ 0xc8
 8002a74:	4618      	mov	r0, r3
 8002a76:	f009 f86b 	bl	800bb50 <osMessageGet>
		 if(evt.status== osEventMessage) {
 8002a7a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a7e:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2b10      	cmp	r3, #16
 8002a86:	d12b      	bne.n	8002ae0 <LogMessageTask+0x8c>
		 msg=*(Message_t *)evt.value.p;
 8002a88:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a8c:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8002a90:	685a      	ldr	r2, [r3, #4]
 8002a92:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8002a96:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	4611      	mov	r1, r2
 8002a9e:	f240 2301 	movw	r3, #513	@ 0x201
 8002aa2:	461a      	mov	r2, r3
 8002aa4:	f01c ff73 	bl	801f98e <memcpy>
		 osMutexWait(uartMutexHandle,osWaitForever); //not necessary
 8002aa8:	4b10      	ldr	r3, [pc, #64]	@ (8002aec <LogMessageTask+0x98>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f04f 31ff 	mov.w	r1, #4294967295
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f008 fe97 	bl	800b7e4 <osMutexWait>
		 HAL_UART_Transmit(&huart3,(uint8_t *)&msg.text, strlen(msg.text),
 8002ab6:	f107 0314 	add.w	r3, r7, #20
 8002aba:	3301      	adds	r3, #1
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7fd fc1f 	bl	8000300 <strlen>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	f107 0314 	add.w	r3, r7, #20
 8002aca:	1c59      	adds	r1, r3, #1
 8002acc:	f04f 33ff 	mov.w	r3, #4294967295
 8002ad0:	4807      	ldr	r0, [pc, #28]	@ (8002af0 <LogMessageTask+0x9c>)
 8002ad2:	f007 fa0f 	bl	8009ef4 <HAL_UART_Transmit>
		 HAL_MAX_DELAY);
		 osMutexRelease(uartMutexHandle); //not necessary
 8002ad6:	4b05      	ldr	r3, [pc, #20]	@ (8002aec <LogMessageTask+0x98>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f008 fed0 	bl	800b880 <osMutexRelease>
	}
	osDelay(100);
 8002ae0:	2064      	movs	r0, #100	@ 0x64
 8002ae2:	f008 fe52 	bl	800b78a <osDelay>
	for (;;){
 8002ae6:	e7be      	b.n	8002a66 <LogMessageTask+0x12>
 8002ae8:	20001698 	.word	0x20001698
 8002aec:	2000169c 	.word	0x2000169c
 8002af0:	200015e8 	.word	0x200015e8

08002af4 <StartHeartBeatTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHeartBeatTask */
void StartHeartBeatTask(void const * argument)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHeartBeatTask */
  /* Infinite loop */
	for(;;)
	{
		HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_7);
 8002afc:	2180      	movs	r1, #128	@ 0x80
 8002afe:	4804      	ldr	r0, [pc, #16]	@ (8002b10 <StartHeartBeatTask+0x1c>)
 8002b00:	f003 fabb 	bl	800607a <HAL_GPIO_TogglePin>
		osDelay(500);
 8002b04:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002b08:	f008 fe3f 	bl	800b78a <osDelay>
		HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_7);
 8002b0c:	bf00      	nop
 8002b0e:	e7f5      	b.n	8002afc <StartHeartBeatTask+0x8>
 8002b10:	40020400 	.word	0x40020400

08002b14 <StartMasterTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMasterTask */
void StartMasterTask(void const * argument)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMasterTask */
	log_message("MasterTask started. Waiting for user button...\r\n");
 8002b1c:	4815      	ldr	r0, [pc, #84]	@ (8002b74 <StartMasterTask+0x60>)
 8002b1e:	f7fe fb6d 	bl	80011fc <log_message>

	    GPIO_PinState lastState = GPIO_PIN_RESET;
 8002b22:	2300      	movs	r3, #0
 8002b24:	73fb      	strb	r3, [r7, #15]

	    for(;;)
	    {
	        GPIO_PinState curr = HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin);
 8002b26:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002b2a:	4813      	ldr	r0, [pc, #76]	@ (8002b78 <StartMasterTask+0x64>)
 8002b2c:	f003 fa74 	bl	8006018 <HAL_GPIO_ReadPin>
 8002b30:	4603      	mov	r3, r0
 8002b32:	73bb      	strb	r3, [r7, #14]

	        if(curr == GPIO_PIN_SET && lastState == GPIO_PIN_RESET)
 8002b34:	7bbb      	ldrb	r3, [r7, #14]
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d115      	bne.n	8002b66 <StartMasterTask+0x52>
 8002b3a:	7bfb      	ldrb	r3, [r7, #15]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d112      	bne.n	8002b66 <StartMasterTask+0x52>
	        {
	            // Anti-rebond
	            osDelay(50);
 8002b40:	2032      	movs	r0, #50	@ 0x32
 8002b42:	f008 fe22 	bl	800b78a <osDelay>

	            if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET)
 8002b46:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002b4a:	480b      	ldr	r0, [pc, #44]	@ (8002b78 <StartMasterTask+0x64>)
 8002b4c:	f003 fa64 	bl	8006018 <HAL_GPIO_ReadPin>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d107      	bne.n	8002b66 <StartMasterTask+0x52>
	            {
	                log_message("User button pressed. Starting system...\r\n");
 8002b56:	4809      	ldr	r0, [pc, #36]	@ (8002b7c <StartMasterTask+0x68>)
 8002b58:	f7fe fb50 	bl	80011fc <log_message>

	                // Donner le sémaphore pour débloquer les autres tasks
	                osSemaphoreRelease(SemaphoreMasterHandle);
 8002b5c:	4b08      	ldr	r3, [pc, #32]	@ (8002b80 <StartMasterTask+0x6c>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4618      	mov	r0, r3
 8002b62:	f008 ff43 	bl	800b9ec <osSemaphoreRelease>
	            }
	        }

	        lastState = curr;
 8002b66:	7bbb      	ldrb	r3, [r7, #14]
 8002b68:	73fb      	strb	r3, [r7, #15]
	        osDelay(20);
 8002b6a:	2014      	movs	r0, #20
 8002b6c:	f008 fe0d 	bl	800b78a <osDelay>
	    {
 8002b70:	e7d9      	b.n	8002b26 <StartMasterTask+0x12>
 8002b72:	bf00      	nop
 8002b74:	08023d44 	.word	0x08023d44
 8002b78:	40020800 	.word	0x40020800
 8002b7c:	08023d78 	.word	0x08023d78
 8002b80:	200016a0 	.word	0x200016a0

08002b84 <StartRTCTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRTCTask */
void StartRTCTask(void const * argument)
{
 8002b84:	b5b0      	push	{r4, r5, r7, lr}
 8002b86:	b090      	sub	sp, #64	@ 0x40
 8002b88:	af04      	add	r7, sp, #16
 8002b8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartRTCTask */
  /* Infinite loop */
    RTC_TimeTypeDef sTime;
    RTC_DateTypeDef sDate;
    RTC_extern rtc;
    bool external_rtc_updated = false;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    for (;;)
    {
        /* 1️⃣ Attendre que le NTP ait synchronisé l’RTC interne */
        if (is_synced && !external_rtc_updated)
 8002b92:	4b28      	ldr	r3, [pc, #160]	@ (8002c34 <StartRTCTask+0xb0>)
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d047      	beq.n	8002c2a <StartRTCTask+0xa6>
 8002b9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b9e:	f083 0301 	eor.w	r3, r3, #1
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d040      	beq.n	8002c2a <StartRTCTask+0xa6>
        {
            /* Lire l’heure RTC STM32 */
            HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002ba8:	f107 0318 	add.w	r3, r7, #24
 8002bac:	2200      	movs	r2, #0
 8002bae:	4619      	mov	r1, r3
 8002bb0:	4821      	ldr	r0, [pc, #132]	@ (8002c38 <StartRTCTask+0xb4>)
 8002bb2:	f005 fabf 	bl	8008134 <HAL_RTC_GetTime>
            HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // obligatoire après GetTime
 8002bb6:	f107 0314 	add.w	r3, r7, #20
 8002bba:	2200      	movs	r2, #0
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	481e      	ldr	r0, [pc, #120]	@ (8002c38 <StartRTCTask+0xb4>)
 8002bc0:	f005 fb9a 	bl	80082f8 <HAL_RTC_GetDate>

            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
                        sTime.Hours,
 8002bc4:	7e3b      	ldrb	r3, [r7, #24]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 8002bc6:	4618      	mov	r0, r3
                        sTime.Minutes,
 8002bc8:	7e7b      	ldrb	r3, [r7, #25]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 8002bca:	461c      	mov	r4, r3
                        sTime.Seconds,
 8002bcc:	7ebb      	ldrb	r3, [r7, #26]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 8002bce:	461d      	mov	r5, r3
                        sDate.Date,
 8002bd0:	7dbb      	ldrb	r3, [r7, #22]
                        sDate.Month,
 8002bd2:	7d7a      	ldrb	r2, [r7, #21]
                        sDate.Year);
 8002bd4:	7df9      	ldrb	r1, [r7, #23]
            log_message("[RTC] STM32 RTC = %02d:%02d:%02d  %02d/%02d/20%02d\r\n",
 8002bd6:	9102      	str	r1, [sp, #8]
 8002bd8:	9201      	str	r2, [sp, #4]
 8002bda:	9300      	str	r3, [sp, #0]
 8002bdc:	462b      	mov	r3, r5
 8002bde:	4622      	mov	r2, r4
 8002be0:	4601      	mov	r1, r0
 8002be2:	4816      	ldr	r0, [pc, #88]	@ (8002c3c <StartRTCTask+0xb8>)
 8002be4:	f7fe fb0a 	bl	80011fc <log_message>
            rtc.hours=sTime.Hours;
 8002be8:	7e3b      	ldrb	r3, [r7, #24]
 8002bea:	743b      	strb	r3, [r7, #16]
            rtc.minutes=sTime.Minutes;
 8002bec:	7e7b      	ldrb	r3, [r7, #25]
 8002bee:	747b      	strb	r3, [r7, #17]
            rtc.seconds= sTime.Seconds;
 8002bf0:	7ebb      	ldrb	r3, [r7, #26]
 8002bf2:	74bb      	strb	r3, [r7, #18]
            rtc.date = sDate.Date;
 8002bf4:	7dbb      	ldrb	r3, [r7, #22]
 8002bf6:	73bb      	strb	r3, [r7, #14]
            rtc.month = sDate.Month;
 8002bf8:	7d7b      	ldrb	r3, [r7, #21]
 8002bfa:	737b      	strb	r3, [r7, #13]
            rtc.year = sDate.Year;
 8002bfc:	7dfb      	ldrb	r3, [r7, #23]
 8002bfe:	733b      	strb	r3, [r7, #12]
            rtc.day = sDate.WeekDay;
 8002c00:	7d3b      	ldrb	r3, [r7, #20]
 8002c02:	73fb      	strb	r3, [r7, #15]
            /* 2️⃣ Écrire dans la RTC externe (BQ32000) */
            if (RTC_SetTime(rtc) == HAL_OK)
 8002c04:	f107 030c 	add.w	r3, r7, #12
 8002c08:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002c0c:	f7ff f82a 	bl	8001c64 <RTC_SetTime>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d106      	bne.n	8002c24 <StartRTCTask+0xa0>
            {
                log_message("[RTC] External RTC updated successfully\r\n");
 8002c16:	480a      	ldr	r0, [pc, #40]	@ (8002c40 <StartRTCTask+0xbc>)
 8002c18:	f7fe faf0 	bl	80011fc <log_message>
                external_rtc_updated = true;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002c22:	e002      	b.n	8002c2a <StartRTCTask+0xa6>
            }
            else
            {
                log_message("[RTC] ERROR updating external RTC\r\n");
 8002c24:	4807      	ldr	r0, [pc, #28]	@ (8002c44 <StartRTCTask+0xc0>)
 8002c26:	f7fe fae9 	bl	80011fc <log_message>
            }
        }

        /* 3️⃣ Rafraîchissement lent (ou périodique si tu veux resync) */
        osDelay(1000);
 8002c2a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002c2e:	f008 fdac 	bl	800b78a <osDelay>
        if (is_synced && !external_rtc_updated)
 8002c32:	e7ae      	b.n	8002b92 <StartRTCTask+0xe>
 8002c34:	20000368 	.word	0x20000368
 8002c38:	20001518 	.word	0x20001518
 8002c3c:	08023da4 	.word	0x08023da4
 8002c40:	08023ddc 	.word	0x08023ddc
 8002c44:	08023e08 	.word	0x08023e08

08002c48 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a04      	ldr	r2, [pc, #16]	@ (8002c68 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d101      	bne.n	8002c5e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002c5a:	f000 fce5 	bl	8003628 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002c5e:	bf00      	nop
 8002c60:	3708      	adds	r7, #8
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	40010000 	.word	0x40010000

08002c6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c70:	b672      	cpsid	i
}
 8002c72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c74:	bf00      	nop
 8002c76:	e7fd      	b.n	8002c74 <Error_Handler+0x8>

08002c78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002c7e:	4b11      	ldr	r3, [pc, #68]	@ (8002cc4 <HAL_MspInit+0x4c>)
 8002c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c82:	4a10      	ldr	r2, [pc, #64]	@ (8002cc4 <HAL_MspInit+0x4c>)
 8002c84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c88:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8002cc4 <HAL_MspInit+0x4c>)
 8002c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c92:	607b      	str	r3, [r7, #4]
 8002c94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c96:	4b0b      	ldr	r3, [pc, #44]	@ (8002cc4 <HAL_MspInit+0x4c>)
 8002c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c9a:	4a0a      	ldr	r2, [pc, #40]	@ (8002cc4 <HAL_MspInit+0x4c>)
 8002c9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ca0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ca2:	4b08      	ldr	r3, [pc, #32]	@ (8002cc4 <HAL_MspInit+0x4c>)
 8002ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002caa:	603b      	str	r3, [r7, #0]
 8002cac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002cae:	2200      	movs	r2, #0
 8002cb0:	210f      	movs	r1, #15
 8002cb2:	f06f 0001 	mvn.w	r0, #1
 8002cb6:	f001 f9eb 	bl	8004090 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cba:	bf00      	nop
 8002cbc:	3708      	adds	r7, #8
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	40023800 	.word	0x40023800

08002cc8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b08a      	sub	sp, #40	@ 0x28
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd0:	f107 0314 	add.w	r3, r7, #20
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	605a      	str	r2, [r3, #4]
 8002cda:	609a      	str	r2, [r3, #8]
 8002cdc:	60da      	str	r2, [r3, #12]
 8002cde:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a2d      	ldr	r2, [pc, #180]	@ (8002d9c <HAL_ADC_MspInit+0xd4>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d153      	bne.n	8002d92 <HAL_ADC_MspInit+0xca>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002cea:	4b2d      	ldr	r3, [pc, #180]	@ (8002da0 <HAL_ADC_MspInit+0xd8>)
 8002cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cee:	4a2c      	ldr	r2, [pc, #176]	@ (8002da0 <HAL_ADC_MspInit+0xd8>)
 8002cf0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cf4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cf6:	4b2a      	ldr	r3, [pc, #168]	@ (8002da0 <HAL_ADC_MspInit+0xd8>)
 8002cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cfe:	613b      	str	r3, [r7, #16]
 8002d00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d02:	4b27      	ldr	r3, [pc, #156]	@ (8002da0 <HAL_ADC_MspInit+0xd8>)
 8002d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d06:	4a26      	ldr	r2, [pc, #152]	@ (8002da0 <HAL_ADC_MspInit+0xd8>)
 8002d08:	f043 0301 	orr.w	r3, r3, #1
 8002d0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d0e:	4b24      	ldr	r3, [pc, #144]	@ (8002da0 <HAL_ADC_MspInit+0xd8>)
 8002d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	60fb      	str	r3, [r7, #12]
 8002d18:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4;
 8002d1a:	2319      	movs	r3, #25
 8002d1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d22:	2300      	movs	r3, #0
 8002d24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d26:	f107 0314 	add.w	r3, r7, #20
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	481d      	ldr	r0, [pc, #116]	@ (8002da4 <HAL_ADC_MspInit+0xdc>)
 8002d2e:	f002 ffc7 	bl	8005cc0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002d32:	4b1d      	ldr	r3, [pc, #116]	@ (8002da8 <HAL_ADC_MspInit+0xe0>)
 8002d34:	4a1d      	ldr	r2, [pc, #116]	@ (8002dac <HAL_ADC_MspInit+0xe4>)
 8002d36:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002d38:	4b1b      	ldr	r3, [pc, #108]	@ (8002da8 <HAL_ADC_MspInit+0xe0>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8002da8 <HAL_ADC_MspInit+0xe0>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d44:	4b18      	ldr	r3, [pc, #96]	@ (8002da8 <HAL_ADC_MspInit+0xe0>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002d4a:	4b17      	ldr	r3, [pc, #92]	@ (8002da8 <HAL_ADC_MspInit+0xe0>)
 8002d4c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d50:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d52:	4b15      	ldr	r3, [pc, #84]	@ (8002da8 <HAL_ADC_MspInit+0xe0>)
 8002d54:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d58:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d5a:	4b13      	ldr	r3, [pc, #76]	@ (8002da8 <HAL_ADC_MspInit+0xe0>)
 8002d5c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d60:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002d62:	4b11      	ldr	r3, [pc, #68]	@ (8002da8 <HAL_ADC_MspInit+0xe0>)
 8002d64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d68:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002d6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002da8 <HAL_ADC_MspInit+0xe0>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d70:	4b0d      	ldr	r3, [pc, #52]	@ (8002da8 <HAL_ADC_MspInit+0xe0>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002d76:	480c      	ldr	r0, [pc, #48]	@ (8002da8 <HAL_ADC_MspInit+0xe0>)
 8002d78:	f001 f9b4 	bl	80040e4 <HAL_DMA_Init>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d001      	beq.n	8002d86 <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8002d82:	f7ff ff73 	bl	8002c6c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a07      	ldr	r2, [pc, #28]	@ (8002da8 <HAL_ADC_MspInit+0xe0>)
 8002d8a:	639a      	str	r2, [r3, #56]	@ 0x38
 8002d8c:	4a06      	ldr	r2, [pc, #24]	@ (8002da8 <HAL_ADC_MspInit+0xe0>)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002d92:	bf00      	nop
 8002d94:	3728      	adds	r7, #40	@ 0x28
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	40012000 	.word	0x40012000
 8002da0:	40023800 	.word	0x40023800
 8002da4:	40020000 	.word	0x40020000
 8002da8:	20001464 	.word	0x20001464
 8002dac:	40026410 	.word	0x40026410

08002db0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b0ae      	sub	sp, #184	@ 0xb8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002db8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	601a      	str	r2, [r3, #0]
 8002dc0:	605a      	str	r2, [r3, #4]
 8002dc2:	609a      	str	r2, [r3, #8]
 8002dc4:	60da      	str	r2, [r3, #12]
 8002dc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002dc8:	f107 0314 	add.w	r3, r7, #20
 8002dcc:	2290      	movs	r2, #144	@ 0x90
 8002dce:	2100      	movs	r1, #0
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f01c fbff 	bl	801f5d4 <memset>
  if(hi2c->Instance==I2C1)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a22      	ldr	r2, [pc, #136]	@ (8002e64 <HAL_I2C_MspInit+0xb4>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d13c      	bne.n	8002e5a <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002de0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002de4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002de6:	2300      	movs	r3, #0
 8002de8:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002dea:	f107 0314 	add.w	r3, r7, #20
 8002dee:	4618      	mov	r0, r3
 8002df0:	f004 fc5c 	bl	80076ac <HAL_RCCEx_PeriphCLKConfig>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002dfa:	f7ff ff37 	bl	8002c6c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8002e68 <HAL_I2C_MspInit+0xb8>)
 8002e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e02:	4a19      	ldr	r2, [pc, #100]	@ (8002e68 <HAL_I2C_MspInit+0xb8>)
 8002e04:	f043 0302 	orr.w	r3, r3, #2
 8002e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e0a:	4b17      	ldr	r3, [pc, #92]	@ (8002e68 <HAL_I2C_MspInit+0xb8>)
 8002e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0e:	f003 0302 	and.w	r3, r3, #2
 8002e12:	613b      	str	r3, [r7, #16]
 8002e14:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8002e16:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002e1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e1e:	2312      	movs	r3, #18
 8002e20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e24:	2300      	movs	r3, #0
 8002e26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002e30:	2304      	movs	r3, #4
 8002e32:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e36:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	480b      	ldr	r0, [pc, #44]	@ (8002e6c <HAL_I2C_MspInit+0xbc>)
 8002e3e:	f002 ff3f 	bl	8005cc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002e42:	4b09      	ldr	r3, [pc, #36]	@ (8002e68 <HAL_I2C_MspInit+0xb8>)
 8002e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e46:	4a08      	ldr	r2, [pc, #32]	@ (8002e68 <HAL_I2C_MspInit+0xb8>)
 8002e48:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002e4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e4e:	4b06      	ldr	r3, [pc, #24]	@ (8002e68 <HAL_I2C_MspInit+0xb8>)
 8002e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e56:	60fb      	str	r3, [r7, #12]
 8002e58:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002e5a:	bf00      	nop
 8002e5c:	37b8      	adds	r7, #184	@ 0xb8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	40005400 	.word	0x40005400
 8002e68:	40023800 	.word	0x40023800
 8002e6c:	40020400 	.word	0x40020400

08002e70 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b0a6      	sub	sp, #152	@ 0x98
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e78:	f107 0308 	add.w	r3, r7, #8
 8002e7c:	2290      	movs	r2, #144	@ 0x90
 8002e7e:	2100      	movs	r1, #0
 8002e80:	4618      	mov	r0, r3
 8002e82:	f01c fba7 	bl	801f5d4 <memset>
  if(hrtc->Instance==RTC)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a0e      	ldr	r2, [pc, #56]	@ (8002ec4 <HAL_RTC_MspInit+0x54>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d114      	bne.n	8002eba <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002e90:	2320      	movs	r3, #32
 8002e92:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002e94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002e98:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e9a:	f107 0308 	add.w	r3, r7, #8
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f004 fc04 	bl	80076ac <HAL_RCCEx_PeriphCLKConfig>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002eaa:	f7ff fedf 	bl	8002c6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002eae:	4b06      	ldr	r3, [pc, #24]	@ (8002ec8 <HAL_RTC_MspInit+0x58>)
 8002eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eb2:	4a05      	ldr	r2, [pc, #20]	@ (8002ec8 <HAL_RTC_MspInit+0x58>)
 8002eb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002eb8:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002eba:	bf00      	nop
 8002ebc:	3798      	adds	r7, #152	@ 0x98
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	40002800 	.word	0x40002800
 8002ec8:	40023800 	.word	0x40023800

08002ecc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b08a      	sub	sp, #40	@ 0x28
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ed4:	f107 0314 	add.w	r3, r7, #20
 8002ed8:	2200      	movs	r2, #0
 8002eda:	601a      	str	r2, [r3, #0]
 8002edc:	605a      	str	r2, [r3, #4]
 8002ede:	609a      	str	r2, [r3, #8]
 8002ee0:	60da      	str	r2, [r3, #12]
 8002ee2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a25      	ldr	r2, [pc, #148]	@ (8002f80 <HAL_SPI_MspInit+0xb4>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d144      	bne.n	8002f78 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002eee:	4b25      	ldr	r3, [pc, #148]	@ (8002f84 <HAL_SPI_MspInit+0xb8>)
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef2:	4a24      	ldr	r2, [pc, #144]	@ (8002f84 <HAL_SPI_MspInit+0xb8>)
 8002ef4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ef8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002efa:	4b22      	ldr	r3, [pc, #136]	@ (8002f84 <HAL_SPI_MspInit+0xb8>)
 8002efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f02:	613b      	str	r3, [r7, #16]
 8002f04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f06:	4b1f      	ldr	r3, [pc, #124]	@ (8002f84 <HAL_SPI_MspInit+0xb8>)
 8002f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0a:	4a1e      	ldr	r2, [pc, #120]	@ (8002f84 <HAL_SPI_MspInit+0xb8>)
 8002f0c:	f043 0304 	orr.w	r3, r3, #4
 8002f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f12:	4b1c      	ldr	r3, [pc, #112]	@ (8002f84 <HAL_SPI_MspInit+0xb8>)
 8002f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f16:	f003 0304 	and.w	r3, r3, #4
 8002f1a:	60fb      	str	r3, [r7, #12]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f1e:	4b19      	ldr	r3, [pc, #100]	@ (8002f84 <HAL_SPI_MspInit+0xb8>)
 8002f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f22:	4a18      	ldr	r2, [pc, #96]	@ (8002f84 <HAL_SPI_MspInit+0xb8>)
 8002f24:	f043 0302 	orr.w	r3, r3, #2
 8002f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f2a:	4b16      	ldr	r3, [pc, #88]	@ (8002f84 <HAL_SPI_MspInit+0xb8>)
 8002f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	60bb      	str	r3, [r7, #8]
 8002f34:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002f36:	230c      	movs	r3, #12
 8002f38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f42:	2303      	movs	r3, #3
 8002f44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f46:	2305      	movs	r3, #5
 8002f48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f4a:	f107 0314 	add.w	r3, r7, #20
 8002f4e:	4619      	mov	r1, r3
 8002f50:	480d      	ldr	r0, [pc, #52]	@ (8002f88 <HAL_SPI_MspInit+0xbc>)
 8002f52:	f002 feb5 	bl	8005cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f60:	2300      	movs	r3, #0
 8002f62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f64:	2303      	movs	r3, #3
 8002f66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f68:	2305      	movs	r3, #5
 8002f6a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f6c:	f107 0314 	add.w	r3, r7, #20
 8002f70:	4619      	mov	r1, r3
 8002f72:	4806      	ldr	r0, [pc, #24]	@ (8002f8c <HAL_SPI_MspInit+0xc0>)
 8002f74:	f002 fea4 	bl	8005cc0 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002f78:	bf00      	nop
 8002f7a:	3728      	adds	r7, #40	@ 0x28
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	40003800 	.word	0x40003800
 8002f84:	40023800 	.word	0x40023800
 8002f88:	40020800 	.word	0x40020800
 8002f8c:	40020400 	.word	0x40020400

08002f90 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fa0:	d10b      	bne.n	8002fba <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fa2:	4b09      	ldr	r3, [pc, #36]	@ (8002fc8 <HAL_TIM_Base_MspInit+0x38>)
 8002fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa6:	4a08      	ldr	r2, [pc, #32]	@ (8002fc8 <HAL_TIM_Base_MspInit+0x38>)
 8002fa8:	f043 0301 	orr.w	r3, r3, #1
 8002fac:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fae:	4b06      	ldr	r3, [pc, #24]	@ (8002fc8 <HAL_TIM_Base_MspInit+0x38>)
 8002fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb2:	f003 0301 	and.w	r3, r3, #1
 8002fb6:	60fb      	str	r3, [r7, #12]
 8002fb8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002fba:	bf00      	nop
 8002fbc:	3714      	adds	r7, #20
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	40023800 	.word	0x40023800

08002fcc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b0ae      	sub	sp, #184	@ 0xb8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
 8002fdc:	605a      	str	r2, [r3, #4]
 8002fde:	609a      	str	r2, [r3, #8]
 8002fe0:	60da      	str	r2, [r3, #12]
 8002fe2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002fe4:	f107 0314 	add.w	r3, r7, #20
 8002fe8:	2290      	movs	r2, #144	@ 0x90
 8002fea:	2100      	movs	r1, #0
 8002fec:	4618      	mov	r0, r3
 8002fee:	f01c faf1 	bl	801f5d4 <memset>
  if(huart->Instance==USART3)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a22      	ldr	r2, [pc, #136]	@ (8003080 <HAL_UART_MspInit+0xb4>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d13c      	bne.n	8003076 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002ffc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003000:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_HSI;
 8003002:	2320      	movs	r3, #32
 8003004:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003006:	f107 0314 	add.w	r3, r7, #20
 800300a:	4618      	mov	r0, r3
 800300c:	f004 fb4e 	bl	80076ac <HAL_RCCEx_PeriphCLKConfig>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d001      	beq.n	800301a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003016:	f7ff fe29 	bl	8002c6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800301a:	4b1a      	ldr	r3, [pc, #104]	@ (8003084 <HAL_UART_MspInit+0xb8>)
 800301c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301e:	4a19      	ldr	r2, [pc, #100]	@ (8003084 <HAL_UART_MspInit+0xb8>)
 8003020:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003024:	6413      	str	r3, [r2, #64]	@ 0x40
 8003026:	4b17      	ldr	r3, [pc, #92]	@ (8003084 <HAL_UART_MspInit+0xb8>)
 8003028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800302e:	613b      	str	r3, [r7, #16]
 8003030:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003032:	4b14      	ldr	r3, [pc, #80]	@ (8003084 <HAL_UART_MspInit+0xb8>)
 8003034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003036:	4a13      	ldr	r2, [pc, #76]	@ (8003084 <HAL_UART_MspInit+0xb8>)
 8003038:	f043 0308 	orr.w	r3, r3, #8
 800303c:	6313      	str	r3, [r2, #48]	@ 0x30
 800303e:	4b11      	ldr	r3, [pc, #68]	@ (8003084 <HAL_UART_MspInit+0xb8>)
 8003040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003042:	f003 0308 	and.w	r3, r3, #8
 8003046:	60fb      	str	r3, [r7, #12]
 8003048:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800304a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800304e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003052:	2302      	movs	r3, #2
 8003054:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003058:	2300      	movs	r3, #0
 800305a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800305e:	2303      	movs	r3, #3
 8003060:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003064:	2307      	movs	r3, #7
 8003066:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800306a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800306e:	4619      	mov	r1, r3
 8003070:	4805      	ldr	r0, [pc, #20]	@ (8003088 <HAL_UART_MspInit+0xbc>)
 8003072:	f002 fe25 	bl	8005cc0 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8003076:	bf00      	nop
 8003078:	37b8      	adds	r7, #184	@ 0xb8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	40004800 	.word	0x40004800
 8003084:	40023800 	.word	0x40023800
 8003088:	40020c00 	.word	0x40020c00

0800308c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b08c      	sub	sp, #48	@ 0x30
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8003094:	2300      	movs	r3, #0
 8003096:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8003098:	2300      	movs	r3, #0
 800309a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800309c:	4b2f      	ldr	r3, [pc, #188]	@ (800315c <HAL_InitTick+0xd0>)
 800309e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030a0:	4a2e      	ldr	r2, [pc, #184]	@ (800315c <HAL_InitTick+0xd0>)
 80030a2:	f043 0301 	orr.w	r3, r3, #1
 80030a6:	6453      	str	r3, [r2, #68]	@ 0x44
 80030a8:	4b2c      	ldr	r3, [pc, #176]	@ (800315c <HAL_InitTick+0xd0>)
 80030aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ac:	f003 0301 	and.w	r3, r3, #1
 80030b0:	60bb      	str	r3, [r7, #8]
 80030b2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80030b4:	f107 020c 	add.w	r2, r7, #12
 80030b8:	f107 0310 	add.w	r3, r7, #16
 80030bc:	4611      	mov	r1, r2
 80030be:	4618      	mov	r0, r3
 80030c0:	f004 fac2 	bl	8007648 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80030c4:	f004 faac 	bl	8007620 <HAL_RCC_GetPCLK2Freq>
 80030c8:	4603      	mov	r3, r0
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80030ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030d0:	4a23      	ldr	r2, [pc, #140]	@ (8003160 <HAL_InitTick+0xd4>)
 80030d2:	fba2 2303 	umull	r2, r3, r2, r3
 80030d6:	0c9b      	lsrs	r3, r3, #18
 80030d8:	3b01      	subs	r3, #1
 80030da:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80030dc:	4b21      	ldr	r3, [pc, #132]	@ (8003164 <HAL_InitTick+0xd8>)
 80030de:	4a22      	ldr	r2, [pc, #136]	@ (8003168 <HAL_InitTick+0xdc>)
 80030e0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80030e2:	4b20      	ldr	r3, [pc, #128]	@ (8003164 <HAL_InitTick+0xd8>)
 80030e4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80030e8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80030ea:	4a1e      	ldr	r2, [pc, #120]	@ (8003164 <HAL_InitTick+0xd8>)
 80030ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ee:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80030f0:	4b1c      	ldr	r3, [pc, #112]	@ (8003164 <HAL_InitTick+0xd8>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003164 <HAL_InitTick+0xd8>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030fc:	4b19      	ldr	r3, [pc, #100]	@ (8003164 <HAL_InitTick+0xd8>)
 80030fe:	2200      	movs	r2, #0
 8003100:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8003102:	4818      	ldr	r0, [pc, #96]	@ (8003164 <HAL_InitTick+0xd8>)
 8003104:	f006 f982 	bl	800940c <HAL_TIM_Base_Init>
 8003108:	4603      	mov	r3, r0
 800310a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800310e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003112:	2b00      	cmp	r3, #0
 8003114:	d11b      	bne.n	800314e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8003116:	4813      	ldr	r0, [pc, #76]	@ (8003164 <HAL_InitTick+0xd8>)
 8003118:	f006 fa40 	bl	800959c <HAL_TIM_Base_Start_IT>
 800311c:	4603      	mov	r3, r0
 800311e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8003122:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003126:	2b00      	cmp	r3, #0
 8003128:	d111      	bne.n	800314e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800312a:	2019      	movs	r0, #25
 800312c:	f000 ffcc 	bl	80040c8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b0f      	cmp	r3, #15
 8003134:	d808      	bhi.n	8003148 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8003136:	2200      	movs	r2, #0
 8003138:	6879      	ldr	r1, [r7, #4]
 800313a:	2019      	movs	r0, #25
 800313c:	f000 ffa8 	bl	8004090 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003140:	4a0a      	ldr	r2, [pc, #40]	@ (800316c <HAL_InitTick+0xe0>)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	e002      	b.n	800314e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800314e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003152:	4618      	mov	r0, r3
 8003154:	3730      	adds	r7, #48	@ 0x30
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	40023800 	.word	0x40023800
 8003160:	431bde83 	.word	0x431bde83
 8003164:	20001db8 	.word	0x20001db8
 8003168:	40010000 	.word	0x40010000
 800316c:	20000014 	.word	0x20000014

08003170 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003170:	b480      	push	{r7}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003174:	bf00      	nop
 8003176:	e7fd      	b.n	8003174 <NMI_Handler+0x4>

08003178 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800317c:	bf00      	nop
 800317e:	e7fd      	b.n	800317c <HardFault_Handler+0x4>

08003180 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003180:	b480      	push	{r7}
 8003182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003184:	bf00      	nop
 8003186:	e7fd      	b.n	8003184 <MemManage_Handler+0x4>

08003188 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800318c:	bf00      	nop
 800318e:	e7fd      	b.n	800318c <BusFault_Handler+0x4>

08003190 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003194:	bf00      	nop
 8003196:	e7fd      	b.n	8003194 <UsageFault_Handler+0x4>

08003198 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800319c:	bf00      	nop
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
	...

080031a8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80031ac:	4802      	ldr	r0, [pc, #8]	@ (80031b8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80031ae:	f006 fa6d 	bl	800968c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80031b2:	bf00      	nop
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	20001db8 	.word	0x20001db8

080031bc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80031c0:	4802      	ldr	r0, [pc, #8]	@ (80031cc <DMA2_Stream0_IRQHandler+0x10>)
 80031c2:	f001 f89d 	bl	8004300 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80031c6:	bf00      	nop
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	20001464 	.word	0x20001464

080031d0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80031d4:	4802      	ldr	r0, [pc, #8]	@ (80031e0 <ETH_IRQHandler+0x10>)
 80031d6:	f001 fe8b 	bl	8004ef0 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80031da:	bf00      	nop
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	200067ec 	.word	0x200067ec

080031e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80031e4:	b480      	push	{r7}
 80031e6:	af00      	add	r7, sp, #0
  return 1;
 80031e8:	2301      	movs	r3, #1
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <_kill>:

int _kill(int pid, int sig)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80031fe:	4b05      	ldr	r3, [pc, #20]	@ (8003214 <_kill+0x20>)
 8003200:	2216      	movs	r2, #22
 8003202:	601a      	str	r2, [r3, #0]
  return -1;
 8003204:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003208:	4618      	mov	r0, r3
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr
 8003214:	20068b1c 	.word	0x20068b1c

08003218 <_exit>:

void _exit (int status)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003220:	f04f 31ff 	mov.w	r1, #4294967295
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f7ff ffe5 	bl	80031f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 800322a:	bf00      	nop
 800322c:	e7fd      	b.n	800322a <_exit+0x12>

0800322e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b086      	sub	sp, #24
 8003232:	af00      	add	r7, sp, #0
 8003234:	60f8      	str	r0, [r7, #12]
 8003236:	60b9      	str	r1, [r7, #8]
 8003238:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800323a:	2300      	movs	r3, #0
 800323c:	617b      	str	r3, [r7, #20]
 800323e:	e00a      	b.n	8003256 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003240:	f3af 8000 	nop.w
 8003244:	4601      	mov	r1, r0
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	1c5a      	adds	r2, r3, #1
 800324a:	60ba      	str	r2, [r7, #8]
 800324c:	b2ca      	uxtb	r2, r1
 800324e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	3301      	adds	r3, #1
 8003254:	617b      	str	r3, [r7, #20]
 8003256:	697a      	ldr	r2, [r7, #20]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	429a      	cmp	r2, r3
 800325c:	dbf0      	blt.n	8003240 <_read+0x12>
  }

  return len;
 800325e:	687b      	ldr	r3, [r7, #4]
}
 8003260:	4618      	mov	r0, r3
 8003262:	3718      	adds	r7, #24
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b086      	sub	sp, #24
 800326c:	af00      	add	r7, sp, #0
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003274:	2300      	movs	r3, #0
 8003276:	617b      	str	r3, [r7, #20]
 8003278:	e009      	b.n	800328e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	1c5a      	adds	r2, r3, #1
 800327e:	60ba      	str	r2, [r7, #8]
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	4618      	mov	r0, r3
 8003284:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	3301      	adds	r3, #1
 800328c:	617b      	str	r3, [r7, #20]
 800328e:	697a      	ldr	r2, [r7, #20]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	429a      	cmp	r2, r3
 8003294:	dbf1      	blt.n	800327a <_write+0x12>
  }
  return len;
 8003296:	687b      	ldr	r3, [r7, #4]
}
 8003298:	4618      	mov	r0, r3
 800329a:	3718      	adds	r7, #24
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <_close>:

int _close(int file)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80032a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80032c8:	605a      	str	r2, [r3, #4]
  return 0;
 80032ca:	2300      	movs	r3, #0
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr

080032d8 <_isatty>:

int _isatty(int file)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80032e0:	2301      	movs	r3, #1
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr

080032ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80032ee:	b480      	push	{r7}
 80032f0:	b085      	sub	sp, #20
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	60f8      	str	r0, [r7, #12]
 80032f6:	60b9      	str	r1, [r7, #8]
 80032f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80032fa:	2300      	movs	r3, #0
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3714      	adds	r7, #20
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr

08003308 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003308:	b480      	push	{r7}
 800330a:	b087      	sub	sp, #28
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003310:	4a14      	ldr	r2, [pc, #80]	@ (8003364 <_sbrk+0x5c>)
 8003312:	4b15      	ldr	r3, [pc, #84]	@ (8003368 <_sbrk+0x60>)
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800331c:	4b13      	ldr	r3, [pc, #76]	@ (800336c <_sbrk+0x64>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d102      	bne.n	800332a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003324:	4b11      	ldr	r3, [pc, #68]	@ (800336c <_sbrk+0x64>)
 8003326:	4a12      	ldr	r2, [pc, #72]	@ (8003370 <_sbrk+0x68>)
 8003328:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800332a:	4b10      	ldr	r3, [pc, #64]	@ (800336c <_sbrk+0x64>)
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4413      	add	r3, r2
 8003332:	693a      	ldr	r2, [r7, #16]
 8003334:	429a      	cmp	r2, r3
 8003336:	d205      	bcs.n	8003344 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8003338:	4b0e      	ldr	r3, [pc, #56]	@ (8003374 <_sbrk+0x6c>)
 800333a:	220c      	movs	r2, #12
 800333c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800333e:	f04f 33ff 	mov.w	r3, #4294967295
 8003342:	e009      	b.n	8003358 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8003344:	4b09      	ldr	r3, [pc, #36]	@ (800336c <_sbrk+0x64>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800334a:	4b08      	ldr	r3, [pc, #32]	@ (800336c <_sbrk+0x64>)
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	4413      	add	r3, r2
 8003352:	4a06      	ldr	r2, [pc, #24]	@ (800336c <_sbrk+0x64>)
 8003354:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003356:	68fb      	ldr	r3, [r7, #12]
}
 8003358:	4618      	mov	r0, r3
 800335a:	371c      	adds	r7, #28
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr
 8003364:	20080000 	.word	0x20080000
 8003368:	00000400 	.word	0x00000400
 800336c:	20001e04 	.word	0x20001e04
 8003370:	20068b30 	.word	0x20068b30
 8003374:	20068b1c 	.word	0x20068b1c

08003378 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003378:	b480      	push	{r7}
 800337a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800337c:	4b06      	ldr	r3, [pc, #24]	@ (8003398 <SystemInit+0x20>)
 800337e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003382:	4a05      	ldr	r2, [pc, #20]	@ (8003398 <SystemInit+0x20>)
 8003384:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003388:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800338c:	bf00      	nop
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	e000ed00 	.word	0xe000ed00

0800339c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800339c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80033d4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80033a0:	f7ff ffea 	bl	8003378 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80033a4:	480c      	ldr	r0, [pc, #48]	@ (80033d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80033a6:	490d      	ldr	r1, [pc, #52]	@ (80033dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80033a8:	4a0d      	ldr	r2, [pc, #52]	@ (80033e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80033aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033ac:	e002      	b.n	80033b4 <LoopCopyDataInit>

080033ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033b2:	3304      	adds	r3, #4

080033b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033b8:	d3f9      	bcc.n	80033ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033ba:	4a0a      	ldr	r2, [pc, #40]	@ (80033e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80033bc:	4c0a      	ldr	r4, [pc, #40]	@ (80033e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80033be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033c0:	e001      	b.n	80033c6 <LoopFillZerobss>

080033c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033c4:	3204      	adds	r2, #4

080033c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033c8:	d3fb      	bcc.n	80033c2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80033ca:	f01c fab9 	bl	801f940 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033ce:	f7fe fe95 	bl	80020fc <main>
  bx  lr    
 80033d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80033d4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80033d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033dc:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 80033e0:	08027bd8 	.word	0x08027bd8
  ldr r2, =_sbss
 80033e4:	20000348 	.word	0x20000348
  ldr r4, =_ebss
 80033e8:	20068b2c 	.word	0x20068b2c

080033ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033ec:	e7fe      	b.n	80033ec <ADC_IRQHandler>

080033ee <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 80033ee:	b480      	push	{r7}
 80033f0:	b083      	sub	sp, #12
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	6078      	str	r0, [r7, #4]
 80033f6:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00b      	beq.n	8003416 <LAN8742_RegisterBusIO+0x28>
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d007      	beq.n	8003416 <LAN8742_RegisterBusIO+0x28>
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d003      	beq.n	8003416 <LAN8742_RegisterBusIO+0x28>
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d102      	bne.n	800341c <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8003416:	f04f 33ff 	mov.w	r3, #4294967295
 800341a:	e014      	b.n	8003446 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685a      	ldr	r2, [r3, #4]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	68da      	ldr	r2, [r3, #12]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	689a      	ldr	r2, [r3, #8]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	691a      	ldr	r2, [r3, #16]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr

08003452 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8003452:	b580      	push	{r7, lr}
 8003454:	b086      	sub	sp, #24
 8003456:	af00      	add	r7, sp, #0
 8003458:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 800345a:	2300      	movs	r3, #0
 800345c:	60fb      	str	r3, [r7, #12]
 800345e:	2300      	movs	r3, #0
 8003460:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8003462:	2300      	movs	r3, #0
 8003464:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d139      	bne.n	80034e2 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d002      	beq.n	800347c <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2220      	movs	r2, #32
 8003480:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8003482:	2300      	movs	r3, #0
 8003484:	617b      	str	r3, [r7, #20]
 8003486:	e01c      	b.n	80034c2 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	695b      	ldr	r3, [r3, #20]
 800348c:	f107 020c 	add.w	r2, r7, #12
 8003490:	2112      	movs	r1, #18
 8003492:	6978      	ldr	r0, [r7, #20]
 8003494:	4798      	blx	r3
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	da03      	bge.n	80034a4 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 800349c:	f06f 0304 	mvn.w	r3, #4
 80034a0:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 80034a2:	e00b      	b.n	80034bc <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f003 031f 	and.w	r3, r3, #31
 80034aa:	697a      	ldr	r2, [r7, #20]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d105      	bne.n	80034bc <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 80034b6:	2300      	movs	r3, #0
 80034b8:	613b      	str	r3, [r7, #16]
         break;
 80034ba:	e005      	b.n	80034c8 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	3301      	adds	r3, #1
 80034c0:	617b      	str	r3, [r7, #20]
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	2b1f      	cmp	r3, #31
 80034c6:	d9df      	bls.n	8003488 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2b1f      	cmp	r3, #31
 80034ce:	d902      	bls.n	80034d6 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 80034d0:	f06f 0302 	mvn.w	r3, #2
 80034d4:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d102      	bne.n	80034e2 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2201      	movs	r2, #1
 80034e0:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 80034e2:	693b      	ldr	r3, [r7, #16]
 }
 80034e4:	4618      	mov	r0, r3
 80034e6:	3718      	adds	r7, #24
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 80034f4:	2300      	movs	r3, #0
 80034f6:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	687a      	ldr	r2, [r7, #4]
 80034fe:	6810      	ldr	r0, [r2, #0]
 8003500:	f107 020c 	add.w	r2, r7, #12
 8003504:	2101      	movs	r1, #1
 8003506:	4798      	blx	r3
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	da02      	bge.n	8003514 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 800350e:	f06f 0304 	mvn.w	r3, #4
 8003512:	e06e      	b.n	80035f2 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	6810      	ldr	r0, [r2, #0]
 800351c:	f107 020c 	add.w	r2, r7, #12
 8003520:	2101      	movs	r1, #1
 8003522:	4798      	blx	r3
 8003524:	4603      	mov	r3, r0
 8003526:	2b00      	cmp	r3, #0
 8003528:	da02      	bge.n	8003530 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 800352a:	f06f 0304 	mvn.w	r3, #4
 800352e:	e060      	b.n	80035f2 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f003 0304 	and.w	r3, r3, #4
 8003536:	2b00      	cmp	r3, #0
 8003538:	d101      	bne.n	800353e <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 800353a:	2301      	movs	r3, #1
 800353c:	e059      	b.n	80035f2 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	6810      	ldr	r0, [r2, #0]
 8003546:	f107 020c 	add.w	r2, r7, #12
 800354a:	2100      	movs	r1, #0
 800354c:	4798      	blx	r3
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	da02      	bge.n	800355a <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8003554:	f06f 0304 	mvn.w	r3, #4
 8003558:	e04b      	b.n	80035f2 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003560:	2b00      	cmp	r3, #0
 8003562:	d11b      	bne.n	800359c <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d006      	beq.n	800357c <LAN8742_GetLinkState+0x90>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003574:	2b00      	cmp	r3, #0
 8003576:	d001      	beq.n	800357c <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8003578:	2302      	movs	r3, #2
 800357a:	e03a      	b.n	80035f2 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8003586:	2303      	movs	r3, #3
 8003588:	e033      	b.n	80035f2 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003590:	2b00      	cmp	r3, #0
 8003592:	d001      	beq.n	8003598 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8003594:	2304      	movs	r3, #4
 8003596:	e02c      	b.n	80035f2 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8003598:	2305      	movs	r3, #5
 800359a:	e02a      	b.n	80035f2 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	6810      	ldr	r0, [r2, #0]
 80035a4:	f107 020c 	add.w	r2, r7, #12
 80035a8:	211f      	movs	r1, #31
 80035aa:	4798      	blx	r3
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	da02      	bge.n	80035b8 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 80035b2:	f06f 0304 	mvn.w	r3, #4
 80035b6:	e01c      	b.n	80035f2 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 80035c2:	2306      	movs	r3, #6
 80035c4:	e015      	b.n	80035f2 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f003 031c 	and.w	r3, r3, #28
 80035cc:	2b18      	cmp	r3, #24
 80035ce:	d101      	bne.n	80035d4 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80035d0:	2302      	movs	r3, #2
 80035d2:	e00e      	b.n	80035f2 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f003 031c 	and.w	r3, r3, #28
 80035da:	2b08      	cmp	r3, #8
 80035dc:	d101      	bne.n	80035e2 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80035de:	2303      	movs	r3, #3
 80035e0:	e007      	b.n	80035f2 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	f003 031c 	and.w	r3, r3, #28
 80035e8:	2b14      	cmp	r3, #20
 80035ea:	d101      	bne.n	80035f0 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80035ec:	2304      	movs	r3, #4
 80035ee:	e000      	b.n	80035f2 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80035f0:	2305      	movs	r3, #5
    }
  }
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3710      	adds	r7, #16
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
	...

080035fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003600:	4b08      	ldr	r3, [pc, #32]	@ (8003624 <HAL_Init+0x28>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a07      	ldr	r2, [pc, #28]	@ (8003624 <HAL_Init+0x28>)
 8003606:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800360a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800360c:	2003      	movs	r0, #3
 800360e:	f000 fd34 	bl	800407a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003612:	200f      	movs	r0, #15
 8003614:	f7ff fd3a 	bl	800308c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003618:	f7ff fb2e 	bl	8002c78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	40023c00 	.word	0x40023c00

08003628 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800362c:	4b06      	ldr	r3, [pc, #24]	@ (8003648 <HAL_IncTick+0x20>)
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	461a      	mov	r2, r3
 8003632:	4b06      	ldr	r3, [pc, #24]	@ (800364c <HAL_IncTick+0x24>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4413      	add	r3, r2
 8003638:	4a04      	ldr	r2, [pc, #16]	@ (800364c <HAL_IncTick+0x24>)
 800363a:	6013      	str	r3, [r2, #0]
}
 800363c:	bf00      	nop
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	20000018 	.word	0x20000018
 800364c:	20001e08 	.word	0x20001e08

08003650 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0
  return uwTick;
 8003654:	4b03      	ldr	r3, [pc, #12]	@ (8003664 <HAL_GetTick+0x14>)
 8003656:	681b      	ldr	r3, [r3, #0]
}
 8003658:	4618      	mov	r0, r3
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	20001e08 	.word	0x20001e08

08003668 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003670:	f7ff ffee 	bl	8003650 <HAL_GetTick>
 8003674:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003680:	d005      	beq.n	800368e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003682:	4b0a      	ldr	r3, [pc, #40]	@ (80036ac <HAL_Delay+0x44>)
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	461a      	mov	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	4413      	add	r3, r2
 800368c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800368e:	bf00      	nop
 8003690:	f7ff ffde 	bl	8003650 <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	429a      	cmp	r2, r3
 800369e:	d8f7      	bhi.n	8003690 <HAL_Delay+0x28>
  {
  }
}
 80036a0:	bf00      	nop
 80036a2:	bf00      	nop
 80036a4:	3710      	adds	r7, #16
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	20000018 	.word	0x20000018

080036b0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80036b0:	b480      	push	{r7}
 80036b2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 80036b4:	4b03      	ldr	r3, [pc, #12]	@ (80036c4 <HAL_GetREVID+0x14>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	0c1b      	lsrs	r3, r3, #16
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr
 80036c4:	e0042000 	.word	0xe0042000

080036c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036d0:	2300      	movs	r3, #0
 80036d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d101      	bne.n	80036de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e031      	b.n	8003742 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d109      	bne.n	80036fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f7ff faee 	bl	8002cc8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fe:	f003 0310 	and.w	r3, r3, #16
 8003702:	2b00      	cmp	r3, #0
 8003704:	d116      	bne.n	8003734 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800370a:	4b10      	ldr	r3, [pc, #64]	@ (800374c <HAL_ADC_Init+0x84>)
 800370c:	4013      	ands	r3, r2
 800370e:	f043 0202 	orr.w	r2, r3, #2
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f000 fa86 	bl	8003c28 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003726:	f023 0303 	bic.w	r3, r3, #3
 800372a:	f043 0201 	orr.w	r2, r3, #1
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	641a      	str	r2, [r3, #64]	@ 0x40
 8003732:	e001      	b.n	8003738 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003740:	7bfb      	ldrb	r3, [r7, #15]
}
 8003742:	4618      	mov	r0, r3
 8003744:	3710      	adds	r7, #16
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	ffffeefd 	.word	0xffffeefd

08003750 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800375c:	2300      	movs	r3, #0
 800375e:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t counter = 0;
 8003760:	2300      	movs	r3, #0
 8003762:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800376a:	2b01      	cmp	r3, #1
 800376c:	d101      	bne.n	8003772 <HAL_ADC_Start_DMA+0x22>
 800376e:	2302      	movs	r3, #2
 8003770:	e0d6      	b.n	8003920 <HAL_ADC_Start_DMA+0x1d0>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2201      	movs	r2, #1
 8003776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f003 0301 	and.w	r3, r3, #1
 8003784:	2b01      	cmp	r3, #1
 8003786:	d018      	beq.n	80037ba <HAL_ADC_Start_DMA+0x6a>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	689a      	ldr	r2, [r3, #8]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0201 	orr.w	r2, r2, #1
 8003796:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003798:	4b63      	ldr	r3, [pc, #396]	@ (8003928 <HAL_ADC_Start_DMA+0x1d8>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a63      	ldr	r2, [pc, #396]	@ (800392c <HAL_ADC_Start_DMA+0x1dc>)
 800379e:	fba2 2303 	umull	r2, r3, r2, r3
 80037a2:	0c9a      	lsrs	r2, r3, #18
 80037a4:	4613      	mov	r3, r2
 80037a6:	005b      	lsls	r3, r3, #1
 80037a8:	4413      	add	r3, r2
 80037aa:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 80037ac:	e002      	b.n	80037b4 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	3b01      	subs	r3, #1
 80037b2:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f9      	bne.n	80037ae <HAL_ADC_Start_DMA+0x5e>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f003 0301 	and.w	r3, r3, #1
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	f040 809e 	bne.w	8003906 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037ce:	4b58      	ldr	r3, [pc, #352]	@ (8003930 <HAL_ADC_Start_DMA+0x1e0>)
 80037d0:	4013      	ands	r3, r2
 80037d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d007      	beq.n	80037f8 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80037f0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003800:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003804:	d106      	bne.n	8003814 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800380a:	f023 0206 	bic.w	r2, r3, #6
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	645a      	str	r2, [r3, #68]	@ 0x44
 8003812:	e002      	b.n	800381a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2200      	movs	r2, #0
 8003818:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003826:	4a43      	ldr	r2, [pc, #268]	@ (8003934 <HAL_ADC_Start_DMA+0x1e4>)
 8003828:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800382e:	4a42      	ldr	r2, [pc, #264]	@ (8003938 <HAL_ADC_Start_DMA+0x1e8>)
 8003830:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003836:	4a41      	ldr	r2, [pc, #260]	@ (800393c <HAL_ADC_Start_DMA+0x1ec>)
 8003838:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003842:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	685a      	ldr	r2, [r3, #4]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003852:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689a      	ldr	r2, [r3, #8]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003862:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	334c      	adds	r3, #76	@ 0x4c
 800386e:	4619      	mov	r1, r3
 8003870:	68ba      	ldr	r2, [r7, #8]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f000 fce4 	bl	8004240 <HAL_DMA_Start_IT>
 8003878:	4603      	mov	r3, r0
 800387a:	75fb      	strb	r3, [r7, #23]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800387c:	4b30      	ldr	r3, [pc, #192]	@ (8003940 <HAL_ADC_Start_DMA+0x1f0>)
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f003 031f 	and.w	r3, r3, #31
 8003884:	2b00      	cmp	r3, #0
 8003886:	d10f      	bne.n	80038a8 <HAL_ADC_Start_DMA+0x158>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d143      	bne.n	800391e <HAL_ADC_Start_DMA+0x1ce>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	689a      	ldr	r2, [r3, #8]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80038a4:	609a      	str	r2, [r3, #8]
 80038a6:	e03a      	b.n	800391e <HAL_ADC_Start_DMA+0x1ce>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a25      	ldr	r2, [pc, #148]	@ (8003944 <HAL_ADC_Start_DMA+0x1f4>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d10e      	bne.n	80038d0 <HAL_ADC_Start_DMA+0x180>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d107      	bne.n	80038d0 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	689a      	ldr	r2, [r3, #8]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80038ce:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80038d0:	4b1b      	ldr	r3, [pc, #108]	@ (8003940 <HAL_ADC_Start_DMA+0x1f0>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f003 0310 	and.w	r3, r3, #16
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d120      	bne.n	800391e <HAL_ADC_Start_DMA+0x1ce>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a19      	ldr	r2, [pc, #100]	@ (8003948 <HAL_ADC_Start_DMA+0x1f8>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d11b      	bne.n	800391e <HAL_ADC_Start_DMA+0x1ce>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d114      	bne.n	800391e <HAL_ADC_Start_DMA+0x1ce>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	689a      	ldr	r2, [r3, #8]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003902:	609a      	str	r2, [r3, #8]
 8003904:	e00b      	b.n	800391e <HAL_ADC_Start_DMA+0x1ce>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390a:	f043 0210 	orr.w	r2, r3, #16
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003916:	f043 0201 	orr.w	r2, r3, #1
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return status;
 800391e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003920:	4618      	mov	r0, r3
 8003922:	3718      	adds	r7, #24
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}
 8003928:	20000010 	.word	0x20000010
 800392c:	431bde83 	.word	0x431bde83
 8003930:	fffff8fe 	.word	0xfffff8fe
 8003934:	08003e1d 	.word	0x08003e1d
 8003938:	08003ed7 	.word	0x08003ed7
 800393c:	08003ef3 	.word	0x08003ef3
 8003940:	40012300 	.word	0x40012300
 8003944:	40012000 	.word	0x40012000
 8003948:	40012200 	.word	0x40012200

0800394c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003968:	bf00      	nop
 800396a:	370c      	adds	r7, #12
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003974:	b480      	push	{r7}
 8003976:	b085      	sub	sp, #20
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800397e:	2300      	movs	r3, #0
 8003980:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003988:	2b01      	cmp	r3, #1
 800398a:	d101      	bne.n	8003990 <HAL_ADC_ConfigChannel+0x1c>
 800398c:	2302      	movs	r3, #2
 800398e:	e13a      	b.n	8003c06 <HAL_ADC_ConfigChannel+0x292>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2b09      	cmp	r3, #9
 800399e:	d93a      	bls.n	8003a16 <HAL_ADC_ConfigChannel+0xa2>
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80039a8:	d035      	beq.n	8003a16 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	68d9      	ldr	r1, [r3, #12]
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	461a      	mov	r2, r3
 80039b8:	4613      	mov	r3, r2
 80039ba:	005b      	lsls	r3, r3, #1
 80039bc:	4413      	add	r3, r2
 80039be:	3b1e      	subs	r3, #30
 80039c0:	2207      	movs	r2, #7
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	43da      	mvns	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	400a      	ands	r2, r1
 80039ce:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a8f      	ldr	r2, [pc, #572]	@ (8003c14 <HAL_ADC_ConfigChannel+0x2a0>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d10a      	bne.n	80039f0 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	68d9      	ldr	r1, [r3, #12]
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	061a      	lsls	r2, r3, #24
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	430a      	orrs	r2, r1
 80039ec:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039ee:	e039      	b.n	8003a64 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	68d9      	ldr	r1, [r3, #12]
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	689a      	ldr	r2, [r3, #8]
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	4618      	mov	r0, r3
 8003a02:	4603      	mov	r3, r0
 8003a04:	005b      	lsls	r3, r3, #1
 8003a06:	4403      	add	r3, r0
 8003a08:	3b1e      	subs	r3, #30
 8003a0a:	409a      	lsls	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	430a      	orrs	r2, r1
 8003a12:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a14:	e026      	b.n	8003a64 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	6919      	ldr	r1, [r3, #16]
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	461a      	mov	r2, r3
 8003a24:	4613      	mov	r3, r2
 8003a26:	005b      	lsls	r3, r3, #1
 8003a28:	4413      	add	r3, r2
 8003a2a:	f003 031f 	and.w	r3, r3, #31
 8003a2e:	2207      	movs	r2, #7
 8003a30:	fa02 f303 	lsl.w	r3, r2, r3
 8003a34:	43da      	mvns	r2, r3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	400a      	ands	r2, r1
 8003a3c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	6919      	ldr	r1, [r3, #16]
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	689a      	ldr	r2, [r3, #8]
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	4618      	mov	r0, r3
 8003a50:	4603      	mov	r3, r0
 8003a52:	005b      	lsls	r3, r3, #1
 8003a54:	4403      	add	r3, r0
 8003a56:	f003 031f 	and.w	r3, r3, #31
 8003a5a:	409a      	lsls	r2, r3
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	430a      	orrs	r2, r1
 8003a62:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	2b06      	cmp	r3, #6
 8003a6a:	d824      	bhi.n	8003ab6 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	685a      	ldr	r2, [r3, #4]
 8003a76:	4613      	mov	r3, r2
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	4413      	add	r3, r2
 8003a7c:	3b05      	subs	r3, #5
 8003a7e:	221f      	movs	r2, #31
 8003a80:	fa02 f303 	lsl.w	r3, r2, r3
 8003a84:	43da      	mvns	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	400a      	ands	r2, r1
 8003a8c:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685a      	ldr	r2, [r3, #4]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	4413      	add	r3, r2
 8003aa6:	3b05      	subs	r3, #5
 8003aa8:	fa00 f203 	lsl.w	r2, r0, r3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	635a      	str	r2, [r3, #52]	@ 0x34
 8003ab4:	e04c      	b.n	8003b50 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	2b0c      	cmp	r3, #12
 8003abc:	d824      	bhi.n	8003b08 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	685a      	ldr	r2, [r3, #4]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	4413      	add	r3, r2
 8003ace:	3b23      	subs	r3, #35	@ 0x23
 8003ad0:	221f      	movs	r2, #31
 8003ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad6:	43da      	mvns	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	400a      	ands	r2, r1
 8003ade:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	4618      	mov	r0, r3
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	685a      	ldr	r2, [r3, #4]
 8003af2:	4613      	mov	r3, r2
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	4413      	add	r3, r2
 8003af8:	3b23      	subs	r3, #35	@ 0x23
 8003afa:	fa00 f203 	lsl.w	r2, r0, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	430a      	orrs	r2, r1
 8003b04:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b06:	e023      	b.n	8003b50 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	685a      	ldr	r2, [r3, #4]
 8003b12:	4613      	mov	r3, r2
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	4413      	add	r3, r2
 8003b18:	3b41      	subs	r3, #65	@ 0x41
 8003b1a:	221f      	movs	r2, #31
 8003b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b20:	43da      	mvns	r2, r3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	400a      	ands	r2, r1
 8003b28:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	4618      	mov	r0, r3
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	685a      	ldr	r2, [r3, #4]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	4413      	add	r3, r2
 8003b42:	3b41      	subs	r3, #65	@ 0x41
 8003b44:	fa00 f203 	lsl.w	r2, r0, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a30      	ldr	r2, [pc, #192]	@ (8003c18 <HAL_ADC_ConfigChannel+0x2a4>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d10a      	bne.n	8003b70 <HAL_ADC_ConfigChannel+0x1fc>
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b62:	d105      	bne.n	8003b70 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003b64:	4b2d      	ldr	r3, [pc, #180]	@ (8003c1c <HAL_ADC_ConfigChannel+0x2a8>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	4a2c      	ldr	r2, [pc, #176]	@ (8003c1c <HAL_ADC_ConfigChannel+0x2a8>)
 8003b6a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003b6e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a28      	ldr	r2, [pc, #160]	@ (8003c18 <HAL_ADC_ConfigChannel+0x2a4>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d10f      	bne.n	8003b9a <HAL_ADC_ConfigChannel+0x226>
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2b12      	cmp	r3, #18
 8003b80:	d10b      	bne.n	8003b9a <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003b82:	4b26      	ldr	r3, [pc, #152]	@ (8003c1c <HAL_ADC_ConfigChannel+0x2a8>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	4a25      	ldr	r2, [pc, #148]	@ (8003c1c <HAL_ADC_ConfigChannel+0x2a8>)
 8003b88:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003b8c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003b8e:	4b23      	ldr	r3, [pc, #140]	@ (8003c1c <HAL_ADC_ConfigChannel+0x2a8>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	4a22      	ldr	r2, [pc, #136]	@ (8003c1c <HAL_ADC_ConfigChannel+0x2a8>)
 8003b94:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003b98:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a1e      	ldr	r2, [pc, #120]	@ (8003c18 <HAL_ADC_ConfigChannel+0x2a4>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d12b      	bne.n	8003bfc <HAL_ADC_ConfigChannel+0x288>
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a1a      	ldr	r2, [pc, #104]	@ (8003c14 <HAL_ADC_ConfigChannel+0x2a0>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d003      	beq.n	8003bb6 <HAL_ADC_ConfigChannel+0x242>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2b11      	cmp	r3, #17
 8003bb4:	d122      	bne.n	8003bfc <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8003bb6:	4b19      	ldr	r3, [pc, #100]	@ (8003c1c <HAL_ADC_ConfigChannel+0x2a8>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	4a18      	ldr	r2, [pc, #96]	@ (8003c1c <HAL_ADC_ConfigChannel+0x2a8>)
 8003bbc:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003bc0:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003bc2:	4b16      	ldr	r3, [pc, #88]	@ (8003c1c <HAL_ADC_ConfigChannel+0x2a8>)
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	4a15      	ldr	r2, [pc, #84]	@ (8003c1c <HAL_ADC_ConfigChannel+0x2a8>)
 8003bc8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003bcc:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a10      	ldr	r2, [pc, #64]	@ (8003c14 <HAL_ADC_ConfigChannel+0x2a0>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d111      	bne.n	8003bfc <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003bd8:	4b11      	ldr	r3, [pc, #68]	@ (8003c20 <HAL_ADC_ConfigChannel+0x2ac>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a11      	ldr	r2, [pc, #68]	@ (8003c24 <HAL_ADC_ConfigChannel+0x2b0>)
 8003bde:	fba2 2303 	umull	r2, r3, r2, r3
 8003be2:	0c9a      	lsrs	r2, r3, #18
 8003be4:	4613      	mov	r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	4413      	add	r3, r2
 8003bea:	005b      	lsls	r3, r3, #1
 8003bec:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003bee:	e002      	b.n	8003bf6 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d1f9      	bne.n	8003bf0 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3714      	adds	r7, #20
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	10000012 	.word	0x10000012
 8003c18:	40012000 	.word	0x40012000
 8003c1c:	40012300 	.word	0x40012300
 8003c20:	20000010 	.word	0x20000010
 8003c24:	431bde83 	.word	0x431bde83

08003c28 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003c30:	4b78      	ldr	r3, [pc, #480]	@ (8003e14 <ADC_Init+0x1ec>)
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	4a77      	ldr	r2, [pc, #476]	@ (8003e14 <ADC_Init+0x1ec>)
 8003c36:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003c3a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003c3c:	4b75      	ldr	r3, [pc, #468]	@ (8003e14 <ADC_Init+0x1ec>)
 8003c3e:	685a      	ldr	r2, [r3, #4]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	4973      	ldr	r1, [pc, #460]	@ (8003e14 <ADC_Init+0x1ec>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	685a      	ldr	r2, [r3, #4]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	6859      	ldr	r1, [r3, #4]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	021a      	lsls	r2, r3, #8
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	430a      	orrs	r2, r1
 8003c6c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	685a      	ldr	r2, [r3, #4]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003c7c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	6859      	ldr	r1, [r3, #4]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	689a      	ldr	r2, [r3, #8]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	430a      	orrs	r2, r1
 8003c8e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	689a      	ldr	r2, [r3, #8]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	6899      	ldr	r1, [r3, #8]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	68da      	ldr	r2, [r3, #12]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	430a      	orrs	r2, r1
 8003cb0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cb6:	4a58      	ldr	r2, [pc, #352]	@ (8003e18 <ADC_Init+0x1f0>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d022      	beq.n	8003d02 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	689a      	ldr	r2, [r3, #8]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003cca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	6899      	ldr	r1, [r3, #8]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	430a      	orrs	r2, r1
 8003cdc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	689a      	ldr	r2, [r3, #8]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003cec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6899      	ldr	r1, [r3, #8]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	430a      	orrs	r2, r1
 8003cfe:	609a      	str	r2, [r3, #8]
 8003d00:	e00f      	b.n	8003d22 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003d10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	689a      	ldr	r2, [r3, #8]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003d20:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	689a      	ldr	r2, [r3, #8]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f022 0202 	bic.w	r2, r2, #2
 8003d30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	6899      	ldr	r1, [r3, #8]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	005a      	lsls	r2, r3, #1
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	430a      	orrs	r2, r1
 8003d44:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d01b      	beq.n	8003d88 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	685a      	ldr	r2, [r3, #4]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d5e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	685a      	ldr	r2, [r3, #4]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003d6e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6859      	ldr	r1, [r3, #4]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	035a      	lsls	r2, r3, #13
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	430a      	orrs	r2, r1
 8003d84:	605a      	str	r2, [r3, #4]
 8003d86:	e007      	b.n	8003d98 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	685a      	ldr	r2, [r3, #4]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d96:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003da6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	69db      	ldr	r3, [r3, #28]
 8003db2:	3b01      	subs	r3, #1
 8003db4:	051a      	lsls	r2, r3, #20
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	689a      	ldr	r2, [r3, #8]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003dcc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	6899      	ldr	r1, [r3, #8]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003dda:	025a      	lsls	r2, r3, #9
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	430a      	orrs	r2, r1
 8003de2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	689a      	ldr	r2, [r3, #8]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003df2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	6899      	ldr	r1, [r3, #8]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	029a      	lsls	r2, r3, #10
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	430a      	orrs	r2, r1
 8003e06:	609a      	str	r2, [r3, #8]
}
 8003e08:	bf00      	nop
 8003e0a:	370c      	adds	r7, #12
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr
 8003e14:	40012300 	.word	0x40012300
 8003e18:	0f000001 	.word	0x0f000001

08003e1c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e28:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e2e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d13c      	bne.n	8003eb0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d12b      	bne.n	8003ea8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d127      	bne.n	8003ea8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e5e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d006      	beq.n	8003e74 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d119      	bne.n	8003ea8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	685a      	ldr	r2, [r3, #4]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f022 0220 	bic.w	r2, r2, #32
 8003e82:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d105      	bne.n	8003ea8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea0:	f043 0201 	orr.w	r2, r3, #1
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f7fe fd9d 	bl	80029e8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003eae:	e00e      	b.n	8003ece <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb4:	f003 0310 	and.w	r3, r3, #16
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d003      	beq.n	8003ec4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003ebc:	68f8      	ldr	r0, [r7, #12]
 8003ebe:	f7ff fd4f 	bl	8003960 <HAL_ADC_ErrorCallback>
}
 8003ec2:	e004      	b.n	8003ece <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	4798      	blx	r3
}
 8003ece:	bf00      	nop
 8003ed0:	3710      	adds	r7, #16
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}

08003ed6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	b084      	sub	sp, #16
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ee2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003ee4:	68f8      	ldr	r0, [r7, #12]
 8003ee6:	f7ff fd31 	bl	800394c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003eea:	bf00      	nop
 8003eec:	3710      	adds	r7, #16
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}

08003ef2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003ef2:	b580      	push	{r7, lr}
 8003ef4:	b084      	sub	sp, #16
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003efe:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2240      	movs	r2, #64	@ 0x40
 8003f04:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f0a:	f043 0204 	orr.w	r2, r3, #4
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003f12:	68f8      	ldr	r0, [r7, #12]
 8003f14:	f7ff fd24 	bl	8003960 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f18:	bf00      	nop
 8003f1a:	3710      	adds	r7, #16
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}

08003f20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b085      	sub	sp, #20
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f003 0307 	and.w	r3, r3, #7
 8003f2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f30:	4b0b      	ldr	r3, [pc, #44]	@ (8003f60 <__NVIC_SetPriorityGrouping+0x40>)
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f36:	68ba      	ldr	r2, [r7, #8]
 8003f38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003f48:	4b06      	ldr	r3, [pc, #24]	@ (8003f64 <__NVIC_SetPriorityGrouping+0x44>)
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f4e:	4a04      	ldr	r2, [pc, #16]	@ (8003f60 <__NVIC_SetPriorityGrouping+0x40>)
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	60d3      	str	r3, [r2, #12]
}
 8003f54:	bf00      	nop
 8003f56:	3714      	adds	r7, #20
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr
 8003f60:	e000ed00 	.word	0xe000ed00
 8003f64:	05fa0000 	.word	0x05fa0000

08003f68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f6c:	4b04      	ldr	r3, [pc, #16]	@ (8003f80 <__NVIC_GetPriorityGrouping+0x18>)
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	0a1b      	lsrs	r3, r3, #8
 8003f72:	f003 0307 	and.w	r3, r3, #7
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr
 8003f80:	e000ed00 	.word	0xe000ed00

08003f84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	db0b      	blt.n	8003fae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f96:	79fb      	ldrb	r3, [r7, #7]
 8003f98:	f003 021f 	and.w	r2, r3, #31
 8003f9c:	4907      	ldr	r1, [pc, #28]	@ (8003fbc <__NVIC_EnableIRQ+0x38>)
 8003f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa2:	095b      	lsrs	r3, r3, #5
 8003fa4:	2001      	movs	r0, #1
 8003fa6:	fa00 f202 	lsl.w	r2, r0, r2
 8003faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003fae:	bf00      	nop
 8003fb0:	370c      	adds	r7, #12
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr
 8003fba:	bf00      	nop
 8003fbc:	e000e100 	.word	0xe000e100

08003fc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	6039      	str	r1, [r7, #0]
 8003fca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	db0a      	blt.n	8003fea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	b2da      	uxtb	r2, r3
 8003fd8:	490c      	ldr	r1, [pc, #48]	@ (800400c <__NVIC_SetPriority+0x4c>)
 8003fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fde:	0112      	lsls	r2, r2, #4
 8003fe0:	b2d2      	uxtb	r2, r2
 8003fe2:	440b      	add	r3, r1
 8003fe4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fe8:	e00a      	b.n	8004000 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	b2da      	uxtb	r2, r3
 8003fee:	4908      	ldr	r1, [pc, #32]	@ (8004010 <__NVIC_SetPriority+0x50>)
 8003ff0:	79fb      	ldrb	r3, [r7, #7]
 8003ff2:	f003 030f 	and.w	r3, r3, #15
 8003ff6:	3b04      	subs	r3, #4
 8003ff8:	0112      	lsls	r2, r2, #4
 8003ffa:	b2d2      	uxtb	r2, r2
 8003ffc:	440b      	add	r3, r1
 8003ffe:	761a      	strb	r2, [r3, #24]
}
 8004000:	bf00      	nop
 8004002:	370c      	adds	r7, #12
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr
 800400c:	e000e100 	.word	0xe000e100
 8004010:	e000ed00 	.word	0xe000ed00

08004014 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004014:	b480      	push	{r7}
 8004016:	b089      	sub	sp, #36	@ 0x24
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f003 0307 	and.w	r3, r3, #7
 8004026:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	f1c3 0307 	rsb	r3, r3, #7
 800402e:	2b04      	cmp	r3, #4
 8004030:	bf28      	it	cs
 8004032:	2304      	movcs	r3, #4
 8004034:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	3304      	adds	r3, #4
 800403a:	2b06      	cmp	r3, #6
 800403c:	d902      	bls.n	8004044 <NVIC_EncodePriority+0x30>
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	3b03      	subs	r3, #3
 8004042:	e000      	b.n	8004046 <NVIC_EncodePriority+0x32>
 8004044:	2300      	movs	r3, #0
 8004046:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004048:	f04f 32ff 	mov.w	r2, #4294967295
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	fa02 f303 	lsl.w	r3, r2, r3
 8004052:	43da      	mvns	r2, r3
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	401a      	ands	r2, r3
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800405c:	f04f 31ff 	mov.w	r1, #4294967295
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	fa01 f303 	lsl.w	r3, r1, r3
 8004066:	43d9      	mvns	r1, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800406c:	4313      	orrs	r3, r2
         );
}
 800406e:	4618      	mov	r0, r3
 8004070:	3724      	adds	r7, #36	@ 0x24
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr

0800407a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800407a:	b580      	push	{r7, lr}
 800407c:	b082      	sub	sp, #8
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f7ff ff4c 	bl	8003f20 <__NVIC_SetPriorityGrouping>
}
 8004088:	bf00      	nop
 800408a:	3708      	adds	r7, #8
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004090:	b580      	push	{r7, lr}
 8004092:	b086      	sub	sp, #24
 8004094:	af00      	add	r7, sp, #0
 8004096:	4603      	mov	r3, r0
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	607a      	str	r2, [r7, #4]
 800409c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800409e:	2300      	movs	r3, #0
 80040a0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040a2:	f7ff ff61 	bl	8003f68 <__NVIC_GetPriorityGrouping>
 80040a6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	68b9      	ldr	r1, [r7, #8]
 80040ac:	6978      	ldr	r0, [r7, #20]
 80040ae:	f7ff ffb1 	bl	8004014 <NVIC_EncodePriority>
 80040b2:	4602      	mov	r2, r0
 80040b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040b8:	4611      	mov	r1, r2
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7ff ff80 	bl	8003fc0 <__NVIC_SetPriority>
}
 80040c0:	bf00      	nop
 80040c2:	3718      	adds	r7, #24
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	4603      	mov	r3, r0
 80040d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7ff ff54 	bl	8003f84 <__NVIC_EnableIRQ>
}
 80040dc:	bf00      	nop
 80040de:	3708      	adds	r7, #8
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b086      	sub	sp, #24
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80040ec:	2300      	movs	r3, #0
 80040ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80040f0:	f7ff faae 	bl	8003650 <HAL_GetTick>
 80040f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d101      	bne.n	8004100 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e099      	b.n	8004234 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2202      	movs	r2, #2
 8004104:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f022 0201 	bic.w	r2, r2, #1
 800411e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004120:	e00f      	b.n	8004142 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004122:	f7ff fa95 	bl	8003650 <HAL_GetTick>
 8004126:	4602      	mov	r2, r0
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	2b05      	cmp	r3, #5
 800412e:	d908      	bls.n	8004142 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2220      	movs	r2, #32
 8004134:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2203      	movs	r2, #3
 800413a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e078      	b.n	8004234 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0301 	and.w	r3, r3, #1
 800414c:	2b00      	cmp	r3, #0
 800414e:	d1e8      	bne.n	8004122 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004158:	697a      	ldr	r2, [r7, #20]
 800415a:	4b38      	ldr	r3, [pc, #224]	@ (800423c <HAL_DMA_Init+0x158>)
 800415c:	4013      	ands	r3, r2
 800415e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	685a      	ldr	r2, [r3, #4]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800416e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	691b      	ldr	r3, [r3, #16]
 8004174:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800417a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	699b      	ldr	r3, [r3, #24]
 8004180:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004186:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6a1b      	ldr	r3, [r3, #32]
 800418c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800418e:	697a      	ldr	r2, [r7, #20]
 8004190:	4313      	orrs	r3, r2
 8004192:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004198:	2b04      	cmp	r3, #4
 800419a:	d107      	bne.n	80041ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a4:	4313      	orrs	r3, r2
 80041a6:	697a      	ldr	r2, [r7, #20]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	697a      	ldr	r2, [r7, #20]
 80041b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	f023 0307 	bic.w	r3, r3, #7
 80041c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c8:	697a      	ldr	r2, [r7, #20]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d2:	2b04      	cmp	r3, #4
 80041d4:	d117      	bne.n	8004206 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	4313      	orrs	r3, r2
 80041de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d00e      	beq.n	8004206 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	f000 fa77 	bl	80046dc <DMA_CheckFifoParam>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d008      	beq.n	8004206 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2240      	movs	r2, #64	@ 0x40
 80041f8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004202:	2301      	movs	r3, #1
 8004204:	e016      	b.n	8004234 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f000 fa2e 	bl	8004670 <DMA_CalcBaseAndBitshift>
 8004214:	4603      	mov	r3, r0
 8004216:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800421c:	223f      	movs	r2, #63	@ 0x3f
 800421e:	409a      	lsls	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2201      	movs	r2, #1
 800422e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	3718      	adds	r7, #24
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}
 800423c:	e010803f 	.word	0xe010803f

08004240 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b086      	sub	sp, #24
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
 800424c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800424e:	2300      	movs	r3, #0
 8004250:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004256:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800425e:	2b01      	cmp	r3, #1
 8004260:	d101      	bne.n	8004266 <HAL_DMA_Start_IT+0x26>
 8004262:	2302      	movs	r3, #2
 8004264:	e048      	b.n	80042f8 <HAL_DMA_Start_IT+0xb8>
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2201      	movs	r2, #1
 800426a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004274:	b2db      	uxtb	r3, r3
 8004276:	2b01      	cmp	r3, #1
 8004278:	d137      	bne.n	80042ea <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2202      	movs	r2, #2
 800427e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	687a      	ldr	r2, [r7, #4]
 800428c:	68b9      	ldr	r1, [r7, #8]
 800428e:	68f8      	ldr	r0, [r7, #12]
 8004290:	f000 f9c0 	bl	8004614 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004298:	223f      	movs	r2, #63	@ 0x3f
 800429a:	409a      	lsls	r2, r3
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f042 0216 	orr.w	r2, r2, #22
 80042ae:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	695a      	ldr	r2, [r3, #20]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80042be:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d007      	beq.n	80042d8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f042 0208 	orr.w	r2, r2, #8
 80042d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f042 0201 	orr.w	r2, r2, #1
 80042e6:	601a      	str	r2, [r3, #0]
 80042e8:	e005      	b.n	80042f6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80042f2:	2302      	movs	r3, #2
 80042f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80042f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3718      	adds	r7, #24
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}

08004300 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b086      	sub	sp, #24
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004308:	2300      	movs	r3, #0
 800430a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800430c:	4b8e      	ldr	r3, [pc, #568]	@ (8004548 <HAL_DMA_IRQHandler+0x248>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a8e      	ldr	r2, [pc, #568]	@ (800454c <HAL_DMA_IRQHandler+0x24c>)
 8004312:	fba2 2303 	umull	r2, r3, r2, r3
 8004316:	0a9b      	lsrs	r3, r3, #10
 8004318:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800431e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800432a:	2208      	movs	r2, #8
 800432c:	409a      	lsls	r2, r3
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	4013      	ands	r3, r2
 8004332:	2b00      	cmp	r3, #0
 8004334:	d01a      	beq.n	800436c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0304 	and.w	r3, r3, #4
 8004340:	2b00      	cmp	r3, #0
 8004342:	d013      	beq.n	800436c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f022 0204 	bic.w	r2, r2, #4
 8004352:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004358:	2208      	movs	r2, #8
 800435a:	409a      	lsls	r2, r3
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004364:	f043 0201 	orr.w	r2, r3, #1
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004370:	2201      	movs	r2, #1
 8004372:	409a      	lsls	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	4013      	ands	r3, r2
 8004378:	2b00      	cmp	r3, #0
 800437a:	d012      	beq.n	80043a2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00b      	beq.n	80043a2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800438e:	2201      	movs	r2, #1
 8004390:	409a      	lsls	r2, r3
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800439a:	f043 0202 	orr.w	r2, r3, #2
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a6:	2204      	movs	r2, #4
 80043a8:	409a      	lsls	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	4013      	ands	r3, r2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d012      	beq.n	80043d8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0302 	and.w	r3, r3, #2
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d00b      	beq.n	80043d8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c4:	2204      	movs	r2, #4
 80043c6:	409a      	lsls	r2, r3
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d0:	f043 0204 	orr.w	r2, r3, #4
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043dc:	2210      	movs	r2, #16
 80043de:	409a      	lsls	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	4013      	ands	r3, r2
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d043      	beq.n	8004470 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0308 	and.w	r3, r3, #8
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d03c      	beq.n	8004470 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043fa:	2210      	movs	r2, #16
 80043fc:	409a      	lsls	r2, r3
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800440c:	2b00      	cmp	r3, #0
 800440e:	d018      	beq.n	8004442 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d108      	bne.n	8004430 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004422:	2b00      	cmp	r3, #0
 8004424:	d024      	beq.n	8004470 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	4798      	blx	r3
 800442e:	e01f      	b.n	8004470 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004434:	2b00      	cmp	r3, #0
 8004436:	d01b      	beq.n	8004470 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	4798      	blx	r3
 8004440:	e016      	b.n	8004470 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800444c:	2b00      	cmp	r3, #0
 800444e:	d107      	bne.n	8004460 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f022 0208 	bic.w	r2, r2, #8
 800445e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004464:	2b00      	cmp	r3, #0
 8004466:	d003      	beq.n	8004470 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004474:	2220      	movs	r2, #32
 8004476:	409a      	lsls	r2, r3
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	4013      	ands	r3, r2
 800447c:	2b00      	cmp	r3, #0
 800447e:	f000 808f 	beq.w	80045a0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f003 0310 	and.w	r3, r3, #16
 800448c:	2b00      	cmp	r3, #0
 800448e:	f000 8087 	beq.w	80045a0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004496:	2220      	movs	r2, #32
 8004498:	409a      	lsls	r2, r3
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	2b05      	cmp	r3, #5
 80044a8:	d136      	bne.n	8004518 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f022 0216 	bic.w	r2, r2, #22
 80044b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	695a      	ldr	r2, [r3, #20]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80044c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d103      	bne.n	80044da <HAL_DMA_IRQHandler+0x1da>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d007      	beq.n	80044ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f022 0208 	bic.w	r2, r2, #8
 80044e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ee:	223f      	movs	r2, #63	@ 0x3f
 80044f0:	409a      	lsls	r2, r3
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2201      	movs	r2, #1
 80044fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800450a:	2b00      	cmp	r3, #0
 800450c:	d07e      	beq.n	800460c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	4798      	blx	r3
        }
        return;
 8004516:	e079      	b.n	800460c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d01d      	beq.n	8004562 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d10d      	bne.n	8004550 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004538:	2b00      	cmp	r3, #0
 800453a:	d031      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	4798      	blx	r3
 8004544:	e02c      	b.n	80045a0 <HAL_DMA_IRQHandler+0x2a0>
 8004546:	bf00      	nop
 8004548:	20000010 	.word	0x20000010
 800454c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004554:	2b00      	cmp	r3, #0
 8004556:	d023      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	4798      	blx	r3
 8004560:	e01e      	b.n	80045a0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800456c:	2b00      	cmp	r3, #0
 800456e:	d10f      	bne.n	8004590 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f022 0210 	bic.w	r2, r2, #16
 800457e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004594:	2b00      	cmp	r3, #0
 8004596:	d003      	beq.n	80045a0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d032      	beq.n	800460e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ac:	f003 0301 	and.w	r3, r3, #1
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d022      	beq.n	80045fa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2205      	movs	r2, #5
 80045b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f022 0201 	bic.w	r2, r2, #1
 80045ca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	3301      	adds	r3, #1
 80045d0:	60bb      	str	r3, [r7, #8]
 80045d2:	697a      	ldr	r2, [r7, #20]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d307      	bcc.n	80045e8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 0301 	and.w	r3, r3, #1
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d1f2      	bne.n	80045cc <HAL_DMA_IRQHandler+0x2cc>
 80045e6:	e000      	b.n	80045ea <HAL_DMA_IRQHandler+0x2ea>
          break;
 80045e8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2201      	movs	r2, #1
 80045ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d005      	beq.n	800460e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	4798      	blx	r3
 800460a:	e000      	b.n	800460e <HAL_DMA_IRQHandler+0x30e>
        return;
 800460c:	bf00      	nop
    }
  }
}
 800460e:	3718      	adds	r7, #24
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}

08004614 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004614:	b480      	push	{r7}
 8004616:	b085      	sub	sp, #20
 8004618:	af00      	add	r7, sp, #0
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	607a      	str	r2, [r7, #4]
 8004620:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004630:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	683a      	ldr	r2, [r7, #0]
 8004638:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	2b40      	cmp	r3, #64	@ 0x40
 8004640:	d108      	bne.n	8004654 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	687a      	ldr	r2, [r7, #4]
 8004648:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	68ba      	ldr	r2, [r7, #8]
 8004650:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004652:	e007      	b.n	8004664 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68ba      	ldr	r2, [r7, #8]
 800465a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	60da      	str	r2, [r3, #12]
}
 8004664:	bf00      	nop
 8004666:	3714      	adds	r7, #20
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr

08004670 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004670:	b480      	push	{r7}
 8004672:	b085      	sub	sp, #20
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	b2db      	uxtb	r3, r3
 800467e:	3b10      	subs	r3, #16
 8004680:	4a13      	ldr	r2, [pc, #76]	@ (80046d0 <DMA_CalcBaseAndBitshift+0x60>)
 8004682:	fba2 2303 	umull	r2, r3, r2, r3
 8004686:	091b      	lsrs	r3, r3, #4
 8004688:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800468a:	4a12      	ldr	r2, [pc, #72]	@ (80046d4 <DMA_CalcBaseAndBitshift+0x64>)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	4413      	add	r3, r2
 8004690:	781b      	ldrb	r3, [r3, #0]
 8004692:	461a      	mov	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2b03      	cmp	r3, #3
 800469c:	d908      	bls.n	80046b0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	461a      	mov	r2, r3
 80046a4:	4b0c      	ldr	r3, [pc, #48]	@ (80046d8 <DMA_CalcBaseAndBitshift+0x68>)
 80046a6:	4013      	ands	r3, r2
 80046a8:	1d1a      	adds	r2, r3, #4
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	659a      	str	r2, [r3, #88]	@ 0x58
 80046ae:	e006      	b.n	80046be <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	461a      	mov	r2, r3
 80046b6:	4b08      	ldr	r3, [pc, #32]	@ (80046d8 <DMA_CalcBaseAndBitshift+0x68>)
 80046b8:	4013      	ands	r3, r2
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3714      	adds	r7, #20
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	aaaaaaab 	.word	0xaaaaaaab
 80046d4:	0802757c 	.word	0x0802757c
 80046d8:	fffffc00 	.word	0xfffffc00

080046dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80046dc:	b480      	push	{r7}
 80046de:	b085      	sub	sp, #20
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046e4:	2300      	movs	r3, #0
 80046e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	699b      	ldr	r3, [r3, #24]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d11f      	bne.n	8004736 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	2b03      	cmp	r3, #3
 80046fa:	d856      	bhi.n	80047aa <DMA_CheckFifoParam+0xce>
 80046fc:	a201      	add	r2, pc, #4	@ (adr r2, 8004704 <DMA_CheckFifoParam+0x28>)
 80046fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004702:	bf00      	nop
 8004704:	08004715 	.word	0x08004715
 8004708:	08004727 	.word	0x08004727
 800470c:	08004715 	.word	0x08004715
 8004710:	080047ab 	.word	0x080047ab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004718:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d046      	beq.n	80047ae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004724:	e043      	b.n	80047ae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800472a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800472e:	d140      	bne.n	80047b2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004734:	e03d      	b.n	80047b2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	699b      	ldr	r3, [r3, #24]
 800473a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800473e:	d121      	bne.n	8004784 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	2b03      	cmp	r3, #3
 8004744:	d837      	bhi.n	80047b6 <DMA_CheckFifoParam+0xda>
 8004746:	a201      	add	r2, pc, #4	@ (adr r2, 800474c <DMA_CheckFifoParam+0x70>)
 8004748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800474c:	0800475d 	.word	0x0800475d
 8004750:	08004763 	.word	0x08004763
 8004754:	0800475d 	.word	0x0800475d
 8004758:	08004775 	.word	0x08004775
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	73fb      	strb	r3, [r7, #15]
      break;
 8004760:	e030      	b.n	80047c4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004766:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d025      	beq.n	80047ba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004772:	e022      	b.n	80047ba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004778:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800477c:	d11f      	bne.n	80047be <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004782:	e01c      	b.n	80047be <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	2b02      	cmp	r3, #2
 8004788:	d903      	bls.n	8004792 <DMA_CheckFifoParam+0xb6>
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	2b03      	cmp	r3, #3
 800478e:	d003      	beq.n	8004798 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004790:	e018      	b.n	80047c4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	73fb      	strb	r3, [r7, #15]
      break;
 8004796:	e015      	b.n	80047c4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800479c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d00e      	beq.n	80047c2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	73fb      	strb	r3, [r7, #15]
      break;
 80047a8:	e00b      	b.n	80047c2 <DMA_CheckFifoParam+0xe6>
      break;
 80047aa:	bf00      	nop
 80047ac:	e00a      	b.n	80047c4 <DMA_CheckFifoParam+0xe8>
      break;
 80047ae:	bf00      	nop
 80047b0:	e008      	b.n	80047c4 <DMA_CheckFifoParam+0xe8>
      break;
 80047b2:	bf00      	nop
 80047b4:	e006      	b.n	80047c4 <DMA_CheckFifoParam+0xe8>
      break;
 80047b6:	bf00      	nop
 80047b8:	e004      	b.n	80047c4 <DMA_CheckFifoParam+0xe8>
      break;
 80047ba:	bf00      	nop
 80047bc:	e002      	b.n	80047c4 <DMA_CheckFifoParam+0xe8>
      break;   
 80047be:	bf00      	nop
 80047c0:	e000      	b.n	80047c4 <DMA_CheckFifoParam+0xe8>
      break;
 80047c2:	bf00      	nop
    }
  } 
  
  return status; 
 80047c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3714      	adds	r7, #20
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr
 80047d2:	bf00      	nop

080047d4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d101      	bne.n	80047e6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e086      	b.n	80048f4 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d106      	bne.n	80047fe <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2220      	movs	r2, #32
 80047f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f006 fcdf 	bl	800b1bc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047fe:	4b3f      	ldr	r3, [pc, #252]	@ (80048fc <HAL_ETH_Init+0x128>)
 8004800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004802:	4a3e      	ldr	r2, [pc, #248]	@ (80048fc <HAL_ETH_Init+0x128>)
 8004804:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004808:	6453      	str	r3, [r2, #68]	@ 0x44
 800480a:	4b3c      	ldr	r3, [pc, #240]	@ (80048fc <HAL_ETH_Init+0x128>)
 800480c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800480e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004812:	60bb      	str	r3, [r7, #8]
 8004814:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004816:	4b3a      	ldr	r3, [pc, #232]	@ (8004900 <HAL_ETH_Init+0x12c>)
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	4a39      	ldr	r2, [pc, #228]	@ (8004900 <HAL_ETH_Init+0x12c>)
 800481c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004820:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004822:	4b37      	ldr	r3, [pc, #220]	@ (8004900 <HAL_ETH_Init+0x12c>)
 8004824:	685a      	ldr	r2, [r3, #4]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	4935      	ldr	r1, [pc, #212]	@ (8004900 <HAL_ETH_Init+0x12c>)
 800482c:	4313      	orrs	r3, r2
 800482e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8004830:	4b33      	ldr	r3, [pc, #204]	@ (8004900 <HAL_ETH_Init+0x12c>)
 8004832:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	687a      	ldr	r2, [r7, #4]
 8004840:	6812      	ldr	r2, [r2, #0]
 8004842:	f043 0301 	orr.w	r3, r3, #1
 8004846:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800484a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800484c:	f7fe ff00 	bl	8003650 <HAL_GetTick>
 8004850:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004852:	e011      	b.n	8004878 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004854:	f7fe fefc 	bl	8003650 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004862:	d909      	bls.n	8004878 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2204      	movs	r2, #4
 8004868:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	22e0      	movs	r2, #224	@ 0xe0
 8004870:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e03d      	b.n	80048f4 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 0301 	and.w	r3, r3, #1
 8004886:	2b00      	cmp	r3, #0
 8004888:	d1e4      	bne.n	8004854 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 ff5c 	bl	8005748 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f001 f807 	bl	80058a4 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f001 f85d 	bl	8005956 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	461a      	mov	r2, r3
 80048a2:	2100      	movs	r1, #0
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f000 ffc5 	bl	8005834 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80048b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	4b0f      	ldr	r3, [pc, #60]	@ (8004904 <HAL_ETH_Init+0x130>)
 80048c8:	430b      	orrs	r3, r1
 80048ca:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80048de:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2210      	movs	r2, #16
 80048ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80048f2:	2300      	movs	r3, #0
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3710      	adds	r7, #16
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	40023800 	.word	0x40023800
 8004900:	40013800 	.word	0x40013800
 8004904:	00020060 	.word	0x00020060

08004908 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b084      	sub	sp, #16
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004916:	2b10      	cmp	r3, #16
 8004918:	d15f      	bne.n	80049da <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2220      	movs	r2, #32
 800491e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2201      	movs	r2, #1
 8004926:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2204      	movs	r2, #4
 800492c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f000 f9f6 	bl	8004d20 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800493c:	2001      	movs	r0, #1
 800493e:	f7fe fe93 	bl	8003668 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	6812      	ldr	r2, [r2, #0]
 8004958:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800495c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004960:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	687a      	ldr	r2, [r7, #4]
 800496e:	6812      	ldr	r2, [r2, #0]
 8004970:	f043 0302 	orr.w	r3, r3, #2
 8004974:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004978:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 fd80 	bl	8005480 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f042 0208 	orr.w	r2, r2, #8
 800498e:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004998:	2001      	movs	r0, #1
 800499a:	f7fe fe65 	bl	8003668 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f042 0204 	orr.w	r2, r2, #4
 80049b4:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049be:	69d9      	ldr	r1, [r3, #28]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	4b07      	ldr	r3, [pc, #28]	@ (80049e4 <HAL_ETH_Start_IT+0xdc>)
 80049c6:	430b      	orrs	r3, r1
 80049c8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80049cc:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2240      	movs	r2, #64	@ 0x40
 80049d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 80049d6:	2300      	movs	r3, #0
 80049d8:	e000      	b.n	80049dc <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
  }
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3710      	adds	r7, #16
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	0001a0c1 	.word	0x0001a0c1

080049e8 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b086      	sub	sp, #24
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049f6:	2b40      	cmp	r3, #64	@ 0x40
 80049f8:	d16e      	bne.n	8004ad8 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2220      	movs	r2, #32
 80049fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a0a:	69d9      	ldr	r1, [r3, #28]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	4b34      	ldr	r3, [pc, #208]	@ (8004ae4 <HAL_ETH_Stop_IT+0xfc>)
 8004a12:	400b      	ands	r3, r1
 8004a14:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a18:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a22:	699b      	ldr	r3, [r3, #24]
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	6812      	ldr	r2, [r2, #0]
 8004a28:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a2c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a30:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a3a:	699b      	ldr	r3, [r3, #24]
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	6812      	ldr	r2, [r2, #0]
 8004a40:	f023 0302 	bic.w	r3, r3, #2
 8004a44:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004a48:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f022 0204 	bic.w	r2, r2, #4
 8004a58:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004a62:	2001      	movs	r0, #1
 8004a64:	f7fe fe00 	bl	8003668 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	693a      	ldr	r2, [r7, #16]
 8004a6e:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 fd05 	bl	8005480 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f022 0208 	bic.w	r2, r2, #8
 8004a84:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004a8e:	2001      	movs	r0, #1
 8004a90:	f7fe fdea 	bl	8003668 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	693a      	ldr	r2, [r7, #16]
 8004a9a:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	617b      	str	r3, [r7, #20]
 8004aa0:	e00e      	b.n	8004ac0 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	697a      	ldr	r2, [r7, #20]
 8004aa6:	3212      	adds	r2, #18
 8004aa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004aac:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	3301      	adds	r3, #1
 8004abe:	617b      	str	r3, [r7, #20]
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	2b03      	cmp	r3, #3
 8004ac4:	d9ed      	bls.n	8004aa2 <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2210      	movs	r2, #16
 8004ad0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	e000      	b.n	8004ada <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
  }
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3718      	adds	r7, #24
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}
 8004ae2:	bf00      	nop
 8004ae4:	fffe5f3e 	.word	0xfffe5f3e

08004ae8 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b082      	sub	sp, #8
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d109      	bne.n	8004b0c <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004afe:	f043 0201 	orr.w	r2, r3, #1
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e045      	b.n	8004b98 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b12:	2b40      	cmp	r3, #64	@ 0x40
 8004b14:	d13f      	bne.n	8004b96 <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8004b1e:	2201      	movs	r2, #1
 8004b20:	6839      	ldr	r1, [r7, #0]
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 ff86 	bl	8005a34 <ETH_Prepare_Tx_Descriptors>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d009      	beq.n	8004b42 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b34:	f043 0202 	orr.w	r2, r3, #2
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e02a      	b.n	8004b98 <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004b42:	f3bf 8f4f 	dsb	sy
}
 8004b46:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b4c:	1c5a      	adds	r2, r3, #1
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	629a      	str	r2, [r3, #40]	@ 0x28
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b56:	2b03      	cmp	r3, #3
 8004b58:	d904      	bls.n	8004b64 <HAL_ETH_Transmit_IT+0x7c>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b5e:	1f1a      	subs	r2, r3, #4
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b6c:	695b      	ldr	r3, [r3, #20]
 8004b6e:	f003 0304 	and.w	r3, r3, #4
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d00d      	beq.n	8004b92 <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b7e:	461a      	mov	r2, r3
 8004b80:	2304      	movs	r3, #4
 8004b82:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	2300      	movs	r3, #0
 8004b90:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 8004b92:	2300      	movs	r3, #0
 8004b94:	e000      	b.n	8004b98 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
  }
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3708      	adds	r7, #8
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b088      	sub	sp, #32
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8004baa:	2300      	movs	r3, #0
 8004bac:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d109      	bne.n	8004bcc <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bbe:	f043 0201 	orr.w	r2, r3, #1
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e0a4      	b.n	8004d16 <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bd2:	2b40      	cmp	r3, #64	@ 0x40
 8004bd4:	d001      	beq.n	8004bda <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e09d      	b.n	8004d16 <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bde:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	69fa      	ldr	r2, [r7, #28]
 8004be4:	3212      	adds	r2, #18
 8004be6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bea:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bf0:	f1c3 0304 	rsb	r3, r3, #4
 8004bf4:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004bf6:	e066      	b.n	8004cc6 <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8004bf8:	69bb      	ldr	r3, [r7, #24]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d007      	beq.n	8004c14 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8004c04:	69bb      	ldr	r3, [r7, #24]
 8004c06:	69da      	ldr	r2, [r3, #28]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	699a      	ldr	r2, [r3, #24]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d103      	bne.n	8004c28 <HAL_ETH_ReadData+0x88>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d03c      	beq.n	8004ca2 <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8004c28:	69bb      	ldr	r3, [r7, #24]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d005      	beq.n	8004c40 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	0c1b      	lsrs	r3, r3, #16
 8004c46:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004c4a:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8004c4c:	69bb      	ldr	r3, [r7, #24]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d005      	beq.n	8004c64 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8004c60:	2301      	movs	r3, #1
 8004c62:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8004c64:	69bb      	ldr	r3, [r7, #24]
 8004c66:	689a      	ldr	r2, [r3, #8]
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8004c78:	69bb      	ldr	r3, [r7, #24]
 8004c7a:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	f006 fc67 	bl	800b554 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c8a:	1c5a      	adds	r2, r3, #1
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	441a      	add	r2, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8004c9c:	69bb      	ldr	r3, [r7, #24]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8004ca2:	69fb      	ldr	r3, [r7, #28]
 8004ca4:	3301      	adds	r3, #1
 8004ca6:	61fb      	str	r3, [r7, #28]
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	2b03      	cmp	r3, #3
 8004cac:	d902      	bls.n	8004cb4 <HAL_ETH_ReadData+0x114>
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	3b04      	subs	r3, #4
 8004cb2:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	69fa      	ldr	r2, [r7, #28]
 8004cb8:	3212      	adds	r2, #18
 8004cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cbe:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	db06      	blt.n	8004cdc <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004cce:	697a      	ldr	r2, [r7, #20]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d202      	bcs.n	8004cdc <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8004cd6:	7cfb      	ldrb	r3, [r7, #19]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d08d      	beq.n	8004bf8 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	441a      	add	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d002      	beq.n	8004cf6 <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f000 f815 	bl	8004d20 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	69fa      	ldr	r2, [r7, #28]
 8004cfa:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8004cfc:	7cfb      	ldrb	r3, [r7, #19]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d108      	bne.n	8004d14 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004d10:	2300      	movs	r3, #0
 8004d12:	e000      	b.n	8004d16 <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3720      	adds	r7, #32
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
	...

08004d20 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b088      	sub	sp, #32
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d34:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	69fa      	ldr	r2, [r7, #28]
 8004d3a:	3212      	adds	r2, #18
 8004d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d40:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d46:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8004d48:	e042      	b.n	8004dd0 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	6a1b      	ldr	r3, [r3, #32]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d112      	bne.n	8004d78 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8004d52:	f107 0308 	add.w	r3, r7, #8
 8004d56:	4618      	mov	r0, r3
 8004d58:	f006 fbcc 	bl	800b4f4 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d102      	bne.n	8004d68 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8004d62:	2300      	movs	r3, #0
 8004d64:	74fb      	strb	r3, [r7, #19]
 8004d66:	e007      	b.n	8004d78 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	461a      	mov	r2, r3
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8004d78:	7cfb      	ldrb	r3, [r7, #19]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d028      	beq.n	8004dd0 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d106      	bne.n	8004d94 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	695a      	ldr	r2, [r3, #20]
 8004d8a:	4b26      	ldr	r3, [pc, #152]	@ (8004e24 <ETH_UpdateDescriptor+0x104>)
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	6053      	str	r3, [r2, #4]
 8004d92:	e005      	b.n	8004da0 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	695b      	ldr	r3, [r3, #20]
 8004d98:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	3301      	adds	r3, #1
 8004db0:	61fb      	str	r3, [r7, #28]
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	2b03      	cmp	r3, #3
 8004db6:	d902      	bls.n	8004dbe <ETH_UpdateDescriptor+0x9e>
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	3b04      	subs	r3, #4
 8004dbc:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	69fa      	ldr	r2, [r7, #28]
 8004dc2:	3212      	adds	r2, #18
 8004dc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004dc8:	617b      	str	r3, [r7, #20]
      desccount--;
 8004dca:	69bb      	ldr	r3, [r7, #24]
 8004dcc:	3b01      	subs	r3, #1
 8004dce:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d002      	beq.n	8004ddc <ETH_UpdateDescriptor+0xbc>
 8004dd6:	7cfb      	ldrb	r3, [r7, #19]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1b6      	bne.n	8004d4a <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d01a      	beq.n	8004e1c <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	3303      	adds	r3, #3
 8004dea:	f003 0303 	and.w	r3, r3, #3
 8004dee:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004df0:	f3bf 8f5f 	dmb	sy
}
 8004df4:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6919      	ldr	r1, [r3, #16]
 8004dfa:	68fa      	ldr	r2, [r7, #12]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	4413      	add	r3, r2
 8004e02:	00db      	lsls	r3, r3, #3
 8004e04:	18ca      	adds	r2, r1, r3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e0e:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	69fa      	ldr	r2, [r7, #28]
 8004e14:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	69ba      	ldr	r2, [r7, #24]
 8004e1a:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8004e1c:	bf00      	nop
 8004e1e:	3720      	adds	r7, #32
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	80004000 	.word	0x80004000

08004e28 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b086      	sub	sp, #24
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	3318      	adds	r3, #24
 8004e34:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3a:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e40:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8004e42:	2301      	movs	r3, #1
 8004e44:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8004e46:	e047      	b.n	8004ed8 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8004e52:	68ba      	ldr	r2, [r7, #8]
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	3304      	adds	r3, #4
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	4413      	add	r3, r2
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d10a      	bne.n	8004e78 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	3301      	adds	r3, #1
 8004e66:	613b      	str	r3, [r7, #16]
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	2b03      	cmp	r3, #3
 8004e6c:	d902      	bls.n	8004e74 <HAL_ETH_ReleaseTxPacket+0x4c>
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	3b04      	subs	r3, #4
 8004e72:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8004e74:	2300      	movs	r3, #0
 8004e76:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8004e78:	7bbb      	ldrb	r3, [r7, #14]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d02c      	beq.n	8004ed8 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	68d9      	ldr	r1, [r3, #12]
 8004e82:	693a      	ldr	r2, [r7, #16]
 8004e84:	4613      	mov	r3, r2
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	4413      	add	r3, r2
 8004e8a:	00db      	lsls	r3, r3, #3
 8004e8c:	440b      	add	r3, r1
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	db1f      	blt.n	8004ed4 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8004e94:	68ba      	ldr	r2, [r7, #8]
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	3304      	adds	r3, #4
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	4413      	add	r3, r2
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f006 fb99 	bl	800b5d8 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8004ea6:	68ba      	ldr	r2, [r7, #8]
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	3304      	adds	r3, #4
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	4413      	add	r3, r2
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	3301      	adds	r3, #1
 8004eb8:	613b      	str	r3, [r7, #16]
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	2b03      	cmp	r3, #3
 8004ebe:	d902      	bls.n	8004ec6 <HAL_ETH_ReleaseTxPacket+0x9e>
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	3b04      	subs	r3, #4
 8004ec4:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004ed2:	e001      	b.n	8004ed8 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d002      	beq.n	8004ee4 <HAL_ETH_ReleaseTxPacket+0xbc>
 8004ede:	7bfb      	ldrb	r3, [r7, #15]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d1b1      	bne.n	8004e48 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3718      	adds	r7, #24
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
	...

08004ef0 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b086      	sub	sp, #24
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004efe:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f14:	69db      	ldr	r3, [r3, #28]
 8004f16:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8004f18:	4b4b      	ldr	r3, [pc, #300]	@ (8005048 <HAL_ETH_IRQHandler+0x158>)
 8004f1a:	695b      	ldr	r3, [r3, #20]
 8004f1c:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d00e      	beq.n	8004f46 <HAL_ETH_IRQHandler+0x56>
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d009      	beq.n	8004f46 <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	4b43      	ldr	r3, [pc, #268]	@ (800504c <HAL_ETH_IRQHandler+0x15c>)
 8004f3e:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f005 fe4f 	bl	800abe4 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	f003 0301 	and.w	r3, r3, #1
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d00f      	beq.n	8004f70 <HAL_ETH_IRQHandler+0x80>
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f003 0301 	and.w	r3, r3, #1
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d00a      	beq.n	8004f70 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f62:	461a      	mov	r2, r3
 8004f64:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8004f68:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f005 fe4a 	bl	800ac04 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d042      	beq.n	8005000 <HAL_ETH_IRQHandler+0x110>
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d03d      	beq.n	8005000 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f8a:	f043 0208 	orr.w	r2, r3, #8
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d01a      	beq.n	8004fd4 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fa6:	695a      	ldr	r2, [r3, #20]
 8004fa8:	4b29      	ldr	r3, [pc, #164]	@ (8005050 <HAL_ETH_IRQHandler+0x160>)
 8004faa:	4013      	ands	r3, r2
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fba:	69db      	ldr	r3, [r3, #28]
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	6812      	ldr	r2, [r2, #0]
 8004fc0:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8004fc4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004fc8:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	22e0      	movs	r2, #224	@ 0xe0
 8004fce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8004fd2:	e012      	b.n	8004ffa <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fdc:	695a      	ldr	r2, [r3, #20]
 8004fde:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004ff8:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f005 fe12 	bl	800ac24 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	f003 0308 	and.w	r3, r3, #8
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00e      	beq.n	8005028 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005010:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 f81a 	bl	8005054 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d006      	beq.n	8005040 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8005032:	4b05      	ldr	r3, [pc, #20]	@ (8005048 <HAL_ETH_IRQHandler+0x158>)
 8005034:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8005038:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f000 f814 	bl	8005068 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8005040:	bf00      	nop
 8005042:	3718      	adds	r7, #24
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}
 8005048:	40013c00 	.word	0x40013c00
 800504c:	00010040 	.word	0x00010040
 8005050:	007e2000 	.word	0x007e2000

08005054 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 800505c:	bf00      	nop
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b086      	sub	sp, #24
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]
 8005088:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	f003 031c 	and.w	r3, r3, #28
 8005098:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	02db      	lsls	r3, r3, #11
 800509e:	b29b      	uxth	r3, r3
 80050a0:	697a      	ldr	r2, [r7, #20]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	019b      	lsls	r3, r3, #6
 80050aa:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	f023 0302 	bic.w	r3, r3, #2
 80050ba:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	f043 0301 	orr.w	r3, r3, #1
 80050c2:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	697a      	ldr	r2, [r7, #20]
 80050ca:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 80050cc:	f7fe fac0 	bl	8003650 <HAL_GetTick>
 80050d0:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80050d2:	e00d      	b.n	80050f0 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 80050d4:	f7fe fabc 	bl	8003650 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050e2:	d301      	bcc.n	80050e8 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e010      	b.n	800510a <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	691b      	ldr	r3, [r3, #16]
 80050ee:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	f003 0301 	and.w	r3, r3, #1
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1ec      	bne.n	80050d4 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	695b      	ldr	r3, [r3, #20]
 8005100:	b29b      	uxth	r3, r3
 8005102:	461a      	mov	r2, r3
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	3718      	adds	r7, #24
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8005112:	b580      	push	{r7, lr}
 8005114:	b086      	sub	sp, #24
 8005116:	af00      	add	r7, sp, #0
 8005118:	60f8      	str	r0, [r7, #12]
 800511a:	60b9      	str	r1, [r7, #8]
 800511c:	607a      	str	r2, [r7, #4]
 800511e:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	691b      	ldr	r3, [r3, #16]
 8005126:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	f003 031c 	and.w	r3, r3, #28
 800512e:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	02db      	lsls	r3, r3, #11
 8005134:	b29b      	uxth	r3, r3
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	4313      	orrs	r3, r2
 800513a:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	019b      	lsls	r3, r3, #6
 8005140:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8005144:	697a      	ldr	r2, [r7, #20]
 8005146:	4313      	orrs	r3, r2
 8005148:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	f043 0302 	orr.w	r3, r3, #2
 8005150:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	f043 0301 	orr.w	r3, r3, #1
 8005158:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	b29a      	uxth	r2, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 800516c:	f7fe fa70 	bl	8003650 <HAL_GetTick>
 8005170:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005172:	e00d      	b.n	8005190 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8005174:	f7fe fa6c 	bl	8003650 <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005182:	d301      	bcc.n	8005188 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e009      	b.n	800519c <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	2b00      	cmp	r3, #0
 8005198:	d1ec      	bne.n	8005174 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 800519a:	2300      	movs	r3, #0
}
 800519c:	4618      	mov	r0, r3
 800519e:	3718      	adds	r7, #24
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b083      	sub	sp, #12
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d101      	bne.n	80051b8 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e0e6      	b.n	8005386 <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0310 	and.w	r3, r3, #16
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	bf14      	ite	ne
 80051c6:	2301      	movne	r3, #1
 80051c8:	2300      	moveq	r3, #0
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	461a      	mov	r2, r3
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	bf0c      	ite	eq
 80051f0:	2301      	moveq	r3, #1
 80051f2:	2300      	movne	r3, #0
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	461a      	mov	r2, r3
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8005208:	2b00      	cmp	r3, #0
 800520a:	bf14      	ite	ne
 800520c:	2301      	movne	r3, #1
 800520e:	2300      	moveq	r3, #0
 8005210:	b2db      	uxtb	r3, r3
 8005212:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005222:	2b00      	cmp	r3, #0
 8005224:	bf0c      	ite	eq
 8005226:	2301      	moveq	r3, #1
 8005228:	2300      	movne	r3, #0
 800522a:	b2db      	uxtb	r3, r3
 800522c:	461a      	mov	r2, r3
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800523c:	2b00      	cmp	r3, #0
 800523e:	bf14      	ite	ne
 8005240:	2301      	movne	r3, #1
 8005242:	2300      	moveq	r3, #0
 8005244:	b2db      	uxtb	r3, r3
 8005246:	461a      	mov	r2, r3
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005272:	2b00      	cmp	r3, #0
 8005274:	bf0c      	ite	eq
 8005276:	2301      	moveq	r3, #1
 8005278:	2300      	movne	r3, #0
 800527a:	b2db      	uxtb	r3, r3
 800527c:	461a      	mov	r2, r3
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800528c:	2b00      	cmp	r3, #0
 800528e:	bf0c      	ite	eq
 8005290:	2301      	moveq	r3, #1
 8005292:	2300      	movne	r3, #0
 8005294:	b2db      	uxtb	r3, r3
 8005296:	461a      	mov	r2, r3
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	bf14      	ite	ne
 80052aa:	2301      	movne	r3, #1
 80052ac:	2300      	moveq	r3, #0
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	461a      	mov	r2, r3
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	bf14      	ite	ne
 80052d2:	2301      	movne	r3, #1
 80052d4:	2300      	moveq	r3, #0
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	461a      	mov	r2, r3
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	bf14      	ite	ne
 80052ec:	2301      	movne	r3, #1
 80052ee:	2300      	moveq	r3, #0
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	461a      	mov	r2, r3
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	699b      	ldr	r3, [r3, #24]
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b00      	cmp	r3, #0
 8005304:	bf14      	ite	ne
 8005306:	2301      	movne	r3, #1
 8005308:	2300      	moveq	r3, #0
 800530a:	b2db      	uxtb	r3, r3
 800530c:	461a      	mov	r2, r3
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800531e:	2b00      	cmp	r3, #0
 8005320:	bf0c      	ite	eq
 8005322:	2301      	moveq	r3, #1
 8005324:	2300      	movne	r3, #0
 8005326:	b2db      	uxtb	r3, r3
 8005328:	461a      	mov	r2, r3
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	699b      	ldr	r3, [r3, #24]
 8005344:	0c1b      	lsrs	r3, r3, #16
 8005346:	b29a      	uxth	r2, r3
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	699b      	ldr	r3, [r3, #24]
 8005352:	f003 0304 	and.w	r3, r3, #4
 8005356:	2b00      	cmp	r3, #0
 8005358:	bf14      	ite	ne
 800535a:	2301      	movne	r3, #1
 800535c:	2300      	moveq	r3, #0
 800535e:	b2db      	uxtb	r3, r3
 8005360:	461a      	mov	r2, r3
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8005372:	2b00      	cmp	r3, #0
 8005374:	bf14      	ite	ne
 8005376:	2301      	movne	r3, #1
 8005378:	2300      	moveq	r3, #0
 800537a:	b2db      	uxtb	r3, r3
 800537c:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8005384:	2300      	movs	r3, #0
}
 8005386:	4618      	mov	r0, r3
 8005388:	370c      	adds	r7, #12
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr

08005392 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8005392:	b580      	push	{r7, lr}
 8005394:	b082      	sub	sp, #8
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
 800539a:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e00b      	b.n	80053be <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053ac:	2b10      	cmp	r3, #16
 80053ae:	d105      	bne.n	80053bc <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80053b0:	6839      	ldr	r1, [r7, #0]
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 f88a 	bl	80054cc <ETH_SetMACConfig>

    return HAL_OK;
 80053b8:	2300      	movs	r3, #0
 80053ba:	e000      	b.n	80053be <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
  }
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3708      	adds	r7, #8
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
	...

080053c8 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f023 031c 	bic.w	r3, r3, #28
 80053de:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80053e0:	f002 f8fe 	bl	80075e0 <HAL_RCC_GetHCLKFreq>
 80053e4:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	4a14      	ldr	r2, [pc, #80]	@ (800543c <HAL_ETH_SetMDIOClockRange+0x74>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d804      	bhi.n	80053f8 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f043 0308 	orr.w	r3, r3, #8
 80053f4:	60fb      	str	r3, [r7, #12]
 80053f6:	e019      	b.n	800542c <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	4a11      	ldr	r2, [pc, #68]	@ (8005440 <HAL_ETH_SetMDIOClockRange+0x78>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d204      	bcs.n	800540a <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f043 030c 	orr.w	r3, r3, #12
 8005406:	60fb      	str	r3, [r7, #12]
 8005408:	e010      	b.n	800542c <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	4a0d      	ldr	r2, [pc, #52]	@ (8005444 <HAL_ETH_SetMDIOClockRange+0x7c>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d90c      	bls.n	800542c <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	4a0c      	ldr	r2, [pc, #48]	@ (8005448 <HAL_ETH_SetMDIOClockRange+0x80>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d804      	bhi.n	8005424 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f043 0304 	orr.w	r3, r3, #4
 8005420:	60fb      	str	r3, [r7, #12]
 8005422:	e003      	b.n	800542c <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f043 0310 	orr.w	r3, r3, #16
 800542a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68fa      	ldr	r2, [r7, #12]
 8005432:	611a      	str	r2, [r3, #16]
}
 8005434:	bf00      	nop
 8005436:	3710      	adds	r7, #16
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}
 800543c:	02160ebf 	.word	0x02160ebf
 8005440:	03938700 	.word	0x03938700
 8005444:	05f5e0ff 	.word	0x05f5e0ff
 8005448:	08f0d17f 	.word	0x08f0d17f

0800544c <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 800544c:	b480      	push	{r7}
 800544e:	b083      	sub	sp, #12
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 800545a:	4618      	mov	r0, r3
 800545c:	370c      	adds	r7, #12
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr

08005466 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8005466:	b480      	push	{r7}
 8005468:	b083      	sub	sp, #12
 800546a:	af00      	add	r7, sp, #0
 800546c:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8005474:	4618      	mov	r0, r3
 8005476:	370c      	adds	r7, #12
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8005488:	2300      	movs	r3, #0
 800548a:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005494:	699b      	ldr	r3, [r3, #24]
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	6812      	ldr	r2, [r2, #0]
 800549a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800549e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80054a2:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80054ac:	699b      	ldr	r3, [r3, #24]
 80054ae:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80054b0:	2001      	movs	r0, #1
 80054b2:	f7fe f8d9 	bl	8003668 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80054c0:	6193      	str	r3, [r2, #24]
}
 80054c2:	bf00      	nop
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
	...

080054cc <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80054de:	68fa      	ldr	r2, [r7, #12]
 80054e0:	4b53      	ldr	r3, [pc, #332]	@ (8005630 <ETH_SetMACConfig+0x164>)
 80054e2:	4013      	ands	r3, r2
 80054e4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	7b9b      	ldrb	r3, [r3, #14]
 80054ea:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80054ec:	683a      	ldr	r2, [r7, #0]
 80054ee:	7c12      	ldrb	r2, [r2, #16]
 80054f0:	2a00      	cmp	r2, #0
 80054f2:	d102      	bne.n	80054fa <ETH_SetMACConfig+0x2e>
 80054f4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80054f8:	e000      	b.n	80054fc <ETH_SetMACConfig+0x30>
 80054fa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80054fc:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80054fe:	683a      	ldr	r2, [r7, #0]
 8005500:	7c52      	ldrb	r2, [r2, #17]
 8005502:	2a00      	cmp	r2, #0
 8005504:	d102      	bne.n	800550c <ETH_SetMACConfig+0x40>
 8005506:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800550a:	e000      	b.n	800550e <ETH_SetMACConfig+0x42>
 800550c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800550e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8005514:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	7fdb      	ldrb	r3, [r3, #31]
 800551a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 800551c:	431a      	orrs	r2, r3
                        macconf->Speed |
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8005522:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005524:	683a      	ldr	r2, [r7, #0]
 8005526:	7f92      	ldrb	r2, [r2, #30]
 8005528:	2a00      	cmp	r2, #0
 800552a:	d102      	bne.n	8005532 <ETH_SetMACConfig+0x66>
 800552c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005530:	e000      	b.n	8005534 <ETH_SetMACConfig+0x68>
 8005532:	2200      	movs	r2, #0
                        macconf->Speed |
 8005534:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	7f1b      	ldrb	r3, [r3, #28]
 800553a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800553c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8005542:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	791b      	ldrb	r3, [r3, #4]
 8005548:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800554a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800554c:	683a      	ldr	r2, [r7, #0]
 800554e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005552:	2a00      	cmp	r2, #0
 8005554:	d102      	bne.n	800555c <ETH_SetMACConfig+0x90>
 8005556:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800555a:	e000      	b.n	800555e <ETH_SetMACConfig+0x92>
 800555c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800555e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	7bdb      	ldrb	r3, [r3, #15]
 8005564:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005566:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800556c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005574:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8005576:	4313      	orrs	r3, r2
 8005578:	68fa      	ldr	r2, [r7, #12]
 800557a:	4313      	orrs	r3, r2
 800557c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800558e:	2001      	movs	r0, #1
 8005590:	f7fe f86a 	bl	8003668 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	68fa      	ldr	r2, [r7, #12]
 800559a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	699b      	ldr	r3, [r3, #24]
 80055a2:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80055aa:	4013      	ands	r3, r2
 80055ac:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055b2:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80055b4:	683a      	ldr	r2, [r7, #0]
 80055b6:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80055ba:	2a00      	cmp	r2, #0
 80055bc:	d101      	bne.n	80055c2 <ETH_SetMACConfig+0xf6>
 80055be:	2280      	movs	r2, #128	@ 0x80
 80055c0:	e000      	b.n	80055c4 <ETH_SetMACConfig+0xf8>
 80055c2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80055c4:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80055ca:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80055cc:	683a      	ldr	r2, [r7, #0]
 80055ce:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80055d2:	2a01      	cmp	r2, #1
 80055d4:	d101      	bne.n	80055da <ETH_SetMACConfig+0x10e>
 80055d6:	2208      	movs	r2, #8
 80055d8:	e000      	b.n	80055dc <ETH_SetMACConfig+0x110>
 80055da:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80055dc:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80055de:	683a      	ldr	r2, [r7, #0]
 80055e0:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80055e4:	2a01      	cmp	r2, #1
 80055e6:	d101      	bne.n	80055ec <ETH_SetMACConfig+0x120>
 80055e8:	2204      	movs	r2, #4
 80055ea:	e000      	b.n	80055ee <ETH_SetMACConfig+0x122>
 80055ec:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80055ee:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80055f0:	683a      	ldr	r2, [r7, #0]
 80055f2:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80055f6:	2a01      	cmp	r2, #1
 80055f8:	d101      	bne.n	80055fe <ETH_SetMACConfig+0x132>
 80055fa:	2202      	movs	r2, #2
 80055fc:	e000      	b.n	8005600 <ETH_SetMACConfig+0x134>
 80055fe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005600:	4313      	orrs	r3, r2
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	4313      	orrs	r3, r2
 8005606:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68fa      	ldr	r2, [r7, #12]
 800560e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005618:	2001      	movs	r0, #1
 800561a:	f7fe f825 	bl	8003668 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	68fa      	ldr	r2, [r7, #12]
 8005624:	619a      	str	r2, [r3, #24]
}
 8005626:	bf00      	nop
 8005628:	3710      	adds	r7, #16
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	fd20810f 	.word	0xfd20810f

08005634 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005646:	699b      	ldr	r3, [r3, #24]
 8005648:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800564a:	68fa      	ldr	r2, [r7, #12]
 800564c:	4b3d      	ldr	r3, [pc, #244]	@ (8005744 <ETH_SetDMAConfig+0x110>)
 800564e:	4013      	ands	r3, r2
 8005650:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	7b1b      	ldrb	r3, [r3, #12]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d102      	bne.n	8005660 <ETH_SetDMAConfig+0x2c>
 800565a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800565e:	e000      	b.n	8005662 <ETH_SetDMAConfig+0x2e>
 8005660:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	7b5b      	ldrb	r3, [r3, #13]
 8005666:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005668:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800566a:	683a      	ldr	r2, [r7, #0]
 800566c:	7f52      	ldrb	r2, [r2, #29]
 800566e:	2a00      	cmp	r2, #0
 8005670:	d102      	bne.n	8005678 <ETH_SetDMAConfig+0x44>
 8005672:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005676:	e000      	b.n	800567a <ETH_SetDMAConfig+0x46>
 8005678:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800567a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	7b9b      	ldrb	r3, [r3, #14]
 8005680:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005682:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005688:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	7f1b      	ldrb	r3, [r3, #28]
 800568e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8005690:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	7f9b      	ldrb	r3, [r3, #30]
 8005696:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8005698:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800569e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80056a6:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80056a8:	4313      	orrs	r3, r2
 80056aa:	68fa      	ldr	r2, [r7, #12]
 80056ac:	4313      	orrs	r3, r2
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80056b8:	461a      	mov	r2, r3
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80056c6:	699b      	ldr	r3, [r3, #24]
 80056c8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80056ca:	2001      	movs	r0, #1
 80056cc:	f7fd ffcc 	bl	8003668 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80056d8:	461a      	mov	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	791b      	ldrb	r3, [r3, #4]
 80056e2:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80056e8:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80056ee:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80056f4:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80056fc:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80056fe:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005704:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8005706:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800570c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	6812      	ldr	r2, [r2, #0]
 8005712:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005716:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800571a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005728:	2001      	movs	r0, #1
 800572a:	f7fd ff9d 	bl	8003668 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005736:	461a      	mov	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6013      	str	r3, [r2, #0]
}
 800573c:	bf00      	nop
 800573e:	3710      	adds	r7, #16
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}
 8005744:	f8de3f23 	.word	0xf8de3f23

08005748 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b0a6      	sub	sp, #152	@ 0x98
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8005750:	2301      	movs	r3, #1
 8005752:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8005756:	2301      	movs	r3, #1
 8005758:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 800575c:	2300      	movs	r3, #0
 800575e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005760:	2300      	movs	r3, #0
 8005762:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8005766:	2301      	movs	r3, #1
 8005768:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 800576c:	2300      	movs	r3, #0
 800576e:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8005772:	2301      	movs	r3, #1
 8005774:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8005778:	2301      	movs	r3, #1
 800577a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800577e:	2300      	movs	r3, #0
 8005780:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8005784:	2300      	movs	r3, #0
 8005786:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800578a:	2300      	movs	r3, #0
 800578c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800578e:	2300      	movs	r3, #0
 8005790:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8005794:	2300      	movs	r3, #0
 8005796:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8005798:	2300      	movs	r3, #0
 800579a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800579e:	2300      	movs	r3, #0
 80057a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80057a4:	2300      	movs	r3, #0
 80057a6:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80057aa:	2300      	movs	r3, #0
 80057ac:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80057b0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80057b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80057b6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80057ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80057bc:	2300      	movs	r3, #0
 80057be:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80057c2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80057c6:	4619      	mov	r1, r3
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f7ff fe7f 	bl	80054cc <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80057ce:	2301      	movs	r3, #1
 80057d0:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80057d2:	2301      	movs	r3, #1
 80057d4:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80057d6:	2301      	movs	r3, #1
 80057d8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80057dc:	2301      	movs	r3, #1
 80057de:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80057e0:	2300      	movs	r3, #0
 80057e2:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80057e4:	2300      	movs	r3, #0
 80057e6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80057ea:	2300      	movs	r3, #0
 80057ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80057f0:	2300      	movs	r3, #0
 80057f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80057f4:	2301      	movs	r3, #1
 80057f6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80057fa:	2301      	movs	r3, #1
 80057fc:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80057fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005802:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005804:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005808:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800580a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800580e:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8005810:	2301      	movs	r3, #1
 8005812:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8005816:	2300      	movs	r3, #0
 8005818:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800581a:	2300      	movs	r3, #0
 800581c:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800581e:	f107 0308 	add.w	r3, r7, #8
 8005822:	4619      	mov	r1, r3
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f7ff ff05 	bl	8005634 <ETH_SetDMAConfig>
}
 800582a:	bf00      	nop
 800582c:	3798      	adds	r7, #152	@ 0x98
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
	...

08005834 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005834:	b480      	push	{r7}
 8005836:	b087      	sub	sp, #28
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	3305      	adds	r3, #5
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	021b      	lsls	r3, r3, #8
 8005848:	687a      	ldr	r2, [r7, #4]
 800584a:	3204      	adds	r2, #4
 800584c:	7812      	ldrb	r2, [r2, #0]
 800584e:	4313      	orrs	r3, r2
 8005850:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005852:	68ba      	ldr	r2, [r7, #8]
 8005854:	4b11      	ldr	r3, [pc, #68]	@ (800589c <ETH_MACAddressConfig+0x68>)
 8005856:	4413      	add	r3, r2
 8005858:	461a      	mov	r2, r3
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	3303      	adds	r3, #3
 8005862:	781b      	ldrb	r3, [r3, #0]
 8005864:	061a      	lsls	r2, r3, #24
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	3302      	adds	r3, #2
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	041b      	lsls	r3, r3, #16
 800586e:	431a      	orrs	r2, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	3301      	adds	r3, #1
 8005874:	781b      	ldrb	r3, [r3, #0]
 8005876:	021b      	lsls	r3, r3, #8
 8005878:	4313      	orrs	r3, r2
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	7812      	ldrb	r2, [r2, #0]
 800587e:	4313      	orrs	r3, r2
 8005880:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005882:	68ba      	ldr	r2, [r7, #8]
 8005884:	4b06      	ldr	r3, [pc, #24]	@ (80058a0 <ETH_MACAddressConfig+0x6c>)
 8005886:	4413      	add	r3, r2
 8005888:	461a      	mov	r2, r3
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	6013      	str	r3, [r2, #0]
}
 800588e:	bf00      	nop
 8005890:	371c      	adds	r7, #28
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	40028040 	.word	0x40028040
 80058a0:	40028044 	.word	0x40028044

080058a4 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b085      	sub	sp, #20
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80058ac:	2300      	movs	r3, #0
 80058ae:	60fb      	str	r3, [r7, #12]
 80058b0:	e03e      	b.n	8005930 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	68d9      	ldr	r1, [r3, #12]
 80058b6:	68fa      	ldr	r2, [r7, #12]
 80058b8:	4613      	mov	r3, r2
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	4413      	add	r3, r2
 80058be:	00db      	lsls	r3, r3, #3
 80058c0:	440b      	add	r3, r1
 80058c2:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	2200      	movs	r2, #0
 80058c8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	2200      	movs	r2, #0
 80058ce:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	2200      	movs	r2, #0
 80058d4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	2200      	movs	r2, #0
 80058da:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80058dc:	68b9      	ldr	r1, [r7, #8]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	68fa      	ldr	r2, [r7, #12]
 80058e2:	3206      	adds	r2, #6
 80058e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2b02      	cmp	r3, #2
 80058f8:	d80c      	bhi.n	8005914 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	68d9      	ldr	r1, [r3, #12]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	1c5a      	adds	r2, r3, #1
 8005902:	4613      	mov	r3, r2
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	4413      	add	r3, r2
 8005908:	00db      	lsls	r3, r3, #3
 800590a:	440b      	add	r3, r1
 800590c:	461a      	mov	r2, r3
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	60da      	str	r2, [r3, #12]
 8005912:	e004      	b.n	800591e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	461a      	mov	r2, r3
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	3301      	adds	r3, #1
 800592e:	60fb      	str	r3, [r7, #12]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2b03      	cmp	r3, #3
 8005934:	d9bd      	bls.n	80058b2 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	68da      	ldr	r2, [r3, #12]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005948:	611a      	str	r2, [r3, #16]
}
 800594a:	bf00      	nop
 800594c:	3714      	adds	r7, #20
 800594e:	46bd      	mov	sp, r7
 8005950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005954:	4770      	bx	lr

08005956 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8005956:	b480      	push	{r7}
 8005958:	b085      	sub	sp, #20
 800595a:	af00      	add	r7, sp, #0
 800595c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800595e:	2300      	movs	r3, #0
 8005960:	60fb      	str	r3, [r7, #12]
 8005962:	e048      	b.n	80059f6 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6919      	ldr	r1, [r3, #16]
 8005968:	68fa      	ldr	r2, [r7, #12]
 800596a:	4613      	mov	r3, r2
 800596c:	009b      	lsls	r3, r3, #2
 800596e:	4413      	add	r3, r2
 8005970:	00db      	lsls	r3, r3, #3
 8005972:	440b      	add	r3, r1
 8005974:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	2200      	movs	r2, #0
 800597a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	2200      	movs	r2, #0
 8005980:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	2200      	movs	r2, #0
 8005986:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	2200      	movs	r2, #0
 800598c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	2200      	movs	r2, #0
 8005992:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	2200      	movs	r2, #0
 8005998:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80059a0:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	695b      	ldr	r3, [r3, #20]
 80059a6:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80059ba:	68b9      	ldr	r1, [r7, #8]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	68fa      	ldr	r2, [r7, #12]
 80059c0:	3212      	adds	r2, #18
 80059c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	d80c      	bhi.n	80059e6 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6919      	ldr	r1, [r3, #16]
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	1c5a      	adds	r2, r3, #1
 80059d4:	4613      	mov	r3, r2
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	4413      	add	r3, r2
 80059da:	00db      	lsls	r3, r3, #3
 80059dc:	440b      	add	r3, r1
 80059de:	461a      	mov	r2, r3
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	60da      	str	r2, [r3, #12]
 80059e4:	e004      	b.n	80059f0 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	691b      	ldr	r3, [r3, #16]
 80059ea:	461a      	mov	r2, r3
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	3301      	adds	r3, #1
 80059f4:	60fb      	str	r3, [r7, #12]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2b03      	cmp	r3, #3
 80059fa:	d9b3      	bls.n	8005964 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2200      	movs	r2, #0
 8005a00:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	691a      	ldr	r2, [r3, #16]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005a26:	60da      	str	r2, [r3, #12]
}
 8005a28:	bf00      	nop
 8005a2a:	3714      	adds	r7, #20
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr

08005a34 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b091      	sub	sp, #68	@ 0x44
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	3318      	adds	r3, #24
 8005a44:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8005a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a48:	691b      	ldr	r3, [r3, #16]
 8005a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8005a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a4e:	691b      	ldr	r3, [r3, #16]
 8005a50:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8005a52:	2300      	movs	r3, #0
 8005a54:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a58:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005a5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a5e:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8005a66:	2300      	movs	r3, #0
 8005a68:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005a72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005a76:	d007      	beq.n	8005a88 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005a78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a7c:	3304      	adds	r3, #4
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	4413      	add	r3, r2
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d001      	beq.n	8005a8c <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8005a88:	2302      	movs	r3, #2
 8005a8a:	e111      	b.n	8005cb0 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8005a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a8e:	3301      	adds	r3, #1
 8005a90:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	461a      	mov	r2, r3
 8005a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a9a:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a9e:	685a      	ldr	r2, [r3, #4]
 8005aa0:	4b86      	ldr	r3, [pc, #536]	@ (8005cbc <ETH_Prepare_Tx_Descriptors+0x288>)
 8005aa2:	4013      	ands	r3, r2
 8005aa4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005aa6:	6852      	ldr	r2, [r2, #4]
 8005aa8:	431a      	orrs	r2, r3
 8005aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aac:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f003 0301 	and.w	r3, r3, #1
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d008      	beq.n	8005acc <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8005aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	695b      	ldr	r3, [r3, #20]
 8005ac6:	431a      	orrs	r2, r3
 8005ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aca:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 0320 	and.w	r3, r3, #32
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d008      	beq.n	8005aea <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8005ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	691b      	ldr	r3, [r3, #16]
 8005ae4:	431a      	orrs	r2, r3
 8005ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae8:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f003 0304 	and.w	r3, r3, #4
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d005      	beq.n	8005b02 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8005af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b00:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8005b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b0c:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8005b0e:	e082      	b.n	8005c16 <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8005b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b1a:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d006      	beq.n	8005b30 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b2c:	601a      	str	r2, [r3, #0]
 8005b2e:	e005      	b.n	8005b3c <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b3a:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8005b3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b3e:	3301      	adds	r3, #1
 8005b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b44:	2b03      	cmp	r3, #3
 8005b46:	d902      	bls.n	8005b4e <ETH_Prepare_Tx_Descriptors+0x11a>
 8005b48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b4a:	3b04      	subs	r3, #4
 8005b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b50:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b56:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005b60:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b64:	d007      	beq.n	8005b76 <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005b66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b6a:	3304      	adds	r3, #4
 8005b6c:	009b      	lsls	r3, r3, #2
 8005b6e:	4413      	add	r3, r2
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d029      	beq.n	8005bca <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8005b76:	6a3b      	ldr	r3, [r7, #32]
 8005b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b7c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b82:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8005b84:	2300      	movs	r3, #0
 8005b86:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005b88:	e019      	b.n	8005bbe <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8005b8a:	f3bf 8f5f 	dmb	sy
}
 8005b8e:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b9a:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8005b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b9e:	3301      	adds	r3, #1
 8005ba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ba4:	2b03      	cmp	r3, #3
 8005ba6:	d902      	bls.n	8005bae <ETH_Prepare_Tx_Descriptors+0x17a>
 8005ba8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005baa:	3b04      	subs	r3, #4
 8005bac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bb6:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8005bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bba:	3301      	adds	r3, #1
 8005bbc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005bbe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005bc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d3e1      	bcc.n	8005b8a <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8005bc6:	2302      	movs	r3, #2
 8005bc8:	e072      	b.n	8005cb0 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8005bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd4:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8005bd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bd8:	3301      	adds	r3, #1
 8005bda:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8005bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005be2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	461a      	mov	r2, r3
 8005be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bea:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bee:	685a      	ldr	r2, [r3, #4]
 8005bf0:	4b32      	ldr	r3, [pc, #200]	@ (8005cbc <ETH_Prepare_Tx_Descriptors+0x288>)
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bf6:	6852      	ldr	r2, [r2, #4]
 8005bf8:	431a      	orrs	r2, r3
 8005bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfc:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8005bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c00:	3301      	adds	r3, #1
 8005c02:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8005c04:	f3bf 8f5f 	dmb	sy
}
 8005c08:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c14:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8005c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	f47f af78 	bne.w	8005b10 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d006      	beq.n	8005c34 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c30:	601a      	str	r2, [r3, #0]
 8005c32:	e005      	b.n	8005c40 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c3e:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8005c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4a:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8005c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c4e:	6a3a      	ldr	r2, [r7, #32]
 8005c50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c54:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8005c56:	f3bf 8f5f 	dmb	sy
}
 8005c5a:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c66:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8005c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c6c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c70:	3304      	adds	r3, #4
 8005c72:	009b      	lsls	r3, r3, #2
 8005c74:	440b      	add	r3, r1
 8005c76:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8005c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c7a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005c7c:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c7e:	f3ef 8310 	mrs	r3, PRIMASK
 8005c82:	613b      	str	r3, [r7, #16]
  return(result);
 8005c84:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8005c86:	61fb      	str	r3, [r7, #28]
 8005c88:	2301      	movs	r3, #1
 8005c8a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	f383 8810 	msr	PRIMASK, r3
}
 8005c92:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8005c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c96:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c9a:	4413      	add	r3, r2
 8005c9c:	1c5a      	adds	r2, r3, #1
 8005c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca0:	629a      	str	r2, [r3, #40]	@ 0x28
 8005ca2:	69fb      	ldr	r3, [r7, #28]
 8005ca4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	f383 8810 	msr	PRIMASK, r3
}
 8005cac:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8005cae:	2300      	movs	r3, #0
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3744      	adds	r7, #68	@ 0x44
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr
 8005cbc:	ffffe000 	.word	0xffffe000

08005cc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b089      	sub	sp, #36	@ 0x24
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8005cda:	2300      	movs	r3, #0
 8005cdc:	61fb      	str	r3, [r7, #28]
 8005cde:	e175      	b.n	8005fcc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ce8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	697a      	ldr	r2, [r7, #20]
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8005cf4:	693a      	ldr	r2, [r7, #16]
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	f040 8164 	bne.w	8005fc6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	f003 0303 	and.w	r3, r3, #3
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d005      	beq.n	8005d16 <HAL_GPIO_Init+0x56>
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	f003 0303 	and.w	r3, r3, #3
 8005d12:	2b02      	cmp	r3, #2
 8005d14:	d130      	bne.n	8005d78 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	005b      	lsls	r3, r3, #1
 8005d20:	2203      	movs	r2, #3
 8005d22:	fa02 f303 	lsl.w	r3, r2, r3
 8005d26:	43db      	mvns	r3, r3
 8005d28:	69ba      	ldr	r2, [r7, #24]
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	68da      	ldr	r2, [r3, #12]
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	005b      	lsls	r3, r3, #1
 8005d36:	fa02 f303 	lsl.w	r3, r2, r3
 8005d3a:	69ba      	ldr	r2, [r7, #24]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	69ba      	ldr	r2, [r7, #24]
 8005d44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	fa02 f303 	lsl.w	r3, r2, r3
 8005d54:	43db      	mvns	r3, r3
 8005d56:	69ba      	ldr	r2, [r7, #24]
 8005d58:	4013      	ands	r3, r2
 8005d5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	091b      	lsrs	r3, r3, #4
 8005d62:	f003 0201 	and.w	r2, r3, #1
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	fa02 f303 	lsl.w	r3, r2, r3
 8005d6c:	69ba      	ldr	r2, [r7, #24]
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	69ba      	ldr	r2, [r7, #24]
 8005d76:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	f003 0303 	and.w	r3, r3, #3
 8005d80:	2b03      	cmp	r3, #3
 8005d82:	d017      	beq.n	8005db4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005d8a:	69fb      	ldr	r3, [r7, #28]
 8005d8c:	005b      	lsls	r3, r3, #1
 8005d8e:	2203      	movs	r2, #3
 8005d90:	fa02 f303 	lsl.w	r3, r2, r3
 8005d94:	43db      	mvns	r3, r3
 8005d96:	69ba      	ldr	r2, [r7, #24]
 8005d98:	4013      	ands	r3, r2
 8005d9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	689a      	ldr	r2, [r3, #8]
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	005b      	lsls	r3, r3, #1
 8005da4:	fa02 f303 	lsl.w	r3, r2, r3
 8005da8:	69ba      	ldr	r2, [r7, #24]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	69ba      	ldr	r2, [r7, #24]
 8005db2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	f003 0303 	and.w	r3, r3, #3
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d123      	bne.n	8005e08 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005dc0:	69fb      	ldr	r3, [r7, #28]
 8005dc2:	08da      	lsrs	r2, r3, #3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	3208      	adds	r2, #8
 8005dc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005dce:	69fb      	ldr	r3, [r7, #28]
 8005dd0:	f003 0307 	and.w	r3, r3, #7
 8005dd4:	009b      	lsls	r3, r3, #2
 8005dd6:	220f      	movs	r2, #15
 8005dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ddc:	43db      	mvns	r3, r3
 8005dde:	69ba      	ldr	r2, [r7, #24]
 8005de0:	4013      	ands	r3, r2
 8005de2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	691a      	ldr	r2, [r3, #16]
 8005de8:	69fb      	ldr	r3, [r7, #28]
 8005dea:	f003 0307 	and.w	r3, r3, #7
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	fa02 f303 	lsl.w	r3, r2, r3
 8005df4:	69ba      	ldr	r2, [r7, #24]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005dfa:	69fb      	ldr	r3, [r7, #28]
 8005dfc:	08da      	lsrs	r2, r3, #3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	3208      	adds	r2, #8
 8005e02:	69b9      	ldr	r1, [r7, #24]
 8005e04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	005b      	lsls	r3, r3, #1
 8005e12:	2203      	movs	r2, #3
 8005e14:	fa02 f303 	lsl.w	r3, r2, r3
 8005e18:	43db      	mvns	r3, r3
 8005e1a:	69ba      	ldr	r2, [r7, #24]
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	f003 0203 	and.w	r2, r3, #3
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	005b      	lsls	r3, r3, #1
 8005e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e30:	69ba      	ldr	r2, [r7, #24]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	69ba      	ldr	r2, [r7, #24]
 8005e3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	f000 80be 	beq.w	8005fc6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e4a:	4b66      	ldr	r3, [pc, #408]	@ (8005fe4 <HAL_GPIO_Init+0x324>)
 8005e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e4e:	4a65      	ldr	r2, [pc, #404]	@ (8005fe4 <HAL_GPIO_Init+0x324>)
 8005e50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005e54:	6453      	str	r3, [r2, #68]	@ 0x44
 8005e56:	4b63      	ldr	r3, [pc, #396]	@ (8005fe4 <HAL_GPIO_Init+0x324>)
 8005e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e5e:	60fb      	str	r3, [r7, #12]
 8005e60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005e62:	4a61      	ldr	r2, [pc, #388]	@ (8005fe8 <HAL_GPIO_Init+0x328>)
 8005e64:	69fb      	ldr	r3, [r7, #28]
 8005e66:	089b      	lsrs	r3, r3, #2
 8005e68:	3302      	adds	r3, #2
 8005e6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	f003 0303 	and.w	r3, r3, #3
 8005e76:	009b      	lsls	r3, r3, #2
 8005e78:	220f      	movs	r2, #15
 8005e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7e:	43db      	mvns	r3, r3
 8005e80:	69ba      	ldr	r2, [r7, #24]
 8005e82:	4013      	ands	r3, r2
 8005e84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	4a58      	ldr	r2, [pc, #352]	@ (8005fec <HAL_GPIO_Init+0x32c>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d037      	beq.n	8005efe <HAL_GPIO_Init+0x23e>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a57      	ldr	r2, [pc, #348]	@ (8005ff0 <HAL_GPIO_Init+0x330>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d031      	beq.n	8005efa <HAL_GPIO_Init+0x23a>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a56      	ldr	r2, [pc, #344]	@ (8005ff4 <HAL_GPIO_Init+0x334>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d02b      	beq.n	8005ef6 <HAL_GPIO_Init+0x236>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a55      	ldr	r2, [pc, #340]	@ (8005ff8 <HAL_GPIO_Init+0x338>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d025      	beq.n	8005ef2 <HAL_GPIO_Init+0x232>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a54      	ldr	r2, [pc, #336]	@ (8005ffc <HAL_GPIO_Init+0x33c>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d01f      	beq.n	8005eee <HAL_GPIO_Init+0x22e>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a53      	ldr	r2, [pc, #332]	@ (8006000 <HAL_GPIO_Init+0x340>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d019      	beq.n	8005eea <HAL_GPIO_Init+0x22a>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a52      	ldr	r2, [pc, #328]	@ (8006004 <HAL_GPIO_Init+0x344>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d013      	beq.n	8005ee6 <HAL_GPIO_Init+0x226>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a51      	ldr	r2, [pc, #324]	@ (8006008 <HAL_GPIO_Init+0x348>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d00d      	beq.n	8005ee2 <HAL_GPIO_Init+0x222>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a50      	ldr	r2, [pc, #320]	@ (800600c <HAL_GPIO_Init+0x34c>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d007      	beq.n	8005ede <HAL_GPIO_Init+0x21e>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a4f      	ldr	r2, [pc, #316]	@ (8006010 <HAL_GPIO_Init+0x350>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d101      	bne.n	8005eda <HAL_GPIO_Init+0x21a>
 8005ed6:	2309      	movs	r3, #9
 8005ed8:	e012      	b.n	8005f00 <HAL_GPIO_Init+0x240>
 8005eda:	230a      	movs	r3, #10
 8005edc:	e010      	b.n	8005f00 <HAL_GPIO_Init+0x240>
 8005ede:	2308      	movs	r3, #8
 8005ee0:	e00e      	b.n	8005f00 <HAL_GPIO_Init+0x240>
 8005ee2:	2307      	movs	r3, #7
 8005ee4:	e00c      	b.n	8005f00 <HAL_GPIO_Init+0x240>
 8005ee6:	2306      	movs	r3, #6
 8005ee8:	e00a      	b.n	8005f00 <HAL_GPIO_Init+0x240>
 8005eea:	2305      	movs	r3, #5
 8005eec:	e008      	b.n	8005f00 <HAL_GPIO_Init+0x240>
 8005eee:	2304      	movs	r3, #4
 8005ef0:	e006      	b.n	8005f00 <HAL_GPIO_Init+0x240>
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	e004      	b.n	8005f00 <HAL_GPIO_Init+0x240>
 8005ef6:	2302      	movs	r3, #2
 8005ef8:	e002      	b.n	8005f00 <HAL_GPIO_Init+0x240>
 8005efa:	2301      	movs	r3, #1
 8005efc:	e000      	b.n	8005f00 <HAL_GPIO_Init+0x240>
 8005efe:	2300      	movs	r3, #0
 8005f00:	69fa      	ldr	r2, [r7, #28]
 8005f02:	f002 0203 	and.w	r2, r2, #3
 8005f06:	0092      	lsls	r2, r2, #2
 8005f08:	4093      	lsls	r3, r2
 8005f0a:	69ba      	ldr	r2, [r7, #24]
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005f10:	4935      	ldr	r1, [pc, #212]	@ (8005fe8 <HAL_GPIO_Init+0x328>)
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	089b      	lsrs	r3, r3, #2
 8005f16:	3302      	adds	r3, #2
 8005f18:	69ba      	ldr	r2, [r7, #24]
 8005f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005f1e:	4b3d      	ldr	r3, [pc, #244]	@ (8006014 <HAL_GPIO_Init+0x354>)
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	43db      	mvns	r3, r3
 8005f28:	69ba      	ldr	r2, [r7, #24]
 8005f2a:	4013      	ands	r3, r2
 8005f2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d003      	beq.n	8005f42 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005f3a:	69ba      	ldr	r2, [r7, #24]
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005f42:	4a34      	ldr	r2, [pc, #208]	@ (8006014 <HAL_GPIO_Init+0x354>)
 8005f44:	69bb      	ldr	r3, [r7, #24]
 8005f46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005f48:	4b32      	ldr	r3, [pc, #200]	@ (8006014 <HAL_GPIO_Init+0x354>)
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	43db      	mvns	r3, r3
 8005f52:	69ba      	ldr	r2, [r7, #24]
 8005f54:	4013      	ands	r3, r2
 8005f56:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d003      	beq.n	8005f6c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005f64:	69ba      	ldr	r2, [r7, #24]
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005f6c:	4a29      	ldr	r2, [pc, #164]	@ (8006014 <HAL_GPIO_Init+0x354>)
 8005f6e:	69bb      	ldr	r3, [r7, #24]
 8005f70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005f72:	4b28      	ldr	r3, [pc, #160]	@ (8006014 <HAL_GPIO_Init+0x354>)
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	43db      	mvns	r3, r3
 8005f7c:	69ba      	ldr	r2, [r7, #24]
 8005f7e:	4013      	ands	r3, r2
 8005f80:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d003      	beq.n	8005f96 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005f8e:	69ba      	ldr	r2, [r7, #24]
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005f96:	4a1f      	ldr	r2, [pc, #124]	@ (8006014 <HAL_GPIO_Init+0x354>)
 8005f98:	69bb      	ldr	r3, [r7, #24]
 8005f9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005f9c:	4b1d      	ldr	r3, [pc, #116]	@ (8006014 <HAL_GPIO_Init+0x354>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	43db      	mvns	r3, r3
 8005fa6:	69ba      	ldr	r2, [r7, #24]
 8005fa8:	4013      	ands	r3, r2
 8005faa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d003      	beq.n	8005fc0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005fb8:	69ba      	ldr	r2, [r7, #24]
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005fc0:	4a14      	ldr	r2, [pc, #80]	@ (8006014 <HAL_GPIO_Init+0x354>)
 8005fc2:	69bb      	ldr	r3, [r7, #24]
 8005fc4:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005fc6:	69fb      	ldr	r3, [r7, #28]
 8005fc8:	3301      	adds	r3, #1
 8005fca:	61fb      	str	r3, [r7, #28]
 8005fcc:	69fb      	ldr	r3, [r7, #28]
 8005fce:	2b0f      	cmp	r3, #15
 8005fd0:	f67f ae86 	bls.w	8005ce0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005fd4:	bf00      	nop
 8005fd6:	bf00      	nop
 8005fd8:	3724      	adds	r7, #36	@ 0x24
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop
 8005fe4:	40023800 	.word	0x40023800
 8005fe8:	40013800 	.word	0x40013800
 8005fec:	40020000 	.word	0x40020000
 8005ff0:	40020400 	.word	0x40020400
 8005ff4:	40020800 	.word	0x40020800
 8005ff8:	40020c00 	.word	0x40020c00
 8005ffc:	40021000 	.word	0x40021000
 8006000:	40021400 	.word	0x40021400
 8006004:	40021800 	.word	0x40021800
 8006008:	40021c00 	.word	0x40021c00
 800600c:	40022000 	.word	0x40022000
 8006010:	40022400 	.word	0x40022400
 8006014:	40013c00 	.word	0x40013c00

08006018 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006018:	b480      	push	{r7}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	460b      	mov	r3, r1
 8006022:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	691a      	ldr	r2, [r3, #16]
 8006028:	887b      	ldrh	r3, [r7, #2]
 800602a:	4013      	ands	r3, r2
 800602c:	2b00      	cmp	r3, #0
 800602e:	d002      	beq.n	8006036 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006030:	2301      	movs	r3, #1
 8006032:	73fb      	strb	r3, [r7, #15]
 8006034:	e001      	b.n	800603a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006036:	2300      	movs	r3, #0
 8006038:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800603a:	7bfb      	ldrb	r3, [r7, #15]
}
 800603c:	4618      	mov	r0, r3
 800603e:	3714      	adds	r7, #20
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr

08006048 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006048:	b480      	push	{r7}
 800604a:	b083      	sub	sp, #12
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	460b      	mov	r3, r1
 8006052:	807b      	strh	r3, [r7, #2]
 8006054:	4613      	mov	r3, r2
 8006056:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006058:	787b      	ldrb	r3, [r7, #1]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d003      	beq.n	8006066 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800605e:	887a      	ldrh	r2, [r7, #2]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006064:	e003      	b.n	800606e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006066:	887b      	ldrh	r3, [r7, #2]
 8006068:	041a      	lsls	r2, r3, #16
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	619a      	str	r2, [r3, #24]
}
 800606e:	bf00      	nop
 8006070:	370c      	adds	r7, #12
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr

0800607a <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800607a:	b480      	push	{r7}
 800607c:	b085      	sub	sp, #20
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
 8006082:	460b      	mov	r3, r1
 8006084:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800608c:	887a      	ldrh	r2, [r7, #2]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	4013      	ands	r3, r2
 8006092:	041a      	lsls	r2, r3, #16
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	43d9      	mvns	r1, r3
 8006098:	887b      	ldrh	r3, [r7, #2]
 800609a:	400b      	ands	r3, r1
 800609c:	431a      	orrs	r2, r3
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	619a      	str	r2, [r3, #24]
}
 80060a2:	bf00      	nop
 80060a4:	3714      	adds	r7, #20
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr
	...

080060b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b082      	sub	sp, #8
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d101      	bne.n	80060c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	e08b      	b.n	80061da <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d106      	bne.n	80060dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f7fc fe6a 	bl	8002db0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2224      	movs	r2, #36	@ 0x24
 80060e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f022 0201 	bic.w	r2, r2, #1
 80060f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	685a      	ldr	r2, [r3, #4]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006100:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	689a      	ldr	r2, [r3, #8]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006110:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	68db      	ldr	r3, [r3, #12]
 8006116:	2b01      	cmp	r3, #1
 8006118:	d107      	bne.n	800612a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	689a      	ldr	r2, [r3, #8]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006126:	609a      	str	r2, [r3, #8]
 8006128:	e006      	b.n	8006138 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	689a      	ldr	r2, [r3, #8]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006136:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	2b02      	cmp	r3, #2
 800613e:	d108      	bne.n	8006152 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	685a      	ldr	r2, [r3, #4]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800614e:	605a      	str	r2, [r3, #4]
 8006150:	e007      	b.n	8006162 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	685a      	ldr	r2, [r3, #4]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006160:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	6859      	ldr	r1, [r3, #4]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681a      	ldr	r2, [r3, #0]
 800616c:	4b1d      	ldr	r3, [pc, #116]	@ (80061e4 <HAL_I2C_Init+0x134>)
 800616e:	430b      	orrs	r3, r1
 8006170:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68da      	ldr	r2, [r3, #12]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006180:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	691a      	ldr	r2, [r3, #16]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	695b      	ldr	r3, [r3, #20]
 800618a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	699b      	ldr	r3, [r3, #24]
 8006192:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	430a      	orrs	r2, r1
 800619a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	69d9      	ldr	r1, [r3, #28]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6a1a      	ldr	r2, [r3, #32]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	430a      	orrs	r2, r1
 80061aa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f042 0201 	orr.w	r2, r2, #1
 80061ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2220      	movs	r2, #32
 80061c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80061d8:	2300      	movs	r3, #0
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3708      	adds	r7, #8
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}
 80061e2:	bf00      	nop
 80061e4:	02008000 	.word	0x02008000

080061e8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b088      	sub	sp, #32
 80061ec:	af02      	add	r7, sp, #8
 80061ee:	60f8      	str	r0, [r7, #12]
 80061f0:	607a      	str	r2, [r7, #4]
 80061f2:	461a      	mov	r2, r3
 80061f4:	460b      	mov	r3, r1
 80061f6:	817b      	strh	r3, [r7, #10]
 80061f8:	4613      	mov	r3, r2
 80061fa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006202:	b2db      	uxtb	r3, r3
 8006204:	2b20      	cmp	r3, #32
 8006206:	f040 80fd 	bne.w	8006404 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006210:	2b01      	cmp	r3, #1
 8006212:	d101      	bne.n	8006218 <HAL_I2C_Master_Transmit+0x30>
 8006214:	2302      	movs	r3, #2
 8006216:	e0f6      	b.n	8006406 <HAL_I2C_Master_Transmit+0x21e>
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006220:	f7fd fa16 	bl	8003650 <HAL_GetTick>
 8006224:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	9300      	str	r3, [sp, #0]
 800622a:	2319      	movs	r3, #25
 800622c:	2201      	movs	r2, #1
 800622e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006232:	68f8      	ldr	r0, [r7, #12]
 8006234:	f000 fa0a 	bl	800664c <I2C_WaitOnFlagUntilTimeout>
 8006238:	4603      	mov	r3, r0
 800623a:	2b00      	cmp	r3, #0
 800623c:	d001      	beq.n	8006242 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e0e1      	b.n	8006406 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2221      	movs	r2, #33	@ 0x21
 8006246:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2210      	movs	r2, #16
 800624e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	893a      	ldrh	r2, [r7, #8]
 8006262:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2200      	movs	r2, #0
 8006268:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800626e:	b29b      	uxth	r3, r3
 8006270:	2bff      	cmp	r3, #255	@ 0xff
 8006272:	d906      	bls.n	8006282 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	22ff      	movs	r2, #255	@ 0xff
 8006278:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800627a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800627e:	617b      	str	r3, [r7, #20]
 8006280:	e007      	b.n	8006292 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006286:	b29a      	uxth	r2, r3
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800628c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006290:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006296:	2b00      	cmp	r3, #0
 8006298:	d024      	beq.n	80062e4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800629e:	781a      	ldrb	r2, [r3, #0]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062aa:	1c5a      	adds	r2, r3, #1
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	3b01      	subs	r3, #1
 80062b8:	b29a      	uxth	r2, r3
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062c2:	3b01      	subs	r3, #1
 80062c4:	b29a      	uxth	r2, r3
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	3301      	adds	r3, #1
 80062d2:	b2da      	uxtb	r2, r3
 80062d4:	8979      	ldrh	r1, [r7, #10]
 80062d6:	4b4e      	ldr	r3, [pc, #312]	@ (8006410 <HAL_I2C_Master_Transmit+0x228>)
 80062d8:	9300      	str	r3, [sp, #0]
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	68f8      	ldr	r0, [r7, #12]
 80062de:	f000 fc05 	bl	8006aec <I2C_TransferConfig>
 80062e2:	e066      	b.n	80063b2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062e8:	b2da      	uxtb	r2, r3
 80062ea:	8979      	ldrh	r1, [r7, #10]
 80062ec:	4b48      	ldr	r3, [pc, #288]	@ (8006410 <HAL_I2C_Master_Transmit+0x228>)
 80062ee:	9300      	str	r3, [sp, #0]
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	68f8      	ldr	r0, [r7, #12]
 80062f4:	f000 fbfa 	bl	8006aec <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80062f8:	e05b      	b.n	80063b2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062fa:	693a      	ldr	r2, [r7, #16]
 80062fc:	6a39      	ldr	r1, [r7, #32]
 80062fe:	68f8      	ldr	r0, [r7, #12]
 8006300:	f000 f9fd 	bl	80066fe <I2C_WaitOnTXISFlagUntilTimeout>
 8006304:	4603      	mov	r3, r0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d001      	beq.n	800630e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e07b      	b.n	8006406 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006312:	781a      	ldrb	r2, [r3, #0]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800631e:	1c5a      	adds	r2, r3, #1
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006328:	b29b      	uxth	r3, r3
 800632a:	3b01      	subs	r3, #1
 800632c:	b29a      	uxth	r2, r3
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006336:	3b01      	subs	r3, #1
 8006338:	b29a      	uxth	r2, r3
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006342:	b29b      	uxth	r3, r3
 8006344:	2b00      	cmp	r3, #0
 8006346:	d034      	beq.n	80063b2 <HAL_I2C_Master_Transmit+0x1ca>
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800634c:	2b00      	cmp	r3, #0
 800634e:	d130      	bne.n	80063b2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	9300      	str	r3, [sp, #0]
 8006354:	6a3b      	ldr	r3, [r7, #32]
 8006356:	2200      	movs	r2, #0
 8006358:	2180      	movs	r1, #128	@ 0x80
 800635a:	68f8      	ldr	r0, [r7, #12]
 800635c:	f000 f976 	bl	800664c <I2C_WaitOnFlagUntilTimeout>
 8006360:	4603      	mov	r3, r0
 8006362:	2b00      	cmp	r3, #0
 8006364:	d001      	beq.n	800636a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e04d      	b.n	8006406 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800636e:	b29b      	uxth	r3, r3
 8006370:	2bff      	cmp	r3, #255	@ 0xff
 8006372:	d90e      	bls.n	8006392 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	22ff      	movs	r2, #255	@ 0xff
 8006378:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800637e:	b2da      	uxtb	r2, r3
 8006380:	8979      	ldrh	r1, [r7, #10]
 8006382:	2300      	movs	r3, #0
 8006384:	9300      	str	r3, [sp, #0]
 8006386:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800638a:	68f8      	ldr	r0, [r7, #12]
 800638c:	f000 fbae 	bl	8006aec <I2C_TransferConfig>
 8006390:	e00f      	b.n	80063b2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006396:	b29a      	uxth	r2, r3
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063a0:	b2da      	uxtb	r2, r3
 80063a2:	8979      	ldrh	r1, [r7, #10]
 80063a4:	2300      	movs	r3, #0
 80063a6:	9300      	str	r3, [sp, #0]
 80063a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80063ac:	68f8      	ldr	r0, [r7, #12]
 80063ae:	f000 fb9d 	bl	8006aec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063b6:	b29b      	uxth	r3, r3
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d19e      	bne.n	80062fa <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063bc:	693a      	ldr	r2, [r7, #16]
 80063be:	6a39      	ldr	r1, [r7, #32]
 80063c0:	68f8      	ldr	r0, [r7, #12]
 80063c2:	f000 f9e3 	bl	800678c <I2C_WaitOnSTOPFlagUntilTimeout>
 80063c6:	4603      	mov	r3, r0
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d001      	beq.n	80063d0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e01a      	b.n	8006406 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	2220      	movs	r2, #32
 80063d6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	6859      	ldr	r1, [r3, #4]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681a      	ldr	r2, [r3, #0]
 80063e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006414 <HAL_I2C_Master_Transmit+0x22c>)
 80063e4:	400b      	ands	r3, r1
 80063e6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2220      	movs	r2, #32
 80063ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2200      	movs	r2, #0
 80063f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006400:	2300      	movs	r3, #0
 8006402:	e000      	b.n	8006406 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8006404:	2302      	movs	r3, #2
  }
}
 8006406:	4618      	mov	r0, r3
 8006408:	3718      	adds	r7, #24
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	80002000 	.word	0x80002000
 8006414:	fe00e800 	.word	0xfe00e800

08006418 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b088      	sub	sp, #32
 800641c:	af02      	add	r7, sp, #8
 800641e:	60f8      	str	r0, [r7, #12]
 8006420:	607a      	str	r2, [r7, #4]
 8006422:	461a      	mov	r2, r3
 8006424:	460b      	mov	r3, r1
 8006426:	817b      	strh	r3, [r7, #10]
 8006428:	4613      	mov	r3, r2
 800642a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006432:	b2db      	uxtb	r3, r3
 8006434:	2b20      	cmp	r3, #32
 8006436:	f040 80db 	bne.w	80065f0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006440:	2b01      	cmp	r3, #1
 8006442:	d101      	bne.n	8006448 <HAL_I2C_Master_Receive+0x30>
 8006444:	2302      	movs	r3, #2
 8006446:	e0d4      	b.n	80065f2 <HAL_I2C_Master_Receive+0x1da>
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2201      	movs	r2, #1
 800644c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006450:	f7fd f8fe 	bl	8003650 <HAL_GetTick>
 8006454:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	9300      	str	r3, [sp, #0]
 800645a:	2319      	movs	r3, #25
 800645c:	2201      	movs	r2, #1
 800645e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006462:	68f8      	ldr	r0, [r7, #12]
 8006464:	f000 f8f2 	bl	800664c <I2C_WaitOnFlagUntilTimeout>
 8006468:	4603      	mov	r3, r0
 800646a:	2b00      	cmp	r3, #0
 800646c:	d001      	beq.n	8006472 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	e0bf      	b.n	80065f2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2222      	movs	r2, #34	@ 0x22
 8006476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2210      	movs	r2, #16
 800647e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2200      	movs	r2, #0
 8006486:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	687a      	ldr	r2, [r7, #4]
 800648c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	893a      	ldrh	r2, [r7, #8]
 8006492:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2200      	movs	r2, #0
 8006498:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800649e:	b29b      	uxth	r3, r3
 80064a0:	2bff      	cmp	r3, #255	@ 0xff
 80064a2:	d90e      	bls.n	80064c2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2201      	movs	r2, #1
 80064a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064ae:	b2da      	uxtb	r2, r3
 80064b0:	8979      	ldrh	r1, [r7, #10]
 80064b2:	4b52      	ldr	r3, [pc, #328]	@ (80065fc <HAL_I2C_Master_Receive+0x1e4>)
 80064b4:	9300      	str	r3, [sp, #0]
 80064b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80064ba:	68f8      	ldr	r0, [r7, #12]
 80064bc:	f000 fb16 	bl	8006aec <I2C_TransferConfig>
 80064c0:	e06d      	b.n	800659e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064c6:	b29a      	uxth	r2, r3
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064d0:	b2da      	uxtb	r2, r3
 80064d2:	8979      	ldrh	r1, [r7, #10]
 80064d4:	4b49      	ldr	r3, [pc, #292]	@ (80065fc <HAL_I2C_Master_Receive+0x1e4>)
 80064d6:	9300      	str	r3, [sp, #0]
 80064d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80064dc:	68f8      	ldr	r0, [r7, #12]
 80064de:	f000 fb05 	bl	8006aec <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80064e2:	e05c      	b.n	800659e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064e4:	697a      	ldr	r2, [r7, #20]
 80064e6:	6a39      	ldr	r1, [r7, #32]
 80064e8:	68f8      	ldr	r0, [r7, #12]
 80064ea:	f000 f993 	bl	8006814 <I2C_WaitOnRXNEFlagUntilTimeout>
 80064ee:	4603      	mov	r3, r0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d001      	beq.n	80064f8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80064f4:	2301      	movs	r3, #1
 80064f6:	e07c      	b.n	80065f2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006502:	b2d2      	uxtb	r2, r2
 8006504:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800650a:	1c5a      	adds	r2, r3, #1
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006514:	3b01      	subs	r3, #1
 8006516:	b29a      	uxth	r2, r3
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006520:	b29b      	uxth	r3, r3
 8006522:	3b01      	subs	r3, #1
 8006524:	b29a      	uxth	r2, r3
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800652e:	b29b      	uxth	r3, r3
 8006530:	2b00      	cmp	r3, #0
 8006532:	d034      	beq.n	800659e <HAL_I2C_Master_Receive+0x186>
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006538:	2b00      	cmp	r3, #0
 800653a:	d130      	bne.n	800659e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	9300      	str	r3, [sp, #0]
 8006540:	6a3b      	ldr	r3, [r7, #32]
 8006542:	2200      	movs	r2, #0
 8006544:	2180      	movs	r1, #128	@ 0x80
 8006546:	68f8      	ldr	r0, [r7, #12]
 8006548:	f000 f880 	bl	800664c <I2C_WaitOnFlagUntilTimeout>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d001      	beq.n	8006556 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e04d      	b.n	80065f2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800655a:	b29b      	uxth	r3, r3
 800655c:	2bff      	cmp	r3, #255	@ 0xff
 800655e:	d90e      	bls.n	800657e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	22ff      	movs	r2, #255	@ 0xff
 8006564:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800656a:	b2da      	uxtb	r2, r3
 800656c:	8979      	ldrh	r1, [r7, #10]
 800656e:	2300      	movs	r3, #0
 8006570:	9300      	str	r3, [sp, #0]
 8006572:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006576:	68f8      	ldr	r0, [r7, #12]
 8006578:	f000 fab8 	bl	8006aec <I2C_TransferConfig>
 800657c:	e00f      	b.n	800659e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006582:	b29a      	uxth	r2, r3
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800658c:	b2da      	uxtb	r2, r3
 800658e:	8979      	ldrh	r1, [r7, #10]
 8006590:	2300      	movs	r3, #0
 8006592:	9300      	str	r3, [sp, #0]
 8006594:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f000 faa7 	bl	8006aec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065a2:	b29b      	uxth	r3, r3
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d19d      	bne.n	80064e4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065a8:	697a      	ldr	r2, [r7, #20]
 80065aa:	6a39      	ldr	r1, [r7, #32]
 80065ac:	68f8      	ldr	r0, [r7, #12]
 80065ae:	f000 f8ed 	bl	800678c <I2C_WaitOnSTOPFlagUntilTimeout>
 80065b2:	4603      	mov	r3, r0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d001      	beq.n	80065bc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	e01a      	b.n	80065f2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2220      	movs	r2, #32
 80065c2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	6859      	ldr	r1, [r3, #4]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	4b0c      	ldr	r3, [pc, #48]	@ (8006600 <HAL_I2C_Master_Receive+0x1e8>)
 80065d0:	400b      	ands	r3, r1
 80065d2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2220      	movs	r2, #32
 80065d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2200      	movs	r2, #0
 80065e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2200      	movs	r2, #0
 80065e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80065ec:	2300      	movs	r3, #0
 80065ee:	e000      	b.n	80065f2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80065f0:	2302      	movs	r3, #2
  }
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3718      	adds	r7, #24
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bd80      	pop	{r7, pc}
 80065fa:	bf00      	nop
 80065fc:	80002400 	.word	0x80002400
 8006600:	fe00e800 	.word	0xfe00e800

08006604 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006604:	b480      	push	{r7}
 8006606:	b083      	sub	sp, #12
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	699b      	ldr	r3, [r3, #24]
 8006612:	f003 0302 	and.w	r3, r3, #2
 8006616:	2b02      	cmp	r3, #2
 8006618:	d103      	bne.n	8006622 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	2200      	movs	r2, #0
 8006620:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	699b      	ldr	r3, [r3, #24]
 8006628:	f003 0301 	and.w	r3, r3, #1
 800662c:	2b01      	cmp	r3, #1
 800662e:	d007      	beq.n	8006640 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	699a      	ldr	r2, [r3, #24]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f042 0201 	orr.w	r2, r2, #1
 800663e:	619a      	str	r2, [r3, #24]
  }
}
 8006640:	bf00      	nop
 8006642:	370c      	adds	r7, #12
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr

0800664c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b084      	sub	sp, #16
 8006650:	af00      	add	r7, sp, #0
 8006652:	60f8      	str	r0, [r7, #12]
 8006654:	60b9      	str	r1, [r7, #8]
 8006656:	603b      	str	r3, [r7, #0]
 8006658:	4613      	mov	r3, r2
 800665a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800665c:	e03b      	b.n	80066d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800665e:	69ba      	ldr	r2, [r7, #24]
 8006660:	6839      	ldr	r1, [r7, #0]
 8006662:	68f8      	ldr	r0, [r7, #12]
 8006664:	f000 f962 	bl	800692c <I2C_IsErrorOccurred>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d001      	beq.n	8006672 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e041      	b.n	80066f6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006678:	d02d      	beq.n	80066d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800667a:	f7fc ffe9 	bl	8003650 <HAL_GetTick>
 800667e:	4602      	mov	r2, r0
 8006680:	69bb      	ldr	r3, [r7, #24]
 8006682:	1ad3      	subs	r3, r2, r3
 8006684:	683a      	ldr	r2, [r7, #0]
 8006686:	429a      	cmp	r2, r3
 8006688:	d302      	bcc.n	8006690 <I2C_WaitOnFlagUntilTimeout+0x44>
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d122      	bne.n	80066d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	699a      	ldr	r2, [r3, #24]
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	4013      	ands	r3, r2
 800669a:	68ba      	ldr	r2, [r7, #8]
 800669c:	429a      	cmp	r2, r3
 800669e:	bf0c      	ite	eq
 80066a0:	2301      	moveq	r3, #1
 80066a2:	2300      	movne	r3, #0
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	461a      	mov	r2, r3
 80066a8:	79fb      	ldrb	r3, [r7, #7]
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d113      	bne.n	80066d6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066b2:	f043 0220 	orr.w	r2, r3, #32
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2220      	movs	r2, #32
 80066be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	2200      	movs	r2, #0
 80066c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2200      	movs	r2, #0
 80066ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e00f      	b.n	80066f6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	699a      	ldr	r2, [r3, #24]
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	4013      	ands	r3, r2
 80066e0:	68ba      	ldr	r2, [r7, #8]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	bf0c      	ite	eq
 80066e6:	2301      	moveq	r3, #1
 80066e8:	2300      	movne	r3, #0
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	461a      	mov	r2, r3
 80066ee:	79fb      	ldrb	r3, [r7, #7]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d0b4      	beq.n	800665e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80066f4:	2300      	movs	r3, #0
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3710      	adds	r7, #16
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}

080066fe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80066fe:	b580      	push	{r7, lr}
 8006700:	b084      	sub	sp, #16
 8006702:	af00      	add	r7, sp, #0
 8006704:	60f8      	str	r0, [r7, #12]
 8006706:	60b9      	str	r1, [r7, #8]
 8006708:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800670a:	e033      	b.n	8006774 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	68b9      	ldr	r1, [r7, #8]
 8006710:	68f8      	ldr	r0, [r7, #12]
 8006712:	f000 f90b 	bl	800692c <I2C_IsErrorOccurred>
 8006716:	4603      	mov	r3, r0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d001      	beq.n	8006720 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e031      	b.n	8006784 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006726:	d025      	beq.n	8006774 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006728:	f7fc ff92 	bl	8003650 <HAL_GetTick>
 800672c:	4602      	mov	r2, r0
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	1ad3      	subs	r3, r2, r3
 8006732:	68ba      	ldr	r2, [r7, #8]
 8006734:	429a      	cmp	r2, r3
 8006736:	d302      	bcc.n	800673e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d11a      	bne.n	8006774 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	699b      	ldr	r3, [r3, #24]
 8006744:	f003 0302 	and.w	r3, r3, #2
 8006748:	2b02      	cmp	r3, #2
 800674a:	d013      	beq.n	8006774 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006750:	f043 0220 	orr.w	r2, r3, #32
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2220      	movs	r2, #32
 800675c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2200      	movs	r2, #0
 800676c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	e007      	b.n	8006784 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	699b      	ldr	r3, [r3, #24]
 800677a:	f003 0302 	and.w	r3, r3, #2
 800677e:	2b02      	cmp	r3, #2
 8006780:	d1c4      	bne.n	800670c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3710      	adds	r7, #16
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	60f8      	str	r0, [r7, #12]
 8006794:	60b9      	str	r1, [r7, #8]
 8006796:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006798:	e02f      	b.n	80067fa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	68b9      	ldr	r1, [r7, #8]
 800679e:	68f8      	ldr	r0, [r7, #12]
 80067a0:	f000 f8c4 	bl	800692c <I2C_IsErrorOccurred>
 80067a4:	4603      	mov	r3, r0
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d001      	beq.n	80067ae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	e02d      	b.n	800680a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067ae:	f7fc ff4f 	bl	8003650 <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	68ba      	ldr	r2, [r7, #8]
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d302      	bcc.n	80067c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d11a      	bne.n	80067fa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	699b      	ldr	r3, [r3, #24]
 80067ca:	f003 0320 	and.w	r3, r3, #32
 80067ce:	2b20      	cmp	r3, #32
 80067d0:	d013      	beq.n	80067fa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067d6:	f043 0220 	orr.w	r2, r3, #32
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2220      	movs	r2, #32
 80067e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2200      	movs	r2, #0
 80067ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e007      	b.n	800680a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	699b      	ldr	r3, [r3, #24]
 8006800:	f003 0320 	and.w	r3, r3, #32
 8006804:	2b20      	cmp	r3, #32
 8006806:	d1c8      	bne.n	800679a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
	...

08006814 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b086      	sub	sp, #24
 8006818:	af00      	add	r7, sp, #0
 800681a:	60f8      	str	r0, [r7, #12]
 800681c:	60b9      	str	r1, [r7, #8]
 800681e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006820:	2300      	movs	r3, #0
 8006822:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8006824:	e071      	b.n	800690a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006826:	687a      	ldr	r2, [r7, #4]
 8006828:	68b9      	ldr	r1, [r7, #8]
 800682a:	68f8      	ldr	r0, [r7, #12]
 800682c:	f000 f87e 	bl	800692c <I2C_IsErrorOccurred>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d001      	beq.n	800683a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	699b      	ldr	r3, [r3, #24]
 8006840:	f003 0320 	and.w	r3, r3, #32
 8006844:	2b20      	cmp	r3, #32
 8006846:	d13b      	bne.n	80068c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8006848:	7dfb      	ldrb	r3, [r7, #23]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d138      	bne.n	80068c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	699b      	ldr	r3, [r3, #24]
 8006854:	f003 0304 	and.w	r3, r3, #4
 8006858:	2b04      	cmp	r3, #4
 800685a:	d105      	bne.n	8006868 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006860:	2b00      	cmp	r3, #0
 8006862:	d001      	beq.n	8006868 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8006864:	2300      	movs	r3, #0
 8006866:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	699b      	ldr	r3, [r3, #24]
 800686e:	f003 0310 	and.w	r3, r3, #16
 8006872:	2b10      	cmp	r3, #16
 8006874:	d121      	bne.n	80068ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	2210      	movs	r2, #16
 800687c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2204      	movs	r2, #4
 8006882:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	2220      	movs	r2, #32
 800688a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	6859      	ldr	r1, [r3, #4]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	4b24      	ldr	r3, [pc, #144]	@ (8006928 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8006898:	400b      	ands	r3, r1
 800689a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2220      	movs	r2, #32
 80068a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2200      	movs	r2, #0
 80068b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	75fb      	strb	r3, [r7, #23]
 80068b8:	e002      	b.n	80068c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2200      	movs	r2, #0
 80068be:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80068c0:	f7fc fec6 	bl	8003650 <HAL_GetTick>
 80068c4:	4602      	mov	r2, r0
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	68ba      	ldr	r2, [r7, #8]
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d302      	bcc.n	80068d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d119      	bne.n	800690a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80068d6:	7dfb      	ldrb	r3, [r7, #23]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d116      	bne.n	800690a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	699b      	ldr	r3, [r3, #24]
 80068e2:	f003 0304 	and.w	r3, r3, #4
 80068e6:	2b04      	cmp	r3, #4
 80068e8:	d00f      	beq.n	800690a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ee:	f043 0220 	orr.w	r2, r3, #32
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2220      	movs	r2, #32
 80068fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2200      	movs	r2, #0
 8006902:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	699b      	ldr	r3, [r3, #24]
 8006910:	f003 0304 	and.w	r3, r3, #4
 8006914:	2b04      	cmp	r3, #4
 8006916:	d002      	beq.n	800691e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8006918:	7dfb      	ldrb	r3, [r7, #23]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d083      	beq.n	8006826 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800691e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006920:	4618      	mov	r0, r3
 8006922:	3718      	adds	r7, #24
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}
 8006928:	fe00e800 	.word	0xfe00e800

0800692c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b08a      	sub	sp, #40	@ 0x28
 8006930:	af00      	add	r7, sp, #0
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006938:	2300      	movs	r3, #0
 800693a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	699b      	ldr	r3, [r3, #24]
 8006944:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006946:	2300      	movs	r3, #0
 8006948:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	f003 0310 	and.w	r3, r3, #16
 8006954:	2b00      	cmp	r3, #0
 8006956:	d068      	beq.n	8006a2a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	2210      	movs	r2, #16
 800695e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006960:	e049      	b.n	80069f6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006968:	d045      	beq.n	80069f6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800696a:	f7fc fe71 	bl	8003650 <HAL_GetTick>
 800696e:	4602      	mov	r2, r0
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	1ad3      	subs	r3, r2, r3
 8006974:	68ba      	ldr	r2, [r7, #8]
 8006976:	429a      	cmp	r2, r3
 8006978:	d302      	bcc.n	8006980 <I2C_IsErrorOccurred+0x54>
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d13a      	bne.n	80069f6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800698a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006992:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	699b      	ldr	r3, [r3, #24]
 800699a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800699e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069a2:	d121      	bne.n	80069e8 <I2C_IsErrorOccurred+0xbc>
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80069aa:	d01d      	beq.n	80069e8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80069ac:	7cfb      	ldrb	r3, [r7, #19]
 80069ae:	2b20      	cmp	r3, #32
 80069b0:	d01a      	beq.n	80069e8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	685a      	ldr	r2, [r3, #4]
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80069c0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80069c2:	f7fc fe45 	bl	8003650 <HAL_GetTick>
 80069c6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80069c8:	e00e      	b.n	80069e8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80069ca:	f7fc fe41 	bl	8003650 <HAL_GetTick>
 80069ce:	4602      	mov	r2, r0
 80069d0:	69fb      	ldr	r3, [r7, #28]
 80069d2:	1ad3      	subs	r3, r2, r3
 80069d4:	2b19      	cmp	r3, #25
 80069d6:	d907      	bls.n	80069e8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80069d8:	6a3b      	ldr	r3, [r7, #32]
 80069da:	f043 0320 	orr.w	r3, r3, #32
 80069de:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80069e6:	e006      	b.n	80069f6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	699b      	ldr	r3, [r3, #24]
 80069ee:	f003 0320 	and.w	r3, r3, #32
 80069f2:	2b20      	cmp	r3, #32
 80069f4:	d1e9      	bne.n	80069ca <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	699b      	ldr	r3, [r3, #24]
 80069fc:	f003 0320 	and.w	r3, r3, #32
 8006a00:	2b20      	cmp	r3, #32
 8006a02:	d003      	beq.n	8006a0c <I2C_IsErrorOccurred+0xe0>
 8006a04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d0aa      	beq.n	8006962 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006a0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d103      	bne.n	8006a1c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	2220      	movs	r2, #32
 8006a1a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006a1c:	6a3b      	ldr	r3, [r7, #32]
 8006a1e:	f043 0304 	orr.w	r3, r3, #4
 8006a22:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	699b      	ldr	r3, [r3, #24]
 8006a30:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006a32:	69bb      	ldr	r3, [r7, #24]
 8006a34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d00b      	beq.n	8006a54 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006a3c:	6a3b      	ldr	r3, [r7, #32]
 8006a3e:	f043 0301 	orr.w	r3, r3, #1
 8006a42:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a4c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006a54:	69bb      	ldr	r3, [r7, #24]
 8006a56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00b      	beq.n	8006a76 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006a5e:	6a3b      	ldr	r3, [r7, #32]
 8006a60:	f043 0308 	orr.w	r3, r3, #8
 8006a64:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006a6e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d00b      	beq.n	8006a98 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006a80:	6a3b      	ldr	r3, [r7, #32]
 8006a82:	f043 0302 	orr.w	r3, r3, #2
 8006a86:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006a90:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006a98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d01c      	beq.n	8006ada <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006aa0:	68f8      	ldr	r0, [r7, #12]
 8006aa2:	f7ff fdaf 	bl	8006604 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	6859      	ldr	r1, [r3, #4]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	4b0d      	ldr	r3, [pc, #52]	@ (8006ae8 <I2C_IsErrorOccurred+0x1bc>)
 8006ab2:	400b      	ands	r3, r1
 8006ab4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006aba:	6a3b      	ldr	r3, [r7, #32]
 8006abc:	431a      	orrs	r2, r3
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2220      	movs	r2, #32
 8006ac6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2200      	movs	r2, #0
 8006ace:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006ada:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3728      	adds	r7, #40	@ 0x28
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
 8006ae6:	bf00      	nop
 8006ae8:	fe00e800 	.word	0xfe00e800

08006aec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006aec:	b480      	push	{r7}
 8006aee:	b087      	sub	sp, #28
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	60f8      	str	r0, [r7, #12]
 8006af4:	607b      	str	r3, [r7, #4]
 8006af6:	460b      	mov	r3, r1
 8006af8:	817b      	strh	r3, [r7, #10]
 8006afa:	4613      	mov	r3, r2
 8006afc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006afe:	897b      	ldrh	r3, [r7, #10]
 8006b00:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b04:	7a7b      	ldrb	r3, [r7, #9]
 8006b06:	041b      	lsls	r3, r3, #16
 8006b08:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b0c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b12:	6a3b      	ldr	r3, [r7, #32]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b1a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	685a      	ldr	r2, [r3, #4]
 8006b22:	6a3b      	ldr	r3, [r7, #32]
 8006b24:	0d5b      	lsrs	r3, r3, #21
 8006b26:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006b2a:	4b08      	ldr	r3, [pc, #32]	@ (8006b4c <I2C_TransferConfig+0x60>)
 8006b2c:	430b      	orrs	r3, r1
 8006b2e:	43db      	mvns	r3, r3
 8006b30:	ea02 0103 	and.w	r1, r2, r3
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	697a      	ldr	r2, [r7, #20]
 8006b3a:	430a      	orrs	r2, r1
 8006b3c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006b3e:	bf00      	nop
 8006b40:	371c      	adds	r7, #28
 8006b42:	46bd      	mov	sp, r7
 8006b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b48:	4770      	bx	lr
 8006b4a:	bf00      	nop
 8006b4c:	03ff63ff 	.word	0x03ff63ff

08006b50 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	2b20      	cmp	r3, #32
 8006b64:	d138      	bne.n	8006bd8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d101      	bne.n	8006b74 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006b70:	2302      	movs	r3, #2
 8006b72:	e032      	b.n	8006bda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2224      	movs	r2, #36	@ 0x24
 8006b80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	681a      	ldr	r2, [r3, #0]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f022 0201 	bic.w	r2, r2, #1
 8006b92:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006ba2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	6819      	ldr	r1, [r3, #0]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	683a      	ldr	r2, [r7, #0]
 8006bb0:	430a      	orrs	r2, r1
 8006bb2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	681a      	ldr	r2, [r3, #0]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f042 0201 	orr.w	r2, r2, #1
 8006bc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2220      	movs	r2, #32
 8006bc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	e000      	b.n	8006bda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006bd8:	2302      	movs	r3, #2
  }
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	370c      	adds	r7, #12
 8006bde:	46bd      	mov	sp, r7
 8006be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be4:	4770      	bx	lr

08006be6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006be6:	b480      	push	{r7}
 8006be8:	b085      	sub	sp, #20
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	6078      	str	r0, [r7, #4]
 8006bee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bf6:	b2db      	uxtb	r3, r3
 8006bf8:	2b20      	cmp	r3, #32
 8006bfa:	d139      	bne.n	8006c70 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	d101      	bne.n	8006c0a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006c06:	2302      	movs	r3, #2
 8006c08:	e033      	b.n	8006c72 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2224      	movs	r2, #36	@ 0x24
 8006c16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f022 0201 	bic.w	r2, r2, #1
 8006c28:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006c38:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	021b      	lsls	r3, r3, #8
 8006c3e:	68fa      	ldr	r2, [r7, #12]
 8006c40:	4313      	orrs	r3, r2
 8006c42:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68fa      	ldr	r2, [r7, #12]
 8006c4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f042 0201 	orr.w	r2, r2, #1
 8006c5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2220      	movs	r2, #32
 8006c60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	e000      	b.n	8006c72 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006c70:	2302      	movs	r3, #2
  }
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3714      	adds	r7, #20
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr
	...

08006c80 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b082      	sub	sp, #8
 8006c84:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006c86:	2300      	movs	r3, #0
 8006c88:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006c8a:	4b23      	ldr	r3, [pc, #140]	@ (8006d18 <HAL_PWREx_EnableOverDrive+0x98>)
 8006c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c8e:	4a22      	ldr	r2, [pc, #136]	@ (8006d18 <HAL_PWREx_EnableOverDrive+0x98>)
 8006c90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c94:	6413      	str	r3, [r2, #64]	@ 0x40
 8006c96:	4b20      	ldr	r3, [pc, #128]	@ (8006d18 <HAL_PWREx_EnableOverDrive+0x98>)
 8006c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c9e:	603b      	str	r3, [r7, #0]
 8006ca0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006ca2:	4b1e      	ldr	r3, [pc, #120]	@ (8006d1c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a1d      	ldr	r2, [pc, #116]	@ (8006d1c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006ca8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cac:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006cae:	f7fc fccf 	bl	8003650 <HAL_GetTick>
 8006cb2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006cb4:	e009      	b.n	8006cca <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006cb6:	f7fc fccb 	bl	8003650 <HAL_GetTick>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	1ad3      	subs	r3, r2, r3
 8006cc0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006cc4:	d901      	bls.n	8006cca <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006cc6:	2303      	movs	r3, #3
 8006cc8:	e022      	b.n	8006d10 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006cca:	4b14      	ldr	r3, [pc, #80]	@ (8006d1c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cd6:	d1ee      	bne.n	8006cb6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006cd8:	4b10      	ldr	r3, [pc, #64]	@ (8006d1c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a0f      	ldr	r2, [pc, #60]	@ (8006d1c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006cde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ce2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006ce4:	f7fc fcb4 	bl	8003650 <HAL_GetTick>
 8006ce8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006cea:	e009      	b.n	8006d00 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006cec:	f7fc fcb0 	bl	8003650 <HAL_GetTick>
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	1ad3      	subs	r3, r2, r3
 8006cf6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006cfa:	d901      	bls.n	8006d00 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006cfc:	2303      	movs	r3, #3
 8006cfe:	e007      	b.n	8006d10 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006d00:	4b06      	ldr	r3, [pc, #24]	@ (8006d1c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d0c:	d1ee      	bne.n	8006cec <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006d0e:	2300      	movs	r3, #0
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	3708      	adds	r7, #8
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}
 8006d18:	40023800 	.word	0x40023800
 8006d1c:	40007000 	.word	0x40007000

08006d20 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b086      	sub	sp, #24
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d101      	bne.n	8006d36 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006d32:	2301      	movs	r3, #1
 8006d34:	e29b      	b.n	800726e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f003 0301 	and.w	r3, r3, #1
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	f000 8087 	beq.w	8006e52 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006d44:	4b96      	ldr	r3, [pc, #600]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	f003 030c 	and.w	r3, r3, #12
 8006d4c:	2b04      	cmp	r3, #4
 8006d4e:	d00c      	beq.n	8006d6a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d50:	4b93      	ldr	r3, [pc, #588]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	f003 030c 	and.w	r3, r3, #12
 8006d58:	2b08      	cmp	r3, #8
 8006d5a:	d112      	bne.n	8006d82 <HAL_RCC_OscConfig+0x62>
 8006d5c:	4b90      	ldr	r3, [pc, #576]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d68:	d10b      	bne.n	8006d82 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d6a:	4b8d      	ldr	r3, [pc, #564]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d06c      	beq.n	8006e50 <HAL_RCC_OscConfig+0x130>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d168      	bne.n	8006e50 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e275      	b.n	800726e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d8a:	d106      	bne.n	8006d9a <HAL_RCC_OscConfig+0x7a>
 8006d8c:	4b84      	ldr	r3, [pc, #528]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a83      	ldr	r2, [pc, #524]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006d92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d96:	6013      	str	r3, [r2, #0]
 8006d98:	e02e      	b.n	8006df8 <HAL_RCC_OscConfig+0xd8>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d10c      	bne.n	8006dbc <HAL_RCC_OscConfig+0x9c>
 8006da2:	4b7f      	ldr	r3, [pc, #508]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a7e      	ldr	r2, [pc, #504]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006da8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006dac:	6013      	str	r3, [r2, #0]
 8006dae:	4b7c      	ldr	r3, [pc, #496]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a7b      	ldr	r2, [pc, #492]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006db4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006db8:	6013      	str	r3, [r2, #0]
 8006dba:	e01d      	b.n	8006df8 <HAL_RCC_OscConfig+0xd8>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006dc4:	d10c      	bne.n	8006de0 <HAL_RCC_OscConfig+0xc0>
 8006dc6:	4b76      	ldr	r3, [pc, #472]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a75      	ldr	r2, [pc, #468]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006dcc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006dd0:	6013      	str	r3, [r2, #0]
 8006dd2:	4b73      	ldr	r3, [pc, #460]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a72      	ldr	r2, [pc, #456]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006dd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ddc:	6013      	str	r3, [r2, #0]
 8006dde:	e00b      	b.n	8006df8 <HAL_RCC_OscConfig+0xd8>
 8006de0:	4b6f      	ldr	r3, [pc, #444]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a6e      	ldr	r2, [pc, #440]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006de6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006dea:	6013      	str	r3, [r2, #0]
 8006dec:	4b6c      	ldr	r3, [pc, #432]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a6b      	ldr	r2, [pc, #428]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006df2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006df6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d013      	beq.n	8006e28 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e00:	f7fc fc26 	bl	8003650 <HAL_GetTick>
 8006e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e06:	e008      	b.n	8006e1a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e08:	f7fc fc22 	bl	8003650 <HAL_GetTick>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	2b64      	cmp	r3, #100	@ 0x64
 8006e14:	d901      	bls.n	8006e1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e16:	2303      	movs	r3, #3
 8006e18:	e229      	b.n	800726e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e1a:	4b61      	ldr	r3, [pc, #388]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d0f0      	beq.n	8006e08 <HAL_RCC_OscConfig+0xe8>
 8006e26:	e014      	b.n	8006e52 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e28:	f7fc fc12 	bl	8003650 <HAL_GetTick>
 8006e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e2e:	e008      	b.n	8006e42 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e30:	f7fc fc0e 	bl	8003650 <HAL_GetTick>
 8006e34:	4602      	mov	r2, r0
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	1ad3      	subs	r3, r2, r3
 8006e3a:	2b64      	cmp	r3, #100	@ 0x64
 8006e3c:	d901      	bls.n	8006e42 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006e3e:	2303      	movs	r3, #3
 8006e40:	e215      	b.n	800726e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e42:	4b57      	ldr	r3, [pc, #348]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d1f0      	bne.n	8006e30 <HAL_RCC_OscConfig+0x110>
 8006e4e:	e000      	b.n	8006e52 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 0302 	and.w	r3, r3, #2
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d069      	beq.n	8006f32 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006e5e:	4b50      	ldr	r3, [pc, #320]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006e60:	689b      	ldr	r3, [r3, #8]
 8006e62:	f003 030c 	and.w	r3, r3, #12
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d00b      	beq.n	8006e82 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e6a:	4b4d      	ldr	r3, [pc, #308]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	f003 030c 	and.w	r3, r3, #12
 8006e72:	2b08      	cmp	r3, #8
 8006e74:	d11c      	bne.n	8006eb0 <HAL_RCC_OscConfig+0x190>
 8006e76:	4b4a      	ldr	r3, [pc, #296]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d116      	bne.n	8006eb0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e82:	4b47      	ldr	r3, [pc, #284]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f003 0302 	and.w	r3, r3, #2
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d005      	beq.n	8006e9a <HAL_RCC_OscConfig+0x17a>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	68db      	ldr	r3, [r3, #12]
 8006e92:	2b01      	cmp	r3, #1
 8006e94:	d001      	beq.n	8006e9a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	e1e9      	b.n	800726e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e9a:	4b41      	ldr	r3, [pc, #260]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	691b      	ldr	r3, [r3, #16]
 8006ea6:	00db      	lsls	r3, r3, #3
 8006ea8:	493d      	ldr	r1, [pc, #244]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006eae:	e040      	b.n	8006f32 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d023      	beq.n	8006f00 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006eb8:	4b39      	ldr	r3, [pc, #228]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a38      	ldr	r2, [pc, #224]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006ebe:	f043 0301 	orr.w	r3, r3, #1
 8006ec2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ec4:	f7fc fbc4 	bl	8003650 <HAL_GetTick>
 8006ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006eca:	e008      	b.n	8006ede <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ecc:	f7fc fbc0 	bl	8003650 <HAL_GetTick>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	1ad3      	subs	r3, r2, r3
 8006ed6:	2b02      	cmp	r3, #2
 8006ed8:	d901      	bls.n	8006ede <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006eda:	2303      	movs	r3, #3
 8006edc:	e1c7      	b.n	800726e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ede:	4b30      	ldr	r3, [pc, #192]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 0302 	and.w	r3, r3, #2
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d0f0      	beq.n	8006ecc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eea:	4b2d      	ldr	r3, [pc, #180]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	691b      	ldr	r3, [r3, #16]
 8006ef6:	00db      	lsls	r3, r3, #3
 8006ef8:	4929      	ldr	r1, [pc, #164]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006efa:	4313      	orrs	r3, r2
 8006efc:	600b      	str	r3, [r1, #0]
 8006efe:	e018      	b.n	8006f32 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f00:	4b27      	ldr	r3, [pc, #156]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a26      	ldr	r2, [pc, #152]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006f06:	f023 0301 	bic.w	r3, r3, #1
 8006f0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f0c:	f7fc fba0 	bl	8003650 <HAL_GetTick>
 8006f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f12:	e008      	b.n	8006f26 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f14:	f7fc fb9c 	bl	8003650 <HAL_GetTick>
 8006f18:	4602      	mov	r2, r0
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	1ad3      	subs	r3, r2, r3
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	d901      	bls.n	8006f26 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006f22:	2303      	movs	r3, #3
 8006f24:	e1a3      	b.n	800726e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f26:	4b1e      	ldr	r3, [pc, #120]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f003 0302 	and.w	r3, r3, #2
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d1f0      	bne.n	8006f14 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f003 0308 	and.w	r3, r3, #8
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d038      	beq.n	8006fb0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	695b      	ldr	r3, [r3, #20]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d019      	beq.n	8006f7a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f46:	4b16      	ldr	r3, [pc, #88]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006f48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f4a:	4a15      	ldr	r2, [pc, #84]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006f4c:	f043 0301 	orr.w	r3, r3, #1
 8006f50:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f52:	f7fc fb7d 	bl	8003650 <HAL_GetTick>
 8006f56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f58:	e008      	b.n	8006f6c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f5a:	f7fc fb79 	bl	8003650 <HAL_GetTick>
 8006f5e:	4602      	mov	r2, r0
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	1ad3      	subs	r3, r2, r3
 8006f64:	2b02      	cmp	r3, #2
 8006f66:	d901      	bls.n	8006f6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006f68:	2303      	movs	r3, #3
 8006f6a:	e180      	b.n	800726e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006f6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f70:	f003 0302 	and.w	r3, r3, #2
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d0f0      	beq.n	8006f5a <HAL_RCC_OscConfig+0x23a>
 8006f78:	e01a      	b.n	8006fb0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f7a:	4b09      	ldr	r3, [pc, #36]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006f7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f7e:	4a08      	ldr	r2, [pc, #32]	@ (8006fa0 <HAL_RCC_OscConfig+0x280>)
 8006f80:	f023 0301 	bic.w	r3, r3, #1
 8006f84:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f86:	f7fc fb63 	bl	8003650 <HAL_GetTick>
 8006f8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f8c:	e00a      	b.n	8006fa4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f8e:	f7fc fb5f 	bl	8003650 <HAL_GetTick>
 8006f92:	4602      	mov	r2, r0
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	1ad3      	subs	r3, r2, r3
 8006f98:	2b02      	cmp	r3, #2
 8006f9a:	d903      	bls.n	8006fa4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006f9c:	2303      	movs	r3, #3
 8006f9e:	e166      	b.n	800726e <HAL_RCC_OscConfig+0x54e>
 8006fa0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006fa4:	4b92      	ldr	r3, [pc, #584]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8006fa6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fa8:	f003 0302 	and.w	r3, r3, #2
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d1ee      	bne.n	8006f8e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f003 0304 	and.w	r3, r3, #4
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	f000 80a4 	beq.w	8007106 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fbe:	4b8c      	ldr	r3, [pc, #560]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8006fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d10d      	bne.n	8006fe6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fca:	4b89      	ldr	r3, [pc, #548]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8006fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fce:	4a88      	ldr	r2, [pc, #544]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8006fd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8006fd6:	4b86      	ldr	r3, [pc, #536]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8006fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fde:	60bb      	str	r3, [r7, #8]
 8006fe0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006fe6:	4b83      	ldr	r3, [pc, #524]	@ (80071f4 <HAL_RCC_OscConfig+0x4d4>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d118      	bne.n	8007024 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006ff2:	4b80      	ldr	r3, [pc, #512]	@ (80071f4 <HAL_RCC_OscConfig+0x4d4>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a7f      	ldr	r2, [pc, #508]	@ (80071f4 <HAL_RCC_OscConfig+0x4d4>)
 8006ff8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ffc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ffe:	f7fc fb27 	bl	8003650 <HAL_GetTick>
 8007002:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007004:	e008      	b.n	8007018 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007006:	f7fc fb23 	bl	8003650 <HAL_GetTick>
 800700a:	4602      	mov	r2, r0
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	1ad3      	subs	r3, r2, r3
 8007010:	2b64      	cmp	r3, #100	@ 0x64
 8007012:	d901      	bls.n	8007018 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007014:	2303      	movs	r3, #3
 8007016:	e12a      	b.n	800726e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007018:	4b76      	ldr	r3, [pc, #472]	@ (80071f4 <HAL_RCC_OscConfig+0x4d4>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007020:	2b00      	cmp	r3, #0
 8007022:	d0f0      	beq.n	8007006 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	2b01      	cmp	r3, #1
 800702a:	d106      	bne.n	800703a <HAL_RCC_OscConfig+0x31a>
 800702c:	4b70      	ldr	r3, [pc, #448]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 800702e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007030:	4a6f      	ldr	r2, [pc, #444]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8007032:	f043 0301 	orr.w	r3, r3, #1
 8007036:	6713      	str	r3, [r2, #112]	@ 0x70
 8007038:	e02d      	b.n	8007096 <HAL_RCC_OscConfig+0x376>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d10c      	bne.n	800705c <HAL_RCC_OscConfig+0x33c>
 8007042:	4b6b      	ldr	r3, [pc, #428]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8007044:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007046:	4a6a      	ldr	r2, [pc, #424]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8007048:	f023 0301 	bic.w	r3, r3, #1
 800704c:	6713      	str	r3, [r2, #112]	@ 0x70
 800704e:	4b68      	ldr	r3, [pc, #416]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8007050:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007052:	4a67      	ldr	r2, [pc, #412]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8007054:	f023 0304 	bic.w	r3, r3, #4
 8007058:	6713      	str	r3, [r2, #112]	@ 0x70
 800705a:	e01c      	b.n	8007096 <HAL_RCC_OscConfig+0x376>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	2b05      	cmp	r3, #5
 8007062:	d10c      	bne.n	800707e <HAL_RCC_OscConfig+0x35e>
 8007064:	4b62      	ldr	r3, [pc, #392]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8007066:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007068:	4a61      	ldr	r2, [pc, #388]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 800706a:	f043 0304 	orr.w	r3, r3, #4
 800706e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007070:	4b5f      	ldr	r3, [pc, #380]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8007072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007074:	4a5e      	ldr	r2, [pc, #376]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8007076:	f043 0301 	orr.w	r3, r3, #1
 800707a:	6713      	str	r3, [r2, #112]	@ 0x70
 800707c:	e00b      	b.n	8007096 <HAL_RCC_OscConfig+0x376>
 800707e:	4b5c      	ldr	r3, [pc, #368]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8007080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007082:	4a5b      	ldr	r2, [pc, #364]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8007084:	f023 0301 	bic.w	r3, r3, #1
 8007088:	6713      	str	r3, [r2, #112]	@ 0x70
 800708a:	4b59      	ldr	r3, [pc, #356]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 800708c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800708e:	4a58      	ldr	r2, [pc, #352]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8007090:	f023 0304 	bic.w	r3, r3, #4
 8007094:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d015      	beq.n	80070ca <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800709e:	f7fc fad7 	bl	8003650 <HAL_GetTick>
 80070a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070a4:	e00a      	b.n	80070bc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070a6:	f7fc fad3 	bl	8003650 <HAL_GetTick>
 80070aa:	4602      	mov	r2, r0
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	1ad3      	subs	r3, r2, r3
 80070b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d901      	bls.n	80070bc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80070b8:	2303      	movs	r3, #3
 80070ba:	e0d8      	b.n	800726e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070bc:	4b4c      	ldr	r3, [pc, #304]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 80070be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070c0:	f003 0302 	and.w	r3, r3, #2
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d0ee      	beq.n	80070a6 <HAL_RCC_OscConfig+0x386>
 80070c8:	e014      	b.n	80070f4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070ca:	f7fc fac1 	bl	8003650 <HAL_GetTick>
 80070ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070d0:	e00a      	b.n	80070e8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070d2:	f7fc fabd 	bl	8003650 <HAL_GetTick>
 80070d6:	4602      	mov	r2, r0
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	1ad3      	subs	r3, r2, r3
 80070dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d901      	bls.n	80070e8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80070e4:	2303      	movs	r3, #3
 80070e6:	e0c2      	b.n	800726e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070e8:	4b41      	ldr	r3, [pc, #260]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 80070ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070ec:	f003 0302 	and.w	r3, r3, #2
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d1ee      	bne.n	80070d2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80070f4:	7dfb      	ldrb	r3, [r7, #23]
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d105      	bne.n	8007106 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070fa:	4b3d      	ldr	r3, [pc, #244]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 80070fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070fe:	4a3c      	ldr	r2, [pc, #240]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8007100:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007104:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	699b      	ldr	r3, [r3, #24]
 800710a:	2b00      	cmp	r3, #0
 800710c:	f000 80ae 	beq.w	800726c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007110:	4b37      	ldr	r3, [pc, #220]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	f003 030c 	and.w	r3, r3, #12
 8007118:	2b08      	cmp	r3, #8
 800711a:	d06d      	beq.n	80071f8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	699b      	ldr	r3, [r3, #24]
 8007120:	2b02      	cmp	r3, #2
 8007122:	d14b      	bne.n	80071bc <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007124:	4b32      	ldr	r3, [pc, #200]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a31      	ldr	r2, [pc, #196]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 800712a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800712e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007130:	f7fc fa8e 	bl	8003650 <HAL_GetTick>
 8007134:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007136:	e008      	b.n	800714a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007138:	f7fc fa8a 	bl	8003650 <HAL_GetTick>
 800713c:	4602      	mov	r2, r0
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	1ad3      	subs	r3, r2, r3
 8007142:	2b02      	cmp	r3, #2
 8007144:	d901      	bls.n	800714a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007146:	2303      	movs	r3, #3
 8007148:	e091      	b.n	800726e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800714a:	4b29      	ldr	r3, [pc, #164]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007152:	2b00      	cmp	r3, #0
 8007154:	d1f0      	bne.n	8007138 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	69da      	ldr	r2, [r3, #28]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6a1b      	ldr	r3, [r3, #32]
 800715e:	431a      	orrs	r2, r3
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007164:	019b      	lsls	r3, r3, #6
 8007166:	431a      	orrs	r2, r3
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800716c:	085b      	lsrs	r3, r3, #1
 800716e:	3b01      	subs	r3, #1
 8007170:	041b      	lsls	r3, r3, #16
 8007172:	431a      	orrs	r2, r3
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007178:	061b      	lsls	r3, r3, #24
 800717a:	431a      	orrs	r2, r3
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007180:	071b      	lsls	r3, r3, #28
 8007182:	491b      	ldr	r1, [pc, #108]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 8007184:	4313      	orrs	r3, r2
 8007186:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007188:	4b19      	ldr	r3, [pc, #100]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a18      	ldr	r2, [pc, #96]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 800718e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007192:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007194:	f7fc fa5c 	bl	8003650 <HAL_GetTick>
 8007198:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800719a:	e008      	b.n	80071ae <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800719c:	f7fc fa58 	bl	8003650 <HAL_GetTick>
 80071a0:	4602      	mov	r2, r0
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	1ad3      	subs	r3, r2, r3
 80071a6:	2b02      	cmp	r3, #2
 80071a8:	d901      	bls.n	80071ae <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80071aa:	2303      	movs	r3, #3
 80071ac:	e05f      	b.n	800726e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80071ae:	4b10      	ldr	r3, [pc, #64]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d0f0      	beq.n	800719c <HAL_RCC_OscConfig+0x47c>
 80071ba:	e057      	b.n	800726c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071bc:	4b0c      	ldr	r3, [pc, #48]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4a0b      	ldr	r2, [pc, #44]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 80071c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80071c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071c8:	f7fc fa42 	bl	8003650 <HAL_GetTick>
 80071cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071ce:	e008      	b.n	80071e2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071d0:	f7fc fa3e 	bl	8003650 <HAL_GetTick>
 80071d4:	4602      	mov	r2, r0
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	1ad3      	subs	r3, r2, r3
 80071da:	2b02      	cmp	r3, #2
 80071dc:	d901      	bls.n	80071e2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80071de:	2303      	movs	r3, #3
 80071e0:	e045      	b.n	800726e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071e2:	4b03      	ldr	r3, [pc, #12]	@ (80071f0 <HAL_RCC_OscConfig+0x4d0>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d1f0      	bne.n	80071d0 <HAL_RCC_OscConfig+0x4b0>
 80071ee:	e03d      	b.n	800726c <HAL_RCC_OscConfig+0x54c>
 80071f0:	40023800 	.word	0x40023800
 80071f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80071f8:	4b1f      	ldr	r3, [pc, #124]	@ (8007278 <HAL_RCC_OscConfig+0x558>)
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	699b      	ldr	r3, [r3, #24]
 8007202:	2b01      	cmp	r3, #1
 8007204:	d030      	beq.n	8007268 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007210:	429a      	cmp	r2, r3
 8007212:	d129      	bne.n	8007268 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800721e:	429a      	cmp	r2, r3
 8007220:	d122      	bne.n	8007268 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007222:	68fa      	ldr	r2, [r7, #12]
 8007224:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007228:	4013      	ands	r3, r2
 800722a:	687a      	ldr	r2, [r7, #4]
 800722c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800722e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007230:	4293      	cmp	r3, r2
 8007232:	d119      	bne.n	8007268 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800723e:	085b      	lsrs	r3, r3, #1
 8007240:	3b01      	subs	r3, #1
 8007242:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007244:	429a      	cmp	r2, r3
 8007246:	d10f      	bne.n	8007268 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007252:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007254:	429a      	cmp	r2, r3
 8007256:	d107      	bne.n	8007268 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007262:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007264:	429a      	cmp	r2, r3
 8007266:	d001      	beq.n	800726c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8007268:	2301      	movs	r3, #1
 800726a:	e000      	b.n	800726e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800726c:	2300      	movs	r3, #0
}
 800726e:	4618      	mov	r0, r3
 8007270:	3718      	adds	r7, #24
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	40023800 	.word	0x40023800

0800727c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007286:	2300      	movs	r3, #0
 8007288:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d101      	bne.n	8007294 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	e0d0      	b.n	8007436 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007294:	4b6a      	ldr	r3, [pc, #424]	@ (8007440 <HAL_RCC_ClockConfig+0x1c4>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f003 030f 	and.w	r3, r3, #15
 800729c:	683a      	ldr	r2, [r7, #0]
 800729e:	429a      	cmp	r2, r3
 80072a0:	d910      	bls.n	80072c4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072a2:	4b67      	ldr	r3, [pc, #412]	@ (8007440 <HAL_RCC_ClockConfig+0x1c4>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f023 020f 	bic.w	r2, r3, #15
 80072aa:	4965      	ldr	r1, [pc, #404]	@ (8007440 <HAL_RCC_ClockConfig+0x1c4>)
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	4313      	orrs	r3, r2
 80072b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072b2:	4b63      	ldr	r3, [pc, #396]	@ (8007440 <HAL_RCC_ClockConfig+0x1c4>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f003 030f 	and.w	r3, r3, #15
 80072ba:	683a      	ldr	r2, [r7, #0]
 80072bc:	429a      	cmp	r2, r3
 80072be:	d001      	beq.n	80072c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80072c0:	2301      	movs	r3, #1
 80072c2:	e0b8      	b.n	8007436 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f003 0302 	and.w	r3, r3, #2
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d020      	beq.n	8007312 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f003 0304 	and.w	r3, r3, #4
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d005      	beq.n	80072e8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80072dc:	4b59      	ldr	r3, [pc, #356]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	4a58      	ldr	r2, [pc, #352]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 80072e2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80072e6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f003 0308 	and.w	r3, r3, #8
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d005      	beq.n	8007300 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80072f4:	4b53      	ldr	r3, [pc, #332]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	4a52      	ldr	r2, [pc, #328]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 80072fa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80072fe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007300:	4b50      	ldr	r3, [pc, #320]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	494d      	ldr	r1, [pc, #308]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 800730e:	4313      	orrs	r3, r2
 8007310:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f003 0301 	and.w	r3, r3, #1
 800731a:	2b00      	cmp	r3, #0
 800731c:	d040      	beq.n	80073a0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	2b01      	cmp	r3, #1
 8007324:	d107      	bne.n	8007336 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007326:	4b47      	ldr	r3, [pc, #284]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800732e:	2b00      	cmp	r3, #0
 8007330:	d115      	bne.n	800735e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e07f      	b.n	8007436 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	2b02      	cmp	r3, #2
 800733c:	d107      	bne.n	800734e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800733e:	4b41      	ldr	r3, [pc, #260]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007346:	2b00      	cmp	r3, #0
 8007348:	d109      	bne.n	800735e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	e073      	b.n	8007436 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800734e:	4b3d      	ldr	r3, [pc, #244]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f003 0302 	and.w	r3, r3, #2
 8007356:	2b00      	cmp	r3, #0
 8007358:	d101      	bne.n	800735e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800735a:	2301      	movs	r3, #1
 800735c:	e06b      	b.n	8007436 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800735e:	4b39      	ldr	r3, [pc, #228]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	f023 0203 	bic.w	r2, r3, #3
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	4936      	ldr	r1, [pc, #216]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 800736c:	4313      	orrs	r3, r2
 800736e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007370:	f7fc f96e 	bl	8003650 <HAL_GetTick>
 8007374:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007376:	e00a      	b.n	800738e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007378:	f7fc f96a 	bl	8003650 <HAL_GetTick>
 800737c:	4602      	mov	r2, r0
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	1ad3      	subs	r3, r2, r3
 8007382:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007386:	4293      	cmp	r3, r2
 8007388:	d901      	bls.n	800738e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800738a:	2303      	movs	r3, #3
 800738c:	e053      	b.n	8007436 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800738e:	4b2d      	ldr	r3, [pc, #180]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	f003 020c 	and.w	r2, r3, #12
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	009b      	lsls	r3, r3, #2
 800739c:	429a      	cmp	r2, r3
 800739e:	d1eb      	bne.n	8007378 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80073a0:	4b27      	ldr	r3, [pc, #156]	@ (8007440 <HAL_RCC_ClockConfig+0x1c4>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f003 030f 	and.w	r3, r3, #15
 80073a8:	683a      	ldr	r2, [r7, #0]
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d210      	bcs.n	80073d0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073ae:	4b24      	ldr	r3, [pc, #144]	@ (8007440 <HAL_RCC_ClockConfig+0x1c4>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f023 020f 	bic.w	r2, r3, #15
 80073b6:	4922      	ldr	r1, [pc, #136]	@ (8007440 <HAL_RCC_ClockConfig+0x1c4>)
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	4313      	orrs	r3, r2
 80073bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073be:	4b20      	ldr	r3, [pc, #128]	@ (8007440 <HAL_RCC_ClockConfig+0x1c4>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f003 030f 	and.w	r3, r3, #15
 80073c6:	683a      	ldr	r2, [r7, #0]
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d001      	beq.n	80073d0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80073cc:	2301      	movs	r3, #1
 80073ce:	e032      	b.n	8007436 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f003 0304 	and.w	r3, r3, #4
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d008      	beq.n	80073ee <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80073dc:	4b19      	ldr	r3, [pc, #100]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	4916      	ldr	r1, [pc, #88]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 80073ea:	4313      	orrs	r3, r2
 80073ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f003 0308 	and.w	r3, r3, #8
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d009      	beq.n	800740e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80073fa:	4b12      	ldr	r3, [pc, #72]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 80073fc:	689b      	ldr	r3, [r3, #8]
 80073fe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	691b      	ldr	r3, [r3, #16]
 8007406:	00db      	lsls	r3, r3, #3
 8007408:	490e      	ldr	r1, [pc, #56]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 800740a:	4313      	orrs	r3, r2
 800740c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800740e:	f000 f821 	bl	8007454 <HAL_RCC_GetSysClockFreq>
 8007412:	4602      	mov	r2, r0
 8007414:	4b0b      	ldr	r3, [pc, #44]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	091b      	lsrs	r3, r3, #4
 800741a:	f003 030f 	and.w	r3, r3, #15
 800741e:	490a      	ldr	r1, [pc, #40]	@ (8007448 <HAL_RCC_ClockConfig+0x1cc>)
 8007420:	5ccb      	ldrb	r3, [r1, r3]
 8007422:	fa22 f303 	lsr.w	r3, r2, r3
 8007426:	4a09      	ldr	r2, [pc, #36]	@ (800744c <HAL_RCC_ClockConfig+0x1d0>)
 8007428:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800742a:	4b09      	ldr	r3, [pc, #36]	@ (8007450 <HAL_RCC_ClockConfig+0x1d4>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4618      	mov	r0, r3
 8007430:	f7fb fe2c 	bl	800308c <HAL_InitTick>

  return HAL_OK;
 8007434:	2300      	movs	r3, #0
}
 8007436:	4618      	mov	r0, r3
 8007438:	3710      	adds	r7, #16
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}
 800743e:	bf00      	nop
 8007440:	40023c00 	.word	0x40023c00
 8007444:	40023800 	.word	0x40023800
 8007448:	08027564 	.word	0x08027564
 800744c:	20000010 	.word	0x20000010
 8007450:	20000014 	.word	0x20000014

08007454 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007454:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007458:	b090      	sub	sp, #64	@ 0x40
 800745a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800745c:	2300      	movs	r3, #0
 800745e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007460:	2300      	movs	r3, #0
 8007462:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007464:	2300      	movs	r3, #0
 8007466:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8007468:	2300      	movs	r3, #0
 800746a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800746c:	4b59      	ldr	r3, [pc, #356]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x180>)
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	f003 030c 	and.w	r3, r3, #12
 8007474:	2b08      	cmp	r3, #8
 8007476:	d00d      	beq.n	8007494 <HAL_RCC_GetSysClockFreq+0x40>
 8007478:	2b08      	cmp	r3, #8
 800747a:	f200 80a1 	bhi.w	80075c0 <HAL_RCC_GetSysClockFreq+0x16c>
 800747e:	2b00      	cmp	r3, #0
 8007480:	d002      	beq.n	8007488 <HAL_RCC_GetSysClockFreq+0x34>
 8007482:	2b04      	cmp	r3, #4
 8007484:	d003      	beq.n	800748e <HAL_RCC_GetSysClockFreq+0x3a>
 8007486:	e09b      	b.n	80075c0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007488:	4b53      	ldr	r3, [pc, #332]	@ (80075d8 <HAL_RCC_GetSysClockFreq+0x184>)
 800748a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800748c:	e09b      	b.n	80075c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800748e:	4b53      	ldr	r3, [pc, #332]	@ (80075dc <HAL_RCC_GetSysClockFreq+0x188>)
 8007490:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007492:	e098      	b.n	80075c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007494:	4b4f      	ldr	r3, [pc, #316]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800749c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800749e:	4b4d      	ldr	r3, [pc, #308]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d028      	beq.n	80074fc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80074aa:	4b4a      	ldr	r3, [pc, #296]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	099b      	lsrs	r3, r3, #6
 80074b0:	2200      	movs	r2, #0
 80074b2:	623b      	str	r3, [r7, #32]
 80074b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80074b6:	6a3b      	ldr	r3, [r7, #32]
 80074b8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80074bc:	2100      	movs	r1, #0
 80074be:	4b47      	ldr	r3, [pc, #284]	@ (80075dc <HAL_RCC_GetSysClockFreq+0x188>)
 80074c0:	fb03 f201 	mul.w	r2, r3, r1
 80074c4:	2300      	movs	r3, #0
 80074c6:	fb00 f303 	mul.w	r3, r0, r3
 80074ca:	4413      	add	r3, r2
 80074cc:	4a43      	ldr	r2, [pc, #268]	@ (80075dc <HAL_RCC_GetSysClockFreq+0x188>)
 80074ce:	fba0 1202 	umull	r1, r2, r0, r2
 80074d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80074d4:	460a      	mov	r2, r1
 80074d6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80074d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074da:	4413      	add	r3, r2
 80074dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074e0:	2200      	movs	r2, #0
 80074e2:	61bb      	str	r3, [r7, #24]
 80074e4:	61fa      	str	r2, [r7, #28]
 80074e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80074ee:	f7f9 f91b 	bl	8000728 <__aeabi_uldivmod>
 80074f2:	4602      	mov	r2, r0
 80074f4:	460b      	mov	r3, r1
 80074f6:	4613      	mov	r3, r2
 80074f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80074fa:	e053      	b.n	80075a4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80074fc:	4b35      	ldr	r3, [pc, #212]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	099b      	lsrs	r3, r3, #6
 8007502:	2200      	movs	r2, #0
 8007504:	613b      	str	r3, [r7, #16]
 8007506:	617a      	str	r2, [r7, #20]
 8007508:	693b      	ldr	r3, [r7, #16]
 800750a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800750e:	f04f 0b00 	mov.w	fp, #0
 8007512:	4652      	mov	r2, sl
 8007514:	465b      	mov	r3, fp
 8007516:	f04f 0000 	mov.w	r0, #0
 800751a:	f04f 0100 	mov.w	r1, #0
 800751e:	0159      	lsls	r1, r3, #5
 8007520:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007524:	0150      	lsls	r0, r2, #5
 8007526:	4602      	mov	r2, r0
 8007528:	460b      	mov	r3, r1
 800752a:	ebb2 080a 	subs.w	r8, r2, sl
 800752e:	eb63 090b 	sbc.w	r9, r3, fp
 8007532:	f04f 0200 	mov.w	r2, #0
 8007536:	f04f 0300 	mov.w	r3, #0
 800753a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800753e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007542:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007546:	ebb2 0408 	subs.w	r4, r2, r8
 800754a:	eb63 0509 	sbc.w	r5, r3, r9
 800754e:	f04f 0200 	mov.w	r2, #0
 8007552:	f04f 0300 	mov.w	r3, #0
 8007556:	00eb      	lsls	r3, r5, #3
 8007558:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800755c:	00e2      	lsls	r2, r4, #3
 800755e:	4614      	mov	r4, r2
 8007560:	461d      	mov	r5, r3
 8007562:	eb14 030a 	adds.w	r3, r4, sl
 8007566:	603b      	str	r3, [r7, #0]
 8007568:	eb45 030b 	adc.w	r3, r5, fp
 800756c:	607b      	str	r3, [r7, #4]
 800756e:	f04f 0200 	mov.w	r2, #0
 8007572:	f04f 0300 	mov.w	r3, #0
 8007576:	e9d7 4500 	ldrd	r4, r5, [r7]
 800757a:	4629      	mov	r1, r5
 800757c:	028b      	lsls	r3, r1, #10
 800757e:	4621      	mov	r1, r4
 8007580:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007584:	4621      	mov	r1, r4
 8007586:	028a      	lsls	r2, r1, #10
 8007588:	4610      	mov	r0, r2
 800758a:	4619      	mov	r1, r3
 800758c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800758e:	2200      	movs	r2, #0
 8007590:	60bb      	str	r3, [r7, #8]
 8007592:	60fa      	str	r2, [r7, #12]
 8007594:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007598:	f7f9 f8c6 	bl	8000728 <__aeabi_uldivmod>
 800759c:	4602      	mov	r2, r0
 800759e:	460b      	mov	r3, r1
 80075a0:	4613      	mov	r3, r2
 80075a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80075a4:	4b0b      	ldr	r3, [pc, #44]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	0c1b      	lsrs	r3, r3, #16
 80075aa:	f003 0303 	and.w	r3, r3, #3
 80075ae:	3301      	adds	r3, #1
 80075b0:	005b      	lsls	r3, r3, #1
 80075b2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80075b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80075b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80075bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80075be:	e002      	b.n	80075c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80075c0:	4b05      	ldr	r3, [pc, #20]	@ (80075d8 <HAL_RCC_GetSysClockFreq+0x184>)
 80075c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80075c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80075c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3740      	adds	r7, #64	@ 0x40
 80075cc:	46bd      	mov	sp, r7
 80075ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075d2:	bf00      	nop
 80075d4:	40023800 	.word	0x40023800
 80075d8:	00f42400 	.word	0x00f42400
 80075dc:	017d7840 	.word	0x017d7840

080075e0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80075e0:	b480      	push	{r7}
 80075e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80075e4:	4b03      	ldr	r3, [pc, #12]	@ (80075f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80075e6:	681b      	ldr	r3, [r3, #0]
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	46bd      	mov	sp, r7
 80075ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f0:	4770      	bx	lr
 80075f2:	bf00      	nop
 80075f4:	20000010 	.word	0x20000010

080075f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80075fc:	f7ff fff0 	bl	80075e0 <HAL_RCC_GetHCLKFreq>
 8007600:	4602      	mov	r2, r0
 8007602:	4b05      	ldr	r3, [pc, #20]	@ (8007618 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	0a9b      	lsrs	r3, r3, #10
 8007608:	f003 0307 	and.w	r3, r3, #7
 800760c:	4903      	ldr	r1, [pc, #12]	@ (800761c <HAL_RCC_GetPCLK1Freq+0x24>)
 800760e:	5ccb      	ldrb	r3, [r1, r3]
 8007610:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007614:	4618      	mov	r0, r3
 8007616:	bd80      	pop	{r7, pc}
 8007618:	40023800 	.word	0x40023800
 800761c:	08027574 	.word	0x08027574

08007620 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007624:	f7ff ffdc 	bl	80075e0 <HAL_RCC_GetHCLKFreq>
 8007628:	4602      	mov	r2, r0
 800762a:	4b05      	ldr	r3, [pc, #20]	@ (8007640 <HAL_RCC_GetPCLK2Freq+0x20>)
 800762c:	689b      	ldr	r3, [r3, #8]
 800762e:	0b5b      	lsrs	r3, r3, #13
 8007630:	f003 0307 	and.w	r3, r3, #7
 8007634:	4903      	ldr	r1, [pc, #12]	@ (8007644 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007636:	5ccb      	ldrb	r3, [r1, r3]
 8007638:	fa22 f303 	lsr.w	r3, r2, r3
}
 800763c:	4618      	mov	r0, r3
 800763e:	bd80      	pop	{r7, pc}
 8007640:	40023800 	.word	0x40023800
 8007644:	08027574 	.word	0x08027574

08007648 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
 8007650:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	220f      	movs	r2, #15
 8007656:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007658:	4b12      	ldr	r3, [pc, #72]	@ (80076a4 <HAL_RCC_GetClockConfig+0x5c>)
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	f003 0203 	and.w	r2, r3, #3
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007664:	4b0f      	ldr	r3, [pc, #60]	@ (80076a4 <HAL_RCC_GetClockConfig+0x5c>)
 8007666:	689b      	ldr	r3, [r3, #8]
 8007668:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007670:	4b0c      	ldr	r3, [pc, #48]	@ (80076a4 <HAL_RCC_GetClockConfig+0x5c>)
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800767c:	4b09      	ldr	r3, [pc, #36]	@ (80076a4 <HAL_RCC_GetClockConfig+0x5c>)
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	08db      	lsrs	r3, r3, #3
 8007682:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800768a:	4b07      	ldr	r3, [pc, #28]	@ (80076a8 <HAL_RCC_GetClockConfig+0x60>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f003 020f 	and.w	r2, r3, #15
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	601a      	str	r2, [r3, #0]
}
 8007696:	bf00      	nop
 8007698:	370c      	adds	r7, #12
 800769a:	46bd      	mov	sp, r7
 800769c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a0:	4770      	bx	lr
 80076a2:	bf00      	nop
 80076a4:	40023800 	.word	0x40023800
 80076a8:	40023c00 	.word	0x40023c00

080076ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b088      	sub	sp, #32
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80076b4:	2300      	movs	r3, #0
 80076b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80076b8:	2300      	movs	r3, #0
 80076ba:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80076bc:	2300      	movs	r3, #0
 80076be:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80076c0:	2300      	movs	r3, #0
 80076c2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80076c4:	2300      	movs	r3, #0
 80076c6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f003 0301 	and.w	r3, r3, #1
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d012      	beq.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80076d4:	4b69      	ldr	r3, [pc, #420]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	4a68      	ldr	r2, [pc, #416]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076da:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80076de:	6093      	str	r3, [r2, #8]
 80076e0:	4b66      	ldr	r3, [pc, #408]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076e2:	689a      	ldr	r2, [r3, #8]
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076e8:	4964      	ldr	r1, [pc, #400]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80076ea:	4313      	orrs	r3, r2
 80076ec:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d101      	bne.n	80076fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80076f6:	2301      	movs	r3, #1
 80076f8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007702:	2b00      	cmp	r3, #0
 8007704:	d017      	beq.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007706:	4b5d      	ldr	r3, [pc, #372]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007708:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800770c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007714:	4959      	ldr	r1, [pc, #356]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007716:	4313      	orrs	r3, r2
 8007718:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007720:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007724:	d101      	bne.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007726:	2301      	movs	r3, #1
 8007728:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800772e:	2b00      	cmp	r3, #0
 8007730:	d101      	bne.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007732:	2301      	movs	r3, #1
 8007734:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800773e:	2b00      	cmp	r3, #0
 8007740:	d017      	beq.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007742:	4b4e      	ldr	r3, [pc, #312]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007744:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007748:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007750:	494a      	ldr	r1, [pc, #296]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007752:	4313      	orrs	r3, r2
 8007754:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800775c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007760:	d101      	bne.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007762:	2301      	movs	r3, #1
 8007764:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800776a:	2b00      	cmp	r3, #0
 800776c:	d101      	bne.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800776e:	2301      	movs	r3, #1
 8007770:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800777a:	2b00      	cmp	r3, #0
 800777c:	d001      	beq.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800777e:	2301      	movs	r3, #1
 8007780:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f003 0320 	and.w	r3, r3, #32
 800778a:	2b00      	cmp	r3, #0
 800778c:	f000 808b 	beq.w	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007790:	4b3a      	ldr	r3, [pc, #232]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007794:	4a39      	ldr	r2, [pc, #228]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007796:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800779a:	6413      	str	r3, [r2, #64]	@ 0x40
 800779c:	4b37      	ldr	r3, [pc, #220]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800779e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077a4:	60bb      	str	r3, [r7, #8]
 80077a6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80077a8:	4b35      	ldr	r3, [pc, #212]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	4a34      	ldr	r2, [pc, #208]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80077ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077b4:	f7fb ff4c 	bl	8003650 <HAL_GetTick>
 80077b8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80077ba:	e008      	b.n	80077ce <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077bc:	f7fb ff48 	bl	8003650 <HAL_GetTick>
 80077c0:	4602      	mov	r2, r0
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	1ad3      	subs	r3, r2, r3
 80077c6:	2b64      	cmp	r3, #100	@ 0x64
 80077c8:	d901      	bls.n	80077ce <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80077ca:	2303      	movs	r3, #3
 80077cc:	e38f      	b.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80077ce:	4b2c      	ldr	r3, [pc, #176]	@ (8007880 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d0f0      	beq.n	80077bc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80077da:	4b28      	ldr	r3, [pc, #160]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077e2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d035      	beq.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077f2:	693a      	ldr	r2, [r7, #16]
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d02e      	beq.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80077f8:	4b20      	ldr	r3, [pc, #128]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80077fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007800:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007802:	4b1e      	ldr	r3, [pc, #120]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007806:	4a1d      	ldr	r2, [pc, #116]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007808:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800780c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800780e:	4b1b      	ldr	r3, [pc, #108]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007812:	4a1a      	ldr	r2, [pc, #104]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007814:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007818:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800781a:	4a18      	ldr	r2, [pc, #96]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800781c:	693b      	ldr	r3, [r7, #16]
 800781e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007820:	4b16      	ldr	r3, [pc, #88]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007824:	f003 0301 	and.w	r3, r3, #1
 8007828:	2b01      	cmp	r3, #1
 800782a:	d114      	bne.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800782c:	f7fb ff10 	bl	8003650 <HAL_GetTick>
 8007830:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007832:	e00a      	b.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007834:	f7fb ff0c 	bl	8003650 <HAL_GetTick>
 8007838:	4602      	mov	r2, r0
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	1ad3      	subs	r3, r2, r3
 800783e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007842:	4293      	cmp	r3, r2
 8007844:	d901      	bls.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007846:	2303      	movs	r3, #3
 8007848:	e351      	b.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800784a:	4b0c      	ldr	r3, [pc, #48]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800784c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800784e:	f003 0302 	and.w	r3, r3, #2
 8007852:	2b00      	cmp	r3, #0
 8007854:	d0ee      	beq.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800785a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800785e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007862:	d111      	bne.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007864:	4b05      	ldr	r3, [pc, #20]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007866:	689b      	ldr	r3, [r3, #8]
 8007868:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007870:	4b04      	ldr	r3, [pc, #16]	@ (8007884 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007872:	400b      	ands	r3, r1
 8007874:	4901      	ldr	r1, [pc, #4]	@ (800787c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007876:	4313      	orrs	r3, r2
 8007878:	608b      	str	r3, [r1, #8]
 800787a:	e00b      	b.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800787c:	40023800 	.word	0x40023800
 8007880:	40007000 	.word	0x40007000
 8007884:	0ffffcff 	.word	0x0ffffcff
 8007888:	4bac      	ldr	r3, [pc, #688]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	4aab      	ldr	r2, [pc, #684]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800788e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007892:	6093      	str	r3, [r2, #8]
 8007894:	4ba9      	ldr	r3, [pc, #676]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007896:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800789c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80078a0:	49a6      	ldr	r1, [pc, #664]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078a2:	4313      	orrs	r3, r2
 80078a4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f003 0310 	and.w	r3, r3, #16
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d010      	beq.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80078b2:	4ba2      	ldr	r3, [pc, #648]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078b8:	4aa0      	ldr	r2, [pc, #640]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80078be:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80078c2:	4b9e      	ldr	r3, [pc, #632]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078c4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078cc:	499b      	ldr	r1, [pc, #620]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078ce:	4313      	orrs	r3, r2
 80078d0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d00a      	beq.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80078e0:	4b96      	ldr	r3, [pc, #600]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078e6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078ee:	4993      	ldr	r1, [pc, #588]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80078f0:	4313      	orrs	r3, r2
 80078f2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00a      	beq.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007902:	4b8e      	ldr	r3, [pc, #568]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007904:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007908:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007910:	498a      	ldr	r1, [pc, #552]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007912:	4313      	orrs	r3, r2
 8007914:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007920:	2b00      	cmp	r3, #0
 8007922:	d00a      	beq.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007924:	4b85      	ldr	r3, [pc, #532]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800792a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007932:	4982      	ldr	r1, [pc, #520]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007934:	4313      	orrs	r3, r2
 8007936:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007942:	2b00      	cmp	r3, #0
 8007944:	d00a      	beq.n	800795c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007946:	4b7d      	ldr	r3, [pc, #500]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007948:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800794c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007954:	4979      	ldr	r1, [pc, #484]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007956:	4313      	orrs	r3, r2
 8007958:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007964:	2b00      	cmp	r3, #0
 8007966:	d00a      	beq.n	800797e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007968:	4b74      	ldr	r3, [pc, #464]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800796a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800796e:	f023 0203 	bic.w	r2, r3, #3
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007976:	4971      	ldr	r1, [pc, #452]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007978:	4313      	orrs	r3, r2
 800797a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007986:	2b00      	cmp	r3, #0
 8007988:	d00a      	beq.n	80079a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800798a:	4b6c      	ldr	r3, [pc, #432]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800798c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007990:	f023 020c 	bic.w	r2, r3, #12
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007998:	4968      	ldr	r1, [pc, #416]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800799a:	4313      	orrs	r3, r2
 800799c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d00a      	beq.n	80079c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80079ac:	4b63      	ldr	r3, [pc, #396]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079b2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079ba:	4960      	ldr	r1, [pc, #384]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079bc:	4313      	orrs	r3, r2
 80079be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d00a      	beq.n	80079e4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80079ce:	4b5b      	ldr	r3, [pc, #364]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079d4:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079dc:	4957      	ldr	r1, [pc, #348]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079de:	4313      	orrs	r3, r2
 80079e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d00a      	beq.n	8007a06 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80079f0:	4b52      	ldr	r3, [pc, #328]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80079f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079f6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079fe:	494f      	ldr	r1, [pc, #316]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a00:	4313      	orrs	r3, r2
 8007a02:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d00a      	beq.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007a12:	4b4a      	ldr	r3, [pc, #296]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a18:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a20:	4946      	ldr	r1, [pc, #280]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a22:	4313      	orrs	r3, r2
 8007a24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d00a      	beq.n	8007a4a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007a34:	4b41      	ldr	r3, [pc, #260]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a3a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a42:	493e      	ldr	r1, [pc, #248]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a44:	4313      	orrs	r3, r2
 8007a46:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d00a      	beq.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007a56:	4b39      	ldr	r3, [pc, #228]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a5c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a64:	4935      	ldr	r1, [pc, #212]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a66:	4313      	orrs	r3, r2
 8007a68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d00a      	beq.n	8007a8e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007a78:	4b30      	ldr	r3, [pc, #192]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a7e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a86:	492d      	ldr	r1, [pc, #180]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d011      	beq.n	8007abe <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007a9a:	4b28      	ldr	r3, [pc, #160]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007aa0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007aa8:	4924      	ldr	r1, [pc, #144]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007ab4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ab8:	d101      	bne.n	8007abe <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007aba:	2301      	movs	r3, #1
 8007abc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 0308 	and.w	r3, r3, #8
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d001      	beq.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007aca:	2301      	movs	r3, #1
 8007acc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d00a      	beq.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007ada:	4b18      	ldr	r3, [pc, #96]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ae0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ae8:	4914      	ldr	r1, [pc, #80]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007aea:	4313      	orrs	r3, r2
 8007aec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d00b      	beq.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007afc:	4b0f      	ldr	r3, [pc, #60]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b02:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b0c:	490b      	ldr	r1, [pc, #44]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d00f      	beq.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8007b20:	4b06      	ldr	r3, [pc, #24]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b26:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b30:	4902      	ldr	r1, [pc, #8]	@ (8007b3c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b32:	4313      	orrs	r3, r2
 8007b34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007b38:	e002      	b.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8007b3a:	bf00      	nop
 8007b3c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d00b      	beq.n	8007b64 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007b4c:	4b8a      	ldr	r3, [pc, #552]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b52:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b5c:	4986      	ldr	r1, [pc, #536]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d00b      	beq.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007b70:	4b81      	ldr	r3, [pc, #516]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b76:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b80:	497d      	ldr	r1, [pc, #500]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b82:	4313      	orrs	r3, r2
 8007b84:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007b88:	69fb      	ldr	r3, [r7, #28]
 8007b8a:	2b01      	cmp	r3, #1
 8007b8c:	d006      	beq.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	f000 80d6 	beq.w	8007d48 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007b9c:	4b76      	ldr	r3, [pc, #472]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a75      	ldr	r2, [pc, #468]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007ba2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007ba6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ba8:	f7fb fd52 	bl	8003650 <HAL_GetTick>
 8007bac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007bae:	e008      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007bb0:	f7fb fd4e 	bl	8003650 <HAL_GetTick>
 8007bb4:	4602      	mov	r2, r0
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	1ad3      	subs	r3, r2, r3
 8007bba:	2b64      	cmp	r3, #100	@ 0x64
 8007bbc:	d901      	bls.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007bbe:	2303      	movs	r3, #3
 8007bc0:	e195      	b.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007bc2:	4b6d      	ldr	r3, [pc, #436]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d1f0      	bne.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f003 0301 	and.w	r3, r3, #1
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d021      	beq.n	8007c1e <HAL_RCCEx_PeriphCLKConfig+0x572>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d11d      	bne.n	8007c1e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007be2:	4b65      	ldr	r3, [pc, #404]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007be4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007be8:	0c1b      	lsrs	r3, r3, #16
 8007bea:	f003 0303 	and.w	r3, r3, #3
 8007bee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007bf0:	4b61      	ldr	r3, [pc, #388]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007bf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007bf6:	0e1b      	lsrs	r3, r3, #24
 8007bf8:	f003 030f 	and.w	r3, r3, #15
 8007bfc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	019a      	lsls	r2, r3, #6
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	041b      	lsls	r3, r3, #16
 8007c08:	431a      	orrs	r2, r3
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	061b      	lsls	r3, r3, #24
 8007c0e:	431a      	orrs	r2, r3
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	689b      	ldr	r3, [r3, #8]
 8007c14:	071b      	lsls	r3, r3, #28
 8007c16:	4958      	ldr	r1, [pc, #352]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d004      	beq.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c32:	d00a      	beq.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d02e      	beq.n	8007c9e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c48:	d129      	bne.n	8007c9e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007c4a:	4b4b      	ldr	r3, [pc, #300]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c50:	0c1b      	lsrs	r3, r3, #16
 8007c52:	f003 0303 	and.w	r3, r3, #3
 8007c56:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007c58:	4b47      	ldr	r3, [pc, #284]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c5e:	0f1b      	lsrs	r3, r3, #28
 8007c60:	f003 0307 	and.w	r3, r3, #7
 8007c64:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	019a      	lsls	r2, r3, #6
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	041b      	lsls	r3, r3, #16
 8007c70:	431a      	orrs	r2, r3
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	061b      	lsls	r3, r3, #24
 8007c78:	431a      	orrs	r2, r3
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	071b      	lsls	r3, r3, #28
 8007c7e:	493e      	ldr	r1, [pc, #248]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c80:	4313      	orrs	r3, r2
 8007c82:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007c86:	4b3c      	ldr	r3, [pc, #240]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c8c:	f023 021f 	bic.w	r2, r3, #31
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c94:	3b01      	subs	r3, #1
 8007c96:	4938      	ldr	r1, [pc, #224]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d01d      	beq.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007caa:	4b33      	ldr	r3, [pc, #204]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cb0:	0e1b      	lsrs	r3, r3, #24
 8007cb2:	f003 030f 	and.w	r3, r3, #15
 8007cb6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007cb8:	4b2f      	ldr	r3, [pc, #188]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007cba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cbe:	0f1b      	lsrs	r3, r3, #28
 8007cc0:	f003 0307 	and.w	r3, r3, #7
 8007cc4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	019a      	lsls	r2, r3, #6
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	691b      	ldr	r3, [r3, #16]
 8007cd0:	041b      	lsls	r3, r3, #16
 8007cd2:	431a      	orrs	r2, r3
 8007cd4:	693b      	ldr	r3, [r7, #16]
 8007cd6:	061b      	lsls	r3, r3, #24
 8007cd8:	431a      	orrs	r2, r3
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	071b      	lsls	r3, r3, #28
 8007cde:	4926      	ldr	r1, [pc, #152]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d011      	beq.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	685b      	ldr	r3, [r3, #4]
 8007cf6:	019a      	lsls	r2, r3, #6
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	691b      	ldr	r3, [r3, #16]
 8007cfc:	041b      	lsls	r3, r3, #16
 8007cfe:	431a      	orrs	r2, r3
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	68db      	ldr	r3, [r3, #12]
 8007d04:	061b      	lsls	r3, r3, #24
 8007d06:	431a      	orrs	r2, r3
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	071b      	lsls	r3, r3, #28
 8007d0e:	491a      	ldr	r1, [pc, #104]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d10:	4313      	orrs	r3, r2
 8007d12:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007d16:	4b18      	ldr	r3, [pc, #96]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a17      	ldr	r2, [pc, #92]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d1c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007d20:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d22:	f7fb fc95 	bl	8003650 <HAL_GetTick>
 8007d26:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007d28:	e008      	b.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007d2a:	f7fb fc91 	bl	8003650 <HAL_GetTick>
 8007d2e:	4602      	mov	r2, r0
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	1ad3      	subs	r3, r2, r3
 8007d34:	2b64      	cmp	r3, #100	@ 0x64
 8007d36:	d901      	bls.n	8007d3c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007d38:	2303      	movs	r3, #3
 8007d3a:	e0d8      	b.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007d3c:	4b0e      	ldr	r3, [pc, #56]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d0f0      	beq.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007d48:	69bb      	ldr	r3, [r7, #24]
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	f040 80ce 	bne.w	8007eec <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007d50:	4b09      	ldr	r3, [pc, #36]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a08      	ldr	r2, [pc, #32]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007d56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d5c:	f7fb fc78 	bl	8003650 <HAL_GetTick>
 8007d60:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007d62:	e00b      	b.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007d64:	f7fb fc74 	bl	8003650 <HAL_GetTick>
 8007d68:	4602      	mov	r2, r0
 8007d6a:	697b      	ldr	r3, [r7, #20]
 8007d6c:	1ad3      	subs	r3, r2, r3
 8007d6e:	2b64      	cmp	r3, #100	@ 0x64
 8007d70:	d904      	bls.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007d72:	2303      	movs	r3, #3
 8007d74:	e0bb      	b.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x842>
 8007d76:	bf00      	nop
 8007d78:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007d7c:	4b5e      	ldr	r3, [pc, #376]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d88:	d0ec      	beq.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d003      	beq.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d009      	beq.n	8007db2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d02e      	beq.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d12a      	bne.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007db2:	4b51      	ldr	r3, [pc, #324]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007db8:	0c1b      	lsrs	r3, r3, #16
 8007dba:	f003 0303 	and.w	r3, r3, #3
 8007dbe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007dc0:	4b4d      	ldr	r3, [pc, #308]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dc6:	0f1b      	lsrs	r3, r3, #28
 8007dc8:	f003 0307 	and.w	r3, r3, #7
 8007dcc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	695b      	ldr	r3, [r3, #20]
 8007dd2:	019a      	lsls	r2, r3, #6
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	041b      	lsls	r3, r3, #16
 8007dd8:	431a      	orrs	r2, r3
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	699b      	ldr	r3, [r3, #24]
 8007dde:	061b      	lsls	r3, r3, #24
 8007de0:	431a      	orrs	r2, r3
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	071b      	lsls	r3, r3, #28
 8007de6:	4944      	ldr	r1, [pc, #272]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007de8:	4313      	orrs	r3, r2
 8007dea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007dee:	4b42      	ldr	r3, [pc, #264]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007df0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007df4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dfc:	3b01      	subs	r3, #1
 8007dfe:	021b      	lsls	r3, r3, #8
 8007e00:	493d      	ldr	r1, [pc, #244]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e02:	4313      	orrs	r3, r2
 8007e04:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d022      	beq.n	8007e5a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e1c:	d11d      	bne.n	8007e5a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007e1e:	4b36      	ldr	r3, [pc, #216]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e24:	0e1b      	lsrs	r3, r3, #24
 8007e26:	f003 030f 	and.w	r3, r3, #15
 8007e2a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007e2c:	4b32      	ldr	r3, [pc, #200]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e32:	0f1b      	lsrs	r3, r3, #28
 8007e34:	f003 0307 	and.w	r3, r3, #7
 8007e38:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	695b      	ldr	r3, [r3, #20]
 8007e3e:	019a      	lsls	r2, r3, #6
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6a1b      	ldr	r3, [r3, #32]
 8007e44:	041b      	lsls	r3, r3, #16
 8007e46:	431a      	orrs	r2, r3
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	061b      	lsls	r3, r3, #24
 8007e4c:	431a      	orrs	r2, r3
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	071b      	lsls	r3, r3, #28
 8007e52:	4929      	ldr	r1, [pc, #164]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e54:	4313      	orrs	r3, r2
 8007e56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f003 0308 	and.w	r3, r3, #8
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d028      	beq.n	8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007e66:	4b24      	ldr	r3, [pc, #144]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e6c:	0e1b      	lsrs	r3, r3, #24
 8007e6e:	f003 030f 	and.w	r3, r3, #15
 8007e72:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007e74:	4b20      	ldr	r3, [pc, #128]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e7a:	0c1b      	lsrs	r3, r3, #16
 8007e7c:	f003 0303 	and.w	r3, r3, #3
 8007e80:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	695b      	ldr	r3, [r3, #20]
 8007e86:	019a      	lsls	r2, r3, #6
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	041b      	lsls	r3, r3, #16
 8007e8c:	431a      	orrs	r2, r3
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	061b      	lsls	r3, r3, #24
 8007e92:	431a      	orrs	r2, r3
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	69db      	ldr	r3, [r3, #28]
 8007e98:	071b      	lsls	r3, r3, #28
 8007e9a:	4917      	ldr	r1, [pc, #92]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007ea2:	4b15      	ldr	r3, [pc, #84]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007ea4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ea8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eb0:	4911      	ldr	r1, [pc, #68]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a0e      	ldr	r2, [pc, #56]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007ebe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ec2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ec4:	f7fb fbc4 	bl	8003650 <HAL_GetTick>
 8007ec8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007eca:	e008      	b.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007ecc:	f7fb fbc0 	bl	8003650 <HAL_GetTick>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	1ad3      	subs	r3, r2, r3
 8007ed6:	2b64      	cmp	r3, #100	@ 0x64
 8007ed8:	d901      	bls.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007eda:	2303      	movs	r3, #3
 8007edc:	e007      	b.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007ede:	4b06      	ldr	r3, [pc, #24]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ee6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007eea:	d1ef      	bne.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8007eec:	2300      	movs	r3, #0
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3720      	adds	r7, #32
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}
 8007ef6:	bf00      	nop
 8007ef8:	40023800 	.word	0x40023800

08007efc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b084      	sub	sp, #16
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d101      	bne.n	8007f0e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	e071      	b.n	8007ff2 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	7f5b      	ldrb	r3, [r3, #29]
 8007f12:	b2db      	uxtb	r3, r3
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d105      	bne.n	8007f24 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f7fa ffa6 	bl	8002e70 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2202      	movs	r2, #2
 8007f28:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	68db      	ldr	r3, [r3, #12]
 8007f30:	f003 0310 	and.w	r3, r3, #16
 8007f34:	2b10      	cmp	r3, #16
 8007f36:	d053      	beq.n	8007fe0 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	22ca      	movs	r2, #202	@ 0xca
 8007f3e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	2253      	movs	r2, #83	@ 0x53
 8007f46:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f000 fa4b 	bl	80083e4 <RTC_EnterInitMode>
 8007f4e:	4603      	mov	r3, r0
 8007f50:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8007f52:	7bfb      	ldrb	r3, [r7, #15]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d12a      	bne.n	8007fae <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	6899      	ldr	r1, [r3, #8]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681a      	ldr	r2, [r3, #0]
 8007f62:	4b26      	ldr	r3, [pc, #152]	@ (8007ffc <HAL_RTC_Init+0x100>)
 8007f64:	400b      	ands	r3, r1
 8007f66:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	6899      	ldr	r1, [r3, #8]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	685a      	ldr	r2, [r3, #4]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	691b      	ldr	r3, [r3, #16]
 8007f76:	431a      	orrs	r2, r3
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	695b      	ldr	r3, [r3, #20]
 8007f7c:	431a      	orrs	r2, r3
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	430a      	orrs	r2, r1
 8007f84:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	68d2      	ldr	r2, [r2, #12]
 8007f8e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	6919      	ldr	r1, [r3, #16]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	041a      	lsls	r2, r3, #16
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	430a      	orrs	r2, r1
 8007fa2:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f000 fa54 	bl	8008452 <RTC_ExitInitMode>
 8007faa:	4603      	mov	r3, r0
 8007fac:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8007fae:	7bfb      	ldrb	r3, [r7, #15]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d110      	bne.n	8007fd6 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f022 0208 	bic.w	r2, r2, #8
 8007fc2:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	699a      	ldr	r2, [r3, #24]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	430a      	orrs	r2, r1
 8007fd4:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	22ff      	movs	r2, #255	@ 0xff
 8007fdc:	625a      	str	r2, [r3, #36]	@ 0x24
 8007fde:	e001      	b.n	8007fe4 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8007fe4:	7bfb      	ldrb	r3, [r7, #15]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d102      	bne.n	8007ff0 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2201      	movs	r2, #1
 8007fee:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8007ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	3710      	adds	r7, #16
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}
 8007ffa:	bf00      	nop
 8007ffc:	ff8fffbf 	.word	0xff8fffbf

08008000 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008000:	b590      	push	{r4, r7, lr}
 8008002:	b087      	sub	sp, #28
 8008004:	af00      	add	r7, sp, #0
 8008006:	60f8      	str	r0, [r7, #12]
 8008008:	60b9      	str	r1, [r7, #8]
 800800a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800800c:	2300      	movs	r3, #0
 800800e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	7f1b      	ldrb	r3, [r3, #28]
 8008014:	2b01      	cmp	r3, #1
 8008016:	d101      	bne.n	800801c <HAL_RTC_SetTime+0x1c>
 8008018:	2302      	movs	r3, #2
 800801a:	e085      	b.n	8008128 <HAL_RTC_SetTime+0x128>
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2201      	movs	r2, #1
 8008020:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2202      	movs	r2, #2
 8008026:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d126      	bne.n	800807c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	689b      	ldr	r3, [r3, #8]
 8008034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008038:	2b00      	cmp	r3, #0
 800803a:	d102      	bne.n	8008042 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	2200      	movs	r2, #0
 8008040:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	4618      	mov	r0, r3
 8008048:	f000 fa28 	bl	800849c <RTC_ByteToBcd2>
 800804c:	4603      	mov	r3, r0
 800804e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	785b      	ldrb	r3, [r3, #1]
 8008054:	4618      	mov	r0, r3
 8008056:	f000 fa21 	bl	800849c <RTC_ByteToBcd2>
 800805a:	4603      	mov	r3, r0
 800805c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800805e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	789b      	ldrb	r3, [r3, #2]
 8008064:	4618      	mov	r0, r3
 8008066:	f000 fa19 	bl	800849c <RTC_ByteToBcd2>
 800806a:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800806c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	78db      	ldrb	r3, [r3, #3]
 8008074:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008076:	4313      	orrs	r3, r2
 8008078:	617b      	str	r3, [r7, #20]
 800807a:	e018      	b.n	80080ae <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	689b      	ldr	r3, [r3, #8]
 8008082:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008086:	2b00      	cmp	r3, #0
 8008088:	d102      	bne.n	8008090 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	2200      	movs	r2, #0
 800808e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	781b      	ldrb	r3, [r3, #0]
 8008094:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	785b      	ldrb	r3, [r3, #1]
 800809a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800809c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800809e:	68ba      	ldr	r2, [r7, #8]
 80080a0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80080a2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	78db      	ldrb	r3, [r3, #3]
 80080a8:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80080aa:	4313      	orrs	r3, r2
 80080ac:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	22ca      	movs	r2, #202	@ 0xca
 80080b4:	625a      	str	r2, [r3, #36]	@ 0x24
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	2253      	movs	r2, #83	@ 0x53
 80080bc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80080be:	68f8      	ldr	r0, [r7, #12]
 80080c0:	f000 f990 	bl	80083e4 <RTC_EnterInitMode>
 80080c4:	4603      	mov	r3, r0
 80080c6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80080c8:	7cfb      	ldrb	r3, [r7, #19]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d11e      	bne.n	800810c <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	6979      	ldr	r1, [r7, #20]
 80080d4:	4b16      	ldr	r3, [pc, #88]	@ (8008130 <HAL_RTC_SetTime+0x130>)
 80080d6:	400b      	ands	r3, r1
 80080d8:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	689a      	ldr	r2, [r3, #8]
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80080e8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	6899      	ldr	r1, [r3, #8]
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	68da      	ldr	r2, [r3, #12]
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	691b      	ldr	r3, [r3, #16]
 80080f8:	431a      	orrs	r2, r3
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	430a      	orrs	r2, r1
 8008100:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008102:	68f8      	ldr	r0, [r7, #12]
 8008104:	f000 f9a5 	bl	8008452 <RTC_ExitInitMode>
 8008108:	4603      	mov	r3, r0
 800810a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800810c:	7cfb      	ldrb	r3, [r7, #19]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d102      	bne.n	8008118 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2201      	movs	r2, #1
 8008116:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	22ff      	movs	r2, #255	@ 0xff
 800811e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2200      	movs	r2, #0
 8008124:	771a      	strb	r2, [r3, #28]

  return status;
 8008126:	7cfb      	ldrb	r3, [r7, #19]
}
 8008128:	4618      	mov	r0, r3
 800812a:	371c      	adds	r7, #28
 800812c:	46bd      	mov	sp, r7
 800812e:	bd90      	pop	{r4, r7, pc}
 8008130:	007f7f7f 	.word	0x007f7f7f

08008134 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b086      	sub	sp, #24
 8008138:	af00      	add	r7, sp, #0
 800813a:	60f8      	str	r0, [r7, #12]
 800813c:	60b9      	str	r1, [r7, #8]
 800813e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008140:	2300      	movs	r3, #0
 8008142:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	691b      	ldr	r3, [r3, #16]
 8008154:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	681a      	ldr	r2, [r3, #0]
 8008162:	4b22      	ldr	r3, [pc, #136]	@ (80081ec <HAL_RTC_GetTime+0xb8>)
 8008164:	4013      	ands	r3, r2
 8008166:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8008168:	697b      	ldr	r3, [r7, #20]
 800816a:	0c1b      	lsrs	r3, r3, #16
 800816c:	b2db      	uxtb	r3, r3
 800816e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008172:	b2da      	uxtb	r2, r3
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8008178:	697b      	ldr	r3, [r7, #20]
 800817a:	0a1b      	lsrs	r3, r3, #8
 800817c:	b2db      	uxtb	r3, r3
 800817e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008182:	b2da      	uxtb	r2, r3
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	b2db      	uxtb	r3, r3
 800818c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008190:	b2da      	uxtb	r2, r3
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	0d9b      	lsrs	r3, r3, #22
 800819a:	b2db      	uxtb	r3, r3
 800819c:	f003 0301 	and.w	r3, r3, #1
 80081a0:	b2da      	uxtb	r2, r3
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d11a      	bne.n	80081e2 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	781b      	ldrb	r3, [r3, #0]
 80081b0:	4618      	mov	r0, r3
 80081b2:	f000 f991 	bl	80084d8 <RTC_Bcd2ToByte>
 80081b6:	4603      	mov	r3, r0
 80081b8:	461a      	mov	r2, r3
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	785b      	ldrb	r3, [r3, #1]
 80081c2:	4618      	mov	r0, r3
 80081c4:	f000 f988 	bl	80084d8 <RTC_Bcd2ToByte>
 80081c8:	4603      	mov	r3, r0
 80081ca:	461a      	mov	r2, r3
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	789b      	ldrb	r3, [r3, #2]
 80081d4:	4618      	mov	r0, r3
 80081d6:	f000 f97f 	bl	80084d8 <RTC_Bcd2ToByte>
 80081da:	4603      	mov	r3, r0
 80081dc:	461a      	mov	r2, r3
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80081e2:	2300      	movs	r3, #0
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	3718      	adds	r7, #24
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}
 80081ec:	007f7f7f 	.word	0x007f7f7f

080081f0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80081f0:	b590      	push	{r4, r7, lr}
 80081f2:	b087      	sub	sp, #28
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	60f8      	str	r0, [r7, #12]
 80081f8:	60b9      	str	r1, [r7, #8]
 80081fa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80081fc:	2300      	movs	r3, #0
 80081fe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	7f1b      	ldrb	r3, [r3, #28]
 8008204:	2b01      	cmp	r3, #1
 8008206:	d101      	bne.n	800820c <HAL_RTC_SetDate+0x1c>
 8008208:	2302      	movs	r3, #2
 800820a:	e06f      	b.n	80082ec <HAL_RTC_SetDate+0xfc>
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2201      	movs	r2, #1
 8008210:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2202      	movs	r2, #2
 8008216:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d10e      	bne.n	800823c <HAL_RTC_SetDate+0x4c>
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	785b      	ldrb	r3, [r3, #1]
 8008222:	f003 0310 	and.w	r3, r3, #16
 8008226:	2b00      	cmp	r3, #0
 8008228:	d008      	beq.n	800823c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	785b      	ldrb	r3, [r3, #1]
 800822e:	f023 0310 	bic.w	r3, r3, #16
 8008232:	b2db      	uxtb	r3, r3
 8008234:	330a      	adds	r3, #10
 8008236:	b2da      	uxtb	r2, r3
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d11c      	bne.n	800827c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	78db      	ldrb	r3, [r3, #3]
 8008246:	4618      	mov	r0, r3
 8008248:	f000 f928 	bl	800849c <RTC_ByteToBcd2>
 800824c:	4603      	mov	r3, r0
 800824e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	785b      	ldrb	r3, [r3, #1]
 8008254:	4618      	mov	r0, r3
 8008256:	f000 f921 	bl	800849c <RTC_ByteToBcd2>
 800825a:	4603      	mov	r3, r0
 800825c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800825e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	789b      	ldrb	r3, [r3, #2]
 8008264:	4618      	mov	r0, r3
 8008266:	f000 f919 	bl	800849c <RTC_ByteToBcd2>
 800826a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800826c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	781b      	ldrb	r3, [r3, #0]
 8008274:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008276:	4313      	orrs	r3, r2
 8008278:	617b      	str	r3, [r7, #20]
 800827a:	e00e      	b.n	800829a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	78db      	ldrb	r3, [r3, #3]
 8008280:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	785b      	ldrb	r3, [r3, #1]
 8008286:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008288:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800828a:	68ba      	ldr	r2, [r7, #8]
 800828c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800828e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	781b      	ldrb	r3, [r3, #0]
 8008294:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008296:	4313      	orrs	r3, r2
 8008298:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	22ca      	movs	r2, #202	@ 0xca
 80082a0:	625a      	str	r2, [r3, #36]	@ 0x24
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	2253      	movs	r2, #83	@ 0x53
 80082a8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80082aa:	68f8      	ldr	r0, [r7, #12]
 80082ac:	f000 f89a 	bl	80083e4 <RTC_EnterInitMode>
 80082b0:	4603      	mov	r3, r0
 80082b2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80082b4:	7cfb      	ldrb	r3, [r7, #19]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d10a      	bne.n	80082d0 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	6979      	ldr	r1, [r7, #20]
 80082c0:	4b0c      	ldr	r3, [pc, #48]	@ (80082f4 <HAL_RTC_SetDate+0x104>)
 80082c2:	400b      	ands	r3, r1
 80082c4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80082c6:	68f8      	ldr	r0, [r7, #12]
 80082c8:	f000 f8c3 	bl	8008452 <RTC_ExitInitMode>
 80082cc:	4603      	mov	r3, r0
 80082ce:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80082d0:	7cfb      	ldrb	r3, [r7, #19]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d102      	bne.n	80082dc <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2201      	movs	r2, #1
 80082da:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	22ff      	movs	r2, #255	@ 0xff
 80082e2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2200      	movs	r2, #0
 80082e8:	771a      	strb	r2, [r3, #28]

  return status;
 80082ea:	7cfb      	ldrb	r3, [r7, #19]
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	371c      	adds	r7, #28
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd90      	pop	{r4, r7, pc}
 80082f4:	00ffff3f 	.word	0x00ffff3f

080082f8 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b086      	sub	sp, #24
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	60f8      	str	r0, [r7, #12]
 8008300:	60b9      	str	r1, [r7, #8]
 8008302:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008304:	2300      	movs	r3, #0
 8008306:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	685a      	ldr	r2, [r3, #4]
 800830e:	4b21      	ldr	r3, [pc, #132]	@ (8008394 <HAL_RTC_GetDate+0x9c>)
 8008310:	4013      	ands	r3, r2
 8008312:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	0c1b      	lsrs	r3, r3, #16
 8008318:	b2da      	uxtb	r2, r3
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	0a1b      	lsrs	r3, r3, #8
 8008322:	b2db      	uxtb	r3, r3
 8008324:	f003 031f 	and.w	r3, r3, #31
 8008328:	b2da      	uxtb	r2, r3
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	b2db      	uxtb	r3, r3
 8008332:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008336:	b2da      	uxtb	r2, r3
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	0b5b      	lsrs	r3, r3, #13
 8008340:	b2db      	uxtb	r3, r3
 8008342:	f003 0307 	and.w	r3, r3, #7
 8008346:	b2da      	uxtb	r2, r3
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d11a      	bne.n	8008388 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	78db      	ldrb	r3, [r3, #3]
 8008356:	4618      	mov	r0, r3
 8008358:	f000 f8be 	bl	80084d8 <RTC_Bcd2ToByte>
 800835c:	4603      	mov	r3, r0
 800835e:	461a      	mov	r2, r3
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	785b      	ldrb	r3, [r3, #1]
 8008368:	4618      	mov	r0, r3
 800836a:	f000 f8b5 	bl	80084d8 <RTC_Bcd2ToByte>
 800836e:	4603      	mov	r3, r0
 8008370:	461a      	mov	r2, r3
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	789b      	ldrb	r3, [r3, #2]
 800837a:	4618      	mov	r0, r3
 800837c:	f000 f8ac 	bl	80084d8 <RTC_Bcd2ToByte>
 8008380:	4603      	mov	r3, r0
 8008382:	461a      	mov	r2, r3
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8008388:	2300      	movs	r3, #0
}
 800838a:	4618      	mov	r0, r3
 800838c:	3718      	adds	r7, #24
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}
 8008392:	bf00      	nop
 8008394:	00ffff3f 	.word	0x00ffff3f

08008398 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b084      	sub	sp, #16
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80083a0:	2300      	movs	r3, #0
 80083a2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a0d      	ldr	r2, [pc, #52]	@ (80083e0 <HAL_RTC_WaitForSynchro+0x48>)
 80083aa:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80083ac:	f7fb f950 	bl	8003650 <HAL_GetTick>
 80083b0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80083b2:	e009      	b.n	80083c8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80083b4:	f7fb f94c 	bl	8003650 <HAL_GetTick>
 80083b8:	4602      	mov	r2, r0
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	1ad3      	subs	r3, r2, r3
 80083be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80083c2:	d901      	bls.n	80083c8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80083c4:	2303      	movs	r3, #3
 80083c6:	e007      	b.n	80083d8 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	68db      	ldr	r3, [r3, #12]
 80083ce:	f003 0320 	and.w	r3, r3, #32
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d0ee      	beq.n	80083b4 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80083d6:	2300      	movs	r3, #0
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3710      	adds	r7, #16
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}
 80083e0:	0001ff5f 	.word	0x0001ff5f

080083e4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b084      	sub	sp, #16
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80083ec:	2300      	movs	r3, #0
 80083ee:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80083f0:	2300      	movs	r3, #0
 80083f2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d122      	bne.n	8008448 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	68da      	ldr	r2, [r3, #12]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008410:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008412:	f7fb f91d 	bl	8003650 <HAL_GetTick>
 8008416:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008418:	e00c      	b.n	8008434 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800841a:	f7fb f919 	bl	8003650 <HAL_GetTick>
 800841e:	4602      	mov	r2, r0
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	1ad3      	subs	r3, r2, r3
 8008424:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008428:	d904      	bls.n	8008434 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2204      	movs	r2, #4
 800842e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8008430:	2301      	movs	r3, #1
 8008432:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	68db      	ldr	r3, [r3, #12]
 800843a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800843e:	2b00      	cmp	r3, #0
 8008440:	d102      	bne.n	8008448 <RTC_EnterInitMode+0x64>
 8008442:	7bfb      	ldrb	r3, [r7, #15]
 8008444:	2b01      	cmp	r3, #1
 8008446:	d1e8      	bne.n	800841a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008448:	7bfb      	ldrb	r3, [r7, #15]
}
 800844a:	4618      	mov	r0, r3
 800844c:	3710      	adds	r7, #16
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}

08008452 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008452:	b580      	push	{r7, lr}
 8008454:	b084      	sub	sp, #16
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800845a:	2300      	movs	r3, #0
 800845c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	68da      	ldr	r2, [r3, #12]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800846c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	689b      	ldr	r3, [r3, #8]
 8008474:	f003 0320 	and.w	r3, r3, #32
 8008478:	2b00      	cmp	r3, #0
 800847a:	d10a      	bne.n	8008492 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800847c:	6878      	ldr	r0, [r7, #4]
 800847e:	f7ff ff8b 	bl	8008398 <HAL_RTC_WaitForSynchro>
 8008482:	4603      	mov	r3, r0
 8008484:	2b00      	cmp	r3, #0
 8008486:	d004      	beq.n	8008492 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2204      	movs	r2, #4
 800848c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800848e:	2301      	movs	r3, #1
 8008490:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008492:	7bfb      	ldrb	r3, [r7, #15]
}
 8008494:	4618      	mov	r0, r3
 8008496:	3710      	adds	r7, #16
 8008498:	46bd      	mov	sp, r7
 800849a:	bd80      	pop	{r7, pc}

0800849c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800849c:	b480      	push	{r7}
 800849e:	b085      	sub	sp, #20
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	4603      	mov	r3, r0
 80084a4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80084a6:	2300      	movs	r3, #0
 80084a8:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80084aa:	e005      	b.n	80084b8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	3301      	adds	r3, #1
 80084b0:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80084b2:	79fb      	ldrb	r3, [r7, #7]
 80084b4:	3b0a      	subs	r3, #10
 80084b6:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80084b8:	79fb      	ldrb	r3, [r7, #7]
 80084ba:	2b09      	cmp	r3, #9
 80084bc:	d8f6      	bhi.n	80084ac <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	b2db      	uxtb	r3, r3
 80084c2:	011b      	lsls	r3, r3, #4
 80084c4:	b2da      	uxtb	r2, r3
 80084c6:	79fb      	ldrb	r3, [r7, #7]
 80084c8:	4313      	orrs	r3, r2
 80084ca:	b2db      	uxtb	r3, r3
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3714      	adds	r7, #20
 80084d0:	46bd      	mov	sp, r7
 80084d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d6:	4770      	bx	lr

080084d8 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80084d8:	b480      	push	{r7}
 80084da:	b085      	sub	sp, #20
 80084dc:	af00      	add	r7, sp, #0
 80084de:	4603      	mov	r3, r0
 80084e0:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80084e2:	2300      	movs	r3, #0
 80084e4:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80084e6:	79fb      	ldrb	r3, [r7, #7]
 80084e8:	091b      	lsrs	r3, r3, #4
 80084ea:	b2db      	uxtb	r3, r3
 80084ec:	461a      	mov	r2, r3
 80084ee:	4613      	mov	r3, r2
 80084f0:	009b      	lsls	r3, r3, #2
 80084f2:	4413      	add	r3, r2
 80084f4:	005b      	lsls	r3, r3, #1
 80084f6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	b2da      	uxtb	r2, r3
 80084fc:	79fb      	ldrb	r3, [r7, #7]
 80084fe:	f003 030f 	and.w	r3, r3, #15
 8008502:	b2db      	uxtb	r3, r3
 8008504:	4413      	add	r3, r2
 8008506:	b2db      	uxtb	r3, r3
}
 8008508:	4618      	mov	r0, r3
 800850a:	3714      	adds	r7, #20
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b084      	sub	sp, #16
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d101      	bne.n	8008526 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	e09d      	b.n	8008662 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800852a:	2b00      	cmp	r3, #0
 800852c:	d108      	bne.n	8008540 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008536:	d009      	beq.n	800854c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	61da      	str	r2, [r3, #28]
 800853e:	e005      	b.n	800854c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2200      	movs	r2, #0
 8008544:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2200      	movs	r2, #0
 8008550:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008558:	b2db      	uxtb	r3, r3
 800855a:	2b00      	cmp	r3, #0
 800855c:	d106      	bne.n	800856c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2200      	movs	r2, #0
 8008562:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f7fa fcb0 	bl	8002ecc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2202      	movs	r2, #2
 8008570:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	681a      	ldr	r2, [r3, #0]
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008582:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	68db      	ldr	r3, [r3, #12]
 8008588:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800858c:	d902      	bls.n	8008594 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800858e:	2300      	movs	r3, #0
 8008590:	60fb      	str	r3, [r7, #12]
 8008592:	e002      	b.n	800859a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008594:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008598:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	68db      	ldr	r3, [r3, #12]
 800859e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80085a2:	d007      	beq.n	80085b4 <HAL_SPI_Init+0xa0>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	68db      	ldr	r3, [r3, #12]
 80085a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80085ac:	d002      	beq.n	80085b4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2200      	movs	r2, #0
 80085b2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	685b      	ldr	r3, [r3, #4]
 80085b8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	689b      	ldr	r3, [r3, #8]
 80085c0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80085c4:	431a      	orrs	r2, r3
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	691b      	ldr	r3, [r3, #16]
 80085ca:	f003 0302 	and.w	r3, r3, #2
 80085ce:	431a      	orrs	r2, r3
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	695b      	ldr	r3, [r3, #20]
 80085d4:	f003 0301 	and.w	r3, r3, #1
 80085d8:	431a      	orrs	r2, r3
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	699b      	ldr	r3, [r3, #24]
 80085de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80085e2:	431a      	orrs	r2, r3
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	69db      	ldr	r3, [r3, #28]
 80085e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80085ec:	431a      	orrs	r2, r3
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6a1b      	ldr	r3, [r3, #32]
 80085f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085f6:	ea42 0103 	orr.w	r1, r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085fe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	430a      	orrs	r2, r1
 8008608:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	699b      	ldr	r3, [r3, #24]
 800860e:	0c1b      	lsrs	r3, r3, #16
 8008610:	f003 0204 	and.w	r2, r3, #4
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008618:	f003 0310 	and.w	r3, r3, #16
 800861c:	431a      	orrs	r2, r3
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008622:	f003 0308 	and.w	r3, r3, #8
 8008626:	431a      	orrs	r2, r3
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	68db      	ldr	r3, [r3, #12]
 800862c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008630:	ea42 0103 	orr.w	r1, r2, r3
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	430a      	orrs	r2, r1
 8008640:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	69da      	ldr	r2, [r3, #28]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008650:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2200      	movs	r2, #0
 8008656:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2201      	movs	r2, #1
 800865c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008660:	2300      	movs	r3, #0
}
 8008662:	4618      	mov	r0, r3
 8008664:	3710      	adds	r7, #16
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}

0800866a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800866a:	b580      	push	{r7, lr}
 800866c:	b088      	sub	sp, #32
 800866e:	af00      	add	r7, sp, #0
 8008670:	60f8      	str	r0, [r7, #12]
 8008672:	60b9      	str	r1, [r7, #8]
 8008674:	603b      	str	r3, [r7, #0]
 8008676:	4613      	mov	r3, r2
 8008678:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800867a:	f7fa ffe9 	bl	8003650 <HAL_GetTick>
 800867e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008680:	88fb      	ldrh	r3, [r7, #6]
 8008682:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800868a:	b2db      	uxtb	r3, r3
 800868c:	2b01      	cmp	r3, #1
 800868e:	d001      	beq.n	8008694 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008690:	2302      	movs	r3, #2
 8008692:	e15c      	b.n	800894e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d002      	beq.n	80086a0 <HAL_SPI_Transmit+0x36>
 800869a:	88fb      	ldrh	r3, [r7, #6]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d101      	bne.n	80086a4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80086a0:	2301      	movs	r3, #1
 80086a2:	e154      	b.n	800894e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80086aa:	2b01      	cmp	r3, #1
 80086ac:	d101      	bne.n	80086b2 <HAL_SPI_Transmit+0x48>
 80086ae:	2302      	movs	r3, #2
 80086b0:	e14d      	b.n	800894e <HAL_SPI_Transmit+0x2e4>
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	2201      	movs	r2, #1
 80086b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2203      	movs	r2, #3
 80086be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	2200      	movs	r2, #0
 80086c6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	68ba      	ldr	r2, [r7, #8]
 80086cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	88fa      	ldrh	r2, [r7, #6]
 80086d2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	88fa      	ldrh	r2, [r7, #6]
 80086d8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2200      	movs	r2, #0
 80086de:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2200      	movs	r2, #0
 80086e4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2200      	movs	r2, #0
 80086ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2200      	movs	r2, #0
 80086f4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2200      	movs	r2, #0
 80086fa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	689b      	ldr	r3, [r3, #8]
 8008700:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008704:	d10f      	bne.n	8008726 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	681a      	ldr	r2, [r3, #0]
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008714:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	681a      	ldr	r2, [r3, #0]
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008724:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008730:	2b40      	cmp	r3, #64	@ 0x40
 8008732:	d007      	beq.n	8008744 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	681a      	ldr	r2, [r3, #0]
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008742:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	68db      	ldr	r3, [r3, #12]
 8008748:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800874c:	d952      	bls.n	80087f4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	685b      	ldr	r3, [r3, #4]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d002      	beq.n	800875c <HAL_SPI_Transmit+0xf2>
 8008756:	8b7b      	ldrh	r3, [r7, #26]
 8008758:	2b01      	cmp	r3, #1
 800875a:	d145      	bne.n	80087e8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008760:	881a      	ldrh	r2, [r3, #0]
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800876c:	1c9a      	adds	r2, r3, #2
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008776:	b29b      	uxth	r3, r3
 8008778:	3b01      	subs	r3, #1
 800877a:	b29a      	uxth	r2, r3
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008780:	e032      	b.n	80087e8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	689b      	ldr	r3, [r3, #8]
 8008788:	f003 0302 	and.w	r3, r3, #2
 800878c:	2b02      	cmp	r3, #2
 800878e:	d112      	bne.n	80087b6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008794:	881a      	ldrh	r2, [r3, #0]
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087a0:	1c9a      	adds	r2, r3, #2
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087aa:	b29b      	uxth	r3, r3
 80087ac:	3b01      	subs	r3, #1
 80087ae:	b29a      	uxth	r2, r3
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80087b4:	e018      	b.n	80087e8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80087b6:	f7fa ff4b 	bl	8003650 <HAL_GetTick>
 80087ba:	4602      	mov	r2, r0
 80087bc:	69fb      	ldr	r3, [r7, #28]
 80087be:	1ad3      	subs	r3, r2, r3
 80087c0:	683a      	ldr	r2, [r7, #0]
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d803      	bhi.n	80087ce <HAL_SPI_Transmit+0x164>
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087cc:	d102      	bne.n	80087d4 <HAL_SPI_Transmit+0x16a>
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d109      	bne.n	80087e8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2200      	movs	r2, #0
 80087e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80087e4:	2303      	movs	r3, #3
 80087e6:	e0b2      	b.n	800894e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087ec:	b29b      	uxth	r3, r3
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d1c7      	bne.n	8008782 <HAL_SPI_Transmit+0x118>
 80087f2:	e083      	b.n	80088fc <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d002      	beq.n	8008802 <HAL_SPI_Transmit+0x198>
 80087fc:	8b7b      	ldrh	r3, [r7, #26]
 80087fe:	2b01      	cmp	r3, #1
 8008800:	d177      	bne.n	80088f2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008806:	b29b      	uxth	r3, r3
 8008808:	2b01      	cmp	r3, #1
 800880a:	d912      	bls.n	8008832 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008810:	881a      	ldrh	r2, [r3, #0]
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800881c:	1c9a      	adds	r2, r3, #2
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008826:	b29b      	uxth	r3, r3
 8008828:	3b02      	subs	r3, #2
 800882a:	b29a      	uxth	r2, r3
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008830:	e05f      	b.n	80088f2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	330c      	adds	r3, #12
 800883c:	7812      	ldrb	r2, [r2, #0]
 800883e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008844:	1c5a      	adds	r2, r3, #1
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800884e:	b29b      	uxth	r3, r3
 8008850:	3b01      	subs	r3, #1
 8008852:	b29a      	uxth	r2, r3
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008858:	e04b      	b.n	80088f2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	689b      	ldr	r3, [r3, #8]
 8008860:	f003 0302 	and.w	r3, r3, #2
 8008864:	2b02      	cmp	r3, #2
 8008866:	d12b      	bne.n	80088c0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800886c:	b29b      	uxth	r3, r3
 800886e:	2b01      	cmp	r3, #1
 8008870:	d912      	bls.n	8008898 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008876:	881a      	ldrh	r2, [r3, #0]
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008882:	1c9a      	adds	r2, r3, #2
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800888c:	b29b      	uxth	r3, r3
 800888e:	3b02      	subs	r3, #2
 8008890:	b29a      	uxth	r2, r3
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008896:	e02c      	b.n	80088f2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	330c      	adds	r3, #12
 80088a2:	7812      	ldrb	r2, [r2, #0]
 80088a4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088aa:	1c5a      	adds	r2, r3, #1
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	3b01      	subs	r3, #1
 80088b8:	b29a      	uxth	r2, r3
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80088be:	e018      	b.n	80088f2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80088c0:	f7fa fec6 	bl	8003650 <HAL_GetTick>
 80088c4:	4602      	mov	r2, r0
 80088c6:	69fb      	ldr	r3, [r7, #28]
 80088c8:	1ad3      	subs	r3, r2, r3
 80088ca:	683a      	ldr	r2, [r7, #0]
 80088cc:	429a      	cmp	r2, r3
 80088ce:	d803      	bhi.n	80088d8 <HAL_SPI_Transmit+0x26e>
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088d6:	d102      	bne.n	80088de <HAL_SPI_Transmit+0x274>
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d109      	bne.n	80088f2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	2201      	movs	r2, #1
 80088e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2200      	movs	r2, #0
 80088ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80088ee:	2303      	movs	r3, #3
 80088f0:	e02d      	b.n	800894e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80088f6:	b29b      	uxth	r3, r3
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d1ae      	bne.n	800885a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80088fc:	69fa      	ldr	r2, [r7, #28]
 80088fe:	6839      	ldr	r1, [r7, #0]
 8008900:	68f8      	ldr	r0, [r7, #12]
 8008902:	f000 fd19 	bl	8009338 <SPI_EndRxTxTransaction>
 8008906:	4603      	mov	r3, r0
 8008908:	2b00      	cmp	r3, #0
 800890a:	d002      	beq.n	8008912 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	2220      	movs	r2, #32
 8008910:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	689b      	ldr	r3, [r3, #8]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d10a      	bne.n	8008930 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800891a:	2300      	movs	r3, #0
 800891c:	617b      	str	r3, [r7, #20]
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	68db      	ldr	r3, [r3, #12]
 8008924:	617b      	str	r3, [r7, #20]
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	617b      	str	r3, [r7, #20]
 800892e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2201      	movs	r2, #1
 8008934:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	2200      	movs	r2, #0
 800893c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008944:	2b00      	cmp	r3, #0
 8008946:	d001      	beq.n	800894c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8008948:	2301      	movs	r3, #1
 800894a:	e000      	b.n	800894e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800894c:	2300      	movs	r3, #0
  }
}
 800894e:	4618      	mov	r0, r3
 8008950:	3720      	adds	r7, #32
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}

08008956 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008956:	b580      	push	{r7, lr}
 8008958:	b088      	sub	sp, #32
 800895a:	af02      	add	r7, sp, #8
 800895c:	60f8      	str	r0, [r7, #12]
 800895e:	60b9      	str	r1, [r7, #8]
 8008960:	603b      	str	r3, [r7, #0]
 8008962:	4613      	mov	r3, r2
 8008964:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800896c:	b2db      	uxtb	r3, r3
 800896e:	2b01      	cmp	r3, #1
 8008970:	d001      	beq.n	8008976 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8008972:	2302      	movs	r3, #2
 8008974:	e123      	b.n	8008bbe <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d002      	beq.n	8008982 <HAL_SPI_Receive+0x2c>
 800897c:	88fb      	ldrh	r3, [r7, #6]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d101      	bne.n	8008986 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8008982:	2301      	movs	r3, #1
 8008984:	e11b      	b.n	8008bbe <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800898e:	d112      	bne.n	80089b6 <HAL_SPI_Receive+0x60>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	689b      	ldr	r3, [r3, #8]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d10e      	bne.n	80089b6 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	2204      	movs	r2, #4
 800899c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80089a0:	88fa      	ldrh	r2, [r7, #6]
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	9300      	str	r3, [sp, #0]
 80089a6:	4613      	mov	r3, r2
 80089a8:	68ba      	ldr	r2, [r7, #8]
 80089aa:	68b9      	ldr	r1, [r7, #8]
 80089ac:	68f8      	ldr	r0, [r7, #12]
 80089ae:	f000 f90a 	bl	8008bc6 <HAL_SPI_TransmitReceive>
 80089b2:	4603      	mov	r3, r0
 80089b4:	e103      	b.n	8008bbe <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80089b6:	f7fa fe4b 	bl	8003650 <HAL_GetTick>
 80089ba:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80089c2:	2b01      	cmp	r3, #1
 80089c4:	d101      	bne.n	80089ca <HAL_SPI_Receive+0x74>
 80089c6:	2302      	movs	r3, #2
 80089c8:	e0f9      	b.n	8008bbe <HAL_SPI_Receive+0x268>
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	2201      	movs	r2, #1
 80089ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2204      	movs	r2, #4
 80089d6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2200      	movs	r2, #0
 80089de:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	68ba      	ldr	r2, [r7, #8]
 80089e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	88fa      	ldrh	r2, [r7, #6]
 80089ea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	88fa      	ldrh	r2, [r7, #6]
 80089f2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	2200      	movs	r2, #0
 80089fa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	2200      	movs	r2, #0
 8008a00:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	2200      	movs	r2, #0
 8008a06:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2200      	movs	r2, #0
 8008a12:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	68db      	ldr	r3, [r3, #12]
 8008a18:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008a1c:	d908      	bls.n	8008a30 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	685a      	ldr	r2, [r3, #4]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008a2c:	605a      	str	r2, [r3, #4]
 8008a2e:	e007      	b.n	8008a40 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	685a      	ldr	r2, [r3, #4]
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008a3e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	689b      	ldr	r3, [r3, #8]
 8008a44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a48:	d10f      	bne.n	8008a6a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	681a      	ldr	r2, [r3, #0]
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008a58:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	681a      	ldr	r2, [r3, #0]
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008a68:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a74:	2b40      	cmp	r3, #64	@ 0x40
 8008a76:	d007      	beq.n	8008a88 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	681a      	ldr	r2, [r3, #0]
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a86:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	68db      	ldr	r3, [r3, #12]
 8008a8c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008a90:	d875      	bhi.n	8008b7e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008a92:	e037      	b.n	8008b04 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	689b      	ldr	r3, [r3, #8]
 8008a9a:	f003 0301 	and.w	r3, r3, #1
 8008a9e:	2b01      	cmp	r3, #1
 8008aa0:	d117      	bne.n	8008ad2 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f103 020c 	add.w	r2, r3, #12
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aae:	7812      	ldrb	r2, [r2, #0]
 8008ab0:	b2d2      	uxtb	r2, r2
 8008ab2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ab8:	1c5a      	adds	r2, r3, #1
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ac4:	b29b      	uxth	r3, r3
 8008ac6:	3b01      	subs	r3, #1
 8008ac8:	b29a      	uxth	r2, r3
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008ad0:	e018      	b.n	8008b04 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ad2:	f7fa fdbd 	bl	8003650 <HAL_GetTick>
 8008ad6:	4602      	mov	r2, r0
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	1ad3      	subs	r3, r2, r3
 8008adc:	683a      	ldr	r2, [r7, #0]
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d803      	bhi.n	8008aea <HAL_SPI_Receive+0x194>
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ae8:	d102      	bne.n	8008af0 <HAL_SPI_Receive+0x19a>
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d109      	bne.n	8008b04 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2201      	movs	r2, #1
 8008af4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2200      	movs	r2, #0
 8008afc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008b00:	2303      	movs	r3, #3
 8008b02:	e05c      	b.n	8008bbe <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b0a:	b29b      	uxth	r3, r3
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d1c1      	bne.n	8008a94 <HAL_SPI_Receive+0x13e>
 8008b10:	e03b      	b.n	8008b8a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	689b      	ldr	r3, [r3, #8]
 8008b18:	f003 0301 	and.w	r3, r3, #1
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d115      	bne.n	8008b4c <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	68da      	ldr	r2, [r3, #12]
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b2a:	b292      	uxth	r2, r2
 8008b2c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b32:	1c9a      	adds	r2, r3, #2
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b3e:	b29b      	uxth	r3, r3
 8008b40:	3b01      	subs	r3, #1
 8008b42:	b29a      	uxth	r2, r3
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008b4a:	e018      	b.n	8008b7e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b4c:	f7fa fd80 	bl	8003650 <HAL_GetTick>
 8008b50:	4602      	mov	r2, r0
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	1ad3      	subs	r3, r2, r3
 8008b56:	683a      	ldr	r2, [r7, #0]
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d803      	bhi.n	8008b64 <HAL_SPI_Receive+0x20e>
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b62:	d102      	bne.n	8008b6a <HAL_SPI_Receive+0x214>
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d109      	bne.n	8008b7e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	2200      	movs	r2, #0
 8008b76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008b7a:	2303      	movs	r3, #3
 8008b7c:	e01f      	b.n	8008bbe <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d1c3      	bne.n	8008b12 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008b8a:	697a      	ldr	r2, [r7, #20]
 8008b8c:	6839      	ldr	r1, [r7, #0]
 8008b8e:	68f8      	ldr	r0, [r7, #12]
 8008b90:	f000 fb56 	bl	8009240 <SPI_EndRxTransaction>
 8008b94:	4603      	mov	r3, r0
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d002      	beq.n	8008ba0 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2220      	movs	r2, #32
 8008b9e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2201      	movs	r2, #1
 8008ba4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	2200      	movs	r2, #0
 8008bac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d001      	beq.n	8008bbc <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8008bb8:	2301      	movs	r3, #1
 8008bba:	e000      	b.n	8008bbe <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8008bbc:	2300      	movs	r3, #0
  }
}
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	3718      	adds	r7, #24
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd80      	pop	{r7, pc}

08008bc6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008bc6:	b580      	push	{r7, lr}
 8008bc8:	b08a      	sub	sp, #40	@ 0x28
 8008bca:	af00      	add	r7, sp, #0
 8008bcc:	60f8      	str	r0, [r7, #12]
 8008bce:	60b9      	str	r1, [r7, #8]
 8008bd0:	607a      	str	r2, [r7, #4]
 8008bd2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008bd8:	f7fa fd3a 	bl	8003650 <HAL_GetTick>
 8008bdc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008be4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	685b      	ldr	r3, [r3, #4]
 8008bea:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008bec:	887b      	ldrh	r3, [r7, #2]
 8008bee:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8008bf0:	887b      	ldrh	r3, [r7, #2]
 8008bf2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008bf4:	7ffb      	ldrb	r3, [r7, #31]
 8008bf6:	2b01      	cmp	r3, #1
 8008bf8:	d00c      	beq.n	8008c14 <HAL_SPI_TransmitReceive+0x4e>
 8008bfa:	69bb      	ldr	r3, [r7, #24]
 8008bfc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008c00:	d106      	bne.n	8008c10 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	689b      	ldr	r3, [r3, #8]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d102      	bne.n	8008c10 <HAL_SPI_TransmitReceive+0x4a>
 8008c0a:	7ffb      	ldrb	r3, [r7, #31]
 8008c0c:	2b04      	cmp	r3, #4
 8008c0e:	d001      	beq.n	8008c14 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008c10:	2302      	movs	r3, #2
 8008c12:	e1f3      	b.n	8008ffc <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d005      	beq.n	8008c26 <HAL_SPI_TransmitReceive+0x60>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d002      	beq.n	8008c26 <HAL_SPI_TransmitReceive+0x60>
 8008c20:	887b      	ldrh	r3, [r7, #2]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d101      	bne.n	8008c2a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8008c26:	2301      	movs	r3, #1
 8008c28:	e1e8      	b.n	8008ffc <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008c30:	2b01      	cmp	r3, #1
 8008c32:	d101      	bne.n	8008c38 <HAL_SPI_TransmitReceive+0x72>
 8008c34:	2302      	movs	r3, #2
 8008c36:	e1e1      	b.n	8008ffc <HAL_SPI_TransmitReceive+0x436>
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008c46:	b2db      	uxtb	r3, r3
 8008c48:	2b04      	cmp	r3, #4
 8008c4a:	d003      	beq.n	8008c54 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	2205      	movs	r2, #5
 8008c50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	2200      	movs	r2, #0
 8008c58:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	687a      	ldr	r2, [r7, #4]
 8008c5e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	887a      	ldrh	r2, [r7, #2]
 8008c64:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	887a      	ldrh	r2, [r7, #2]
 8008c6c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	68ba      	ldr	r2, [r7, #8]
 8008c74:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	887a      	ldrh	r2, [r7, #2]
 8008c7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	887a      	ldrh	r2, [r7, #2]
 8008c80:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2200      	movs	r2, #0
 8008c86:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	68db      	ldr	r3, [r3, #12]
 8008c92:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008c96:	d802      	bhi.n	8008c9e <HAL_SPI_TransmitReceive+0xd8>
 8008c98:	8abb      	ldrh	r3, [r7, #20]
 8008c9a:	2b01      	cmp	r3, #1
 8008c9c:	d908      	bls.n	8008cb0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	685a      	ldr	r2, [r3, #4]
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008cac:	605a      	str	r2, [r3, #4]
 8008cae:	e007      	b.n	8008cc0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	685a      	ldr	r2, [r3, #4]
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008cbe:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cca:	2b40      	cmp	r3, #64	@ 0x40
 8008ccc:	d007      	beq.n	8008cde <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	681a      	ldr	r2, [r3, #0]
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008cdc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008ce6:	f240 8083 	bls.w	8008df0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d002      	beq.n	8008cf8 <HAL_SPI_TransmitReceive+0x132>
 8008cf2:	8afb      	ldrh	r3, [r7, #22]
 8008cf4:	2b01      	cmp	r3, #1
 8008cf6:	d16f      	bne.n	8008dd8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cfc:	881a      	ldrh	r2, [r3, #0]
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d08:	1c9a      	adds	r2, r3, #2
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d12:	b29b      	uxth	r3, r3
 8008d14:	3b01      	subs	r3, #1
 8008d16:	b29a      	uxth	r2, r3
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d1c:	e05c      	b.n	8008dd8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	f003 0302 	and.w	r3, r3, #2
 8008d28:	2b02      	cmp	r3, #2
 8008d2a:	d11b      	bne.n	8008d64 <HAL_SPI_TransmitReceive+0x19e>
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d016      	beq.n	8008d64 <HAL_SPI_TransmitReceive+0x19e>
 8008d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d113      	bne.n	8008d64 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d40:	881a      	ldrh	r2, [r3, #0]
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d4c:	1c9a      	adds	r2, r3, #2
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d56:	b29b      	uxth	r3, r3
 8008d58:	3b01      	subs	r3, #1
 8008d5a:	b29a      	uxth	r2, r3
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008d60:	2300      	movs	r3, #0
 8008d62:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	689b      	ldr	r3, [r3, #8]
 8008d6a:	f003 0301 	and.w	r3, r3, #1
 8008d6e:	2b01      	cmp	r3, #1
 8008d70:	d11c      	bne.n	8008dac <HAL_SPI_TransmitReceive+0x1e6>
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d78:	b29b      	uxth	r3, r3
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d016      	beq.n	8008dac <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	68da      	ldr	r2, [r3, #12]
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d88:	b292      	uxth	r2, r2
 8008d8a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d90:	1c9a      	adds	r2, r3, #2
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d9c:	b29b      	uxth	r3, r3
 8008d9e:	3b01      	subs	r3, #1
 8008da0:	b29a      	uxth	r2, r3
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008da8:	2301      	movs	r3, #1
 8008daa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008dac:	f7fa fc50 	bl	8003650 <HAL_GetTick>
 8008db0:	4602      	mov	r2, r0
 8008db2:	6a3b      	ldr	r3, [r7, #32]
 8008db4:	1ad3      	subs	r3, r2, r3
 8008db6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008db8:	429a      	cmp	r2, r3
 8008dba:	d80d      	bhi.n	8008dd8 <HAL_SPI_TransmitReceive+0x212>
 8008dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dc2:	d009      	beq.n	8008dd8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008dd4:	2303      	movs	r3, #3
 8008dd6:	e111      	b.n	8008ffc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d19d      	bne.n	8008d1e <HAL_SPI_TransmitReceive+0x158>
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d197      	bne.n	8008d1e <HAL_SPI_TransmitReceive+0x158>
 8008dee:	e0e5      	b.n	8008fbc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d003      	beq.n	8008e00 <HAL_SPI_TransmitReceive+0x23a>
 8008df8:	8afb      	ldrh	r3, [r7, #22]
 8008dfa:	2b01      	cmp	r3, #1
 8008dfc:	f040 80d1 	bne.w	8008fa2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e04:	b29b      	uxth	r3, r3
 8008e06:	2b01      	cmp	r3, #1
 8008e08:	d912      	bls.n	8008e30 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e0e:	881a      	ldrh	r2, [r3, #0]
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e1a:	1c9a      	adds	r2, r3, #2
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e24:	b29b      	uxth	r3, r3
 8008e26:	3b02      	subs	r3, #2
 8008e28:	b29a      	uxth	r2, r3
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008e2e:	e0b8      	b.n	8008fa2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	330c      	adds	r3, #12
 8008e3a:	7812      	ldrb	r2, [r2, #0]
 8008e3c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e42:	1c5a      	adds	r2, r3, #1
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	3b01      	subs	r3, #1
 8008e50:	b29a      	uxth	r2, r3
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e56:	e0a4      	b.n	8008fa2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	689b      	ldr	r3, [r3, #8]
 8008e5e:	f003 0302 	and.w	r3, r3, #2
 8008e62:	2b02      	cmp	r3, #2
 8008e64:	d134      	bne.n	8008ed0 <HAL_SPI_TransmitReceive+0x30a>
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e6a:	b29b      	uxth	r3, r3
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d02f      	beq.n	8008ed0 <HAL_SPI_TransmitReceive+0x30a>
 8008e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d12c      	bne.n	8008ed0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e7a:	b29b      	uxth	r3, r3
 8008e7c:	2b01      	cmp	r3, #1
 8008e7e:	d912      	bls.n	8008ea6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e84:	881a      	ldrh	r2, [r3, #0]
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e90:	1c9a      	adds	r2, r3, #2
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e9a:	b29b      	uxth	r3, r3
 8008e9c:	3b02      	subs	r3, #2
 8008e9e:	b29a      	uxth	r2, r3
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008ea4:	e012      	b.n	8008ecc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	330c      	adds	r3, #12
 8008eb0:	7812      	ldrb	r2, [r2, #0]
 8008eb2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eb8:	1c5a      	adds	r2, r3, #1
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	3b01      	subs	r3, #1
 8008ec6:	b29a      	uxth	r2, r3
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	689b      	ldr	r3, [r3, #8]
 8008ed6:	f003 0301 	and.w	r3, r3, #1
 8008eda:	2b01      	cmp	r3, #1
 8008edc:	d148      	bne.n	8008f70 <HAL_SPI_TransmitReceive+0x3aa>
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ee4:	b29b      	uxth	r3, r3
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d042      	beq.n	8008f70 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ef0:	b29b      	uxth	r3, r3
 8008ef2:	2b01      	cmp	r3, #1
 8008ef4:	d923      	bls.n	8008f3e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	68da      	ldr	r2, [r3, #12]
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f00:	b292      	uxth	r2, r2
 8008f02:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f08:	1c9a      	adds	r2, r3, #2
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f14:	b29b      	uxth	r3, r3
 8008f16:	3b02      	subs	r3, #2
 8008f18:	b29a      	uxth	r2, r3
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f26:	b29b      	uxth	r3, r3
 8008f28:	2b01      	cmp	r3, #1
 8008f2a:	d81f      	bhi.n	8008f6c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	685a      	ldr	r2, [r3, #4]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008f3a:	605a      	str	r2, [r3, #4]
 8008f3c:	e016      	b.n	8008f6c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f103 020c 	add.w	r2, r3, #12
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f4a:	7812      	ldrb	r2, [r2, #0]
 8008f4c:	b2d2      	uxtb	r2, r2
 8008f4e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f54:	1c5a      	adds	r2, r3, #1
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f60:	b29b      	uxth	r3, r3
 8008f62:	3b01      	subs	r3, #1
 8008f64:	b29a      	uxth	r2, r3
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008f70:	f7fa fb6e 	bl	8003650 <HAL_GetTick>
 8008f74:	4602      	mov	r2, r0
 8008f76:	6a3b      	ldr	r3, [r7, #32]
 8008f78:	1ad3      	subs	r3, r2, r3
 8008f7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d803      	bhi.n	8008f88 <HAL_SPI_TransmitReceive+0x3c2>
 8008f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f86:	d102      	bne.n	8008f8e <HAL_SPI_TransmitReceive+0x3c8>
 8008f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d109      	bne.n	8008fa2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	2201      	movs	r2, #1
 8008f92:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	2200      	movs	r2, #0
 8008f9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008f9e:	2303      	movs	r3, #3
 8008fa0:	e02c      	b.n	8008ffc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	f47f af55 	bne.w	8008e58 <HAL_SPI_TransmitReceive+0x292>
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008fb4:	b29b      	uxth	r3, r3
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	f47f af4e 	bne.w	8008e58 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008fbc:	6a3a      	ldr	r2, [r7, #32]
 8008fbe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008fc0:	68f8      	ldr	r0, [r7, #12]
 8008fc2:	f000 f9b9 	bl	8009338 <SPI_EndRxTxTransaction>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d008      	beq.n	8008fde <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2220      	movs	r2, #32
 8008fd0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8008fda:	2301      	movs	r3, #1
 8008fdc:	e00e      	b.n	8008ffc <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2201      	movs	r2, #1
 8008fe2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d001      	beq.n	8008ffa <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e000      	b.n	8008ffc <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8008ffa:	2300      	movs	r3, #0
  }
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3728      	adds	r7, #40	@ 0x28
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b088      	sub	sp, #32
 8009008:	af00      	add	r7, sp, #0
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	603b      	str	r3, [r7, #0]
 8009010:	4613      	mov	r3, r2
 8009012:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009014:	f7fa fb1c 	bl	8003650 <HAL_GetTick>
 8009018:	4602      	mov	r2, r0
 800901a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800901c:	1a9b      	subs	r3, r3, r2
 800901e:	683a      	ldr	r2, [r7, #0]
 8009020:	4413      	add	r3, r2
 8009022:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009024:	f7fa fb14 	bl	8003650 <HAL_GetTick>
 8009028:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800902a:	4b39      	ldr	r3, [pc, #228]	@ (8009110 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	015b      	lsls	r3, r3, #5
 8009030:	0d1b      	lsrs	r3, r3, #20
 8009032:	69fa      	ldr	r2, [r7, #28]
 8009034:	fb02 f303 	mul.w	r3, r2, r3
 8009038:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800903a:	e055      	b.n	80090e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009042:	d051      	beq.n	80090e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009044:	f7fa fb04 	bl	8003650 <HAL_GetTick>
 8009048:	4602      	mov	r2, r0
 800904a:	69bb      	ldr	r3, [r7, #24]
 800904c:	1ad3      	subs	r3, r2, r3
 800904e:	69fa      	ldr	r2, [r7, #28]
 8009050:	429a      	cmp	r2, r3
 8009052:	d902      	bls.n	800905a <SPI_WaitFlagStateUntilTimeout+0x56>
 8009054:	69fb      	ldr	r3, [r7, #28]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d13d      	bne.n	80090d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	685a      	ldr	r2, [r3, #4]
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009068:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	685b      	ldr	r3, [r3, #4]
 800906e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009072:	d111      	bne.n	8009098 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	689b      	ldr	r3, [r3, #8]
 8009078:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800907c:	d004      	beq.n	8009088 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	689b      	ldr	r3, [r3, #8]
 8009082:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009086:	d107      	bne.n	8009098 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	681a      	ldr	r2, [r3, #0]
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009096:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800909c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090a0:	d10f      	bne.n	80090c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	681a      	ldr	r2, [r3, #0]
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80090b0:	601a      	str	r2, [r3, #0]
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	681a      	ldr	r2, [r3, #0]
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80090c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	2201      	movs	r2, #1
 80090c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2200      	movs	r2, #0
 80090ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80090d2:	2303      	movs	r3, #3
 80090d4:	e018      	b.n	8009108 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80090d6:	697b      	ldr	r3, [r7, #20]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d102      	bne.n	80090e2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80090dc:	2300      	movs	r3, #0
 80090de:	61fb      	str	r3, [r7, #28]
 80090e0:	e002      	b.n	80090e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	3b01      	subs	r3, #1
 80090e6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	689a      	ldr	r2, [r3, #8]
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	4013      	ands	r3, r2
 80090f2:	68ba      	ldr	r2, [r7, #8]
 80090f4:	429a      	cmp	r2, r3
 80090f6:	bf0c      	ite	eq
 80090f8:	2301      	moveq	r3, #1
 80090fa:	2300      	movne	r3, #0
 80090fc:	b2db      	uxtb	r3, r3
 80090fe:	461a      	mov	r2, r3
 8009100:	79fb      	ldrb	r3, [r7, #7]
 8009102:	429a      	cmp	r2, r3
 8009104:	d19a      	bne.n	800903c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8009106:	2300      	movs	r3, #0
}
 8009108:	4618      	mov	r0, r3
 800910a:	3720      	adds	r7, #32
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}
 8009110:	20000010 	.word	0x20000010

08009114 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b08a      	sub	sp, #40	@ 0x28
 8009118:	af00      	add	r7, sp, #0
 800911a:	60f8      	str	r0, [r7, #12]
 800911c:	60b9      	str	r1, [r7, #8]
 800911e:	607a      	str	r2, [r7, #4]
 8009120:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009122:	2300      	movs	r3, #0
 8009124:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009126:	f7fa fa93 	bl	8003650 <HAL_GetTick>
 800912a:	4602      	mov	r2, r0
 800912c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800912e:	1a9b      	subs	r3, r3, r2
 8009130:	683a      	ldr	r2, [r7, #0]
 8009132:	4413      	add	r3, r2
 8009134:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009136:	f7fa fa8b 	bl	8003650 <HAL_GetTick>
 800913a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	330c      	adds	r3, #12
 8009142:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009144:	4b3d      	ldr	r3, [pc, #244]	@ (800923c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	4613      	mov	r3, r2
 800914a:	009b      	lsls	r3, r3, #2
 800914c:	4413      	add	r3, r2
 800914e:	00da      	lsls	r2, r3, #3
 8009150:	1ad3      	subs	r3, r2, r3
 8009152:	0d1b      	lsrs	r3, r3, #20
 8009154:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009156:	fb02 f303 	mul.w	r3, r2, r3
 800915a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800915c:	e061      	b.n	8009222 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009164:	d107      	bne.n	8009176 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d104      	bne.n	8009176 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800916c:	69fb      	ldr	r3, [r7, #28]
 800916e:	781b      	ldrb	r3, [r3, #0]
 8009170:	b2db      	uxtb	r3, r3
 8009172:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009174:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800917c:	d051      	beq.n	8009222 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800917e:	f7fa fa67 	bl	8003650 <HAL_GetTick>
 8009182:	4602      	mov	r2, r0
 8009184:	6a3b      	ldr	r3, [r7, #32]
 8009186:	1ad3      	subs	r3, r2, r3
 8009188:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800918a:	429a      	cmp	r2, r3
 800918c:	d902      	bls.n	8009194 <SPI_WaitFifoStateUntilTimeout+0x80>
 800918e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009190:	2b00      	cmp	r3, #0
 8009192:	d13d      	bne.n	8009210 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	685a      	ldr	r2, [r3, #4]
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80091a2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	685b      	ldr	r3, [r3, #4]
 80091a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80091ac:	d111      	bne.n	80091d2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	689b      	ldr	r3, [r3, #8]
 80091b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091b6:	d004      	beq.n	80091c2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	689b      	ldr	r3, [r3, #8]
 80091bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091c0:	d107      	bne.n	80091d2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	681a      	ldr	r2, [r3, #0]
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80091d0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091da:	d10f      	bne.n	80091fc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	681a      	ldr	r2, [r3, #0]
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80091ea:	601a      	str	r2, [r3, #0]
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	681a      	ldr	r2, [r3, #0]
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80091fa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2201      	movs	r2, #1
 8009200:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	2200      	movs	r2, #0
 8009208:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800920c:	2303      	movs	r3, #3
 800920e:	e011      	b.n	8009234 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009210:	69bb      	ldr	r3, [r7, #24]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d102      	bne.n	800921c <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8009216:	2300      	movs	r3, #0
 8009218:	627b      	str	r3, [r7, #36]	@ 0x24
 800921a:	e002      	b.n	8009222 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800921c:	69bb      	ldr	r3, [r7, #24]
 800921e:	3b01      	subs	r3, #1
 8009220:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	689a      	ldr	r2, [r3, #8]
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	4013      	ands	r3, r2
 800922c:	687a      	ldr	r2, [r7, #4]
 800922e:	429a      	cmp	r2, r3
 8009230:	d195      	bne.n	800915e <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8009232:	2300      	movs	r3, #0
}
 8009234:	4618      	mov	r0, r3
 8009236:	3728      	adds	r7, #40	@ 0x28
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}
 800923c:	20000010 	.word	0x20000010

08009240 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b088      	sub	sp, #32
 8009244:	af02      	add	r7, sp, #8
 8009246:	60f8      	str	r0, [r7, #12]
 8009248:	60b9      	str	r1, [r7, #8]
 800924a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009254:	d111      	bne.n	800927a <SPI_EndRxTransaction+0x3a>
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	689b      	ldr	r3, [r3, #8]
 800925a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800925e:	d004      	beq.n	800926a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	689b      	ldr	r3, [r3, #8]
 8009264:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009268:	d107      	bne.n	800927a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009278:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	685b      	ldr	r3, [r3, #4]
 800927e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009282:	d112      	bne.n	80092aa <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	9300      	str	r3, [sp, #0]
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	2200      	movs	r2, #0
 800928c:	2180      	movs	r1, #128	@ 0x80
 800928e:	68f8      	ldr	r0, [r7, #12]
 8009290:	f7ff feb8 	bl	8009004 <SPI_WaitFlagStateUntilTimeout>
 8009294:	4603      	mov	r3, r0
 8009296:	2b00      	cmp	r3, #0
 8009298:	d021      	beq.n	80092de <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800929e:	f043 0220 	orr.w	r2, r3, #32
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80092a6:	2303      	movs	r3, #3
 80092a8:	e03d      	b.n	8009326 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80092aa:	4b21      	ldr	r3, [pc, #132]	@ (8009330 <SPI_EndRxTransaction+0xf0>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	4a21      	ldr	r2, [pc, #132]	@ (8009334 <SPI_EndRxTransaction+0xf4>)
 80092b0:	fba2 2303 	umull	r2, r3, r2, r3
 80092b4:	0d5b      	lsrs	r3, r3, #21
 80092b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80092ba:	fb02 f303 	mul.w	r3, r2, r3
 80092be:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80092c0:	697b      	ldr	r3, [r7, #20]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d00a      	beq.n	80092dc <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 80092c6:	697b      	ldr	r3, [r7, #20]
 80092c8:	3b01      	subs	r3, #1
 80092ca:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	689b      	ldr	r3, [r3, #8]
 80092d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092d6:	2b80      	cmp	r3, #128	@ 0x80
 80092d8:	d0f2      	beq.n	80092c0 <SPI_EndRxTransaction+0x80>
 80092da:	e000      	b.n	80092de <SPI_EndRxTransaction+0x9e>
        break;
 80092dc:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80092e6:	d11d      	bne.n	8009324 <SPI_EndRxTransaction+0xe4>
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	689b      	ldr	r3, [r3, #8]
 80092ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80092f0:	d004      	beq.n	80092fc <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	689b      	ldr	r3, [r3, #8]
 80092f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80092fa:	d113      	bne.n	8009324 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	9300      	str	r3, [sp, #0]
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	2200      	movs	r2, #0
 8009304:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009308:	68f8      	ldr	r0, [r7, #12]
 800930a:	f7ff ff03 	bl	8009114 <SPI_WaitFifoStateUntilTimeout>
 800930e:	4603      	mov	r3, r0
 8009310:	2b00      	cmp	r3, #0
 8009312:	d007      	beq.n	8009324 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009318:	f043 0220 	orr.w	r2, r3, #32
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009320:	2303      	movs	r3, #3
 8009322:	e000      	b.n	8009326 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8009324:	2300      	movs	r3, #0
}
 8009326:	4618      	mov	r0, r3
 8009328:	3718      	adds	r7, #24
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}
 800932e:	bf00      	nop
 8009330:	20000010 	.word	0x20000010
 8009334:	165e9f81 	.word	0x165e9f81

08009338 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b088      	sub	sp, #32
 800933c:	af02      	add	r7, sp, #8
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	9300      	str	r3, [sp, #0]
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	2200      	movs	r2, #0
 800934c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009350:	68f8      	ldr	r0, [r7, #12]
 8009352:	f7ff fedf 	bl	8009114 <SPI_WaitFifoStateUntilTimeout>
 8009356:	4603      	mov	r3, r0
 8009358:	2b00      	cmp	r3, #0
 800935a:	d007      	beq.n	800936c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009360:	f043 0220 	orr.w	r2, r3, #32
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009368:	2303      	movs	r3, #3
 800936a:	e046      	b.n	80093fa <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800936c:	4b25      	ldr	r3, [pc, #148]	@ (8009404 <SPI_EndRxTxTransaction+0xcc>)
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a25      	ldr	r2, [pc, #148]	@ (8009408 <SPI_EndRxTxTransaction+0xd0>)
 8009372:	fba2 2303 	umull	r2, r3, r2, r3
 8009376:	0d5b      	lsrs	r3, r3, #21
 8009378:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800937c:	fb02 f303 	mul.w	r3, r2, r3
 8009380:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	685b      	ldr	r3, [r3, #4]
 8009386:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800938a:	d112      	bne.n	80093b2 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	9300      	str	r3, [sp, #0]
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	2200      	movs	r2, #0
 8009394:	2180      	movs	r1, #128	@ 0x80
 8009396:	68f8      	ldr	r0, [r7, #12]
 8009398:	f7ff fe34 	bl	8009004 <SPI_WaitFlagStateUntilTimeout>
 800939c:	4603      	mov	r3, r0
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d016      	beq.n	80093d0 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093a6:	f043 0220 	orr.w	r2, r3, #32
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80093ae:	2303      	movs	r3, #3
 80093b0:	e023      	b.n	80093fa <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d00a      	beq.n	80093ce <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	3b01      	subs	r3, #1
 80093bc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	689b      	ldr	r3, [r3, #8]
 80093c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093c8:	2b80      	cmp	r3, #128	@ 0x80
 80093ca:	d0f2      	beq.n	80093b2 <SPI_EndRxTxTransaction+0x7a>
 80093cc:	e000      	b.n	80093d0 <SPI_EndRxTxTransaction+0x98>
        break;
 80093ce:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	9300      	str	r3, [sp, #0]
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	2200      	movs	r2, #0
 80093d8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80093dc:	68f8      	ldr	r0, [r7, #12]
 80093de:	f7ff fe99 	bl	8009114 <SPI_WaitFifoStateUntilTimeout>
 80093e2:	4603      	mov	r3, r0
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d007      	beq.n	80093f8 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093ec:	f043 0220 	orr.w	r2, r3, #32
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80093f4:	2303      	movs	r3, #3
 80093f6:	e000      	b.n	80093fa <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80093f8:	2300      	movs	r3, #0
}
 80093fa:	4618      	mov	r0, r3
 80093fc:	3718      	adds	r7, #24
 80093fe:	46bd      	mov	sp, r7
 8009400:	bd80      	pop	{r7, pc}
 8009402:	bf00      	nop
 8009404:	20000010 	.word	0x20000010
 8009408:	165e9f81 	.word	0x165e9f81

0800940c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b082      	sub	sp, #8
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d101      	bne.n	800941e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800941a:	2301      	movs	r3, #1
 800941c:	e049      	b.n	80094b2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009424:	b2db      	uxtb	r3, r3
 8009426:	2b00      	cmp	r3, #0
 8009428:	d106      	bne.n	8009438 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2200      	movs	r2, #0
 800942e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f7f9 fdac 	bl	8002f90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2202      	movs	r2, #2
 800943c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681a      	ldr	r2, [r3, #0]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	3304      	adds	r3, #4
 8009448:	4619      	mov	r1, r3
 800944a:	4610      	mov	r0, r2
 800944c:	f000 fb18 	bl	8009a80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2201      	movs	r2, #1
 8009454:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2201      	movs	r2, #1
 800945c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2201      	movs	r2, #1
 8009464:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2201      	movs	r2, #1
 800946c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2201      	movs	r2, #1
 8009474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2201      	movs	r2, #1
 800947c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2201      	movs	r2, #1
 8009484:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2201      	movs	r2, #1
 800948c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2201      	movs	r2, #1
 8009494:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2201      	movs	r2, #1
 800949c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2201      	movs	r2, #1
 80094a4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2201      	movs	r2, #1
 80094ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80094b0:	2300      	movs	r3, #0
}
 80094b2:	4618      	mov	r0, r3
 80094b4:	3708      	adds	r7, #8
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bd80      	pop	{r7, pc}
	...

080094bc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80094bc:	b480      	push	{r7}
 80094be:	b085      	sub	sp, #20
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80094ca:	b2db      	uxtb	r3, r3
 80094cc:	2b01      	cmp	r3, #1
 80094ce:	d001      	beq.n	80094d4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80094d0:	2301      	movs	r3, #1
 80094d2:	e04c      	b.n	800956e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2202      	movs	r2, #2
 80094d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	4a26      	ldr	r2, [pc, #152]	@ (800957c <HAL_TIM_Base_Start+0xc0>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d022      	beq.n	800952c <HAL_TIM_Base_Start+0x70>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094ee:	d01d      	beq.n	800952c <HAL_TIM_Base_Start+0x70>
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4a22      	ldr	r2, [pc, #136]	@ (8009580 <HAL_TIM_Base_Start+0xc4>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d018      	beq.n	800952c <HAL_TIM_Base_Start+0x70>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	4a21      	ldr	r2, [pc, #132]	@ (8009584 <HAL_TIM_Base_Start+0xc8>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d013      	beq.n	800952c <HAL_TIM_Base_Start+0x70>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	4a1f      	ldr	r2, [pc, #124]	@ (8009588 <HAL_TIM_Base_Start+0xcc>)
 800950a:	4293      	cmp	r3, r2
 800950c:	d00e      	beq.n	800952c <HAL_TIM_Base_Start+0x70>
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	4a1e      	ldr	r2, [pc, #120]	@ (800958c <HAL_TIM_Base_Start+0xd0>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d009      	beq.n	800952c <HAL_TIM_Base_Start+0x70>
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	4a1c      	ldr	r2, [pc, #112]	@ (8009590 <HAL_TIM_Base_Start+0xd4>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d004      	beq.n	800952c <HAL_TIM_Base_Start+0x70>
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	4a1b      	ldr	r2, [pc, #108]	@ (8009594 <HAL_TIM_Base_Start+0xd8>)
 8009528:	4293      	cmp	r3, r2
 800952a:	d115      	bne.n	8009558 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	689a      	ldr	r2, [r3, #8]
 8009532:	4b19      	ldr	r3, [pc, #100]	@ (8009598 <HAL_TIM_Base_Start+0xdc>)
 8009534:	4013      	ands	r3, r2
 8009536:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	2b06      	cmp	r3, #6
 800953c:	d015      	beq.n	800956a <HAL_TIM_Base_Start+0xae>
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009544:	d011      	beq.n	800956a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	681a      	ldr	r2, [r3, #0]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f042 0201 	orr.w	r2, r2, #1
 8009554:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009556:	e008      	b.n	800956a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	681a      	ldr	r2, [r3, #0]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f042 0201 	orr.w	r2, r2, #1
 8009566:	601a      	str	r2, [r3, #0]
 8009568:	e000      	b.n	800956c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800956a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800956c:	2300      	movs	r3, #0
}
 800956e:	4618      	mov	r0, r3
 8009570:	3714      	adds	r7, #20
 8009572:	46bd      	mov	sp, r7
 8009574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009578:	4770      	bx	lr
 800957a:	bf00      	nop
 800957c:	40010000 	.word	0x40010000
 8009580:	40000400 	.word	0x40000400
 8009584:	40000800 	.word	0x40000800
 8009588:	40000c00 	.word	0x40000c00
 800958c:	40010400 	.word	0x40010400
 8009590:	40014000 	.word	0x40014000
 8009594:	40001800 	.word	0x40001800
 8009598:	00010007 	.word	0x00010007

0800959c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800959c:	b480      	push	{r7}
 800959e:	b085      	sub	sp, #20
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80095aa:	b2db      	uxtb	r3, r3
 80095ac:	2b01      	cmp	r3, #1
 80095ae:	d001      	beq.n	80095b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80095b0:	2301      	movs	r3, #1
 80095b2:	e054      	b.n	800965e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2202      	movs	r2, #2
 80095b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	68da      	ldr	r2, [r3, #12]
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	f042 0201 	orr.w	r2, r2, #1
 80095ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4a26      	ldr	r2, [pc, #152]	@ (800966c <HAL_TIM_Base_Start_IT+0xd0>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d022      	beq.n	800961c <HAL_TIM_Base_Start_IT+0x80>
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095de:	d01d      	beq.n	800961c <HAL_TIM_Base_Start_IT+0x80>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4a22      	ldr	r2, [pc, #136]	@ (8009670 <HAL_TIM_Base_Start_IT+0xd4>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d018      	beq.n	800961c <HAL_TIM_Base_Start_IT+0x80>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4a21      	ldr	r2, [pc, #132]	@ (8009674 <HAL_TIM_Base_Start_IT+0xd8>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d013      	beq.n	800961c <HAL_TIM_Base_Start_IT+0x80>
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	4a1f      	ldr	r2, [pc, #124]	@ (8009678 <HAL_TIM_Base_Start_IT+0xdc>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d00e      	beq.n	800961c <HAL_TIM_Base_Start_IT+0x80>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	4a1e      	ldr	r2, [pc, #120]	@ (800967c <HAL_TIM_Base_Start_IT+0xe0>)
 8009604:	4293      	cmp	r3, r2
 8009606:	d009      	beq.n	800961c <HAL_TIM_Base_Start_IT+0x80>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	4a1c      	ldr	r2, [pc, #112]	@ (8009680 <HAL_TIM_Base_Start_IT+0xe4>)
 800960e:	4293      	cmp	r3, r2
 8009610:	d004      	beq.n	800961c <HAL_TIM_Base_Start_IT+0x80>
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	4a1b      	ldr	r2, [pc, #108]	@ (8009684 <HAL_TIM_Base_Start_IT+0xe8>)
 8009618:	4293      	cmp	r3, r2
 800961a:	d115      	bne.n	8009648 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	689a      	ldr	r2, [r3, #8]
 8009622:	4b19      	ldr	r3, [pc, #100]	@ (8009688 <HAL_TIM_Base_Start_IT+0xec>)
 8009624:	4013      	ands	r3, r2
 8009626:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	2b06      	cmp	r3, #6
 800962c:	d015      	beq.n	800965a <HAL_TIM_Base_Start_IT+0xbe>
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009634:	d011      	beq.n	800965a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	681a      	ldr	r2, [r3, #0]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f042 0201 	orr.w	r2, r2, #1
 8009644:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009646:	e008      	b.n	800965a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	681a      	ldr	r2, [r3, #0]
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f042 0201 	orr.w	r2, r2, #1
 8009656:	601a      	str	r2, [r3, #0]
 8009658:	e000      	b.n	800965c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800965a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800965c:	2300      	movs	r3, #0
}
 800965e:	4618      	mov	r0, r3
 8009660:	3714      	adds	r7, #20
 8009662:	46bd      	mov	sp, r7
 8009664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009668:	4770      	bx	lr
 800966a:	bf00      	nop
 800966c:	40010000 	.word	0x40010000
 8009670:	40000400 	.word	0x40000400
 8009674:	40000800 	.word	0x40000800
 8009678:	40000c00 	.word	0x40000c00
 800967c:	40010400 	.word	0x40010400
 8009680:	40014000 	.word	0x40014000
 8009684:	40001800 	.word	0x40001800
 8009688:	00010007 	.word	0x00010007

0800968c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	68db      	ldr	r3, [r3, #12]
 800969a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	691b      	ldr	r3, [r3, #16]
 80096a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	f003 0302 	and.w	r3, r3, #2
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d020      	beq.n	80096f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	f003 0302 	and.w	r3, r3, #2
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d01b      	beq.n	80096f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f06f 0202 	mvn.w	r2, #2
 80096c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2201      	movs	r2, #1
 80096c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	699b      	ldr	r3, [r3, #24]
 80096ce:	f003 0303 	and.w	r3, r3, #3
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d003      	beq.n	80096de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f000 f9b4 	bl	8009a44 <HAL_TIM_IC_CaptureCallback>
 80096dc:	e005      	b.n	80096ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f000 f9a6 	bl	8009a30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f000 f9b7 	bl	8009a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2200      	movs	r2, #0
 80096ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	f003 0304 	and.w	r3, r3, #4
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d020      	beq.n	800973c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	f003 0304 	and.w	r3, r3, #4
 8009700:	2b00      	cmp	r3, #0
 8009702:	d01b      	beq.n	800973c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	f06f 0204 	mvn.w	r2, #4
 800970c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	2202      	movs	r2, #2
 8009712:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	699b      	ldr	r3, [r3, #24]
 800971a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800971e:	2b00      	cmp	r3, #0
 8009720:	d003      	beq.n	800972a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f000 f98e 	bl	8009a44 <HAL_TIM_IC_CaptureCallback>
 8009728:	e005      	b.n	8009736 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f000 f980 	bl	8009a30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f000 f991 	bl	8009a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	2200      	movs	r2, #0
 800973a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	f003 0308 	and.w	r3, r3, #8
 8009742:	2b00      	cmp	r3, #0
 8009744:	d020      	beq.n	8009788 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	f003 0308 	and.w	r3, r3, #8
 800974c:	2b00      	cmp	r3, #0
 800974e:	d01b      	beq.n	8009788 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f06f 0208 	mvn.w	r2, #8
 8009758:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2204      	movs	r2, #4
 800975e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	69db      	ldr	r3, [r3, #28]
 8009766:	f003 0303 	and.w	r3, r3, #3
 800976a:	2b00      	cmp	r3, #0
 800976c:	d003      	beq.n	8009776 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f000 f968 	bl	8009a44 <HAL_TIM_IC_CaptureCallback>
 8009774:	e005      	b.n	8009782 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009776:	6878      	ldr	r0, [r7, #4]
 8009778:	f000 f95a 	bl	8009a30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f000 f96b 	bl	8009a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2200      	movs	r2, #0
 8009786:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	f003 0310 	and.w	r3, r3, #16
 800978e:	2b00      	cmp	r3, #0
 8009790:	d020      	beq.n	80097d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	f003 0310 	and.w	r3, r3, #16
 8009798:	2b00      	cmp	r3, #0
 800979a:	d01b      	beq.n	80097d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f06f 0210 	mvn.w	r2, #16
 80097a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2208      	movs	r2, #8
 80097aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	69db      	ldr	r3, [r3, #28]
 80097b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d003      	beq.n	80097c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f000 f942 	bl	8009a44 <HAL_TIM_IC_CaptureCallback>
 80097c0:	e005      	b.n	80097ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f000 f934 	bl	8009a30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f000 f945 	bl	8009a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2200      	movs	r2, #0
 80097d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	f003 0301 	and.w	r3, r3, #1
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d00c      	beq.n	80097f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f003 0301 	and.w	r3, r3, #1
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d007      	beq.n	80097f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f06f 0201 	mvn.w	r2, #1
 80097f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f7f9 fa28 	bl	8002c48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d104      	bne.n	800980c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009802:	68bb      	ldr	r3, [r7, #8]
 8009804:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009808:	2b00      	cmp	r3, #0
 800980a:	d00c      	beq.n	8009826 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009812:	2b00      	cmp	r3, #0
 8009814:	d007      	beq.n	8009826 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800981e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	f000 fb05 	bl	8009e30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800982c:	2b00      	cmp	r3, #0
 800982e:	d00c      	beq.n	800984a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009836:	2b00      	cmp	r3, #0
 8009838:	d007      	beq.n	800984a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009842:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f000 fafd 	bl	8009e44 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800984a:	68bb      	ldr	r3, [r7, #8]
 800984c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009850:	2b00      	cmp	r3, #0
 8009852:	d00c      	beq.n	800986e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800985a:	2b00      	cmp	r3, #0
 800985c:	d007      	beq.n	800986e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009866:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f000 f8ff 	bl	8009a6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	f003 0320 	and.w	r3, r3, #32
 8009874:	2b00      	cmp	r3, #0
 8009876:	d00c      	beq.n	8009892 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	f003 0320 	and.w	r3, r3, #32
 800987e:	2b00      	cmp	r3, #0
 8009880:	d007      	beq.n	8009892 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f06f 0220 	mvn.w	r2, #32
 800988a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800988c:	6878      	ldr	r0, [r7, #4]
 800988e:	f000 fac5 	bl	8009e1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009892:	bf00      	nop
 8009894:	3710      	adds	r7, #16
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}
	...

0800989c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b084      	sub	sp, #16
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
 80098a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80098a6:	2300      	movs	r3, #0
 80098a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d101      	bne.n	80098b8 <HAL_TIM_ConfigClockSource+0x1c>
 80098b4:	2302      	movs	r3, #2
 80098b6:	e0b4      	b.n	8009a22 <HAL_TIM_ConfigClockSource+0x186>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	2201      	movs	r2, #1
 80098bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2202      	movs	r2, #2
 80098c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	689b      	ldr	r3, [r3, #8]
 80098ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80098d0:	68ba      	ldr	r2, [r7, #8]
 80098d2:	4b56      	ldr	r3, [pc, #344]	@ (8009a2c <HAL_TIM_ConfigClockSource+0x190>)
 80098d4:	4013      	ands	r3, r2
 80098d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80098de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	68ba      	ldr	r2, [r7, #8]
 80098e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80098f0:	d03e      	beq.n	8009970 <HAL_TIM_ConfigClockSource+0xd4>
 80098f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80098f6:	f200 8087 	bhi.w	8009a08 <HAL_TIM_ConfigClockSource+0x16c>
 80098fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098fe:	f000 8086 	beq.w	8009a0e <HAL_TIM_ConfigClockSource+0x172>
 8009902:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009906:	d87f      	bhi.n	8009a08 <HAL_TIM_ConfigClockSource+0x16c>
 8009908:	2b70      	cmp	r3, #112	@ 0x70
 800990a:	d01a      	beq.n	8009942 <HAL_TIM_ConfigClockSource+0xa6>
 800990c:	2b70      	cmp	r3, #112	@ 0x70
 800990e:	d87b      	bhi.n	8009a08 <HAL_TIM_ConfigClockSource+0x16c>
 8009910:	2b60      	cmp	r3, #96	@ 0x60
 8009912:	d050      	beq.n	80099b6 <HAL_TIM_ConfigClockSource+0x11a>
 8009914:	2b60      	cmp	r3, #96	@ 0x60
 8009916:	d877      	bhi.n	8009a08 <HAL_TIM_ConfigClockSource+0x16c>
 8009918:	2b50      	cmp	r3, #80	@ 0x50
 800991a:	d03c      	beq.n	8009996 <HAL_TIM_ConfigClockSource+0xfa>
 800991c:	2b50      	cmp	r3, #80	@ 0x50
 800991e:	d873      	bhi.n	8009a08 <HAL_TIM_ConfigClockSource+0x16c>
 8009920:	2b40      	cmp	r3, #64	@ 0x40
 8009922:	d058      	beq.n	80099d6 <HAL_TIM_ConfigClockSource+0x13a>
 8009924:	2b40      	cmp	r3, #64	@ 0x40
 8009926:	d86f      	bhi.n	8009a08 <HAL_TIM_ConfigClockSource+0x16c>
 8009928:	2b30      	cmp	r3, #48	@ 0x30
 800992a:	d064      	beq.n	80099f6 <HAL_TIM_ConfigClockSource+0x15a>
 800992c:	2b30      	cmp	r3, #48	@ 0x30
 800992e:	d86b      	bhi.n	8009a08 <HAL_TIM_ConfigClockSource+0x16c>
 8009930:	2b20      	cmp	r3, #32
 8009932:	d060      	beq.n	80099f6 <HAL_TIM_ConfigClockSource+0x15a>
 8009934:	2b20      	cmp	r3, #32
 8009936:	d867      	bhi.n	8009a08 <HAL_TIM_ConfigClockSource+0x16c>
 8009938:	2b00      	cmp	r3, #0
 800993a:	d05c      	beq.n	80099f6 <HAL_TIM_ConfigClockSource+0x15a>
 800993c:	2b10      	cmp	r3, #16
 800993e:	d05a      	beq.n	80099f6 <HAL_TIM_ConfigClockSource+0x15a>
 8009940:	e062      	b.n	8009a08 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009952:	f000 f9b5 	bl	8009cc0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	689b      	ldr	r3, [r3, #8]
 800995c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009964:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	68ba      	ldr	r2, [r7, #8]
 800996c:	609a      	str	r2, [r3, #8]
      break;
 800996e:	e04f      	b.n	8009a10 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009980:	f000 f99e 	bl	8009cc0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	689a      	ldr	r2, [r3, #8]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009992:	609a      	str	r2, [r3, #8]
      break;
 8009994:	e03c      	b.n	8009a10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800999e:	683b      	ldr	r3, [r7, #0]
 80099a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80099a2:	461a      	mov	r2, r3
 80099a4:	f000 f912 	bl	8009bcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	2150      	movs	r1, #80	@ 0x50
 80099ae:	4618      	mov	r0, r3
 80099b0:	f000 f96b 	bl	8009c8a <TIM_ITRx_SetConfig>
      break;
 80099b4:	e02c      	b.n	8009a10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80099c2:	461a      	mov	r2, r3
 80099c4:	f000 f931 	bl	8009c2a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	2160      	movs	r1, #96	@ 0x60
 80099ce:	4618      	mov	r0, r3
 80099d0:	f000 f95b 	bl	8009c8a <TIM_ITRx_SetConfig>
      break;
 80099d4:	e01c      	b.n	8009a10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80099e2:	461a      	mov	r2, r3
 80099e4:	f000 f8f2 	bl	8009bcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	2140      	movs	r1, #64	@ 0x40
 80099ee:	4618      	mov	r0, r3
 80099f0:	f000 f94b 	bl	8009c8a <TIM_ITRx_SetConfig>
      break;
 80099f4:	e00c      	b.n	8009a10 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681a      	ldr	r2, [r3, #0]
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	4619      	mov	r1, r3
 8009a00:	4610      	mov	r0, r2
 8009a02:	f000 f942 	bl	8009c8a <TIM_ITRx_SetConfig>
      break;
 8009a06:	e003      	b.n	8009a10 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009a08:	2301      	movs	r3, #1
 8009a0a:	73fb      	strb	r3, [r7, #15]
      break;
 8009a0c:	e000      	b.n	8009a10 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009a0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2201      	movs	r2, #1
 8009a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a22:	4618      	mov	r0, r3
 8009a24:	3710      	adds	r7, #16
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bd80      	pop	{r7, pc}
 8009a2a:	bf00      	nop
 8009a2c:	fffeff88 	.word	0xfffeff88

08009a30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009a30:	b480      	push	{r7}
 8009a32:	b083      	sub	sp, #12
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009a38:	bf00      	nop
 8009a3a:	370c      	adds	r7, #12
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a42:	4770      	bx	lr

08009a44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009a44:	b480      	push	{r7}
 8009a46:	b083      	sub	sp, #12
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009a4c:	bf00      	nop
 8009a4e:	370c      	adds	r7, #12
 8009a50:	46bd      	mov	sp, r7
 8009a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a56:	4770      	bx	lr

08009a58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b083      	sub	sp, #12
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009a60:	bf00      	nop
 8009a62:	370c      	adds	r7, #12
 8009a64:	46bd      	mov	sp, r7
 8009a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6a:	4770      	bx	lr

08009a6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009a6c:	b480      	push	{r7}
 8009a6e:	b083      	sub	sp, #12
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009a74:	bf00      	nop
 8009a76:	370c      	adds	r7, #12
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7e:	4770      	bx	lr

08009a80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009a80:	b480      	push	{r7}
 8009a82:	b085      	sub	sp, #20
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
 8009a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	4a43      	ldr	r2, [pc, #268]	@ (8009ba0 <TIM_Base_SetConfig+0x120>)
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d013      	beq.n	8009ac0 <TIM_Base_SetConfig+0x40>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a9e:	d00f      	beq.n	8009ac0 <TIM_Base_SetConfig+0x40>
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	4a40      	ldr	r2, [pc, #256]	@ (8009ba4 <TIM_Base_SetConfig+0x124>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d00b      	beq.n	8009ac0 <TIM_Base_SetConfig+0x40>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	4a3f      	ldr	r2, [pc, #252]	@ (8009ba8 <TIM_Base_SetConfig+0x128>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d007      	beq.n	8009ac0 <TIM_Base_SetConfig+0x40>
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	4a3e      	ldr	r2, [pc, #248]	@ (8009bac <TIM_Base_SetConfig+0x12c>)
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	d003      	beq.n	8009ac0 <TIM_Base_SetConfig+0x40>
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	4a3d      	ldr	r2, [pc, #244]	@ (8009bb0 <TIM_Base_SetConfig+0x130>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d108      	bne.n	8009ad2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ac6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	68fa      	ldr	r2, [r7, #12]
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	4a32      	ldr	r2, [pc, #200]	@ (8009ba0 <TIM_Base_SetConfig+0x120>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d02b      	beq.n	8009b32 <TIM_Base_SetConfig+0xb2>
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ae0:	d027      	beq.n	8009b32 <TIM_Base_SetConfig+0xb2>
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	4a2f      	ldr	r2, [pc, #188]	@ (8009ba4 <TIM_Base_SetConfig+0x124>)
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	d023      	beq.n	8009b32 <TIM_Base_SetConfig+0xb2>
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	4a2e      	ldr	r2, [pc, #184]	@ (8009ba8 <TIM_Base_SetConfig+0x128>)
 8009aee:	4293      	cmp	r3, r2
 8009af0:	d01f      	beq.n	8009b32 <TIM_Base_SetConfig+0xb2>
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	4a2d      	ldr	r2, [pc, #180]	@ (8009bac <TIM_Base_SetConfig+0x12c>)
 8009af6:	4293      	cmp	r3, r2
 8009af8:	d01b      	beq.n	8009b32 <TIM_Base_SetConfig+0xb2>
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	4a2c      	ldr	r2, [pc, #176]	@ (8009bb0 <TIM_Base_SetConfig+0x130>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d017      	beq.n	8009b32 <TIM_Base_SetConfig+0xb2>
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	4a2b      	ldr	r2, [pc, #172]	@ (8009bb4 <TIM_Base_SetConfig+0x134>)
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d013      	beq.n	8009b32 <TIM_Base_SetConfig+0xb2>
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	4a2a      	ldr	r2, [pc, #168]	@ (8009bb8 <TIM_Base_SetConfig+0x138>)
 8009b0e:	4293      	cmp	r3, r2
 8009b10:	d00f      	beq.n	8009b32 <TIM_Base_SetConfig+0xb2>
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	4a29      	ldr	r2, [pc, #164]	@ (8009bbc <TIM_Base_SetConfig+0x13c>)
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d00b      	beq.n	8009b32 <TIM_Base_SetConfig+0xb2>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	4a28      	ldr	r2, [pc, #160]	@ (8009bc0 <TIM_Base_SetConfig+0x140>)
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d007      	beq.n	8009b32 <TIM_Base_SetConfig+0xb2>
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	4a27      	ldr	r2, [pc, #156]	@ (8009bc4 <TIM_Base_SetConfig+0x144>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d003      	beq.n	8009b32 <TIM_Base_SetConfig+0xb2>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	4a26      	ldr	r2, [pc, #152]	@ (8009bc8 <TIM_Base_SetConfig+0x148>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d108      	bne.n	8009b44 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009b38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	68db      	ldr	r3, [r3, #12]
 8009b3e:	68fa      	ldr	r2, [r7, #12]
 8009b40:	4313      	orrs	r3, r2
 8009b42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	695b      	ldr	r3, [r3, #20]
 8009b4e:	4313      	orrs	r3, r2
 8009b50:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	689a      	ldr	r2, [r3, #8]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	681a      	ldr	r2, [r3, #0]
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	4a0e      	ldr	r2, [pc, #56]	@ (8009ba0 <TIM_Base_SetConfig+0x120>)
 8009b66:	4293      	cmp	r3, r2
 8009b68:	d003      	beq.n	8009b72 <TIM_Base_SetConfig+0xf2>
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	4a10      	ldr	r2, [pc, #64]	@ (8009bb0 <TIM_Base_SetConfig+0x130>)
 8009b6e:	4293      	cmp	r3, r2
 8009b70:	d103      	bne.n	8009b7a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	691a      	ldr	r2, [r3, #16]
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f043 0204 	orr.w	r2, r3, #4
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2201      	movs	r2, #1
 8009b8a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	68fa      	ldr	r2, [r7, #12]
 8009b90:	601a      	str	r2, [r3, #0]
}
 8009b92:	bf00      	nop
 8009b94:	3714      	adds	r7, #20
 8009b96:	46bd      	mov	sp, r7
 8009b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9c:	4770      	bx	lr
 8009b9e:	bf00      	nop
 8009ba0:	40010000 	.word	0x40010000
 8009ba4:	40000400 	.word	0x40000400
 8009ba8:	40000800 	.word	0x40000800
 8009bac:	40000c00 	.word	0x40000c00
 8009bb0:	40010400 	.word	0x40010400
 8009bb4:	40014000 	.word	0x40014000
 8009bb8:	40014400 	.word	0x40014400
 8009bbc:	40014800 	.word	0x40014800
 8009bc0:	40001800 	.word	0x40001800
 8009bc4:	40001c00 	.word	0x40001c00
 8009bc8:	40002000 	.word	0x40002000

08009bcc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b087      	sub	sp, #28
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	60f8      	str	r0, [r7, #12]
 8009bd4:	60b9      	str	r1, [r7, #8]
 8009bd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	6a1b      	ldr	r3, [r3, #32]
 8009bdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	6a1b      	ldr	r3, [r3, #32]
 8009be2:	f023 0201 	bic.w	r2, r3, #1
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	699b      	ldr	r3, [r3, #24]
 8009bee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009bf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	011b      	lsls	r3, r3, #4
 8009bfc:	693a      	ldr	r2, [r7, #16]
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	f023 030a 	bic.w	r3, r3, #10
 8009c08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009c0a:	697a      	ldr	r2, [r7, #20]
 8009c0c:	68bb      	ldr	r3, [r7, #8]
 8009c0e:	4313      	orrs	r3, r2
 8009c10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	693a      	ldr	r2, [r7, #16]
 8009c16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	697a      	ldr	r2, [r7, #20]
 8009c1c:	621a      	str	r2, [r3, #32]
}
 8009c1e:	bf00      	nop
 8009c20:	371c      	adds	r7, #28
 8009c22:	46bd      	mov	sp, r7
 8009c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c28:	4770      	bx	lr

08009c2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c2a:	b480      	push	{r7}
 8009c2c:	b087      	sub	sp, #28
 8009c2e:	af00      	add	r7, sp, #0
 8009c30:	60f8      	str	r0, [r7, #12]
 8009c32:	60b9      	str	r1, [r7, #8]
 8009c34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	6a1b      	ldr	r3, [r3, #32]
 8009c3a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	6a1b      	ldr	r3, [r3, #32]
 8009c40:	f023 0210 	bic.w	r2, r3, #16
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	699b      	ldr	r3, [r3, #24]
 8009c4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009c4e:	693b      	ldr	r3, [r7, #16]
 8009c50:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009c54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	031b      	lsls	r3, r3, #12
 8009c5a:	693a      	ldr	r2, [r7, #16]
 8009c5c:	4313      	orrs	r3, r2
 8009c5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009c60:	697b      	ldr	r3, [r7, #20]
 8009c62:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009c66:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	011b      	lsls	r3, r3, #4
 8009c6c:	697a      	ldr	r2, [r7, #20]
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	693a      	ldr	r2, [r7, #16]
 8009c76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	697a      	ldr	r2, [r7, #20]
 8009c7c:	621a      	str	r2, [r3, #32]
}
 8009c7e:	bf00      	nop
 8009c80:	371c      	adds	r7, #28
 8009c82:	46bd      	mov	sp, r7
 8009c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c88:	4770      	bx	lr

08009c8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009c8a:	b480      	push	{r7}
 8009c8c:	b085      	sub	sp, #20
 8009c8e:	af00      	add	r7, sp, #0
 8009c90:	6078      	str	r0, [r7, #4]
 8009c92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	689b      	ldr	r3, [r3, #8]
 8009c98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ca0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009ca2:	683a      	ldr	r2, [r7, #0]
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	4313      	orrs	r3, r2
 8009ca8:	f043 0307 	orr.w	r3, r3, #7
 8009cac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	68fa      	ldr	r2, [r7, #12]
 8009cb2:	609a      	str	r2, [r3, #8]
}
 8009cb4:	bf00      	nop
 8009cb6:	3714      	adds	r7, #20
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbe:	4770      	bx	lr

08009cc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009cc0:	b480      	push	{r7}
 8009cc2:	b087      	sub	sp, #28
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	60f8      	str	r0, [r7, #12]
 8009cc8:	60b9      	str	r1, [r7, #8]
 8009cca:	607a      	str	r2, [r7, #4]
 8009ccc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	689b      	ldr	r3, [r3, #8]
 8009cd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009cd4:	697b      	ldr	r3, [r7, #20]
 8009cd6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009cda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	021a      	lsls	r2, r3, #8
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	431a      	orrs	r2, r3
 8009ce4:	68bb      	ldr	r3, [r7, #8]
 8009ce6:	4313      	orrs	r3, r2
 8009ce8:	697a      	ldr	r2, [r7, #20]
 8009cea:	4313      	orrs	r3, r2
 8009cec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	697a      	ldr	r2, [r7, #20]
 8009cf2:	609a      	str	r2, [r3, #8]
}
 8009cf4:	bf00      	nop
 8009cf6:	371c      	adds	r7, #28
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfe:	4770      	bx	lr

08009d00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d00:	b480      	push	{r7}
 8009d02:	b085      	sub	sp, #20
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
 8009d08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009d10:	2b01      	cmp	r3, #1
 8009d12:	d101      	bne.n	8009d18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009d14:	2302      	movs	r3, #2
 8009d16:	e06d      	b.n	8009df4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2202      	movs	r2, #2
 8009d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	685b      	ldr	r3, [r3, #4]
 8009d2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	689b      	ldr	r3, [r3, #8]
 8009d36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	4a30      	ldr	r2, [pc, #192]	@ (8009e00 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d004      	beq.n	8009d4c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	4a2f      	ldr	r2, [pc, #188]	@ (8009e04 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	d108      	bne.n	8009d5e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009d52:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	685b      	ldr	r3, [r3, #4]
 8009d58:	68fa      	ldr	r2, [r7, #12]
 8009d5a:	4313      	orrs	r3, r2
 8009d5c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d64:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	68fa      	ldr	r2, [r7, #12]
 8009d6c:	4313      	orrs	r3, r2
 8009d6e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	68fa      	ldr	r2, [r7, #12]
 8009d76:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	4a20      	ldr	r2, [pc, #128]	@ (8009e00 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d022      	beq.n	8009dc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d8a:	d01d      	beq.n	8009dc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	4a1d      	ldr	r2, [pc, #116]	@ (8009e08 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009d92:	4293      	cmp	r3, r2
 8009d94:	d018      	beq.n	8009dc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a1c      	ldr	r2, [pc, #112]	@ (8009e0c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d013      	beq.n	8009dc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	4a1a      	ldr	r2, [pc, #104]	@ (8009e10 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d00e      	beq.n	8009dc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	4a15      	ldr	r2, [pc, #84]	@ (8009e04 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009db0:	4293      	cmp	r3, r2
 8009db2:	d009      	beq.n	8009dc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	4a16      	ldr	r2, [pc, #88]	@ (8009e14 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009dba:	4293      	cmp	r3, r2
 8009dbc:	d004      	beq.n	8009dc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	4a15      	ldr	r2, [pc, #84]	@ (8009e18 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009dc4:	4293      	cmp	r3, r2
 8009dc6:	d10c      	bne.n	8009de2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009dce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	689b      	ldr	r3, [r3, #8]
 8009dd4:	68ba      	ldr	r2, [r7, #8]
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	68ba      	ldr	r2, [r7, #8]
 8009de0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2201      	movs	r2, #1
 8009de6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2200      	movs	r2, #0
 8009dee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009df2:	2300      	movs	r3, #0
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	3714      	adds	r7, #20
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfe:	4770      	bx	lr
 8009e00:	40010000 	.word	0x40010000
 8009e04:	40010400 	.word	0x40010400
 8009e08:	40000400 	.word	0x40000400
 8009e0c:	40000800 	.word	0x40000800
 8009e10:	40000c00 	.word	0x40000c00
 8009e14:	40014000 	.word	0x40014000
 8009e18:	40001800 	.word	0x40001800

08009e1c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	b083      	sub	sp, #12
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009e24:	bf00      	nop
 8009e26:	370c      	adds	r7, #12
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2e:	4770      	bx	lr

08009e30 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b083      	sub	sp, #12
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009e38:	bf00      	nop
 8009e3a:	370c      	adds	r7, #12
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e42:	4770      	bx	lr

08009e44 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b083      	sub	sp, #12
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009e4c:	bf00      	nop
 8009e4e:	370c      	adds	r7, #12
 8009e50:	46bd      	mov	sp, r7
 8009e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e56:	4770      	bx	lr

08009e58 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b082      	sub	sp, #8
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d101      	bne.n	8009e6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009e66:	2301      	movs	r3, #1
 8009e68:	e040      	b.n	8009eec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d106      	bne.n	8009e80 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	2200      	movs	r2, #0
 8009e76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009e7a:	6878      	ldr	r0, [r7, #4]
 8009e7c:	f7f9 f8a6 	bl	8002fcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2224      	movs	r2, #36	@ 0x24
 8009e84:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	681a      	ldr	r2, [r3, #0]
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	f022 0201 	bic.w	r2, r2, #1
 8009e94:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d002      	beq.n	8009ea4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f000 fb16 	bl	800a4d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f000 f8af 	bl	800a008 <UART_SetConfig>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2b01      	cmp	r3, #1
 8009eae:	d101      	bne.n	8009eb4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009eb0:	2301      	movs	r3, #1
 8009eb2:	e01b      	b.n	8009eec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	685a      	ldr	r2, [r3, #4]
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009ec2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	689a      	ldr	r2, [r3, #8]
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009ed2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	681a      	ldr	r2, [r3, #0]
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f042 0201 	orr.w	r2, r2, #1
 8009ee2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009ee4:	6878      	ldr	r0, [r7, #4]
 8009ee6:	f000 fb95 	bl	800a614 <UART_CheckIdleState>
 8009eea:	4603      	mov	r3, r0
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	3708      	adds	r7, #8
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}

08009ef4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b08a      	sub	sp, #40	@ 0x28
 8009ef8:	af02      	add	r7, sp, #8
 8009efa:	60f8      	str	r0, [r7, #12]
 8009efc:	60b9      	str	r1, [r7, #8]
 8009efe:	603b      	str	r3, [r7, #0]
 8009f00:	4613      	mov	r3, r2
 8009f02:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009f08:	2b20      	cmp	r3, #32
 8009f0a:	d177      	bne.n	8009ffc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d002      	beq.n	8009f18 <HAL_UART_Transmit+0x24>
 8009f12:	88fb      	ldrh	r3, [r7, #6]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d101      	bne.n	8009f1c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009f18:	2301      	movs	r3, #1
 8009f1a:	e070      	b.n	8009ffe <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2200      	movs	r2, #0
 8009f20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2221      	movs	r2, #33	@ 0x21
 8009f28:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009f2a:	f7f9 fb91 	bl	8003650 <HAL_GetTick>
 8009f2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	88fa      	ldrh	r2, [r7, #6]
 8009f34:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	88fa      	ldrh	r2, [r7, #6]
 8009f3c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	689b      	ldr	r3, [r3, #8]
 8009f44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f48:	d108      	bne.n	8009f5c <HAL_UART_Transmit+0x68>
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	691b      	ldr	r3, [r3, #16]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d104      	bne.n	8009f5c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009f52:	2300      	movs	r3, #0
 8009f54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	61bb      	str	r3, [r7, #24]
 8009f5a:	e003      	b.n	8009f64 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009f60:	2300      	movs	r3, #0
 8009f62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009f64:	e02f      	b.n	8009fc6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	9300      	str	r3, [sp, #0]
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	2180      	movs	r1, #128	@ 0x80
 8009f70:	68f8      	ldr	r0, [r7, #12]
 8009f72:	f000 fbf7 	bl	800a764 <UART_WaitOnFlagUntilTimeout>
 8009f76:	4603      	mov	r3, r0
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d004      	beq.n	8009f86 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	2220      	movs	r2, #32
 8009f80:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8009f82:	2303      	movs	r3, #3
 8009f84:	e03b      	b.n	8009ffe <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8009f86:	69fb      	ldr	r3, [r7, #28]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d10b      	bne.n	8009fa4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009f8c:	69bb      	ldr	r3, [r7, #24]
 8009f8e:	881b      	ldrh	r3, [r3, #0]
 8009f90:	461a      	mov	r2, r3
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f9a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009f9c:	69bb      	ldr	r3, [r7, #24]
 8009f9e:	3302      	adds	r3, #2
 8009fa0:	61bb      	str	r3, [r7, #24]
 8009fa2:	e007      	b.n	8009fb4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009fa4:	69fb      	ldr	r3, [r7, #28]
 8009fa6:	781a      	ldrb	r2, [r3, #0]
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009fae:	69fb      	ldr	r3, [r7, #28]
 8009fb0:	3301      	adds	r3, #1
 8009fb2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009fba:	b29b      	uxth	r3, r3
 8009fbc:	3b01      	subs	r3, #1
 8009fbe:	b29a      	uxth	r2, r3
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009fcc:	b29b      	uxth	r3, r3
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d1c9      	bne.n	8009f66 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	9300      	str	r3, [sp, #0]
 8009fd6:	697b      	ldr	r3, [r7, #20]
 8009fd8:	2200      	movs	r2, #0
 8009fda:	2140      	movs	r1, #64	@ 0x40
 8009fdc:	68f8      	ldr	r0, [r7, #12]
 8009fde:	f000 fbc1 	bl	800a764 <UART_WaitOnFlagUntilTimeout>
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d004      	beq.n	8009ff2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	2220      	movs	r2, #32
 8009fec:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8009fee:	2303      	movs	r3, #3
 8009ff0:	e005      	b.n	8009ffe <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	2220      	movs	r2, #32
 8009ff6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	e000      	b.n	8009ffe <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8009ffc:	2302      	movs	r3, #2
  }
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3720      	adds	r7, #32
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}
	...

0800a008 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b088      	sub	sp, #32
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a010:	2300      	movs	r3, #0
 800a012:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	689a      	ldr	r2, [r3, #8]
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	691b      	ldr	r3, [r3, #16]
 800a01c:	431a      	orrs	r2, r3
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	695b      	ldr	r3, [r3, #20]
 800a022:	431a      	orrs	r2, r3
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	69db      	ldr	r3, [r3, #28]
 800a028:	4313      	orrs	r3, r2
 800a02a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	681a      	ldr	r2, [r3, #0]
 800a032:	4ba6      	ldr	r3, [pc, #664]	@ (800a2cc <UART_SetConfig+0x2c4>)
 800a034:	4013      	ands	r3, r2
 800a036:	687a      	ldr	r2, [r7, #4]
 800a038:	6812      	ldr	r2, [r2, #0]
 800a03a:	6979      	ldr	r1, [r7, #20]
 800a03c:	430b      	orrs	r3, r1
 800a03e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	685b      	ldr	r3, [r3, #4]
 800a046:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	68da      	ldr	r2, [r3, #12]
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	430a      	orrs	r2, r1
 800a054:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	699b      	ldr	r3, [r3, #24]
 800a05a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	6a1b      	ldr	r3, [r3, #32]
 800a060:	697a      	ldr	r2, [r7, #20]
 800a062:	4313      	orrs	r3, r2
 800a064:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	689b      	ldr	r3, [r3, #8]
 800a06c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	697a      	ldr	r2, [r7, #20]
 800a076:	430a      	orrs	r2, r1
 800a078:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	4a94      	ldr	r2, [pc, #592]	@ (800a2d0 <UART_SetConfig+0x2c8>)
 800a080:	4293      	cmp	r3, r2
 800a082:	d120      	bne.n	800a0c6 <UART_SetConfig+0xbe>
 800a084:	4b93      	ldr	r3, [pc, #588]	@ (800a2d4 <UART_SetConfig+0x2cc>)
 800a086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a08a:	f003 0303 	and.w	r3, r3, #3
 800a08e:	2b03      	cmp	r3, #3
 800a090:	d816      	bhi.n	800a0c0 <UART_SetConfig+0xb8>
 800a092:	a201      	add	r2, pc, #4	@ (adr r2, 800a098 <UART_SetConfig+0x90>)
 800a094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a098:	0800a0a9 	.word	0x0800a0a9
 800a09c:	0800a0b5 	.word	0x0800a0b5
 800a0a0:	0800a0af 	.word	0x0800a0af
 800a0a4:	0800a0bb 	.word	0x0800a0bb
 800a0a8:	2301      	movs	r3, #1
 800a0aa:	77fb      	strb	r3, [r7, #31]
 800a0ac:	e150      	b.n	800a350 <UART_SetConfig+0x348>
 800a0ae:	2302      	movs	r3, #2
 800a0b0:	77fb      	strb	r3, [r7, #31]
 800a0b2:	e14d      	b.n	800a350 <UART_SetConfig+0x348>
 800a0b4:	2304      	movs	r3, #4
 800a0b6:	77fb      	strb	r3, [r7, #31]
 800a0b8:	e14a      	b.n	800a350 <UART_SetConfig+0x348>
 800a0ba:	2308      	movs	r3, #8
 800a0bc:	77fb      	strb	r3, [r7, #31]
 800a0be:	e147      	b.n	800a350 <UART_SetConfig+0x348>
 800a0c0:	2310      	movs	r3, #16
 800a0c2:	77fb      	strb	r3, [r7, #31]
 800a0c4:	e144      	b.n	800a350 <UART_SetConfig+0x348>
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	4a83      	ldr	r2, [pc, #524]	@ (800a2d8 <UART_SetConfig+0x2d0>)
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d132      	bne.n	800a136 <UART_SetConfig+0x12e>
 800a0d0:	4b80      	ldr	r3, [pc, #512]	@ (800a2d4 <UART_SetConfig+0x2cc>)
 800a0d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a0d6:	f003 030c 	and.w	r3, r3, #12
 800a0da:	2b0c      	cmp	r3, #12
 800a0dc:	d828      	bhi.n	800a130 <UART_SetConfig+0x128>
 800a0de:	a201      	add	r2, pc, #4	@ (adr r2, 800a0e4 <UART_SetConfig+0xdc>)
 800a0e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0e4:	0800a119 	.word	0x0800a119
 800a0e8:	0800a131 	.word	0x0800a131
 800a0ec:	0800a131 	.word	0x0800a131
 800a0f0:	0800a131 	.word	0x0800a131
 800a0f4:	0800a125 	.word	0x0800a125
 800a0f8:	0800a131 	.word	0x0800a131
 800a0fc:	0800a131 	.word	0x0800a131
 800a100:	0800a131 	.word	0x0800a131
 800a104:	0800a11f 	.word	0x0800a11f
 800a108:	0800a131 	.word	0x0800a131
 800a10c:	0800a131 	.word	0x0800a131
 800a110:	0800a131 	.word	0x0800a131
 800a114:	0800a12b 	.word	0x0800a12b
 800a118:	2300      	movs	r3, #0
 800a11a:	77fb      	strb	r3, [r7, #31]
 800a11c:	e118      	b.n	800a350 <UART_SetConfig+0x348>
 800a11e:	2302      	movs	r3, #2
 800a120:	77fb      	strb	r3, [r7, #31]
 800a122:	e115      	b.n	800a350 <UART_SetConfig+0x348>
 800a124:	2304      	movs	r3, #4
 800a126:	77fb      	strb	r3, [r7, #31]
 800a128:	e112      	b.n	800a350 <UART_SetConfig+0x348>
 800a12a:	2308      	movs	r3, #8
 800a12c:	77fb      	strb	r3, [r7, #31]
 800a12e:	e10f      	b.n	800a350 <UART_SetConfig+0x348>
 800a130:	2310      	movs	r3, #16
 800a132:	77fb      	strb	r3, [r7, #31]
 800a134:	e10c      	b.n	800a350 <UART_SetConfig+0x348>
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	4a68      	ldr	r2, [pc, #416]	@ (800a2dc <UART_SetConfig+0x2d4>)
 800a13c:	4293      	cmp	r3, r2
 800a13e:	d120      	bne.n	800a182 <UART_SetConfig+0x17a>
 800a140:	4b64      	ldr	r3, [pc, #400]	@ (800a2d4 <UART_SetConfig+0x2cc>)
 800a142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a146:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a14a:	2b30      	cmp	r3, #48	@ 0x30
 800a14c:	d013      	beq.n	800a176 <UART_SetConfig+0x16e>
 800a14e:	2b30      	cmp	r3, #48	@ 0x30
 800a150:	d814      	bhi.n	800a17c <UART_SetConfig+0x174>
 800a152:	2b20      	cmp	r3, #32
 800a154:	d009      	beq.n	800a16a <UART_SetConfig+0x162>
 800a156:	2b20      	cmp	r3, #32
 800a158:	d810      	bhi.n	800a17c <UART_SetConfig+0x174>
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d002      	beq.n	800a164 <UART_SetConfig+0x15c>
 800a15e:	2b10      	cmp	r3, #16
 800a160:	d006      	beq.n	800a170 <UART_SetConfig+0x168>
 800a162:	e00b      	b.n	800a17c <UART_SetConfig+0x174>
 800a164:	2300      	movs	r3, #0
 800a166:	77fb      	strb	r3, [r7, #31]
 800a168:	e0f2      	b.n	800a350 <UART_SetConfig+0x348>
 800a16a:	2302      	movs	r3, #2
 800a16c:	77fb      	strb	r3, [r7, #31]
 800a16e:	e0ef      	b.n	800a350 <UART_SetConfig+0x348>
 800a170:	2304      	movs	r3, #4
 800a172:	77fb      	strb	r3, [r7, #31]
 800a174:	e0ec      	b.n	800a350 <UART_SetConfig+0x348>
 800a176:	2308      	movs	r3, #8
 800a178:	77fb      	strb	r3, [r7, #31]
 800a17a:	e0e9      	b.n	800a350 <UART_SetConfig+0x348>
 800a17c:	2310      	movs	r3, #16
 800a17e:	77fb      	strb	r3, [r7, #31]
 800a180:	e0e6      	b.n	800a350 <UART_SetConfig+0x348>
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	4a56      	ldr	r2, [pc, #344]	@ (800a2e0 <UART_SetConfig+0x2d8>)
 800a188:	4293      	cmp	r3, r2
 800a18a:	d120      	bne.n	800a1ce <UART_SetConfig+0x1c6>
 800a18c:	4b51      	ldr	r3, [pc, #324]	@ (800a2d4 <UART_SetConfig+0x2cc>)
 800a18e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a192:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a196:	2bc0      	cmp	r3, #192	@ 0xc0
 800a198:	d013      	beq.n	800a1c2 <UART_SetConfig+0x1ba>
 800a19a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a19c:	d814      	bhi.n	800a1c8 <UART_SetConfig+0x1c0>
 800a19e:	2b80      	cmp	r3, #128	@ 0x80
 800a1a0:	d009      	beq.n	800a1b6 <UART_SetConfig+0x1ae>
 800a1a2:	2b80      	cmp	r3, #128	@ 0x80
 800a1a4:	d810      	bhi.n	800a1c8 <UART_SetConfig+0x1c0>
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d002      	beq.n	800a1b0 <UART_SetConfig+0x1a8>
 800a1aa:	2b40      	cmp	r3, #64	@ 0x40
 800a1ac:	d006      	beq.n	800a1bc <UART_SetConfig+0x1b4>
 800a1ae:	e00b      	b.n	800a1c8 <UART_SetConfig+0x1c0>
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	77fb      	strb	r3, [r7, #31]
 800a1b4:	e0cc      	b.n	800a350 <UART_SetConfig+0x348>
 800a1b6:	2302      	movs	r3, #2
 800a1b8:	77fb      	strb	r3, [r7, #31]
 800a1ba:	e0c9      	b.n	800a350 <UART_SetConfig+0x348>
 800a1bc:	2304      	movs	r3, #4
 800a1be:	77fb      	strb	r3, [r7, #31]
 800a1c0:	e0c6      	b.n	800a350 <UART_SetConfig+0x348>
 800a1c2:	2308      	movs	r3, #8
 800a1c4:	77fb      	strb	r3, [r7, #31]
 800a1c6:	e0c3      	b.n	800a350 <UART_SetConfig+0x348>
 800a1c8:	2310      	movs	r3, #16
 800a1ca:	77fb      	strb	r3, [r7, #31]
 800a1cc:	e0c0      	b.n	800a350 <UART_SetConfig+0x348>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	4a44      	ldr	r2, [pc, #272]	@ (800a2e4 <UART_SetConfig+0x2dc>)
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d125      	bne.n	800a224 <UART_SetConfig+0x21c>
 800a1d8:	4b3e      	ldr	r3, [pc, #248]	@ (800a2d4 <UART_SetConfig+0x2cc>)
 800a1da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a1e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a1e6:	d017      	beq.n	800a218 <UART_SetConfig+0x210>
 800a1e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a1ec:	d817      	bhi.n	800a21e <UART_SetConfig+0x216>
 800a1ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1f2:	d00b      	beq.n	800a20c <UART_SetConfig+0x204>
 800a1f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1f8:	d811      	bhi.n	800a21e <UART_SetConfig+0x216>
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d003      	beq.n	800a206 <UART_SetConfig+0x1fe>
 800a1fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a202:	d006      	beq.n	800a212 <UART_SetConfig+0x20a>
 800a204:	e00b      	b.n	800a21e <UART_SetConfig+0x216>
 800a206:	2300      	movs	r3, #0
 800a208:	77fb      	strb	r3, [r7, #31]
 800a20a:	e0a1      	b.n	800a350 <UART_SetConfig+0x348>
 800a20c:	2302      	movs	r3, #2
 800a20e:	77fb      	strb	r3, [r7, #31]
 800a210:	e09e      	b.n	800a350 <UART_SetConfig+0x348>
 800a212:	2304      	movs	r3, #4
 800a214:	77fb      	strb	r3, [r7, #31]
 800a216:	e09b      	b.n	800a350 <UART_SetConfig+0x348>
 800a218:	2308      	movs	r3, #8
 800a21a:	77fb      	strb	r3, [r7, #31]
 800a21c:	e098      	b.n	800a350 <UART_SetConfig+0x348>
 800a21e:	2310      	movs	r3, #16
 800a220:	77fb      	strb	r3, [r7, #31]
 800a222:	e095      	b.n	800a350 <UART_SetConfig+0x348>
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	4a2f      	ldr	r2, [pc, #188]	@ (800a2e8 <UART_SetConfig+0x2e0>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d125      	bne.n	800a27a <UART_SetConfig+0x272>
 800a22e:	4b29      	ldr	r3, [pc, #164]	@ (800a2d4 <UART_SetConfig+0x2cc>)
 800a230:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a234:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a238:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a23c:	d017      	beq.n	800a26e <UART_SetConfig+0x266>
 800a23e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a242:	d817      	bhi.n	800a274 <UART_SetConfig+0x26c>
 800a244:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a248:	d00b      	beq.n	800a262 <UART_SetConfig+0x25a>
 800a24a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a24e:	d811      	bhi.n	800a274 <UART_SetConfig+0x26c>
 800a250:	2b00      	cmp	r3, #0
 800a252:	d003      	beq.n	800a25c <UART_SetConfig+0x254>
 800a254:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a258:	d006      	beq.n	800a268 <UART_SetConfig+0x260>
 800a25a:	e00b      	b.n	800a274 <UART_SetConfig+0x26c>
 800a25c:	2301      	movs	r3, #1
 800a25e:	77fb      	strb	r3, [r7, #31]
 800a260:	e076      	b.n	800a350 <UART_SetConfig+0x348>
 800a262:	2302      	movs	r3, #2
 800a264:	77fb      	strb	r3, [r7, #31]
 800a266:	e073      	b.n	800a350 <UART_SetConfig+0x348>
 800a268:	2304      	movs	r3, #4
 800a26a:	77fb      	strb	r3, [r7, #31]
 800a26c:	e070      	b.n	800a350 <UART_SetConfig+0x348>
 800a26e:	2308      	movs	r3, #8
 800a270:	77fb      	strb	r3, [r7, #31]
 800a272:	e06d      	b.n	800a350 <UART_SetConfig+0x348>
 800a274:	2310      	movs	r3, #16
 800a276:	77fb      	strb	r3, [r7, #31]
 800a278:	e06a      	b.n	800a350 <UART_SetConfig+0x348>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	4a1b      	ldr	r2, [pc, #108]	@ (800a2ec <UART_SetConfig+0x2e4>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d138      	bne.n	800a2f6 <UART_SetConfig+0x2ee>
 800a284:	4b13      	ldr	r3, [pc, #76]	@ (800a2d4 <UART_SetConfig+0x2cc>)
 800a286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a28a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a28e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a292:	d017      	beq.n	800a2c4 <UART_SetConfig+0x2bc>
 800a294:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a298:	d82a      	bhi.n	800a2f0 <UART_SetConfig+0x2e8>
 800a29a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a29e:	d00b      	beq.n	800a2b8 <UART_SetConfig+0x2b0>
 800a2a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2a4:	d824      	bhi.n	800a2f0 <UART_SetConfig+0x2e8>
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d003      	beq.n	800a2b2 <UART_SetConfig+0x2aa>
 800a2aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2ae:	d006      	beq.n	800a2be <UART_SetConfig+0x2b6>
 800a2b0:	e01e      	b.n	800a2f0 <UART_SetConfig+0x2e8>
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	77fb      	strb	r3, [r7, #31]
 800a2b6:	e04b      	b.n	800a350 <UART_SetConfig+0x348>
 800a2b8:	2302      	movs	r3, #2
 800a2ba:	77fb      	strb	r3, [r7, #31]
 800a2bc:	e048      	b.n	800a350 <UART_SetConfig+0x348>
 800a2be:	2304      	movs	r3, #4
 800a2c0:	77fb      	strb	r3, [r7, #31]
 800a2c2:	e045      	b.n	800a350 <UART_SetConfig+0x348>
 800a2c4:	2308      	movs	r3, #8
 800a2c6:	77fb      	strb	r3, [r7, #31]
 800a2c8:	e042      	b.n	800a350 <UART_SetConfig+0x348>
 800a2ca:	bf00      	nop
 800a2cc:	efff69f3 	.word	0xefff69f3
 800a2d0:	40011000 	.word	0x40011000
 800a2d4:	40023800 	.word	0x40023800
 800a2d8:	40004400 	.word	0x40004400
 800a2dc:	40004800 	.word	0x40004800
 800a2e0:	40004c00 	.word	0x40004c00
 800a2e4:	40005000 	.word	0x40005000
 800a2e8:	40011400 	.word	0x40011400
 800a2ec:	40007800 	.word	0x40007800
 800a2f0:	2310      	movs	r3, #16
 800a2f2:	77fb      	strb	r3, [r7, #31]
 800a2f4:	e02c      	b.n	800a350 <UART_SetConfig+0x348>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4a72      	ldr	r2, [pc, #456]	@ (800a4c4 <UART_SetConfig+0x4bc>)
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	d125      	bne.n	800a34c <UART_SetConfig+0x344>
 800a300:	4b71      	ldr	r3, [pc, #452]	@ (800a4c8 <UART_SetConfig+0x4c0>)
 800a302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a306:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800a30a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a30e:	d017      	beq.n	800a340 <UART_SetConfig+0x338>
 800a310:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800a314:	d817      	bhi.n	800a346 <UART_SetConfig+0x33e>
 800a316:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a31a:	d00b      	beq.n	800a334 <UART_SetConfig+0x32c>
 800a31c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a320:	d811      	bhi.n	800a346 <UART_SetConfig+0x33e>
 800a322:	2b00      	cmp	r3, #0
 800a324:	d003      	beq.n	800a32e <UART_SetConfig+0x326>
 800a326:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a32a:	d006      	beq.n	800a33a <UART_SetConfig+0x332>
 800a32c:	e00b      	b.n	800a346 <UART_SetConfig+0x33e>
 800a32e:	2300      	movs	r3, #0
 800a330:	77fb      	strb	r3, [r7, #31]
 800a332:	e00d      	b.n	800a350 <UART_SetConfig+0x348>
 800a334:	2302      	movs	r3, #2
 800a336:	77fb      	strb	r3, [r7, #31]
 800a338:	e00a      	b.n	800a350 <UART_SetConfig+0x348>
 800a33a:	2304      	movs	r3, #4
 800a33c:	77fb      	strb	r3, [r7, #31]
 800a33e:	e007      	b.n	800a350 <UART_SetConfig+0x348>
 800a340:	2308      	movs	r3, #8
 800a342:	77fb      	strb	r3, [r7, #31]
 800a344:	e004      	b.n	800a350 <UART_SetConfig+0x348>
 800a346:	2310      	movs	r3, #16
 800a348:	77fb      	strb	r3, [r7, #31]
 800a34a:	e001      	b.n	800a350 <UART_SetConfig+0x348>
 800a34c:	2310      	movs	r3, #16
 800a34e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	69db      	ldr	r3, [r3, #28]
 800a354:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a358:	d15b      	bne.n	800a412 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800a35a:	7ffb      	ldrb	r3, [r7, #31]
 800a35c:	2b08      	cmp	r3, #8
 800a35e:	d828      	bhi.n	800a3b2 <UART_SetConfig+0x3aa>
 800a360:	a201      	add	r2, pc, #4	@ (adr r2, 800a368 <UART_SetConfig+0x360>)
 800a362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a366:	bf00      	nop
 800a368:	0800a38d 	.word	0x0800a38d
 800a36c:	0800a395 	.word	0x0800a395
 800a370:	0800a39d 	.word	0x0800a39d
 800a374:	0800a3b3 	.word	0x0800a3b3
 800a378:	0800a3a3 	.word	0x0800a3a3
 800a37c:	0800a3b3 	.word	0x0800a3b3
 800a380:	0800a3b3 	.word	0x0800a3b3
 800a384:	0800a3b3 	.word	0x0800a3b3
 800a388:	0800a3ab 	.word	0x0800a3ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a38c:	f7fd f934 	bl	80075f8 <HAL_RCC_GetPCLK1Freq>
 800a390:	61b8      	str	r0, [r7, #24]
        break;
 800a392:	e013      	b.n	800a3bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a394:	f7fd f944 	bl	8007620 <HAL_RCC_GetPCLK2Freq>
 800a398:	61b8      	str	r0, [r7, #24]
        break;
 800a39a:	e00f      	b.n	800a3bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a39c:	4b4b      	ldr	r3, [pc, #300]	@ (800a4cc <UART_SetConfig+0x4c4>)
 800a39e:	61bb      	str	r3, [r7, #24]
        break;
 800a3a0:	e00c      	b.n	800a3bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a3a2:	f7fd f857 	bl	8007454 <HAL_RCC_GetSysClockFreq>
 800a3a6:	61b8      	str	r0, [r7, #24]
        break;
 800a3a8:	e008      	b.n	800a3bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3ae:	61bb      	str	r3, [r7, #24]
        break;
 800a3b0:	e004      	b.n	800a3bc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	77bb      	strb	r3, [r7, #30]
        break;
 800a3ba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a3bc:	69bb      	ldr	r3, [r7, #24]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d074      	beq.n	800a4ac <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a3c2:	69bb      	ldr	r3, [r7, #24]
 800a3c4:	005a      	lsls	r2, r3, #1
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	685b      	ldr	r3, [r3, #4]
 800a3ca:	085b      	lsrs	r3, r3, #1
 800a3cc:	441a      	add	r2, r3
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	685b      	ldr	r3, [r3, #4]
 800a3d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a3d8:	693b      	ldr	r3, [r7, #16]
 800a3da:	2b0f      	cmp	r3, #15
 800a3dc:	d916      	bls.n	800a40c <UART_SetConfig+0x404>
 800a3de:	693b      	ldr	r3, [r7, #16]
 800a3e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3e4:	d212      	bcs.n	800a40c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	b29b      	uxth	r3, r3
 800a3ea:	f023 030f 	bic.w	r3, r3, #15
 800a3ee:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a3f0:	693b      	ldr	r3, [r7, #16]
 800a3f2:	085b      	lsrs	r3, r3, #1
 800a3f4:	b29b      	uxth	r3, r3
 800a3f6:	f003 0307 	and.w	r3, r3, #7
 800a3fa:	b29a      	uxth	r2, r3
 800a3fc:	89fb      	ldrh	r3, [r7, #14]
 800a3fe:	4313      	orrs	r3, r2
 800a400:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	89fa      	ldrh	r2, [r7, #14]
 800a408:	60da      	str	r2, [r3, #12]
 800a40a:	e04f      	b.n	800a4ac <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a40c:	2301      	movs	r3, #1
 800a40e:	77bb      	strb	r3, [r7, #30]
 800a410:	e04c      	b.n	800a4ac <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a412:	7ffb      	ldrb	r3, [r7, #31]
 800a414:	2b08      	cmp	r3, #8
 800a416:	d828      	bhi.n	800a46a <UART_SetConfig+0x462>
 800a418:	a201      	add	r2, pc, #4	@ (adr r2, 800a420 <UART_SetConfig+0x418>)
 800a41a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a41e:	bf00      	nop
 800a420:	0800a445 	.word	0x0800a445
 800a424:	0800a44d 	.word	0x0800a44d
 800a428:	0800a455 	.word	0x0800a455
 800a42c:	0800a46b 	.word	0x0800a46b
 800a430:	0800a45b 	.word	0x0800a45b
 800a434:	0800a46b 	.word	0x0800a46b
 800a438:	0800a46b 	.word	0x0800a46b
 800a43c:	0800a46b 	.word	0x0800a46b
 800a440:	0800a463 	.word	0x0800a463
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a444:	f7fd f8d8 	bl	80075f8 <HAL_RCC_GetPCLK1Freq>
 800a448:	61b8      	str	r0, [r7, #24]
        break;
 800a44a:	e013      	b.n	800a474 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a44c:	f7fd f8e8 	bl	8007620 <HAL_RCC_GetPCLK2Freq>
 800a450:	61b8      	str	r0, [r7, #24]
        break;
 800a452:	e00f      	b.n	800a474 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a454:	4b1d      	ldr	r3, [pc, #116]	@ (800a4cc <UART_SetConfig+0x4c4>)
 800a456:	61bb      	str	r3, [r7, #24]
        break;
 800a458:	e00c      	b.n	800a474 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a45a:	f7fc fffb 	bl	8007454 <HAL_RCC_GetSysClockFreq>
 800a45e:	61b8      	str	r0, [r7, #24]
        break;
 800a460:	e008      	b.n	800a474 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a462:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a466:	61bb      	str	r3, [r7, #24]
        break;
 800a468:	e004      	b.n	800a474 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800a46a:	2300      	movs	r3, #0
 800a46c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a46e:	2301      	movs	r3, #1
 800a470:	77bb      	strb	r3, [r7, #30]
        break;
 800a472:	bf00      	nop
    }

    if (pclk != 0U)
 800a474:	69bb      	ldr	r3, [r7, #24]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d018      	beq.n	800a4ac <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	685b      	ldr	r3, [r3, #4]
 800a47e:	085a      	lsrs	r2, r3, #1
 800a480:	69bb      	ldr	r3, [r7, #24]
 800a482:	441a      	add	r2, r3
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	685b      	ldr	r3, [r3, #4]
 800a488:	fbb2 f3f3 	udiv	r3, r2, r3
 800a48c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a48e:	693b      	ldr	r3, [r7, #16]
 800a490:	2b0f      	cmp	r3, #15
 800a492:	d909      	bls.n	800a4a8 <UART_SetConfig+0x4a0>
 800a494:	693b      	ldr	r3, [r7, #16]
 800a496:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a49a:	d205      	bcs.n	800a4a8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a49c:	693b      	ldr	r3, [r7, #16]
 800a49e:	b29a      	uxth	r2, r3
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	60da      	str	r2, [r3, #12]
 800a4a6:	e001      	b.n	800a4ac <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a4a8:	2301      	movs	r3, #1
 800a4aa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a4b8:	7fbb      	ldrb	r3, [r7, #30]
}
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	3720      	adds	r7, #32
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}
 800a4c2:	bf00      	nop
 800a4c4:	40007c00 	.word	0x40007c00
 800a4c8:	40023800 	.word	0x40023800
 800a4cc:	00f42400 	.word	0x00f42400

0800a4d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b083      	sub	sp, #12
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4dc:	f003 0308 	and.w	r3, r3, #8
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d00a      	beq.n	800a4fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	685b      	ldr	r3, [r3, #4]
 800a4ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	430a      	orrs	r2, r1
 800a4f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4fe:	f003 0301 	and.w	r3, r3, #1
 800a502:	2b00      	cmp	r3, #0
 800a504:	d00a      	beq.n	800a51c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	685b      	ldr	r3, [r3, #4]
 800a50c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	430a      	orrs	r2, r1
 800a51a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a520:	f003 0302 	and.w	r3, r3, #2
 800a524:	2b00      	cmp	r3, #0
 800a526:	d00a      	beq.n	800a53e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	685b      	ldr	r3, [r3, #4]
 800a52e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	430a      	orrs	r2, r1
 800a53c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a542:	f003 0304 	and.w	r3, r3, #4
 800a546:	2b00      	cmp	r3, #0
 800a548:	d00a      	beq.n	800a560 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	685b      	ldr	r3, [r3, #4]
 800a550:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	430a      	orrs	r2, r1
 800a55e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a564:	f003 0310 	and.w	r3, r3, #16
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d00a      	beq.n	800a582 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	689b      	ldr	r3, [r3, #8]
 800a572:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	430a      	orrs	r2, r1
 800a580:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a586:	f003 0320 	and.w	r3, r3, #32
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d00a      	beq.n	800a5a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	689b      	ldr	r3, [r3, #8]
 800a594:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	430a      	orrs	r2, r1
 800a5a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d01a      	beq.n	800a5e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	685b      	ldr	r3, [r3, #4]
 800a5b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	430a      	orrs	r2, r1
 800a5c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a5ce:	d10a      	bne.n	800a5e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	685b      	ldr	r3, [r3, #4]
 800a5d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	430a      	orrs	r2, r1
 800a5e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d00a      	beq.n	800a608 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	685b      	ldr	r3, [r3, #4]
 800a5f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	430a      	orrs	r2, r1
 800a606:	605a      	str	r2, [r3, #4]
  }
}
 800a608:	bf00      	nop
 800a60a:	370c      	adds	r7, #12
 800a60c:	46bd      	mov	sp, r7
 800a60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a612:	4770      	bx	lr

0800a614 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b098      	sub	sp, #96	@ 0x60
 800a618:	af02      	add	r7, sp, #8
 800a61a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2200      	movs	r2, #0
 800a620:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a624:	f7f9 f814 	bl	8003650 <HAL_GetTick>
 800a628:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f003 0308 	and.w	r3, r3, #8
 800a634:	2b08      	cmp	r3, #8
 800a636:	d12e      	bne.n	800a696 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a638:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a63c:	9300      	str	r3, [sp, #0]
 800a63e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a640:	2200      	movs	r2, #0
 800a642:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	f000 f88c 	bl	800a764 <UART_WaitOnFlagUntilTimeout>
 800a64c:	4603      	mov	r3, r0
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d021      	beq.n	800a696 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a65a:	e853 3f00 	ldrex	r3, [r3]
 800a65e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a662:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a666:	653b      	str	r3, [r7, #80]	@ 0x50
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	461a      	mov	r2, r3
 800a66e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a670:	647b      	str	r3, [r7, #68]	@ 0x44
 800a672:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a674:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a676:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a678:	e841 2300 	strex	r3, r2, [r1]
 800a67c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a67e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a680:	2b00      	cmp	r3, #0
 800a682:	d1e6      	bne.n	800a652 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2220      	movs	r2, #32
 800a688:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	2200      	movs	r2, #0
 800a68e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a692:	2303      	movs	r3, #3
 800a694:	e062      	b.n	800a75c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f003 0304 	and.w	r3, r3, #4
 800a6a0:	2b04      	cmp	r3, #4
 800a6a2:	d149      	bne.n	800a738 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a6a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a6a8:	9300      	str	r3, [sp, #0]
 800a6aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f000 f856 	bl	800a764 <UART_WaitOnFlagUntilTimeout>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d03c      	beq.n	800a738 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6c6:	e853 3f00 	ldrex	r3, [r3]
 800a6ca:	623b      	str	r3, [r7, #32]
   return(result);
 800a6cc:	6a3b      	ldr	r3, [r7, #32]
 800a6ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a6d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	461a      	mov	r2, r3
 800a6da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6dc:	633b      	str	r3, [r7, #48]	@ 0x30
 800a6de:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a6e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6e4:	e841 2300 	strex	r3, r2, [r1]
 800a6e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a6ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d1e6      	bne.n	800a6be <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	3308      	adds	r3, #8
 800a6f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6f8:	693b      	ldr	r3, [r7, #16]
 800a6fa:	e853 3f00 	ldrex	r3, [r3]
 800a6fe:	60fb      	str	r3, [r7, #12]
   return(result);
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	f023 0301 	bic.w	r3, r3, #1
 800a706:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	3308      	adds	r3, #8
 800a70e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a710:	61fa      	str	r2, [r7, #28]
 800a712:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a714:	69b9      	ldr	r1, [r7, #24]
 800a716:	69fa      	ldr	r2, [r7, #28]
 800a718:	e841 2300 	strex	r3, r2, [r1]
 800a71c:	617b      	str	r3, [r7, #20]
   return(result);
 800a71e:	697b      	ldr	r3, [r7, #20]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d1e5      	bne.n	800a6f0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2220      	movs	r2, #32
 800a728:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2200      	movs	r2, #0
 800a730:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a734:	2303      	movs	r3, #3
 800a736:	e011      	b.n	800a75c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2220      	movs	r2, #32
 800a73c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	2220      	movs	r2, #32
 800a742:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2200      	movs	r2, #0
 800a74a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2200      	movs	r2, #0
 800a750:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	2200      	movs	r2, #0
 800a756:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a75a:	2300      	movs	r3, #0
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3758      	adds	r7, #88	@ 0x58
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}

0800a764 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b084      	sub	sp, #16
 800a768:	af00      	add	r7, sp, #0
 800a76a:	60f8      	str	r0, [r7, #12]
 800a76c:	60b9      	str	r1, [r7, #8]
 800a76e:	603b      	str	r3, [r7, #0]
 800a770:	4613      	mov	r3, r2
 800a772:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a774:	e04f      	b.n	800a816 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a776:	69bb      	ldr	r3, [r7, #24]
 800a778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a77c:	d04b      	beq.n	800a816 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a77e:	f7f8 ff67 	bl	8003650 <HAL_GetTick>
 800a782:	4602      	mov	r2, r0
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	1ad3      	subs	r3, r2, r3
 800a788:	69ba      	ldr	r2, [r7, #24]
 800a78a:	429a      	cmp	r2, r3
 800a78c:	d302      	bcc.n	800a794 <UART_WaitOnFlagUntilTimeout+0x30>
 800a78e:	69bb      	ldr	r3, [r7, #24]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d101      	bne.n	800a798 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a794:	2303      	movs	r3, #3
 800a796:	e04e      	b.n	800a836 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f003 0304 	and.w	r3, r3, #4
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d037      	beq.n	800a816 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a7a6:	68bb      	ldr	r3, [r7, #8]
 800a7a8:	2b80      	cmp	r3, #128	@ 0x80
 800a7aa:	d034      	beq.n	800a816 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	2b40      	cmp	r3, #64	@ 0x40
 800a7b0:	d031      	beq.n	800a816 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	69db      	ldr	r3, [r3, #28]
 800a7b8:	f003 0308 	and.w	r3, r3, #8
 800a7bc:	2b08      	cmp	r3, #8
 800a7be:	d110      	bne.n	800a7e2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	2208      	movs	r2, #8
 800a7c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a7c8:	68f8      	ldr	r0, [r7, #12]
 800a7ca:	f000 f838 	bl	800a83e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	2208      	movs	r2, #8
 800a7d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	2200      	movs	r2, #0
 800a7da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a7de:	2301      	movs	r3, #1
 800a7e0:	e029      	b.n	800a836 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	69db      	ldr	r3, [r3, #28]
 800a7e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a7ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a7f0:	d111      	bne.n	800a816 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a7fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a7fc:	68f8      	ldr	r0, [r7, #12]
 800a7fe:	f000 f81e 	bl	800a83e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	2220      	movs	r2, #32
 800a806:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	2200      	movs	r2, #0
 800a80e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a812:	2303      	movs	r3, #3
 800a814:	e00f      	b.n	800a836 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	69da      	ldr	r2, [r3, #28]
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	4013      	ands	r3, r2
 800a820:	68ba      	ldr	r2, [r7, #8]
 800a822:	429a      	cmp	r2, r3
 800a824:	bf0c      	ite	eq
 800a826:	2301      	moveq	r3, #1
 800a828:	2300      	movne	r3, #0
 800a82a:	b2db      	uxtb	r3, r3
 800a82c:	461a      	mov	r2, r3
 800a82e:	79fb      	ldrb	r3, [r7, #7]
 800a830:	429a      	cmp	r2, r3
 800a832:	d0a0      	beq.n	800a776 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a834:	2300      	movs	r3, #0
}
 800a836:	4618      	mov	r0, r3
 800a838:	3710      	adds	r7, #16
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}

0800a83e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a83e:	b480      	push	{r7}
 800a840:	b095      	sub	sp, #84	@ 0x54
 800a842:	af00      	add	r7, sp, #0
 800a844:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a84c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a84e:	e853 3f00 	ldrex	r3, [r3]
 800a852:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a856:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a85a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	461a      	mov	r2, r3
 800a862:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a864:	643b      	str	r3, [r7, #64]	@ 0x40
 800a866:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a868:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a86a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a86c:	e841 2300 	strex	r3, r2, [r1]
 800a870:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a874:	2b00      	cmp	r3, #0
 800a876:	d1e6      	bne.n	800a846 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	3308      	adds	r3, #8
 800a87e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a880:	6a3b      	ldr	r3, [r7, #32]
 800a882:	e853 3f00 	ldrex	r3, [r3]
 800a886:	61fb      	str	r3, [r7, #28]
   return(result);
 800a888:	69fb      	ldr	r3, [r7, #28]
 800a88a:	f023 0301 	bic.w	r3, r3, #1
 800a88e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	3308      	adds	r3, #8
 800a896:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a898:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a89a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a89c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a89e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a8a0:	e841 2300 	strex	r3, r2, [r1]
 800a8a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a8a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d1e5      	bne.n	800a878 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a8b0:	2b01      	cmp	r3, #1
 800a8b2:	d118      	bne.n	800a8e6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	e853 3f00 	ldrex	r3, [r3]
 800a8c0:	60bb      	str	r3, [r7, #8]
   return(result);
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	f023 0310 	bic.w	r3, r3, #16
 800a8c8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	461a      	mov	r2, r3
 800a8d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8d2:	61bb      	str	r3, [r7, #24]
 800a8d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8d6:	6979      	ldr	r1, [r7, #20]
 800a8d8:	69ba      	ldr	r2, [r7, #24]
 800a8da:	e841 2300 	strex	r3, r2, [r1]
 800a8de:	613b      	str	r3, [r7, #16]
   return(result);
 800a8e0:	693b      	ldr	r3, [r7, #16]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d1e6      	bne.n	800a8b4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	2220      	movs	r2, #32
 800a8ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a8fa:	bf00      	nop
 800a8fc:	3754      	adds	r7, #84	@ 0x54
 800a8fe:	46bd      	mov	sp, r7
 800a900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a904:	4770      	bx	lr
	...

0800a908 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800a908:	b5b0      	push	{r4, r5, r7, lr}
 800a90a:	b08c      	sub	sp, #48	@ 0x30
 800a90c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800a90e:	4b8f      	ldr	r3, [pc, #572]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a910:	22c0      	movs	r2, #192	@ 0xc0
 800a912:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800a914:	4b8d      	ldr	r3, [pc, #564]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a916:	22a8      	movs	r2, #168	@ 0xa8
 800a918:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800a91a:	4b8c      	ldr	r3, [pc, #560]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a91c:	2201      	movs	r2, #1
 800a91e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 180;
 800a920:	4b8a      	ldr	r3, [pc, #552]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a922:	22b4      	movs	r2, #180	@ 0xb4
 800a924:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800a926:	4b8a      	ldr	r3, [pc, #552]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800a928:	22ff      	movs	r2, #255	@ 0xff
 800a92a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800a92c:	4b88      	ldr	r3, [pc, #544]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800a92e:	22ff      	movs	r2, #255	@ 0xff
 800a930:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800a932:	4b87      	ldr	r3, [pc, #540]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800a934:	22ff      	movs	r2, #255	@ 0xff
 800a936:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800a938:	4b85      	ldr	r3, [pc, #532]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800a93a:	2200      	movs	r2, #0
 800a93c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800a93e:	4b85      	ldr	r3, [pc, #532]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800a940:	22c0      	movs	r2, #192	@ 0xc0
 800a942:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800a944:	4b83      	ldr	r3, [pc, #524]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800a946:	22a8      	movs	r2, #168	@ 0xa8
 800a948:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800a94a:	4b82      	ldr	r3, [pc, #520]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800a94c:	2201      	movs	r2, #1
 800a94e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800a950:	4b80      	ldr	r3, [pc, #512]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800a952:	2201      	movs	r2, #1
 800a954:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800a956:	2100      	movs	r1, #0
 800a958:	2000      	movs	r0, #0
 800a95a:	f006 fc3f 	bl	80111dc <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800a95e:	4b7b      	ldr	r3, [pc, #492]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	061a      	lsls	r2, r3, #24
 800a964:	4b79      	ldr	r3, [pc, #484]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a966:	785b      	ldrb	r3, [r3, #1]
 800a968:	041b      	lsls	r3, r3, #16
 800a96a:	431a      	orrs	r2, r3
 800a96c:	4b77      	ldr	r3, [pc, #476]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a96e:	789b      	ldrb	r3, [r3, #2]
 800a970:	021b      	lsls	r3, r3, #8
 800a972:	4313      	orrs	r3, r2
 800a974:	4a75      	ldr	r2, [pc, #468]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a976:	78d2      	ldrb	r2, [r2, #3]
 800a978:	4313      	orrs	r3, r2
 800a97a:	061a      	lsls	r2, r3, #24
 800a97c:	4b73      	ldr	r3, [pc, #460]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a97e:	781b      	ldrb	r3, [r3, #0]
 800a980:	0619      	lsls	r1, r3, #24
 800a982:	4b72      	ldr	r3, [pc, #456]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a984:	785b      	ldrb	r3, [r3, #1]
 800a986:	041b      	lsls	r3, r3, #16
 800a988:	4319      	orrs	r1, r3
 800a98a:	4b70      	ldr	r3, [pc, #448]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a98c:	789b      	ldrb	r3, [r3, #2]
 800a98e:	021b      	lsls	r3, r3, #8
 800a990:	430b      	orrs	r3, r1
 800a992:	496e      	ldr	r1, [pc, #440]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a994:	78c9      	ldrb	r1, [r1, #3]
 800a996:	430b      	orrs	r3, r1
 800a998:	021b      	lsls	r3, r3, #8
 800a99a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a99e:	431a      	orrs	r2, r3
 800a9a0:	4b6a      	ldr	r3, [pc, #424]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a9a2:	781b      	ldrb	r3, [r3, #0]
 800a9a4:	0619      	lsls	r1, r3, #24
 800a9a6:	4b69      	ldr	r3, [pc, #420]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a9a8:	785b      	ldrb	r3, [r3, #1]
 800a9aa:	041b      	lsls	r3, r3, #16
 800a9ac:	4319      	orrs	r1, r3
 800a9ae:	4b67      	ldr	r3, [pc, #412]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a9b0:	789b      	ldrb	r3, [r3, #2]
 800a9b2:	021b      	lsls	r3, r3, #8
 800a9b4:	430b      	orrs	r3, r1
 800a9b6:	4965      	ldr	r1, [pc, #404]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a9b8:	78c9      	ldrb	r1, [r1, #3]
 800a9ba:	430b      	orrs	r3, r1
 800a9bc:	0a1b      	lsrs	r3, r3, #8
 800a9be:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a9c2:	431a      	orrs	r2, r3
 800a9c4:	4b61      	ldr	r3, [pc, #388]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a9c6:	781b      	ldrb	r3, [r3, #0]
 800a9c8:	0619      	lsls	r1, r3, #24
 800a9ca:	4b60      	ldr	r3, [pc, #384]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a9cc:	785b      	ldrb	r3, [r3, #1]
 800a9ce:	041b      	lsls	r3, r3, #16
 800a9d0:	4319      	orrs	r1, r3
 800a9d2:	4b5e      	ldr	r3, [pc, #376]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a9d4:	789b      	ldrb	r3, [r3, #2]
 800a9d6:	021b      	lsls	r3, r3, #8
 800a9d8:	430b      	orrs	r3, r1
 800a9da:	495c      	ldr	r1, [pc, #368]	@ (800ab4c <MX_LWIP_Init+0x244>)
 800a9dc:	78c9      	ldrb	r1, [r1, #3]
 800a9de:	430b      	orrs	r3, r1
 800a9e0:	0e1b      	lsrs	r3, r3, #24
 800a9e2:	4313      	orrs	r3, r2
 800a9e4:	4a5c      	ldr	r2, [pc, #368]	@ (800ab58 <MX_LWIP_Init+0x250>)
 800a9e6:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800a9e8:	4b59      	ldr	r3, [pc, #356]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800a9ea:	781b      	ldrb	r3, [r3, #0]
 800a9ec:	061a      	lsls	r2, r3, #24
 800a9ee:	4b58      	ldr	r3, [pc, #352]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800a9f0:	785b      	ldrb	r3, [r3, #1]
 800a9f2:	041b      	lsls	r3, r3, #16
 800a9f4:	431a      	orrs	r2, r3
 800a9f6:	4b56      	ldr	r3, [pc, #344]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800a9f8:	789b      	ldrb	r3, [r3, #2]
 800a9fa:	021b      	lsls	r3, r3, #8
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	4a54      	ldr	r2, [pc, #336]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800aa00:	78d2      	ldrb	r2, [r2, #3]
 800aa02:	4313      	orrs	r3, r2
 800aa04:	061a      	lsls	r2, r3, #24
 800aa06:	4b52      	ldr	r3, [pc, #328]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800aa08:	781b      	ldrb	r3, [r3, #0]
 800aa0a:	0619      	lsls	r1, r3, #24
 800aa0c:	4b50      	ldr	r3, [pc, #320]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800aa0e:	785b      	ldrb	r3, [r3, #1]
 800aa10:	041b      	lsls	r3, r3, #16
 800aa12:	4319      	orrs	r1, r3
 800aa14:	4b4e      	ldr	r3, [pc, #312]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800aa16:	789b      	ldrb	r3, [r3, #2]
 800aa18:	021b      	lsls	r3, r3, #8
 800aa1a:	430b      	orrs	r3, r1
 800aa1c:	494c      	ldr	r1, [pc, #304]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800aa1e:	78c9      	ldrb	r1, [r1, #3]
 800aa20:	430b      	orrs	r3, r1
 800aa22:	021b      	lsls	r3, r3, #8
 800aa24:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800aa28:	431a      	orrs	r2, r3
 800aa2a:	4b49      	ldr	r3, [pc, #292]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800aa2c:	781b      	ldrb	r3, [r3, #0]
 800aa2e:	0619      	lsls	r1, r3, #24
 800aa30:	4b47      	ldr	r3, [pc, #284]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800aa32:	785b      	ldrb	r3, [r3, #1]
 800aa34:	041b      	lsls	r3, r3, #16
 800aa36:	4319      	orrs	r1, r3
 800aa38:	4b45      	ldr	r3, [pc, #276]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800aa3a:	789b      	ldrb	r3, [r3, #2]
 800aa3c:	021b      	lsls	r3, r3, #8
 800aa3e:	430b      	orrs	r3, r1
 800aa40:	4943      	ldr	r1, [pc, #268]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800aa42:	78c9      	ldrb	r1, [r1, #3]
 800aa44:	430b      	orrs	r3, r1
 800aa46:	0a1b      	lsrs	r3, r3, #8
 800aa48:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800aa4c:	431a      	orrs	r2, r3
 800aa4e:	4b40      	ldr	r3, [pc, #256]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800aa50:	781b      	ldrb	r3, [r3, #0]
 800aa52:	0619      	lsls	r1, r3, #24
 800aa54:	4b3e      	ldr	r3, [pc, #248]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800aa56:	785b      	ldrb	r3, [r3, #1]
 800aa58:	041b      	lsls	r3, r3, #16
 800aa5a:	4319      	orrs	r1, r3
 800aa5c:	4b3c      	ldr	r3, [pc, #240]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800aa5e:	789b      	ldrb	r3, [r3, #2]
 800aa60:	021b      	lsls	r3, r3, #8
 800aa62:	430b      	orrs	r3, r1
 800aa64:	493a      	ldr	r1, [pc, #232]	@ (800ab50 <MX_LWIP_Init+0x248>)
 800aa66:	78c9      	ldrb	r1, [r1, #3]
 800aa68:	430b      	orrs	r3, r1
 800aa6a:	0e1b      	lsrs	r3, r3, #24
 800aa6c:	4313      	orrs	r3, r2
 800aa6e:	4a3b      	ldr	r2, [pc, #236]	@ (800ab5c <MX_LWIP_Init+0x254>)
 800aa70:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800aa72:	4b38      	ldr	r3, [pc, #224]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aa74:	781b      	ldrb	r3, [r3, #0]
 800aa76:	061a      	lsls	r2, r3, #24
 800aa78:	4b36      	ldr	r3, [pc, #216]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aa7a:	785b      	ldrb	r3, [r3, #1]
 800aa7c:	041b      	lsls	r3, r3, #16
 800aa7e:	431a      	orrs	r2, r3
 800aa80:	4b34      	ldr	r3, [pc, #208]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aa82:	789b      	ldrb	r3, [r3, #2]
 800aa84:	021b      	lsls	r3, r3, #8
 800aa86:	4313      	orrs	r3, r2
 800aa88:	4a32      	ldr	r2, [pc, #200]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aa8a:	78d2      	ldrb	r2, [r2, #3]
 800aa8c:	4313      	orrs	r3, r2
 800aa8e:	061a      	lsls	r2, r3, #24
 800aa90:	4b30      	ldr	r3, [pc, #192]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aa92:	781b      	ldrb	r3, [r3, #0]
 800aa94:	0619      	lsls	r1, r3, #24
 800aa96:	4b2f      	ldr	r3, [pc, #188]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aa98:	785b      	ldrb	r3, [r3, #1]
 800aa9a:	041b      	lsls	r3, r3, #16
 800aa9c:	4319      	orrs	r1, r3
 800aa9e:	4b2d      	ldr	r3, [pc, #180]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aaa0:	789b      	ldrb	r3, [r3, #2]
 800aaa2:	021b      	lsls	r3, r3, #8
 800aaa4:	430b      	orrs	r3, r1
 800aaa6:	492b      	ldr	r1, [pc, #172]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aaa8:	78c9      	ldrb	r1, [r1, #3]
 800aaaa:	430b      	orrs	r3, r1
 800aaac:	021b      	lsls	r3, r3, #8
 800aaae:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800aab2:	431a      	orrs	r2, r3
 800aab4:	4b27      	ldr	r3, [pc, #156]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aab6:	781b      	ldrb	r3, [r3, #0]
 800aab8:	0619      	lsls	r1, r3, #24
 800aaba:	4b26      	ldr	r3, [pc, #152]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aabc:	785b      	ldrb	r3, [r3, #1]
 800aabe:	041b      	lsls	r3, r3, #16
 800aac0:	4319      	orrs	r1, r3
 800aac2:	4b24      	ldr	r3, [pc, #144]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aac4:	789b      	ldrb	r3, [r3, #2]
 800aac6:	021b      	lsls	r3, r3, #8
 800aac8:	430b      	orrs	r3, r1
 800aaca:	4922      	ldr	r1, [pc, #136]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aacc:	78c9      	ldrb	r1, [r1, #3]
 800aace:	430b      	orrs	r3, r1
 800aad0:	0a1b      	lsrs	r3, r3, #8
 800aad2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800aad6:	431a      	orrs	r2, r3
 800aad8:	4b1e      	ldr	r3, [pc, #120]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aada:	781b      	ldrb	r3, [r3, #0]
 800aadc:	0619      	lsls	r1, r3, #24
 800aade:	4b1d      	ldr	r3, [pc, #116]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aae0:	785b      	ldrb	r3, [r3, #1]
 800aae2:	041b      	lsls	r3, r3, #16
 800aae4:	4319      	orrs	r1, r3
 800aae6:	4b1b      	ldr	r3, [pc, #108]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aae8:	789b      	ldrb	r3, [r3, #2]
 800aaea:	021b      	lsls	r3, r3, #8
 800aaec:	430b      	orrs	r3, r1
 800aaee:	4919      	ldr	r1, [pc, #100]	@ (800ab54 <MX_LWIP_Init+0x24c>)
 800aaf0:	78c9      	ldrb	r1, [r1, #3]
 800aaf2:	430b      	orrs	r3, r1
 800aaf4:	0e1b      	lsrs	r3, r3, #24
 800aaf6:	4313      	orrs	r3, r2
 800aaf8:	4a19      	ldr	r2, [pc, #100]	@ (800ab60 <MX_LWIP_Init+0x258>)
 800aafa:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800aafc:	4b19      	ldr	r3, [pc, #100]	@ (800ab64 <MX_LWIP_Init+0x25c>)
 800aafe:	9302      	str	r3, [sp, #8]
 800ab00:	4b19      	ldr	r3, [pc, #100]	@ (800ab68 <MX_LWIP_Init+0x260>)
 800ab02:	9301      	str	r3, [sp, #4]
 800ab04:	2300      	movs	r3, #0
 800ab06:	9300      	str	r3, [sp, #0]
 800ab08:	4b15      	ldr	r3, [pc, #84]	@ (800ab60 <MX_LWIP_Init+0x258>)
 800ab0a:	4a14      	ldr	r2, [pc, #80]	@ (800ab5c <MX_LWIP_Init+0x254>)
 800ab0c:	4912      	ldr	r1, [pc, #72]	@ (800ab58 <MX_LWIP_Init+0x250>)
 800ab0e:	4817      	ldr	r0, [pc, #92]	@ (800ab6c <MX_LWIP_Init+0x264>)
 800ab10:	f008 f916 	bl	8012d40 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800ab14:	4815      	ldr	r0, [pc, #84]	@ (800ab6c <MX_LWIP_Init+0x264>)
 800ab16:	f008 fac5 	bl	80130a4 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800ab1a:	4814      	ldr	r0, [pc, #80]	@ (800ab6c <MX_LWIP_Init+0x264>)
 800ab1c:	f008 fad2 	bl	80130c4 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800ab20:	4913      	ldr	r1, [pc, #76]	@ (800ab70 <MX_LWIP_Init+0x268>)
 800ab22:	4812      	ldr	r0, [pc, #72]	@ (800ab6c <MX_LWIP_Init+0x264>)
 800ab24:	f008 fbd0 	bl	80132c8 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 800ab28:	4b12      	ldr	r3, [pc, #72]	@ (800ab74 <MX_LWIP_Init+0x26c>)
 800ab2a:	1d3c      	adds	r4, r7, #4
 800ab2c:	461d      	mov	r5, r3
 800ab2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ab30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ab32:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ab36:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 800ab3a:	1d3b      	adds	r3, r7, #4
 800ab3c:	490b      	ldr	r1, [pc, #44]	@ (800ab6c <MX_LWIP_Init+0x264>)
 800ab3e:	4618      	mov	r0, r3
 800ab40:	f000 fdcb 	bl	800b6da <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800ab44:	bf00      	nop
 800ab46:	3720      	adds	r7, #32
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bdb0      	pop	{r4, r5, r7, pc}
 800ab4c:	20001e4c 	.word	0x20001e4c
 800ab50:	20001e50 	.word	0x20001e50
 800ab54:	20001e54 	.word	0x20001e54
 800ab58:	20001e40 	.word	0x20001e40
 800ab5c:	20001e44 	.word	0x20001e44
 800ab60:	20001e48 	.word	0x20001e48
 800ab64:	080110ed 	.word	0x080110ed
 800ab68:	0800b111 	.word	0x0800b111
 800ab6c:	20001e0c 	.word	0x20001e0c
 800ab70:	0800ab79 	.word	0x0800ab79
 800ab74:	08023e34 	.word	0x08023e34

0800ab78 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b083      	sub	sp, #12
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800ab80:	bf00      	nop
 800ab82:	370c      	adds	r7, #12
 800ab84:	46bd      	mov	sp, r7
 800ab86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8a:	4770      	bx	lr

0800ab8c <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 800ab8c:	b480      	push	{r7}
 800ab8e:	b087      	sub	sp, #28
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
 800ab94:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800ab9e:	2320      	movs	r3, #32
 800aba0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800aba2:	f3bf 8f4f 	dsb	sy
}
 800aba6:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 800aba8:	e00b      	b.n	800abc2 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 800abaa:	4a0d      	ldr	r2, [pc, #52]	@ (800abe0 <SCB_InvalidateDCache_by_Addr+0x54>)
 800abac:	693b      	ldr	r3, [r7, #16]
 800abae:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	693a      	ldr	r2, [r7, #16]
 800abb6:	4413      	add	r3, r2
 800abb8:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800abba:	697a      	ldr	r2, [r7, #20]
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	1ad3      	subs	r3, r2, r3
 800abc0:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800abc2:	697b      	ldr	r3, [r7, #20]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	dcf0      	bgt.n	800abaa <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 800abc8:	f3bf 8f4f 	dsb	sy
}
 800abcc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800abce:	f3bf 8f6f 	isb	sy
}
 800abd2:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 800abd4:	bf00      	nop
 800abd6:	371c      	adds	r7, #28
 800abd8:	46bd      	mov	sp, r7
 800abda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abde:	4770      	bx	lr
 800abe0:	e000ed00 	.word	0xe000ed00

0800abe4 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b082      	sub	sp, #8
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800abec:	4b04      	ldr	r3, [pc, #16]	@ (800ac00 <HAL_ETH_RxCpltCallback+0x1c>)
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	4618      	mov	r0, r3
 800abf2:	f000 fefb 	bl	800b9ec <osSemaphoreRelease>
}
 800abf6:	bf00      	nop
 800abf8:	3708      	adds	r7, #8
 800abfa:	46bd      	mov	sp, r7
 800abfc:	bd80      	pop	{r7, pc}
 800abfe:	bf00      	nop
 800ac00:	200067e4 	.word	0x200067e4

0800ac04 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b082      	sub	sp, #8
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800ac0c:	4b04      	ldr	r3, [pc, #16]	@ (800ac20 <HAL_ETH_TxCpltCallback+0x1c>)
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	4618      	mov	r0, r3
 800ac12:	f000 feeb 	bl	800b9ec <osSemaphoreRelease>
}
 800ac16:	bf00      	nop
 800ac18:	3708      	adds	r7, #8
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	bd80      	pop	{r7, pc}
 800ac1e:	bf00      	nop
 800ac20:	200067e8 	.word	0x200067e8

0800ac24 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b082      	sub	sp, #8
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 800ac2c:	6878      	ldr	r0, [r7, #4]
 800ac2e:	f7fa fc1a 	bl	8005466 <HAL_ETH_GetDMAError>
 800ac32:	4603      	mov	r3, r0
 800ac34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac38:	2b80      	cmp	r3, #128	@ 0x80
 800ac3a:	d104      	bne.n	800ac46 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800ac3c:	4b04      	ldr	r3, [pc, #16]	@ (800ac50 <HAL_ETH_ErrorCallback+0x2c>)
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	4618      	mov	r0, r3
 800ac42:	f000 fed3 	bl	800b9ec <osSemaphoreRelease>
  }
}
 800ac46:	bf00      	nop
 800ac48:	3708      	adds	r7, #8
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}
 800ac4e:	bf00      	nop
 800ac50:	200067e4 	.word	0x200067e4

0800ac54 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800ac54:	b5b0      	push	{r4, r5, r7, lr}
 800ac56:	b0b4      	sub	sp, #208	@ 0xd0
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 800ac62:	2300      	movs	r3, #0
 800ac64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 800ac68:	2300      	movs	r3, #0
 800ac6a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 800ac6e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800ac72:	2264      	movs	r2, #100	@ 0x64
 800ac74:	2100      	movs	r1, #0
 800ac76:	4618      	mov	r0, r3
 800ac78:	f014 fcac 	bl	801f5d4 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800ac7c:	4b9f      	ldr	r3, [pc, #636]	@ (800aefc <low_level_init+0x2a8>)
 800ac7e:	4aa0      	ldr	r2, [pc, #640]	@ (800af00 <low_level_init+0x2ac>)
 800ac80:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800ac82:	2300      	movs	r3, #0
 800ac84:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 800ac88:	2380      	movs	r3, #128	@ 0x80
 800ac8a:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 800ac8e:	23e1      	movs	r3, #225	@ 0xe1
 800ac90:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 800ac94:	2300      	movs	r3, #0
 800ac96:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x80;
 800aca0:	2380      	movs	r3, #128	@ 0x80
 800aca2:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 800aca6:	4a95      	ldr	r2, [pc, #596]	@ (800aefc <low_level_init+0x2a8>)
 800aca8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800acac:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800acae:	4b93      	ldr	r3, [pc, #588]	@ (800aefc <low_level_init+0x2a8>)
 800acb0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800acb4:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800acb6:	4b91      	ldr	r3, [pc, #580]	@ (800aefc <low_level_init+0x2a8>)
 800acb8:	4a92      	ldr	r2, [pc, #584]	@ (800af04 <low_level_init+0x2b0>)
 800acba:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800acbc:	4b8f      	ldr	r3, [pc, #572]	@ (800aefc <low_level_init+0x2a8>)
 800acbe:	4a92      	ldr	r2, [pc, #584]	@ (800af08 <low_level_init+0x2b4>)
 800acc0:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800acc2:	4b8e      	ldr	r3, [pc, #568]	@ (800aefc <low_level_init+0x2a8>)
 800acc4:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800acc8:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800acca:	488c      	ldr	r0, [pc, #560]	@ (800aefc <low_level_init+0x2a8>)
 800accc:	f7f9 fd82 	bl	80047d4 <HAL_ETH_Init>
 800acd0:	4603      	mov	r3, r0
 800acd2:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800acd6:	2238      	movs	r2, #56	@ 0x38
 800acd8:	2100      	movs	r1, #0
 800acda:	488c      	ldr	r0, [pc, #560]	@ (800af0c <low_level_init+0x2b8>)
 800acdc:	f014 fc7a 	bl	801f5d4 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800ace0:	4b8a      	ldr	r3, [pc, #552]	@ (800af0c <low_level_init+0x2b8>)
 800ace2:	2221      	movs	r2, #33	@ 0x21
 800ace4:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800ace6:	4b89      	ldr	r3, [pc, #548]	@ (800af0c <low_level_init+0x2b8>)
 800ace8:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800acec:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800acee:	4b87      	ldr	r3, [pc, #540]	@ (800af0c <low_level_init+0x2b8>)
 800acf0:	2200      	movs	r2, #0
 800acf2:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800acf4:	4886      	ldr	r0, [pc, #536]	@ (800af10 <low_level_init+0x2bc>)
 800acf6:	f007 fedd 	bl	8012ab4 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2206      	movs	r2, #6
 800acfe:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800ad02:	4b7e      	ldr	r3, [pc, #504]	@ (800aefc <low_level_init+0x2a8>)
 800ad04:	685b      	ldr	r3, [r3, #4]
 800ad06:	781a      	ldrb	r2, [r3, #0]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800ad0e:	4b7b      	ldr	r3, [pc, #492]	@ (800aefc <low_level_init+0x2a8>)
 800ad10:	685b      	ldr	r3, [r3, #4]
 800ad12:	785a      	ldrb	r2, [r3, #1]
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800ad1a:	4b78      	ldr	r3, [pc, #480]	@ (800aefc <low_level_init+0x2a8>)
 800ad1c:	685b      	ldr	r3, [r3, #4]
 800ad1e:	789a      	ldrb	r2, [r3, #2]
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800ad26:	4b75      	ldr	r3, [pc, #468]	@ (800aefc <low_level_init+0x2a8>)
 800ad28:	685b      	ldr	r3, [r3, #4]
 800ad2a:	78da      	ldrb	r2, [r3, #3]
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800ad32:	4b72      	ldr	r3, [pc, #456]	@ (800aefc <low_level_init+0x2a8>)
 800ad34:	685b      	ldr	r3, [r3, #4]
 800ad36:	791a      	ldrb	r2, [r3, #4]
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800ad3e:	4b6f      	ldr	r3, [pc, #444]	@ (800aefc <low_level_init+0x2a8>)
 800ad40:	685b      	ldr	r3, [r3, #4]
 800ad42:	795a      	ldrb	r2, [r3, #5]
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800ad50:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ad58:	f043 030a 	orr.w	r3, r3, #10
 800ad5c:	b2da      	uxtb	r2, r3
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 800ad64:	2300      	movs	r3, #0
 800ad66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad68:	2300      	movs	r3, #0
 800ad6a:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 800ad6c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800ad70:	2101      	movs	r1, #1
 800ad72:	4618      	mov	r0, r3
 800ad74:	f000 fdba 	bl	800b8ec <osSemaphoreCreate>
 800ad78:	4603      	mov	r3, r0
 800ad7a:	4a66      	ldr	r2, [pc, #408]	@ (800af14 <low_level_init+0x2c0>)
 800ad7c:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 800ad7e:	2300      	movs	r3, #0
 800ad80:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad82:	2300      	movs	r3, #0
 800ad84:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 800ad86:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800ad8a:	2101      	movs	r1, #1
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	f000 fdad 	bl	800b8ec <osSemaphoreCreate>
 800ad92:	4603      	mov	r3, r0
 800ad94:	4a60      	ldr	r2, [pc, #384]	@ (800af18 <low_level_init+0x2c4>)
 800ad96:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 800ad98:	4b5e      	ldr	r3, [pc, #376]	@ (800af14 <low_level_init+0x2c0>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	2100      	movs	r1, #0
 800ad9e:	4618      	mov	r0, r3
 800ada0:	f000 fdd6 	bl	800b950 <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 800ada4:	4b5c      	ldr	r3, [pc, #368]	@ (800af18 <low_level_init+0x2c4>)
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	2100      	movs	r1, #0
 800adaa:	4618      	mov	r0, r3
 800adac:	f000 fdd0 	bl	800b950 <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800adb0:	4b5a      	ldr	r3, [pc, #360]	@ (800af1c <low_level_init+0x2c8>)
 800adb2:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800adb6:	461d      	mov	r5, r3
 800adb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800adba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800adbc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800adc0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800adc4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800adc8:	6879      	ldr	r1, [r7, #4]
 800adca:	4618      	mov	r0, r3
 800adcc:	f000 fc85 	bl	800b6da <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800add0:	4953      	ldr	r1, [pc, #332]	@ (800af20 <low_level_init+0x2cc>)
 800add2:	4854      	ldr	r0, [pc, #336]	@ (800af24 <low_level_init+0x2d0>)
 800add4:	f7f8 fb0b 	bl	80033ee <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800add8:	4852      	ldr	r0, [pc, #328]	@ (800af24 <low_level_init+0x2d0>)
 800adda:	f7f8 fb3a 	bl	8003452 <LAN8742_Init>
 800adde:	4603      	mov	r3, r0
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d006      	beq.n	800adf2 <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 800ade4:	6878      	ldr	r0, [r7, #4]
 800ade6:	f008 fa3f 	bl	8013268 <netif_set_link_down>
    netif_set_down(netif);
 800adea:	6878      	ldr	r0, [r7, #4]
 800adec:	f008 f9d6 	bl	801319c <netif_set_down>
 800adf0:	e081      	b.n	800aef6 <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800adf2:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d165      	bne.n	800aec6 <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800adfa:	484a      	ldr	r0, [pc, #296]	@ (800af24 <low_level_init+0x2d0>)
 800adfc:	f7f8 fb76 	bl	80034ec <LAN8742_GetLinkState>
 800ae00:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800ae04:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ae08:	2b01      	cmp	r3, #1
 800ae0a:	dc06      	bgt.n	800ae1a <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 800ae0c:	6878      	ldr	r0, [r7, #4]
 800ae0e:	f008 fa2b 	bl	8013268 <netif_set_link_down>
      netif_set_down(netif);
 800ae12:	6878      	ldr	r0, [r7, #4]
 800ae14:	f008 f9c2 	bl	801319c <netif_set_down>
 800ae18:	e057      	b.n	800aeca <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 800ae1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ae1e:	3b02      	subs	r3, #2
 800ae20:	2b03      	cmp	r3, #3
 800ae22:	d82b      	bhi.n	800ae7c <low_level_init+0x228>
 800ae24:	a201      	add	r2, pc, #4	@ (adr r2, 800ae2c <low_level_init+0x1d8>)
 800ae26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae2a:	bf00      	nop
 800ae2c:	0800ae3d 	.word	0x0800ae3d
 800ae30:	0800ae4f 	.word	0x0800ae4f
 800ae34:	0800ae5f 	.word	0x0800ae5f
 800ae38:	0800ae6f 	.word	0x0800ae6f
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800ae3c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ae40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 800ae44:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ae48:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800ae4c:	e01f      	b.n	800ae8e <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800ae4e:	2300      	movs	r3, #0
 800ae50:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 800ae54:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ae58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800ae5c:	e017      	b.n	800ae8e <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800ae5e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ae62:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 800ae66:	2300      	movs	r3, #0
 800ae68:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800ae6c:	e00f      	b.n	800ae8e <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800ae6e:	2300      	movs	r3, #0
 800ae70:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 800ae74:	2300      	movs	r3, #0
 800ae76:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800ae7a:	e008      	b.n	800ae8e <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800ae7c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ae80:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 800ae84:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ae88:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800ae8c:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800ae8e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800ae92:	4619      	mov	r1, r3
 800ae94:	4819      	ldr	r0, [pc, #100]	@ (800aefc <low_level_init+0x2a8>)
 800ae96:	f7fa f985 	bl	80051a4 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800ae9a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ae9e:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 800aea0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800aea4:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800aea6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800aeaa:	4619      	mov	r1, r3
 800aeac:	4813      	ldr	r0, [pc, #76]	@ (800aefc <low_level_init+0x2a8>)
 800aeae:	f7fa fa70 	bl	8005392 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800aeb2:	4812      	ldr	r0, [pc, #72]	@ (800aefc <low_level_init+0x2a8>)
 800aeb4:	f7f9 fd28 	bl	8004908 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800aeb8:	6878      	ldr	r0, [r7, #4]
 800aeba:	f008 f903 	bl	80130c4 <netif_set_up>
    netif_set_link_up(netif);
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f008 f99e 	bl	8013200 <netif_set_link_up>
 800aec4:	e001      	b.n	800aeca <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 800aec6:	f7f7 fed1 	bl	8002c6c <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 800aeca:	f7f8 fbf1 	bl	80036b0 <HAL_GetREVID>
 800aece:	4603      	mov	r3, r0
 800aed0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aed4:	d10f      	bne.n	800aef6 <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 800aed6:	4b14      	ldr	r3, [pc, #80]	@ (800af28 <low_level_init+0x2d4>)
 800aed8:	f107 040c 	add.w	r4, r7, #12
 800aedc:	461d      	mov	r5, r3
 800aede:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aee0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aee2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800aee6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 800aeea:	f107 030c 	add.w	r3, r7, #12
 800aeee:	2100      	movs	r1, #0
 800aef0:	4618      	mov	r0, r3
 800aef2:	f000 fbf2 	bl	800b6da <osThreadCreate>
  }
}
 800aef6:	37d0      	adds	r7, #208	@ 0xd0
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bdb0      	pop	{r4, r5, r7, pc}
 800aefc:	200067ec 	.word	0x200067ec
 800af00:	40028000 	.word	0x40028000
 800af04:	200002a8 	.word	0x200002a8
 800af08:	20000208 	.word	0x20000208
 800af0c:	2000689c 	.word	0x2000689c
 800af10:	08027584 	.word	0x08027584
 800af14:	200067e4 	.word	0x200067e4
 800af18:	200067e8 	.word	0x200067e8
 800af1c:	08023e58 	.word	0x08023e58
 800af20:	2000001c 	.word	0x2000001c
 800af24:	200068d4 	.word	0x200068d4
 800af28:	08023e84 	.word	0x08023e84

0800af2c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800af2c:	b580      	push	{r7, lr}
 800af2e:	b092      	sub	sp, #72	@ 0x48
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
 800af34:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800af36:	2300      	movs	r3, #0
 800af38:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800af3a:	2300      	movs	r3, #0
 800af3c:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800af3e:	2300      	movs	r3, #0
 800af40:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800af44:	f107 030c 	add.w	r3, r7, #12
 800af48:	2230      	movs	r2, #48	@ 0x30
 800af4a:	2100      	movs	r1, #0
 800af4c:	4618      	mov	r0, r3
 800af4e:	f014 fb41 	bl	801f5d4 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800af52:	f107 030c 	add.w	r3, r7, #12
 800af56:	2230      	movs	r2, #48	@ 0x30
 800af58:	2100      	movs	r1, #0
 800af5a:	4618      	mov	r0, r3
 800af5c:	f014 fb3a 	bl	801f5d4 <memset>

  for(q = p; q != NULL; q = q->next)
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	643b      	str	r3, [r7, #64]	@ 0x40
 800af64:	e045      	b.n	800aff2 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800af66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af68:	2b03      	cmp	r3, #3
 800af6a:	d902      	bls.n	800af72 <low_level_output+0x46>
      return ERR_IF;
 800af6c:	f06f 030b 	mvn.w	r3, #11
 800af70:	e07f      	b.n	800b072 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800af72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af74:	6859      	ldr	r1, [r3, #4]
 800af76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af78:	4613      	mov	r3, r2
 800af7a:	005b      	lsls	r3, r3, #1
 800af7c:	4413      	add	r3, r2
 800af7e:	009b      	lsls	r3, r3, #2
 800af80:	3348      	adds	r3, #72	@ 0x48
 800af82:	443b      	add	r3, r7
 800af84:	3b3c      	subs	r3, #60	@ 0x3c
 800af86:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800af88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af8a:	895b      	ldrh	r3, [r3, #10]
 800af8c:	4619      	mov	r1, r3
 800af8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af90:	4613      	mov	r3, r2
 800af92:	005b      	lsls	r3, r3, #1
 800af94:	4413      	add	r3, r2
 800af96:	009b      	lsls	r3, r3, #2
 800af98:	3348      	adds	r3, #72	@ 0x48
 800af9a:	443b      	add	r3, r7
 800af9c:	3b38      	subs	r3, #56	@ 0x38
 800af9e:	6019      	str	r1, [r3, #0]

    if(i>0)
 800afa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d011      	beq.n	800afca <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800afa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afa8:	1e5a      	subs	r2, r3, #1
 800afaa:	f107 000c 	add.w	r0, r7, #12
 800afae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800afb0:	460b      	mov	r3, r1
 800afb2:	005b      	lsls	r3, r3, #1
 800afb4:	440b      	add	r3, r1
 800afb6:	009b      	lsls	r3, r3, #2
 800afb8:	18c1      	adds	r1, r0, r3
 800afba:	4613      	mov	r3, r2
 800afbc:	005b      	lsls	r3, r3, #1
 800afbe:	4413      	add	r3, r2
 800afc0:	009b      	lsls	r3, r3, #2
 800afc2:	3348      	adds	r3, #72	@ 0x48
 800afc4:	443b      	add	r3, r7
 800afc6:	3b34      	subs	r3, #52	@ 0x34
 800afc8:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800afca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d109      	bne.n	800afe6 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800afd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800afd4:	4613      	mov	r3, r2
 800afd6:	005b      	lsls	r3, r3, #1
 800afd8:	4413      	add	r3, r2
 800afda:	009b      	lsls	r3, r3, #2
 800afdc:	3348      	adds	r3, #72	@ 0x48
 800afde:	443b      	add	r3, r7
 800afe0:	3b34      	subs	r3, #52	@ 0x34
 800afe2:	2200      	movs	r2, #0
 800afe4:	601a      	str	r2, [r3, #0]
    }

    i++;
 800afe6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afe8:	3301      	adds	r3, #1
 800afea:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800afec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	643b      	str	r3, [r7, #64]	@ 0x40
 800aff2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d1b6      	bne.n	800af66 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	891b      	ldrh	r3, [r3, #8]
 800affc:	461a      	mov	r2, r3
 800affe:	4b1f      	ldr	r3, [pc, #124]	@ (800b07c <low_level_output+0x150>)
 800b000:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800b002:	4a1e      	ldr	r2, [pc, #120]	@ (800b07c <low_level_output+0x150>)
 800b004:	f107 030c 	add.w	r3, r7, #12
 800b008:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800b00a:	4a1c      	ldr	r2, [pc, #112]	@ (800b07c <low_level_output+0x150>)
 800b00c:	683b      	ldr	r3, [r7, #0]
 800b00e:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800b010:	6838      	ldr	r0, [r7, #0]
 800b012:	f008 fdad 	bl	8013b70 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800b016:	4919      	ldr	r1, [pc, #100]	@ (800b07c <low_level_output+0x150>)
 800b018:	4819      	ldr	r0, [pc, #100]	@ (800b080 <low_level_output+0x154>)
 800b01a:	f7f9 fd65 	bl	8004ae8 <HAL_ETH_Transmit_IT>
 800b01e:	4603      	mov	r3, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	d103      	bne.n	800b02c <low_level_output+0x100>
    {
      errval = ERR_OK;
 800b024:	2300      	movs	r3, #0
 800b026:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b02a:	e01b      	b.n	800b064 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800b02c:	4814      	ldr	r0, [pc, #80]	@ (800b080 <low_level_output+0x154>)
 800b02e:	f7fa fa0d 	bl	800544c <HAL_ETH_GetError>
 800b032:	4603      	mov	r3, r0
 800b034:	f003 0302 	and.w	r3, r3, #2
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d00d      	beq.n	800b058 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreWait(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800b03c:	4b11      	ldr	r3, [pc, #68]	@ (800b084 <low_level_output+0x158>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800b044:	4618      	mov	r0, r3
 800b046:	f000 fc83 	bl	800b950 <osSemaphoreWait>
        HAL_ETH_ReleaseTxPacket(&heth);
 800b04a:	480d      	ldr	r0, [pc, #52]	@ (800b080 <low_level_output+0x154>)
 800b04c:	f7f9 feec 	bl	8004e28 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800b050:	23fe      	movs	r3, #254	@ 0xfe
 800b052:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b056:	e005      	b.n	800b064 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800b058:	6838      	ldr	r0, [r7, #0]
 800b05a:	f008 fce3 	bl	8013a24 <pbuf_free>
        errval =  ERR_IF;
 800b05e:	23f4      	movs	r3, #244	@ 0xf4
 800b060:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800b064:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b068:	f113 0f02 	cmn.w	r3, #2
 800b06c:	d0d3      	beq.n	800b016 <low_level_output+0xea>

  return errval;
 800b06e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800b072:	4618      	mov	r0, r3
 800b074:	3748      	adds	r7, #72	@ 0x48
 800b076:	46bd      	mov	sp, r7
 800b078:	bd80      	pop	{r7, pc}
 800b07a:	bf00      	nop
 800b07c:	2000689c 	.word	0x2000689c
 800b080:	200067ec 	.word	0x200067ec
 800b084:	200067e8 	.word	0x200067e8

0800b088 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b084      	sub	sp, #16
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b090:	2300      	movs	r3, #0
 800b092:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800b094:	4b07      	ldr	r3, [pc, #28]	@ (800b0b4 <low_level_input+0x2c>)
 800b096:	781b      	ldrb	r3, [r3, #0]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d105      	bne.n	800b0a8 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800b09c:	f107 030c 	add.w	r3, r7, #12
 800b0a0:	4619      	mov	r1, r3
 800b0a2:	4805      	ldr	r0, [pc, #20]	@ (800b0b8 <low_level_input+0x30>)
 800b0a4:	f7f9 fd7c 	bl	8004ba0 <HAL_ETH_ReadData>
  }

  return p;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
}
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	3710      	adds	r7, #16
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	bd80      	pop	{r7, pc}
 800b0b2:	bf00      	nop
 800b0b4:	200067e0 	.word	0x200067e0
 800b0b8:	200067ec 	.word	0x200067ec

0800b0bc <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b084      	sub	sp, #16
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b0cc:	4b0f      	ldr	r3, [pc, #60]	@ (800b10c <ethernetif_input+0x50>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	f04f 31ff 	mov.w	r1, #4294967295
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	f000 fc3b 	bl	800b950 <osSemaphoreWait>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d1f5      	bne.n	800b0cc <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800b0e0:	68b8      	ldr	r0, [r7, #8]
 800b0e2:	f7ff ffd1 	bl	800b088 <low_level_input>
 800b0e6:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d00a      	beq.n	800b104 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	691b      	ldr	r3, [r3, #16]
 800b0f2:	68b9      	ldr	r1, [r7, #8]
 800b0f4:	68f8      	ldr	r0, [r7, #12]
 800b0f6:	4798      	blx	r3
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d002      	beq.n	800b104 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800b0fe:	68f8      	ldr	r0, [r7, #12]
 800b100:	f008 fc90 	bl	8013a24 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d1ea      	bne.n	800b0e0 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b10a:	e7df      	b.n	800b0cc <ethernetif_input+0x10>
 800b10c:	200067e4 	.word	0x200067e4

0800b110 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b082      	sub	sp, #8
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d106      	bne.n	800b12c <ethernetif_init+0x1c>
 800b11e:	4b0e      	ldr	r3, [pc, #56]	@ (800b158 <ethernetif_init+0x48>)
 800b120:	f240 2217 	movw	r2, #535	@ 0x217
 800b124:	490d      	ldr	r1, [pc, #52]	@ (800b15c <ethernetif_init+0x4c>)
 800b126:	480e      	ldr	r0, [pc, #56]	@ (800b160 <ethernetif_init+0x50>)
 800b128:	f014 f820 	bl	801f16c <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	2273      	movs	r2, #115	@ 0x73
 800b130:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	2274      	movs	r2, #116	@ 0x74
 800b138:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	4a09      	ldr	r2, [pc, #36]	@ (800b164 <ethernetif_init+0x54>)
 800b140:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	4a08      	ldr	r2, [pc, #32]	@ (800b168 <ethernetif_init+0x58>)
 800b146:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800b148:	6878      	ldr	r0, [r7, #4]
 800b14a:	f7ff fd83 	bl	800ac54 <low_level_init>

  return ERR_OK;
 800b14e:	2300      	movs	r3, #0
}
 800b150:	4618      	mov	r0, r3
 800b152:	3708      	adds	r7, #8
 800b154:	46bd      	mov	sp, r7
 800b156:	bd80      	pop	{r7, pc}
 800b158:	08023ea0 	.word	0x08023ea0
 800b15c:	08023ebc 	.word	0x08023ebc
 800b160:	08023ecc 	.word	0x08023ecc
 800b164:	0801bc51 	.word	0x0801bc51
 800b168:	0800af2d 	.word	0x0800af2d

0800b16c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b084      	sub	sp, #16
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800b178:	68f9      	ldr	r1, [r7, #12]
 800b17a:	4809      	ldr	r0, [pc, #36]	@ (800b1a0 <pbuf_free_custom+0x34>)
 800b17c:	f007 fd8a 	bl	8012c94 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800b180:	4b08      	ldr	r3, [pc, #32]	@ (800b1a4 <pbuf_free_custom+0x38>)
 800b182:	781b      	ldrb	r3, [r3, #0]
 800b184:	2b01      	cmp	r3, #1
 800b186:	d107      	bne.n	800b198 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800b188:	4b06      	ldr	r3, [pc, #24]	@ (800b1a4 <pbuf_free_custom+0x38>)
 800b18a:	2200      	movs	r2, #0
 800b18c:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800b18e:	4b06      	ldr	r3, [pc, #24]	@ (800b1a8 <pbuf_free_custom+0x3c>)
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	4618      	mov	r0, r3
 800b194:	f000 fc2a 	bl	800b9ec <osSemaphoreRelease>
  }
}
 800b198:	bf00      	nop
 800b19a:	3710      	adds	r7, #16
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}
 800b1a0:	08027584 	.word	0x08027584
 800b1a4:	200067e0 	.word	0x200067e0
 800b1a8:	200067e4 	.word	0x200067e4

0800b1ac <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b1b0:	f7f8 fa4e 	bl	8003650 <HAL_GetTick>
 800b1b4:	4603      	mov	r3, r0
}
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	bd80      	pop	{r7, pc}
	...

0800b1bc <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b08e      	sub	sp, #56	@ 0x38
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b1c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	601a      	str	r2, [r3, #0]
 800b1cc:	605a      	str	r2, [r3, #4]
 800b1ce:	609a      	str	r2, [r3, #8]
 800b1d0:	60da      	str	r2, [r3, #12]
 800b1d2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	4a52      	ldr	r2, [pc, #328]	@ (800b324 <HAL_ETH_MspInit+0x168>)
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	f040 809e 	bne.w	800b31c <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800b1e0:	4b51      	ldr	r3, [pc, #324]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b1e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1e4:	4a50      	ldr	r2, [pc, #320]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b1e6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b1ea:	6313      	str	r3, [r2, #48]	@ 0x30
 800b1ec:	4b4e      	ldr	r3, [pc, #312]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b1ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b1f4:	623b      	str	r3, [r7, #32]
 800b1f6:	6a3b      	ldr	r3, [r7, #32]
 800b1f8:	4b4b      	ldr	r3, [pc, #300]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b1fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1fc:	4a4a      	ldr	r2, [pc, #296]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b1fe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b202:	6313      	str	r3, [r2, #48]	@ 0x30
 800b204:	4b48      	ldr	r3, [pc, #288]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b208:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b20c:	61fb      	str	r3, [r7, #28]
 800b20e:	69fb      	ldr	r3, [r7, #28]
 800b210:	4b45      	ldr	r3, [pc, #276]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b212:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b214:	4a44      	ldr	r2, [pc, #272]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b216:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b21a:	6313      	str	r3, [r2, #48]	@ 0x30
 800b21c:	4b42      	ldr	r3, [pc, #264]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b21e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b220:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b224:	61bb      	str	r3, [r7, #24]
 800b226:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b228:	4b3f      	ldr	r3, [pc, #252]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b22a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b22c:	4a3e      	ldr	r2, [pc, #248]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b22e:	f043 0304 	orr.w	r3, r3, #4
 800b232:	6313      	str	r3, [r2, #48]	@ 0x30
 800b234:	4b3c      	ldr	r3, [pc, #240]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b238:	f003 0304 	and.w	r3, r3, #4
 800b23c:	617b      	str	r3, [r7, #20]
 800b23e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b240:	4b39      	ldr	r3, [pc, #228]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b244:	4a38      	ldr	r2, [pc, #224]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b246:	f043 0301 	orr.w	r3, r3, #1
 800b24a:	6313      	str	r3, [r2, #48]	@ 0x30
 800b24c:	4b36      	ldr	r3, [pc, #216]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b24e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b250:	f003 0301 	and.w	r3, r3, #1
 800b254:	613b      	str	r3, [r7, #16]
 800b256:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b258:	4b33      	ldr	r3, [pc, #204]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b25a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b25c:	4a32      	ldr	r2, [pc, #200]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b25e:	f043 0302 	orr.w	r3, r3, #2
 800b262:	6313      	str	r3, [r2, #48]	@ 0x30
 800b264:	4b30      	ldr	r3, [pc, #192]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b268:	f003 0302 	and.w	r3, r3, #2
 800b26c:	60fb      	str	r3, [r7, #12]
 800b26e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800b270:	4b2d      	ldr	r3, [pc, #180]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b274:	4a2c      	ldr	r2, [pc, #176]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b276:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b27a:	6313      	str	r3, [r2, #48]	@ 0x30
 800b27c:	4b2a      	ldr	r3, [pc, #168]	@ (800b328 <HAL_ETH_MspInit+0x16c>)
 800b27e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b284:	60bb      	str	r3, [r7, #8]
 800b286:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800b288:	2332      	movs	r3, #50	@ 0x32
 800b28a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b28c:	2302      	movs	r3, #2
 800b28e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b290:	2300      	movs	r3, #0
 800b292:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b294:	2303      	movs	r3, #3
 800b296:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b298:	230b      	movs	r3, #11
 800b29a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b29c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2a0:	4619      	mov	r1, r3
 800b2a2:	4822      	ldr	r0, [pc, #136]	@ (800b32c <HAL_ETH_MspInit+0x170>)
 800b2a4:	f7fa fd0c 	bl	8005cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800b2a8:	2386      	movs	r3, #134	@ 0x86
 800b2aa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b2ac:	2302      	movs	r3, #2
 800b2ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b2b4:	2303      	movs	r3, #3
 800b2b6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b2b8:	230b      	movs	r3, #11
 800b2ba:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b2bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2c0:	4619      	mov	r1, r3
 800b2c2:	481b      	ldr	r0, [pc, #108]	@ (800b330 <HAL_ETH_MspInit+0x174>)
 800b2c4:	f7fa fcfc 	bl	8005cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800b2c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b2cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b2ce:	2302      	movs	r3, #2
 800b2d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b2d6:	2303      	movs	r3, #3
 800b2d8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b2da:	230b      	movs	r3, #11
 800b2dc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800b2de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2e2:	4619      	mov	r1, r3
 800b2e4:	4813      	ldr	r0, [pc, #76]	@ (800b334 <HAL_ETH_MspInit+0x178>)
 800b2e6:	f7fa fceb 	bl	8005cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800b2ea:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800b2ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b2f0:	2302      	movs	r3, #2
 800b2f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b2f8:	2303      	movs	r3, #3
 800b2fa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b2fc:	230b      	movs	r3, #11
 800b2fe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b300:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b304:	4619      	mov	r1, r3
 800b306:	480c      	ldr	r0, [pc, #48]	@ (800b338 <HAL_ETH_MspInit+0x17c>)
 800b308:	f7fa fcda 	bl	8005cc0 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800b30c:	2200      	movs	r2, #0
 800b30e:	2105      	movs	r1, #5
 800b310:	203d      	movs	r0, #61	@ 0x3d
 800b312:	f7f8 febd 	bl	8004090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800b316:	203d      	movs	r0, #61	@ 0x3d
 800b318:	f7f8 fed6 	bl	80040c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800b31c:	bf00      	nop
 800b31e:	3738      	adds	r7, #56	@ 0x38
 800b320:	46bd      	mov	sp, r7
 800b322:	bd80      	pop	{r7, pc}
 800b324:	40028000 	.word	0x40028000
 800b328:	40023800 	.word	0x40023800
 800b32c:	40020800 	.word	0x40020800
 800b330:	40020000 	.word	0x40020000
 800b334:	40020400 	.word	0x40020400
 800b338:	40021800 	.word	0x40021800

0800b33c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800b340:	4802      	ldr	r0, [pc, #8]	@ (800b34c <ETH_PHY_IO_Init+0x10>)
 800b342:	f7fa f841 	bl	80053c8 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800b346:	2300      	movs	r3, #0
}
 800b348:	4618      	mov	r0, r3
 800b34a:	bd80      	pop	{r7, pc}
 800b34c:	200067ec 	.word	0x200067ec

0800b350 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800b350:	b480      	push	{r7}
 800b352:	af00      	add	r7, sp, #0
  return 0;
 800b354:	2300      	movs	r3, #0
}
 800b356:	4618      	mov	r0, r3
 800b358:	46bd      	mov	sp, r7
 800b35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35e:	4770      	bx	lr

0800b360 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b084      	sub	sp, #16
 800b364:	af00      	add	r7, sp, #0
 800b366:	60f8      	str	r0, [r7, #12]
 800b368:	60b9      	str	r1, [r7, #8]
 800b36a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	68ba      	ldr	r2, [r7, #8]
 800b370:	68f9      	ldr	r1, [r7, #12]
 800b372:	4807      	ldr	r0, [pc, #28]	@ (800b390 <ETH_PHY_IO_ReadReg+0x30>)
 800b374:	f7f9 fe82 	bl	800507c <HAL_ETH_ReadPHYRegister>
 800b378:	4603      	mov	r3, r0
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d002      	beq.n	800b384 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800b37e:	f04f 33ff 	mov.w	r3, #4294967295
 800b382:	e000      	b.n	800b386 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800b384:	2300      	movs	r3, #0
}
 800b386:	4618      	mov	r0, r3
 800b388:	3710      	adds	r7, #16
 800b38a:	46bd      	mov	sp, r7
 800b38c:	bd80      	pop	{r7, pc}
 800b38e:	bf00      	nop
 800b390:	200067ec 	.word	0x200067ec

0800b394 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b084      	sub	sp, #16
 800b398:	af00      	add	r7, sp, #0
 800b39a:	60f8      	str	r0, [r7, #12]
 800b39c:	60b9      	str	r1, [r7, #8]
 800b39e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	68ba      	ldr	r2, [r7, #8]
 800b3a4:	68f9      	ldr	r1, [r7, #12]
 800b3a6:	4807      	ldr	r0, [pc, #28]	@ (800b3c4 <ETH_PHY_IO_WriteReg+0x30>)
 800b3a8:	f7f9 feb3 	bl	8005112 <HAL_ETH_WritePHYRegister>
 800b3ac:	4603      	mov	r3, r0
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d002      	beq.n	800b3b8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800b3b2:	f04f 33ff 	mov.w	r3, #4294967295
 800b3b6:	e000      	b.n	800b3ba <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800b3b8:	2300      	movs	r3, #0
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3710      	adds	r7, #16
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
 800b3c2:	bf00      	nop
 800b3c4:	200067ec 	.word	0x200067ec

0800b3c8 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b3cc:	f7f8 f940 	bl	8003650 <HAL_GetTick>
 800b3d0:	4603      	mov	r3, r0
}
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	bd80      	pop	{r7, pc}
	...

0800b3d8 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b0a0      	sub	sp, #128	@ 0x80
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800b3e0:	f107 0308 	add.w	r3, r7, #8
 800b3e4:	2264      	movs	r2, #100	@ 0x64
 800b3e6:	2100      	movs	r1, #0
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	f014 f8f3 	bl	801f5d4 <memset>
  int32_t PHYLinkState = 0;
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800b402:	483a      	ldr	r0, [pc, #232]	@ (800b4ec <ethernet_link_thread+0x114>)
 800b404:	f7f8 f872 	bl	80034ec <LAN8742_GetLinkState>
 800b408:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800b40a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b40c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b410:	089b      	lsrs	r3, r3, #2
 800b412:	f003 0301 	and.w	r3, r3, #1
 800b416:	b2db      	uxtb	r3, r3
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d00c      	beq.n	800b436 <ethernet_link_thread+0x5e>
 800b41c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b41e:	2b01      	cmp	r3, #1
 800b420:	dc09      	bgt.n	800b436 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800b422:	4833      	ldr	r0, [pc, #204]	@ (800b4f0 <ethernet_link_thread+0x118>)
 800b424:	f7f9 fae0 	bl	80049e8 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800b428:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b42a:	f007 feb7 	bl	801319c <netif_set_down>
    netif_set_link_down(netif);
 800b42e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b430:	f007 ff1a 	bl	8013268 <netif_set_link_down>
 800b434:	e055      	b.n	800b4e2 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800b436:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b438:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b43c:	f003 0304 	and.w	r3, r3, #4
 800b440:	2b00      	cmp	r3, #0
 800b442:	d14e      	bne.n	800b4e2 <ethernet_link_thread+0x10a>
 800b444:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b446:	2b01      	cmp	r3, #1
 800b448:	dd4b      	ble.n	800b4e2 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800b44a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b44c:	3b02      	subs	r3, #2
 800b44e:	2b03      	cmp	r3, #3
 800b450:	d82a      	bhi.n	800b4a8 <ethernet_link_thread+0xd0>
 800b452:	a201      	add	r2, pc, #4	@ (adr r2, 800b458 <ethernet_link_thread+0x80>)
 800b454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b458:	0800b469 	.word	0x0800b469
 800b45c:	0800b47b 	.word	0x0800b47b
 800b460:	0800b48b 	.word	0x0800b48b
 800b464:	0800b49b 	.word	0x0800b49b
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b468:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b46c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b46e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b472:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b474:	2301      	movs	r3, #1
 800b476:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b478:	e017      	b.n	800b4aa <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800b47a:	2300      	movs	r3, #0
 800b47c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b47e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b482:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b484:	2301      	movs	r3, #1
 800b486:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b488:	e00f      	b.n	800b4aa <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b48a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b48e:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b490:	2300      	movs	r3, #0
 800b492:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b494:	2301      	movs	r3, #1
 800b496:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b498:	e007      	b.n	800b4aa <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800b49a:	2300      	movs	r3, #0
 800b49c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b49e:	2300      	movs	r3, #0
 800b4a0:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b4a6:	e000      	b.n	800b4aa <ethernet_link_thread+0xd2>
    default:
      break;
 800b4a8:	bf00      	nop
    }

    if(linkchanged)
 800b4aa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d018      	beq.n	800b4e2 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800b4b0:	f107 0308 	add.w	r3, r7, #8
 800b4b4:	4619      	mov	r1, r3
 800b4b6:	480e      	ldr	r0, [pc, #56]	@ (800b4f0 <ethernet_link_thread+0x118>)
 800b4b8:	f7f9 fe74 	bl	80051a4 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800b4bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b4be:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800b4c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b4c2:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800b4c4:	f107 0308 	add.w	r3, r7, #8
 800b4c8:	4619      	mov	r1, r3
 800b4ca:	4809      	ldr	r0, [pc, #36]	@ (800b4f0 <ethernet_link_thread+0x118>)
 800b4cc:	f7f9 ff61 	bl	8005392 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800b4d0:	4807      	ldr	r0, [pc, #28]	@ (800b4f0 <ethernet_link_thread+0x118>)
 800b4d2:	f7f9 fa19 	bl	8004908 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800b4d6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b4d8:	f007 fdf4 	bl	80130c4 <netif_set_up>
      netif_set_link_up(netif);
 800b4dc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b4de:	f007 fe8f 	bl	8013200 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800b4e2:	2064      	movs	r0, #100	@ 0x64
 800b4e4:	f000 f951 	bl	800b78a <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800b4e8:	e78b      	b.n	800b402 <ethernet_link_thread+0x2a>
 800b4ea:	bf00      	nop
 800b4ec:	200068d4 	.word	0x200068d4
 800b4f0:	200067ec 	.word	0x200067ec

0800b4f4 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	b086      	sub	sp, #24
 800b4f8:	af02      	add	r7, sp, #8
 800b4fa:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800b4fc:	4812      	ldr	r0, [pc, #72]	@ (800b548 <HAL_ETH_RxAllocateCallback+0x54>)
 800b4fe:	f007 fb55 	bl	8012bac <memp_malloc_pool>
 800b502:	60f8      	str	r0, [r7, #12]
  if (p)
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d014      	beq.n	800b534 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	f103 0220 	add.w	r2, r3, #32
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	4a0d      	ldr	r2, [pc, #52]	@ (800b54c <HAL_ETH_RxAllocateCallback+0x58>)
 800b518:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800b522:	9201      	str	r2, [sp, #4]
 800b524:	9300      	str	r3, [sp, #0]
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	2241      	movs	r2, #65	@ 0x41
 800b52a:	2100      	movs	r1, #0
 800b52c:	2000      	movs	r0, #0
 800b52e:	f008 f8bf 	bl	80136b0 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800b532:	e005      	b.n	800b540 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800b534:	4b06      	ldr	r3, [pc, #24]	@ (800b550 <HAL_ETH_RxAllocateCallback+0x5c>)
 800b536:	2201      	movs	r2, #1
 800b538:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	2200      	movs	r2, #0
 800b53e:	601a      	str	r2, [r3, #0]
}
 800b540:	bf00      	nop
 800b542:	3710      	adds	r7, #16
 800b544:	46bd      	mov	sp, r7
 800b546:	bd80      	pop	{r7, pc}
 800b548:	08027584 	.word	0x08027584
 800b54c:	0800b16d 	.word	0x0800b16d
 800b550:	200067e0 	.word	0x200067e0

0800b554 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b088      	sub	sp, #32
 800b558:	af00      	add	r7, sp, #0
 800b55a:	60f8      	str	r0, [r7, #12]
 800b55c:	60b9      	str	r1, [r7, #8]
 800b55e:	607a      	str	r2, [r7, #4]
 800b560:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800b56a:	2300      	movs	r3, #0
 800b56c:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	3b20      	subs	r3, #32
 800b572:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800b574:	69fb      	ldr	r3, [r7, #28]
 800b576:	2200      	movs	r2, #0
 800b578:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800b57a:	69fb      	ldr	r3, [r7, #28]
 800b57c:	2200      	movs	r2, #0
 800b57e:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800b580:	69fb      	ldr	r3, [r7, #28]
 800b582:	887a      	ldrh	r2, [r7, #2]
 800b584:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800b586:	69bb      	ldr	r3, [r7, #24]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d103      	bne.n	800b596 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800b58e:	69bb      	ldr	r3, [r7, #24]
 800b590:	69fa      	ldr	r2, [r7, #28]
 800b592:	601a      	str	r2, [r3, #0]
 800b594:	e003      	b.n	800b59e <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800b596:	697b      	ldr	r3, [r7, #20]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	69fa      	ldr	r2, [r7, #28]
 800b59c:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800b59e:	697b      	ldr	r3, [r7, #20]
 800b5a0:	69fa      	ldr	r2, [r7, #28]
 800b5a2:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800b5a4:	69bb      	ldr	r3, [r7, #24]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	61fb      	str	r3, [r7, #28]
 800b5aa:	e009      	b.n	800b5c0 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800b5ac:	69fb      	ldr	r3, [r7, #28]
 800b5ae:	891a      	ldrh	r2, [r3, #8]
 800b5b0:	887b      	ldrh	r3, [r7, #2]
 800b5b2:	4413      	add	r3, r2
 800b5b4:	b29a      	uxth	r2, r3
 800b5b6:	69fb      	ldr	r3, [r7, #28]
 800b5b8:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800b5ba:	69fb      	ldr	r3, [r7, #28]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	61fb      	str	r3, [r7, #28]
 800b5c0:	69fb      	ldr	r3, [r7, #28]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d1f2      	bne.n	800b5ac <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800b5c6:	887b      	ldrh	r3, [r7, #2]
 800b5c8:	4619      	mov	r1, r3
 800b5ca:	6878      	ldr	r0, [r7, #4]
 800b5cc:	f7ff fade 	bl	800ab8c <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 800b5d0:	bf00      	nop
 800b5d2:	3720      	adds	r7, #32
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	bd80      	pop	{r7, pc}

0800b5d8 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b082      	sub	sp, #8
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800b5e0:	6878      	ldr	r0, [r7, #4]
 800b5e2:	f008 fa1f 	bl	8013a24 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800b5e6:	bf00      	nop
 800b5e8:	3708      	adds	r7, #8
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	bd80      	pop	{r7, pc}
	...

0800b5f0 <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b082      	sub	sp, #8
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 800b5f8:	4b15      	ldr	r3, [pc, #84]	@ (800b650 <RMII_Thread+0x60>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 800b600:	2b00      	cmp	r3, #0
 800b602:	d003      	beq.n	800b60c <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 800b604:	2000      	movs	r0, #0
 800b606:	f000 f8b4 	bl	800b772 <osThreadTerminate>
 800b60a:	e7f5      	b.n	800b5f8 <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 800b60c:	4b10      	ldr	r3, [pc, #64]	@ (800b650 <RMII_Thread+0x60>)
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 800b614:	2b0a      	cmp	r3, #10
 800b616:	d916      	bls.n	800b646 <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 800b618:	4b0e      	ldr	r3, [pc, #56]	@ (800b654 <RMII_Thread+0x64>)
 800b61a:	685b      	ldr	r3, [r3, #4]
 800b61c:	4a0d      	ldr	r2, [pc, #52]	@ (800b654 <RMII_Thread+0x64>)
 800b61e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b622:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 800b624:	4b0b      	ldr	r3, [pc, #44]	@ (800b654 <RMII_Thread+0x64>)
 800b626:	685b      	ldr	r3, [r3, #4]
 800b628:	4a0a      	ldr	r2, [pc, #40]	@ (800b654 <RMII_Thread+0x64>)
 800b62a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b62e:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 800b630:	4b07      	ldr	r3, [pc, #28]	@ (800b650 <RMII_Thread+0x60>)
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800b638:	4b05      	ldr	r3, [pc, #20]	@ (800b650 <RMII_Thread+0x60>)
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	f042 0201 	orr.w	r2, r2, #1
 800b640:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800b644:	e7d8      	b.n	800b5f8 <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 800b646:	20c8      	movs	r0, #200	@ 0xc8
 800b648:	f000 f89f 	bl	800b78a <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 800b64c:	e7d4      	b.n	800b5f8 <RMII_Thread+0x8>
 800b64e:	bf00      	nop
 800b650:	200067ec 	.word	0x200067ec
 800b654:	40013800 	.word	0x40013800

0800b658 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b658:	b480      	push	{r7}
 800b65a:	b085      	sub	sp, #20
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	4603      	mov	r3, r0
 800b660:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b662:	2300      	movs	r3, #0
 800b664:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b66a:	2b84      	cmp	r3, #132	@ 0x84
 800b66c:	d005      	beq.n	800b67a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b66e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	4413      	add	r3, r2
 800b676:	3303      	adds	r3, #3
 800b678:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b67a:	68fb      	ldr	r3, [r7, #12]
}
 800b67c:	4618      	mov	r0, r3
 800b67e:	3714      	adds	r7, #20
 800b680:	46bd      	mov	sp, r7
 800b682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b686:	4770      	bx	lr

0800b688 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800b688:	b480      	push	{r7}
 800b68a:	b083      	sub	sp, #12
 800b68c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b68e:	f3ef 8305 	mrs	r3, IPSR
 800b692:	607b      	str	r3, [r7, #4]
  return(result);
 800b694:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800b696:	2b00      	cmp	r3, #0
 800b698:	bf14      	ite	ne
 800b69a:	2301      	movne	r3, #1
 800b69c:	2300      	moveq	r3, #0
 800b69e:	b2db      	uxtb	r3, r3
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	370c      	adds	r7, #12
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6aa:	4770      	bx	lr

0800b6ac <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b6b0:	f001 fe4c 	bl	800d34c <vTaskStartScheduler>
  
  return osOK;
 800b6b4:	2300      	movs	r3, #0
}
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	bd80      	pop	{r7, pc}

0800b6ba <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800b6ba:	b580      	push	{r7, lr}
 800b6bc:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800b6be:	f7ff ffe3 	bl	800b688 <inHandlerMode>
 800b6c2:	4603      	mov	r3, r0
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d003      	beq.n	800b6d0 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800b6c8:	f001 ff6c 	bl	800d5a4 <xTaskGetTickCountFromISR>
 800b6cc:	4603      	mov	r3, r0
 800b6ce:	e002      	b.n	800b6d6 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800b6d0:	f001 ff58 	bl	800d584 <xTaskGetTickCount>
 800b6d4:	4603      	mov	r3, r0
  }
}
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	bd80      	pop	{r7, pc}

0800b6da <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b6da:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6dc:	b089      	sub	sp, #36	@ 0x24
 800b6de:	af04      	add	r7, sp, #16
 800b6e0:	6078      	str	r0, [r7, #4]
 800b6e2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	695b      	ldr	r3, [r3, #20]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d020      	beq.n	800b72e <osThreadCreate+0x54>
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	699b      	ldr	r3, [r3, #24]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d01c      	beq.n	800b72e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	685c      	ldr	r4, [r3, #4]
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	691e      	ldr	r6, [r3, #16]
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b706:	4618      	mov	r0, r3
 800b708:	f7ff ffa6 	bl	800b658 <makeFreeRtosPriority>
 800b70c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	695b      	ldr	r3, [r3, #20]
 800b712:	687a      	ldr	r2, [r7, #4]
 800b714:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b716:	9202      	str	r2, [sp, #8]
 800b718:	9301      	str	r3, [sp, #4]
 800b71a:	9100      	str	r1, [sp, #0]
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	4632      	mov	r2, r6
 800b720:	4629      	mov	r1, r5
 800b722:	4620      	mov	r0, r4
 800b724:	f001 fb90 	bl	800ce48 <xTaskCreateStatic>
 800b728:	4603      	mov	r3, r0
 800b72a:	60fb      	str	r3, [r7, #12]
 800b72c:	e01c      	b.n	800b768 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	685c      	ldr	r4, [r3, #4]
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b73a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b742:	4618      	mov	r0, r3
 800b744:	f7ff ff88 	bl	800b658 <makeFreeRtosPriority>
 800b748:	4602      	mov	r2, r0
 800b74a:	f107 030c 	add.w	r3, r7, #12
 800b74e:	9301      	str	r3, [sp, #4]
 800b750:	9200      	str	r2, [sp, #0]
 800b752:	683b      	ldr	r3, [r7, #0]
 800b754:	4632      	mov	r2, r6
 800b756:	4629      	mov	r1, r5
 800b758:	4620      	mov	r0, r4
 800b75a:	f001 fbdb 	bl	800cf14 <xTaskCreate>
 800b75e:	4603      	mov	r3, r0
 800b760:	2b01      	cmp	r3, #1
 800b762:	d001      	beq.n	800b768 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b764:	2300      	movs	r3, #0
 800b766:	e000      	b.n	800b76a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b768:	68fb      	ldr	r3, [r7, #12]
}
 800b76a:	4618      	mov	r0, r3
 800b76c:	3714      	adds	r7, #20
 800b76e:	46bd      	mov	sp, r7
 800b770:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b772 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 800b772:	b580      	push	{r7, lr}
 800b774:	b082      	sub	sp, #8
 800b776:	af00      	add	r7, sp, #0
 800b778:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 800b77a:	6878      	ldr	r0, [r7, #4]
 800b77c:	f001 fd1c 	bl	800d1b8 <vTaskDelete>
  return osOK;
 800b780:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 800b782:	4618      	mov	r0, r3
 800b784:	3708      	adds	r7, #8
 800b786:	46bd      	mov	sp, r7
 800b788:	bd80      	pop	{r7, pc}

0800b78a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b78a:	b580      	push	{r7, lr}
 800b78c:	b084      	sub	sp, #16
 800b78e:	af00      	add	r7, sp, #0
 800b790:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d001      	beq.n	800b7a0 <osDelay+0x16>
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	e000      	b.n	800b7a2 <osDelay+0x18>
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	f001 fd9a 	bl	800d2dc <vTaskDelay>
  
  return osOK;
 800b7a8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800b7aa:	4618      	mov	r0, r3
 800b7ac:	3710      	adds	r7, #16
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	bd80      	pop	{r7, pc}

0800b7b2 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800b7b2:	b580      	push	{r7, lr}
 800b7b4:	b082      	sub	sp, #8
 800b7b6:	af00      	add	r7, sp, #0
 800b7b8:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	685b      	ldr	r3, [r3, #4]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d007      	beq.n	800b7d2 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	685b      	ldr	r3, [r3, #4]
 800b7c6:	4619      	mov	r1, r3
 800b7c8:	2001      	movs	r0, #1
 800b7ca:	f000 fc9a 	bl	800c102 <xQueueCreateMutexStatic>
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	e003      	b.n	800b7da <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800b7d2:	2001      	movs	r0, #1
 800b7d4:	f000 fc7d 	bl	800c0d2 <xQueueCreateMutex>
 800b7d8:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800b7da:	4618      	mov	r0, r3
 800b7dc:	3708      	adds	r7, #8
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	bd80      	pop	{r7, pc}
	...

0800b7e4 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b084      	sub	sp, #16
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
 800b7ec:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d101      	bne.n	800b7fc <osMutexWait+0x18>
    return osErrorParameter;
 800b7f8:	2380      	movs	r3, #128	@ 0x80
 800b7fa:	e03a      	b.n	800b872 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b806:	d103      	bne.n	800b810 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800b808:	f04f 33ff 	mov.w	r3, #4294967295
 800b80c:	60fb      	str	r3, [r7, #12]
 800b80e:	e009      	b.n	800b824 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800b810:	683b      	ldr	r3, [r7, #0]
 800b812:	2b00      	cmp	r3, #0
 800b814:	d006      	beq.n	800b824 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800b816:	683b      	ldr	r3, [r7, #0]
 800b818:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d101      	bne.n	800b824 <osMutexWait+0x40>
      ticks = 1;
 800b820:	2301      	movs	r3, #1
 800b822:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800b824:	f7ff ff30 	bl	800b688 <inHandlerMode>
 800b828:	4603      	mov	r3, r0
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d017      	beq.n	800b85e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800b82e:	f107 0308 	add.w	r3, r7, #8
 800b832:	461a      	mov	r2, r3
 800b834:	2100      	movs	r1, #0
 800b836:	6878      	ldr	r0, [r7, #4]
 800b838:	f001 f8c4 	bl	800c9c4 <xQueueReceiveFromISR>
 800b83c:	4603      	mov	r3, r0
 800b83e:	2b01      	cmp	r3, #1
 800b840:	d001      	beq.n	800b846 <osMutexWait+0x62>
      return osErrorOS;
 800b842:	23ff      	movs	r3, #255	@ 0xff
 800b844:	e015      	b.n	800b872 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800b846:	68bb      	ldr	r3, [r7, #8]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d011      	beq.n	800b870 <osMutexWait+0x8c>
 800b84c:	4b0b      	ldr	r3, [pc, #44]	@ (800b87c <osMutexWait+0x98>)
 800b84e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b852:	601a      	str	r2, [r3, #0]
 800b854:	f3bf 8f4f 	dsb	sy
 800b858:	f3bf 8f6f 	isb	sy
 800b85c:	e008      	b.n	800b870 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800b85e:	68f9      	ldr	r1, [r7, #12]
 800b860:	6878      	ldr	r0, [r7, #4]
 800b862:	f000 ff97 	bl	800c794 <xQueueSemaphoreTake>
 800b866:	4603      	mov	r3, r0
 800b868:	2b01      	cmp	r3, #1
 800b86a:	d001      	beq.n	800b870 <osMutexWait+0x8c>
    return osErrorOS;
 800b86c:	23ff      	movs	r3, #255	@ 0xff
 800b86e:	e000      	b.n	800b872 <osMutexWait+0x8e>
  }
  
  return osOK;
 800b870:	2300      	movs	r3, #0
}
 800b872:	4618      	mov	r0, r3
 800b874:	3710      	adds	r7, #16
 800b876:	46bd      	mov	sp, r7
 800b878:	bd80      	pop	{r7, pc}
 800b87a:	bf00      	nop
 800b87c:	e000ed04 	.word	0xe000ed04

0800b880 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800b880:	b580      	push	{r7, lr}
 800b882:	b084      	sub	sp, #16
 800b884:	af00      	add	r7, sp, #0
 800b886:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800b888:	2300      	movs	r3, #0
 800b88a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800b88c:	2300      	movs	r3, #0
 800b88e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800b890:	f7ff fefa 	bl	800b688 <inHandlerMode>
 800b894:	4603      	mov	r3, r0
 800b896:	2b00      	cmp	r3, #0
 800b898:	d016      	beq.n	800b8c8 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800b89a:	f107 0308 	add.w	r3, r7, #8
 800b89e:	4619      	mov	r1, r3
 800b8a0:	6878      	ldr	r0, [r7, #4]
 800b8a2:	f000 fdf6 	bl	800c492 <xQueueGiveFromISR>
 800b8a6:	4603      	mov	r3, r0
 800b8a8:	2b01      	cmp	r3, #1
 800b8aa:	d001      	beq.n	800b8b0 <osMutexRelease+0x30>
      return osErrorOS;
 800b8ac:	23ff      	movs	r3, #255	@ 0xff
 800b8ae:	e017      	b.n	800b8e0 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b8b0:	68bb      	ldr	r3, [r7, #8]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d013      	beq.n	800b8de <osMutexRelease+0x5e>
 800b8b6:	4b0c      	ldr	r3, [pc, #48]	@ (800b8e8 <osMutexRelease+0x68>)
 800b8b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b8bc:	601a      	str	r2, [r3, #0]
 800b8be:	f3bf 8f4f 	dsb	sy
 800b8c2:	f3bf 8f6f 	isb	sy
 800b8c6:	e00a      	b.n	800b8de <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800b8c8:	2300      	movs	r3, #0
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	2100      	movs	r1, #0
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f000 fc32 	bl	800c138 <xQueueGenericSend>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	2b01      	cmp	r3, #1
 800b8d8:	d001      	beq.n	800b8de <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800b8da:	23ff      	movs	r3, #255	@ 0xff
 800b8dc:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800b8de:	68fb      	ldr	r3, [r7, #12]
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	3710      	adds	r7, #16
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}
 800b8e8:	e000ed04 	.word	0xe000ed04

0800b8ec <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b086      	sub	sp, #24
 800b8f0:	af02      	add	r7, sp, #8
 800b8f2:	6078      	str	r0, [r7, #4]
 800b8f4:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	685b      	ldr	r3, [r3, #4]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d00f      	beq.n	800b91e <osSemaphoreCreate+0x32>
    if (count == 1) {
 800b8fe:	683b      	ldr	r3, [r7, #0]
 800b900:	2b01      	cmp	r3, #1
 800b902:	d10a      	bne.n	800b91a <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	685b      	ldr	r3, [r3, #4]
 800b908:	2203      	movs	r2, #3
 800b90a:	9200      	str	r2, [sp, #0]
 800b90c:	2200      	movs	r2, #0
 800b90e:	2100      	movs	r1, #0
 800b910:	2001      	movs	r0, #1
 800b912:	f000 fadb 	bl	800becc <xQueueGenericCreateStatic>
 800b916:	4603      	mov	r3, r0
 800b918:	e016      	b.n	800b948 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800b91a:	2300      	movs	r3, #0
 800b91c:	e014      	b.n	800b948 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	2b01      	cmp	r3, #1
 800b922:	d110      	bne.n	800b946 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800b924:	2203      	movs	r2, #3
 800b926:	2100      	movs	r1, #0
 800b928:	2001      	movs	r0, #1
 800b92a:	f000 fb56 	bl	800bfda <xQueueGenericCreate>
 800b92e:	60f8      	str	r0, [r7, #12]
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d005      	beq.n	800b942 <osSemaphoreCreate+0x56>
 800b936:	2300      	movs	r3, #0
 800b938:	2200      	movs	r2, #0
 800b93a:	2100      	movs	r1, #0
 800b93c:	68f8      	ldr	r0, [r7, #12]
 800b93e:	f000 fbfb 	bl	800c138 <xQueueGenericSend>
      return sema;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	e000      	b.n	800b948 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800b946:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800b948:	4618      	mov	r0, r3
 800b94a:	3710      	adds	r7, #16
 800b94c:	46bd      	mov	sp, r7
 800b94e:	bd80      	pop	{r7, pc}

0800b950 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b084      	sub	sp, #16
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
 800b958:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800b95a:	2300      	movs	r3, #0
 800b95c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d101      	bne.n	800b968 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800b964:	2380      	movs	r3, #128	@ 0x80
 800b966:	e03a      	b.n	800b9de <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800b968:	2300      	movs	r3, #0
 800b96a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b972:	d103      	bne.n	800b97c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800b974:	f04f 33ff 	mov.w	r3, #4294967295
 800b978:	60fb      	str	r3, [r7, #12]
 800b97a:	e009      	b.n	800b990 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d006      	beq.n	800b990 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800b982:	683b      	ldr	r3, [r7, #0]
 800b984:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d101      	bne.n	800b990 <osSemaphoreWait+0x40>
      ticks = 1;
 800b98c:	2301      	movs	r3, #1
 800b98e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800b990:	f7ff fe7a 	bl	800b688 <inHandlerMode>
 800b994:	4603      	mov	r3, r0
 800b996:	2b00      	cmp	r3, #0
 800b998:	d017      	beq.n	800b9ca <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800b99a:	f107 0308 	add.w	r3, r7, #8
 800b99e:	461a      	mov	r2, r3
 800b9a0:	2100      	movs	r1, #0
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	f001 f80e 	bl	800c9c4 <xQueueReceiveFromISR>
 800b9a8:	4603      	mov	r3, r0
 800b9aa:	2b01      	cmp	r3, #1
 800b9ac:	d001      	beq.n	800b9b2 <osSemaphoreWait+0x62>
      return osErrorOS;
 800b9ae:	23ff      	movs	r3, #255	@ 0xff
 800b9b0:	e015      	b.n	800b9de <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800b9b2:	68bb      	ldr	r3, [r7, #8]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d011      	beq.n	800b9dc <osSemaphoreWait+0x8c>
 800b9b8:	4b0b      	ldr	r3, [pc, #44]	@ (800b9e8 <osSemaphoreWait+0x98>)
 800b9ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b9be:	601a      	str	r2, [r3, #0]
 800b9c0:	f3bf 8f4f 	dsb	sy
 800b9c4:	f3bf 8f6f 	isb	sy
 800b9c8:	e008      	b.n	800b9dc <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800b9ca:	68f9      	ldr	r1, [r7, #12]
 800b9cc:	6878      	ldr	r0, [r7, #4]
 800b9ce:	f000 fee1 	bl	800c794 <xQueueSemaphoreTake>
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	2b01      	cmp	r3, #1
 800b9d6:	d001      	beq.n	800b9dc <osSemaphoreWait+0x8c>
    return osErrorOS;
 800b9d8:	23ff      	movs	r3, #255	@ 0xff
 800b9da:	e000      	b.n	800b9de <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800b9dc:	2300      	movs	r3, #0
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	3710      	adds	r7, #16
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	bd80      	pop	{r7, pc}
 800b9e6:	bf00      	nop
 800b9e8:	e000ed04 	.word	0xe000ed04

0800b9ec <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b084      	sub	sp, #16
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800b9fc:	f7ff fe44 	bl	800b688 <inHandlerMode>
 800ba00:	4603      	mov	r3, r0
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d016      	beq.n	800ba34 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800ba06:	f107 0308 	add.w	r3, r7, #8
 800ba0a:	4619      	mov	r1, r3
 800ba0c:	6878      	ldr	r0, [r7, #4]
 800ba0e:	f000 fd40 	bl	800c492 <xQueueGiveFromISR>
 800ba12:	4603      	mov	r3, r0
 800ba14:	2b01      	cmp	r3, #1
 800ba16:	d001      	beq.n	800ba1c <osSemaphoreRelease+0x30>
      return osErrorOS;
 800ba18:	23ff      	movs	r3, #255	@ 0xff
 800ba1a:	e017      	b.n	800ba4c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d013      	beq.n	800ba4a <osSemaphoreRelease+0x5e>
 800ba22:	4b0c      	ldr	r3, [pc, #48]	@ (800ba54 <osSemaphoreRelease+0x68>)
 800ba24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba28:	601a      	str	r2, [r3, #0]
 800ba2a:	f3bf 8f4f 	dsb	sy
 800ba2e:	f3bf 8f6f 	isb	sy
 800ba32:	e00a      	b.n	800ba4a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800ba34:	2300      	movs	r3, #0
 800ba36:	2200      	movs	r2, #0
 800ba38:	2100      	movs	r1, #0
 800ba3a:	6878      	ldr	r0, [r7, #4]
 800ba3c:	f000 fb7c 	bl	800c138 <xQueueGenericSend>
 800ba40:	4603      	mov	r3, r0
 800ba42:	2b01      	cmp	r3, #1
 800ba44:	d001      	beq.n	800ba4a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800ba46:	23ff      	movs	r3, #255	@ 0xff
 800ba48:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
}
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	3710      	adds	r7, #16
 800ba50:	46bd      	mov	sp, r7
 800ba52:	bd80      	pop	{r7, pc}
 800ba54:	e000ed04 	.word	0xe000ed04

0800ba58 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b082      	sub	sp, #8
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800ba60:	f7ff fe12 	bl	800b688 <inHandlerMode>
 800ba64:	4603      	mov	r3, r0
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d001      	beq.n	800ba6e <osSemaphoreDelete+0x16>
    return osErrorISR;
 800ba6a:	2382      	movs	r3, #130	@ 0x82
 800ba6c:	e003      	b.n	800ba76 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800ba6e:	6878      	ldr	r0, [r7, #4]
 800ba70:	f001 f872 	bl	800cb58 <vQueueDelete>

  return osOK; 
 800ba74:	2300      	movs	r3, #0
}
 800ba76:	4618      	mov	r0, r3
 800ba78:	3708      	adds	r7, #8
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	bd80      	pop	{r7, pc}

0800ba7e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800ba7e:	b590      	push	{r4, r7, lr}
 800ba80:	b085      	sub	sp, #20
 800ba82:	af02      	add	r7, sp, #8
 800ba84:	6078      	str	r0, [r7, #4]
 800ba86:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	689b      	ldr	r3, [r3, #8]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d011      	beq.n	800bab4 <osMessageCreate+0x36>
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	68db      	ldr	r3, [r3, #12]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d00d      	beq.n	800bab4 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	6818      	ldr	r0, [r3, #0]
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	6859      	ldr	r1, [r3, #4]
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	689a      	ldr	r2, [r3, #8]
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	68db      	ldr	r3, [r3, #12]
 800baa8:	2400      	movs	r4, #0
 800baaa:	9400      	str	r4, [sp, #0]
 800baac:	f000 fa0e 	bl	800becc <xQueueGenericCreateStatic>
 800bab0:	4603      	mov	r3, r0
 800bab2:	e008      	b.n	800bac6 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	6818      	ldr	r0, [r3, #0]
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	685b      	ldr	r3, [r3, #4]
 800babc:	2200      	movs	r2, #0
 800babe:	4619      	mov	r1, r3
 800bac0:	f000 fa8b 	bl	800bfda <xQueueGenericCreate>
 800bac4:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800bac6:	4618      	mov	r0, r3
 800bac8:	370c      	adds	r7, #12
 800baca:	46bd      	mov	sp, r7
 800bacc:	bd90      	pop	{r4, r7, pc}
	...

0800bad0 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b086      	sub	sp, #24
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	60f8      	str	r0, [r7, #12]
 800bad8:	60b9      	str	r1, [r7, #8]
 800bada:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800badc:	2300      	movs	r3, #0
 800bade:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800bae4:	697b      	ldr	r3, [r7, #20]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d101      	bne.n	800baee <osMessagePut+0x1e>
    ticks = 1;
 800baea:	2301      	movs	r3, #1
 800baec:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800baee:	f7ff fdcb 	bl	800b688 <inHandlerMode>
 800baf2:	4603      	mov	r3, r0
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d018      	beq.n	800bb2a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800baf8:	f107 0210 	add.w	r2, r7, #16
 800bafc:	f107 0108 	add.w	r1, r7, #8
 800bb00:	2300      	movs	r3, #0
 800bb02:	68f8      	ldr	r0, [r7, #12]
 800bb04:	f000 fc22 	bl	800c34c <xQueueGenericSendFromISR>
 800bb08:	4603      	mov	r3, r0
 800bb0a:	2b01      	cmp	r3, #1
 800bb0c:	d001      	beq.n	800bb12 <osMessagePut+0x42>
      return osErrorOS;
 800bb0e:	23ff      	movs	r3, #255	@ 0xff
 800bb10:	e018      	b.n	800bb44 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800bb12:	693b      	ldr	r3, [r7, #16]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d014      	beq.n	800bb42 <osMessagePut+0x72>
 800bb18:	4b0c      	ldr	r3, [pc, #48]	@ (800bb4c <osMessagePut+0x7c>)
 800bb1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb1e:	601a      	str	r2, [r3, #0]
 800bb20:	f3bf 8f4f 	dsb	sy
 800bb24:	f3bf 8f6f 	isb	sy
 800bb28:	e00b      	b.n	800bb42 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800bb2a:	f107 0108 	add.w	r1, r7, #8
 800bb2e:	2300      	movs	r3, #0
 800bb30:	697a      	ldr	r2, [r7, #20]
 800bb32:	68f8      	ldr	r0, [r7, #12]
 800bb34:	f000 fb00 	bl	800c138 <xQueueGenericSend>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	2b01      	cmp	r3, #1
 800bb3c:	d001      	beq.n	800bb42 <osMessagePut+0x72>
      return osErrorOS;
 800bb3e:	23ff      	movs	r3, #255	@ 0xff
 800bb40:	e000      	b.n	800bb44 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800bb42:	2300      	movs	r3, #0
}
 800bb44:	4618      	mov	r0, r3
 800bb46:	3718      	adds	r7, #24
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	bd80      	pop	{r7, pc}
 800bb4c:	e000ed04 	.word	0xe000ed04

0800bb50 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800bb50:	b590      	push	{r4, r7, lr}
 800bb52:	b08b      	sub	sp, #44	@ 0x2c
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	60f8      	str	r0, [r7, #12]
 800bb58:	60b9      	str	r1, [r7, #8]
 800bb5a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800bb60:	2300      	movs	r3, #0
 800bb62:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800bb64:	68bb      	ldr	r3, [r7, #8]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d10a      	bne.n	800bb80 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800bb6a:	2380      	movs	r3, #128	@ 0x80
 800bb6c:	617b      	str	r3, [r7, #20]
    return event;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	461c      	mov	r4, r3
 800bb72:	f107 0314 	add.w	r3, r7, #20
 800bb76:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bb7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800bb7e:	e054      	b.n	800bc2a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800bb80:	2300      	movs	r3, #0
 800bb82:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800bb84:	2300      	movs	r3, #0
 800bb86:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb8e:	d103      	bne.n	800bb98 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800bb90:	f04f 33ff 	mov.w	r3, #4294967295
 800bb94:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb96:	e009      	b.n	800bbac <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d006      	beq.n	800bbac <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800bba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d101      	bne.n	800bbac <osMessageGet+0x5c>
      ticks = 1;
 800bba8:	2301      	movs	r3, #1
 800bbaa:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800bbac:	f7ff fd6c 	bl	800b688 <inHandlerMode>
 800bbb0:	4603      	mov	r3, r0
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d01c      	beq.n	800bbf0 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800bbb6:	f107 0220 	add.w	r2, r7, #32
 800bbba:	f107 0314 	add.w	r3, r7, #20
 800bbbe:	3304      	adds	r3, #4
 800bbc0:	4619      	mov	r1, r3
 800bbc2:	68b8      	ldr	r0, [r7, #8]
 800bbc4:	f000 fefe 	bl	800c9c4 <xQueueReceiveFromISR>
 800bbc8:	4603      	mov	r3, r0
 800bbca:	2b01      	cmp	r3, #1
 800bbcc:	d102      	bne.n	800bbd4 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800bbce:	2310      	movs	r3, #16
 800bbd0:	617b      	str	r3, [r7, #20]
 800bbd2:	e001      	b.n	800bbd8 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800bbd4:	2300      	movs	r3, #0
 800bbd6:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800bbd8:	6a3b      	ldr	r3, [r7, #32]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d01d      	beq.n	800bc1a <osMessageGet+0xca>
 800bbde:	4b15      	ldr	r3, [pc, #84]	@ (800bc34 <osMessageGet+0xe4>)
 800bbe0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbe4:	601a      	str	r2, [r3, #0]
 800bbe6:	f3bf 8f4f 	dsb	sy
 800bbea:	f3bf 8f6f 	isb	sy
 800bbee:	e014      	b.n	800bc1a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800bbf0:	f107 0314 	add.w	r3, r7, #20
 800bbf4:	3304      	adds	r3, #4
 800bbf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbf8:	4619      	mov	r1, r3
 800bbfa:	68b8      	ldr	r0, [r7, #8]
 800bbfc:	f000 fce2 	bl	800c5c4 <xQueueReceive>
 800bc00:	4603      	mov	r3, r0
 800bc02:	2b01      	cmp	r3, #1
 800bc04:	d102      	bne.n	800bc0c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800bc06:	2310      	movs	r3, #16
 800bc08:	617b      	str	r3, [r7, #20]
 800bc0a:	e006      	b.n	800bc1a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800bc0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d101      	bne.n	800bc16 <osMessageGet+0xc6>
 800bc12:	2300      	movs	r3, #0
 800bc14:	e000      	b.n	800bc18 <osMessageGet+0xc8>
 800bc16:	2340      	movs	r3, #64	@ 0x40
 800bc18:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	461c      	mov	r4, r3
 800bc1e:	f107 0314 	add.w	r3, r7, #20
 800bc22:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bc26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800bc2a:	68f8      	ldr	r0, [r7, #12]
 800bc2c:	372c      	adds	r7, #44	@ 0x2c
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd90      	pop	{r4, r7, pc}
 800bc32:	bf00      	nop
 800bc34:	e000ed04 	.word	0xe000ed04

0800bc38 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b082      	sub	sp, #8
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800bc40:	f7ff fd22 	bl	800b688 <inHandlerMode>
 800bc44:	4603      	mov	r3, r0
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d004      	beq.n	800bc54 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800bc4a:	6878      	ldr	r0, [r7, #4]
 800bc4c:	f000 ff63 	bl	800cb16 <uxQueueMessagesWaitingFromISR>
 800bc50:	4603      	mov	r3, r0
 800bc52:	e003      	b.n	800bc5c <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 800bc54:	6878      	ldr	r0, [r7, #4]
 800bc56:	f000 ff3d 	bl	800cad4 <uxQueueMessagesWaiting>
 800bc5a:	4603      	mov	r3, r0
  }
}
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	3708      	adds	r7, #8
 800bc60:	46bd      	mov	sp, r7
 800bc62:	bd80      	pop	{r7, pc}

0800bc64 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b082      	sub	sp, #8
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800bc6c:	f7ff fd0c 	bl	800b688 <inHandlerMode>
 800bc70:	4603      	mov	r3, r0
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d001      	beq.n	800bc7a <osMessageDelete+0x16>
    return osErrorISR;
 800bc76:	2382      	movs	r3, #130	@ 0x82
 800bc78:	e003      	b.n	800bc82 <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 800bc7a:	6878      	ldr	r0, [r7, #4]
 800bc7c:	f000 ff6c 	bl	800cb58 <vQueueDelete>

  return osOK; 
 800bc80:	2300      	movs	r3, #0
}
 800bc82:	4618      	mov	r0, r3
 800bc84:	3708      	adds	r7, #8
 800bc86:	46bd      	mov	sp, r7
 800bc88:	bd80      	pop	{r7, pc}

0800bc8a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bc8a:	b480      	push	{r7}
 800bc8c:	b083      	sub	sp, #12
 800bc8e:	af00      	add	r7, sp, #0
 800bc90:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	f103 0208 	add.w	r2, r3, #8
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f04f 32ff 	mov.w	r2, #4294967295
 800bca2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	f103 0208 	add.w	r2, r3, #8
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	f103 0208 	add.w	r2, r3, #8
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	2200      	movs	r2, #0
 800bcbc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bcbe:	bf00      	nop
 800bcc0:	370c      	adds	r7, #12
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc8:	4770      	bx	lr

0800bcca <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bcca:	b480      	push	{r7}
 800bccc:	b083      	sub	sp, #12
 800bcce:	af00      	add	r7, sp, #0
 800bcd0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bcd8:	bf00      	nop
 800bcda:	370c      	adds	r7, #12
 800bcdc:	46bd      	mov	sp, r7
 800bcde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce2:	4770      	bx	lr

0800bce4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bce4:	b480      	push	{r7}
 800bce6:	b085      	sub	sp, #20
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
 800bcec:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	685b      	ldr	r3, [r3, #4]
 800bcf2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bcf4:	683b      	ldr	r3, [r7, #0]
 800bcf6:	68fa      	ldr	r2, [r7, #12]
 800bcf8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	689a      	ldr	r2, [r3, #8]
 800bcfe:	683b      	ldr	r3, [r7, #0]
 800bd00:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	689b      	ldr	r3, [r3, #8]
 800bd06:	683a      	ldr	r2, [r7, #0]
 800bd08:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	683a      	ldr	r2, [r7, #0]
 800bd0e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bd10:	683b      	ldr	r3, [r7, #0]
 800bd12:	687a      	ldr	r2, [r7, #4]
 800bd14:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	1c5a      	adds	r2, r3, #1
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	601a      	str	r2, [r3, #0]
}
 800bd20:	bf00      	nop
 800bd22:	3714      	adds	r7, #20
 800bd24:	46bd      	mov	sp, r7
 800bd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2a:	4770      	bx	lr

0800bd2c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bd2c:	b480      	push	{r7}
 800bd2e:	b085      	sub	sp, #20
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
 800bd34:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bd36:	683b      	ldr	r3, [r7, #0]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bd3c:	68bb      	ldr	r3, [r7, #8]
 800bd3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd42:	d103      	bne.n	800bd4c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	691b      	ldr	r3, [r3, #16]
 800bd48:	60fb      	str	r3, [r7, #12]
 800bd4a:	e00c      	b.n	800bd66 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	3308      	adds	r3, #8
 800bd50:	60fb      	str	r3, [r7, #12]
 800bd52:	e002      	b.n	800bd5a <vListInsert+0x2e>
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	685b      	ldr	r3, [r3, #4]
 800bd58:	60fb      	str	r3, [r7, #12]
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	685b      	ldr	r3, [r3, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	68ba      	ldr	r2, [r7, #8]
 800bd62:	429a      	cmp	r2, r3
 800bd64:	d2f6      	bcs.n	800bd54 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	685a      	ldr	r2, [r3, #4]
 800bd6a:	683b      	ldr	r3, [r7, #0]
 800bd6c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bd6e:	683b      	ldr	r3, [r7, #0]
 800bd70:	685b      	ldr	r3, [r3, #4]
 800bd72:	683a      	ldr	r2, [r7, #0]
 800bd74:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bd76:	683b      	ldr	r3, [r7, #0]
 800bd78:	68fa      	ldr	r2, [r7, #12]
 800bd7a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	683a      	ldr	r2, [r7, #0]
 800bd80:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bd82:	683b      	ldr	r3, [r7, #0]
 800bd84:	687a      	ldr	r2, [r7, #4]
 800bd86:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	1c5a      	adds	r2, r3, #1
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	601a      	str	r2, [r3, #0]
}
 800bd92:	bf00      	nop
 800bd94:	3714      	adds	r7, #20
 800bd96:	46bd      	mov	sp, r7
 800bd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd9c:	4770      	bx	lr

0800bd9e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bd9e:	b480      	push	{r7}
 800bda0:	b085      	sub	sp, #20
 800bda2:	af00      	add	r7, sp, #0
 800bda4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	691b      	ldr	r3, [r3, #16]
 800bdaa:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	685b      	ldr	r3, [r3, #4]
 800bdb0:	687a      	ldr	r2, [r7, #4]
 800bdb2:	6892      	ldr	r2, [r2, #8]
 800bdb4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	689b      	ldr	r3, [r3, #8]
 800bdba:	687a      	ldr	r2, [r7, #4]
 800bdbc:	6852      	ldr	r2, [r2, #4]
 800bdbe:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	685b      	ldr	r3, [r3, #4]
 800bdc4:	687a      	ldr	r2, [r7, #4]
 800bdc6:	429a      	cmp	r2, r3
 800bdc8:	d103      	bne.n	800bdd2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	689a      	ldr	r2, [r3, #8]
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	1e5a      	subs	r2, r3, #1
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	681b      	ldr	r3, [r3, #0]
}
 800bde6:	4618      	mov	r0, r3
 800bde8:	3714      	adds	r7, #20
 800bdea:	46bd      	mov	sp, r7
 800bdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf0:	4770      	bx	lr
	...

0800bdf4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bdf4:	b580      	push	{r7, lr}
 800bdf6:	b084      	sub	sp, #16
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	6078      	str	r0, [r7, #4]
 800bdfc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d10d      	bne.n	800be24 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800be08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be0c:	b672      	cpsid	i
 800be0e:	f383 8811 	msr	BASEPRI, r3
 800be12:	f3bf 8f6f 	isb	sy
 800be16:	f3bf 8f4f 	dsb	sy
 800be1a:	b662      	cpsie	i
 800be1c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800be1e:	bf00      	nop
 800be20:	bf00      	nop
 800be22:	e7fd      	b.n	800be20 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800be24:	f002 fa3a 	bl	800e29c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	681a      	ldr	r2, [r3, #0]
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be30:	68f9      	ldr	r1, [r7, #12]
 800be32:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800be34:	fb01 f303 	mul.w	r3, r1, r3
 800be38:	441a      	add	r2, r3
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	2200      	movs	r2, #0
 800be42:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	681a      	ldr	r2, [r3, #0]
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	681a      	ldr	r2, [r3, #0]
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be54:	3b01      	subs	r3, #1
 800be56:	68f9      	ldr	r1, [r7, #12]
 800be58:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800be5a:	fb01 f303 	mul.w	r3, r1, r3
 800be5e:	441a      	add	r2, r3
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	22ff      	movs	r2, #255	@ 0xff
 800be68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	22ff      	movs	r2, #255	@ 0xff
 800be70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d114      	bne.n	800bea4 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	691b      	ldr	r3, [r3, #16]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d01a      	beq.n	800beb8 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	3310      	adds	r3, #16
 800be86:	4618      	mov	r0, r3
 800be88:	f001 fce8 	bl	800d85c <xTaskRemoveFromEventList>
 800be8c:	4603      	mov	r3, r0
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d012      	beq.n	800beb8 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800be92:	4b0d      	ldr	r3, [pc, #52]	@ (800bec8 <xQueueGenericReset+0xd4>)
 800be94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be98:	601a      	str	r2, [r3, #0]
 800be9a:	f3bf 8f4f 	dsb	sy
 800be9e:	f3bf 8f6f 	isb	sy
 800bea2:	e009      	b.n	800beb8 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	3310      	adds	r3, #16
 800bea8:	4618      	mov	r0, r3
 800beaa:	f7ff feee 	bl	800bc8a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	3324      	adds	r3, #36	@ 0x24
 800beb2:	4618      	mov	r0, r3
 800beb4:	f7ff fee9 	bl	800bc8a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800beb8:	f002 fa26 	bl	800e308 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bebc:	2301      	movs	r3, #1
}
 800bebe:	4618      	mov	r0, r3
 800bec0:	3710      	adds	r7, #16
 800bec2:	46bd      	mov	sp, r7
 800bec4:	bd80      	pop	{r7, pc}
 800bec6:	bf00      	nop
 800bec8:	e000ed04 	.word	0xe000ed04

0800becc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800becc:	b580      	push	{r7, lr}
 800bece:	b08e      	sub	sp, #56	@ 0x38
 800bed0:	af02      	add	r7, sp, #8
 800bed2:	60f8      	str	r0, [r7, #12]
 800bed4:	60b9      	str	r1, [r7, #8]
 800bed6:	607a      	str	r2, [r7, #4]
 800bed8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d10d      	bne.n	800befc <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800bee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bee4:	b672      	cpsid	i
 800bee6:	f383 8811 	msr	BASEPRI, r3
 800beea:	f3bf 8f6f 	isb	sy
 800beee:	f3bf 8f4f 	dsb	sy
 800bef2:	b662      	cpsie	i
 800bef4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bef6:	bf00      	nop
 800bef8:	bf00      	nop
 800befa:	e7fd      	b.n	800bef8 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800befc:	683b      	ldr	r3, [r7, #0]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d10d      	bne.n	800bf1e <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800bf02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf06:	b672      	cpsid	i
 800bf08:	f383 8811 	msr	BASEPRI, r3
 800bf0c:	f3bf 8f6f 	isb	sy
 800bf10:	f3bf 8f4f 	dsb	sy
 800bf14:	b662      	cpsie	i
 800bf16:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bf18:	bf00      	nop
 800bf1a:	bf00      	nop
 800bf1c:	e7fd      	b.n	800bf1a <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d002      	beq.n	800bf2a <xQueueGenericCreateStatic+0x5e>
 800bf24:	68bb      	ldr	r3, [r7, #8]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d001      	beq.n	800bf2e <xQueueGenericCreateStatic+0x62>
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	e000      	b.n	800bf30 <xQueueGenericCreateStatic+0x64>
 800bf2e:	2300      	movs	r3, #0
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d10d      	bne.n	800bf50 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800bf34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf38:	b672      	cpsid	i
 800bf3a:	f383 8811 	msr	BASEPRI, r3
 800bf3e:	f3bf 8f6f 	isb	sy
 800bf42:	f3bf 8f4f 	dsb	sy
 800bf46:	b662      	cpsie	i
 800bf48:	623b      	str	r3, [r7, #32]
}
 800bf4a:	bf00      	nop
 800bf4c:	bf00      	nop
 800bf4e:	e7fd      	b.n	800bf4c <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d102      	bne.n	800bf5c <xQueueGenericCreateStatic+0x90>
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d101      	bne.n	800bf60 <xQueueGenericCreateStatic+0x94>
 800bf5c:	2301      	movs	r3, #1
 800bf5e:	e000      	b.n	800bf62 <xQueueGenericCreateStatic+0x96>
 800bf60:	2300      	movs	r3, #0
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d10d      	bne.n	800bf82 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800bf66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf6a:	b672      	cpsid	i
 800bf6c:	f383 8811 	msr	BASEPRI, r3
 800bf70:	f3bf 8f6f 	isb	sy
 800bf74:	f3bf 8f4f 	dsb	sy
 800bf78:	b662      	cpsie	i
 800bf7a:	61fb      	str	r3, [r7, #28]
}
 800bf7c:	bf00      	nop
 800bf7e:	bf00      	nop
 800bf80:	e7fd      	b.n	800bf7e <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bf82:	2348      	movs	r3, #72	@ 0x48
 800bf84:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bf86:	697b      	ldr	r3, [r7, #20]
 800bf88:	2b48      	cmp	r3, #72	@ 0x48
 800bf8a:	d00d      	beq.n	800bfa8 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800bf8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf90:	b672      	cpsid	i
 800bf92:	f383 8811 	msr	BASEPRI, r3
 800bf96:	f3bf 8f6f 	isb	sy
 800bf9a:	f3bf 8f4f 	dsb	sy
 800bf9e:	b662      	cpsie	i
 800bfa0:	61bb      	str	r3, [r7, #24]
}
 800bfa2:	bf00      	nop
 800bfa4:	bf00      	nop
 800bfa6:	e7fd      	b.n	800bfa4 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bfa8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bfaa:	683b      	ldr	r3, [r7, #0]
 800bfac:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800bfae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d00d      	beq.n	800bfd0 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bfb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfb6:	2201      	movs	r2, #1
 800bfb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bfbc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800bfc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfc2:	9300      	str	r3, [sp, #0]
 800bfc4:	4613      	mov	r3, r2
 800bfc6:	687a      	ldr	r2, [r7, #4]
 800bfc8:	68b9      	ldr	r1, [r7, #8]
 800bfca:	68f8      	ldr	r0, [r7, #12]
 800bfcc:	f000 f848 	bl	800c060 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bfd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800bfd2:	4618      	mov	r0, r3
 800bfd4:	3730      	adds	r7, #48	@ 0x30
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	bd80      	pop	{r7, pc}

0800bfda <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bfda:	b580      	push	{r7, lr}
 800bfdc:	b08a      	sub	sp, #40	@ 0x28
 800bfde:	af02      	add	r7, sp, #8
 800bfe0:	60f8      	str	r0, [r7, #12]
 800bfe2:	60b9      	str	r1, [r7, #8]
 800bfe4:	4613      	mov	r3, r2
 800bfe6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d10d      	bne.n	800c00a <xQueueGenericCreate+0x30>
	__asm volatile
 800bfee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bff2:	b672      	cpsid	i
 800bff4:	f383 8811 	msr	BASEPRI, r3
 800bff8:	f3bf 8f6f 	isb	sy
 800bffc:	f3bf 8f4f 	dsb	sy
 800c000:	b662      	cpsie	i
 800c002:	613b      	str	r3, [r7, #16]
}
 800c004:	bf00      	nop
 800c006:	bf00      	nop
 800c008:	e7fd      	b.n	800c006 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800c00a:	68bb      	ldr	r3, [r7, #8]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d102      	bne.n	800c016 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800c010:	2300      	movs	r3, #0
 800c012:	61fb      	str	r3, [r7, #28]
 800c014:	e004      	b.n	800c020 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	68ba      	ldr	r2, [r7, #8]
 800c01a:	fb02 f303 	mul.w	r3, r2, r3
 800c01e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c020:	69fb      	ldr	r3, [r7, #28]
 800c022:	3348      	adds	r3, #72	@ 0x48
 800c024:	4618      	mov	r0, r3
 800c026:	f002 fa67 	bl	800e4f8 <pvPortMalloc>
 800c02a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c02c:	69bb      	ldr	r3, [r7, #24]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d011      	beq.n	800c056 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c032:	69bb      	ldr	r3, [r7, #24]
 800c034:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c036:	697b      	ldr	r3, [r7, #20]
 800c038:	3348      	adds	r3, #72	@ 0x48
 800c03a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c03c:	69bb      	ldr	r3, [r7, #24]
 800c03e:	2200      	movs	r2, #0
 800c040:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c044:	79fa      	ldrb	r2, [r7, #7]
 800c046:	69bb      	ldr	r3, [r7, #24]
 800c048:	9300      	str	r3, [sp, #0]
 800c04a:	4613      	mov	r3, r2
 800c04c:	697a      	ldr	r2, [r7, #20]
 800c04e:	68b9      	ldr	r1, [r7, #8]
 800c050:	68f8      	ldr	r0, [r7, #12]
 800c052:	f000 f805 	bl	800c060 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c056:	69bb      	ldr	r3, [r7, #24]
	}
 800c058:	4618      	mov	r0, r3
 800c05a:	3720      	adds	r7, #32
 800c05c:	46bd      	mov	sp, r7
 800c05e:	bd80      	pop	{r7, pc}

0800c060 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c060:	b580      	push	{r7, lr}
 800c062:	b084      	sub	sp, #16
 800c064:	af00      	add	r7, sp, #0
 800c066:	60f8      	str	r0, [r7, #12]
 800c068:	60b9      	str	r1, [r7, #8]
 800c06a:	607a      	str	r2, [r7, #4]
 800c06c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c06e:	68bb      	ldr	r3, [r7, #8]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d103      	bne.n	800c07c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c074:	69bb      	ldr	r3, [r7, #24]
 800c076:	69ba      	ldr	r2, [r7, #24]
 800c078:	601a      	str	r2, [r3, #0]
 800c07a:	e002      	b.n	800c082 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c07c:	69bb      	ldr	r3, [r7, #24]
 800c07e:	687a      	ldr	r2, [r7, #4]
 800c080:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c082:	69bb      	ldr	r3, [r7, #24]
 800c084:	68fa      	ldr	r2, [r7, #12]
 800c086:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c088:	69bb      	ldr	r3, [r7, #24]
 800c08a:	68ba      	ldr	r2, [r7, #8]
 800c08c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c08e:	2101      	movs	r1, #1
 800c090:	69b8      	ldr	r0, [r7, #24]
 800c092:	f7ff feaf 	bl	800bdf4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c096:	bf00      	nop
 800c098:	3710      	adds	r7, #16
 800c09a:	46bd      	mov	sp, r7
 800c09c:	bd80      	pop	{r7, pc}

0800c09e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800c09e:	b580      	push	{r7, lr}
 800c0a0:	b082      	sub	sp, #8
 800c0a2:	af00      	add	r7, sp, #0
 800c0a4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d00e      	beq.n	800c0ca <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	2200      	movs	r2, #0
 800c0b6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800c0be:	2300      	movs	r3, #0
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	2100      	movs	r1, #0
 800c0c4:	6878      	ldr	r0, [r7, #4]
 800c0c6:	f000 f837 	bl	800c138 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800c0ca:	bf00      	nop
 800c0cc:	3708      	adds	r7, #8
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	bd80      	pop	{r7, pc}

0800c0d2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800c0d2:	b580      	push	{r7, lr}
 800c0d4:	b086      	sub	sp, #24
 800c0d6:	af00      	add	r7, sp, #0
 800c0d8:	4603      	mov	r3, r0
 800c0da:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c0dc:	2301      	movs	r3, #1
 800c0de:	617b      	str	r3, [r7, #20]
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800c0e4:	79fb      	ldrb	r3, [r7, #7]
 800c0e6:	461a      	mov	r2, r3
 800c0e8:	6939      	ldr	r1, [r7, #16]
 800c0ea:	6978      	ldr	r0, [r7, #20]
 800c0ec:	f7ff ff75 	bl	800bfda <xQueueGenericCreate>
 800c0f0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c0f2:	68f8      	ldr	r0, [r7, #12]
 800c0f4:	f7ff ffd3 	bl	800c09e <prvInitialiseMutex>

		return xNewQueue;
 800c0f8:	68fb      	ldr	r3, [r7, #12]
	}
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	3718      	adds	r7, #24
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bd80      	pop	{r7, pc}

0800c102 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800c102:	b580      	push	{r7, lr}
 800c104:	b088      	sub	sp, #32
 800c106:	af02      	add	r7, sp, #8
 800c108:	4603      	mov	r3, r0
 800c10a:	6039      	str	r1, [r7, #0]
 800c10c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c10e:	2301      	movs	r3, #1
 800c110:	617b      	str	r3, [r7, #20]
 800c112:	2300      	movs	r3, #0
 800c114:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800c116:	79fb      	ldrb	r3, [r7, #7]
 800c118:	9300      	str	r3, [sp, #0]
 800c11a:	683b      	ldr	r3, [r7, #0]
 800c11c:	2200      	movs	r2, #0
 800c11e:	6939      	ldr	r1, [r7, #16]
 800c120:	6978      	ldr	r0, [r7, #20]
 800c122:	f7ff fed3 	bl	800becc <xQueueGenericCreateStatic>
 800c126:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c128:	68f8      	ldr	r0, [r7, #12]
 800c12a:	f7ff ffb8 	bl	800c09e <prvInitialiseMutex>

		return xNewQueue;
 800c12e:	68fb      	ldr	r3, [r7, #12]
	}
 800c130:	4618      	mov	r0, r3
 800c132:	3718      	adds	r7, #24
 800c134:	46bd      	mov	sp, r7
 800c136:	bd80      	pop	{r7, pc}

0800c138 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b08e      	sub	sp, #56	@ 0x38
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	60f8      	str	r0, [r7, #12]
 800c140:	60b9      	str	r1, [r7, #8]
 800c142:	607a      	str	r2, [r7, #4]
 800c144:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c146:	2300      	movs	r3, #0
 800c148:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c14e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c150:	2b00      	cmp	r3, #0
 800c152:	d10d      	bne.n	800c170 <xQueueGenericSend+0x38>
	__asm volatile
 800c154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c158:	b672      	cpsid	i
 800c15a:	f383 8811 	msr	BASEPRI, r3
 800c15e:	f3bf 8f6f 	isb	sy
 800c162:	f3bf 8f4f 	dsb	sy
 800c166:	b662      	cpsie	i
 800c168:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c16a:	bf00      	nop
 800c16c:	bf00      	nop
 800c16e:	e7fd      	b.n	800c16c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c170:	68bb      	ldr	r3, [r7, #8]
 800c172:	2b00      	cmp	r3, #0
 800c174:	d103      	bne.n	800c17e <xQueueGenericSend+0x46>
 800c176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d101      	bne.n	800c182 <xQueueGenericSend+0x4a>
 800c17e:	2301      	movs	r3, #1
 800c180:	e000      	b.n	800c184 <xQueueGenericSend+0x4c>
 800c182:	2300      	movs	r3, #0
 800c184:	2b00      	cmp	r3, #0
 800c186:	d10d      	bne.n	800c1a4 <xQueueGenericSend+0x6c>
	__asm volatile
 800c188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c18c:	b672      	cpsid	i
 800c18e:	f383 8811 	msr	BASEPRI, r3
 800c192:	f3bf 8f6f 	isb	sy
 800c196:	f3bf 8f4f 	dsb	sy
 800c19a:	b662      	cpsie	i
 800c19c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c19e:	bf00      	nop
 800c1a0:	bf00      	nop
 800c1a2:	e7fd      	b.n	800c1a0 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	2b02      	cmp	r3, #2
 800c1a8:	d103      	bne.n	800c1b2 <xQueueGenericSend+0x7a>
 800c1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1ae:	2b01      	cmp	r3, #1
 800c1b0:	d101      	bne.n	800c1b6 <xQueueGenericSend+0x7e>
 800c1b2:	2301      	movs	r3, #1
 800c1b4:	e000      	b.n	800c1b8 <xQueueGenericSend+0x80>
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d10d      	bne.n	800c1d8 <xQueueGenericSend+0xa0>
	__asm volatile
 800c1bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1c0:	b672      	cpsid	i
 800c1c2:	f383 8811 	msr	BASEPRI, r3
 800c1c6:	f3bf 8f6f 	isb	sy
 800c1ca:	f3bf 8f4f 	dsb	sy
 800c1ce:	b662      	cpsie	i
 800c1d0:	623b      	str	r3, [r7, #32]
}
 800c1d2:	bf00      	nop
 800c1d4:	bf00      	nop
 800c1d6:	e7fd      	b.n	800c1d4 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c1d8:	f001 fd0e 	bl	800dbf8 <xTaskGetSchedulerState>
 800c1dc:	4603      	mov	r3, r0
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d102      	bne.n	800c1e8 <xQueueGenericSend+0xb0>
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d101      	bne.n	800c1ec <xQueueGenericSend+0xb4>
 800c1e8:	2301      	movs	r3, #1
 800c1ea:	e000      	b.n	800c1ee <xQueueGenericSend+0xb6>
 800c1ec:	2300      	movs	r3, #0
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d10d      	bne.n	800c20e <xQueueGenericSend+0xd6>
	__asm volatile
 800c1f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1f6:	b672      	cpsid	i
 800c1f8:	f383 8811 	msr	BASEPRI, r3
 800c1fc:	f3bf 8f6f 	isb	sy
 800c200:	f3bf 8f4f 	dsb	sy
 800c204:	b662      	cpsie	i
 800c206:	61fb      	str	r3, [r7, #28]
}
 800c208:	bf00      	nop
 800c20a:	bf00      	nop
 800c20c:	e7fd      	b.n	800c20a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c20e:	f002 f845 	bl	800e29c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c214:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c21a:	429a      	cmp	r2, r3
 800c21c:	d302      	bcc.n	800c224 <xQueueGenericSend+0xec>
 800c21e:	683b      	ldr	r3, [r7, #0]
 800c220:	2b02      	cmp	r3, #2
 800c222:	d129      	bne.n	800c278 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c224:	683a      	ldr	r2, [r7, #0]
 800c226:	68b9      	ldr	r1, [r7, #8]
 800c228:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c22a:	f000 fcd3 	bl	800cbd4 <prvCopyDataToQueue>
 800c22e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c234:	2b00      	cmp	r3, #0
 800c236:	d010      	beq.n	800c25a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c23a:	3324      	adds	r3, #36	@ 0x24
 800c23c:	4618      	mov	r0, r3
 800c23e:	f001 fb0d 	bl	800d85c <xTaskRemoveFromEventList>
 800c242:	4603      	mov	r3, r0
 800c244:	2b00      	cmp	r3, #0
 800c246:	d013      	beq.n	800c270 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c248:	4b3f      	ldr	r3, [pc, #252]	@ (800c348 <xQueueGenericSend+0x210>)
 800c24a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c24e:	601a      	str	r2, [r3, #0]
 800c250:	f3bf 8f4f 	dsb	sy
 800c254:	f3bf 8f6f 	isb	sy
 800c258:	e00a      	b.n	800c270 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c25a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d007      	beq.n	800c270 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c260:	4b39      	ldr	r3, [pc, #228]	@ (800c348 <xQueueGenericSend+0x210>)
 800c262:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c266:	601a      	str	r2, [r3, #0]
 800c268:	f3bf 8f4f 	dsb	sy
 800c26c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c270:	f002 f84a 	bl	800e308 <vPortExitCritical>
				return pdPASS;
 800c274:	2301      	movs	r3, #1
 800c276:	e063      	b.n	800c340 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d103      	bne.n	800c286 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c27e:	f002 f843 	bl	800e308 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c282:	2300      	movs	r3, #0
 800c284:	e05c      	b.n	800c340 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d106      	bne.n	800c29a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c28c:	f107 0314 	add.w	r3, r7, #20
 800c290:	4618      	mov	r0, r3
 800c292:	f001 fb49 	bl	800d928 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c296:	2301      	movs	r3, #1
 800c298:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c29a:	f002 f835 	bl	800e308 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c29e:	f001 f8c3 	bl	800d428 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c2a2:	f001 fffb 	bl	800e29c <vPortEnterCritical>
 800c2a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c2ac:	b25b      	sxtb	r3, r3
 800c2ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2b2:	d103      	bne.n	800c2bc <xQueueGenericSend+0x184>
 800c2b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c2bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c2c2:	b25b      	sxtb	r3, r3
 800c2c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2c8:	d103      	bne.n	800c2d2 <xQueueGenericSend+0x19a>
 800c2ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c2d2:	f002 f819 	bl	800e308 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c2d6:	1d3a      	adds	r2, r7, #4
 800c2d8:	f107 0314 	add.w	r3, r7, #20
 800c2dc:	4611      	mov	r1, r2
 800c2de:	4618      	mov	r0, r3
 800c2e0:	f001 fb38 	bl	800d954 <xTaskCheckForTimeOut>
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d124      	bne.n	800c334 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c2ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c2ec:	f000 fd6a 	bl	800cdc4 <prvIsQueueFull>
 800c2f0:	4603      	mov	r3, r0
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d018      	beq.n	800c328 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c2f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2f8:	3310      	adds	r3, #16
 800c2fa:	687a      	ldr	r2, [r7, #4]
 800c2fc:	4611      	mov	r1, r2
 800c2fe:	4618      	mov	r0, r3
 800c300:	f001 fa84 	bl	800d80c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c304:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c306:	f000 fcf5 	bl	800ccf4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c30a:	f001 f89b 	bl	800d444 <xTaskResumeAll>
 800c30e:	4603      	mov	r3, r0
 800c310:	2b00      	cmp	r3, #0
 800c312:	f47f af7c 	bne.w	800c20e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800c316:	4b0c      	ldr	r3, [pc, #48]	@ (800c348 <xQueueGenericSend+0x210>)
 800c318:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c31c:	601a      	str	r2, [r3, #0]
 800c31e:	f3bf 8f4f 	dsb	sy
 800c322:	f3bf 8f6f 	isb	sy
 800c326:	e772      	b.n	800c20e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c328:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c32a:	f000 fce3 	bl	800ccf4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c32e:	f001 f889 	bl	800d444 <xTaskResumeAll>
 800c332:	e76c      	b.n	800c20e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c334:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c336:	f000 fcdd 	bl	800ccf4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c33a:	f001 f883 	bl	800d444 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c33e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c340:	4618      	mov	r0, r3
 800c342:	3738      	adds	r7, #56	@ 0x38
 800c344:	46bd      	mov	sp, r7
 800c346:	bd80      	pop	{r7, pc}
 800c348:	e000ed04 	.word	0xe000ed04

0800c34c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b08e      	sub	sp, #56	@ 0x38
 800c350:	af00      	add	r7, sp, #0
 800c352:	60f8      	str	r0, [r7, #12]
 800c354:	60b9      	str	r1, [r7, #8]
 800c356:	607a      	str	r2, [r7, #4]
 800c358:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c35e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c360:	2b00      	cmp	r3, #0
 800c362:	d10d      	bne.n	800c380 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800c364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c368:	b672      	cpsid	i
 800c36a:	f383 8811 	msr	BASEPRI, r3
 800c36e:	f3bf 8f6f 	isb	sy
 800c372:	f3bf 8f4f 	dsb	sy
 800c376:	b662      	cpsie	i
 800c378:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c37a:	bf00      	nop
 800c37c:	bf00      	nop
 800c37e:	e7fd      	b.n	800c37c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c380:	68bb      	ldr	r3, [r7, #8]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d103      	bne.n	800c38e <xQueueGenericSendFromISR+0x42>
 800c386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d101      	bne.n	800c392 <xQueueGenericSendFromISR+0x46>
 800c38e:	2301      	movs	r3, #1
 800c390:	e000      	b.n	800c394 <xQueueGenericSendFromISR+0x48>
 800c392:	2300      	movs	r3, #0
 800c394:	2b00      	cmp	r3, #0
 800c396:	d10d      	bne.n	800c3b4 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800c398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c39c:	b672      	cpsid	i
 800c39e:	f383 8811 	msr	BASEPRI, r3
 800c3a2:	f3bf 8f6f 	isb	sy
 800c3a6:	f3bf 8f4f 	dsb	sy
 800c3aa:	b662      	cpsie	i
 800c3ac:	623b      	str	r3, [r7, #32]
}
 800c3ae:	bf00      	nop
 800c3b0:	bf00      	nop
 800c3b2:	e7fd      	b.n	800c3b0 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	2b02      	cmp	r3, #2
 800c3b8:	d103      	bne.n	800c3c2 <xQueueGenericSendFromISR+0x76>
 800c3ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c3be:	2b01      	cmp	r3, #1
 800c3c0:	d101      	bne.n	800c3c6 <xQueueGenericSendFromISR+0x7a>
 800c3c2:	2301      	movs	r3, #1
 800c3c4:	e000      	b.n	800c3c8 <xQueueGenericSendFromISR+0x7c>
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d10d      	bne.n	800c3e8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800c3cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3d0:	b672      	cpsid	i
 800c3d2:	f383 8811 	msr	BASEPRI, r3
 800c3d6:	f3bf 8f6f 	isb	sy
 800c3da:	f3bf 8f4f 	dsb	sy
 800c3de:	b662      	cpsie	i
 800c3e0:	61fb      	str	r3, [r7, #28]
}
 800c3e2:	bf00      	nop
 800c3e4:	bf00      	nop
 800c3e6:	e7fd      	b.n	800c3e4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c3e8:	f002 f840 	bl	800e46c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c3ec:	f3ef 8211 	mrs	r2, BASEPRI
 800c3f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3f4:	b672      	cpsid	i
 800c3f6:	f383 8811 	msr	BASEPRI, r3
 800c3fa:	f3bf 8f6f 	isb	sy
 800c3fe:	f3bf 8f4f 	dsb	sy
 800c402:	b662      	cpsie	i
 800c404:	61ba      	str	r2, [r7, #24]
 800c406:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c408:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c40a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c40c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c40e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c414:	429a      	cmp	r2, r3
 800c416:	d302      	bcc.n	800c41e <xQueueGenericSendFromISR+0xd2>
 800c418:	683b      	ldr	r3, [r7, #0]
 800c41a:	2b02      	cmp	r3, #2
 800c41c:	d12c      	bne.n	800c478 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c41e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c420:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c424:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c428:	683a      	ldr	r2, [r7, #0]
 800c42a:	68b9      	ldr	r1, [r7, #8]
 800c42c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c42e:	f000 fbd1 	bl	800cbd4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c432:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800c436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c43a:	d112      	bne.n	800c462 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c43c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c43e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c440:	2b00      	cmp	r3, #0
 800c442:	d016      	beq.n	800c472 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c446:	3324      	adds	r3, #36	@ 0x24
 800c448:	4618      	mov	r0, r3
 800c44a:	f001 fa07 	bl	800d85c <xTaskRemoveFromEventList>
 800c44e:	4603      	mov	r3, r0
 800c450:	2b00      	cmp	r3, #0
 800c452:	d00e      	beq.n	800c472 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d00b      	beq.n	800c472 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	2201      	movs	r2, #1
 800c45e:	601a      	str	r2, [r3, #0]
 800c460:	e007      	b.n	800c472 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c462:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c466:	3301      	adds	r3, #1
 800c468:	b2db      	uxtb	r3, r3
 800c46a:	b25a      	sxtb	r2, r3
 800c46c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c46e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c472:	2301      	movs	r3, #1
 800c474:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800c476:	e001      	b.n	800c47c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c478:	2300      	movs	r3, #0
 800c47a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c47c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c47e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c480:	693b      	ldr	r3, [r7, #16]
 800c482:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c486:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c48a:	4618      	mov	r0, r3
 800c48c:	3738      	adds	r7, #56	@ 0x38
 800c48e:	46bd      	mov	sp, r7
 800c490:	bd80      	pop	{r7, pc}

0800c492 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c492:	b580      	push	{r7, lr}
 800c494:	b08e      	sub	sp, #56	@ 0x38
 800c496:	af00      	add	r7, sp, #0
 800c498:	6078      	str	r0, [r7, #4]
 800c49a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800c4a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d10d      	bne.n	800c4c2 <xQueueGiveFromISR+0x30>
	__asm volatile
 800c4a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4aa:	b672      	cpsid	i
 800c4ac:	f383 8811 	msr	BASEPRI, r3
 800c4b0:	f3bf 8f6f 	isb	sy
 800c4b4:	f3bf 8f4f 	dsb	sy
 800c4b8:	b662      	cpsie	i
 800c4ba:	623b      	str	r3, [r7, #32]
}
 800c4bc:	bf00      	nop
 800c4be:	bf00      	nop
 800c4c0:	e7fd      	b.n	800c4be <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c4c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d00d      	beq.n	800c4e6 <xQueueGiveFromISR+0x54>
	__asm volatile
 800c4ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4ce:	b672      	cpsid	i
 800c4d0:	f383 8811 	msr	BASEPRI, r3
 800c4d4:	f3bf 8f6f 	isb	sy
 800c4d8:	f3bf 8f4f 	dsb	sy
 800c4dc:	b662      	cpsie	i
 800c4de:	61fb      	str	r3, [r7, #28]
}
 800c4e0:	bf00      	nop
 800c4e2:	bf00      	nop
 800c4e4:	e7fd      	b.n	800c4e2 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800c4e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d103      	bne.n	800c4f6 <xQueueGiveFromISR+0x64>
 800c4ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4f0:	689b      	ldr	r3, [r3, #8]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d101      	bne.n	800c4fa <xQueueGiveFromISR+0x68>
 800c4f6:	2301      	movs	r3, #1
 800c4f8:	e000      	b.n	800c4fc <xQueueGiveFromISR+0x6a>
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d10d      	bne.n	800c51c <xQueueGiveFromISR+0x8a>
	__asm volatile
 800c500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c504:	b672      	cpsid	i
 800c506:	f383 8811 	msr	BASEPRI, r3
 800c50a:	f3bf 8f6f 	isb	sy
 800c50e:	f3bf 8f4f 	dsb	sy
 800c512:	b662      	cpsie	i
 800c514:	61bb      	str	r3, [r7, #24]
}
 800c516:	bf00      	nop
 800c518:	bf00      	nop
 800c51a:	e7fd      	b.n	800c518 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c51c:	f001 ffa6 	bl	800e46c <vPortValidateInterruptPriority>
	__asm volatile
 800c520:	f3ef 8211 	mrs	r2, BASEPRI
 800c524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c528:	b672      	cpsid	i
 800c52a:	f383 8811 	msr	BASEPRI, r3
 800c52e:	f3bf 8f6f 	isb	sy
 800c532:	f3bf 8f4f 	dsb	sy
 800c536:	b662      	cpsie	i
 800c538:	617a      	str	r2, [r7, #20]
 800c53a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800c53c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c53e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c544:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800c546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c54a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c54c:	429a      	cmp	r2, r3
 800c54e:	d22b      	bcs.n	800c5a8 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c552:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c556:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c55a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c55c:	1c5a      	adds	r2, r3, #1
 800c55e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c560:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c562:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c56a:	d112      	bne.n	800c592 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c56c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c56e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c570:	2b00      	cmp	r3, #0
 800c572:	d016      	beq.n	800c5a2 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c576:	3324      	adds	r3, #36	@ 0x24
 800c578:	4618      	mov	r0, r3
 800c57a:	f001 f96f 	bl	800d85c <xTaskRemoveFromEventList>
 800c57e:	4603      	mov	r3, r0
 800c580:	2b00      	cmp	r3, #0
 800c582:	d00e      	beq.n	800c5a2 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c584:	683b      	ldr	r3, [r7, #0]
 800c586:	2b00      	cmp	r3, #0
 800c588:	d00b      	beq.n	800c5a2 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c58a:	683b      	ldr	r3, [r7, #0]
 800c58c:	2201      	movs	r2, #1
 800c58e:	601a      	str	r2, [r3, #0]
 800c590:	e007      	b.n	800c5a2 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c592:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c596:	3301      	adds	r3, #1
 800c598:	b2db      	uxtb	r3, r3
 800c59a:	b25a      	sxtb	r2, r3
 800c59c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c59e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c5a2:	2301      	movs	r3, #1
 800c5a4:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5a6:	e001      	b.n	800c5ac <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5ae:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	f383 8811 	msr	BASEPRI, r3
}
 800c5b6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c5b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c5ba:	4618      	mov	r0, r3
 800c5bc:	3738      	adds	r7, #56	@ 0x38
 800c5be:	46bd      	mov	sp, r7
 800c5c0:	bd80      	pop	{r7, pc}
	...

0800c5c4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b08c      	sub	sp, #48	@ 0x30
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	60f8      	str	r0, [r7, #12]
 800c5cc:	60b9      	str	r1, [r7, #8]
 800c5ce:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c5d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d10d      	bne.n	800c5fa <xQueueReceive+0x36>
	__asm volatile
 800c5de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5e2:	b672      	cpsid	i
 800c5e4:	f383 8811 	msr	BASEPRI, r3
 800c5e8:	f3bf 8f6f 	isb	sy
 800c5ec:	f3bf 8f4f 	dsb	sy
 800c5f0:	b662      	cpsie	i
 800c5f2:	623b      	str	r3, [r7, #32]
}
 800c5f4:	bf00      	nop
 800c5f6:	bf00      	nop
 800c5f8:	e7fd      	b.n	800c5f6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c5fa:	68bb      	ldr	r3, [r7, #8]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d103      	bne.n	800c608 <xQueueReceive+0x44>
 800c600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c604:	2b00      	cmp	r3, #0
 800c606:	d101      	bne.n	800c60c <xQueueReceive+0x48>
 800c608:	2301      	movs	r3, #1
 800c60a:	e000      	b.n	800c60e <xQueueReceive+0x4a>
 800c60c:	2300      	movs	r3, #0
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d10d      	bne.n	800c62e <xQueueReceive+0x6a>
	__asm volatile
 800c612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c616:	b672      	cpsid	i
 800c618:	f383 8811 	msr	BASEPRI, r3
 800c61c:	f3bf 8f6f 	isb	sy
 800c620:	f3bf 8f4f 	dsb	sy
 800c624:	b662      	cpsie	i
 800c626:	61fb      	str	r3, [r7, #28]
}
 800c628:	bf00      	nop
 800c62a:	bf00      	nop
 800c62c:	e7fd      	b.n	800c62a <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c62e:	f001 fae3 	bl	800dbf8 <xTaskGetSchedulerState>
 800c632:	4603      	mov	r3, r0
 800c634:	2b00      	cmp	r3, #0
 800c636:	d102      	bne.n	800c63e <xQueueReceive+0x7a>
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d101      	bne.n	800c642 <xQueueReceive+0x7e>
 800c63e:	2301      	movs	r3, #1
 800c640:	e000      	b.n	800c644 <xQueueReceive+0x80>
 800c642:	2300      	movs	r3, #0
 800c644:	2b00      	cmp	r3, #0
 800c646:	d10d      	bne.n	800c664 <xQueueReceive+0xa0>
	__asm volatile
 800c648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c64c:	b672      	cpsid	i
 800c64e:	f383 8811 	msr	BASEPRI, r3
 800c652:	f3bf 8f6f 	isb	sy
 800c656:	f3bf 8f4f 	dsb	sy
 800c65a:	b662      	cpsie	i
 800c65c:	61bb      	str	r3, [r7, #24]
}
 800c65e:	bf00      	nop
 800c660:	bf00      	nop
 800c662:	e7fd      	b.n	800c660 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c664:	f001 fe1a 	bl	800e29c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c66a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c66c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c66e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c670:	2b00      	cmp	r3, #0
 800c672:	d01f      	beq.n	800c6b4 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c674:	68b9      	ldr	r1, [r7, #8]
 800c676:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c678:	f000 fb16 	bl	800cca8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c67c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c67e:	1e5a      	subs	r2, r3, #1
 800c680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c682:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c686:	691b      	ldr	r3, [r3, #16]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d00f      	beq.n	800c6ac <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c68c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c68e:	3310      	adds	r3, #16
 800c690:	4618      	mov	r0, r3
 800c692:	f001 f8e3 	bl	800d85c <xTaskRemoveFromEventList>
 800c696:	4603      	mov	r3, r0
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d007      	beq.n	800c6ac <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c69c:	4b3c      	ldr	r3, [pc, #240]	@ (800c790 <xQueueReceive+0x1cc>)
 800c69e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c6a2:	601a      	str	r2, [r3, #0]
 800c6a4:	f3bf 8f4f 	dsb	sy
 800c6a8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c6ac:	f001 fe2c 	bl	800e308 <vPortExitCritical>
				return pdPASS;
 800c6b0:	2301      	movs	r3, #1
 800c6b2:	e069      	b.n	800c788 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d103      	bne.n	800c6c2 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c6ba:	f001 fe25 	bl	800e308 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c6be:	2300      	movs	r3, #0
 800c6c0:	e062      	b.n	800c788 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c6c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d106      	bne.n	800c6d6 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c6c8:	f107 0310 	add.w	r3, r7, #16
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	f001 f92b 	bl	800d928 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c6d2:	2301      	movs	r3, #1
 800c6d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c6d6:	f001 fe17 	bl	800e308 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c6da:	f000 fea5 	bl	800d428 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c6de:	f001 fddd 	bl	800e29c <vPortEnterCritical>
 800c6e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c6e8:	b25b      	sxtb	r3, r3
 800c6ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6ee:	d103      	bne.n	800c6f8 <xQueueReceive+0x134>
 800c6f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c6f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c6fe:	b25b      	sxtb	r3, r3
 800c700:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c704:	d103      	bne.n	800c70e <xQueueReceive+0x14a>
 800c706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c708:	2200      	movs	r2, #0
 800c70a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c70e:	f001 fdfb 	bl	800e308 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c712:	1d3a      	adds	r2, r7, #4
 800c714:	f107 0310 	add.w	r3, r7, #16
 800c718:	4611      	mov	r1, r2
 800c71a:	4618      	mov	r0, r3
 800c71c:	f001 f91a 	bl	800d954 <xTaskCheckForTimeOut>
 800c720:	4603      	mov	r3, r0
 800c722:	2b00      	cmp	r3, #0
 800c724:	d123      	bne.n	800c76e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c726:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c728:	f000 fb36 	bl	800cd98 <prvIsQueueEmpty>
 800c72c:	4603      	mov	r3, r0
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d017      	beq.n	800c762 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c734:	3324      	adds	r3, #36	@ 0x24
 800c736:	687a      	ldr	r2, [r7, #4]
 800c738:	4611      	mov	r1, r2
 800c73a:	4618      	mov	r0, r3
 800c73c:	f001 f866 	bl	800d80c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c740:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c742:	f000 fad7 	bl	800ccf4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c746:	f000 fe7d 	bl	800d444 <xTaskResumeAll>
 800c74a:	4603      	mov	r3, r0
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d189      	bne.n	800c664 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800c750:	4b0f      	ldr	r3, [pc, #60]	@ (800c790 <xQueueReceive+0x1cc>)
 800c752:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c756:	601a      	str	r2, [r3, #0]
 800c758:	f3bf 8f4f 	dsb	sy
 800c75c:	f3bf 8f6f 	isb	sy
 800c760:	e780      	b.n	800c664 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c762:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c764:	f000 fac6 	bl	800ccf4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c768:	f000 fe6c 	bl	800d444 <xTaskResumeAll>
 800c76c:	e77a      	b.n	800c664 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c76e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c770:	f000 fac0 	bl	800ccf4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c774:	f000 fe66 	bl	800d444 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c778:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c77a:	f000 fb0d 	bl	800cd98 <prvIsQueueEmpty>
 800c77e:	4603      	mov	r3, r0
 800c780:	2b00      	cmp	r3, #0
 800c782:	f43f af6f 	beq.w	800c664 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c786:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c788:	4618      	mov	r0, r3
 800c78a:	3730      	adds	r7, #48	@ 0x30
 800c78c:	46bd      	mov	sp, r7
 800c78e:	bd80      	pop	{r7, pc}
 800c790:	e000ed04 	.word	0xe000ed04

0800c794 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c794:	b580      	push	{r7, lr}
 800c796:	b08e      	sub	sp, #56	@ 0x38
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]
 800c79c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c79e:	2300      	movs	r3, #0
 800c7a0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c7aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d10d      	bne.n	800c7cc <xQueueSemaphoreTake+0x38>
	__asm volatile
 800c7b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7b4:	b672      	cpsid	i
 800c7b6:	f383 8811 	msr	BASEPRI, r3
 800c7ba:	f3bf 8f6f 	isb	sy
 800c7be:	f3bf 8f4f 	dsb	sy
 800c7c2:	b662      	cpsie	i
 800c7c4:	623b      	str	r3, [r7, #32]
}
 800c7c6:	bf00      	nop
 800c7c8:	bf00      	nop
 800c7ca:	e7fd      	b.n	800c7c8 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c7cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d00d      	beq.n	800c7f0 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800c7d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7d8:	b672      	cpsid	i
 800c7da:	f383 8811 	msr	BASEPRI, r3
 800c7de:	f3bf 8f6f 	isb	sy
 800c7e2:	f3bf 8f4f 	dsb	sy
 800c7e6:	b662      	cpsie	i
 800c7e8:	61fb      	str	r3, [r7, #28]
}
 800c7ea:	bf00      	nop
 800c7ec:	bf00      	nop
 800c7ee:	e7fd      	b.n	800c7ec <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c7f0:	f001 fa02 	bl	800dbf8 <xTaskGetSchedulerState>
 800c7f4:	4603      	mov	r3, r0
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d102      	bne.n	800c800 <xQueueSemaphoreTake+0x6c>
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d101      	bne.n	800c804 <xQueueSemaphoreTake+0x70>
 800c800:	2301      	movs	r3, #1
 800c802:	e000      	b.n	800c806 <xQueueSemaphoreTake+0x72>
 800c804:	2300      	movs	r3, #0
 800c806:	2b00      	cmp	r3, #0
 800c808:	d10d      	bne.n	800c826 <xQueueSemaphoreTake+0x92>
	__asm volatile
 800c80a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c80e:	b672      	cpsid	i
 800c810:	f383 8811 	msr	BASEPRI, r3
 800c814:	f3bf 8f6f 	isb	sy
 800c818:	f3bf 8f4f 	dsb	sy
 800c81c:	b662      	cpsie	i
 800c81e:	61bb      	str	r3, [r7, #24]
}
 800c820:	bf00      	nop
 800c822:	bf00      	nop
 800c824:	e7fd      	b.n	800c822 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c826:	f001 fd39 	bl	800e29c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c82a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c82c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c82e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c832:	2b00      	cmp	r3, #0
 800c834:	d024      	beq.n	800c880 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c838:	1e5a      	subs	r2, r3, #1
 800c83a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c83c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c83e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d104      	bne.n	800c850 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c846:	f001 fba1 	bl	800df8c <pvTaskIncrementMutexHeldCount>
 800c84a:	4602      	mov	r2, r0
 800c84c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c84e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c852:	691b      	ldr	r3, [r3, #16]
 800c854:	2b00      	cmp	r3, #0
 800c856:	d00f      	beq.n	800c878 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c85a:	3310      	adds	r3, #16
 800c85c:	4618      	mov	r0, r3
 800c85e:	f000 fffd 	bl	800d85c <xTaskRemoveFromEventList>
 800c862:	4603      	mov	r3, r0
 800c864:	2b00      	cmp	r3, #0
 800c866:	d007      	beq.n	800c878 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c868:	4b55      	ldr	r3, [pc, #340]	@ (800c9c0 <xQueueSemaphoreTake+0x22c>)
 800c86a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c86e:	601a      	str	r2, [r3, #0]
 800c870:	f3bf 8f4f 	dsb	sy
 800c874:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c878:	f001 fd46 	bl	800e308 <vPortExitCritical>
				return pdPASS;
 800c87c:	2301      	movs	r3, #1
 800c87e:	e09a      	b.n	800c9b6 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c880:	683b      	ldr	r3, [r7, #0]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d114      	bne.n	800c8b0 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d00d      	beq.n	800c8a8 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800c88c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c890:	b672      	cpsid	i
 800c892:	f383 8811 	msr	BASEPRI, r3
 800c896:	f3bf 8f6f 	isb	sy
 800c89a:	f3bf 8f4f 	dsb	sy
 800c89e:	b662      	cpsie	i
 800c8a0:	617b      	str	r3, [r7, #20]
}
 800c8a2:	bf00      	nop
 800c8a4:	bf00      	nop
 800c8a6:	e7fd      	b.n	800c8a4 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c8a8:	f001 fd2e 	bl	800e308 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	e082      	b.n	800c9b6 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c8b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d106      	bne.n	800c8c4 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c8b6:	f107 030c 	add.w	r3, r7, #12
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	f001 f834 	bl	800d928 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c8c0:	2301      	movs	r3, #1
 800c8c2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c8c4:	f001 fd20 	bl	800e308 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c8c8:	f000 fdae 	bl	800d428 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c8cc:	f001 fce6 	bl	800e29c <vPortEnterCritical>
 800c8d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8d2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c8d6:	b25b      	sxtb	r3, r3
 800c8d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8dc:	d103      	bne.n	800c8e6 <xQueueSemaphoreTake+0x152>
 800c8de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c8e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c8ec:	b25b      	sxtb	r3, r3
 800c8ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8f2:	d103      	bne.n	800c8fc <xQueueSemaphoreTake+0x168>
 800c8f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c8fc:	f001 fd04 	bl	800e308 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c900:	463a      	mov	r2, r7
 800c902:	f107 030c 	add.w	r3, r7, #12
 800c906:	4611      	mov	r1, r2
 800c908:	4618      	mov	r0, r3
 800c90a:	f001 f823 	bl	800d954 <xTaskCheckForTimeOut>
 800c90e:	4603      	mov	r3, r0
 800c910:	2b00      	cmp	r3, #0
 800c912:	d132      	bne.n	800c97a <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c914:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c916:	f000 fa3f 	bl	800cd98 <prvIsQueueEmpty>
 800c91a:	4603      	mov	r3, r0
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d026      	beq.n	800c96e <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d109      	bne.n	800c93c <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800c928:	f001 fcb8 	bl	800e29c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c92c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c92e:	689b      	ldr	r3, [r3, #8]
 800c930:	4618      	mov	r0, r3
 800c932:	f001 f97f 	bl	800dc34 <xTaskPriorityInherit>
 800c936:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800c938:	f001 fce6 	bl	800e308 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c93c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c93e:	3324      	adds	r3, #36	@ 0x24
 800c940:	683a      	ldr	r2, [r7, #0]
 800c942:	4611      	mov	r1, r2
 800c944:	4618      	mov	r0, r3
 800c946:	f000 ff61 	bl	800d80c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c94a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c94c:	f000 f9d2 	bl	800ccf4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c950:	f000 fd78 	bl	800d444 <xTaskResumeAll>
 800c954:	4603      	mov	r3, r0
 800c956:	2b00      	cmp	r3, #0
 800c958:	f47f af65 	bne.w	800c826 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800c95c:	4b18      	ldr	r3, [pc, #96]	@ (800c9c0 <xQueueSemaphoreTake+0x22c>)
 800c95e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c962:	601a      	str	r2, [r3, #0]
 800c964:	f3bf 8f4f 	dsb	sy
 800c968:	f3bf 8f6f 	isb	sy
 800c96c:	e75b      	b.n	800c826 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c96e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c970:	f000 f9c0 	bl	800ccf4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c974:	f000 fd66 	bl	800d444 <xTaskResumeAll>
 800c978:	e755      	b.n	800c826 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c97a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c97c:	f000 f9ba 	bl	800ccf4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c980:	f000 fd60 	bl	800d444 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c984:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c986:	f000 fa07 	bl	800cd98 <prvIsQueueEmpty>
 800c98a:	4603      	mov	r3, r0
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	f43f af4a 	beq.w	800c826 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c994:	2b00      	cmp	r3, #0
 800c996:	d00d      	beq.n	800c9b4 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800c998:	f001 fc80 	bl	800e29c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c99c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c99e:	f000 f901 	bl	800cba4 <prvGetDisinheritPriorityAfterTimeout>
 800c9a2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c9a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9a6:	689b      	ldr	r3, [r3, #8]
 800c9a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	f001 fa4e 	bl	800de4c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c9b0:	f001 fcaa 	bl	800e308 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c9b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	3738      	adds	r7, #56	@ 0x38
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	bd80      	pop	{r7, pc}
 800c9be:	bf00      	nop
 800c9c0:	e000ed04 	.word	0xe000ed04

0800c9c4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b08e      	sub	sp, #56	@ 0x38
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	60f8      	str	r0, [r7, #12]
 800c9cc:	60b9      	str	r1, [r7, #8]
 800c9ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c9d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d10d      	bne.n	800c9f6 <xQueueReceiveFromISR+0x32>
	__asm volatile
 800c9da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9de:	b672      	cpsid	i
 800c9e0:	f383 8811 	msr	BASEPRI, r3
 800c9e4:	f3bf 8f6f 	isb	sy
 800c9e8:	f3bf 8f4f 	dsb	sy
 800c9ec:	b662      	cpsie	i
 800c9ee:	623b      	str	r3, [r7, #32]
}
 800c9f0:	bf00      	nop
 800c9f2:	bf00      	nop
 800c9f4:	e7fd      	b.n	800c9f2 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c9f6:	68bb      	ldr	r3, [r7, #8]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d103      	bne.n	800ca04 <xQueueReceiveFromISR+0x40>
 800c9fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d101      	bne.n	800ca08 <xQueueReceiveFromISR+0x44>
 800ca04:	2301      	movs	r3, #1
 800ca06:	e000      	b.n	800ca0a <xQueueReceiveFromISR+0x46>
 800ca08:	2300      	movs	r3, #0
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d10d      	bne.n	800ca2a <xQueueReceiveFromISR+0x66>
	__asm volatile
 800ca0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca12:	b672      	cpsid	i
 800ca14:	f383 8811 	msr	BASEPRI, r3
 800ca18:	f3bf 8f6f 	isb	sy
 800ca1c:	f3bf 8f4f 	dsb	sy
 800ca20:	b662      	cpsie	i
 800ca22:	61fb      	str	r3, [r7, #28]
}
 800ca24:	bf00      	nop
 800ca26:	bf00      	nop
 800ca28:	e7fd      	b.n	800ca26 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ca2a:	f001 fd1f 	bl	800e46c <vPortValidateInterruptPriority>
	__asm volatile
 800ca2e:	f3ef 8211 	mrs	r2, BASEPRI
 800ca32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca36:	b672      	cpsid	i
 800ca38:	f383 8811 	msr	BASEPRI, r3
 800ca3c:	f3bf 8f6f 	isb	sy
 800ca40:	f3bf 8f4f 	dsb	sy
 800ca44:	b662      	cpsie	i
 800ca46:	61ba      	str	r2, [r7, #24]
 800ca48:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ca4a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ca4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ca4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca52:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ca54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d02f      	beq.n	800caba <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ca5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ca60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ca64:	68b9      	ldr	r1, [r7, #8]
 800ca66:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ca68:	f000 f91e 	bl	800cca8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ca6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca6e:	1e5a      	subs	r2, r3, #1
 800ca70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca72:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800ca74:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ca78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca7c:	d112      	bne.n	800caa4 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ca7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca80:	691b      	ldr	r3, [r3, #16]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d016      	beq.n	800cab4 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ca86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca88:	3310      	adds	r3, #16
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	f000 fee6 	bl	800d85c <xTaskRemoveFromEventList>
 800ca90:	4603      	mov	r3, r0
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d00e      	beq.n	800cab4 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d00b      	beq.n	800cab4 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2201      	movs	r2, #1
 800caa0:	601a      	str	r2, [r3, #0]
 800caa2:	e007      	b.n	800cab4 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800caa4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800caa8:	3301      	adds	r3, #1
 800caaa:	b2db      	uxtb	r3, r3
 800caac:	b25a      	sxtb	r2, r3
 800caae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cab0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800cab4:	2301      	movs	r3, #1
 800cab6:	637b      	str	r3, [r7, #52]	@ 0x34
 800cab8:	e001      	b.n	800cabe <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800caba:	2300      	movs	r3, #0
 800cabc:	637b      	str	r3, [r7, #52]	@ 0x34
 800cabe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cac0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800cac2:	693b      	ldr	r3, [r7, #16]
 800cac4:	f383 8811 	msr	BASEPRI, r3
}
 800cac8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800caca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800cacc:	4618      	mov	r0, r3
 800cace:	3738      	adds	r7, #56	@ 0x38
 800cad0:	46bd      	mov	sp, r7
 800cad2:	bd80      	pop	{r7, pc}

0800cad4 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800cad4:	b580      	push	{r7, lr}
 800cad6:	b084      	sub	sp, #16
 800cad8:	af00      	add	r7, sp, #0
 800cada:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d10d      	bne.n	800cafe <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 800cae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cae6:	b672      	cpsid	i
 800cae8:	f383 8811 	msr	BASEPRI, r3
 800caec:	f3bf 8f6f 	isb	sy
 800caf0:	f3bf 8f4f 	dsb	sy
 800caf4:	b662      	cpsie	i
 800caf6:	60bb      	str	r3, [r7, #8]
}
 800caf8:	bf00      	nop
 800cafa:	bf00      	nop
 800cafc:	e7fd      	b.n	800cafa <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 800cafe:	f001 fbcd 	bl	800e29c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb06:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800cb08:	f001 fbfe 	bl	800e308 <vPortExitCritical>

	return uxReturn;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800cb0e:	4618      	mov	r0, r3
 800cb10:	3710      	adds	r7, #16
 800cb12:	46bd      	mov	sp, r7
 800cb14:	bd80      	pop	{r7, pc}

0800cb16 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800cb16:	b480      	push	{r7}
 800cb18:	b087      	sub	sp, #28
 800cb1a:	af00      	add	r7, sp, #0
 800cb1c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800cb22:	697b      	ldr	r3, [r7, #20]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d10d      	bne.n	800cb44 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 800cb28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb2c:	b672      	cpsid	i
 800cb2e:	f383 8811 	msr	BASEPRI, r3
 800cb32:	f3bf 8f6f 	isb	sy
 800cb36:	f3bf 8f4f 	dsb	sy
 800cb3a:	b662      	cpsie	i
 800cb3c:	60fb      	str	r3, [r7, #12]
}
 800cb3e:	bf00      	nop
 800cb40:	bf00      	nop
 800cb42:	e7fd      	b.n	800cb40 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 800cb44:	697b      	ldr	r3, [r7, #20]
 800cb46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb48:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800cb4a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	371c      	adds	r7, #28
 800cb50:	46bd      	mov	sp, r7
 800cb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb56:	4770      	bx	lr

0800cb58 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800cb58:	b580      	push	{r7, lr}
 800cb5a:	b084      	sub	sp, #16
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800cb64:	68fb      	ldr	r3, [r7, #12]
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d10d      	bne.n	800cb86 <vQueueDelete+0x2e>
	__asm volatile
 800cb6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb6e:	b672      	cpsid	i
 800cb70:	f383 8811 	msr	BASEPRI, r3
 800cb74:	f3bf 8f6f 	isb	sy
 800cb78:	f3bf 8f4f 	dsb	sy
 800cb7c:	b662      	cpsie	i
 800cb7e:	60bb      	str	r3, [r7, #8]
}
 800cb80:	bf00      	nop
 800cb82:	bf00      	nop
 800cb84:	e7fd      	b.n	800cb82 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800cb86:	68f8      	ldr	r0, [r7, #12]
 800cb88:	f000 f934 	bl	800cdf4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d102      	bne.n	800cb9c <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 800cb96:	68f8      	ldr	r0, [r7, #12]
 800cb98:	f001 fd7c 	bl	800e694 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800cb9c:	bf00      	nop
 800cb9e:	3710      	adds	r7, #16
 800cba0:	46bd      	mov	sp, r7
 800cba2:	bd80      	pop	{r7, pc}

0800cba4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800cba4:	b480      	push	{r7}
 800cba6:	b085      	sub	sp, #20
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d006      	beq.n	800cbc2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	f1c3 0307 	rsb	r3, r3, #7
 800cbbe:	60fb      	str	r3, [r7, #12]
 800cbc0:	e001      	b.n	800cbc6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800cbc6:	68fb      	ldr	r3, [r7, #12]
	}
 800cbc8:	4618      	mov	r0, r3
 800cbca:	3714      	adds	r7, #20
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd2:	4770      	bx	lr

0800cbd4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b086      	sub	sp, #24
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	60f8      	str	r0, [r7, #12]
 800cbdc:	60b9      	str	r1, [r7, #8]
 800cbde:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cbe8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d10d      	bne.n	800cc0e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d14d      	bne.n	800cc96 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	689b      	ldr	r3, [r3, #8]
 800cbfe:	4618      	mov	r0, r3
 800cc00:	f001 f898 	bl	800dd34 <xTaskPriorityDisinherit>
 800cc04:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	2200      	movs	r2, #0
 800cc0a:	609a      	str	r2, [r3, #8]
 800cc0c:	e043      	b.n	800cc96 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d119      	bne.n	800cc48 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	6858      	ldr	r0, [r3, #4]
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc1c:	461a      	mov	r2, r3
 800cc1e:	68b9      	ldr	r1, [r7, #8]
 800cc20:	f012 feb5 	bl	801f98e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	685a      	ldr	r2, [r3, #4]
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc2c:	441a      	add	r2, r3
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	685a      	ldr	r2, [r3, #4]
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	689b      	ldr	r3, [r3, #8]
 800cc3a:	429a      	cmp	r2, r3
 800cc3c:	d32b      	bcc.n	800cc96 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	681a      	ldr	r2, [r3, #0]
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	605a      	str	r2, [r3, #4]
 800cc46:	e026      	b.n	800cc96 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	68d8      	ldr	r0, [r3, #12]
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc50:	461a      	mov	r2, r3
 800cc52:	68b9      	ldr	r1, [r7, #8]
 800cc54:	f012 fe9b 	bl	801f98e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	68da      	ldr	r2, [r3, #12]
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc60:	425b      	negs	r3, r3
 800cc62:	441a      	add	r2, r3
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	68da      	ldr	r2, [r3, #12]
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	429a      	cmp	r2, r3
 800cc72:	d207      	bcs.n	800cc84 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	689a      	ldr	r2, [r3, #8]
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc7c:	425b      	negs	r3, r3
 800cc7e:	441a      	add	r2, r3
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	2b02      	cmp	r3, #2
 800cc88:	d105      	bne.n	800cc96 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cc8a:	693b      	ldr	r3, [r7, #16]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d002      	beq.n	800cc96 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800cc90:	693b      	ldr	r3, [r7, #16]
 800cc92:	3b01      	subs	r3, #1
 800cc94:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cc96:	693b      	ldr	r3, [r7, #16]
 800cc98:	1c5a      	adds	r2, r3, #1
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800cc9e:	697b      	ldr	r3, [r7, #20]
}
 800cca0:	4618      	mov	r0, r3
 800cca2:	3718      	adds	r7, #24
 800cca4:	46bd      	mov	sp, r7
 800cca6:	bd80      	pop	{r7, pc}

0800cca8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800cca8:	b580      	push	{r7, lr}
 800ccaa:	b082      	sub	sp, #8
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	6078      	str	r0, [r7, #4]
 800ccb0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d018      	beq.n	800ccec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	68da      	ldr	r2, [r3, #12]
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccc2:	441a      	add	r2, r3
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	68da      	ldr	r2, [r3, #12]
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	689b      	ldr	r3, [r3, #8]
 800ccd0:	429a      	cmp	r2, r3
 800ccd2:	d303      	bcc.n	800ccdc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681a      	ldr	r2, [r3, #0]
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	68d9      	ldr	r1, [r3, #12]
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cce4:	461a      	mov	r2, r3
 800cce6:	6838      	ldr	r0, [r7, #0]
 800cce8:	f012 fe51 	bl	801f98e <memcpy>
	}
}
 800ccec:	bf00      	nop
 800ccee:	3708      	adds	r7, #8
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	bd80      	pop	{r7, pc}

0800ccf4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b084      	sub	sp, #16
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ccfc:	f001 face 	bl	800e29c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cd06:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cd08:	e011      	b.n	800cd2e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d012      	beq.n	800cd38 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	3324      	adds	r3, #36	@ 0x24
 800cd16:	4618      	mov	r0, r3
 800cd18:	f000 fda0 	bl	800d85c <xTaskRemoveFromEventList>
 800cd1c:	4603      	mov	r3, r0
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d001      	beq.n	800cd26 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800cd22:	f000 fe7f 	bl	800da24 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800cd26:	7bfb      	ldrb	r3, [r7, #15]
 800cd28:	3b01      	subs	r3, #1
 800cd2a:	b2db      	uxtb	r3, r3
 800cd2c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cd2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	dce9      	bgt.n	800cd0a <prvUnlockQueue+0x16>
 800cd36:	e000      	b.n	800cd3a <prvUnlockQueue+0x46>
					break;
 800cd38:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	22ff      	movs	r2, #255	@ 0xff
 800cd3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800cd42:	f001 fae1 	bl	800e308 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800cd46:	f001 faa9 	bl	800e29c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cd50:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cd52:	e011      	b.n	800cd78 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	691b      	ldr	r3, [r3, #16]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d012      	beq.n	800cd82 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	3310      	adds	r3, #16
 800cd60:	4618      	mov	r0, r3
 800cd62:	f000 fd7b 	bl	800d85c <xTaskRemoveFromEventList>
 800cd66:	4603      	mov	r3, r0
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d001      	beq.n	800cd70 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800cd6c:	f000 fe5a 	bl	800da24 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800cd70:	7bbb      	ldrb	r3, [r7, #14]
 800cd72:	3b01      	subs	r3, #1
 800cd74:	b2db      	uxtb	r3, r3
 800cd76:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cd78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	dce9      	bgt.n	800cd54 <prvUnlockQueue+0x60>
 800cd80:	e000      	b.n	800cd84 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800cd82:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	22ff      	movs	r2, #255	@ 0xff
 800cd88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800cd8c:	f001 fabc 	bl	800e308 <vPortExitCritical>
}
 800cd90:	bf00      	nop
 800cd92:	3710      	adds	r7, #16
 800cd94:	46bd      	mov	sp, r7
 800cd96:	bd80      	pop	{r7, pc}

0800cd98 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800cd98:	b580      	push	{r7, lr}
 800cd9a:	b084      	sub	sp, #16
 800cd9c:	af00      	add	r7, sp, #0
 800cd9e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cda0:	f001 fa7c 	bl	800e29c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d102      	bne.n	800cdb2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800cdac:	2301      	movs	r3, #1
 800cdae:	60fb      	str	r3, [r7, #12]
 800cdb0:	e001      	b.n	800cdb6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cdb6:	f001 faa7 	bl	800e308 <vPortExitCritical>

	return xReturn;
 800cdba:	68fb      	ldr	r3, [r7, #12]
}
 800cdbc:	4618      	mov	r0, r3
 800cdbe:	3710      	adds	r7, #16
 800cdc0:	46bd      	mov	sp, r7
 800cdc2:	bd80      	pop	{r7, pc}

0800cdc4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b084      	sub	sp, #16
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cdcc:	f001 fa66 	bl	800e29c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cdd8:	429a      	cmp	r2, r3
 800cdda:	d102      	bne.n	800cde2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800cddc:	2301      	movs	r3, #1
 800cdde:	60fb      	str	r3, [r7, #12]
 800cde0:	e001      	b.n	800cde6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800cde2:	2300      	movs	r3, #0
 800cde4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cde6:	f001 fa8f 	bl	800e308 <vPortExitCritical>

	return xReturn;
 800cdea:	68fb      	ldr	r3, [r7, #12]
}
 800cdec:	4618      	mov	r0, r3
 800cdee:	3710      	adds	r7, #16
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	bd80      	pop	{r7, pc}

0800cdf4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800cdf4:	b480      	push	{r7}
 800cdf6:	b085      	sub	sp, #20
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	60fb      	str	r3, [r7, #12]
 800ce00:	e016      	b.n	800ce30 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800ce02:	4a10      	ldr	r2, [pc, #64]	@ (800ce44 <vQueueUnregisterQueue+0x50>)
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	00db      	lsls	r3, r3, #3
 800ce08:	4413      	add	r3, r2
 800ce0a:	685b      	ldr	r3, [r3, #4]
 800ce0c:	687a      	ldr	r2, [r7, #4]
 800ce0e:	429a      	cmp	r2, r3
 800ce10:	d10b      	bne.n	800ce2a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800ce12:	4a0c      	ldr	r2, [pc, #48]	@ (800ce44 <vQueueUnregisterQueue+0x50>)
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	2100      	movs	r1, #0
 800ce18:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800ce1c:	4a09      	ldr	r2, [pc, #36]	@ (800ce44 <vQueueUnregisterQueue+0x50>)
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	00db      	lsls	r3, r3, #3
 800ce22:	4413      	add	r3, r2
 800ce24:	2200      	movs	r2, #0
 800ce26:	605a      	str	r2, [r3, #4]
				break;
 800ce28:	e006      	b.n	800ce38 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	3301      	adds	r3, #1
 800ce2e:	60fb      	str	r3, [r7, #12]
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	2b07      	cmp	r3, #7
 800ce34:	d9e5      	bls.n	800ce02 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800ce36:	bf00      	nop
 800ce38:	bf00      	nop
 800ce3a:	3714      	adds	r7, #20
 800ce3c:	46bd      	mov	sp, r7
 800ce3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce42:	4770      	bx	lr
 800ce44:	200068f4 	.word	0x200068f4

0800ce48 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b08e      	sub	sp, #56	@ 0x38
 800ce4c:	af04      	add	r7, sp, #16
 800ce4e:	60f8      	str	r0, [r7, #12]
 800ce50:	60b9      	str	r1, [r7, #8]
 800ce52:	607a      	str	r2, [r7, #4]
 800ce54:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ce56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d10d      	bne.n	800ce78 <xTaskCreateStatic+0x30>
	__asm volatile
 800ce5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce60:	b672      	cpsid	i
 800ce62:	f383 8811 	msr	BASEPRI, r3
 800ce66:	f3bf 8f6f 	isb	sy
 800ce6a:	f3bf 8f4f 	dsb	sy
 800ce6e:	b662      	cpsie	i
 800ce70:	623b      	str	r3, [r7, #32]
}
 800ce72:	bf00      	nop
 800ce74:	bf00      	nop
 800ce76:	e7fd      	b.n	800ce74 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800ce78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d10d      	bne.n	800ce9a <xTaskCreateStatic+0x52>
	__asm volatile
 800ce7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce82:	b672      	cpsid	i
 800ce84:	f383 8811 	msr	BASEPRI, r3
 800ce88:	f3bf 8f6f 	isb	sy
 800ce8c:	f3bf 8f4f 	dsb	sy
 800ce90:	b662      	cpsie	i
 800ce92:	61fb      	str	r3, [r7, #28]
}
 800ce94:	bf00      	nop
 800ce96:	bf00      	nop
 800ce98:	e7fd      	b.n	800ce96 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ce9a:	23b0      	movs	r3, #176	@ 0xb0
 800ce9c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ce9e:	693b      	ldr	r3, [r7, #16]
 800cea0:	2bb0      	cmp	r3, #176	@ 0xb0
 800cea2:	d00d      	beq.n	800cec0 <xTaskCreateStatic+0x78>
	__asm volatile
 800cea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cea8:	b672      	cpsid	i
 800ceaa:	f383 8811 	msr	BASEPRI, r3
 800ceae:	f3bf 8f6f 	isb	sy
 800ceb2:	f3bf 8f4f 	dsb	sy
 800ceb6:	b662      	cpsie	i
 800ceb8:	61bb      	str	r3, [r7, #24]
}
 800ceba:	bf00      	nop
 800cebc:	bf00      	nop
 800cebe:	e7fd      	b.n	800cebc <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800cec0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800cec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d01e      	beq.n	800cf06 <xTaskCreateStatic+0xbe>
 800cec8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d01b      	beq.n	800cf06 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ced0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ced2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ced4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ced6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ced8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceda:	2202      	movs	r2, #2
 800cedc:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800cee0:	2300      	movs	r3, #0
 800cee2:	9303      	str	r3, [sp, #12]
 800cee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cee6:	9302      	str	r3, [sp, #8]
 800cee8:	f107 0314 	add.w	r3, r7, #20
 800ceec:	9301      	str	r3, [sp, #4]
 800ceee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cef0:	9300      	str	r3, [sp, #0]
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	687a      	ldr	r2, [r7, #4]
 800cef6:	68b9      	ldr	r1, [r7, #8]
 800cef8:	68f8      	ldr	r0, [r7, #12]
 800cefa:	f000 f851 	bl	800cfa0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cefe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cf00:	f000 f8f0 	bl	800d0e4 <prvAddNewTaskToReadyList>
 800cf04:	e001      	b.n	800cf0a <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800cf06:	2300      	movs	r3, #0
 800cf08:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cf0a:	697b      	ldr	r3, [r7, #20]
	}
 800cf0c:	4618      	mov	r0, r3
 800cf0e:	3728      	adds	r7, #40	@ 0x28
 800cf10:	46bd      	mov	sp, r7
 800cf12:	bd80      	pop	{r7, pc}

0800cf14 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cf14:	b580      	push	{r7, lr}
 800cf16:	b08c      	sub	sp, #48	@ 0x30
 800cf18:	af04      	add	r7, sp, #16
 800cf1a:	60f8      	str	r0, [r7, #12]
 800cf1c:	60b9      	str	r1, [r7, #8]
 800cf1e:	603b      	str	r3, [r7, #0]
 800cf20:	4613      	mov	r3, r2
 800cf22:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cf24:	88fb      	ldrh	r3, [r7, #6]
 800cf26:	009b      	lsls	r3, r3, #2
 800cf28:	4618      	mov	r0, r3
 800cf2a:	f001 fae5 	bl	800e4f8 <pvPortMalloc>
 800cf2e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cf30:	697b      	ldr	r3, [r7, #20]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d00e      	beq.n	800cf54 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800cf36:	20b0      	movs	r0, #176	@ 0xb0
 800cf38:	f001 fade 	bl	800e4f8 <pvPortMalloc>
 800cf3c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cf3e:	69fb      	ldr	r3, [r7, #28]
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d003      	beq.n	800cf4c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cf44:	69fb      	ldr	r3, [r7, #28]
 800cf46:	697a      	ldr	r2, [r7, #20]
 800cf48:	631a      	str	r2, [r3, #48]	@ 0x30
 800cf4a:	e005      	b.n	800cf58 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cf4c:	6978      	ldr	r0, [r7, #20]
 800cf4e:	f001 fba1 	bl	800e694 <vPortFree>
 800cf52:	e001      	b.n	800cf58 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800cf54:	2300      	movs	r3, #0
 800cf56:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cf58:	69fb      	ldr	r3, [r7, #28]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d017      	beq.n	800cf8e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cf5e:	69fb      	ldr	r3, [r7, #28]
 800cf60:	2200      	movs	r2, #0
 800cf62:	f883 20ad 	strb.w	r2, [r3, #173]	@ 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cf66:	88fa      	ldrh	r2, [r7, #6]
 800cf68:	2300      	movs	r3, #0
 800cf6a:	9303      	str	r3, [sp, #12]
 800cf6c:	69fb      	ldr	r3, [r7, #28]
 800cf6e:	9302      	str	r3, [sp, #8]
 800cf70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf72:	9301      	str	r3, [sp, #4]
 800cf74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf76:	9300      	str	r3, [sp, #0]
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	68b9      	ldr	r1, [r7, #8]
 800cf7c:	68f8      	ldr	r0, [r7, #12]
 800cf7e:	f000 f80f 	bl	800cfa0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cf82:	69f8      	ldr	r0, [r7, #28]
 800cf84:	f000 f8ae 	bl	800d0e4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cf88:	2301      	movs	r3, #1
 800cf8a:	61bb      	str	r3, [r7, #24]
 800cf8c:	e002      	b.n	800cf94 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cf8e:	f04f 33ff 	mov.w	r3, #4294967295
 800cf92:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cf94:	69bb      	ldr	r3, [r7, #24]
	}
 800cf96:	4618      	mov	r0, r3
 800cf98:	3720      	adds	r7, #32
 800cf9a:	46bd      	mov	sp, r7
 800cf9c:	bd80      	pop	{r7, pc}
	...

0800cfa0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	b088      	sub	sp, #32
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	60f8      	str	r0, [r7, #12]
 800cfa8:	60b9      	str	r1, [r7, #8]
 800cfaa:	607a      	str	r2, [r7, #4]
 800cfac:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cfae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cfb2:	6879      	ldr	r1, [r7, #4]
 800cfb4:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800cfb8:	440b      	add	r3, r1
 800cfba:	009b      	lsls	r3, r3, #2
 800cfbc:	4413      	add	r3, r2
 800cfbe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cfc0:	69bb      	ldr	r3, [r7, #24]
 800cfc2:	f023 0307 	bic.w	r3, r3, #7
 800cfc6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cfc8:	69bb      	ldr	r3, [r7, #24]
 800cfca:	f003 0307 	and.w	r3, r3, #7
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d00d      	beq.n	800cfee <prvInitialiseNewTask+0x4e>
	__asm volatile
 800cfd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfd6:	b672      	cpsid	i
 800cfd8:	f383 8811 	msr	BASEPRI, r3
 800cfdc:	f3bf 8f6f 	isb	sy
 800cfe0:	f3bf 8f4f 	dsb	sy
 800cfe4:	b662      	cpsie	i
 800cfe6:	617b      	str	r3, [r7, #20]
}
 800cfe8:	bf00      	nop
 800cfea:	bf00      	nop
 800cfec:	e7fd      	b.n	800cfea <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cfee:	68bb      	ldr	r3, [r7, #8]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d01f      	beq.n	800d034 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cff4:	2300      	movs	r3, #0
 800cff6:	61fb      	str	r3, [r7, #28]
 800cff8:	e012      	b.n	800d020 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cffa:	68ba      	ldr	r2, [r7, #8]
 800cffc:	69fb      	ldr	r3, [r7, #28]
 800cffe:	4413      	add	r3, r2
 800d000:	7819      	ldrb	r1, [r3, #0]
 800d002:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d004:	69fb      	ldr	r3, [r7, #28]
 800d006:	4413      	add	r3, r2
 800d008:	3334      	adds	r3, #52	@ 0x34
 800d00a:	460a      	mov	r2, r1
 800d00c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d00e:	68ba      	ldr	r2, [r7, #8]
 800d010:	69fb      	ldr	r3, [r7, #28]
 800d012:	4413      	add	r3, r2
 800d014:	781b      	ldrb	r3, [r3, #0]
 800d016:	2b00      	cmp	r3, #0
 800d018:	d006      	beq.n	800d028 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d01a:	69fb      	ldr	r3, [r7, #28]
 800d01c:	3301      	adds	r3, #1
 800d01e:	61fb      	str	r3, [r7, #28]
 800d020:	69fb      	ldr	r3, [r7, #28]
 800d022:	2b1f      	cmp	r3, #31
 800d024:	d9e9      	bls.n	800cffa <prvInitialiseNewTask+0x5a>
 800d026:	e000      	b.n	800d02a <prvInitialiseNewTask+0x8a>
			{
				break;
 800d028:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d02a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d02c:	2200      	movs	r2, #0
 800d02e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 800d032:	e003      	b.n	800d03c <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d036:	2200      	movs	r2, #0
 800d038:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d03c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d03e:	2b06      	cmp	r3, #6
 800d040:	d901      	bls.n	800d046 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d042:	2306      	movs	r3, #6
 800d044:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d048:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d04a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d04c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d04e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d050:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->uxMutexesHeld = 0;
 800d052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d054:	2200      	movs	r2, #0
 800d056:	659a      	str	r2, [r3, #88]	@ 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d05a:	3304      	adds	r3, #4
 800d05c:	4618      	mov	r0, r3
 800d05e:	f7fe fe34 	bl	800bcca <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d064:	3318      	adds	r3, #24
 800d066:	4618      	mov	r0, r3
 800d068:	f7fe fe2f 	bl	800bcca <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d06c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d06e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d070:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d074:	f1c3 0207 	rsb	r2, r3, #7
 800d078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d07a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d07c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d07e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d080:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d084:	2200      	movs	r2, #0
 800d086:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d08a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d08c:	2200      	movs	r2, #0
 800d08e:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d094:	335c      	adds	r3, #92	@ 0x5c
 800d096:	224c      	movs	r2, #76	@ 0x4c
 800d098:	2100      	movs	r1, #0
 800d09a:	4618      	mov	r0, r3
 800d09c:	f012 fa9a 	bl	801f5d4 <memset>
 800d0a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0a2:	4a0d      	ldr	r2, [pc, #52]	@ (800d0d8 <prvInitialiseNewTask+0x138>)
 800d0a4:	661a      	str	r2, [r3, #96]	@ 0x60
 800d0a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0a8:	4a0c      	ldr	r2, [pc, #48]	@ (800d0dc <prvInitialiseNewTask+0x13c>)
 800d0aa:	665a      	str	r2, [r3, #100]	@ 0x64
 800d0ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0ae:	4a0c      	ldr	r2, [pc, #48]	@ (800d0e0 <prvInitialiseNewTask+0x140>)
 800d0b0:	669a      	str	r2, [r3, #104]	@ 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d0b2:	683a      	ldr	r2, [r7, #0]
 800d0b4:	68f9      	ldr	r1, [r7, #12]
 800d0b6:	69b8      	ldr	r0, [r7, #24]
 800d0b8:	f000 ffe2 	bl	800e080 <pxPortInitialiseStack>
 800d0bc:	4602      	mov	r2, r0
 800d0be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0c0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d0c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d002      	beq.n	800d0ce <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d0c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d0cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d0ce:	bf00      	nop
 800d0d0:	3720      	adds	r7, #32
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	bd80      	pop	{r7, pc}
 800d0d6:	bf00      	nop
 800d0d8:	200689e0 	.word	0x200689e0
 800d0dc:	20068a48 	.word	0x20068a48
 800d0e0:	20068ab0 	.word	0x20068ab0

0800d0e4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b082      	sub	sp, #8
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d0ec:	f001 f8d6 	bl	800e29c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d0f0:	4b2a      	ldr	r3, [pc, #168]	@ (800d19c <prvAddNewTaskToReadyList+0xb8>)
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	3301      	adds	r3, #1
 800d0f6:	4a29      	ldr	r2, [pc, #164]	@ (800d19c <prvAddNewTaskToReadyList+0xb8>)
 800d0f8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d0fa:	4b29      	ldr	r3, [pc, #164]	@ (800d1a0 <prvAddNewTaskToReadyList+0xbc>)
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d109      	bne.n	800d116 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d102:	4a27      	ldr	r2, [pc, #156]	@ (800d1a0 <prvAddNewTaskToReadyList+0xbc>)
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d108:	4b24      	ldr	r3, [pc, #144]	@ (800d19c <prvAddNewTaskToReadyList+0xb8>)
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	2b01      	cmp	r3, #1
 800d10e:	d110      	bne.n	800d132 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d110:	f000 fcac 	bl	800da6c <prvInitialiseTaskLists>
 800d114:	e00d      	b.n	800d132 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d116:	4b23      	ldr	r3, [pc, #140]	@ (800d1a4 <prvAddNewTaskToReadyList+0xc0>)
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d109      	bne.n	800d132 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d11e:	4b20      	ldr	r3, [pc, #128]	@ (800d1a0 <prvAddNewTaskToReadyList+0xbc>)
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d128:	429a      	cmp	r2, r3
 800d12a:	d802      	bhi.n	800d132 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d12c:	4a1c      	ldr	r2, [pc, #112]	@ (800d1a0 <prvAddNewTaskToReadyList+0xbc>)
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d132:	4b1d      	ldr	r3, [pc, #116]	@ (800d1a8 <prvAddNewTaskToReadyList+0xc4>)
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	3301      	adds	r3, #1
 800d138:	4a1b      	ldr	r2, [pc, #108]	@ (800d1a8 <prvAddNewTaskToReadyList+0xc4>)
 800d13a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d140:	2201      	movs	r2, #1
 800d142:	409a      	lsls	r2, r3
 800d144:	4b19      	ldr	r3, [pc, #100]	@ (800d1ac <prvAddNewTaskToReadyList+0xc8>)
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	4313      	orrs	r3, r2
 800d14a:	4a18      	ldr	r2, [pc, #96]	@ (800d1ac <prvAddNewTaskToReadyList+0xc8>)
 800d14c:	6013      	str	r3, [r2, #0]
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d152:	4613      	mov	r3, r2
 800d154:	009b      	lsls	r3, r3, #2
 800d156:	4413      	add	r3, r2
 800d158:	009b      	lsls	r3, r3, #2
 800d15a:	4a15      	ldr	r2, [pc, #84]	@ (800d1b0 <prvAddNewTaskToReadyList+0xcc>)
 800d15c:	441a      	add	r2, r3
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	3304      	adds	r3, #4
 800d162:	4619      	mov	r1, r3
 800d164:	4610      	mov	r0, r2
 800d166:	f7fe fdbd 	bl	800bce4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d16a:	f001 f8cd 	bl	800e308 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d16e:	4b0d      	ldr	r3, [pc, #52]	@ (800d1a4 <prvAddNewTaskToReadyList+0xc0>)
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	2b00      	cmp	r3, #0
 800d174:	d00e      	beq.n	800d194 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d176:	4b0a      	ldr	r3, [pc, #40]	@ (800d1a0 <prvAddNewTaskToReadyList+0xbc>)
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d180:	429a      	cmp	r2, r3
 800d182:	d207      	bcs.n	800d194 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d184:	4b0b      	ldr	r3, [pc, #44]	@ (800d1b4 <prvAddNewTaskToReadyList+0xd0>)
 800d186:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d18a:	601a      	str	r2, [r3, #0]
 800d18c:	f3bf 8f4f 	dsb	sy
 800d190:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d194:	bf00      	nop
 800d196:	3708      	adds	r7, #8
 800d198:	46bd      	mov	sp, r7
 800d19a:	bd80      	pop	{r7, pc}
 800d19c:	20006a34 	.word	0x20006a34
 800d1a0:	20006934 	.word	0x20006934
 800d1a4:	20006a40 	.word	0x20006a40
 800d1a8:	20006a50 	.word	0x20006a50
 800d1ac:	20006a3c 	.word	0x20006a3c
 800d1b0:	20006938 	.word	0x20006938
 800d1b4:	e000ed04 	.word	0xe000ed04

0800d1b8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b084      	sub	sp, #16
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800d1c0:	f001 f86c 	bl	800e29c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d102      	bne.n	800d1d0 <vTaskDelete+0x18>
 800d1ca:	4b3a      	ldr	r3, [pc, #232]	@ (800d2b4 <vTaskDelete+0xfc>)
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	e000      	b.n	800d1d2 <vTaskDelete+0x1a>
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	3304      	adds	r3, #4
 800d1d8:	4618      	mov	r0, r3
 800d1da:	f7fe fde0 	bl	800bd9e <uxListRemove>
 800d1de:	4603      	mov	r3, r0
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d115      	bne.n	800d210 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1e8:	4933      	ldr	r1, [pc, #204]	@ (800d2b8 <vTaskDelete+0x100>)
 800d1ea:	4613      	mov	r3, r2
 800d1ec:	009b      	lsls	r3, r3, #2
 800d1ee:	4413      	add	r3, r2
 800d1f0:	009b      	lsls	r3, r3, #2
 800d1f2:	440b      	add	r3, r1
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d10a      	bne.n	800d210 <vTaskDelete+0x58>
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1fe:	2201      	movs	r2, #1
 800d200:	fa02 f303 	lsl.w	r3, r2, r3
 800d204:	43da      	mvns	r2, r3
 800d206:	4b2d      	ldr	r3, [pc, #180]	@ (800d2bc <vTaskDelete+0x104>)
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	4013      	ands	r3, r2
 800d20c:	4a2b      	ldr	r2, [pc, #172]	@ (800d2bc <vTaskDelete+0x104>)
 800d20e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d214:	2b00      	cmp	r3, #0
 800d216:	d004      	beq.n	800d222 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	3318      	adds	r3, #24
 800d21c:	4618      	mov	r0, r3
 800d21e:	f7fe fdbe 	bl	800bd9e <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800d222:	4b27      	ldr	r3, [pc, #156]	@ (800d2c0 <vTaskDelete+0x108>)
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	3301      	adds	r3, #1
 800d228:	4a25      	ldr	r2, [pc, #148]	@ (800d2c0 <vTaskDelete+0x108>)
 800d22a:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800d22c:	4b21      	ldr	r3, [pc, #132]	@ (800d2b4 <vTaskDelete+0xfc>)
 800d22e:	681b      	ldr	r3, [r3, #0]
 800d230:	68fa      	ldr	r2, [r7, #12]
 800d232:	429a      	cmp	r2, r3
 800d234:	d10b      	bne.n	800d24e <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	3304      	adds	r3, #4
 800d23a:	4619      	mov	r1, r3
 800d23c:	4821      	ldr	r0, [pc, #132]	@ (800d2c4 <vTaskDelete+0x10c>)
 800d23e:	f7fe fd51 	bl	800bce4 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800d242:	4b21      	ldr	r3, [pc, #132]	@ (800d2c8 <vTaskDelete+0x110>)
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	3301      	adds	r3, #1
 800d248:	4a1f      	ldr	r2, [pc, #124]	@ (800d2c8 <vTaskDelete+0x110>)
 800d24a:	6013      	str	r3, [r2, #0]
 800d24c:	e009      	b.n	800d262 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800d24e:	4b1f      	ldr	r3, [pc, #124]	@ (800d2cc <vTaskDelete+0x114>)
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	3b01      	subs	r3, #1
 800d254:	4a1d      	ldr	r2, [pc, #116]	@ (800d2cc <vTaskDelete+0x114>)
 800d256:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800d258:	68f8      	ldr	r0, [r7, #12]
 800d25a:	f000 fc75 	bl	800db48 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800d25e:	f000 fcab 	bl	800dbb8 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800d262:	f001 f851 	bl	800e308 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800d266:	4b1a      	ldr	r3, [pc, #104]	@ (800d2d0 <vTaskDelete+0x118>)
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d01e      	beq.n	800d2ac <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 800d26e:	4b11      	ldr	r3, [pc, #68]	@ (800d2b4 <vTaskDelete+0xfc>)
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	68fa      	ldr	r2, [r7, #12]
 800d274:	429a      	cmp	r2, r3
 800d276:	d119      	bne.n	800d2ac <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800d278:	4b16      	ldr	r3, [pc, #88]	@ (800d2d4 <vTaskDelete+0x11c>)
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d00d      	beq.n	800d29c <vTaskDelete+0xe4>
	__asm volatile
 800d280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d284:	b672      	cpsid	i
 800d286:	f383 8811 	msr	BASEPRI, r3
 800d28a:	f3bf 8f6f 	isb	sy
 800d28e:	f3bf 8f4f 	dsb	sy
 800d292:	b662      	cpsie	i
 800d294:	60bb      	str	r3, [r7, #8]
}
 800d296:	bf00      	nop
 800d298:	bf00      	nop
 800d29a:	e7fd      	b.n	800d298 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800d29c:	4b0e      	ldr	r3, [pc, #56]	@ (800d2d8 <vTaskDelete+0x120>)
 800d29e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d2a2:	601a      	str	r2, [r3, #0]
 800d2a4:	f3bf 8f4f 	dsb	sy
 800d2a8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d2ac:	bf00      	nop
 800d2ae:	3710      	adds	r7, #16
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	bd80      	pop	{r7, pc}
 800d2b4:	20006934 	.word	0x20006934
 800d2b8:	20006938 	.word	0x20006938
 800d2bc:	20006a3c 	.word	0x20006a3c
 800d2c0:	20006a50 	.word	0x20006a50
 800d2c4:	20006a08 	.word	0x20006a08
 800d2c8:	20006a1c 	.word	0x20006a1c
 800d2cc:	20006a34 	.word	0x20006a34
 800d2d0:	20006a40 	.word	0x20006a40
 800d2d4:	20006a5c 	.word	0x20006a5c
 800d2d8:	e000ed04 	.word	0xe000ed04

0800d2dc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d2dc:	b580      	push	{r7, lr}
 800d2de:	b084      	sub	sp, #16
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d01a      	beq.n	800d324 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d2ee:	4b15      	ldr	r3, [pc, #84]	@ (800d344 <vTaskDelay+0x68>)
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d00d      	beq.n	800d312 <vTaskDelay+0x36>
	__asm volatile
 800d2f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2fa:	b672      	cpsid	i
 800d2fc:	f383 8811 	msr	BASEPRI, r3
 800d300:	f3bf 8f6f 	isb	sy
 800d304:	f3bf 8f4f 	dsb	sy
 800d308:	b662      	cpsie	i
 800d30a:	60bb      	str	r3, [r7, #8]
}
 800d30c:	bf00      	nop
 800d30e:	bf00      	nop
 800d310:	e7fd      	b.n	800d30e <vTaskDelay+0x32>
			vTaskSuspendAll();
 800d312:	f000 f889 	bl	800d428 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d316:	2100      	movs	r1, #0
 800d318:	6878      	ldr	r0, [r7, #4]
 800d31a:	f000 fe4b 	bl	800dfb4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d31e:	f000 f891 	bl	800d444 <xTaskResumeAll>
 800d322:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	2b00      	cmp	r3, #0
 800d328:	d107      	bne.n	800d33a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800d32a:	4b07      	ldr	r3, [pc, #28]	@ (800d348 <vTaskDelay+0x6c>)
 800d32c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d330:	601a      	str	r2, [r3, #0]
 800d332:	f3bf 8f4f 	dsb	sy
 800d336:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d33a:	bf00      	nop
 800d33c:	3710      	adds	r7, #16
 800d33e:	46bd      	mov	sp, r7
 800d340:	bd80      	pop	{r7, pc}
 800d342:	bf00      	nop
 800d344:	20006a5c 	.word	0x20006a5c
 800d348:	e000ed04 	.word	0xe000ed04

0800d34c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d34c:	b580      	push	{r7, lr}
 800d34e:	b08a      	sub	sp, #40	@ 0x28
 800d350:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d352:	2300      	movs	r3, #0
 800d354:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d356:	2300      	movs	r3, #0
 800d358:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d35a:	463a      	mov	r2, r7
 800d35c:	1d39      	adds	r1, r7, #4
 800d35e:	f107 0308 	add.w	r3, r7, #8
 800d362:	4618      	mov	r0, r3
 800d364:	f7f4 fe70 	bl	8002048 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d368:	6839      	ldr	r1, [r7, #0]
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	68ba      	ldr	r2, [r7, #8]
 800d36e:	9202      	str	r2, [sp, #8]
 800d370:	9301      	str	r3, [sp, #4]
 800d372:	2300      	movs	r3, #0
 800d374:	9300      	str	r3, [sp, #0]
 800d376:	2300      	movs	r3, #0
 800d378:	460a      	mov	r2, r1
 800d37a:	4923      	ldr	r1, [pc, #140]	@ (800d408 <vTaskStartScheduler+0xbc>)
 800d37c:	4823      	ldr	r0, [pc, #140]	@ (800d40c <vTaskStartScheduler+0xc0>)
 800d37e:	f7ff fd63 	bl	800ce48 <xTaskCreateStatic>
 800d382:	4603      	mov	r3, r0
 800d384:	4a22      	ldr	r2, [pc, #136]	@ (800d410 <vTaskStartScheduler+0xc4>)
 800d386:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d388:	4b21      	ldr	r3, [pc, #132]	@ (800d410 <vTaskStartScheduler+0xc4>)
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d002      	beq.n	800d396 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d390:	2301      	movs	r3, #1
 800d392:	617b      	str	r3, [r7, #20]
 800d394:	e001      	b.n	800d39a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d396:	2300      	movs	r3, #0
 800d398:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d39a:	697b      	ldr	r3, [r7, #20]
 800d39c:	2b01      	cmp	r3, #1
 800d39e:	d11d      	bne.n	800d3dc <vTaskStartScheduler+0x90>
	__asm volatile
 800d3a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3a4:	b672      	cpsid	i
 800d3a6:	f383 8811 	msr	BASEPRI, r3
 800d3aa:	f3bf 8f6f 	isb	sy
 800d3ae:	f3bf 8f4f 	dsb	sy
 800d3b2:	b662      	cpsie	i
 800d3b4:	613b      	str	r3, [r7, #16]
}
 800d3b6:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d3b8:	4b16      	ldr	r3, [pc, #88]	@ (800d414 <vTaskStartScheduler+0xc8>)
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	335c      	adds	r3, #92	@ 0x5c
 800d3be:	4a16      	ldr	r2, [pc, #88]	@ (800d418 <vTaskStartScheduler+0xcc>)
 800d3c0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d3c2:	4b16      	ldr	r3, [pc, #88]	@ (800d41c <vTaskStartScheduler+0xd0>)
 800d3c4:	f04f 32ff 	mov.w	r2, #4294967295
 800d3c8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d3ca:	4b15      	ldr	r3, [pc, #84]	@ (800d420 <vTaskStartScheduler+0xd4>)
 800d3cc:	2201      	movs	r2, #1
 800d3ce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d3d0:	4b14      	ldr	r3, [pc, #80]	@ (800d424 <vTaskStartScheduler+0xd8>)
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d3d6:	f000 fee3 	bl	800e1a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d3da:	e011      	b.n	800d400 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d3dc:	697b      	ldr	r3, [r7, #20]
 800d3de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3e2:	d10d      	bne.n	800d400 <vTaskStartScheduler+0xb4>
	__asm volatile
 800d3e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3e8:	b672      	cpsid	i
 800d3ea:	f383 8811 	msr	BASEPRI, r3
 800d3ee:	f3bf 8f6f 	isb	sy
 800d3f2:	f3bf 8f4f 	dsb	sy
 800d3f6:	b662      	cpsie	i
 800d3f8:	60fb      	str	r3, [r7, #12]
}
 800d3fa:	bf00      	nop
 800d3fc:	bf00      	nop
 800d3fe:	e7fd      	b.n	800d3fc <vTaskStartScheduler+0xb0>
}
 800d400:	bf00      	nop
 800d402:	3718      	adds	r7, #24
 800d404:	46bd      	mov	sp, r7
 800d406:	bd80      	pop	{r7, pc}
 800d408:	08023ef4 	.word	0x08023ef4
 800d40c:	0800da3d 	.word	0x0800da3d
 800d410:	20006a58 	.word	0x20006a58
 800d414:	20006934 	.word	0x20006934
 800d418:	2000004c 	.word	0x2000004c
 800d41c:	20006a54 	.word	0x20006a54
 800d420:	20006a40 	.word	0x20006a40
 800d424:	20006a38 	.word	0x20006a38

0800d428 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d428:	b480      	push	{r7}
 800d42a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d42c:	4b04      	ldr	r3, [pc, #16]	@ (800d440 <vTaskSuspendAll+0x18>)
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	3301      	adds	r3, #1
 800d432:	4a03      	ldr	r2, [pc, #12]	@ (800d440 <vTaskSuspendAll+0x18>)
 800d434:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800d436:	bf00      	nop
 800d438:	46bd      	mov	sp, r7
 800d43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d43e:	4770      	bx	lr
 800d440:	20006a5c 	.word	0x20006a5c

0800d444 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d444:	b580      	push	{r7, lr}
 800d446:	b084      	sub	sp, #16
 800d448:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d44a:	2300      	movs	r3, #0
 800d44c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d44e:	2300      	movs	r3, #0
 800d450:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d452:	4b43      	ldr	r3, [pc, #268]	@ (800d560 <xTaskResumeAll+0x11c>)
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	2b00      	cmp	r3, #0
 800d458:	d10d      	bne.n	800d476 <xTaskResumeAll+0x32>
	__asm volatile
 800d45a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d45e:	b672      	cpsid	i
 800d460:	f383 8811 	msr	BASEPRI, r3
 800d464:	f3bf 8f6f 	isb	sy
 800d468:	f3bf 8f4f 	dsb	sy
 800d46c:	b662      	cpsie	i
 800d46e:	603b      	str	r3, [r7, #0]
}
 800d470:	bf00      	nop
 800d472:	bf00      	nop
 800d474:	e7fd      	b.n	800d472 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d476:	f000 ff11 	bl	800e29c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d47a:	4b39      	ldr	r3, [pc, #228]	@ (800d560 <xTaskResumeAll+0x11c>)
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	3b01      	subs	r3, #1
 800d480:	4a37      	ldr	r2, [pc, #220]	@ (800d560 <xTaskResumeAll+0x11c>)
 800d482:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d484:	4b36      	ldr	r3, [pc, #216]	@ (800d560 <xTaskResumeAll+0x11c>)
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d161      	bne.n	800d550 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d48c:	4b35      	ldr	r3, [pc, #212]	@ (800d564 <xTaskResumeAll+0x120>)
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d05d      	beq.n	800d550 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d494:	e02e      	b.n	800d4f4 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d496:	4b34      	ldr	r3, [pc, #208]	@ (800d568 <xTaskResumeAll+0x124>)
 800d498:	68db      	ldr	r3, [r3, #12]
 800d49a:	68db      	ldr	r3, [r3, #12]
 800d49c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	3318      	adds	r3, #24
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	f7fe fc7b 	bl	800bd9e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	3304      	adds	r3, #4
 800d4ac:	4618      	mov	r0, r3
 800d4ae:	f7fe fc76 	bl	800bd9e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4b6:	2201      	movs	r2, #1
 800d4b8:	409a      	lsls	r2, r3
 800d4ba:	4b2c      	ldr	r3, [pc, #176]	@ (800d56c <xTaskResumeAll+0x128>)
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	4313      	orrs	r3, r2
 800d4c0:	4a2a      	ldr	r2, [pc, #168]	@ (800d56c <xTaskResumeAll+0x128>)
 800d4c2:	6013      	str	r3, [r2, #0]
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4c8:	4613      	mov	r3, r2
 800d4ca:	009b      	lsls	r3, r3, #2
 800d4cc:	4413      	add	r3, r2
 800d4ce:	009b      	lsls	r3, r3, #2
 800d4d0:	4a27      	ldr	r2, [pc, #156]	@ (800d570 <xTaskResumeAll+0x12c>)
 800d4d2:	441a      	add	r2, r3
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	3304      	adds	r3, #4
 800d4d8:	4619      	mov	r1, r3
 800d4da:	4610      	mov	r0, r2
 800d4dc:	f7fe fc02 	bl	800bce4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4e4:	4b23      	ldr	r3, [pc, #140]	@ (800d574 <xTaskResumeAll+0x130>)
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4ea:	429a      	cmp	r2, r3
 800d4ec:	d302      	bcc.n	800d4f4 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800d4ee:	4b22      	ldr	r3, [pc, #136]	@ (800d578 <xTaskResumeAll+0x134>)
 800d4f0:	2201      	movs	r2, #1
 800d4f2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d4f4:	4b1c      	ldr	r3, [pc, #112]	@ (800d568 <xTaskResumeAll+0x124>)
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d1cc      	bne.n	800d496 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d001      	beq.n	800d506 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d502:	f000 fb59 	bl	800dbb8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d506:	4b1d      	ldr	r3, [pc, #116]	@ (800d57c <xTaskResumeAll+0x138>)
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d010      	beq.n	800d534 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d512:	f000 f859 	bl	800d5c8 <xTaskIncrementTick>
 800d516:	4603      	mov	r3, r0
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d002      	beq.n	800d522 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800d51c:	4b16      	ldr	r3, [pc, #88]	@ (800d578 <xTaskResumeAll+0x134>)
 800d51e:	2201      	movs	r2, #1
 800d520:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	3b01      	subs	r3, #1
 800d526:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d1f1      	bne.n	800d512 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800d52e:	4b13      	ldr	r3, [pc, #76]	@ (800d57c <xTaskResumeAll+0x138>)
 800d530:	2200      	movs	r2, #0
 800d532:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d534:	4b10      	ldr	r3, [pc, #64]	@ (800d578 <xTaskResumeAll+0x134>)
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d009      	beq.n	800d550 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d53c:	2301      	movs	r3, #1
 800d53e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d540:	4b0f      	ldr	r3, [pc, #60]	@ (800d580 <xTaskResumeAll+0x13c>)
 800d542:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d546:	601a      	str	r2, [r3, #0]
 800d548:	f3bf 8f4f 	dsb	sy
 800d54c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d550:	f000 feda 	bl	800e308 <vPortExitCritical>

	return xAlreadyYielded;
 800d554:	68bb      	ldr	r3, [r7, #8]
}
 800d556:	4618      	mov	r0, r3
 800d558:	3710      	adds	r7, #16
 800d55a:	46bd      	mov	sp, r7
 800d55c:	bd80      	pop	{r7, pc}
 800d55e:	bf00      	nop
 800d560:	20006a5c 	.word	0x20006a5c
 800d564:	20006a34 	.word	0x20006a34
 800d568:	200069f4 	.word	0x200069f4
 800d56c:	20006a3c 	.word	0x20006a3c
 800d570:	20006938 	.word	0x20006938
 800d574:	20006934 	.word	0x20006934
 800d578:	20006a48 	.word	0x20006a48
 800d57c:	20006a44 	.word	0x20006a44
 800d580:	e000ed04 	.word	0xe000ed04

0800d584 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d584:	b480      	push	{r7}
 800d586:	b083      	sub	sp, #12
 800d588:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d58a:	4b05      	ldr	r3, [pc, #20]	@ (800d5a0 <xTaskGetTickCount+0x1c>)
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d590:	687b      	ldr	r3, [r7, #4]
}
 800d592:	4618      	mov	r0, r3
 800d594:	370c      	adds	r7, #12
 800d596:	46bd      	mov	sp, r7
 800d598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d59c:	4770      	bx	lr
 800d59e:	bf00      	nop
 800d5a0:	20006a38 	.word	0x20006a38

0800d5a4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b082      	sub	sp, #8
 800d5a8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d5aa:	f000 ff5f 	bl	800e46c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800d5ae:	2300      	movs	r3, #0
 800d5b0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800d5b2:	4b04      	ldr	r3, [pc, #16]	@ (800d5c4 <xTaskGetTickCountFromISR+0x20>)
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d5b8:	683b      	ldr	r3, [r7, #0]
}
 800d5ba:	4618      	mov	r0, r3
 800d5bc:	3708      	adds	r7, #8
 800d5be:	46bd      	mov	sp, r7
 800d5c0:	bd80      	pop	{r7, pc}
 800d5c2:	bf00      	nop
 800d5c4:	20006a38 	.word	0x20006a38

0800d5c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d5c8:	b580      	push	{r7, lr}
 800d5ca:	b086      	sub	sp, #24
 800d5cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d5ce:	2300      	movs	r3, #0
 800d5d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d5d2:	4b50      	ldr	r3, [pc, #320]	@ (800d714 <xTaskIncrementTick+0x14c>)
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	f040 808b 	bne.w	800d6f2 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d5dc:	4b4e      	ldr	r3, [pc, #312]	@ (800d718 <xTaskIncrementTick+0x150>)
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	3301      	adds	r3, #1
 800d5e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d5e4:	4a4c      	ldr	r2, [pc, #304]	@ (800d718 <xTaskIncrementTick+0x150>)
 800d5e6:	693b      	ldr	r3, [r7, #16]
 800d5e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d5ea:	693b      	ldr	r3, [r7, #16]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d123      	bne.n	800d638 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800d5f0:	4b4a      	ldr	r3, [pc, #296]	@ (800d71c <xTaskIncrementTick+0x154>)
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d00d      	beq.n	800d616 <xTaskIncrementTick+0x4e>
	__asm volatile
 800d5fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5fe:	b672      	cpsid	i
 800d600:	f383 8811 	msr	BASEPRI, r3
 800d604:	f3bf 8f6f 	isb	sy
 800d608:	f3bf 8f4f 	dsb	sy
 800d60c:	b662      	cpsie	i
 800d60e:	603b      	str	r3, [r7, #0]
}
 800d610:	bf00      	nop
 800d612:	bf00      	nop
 800d614:	e7fd      	b.n	800d612 <xTaskIncrementTick+0x4a>
 800d616:	4b41      	ldr	r3, [pc, #260]	@ (800d71c <xTaskIncrementTick+0x154>)
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	60fb      	str	r3, [r7, #12]
 800d61c:	4b40      	ldr	r3, [pc, #256]	@ (800d720 <xTaskIncrementTick+0x158>)
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	4a3e      	ldr	r2, [pc, #248]	@ (800d71c <xTaskIncrementTick+0x154>)
 800d622:	6013      	str	r3, [r2, #0]
 800d624:	4a3e      	ldr	r2, [pc, #248]	@ (800d720 <xTaskIncrementTick+0x158>)
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	6013      	str	r3, [r2, #0]
 800d62a:	4b3e      	ldr	r3, [pc, #248]	@ (800d724 <xTaskIncrementTick+0x15c>)
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	3301      	adds	r3, #1
 800d630:	4a3c      	ldr	r2, [pc, #240]	@ (800d724 <xTaskIncrementTick+0x15c>)
 800d632:	6013      	str	r3, [r2, #0]
 800d634:	f000 fac0 	bl	800dbb8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d638:	4b3b      	ldr	r3, [pc, #236]	@ (800d728 <xTaskIncrementTick+0x160>)
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	693a      	ldr	r2, [r7, #16]
 800d63e:	429a      	cmp	r2, r3
 800d640:	d348      	bcc.n	800d6d4 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d642:	4b36      	ldr	r3, [pc, #216]	@ (800d71c <xTaskIncrementTick+0x154>)
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d104      	bne.n	800d656 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d64c:	4b36      	ldr	r3, [pc, #216]	@ (800d728 <xTaskIncrementTick+0x160>)
 800d64e:	f04f 32ff 	mov.w	r2, #4294967295
 800d652:	601a      	str	r2, [r3, #0]
					break;
 800d654:	e03e      	b.n	800d6d4 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d656:	4b31      	ldr	r3, [pc, #196]	@ (800d71c <xTaskIncrementTick+0x154>)
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	68db      	ldr	r3, [r3, #12]
 800d65c:	68db      	ldr	r3, [r3, #12]
 800d65e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d660:	68bb      	ldr	r3, [r7, #8]
 800d662:	685b      	ldr	r3, [r3, #4]
 800d664:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d666:	693a      	ldr	r2, [r7, #16]
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	429a      	cmp	r2, r3
 800d66c:	d203      	bcs.n	800d676 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d66e:	4a2e      	ldr	r2, [pc, #184]	@ (800d728 <xTaskIncrementTick+0x160>)
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d674:	e02e      	b.n	800d6d4 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d676:	68bb      	ldr	r3, [r7, #8]
 800d678:	3304      	adds	r3, #4
 800d67a:	4618      	mov	r0, r3
 800d67c:	f7fe fb8f 	bl	800bd9e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d680:	68bb      	ldr	r3, [r7, #8]
 800d682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d684:	2b00      	cmp	r3, #0
 800d686:	d004      	beq.n	800d692 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d688:	68bb      	ldr	r3, [r7, #8]
 800d68a:	3318      	adds	r3, #24
 800d68c:	4618      	mov	r0, r3
 800d68e:	f7fe fb86 	bl	800bd9e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d692:	68bb      	ldr	r3, [r7, #8]
 800d694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d696:	2201      	movs	r2, #1
 800d698:	409a      	lsls	r2, r3
 800d69a:	4b24      	ldr	r3, [pc, #144]	@ (800d72c <xTaskIncrementTick+0x164>)
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	4313      	orrs	r3, r2
 800d6a0:	4a22      	ldr	r2, [pc, #136]	@ (800d72c <xTaskIncrementTick+0x164>)
 800d6a2:	6013      	str	r3, [r2, #0]
 800d6a4:	68bb      	ldr	r3, [r7, #8]
 800d6a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6a8:	4613      	mov	r3, r2
 800d6aa:	009b      	lsls	r3, r3, #2
 800d6ac:	4413      	add	r3, r2
 800d6ae:	009b      	lsls	r3, r3, #2
 800d6b0:	4a1f      	ldr	r2, [pc, #124]	@ (800d730 <xTaskIncrementTick+0x168>)
 800d6b2:	441a      	add	r2, r3
 800d6b4:	68bb      	ldr	r3, [r7, #8]
 800d6b6:	3304      	adds	r3, #4
 800d6b8:	4619      	mov	r1, r3
 800d6ba:	4610      	mov	r0, r2
 800d6bc:	f7fe fb12 	bl	800bce4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d6c0:	68bb      	ldr	r3, [r7, #8]
 800d6c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6c4:	4b1b      	ldr	r3, [pc, #108]	@ (800d734 <xTaskIncrementTick+0x16c>)
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6ca:	429a      	cmp	r2, r3
 800d6cc:	d3b9      	bcc.n	800d642 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800d6ce:	2301      	movs	r3, #1
 800d6d0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d6d2:	e7b6      	b.n	800d642 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d6d4:	4b17      	ldr	r3, [pc, #92]	@ (800d734 <xTaskIncrementTick+0x16c>)
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6da:	4915      	ldr	r1, [pc, #84]	@ (800d730 <xTaskIncrementTick+0x168>)
 800d6dc:	4613      	mov	r3, r2
 800d6de:	009b      	lsls	r3, r3, #2
 800d6e0:	4413      	add	r3, r2
 800d6e2:	009b      	lsls	r3, r3, #2
 800d6e4:	440b      	add	r3, r1
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	2b01      	cmp	r3, #1
 800d6ea:	d907      	bls.n	800d6fc <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800d6ec:	2301      	movs	r3, #1
 800d6ee:	617b      	str	r3, [r7, #20]
 800d6f0:	e004      	b.n	800d6fc <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d6f2:	4b11      	ldr	r3, [pc, #68]	@ (800d738 <xTaskIncrementTick+0x170>)
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	3301      	adds	r3, #1
 800d6f8:	4a0f      	ldr	r2, [pc, #60]	@ (800d738 <xTaskIncrementTick+0x170>)
 800d6fa:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d6fc:	4b0f      	ldr	r3, [pc, #60]	@ (800d73c <xTaskIncrementTick+0x174>)
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d001      	beq.n	800d708 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800d704:	2301      	movs	r3, #1
 800d706:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d708:	697b      	ldr	r3, [r7, #20]
}
 800d70a:	4618      	mov	r0, r3
 800d70c:	3718      	adds	r7, #24
 800d70e:	46bd      	mov	sp, r7
 800d710:	bd80      	pop	{r7, pc}
 800d712:	bf00      	nop
 800d714:	20006a5c 	.word	0x20006a5c
 800d718:	20006a38 	.word	0x20006a38
 800d71c:	200069ec 	.word	0x200069ec
 800d720:	200069f0 	.word	0x200069f0
 800d724:	20006a4c 	.word	0x20006a4c
 800d728:	20006a54 	.word	0x20006a54
 800d72c:	20006a3c 	.word	0x20006a3c
 800d730:	20006938 	.word	0x20006938
 800d734:	20006934 	.word	0x20006934
 800d738:	20006a44 	.word	0x20006a44
 800d73c:	20006a48 	.word	0x20006a48

0800d740 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d740:	b480      	push	{r7}
 800d742:	b087      	sub	sp, #28
 800d744:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d746:	4b2b      	ldr	r3, [pc, #172]	@ (800d7f4 <vTaskSwitchContext+0xb4>)
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d003      	beq.n	800d756 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d74e:	4b2a      	ldr	r3, [pc, #168]	@ (800d7f8 <vTaskSwitchContext+0xb8>)
 800d750:	2201      	movs	r2, #1
 800d752:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d754:	e047      	b.n	800d7e6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800d756:	4b28      	ldr	r3, [pc, #160]	@ (800d7f8 <vTaskSwitchContext+0xb8>)
 800d758:	2200      	movs	r2, #0
 800d75a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d75c:	4b27      	ldr	r3, [pc, #156]	@ (800d7fc <vTaskSwitchContext+0xbc>)
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	fab3 f383 	clz	r3, r3
 800d768:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800d76a:	7afb      	ldrb	r3, [r7, #11]
 800d76c:	f1c3 031f 	rsb	r3, r3, #31
 800d770:	617b      	str	r3, [r7, #20]
 800d772:	4923      	ldr	r1, [pc, #140]	@ (800d800 <vTaskSwitchContext+0xc0>)
 800d774:	697a      	ldr	r2, [r7, #20]
 800d776:	4613      	mov	r3, r2
 800d778:	009b      	lsls	r3, r3, #2
 800d77a:	4413      	add	r3, r2
 800d77c:	009b      	lsls	r3, r3, #2
 800d77e:	440b      	add	r3, r1
 800d780:	681b      	ldr	r3, [r3, #0]
 800d782:	2b00      	cmp	r3, #0
 800d784:	d10d      	bne.n	800d7a2 <vTaskSwitchContext+0x62>
	__asm volatile
 800d786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d78a:	b672      	cpsid	i
 800d78c:	f383 8811 	msr	BASEPRI, r3
 800d790:	f3bf 8f6f 	isb	sy
 800d794:	f3bf 8f4f 	dsb	sy
 800d798:	b662      	cpsie	i
 800d79a:	607b      	str	r3, [r7, #4]
}
 800d79c:	bf00      	nop
 800d79e:	bf00      	nop
 800d7a0:	e7fd      	b.n	800d79e <vTaskSwitchContext+0x5e>
 800d7a2:	697a      	ldr	r2, [r7, #20]
 800d7a4:	4613      	mov	r3, r2
 800d7a6:	009b      	lsls	r3, r3, #2
 800d7a8:	4413      	add	r3, r2
 800d7aa:	009b      	lsls	r3, r3, #2
 800d7ac:	4a14      	ldr	r2, [pc, #80]	@ (800d800 <vTaskSwitchContext+0xc0>)
 800d7ae:	4413      	add	r3, r2
 800d7b0:	613b      	str	r3, [r7, #16]
 800d7b2:	693b      	ldr	r3, [r7, #16]
 800d7b4:	685b      	ldr	r3, [r3, #4]
 800d7b6:	685a      	ldr	r2, [r3, #4]
 800d7b8:	693b      	ldr	r3, [r7, #16]
 800d7ba:	605a      	str	r2, [r3, #4]
 800d7bc:	693b      	ldr	r3, [r7, #16]
 800d7be:	685a      	ldr	r2, [r3, #4]
 800d7c0:	693b      	ldr	r3, [r7, #16]
 800d7c2:	3308      	adds	r3, #8
 800d7c4:	429a      	cmp	r2, r3
 800d7c6:	d104      	bne.n	800d7d2 <vTaskSwitchContext+0x92>
 800d7c8:	693b      	ldr	r3, [r7, #16]
 800d7ca:	685b      	ldr	r3, [r3, #4]
 800d7cc:	685a      	ldr	r2, [r3, #4]
 800d7ce:	693b      	ldr	r3, [r7, #16]
 800d7d0:	605a      	str	r2, [r3, #4]
 800d7d2:	693b      	ldr	r3, [r7, #16]
 800d7d4:	685b      	ldr	r3, [r3, #4]
 800d7d6:	68db      	ldr	r3, [r3, #12]
 800d7d8:	4a0a      	ldr	r2, [pc, #40]	@ (800d804 <vTaskSwitchContext+0xc4>)
 800d7da:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d7dc:	4b09      	ldr	r3, [pc, #36]	@ (800d804 <vTaskSwitchContext+0xc4>)
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	335c      	adds	r3, #92	@ 0x5c
 800d7e2:	4a09      	ldr	r2, [pc, #36]	@ (800d808 <vTaskSwitchContext+0xc8>)
 800d7e4:	6013      	str	r3, [r2, #0]
}
 800d7e6:	bf00      	nop
 800d7e8:	371c      	adds	r7, #28
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f0:	4770      	bx	lr
 800d7f2:	bf00      	nop
 800d7f4:	20006a5c 	.word	0x20006a5c
 800d7f8:	20006a48 	.word	0x20006a48
 800d7fc:	20006a3c 	.word	0x20006a3c
 800d800:	20006938 	.word	0x20006938
 800d804:	20006934 	.word	0x20006934
 800d808:	2000004c 	.word	0x2000004c

0800d80c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d80c:	b580      	push	{r7, lr}
 800d80e:	b084      	sub	sp, #16
 800d810:	af00      	add	r7, sp, #0
 800d812:	6078      	str	r0, [r7, #4]
 800d814:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d10d      	bne.n	800d838 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800d81c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d820:	b672      	cpsid	i
 800d822:	f383 8811 	msr	BASEPRI, r3
 800d826:	f3bf 8f6f 	isb	sy
 800d82a:	f3bf 8f4f 	dsb	sy
 800d82e:	b662      	cpsie	i
 800d830:	60fb      	str	r3, [r7, #12]
}
 800d832:	bf00      	nop
 800d834:	bf00      	nop
 800d836:	e7fd      	b.n	800d834 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d838:	4b07      	ldr	r3, [pc, #28]	@ (800d858 <vTaskPlaceOnEventList+0x4c>)
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	3318      	adds	r3, #24
 800d83e:	4619      	mov	r1, r3
 800d840:	6878      	ldr	r0, [r7, #4]
 800d842:	f7fe fa73 	bl	800bd2c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d846:	2101      	movs	r1, #1
 800d848:	6838      	ldr	r0, [r7, #0]
 800d84a:	f000 fbb3 	bl	800dfb4 <prvAddCurrentTaskToDelayedList>
}
 800d84e:	bf00      	nop
 800d850:	3710      	adds	r7, #16
 800d852:	46bd      	mov	sp, r7
 800d854:	bd80      	pop	{r7, pc}
 800d856:	bf00      	nop
 800d858:	20006934 	.word	0x20006934

0800d85c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b086      	sub	sp, #24
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	68db      	ldr	r3, [r3, #12]
 800d868:	68db      	ldr	r3, [r3, #12]
 800d86a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d86c:	693b      	ldr	r3, [r7, #16]
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d10d      	bne.n	800d88e <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800d872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d876:	b672      	cpsid	i
 800d878:	f383 8811 	msr	BASEPRI, r3
 800d87c:	f3bf 8f6f 	isb	sy
 800d880:	f3bf 8f4f 	dsb	sy
 800d884:	b662      	cpsie	i
 800d886:	60fb      	str	r3, [r7, #12]
}
 800d888:	bf00      	nop
 800d88a:	bf00      	nop
 800d88c:	e7fd      	b.n	800d88a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d88e:	693b      	ldr	r3, [r7, #16]
 800d890:	3318      	adds	r3, #24
 800d892:	4618      	mov	r0, r3
 800d894:	f7fe fa83 	bl	800bd9e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d898:	4b1d      	ldr	r3, [pc, #116]	@ (800d910 <xTaskRemoveFromEventList+0xb4>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d11c      	bne.n	800d8da <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d8a0:	693b      	ldr	r3, [r7, #16]
 800d8a2:	3304      	adds	r3, #4
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	f7fe fa7a 	bl	800bd9e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d8aa:	693b      	ldr	r3, [r7, #16]
 800d8ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8ae:	2201      	movs	r2, #1
 800d8b0:	409a      	lsls	r2, r3
 800d8b2:	4b18      	ldr	r3, [pc, #96]	@ (800d914 <xTaskRemoveFromEventList+0xb8>)
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	4313      	orrs	r3, r2
 800d8b8:	4a16      	ldr	r2, [pc, #88]	@ (800d914 <xTaskRemoveFromEventList+0xb8>)
 800d8ba:	6013      	str	r3, [r2, #0]
 800d8bc:	693b      	ldr	r3, [r7, #16]
 800d8be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d8c0:	4613      	mov	r3, r2
 800d8c2:	009b      	lsls	r3, r3, #2
 800d8c4:	4413      	add	r3, r2
 800d8c6:	009b      	lsls	r3, r3, #2
 800d8c8:	4a13      	ldr	r2, [pc, #76]	@ (800d918 <xTaskRemoveFromEventList+0xbc>)
 800d8ca:	441a      	add	r2, r3
 800d8cc:	693b      	ldr	r3, [r7, #16]
 800d8ce:	3304      	adds	r3, #4
 800d8d0:	4619      	mov	r1, r3
 800d8d2:	4610      	mov	r0, r2
 800d8d4:	f7fe fa06 	bl	800bce4 <vListInsertEnd>
 800d8d8:	e005      	b.n	800d8e6 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d8da:	693b      	ldr	r3, [r7, #16]
 800d8dc:	3318      	adds	r3, #24
 800d8de:	4619      	mov	r1, r3
 800d8e0:	480e      	ldr	r0, [pc, #56]	@ (800d91c <xTaskRemoveFromEventList+0xc0>)
 800d8e2:	f7fe f9ff 	bl	800bce4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d8e6:	693b      	ldr	r3, [r7, #16]
 800d8e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d8ea:	4b0d      	ldr	r3, [pc, #52]	@ (800d920 <xTaskRemoveFromEventList+0xc4>)
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8f0:	429a      	cmp	r2, r3
 800d8f2:	d905      	bls.n	800d900 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d8f4:	2301      	movs	r3, #1
 800d8f6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d8f8:	4b0a      	ldr	r3, [pc, #40]	@ (800d924 <xTaskRemoveFromEventList+0xc8>)
 800d8fa:	2201      	movs	r2, #1
 800d8fc:	601a      	str	r2, [r3, #0]
 800d8fe:	e001      	b.n	800d904 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800d900:	2300      	movs	r3, #0
 800d902:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d904:	697b      	ldr	r3, [r7, #20]
}
 800d906:	4618      	mov	r0, r3
 800d908:	3718      	adds	r7, #24
 800d90a:	46bd      	mov	sp, r7
 800d90c:	bd80      	pop	{r7, pc}
 800d90e:	bf00      	nop
 800d910:	20006a5c 	.word	0x20006a5c
 800d914:	20006a3c 	.word	0x20006a3c
 800d918:	20006938 	.word	0x20006938
 800d91c:	200069f4 	.word	0x200069f4
 800d920:	20006934 	.word	0x20006934
 800d924:	20006a48 	.word	0x20006a48

0800d928 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d928:	b480      	push	{r7}
 800d92a:	b083      	sub	sp, #12
 800d92c:	af00      	add	r7, sp, #0
 800d92e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d930:	4b06      	ldr	r3, [pc, #24]	@ (800d94c <vTaskInternalSetTimeOutState+0x24>)
 800d932:	681a      	ldr	r2, [r3, #0]
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d938:	4b05      	ldr	r3, [pc, #20]	@ (800d950 <vTaskInternalSetTimeOutState+0x28>)
 800d93a:	681a      	ldr	r2, [r3, #0]
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	605a      	str	r2, [r3, #4]
}
 800d940:	bf00      	nop
 800d942:	370c      	adds	r7, #12
 800d944:	46bd      	mov	sp, r7
 800d946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d94a:	4770      	bx	lr
 800d94c:	20006a4c 	.word	0x20006a4c
 800d950:	20006a38 	.word	0x20006a38

0800d954 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d954:	b580      	push	{r7, lr}
 800d956:	b088      	sub	sp, #32
 800d958:	af00      	add	r7, sp, #0
 800d95a:	6078      	str	r0, [r7, #4]
 800d95c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	2b00      	cmp	r3, #0
 800d962:	d10d      	bne.n	800d980 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800d964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d968:	b672      	cpsid	i
 800d96a:	f383 8811 	msr	BASEPRI, r3
 800d96e:	f3bf 8f6f 	isb	sy
 800d972:	f3bf 8f4f 	dsb	sy
 800d976:	b662      	cpsie	i
 800d978:	613b      	str	r3, [r7, #16]
}
 800d97a:	bf00      	nop
 800d97c:	bf00      	nop
 800d97e:	e7fd      	b.n	800d97c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	2b00      	cmp	r3, #0
 800d984:	d10d      	bne.n	800d9a2 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800d986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d98a:	b672      	cpsid	i
 800d98c:	f383 8811 	msr	BASEPRI, r3
 800d990:	f3bf 8f6f 	isb	sy
 800d994:	f3bf 8f4f 	dsb	sy
 800d998:	b662      	cpsie	i
 800d99a:	60fb      	str	r3, [r7, #12]
}
 800d99c:	bf00      	nop
 800d99e:	bf00      	nop
 800d9a0:	e7fd      	b.n	800d99e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800d9a2:	f000 fc7b 	bl	800e29c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d9a6:	4b1d      	ldr	r3, [pc, #116]	@ (800da1c <xTaskCheckForTimeOut+0xc8>)
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	685b      	ldr	r3, [r3, #4]
 800d9b0:	69ba      	ldr	r2, [r7, #24]
 800d9b2:	1ad3      	subs	r3, r2, r3
 800d9b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d9b6:	683b      	ldr	r3, [r7, #0]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9be:	d102      	bne.n	800d9c6 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	61fb      	str	r3, [r7, #28]
 800d9c4:	e023      	b.n	800da0e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	681a      	ldr	r2, [r3, #0]
 800d9ca:	4b15      	ldr	r3, [pc, #84]	@ (800da20 <xTaskCheckForTimeOut+0xcc>)
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	429a      	cmp	r2, r3
 800d9d0:	d007      	beq.n	800d9e2 <xTaskCheckForTimeOut+0x8e>
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	685b      	ldr	r3, [r3, #4]
 800d9d6:	69ba      	ldr	r2, [r7, #24]
 800d9d8:	429a      	cmp	r2, r3
 800d9da:	d302      	bcc.n	800d9e2 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d9dc:	2301      	movs	r3, #1
 800d9de:	61fb      	str	r3, [r7, #28]
 800d9e0:	e015      	b.n	800da0e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d9e2:	683b      	ldr	r3, [r7, #0]
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	697a      	ldr	r2, [r7, #20]
 800d9e8:	429a      	cmp	r2, r3
 800d9ea:	d20b      	bcs.n	800da04 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d9ec:	683b      	ldr	r3, [r7, #0]
 800d9ee:	681a      	ldr	r2, [r3, #0]
 800d9f0:	697b      	ldr	r3, [r7, #20]
 800d9f2:	1ad2      	subs	r2, r2, r3
 800d9f4:	683b      	ldr	r3, [r7, #0]
 800d9f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d9f8:	6878      	ldr	r0, [r7, #4]
 800d9fa:	f7ff ff95 	bl	800d928 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d9fe:	2300      	movs	r3, #0
 800da00:	61fb      	str	r3, [r7, #28]
 800da02:	e004      	b.n	800da0e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	2200      	movs	r2, #0
 800da08:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800da0a:	2301      	movs	r3, #1
 800da0c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800da0e:	f000 fc7b 	bl	800e308 <vPortExitCritical>

	return xReturn;
 800da12:	69fb      	ldr	r3, [r7, #28]
}
 800da14:	4618      	mov	r0, r3
 800da16:	3720      	adds	r7, #32
 800da18:	46bd      	mov	sp, r7
 800da1a:	bd80      	pop	{r7, pc}
 800da1c:	20006a38 	.word	0x20006a38
 800da20:	20006a4c 	.word	0x20006a4c

0800da24 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800da24:	b480      	push	{r7}
 800da26:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800da28:	4b03      	ldr	r3, [pc, #12]	@ (800da38 <vTaskMissedYield+0x14>)
 800da2a:	2201      	movs	r2, #1
 800da2c:	601a      	str	r2, [r3, #0]
}
 800da2e:	bf00      	nop
 800da30:	46bd      	mov	sp, r7
 800da32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da36:	4770      	bx	lr
 800da38:	20006a48 	.word	0x20006a48

0800da3c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800da3c:	b580      	push	{r7, lr}
 800da3e:	b082      	sub	sp, #8
 800da40:	af00      	add	r7, sp, #0
 800da42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800da44:	f000 f852 	bl	800daec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800da48:	4b06      	ldr	r3, [pc, #24]	@ (800da64 <prvIdleTask+0x28>)
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	2b01      	cmp	r3, #1
 800da4e:	d9f9      	bls.n	800da44 <prvIdleTask+0x8>
			{
				taskYIELD();
 800da50:	4b05      	ldr	r3, [pc, #20]	@ (800da68 <prvIdleTask+0x2c>)
 800da52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da56:	601a      	str	r2, [r3, #0]
 800da58:	f3bf 8f4f 	dsb	sy
 800da5c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800da60:	e7f0      	b.n	800da44 <prvIdleTask+0x8>
 800da62:	bf00      	nop
 800da64:	20006938 	.word	0x20006938
 800da68:	e000ed04 	.word	0xe000ed04

0800da6c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800da6c:	b580      	push	{r7, lr}
 800da6e:	b082      	sub	sp, #8
 800da70:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800da72:	2300      	movs	r3, #0
 800da74:	607b      	str	r3, [r7, #4]
 800da76:	e00c      	b.n	800da92 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800da78:	687a      	ldr	r2, [r7, #4]
 800da7a:	4613      	mov	r3, r2
 800da7c:	009b      	lsls	r3, r3, #2
 800da7e:	4413      	add	r3, r2
 800da80:	009b      	lsls	r3, r3, #2
 800da82:	4a12      	ldr	r2, [pc, #72]	@ (800dacc <prvInitialiseTaskLists+0x60>)
 800da84:	4413      	add	r3, r2
 800da86:	4618      	mov	r0, r3
 800da88:	f7fe f8ff 	bl	800bc8a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	3301      	adds	r3, #1
 800da90:	607b      	str	r3, [r7, #4]
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	2b06      	cmp	r3, #6
 800da96:	d9ef      	bls.n	800da78 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800da98:	480d      	ldr	r0, [pc, #52]	@ (800dad0 <prvInitialiseTaskLists+0x64>)
 800da9a:	f7fe f8f6 	bl	800bc8a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800da9e:	480d      	ldr	r0, [pc, #52]	@ (800dad4 <prvInitialiseTaskLists+0x68>)
 800daa0:	f7fe f8f3 	bl	800bc8a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800daa4:	480c      	ldr	r0, [pc, #48]	@ (800dad8 <prvInitialiseTaskLists+0x6c>)
 800daa6:	f7fe f8f0 	bl	800bc8a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800daaa:	480c      	ldr	r0, [pc, #48]	@ (800dadc <prvInitialiseTaskLists+0x70>)
 800daac:	f7fe f8ed 	bl	800bc8a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800dab0:	480b      	ldr	r0, [pc, #44]	@ (800dae0 <prvInitialiseTaskLists+0x74>)
 800dab2:	f7fe f8ea 	bl	800bc8a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800dab6:	4b0b      	ldr	r3, [pc, #44]	@ (800dae4 <prvInitialiseTaskLists+0x78>)
 800dab8:	4a05      	ldr	r2, [pc, #20]	@ (800dad0 <prvInitialiseTaskLists+0x64>)
 800daba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800dabc:	4b0a      	ldr	r3, [pc, #40]	@ (800dae8 <prvInitialiseTaskLists+0x7c>)
 800dabe:	4a05      	ldr	r2, [pc, #20]	@ (800dad4 <prvInitialiseTaskLists+0x68>)
 800dac0:	601a      	str	r2, [r3, #0]
}
 800dac2:	bf00      	nop
 800dac4:	3708      	adds	r7, #8
 800dac6:	46bd      	mov	sp, r7
 800dac8:	bd80      	pop	{r7, pc}
 800daca:	bf00      	nop
 800dacc:	20006938 	.word	0x20006938
 800dad0:	200069c4 	.word	0x200069c4
 800dad4:	200069d8 	.word	0x200069d8
 800dad8:	200069f4 	.word	0x200069f4
 800dadc:	20006a08 	.word	0x20006a08
 800dae0:	20006a20 	.word	0x20006a20
 800dae4:	200069ec 	.word	0x200069ec
 800dae8:	200069f0 	.word	0x200069f0

0800daec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800daec:	b580      	push	{r7, lr}
 800daee:	b082      	sub	sp, #8
 800daf0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800daf2:	e019      	b.n	800db28 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800daf4:	f000 fbd2 	bl	800e29c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800daf8:	4b10      	ldr	r3, [pc, #64]	@ (800db3c <prvCheckTasksWaitingTermination+0x50>)
 800dafa:	68db      	ldr	r3, [r3, #12]
 800dafc:	68db      	ldr	r3, [r3, #12]
 800dafe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	3304      	adds	r3, #4
 800db04:	4618      	mov	r0, r3
 800db06:	f7fe f94a 	bl	800bd9e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800db0a:	4b0d      	ldr	r3, [pc, #52]	@ (800db40 <prvCheckTasksWaitingTermination+0x54>)
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	3b01      	subs	r3, #1
 800db10:	4a0b      	ldr	r2, [pc, #44]	@ (800db40 <prvCheckTasksWaitingTermination+0x54>)
 800db12:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800db14:	4b0b      	ldr	r3, [pc, #44]	@ (800db44 <prvCheckTasksWaitingTermination+0x58>)
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	3b01      	subs	r3, #1
 800db1a:	4a0a      	ldr	r2, [pc, #40]	@ (800db44 <prvCheckTasksWaitingTermination+0x58>)
 800db1c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800db1e:	f000 fbf3 	bl	800e308 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800db22:	6878      	ldr	r0, [r7, #4]
 800db24:	f000 f810 	bl	800db48 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800db28:	4b06      	ldr	r3, [pc, #24]	@ (800db44 <prvCheckTasksWaitingTermination+0x58>)
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d1e1      	bne.n	800daf4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800db30:	bf00      	nop
 800db32:	bf00      	nop
 800db34:	3708      	adds	r7, #8
 800db36:	46bd      	mov	sp, r7
 800db38:	bd80      	pop	{r7, pc}
 800db3a:	bf00      	nop
 800db3c:	20006a08 	.word	0x20006a08
 800db40:	20006a34 	.word	0x20006a34
 800db44:	20006a1c 	.word	0x20006a1c

0800db48 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800db48:	b580      	push	{r7, lr}
 800db4a:	b084      	sub	sp, #16
 800db4c:	af00      	add	r7, sp, #0
 800db4e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	335c      	adds	r3, #92	@ 0x5c
 800db54:	4618      	mov	r0, r3
 800db56:	f011 fe59 	bl	801f80c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800db60:	2b00      	cmp	r3, #0
 800db62:	d108      	bne.n	800db76 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db68:	4618      	mov	r0, r3
 800db6a:	f000 fd93 	bl	800e694 <vPortFree>
				vPortFree( pxTCB );
 800db6e:	6878      	ldr	r0, [r7, #4]
 800db70:	f000 fd90 	bl	800e694 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800db74:	e01b      	b.n	800dbae <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800db7c:	2b01      	cmp	r3, #1
 800db7e:	d103      	bne.n	800db88 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800db80:	6878      	ldr	r0, [r7, #4]
 800db82:	f000 fd87 	bl	800e694 <vPortFree>
	}
 800db86:	e012      	b.n	800dbae <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800db8e:	2b02      	cmp	r3, #2
 800db90:	d00d      	beq.n	800dbae <prvDeleteTCB+0x66>
	__asm volatile
 800db92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db96:	b672      	cpsid	i
 800db98:	f383 8811 	msr	BASEPRI, r3
 800db9c:	f3bf 8f6f 	isb	sy
 800dba0:	f3bf 8f4f 	dsb	sy
 800dba4:	b662      	cpsie	i
 800dba6:	60fb      	str	r3, [r7, #12]
}
 800dba8:	bf00      	nop
 800dbaa:	bf00      	nop
 800dbac:	e7fd      	b.n	800dbaa <prvDeleteTCB+0x62>
	}
 800dbae:	bf00      	nop
 800dbb0:	3710      	adds	r7, #16
 800dbb2:	46bd      	mov	sp, r7
 800dbb4:	bd80      	pop	{r7, pc}
	...

0800dbb8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800dbb8:	b480      	push	{r7}
 800dbba:	b083      	sub	sp, #12
 800dbbc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dbbe:	4b0c      	ldr	r3, [pc, #48]	@ (800dbf0 <prvResetNextTaskUnblockTime+0x38>)
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d104      	bne.n	800dbd2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800dbc8:	4b0a      	ldr	r3, [pc, #40]	@ (800dbf4 <prvResetNextTaskUnblockTime+0x3c>)
 800dbca:	f04f 32ff 	mov.w	r2, #4294967295
 800dbce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800dbd0:	e008      	b.n	800dbe4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dbd2:	4b07      	ldr	r3, [pc, #28]	@ (800dbf0 <prvResetNextTaskUnblockTime+0x38>)
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	68db      	ldr	r3, [r3, #12]
 800dbd8:	68db      	ldr	r3, [r3, #12]
 800dbda:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	685b      	ldr	r3, [r3, #4]
 800dbe0:	4a04      	ldr	r2, [pc, #16]	@ (800dbf4 <prvResetNextTaskUnblockTime+0x3c>)
 800dbe2:	6013      	str	r3, [r2, #0]
}
 800dbe4:	bf00      	nop
 800dbe6:	370c      	adds	r7, #12
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbee:	4770      	bx	lr
 800dbf0:	200069ec 	.word	0x200069ec
 800dbf4:	20006a54 	.word	0x20006a54

0800dbf8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800dbf8:	b480      	push	{r7}
 800dbfa:	b083      	sub	sp, #12
 800dbfc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800dbfe:	4b0b      	ldr	r3, [pc, #44]	@ (800dc2c <xTaskGetSchedulerState+0x34>)
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d102      	bne.n	800dc0c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800dc06:	2301      	movs	r3, #1
 800dc08:	607b      	str	r3, [r7, #4]
 800dc0a:	e008      	b.n	800dc1e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dc0c:	4b08      	ldr	r3, [pc, #32]	@ (800dc30 <xTaskGetSchedulerState+0x38>)
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d102      	bne.n	800dc1a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800dc14:	2302      	movs	r3, #2
 800dc16:	607b      	str	r3, [r7, #4]
 800dc18:	e001      	b.n	800dc1e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800dc1e:	687b      	ldr	r3, [r7, #4]
	}
 800dc20:	4618      	mov	r0, r3
 800dc22:	370c      	adds	r7, #12
 800dc24:	46bd      	mov	sp, r7
 800dc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2a:	4770      	bx	lr
 800dc2c:	20006a40 	.word	0x20006a40
 800dc30:	20006a5c 	.word	0x20006a5c

0800dc34 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800dc34:	b580      	push	{r7, lr}
 800dc36:	b084      	sub	sp, #16
 800dc38:	af00      	add	r7, sp, #0
 800dc3a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800dc40:	2300      	movs	r3, #0
 800dc42:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d069      	beq.n	800dd1e <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800dc4a:	68bb      	ldr	r3, [r7, #8]
 800dc4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc4e:	4b36      	ldr	r3, [pc, #216]	@ (800dd28 <xTaskPriorityInherit+0xf4>)
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc54:	429a      	cmp	r2, r3
 800dc56:	d259      	bcs.n	800dd0c <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dc58:	68bb      	ldr	r3, [r7, #8]
 800dc5a:	699b      	ldr	r3, [r3, #24]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	db06      	blt.n	800dc6e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dc60:	4b31      	ldr	r3, [pc, #196]	@ (800dd28 <xTaskPriorityInherit+0xf4>)
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc66:	f1c3 0207 	rsb	r2, r3, #7
 800dc6a:	68bb      	ldr	r3, [r7, #8]
 800dc6c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800dc6e:	68bb      	ldr	r3, [r7, #8]
 800dc70:	6959      	ldr	r1, [r3, #20]
 800dc72:	68bb      	ldr	r3, [r7, #8]
 800dc74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc76:	4613      	mov	r3, r2
 800dc78:	009b      	lsls	r3, r3, #2
 800dc7a:	4413      	add	r3, r2
 800dc7c:	009b      	lsls	r3, r3, #2
 800dc7e:	4a2b      	ldr	r2, [pc, #172]	@ (800dd2c <xTaskPriorityInherit+0xf8>)
 800dc80:	4413      	add	r3, r2
 800dc82:	4299      	cmp	r1, r3
 800dc84:	d13a      	bne.n	800dcfc <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dc86:	68bb      	ldr	r3, [r7, #8]
 800dc88:	3304      	adds	r3, #4
 800dc8a:	4618      	mov	r0, r3
 800dc8c:	f7fe f887 	bl	800bd9e <uxListRemove>
 800dc90:	4603      	mov	r3, r0
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d115      	bne.n	800dcc2 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800dc96:	68bb      	ldr	r3, [r7, #8]
 800dc98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dc9a:	4924      	ldr	r1, [pc, #144]	@ (800dd2c <xTaskPriorityInherit+0xf8>)
 800dc9c:	4613      	mov	r3, r2
 800dc9e:	009b      	lsls	r3, r3, #2
 800dca0:	4413      	add	r3, r2
 800dca2:	009b      	lsls	r3, r3, #2
 800dca4:	440b      	add	r3, r1
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d10a      	bne.n	800dcc2 <xTaskPriorityInherit+0x8e>
 800dcac:	68bb      	ldr	r3, [r7, #8]
 800dcae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcb0:	2201      	movs	r2, #1
 800dcb2:	fa02 f303 	lsl.w	r3, r2, r3
 800dcb6:	43da      	mvns	r2, r3
 800dcb8:	4b1d      	ldr	r3, [pc, #116]	@ (800dd30 <xTaskPriorityInherit+0xfc>)
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	4013      	ands	r3, r2
 800dcbe:	4a1c      	ldr	r2, [pc, #112]	@ (800dd30 <xTaskPriorityInherit+0xfc>)
 800dcc0:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800dcc2:	4b19      	ldr	r3, [pc, #100]	@ (800dd28 <xTaskPriorityInherit+0xf4>)
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcc8:	68bb      	ldr	r3, [r7, #8]
 800dcca:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800dccc:	68bb      	ldr	r3, [r7, #8]
 800dcce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcd0:	2201      	movs	r2, #1
 800dcd2:	409a      	lsls	r2, r3
 800dcd4:	4b16      	ldr	r3, [pc, #88]	@ (800dd30 <xTaskPriorityInherit+0xfc>)
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	4313      	orrs	r3, r2
 800dcda:	4a15      	ldr	r2, [pc, #84]	@ (800dd30 <xTaskPriorityInherit+0xfc>)
 800dcdc:	6013      	str	r3, [r2, #0]
 800dcde:	68bb      	ldr	r3, [r7, #8]
 800dce0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dce2:	4613      	mov	r3, r2
 800dce4:	009b      	lsls	r3, r3, #2
 800dce6:	4413      	add	r3, r2
 800dce8:	009b      	lsls	r3, r3, #2
 800dcea:	4a10      	ldr	r2, [pc, #64]	@ (800dd2c <xTaskPriorityInherit+0xf8>)
 800dcec:	441a      	add	r2, r3
 800dcee:	68bb      	ldr	r3, [r7, #8]
 800dcf0:	3304      	adds	r3, #4
 800dcf2:	4619      	mov	r1, r3
 800dcf4:	4610      	mov	r0, r2
 800dcf6:	f7fd fff5 	bl	800bce4 <vListInsertEnd>
 800dcfa:	e004      	b.n	800dd06 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800dcfc:	4b0a      	ldr	r3, [pc, #40]	@ (800dd28 <xTaskPriorityInherit+0xf4>)
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd02:	68bb      	ldr	r3, [r7, #8]
 800dd04:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800dd06:	2301      	movs	r3, #1
 800dd08:	60fb      	str	r3, [r7, #12]
 800dd0a:	e008      	b.n	800dd1e <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800dd0c:	68bb      	ldr	r3, [r7, #8]
 800dd0e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dd10:	4b05      	ldr	r3, [pc, #20]	@ (800dd28 <xTaskPriorityInherit+0xf4>)
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd16:	429a      	cmp	r2, r3
 800dd18:	d201      	bcs.n	800dd1e <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800dd1a:	2301      	movs	r3, #1
 800dd1c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dd1e:	68fb      	ldr	r3, [r7, #12]
	}
 800dd20:	4618      	mov	r0, r3
 800dd22:	3710      	adds	r7, #16
 800dd24:	46bd      	mov	sp, r7
 800dd26:	bd80      	pop	{r7, pc}
 800dd28:	20006934 	.word	0x20006934
 800dd2c:	20006938 	.word	0x20006938
 800dd30:	20006a3c 	.word	0x20006a3c

0800dd34 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800dd34:	b580      	push	{r7, lr}
 800dd36:	b086      	sub	sp, #24
 800dd38:	af00      	add	r7, sp, #0
 800dd3a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800dd40:	2300      	movs	r3, #0
 800dd42:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d074      	beq.n	800de34 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800dd4a:	4b3d      	ldr	r3, [pc, #244]	@ (800de40 <xTaskPriorityDisinherit+0x10c>)
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	693a      	ldr	r2, [r7, #16]
 800dd50:	429a      	cmp	r2, r3
 800dd52:	d00d      	beq.n	800dd70 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800dd54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd58:	b672      	cpsid	i
 800dd5a:	f383 8811 	msr	BASEPRI, r3
 800dd5e:	f3bf 8f6f 	isb	sy
 800dd62:	f3bf 8f4f 	dsb	sy
 800dd66:	b662      	cpsie	i
 800dd68:	60fb      	str	r3, [r7, #12]
}
 800dd6a:	bf00      	nop
 800dd6c:	bf00      	nop
 800dd6e:	e7fd      	b.n	800dd6c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800dd70:	693b      	ldr	r3, [r7, #16]
 800dd72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d10d      	bne.n	800dd94 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800dd78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd7c:	b672      	cpsid	i
 800dd7e:	f383 8811 	msr	BASEPRI, r3
 800dd82:	f3bf 8f6f 	isb	sy
 800dd86:	f3bf 8f4f 	dsb	sy
 800dd8a:	b662      	cpsie	i
 800dd8c:	60bb      	str	r3, [r7, #8]
}
 800dd8e:	bf00      	nop
 800dd90:	bf00      	nop
 800dd92:	e7fd      	b.n	800dd90 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800dd94:	693b      	ldr	r3, [r7, #16]
 800dd96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd98:	1e5a      	subs	r2, r3, #1
 800dd9a:	693b      	ldr	r3, [r7, #16]
 800dd9c:	659a      	str	r2, [r3, #88]	@ 0x58

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800dd9e:	693b      	ldr	r3, [r7, #16]
 800dda0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dda2:	693b      	ldr	r3, [r7, #16]
 800dda4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dda6:	429a      	cmp	r2, r3
 800dda8:	d044      	beq.n	800de34 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ddaa:	693b      	ldr	r3, [r7, #16]
 800ddac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d140      	bne.n	800de34 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ddb2:	693b      	ldr	r3, [r7, #16]
 800ddb4:	3304      	adds	r3, #4
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	f7fd fff1 	bl	800bd9e <uxListRemove>
 800ddbc:	4603      	mov	r3, r0
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d115      	bne.n	800ddee <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ddc2:	693b      	ldr	r3, [r7, #16]
 800ddc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ddc6:	491f      	ldr	r1, [pc, #124]	@ (800de44 <xTaskPriorityDisinherit+0x110>)
 800ddc8:	4613      	mov	r3, r2
 800ddca:	009b      	lsls	r3, r3, #2
 800ddcc:	4413      	add	r3, r2
 800ddce:	009b      	lsls	r3, r3, #2
 800ddd0:	440b      	add	r3, r1
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d10a      	bne.n	800ddee <xTaskPriorityDisinherit+0xba>
 800ddd8:	693b      	ldr	r3, [r7, #16]
 800ddda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dddc:	2201      	movs	r2, #1
 800ddde:	fa02 f303 	lsl.w	r3, r2, r3
 800dde2:	43da      	mvns	r2, r3
 800dde4:	4b18      	ldr	r3, [pc, #96]	@ (800de48 <xTaskPriorityDisinherit+0x114>)
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	4013      	ands	r3, r2
 800ddea:	4a17      	ldr	r2, [pc, #92]	@ (800de48 <xTaskPriorityDisinherit+0x114>)
 800ddec:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ddee:	693b      	ldr	r3, [r7, #16]
 800ddf0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ddf2:	693b      	ldr	r3, [r7, #16]
 800ddf4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ddf6:	693b      	ldr	r3, [r7, #16]
 800ddf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddfa:	f1c3 0207 	rsb	r2, r3, #7
 800ddfe:	693b      	ldr	r3, [r7, #16]
 800de00:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800de02:	693b      	ldr	r3, [r7, #16]
 800de04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de06:	2201      	movs	r2, #1
 800de08:	409a      	lsls	r2, r3
 800de0a:	4b0f      	ldr	r3, [pc, #60]	@ (800de48 <xTaskPriorityDisinherit+0x114>)
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	4313      	orrs	r3, r2
 800de10:	4a0d      	ldr	r2, [pc, #52]	@ (800de48 <xTaskPriorityDisinherit+0x114>)
 800de12:	6013      	str	r3, [r2, #0]
 800de14:	693b      	ldr	r3, [r7, #16]
 800de16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de18:	4613      	mov	r3, r2
 800de1a:	009b      	lsls	r3, r3, #2
 800de1c:	4413      	add	r3, r2
 800de1e:	009b      	lsls	r3, r3, #2
 800de20:	4a08      	ldr	r2, [pc, #32]	@ (800de44 <xTaskPriorityDisinherit+0x110>)
 800de22:	441a      	add	r2, r3
 800de24:	693b      	ldr	r3, [r7, #16]
 800de26:	3304      	adds	r3, #4
 800de28:	4619      	mov	r1, r3
 800de2a:	4610      	mov	r0, r2
 800de2c:	f7fd ff5a 	bl	800bce4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800de30:	2301      	movs	r3, #1
 800de32:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800de34:	697b      	ldr	r3, [r7, #20]
	}
 800de36:	4618      	mov	r0, r3
 800de38:	3718      	adds	r7, #24
 800de3a:	46bd      	mov	sp, r7
 800de3c:	bd80      	pop	{r7, pc}
 800de3e:	bf00      	nop
 800de40:	20006934 	.word	0x20006934
 800de44:	20006938 	.word	0x20006938
 800de48:	20006a3c 	.word	0x20006a3c

0800de4c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800de4c:	b580      	push	{r7, lr}
 800de4e:	b088      	sub	sp, #32
 800de50:	af00      	add	r7, sp, #0
 800de52:	6078      	str	r0, [r7, #4]
 800de54:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800de5a:	2301      	movs	r3, #1
 800de5c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	2b00      	cmp	r3, #0
 800de62:	f000 8089 	beq.w	800df78 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800de66:	69bb      	ldr	r3, [r7, #24]
 800de68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d10d      	bne.n	800de8a <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800de6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de72:	b672      	cpsid	i
 800de74:	f383 8811 	msr	BASEPRI, r3
 800de78:	f3bf 8f6f 	isb	sy
 800de7c:	f3bf 8f4f 	dsb	sy
 800de80:	b662      	cpsie	i
 800de82:	60fb      	str	r3, [r7, #12]
}
 800de84:	bf00      	nop
 800de86:	bf00      	nop
 800de88:	e7fd      	b.n	800de86 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800de8a:	69bb      	ldr	r3, [r7, #24]
 800de8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800de8e:	683a      	ldr	r2, [r7, #0]
 800de90:	429a      	cmp	r2, r3
 800de92:	d902      	bls.n	800de9a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800de94:	683b      	ldr	r3, [r7, #0]
 800de96:	61fb      	str	r3, [r7, #28]
 800de98:	e002      	b.n	800dea0 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800de9a:	69bb      	ldr	r3, [r7, #24]
 800de9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800de9e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800dea0:	69bb      	ldr	r3, [r7, #24]
 800dea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dea4:	69fa      	ldr	r2, [r7, #28]
 800dea6:	429a      	cmp	r2, r3
 800dea8:	d066      	beq.n	800df78 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800deaa:	69bb      	ldr	r3, [r7, #24]
 800deac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800deae:	697a      	ldr	r2, [r7, #20]
 800deb0:	429a      	cmp	r2, r3
 800deb2:	d161      	bne.n	800df78 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800deb4:	4b32      	ldr	r3, [pc, #200]	@ (800df80 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	69ba      	ldr	r2, [r7, #24]
 800deba:	429a      	cmp	r2, r3
 800debc:	d10d      	bne.n	800deda <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800debe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dec2:	b672      	cpsid	i
 800dec4:	f383 8811 	msr	BASEPRI, r3
 800dec8:	f3bf 8f6f 	isb	sy
 800decc:	f3bf 8f4f 	dsb	sy
 800ded0:	b662      	cpsie	i
 800ded2:	60bb      	str	r3, [r7, #8]
}
 800ded4:	bf00      	nop
 800ded6:	bf00      	nop
 800ded8:	e7fd      	b.n	800ded6 <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800deda:	69bb      	ldr	r3, [r7, #24]
 800dedc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dede:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800dee0:	69bb      	ldr	r3, [r7, #24]
 800dee2:	69fa      	ldr	r2, [r7, #28]
 800dee4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dee6:	69bb      	ldr	r3, [r7, #24]
 800dee8:	699b      	ldr	r3, [r3, #24]
 800deea:	2b00      	cmp	r3, #0
 800deec:	db04      	blt.n	800def8 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800deee:	69fb      	ldr	r3, [r7, #28]
 800def0:	f1c3 0207 	rsb	r2, r3, #7
 800def4:	69bb      	ldr	r3, [r7, #24]
 800def6:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800def8:	69bb      	ldr	r3, [r7, #24]
 800defa:	6959      	ldr	r1, [r3, #20]
 800defc:	693a      	ldr	r2, [r7, #16]
 800defe:	4613      	mov	r3, r2
 800df00:	009b      	lsls	r3, r3, #2
 800df02:	4413      	add	r3, r2
 800df04:	009b      	lsls	r3, r3, #2
 800df06:	4a1f      	ldr	r2, [pc, #124]	@ (800df84 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800df08:	4413      	add	r3, r2
 800df0a:	4299      	cmp	r1, r3
 800df0c:	d134      	bne.n	800df78 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800df0e:	69bb      	ldr	r3, [r7, #24]
 800df10:	3304      	adds	r3, #4
 800df12:	4618      	mov	r0, r3
 800df14:	f7fd ff43 	bl	800bd9e <uxListRemove>
 800df18:	4603      	mov	r3, r0
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d115      	bne.n	800df4a <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800df1e:	69bb      	ldr	r3, [r7, #24]
 800df20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df22:	4918      	ldr	r1, [pc, #96]	@ (800df84 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800df24:	4613      	mov	r3, r2
 800df26:	009b      	lsls	r3, r3, #2
 800df28:	4413      	add	r3, r2
 800df2a:	009b      	lsls	r3, r3, #2
 800df2c:	440b      	add	r3, r1
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	2b00      	cmp	r3, #0
 800df32:	d10a      	bne.n	800df4a <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800df34:	69bb      	ldr	r3, [r7, #24]
 800df36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df38:	2201      	movs	r2, #1
 800df3a:	fa02 f303 	lsl.w	r3, r2, r3
 800df3e:	43da      	mvns	r2, r3
 800df40:	4b11      	ldr	r3, [pc, #68]	@ (800df88 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	4013      	ands	r3, r2
 800df46:	4a10      	ldr	r2, [pc, #64]	@ (800df88 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800df48:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800df4a:	69bb      	ldr	r3, [r7, #24]
 800df4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df4e:	2201      	movs	r2, #1
 800df50:	409a      	lsls	r2, r3
 800df52:	4b0d      	ldr	r3, [pc, #52]	@ (800df88 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	4313      	orrs	r3, r2
 800df58:	4a0b      	ldr	r2, [pc, #44]	@ (800df88 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800df5a:	6013      	str	r3, [r2, #0]
 800df5c:	69bb      	ldr	r3, [r7, #24]
 800df5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df60:	4613      	mov	r3, r2
 800df62:	009b      	lsls	r3, r3, #2
 800df64:	4413      	add	r3, r2
 800df66:	009b      	lsls	r3, r3, #2
 800df68:	4a06      	ldr	r2, [pc, #24]	@ (800df84 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800df6a:	441a      	add	r2, r3
 800df6c:	69bb      	ldr	r3, [r7, #24]
 800df6e:	3304      	adds	r3, #4
 800df70:	4619      	mov	r1, r3
 800df72:	4610      	mov	r0, r2
 800df74:	f7fd feb6 	bl	800bce4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800df78:	bf00      	nop
 800df7a:	3720      	adds	r7, #32
 800df7c:	46bd      	mov	sp, r7
 800df7e:	bd80      	pop	{r7, pc}
 800df80:	20006934 	.word	0x20006934
 800df84:	20006938 	.word	0x20006938
 800df88:	20006a3c 	.word	0x20006a3c

0800df8c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800df8c:	b480      	push	{r7}
 800df8e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800df90:	4b07      	ldr	r3, [pc, #28]	@ (800dfb0 <pvTaskIncrementMutexHeldCount+0x24>)
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d004      	beq.n	800dfa2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800df98:	4b05      	ldr	r3, [pc, #20]	@ (800dfb0 <pvTaskIncrementMutexHeldCount+0x24>)
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800df9e:	3201      	adds	r2, #1
 800dfa0:	659a      	str	r2, [r3, #88]	@ 0x58
		}

		return pxCurrentTCB;
 800dfa2:	4b03      	ldr	r3, [pc, #12]	@ (800dfb0 <pvTaskIncrementMutexHeldCount+0x24>)
 800dfa4:	681b      	ldr	r3, [r3, #0]
	}
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	46bd      	mov	sp, r7
 800dfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfae:	4770      	bx	lr
 800dfb0:	20006934 	.word	0x20006934

0800dfb4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800dfb4:	b580      	push	{r7, lr}
 800dfb6:	b084      	sub	sp, #16
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	6078      	str	r0, [r7, #4]
 800dfbc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800dfbe:	4b29      	ldr	r3, [pc, #164]	@ (800e064 <prvAddCurrentTaskToDelayedList+0xb0>)
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dfc4:	4b28      	ldr	r3, [pc, #160]	@ (800e068 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	3304      	adds	r3, #4
 800dfca:	4618      	mov	r0, r3
 800dfcc:	f7fd fee7 	bl	800bd9e <uxListRemove>
 800dfd0:	4603      	mov	r3, r0
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d10b      	bne.n	800dfee <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800dfd6:	4b24      	ldr	r3, [pc, #144]	@ (800e068 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfdc:	2201      	movs	r2, #1
 800dfde:	fa02 f303 	lsl.w	r3, r2, r3
 800dfe2:	43da      	mvns	r2, r3
 800dfe4:	4b21      	ldr	r3, [pc, #132]	@ (800e06c <prvAddCurrentTaskToDelayedList+0xb8>)
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	4013      	ands	r3, r2
 800dfea:	4a20      	ldr	r2, [pc, #128]	@ (800e06c <prvAddCurrentTaskToDelayedList+0xb8>)
 800dfec:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dff4:	d10a      	bne.n	800e00c <prvAddCurrentTaskToDelayedList+0x58>
 800dff6:	683b      	ldr	r3, [r7, #0]
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d007      	beq.n	800e00c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dffc:	4b1a      	ldr	r3, [pc, #104]	@ (800e068 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	3304      	adds	r3, #4
 800e002:	4619      	mov	r1, r3
 800e004:	481a      	ldr	r0, [pc, #104]	@ (800e070 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e006:	f7fd fe6d 	bl	800bce4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e00a:	e026      	b.n	800e05a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e00c:	68fa      	ldr	r2, [r7, #12]
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	4413      	add	r3, r2
 800e012:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e014:	4b14      	ldr	r3, [pc, #80]	@ (800e068 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	68ba      	ldr	r2, [r7, #8]
 800e01a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e01c:	68ba      	ldr	r2, [r7, #8]
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	429a      	cmp	r2, r3
 800e022:	d209      	bcs.n	800e038 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e024:	4b13      	ldr	r3, [pc, #76]	@ (800e074 <prvAddCurrentTaskToDelayedList+0xc0>)
 800e026:	681a      	ldr	r2, [r3, #0]
 800e028:	4b0f      	ldr	r3, [pc, #60]	@ (800e068 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	3304      	adds	r3, #4
 800e02e:	4619      	mov	r1, r3
 800e030:	4610      	mov	r0, r2
 800e032:	f7fd fe7b 	bl	800bd2c <vListInsert>
}
 800e036:	e010      	b.n	800e05a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e038:	4b0f      	ldr	r3, [pc, #60]	@ (800e078 <prvAddCurrentTaskToDelayedList+0xc4>)
 800e03a:	681a      	ldr	r2, [r3, #0]
 800e03c:	4b0a      	ldr	r3, [pc, #40]	@ (800e068 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	3304      	adds	r3, #4
 800e042:	4619      	mov	r1, r3
 800e044:	4610      	mov	r0, r2
 800e046:	f7fd fe71 	bl	800bd2c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e04a:	4b0c      	ldr	r3, [pc, #48]	@ (800e07c <prvAddCurrentTaskToDelayedList+0xc8>)
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	68ba      	ldr	r2, [r7, #8]
 800e050:	429a      	cmp	r2, r3
 800e052:	d202      	bcs.n	800e05a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800e054:	4a09      	ldr	r2, [pc, #36]	@ (800e07c <prvAddCurrentTaskToDelayedList+0xc8>)
 800e056:	68bb      	ldr	r3, [r7, #8]
 800e058:	6013      	str	r3, [r2, #0]
}
 800e05a:	bf00      	nop
 800e05c:	3710      	adds	r7, #16
 800e05e:	46bd      	mov	sp, r7
 800e060:	bd80      	pop	{r7, pc}
 800e062:	bf00      	nop
 800e064:	20006a38 	.word	0x20006a38
 800e068:	20006934 	.word	0x20006934
 800e06c:	20006a3c 	.word	0x20006a3c
 800e070:	20006a20 	.word	0x20006a20
 800e074:	200069f0 	.word	0x200069f0
 800e078:	200069ec 	.word	0x200069ec
 800e07c:	20006a54 	.word	0x20006a54

0800e080 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e080:	b480      	push	{r7}
 800e082:	b085      	sub	sp, #20
 800e084:	af00      	add	r7, sp, #0
 800e086:	60f8      	str	r0, [r7, #12]
 800e088:	60b9      	str	r1, [r7, #8]
 800e08a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	3b04      	subs	r3, #4
 800e090:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800e098:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	3b04      	subs	r3, #4
 800e09e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e0a0:	68bb      	ldr	r3, [r7, #8]
 800e0a2:	f023 0201 	bic.w	r2, r3, #1
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	3b04      	subs	r3, #4
 800e0ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e0b0:	4a0c      	ldr	r2, [pc, #48]	@ (800e0e4 <pxPortInitialiseStack+0x64>)
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	3b14      	subs	r3, #20
 800e0ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e0bc:	687a      	ldr	r2, [r7, #4]
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	3b04      	subs	r3, #4
 800e0c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	f06f 0202 	mvn.w	r2, #2
 800e0ce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	3b20      	subs	r3, #32
 800e0d4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e0d6:	68fb      	ldr	r3, [r7, #12]
}
 800e0d8:	4618      	mov	r0, r3
 800e0da:	3714      	adds	r7, #20
 800e0dc:	46bd      	mov	sp, r7
 800e0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e2:	4770      	bx	lr
 800e0e4:	0800e0e9 	.word	0x0800e0e9

0800e0e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e0e8:	b480      	push	{r7}
 800e0ea:	b085      	sub	sp, #20
 800e0ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e0f2:	4b15      	ldr	r3, [pc, #84]	@ (800e148 <prvTaskExitError+0x60>)
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0fa:	d00d      	beq.n	800e118 <prvTaskExitError+0x30>
	__asm volatile
 800e0fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e100:	b672      	cpsid	i
 800e102:	f383 8811 	msr	BASEPRI, r3
 800e106:	f3bf 8f6f 	isb	sy
 800e10a:	f3bf 8f4f 	dsb	sy
 800e10e:	b662      	cpsie	i
 800e110:	60fb      	str	r3, [r7, #12]
}
 800e112:	bf00      	nop
 800e114:	bf00      	nop
 800e116:	e7fd      	b.n	800e114 <prvTaskExitError+0x2c>
	__asm volatile
 800e118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e11c:	b672      	cpsid	i
 800e11e:	f383 8811 	msr	BASEPRI, r3
 800e122:	f3bf 8f6f 	isb	sy
 800e126:	f3bf 8f4f 	dsb	sy
 800e12a:	b662      	cpsie	i
 800e12c:	60bb      	str	r3, [r7, #8]
}
 800e12e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e130:	bf00      	nop
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	2b00      	cmp	r3, #0
 800e136:	d0fc      	beq.n	800e132 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e138:	bf00      	nop
 800e13a:	bf00      	nop
 800e13c:	3714      	adds	r7, #20
 800e13e:	46bd      	mov	sp, r7
 800e140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e144:	4770      	bx	lr
 800e146:	bf00      	nop
 800e148:	20000030 	.word	0x20000030
 800e14c:	00000000 	.word	0x00000000

0800e150 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e150:	4b07      	ldr	r3, [pc, #28]	@ (800e170 <pxCurrentTCBConst2>)
 800e152:	6819      	ldr	r1, [r3, #0]
 800e154:	6808      	ldr	r0, [r1, #0]
 800e156:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e15a:	f380 8809 	msr	PSP, r0
 800e15e:	f3bf 8f6f 	isb	sy
 800e162:	f04f 0000 	mov.w	r0, #0
 800e166:	f380 8811 	msr	BASEPRI, r0
 800e16a:	4770      	bx	lr
 800e16c:	f3af 8000 	nop.w

0800e170 <pxCurrentTCBConst2>:
 800e170:	20006934 	.word	0x20006934
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e174:	bf00      	nop
 800e176:	bf00      	nop

0800e178 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e178:	4808      	ldr	r0, [pc, #32]	@ (800e19c <prvPortStartFirstTask+0x24>)
 800e17a:	6800      	ldr	r0, [r0, #0]
 800e17c:	6800      	ldr	r0, [r0, #0]
 800e17e:	f380 8808 	msr	MSP, r0
 800e182:	f04f 0000 	mov.w	r0, #0
 800e186:	f380 8814 	msr	CONTROL, r0
 800e18a:	b662      	cpsie	i
 800e18c:	b661      	cpsie	f
 800e18e:	f3bf 8f4f 	dsb	sy
 800e192:	f3bf 8f6f 	isb	sy
 800e196:	df00      	svc	0
 800e198:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e19a:	bf00      	nop
 800e19c:	e000ed08 	.word	0xe000ed08

0800e1a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e1a0:	b580      	push	{r7, lr}
 800e1a2:	b084      	sub	sp, #16
 800e1a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e1a6:	4b37      	ldr	r3, [pc, #220]	@ (800e284 <xPortStartScheduler+0xe4>)
 800e1a8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	781b      	ldrb	r3, [r3, #0]
 800e1ae:	b2db      	uxtb	r3, r3
 800e1b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	22ff      	movs	r2, #255	@ 0xff
 800e1b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	781b      	ldrb	r3, [r3, #0]
 800e1bc:	b2db      	uxtb	r3, r3
 800e1be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e1c0:	78fb      	ldrb	r3, [r7, #3]
 800e1c2:	b2db      	uxtb	r3, r3
 800e1c4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800e1c8:	b2da      	uxtb	r2, r3
 800e1ca:	4b2f      	ldr	r3, [pc, #188]	@ (800e288 <xPortStartScheduler+0xe8>)
 800e1cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e1ce:	4b2f      	ldr	r3, [pc, #188]	@ (800e28c <xPortStartScheduler+0xec>)
 800e1d0:	2207      	movs	r2, #7
 800e1d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e1d4:	e009      	b.n	800e1ea <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800e1d6:	4b2d      	ldr	r3, [pc, #180]	@ (800e28c <xPortStartScheduler+0xec>)
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	3b01      	subs	r3, #1
 800e1dc:	4a2b      	ldr	r2, [pc, #172]	@ (800e28c <xPortStartScheduler+0xec>)
 800e1de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e1e0:	78fb      	ldrb	r3, [r7, #3]
 800e1e2:	b2db      	uxtb	r3, r3
 800e1e4:	005b      	lsls	r3, r3, #1
 800e1e6:	b2db      	uxtb	r3, r3
 800e1e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e1ea:	78fb      	ldrb	r3, [r7, #3]
 800e1ec:	b2db      	uxtb	r3, r3
 800e1ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e1f2:	2b80      	cmp	r3, #128	@ 0x80
 800e1f4:	d0ef      	beq.n	800e1d6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e1f6:	4b25      	ldr	r3, [pc, #148]	@ (800e28c <xPortStartScheduler+0xec>)
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	f1c3 0307 	rsb	r3, r3, #7
 800e1fe:	2b04      	cmp	r3, #4
 800e200:	d00d      	beq.n	800e21e <xPortStartScheduler+0x7e>
	__asm volatile
 800e202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e206:	b672      	cpsid	i
 800e208:	f383 8811 	msr	BASEPRI, r3
 800e20c:	f3bf 8f6f 	isb	sy
 800e210:	f3bf 8f4f 	dsb	sy
 800e214:	b662      	cpsie	i
 800e216:	60bb      	str	r3, [r7, #8]
}
 800e218:	bf00      	nop
 800e21a:	bf00      	nop
 800e21c:	e7fd      	b.n	800e21a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e21e:	4b1b      	ldr	r3, [pc, #108]	@ (800e28c <xPortStartScheduler+0xec>)
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	021b      	lsls	r3, r3, #8
 800e224:	4a19      	ldr	r2, [pc, #100]	@ (800e28c <xPortStartScheduler+0xec>)
 800e226:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e228:	4b18      	ldr	r3, [pc, #96]	@ (800e28c <xPortStartScheduler+0xec>)
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e230:	4a16      	ldr	r2, [pc, #88]	@ (800e28c <xPortStartScheduler+0xec>)
 800e232:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	b2da      	uxtb	r2, r3
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e23c:	4b14      	ldr	r3, [pc, #80]	@ (800e290 <xPortStartScheduler+0xf0>)
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	4a13      	ldr	r2, [pc, #76]	@ (800e290 <xPortStartScheduler+0xf0>)
 800e242:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800e246:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e248:	4b11      	ldr	r3, [pc, #68]	@ (800e290 <xPortStartScheduler+0xf0>)
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	4a10      	ldr	r2, [pc, #64]	@ (800e290 <xPortStartScheduler+0xf0>)
 800e24e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800e252:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e254:	f000 f8dc 	bl	800e410 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e258:	4b0e      	ldr	r3, [pc, #56]	@ (800e294 <xPortStartScheduler+0xf4>)
 800e25a:	2200      	movs	r2, #0
 800e25c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e25e:	f000 f8fb 	bl	800e458 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e262:	4b0d      	ldr	r3, [pc, #52]	@ (800e298 <xPortStartScheduler+0xf8>)
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	4a0c      	ldr	r2, [pc, #48]	@ (800e298 <xPortStartScheduler+0xf8>)
 800e268:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800e26c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e26e:	f7ff ff83 	bl	800e178 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e272:	f7ff fa65 	bl	800d740 <vTaskSwitchContext>
	prvTaskExitError();
 800e276:	f7ff ff37 	bl	800e0e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e27a:	2300      	movs	r3, #0
}
 800e27c:	4618      	mov	r0, r3
 800e27e:	3710      	adds	r7, #16
 800e280:	46bd      	mov	sp, r7
 800e282:	bd80      	pop	{r7, pc}
 800e284:	e000e400 	.word	0xe000e400
 800e288:	20006a60 	.word	0x20006a60
 800e28c:	20006a64 	.word	0x20006a64
 800e290:	e000ed20 	.word	0xe000ed20
 800e294:	20000030 	.word	0x20000030
 800e298:	e000ef34 	.word	0xe000ef34

0800e29c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e29c:	b480      	push	{r7}
 800e29e:	b083      	sub	sp, #12
 800e2a0:	af00      	add	r7, sp, #0
	__asm volatile
 800e2a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2a6:	b672      	cpsid	i
 800e2a8:	f383 8811 	msr	BASEPRI, r3
 800e2ac:	f3bf 8f6f 	isb	sy
 800e2b0:	f3bf 8f4f 	dsb	sy
 800e2b4:	b662      	cpsie	i
 800e2b6:	607b      	str	r3, [r7, #4]
}
 800e2b8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e2ba:	4b11      	ldr	r3, [pc, #68]	@ (800e300 <vPortEnterCritical+0x64>)
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	3301      	adds	r3, #1
 800e2c0:	4a0f      	ldr	r2, [pc, #60]	@ (800e300 <vPortEnterCritical+0x64>)
 800e2c2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e2c4:	4b0e      	ldr	r3, [pc, #56]	@ (800e300 <vPortEnterCritical+0x64>)
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	2b01      	cmp	r3, #1
 800e2ca:	d112      	bne.n	800e2f2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e2cc:	4b0d      	ldr	r3, [pc, #52]	@ (800e304 <vPortEnterCritical+0x68>)
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	b2db      	uxtb	r3, r3
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d00d      	beq.n	800e2f2 <vPortEnterCritical+0x56>
	__asm volatile
 800e2d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2da:	b672      	cpsid	i
 800e2dc:	f383 8811 	msr	BASEPRI, r3
 800e2e0:	f3bf 8f6f 	isb	sy
 800e2e4:	f3bf 8f4f 	dsb	sy
 800e2e8:	b662      	cpsie	i
 800e2ea:	603b      	str	r3, [r7, #0]
}
 800e2ec:	bf00      	nop
 800e2ee:	bf00      	nop
 800e2f0:	e7fd      	b.n	800e2ee <vPortEnterCritical+0x52>
	}
}
 800e2f2:	bf00      	nop
 800e2f4:	370c      	adds	r7, #12
 800e2f6:	46bd      	mov	sp, r7
 800e2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2fc:	4770      	bx	lr
 800e2fe:	bf00      	nop
 800e300:	20000030 	.word	0x20000030
 800e304:	e000ed04 	.word	0xe000ed04

0800e308 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e308:	b480      	push	{r7}
 800e30a:	b083      	sub	sp, #12
 800e30c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e30e:	4b13      	ldr	r3, [pc, #76]	@ (800e35c <vPortExitCritical+0x54>)
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	2b00      	cmp	r3, #0
 800e314:	d10d      	bne.n	800e332 <vPortExitCritical+0x2a>
	__asm volatile
 800e316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e31a:	b672      	cpsid	i
 800e31c:	f383 8811 	msr	BASEPRI, r3
 800e320:	f3bf 8f6f 	isb	sy
 800e324:	f3bf 8f4f 	dsb	sy
 800e328:	b662      	cpsie	i
 800e32a:	607b      	str	r3, [r7, #4]
}
 800e32c:	bf00      	nop
 800e32e:	bf00      	nop
 800e330:	e7fd      	b.n	800e32e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800e332:	4b0a      	ldr	r3, [pc, #40]	@ (800e35c <vPortExitCritical+0x54>)
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	3b01      	subs	r3, #1
 800e338:	4a08      	ldr	r2, [pc, #32]	@ (800e35c <vPortExitCritical+0x54>)
 800e33a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e33c:	4b07      	ldr	r3, [pc, #28]	@ (800e35c <vPortExitCritical+0x54>)
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	2b00      	cmp	r3, #0
 800e342:	d105      	bne.n	800e350 <vPortExitCritical+0x48>
 800e344:	2300      	movs	r3, #0
 800e346:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e348:	683b      	ldr	r3, [r7, #0]
 800e34a:	f383 8811 	msr	BASEPRI, r3
}
 800e34e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e350:	bf00      	nop
 800e352:	370c      	adds	r7, #12
 800e354:	46bd      	mov	sp, r7
 800e356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e35a:	4770      	bx	lr
 800e35c:	20000030 	.word	0x20000030

0800e360 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e360:	f3ef 8009 	mrs	r0, PSP
 800e364:	f3bf 8f6f 	isb	sy
 800e368:	4b15      	ldr	r3, [pc, #84]	@ (800e3c0 <pxCurrentTCBConst>)
 800e36a:	681a      	ldr	r2, [r3, #0]
 800e36c:	f01e 0f10 	tst.w	lr, #16
 800e370:	bf08      	it	eq
 800e372:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e376:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e37a:	6010      	str	r0, [r2, #0]
 800e37c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e380:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800e384:	b672      	cpsid	i
 800e386:	f380 8811 	msr	BASEPRI, r0
 800e38a:	f3bf 8f4f 	dsb	sy
 800e38e:	f3bf 8f6f 	isb	sy
 800e392:	b662      	cpsie	i
 800e394:	f7ff f9d4 	bl	800d740 <vTaskSwitchContext>
 800e398:	f04f 0000 	mov.w	r0, #0
 800e39c:	f380 8811 	msr	BASEPRI, r0
 800e3a0:	bc09      	pop	{r0, r3}
 800e3a2:	6819      	ldr	r1, [r3, #0]
 800e3a4:	6808      	ldr	r0, [r1, #0]
 800e3a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3aa:	f01e 0f10 	tst.w	lr, #16
 800e3ae:	bf08      	it	eq
 800e3b0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e3b4:	f380 8809 	msr	PSP, r0
 800e3b8:	f3bf 8f6f 	isb	sy
 800e3bc:	4770      	bx	lr
 800e3be:	bf00      	nop

0800e3c0 <pxCurrentTCBConst>:
 800e3c0:	20006934 	.word	0x20006934
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e3c4:	bf00      	nop
 800e3c6:	bf00      	nop

0800e3c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e3c8:	b580      	push	{r7, lr}
 800e3ca:	b082      	sub	sp, #8
 800e3cc:	af00      	add	r7, sp, #0
	__asm volatile
 800e3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3d2:	b672      	cpsid	i
 800e3d4:	f383 8811 	msr	BASEPRI, r3
 800e3d8:	f3bf 8f6f 	isb	sy
 800e3dc:	f3bf 8f4f 	dsb	sy
 800e3e0:	b662      	cpsie	i
 800e3e2:	607b      	str	r3, [r7, #4]
}
 800e3e4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e3e6:	f7ff f8ef 	bl	800d5c8 <xTaskIncrementTick>
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d003      	beq.n	800e3f8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e3f0:	4b06      	ldr	r3, [pc, #24]	@ (800e40c <SysTick_Handler+0x44>)
 800e3f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e3f6:	601a      	str	r2, [r3, #0]
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e3fc:	683b      	ldr	r3, [r7, #0]
 800e3fe:	f383 8811 	msr	BASEPRI, r3
}
 800e402:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e404:	bf00      	nop
 800e406:	3708      	adds	r7, #8
 800e408:	46bd      	mov	sp, r7
 800e40a:	bd80      	pop	{r7, pc}
 800e40c:	e000ed04 	.word	0xe000ed04

0800e410 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e410:	b480      	push	{r7}
 800e412:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e414:	4b0b      	ldr	r3, [pc, #44]	@ (800e444 <vPortSetupTimerInterrupt+0x34>)
 800e416:	2200      	movs	r2, #0
 800e418:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e41a:	4b0b      	ldr	r3, [pc, #44]	@ (800e448 <vPortSetupTimerInterrupt+0x38>)
 800e41c:	2200      	movs	r2, #0
 800e41e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e420:	4b0a      	ldr	r3, [pc, #40]	@ (800e44c <vPortSetupTimerInterrupt+0x3c>)
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	4a0a      	ldr	r2, [pc, #40]	@ (800e450 <vPortSetupTimerInterrupt+0x40>)
 800e426:	fba2 2303 	umull	r2, r3, r2, r3
 800e42a:	099b      	lsrs	r3, r3, #6
 800e42c:	4a09      	ldr	r2, [pc, #36]	@ (800e454 <vPortSetupTimerInterrupt+0x44>)
 800e42e:	3b01      	subs	r3, #1
 800e430:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e432:	4b04      	ldr	r3, [pc, #16]	@ (800e444 <vPortSetupTimerInterrupt+0x34>)
 800e434:	2207      	movs	r2, #7
 800e436:	601a      	str	r2, [r3, #0]
}
 800e438:	bf00      	nop
 800e43a:	46bd      	mov	sp, r7
 800e43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e440:	4770      	bx	lr
 800e442:	bf00      	nop
 800e444:	e000e010 	.word	0xe000e010
 800e448:	e000e018 	.word	0xe000e018
 800e44c:	20000010 	.word	0x20000010
 800e450:	10624dd3 	.word	0x10624dd3
 800e454:	e000e014 	.word	0xe000e014

0800e458 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e458:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e468 <vPortEnableVFP+0x10>
 800e45c:	6801      	ldr	r1, [r0, #0]
 800e45e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e462:	6001      	str	r1, [r0, #0]
 800e464:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e466:	bf00      	nop
 800e468:	e000ed88 	.word	0xe000ed88

0800e46c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e46c:	b480      	push	{r7}
 800e46e:	b085      	sub	sp, #20
 800e470:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e472:	f3ef 8305 	mrs	r3, IPSR
 800e476:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	2b0f      	cmp	r3, #15
 800e47c:	d917      	bls.n	800e4ae <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e47e:	4a1a      	ldr	r2, [pc, #104]	@ (800e4e8 <vPortValidateInterruptPriority+0x7c>)
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	4413      	add	r3, r2
 800e484:	781b      	ldrb	r3, [r3, #0]
 800e486:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e488:	4b18      	ldr	r3, [pc, #96]	@ (800e4ec <vPortValidateInterruptPriority+0x80>)
 800e48a:	781b      	ldrb	r3, [r3, #0]
 800e48c:	7afa      	ldrb	r2, [r7, #11]
 800e48e:	429a      	cmp	r2, r3
 800e490:	d20d      	bcs.n	800e4ae <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800e492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e496:	b672      	cpsid	i
 800e498:	f383 8811 	msr	BASEPRI, r3
 800e49c:	f3bf 8f6f 	isb	sy
 800e4a0:	f3bf 8f4f 	dsb	sy
 800e4a4:	b662      	cpsie	i
 800e4a6:	607b      	str	r3, [r7, #4]
}
 800e4a8:	bf00      	nop
 800e4aa:	bf00      	nop
 800e4ac:	e7fd      	b.n	800e4aa <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e4ae:	4b10      	ldr	r3, [pc, #64]	@ (800e4f0 <vPortValidateInterruptPriority+0x84>)
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800e4b6:	4b0f      	ldr	r3, [pc, #60]	@ (800e4f4 <vPortValidateInterruptPriority+0x88>)
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	429a      	cmp	r2, r3
 800e4bc:	d90d      	bls.n	800e4da <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800e4be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4c2:	b672      	cpsid	i
 800e4c4:	f383 8811 	msr	BASEPRI, r3
 800e4c8:	f3bf 8f6f 	isb	sy
 800e4cc:	f3bf 8f4f 	dsb	sy
 800e4d0:	b662      	cpsie	i
 800e4d2:	603b      	str	r3, [r7, #0]
}
 800e4d4:	bf00      	nop
 800e4d6:	bf00      	nop
 800e4d8:	e7fd      	b.n	800e4d6 <vPortValidateInterruptPriority+0x6a>
	}
 800e4da:	bf00      	nop
 800e4dc:	3714      	adds	r7, #20
 800e4de:	46bd      	mov	sp, r7
 800e4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4e4:	4770      	bx	lr
 800e4e6:	bf00      	nop
 800e4e8:	e000e3f0 	.word	0xe000e3f0
 800e4ec:	20006a60 	.word	0x20006a60
 800e4f0:	e000ed0c 	.word	0xe000ed0c
 800e4f4:	20006a64 	.word	0x20006a64

0800e4f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b08a      	sub	sp, #40	@ 0x28
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e500:	2300      	movs	r3, #0
 800e502:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e504:	f7fe ff90 	bl	800d428 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e508:	4b5d      	ldr	r3, [pc, #372]	@ (800e680 <pvPortMalloc+0x188>)
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d101      	bne.n	800e514 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e510:	f000 f920 	bl	800e754 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e514:	4b5b      	ldr	r3, [pc, #364]	@ (800e684 <pvPortMalloc+0x18c>)
 800e516:	681a      	ldr	r2, [r3, #0]
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	4013      	ands	r3, r2
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	f040 8094 	bne.w	800e64a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	2b00      	cmp	r3, #0
 800e526:	d020      	beq.n	800e56a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800e528:	2208      	movs	r2, #8
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	4413      	add	r3, r2
 800e52e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	f003 0307 	and.w	r3, r3, #7
 800e536:	2b00      	cmp	r3, #0
 800e538:	d017      	beq.n	800e56a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	f023 0307 	bic.w	r3, r3, #7
 800e540:	3308      	adds	r3, #8
 800e542:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	f003 0307 	and.w	r3, r3, #7
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d00d      	beq.n	800e56a <pvPortMalloc+0x72>
	__asm volatile
 800e54e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e552:	b672      	cpsid	i
 800e554:	f383 8811 	msr	BASEPRI, r3
 800e558:	f3bf 8f6f 	isb	sy
 800e55c:	f3bf 8f4f 	dsb	sy
 800e560:	b662      	cpsie	i
 800e562:	617b      	str	r3, [r7, #20]
}
 800e564:	bf00      	nop
 800e566:	bf00      	nop
 800e568:	e7fd      	b.n	800e566 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d06c      	beq.n	800e64a <pvPortMalloc+0x152>
 800e570:	4b45      	ldr	r3, [pc, #276]	@ (800e688 <pvPortMalloc+0x190>)
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	687a      	ldr	r2, [r7, #4]
 800e576:	429a      	cmp	r2, r3
 800e578:	d867      	bhi.n	800e64a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e57a:	4b44      	ldr	r3, [pc, #272]	@ (800e68c <pvPortMalloc+0x194>)
 800e57c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e57e:	4b43      	ldr	r3, [pc, #268]	@ (800e68c <pvPortMalloc+0x194>)
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e584:	e004      	b.n	800e590 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800e586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e588:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e58a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e592:	685b      	ldr	r3, [r3, #4]
 800e594:	687a      	ldr	r2, [r7, #4]
 800e596:	429a      	cmp	r2, r3
 800e598:	d903      	bls.n	800e5a2 <pvPortMalloc+0xaa>
 800e59a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e59c:	681b      	ldr	r3, [r3, #0]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d1f1      	bne.n	800e586 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e5a2:	4b37      	ldr	r3, [pc, #220]	@ (800e680 <pvPortMalloc+0x188>)
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e5a8:	429a      	cmp	r2, r3
 800e5aa:	d04e      	beq.n	800e64a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e5ac:	6a3b      	ldr	r3, [r7, #32]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	2208      	movs	r2, #8
 800e5b2:	4413      	add	r3, r2
 800e5b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e5b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5b8:	681a      	ldr	r2, [r3, #0]
 800e5ba:	6a3b      	ldr	r3, [r7, #32]
 800e5bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e5be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5c0:	685a      	ldr	r2, [r3, #4]
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	1ad2      	subs	r2, r2, r3
 800e5c6:	2308      	movs	r3, #8
 800e5c8:	005b      	lsls	r3, r3, #1
 800e5ca:	429a      	cmp	r2, r3
 800e5cc:	d922      	bls.n	800e614 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e5ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	4413      	add	r3, r2
 800e5d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e5d6:	69bb      	ldr	r3, [r7, #24]
 800e5d8:	f003 0307 	and.w	r3, r3, #7
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d00d      	beq.n	800e5fc <pvPortMalloc+0x104>
	__asm volatile
 800e5e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5e4:	b672      	cpsid	i
 800e5e6:	f383 8811 	msr	BASEPRI, r3
 800e5ea:	f3bf 8f6f 	isb	sy
 800e5ee:	f3bf 8f4f 	dsb	sy
 800e5f2:	b662      	cpsie	i
 800e5f4:	613b      	str	r3, [r7, #16]
}
 800e5f6:	bf00      	nop
 800e5f8:	bf00      	nop
 800e5fa:	e7fd      	b.n	800e5f8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e5fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5fe:	685a      	ldr	r2, [r3, #4]
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	1ad2      	subs	r2, r2, r3
 800e604:	69bb      	ldr	r3, [r7, #24]
 800e606:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e60a:	687a      	ldr	r2, [r7, #4]
 800e60c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e60e:	69b8      	ldr	r0, [r7, #24]
 800e610:	f000 f904 	bl	800e81c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e614:	4b1c      	ldr	r3, [pc, #112]	@ (800e688 <pvPortMalloc+0x190>)
 800e616:	681a      	ldr	r2, [r3, #0]
 800e618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e61a:	685b      	ldr	r3, [r3, #4]
 800e61c:	1ad3      	subs	r3, r2, r3
 800e61e:	4a1a      	ldr	r2, [pc, #104]	@ (800e688 <pvPortMalloc+0x190>)
 800e620:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e622:	4b19      	ldr	r3, [pc, #100]	@ (800e688 <pvPortMalloc+0x190>)
 800e624:	681a      	ldr	r2, [r3, #0]
 800e626:	4b1a      	ldr	r3, [pc, #104]	@ (800e690 <pvPortMalloc+0x198>)
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	429a      	cmp	r2, r3
 800e62c:	d203      	bcs.n	800e636 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e62e:	4b16      	ldr	r3, [pc, #88]	@ (800e688 <pvPortMalloc+0x190>)
 800e630:	681b      	ldr	r3, [r3, #0]
 800e632:	4a17      	ldr	r2, [pc, #92]	@ (800e690 <pvPortMalloc+0x198>)
 800e634:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e638:	685a      	ldr	r2, [r3, #4]
 800e63a:	4b12      	ldr	r3, [pc, #72]	@ (800e684 <pvPortMalloc+0x18c>)
 800e63c:	681b      	ldr	r3, [r3, #0]
 800e63e:	431a      	orrs	r2, r3
 800e640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e642:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e646:	2200      	movs	r2, #0
 800e648:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e64a:	f7fe fefb 	bl	800d444 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e64e:	69fb      	ldr	r3, [r7, #28]
 800e650:	f003 0307 	and.w	r3, r3, #7
 800e654:	2b00      	cmp	r3, #0
 800e656:	d00d      	beq.n	800e674 <pvPortMalloc+0x17c>
	__asm volatile
 800e658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e65c:	b672      	cpsid	i
 800e65e:	f383 8811 	msr	BASEPRI, r3
 800e662:	f3bf 8f6f 	isb	sy
 800e666:	f3bf 8f4f 	dsb	sy
 800e66a:	b662      	cpsie	i
 800e66c:	60fb      	str	r3, [r7, #12]
}
 800e66e:	bf00      	nop
 800e670:	bf00      	nop
 800e672:	e7fd      	b.n	800e670 <pvPortMalloc+0x178>
	return pvReturn;
 800e674:	69fb      	ldr	r3, [r7, #28]
}
 800e676:	4618      	mov	r0, r3
 800e678:	3728      	adds	r7, #40	@ 0x28
 800e67a:	46bd      	mov	sp, r7
 800e67c:	bd80      	pop	{r7, pc}
 800e67e:	bf00      	nop
 800e680:	20064670 	.word	0x20064670
 800e684:	2006467c 	.word	0x2006467c
 800e688:	20064674 	.word	0x20064674
 800e68c:	20064668 	.word	0x20064668
 800e690:	20064678 	.word	0x20064678

0800e694 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e694:	b580      	push	{r7, lr}
 800e696:	b086      	sub	sp, #24
 800e698:	af00      	add	r7, sp, #0
 800e69a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d04e      	beq.n	800e744 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e6a6:	2308      	movs	r3, #8
 800e6a8:	425b      	negs	r3, r3
 800e6aa:	697a      	ldr	r2, [r7, #20]
 800e6ac:	4413      	add	r3, r2
 800e6ae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e6b0:	697b      	ldr	r3, [r7, #20]
 800e6b2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e6b4:	693b      	ldr	r3, [r7, #16]
 800e6b6:	685a      	ldr	r2, [r3, #4]
 800e6b8:	4b24      	ldr	r3, [pc, #144]	@ (800e74c <vPortFree+0xb8>)
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	4013      	ands	r3, r2
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d10d      	bne.n	800e6de <vPortFree+0x4a>
	__asm volatile
 800e6c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6c6:	b672      	cpsid	i
 800e6c8:	f383 8811 	msr	BASEPRI, r3
 800e6cc:	f3bf 8f6f 	isb	sy
 800e6d0:	f3bf 8f4f 	dsb	sy
 800e6d4:	b662      	cpsie	i
 800e6d6:	60fb      	str	r3, [r7, #12]
}
 800e6d8:	bf00      	nop
 800e6da:	bf00      	nop
 800e6dc:	e7fd      	b.n	800e6da <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e6de:	693b      	ldr	r3, [r7, #16]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d00d      	beq.n	800e702 <vPortFree+0x6e>
	__asm volatile
 800e6e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6ea:	b672      	cpsid	i
 800e6ec:	f383 8811 	msr	BASEPRI, r3
 800e6f0:	f3bf 8f6f 	isb	sy
 800e6f4:	f3bf 8f4f 	dsb	sy
 800e6f8:	b662      	cpsie	i
 800e6fa:	60bb      	str	r3, [r7, #8]
}
 800e6fc:	bf00      	nop
 800e6fe:	bf00      	nop
 800e700:	e7fd      	b.n	800e6fe <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e702:	693b      	ldr	r3, [r7, #16]
 800e704:	685a      	ldr	r2, [r3, #4]
 800e706:	4b11      	ldr	r3, [pc, #68]	@ (800e74c <vPortFree+0xb8>)
 800e708:	681b      	ldr	r3, [r3, #0]
 800e70a:	4013      	ands	r3, r2
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d019      	beq.n	800e744 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e710:	693b      	ldr	r3, [r7, #16]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	2b00      	cmp	r3, #0
 800e716:	d115      	bne.n	800e744 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e718:	693b      	ldr	r3, [r7, #16]
 800e71a:	685a      	ldr	r2, [r3, #4]
 800e71c:	4b0b      	ldr	r3, [pc, #44]	@ (800e74c <vPortFree+0xb8>)
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	43db      	mvns	r3, r3
 800e722:	401a      	ands	r2, r3
 800e724:	693b      	ldr	r3, [r7, #16]
 800e726:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e728:	f7fe fe7e 	bl	800d428 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e72c:	693b      	ldr	r3, [r7, #16]
 800e72e:	685a      	ldr	r2, [r3, #4]
 800e730:	4b07      	ldr	r3, [pc, #28]	@ (800e750 <vPortFree+0xbc>)
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	4413      	add	r3, r2
 800e736:	4a06      	ldr	r2, [pc, #24]	@ (800e750 <vPortFree+0xbc>)
 800e738:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e73a:	6938      	ldr	r0, [r7, #16]
 800e73c:	f000 f86e 	bl	800e81c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800e740:	f7fe fe80 	bl	800d444 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e744:	bf00      	nop
 800e746:	3718      	adds	r7, #24
 800e748:	46bd      	mov	sp, r7
 800e74a:	bd80      	pop	{r7, pc}
 800e74c:	2006467c 	.word	0x2006467c
 800e750:	20064674 	.word	0x20064674

0800e754 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e754:	b480      	push	{r7}
 800e756:	b085      	sub	sp, #20
 800e758:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e75a:	4b29      	ldr	r3, [pc, #164]	@ (800e800 <prvHeapInit+0xac>)
 800e75c:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e75e:	4b29      	ldr	r3, [pc, #164]	@ (800e804 <prvHeapInit+0xb0>)
 800e760:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	f003 0307 	and.w	r3, r3, #7
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d00c      	beq.n	800e786 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	3307      	adds	r3, #7
 800e770:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	f023 0307 	bic.w	r3, r3, #7
 800e778:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e77a:	68ba      	ldr	r2, [r7, #8]
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	1ad3      	subs	r3, r2, r3
 800e780:	4a20      	ldr	r2, [pc, #128]	@ (800e804 <prvHeapInit+0xb0>)
 800e782:	4413      	add	r3, r2
 800e784:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e78a:	4a1f      	ldr	r2, [pc, #124]	@ (800e808 <prvHeapInit+0xb4>)
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e790:	4b1d      	ldr	r3, [pc, #116]	@ (800e808 <prvHeapInit+0xb4>)
 800e792:	2200      	movs	r2, #0
 800e794:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	68ba      	ldr	r2, [r7, #8]
 800e79a:	4413      	add	r3, r2
 800e79c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e79e:	2208      	movs	r2, #8
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	1a9b      	subs	r3, r3, r2
 800e7a4:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	f023 0307 	bic.w	r3, r3, #7
 800e7ac:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	4a16      	ldr	r2, [pc, #88]	@ (800e80c <prvHeapInit+0xb8>)
 800e7b2:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e7b4:	4b15      	ldr	r3, [pc, #84]	@ (800e80c <prvHeapInit+0xb8>)
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	2200      	movs	r2, #0
 800e7ba:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e7bc:	4b13      	ldr	r3, [pc, #76]	@ (800e80c <prvHeapInit+0xb8>)
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	2200      	movs	r2, #0
 800e7c2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e7c8:	683b      	ldr	r3, [r7, #0]
 800e7ca:	68fa      	ldr	r2, [r7, #12]
 800e7cc:	1ad2      	subs	r2, r2, r3
 800e7ce:	683b      	ldr	r3, [r7, #0]
 800e7d0:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e7d2:	4b0e      	ldr	r3, [pc, #56]	@ (800e80c <prvHeapInit+0xb8>)
 800e7d4:	681a      	ldr	r2, [r3, #0]
 800e7d6:	683b      	ldr	r3, [r7, #0]
 800e7d8:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e7da:	683b      	ldr	r3, [r7, #0]
 800e7dc:	685b      	ldr	r3, [r3, #4]
 800e7de:	4a0c      	ldr	r2, [pc, #48]	@ (800e810 <prvHeapInit+0xbc>)
 800e7e0:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e7e2:	683b      	ldr	r3, [r7, #0]
 800e7e4:	685b      	ldr	r3, [r3, #4]
 800e7e6:	4a0b      	ldr	r2, [pc, #44]	@ (800e814 <prvHeapInit+0xc0>)
 800e7e8:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e7ea:	4b0b      	ldr	r3, [pc, #44]	@ (800e818 <prvHeapInit+0xc4>)
 800e7ec:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e7f0:	601a      	str	r2, [r3, #0]
}
 800e7f2:	bf00      	nop
 800e7f4:	3714      	adds	r7, #20
 800e7f6:	46bd      	mov	sp, r7
 800e7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7fc:	4770      	bx	lr
 800e7fe:	bf00      	nop
 800e800:	0005dc00 	.word	0x0005dc00
 800e804:	20006a68 	.word	0x20006a68
 800e808:	20064668 	.word	0x20064668
 800e80c:	20064670 	.word	0x20064670
 800e810:	20064678 	.word	0x20064678
 800e814:	20064674 	.word	0x20064674
 800e818:	2006467c 	.word	0x2006467c

0800e81c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e81c:	b480      	push	{r7}
 800e81e:	b085      	sub	sp, #20
 800e820:	af00      	add	r7, sp, #0
 800e822:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e824:	4b28      	ldr	r3, [pc, #160]	@ (800e8c8 <prvInsertBlockIntoFreeList+0xac>)
 800e826:	60fb      	str	r3, [r7, #12]
 800e828:	e002      	b.n	800e830 <prvInsertBlockIntoFreeList+0x14>
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	60fb      	str	r3, [r7, #12]
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	687a      	ldr	r2, [r7, #4]
 800e836:	429a      	cmp	r2, r3
 800e838:	d8f7      	bhi.n	800e82a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	685b      	ldr	r3, [r3, #4]
 800e842:	68ba      	ldr	r2, [r7, #8]
 800e844:	4413      	add	r3, r2
 800e846:	687a      	ldr	r2, [r7, #4]
 800e848:	429a      	cmp	r2, r3
 800e84a:	d108      	bne.n	800e85e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	685a      	ldr	r2, [r3, #4]
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	685b      	ldr	r3, [r3, #4]
 800e854:	441a      	add	r2, r3
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	685b      	ldr	r3, [r3, #4]
 800e866:	68ba      	ldr	r2, [r7, #8]
 800e868:	441a      	add	r2, r3
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	429a      	cmp	r2, r3
 800e870:	d118      	bne.n	800e8a4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	681a      	ldr	r2, [r3, #0]
 800e876:	4b15      	ldr	r3, [pc, #84]	@ (800e8cc <prvInsertBlockIntoFreeList+0xb0>)
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	429a      	cmp	r2, r3
 800e87c:	d00d      	beq.n	800e89a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	685a      	ldr	r2, [r3, #4]
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	685b      	ldr	r3, [r3, #4]
 800e888:	441a      	add	r2, r3
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	681a      	ldr	r2, [r3, #0]
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	601a      	str	r2, [r3, #0]
 800e898:	e008      	b.n	800e8ac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e89a:	4b0c      	ldr	r3, [pc, #48]	@ (800e8cc <prvInsertBlockIntoFreeList+0xb0>)
 800e89c:	681a      	ldr	r2, [r3, #0]
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	601a      	str	r2, [r3, #0]
 800e8a2:	e003      	b.n	800e8ac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	681a      	ldr	r2, [r3, #0]
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e8ac:	68fa      	ldr	r2, [r7, #12]
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	429a      	cmp	r2, r3
 800e8b2:	d002      	beq.n	800e8ba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	687a      	ldr	r2, [r7, #4]
 800e8b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e8ba:	bf00      	nop
 800e8bc:	3714      	adds	r7, #20
 800e8be:	46bd      	mov	sp, r7
 800e8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c4:	4770      	bx	lr
 800e8c6:	bf00      	nop
 800e8c8:	20064668 	.word	0x20064668
 800e8cc:	20064670 	.word	0x20064670

0800e8d0 <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800e8d0:	b580      	push	{r7, lr}
 800e8d2:	b084      	sub	sp, #16
 800e8d4:	af00      	add	r7, sp, #0
 800e8d6:	6078      	str	r0, [r7, #4]
 800e8d8:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800e8da:	683b      	ldr	r3, [r7, #0]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	330c      	adds	r3, #12
 800e8e0:	461a      	mov	r2, r3
 800e8e2:	6839      	ldr	r1, [r7, #0]
 800e8e4:	6878      	ldr	r0, [r7, #4]
 800e8e6:	f002 fc63 	bl	80111b0 <tcpip_send_msg_wait_sem>
 800e8ea:	4603      	mov	r3, r0
 800e8ec:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800e8ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d103      	bne.n	800e8fe <netconn_apimsg+0x2e>
    return apimsg->err;
 800e8f6:	683b      	ldr	r3, [r7, #0]
 800e8f8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800e8fc:	e001      	b.n	800e902 <netconn_apimsg+0x32>
  }
  return err;
 800e8fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e902:	4618      	mov	r0, r3
 800e904:	3710      	adds	r7, #16
 800e906:	46bd      	mov	sp, r7
 800e908:	bd80      	pop	{r7, pc}
	...

0800e90c <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800e90c:	b580      	push	{r7, lr}
 800e90e:	b08c      	sub	sp, #48	@ 0x30
 800e910:	af00      	add	r7, sp, #0
 800e912:	4603      	mov	r3, r0
 800e914:	603a      	str	r2, [r7, #0]
 800e916:	71fb      	strb	r3, [r7, #7]
 800e918:	460b      	mov	r3, r1
 800e91a:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800e91c:	79fb      	ldrb	r3, [r7, #7]
 800e91e:	6839      	ldr	r1, [r7, #0]
 800e920:	4618      	mov	r0, r3
 800e922:	f001 f981 	bl	800fc28 <netconn_alloc>
 800e926:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (conn != NULL) {
 800e928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d054      	beq.n	800e9d8 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800e92e:	79bb      	ldrb	r3, [r7, #6]
 800e930:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800e932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e934:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800e936:	f107 0308 	add.w	r3, r7, #8
 800e93a:	4619      	mov	r1, r3
 800e93c:	4829      	ldr	r0, [pc, #164]	@ (800e9e4 <netconn_new_with_proto_and_callback+0xd8>)
 800e93e:	f7ff ffc7 	bl	800e8d0 <netconn_apimsg>
 800e942:	4603      	mov	r3, r0
 800e944:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (err != ERR_OK) {
 800e948:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d043      	beq.n	800e9d8 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800e950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e952:	685b      	ldr	r3, [r3, #4]
 800e954:	2b00      	cmp	r3, #0
 800e956:	d005      	beq.n	800e964 <netconn_new_with_proto_and_callback+0x58>
 800e958:	4b23      	ldr	r3, [pc, #140]	@ (800e9e8 <netconn_new_with_proto_and_callback+0xdc>)
 800e95a:	22a3      	movs	r2, #163	@ 0xa3
 800e95c:	4923      	ldr	r1, [pc, #140]	@ (800e9ec <netconn_new_with_proto_and_callback+0xe0>)
 800e95e:	4824      	ldr	r0, [pc, #144]	@ (800e9f0 <netconn_new_with_proto_and_callback+0xe4>)
 800e960:	f010 fc04 	bl	801f16c <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800e964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e966:	3310      	adds	r3, #16
 800e968:	4618      	mov	r0, r3
 800e96a:	f00f fb10 	bl	801df8e <sys_mbox_valid>
 800e96e:	4603      	mov	r3, r0
 800e970:	2b00      	cmp	r3, #0
 800e972:	d105      	bne.n	800e980 <netconn_new_with_proto_and_callback+0x74>
 800e974:	4b1c      	ldr	r3, [pc, #112]	@ (800e9e8 <netconn_new_with_proto_and_callback+0xdc>)
 800e976:	22a4      	movs	r2, #164	@ 0xa4
 800e978:	491e      	ldr	r1, [pc, #120]	@ (800e9f4 <netconn_new_with_proto_and_callback+0xe8>)
 800e97a:	481d      	ldr	r0, [pc, #116]	@ (800e9f0 <netconn_new_with_proto_and_callback+0xe4>)
 800e97c:	f010 fbf6 	bl	801f16c <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800e980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e982:	3314      	adds	r3, #20
 800e984:	4618      	mov	r0, r3
 800e986:	f00f fb02 	bl	801df8e <sys_mbox_valid>
 800e98a:	4603      	mov	r3, r0
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d005      	beq.n	800e99c <netconn_new_with_proto_and_callback+0x90>
 800e990:	4b15      	ldr	r3, [pc, #84]	@ (800e9e8 <netconn_new_with_proto_and_callback+0xdc>)
 800e992:	22a6      	movs	r2, #166	@ 0xa6
 800e994:	4918      	ldr	r1, [pc, #96]	@ (800e9f8 <netconn_new_with_proto_and_callback+0xec>)
 800e996:	4816      	ldr	r0, [pc, #88]	@ (800e9f0 <netconn_new_with_proto_and_callback+0xe4>)
 800e998:	f010 fbe8 	bl	801f16c <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800e99c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e99e:	330c      	adds	r3, #12
 800e9a0:	4618      	mov	r0, r3
 800e9a2:	f00f fb85 	bl	801e0b0 <sys_sem_valid>
 800e9a6:	4603      	mov	r3, r0
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d105      	bne.n	800e9b8 <netconn_new_with_proto_and_callback+0xac>
 800e9ac:	4b0e      	ldr	r3, [pc, #56]	@ (800e9e8 <netconn_new_with_proto_and_callback+0xdc>)
 800e9ae:	22a9      	movs	r2, #169	@ 0xa9
 800e9b0:	4912      	ldr	r1, [pc, #72]	@ (800e9fc <netconn_new_with_proto_and_callback+0xf0>)
 800e9b2:	480f      	ldr	r0, [pc, #60]	@ (800e9f0 <netconn_new_with_proto_and_callback+0xe4>)
 800e9b4:	f010 fbda 	bl	801f16c <iprintf>
      sys_sem_free(&conn->op_completed);
 800e9b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9ba:	330c      	adds	r3, #12
 800e9bc:	4618      	mov	r0, r3
 800e9be:	f00f fb6a 	bl	801e096 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800e9c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9c4:	3310      	adds	r3, #16
 800e9c6:	4618      	mov	r0, r3
 800e9c8:	f00f fa5a 	bl	801de80 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800e9cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e9ce:	2007      	movs	r0, #7
 800e9d0:	f004 f984 	bl	8012cdc <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800e9d4:	2300      	movs	r3, #0
 800e9d6:	e000      	b.n	800e9da <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800e9d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e9da:	4618      	mov	r0, r3
 800e9dc:	3730      	adds	r7, #48	@ 0x30
 800e9de:	46bd      	mov	sp, r7
 800e9e0:	bd80      	pop	{r7, pc}
 800e9e2:	bf00      	nop
 800e9e4:	0800fbfd 	.word	0x0800fbfd
 800e9e8:	08023efc 	.word	0x08023efc
 800e9ec:	08023f30 	.word	0x08023f30
 800e9f0:	08023f54 	.word	0x08023f54
 800e9f4:	08023f7c 	.word	0x08023f7c
 800e9f8:	08023f94 	.word	0x08023f94
 800e9fc:	08023fb8 	.word	0x08023fb8

0800ea00 <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800ea00:	b580      	push	{r7, lr}
 800ea02:	b08c      	sub	sp, #48	@ 0x30
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d101      	bne.n	800ea12 <netconn_prepare_delete+0x12>
    return ERR_OK;
 800ea0e:	2300      	movs	r3, #0
 800ea10:	e014      	b.n	800ea3c <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800ea16:	2329      	movs	r3, #41	@ 0x29
 800ea18:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800ea1a:	f107 030c 	add.w	r3, r7, #12
 800ea1e:	4619      	mov	r1, r3
 800ea20:	4808      	ldr	r0, [pc, #32]	@ (800ea44 <netconn_prepare_delete+0x44>)
 800ea22:	f7ff ff55 	bl	800e8d0 <netconn_apimsg>
 800ea26:	4603      	mov	r3, r0
 800ea28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800ea2c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d002      	beq.n	800ea3a <netconn_prepare_delete+0x3a>
    return err;
 800ea34:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800ea38:	e000      	b.n	800ea3c <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800ea3a:	2300      	movs	r3, #0
}
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	3730      	adds	r7, #48	@ 0x30
 800ea40:	46bd      	mov	sp, r7
 800ea42:	bd80      	pop	{r7, pc}
 800ea44:	08010171 	.word	0x08010171

0800ea48 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	b084      	sub	sp, #16
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d101      	bne.n	800ea5a <netconn_delete+0x12>
    return ERR_OK;
 800ea56:	2300      	movs	r3, #0
 800ea58:	e00d      	b.n	800ea76 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800ea5a:	6878      	ldr	r0, [r7, #4]
 800ea5c:	f7ff ffd0 	bl	800ea00 <netconn_prepare_delete>
 800ea60:	4603      	mov	r3, r0
 800ea62:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800ea64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d102      	bne.n	800ea72 <netconn_delete+0x2a>
    netconn_free(conn);
 800ea6c:	6878      	ldr	r0, [r7, #4]
 800ea6e:	f001 f94d 	bl	800fd0c <netconn_free>
  }
  return err;
 800ea72:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ea76:	4618      	mov	r0, r3
 800ea78:	3710      	adds	r7, #16
 800ea7a:	46bd      	mov	sp, r7
 800ea7c:	bd80      	pop	{r7, pc}
	...

0800ea80 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800ea80:	b580      	push	{r7, lr}
 800ea82:	b08e      	sub	sp, #56	@ 0x38
 800ea84:	af00      	add	r7, sp, #0
 800ea86:	60f8      	str	r0, [r7, #12]
 800ea88:	60b9      	str	r1, [r7, #8]
 800ea8a:	4613      	mov	r3, r2
 800ea8c:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d109      	bne.n	800eaa8 <netconn_bind+0x28>
 800ea94:	4b11      	ldr	r3, [pc, #68]	@ (800eadc <netconn_bind+0x5c>)
 800ea96:	f44f 729c 	mov.w	r2, #312	@ 0x138
 800ea9a:	4911      	ldr	r1, [pc, #68]	@ (800eae0 <netconn_bind+0x60>)
 800ea9c:	4811      	ldr	r0, [pc, #68]	@ (800eae4 <netconn_bind+0x64>)
 800ea9e:	f010 fb65 	bl	801f16c <iprintf>
 800eaa2:	f06f 030f 	mvn.w	r3, #15
 800eaa6:	e015      	b.n	800ead4 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800eaa8:	68bb      	ldr	r3, [r7, #8]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d101      	bne.n	800eab2 <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 800eaae:	4b0e      	ldr	r3, [pc, #56]	@ (800eae8 <netconn_bind+0x68>)
 800eab0:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800eab6:	68bb      	ldr	r3, [r7, #8]
 800eab8:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800eaba:	88fb      	ldrh	r3, [r7, #6]
 800eabc:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800eabe:	f107 0314 	add.w	r3, r7, #20
 800eac2:	4619      	mov	r1, r3
 800eac4:	4809      	ldr	r0, [pc, #36]	@ (800eaec <netconn_bind+0x6c>)
 800eac6:	f7ff ff03 	bl	800e8d0 <netconn_apimsg>
 800eaca:	4603      	mov	r3, r0
 800eacc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800ead0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800ead4:	4618      	mov	r0, r3
 800ead6:	3738      	adds	r7, #56	@ 0x38
 800ead8:	46bd      	mov	sp, r7
 800eada:	bd80      	pop	{r7, pc}
 800eadc:	08023efc 	.word	0x08023efc
 800eae0:	08024034 	.word	0x08024034
 800eae4:	08023f54 	.word	0x08023f54
 800eae8:	080276bc 	.word	0x080276bc
 800eaec:	0801033d 	.word	0x0801033d

0800eaf0 <netconn_connect>:
 * @param port the remote port to connect to (no used for RAW)
 * @return ERR_OK if connected, return value of tcp_/udp_/raw_connect otherwise
 */
err_t
netconn_connect(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b08e      	sub	sp, #56	@ 0x38
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	60f8      	str	r0, [r7, #12]
 800eaf8:	60b9      	str	r1, [r7, #8]
 800eafa:	4613      	mov	r3, r2
 800eafc:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_connect: invalid conn", (conn != NULL), return ERR_ARG;);
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d109      	bne.n	800eb18 <netconn_connect+0x28>
 800eb04:	4b11      	ldr	r3, [pc, #68]	@ (800eb4c <netconn_connect+0x5c>)
 800eb06:	f44f 72bf 	mov.w	r2, #382	@ 0x17e
 800eb0a:	4911      	ldr	r1, [pc, #68]	@ (800eb50 <netconn_connect+0x60>)
 800eb0c:	4811      	ldr	r0, [pc, #68]	@ (800eb54 <netconn_connect+0x64>)
 800eb0e:	f010 fb2d 	bl	801f16c <iprintf>
 800eb12:	f06f 030f 	mvn.w	r3, #15
 800eb16:	e015      	b.n	800eb44 <netconn_connect+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800eb18:	68bb      	ldr	r3, [r7, #8]
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d101      	bne.n	800eb22 <netconn_connect+0x32>
    addr = IP4_ADDR_ANY;
 800eb1e:	4b0e      	ldr	r3, [pc, #56]	@ (800eb58 <netconn_connect+0x68>)
 800eb20:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800eb26:	68bb      	ldr	r3, [r7, #8]
 800eb28:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800eb2a:	88fb      	ldrh	r3, [r7, #6]
 800eb2c:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_connect, &API_MSG_VAR_REF(msg));
 800eb2e:	f107 0314 	add.w	r3, r7, #20
 800eb32:	4619      	mov	r1, r3
 800eb34:	4809      	ldr	r0, [pc, #36]	@ (800eb5c <netconn_connect+0x6c>)
 800eb36:	f7ff fecb 	bl	800e8d0 <netconn_apimsg>
 800eb3a:	4603      	mov	r3, r0
 800eb3c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800eb40:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800eb44:	4618      	mov	r0, r3
 800eb46:	3738      	adds	r7, #56	@ 0x38
 800eb48:	46bd      	mov	sp, r7
 800eb4a:	bd80      	pop	{r7, pc}
 800eb4c:	08023efc 	.word	0x08023efc
 800eb50:	08024070 	.word	0x08024070
 800eb54:	08023f54 	.word	0x08023f54
 800eb58:	080276bc 	.word	0x080276bc
 800eb5c:	080104d9 	.word	0x080104d9

0800eb60 <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 800eb60:	b580      	push	{r7, lr}
 800eb62:	b08c      	sub	sp, #48	@ 0x30
 800eb64:	af00      	add	r7, sp, #0
 800eb66:	6078      	str	r0, [r7, #4]
 800eb68:	460b      	mov	r3, r1
 800eb6a:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d109      	bne.n	800eb86 <netconn_listen_with_backlog+0x26>
 800eb72:	4b0d      	ldr	r3, [pc, #52]	@ (800eba8 <netconn_listen_with_backlog+0x48>)
 800eb74:	f240 12bb 	movw	r2, #443	@ 0x1bb
 800eb78:	490c      	ldr	r1, [pc, #48]	@ (800ebac <netconn_listen_with_backlog+0x4c>)
 800eb7a:	480d      	ldr	r0, [pc, #52]	@ (800ebb0 <netconn_listen_with_backlog+0x50>)
 800eb7c:	f010 faf6 	bl	801f16c <iprintf>
 800eb80:	f06f 030f 	mvn.w	r3, #15
 800eb84:	e00c      	b.n	800eba0 <netconn_listen_with_backlog+0x40>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	60fb      	str	r3, [r7, #12]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 800eb8a:	f107 030c 	add.w	r3, r7, #12
 800eb8e:	4619      	mov	r1, r3
 800eb90:	4808      	ldr	r0, [pc, #32]	@ (800ebb4 <netconn_listen_with_backlog+0x54>)
 800eb92:	f7ff fe9d 	bl	800e8d0 <netconn_apimsg>
 800eb96:	4603      	mov	r3, r0
 800eb98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800eb9c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800eba0:	4618      	mov	r0, r3
 800eba2:	3730      	adds	r7, #48	@ 0x30
 800eba4:	46bd      	mov	sp, r7
 800eba6:	bd80      	pop	{r7, pc}
 800eba8:	08023efc 	.word	0x08023efc
 800ebac:	080240b4 	.word	0x080240b4
 800ebb0:	08023f54 	.word	0x08023f54
 800ebb4:	08010661 	.word	0x08010661

0800ebb8 <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 800ebb8:	b580      	push	{r7, lr}
 800ebba:	b086      	sub	sp, #24
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	6078      	str	r0, [r7, #4]
 800ebc0:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 800ebc2:	683b      	ldr	r3, [r7, #0]
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d109      	bne.n	800ebdc <netconn_accept+0x24>
 800ebc8:	4b42      	ldr	r3, [pc, #264]	@ (800ecd4 <netconn_accept+0x11c>)
 800ebca:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800ebce:	4942      	ldr	r1, [pc, #264]	@ (800ecd8 <netconn_accept+0x120>)
 800ebd0:	4842      	ldr	r0, [pc, #264]	@ (800ecdc <netconn_accept+0x124>)
 800ebd2:	f010 facb 	bl	801f16c <iprintf>
 800ebd6:	f06f 030f 	mvn.w	r3, #15
 800ebda:	e077      	b.n	800eccc <netconn_accept+0x114>
  *new_conn = NULL;
 800ebdc:	683b      	ldr	r3, [r7, #0]
 800ebde:	2200      	movs	r2, #0
 800ebe0:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d109      	bne.n	800ebfc <netconn_accept+0x44>
 800ebe8:	4b3a      	ldr	r3, [pc, #232]	@ (800ecd4 <netconn_accept+0x11c>)
 800ebea:	f240 12e3 	movw	r2, #483	@ 0x1e3
 800ebee:	493c      	ldr	r1, [pc, #240]	@ (800ece0 <netconn_accept+0x128>)
 800ebf0:	483a      	ldr	r0, [pc, #232]	@ (800ecdc <netconn_accept+0x124>)
 800ebf2:	f010 fabb 	bl	801f16c <iprintf>
 800ebf6:	f06f 030f 	mvn.w	r3, #15
 800ebfa:	e067      	b.n	800eccc <netconn_accept+0x114>

  /* NOTE: Although the opengroup spec says a pending error shall be returned to
           send/recv/getsockopt(SO_ERROR) only, we return it for listening
           connections also, to handle embedded-system errors */
  err = netconn_err(conn);
 800ebfc:	6878      	ldr	r0, [r7, #4]
 800ebfe:	f000 fb88 	bl	800f312 <netconn_err>
 800ec02:	4603      	mov	r3, r0
 800ec04:	74fb      	strb	r3, [r7, #19]
  if (err != ERR_OK) {
 800ec06:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d002      	beq.n	800ec14 <netconn_accept+0x5c>
    /* return pending error */
    return err;
 800ec0e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ec12:	e05b      	b.n	800eccc <netconn_accept+0x114>
  }
  if (!NETCONN_ACCEPTMBOX_WAITABLE(conn)) {
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	3314      	adds	r3, #20
 800ec18:	4618      	mov	r0, r3
 800ec1a:	f00f f9b8 	bl	801df8e <sys_mbox_valid>
 800ec1e:	4603      	mov	r3, r0
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d006      	beq.n	800ec32 <netconn_accept+0x7a>
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ec2a:	f003 0301 	and.w	r3, r3, #1
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d002      	beq.n	800ec38 <netconn_accept+0x80>
    /* don't accept if closed: this might block the application task
       waiting on acceptmbox forever! */
    return ERR_CLSD;
 800ec32:	f06f 030e 	mvn.w	r3, #14
 800ec36:	e049      	b.n	800eccc <netconn_accept+0x114>
  }

  API_MSG_VAR_ALLOC_ACCEPT(msg);

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn)) {
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ec3e:	f003 0302 	and.w	r3, r3, #2
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d00e      	beq.n	800ec64 <netconn_accept+0xac>
    if (sys_arch_mbox_tryfetch(&conn->acceptmbox, &accept_ptr) == SYS_ARCH_TIMEOUT) {
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	3314      	adds	r3, #20
 800ec4a:	f107 020c 	add.w	r2, r7, #12
 800ec4e:	4611      	mov	r1, r2
 800ec50:	4618      	mov	r0, r3
 800ec52:	f00f f980 	bl	801df56 <sys_arch_mbox_tryfetch>
 800ec56:	4603      	mov	r3, r0
 800ec58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec5c:	d113      	bne.n	800ec86 <netconn_accept+0xce>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_WOULDBLOCK;
 800ec5e:	f06f 0306 	mvn.w	r3, #6
 800ec62:	e033      	b.n	800eccc <netconn_accept+0x114>
    }
  } else {
#if LWIP_SO_RCVTIMEO
    if (sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	f103 0014 	add.w	r0, r3, #20
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	69da      	ldr	r2, [r3, #28]
 800ec6e:	f107 030c 	add.w	r3, r7, #12
 800ec72:	4619      	mov	r1, r3
 800ec74:	f00f f930 	bl	801ded8 <sys_arch_mbox_fetch>
 800ec78:	4603      	mov	r3, r0
 800ec7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec7e:	d102      	bne.n	800ec86 <netconn_accept+0xce>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
 800ec80:	f06f 0302 	mvn.w	r3, #2
 800ec84:	e022      	b.n	800eccc <netconn_accept+0x114>
    }
  }
#endif

  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d005      	beq.n	800ec9a <netconn_accept+0xe2>
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec92:	2200      	movs	r2, #0
 800ec94:	2101      	movs	r1, #1
 800ec96:	6878      	ldr	r0, [r7, #4]
 800ec98:	4798      	blx	r3

  if (lwip_netconn_is_err_msg(accept_ptr, &err)) {
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	f107 0213 	add.w	r2, r7, #19
 800eca0:	4611      	mov	r1, r2
 800eca2:	4618      	mov	r0, r3
 800eca4:	f000 fb86 	bl	800f3b4 <lwip_netconn_is_err_msg>
 800eca8:	4603      	mov	r3, r0
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d002      	beq.n	800ecb4 <netconn_accept+0xfc>
    /* a connection has been aborted: e.g. out of pcbs or out of netconns during accept */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return err;
 800ecae:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ecb2:	e00b      	b.n	800eccc <netconn_accept+0x114>
  }
  if (accept_ptr == NULL) {
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d102      	bne.n	800ecc0 <netconn_accept+0x108>
    /* connection has been aborted */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return ERR_CLSD;
 800ecba:	f06f 030e 	mvn.w	r3, #14
 800ecbe:	e005      	b.n	800eccc <netconn_accept+0x114>
  }
  newconn = (struct netconn *)accept_ptr;
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	617b      	str	r3, [r7, #20]
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 800ecc4:	683b      	ldr	r3, [r7, #0]
 800ecc6:	697a      	ldr	r2, [r7, #20]
 800ecc8:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800ecca:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800eccc:	4618      	mov	r0, r3
 800ecce:	3718      	adds	r7, #24
 800ecd0:	46bd      	mov	sp, r7
 800ecd2:	bd80      	pop	{r7, pc}
 800ecd4:	08023efc 	.word	0x08023efc
 800ecd8:	080240d4 	.word	0x080240d4
 800ecdc:	08023f54 	.word	0x08023f54
 800ece0:	080240f4 	.word	0x080240f4

0800ece4 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800ece4:	b580      	push	{r7, lr}
 800ece6:	b088      	sub	sp, #32
 800ece8:	af00      	add	r7, sp, #0
 800ecea:	60f8      	str	r0, [r7, #12]
 800ecec:	60b9      	str	r1, [r7, #8]
 800ecee:	4613      	mov	r3, r2
 800ecf0:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800ecf6:	68bb      	ldr	r3, [r7, #8]
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d109      	bne.n	800ed10 <netconn_recv_data+0x2c>
 800ecfc:	4b5e      	ldr	r3, [pc, #376]	@ (800ee78 <netconn_recv_data+0x194>)
 800ecfe:	f44f 7212 	mov.w	r2, #584	@ 0x248
 800ed02:	495e      	ldr	r1, [pc, #376]	@ (800ee7c <netconn_recv_data+0x198>)
 800ed04:	485e      	ldr	r0, [pc, #376]	@ (800ee80 <netconn_recv_data+0x19c>)
 800ed06:	f010 fa31 	bl	801f16c <iprintf>
 800ed0a:	f06f 030f 	mvn.w	r3, #15
 800ed0e:	e0ae      	b.n	800ee6e <netconn_recv_data+0x18a>
  *new_buf = NULL;
 800ed10:	68bb      	ldr	r3, [r7, #8]
 800ed12:	2200      	movs	r2, #0
 800ed14:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d109      	bne.n	800ed30 <netconn_recv_data+0x4c>
 800ed1c:	4b56      	ldr	r3, [pc, #344]	@ (800ee78 <netconn_recv_data+0x194>)
 800ed1e:	f240 224a 	movw	r2, #586	@ 0x24a
 800ed22:	4958      	ldr	r1, [pc, #352]	@ (800ee84 <netconn_recv_data+0x1a0>)
 800ed24:	4856      	ldr	r0, [pc, #344]	@ (800ee80 <netconn_recv_data+0x19c>)
 800ed26:	f010 fa21 	bl	801f16c <iprintf>
 800ed2a:	f06f 030f 	mvn.w	r3, #15
 800ed2e:	e09e      	b.n	800ee6e <netconn_recv_data+0x18a>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	3310      	adds	r3, #16
 800ed34:	4618      	mov	r0, r3
 800ed36:	f00f f92a 	bl	801df8e <sys_mbox_valid>
 800ed3a:	4603      	mov	r3, r0
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d10e      	bne.n	800ed5e <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800ed40:	68f8      	ldr	r0, [r7, #12]
 800ed42:	f000 fae6 	bl	800f312 <netconn_err>
 800ed46:	4603      	mov	r3, r0
 800ed48:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800ed4a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d002      	beq.n	800ed58 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800ed52:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800ed56:	e08a      	b.n	800ee6e <netconn_recv_data+0x18a>
    }
    return ERR_CONN;
 800ed58:	f06f 030a 	mvn.w	r3, #10
 800ed5c:	e087      	b.n	800ee6e <netconn_recv_data+0x18a>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ed64:	f003 0302 	and.w	r3, r3, #2
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d110      	bne.n	800ed8e <netconn_recv_data+0xaa>
 800ed6c:	79fb      	ldrb	r3, [r7, #7]
 800ed6e:	f003 0304 	and.w	r3, r3, #4
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d10b      	bne.n	800ed8e <netconn_recv_data+0xaa>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ed7c:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d104      	bne.n	800ed8e <netconn_recv_data+0xaa>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d024      	beq.n	800edd8 <netconn_recv_data+0xf4>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	3310      	adds	r3, #16
 800ed92:	f107 0218 	add.w	r2, r7, #24
 800ed96:	4611      	mov	r1, r2
 800ed98:	4618      	mov	r0, r3
 800ed9a:	f00f f8dc 	bl	801df56 <sys_arch_mbox_tryfetch>
 800ed9e:	4603      	mov	r3, r0
 800eda0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eda4:	d129      	bne.n	800edfa <netconn_recv_data+0x116>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800eda6:	68f8      	ldr	r0, [r7, #12]
 800eda8:	f000 fab3 	bl	800f312 <netconn_err>
 800edac:	4603      	mov	r3, r0
 800edae:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800edb0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d002      	beq.n	800edbe <netconn_recv_data+0xda>
        /* return pending error */
        return err;
 800edb8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800edbc:	e057      	b.n	800ee6e <netconn_recv_data+0x18a>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800edbe:	68fb      	ldr	r3, [r7, #12]
 800edc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800edc4:	f003 0301 	and.w	r3, r3, #1
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d002      	beq.n	800edd2 <netconn_recv_data+0xee>
        return ERR_CONN;
 800edcc:	f06f 030a 	mvn.w	r3, #10
 800edd0:	e04d      	b.n	800ee6e <netconn_recv_data+0x18a>
      }
      return ERR_WOULDBLOCK;
 800edd2:	f06f 0306 	mvn.w	r3, #6
 800edd6:	e04a      	b.n	800ee6e <netconn_recv_data+0x18a>
    }
  } else {
#if LWIP_SO_RCVTIMEO
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	f103 0010 	add.w	r0, r3, #16
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	69da      	ldr	r2, [r3, #28]
 800ede2:	f107 0318 	add.w	r3, r7, #24
 800ede6:	4619      	mov	r1, r3
 800ede8:	f00f f876 	bl	801ded8 <sys_arch_mbox_fetch>
 800edec:	4603      	mov	r3, r0
 800edee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edf2:	d102      	bne.n	800edfa <netconn_recv_data+0x116>
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
 800edf4:	f06f 0302 	mvn.w	r3, #2
 800edf8:	e039      	b.n	800ee6e <netconn_recv_data+0x18a>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	781b      	ldrb	r3, [r3, #0]
 800edfe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ee02:	2b10      	cmp	r3, #16
 800ee04:	d117      	bne.n	800ee36 <netconn_recv_data+0x152>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800ee06:	69bb      	ldr	r3, [r7, #24]
 800ee08:	f107 0217 	add.w	r2, r7, #23
 800ee0c:	4611      	mov	r1, r2
 800ee0e:	4618      	mov	r0, r3
 800ee10:	f000 fad0 	bl	800f3b4 <lwip_netconn_is_err_msg>
 800ee14:	4603      	mov	r3, r0
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d009      	beq.n	800ee2e <netconn_recv_data+0x14a>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800ee1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ee1e:	f113 0f0f 	cmn.w	r3, #15
 800ee22:	d101      	bne.n	800ee28 <netconn_recv_data+0x144>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800ee24:	2300      	movs	r3, #0
 800ee26:	e022      	b.n	800ee6e <netconn_recv_data+0x18a>
      }
      return err;
 800ee28:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ee2c:	e01f      	b.n	800ee6e <netconn_recv_data+0x18a>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800ee2e:	69bb      	ldr	r3, [r7, #24]
 800ee30:	891b      	ldrh	r3, [r3, #8]
 800ee32:	83fb      	strh	r3, [r7, #30]
 800ee34:	e00d      	b.n	800ee52 <netconn_recv_data+0x16e>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800ee36:	69bb      	ldr	r3, [r7, #24]
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d106      	bne.n	800ee4a <netconn_recv_data+0x166>
 800ee3c:	4b0e      	ldr	r3, [pc, #56]	@ (800ee78 <netconn_recv_data+0x194>)
 800ee3e:	f240 2291 	movw	r2, #657	@ 0x291
 800ee42:	4911      	ldr	r1, [pc, #68]	@ (800ee88 <netconn_recv_data+0x1a4>)
 800ee44:	480e      	ldr	r0, [pc, #56]	@ (800ee80 <netconn_recv_data+0x19c>)
 800ee46:	f010 f991 	bl	801f16c <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800ee4a:	69bb      	ldr	r3, [r7, #24]
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	891b      	ldrh	r3, [r3, #8]
 800ee50:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d005      	beq.n	800ee66 <netconn_recv_data+0x182>
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee5e:	8bfa      	ldrh	r2, [r7, #30]
 800ee60:	2101      	movs	r1, #1
 800ee62:	68f8      	ldr	r0, [r7, #12]
 800ee64:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800ee66:	69ba      	ldr	r2, [r7, #24]
 800ee68:	68bb      	ldr	r3, [r7, #8]
 800ee6a:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800ee6c:	2300      	movs	r3, #0
}
 800ee6e:	4618      	mov	r0, r3
 800ee70:	3720      	adds	r7, #32
 800ee72:	46bd      	mov	sp, r7
 800ee74:	bd80      	pop	{r7, pc}
 800ee76:	bf00      	nop
 800ee78:	08023efc 	.word	0x08023efc
 800ee7c:	08024114 	.word	0x08024114
 800ee80:	08023f54 	.word	0x08023f54
 800ee84:	08024134 	.word	0x08024134
 800ee88:	08024150 	.word	0x08024150

0800ee8c <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800ee8c:	b580      	push	{r7, lr}
 800ee8e:	b084      	sub	sp, #16
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	60f8      	str	r0, [r7, #12]
 800ee94:	60b9      	str	r1, [r7, #8]
 800ee96:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d005      	beq.n	800eeaa <netconn_tcp_recvd_msg+0x1e>
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	781b      	ldrb	r3, [r3, #0]
 800eea2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800eea6:	2b10      	cmp	r3, #16
 800eea8:	d009      	beq.n	800eebe <netconn_tcp_recvd_msg+0x32>
 800eeaa:	4b0c      	ldr	r3, [pc, #48]	@ (800eedc <netconn_tcp_recvd_msg+0x50>)
 800eeac:	f240 22a7 	movw	r2, #679	@ 0x2a7
 800eeb0:	490b      	ldr	r1, [pc, #44]	@ (800eee0 <netconn_tcp_recvd_msg+0x54>)
 800eeb2:	480c      	ldr	r0, [pc, #48]	@ (800eee4 <netconn_tcp_recvd_msg+0x58>)
 800eeb4:	f010 f95a 	bl	801f16c <iprintf>
 800eeb8:	f06f 030f 	mvn.w	r3, #15
 800eebc:	e00a      	b.n	800eed4 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	68fa      	ldr	r2, [r7, #12]
 800eec2:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	68ba      	ldr	r2, [r7, #8]
 800eec8:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800eeca:	6879      	ldr	r1, [r7, #4]
 800eecc:	4806      	ldr	r0, [pc, #24]	@ (800eee8 <netconn_tcp_recvd_msg+0x5c>)
 800eece:	f7ff fcff 	bl	800e8d0 <netconn_apimsg>
 800eed2:	4603      	mov	r3, r0
}
 800eed4:	4618      	mov	r0, r3
 800eed6:	3710      	adds	r7, #16
 800eed8:	46bd      	mov	sp, r7
 800eeda:	bd80      	pop	{r7, pc}
 800eedc:	08023efc 	.word	0x08023efc
 800eee0:	0802415c 	.word	0x0802415c
 800eee4:	08023f54 	.word	0x08023f54
 800eee8:	08010791 	.word	0x08010791

0800eeec <netconn_recv_data_tcp>:
  return err;
}

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800eeec:	b580      	push	{r7, lr}
 800eeee:	b090      	sub	sp, #64	@ 0x40
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	60f8      	str	r0, [r7, #12]
 800eef4:	60b9      	str	r1, [r7, #8]
 800eef6:	4613      	mov	r3, r2
 800eef8:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800eefa:	68fb      	ldr	r3, [r7, #12]
 800eefc:	3310      	adds	r3, #16
 800eefe:	4618      	mov	r0, r3
 800ef00:	f00f f845 	bl	801df8e <sys_mbox_valid>
 800ef04:	4603      	mov	r3, r0
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d102      	bne.n	800ef10 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800ef0a:	f06f 030a 	mvn.w	r3, #10
 800ef0e:	e072      	b.n	800eff6 <netconn_recv_data_tcp+0x10a>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ef16:	b25b      	sxtb	r3, r3
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	da09      	bge.n	800ef30 <netconn_recv_data_tcp+0x44>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ef22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ef26:	b2da      	uxtb	r2, r3
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	f883 2020 	strb.w	r2, [r3, #32]
    goto handle_fin;
 800ef2e:	e03b      	b.n	800efa8 <netconn_recv_data_tcp+0xbc>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800ef30:	79fb      	ldrb	r3, [r7, #7]
 800ef32:	461a      	mov	r2, r3
 800ef34:	68b9      	ldr	r1, [r7, #8]
 800ef36:	68f8      	ldr	r0, [r7, #12]
 800ef38:	f7ff fed4 	bl	800ece4 <netconn_recv_data>
 800ef3c:	4603      	mov	r3, r0
 800ef3e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  if (err != ERR_OK) {
 800ef42:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d002      	beq.n	800ef50 <netconn_recv_data_tcp+0x64>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800ef4a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ef4e:	e052      	b.n	800eff6 <netconn_recv_data_tcp+0x10a>
  }
  buf = *new_buf;
 800ef50:	68bb      	ldr	r3, [r7, #8]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800ef56:	79fb      	ldrb	r3, [r7, #7]
 800ef58:	f003 0308 	and.w	r3, r3, #8
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	d10e      	bne.n	800ef7e <netconn_recv_data_tcp+0x92>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800ef60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d002      	beq.n	800ef6c <netconn_recv_data_tcp+0x80>
 800ef66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef68:	891b      	ldrh	r3, [r3, #8]
 800ef6a:	e000      	b.n	800ef6e <netconn_recv_data_tcp+0x82>
 800ef6c:	2301      	movs	r3, #1
 800ef6e:	86fb      	strh	r3, [r7, #54]	@ 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800ef70:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ef72:	f107 0214 	add.w	r2, r7, #20
 800ef76:	4619      	mov	r1, r3
 800ef78:	68f8      	ldr	r0, [r7, #12]
 800ef7a:	f7ff ff87 	bl	800ee8c <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800ef7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d136      	bne.n	800eff2 <netconn_recv_data_tcp+0x106>
    if (apiflags & NETCONN_NOFIN) {
 800ef84:	79fb      	ldrb	r3, [r7, #7]
 800ef86:	f003 0310 	and.w	r3, r3, #16
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d00b      	beq.n	800efa6 <netconn_recv_data_tcp+0xba>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ef94:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ef98:	b2da      	uxtb	r2, r3
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	f883 2020 	strb.w	r2, [r3, #32]
      return ERR_WOULDBLOCK;
 800efa0:	f06f 0306 	mvn.w	r3, #6
 800efa4:	e027      	b.n	800eff6 <netconn_recv_data_tcp+0x10a>
    } else {
handle_fin:
 800efa6:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efac:	2b00      	cmp	r3, #0
 800efae:	d005      	beq.n	800efbc <netconn_recv_data_tcp+0xd0>
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efb4:	2200      	movs	r2, #0
 800efb6:	2101      	movs	r1, #1
 800efb8:	68f8      	ldr	r0, [r7, #12]
 800efba:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	685b      	ldr	r3, [r3, #4]
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d10f      	bne.n	800efe4 <netconn_recv_data_tcp+0xf8>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800efc4:	68f8      	ldr	r0, [r7, #12]
 800efc6:	f000 f9a4 	bl	800f312 <netconn_err>
 800efca:	4603      	mov	r3, r0
 800efcc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (err != ERR_OK) {
 800efd0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d002      	beq.n	800efde <netconn_recv_data_tcp+0xf2>
          return err;
 800efd8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800efdc:	e00b      	b.n	800eff6 <netconn_recv_data_tcp+0x10a>
        }
        return ERR_RST;
 800efde:	f06f 030d 	mvn.w	r3, #13
 800efe2:	e008      	b.n	800eff6 <netconn_recv_data_tcp+0x10a>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800efe4:	2101      	movs	r1, #1
 800efe6:	68f8      	ldr	r0, [r7, #12]
 800efe8:	f000 f956 	bl	800f298 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800efec:	f06f 030e 	mvn.w	r3, #14
 800eff0:	e001      	b.n	800eff6 <netconn_recv_data_tcp+0x10a>
    }
  }
  return err;
 800eff2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800eff6:	4618      	mov	r0, r3
 800eff8:	3740      	adds	r7, #64	@ 0x40
 800effa:	46bd      	mov	sp, r7
 800effc:	bd80      	pop	{r7, pc}
	...

0800f000 <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 800f000:	b580      	push	{r7, lr}
 800f002:	b086      	sub	sp, #24
 800f004:	af00      	add	r7, sp, #0
 800f006:	6078      	str	r0, [r7, #4]
 800f008:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 800f00a:	2300      	movs	r3, #0
 800f00c:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800f00e:	683b      	ldr	r3, [r7, #0]
 800f010:	2b00      	cmp	r3, #0
 800f012:	d109      	bne.n	800f028 <netconn_recv+0x28>
 800f014:	4b32      	ldr	r3, [pc, #200]	@ (800f0e0 <netconn_recv+0xe0>)
 800f016:	f240 3263 	movw	r2, #867	@ 0x363
 800f01a:	4932      	ldr	r1, [pc, #200]	@ (800f0e4 <netconn_recv+0xe4>)
 800f01c:	4832      	ldr	r0, [pc, #200]	@ (800f0e8 <netconn_recv+0xe8>)
 800f01e:	f010 f8a5 	bl	801f16c <iprintf>
 800f022:	f06f 030f 	mvn.w	r3, #15
 800f026:	e056      	b.n	800f0d6 <netconn_recv+0xd6>
  *new_buf = NULL;
 800f028:	683b      	ldr	r3, [r7, #0]
 800f02a:	2200      	movs	r2, #0
 800f02c:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	2b00      	cmp	r3, #0
 800f032:	d109      	bne.n	800f048 <netconn_recv+0x48>
 800f034:	4b2a      	ldr	r3, [pc, #168]	@ (800f0e0 <netconn_recv+0xe0>)
 800f036:	f240 3265 	movw	r2, #869	@ 0x365
 800f03a:	492c      	ldr	r1, [pc, #176]	@ (800f0ec <netconn_recv+0xec>)
 800f03c:	482a      	ldr	r0, [pc, #168]	@ (800f0e8 <netconn_recv+0xe8>)
 800f03e:	f010 f895 	bl	801f16c <iprintf>
 800f042:	f06f 030f 	mvn.w	r3, #15
 800f046:	e046      	b.n	800f0d6 <netconn_recv+0xd6>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	781b      	ldrb	r3, [r3, #0]
 800f04c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f050:	2b10      	cmp	r3, #16
 800f052:	d13a      	bne.n	800f0ca <netconn_recv+0xca>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 800f054:	2300      	movs	r3, #0
 800f056:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800f058:	2006      	movs	r0, #6
 800f05a:	f003 fdc9 	bl	8012bf0 <memp_malloc>
 800f05e:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 800f060:	697b      	ldr	r3, [r7, #20]
 800f062:	2b00      	cmp	r3, #0
 800f064:	d102      	bne.n	800f06c <netconn_recv+0x6c>
      return ERR_MEM;
 800f066:	f04f 33ff 	mov.w	r3, #4294967295
 800f06a:	e034      	b.n	800f0d6 <netconn_recv+0xd6>
    }

    err = netconn_recv_data_tcp(conn, &p, 0);
 800f06c:	f107 030c 	add.w	r3, r7, #12
 800f070:	2200      	movs	r2, #0
 800f072:	4619      	mov	r1, r3
 800f074:	6878      	ldr	r0, [r7, #4]
 800f076:	f7ff ff39 	bl	800eeec <netconn_recv_data_tcp>
 800f07a:	4603      	mov	r3, r0
 800f07c:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800f07e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f082:	2b00      	cmp	r3, #0
 800f084:	d006      	beq.n	800f094 <netconn_recv+0x94>
      memp_free(MEMP_NETBUF, buf);
 800f086:	6979      	ldr	r1, [r7, #20]
 800f088:	2006      	movs	r0, #6
 800f08a:	f003 fe27 	bl	8012cdc <memp_free>
      return err;
 800f08e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f092:	e020      	b.n	800f0d6 <netconn_recv+0xd6>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	2b00      	cmp	r3, #0
 800f098:	d106      	bne.n	800f0a8 <netconn_recv+0xa8>
 800f09a:	4b11      	ldr	r3, [pc, #68]	@ (800f0e0 <netconn_recv+0xe0>)
 800f09c:	f240 3279 	movw	r2, #889	@ 0x379
 800f0a0:	4913      	ldr	r1, [pc, #76]	@ (800f0f0 <netconn_recv+0xf0>)
 800f0a2:	4811      	ldr	r0, [pc, #68]	@ (800f0e8 <netconn_recv+0xe8>)
 800f0a4:	f010 f862 	bl	801f16c <iprintf>

    buf->p = p;
 800f0a8:	68fa      	ldr	r2, [r7, #12]
 800f0aa:	697b      	ldr	r3, [r7, #20]
 800f0ac:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800f0ae:	68fa      	ldr	r2, [r7, #12]
 800f0b0:	697b      	ldr	r3, [r7, #20]
 800f0b2:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 800f0b4:	697b      	ldr	r3, [r7, #20]
 800f0b6:	2200      	movs	r2, #0
 800f0b8:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 800f0ba:	697b      	ldr	r3, [r7, #20]
 800f0bc:	2200      	movs	r2, #0
 800f0be:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 800f0c0:	683b      	ldr	r3, [r7, #0]
 800f0c2:	697a      	ldr	r2, [r7, #20]
 800f0c4:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	e005      	b.n	800f0d6 <netconn_recv+0xd6>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf, 0);
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	6839      	ldr	r1, [r7, #0]
 800f0ce:	6878      	ldr	r0, [r7, #4]
 800f0d0:	f7ff fe08 	bl	800ece4 <netconn_recv_data>
 800f0d4:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 800f0d6:	4618      	mov	r0, r3
 800f0d8:	3718      	adds	r7, #24
 800f0da:	46bd      	mov	sp, r7
 800f0dc:	bd80      	pop	{r7, pc}
 800f0de:	bf00      	nop
 800f0e0:	08023efc 	.word	0x08023efc
 800f0e4:	08024114 	.word	0x08024114
 800f0e8:	08023f54 	.word	0x08023f54
 800f0ec:	08024134 	.word	0x08024134
 800f0f0:	080241ac 	.word	0x080241ac

0800f0f4 <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 800f0f4:	b580      	push	{r7, lr}
 800f0f6:	b088      	sub	sp, #32
 800f0f8:	af02      	add	r7, sp, #8
 800f0fa:	60f8      	str	r0, [r7, #12]
 800f0fc:	60b9      	str	r1, [r7, #8]
 800f0fe:	607a      	str	r2, [r7, #4]
 800f100:	70fb      	strb	r3, [r7, #3]
  struct netvector vector;
  vector.ptr = dataptr;
 800f102:	68bb      	ldr	r3, [r7, #8]
 800f104:	613b      	str	r3, [r7, #16]
  vector.len = size;
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	617b      	str	r3, [r7, #20]
  return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written);
 800f10a:	78fa      	ldrb	r2, [r7, #3]
 800f10c:	f107 0110 	add.w	r1, r7, #16
 800f110:	6a3b      	ldr	r3, [r7, #32]
 800f112:	9300      	str	r3, [sp, #0]
 800f114:	4613      	mov	r3, r2
 800f116:	2201      	movs	r2, #1
 800f118:	68f8      	ldr	r0, [r7, #12]
 800f11a:	f000 f805 	bl	800f128 <netconn_write_vectors_partly>
 800f11e:	4603      	mov	r3, r0
}
 800f120:	4618      	mov	r0, r3
 800f122:	3718      	adds	r7, #24
 800f124:	46bd      	mov	sp, r7
 800f126:	bd80      	pop	{r7, pc}

0800f128 <netconn_write_vectors_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_vectors_partly(struct netconn *conn, struct netvector *vectors, u16_t vectorcnt,
                             u8_t apiflags, size_t *bytes_written)
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	b092      	sub	sp, #72	@ 0x48
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	60f8      	str	r0, [r7, #12]
 800f130:	60b9      	str	r1, [r7, #8]
 800f132:	4611      	mov	r1, r2
 800f134:	461a      	mov	r2, r3
 800f136:	460b      	mov	r3, r1
 800f138:	80fb      	strh	r3, [r7, #6]
 800f13a:	4613      	mov	r3, r2
 800f13c:	717b      	strb	r3, [r7, #5]
  err_t err;
  u8_t dontblock;
  size_t size;
  int i;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	2b00      	cmp	r3, #0
 800f142:	d109      	bne.n	800f158 <netconn_write_vectors_partly+0x30>
 800f144:	4b4e      	ldr	r3, [pc, #312]	@ (800f280 <netconn_write_vectors_partly+0x158>)
 800f146:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800f14a:	494e      	ldr	r1, [pc, #312]	@ (800f284 <netconn_write_vectors_partly+0x15c>)
 800f14c:	484e      	ldr	r0, [pc, #312]	@ (800f288 <netconn_write_vectors_partly+0x160>)
 800f14e:	f010 f80d 	bl	801f16c <iprintf>
 800f152:	f06f 030f 	mvn.w	r3, #15
 800f156:	e08f      	b.n	800f278 <netconn_write_vectors_partly+0x150>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	781b      	ldrb	r3, [r3, #0]
 800f15c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800f160:	2b10      	cmp	r3, #16
 800f162:	d009      	beq.n	800f178 <netconn_write_vectors_partly+0x50>
 800f164:	4b46      	ldr	r3, [pc, #280]	@ (800f280 <netconn_write_vectors_partly+0x158>)
 800f166:	f240 32ef 	movw	r2, #1007	@ 0x3ef
 800f16a:	4948      	ldr	r1, [pc, #288]	@ (800f28c <netconn_write_vectors_partly+0x164>)
 800f16c:	4846      	ldr	r0, [pc, #280]	@ (800f288 <netconn_write_vectors_partly+0x160>)
 800f16e:	f00f fffd 	bl	801f16c <iprintf>
 800f172:	f06f 0305 	mvn.w	r3, #5
 800f176:	e07f      	b.n	800f278 <netconn_write_vectors_partly+0x150>
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f17e:	f003 0302 	and.w	r3, r3, #2
 800f182:	2b00      	cmp	r3, #0
 800f184:	d104      	bne.n	800f190 <netconn_write_vectors_partly+0x68>
 800f186:	797b      	ldrb	r3, [r7, #5]
 800f188:	f003 0304 	and.w	r3, r3, #4
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d001      	beq.n	800f194 <netconn_write_vectors_partly+0x6c>
 800f190:	2301      	movs	r3, #1
 800f192:	e000      	b.n	800f196 <netconn_write_vectors_partly+0x6e>
 800f194:	2300      	movs	r3, #0
 800f196:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 800f19a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d005      	beq.n	800f1ae <netconn_write_vectors_partly+0x86>
 800f1a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d102      	bne.n	800f1ae <netconn_write_vectors_partly+0x86>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 800f1a8:	f06f 0305 	mvn.w	r3, #5
 800f1ac:	e064      	b.n	800f278 <netconn_write_vectors_partly+0x150>
  }

  /* sum up the total size */
  size = 0;
 800f1ae:	2300      	movs	r3, #0
 800f1b0:	647b      	str	r3, [r7, #68]	@ 0x44
  for (i = 0; i < vectorcnt; i++) {
 800f1b2:	2300      	movs	r3, #0
 800f1b4:	643b      	str	r3, [r7, #64]	@ 0x40
 800f1b6:	e015      	b.n	800f1e4 <netconn_write_vectors_partly+0xbc>
    size += vectors[i].len;
 800f1b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1ba:	00db      	lsls	r3, r3, #3
 800f1bc:	68ba      	ldr	r2, [r7, #8]
 800f1be:	4413      	add	r3, r2
 800f1c0:	685b      	ldr	r3, [r3, #4]
 800f1c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f1c4:	4413      	add	r3, r2
 800f1c6:	647b      	str	r3, [r7, #68]	@ 0x44
    if (size < vectors[i].len) {
 800f1c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1ca:	00db      	lsls	r3, r3, #3
 800f1cc:	68ba      	ldr	r2, [r7, #8]
 800f1ce:	4413      	add	r3, r2
 800f1d0:	685b      	ldr	r3, [r3, #4]
 800f1d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f1d4:	429a      	cmp	r2, r3
 800f1d6:	d202      	bcs.n	800f1de <netconn_write_vectors_partly+0xb6>
      /* overflow */
      return ERR_VAL;
 800f1d8:	f06f 0305 	mvn.w	r3, #5
 800f1dc:	e04c      	b.n	800f278 <netconn_write_vectors_partly+0x150>
  for (i = 0; i < vectorcnt; i++) {
 800f1de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1e0:	3301      	adds	r3, #1
 800f1e2:	643b      	str	r3, [r7, #64]	@ 0x40
 800f1e4:	88fb      	ldrh	r3, [r7, #6]
 800f1e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f1e8:	429a      	cmp	r2, r3
 800f1ea:	dbe5      	blt.n	800f1b8 <netconn_write_vectors_partly+0x90>
    }
  }
  if (size == 0) {
 800f1ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d101      	bne.n	800f1f6 <netconn_write_vectors_partly+0xce>
    return ERR_OK;
 800f1f2:	2300      	movs	r3, #0
 800f1f4:	e040      	b.n	800f278 <netconn_write_vectors_partly+0x150>
  } else if (size > SSIZE_MAX) {
 800f1f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	da0a      	bge.n	800f212 <netconn_write_vectors_partly+0xea>
    ssize_t limited;
    /* this is required by the socket layer (cannot send full size_t range) */
    if (!bytes_written) {
 800f1fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d102      	bne.n	800f208 <netconn_write_vectors_partly+0xe0>
      return ERR_VAL;
 800f202:	f06f 0305 	mvn.w	r3, #5
 800f206:	e037      	b.n	800f278 <netconn_write_vectors_partly+0x150>
    }
    /* limit the amount of data to send */
    limited = SSIZE_MAX;
 800f208:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800f20c:	63bb      	str	r3, [r7, #56]	@ 0x38
    size = (size_t)limited;
 800f20e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f210:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 800f212:	68fb      	ldr	r3, [r7, #12]
 800f214:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 800f216:	68bb      	ldr	r3, [r7, #8]
 800f218:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 800f21a:	88fb      	ldrh	r3, [r7, #6]
 800f21c:	843b      	strh	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 800f21e:	2300      	movs	r3, #0
 800f220:	627b      	str	r3, [r7, #36]	@ 0x24
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 800f222:	797b      	ldrb	r3, [r7, #5]
 800f224:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  API_MSG_VAR_REF(msg).msg.w.len = size;
 800f228:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f22a:	62bb      	str	r3, [r7, #40]	@ 0x28
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 800f22c:	2300      	movs	r3, #0
 800f22e:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 800f230:	f107 0314 	add.w	r3, r7, #20
 800f234:	4619      	mov	r1, r3
 800f236:	4816      	ldr	r0, [pc, #88]	@ (800f290 <netconn_write_vectors_partly+0x168>)
 800f238:	f7ff fb4a 	bl	800e8d0 <netconn_apimsg>
 800f23c:	4603      	mov	r3, r0
 800f23e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (err == ERR_OK) {
 800f242:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800f246:	2b00      	cmp	r3, #0
 800f248:	d114      	bne.n	800f274 <netconn_write_vectors_partly+0x14c>
    if (bytes_written != NULL) {
 800f24a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d002      	beq.n	800f256 <netconn_write_vectors_partly+0x12e>
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.offset;
 800f250:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f252:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f254:	601a      	str	r2, [r3, #0]
    }
    /* for blocking, check all requested bytes were written, NOTE: send_timeout is
       treated as dontblock (see dontblock assignment above) */
    if (!dontblock) {
 800f256:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d10a      	bne.n	800f274 <netconn_write_vectors_partly+0x14c>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 800f25e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f260:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f262:	429a      	cmp	r2, r3
 800f264:	d006      	beq.n	800f274 <netconn_write_vectors_partly+0x14c>
 800f266:	4b06      	ldr	r3, [pc, #24]	@ (800f280 <netconn_write_vectors_partly+0x158>)
 800f268:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800f26c:	4909      	ldr	r1, [pc, #36]	@ (800f294 <netconn_write_vectors_partly+0x16c>)
 800f26e:	4806      	ldr	r0, [pc, #24]	@ (800f288 <netconn_write_vectors_partly+0x160>)
 800f270:	f00f ff7c 	bl	801f16c <iprintf>
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 800f274:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800f278:	4618      	mov	r0, r3
 800f27a:	3748      	adds	r7, #72	@ 0x48
 800f27c:	46bd      	mov	sp, r7
 800f27e:	bd80      	pop	{r7, pc}
 800f280:	08023efc 	.word	0x08023efc
 800f284:	080241d4 	.word	0x080241d4
 800f288:	08023f54 	.word	0x08023f54
 800f28c:	080241f0 	.word	0x080241f0
 800f290:	08010b9d 	.word	0x08010b9d
 800f294:	08024214 	.word	0x08024214

0800f298 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b08c      	sub	sp, #48	@ 0x30
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
 800f2a0:	460b      	mov	r3, r1
 800f2a2:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d109      	bne.n	800f2be <netconn_close_shutdown+0x26>
 800f2aa:	4b0f      	ldr	r3, [pc, #60]	@ (800f2e8 <netconn_close_shutdown+0x50>)
 800f2ac:	f240 4247 	movw	r2, #1095	@ 0x447
 800f2b0:	490e      	ldr	r1, [pc, #56]	@ (800f2ec <netconn_close_shutdown+0x54>)
 800f2b2:	480f      	ldr	r0, [pc, #60]	@ (800f2f0 <netconn_close_shutdown+0x58>)
 800f2b4:	f00f ff5a 	bl	801f16c <iprintf>
 800f2b8:	f06f 030f 	mvn.w	r3, #15
 800f2bc:	e010      	b.n	800f2e0 <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800f2c2:	78fb      	ldrb	r3, [r7, #3]
 800f2c4:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800f2c6:	2329      	movs	r3, #41	@ 0x29
 800f2c8:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800f2ca:	f107 030c 	add.w	r3, r7, #12
 800f2ce:	4619      	mov	r1, r3
 800f2d0:	4808      	ldr	r0, [pc, #32]	@ (800f2f4 <netconn_close_shutdown+0x5c>)
 800f2d2:	f7ff fafd 	bl	800e8d0 <netconn_apimsg>
 800f2d6:	4603      	mov	r3, r0
 800f2d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800f2dc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800f2e0:	4618      	mov	r0, r3
 800f2e2:	3730      	adds	r7, #48	@ 0x30
 800f2e4:	46bd      	mov	sp, r7
 800f2e6:	bd80      	pop	{r7, pc}
 800f2e8:	08023efc 	.word	0x08023efc
 800f2ec:	08024238 	.word	0x08024238
 800f2f0:	08023f54 	.word	0x08023f54
 800f2f4:	08010cb5 	.word	0x08010cb5

0800f2f8 <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 800f2f8:	b580      	push	{r7, lr}
 800f2fa:	b082      	sub	sp, #8
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 800f300:	2103      	movs	r1, #3
 800f302:	6878      	ldr	r0, [r7, #4]
 800f304:	f7ff ffc8 	bl	800f298 <netconn_close_shutdown>
 800f308:	4603      	mov	r3, r0
}
 800f30a:	4618      	mov	r0, r3
 800f30c:	3708      	adds	r7, #8
 800f30e:	46bd      	mov	sp, r7
 800f310:	bd80      	pop	{r7, pc}

0800f312 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800f312:	b580      	push	{r7, lr}
 800f314:	b084      	sub	sp, #16
 800f316:	af00      	add	r7, sp, #0
 800f318:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d101      	bne.n	800f324 <netconn_err+0x12>
    return ERR_OK;
 800f320:	2300      	movs	r3, #0
 800f322:	e00d      	b.n	800f340 <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800f324:	f00e ff4e 	bl	801e1c4 <sys_arch_protect>
 800f328:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	7a1b      	ldrb	r3, [r3, #8]
 800f32e:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	2200      	movs	r2, #0
 800f334:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800f336:	68f8      	ldr	r0, [r7, #12]
 800f338:	f00e ff52 	bl	801e1e0 <sys_arch_unprotect>
  return err;
 800f33c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800f340:	4618      	mov	r0, r3
 800f342:	3710      	adds	r7, #16
 800f344:	46bd      	mov	sp, r7
 800f346:	bd80      	pop	{r7, pc}

0800f348 <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800f348:	b580      	push	{r7, lr}
 800f34a:	b082      	sub	sp, #8
 800f34c:	af00      	add	r7, sp, #0
 800f34e:	4603      	mov	r3, r0
 800f350:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800f352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f356:	f113 0f0d 	cmn.w	r3, #13
 800f35a:	d009      	beq.n	800f370 <lwip_netconn_err_to_msg+0x28>
 800f35c:	f113 0f0d 	cmn.w	r3, #13
 800f360:	dc0c      	bgt.n	800f37c <lwip_netconn_err_to_msg+0x34>
 800f362:	f113 0f0f 	cmn.w	r3, #15
 800f366:	d007      	beq.n	800f378 <lwip_netconn_err_to_msg+0x30>
 800f368:	f113 0f0e 	cmn.w	r3, #14
 800f36c:	d002      	beq.n	800f374 <lwip_netconn_err_to_msg+0x2c>
 800f36e:	e005      	b.n	800f37c <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800f370:	4b0a      	ldr	r3, [pc, #40]	@ (800f39c <lwip_netconn_err_to_msg+0x54>)
 800f372:	e00e      	b.n	800f392 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800f374:	4b0a      	ldr	r3, [pc, #40]	@ (800f3a0 <lwip_netconn_err_to_msg+0x58>)
 800f376:	e00c      	b.n	800f392 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800f378:	4b0a      	ldr	r3, [pc, #40]	@ (800f3a4 <lwip_netconn_err_to_msg+0x5c>)
 800f37a:	e00a      	b.n	800f392 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800f37c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f380:	2b00      	cmp	r3, #0
 800f382:	d005      	beq.n	800f390 <lwip_netconn_err_to_msg+0x48>
 800f384:	4b08      	ldr	r3, [pc, #32]	@ (800f3a8 <lwip_netconn_err_to_msg+0x60>)
 800f386:	227d      	movs	r2, #125	@ 0x7d
 800f388:	4908      	ldr	r1, [pc, #32]	@ (800f3ac <lwip_netconn_err_to_msg+0x64>)
 800f38a:	4809      	ldr	r0, [pc, #36]	@ (800f3b0 <lwip_netconn_err_to_msg+0x68>)
 800f38c:	f00f feee 	bl	801f16c <iprintf>
      return NULL;
 800f390:	2300      	movs	r3, #0
  }
}
 800f392:	4618      	mov	r0, r3
 800f394:	3708      	adds	r7, #8
 800f396:	46bd      	mov	sp, r7
 800f398:	bd80      	pop	{r7, pc}
 800f39a:	bf00      	nop
 800f39c:	08027590 	.word	0x08027590
 800f3a0:	08027591 	.word	0x08027591
 800f3a4:	08027592 	.word	0x08027592
 800f3a8:	0802429c 	.word	0x0802429c
 800f3ac:	080242d0 	.word	0x080242d0
 800f3b0:	080242e0 	.word	0x080242e0

0800f3b4 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800f3b4:	b580      	push	{r7, lr}
 800f3b6:	b082      	sub	sp, #8
 800f3b8:	af00      	add	r7, sp, #0
 800f3ba:	6078      	str	r0, [r7, #4]
 800f3bc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800f3be:	683b      	ldr	r3, [r7, #0]
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d105      	bne.n	800f3d0 <lwip_netconn_is_err_msg+0x1c>
 800f3c4:	4b12      	ldr	r3, [pc, #72]	@ (800f410 <lwip_netconn_is_err_msg+0x5c>)
 800f3c6:	2285      	movs	r2, #133	@ 0x85
 800f3c8:	4912      	ldr	r1, [pc, #72]	@ (800f414 <lwip_netconn_is_err_msg+0x60>)
 800f3ca:	4813      	ldr	r0, [pc, #76]	@ (800f418 <lwip_netconn_is_err_msg+0x64>)
 800f3cc:	f00f fece 	bl	801f16c <iprintf>

  if (msg == &netconn_aborted) {
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	4a12      	ldr	r2, [pc, #72]	@ (800f41c <lwip_netconn_is_err_msg+0x68>)
 800f3d4:	4293      	cmp	r3, r2
 800f3d6:	d104      	bne.n	800f3e2 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800f3d8:	683b      	ldr	r3, [r7, #0]
 800f3da:	22f3      	movs	r2, #243	@ 0xf3
 800f3dc:	701a      	strb	r2, [r3, #0]
    return 1;
 800f3de:	2301      	movs	r3, #1
 800f3e0:	e012      	b.n	800f408 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	4a0e      	ldr	r2, [pc, #56]	@ (800f420 <lwip_netconn_is_err_msg+0x6c>)
 800f3e6:	4293      	cmp	r3, r2
 800f3e8:	d104      	bne.n	800f3f4 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800f3ea:	683b      	ldr	r3, [r7, #0]
 800f3ec:	22f2      	movs	r2, #242	@ 0xf2
 800f3ee:	701a      	strb	r2, [r3, #0]
    return 1;
 800f3f0:	2301      	movs	r3, #1
 800f3f2:	e009      	b.n	800f408 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	4a0b      	ldr	r2, [pc, #44]	@ (800f424 <lwip_netconn_is_err_msg+0x70>)
 800f3f8:	4293      	cmp	r3, r2
 800f3fa:	d104      	bne.n	800f406 <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800f3fc:	683b      	ldr	r3, [r7, #0]
 800f3fe:	22f1      	movs	r2, #241	@ 0xf1
 800f400:	701a      	strb	r2, [r3, #0]
    return 1;
 800f402:	2301      	movs	r3, #1
 800f404:	e000      	b.n	800f408 <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800f406:	2300      	movs	r3, #0
}
 800f408:	4618      	mov	r0, r3
 800f40a:	3708      	adds	r7, #8
 800f40c:	46bd      	mov	sp, r7
 800f40e:	bd80      	pop	{r7, pc}
 800f410:	0802429c 	.word	0x0802429c
 800f414:	08024308 	.word	0x08024308
 800f418:	080242e0 	.word	0x080242e0
 800f41c:	08027590 	.word	0x08027590
 800f420:	08027591 	.word	0x08027591
 800f424:	08027592 	.word	0x08027592

0800f428 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800f428:	b580      	push	{r7, lr}
 800f42a:	b088      	sub	sp, #32
 800f42c:	af00      	add	r7, sp, #0
 800f42e:	60f8      	str	r0, [r7, #12]
 800f430:	60b9      	str	r1, [r7, #8]
 800f432:	607a      	str	r2, [r7, #4]
 800f434:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800f436:	68bb      	ldr	r3, [r7, #8]
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d105      	bne.n	800f448 <recv_udp+0x20>
 800f43c:	4b34      	ldr	r3, [pc, #208]	@ (800f510 <recv_udp+0xe8>)
 800f43e:	22e5      	movs	r2, #229	@ 0xe5
 800f440:	4934      	ldr	r1, [pc, #208]	@ (800f514 <recv_udp+0xec>)
 800f442:	4835      	ldr	r0, [pc, #212]	@ (800f518 <recv_udp+0xf0>)
 800f444:	f00f fe92 	bl	801f16c <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d105      	bne.n	800f45a <recv_udp+0x32>
 800f44e:	4b30      	ldr	r3, [pc, #192]	@ (800f510 <recv_udp+0xe8>)
 800f450:	22e6      	movs	r2, #230	@ 0xe6
 800f452:	4932      	ldr	r1, [pc, #200]	@ (800f51c <recv_udp+0xf4>)
 800f454:	4830      	ldr	r0, [pc, #192]	@ (800f518 <recv_udp+0xf0>)
 800f456:	f00f fe89 	bl	801f16c <iprintf>
  conn = (struct netconn *)arg;
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800f45e:	69fb      	ldr	r3, [r7, #28]
 800f460:	2b00      	cmp	r3, #0
 800f462:	d103      	bne.n	800f46c <recv_udp+0x44>
    pbuf_free(p);
 800f464:	6878      	ldr	r0, [r7, #4]
 800f466:	f004 fadd 	bl	8013a24 <pbuf_free>
    return;
 800f46a:	e04d      	b.n	800f508 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800f46c:	69fb      	ldr	r3, [r7, #28]
 800f46e:	685b      	ldr	r3, [r3, #4]
 800f470:	68ba      	ldr	r2, [r7, #8]
 800f472:	429a      	cmp	r2, r3
 800f474:	d005      	beq.n	800f482 <recv_udp+0x5a>
 800f476:	4b26      	ldr	r3, [pc, #152]	@ (800f510 <recv_udp+0xe8>)
 800f478:	22ee      	movs	r2, #238	@ 0xee
 800f47a:	4929      	ldr	r1, [pc, #164]	@ (800f520 <recv_udp+0xf8>)
 800f47c:	4826      	ldr	r0, [pc, #152]	@ (800f518 <recv_udp+0xf0>)
 800f47e:	f00f fe75 	bl	801f16c <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800f482:	69fb      	ldr	r3, [r7, #28]
 800f484:	3310      	adds	r3, #16
 800f486:	4618      	mov	r0, r3
 800f488:	f00e fd81 	bl	801df8e <sys_mbox_valid>
 800f48c:	4603      	mov	r3, r0
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d103      	bne.n	800f49a <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800f492:	6878      	ldr	r0, [r7, #4]
 800f494:	f004 fac6 	bl	8013a24 <pbuf_free>
    return;
 800f498:	e036      	b.n	800f508 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800f49a:	2006      	movs	r0, #6
 800f49c:	f003 fba8 	bl	8012bf0 <memp_malloc>
 800f4a0:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800f4a2:	69bb      	ldr	r3, [r7, #24]
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	d103      	bne.n	800f4b0 <recv_udp+0x88>
    pbuf_free(p);
 800f4a8:	6878      	ldr	r0, [r7, #4]
 800f4aa:	f004 fabb 	bl	8013a24 <pbuf_free>
    return;
 800f4ae:	e02b      	b.n	800f508 <recv_udp+0xe0>
  } else {
    buf->p = p;
 800f4b0:	69bb      	ldr	r3, [r7, #24]
 800f4b2:	687a      	ldr	r2, [r7, #4]
 800f4b4:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800f4b6:	69bb      	ldr	r3, [r7, #24]
 800f4b8:	687a      	ldr	r2, [r7, #4]
 800f4ba:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800f4bc:	683b      	ldr	r3, [r7, #0]
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d002      	beq.n	800f4c8 <recv_udp+0xa0>
 800f4c2:	683b      	ldr	r3, [r7, #0]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	e000      	b.n	800f4ca <recv_udp+0xa2>
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	69ba      	ldr	r2, [r7, #24]
 800f4cc:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800f4ce:	69bb      	ldr	r3, [r7, #24]
 800f4d0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800f4d2:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	891b      	ldrh	r3, [r3, #8]
 800f4d8:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800f4da:	69fb      	ldr	r3, [r7, #28]
 800f4dc:	3310      	adds	r3, #16
 800f4de:	69b9      	ldr	r1, [r7, #24]
 800f4e0:	4618      	mov	r0, r3
 800f4e2:	f00e fcdf 	bl	801dea4 <sys_mbox_trypost>
 800f4e6:	4603      	mov	r3, r0
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d003      	beq.n	800f4f4 <recv_udp+0xcc>
    netbuf_delete(buf);
 800f4ec:	69b8      	ldr	r0, [r7, #24]
 800f4ee:	f001 fc6d 	bl	8010dcc <netbuf_delete>
    return;
 800f4f2:	e009      	b.n	800f508 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800f4f4:	69fb      	ldr	r3, [r7, #28]
 800f4f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d005      	beq.n	800f508 <recv_udp+0xe0>
 800f4fc:	69fb      	ldr	r3, [r7, #28]
 800f4fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f500:	8afa      	ldrh	r2, [r7, #22]
 800f502:	2100      	movs	r1, #0
 800f504:	69f8      	ldr	r0, [r7, #28]
 800f506:	4798      	blx	r3
  }
}
 800f508:	3720      	adds	r7, #32
 800f50a:	46bd      	mov	sp, r7
 800f50c:	bd80      	pop	{r7, pc}
 800f50e:	bf00      	nop
 800f510:	0802429c 	.word	0x0802429c
 800f514:	08024314 	.word	0x08024314
 800f518:	080242e0 	.word	0x080242e0
 800f51c:	08024338 	.word	0x08024338
 800f520:	08024358 	.word	0x08024358

0800f524 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800f524:	b580      	push	{r7, lr}
 800f526:	b088      	sub	sp, #32
 800f528:	af00      	add	r7, sp, #0
 800f52a:	60f8      	str	r0, [r7, #12]
 800f52c:	60b9      	str	r1, [r7, #8]
 800f52e:	607a      	str	r2, [r7, #4]
 800f530:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800f532:	68bb      	ldr	r3, [r7, #8]
 800f534:	2b00      	cmp	r3, #0
 800f536:	d106      	bne.n	800f546 <recv_tcp+0x22>
 800f538:	4b36      	ldr	r3, [pc, #216]	@ (800f614 <recv_tcp+0xf0>)
 800f53a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800f53e:	4936      	ldr	r1, [pc, #216]	@ (800f618 <recv_tcp+0xf4>)
 800f540:	4836      	ldr	r0, [pc, #216]	@ (800f61c <recv_tcp+0xf8>)
 800f542:	f00f fe13 	bl	801f16c <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d106      	bne.n	800f55a <recv_tcp+0x36>
 800f54c:	4b31      	ldr	r3, [pc, #196]	@ (800f614 <recv_tcp+0xf0>)
 800f54e:	f240 122d 	movw	r2, #301	@ 0x12d
 800f552:	4933      	ldr	r1, [pc, #204]	@ (800f620 <recv_tcp+0xfc>)
 800f554:	4831      	ldr	r0, [pc, #196]	@ (800f61c <recv_tcp+0xf8>)
 800f556:	f00f fe09 	bl	801f16c <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800f55a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d006      	beq.n	800f570 <recv_tcp+0x4c>
 800f562:	4b2c      	ldr	r3, [pc, #176]	@ (800f614 <recv_tcp+0xf0>)
 800f564:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 800f568:	492e      	ldr	r1, [pc, #184]	@ (800f624 <recv_tcp+0x100>)
 800f56a:	482c      	ldr	r0, [pc, #176]	@ (800f61c <recv_tcp+0xf8>)
 800f56c:	f00f fdfe 	bl	801f16c <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800f570:	68fb      	ldr	r3, [r7, #12]
 800f572:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800f574:	697b      	ldr	r3, [r7, #20]
 800f576:	2b00      	cmp	r3, #0
 800f578:	d102      	bne.n	800f580 <recv_tcp+0x5c>
    return ERR_VAL;
 800f57a:	f06f 0305 	mvn.w	r3, #5
 800f57e:	e045      	b.n	800f60c <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800f580:	697b      	ldr	r3, [r7, #20]
 800f582:	685b      	ldr	r3, [r3, #4]
 800f584:	68ba      	ldr	r2, [r7, #8]
 800f586:	429a      	cmp	r2, r3
 800f588:	d006      	beq.n	800f598 <recv_tcp+0x74>
 800f58a:	4b22      	ldr	r3, [pc, #136]	@ (800f614 <recv_tcp+0xf0>)
 800f58c:	f240 1235 	movw	r2, #309	@ 0x135
 800f590:	4925      	ldr	r1, [pc, #148]	@ (800f628 <recv_tcp+0x104>)
 800f592:	4822      	ldr	r0, [pc, #136]	@ (800f61c <recv_tcp+0xf8>)
 800f594:	f00f fdea 	bl	801f16c <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800f598:	697b      	ldr	r3, [r7, #20]
 800f59a:	3310      	adds	r3, #16
 800f59c:	4618      	mov	r0, r3
 800f59e:	f00e fcf6 	bl	801df8e <sys_mbox_valid>
 800f5a2:	4603      	mov	r3, r0
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d10d      	bne.n	800f5c4 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d008      	beq.n	800f5c0 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	891b      	ldrh	r3, [r3, #8]
 800f5b2:	4619      	mov	r1, r3
 800f5b4:	68b8      	ldr	r0, [r7, #8]
 800f5b6:	f005 fb79 	bl	8014cac <tcp_recved>
      pbuf_free(p);
 800f5ba:	6878      	ldr	r0, [r7, #4]
 800f5bc:	f004 fa32 	bl	8013a24 <pbuf_free>
    }
    return ERR_OK;
 800f5c0:	2300      	movs	r3, #0
 800f5c2:	e023      	b.n	800f60c <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d005      	beq.n	800f5d6 <recv_tcp+0xb2>
    msg = p;
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	891b      	ldrh	r3, [r3, #8]
 800f5d2:	83fb      	strh	r3, [r7, #30]
 800f5d4:	e003      	b.n	800f5de <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800f5d6:	4b15      	ldr	r3, [pc, #84]	@ (800f62c <recv_tcp+0x108>)
 800f5d8:	61bb      	str	r3, [r7, #24]
    len = 0;
 800f5da:	2300      	movs	r3, #0
 800f5dc:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800f5de:	697b      	ldr	r3, [r7, #20]
 800f5e0:	3310      	adds	r3, #16
 800f5e2:	69b9      	ldr	r1, [r7, #24]
 800f5e4:	4618      	mov	r0, r3
 800f5e6:	f00e fc5d 	bl	801dea4 <sys_mbox_trypost>
 800f5ea:	4603      	mov	r3, r0
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d002      	beq.n	800f5f6 <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800f5f0:	f04f 33ff 	mov.w	r3, #4294967295
 800f5f4:	e00a      	b.n	800f60c <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800f5f6:	697b      	ldr	r3, [r7, #20]
 800f5f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	d005      	beq.n	800f60a <recv_tcp+0xe6>
 800f5fe:	697b      	ldr	r3, [r7, #20]
 800f600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f602:	8bfa      	ldrh	r2, [r7, #30]
 800f604:	2100      	movs	r1, #0
 800f606:	6978      	ldr	r0, [r7, #20]
 800f608:	4798      	blx	r3
  }

  return ERR_OK;
 800f60a:	2300      	movs	r3, #0
}
 800f60c:	4618      	mov	r0, r3
 800f60e:	3720      	adds	r7, #32
 800f610:	46bd      	mov	sp, r7
 800f612:	bd80      	pop	{r7, pc}
 800f614:	0802429c 	.word	0x0802429c
 800f618:	08024378 	.word	0x08024378
 800f61c:	080242e0 	.word	0x080242e0
 800f620:	0802439c 	.word	0x0802439c
 800f624:	080243bc 	.word	0x080243bc
 800f628:	080243d4 	.word	0x080243d4
 800f62c:	08027592 	.word	0x08027592

0800f630 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800f630:	b580      	push	{r7, lr}
 800f632:	b084      	sub	sp, #16
 800f634:	af00      	add	r7, sp, #0
 800f636:	6078      	str	r0, [r7, #4]
 800f638:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	2b00      	cmp	r3, #0
 800f642:	d106      	bne.n	800f652 <poll_tcp+0x22>
 800f644:	4b2b      	ldr	r3, [pc, #172]	@ (800f6f4 <poll_tcp+0xc4>)
 800f646:	f44f 72b5 	mov.w	r2, #362	@ 0x16a
 800f64a:	492b      	ldr	r1, [pc, #172]	@ (800f6f8 <poll_tcp+0xc8>)
 800f64c:	482b      	ldr	r0, [pc, #172]	@ (800f6fc <poll_tcp+0xcc>)
 800f64e:	f00f fd8d 	bl	801f16c <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800f652:	68fb      	ldr	r3, [r7, #12]
 800f654:	785b      	ldrb	r3, [r3, #1]
 800f656:	2b01      	cmp	r3, #1
 800f658:	d104      	bne.n	800f664 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800f65a:	2101      	movs	r1, #1
 800f65c:	68f8      	ldr	r0, [r7, #12]
 800f65e:	f001 f8cd 	bl	80107fc <lwip_netconn_do_writemore>
 800f662:	e016      	b.n	800f692 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	785b      	ldrb	r3, [r3, #1]
 800f668:	2b04      	cmp	r3, #4
 800f66a:	d112      	bne.n	800f692 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f670:	2b00      	cmp	r3, #0
 800f672:	d00a      	beq.n	800f68a <poll_tcp+0x5a>
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f678:	7a5b      	ldrb	r3, [r3, #9]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d005      	beq.n	800f68a <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f682:	7a5a      	ldrb	r2, [r3, #9]
 800f684:	3a01      	subs	r2, #1
 800f686:	b2d2      	uxtb	r2, r2
 800f688:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800f68a:	2101      	movs	r1, #1
 800f68c:	68f8      	ldr	r0, [r7, #12]
 800f68e:	f000 fc05 	bl	800fe9c <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f698:	f003 0310 	and.w	r3, r3, #16
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	d023      	beq.n	800f6e8 <poll_tcp+0xb8>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	685b      	ldr	r3, [r3, #4]
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d01f      	beq.n	800f6e8 <poll_tcp+0xb8>
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	685b      	ldr	r3, [r3, #4]
 800f6ac:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800f6b0:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800f6b4:	d318      	bcc.n	800f6e8 <poll_tcp+0xb8>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	685b      	ldr	r3, [r3, #4]
 800f6ba:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800f6be:	2b04      	cmp	r3, #4
 800f6c0:	d812      	bhi.n	800f6e8 <poll_tcp+0xb8>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f6c8:	f023 0310 	bic.w	r3, r3, #16
 800f6cc:	b2da      	uxtb	r2, r3
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	f883 2020 	strb.w	r2, [r3, #32]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800f6d4:	68fb      	ldr	r3, [r7, #12]
 800f6d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d005      	beq.n	800f6e8 <poll_tcp+0xb8>
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6e0:	2200      	movs	r2, #0
 800f6e2:	2102      	movs	r1, #2
 800f6e4:	68f8      	ldr	r0, [r7, #12]
 800f6e6:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800f6e8:	2300      	movs	r3, #0
}
 800f6ea:	4618      	mov	r0, r3
 800f6ec:	3710      	adds	r7, #16
 800f6ee:	46bd      	mov	sp, r7
 800f6f0:	bd80      	pop	{r7, pc}
 800f6f2:	bf00      	nop
 800f6f4:	0802429c 	.word	0x0802429c
 800f6f8:	080243f4 	.word	0x080243f4
 800f6fc:	080242e0 	.word	0x080242e0

0800f700 <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800f700:	b580      	push	{r7, lr}
 800f702:	b086      	sub	sp, #24
 800f704:	af00      	add	r7, sp, #0
 800f706:	60f8      	str	r0, [r7, #12]
 800f708:	60b9      	str	r1, [r7, #8]
 800f70a:	4613      	mov	r3, r2
 800f70c:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800f70e:	68fb      	ldr	r3, [r7, #12]
 800f710:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800f712:	697b      	ldr	r3, [r7, #20]
 800f714:	2b00      	cmp	r3, #0
 800f716:	d106      	bne.n	800f726 <sent_tcp+0x26>
 800f718:	4b21      	ldr	r3, [pc, #132]	@ (800f7a0 <sent_tcp+0xa0>)
 800f71a:	f240 1293 	movw	r2, #403	@ 0x193
 800f71e:	4921      	ldr	r1, [pc, #132]	@ (800f7a4 <sent_tcp+0xa4>)
 800f720:	4821      	ldr	r0, [pc, #132]	@ (800f7a8 <sent_tcp+0xa8>)
 800f722:	f00f fd23 	bl	801f16c <iprintf>

  if (conn) {
 800f726:	697b      	ldr	r3, [r7, #20]
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d034      	beq.n	800f796 <sent_tcp+0x96>
    if (conn->state == NETCONN_WRITE) {
 800f72c:	697b      	ldr	r3, [r7, #20]
 800f72e:	785b      	ldrb	r3, [r3, #1]
 800f730:	2b01      	cmp	r3, #1
 800f732:	d104      	bne.n	800f73e <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800f734:	2101      	movs	r1, #1
 800f736:	6978      	ldr	r0, [r7, #20]
 800f738:	f001 f860 	bl	80107fc <lwip_netconn_do_writemore>
 800f73c:	e007      	b.n	800f74e <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800f73e:	697b      	ldr	r3, [r7, #20]
 800f740:	785b      	ldrb	r3, [r3, #1]
 800f742:	2b04      	cmp	r3, #4
 800f744:	d103      	bne.n	800f74e <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800f746:	2101      	movs	r1, #1
 800f748:	6978      	ldr	r0, [r7, #20]
 800f74a:	f000 fba7 	bl	800fe9c <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800f74e:	697b      	ldr	r3, [r7, #20]
 800f750:	685b      	ldr	r3, [r3, #4]
 800f752:	2b00      	cmp	r3, #0
 800f754:	d01f      	beq.n	800f796 <sent_tcp+0x96>
 800f756:	697b      	ldr	r3, [r7, #20]
 800f758:	685b      	ldr	r3, [r3, #4]
 800f75a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800f75e:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 800f762:	d318      	bcc.n	800f796 <sent_tcp+0x96>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800f764:	697b      	ldr	r3, [r7, #20]
 800f766:	685b      	ldr	r3, [r3, #4]
 800f768:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800f76c:	2b04      	cmp	r3, #4
 800f76e:	d812      	bhi.n	800f796 <sent_tcp+0x96>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800f770:	697b      	ldr	r3, [r7, #20]
 800f772:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f776:	f023 0310 	bic.w	r3, r3, #16
 800f77a:	b2da      	uxtb	r2, r3
 800f77c:	697b      	ldr	r3, [r7, #20]
 800f77e:	f883 2020 	strb.w	r2, [r3, #32]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800f782:	697b      	ldr	r3, [r7, #20]
 800f784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f786:	2b00      	cmp	r3, #0
 800f788:	d005      	beq.n	800f796 <sent_tcp+0x96>
 800f78a:	697b      	ldr	r3, [r7, #20]
 800f78c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f78e:	88fa      	ldrh	r2, [r7, #6]
 800f790:	2102      	movs	r1, #2
 800f792:	6978      	ldr	r0, [r7, #20]
 800f794:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800f796:	2300      	movs	r3, #0
}
 800f798:	4618      	mov	r0, r3
 800f79a:	3718      	adds	r7, #24
 800f79c:	46bd      	mov	sp, r7
 800f79e:	bd80      	pop	{r7, pc}
 800f7a0:	0802429c 	.word	0x0802429c
 800f7a4:	080243f4 	.word	0x080243f4
 800f7a8:	080242e0 	.word	0x080242e0

0800f7ac <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800f7ac:	b580      	push	{r7, lr}
 800f7ae:	b088      	sub	sp, #32
 800f7b0:	af00      	add	r7, sp, #0
 800f7b2:	6078      	str	r0, [r7, #4]
 800f7b4:	460b      	mov	r3, r1
 800f7b6:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800f7bc:	69fb      	ldr	r3, [r7, #28]
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d106      	bne.n	800f7d0 <err_tcp+0x24>
 800f7c2:	4b61      	ldr	r3, [pc, #388]	@ (800f948 <err_tcp+0x19c>)
 800f7c4:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 800f7c8:	4960      	ldr	r1, [pc, #384]	@ (800f94c <err_tcp+0x1a0>)
 800f7ca:	4861      	ldr	r0, [pc, #388]	@ (800f950 <err_tcp+0x1a4>)
 800f7cc:	f00f fcce 	bl	801f16c <iprintf>

  SYS_ARCH_PROTECT(lev);
 800f7d0:	f00e fcf8 	bl	801e1c4 <sys_arch_protect>
 800f7d4:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800f7d6:	69fb      	ldr	r3, [r7, #28]
 800f7d8:	2200      	movs	r2, #0
 800f7da:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800f7dc:	69fb      	ldr	r3, [r7, #28]
 800f7de:	78fa      	ldrb	r2, [r7, #3]
 800f7e0:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800f7e2:	69fb      	ldr	r3, [r7, #28]
 800f7e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f7e8:	f043 0301 	orr.w	r3, r3, #1
 800f7ec:	b2da      	uxtb	r2, r3
 800f7ee:	69fb      	ldr	r3, [r7, #28]
 800f7f0:	f883 2020 	strb.w	r2, [r3, #32]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800f7f4:	69fb      	ldr	r3, [r7, #28]
 800f7f6:	785b      	ldrb	r3, [r3, #1]
 800f7f8:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800f7fa:	69fb      	ldr	r3, [r7, #28]
 800f7fc:	2200      	movs	r2, #0
 800f7fe:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800f800:	69b8      	ldr	r0, [r7, #24]
 800f802:	f00e fced 	bl	801e1e0 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800f806:	69fb      	ldr	r3, [r7, #28]
 800f808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d005      	beq.n	800f81a <err_tcp+0x6e>
 800f80e:	69fb      	ldr	r3, [r7, #28]
 800f810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f812:	2200      	movs	r2, #0
 800f814:	2104      	movs	r1, #4
 800f816:	69f8      	ldr	r0, [r7, #28]
 800f818:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f81a:	69fb      	ldr	r3, [r7, #28]
 800f81c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d005      	beq.n	800f82e <err_tcp+0x82>
 800f822:	69fb      	ldr	r3, [r7, #28]
 800f824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f826:	2200      	movs	r2, #0
 800f828:	2100      	movs	r1, #0
 800f82a:	69f8      	ldr	r0, [r7, #28]
 800f82c:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800f82e:	69fb      	ldr	r3, [r7, #28]
 800f830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f832:	2b00      	cmp	r3, #0
 800f834:	d005      	beq.n	800f842 <err_tcp+0x96>
 800f836:	69fb      	ldr	r3, [r7, #28]
 800f838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f83a:	2200      	movs	r2, #0
 800f83c:	2102      	movs	r1, #2
 800f83e:	69f8      	ldr	r0, [r7, #28]
 800f840:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800f842:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f846:	4618      	mov	r0, r3
 800f848:	f7ff fd7e 	bl	800f348 <lwip_netconn_err_to_msg>
 800f84c:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800f84e:	69fb      	ldr	r3, [r7, #28]
 800f850:	3310      	adds	r3, #16
 800f852:	4618      	mov	r0, r3
 800f854:	f00e fb9b 	bl	801df8e <sys_mbox_valid>
 800f858:	4603      	mov	r3, r0
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d005      	beq.n	800f86a <err_tcp+0xbe>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800f85e:	69fb      	ldr	r3, [r7, #28]
 800f860:	3310      	adds	r3, #16
 800f862:	6939      	ldr	r1, [r7, #16]
 800f864:	4618      	mov	r0, r3
 800f866:	f00e fb1d 	bl	801dea4 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800f86a:	69fb      	ldr	r3, [r7, #28]
 800f86c:	3314      	adds	r3, #20
 800f86e:	4618      	mov	r0, r3
 800f870:	f00e fb8d 	bl	801df8e <sys_mbox_valid>
 800f874:	4603      	mov	r3, r0
 800f876:	2b00      	cmp	r3, #0
 800f878:	d005      	beq.n	800f886 <err_tcp+0xda>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800f87a:	69fb      	ldr	r3, [r7, #28]
 800f87c:	3314      	adds	r3, #20
 800f87e:	6939      	ldr	r1, [r7, #16]
 800f880:	4618      	mov	r0, r3
 800f882:	f00e fb0f 	bl	801dea4 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800f886:	7dfb      	ldrb	r3, [r7, #23]
 800f888:	2b01      	cmp	r3, #1
 800f88a:	d005      	beq.n	800f898 <err_tcp+0xec>
 800f88c:	7dfb      	ldrb	r3, [r7, #23]
 800f88e:	2b04      	cmp	r3, #4
 800f890:	d002      	beq.n	800f898 <err_tcp+0xec>
 800f892:	7dfb      	ldrb	r3, [r7, #23]
 800f894:	2b03      	cmp	r3, #3
 800f896:	d146      	bne.n	800f926 <err_tcp+0x17a>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800f898:	69fb      	ldr	r3, [r7, #28]
 800f89a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f89e:	f003 0304 	and.w	r3, r3, #4
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	bf14      	ite	ne
 800f8a6:	2301      	movne	r3, #1
 800f8a8:	2300      	moveq	r3, #0
 800f8aa:	b2db      	uxtb	r3, r3
 800f8ac:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800f8ae:	69fb      	ldr	r3, [r7, #28]
 800f8b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f8b4:	f023 0304 	bic.w	r3, r3, #4
 800f8b8:	b2da      	uxtb	r2, r3
 800f8ba:	69fb      	ldr	r3, [r7, #28]
 800f8bc:	f883 2020 	strb.w	r2, [r3, #32]

    if (!was_nonblocking_connect) {
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d13b      	bne.n	800f93e <err_tcp+0x192>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800f8c6:	69fb      	ldr	r3, [r7, #28]
 800f8c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d106      	bne.n	800f8dc <err_tcp+0x130>
 800f8ce:	4b1e      	ldr	r3, [pc, #120]	@ (800f948 <err_tcp+0x19c>)
 800f8d0:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800f8d4:	491f      	ldr	r1, [pc, #124]	@ (800f954 <err_tcp+0x1a8>)
 800f8d6:	481e      	ldr	r0, [pc, #120]	@ (800f950 <err_tcp+0x1a4>)
 800f8d8:	f00f fc48 	bl	801f16c <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800f8dc:	7dfb      	ldrb	r3, [r7, #23]
 800f8de:	2b04      	cmp	r3, #4
 800f8e0:	d104      	bne.n	800f8ec <err_tcp+0x140>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800f8e2:	69fb      	ldr	r3, [r7, #28]
 800f8e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8e6:	2200      	movs	r2, #0
 800f8e8:	711a      	strb	r2, [r3, #4]
 800f8ea:	e003      	b.n	800f8f4 <err_tcp+0x148>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800f8ec:	69fb      	ldr	r3, [r7, #28]
 800f8ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8f0:	78fa      	ldrb	r2, [r7, #3]
 800f8f2:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800f8f4:	69fb      	ldr	r3, [r7, #28]
 800f8f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	330c      	adds	r3, #12
 800f8fc:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800f8fe:	68b8      	ldr	r0, [r7, #8]
 800f900:	f00e fbd6 	bl	801e0b0 <sys_sem_valid>
 800f904:	4603      	mov	r3, r0
 800f906:	2b00      	cmp	r3, #0
 800f908:	d106      	bne.n	800f918 <err_tcp+0x16c>
 800f90a:	4b0f      	ldr	r3, [pc, #60]	@ (800f948 <err_tcp+0x19c>)
 800f90c:	f240 12ef 	movw	r2, #495	@ 0x1ef
 800f910:	4911      	ldr	r1, [pc, #68]	@ (800f958 <err_tcp+0x1ac>)
 800f912:	480f      	ldr	r0, [pc, #60]	@ (800f950 <err_tcp+0x1a4>)
 800f914:	f00f fc2a 	bl	801f16c <iprintf>
      conn->current_msg = NULL;
 800f918:	69fb      	ldr	r3, [r7, #28]
 800f91a:	2200      	movs	r2, #0
 800f91c:	625a      	str	r2, [r3, #36]	@ 0x24
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800f91e:	68b8      	ldr	r0, [r7, #8]
 800f920:	f00e fbac 	bl	801e07c <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800f924:	e00b      	b.n	800f93e <err_tcp+0x192>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800f926:	69fb      	ldr	r3, [r7, #28]
 800f928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d008      	beq.n	800f940 <err_tcp+0x194>
 800f92e:	4b06      	ldr	r3, [pc, #24]	@ (800f948 <err_tcp+0x19c>)
 800f930:	f240 12f7 	movw	r2, #503	@ 0x1f7
 800f934:	4909      	ldr	r1, [pc, #36]	@ (800f95c <err_tcp+0x1b0>)
 800f936:	4806      	ldr	r0, [pc, #24]	@ (800f950 <err_tcp+0x1a4>)
 800f938:	f00f fc18 	bl	801f16c <iprintf>
  }
}
 800f93c:	e000      	b.n	800f940 <err_tcp+0x194>
      (old_state == NETCONN_CONNECT)) {
 800f93e:	bf00      	nop
}
 800f940:	bf00      	nop
 800f942:	3720      	adds	r7, #32
 800f944:	46bd      	mov	sp, r7
 800f946:	bd80      	pop	{r7, pc}
 800f948:	0802429c 	.word	0x0802429c
 800f94c:	080243f4 	.word	0x080243f4
 800f950:	080242e0 	.word	0x080242e0
 800f954:	08024404 	.word	0x08024404
 800f958:	08024420 	.word	0x08024420
 800f95c:	0802443c 	.word	0x0802443c

0800f960 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800f960:	b580      	push	{r7, lr}
 800f962:	b084      	sub	sp, #16
 800f964:	af00      	add	r7, sp, #0
 800f966:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	685b      	ldr	r3, [r3, #4]
 800f96c:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800f96e:	6879      	ldr	r1, [r7, #4]
 800f970:	68f8      	ldr	r0, [r7, #12]
 800f972:	f006 f97b 	bl	8015c6c <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800f976:	490a      	ldr	r1, [pc, #40]	@ (800f9a0 <setup_tcp+0x40>)
 800f978:	68f8      	ldr	r0, [r7, #12]
 800f97a:	f006 f989 	bl	8015c90 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800f97e:	4909      	ldr	r1, [pc, #36]	@ (800f9a4 <setup_tcp+0x44>)
 800f980:	68f8      	ldr	r0, [r7, #12]
 800f982:	f006 f9a7 	bl	8015cd4 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800f986:	2202      	movs	r2, #2
 800f988:	4907      	ldr	r1, [pc, #28]	@ (800f9a8 <setup_tcp+0x48>)
 800f98a:	68f8      	ldr	r0, [r7, #12]
 800f98c:	f006 f9fe 	bl	8015d8c <tcp_poll>
  tcp_err(pcb, err_tcp);
 800f990:	4906      	ldr	r1, [pc, #24]	@ (800f9ac <setup_tcp+0x4c>)
 800f992:	68f8      	ldr	r0, [r7, #12]
 800f994:	f006 f9c0 	bl	8015d18 <tcp_err>
}
 800f998:	bf00      	nop
 800f99a:	3710      	adds	r7, #16
 800f99c:	46bd      	mov	sp, r7
 800f99e:	bd80      	pop	{r7, pc}
 800f9a0:	0800f525 	.word	0x0800f525
 800f9a4:	0800f701 	.word	0x0800f701
 800f9a8:	0800f631 	.word	0x0800f631
 800f9ac:	0800f7ad 	.word	0x0800f7ad

0800f9b0 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 800f9b0:	b590      	push	{r4, r7, lr}
 800f9b2:	b089      	sub	sp, #36	@ 0x24
 800f9b4:	af00      	add	r7, sp, #0
 800f9b6:	60f8      	str	r0, [r7, #12]
 800f9b8:	60b9      	str	r1, [r7, #8]
 800f9ba:	4613      	mov	r3, r2
 800f9bc:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800f9c2:	69fb      	ldr	r3, [r7, #28]
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d102      	bne.n	800f9ce <accept_function+0x1e>
    return ERR_VAL;
 800f9c8:	f06f 0305 	mvn.w	r3, #5
 800f9cc:	e0a1      	b.n	800fb12 <accept_function+0x162>
  }
  if (!NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800f9ce:	69fb      	ldr	r3, [r7, #28]
 800f9d0:	3314      	adds	r3, #20
 800f9d2:	4618      	mov	r0, r3
 800f9d4:	f00e fadb 	bl	801df8e <sys_mbox_valid>
 800f9d8:	4603      	mov	r3, r0
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d102      	bne.n	800f9e4 <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 800f9de:	f06f 0305 	mvn.w	r3, #5
 800f9e2:	e096      	b.n	800fb12 <accept_function+0x162>
  }

  if (newpcb == NULL) {
 800f9e4:	68bb      	ldr	r3, [r7, #8]
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d11b      	bne.n	800fa22 <accept_function+0x72>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800f9ea:	69fb      	ldr	r3, [r7, #28]
 800f9ec:	f103 0414 	add.w	r4, r3, #20
 800f9f0:	f06f 000c 	mvn.w	r0, #12
 800f9f4:	f7ff fca8 	bl	800f348 <lwip_netconn_err_to_msg>
 800f9f8:	4603      	mov	r3, r0
 800f9fa:	4619      	mov	r1, r3
 800f9fc:	4620      	mov	r0, r4
 800f9fe:	f00e fa51 	bl	801dea4 <sys_mbox_trypost>
 800fa02:	4603      	mov	r3, r0
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d109      	bne.n	800fa1c <accept_function+0x6c>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800fa08:	69fb      	ldr	r3, [r7, #28]
 800fa0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d005      	beq.n	800fa1c <accept_function+0x6c>
 800fa10:	69fb      	ldr	r3, [r7, #28]
 800fa12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa14:	2200      	movs	r2, #0
 800fa16:	2100      	movs	r1, #0
 800fa18:	69f8      	ldr	r0, [r7, #28]
 800fa1a:	4798      	blx	r3
    }
    return ERR_VAL;
 800fa1c:	f06f 0305 	mvn.w	r3, #5
 800fa20:	e077      	b.n	800fb12 <accept_function+0x162>
  }
  LWIP_ASSERT("expect newpcb == NULL or err == ERR_OK", err == ERR_OK);
 800fa22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d006      	beq.n	800fa38 <accept_function+0x88>
 800fa2a:	4b3c      	ldr	r3, [pc, #240]	@ (800fb1c <accept_function+0x16c>)
 800fa2c:	f240 222a 	movw	r2, #554	@ 0x22a
 800fa30:	493b      	ldr	r1, [pc, #236]	@ (800fb20 <accept_function+0x170>)
 800fa32:	483c      	ldr	r0, [pc, #240]	@ (800fb24 <accept_function+0x174>)
 800fa34:	f00f fb9a 	bl	801f16c <iprintf>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->state: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 800fa38:	69fb      	ldr	r3, [r7, #28]
 800fa3a:	781a      	ldrb	r2, [r3, #0]
 800fa3c:	69fb      	ldr	r3, [r7, #28]
 800fa3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa40:	4619      	mov	r1, r3
 800fa42:	4610      	mov	r0, r2
 800fa44:	f000 f8f0 	bl	800fc28 <netconn_alloc>
 800fa48:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 800fa4a:	69bb      	ldr	r3, [r7, #24]
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d11b      	bne.n	800fa88 <accept_function+0xd8>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800fa50:	69fb      	ldr	r3, [r7, #28]
 800fa52:	f103 0414 	add.w	r4, r3, #20
 800fa56:	f06f 000c 	mvn.w	r0, #12
 800fa5a:	f7ff fc75 	bl	800f348 <lwip_netconn_err_to_msg>
 800fa5e:	4603      	mov	r3, r0
 800fa60:	4619      	mov	r1, r3
 800fa62:	4620      	mov	r0, r4
 800fa64:	f00e fa1e 	bl	801dea4 <sys_mbox_trypost>
 800fa68:	4603      	mov	r3, r0
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d109      	bne.n	800fa82 <accept_function+0xd2>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800fa6e:	69fb      	ldr	r3, [r7, #28]
 800fa70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d005      	beq.n	800fa82 <accept_function+0xd2>
 800fa76:	69fb      	ldr	r3, [r7, #28]
 800fa78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa7a:	2200      	movs	r2, #0
 800fa7c:	2100      	movs	r1, #0
 800fa7e:	69f8      	ldr	r0, [r7, #28]
 800fa80:	4798      	blx	r3
    }
    return ERR_MEM;
 800fa82:	f04f 33ff 	mov.w	r3, #4294967295
 800fa86:	e044      	b.n	800fb12 <accept_function+0x162>
  }
  newconn->pcb.tcp = newpcb;
 800fa88:	69bb      	ldr	r3, [r7, #24]
 800fa8a:	68ba      	ldr	r2, [r7, #8]
 800fa8c:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 800fa8e:	69b8      	ldr	r0, [r7, #24]
 800fa90:	f7ff ff66 	bl	800f960 <setup_tcp>

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 800fa94:	69fb      	ldr	r3, [r7, #28]
 800fa96:	3314      	adds	r3, #20
 800fa98:	69b9      	ldr	r1, [r7, #24]
 800fa9a:	4618      	mov	r0, r3
 800fa9c:	f00e fa02 	bl	801dea4 <sys_mbox_trypost>
 800faa0:	4603      	mov	r3, r0
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d02a      	beq.n	800fafc <accept_function+0x14c>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb *pcb = newconn->pcb.tcp;
 800faa6:	69bb      	ldr	r3, [r7, #24]
 800faa8:	685b      	ldr	r3, [r3, #4]
 800faaa:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 800faac:	2100      	movs	r1, #0
 800faae:	6978      	ldr	r0, [r7, #20]
 800fab0:	f006 f8dc 	bl	8015c6c <tcp_arg>
    tcp_recv(pcb, NULL);
 800fab4:	2100      	movs	r1, #0
 800fab6:	6978      	ldr	r0, [r7, #20]
 800fab8:	f006 f8ea 	bl	8015c90 <tcp_recv>
    tcp_sent(pcb, NULL);
 800fabc:	2100      	movs	r1, #0
 800fabe:	6978      	ldr	r0, [r7, #20]
 800fac0:	f006 f908 	bl	8015cd4 <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 800fac4:	2200      	movs	r2, #0
 800fac6:	2100      	movs	r1, #0
 800fac8:	6978      	ldr	r0, [r7, #20]
 800faca:	f006 f95f 	bl	8015d8c <tcp_poll>
    tcp_err(pcb, NULL);
 800face:	2100      	movs	r1, #0
 800fad0:	6978      	ldr	r0, [r7, #20]
 800fad2:	f006 f921 	bl	8015d18 <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 800fad6:	69bb      	ldr	r3, [r7, #24]
 800fad8:	2200      	movs	r2, #0
 800fada:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 800fadc:	69bb      	ldr	r3, [r7, #24]
 800fade:	3310      	adds	r3, #16
 800fae0:	4618      	mov	r0, r3
 800fae2:	f00e f9cd 	bl	801de80 <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 800fae6:	69bb      	ldr	r3, [r7, #24]
 800fae8:	3310      	adds	r3, #16
 800faea:	4618      	mov	r0, r3
 800faec:	f00e fa60 	bl	801dfb0 <sys_mbox_set_invalid>
    netconn_free(newconn);
 800faf0:	69b8      	ldr	r0, [r7, #24]
 800faf2:	f000 f90b 	bl	800fd0c <netconn_free>
    return ERR_MEM;
 800faf6:	f04f 33ff 	mov.w	r3, #4294967295
 800fafa:	e00a      	b.n	800fb12 <accept_function+0x162>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800fafc:	69fb      	ldr	r3, [r7, #28]
 800fafe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d005      	beq.n	800fb10 <accept_function+0x160>
 800fb04:	69fb      	ldr	r3, [r7, #28]
 800fb06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fb08:	2200      	movs	r2, #0
 800fb0a:	2100      	movs	r1, #0
 800fb0c:	69f8      	ldr	r0, [r7, #28]
 800fb0e:	4798      	blx	r3
  }

  return ERR_OK;
 800fb10:	2300      	movs	r3, #0
}
 800fb12:	4618      	mov	r0, r3
 800fb14:	3724      	adds	r7, #36	@ 0x24
 800fb16:	46bd      	mov	sp, r7
 800fb18:	bd90      	pop	{r4, r7, pc}
 800fb1a:	bf00      	nop
 800fb1c:	0802429c 	.word	0x0802429c
 800fb20:	08024458 	.word	0x08024458
 800fb24:	080242e0 	.word	0x080242e0

0800fb28 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800fb28:	b590      	push	{r4, r7, lr}
 800fb2a:	b085      	sub	sp, #20
 800fb2c:	af00      	add	r7, sp, #0
 800fb2e:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800fb30:	2300      	movs	r3, #0
 800fb32:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	685b      	ldr	r3, [r3, #4]
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d006      	beq.n	800fb4c <pcb_new+0x24>
 800fb3e:	4b2b      	ldr	r3, [pc, #172]	@ (800fbec <pcb_new+0xc4>)
 800fb40:	f240 2265 	movw	r2, #613	@ 0x265
 800fb44:	492a      	ldr	r1, [pc, #168]	@ (800fbf0 <pcb_new+0xc8>)
 800fb46:	482b      	ldr	r0, [pc, #172]	@ (800fbf4 <pcb_new+0xcc>)
 800fb48:	f00f fb10 	bl	801f16c <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	781b      	ldrb	r3, [r3, #0]
 800fb52:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fb56:	2b10      	cmp	r3, #16
 800fb58:	d022      	beq.n	800fba0 <pcb_new+0x78>
 800fb5a:	2b20      	cmp	r3, #32
 800fb5c:	d133      	bne.n	800fbc6 <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	681c      	ldr	r4, [r3, #0]
 800fb62:	7bfb      	ldrb	r3, [r7, #15]
 800fb64:	4618      	mov	r0, r3
 800fb66:	f00b fbc4 	bl	801b2f2 <udp_new_ip_type>
 800fb6a:	4603      	mov	r3, r0
 800fb6c:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	685b      	ldr	r3, [r3, #4]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d02a      	beq.n	800fbce <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	781b      	ldrb	r3, [r3, #0]
 800fb7e:	2b22      	cmp	r3, #34	@ 0x22
 800fb80:	d104      	bne.n	800fb8c <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	685b      	ldr	r3, [r3, #4]
 800fb88:	2201      	movs	r2, #1
 800fb8a:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	6858      	ldr	r0, [r3, #4]
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	461a      	mov	r2, r3
 800fb98:	4917      	ldr	r1, [pc, #92]	@ (800fbf8 <pcb_new+0xd0>)
 800fb9a:	f00b fb31 	bl	801b200 <udp_recv>
      }
      break;
 800fb9e:	e016      	b.n	800fbce <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	681c      	ldr	r4, [r3, #0]
 800fba4:	7bfb      	ldrb	r3, [r7, #15]
 800fba6:	4618      	mov	r0, r3
 800fba8:	f006 f852 	bl	8015c50 <tcp_new_ip_type>
 800fbac:	4603      	mov	r3, r0
 800fbae:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	685b      	ldr	r3, [r3, #4]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d00b      	beq.n	800fbd2 <pcb_new+0xaa>
        setup_tcp(msg->conn);
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	4618      	mov	r0, r3
 800fbc0:	f7ff fece 	bl	800f960 <setup_tcp>
      }
      break;
 800fbc4:	e005      	b.n	800fbd2 <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	22fa      	movs	r2, #250	@ 0xfa
 800fbca:	711a      	strb	r2, [r3, #4]
      return;
 800fbcc:	e00a      	b.n	800fbe4 <pcb_new+0xbc>
      break;
 800fbce:	bf00      	nop
 800fbd0:	e000      	b.n	800fbd4 <pcb_new+0xac>
      break;
 800fbd2:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	685b      	ldr	r3, [r3, #4]
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d102      	bne.n	800fbe4 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	22ff      	movs	r2, #255	@ 0xff
 800fbe2:	711a      	strb	r2, [r3, #4]
  }
}
 800fbe4:	3714      	adds	r7, #20
 800fbe6:	46bd      	mov	sp, r7
 800fbe8:	bd90      	pop	{r4, r7, pc}
 800fbea:	bf00      	nop
 800fbec:	0802429c 	.word	0x0802429c
 800fbf0:	08024480 	.word	0x08024480
 800fbf4:	080242e0 	.word	0x080242e0
 800fbf8:	0800f429 	.word	0x0800f429

0800fbfc <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800fbfc:	b580      	push	{r7, lr}
 800fbfe:	b084      	sub	sp, #16
 800fc00:	af00      	add	r7, sp, #0
 800fc02:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	2200      	movs	r2, #0
 800fc0c:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	685b      	ldr	r3, [r3, #4]
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d102      	bne.n	800fc1e <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800fc18:	68f8      	ldr	r0, [r7, #12]
 800fc1a:	f7ff ff85 	bl	800fb28 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800fc1e:	bf00      	nop
 800fc20:	3710      	adds	r7, #16
 800fc22:	46bd      	mov	sp, r7
 800fc24:	bd80      	pop	{r7, pc}
	...

0800fc28 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800fc28:	b580      	push	{r7, lr}
 800fc2a:	b086      	sub	sp, #24
 800fc2c:	af00      	add	r7, sp, #0
 800fc2e:	4603      	mov	r3, r0
 800fc30:	6039      	str	r1, [r7, #0]
 800fc32:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800fc34:	2300      	movs	r3, #0
 800fc36:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800fc38:	2007      	movs	r0, #7
 800fc3a:	f002 ffd9 	bl	8012bf0 <memp_malloc>
 800fc3e:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d101      	bne.n	800fc4a <netconn_alloc+0x22>
    return NULL;
 800fc46:	2300      	movs	r3, #0
 800fc48:	e056      	b.n	800fcf8 <netconn_alloc+0xd0>
  }

  conn->pending_err = ERR_OK;
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	2200      	movs	r2, #0
 800fc4e:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800fc50:	68fb      	ldr	r3, [r7, #12]
 800fc52:	79fa      	ldrb	r2, [r7, #7]
 800fc54:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	2200      	movs	r2, #0
 800fc5a:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800fc5c:	79fb      	ldrb	r3, [r7, #7]
 800fc5e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fc62:	2b10      	cmp	r3, #16
 800fc64:	d004      	beq.n	800fc70 <netconn_alloc+0x48>
 800fc66:	2b20      	cmp	r3, #32
 800fc68:	d105      	bne.n	800fc76 <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800fc6a:	2306      	movs	r3, #6
 800fc6c:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800fc6e:	e00a      	b.n	800fc86 <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800fc70:	2306      	movs	r3, #6
 800fc72:	617b      	str	r3, [r7, #20]
      break;
 800fc74:	e007      	b.n	800fc86 <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800fc76:	4b22      	ldr	r3, [pc, #136]	@ (800fd00 <netconn_alloc+0xd8>)
 800fc78:	f240 22e5 	movw	r2, #741	@ 0x2e5
 800fc7c:	4921      	ldr	r1, [pc, #132]	@ (800fd04 <netconn_alloc+0xdc>)
 800fc7e:	4822      	ldr	r0, [pc, #136]	@ (800fd08 <netconn_alloc+0xe0>)
 800fc80:	f00f fa74 	bl	801f16c <iprintf>
      goto free_and_return;
 800fc84:	e033      	b.n	800fcee <netconn_alloc+0xc6>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	3310      	adds	r3, #16
 800fc8a:	6979      	ldr	r1, [r7, #20]
 800fc8c:	4618      	mov	r0, r3
 800fc8e:	f00e f8d5 	bl	801de3c <sys_mbox_new>
 800fc92:	4603      	mov	r3, r0
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d129      	bne.n	800fcec <netconn_alloc+0xc4>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800fc98:	68fb      	ldr	r3, [r7, #12]
 800fc9a:	330c      	adds	r3, #12
 800fc9c:	2100      	movs	r1, #0
 800fc9e:	4618      	mov	r0, r3
 800fca0:	f00e f993 	bl	801dfca <sys_sem_new>
 800fca4:	4603      	mov	r3, r0
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d005      	beq.n	800fcb6 <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 800fcaa:	68fb      	ldr	r3, [r7, #12]
 800fcac:	3310      	adds	r3, #16
 800fcae:	4618      	mov	r0, r3
 800fcb0:	f00e f8e6 	bl	801de80 <sys_mbox_free>
    goto free_and_return;
 800fcb4:	e01b      	b.n	800fcee <netconn_alloc+0xc6>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	3314      	adds	r3, #20
 800fcba:	4618      	mov	r0, r3
 800fcbc:	f00e f978 	bl	801dfb0 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	2200      	movs	r2, #0
 800fcc4:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	f04f 32ff 	mov.w	r2, #4294967295
 800fccc:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	683a      	ldr	r2, [r7, #0]
 800fcd2:	629a      	str	r2, [r3, #40]	@ 0x28
#if LWIP_TCP
  conn->current_msg  = NULL;
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	2200      	movs	r2, #0
 800fcd8:	625a      	str	r2, [r3, #36]	@ 0x24
#endif /* LWIP_TCP */
#if LWIP_SO_SNDTIMEO
  conn->send_timeout = 0;
#endif /* LWIP_SO_SNDTIMEO */
#if LWIP_SO_RCVTIMEO
  conn->recv_timeout = 0;
 800fcda:	68fb      	ldr	r3, [r7, #12]
 800fcdc:	2200      	movs	r2, #0
 800fcde:	61da      	str	r2, [r3, #28]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	7cfa      	ldrb	r2, [r7, #19]
 800fce4:	f883 2020 	strb.w	r2, [r3, #32]
  return conn;
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	e005      	b.n	800fcf8 <netconn_alloc+0xd0>
    goto free_and_return;
 800fcec:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800fcee:	68f9      	ldr	r1, [r7, #12]
 800fcf0:	2007      	movs	r0, #7
 800fcf2:	f002 fff3 	bl	8012cdc <memp_free>
  return NULL;
 800fcf6:	2300      	movs	r3, #0
}
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	3718      	adds	r7, #24
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	bd80      	pop	{r7, pc}
 800fd00:	0802429c 	.word	0x0802429c
 800fd04:	080244a0 	.word	0x080244a0
 800fd08:	080242e0 	.word	0x080242e0

0800fd0c <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800fd0c:	b580      	push	{r7, lr}
 800fd0e:	b082      	sub	sp, #8
 800fd10:	af00      	add	r7, sp, #0
 800fd12:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	685b      	ldr	r3, [r3, #4]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d006      	beq.n	800fd2a <netconn_free+0x1e>
 800fd1c:	4b1b      	ldr	r3, [pc, #108]	@ (800fd8c <netconn_free+0x80>)
 800fd1e:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800fd22:	491b      	ldr	r1, [pc, #108]	@ (800fd90 <netconn_free+0x84>)
 800fd24:	481b      	ldr	r0, [pc, #108]	@ (800fd94 <netconn_free+0x88>)
 800fd26:	f00f fa21 	bl	801f16c <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	3310      	adds	r3, #16
 800fd2e:	4618      	mov	r0, r3
 800fd30:	f00e f92d 	bl	801df8e <sys_mbox_valid>
 800fd34:	4603      	mov	r3, r0
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d006      	beq.n	800fd48 <netconn_free+0x3c>
 800fd3a:	4b14      	ldr	r3, [pc, #80]	@ (800fd8c <netconn_free+0x80>)
 800fd3c:	f240 3223 	movw	r2, #803	@ 0x323
 800fd40:	4915      	ldr	r1, [pc, #84]	@ (800fd98 <netconn_free+0x8c>)
 800fd42:	4814      	ldr	r0, [pc, #80]	@ (800fd94 <netconn_free+0x88>)
 800fd44:	f00f fa12 	bl	801f16c <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	3314      	adds	r3, #20
 800fd4c:	4618      	mov	r0, r3
 800fd4e:	f00e f91e 	bl	801df8e <sys_mbox_valid>
 800fd52:	4603      	mov	r3, r0
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d006      	beq.n	800fd66 <netconn_free+0x5a>
 800fd58:	4b0c      	ldr	r3, [pc, #48]	@ (800fd8c <netconn_free+0x80>)
 800fd5a:	f240 3226 	movw	r2, #806	@ 0x326
 800fd5e:	490f      	ldr	r1, [pc, #60]	@ (800fd9c <netconn_free+0x90>)
 800fd60:	480c      	ldr	r0, [pc, #48]	@ (800fd94 <netconn_free+0x88>)
 800fd62:	f00f fa03 	bl	801f16c <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	330c      	adds	r3, #12
 800fd6a:	4618      	mov	r0, r3
 800fd6c:	f00e f993 	bl	801e096 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	330c      	adds	r3, #12
 800fd74:	4618      	mov	r0, r3
 800fd76:	f00e f9ac 	bl	801e0d2 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800fd7a:	6879      	ldr	r1, [r7, #4]
 800fd7c:	2007      	movs	r0, #7
 800fd7e:	f002 ffad 	bl	8012cdc <memp_free>
}
 800fd82:	bf00      	nop
 800fd84:	3708      	adds	r7, #8
 800fd86:	46bd      	mov	sp, r7
 800fd88:	bd80      	pop	{r7, pc}
 800fd8a:	bf00      	nop
 800fd8c:	0802429c 	.word	0x0802429c
 800fd90:	080244c8 	.word	0x080244c8
 800fd94:	080242e0 	.word	0x080242e0
 800fd98:	080244f8 	.word	0x080244f8
 800fd9c:	08024534 	.word	0x08024534

0800fda0 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800fda0:	b580      	push	{r7, lr}
 800fda2:	b086      	sub	sp, #24
 800fda4:	af00      	add	r7, sp, #0
 800fda6:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	3310      	adds	r3, #16
 800fdac:	4618      	mov	r0, r3
 800fdae:	f00e f8ee 	bl	801df8e <sys_mbox_valid>
 800fdb2:	4603      	mov	r3, r0
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d02f      	beq.n	800fe18 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800fdb8:	e018      	b.n	800fdec <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	781b      	ldrb	r3, [r3, #0]
 800fdbe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fdc2:	2b10      	cmp	r3, #16
 800fdc4:	d10e      	bne.n	800fde4 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800fdc6:	693b      	ldr	r3, [r7, #16]
 800fdc8:	f107 020f 	add.w	r2, r7, #15
 800fdcc:	4611      	mov	r1, r2
 800fdce:	4618      	mov	r0, r3
 800fdd0:	f7ff faf0 	bl	800f3b4 <lwip_netconn_is_err_msg>
 800fdd4:	4603      	mov	r3, r0
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d108      	bne.n	800fdec <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800fdda:	693b      	ldr	r3, [r7, #16]
 800fddc:	4618      	mov	r0, r3
 800fdde:	f003 fe21 	bl	8013a24 <pbuf_free>
 800fde2:	e003      	b.n	800fdec <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800fde4:	693b      	ldr	r3, [r7, #16]
 800fde6:	4618      	mov	r0, r3
 800fde8:	f000 fff0 	bl	8010dcc <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	3310      	adds	r3, #16
 800fdf0:	f107 0210 	add.w	r2, r7, #16
 800fdf4:	4611      	mov	r1, r2
 800fdf6:	4618      	mov	r0, r3
 800fdf8:	f00e f8ad 	bl	801df56 <sys_arch_mbox_tryfetch>
 800fdfc:	4603      	mov	r3, r0
 800fdfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe02:	d1da      	bne.n	800fdba <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	3310      	adds	r3, #16
 800fe08:	4618      	mov	r0, r3
 800fe0a:	f00e f839 	bl	801de80 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	3310      	adds	r3, #16
 800fe12:	4618      	mov	r0, r3
 800fe14:	f00e f8cc 	bl	801dfb0 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	3314      	adds	r3, #20
 800fe1c:	4618      	mov	r0, r3
 800fe1e:	f00e f8b6 	bl	801df8e <sys_mbox_valid>
 800fe22:	4603      	mov	r3, r0
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d034      	beq.n	800fe92 <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800fe28:	e01d      	b.n	800fe66 <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800fe2a:	693b      	ldr	r3, [r7, #16]
 800fe2c:	f107 020e 	add.w	r2, r7, #14
 800fe30:	4611      	mov	r1, r2
 800fe32:	4618      	mov	r0, r3
 800fe34:	f7ff fabe 	bl	800f3b4 <lwip_netconn_is_err_msg>
 800fe38:	4603      	mov	r3, r0
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d113      	bne.n	800fe66 <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800fe3e:	693b      	ldr	r3, [r7, #16]
 800fe40:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800fe42:	6978      	ldr	r0, [r7, #20]
 800fe44:	f7ff ffac 	bl	800fda0 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800fe48:	697b      	ldr	r3, [r7, #20]
 800fe4a:	685b      	ldr	r3, [r3, #4]
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d007      	beq.n	800fe60 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800fe50:	697b      	ldr	r3, [r7, #20]
 800fe52:	685b      	ldr	r3, [r3, #4]
 800fe54:	4618      	mov	r0, r3
 800fe56:	f004 fd61 	bl	801491c <tcp_abort>
            newconn->pcb.tcp = NULL;
 800fe5a:	697b      	ldr	r3, [r7, #20]
 800fe5c:	2200      	movs	r2, #0
 800fe5e:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800fe60:	6978      	ldr	r0, [r7, #20]
 800fe62:	f7ff ff53 	bl	800fd0c <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	3314      	adds	r3, #20
 800fe6a:	f107 0210 	add.w	r2, r7, #16
 800fe6e:	4611      	mov	r1, r2
 800fe70:	4618      	mov	r0, r3
 800fe72:	f00e f870 	bl	801df56 <sys_arch_mbox_tryfetch>
 800fe76:	4603      	mov	r3, r0
 800fe78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe7c:	d1d5      	bne.n	800fe2a <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	3314      	adds	r3, #20
 800fe82:	4618      	mov	r0, r3
 800fe84:	f00d fffc 	bl	801de80 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	3314      	adds	r3, #20
 800fe8c:	4618      	mov	r0, r3
 800fe8e:	f00e f88f 	bl	801dfb0 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800fe92:	bf00      	nop
 800fe94:	3718      	adds	r7, #24
 800fe96:	46bd      	mov	sp, r7
 800fe98:	bd80      	pop	{r7, pc}
	...

0800fe9c <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800fe9c:	b580      	push	{r7, lr}
 800fe9e:	b086      	sub	sp, #24
 800fea0:	af00      	add	r7, sp, #0
 800fea2:	6078      	str	r0, [r7, #4]
 800fea4:	460b      	mov	r3, r1
 800fea6:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800fea8:	2300      	movs	r3, #0
 800feaa:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d106      	bne.n	800fec0 <lwip_netconn_do_close_internal+0x24>
 800feb2:	4b87      	ldr	r3, [pc, #540]	@ (80100d0 <lwip_netconn_do_close_internal+0x234>)
 800feb4:	f240 32a2 	movw	r2, #930	@ 0x3a2
 800feb8:	4986      	ldr	r1, [pc, #536]	@ (80100d4 <lwip_netconn_do_close_internal+0x238>)
 800feba:	4887      	ldr	r0, [pc, #540]	@ (80100d8 <lwip_netconn_do_close_internal+0x23c>)
 800febc:	f00f f956 	bl	801f16c <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	781b      	ldrb	r3, [r3, #0]
 800fec4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fec8:	2b10      	cmp	r3, #16
 800feca:	d006      	beq.n	800feda <lwip_netconn_do_close_internal+0x3e>
 800fecc:	4b80      	ldr	r3, [pc, #512]	@ (80100d0 <lwip_netconn_do_close_internal+0x234>)
 800fece:	f240 32a3 	movw	r2, #931	@ 0x3a3
 800fed2:	4982      	ldr	r1, [pc, #520]	@ (80100dc <lwip_netconn_do_close_internal+0x240>)
 800fed4:	4880      	ldr	r0, [pc, #512]	@ (80100d8 <lwip_netconn_do_close_internal+0x23c>)
 800fed6:	f00f f949 	bl	801f16c <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	785b      	ldrb	r3, [r3, #1]
 800fede:	2b04      	cmp	r3, #4
 800fee0:	d006      	beq.n	800fef0 <lwip_netconn_do_close_internal+0x54>
 800fee2:	4b7b      	ldr	r3, [pc, #492]	@ (80100d0 <lwip_netconn_do_close_internal+0x234>)
 800fee4:	f44f 7269 	mov.w	r2, #932	@ 0x3a4
 800fee8:	497d      	ldr	r1, [pc, #500]	@ (80100e0 <lwip_netconn_do_close_internal+0x244>)
 800feea:	487b      	ldr	r0, [pc, #492]	@ (80100d8 <lwip_netconn_do_close_internal+0x23c>)
 800feec:	f00f f93e 	bl	801f16c <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	685b      	ldr	r3, [r3, #4]
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d106      	bne.n	800ff06 <lwip_netconn_do_close_internal+0x6a>
 800fef8:	4b75      	ldr	r3, [pc, #468]	@ (80100d0 <lwip_netconn_do_close_internal+0x234>)
 800fefa:	f240 32a5 	movw	r2, #933	@ 0x3a5
 800fefe:	4979      	ldr	r1, [pc, #484]	@ (80100e4 <lwip_netconn_do_close_internal+0x248>)
 800ff00:	4875      	ldr	r0, [pc, #468]	@ (80100d8 <lwip_netconn_do_close_internal+0x23c>)
 800ff02:	f00f f933 	bl	801f16c <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d106      	bne.n	800ff1c <lwip_netconn_do_close_internal+0x80>
 800ff0e:	4b70      	ldr	r3, [pc, #448]	@ (80100d0 <lwip_netconn_do_close_internal+0x234>)
 800ff10:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800ff14:	4974      	ldr	r1, [pc, #464]	@ (80100e8 <lwip_netconn_do_close_internal+0x24c>)
 800ff16:	4870      	ldr	r0, [pc, #448]	@ (80100d8 <lwip_netconn_do_close_internal+0x23c>)
 800ff18:	f00f f928 	bl	801f16c <iprintf>

  tpcb = conn->pcb.tcp;
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	685b      	ldr	r3, [r3, #4]
 800ff20:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff26:	7a1b      	ldrb	r3, [r3, #8]
 800ff28:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800ff2a:	7bfb      	ldrb	r3, [r7, #15]
 800ff2c:	f003 0301 	and.w	r3, r3, #1
 800ff30:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800ff32:	7bfb      	ldrb	r3, [r7, #15]
 800ff34:	f003 0302 	and.w	r3, r3, #2
 800ff38:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800ff3a:	7bfb      	ldrb	r3, [r7, #15]
 800ff3c:	2b03      	cmp	r3, #3
 800ff3e:	d102      	bne.n	800ff46 <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800ff40:	2301      	movs	r3, #1
 800ff42:	75bb      	strb	r3, [r7, #22]
 800ff44:	e01f      	b.n	800ff86 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800ff46:	7bbb      	ldrb	r3, [r7, #14]
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d00e      	beq.n	800ff6a <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800ff4c:	693b      	ldr	r3, [r7, #16]
 800ff4e:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800ff50:	2b05      	cmp	r3, #5
 800ff52:	d007      	beq.n	800ff64 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800ff54:	693b      	ldr	r3, [r7, #16]
 800ff56:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800ff58:	2b06      	cmp	r3, #6
 800ff5a:	d003      	beq.n	800ff64 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800ff5c:	693b      	ldr	r3, [r7, #16]
 800ff5e:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800ff60:	2b08      	cmp	r3, #8
 800ff62:	d102      	bne.n	800ff6a <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800ff64:	2301      	movs	r3, #1
 800ff66:	75bb      	strb	r3, [r7, #22]
 800ff68:	e00d      	b.n	800ff86 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800ff6a:	7b7b      	ldrb	r3, [r7, #13]
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d008      	beq.n	800ff82 <lwip_netconn_do_close_internal+0xe6>
 800ff70:	693b      	ldr	r3, [r7, #16]
 800ff72:	8b5b      	ldrh	r3, [r3, #26]
 800ff74:	f003 0310 	and.w	r3, r3, #16
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d002      	beq.n	800ff82 <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800ff7c:	2301      	movs	r3, #1
 800ff7e:	75bb      	strb	r3, [r7, #22]
 800ff80:	e001      	b.n	800ff86 <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800ff82:	2300      	movs	r3, #0
 800ff84:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800ff86:	7dbb      	ldrb	r3, [r7, #22]
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d003      	beq.n	800ff94 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800ff8c:	2100      	movs	r1, #0
 800ff8e:	6938      	ldr	r0, [r7, #16]
 800ff90:	f005 fe6c 	bl	8015c6c <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800ff94:	693b      	ldr	r3, [r7, #16]
 800ff96:	7d1b      	ldrb	r3, [r3, #20]
 800ff98:	2b01      	cmp	r3, #1
 800ff9a:	d104      	bne.n	800ffa6 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800ff9c:	2100      	movs	r1, #0
 800ff9e:	6938      	ldr	r0, [r7, #16]
 800ffa0:	f005 fedc 	bl	8015d5c <tcp_accept>
 800ffa4:	e01d      	b.n	800ffe2 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800ffa6:	7bbb      	ldrb	r3, [r7, #14]
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d007      	beq.n	800ffbc <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800ffac:	2100      	movs	r1, #0
 800ffae:	6938      	ldr	r0, [r7, #16]
 800ffb0:	f005 fe6e 	bl	8015c90 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800ffb4:	2100      	movs	r1, #0
 800ffb6:	6938      	ldr	r0, [r7, #16]
 800ffb8:	f005 fed0 	bl	8015d5c <tcp_accept>
    }
    if (shut_tx) {
 800ffbc:	7b7b      	ldrb	r3, [r7, #13]
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	d003      	beq.n	800ffca <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800ffc2:	2100      	movs	r1, #0
 800ffc4:	6938      	ldr	r0, [r7, #16]
 800ffc6:	f005 fe85 	bl	8015cd4 <tcp_sent>
    }
    if (shut_close) {
 800ffca:	7dbb      	ldrb	r3, [r7, #22]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d008      	beq.n	800ffe2 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800ffd0:	2200      	movs	r2, #0
 800ffd2:	2100      	movs	r1, #0
 800ffd4:	6938      	ldr	r0, [r7, #16]
 800ffd6:	f005 fed9 	bl	8015d8c <tcp_poll>
      tcp_err(tpcb, NULL);
 800ffda:	2100      	movs	r1, #0
 800ffdc:	6938      	ldr	r0, [r7, #16]
 800ffde:	f005 fe9b 	bl	8015d18 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800ffe2:	7dbb      	ldrb	r3, [r7, #22]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d005      	beq.n	800fff4 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800ffe8:	6938      	ldr	r0, [r7, #16]
 800ffea:	f004 fb51 	bl	8014690 <tcp_close>
 800ffee:	4603      	mov	r3, r0
 800fff0:	75fb      	strb	r3, [r7, #23]
 800fff2:	e007      	b.n	8010004 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800fff4:	7bbb      	ldrb	r3, [r7, #14]
 800fff6:	7b7a      	ldrb	r2, [r7, #13]
 800fff8:	4619      	mov	r1, r3
 800fffa:	6938      	ldr	r0, [r7, #16]
 800fffc:	f004 fb74 	bl	80146e8 <tcp_shutdown>
 8010000:	4603      	mov	r3, r0
 8010002:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 8010004:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010008:	2b00      	cmp	r3, #0
 801000a:	d102      	bne.n	8010012 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 801000c:	2301      	movs	r3, #1
 801000e:	757b      	strb	r3, [r7, #21]
 8010010:	e016      	b.n	8010040 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 8010012:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010016:	f1b3 3fff 	cmp.w	r3, #4294967295
 801001a:	d10f      	bne.n	801003c <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010020:	7a5b      	ldrb	r3, [r3, #9]
 8010022:	2b00      	cmp	r3, #0
 8010024:	d10c      	bne.n	8010040 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 8010026:	2301      	movs	r3, #1
 8010028:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 801002a:	7dbb      	ldrb	r3, [r7, #22]
 801002c:	2b00      	cmp	r3, #0
 801002e:	d007      	beq.n	8010040 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 8010030:	6938      	ldr	r0, [r7, #16]
 8010032:	f004 fc73 	bl	801491c <tcp_abort>
          err = ERR_OK;
 8010036:	2300      	movs	r3, #0
 8010038:	75fb      	strb	r3, [r7, #23]
 801003a:	e001      	b.n	8010040 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 801003c:	2301      	movs	r3, #1
 801003e:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 8010040:	7d7b      	ldrb	r3, [r7, #21]
 8010042:	2b00      	cmp	r3, #0
 8010044:	d052      	beq.n	80100ec <lwip_netconn_do_close_internal+0x250>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	330c      	adds	r3, #12
 801004e:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010054:	7dfa      	ldrb	r2, [r7, #23]
 8010056:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	2200      	movs	r2, #0
 801005c:	625a      	str	r2, [r3, #36]	@ 0x24
    conn->state = NETCONN_NONE;
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	2200      	movs	r2, #0
 8010062:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 8010064:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010068:	2b00      	cmp	r3, #0
 801006a:	d129      	bne.n	80100c0 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 801006c:	7dbb      	ldrb	r3, [r7, #22]
 801006e:	2b00      	cmp	r3, #0
 8010070:	d00c      	beq.n	801008c <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	2200      	movs	r2, #0
 8010076:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801007c:	2b00      	cmp	r3, #0
 801007e:	d005      	beq.n	801008c <lwip_netconn_do_close_internal+0x1f0>
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010084:	2200      	movs	r2, #0
 8010086:	2104      	movs	r1, #4
 8010088:	6878      	ldr	r0, [r7, #4]
 801008a:	4798      	blx	r3
      }
      if (shut_rx) {
 801008c:	7bbb      	ldrb	r3, [r7, #14]
 801008e:	2b00      	cmp	r3, #0
 8010090:	d009      	beq.n	80100a6 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010096:	2b00      	cmp	r3, #0
 8010098:	d005      	beq.n	80100a6 <lwip_netconn_do_close_internal+0x20a>
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801009e:	2200      	movs	r2, #0
 80100a0:	2100      	movs	r1, #0
 80100a2:	6878      	ldr	r0, [r7, #4]
 80100a4:	4798      	blx	r3
      }
      if (shut_tx) {
 80100a6:	7b7b      	ldrb	r3, [r7, #13]
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	d009      	beq.n	80100c0 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d005      	beq.n	80100c0 <lwip_netconn_do_close_internal+0x224>
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100b8:	2200      	movs	r2, #0
 80100ba:	2102      	movs	r1, #2
 80100bc:	6878      	ldr	r0, [r7, #4]
 80100be:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 80100c0:	78fb      	ldrb	r3, [r7, #3]
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d002      	beq.n	80100cc <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 80100c6:	68b8      	ldr	r0, [r7, #8]
 80100c8:	f00d ffd8 	bl	801e07c <sys_sem_signal>
    }
    return ERR_OK;
 80100cc:	2300      	movs	r3, #0
 80100ce:	e03c      	b.n	801014a <lwip_netconn_do_close_internal+0x2ae>
 80100d0:	0802429c 	.word	0x0802429c
 80100d4:	08024570 	.word	0x08024570
 80100d8:	080242e0 	.word	0x080242e0
 80100dc:	08024580 	.word	0x08024580
 80100e0:	080245a0 	.word	0x080245a0
 80100e4:	080245c4 	.word	0x080245c4
 80100e8:	08024404 	.word	0x08024404
  }
  if (!close_finished) {
 80100ec:	7d7b      	ldrb	r3, [r7, #21]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d11e      	bne.n	8010130 <lwip_netconn_do_close_internal+0x294>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 80100f2:	693b      	ldr	r3, [r7, #16]
 80100f4:	7d1b      	ldrb	r3, [r3, #20]
 80100f6:	2b01      	cmp	r3, #1
 80100f8:	d106      	bne.n	8010108 <lwip_netconn_do_close_internal+0x26c>
 80100fa:	4b16      	ldr	r3, [pc, #88]	@ (8010154 <lwip_netconn_do_close_internal+0x2b8>)
 80100fc:	f240 4241 	movw	r2, #1089	@ 0x441
 8010100:	4915      	ldr	r1, [pc, #84]	@ (8010158 <lwip_netconn_do_close_internal+0x2bc>)
 8010102:	4816      	ldr	r0, [pc, #88]	@ (801015c <lwip_netconn_do_close_internal+0x2c0>)
 8010104:	f00f f832 	bl	801f16c <iprintf>
    if (shut_tx) {
 8010108:	7b7b      	ldrb	r3, [r7, #13]
 801010a:	2b00      	cmp	r3, #0
 801010c:	d003      	beq.n	8010116 <lwip_netconn_do_close_internal+0x27a>
      tcp_sent(tpcb, sent_tcp);
 801010e:	4914      	ldr	r1, [pc, #80]	@ (8010160 <lwip_netconn_do_close_internal+0x2c4>)
 8010110:	6938      	ldr	r0, [r7, #16]
 8010112:	f005 fddf 	bl	8015cd4 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 8010116:	2201      	movs	r2, #1
 8010118:	4912      	ldr	r1, [pc, #72]	@ (8010164 <lwip_netconn_do_close_internal+0x2c8>)
 801011a:	6938      	ldr	r0, [r7, #16]
 801011c:	f005 fe36 	bl	8015d8c <tcp_poll>
    tcp_err(tpcb, err_tcp);
 8010120:	4911      	ldr	r1, [pc, #68]	@ (8010168 <lwip_netconn_do_close_internal+0x2cc>)
 8010122:	6938      	ldr	r0, [r7, #16]
 8010124:	f005 fdf8 	bl	8015d18 <tcp_err>
    tcp_arg(tpcb, conn);
 8010128:	6879      	ldr	r1, [r7, #4]
 801012a:	6938      	ldr	r0, [r7, #16]
 801012c:	f005 fd9e 	bl	8015c6c <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 8010130:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010134:	2b00      	cmp	r3, #0
 8010136:	d106      	bne.n	8010146 <lwip_netconn_do_close_internal+0x2aa>
 8010138:	4b06      	ldr	r3, [pc, #24]	@ (8010154 <lwip_netconn_do_close_internal+0x2b8>)
 801013a:	f240 424d 	movw	r2, #1101	@ 0x44d
 801013e:	490b      	ldr	r1, [pc, #44]	@ (801016c <lwip_netconn_do_close_internal+0x2d0>)
 8010140:	4806      	ldr	r0, [pc, #24]	@ (801015c <lwip_netconn_do_close_internal+0x2c0>)
 8010142:	f00f f813 	bl	801f16c <iprintf>
  return err;
 8010146:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801014a:	4618      	mov	r0, r3
 801014c:	3718      	adds	r7, #24
 801014e:	46bd      	mov	sp, r7
 8010150:	bd80      	pop	{r7, pc}
 8010152:	bf00      	nop
 8010154:	0802429c 	.word	0x0802429c
 8010158:	080245d8 	.word	0x080245d8
 801015c:	080242e0 	.word	0x080242e0
 8010160:	0800f701 	.word	0x0800f701
 8010164:	0800f631 	.word	0x0800f631
 8010168:	0800f7ad 	.word	0x0800f7ad
 801016c:	080245fc 	.word	0x080245fc

08010170 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 8010170:	b580      	push	{r7, lr}
 8010172:	b084      	sub	sp, #16
 8010174:	af00      	add	r7, sp, #0
 8010176:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 801017c:	68fb      	ldr	r3, [r7, #12]
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	785b      	ldrb	r3, [r3, #1]
 8010182:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 8010184:	7afb      	ldrb	r3, [r7, #11]
 8010186:	2b00      	cmp	r3, #0
 8010188:	d00d      	beq.n	80101a6 <lwip_netconn_do_delconn+0x36>
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	781b      	ldrb	r3, [r3, #0]
 8010190:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010194:	2b10      	cmp	r3, #16
 8010196:	d006      	beq.n	80101a6 <lwip_netconn_do_delconn+0x36>
 8010198:	4b61      	ldr	r3, [pc, #388]	@ (8010320 <lwip_netconn_do_delconn+0x1b0>)
 801019a:	f240 425e 	movw	r2, #1118	@ 0x45e
 801019e:	4961      	ldr	r1, [pc, #388]	@ (8010324 <lwip_netconn_do_delconn+0x1b4>)
 80101a0:	4861      	ldr	r0, [pc, #388]	@ (8010328 <lwip_netconn_do_delconn+0x1b8>)
 80101a2:	f00e ffe3 	bl	801f16c <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 80101a6:	7afb      	ldrb	r3, [r7, #11]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d005      	beq.n	80101b8 <lwip_netconn_do_delconn+0x48>
 80101ac:	7afb      	ldrb	r3, [r7, #11]
 80101ae:	2b02      	cmp	r3, #2
 80101b0:	d002      	beq.n	80101b8 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 80101b2:	7afb      	ldrb	r3, [r7, #11]
 80101b4:	2b03      	cmp	r3, #3
 80101b6:	d10a      	bne.n	80101ce <lwip_netconn_do_delconn+0x5e>
       (state != NETCONN_CONNECT)) ||
 80101b8:	7afb      	ldrb	r3, [r7, #11]
 80101ba:	2b03      	cmp	r3, #3
 80101bc:	d10b      	bne.n	80101d6 <lwip_netconn_do_delconn+0x66>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 80101be:	68fb      	ldr	r3, [r7, #12]
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80101c6:	f003 0304 	and.w	r3, r3, #4
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d103      	bne.n	80101d6 <lwip_netconn_do_delconn+0x66>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	22fb      	movs	r2, #251	@ 0xfb
 80101d2:	711a      	strb	r2, [r3, #4]
 80101d4:	e098      	b.n	8010308 <lwip_netconn_do_delconn+0x198>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 80101d6:	7afb      	ldrb	r3, [r7, #11]
 80101d8:	2b03      	cmp	r3, #3
 80101da:	d10e      	bne.n	80101fa <lwip_netconn_do_delconn+0x8a>
 80101dc:	68fb      	ldr	r3, [r7, #12]
 80101de:	681b      	ldr	r3, [r3, #0]
 80101e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80101e4:	f003 0304 	and.w	r3, r3, #4
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d106      	bne.n	80101fa <lwip_netconn_do_delconn+0x8a>
 80101ec:	4b4c      	ldr	r3, [pc, #304]	@ (8010320 <lwip_netconn_do_delconn+0x1b0>)
 80101ee:	f240 427a 	movw	r2, #1146	@ 0x47a
 80101f2:	494e      	ldr	r1, [pc, #312]	@ (801032c <lwip_netconn_do_delconn+0x1bc>)
 80101f4:	484c      	ldr	r0, [pc, #304]	@ (8010328 <lwip_netconn_do_delconn+0x1b8>)
 80101f6:	f00e ffb9 	bl	801f16c <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 80101fa:	68fb      	ldr	r3, [r7, #12]
 80101fc:	2200      	movs	r2, #0
 80101fe:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 8010200:	68fb      	ldr	r3, [r7, #12]
 8010202:	681b      	ldr	r3, [r3, #0]
 8010204:	4618      	mov	r0, r3
 8010206:	f7ff fdcb 	bl	800fda0 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	685b      	ldr	r3, [r3, #4]
 8010210:	2b00      	cmp	r3, #0
 8010212:	d05f      	beq.n	80102d4 <lwip_netconn_do_delconn+0x164>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	681b      	ldr	r3, [r3, #0]
 8010218:	781b      	ldrb	r3, [r3, #0]
 801021a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801021e:	2b10      	cmp	r3, #16
 8010220:	d00d      	beq.n	801023e <lwip_netconn_do_delconn+0xce>
 8010222:	2b20      	cmp	r3, #32
 8010224:	d151      	bne.n	80102ca <lwip_netconn_do_delconn+0x15a>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 8010226:	68fb      	ldr	r3, [r7, #12]
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	685b      	ldr	r3, [r3, #4]
 801022c:	2200      	movs	r2, #0
 801022e:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	681b      	ldr	r3, [r3, #0]
 8010234:	685b      	ldr	r3, [r3, #4]
 8010236:	4618      	mov	r0, r3
 8010238:	f00b f802 	bl	801b240 <udp_remove>
          break;
 801023c:	e046      	b.n	80102cc <lwip_netconn_do_delconn+0x15c>
#endif /* LWIP_UDP */
#if LWIP_TCP
        case NETCONN_TCP:
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 801023e:	68fb      	ldr	r3, [r7, #12]
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010244:	2b00      	cmp	r3, #0
 8010246:	d006      	beq.n	8010256 <lwip_netconn_do_delconn+0xe6>
 8010248:	4b35      	ldr	r3, [pc, #212]	@ (8010320 <lwip_netconn_do_delconn+0x1b0>)
 801024a:	f240 4294 	movw	r2, #1172	@ 0x494
 801024e:	4938      	ldr	r1, [pc, #224]	@ (8010330 <lwip_netconn_do_delconn+0x1c0>)
 8010250:	4835      	ldr	r0, [pc, #212]	@ (8010328 <lwip_netconn_do_delconn+0x1b8>)
 8010252:	f00e ff8b 	bl	801f16c <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	681b      	ldr	r3, [r3, #0]
 801025a:	2204      	movs	r2, #4
 801025c:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 801025e:	68fb      	ldr	r3, [r7, #12]
 8010260:	2203      	movs	r2, #3
 8010262:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	68fa      	ldr	r2, [r7, #12]
 801026a:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCPIP_CORE_LOCKING
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	2100      	movs	r1, #0
 8010272:	4618      	mov	r0, r3
 8010274:	f7ff fe12 	bl	800fe9c <lwip_netconn_do_close_internal>
 8010278:	4603      	mov	r3, r0
 801027a:	2b00      	cmp	r3, #0
 801027c:	d04b      	beq.n	8010316 <lwip_netconn_do_delconn+0x1a6>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	785b      	ldrb	r3, [r3, #1]
 8010284:	2b04      	cmp	r3, #4
 8010286:	d006      	beq.n	8010296 <lwip_netconn_do_delconn+0x126>
 8010288:	4b25      	ldr	r3, [pc, #148]	@ (8010320 <lwip_netconn_do_delconn+0x1b0>)
 801028a:	f240 429a 	movw	r2, #1178	@ 0x49a
 801028e:	4929      	ldr	r1, [pc, #164]	@ (8010334 <lwip_netconn_do_delconn+0x1c4>)
 8010290:	4825      	ldr	r0, [pc, #148]	@ (8010328 <lwip_netconn_do_delconn+0x1b8>)
 8010292:	f00e ff6b 	bl	801f16c <iprintf>
            UNLOCK_TCPIP_CORE();
 8010296:	4828      	ldr	r0, [pc, #160]	@ (8010338 <lwip_netconn_do_delconn+0x1c8>)
 8010298:	f00d ff61 	bl	801e15e <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 801029c:	68fb      	ldr	r3, [r7, #12]
 801029e:	681b      	ldr	r3, [r3, #0]
 80102a0:	330c      	adds	r3, #12
 80102a2:	2100      	movs	r1, #0
 80102a4:	4618      	mov	r0, r3
 80102a6:	f00d feb8 	bl	801e01a <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 80102aa:	4823      	ldr	r0, [pc, #140]	@ (8010338 <lwip_netconn_do_delconn+0x1c8>)
 80102ac:	f00d ff48 	bl	801e140 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	785b      	ldrb	r3, [r3, #1]
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d02d      	beq.n	8010316 <lwip_netconn_do_delconn+0x1a6>
 80102ba:	4b19      	ldr	r3, [pc, #100]	@ (8010320 <lwip_netconn_do_delconn+0x1b0>)
 80102bc:	f240 429e 	movw	r2, #1182	@ 0x49e
 80102c0:	491c      	ldr	r1, [pc, #112]	@ (8010334 <lwip_netconn_do_delconn+0x1c4>)
 80102c2:	4819      	ldr	r0, [pc, #100]	@ (8010328 <lwip_netconn_do_delconn+0x1b8>)
 80102c4:	f00e ff52 	bl	801f16c <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
          lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
 80102c8:	e025      	b.n	8010316 <lwip_netconn_do_delconn+0x1a6>
#endif /* LWIP_TCP */
        default:
          break;
 80102ca:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 80102cc:	68fb      	ldr	r3, [r7, #12]
 80102ce:	681b      	ldr	r3, [r3, #0]
 80102d0:	2200      	movs	r2, #0
 80102d2:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 80102d4:	68fb      	ldr	r3, [r7, #12]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d007      	beq.n	80102ee <lwip_netconn_do_delconn+0x17e>
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102e4:	68fa      	ldr	r2, [r7, #12]
 80102e6:	6810      	ldr	r0, [r2, #0]
 80102e8:	2200      	movs	r2, #0
 80102ea:	2100      	movs	r1, #0
 80102ec:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 80102ee:	68fb      	ldr	r3, [r7, #12]
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d007      	beq.n	8010308 <lwip_netconn_do_delconn+0x198>
 80102f8:	68fb      	ldr	r3, [r7, #12]
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102fe:	68fa      	ldr	r2, [r7, #12]
 8010300:	6810      	ldr	r0, [r2, #0]
 8010302:	2200      	movs	r2, #0
 8010304:	2102      	movs	r1, #2
 8010306:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	681b      	ldr	r3, [r3, #0]
 801030c:	330c      	adds	r3, #12
 801030e:	4618      	mov	r0, r3
 8010310:	f00d fece 	bl	801e0b0 <sys_sem_valid>
 8010314:	e000      	b.n	8010318 <lwip_netconn_do_delconn+0x1a8>
          return;
 8010316:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 8010318:	3710      	adds	r7, #16
 801031a:	46bd      	mov	sp, r7
 801031c:	bd80      	pop	{r7, pc}
 801031e:	bf00      	nop
 8010320:	0802429c 	.word	0x0802429c
 8010324:	0802460c 	.word	0x0802460c
 8010328:	080242e0 	.word	0x080242e0
 801032c:	08024620 	.word	0x08024620
 8010330:	08024640 	.word	0x08024640
 8010334:	0802465c 	.word	0x0802465c
 8010338:	2006468c 	.word	0x2006468c

0801033c <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 801033c:	b580      	push	{r7, lr}
 801033e:	b084      	sub	sp, #16
 8010340:	af00      	add	r7, sp, #0
 8010342:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 8010348:	68bb      	ldr	r3, [r7, #8]
 801034a:	681b      	ldr	r3, [r3, #0]
 801034c:	685b      	ldr	r3, [r3, #4]
 801034e:	2b00      	cmp	r3, #0
 8010350:	d025      	beq.n	801039e <lwip_netconn_do_bind+0x62>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8010352:	68bb      	ldr	r3, [r7, #8]
 8010354:	681b      	ldr	r3, [r3, #0]
 8010356:	781b      	ldrb	r3, [r3, #0]
 8010358:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801035c:	2b10      	cmp	r3, #16
 801035e:	d00e      	beq.n	801037e <lwip_netconn_do_bind+0x42>
 8010360:	2b20      	cmp	r3, #32
 8010362:	d119      	bne.n	8010398 <lwip_netconn_do_bind+0x5c>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 8010364:	68bb      	ldr	r3, [r7, #8]
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	6858      	ldr	r0, [r3, #4]
 801036a:	68bb      	ldr	r3, [r7, #8]
 801036c:	6899      	ldr	r1, [r3, #8]
 801036e:	68bb      	ldr	r3, [r7, #8]
 8010370:	899b      	ldrh	r3, [r3, #12]
 8010372:	461a      	mov	r2, r3
 8010374:	f00a fe4e 	bl	801b014 <udp_bind>
 8010378:	4603      	mov	r3, r0
 801037a:	73fb      	strb	r3, [r7, #15]
        break;
 801037c:	e011      	b.n	80103a2 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 801037e:	68bb      	ldr	r3, [r7, #8]
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	6858      	ldr	r0, [r3, #4]
 8010384:	68bb      	ldr	r3, [r7, #8]
 8010386:	6899      	ldr	r1, [r3, #8]
 8010388:	68bb      	ldr	r3, [r7, #8]
 801038a:	899b      	ldrh	r3, [r3, #12]
 801038c:	461a      	mov	r2, r3
 801038e:	f004 fad1 	bl	8014934 <tcp_bind>
 8010392:	4603      	mov	r3, r0
 8010394:	73fb      	strb	r3, [r7, #15]
        break;
 8010396:	e004      	b.n	80103a2 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 8010398:	23fa      	movs	r3, #250	@ 0xfa
 801039a:	73fb      	strb	r3, [r7, #15]
        break;
 801039c:	e001      	b.n	80103a2 <lwip_netconn_do_bind+0x66>
    }
  } else {
    err = ERR_VAL;
 801039e:	23fa      	movs	r3, #250	@ 0xfa
 80103a0:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 80103a2:	68bb      	ldr	r3, [r7, #8]
 80103a4:	7bfa      	ldrb	r2, [r7, #15]
 80103a6:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 80103a8:	bf00      	nop
 80103aa:	3710      	adds	r7, #16
 80103ac:	46bd      	mov	sp, r7
 80103ae:	bd80      	pop	{r7, pc}

080103b0 <lwip_netconn_do_connected>:
 *
 * @see tcp.h (struct tcp_pcb.connected) for parameters and return values
 */
static err_t
lwip_netconn_do_connected(void *arg, struct tcp_pcb *pcb, err_t err)
{
 80103b0:	b580      	push	{r7, lr}
 80103b2:	b088      	sub	sp, #32
 80103b4:	af00      	add	r7, sp, #0
 80103b6:	60f8      	str	r0, [r7, #12]
 80103b8:	60b9      	str	r1, [r7, #8]
 80103ba:	4613      	mov	r3, r2
 80103bc:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int was_blocking;
  sys_sem_t *op_completed_sem = NULL;
 80103be:	2300      	movs	r3, #0
 80103c0:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(pcb);

  conn = (struct netconn *)arg;
 80103c2:	68fb      	ldr	r3, [r7, #12]
 80103c4:	61bb      	str	r3, [r7, #24]

  if (conn == NULL) {
 80103c6:	69bb      	ldr	r3, [r7, #24]
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d102      	bne.n	80103d2 <lwip_netconn_do_connected+0x22>
    return ERR_VAL;
 80103cc:	f06f 0305 	mvn.w	r3, #5
 80103d0:	e074      	b.n	80104bc <lwip_netconn_do_connected+0x10c>
  }

  LWIP_ASSERT("conn->state == NETCONN_CONNECT", conn->state == NETCONN_CONNECT);
 80103d2:	69bb      	ldr	r3, [r7, #24]
 80103d4:	785b      	ldrb	r3, [r3, #1]
 80103d6:	2b03      	cmp	r3, #3
 80103d8:	d006      	beq.n	80103e8 <lwip_netconn_do_connected+0x38>
 80103da:	4b3a      	ldr	r3, [pc, #232]	@ (80104c4 <lwip_netconn_do_connected+0x114>)
 80103dc:	f240 5223 	movw	r2, #1315	@ 0x523
 80103e0:	4939      	ldr	r1, [pc, #228]	@ (80104c8 <lwip_netconn_do_connected+0x118>)
 80103e2:	483a      	ldr	r0, [pc, #232]	@ (80104cc <lwip_netconn_do_connected+0x11c>)
 80103e4:	f00e fec2 	bl	801f16c <iprintf>
  LWIP_ASSERT("(conn->current_msg != NULL) || conn->in_non_blocking_connect",
 80103e8:	69bb      	ldr	r3, [r7, #24]
 80103ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d10d      	bne.n	801040c <lwip_netconn_do_connected+0x5c>
 80103f0:	69bb      	ldr	r3, [r7, #24]
 80103f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80103f6:	f003 0304 	and.w	r3, r3, #4
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d106      	bne.n	801040c <lwip_netconn_do_connected+0x5c>
 80103fe:	4b31      	ldr	r3, [pc, #196]	@ (80104c4 <lwip_netconn_do_connected+0x114>)
 8010400:	f240 5224 	movw	r2, #1316	@ 0x524
 8010404:	4932      	ldr	r1, [pc, #200]	@ (80104d0 <lwip_netconn_do_connected+0x120>)
 8010406:	4831      	ldr	r0, [pc, #196]	@ (80104cc <lwip_netconn_do_connected+0x11c>)
 8010408:	f00e feb0 	bl	801f16c <iprintf>
              (conn->current_msg != NULL) || IN_NONBLOCKING_CONNECT(conn));

  if (conn->current_msg != NULL) {
 801040c:	69bb      	ldr	r3, [r7, #24]
 801040e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010410:	2b00      	cmp	r3, #0
 8010412:	d008      	beq.n	8010426 <lwip_netconn_do_connected+0x76>
    conn->current_msg->err = err;
 8010414:	69bb      	ldr	r3, [r7, #24]
 8010416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010418:	79fa      	ldrb	r2, [r7, #7]
 801041a:	711a      	strb	r2, [r3, #4]
    op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 801041c:	69bb      	ldr	r3, [r7, #24]
 801041e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	330c      	adds	r3, #12
 8010424:	61fb      	str	r3, [r7, #28]
  }
  if ((NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) && (err == ERR_OK)) {
 8010426:	69bb      	ldr	r3, [r7, #24]
 8010428:	781b      	ldrb	r3, [r3, #0]
 801042a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801042e:	2b10      	cmp	r3, #16
 8010430:	d106      	bne.n	8010440 <lwip_netconn_do_connected+0x90>
 8010432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010436:	2b00      	cmp	r3, #0
 8010438:	d102      	bne.n	8010440 <lwip_netconn_do_connected+0x90>
    setup_tcp(conn);
 801043a:	69b8      	ldr	r0, [r7, #24]
 801043c:	f7ff fa90 	bl	800f960 <setup_tcp>
  }
  was_blocking = !IN_NONBLOCKING_CONNECT(conn);
 8010440:	69bb      	ldr	r3, [r7, #24]
 8010442:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010446:	f003 0304 	and.w	r3, r3, #4
 801044a:	2b00      	cmp	r3, #0
 801044c:	bf0c      	ite	eq
 801044e:	2301      	moveq	r3, #1
 8010450:	2300      	movne	r3, #0
 8010452:	b2db      	uxtb	r3, r3
 8010454:	617b      	str	r3, [r7, #20]
  SET_NONBLOCKING_CONNECT(conn, 0);
 8010456:	69bb      	ldr	r3, [r7, #24]
 8010458:	f893 3020 	ldrb.w	r3, [r3, #32]
 801045c:	f023 0304 	bic.w	r3, r3, #4
 8010460:	b2da      	uxtb	r2, r3
 8010462:	69bb      	ldr	r3, [r7, #24]
 8010464:	f883 2020 	strb.w	r2, [r3, #32]
  LWIP_ASSERT("blocking connect state error",
 8010468:	697b      	ldr	r3, [r7, #20]
 801046a:	2b00      	cmp	r3, #0
 801046c:	d002      	beq.n	8010474 <lwip_netconn_do_connected+0xc4>
 801046e:	69fb      	ldr	r3, [r7, #28]
 8010470:	2b00      	cmp	r3, #0
 8010472:	d10c      	bne.n	801048e <lwip_netconn_do_connected+0xde>
 8010474:	697b      	ldr	r3, [r7, #20]
 8010476:	2b00      	cmp	r3, #0
 8010478:	d102      	bne.n	8010480 <lwip_netconn_do_connected+0xd0>
 801047a:	69fb      	ldr	r3, [r7, #28]
 801047c:	2b00      	cmp	r3, #0
 801047e:	d006      	beq.n	801048e <lwip_netconn_do_connected+0xde>
 8010480:	4b10      	ldr	r3, [pc, #64]	@ (80104c4 <lwip_netconn_do_connected+0x114>)
 8010482:	f44f 62a6 	mov.w	r2, #1328	@ 0x530
 8010486:	4913      	ldr	r1, [pc, #76]	@ (80104d4 <lwip_netconn_do_connected+0x124>)
 8010488:	4810      	ldr	r0, [pc, #64]	@ (80104cc <lwip_netconn_do_connected+0x11c>)
 801048a:	f00e fe6f 	bl	801f16c <iprintf>
              (was_blocking && op_completed_sem != NULL) ||
              (!was_blocking && op_completed_sem == NULL));
  conn->current_msg = NULL;
 801048e:	69bb      	ldr	r3, [r7, #24]
 8010490:	2200      	movs	r2, #0
 8010492:	625a      	str	r2, [r3, #36]	@ 0x24
  conn->state = NETCONN_NONE;
 8010494:	69bb      	ldr	r3, [r7, #24]
 8010496:	2200      	movs	r2, #0
 8010498:	705a      	strb	r2, [r3, #1]
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 801049a:	69bb      	ldr	r3, [r7, #24]
 801049c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d005      	beq.n	80104ae <lwip_netconn_do_connected+0xfe>
 80104a2:	69bb      	ldr	r3, [r7, #24]
 80104a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104a6:	2200      	movs	r2, #0
 80104a8:	2102      	movs	r1, #2
 80104aa:	69b8      	ldr	r0, [r7, #24]
 80104ac:	4798      	blx	r3

  if (was_blocking) {
 80104ae:	697b      	ldr	r3, [r7, #20]
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	d002      	beq.n	80104ba <lwip_netconn_do_connected+0x10a>
    sys_sem_signal(op_completed_sem);
 80104b4:	69f8      	ldr	r0, [r7, #28]
 80104b6:	f00d fde1 	bl	801e07c <sys_sem_signal>
  }
  return ERR_OK;
 80104ba:	2300      	movs	r3, #0
}
 80104bc:	4618      	mov	r0, r3
 80104be:	3720      	adds	r7, #32
 80104c0:	46bd      	mov	sp, r7
 80104c2:	bd80      	pop	{r7, pc}
 80104c4:	0802429c 	.word	0x0802429c
 80104c8:	08024664 	.word	0x08024664
 80104cc:	080242e0 	.word	0x080242e0
 80104d0:	08024684 	.word	0x08024684
 80104d4:	080246c4 	.word	0x080246c4

080104d8 <lwip_netconn_do_connect>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to connect to
 */
void
lwip_netconn_do_connect(void *m)
{
 80104d8:	b580      	push	{r7, lr}
 80104da:	b086      	sub	sp, #24
 80104dc:	af00      	add	r7, sp, #0
 80104de:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	613b      	str	r3, [r7, #16]
  err_t err;

  if (msg->conn->pcb.tcp == NULL) {
 80104e4:	693b      	ldr	r3, [r7, #16]
 80104e6:	681b      	ldr	r3, [r3, #0]
 80104e8:	685b      	ldr	r3, [r3, #4]
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d102      	bne.n	80104f4 <lwip_netconn_do_connect+0x1c>
    /* This may happen when calling netconn_connect() a second time */
    err = ERR_CLSD;
 80104ee:	23f1      	movs	r3, #241	@ 0xf1
 80104f0:	75fb      	strb	r3, [r7, #23]
 80104f2:	e0a0      	b.n	8010636 <lwip_netconn_do_connect+0x15e>
  } else {
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 80104f4:	693b      	ldr	r3, [r7, #16]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	781b      	ldrb	r3, [r3, #0]
 80104fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80104fe:	2b10      	cmp	r3, #16
 8010500:	d00f      	beq.n	8010522 <lwip_netconn_do_connect+0x4a>
 8010502:	2b20      	cmp	r3, #32
 8010504:	f040 808c 	bne.w	8010620 <lwip_netconn_do_connect+0x148>
        err = raw_connect(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_connect(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 8010508:	693b      	ldr	r3, [r7, #16]
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	6858      	ldr	r0, [r3, #4]
 801050e:	693b      	ldr	r3, [r7, #16]
 8010510:	6899      	ldr	r1, [r3, #8]
 8010512:	693b      	ldr	r3, [r7, #16]
 8010514:	899b      	ldrh	r3, [r3, #12]
 8010516:	461a      	mov	r2, r3
 8010518:	f00a fe04 	bl	801b124 <udp_connect>
 801051c:	4603      	mov	r3, r0
 801051e:	75fb      	strb	r3, [r7, #23]
        break;
 8010520:	e089      	b.n	8010636 <lwip_netconn_do_connect+0x15e>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        /* Prevent connect while doing any other action. */
        if (msg->conn->state == NETCONN_CONNECT) {
 8010522:	693b      	ldr	r3, [r7, #16]
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	785b      	ldrb	r3, [r3, #1]
 8010528:	2b03      	cmp	r3, #3
 801052a:	d102      	bne.n	8010532 <lwip_netconn_do_connect+0x5a>
          err = ERR_ALREADY;
 801052c:	23f7      	movs	r3, #247	@ 0xf7
 801052e:	75fb      	strb	r3, [r7, #23]
#endif /* LWIP_TCPIP_CORE_LOCKING */
              return;
            }
          }
        }
        break;
 8010530:	e080      	b.n	8010634 <lwip_netconn_do_connect+0x15c>
        } else if (msg->conn->state != NETCONN_NONE) {
 8010532:	693b      	ldr	r3, [r7, #16]
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	785b      	ldrb	r3, [r3, #1]
 8010538:	2b00      	cmp	r3, #0
 801053a:	d002      	beq.n	8010542 <lwip_netconn_do_connect+0x6a>
          err = ERR_ISCONN;
 801053c:	23f6      	movs	r3, #246	@ 0xf6
 801053e:	75fb      	strb	r3, [r7, #23]
        break;
 8010540:	e078      	b.n	8010634 <lwip_netconn_do_connect+0x15c>
          setup_tcp(msg->conn);
 8010542:	693b      	ldr	r3, [r7, #16]
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	4618      	mov	r0, r3
 8010548:	f7ff fa0a 	bl	800f960 <setup_tcp>
          err = tcp_connect(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr),
 801054c:	693b      	ldr	r3, [r7, #16]
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	6858      	ldr	r0, [r3, #4]
 8010552:	693b      	ldr	r3, [r7, #16]
 8010554:	6899      	ldr	r1, [r3, #8]
 8010556:	693b      	ldr	r3, [r7, #16]
 8010558:	899a      	ldrh	r2, [r3, #12]
 801055a:	4b3b      	ldr	r3, [pc, #236]	@ (8010648 <lwip_netconn_do_connect+0x170>)
 801055c:	f004 fc3c 	bl	8014dd8 <tcp_connect>
 8010560:	4603      	mov	r3, r0
 8010562:	75fb      	strb	r3, [r7, #23]
          if (err == ERR_OK) {
 8010564:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010568:	2b00      	cmp	r3, #0
 801056a:	d163      	bne.n	8010634 <lwip_netconn_do_connect+0x15c>
            u8_t non_blocking = netconn_is_nonblocking(msg->conn);
 801056c:	693b      	ldr	r3, [r7, #16]
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010574:	f003 0302 	and.w	r3, r3, #2
 8010578:	2b00      	cmp	r3, #0
 801057a:	bf14      	ite	ne
 801057c:	2301      	movne	r3, #1
 801057e:	2300      	moveq	r3, #0
 8010580:	b2db      	uxtb	r3, r3
 8010582:	73fb      	strb	r3, [r7, #15]
            msg->conn->state = NETCONN_CONNECT;
 8010584:	693b      	ldr	r3, [r7, #16]
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	2203      	movs	r2, #3
 801058a:	705a      	strb	r2, [r3, #1]
            SET_NONBLOCKING_CONNECT(msg->conn, non_blocking);
 801058c:	7bfb      	ldrb	r3, [r7, #15]
 801058e:	2b00      	cmp	r3, #0
 8010590:	d00b      	beq.n	80105aa <lwip_netconn_do_connect+0xd2>
 8010592:	693b      	ldr	r3, [r7, #16]
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	f893 2020 	ldrb.w	r2, [r3, #32]
 801059a:	693b      	ldr	r3, [r7, #16]
 801059c:	681b      	ldr	r3, [r3, #0]
 801059e:	f042 0204 	orr.w	r2, r2, #4
 80105a2:	b2d2      	uxtb	r2, r2
 80105a4:	f883 2020 	strb.w	r2, [r3, #32]
 80105a8:	e00a      	b.n	80105c0 <lwip_netconn_do_connect+0xe8>
 80105aa:	693b      	ldr	r3, [r7, #16]
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	f893 2020 	ldrb.w	r2, [r3, #32]
 80105b2:	693b      	ldr	r3, [r7, #16]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	f022 0204 	bic.w	r2, r2, #4
 80105ba:	b2d2      	uxtb	r2, r2
 80105bc:	f883 2020 	strb.w	r2, [r3, #32]
            if (non_blocking) {
 80105c0:	7bfb      	ldrb	r3, [r7, #15]
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	d002      	beq.n	80105cc <lwip_netconn_do_connect+0xf4>
              err = ERR_INPROGRESS;
 80105c6:	23fb      	movs	r3, #251	@ 0xfb
 80105c8:	75fb      	strb	r3, [r7, #23]
        break;
 80105ca:	e033      	b.n	8010634 <lwip_netconn_do_connect+0x15c>
              msg->conn->current_msg = msg;
 80105cc:	693b      	ldr	r3, [r7, #16]
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	693a      	ldr	r2, [r7, #16]
 80105d2:	625a      	str	r2, [r3, #36]	@ 0x24
              LWIP_ASSERT("state!", msg->conn->state == NETCONN_CONNECT);
 80105d4:	693b      	ldr	r3, [r7, #16]
 80105d6:	681b      	ldr	r3, [r3, #0]
 80105d8:	785b      	ldrb	r3, [r3, #1]
 80105da:	2b03      	cmp	r3, #3
 80105dc:	d006      	beq.n	80105ec <lwip_netconn_do_connect+0x114>
 80105de:	4b1b      	ldr	r3, [pc, #108]	@ (801064c <lwip_netconn_do_connect+0x174>)
 80105e0:	f44f 62ae 	mov.w	r2, #1392	@ 0x570
 80105e4:	491a      	ldr	r1, [pc, #104]	@ (8010650 <lwip_netconn_do_connect+0x178>)
 80105e6:	481b      	ldr	r0, [pc, #108]	@ (8010654 <lwip_netconn_do_connect+0x17c>)
 80105e8:	f00e fdc0 	bl	801f16c <iprintf>
              UNLOCK_TCPIP_CORE();
 80105ec:	481a      	ldr	r0, [pc, #104]	@ (8010658 <lwip_netconn_do_connect+0x180>)
 80105ee:	f00d fdb6 	bl	801e15e <sys_mutex_unlock>
              sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 80105f2:	693b      	ldr	r3, [r7, #16]
 80105f4:	681b      	ldr	r3, [r3, #0]
 80105f6:	330c      	adds	r3, #12
 80105f8:	2100      	movs	r1, #0
 80105fa:	4618      	mov	r0, r3
 80105fc:	f00d fd0d 	bl	801e01a <sys_arch_sem_wait>
              LOCK_TCPIP_CORE();
 8010600:	4815      	ldr	r0, [pc, #84]	@ (8010658 <lwip_netconn_do_connect+0x180>)
 8010602:	f00d fd9d 	bl	801e140 <sys_mutex_lock>
              LWIP_ASSERT("state!", msg->conn->state != NETCONN_CONNECT);
 8010606:	693b      	ldr	r3, [r7, #16]
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	785b      	ldrb	r3, [r3, #1]
 801060c:	2b03      	cmp	r3, #3
 801060e:	d116      	bne.n	801063e <lwip_netconn_do_connect+0x166>
 8010610:	4b0e      	ldr	r3, [pc, #56]	@ (801064c <lwip_netconn_do_connect+0x174>)
 8010612:	f240 5274 	movw	r2, #1396	@ 0x574
 8010616:	490e      	ldr	r1, [pc, #56]	@ (8010650 <lwip_netconn_do_connect+0x178>)
 8010618:	480e      	ldr	r0, [pc, #56]	@ (8010654 <lwip_netconn_do_connect+0x17c>)
 801061a:	f00e fda7 	bl	801f16c <iprintf>
              return;
 801061e:	e00e      	b.n	801063e <lwip_netconn_do_connect+0x166>
#endif /* LWIP_TCP */
      default:
        LWIP_ERROR("Invalid netconn type", 0, do {
 8010620:	4b0a      	ldr	r3, [pc, #40]	@ (801064c <lwip_netconn_do_connect+0x174>)
 8010622:	f240 527d 	movw	r2, #1405	@ 0x57d
 8010626:	490d      	ldr	r1, [pc, #52]	@ (801065c <lwip_netconn_do_connect+0x184>)
 8010628:	480a      	ldr	r0, [pc, #40]	@ (8010654 <lwip_netconn_do_connect+0x17c>)
 801062a:	f00e fd9f 	bl	801f16c <iprintf>
 801062e:	23fa      	movs	r3, #250	@ 0xfa
 8010630:	75fb      	strb	r3, [r7, #23]
          err = ERR_VAL;
        } while (0));
        break;
 8010632:	e000      	b.n	8010636 <lwip_netconn_do_connect+0x15e>
        break;
 8010634:	bf00      	nop
    }
  }
  msg->err = err;
 8010636:	693b      	ldr	r3, [r7, #16]
 8010638:	7dfa      	ldrb	r2, [r7, #23]
 801063a:	711a      	strb	r2, [r3, #4]
 801063c:	e000      	b.n	8010640 <lwip_netconn_do_connect+0x168>
              return;
 801063e:	bf00      	nop
  /* For all other protocols, netconn_connect() calls netconn_apimsg(),
     so use TCPIP_APIMSG_ACK() here. */
  TCPIP_APIMSG_ACK(msg);
}
 8010640:	3718      	adds	r7, #24
 8010642:	46bd      	mov	sp, r7
 8010644:	bd80      	pop	{r7, pc}
 8010646:	bf00      	nop
 8010648:	080103b1 	.word	0x080103b1
 801064c:	0802429c 	.word	0x0802429c
 8010650:	0802465c 	.word	0x0802465c
 8010654:	080242e0 	.word	0x080242e0
 8010658:	2006468c 	.word	0x2006468c
 801065c:	080246e4 	.word	0x080246e4

08010660 <lwip_netconn_do_listen>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 8010660:	b580      	push	{r7, lr}
 8010662:	b086      	sub	sp, #24
 8010664:	af00      	add	r7, sp, #0
 8010666:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	617b      	str	r3, [r7, #20]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 801066c:	697b      	ldr	r3, [r7, #20]
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	685b      	ldr	r3, [r3, #4]
 8010672:	2b00      	cmp	r3, #0
 8010674:	d07f      	beq.n	8010776 <lwip_netconn_do_listen+0x116>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8010676:	697b      	ldr	r3, [r7, #20]
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	781b      	ldrb	r3, [r3, #0]
 801067c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010680:	2b10      	cmp	r3, #16
 8010682:	d175      	bne.n	8010770 <lwip_netconn_do_listen+0x110>
      if (msg->conn->state == NETCONN_NONE) {
 8010684:	697b      	ldr	r3, [r7, #20]
 8010686:	681b      	ldr	r3, [r3, #0]
 8010688:	785b      	ldrb	r3, [r3, #1]
 801068a:	2b00      	cmp	r3, #0
 801068c:	d165      	bne.n	801075a <lwip_netconn_do_listen+0xfa>
        struct tcp_pcb *lpcb;
        if (msg->conn->pcb.tcp->state != CLOSED) {
 801068e:	697b      	ldr	r3, [r7, #20]
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	685b      	ldr	r3, [r3, #4]
 8010694:	7d1b      	ldrb	r3, [r3, #20]
 8010696:	2b00      	cmp	r3, #0
 8010698:	d002      	beq.n	80106a0 <lwip_netconn_do_listen+0x40>
          /* connection is not closed, cannot listen */
          err = ERR_VAL;
 801069a:	23fa      	movs	r3, #250	@ 0xfa
 801069c:	72fb      	strb	r3, [r7, #11]
 801069e:	e06c      	b.n	801077a <lwip_netconn_do_listen+0x11a>
        } else {
          u8_t backlog;
#if TCP_LISTEN_BACKLOG
          backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
          backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 80106a0:	23ff      	movs	r3, #255	@ 0xff
 80106a2:	74fb      	strb	r3, [r7, #19]
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

          lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 80106a4:	697b      	ldr	r3, [r7, #20]
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	685b      	ldr	r3, [r3, #4]
 80106aa:	f107 020b 	add.w	r2, r7, #11
 80106ae:	7cf9      	ldrb	r1, [r7, #19]
 80106b0:	4618      	mov	r0, r3
 80106b2:	f004 f9f7 	bl	8014aa4 <tcp_listen_with_backlog_and_err>
 80106b6:	60f8      	str	r0, [r7, #12]

          if (lpcb == NULL) {
 80106b8:	68fb      	ldr	r3, [r7, #12]
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	d05d      	beq.n	801077a <lwip_netconn_do_listen+0x11a>
            /* in this case, the old pcb is still allocated */
          } else {
            /* delete the recvmbox and allocate the acceptmbox */
            if (sys_mbox_valid(&msg->conn->recvmbox)) {
 80106be:	697b      	ldr	r3, [r7, #20]
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	3310      	adds	r3, #16
 80106c4:	4618      	mov	r0, r3
 80106c6:	f00d fc62 	bl	801df8e <sys_mbox_valid>
 80106ca:	4603      	mov	r3, r0
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d00b      	beq.n	80106e8 <lwip_netconn_do_listen+0x88>
              /** @todo: should we drain the recvmbox here? */
              sys_mbox_free(&msg->conn->recvmbox);
 80106d0:	697b      	ldr	r3, [r7, #20]
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	3310      	adds	r3, #16
 80106d6:	4618      	mov	r0, r3
 80106d8:	f00d fbd2 	bl	801de80 <sys_mbox_free>
              sys_mbox_set_invalid(&msg->conn->recvmbox);
 80106dc:	697b      	ldr	r3, [r7, #20]
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	3310      	adds	r3, #16
 80106e2:	4618      	mov	r0, r3
 80106e4:	f00d fc64 	bl	801dfb0 <sys_mbox_set_invalid>
            }
            err = ERR_OK;
 80106e8:	2300      	movs	r3, #0
 80106ea:	72fb      	strb	r3, [r7, #11]
            if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 80106ec:	697b      	ldr	r3, [r7, #20]
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	3314      	adds	r3, #20
 80106f2:	4618      	mov	r0, r3
 80106f4:	f00d fc4b 	bl	801df8e <sys_mbox_valid>
 80106f8:	4603      	mov	r3, r0
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d108      	bne.n	8010710 <lwip_netconn_do_listen+0xb0>
              err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 80106fe:	697b      	ldr	r3, [r7, #20]
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	3314      	adds	r3, #20
 8010704:	2106      	movs	r1, #6
 8010706:	4618      	mov	r0, r3
 8010708:	f00d fb98 	bl	801de3c <sys_mbox_new>
 801070c:	4603      	mov	r3, r0
 801070e:	72fb      	strb	r3, [r7, #11]
            }
            if (err == ERR_OK) {
 8010710:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8010714:	2b00      	cmp	r3, #0
 8010716:	d118      	bne.n	801074a <lwip_netconn_do_listen+0xea>
              msg->conn->state = NETCONN_LISTEN;
 8010718:	697b      	ldr	r3, [r7, #20]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	2202      	movs	r2, #2
 801071e:	705a      	strb	r2, [r3, #1]
              msg->conn->pcb.tcp = lpcb;
 8010720:	697b      	ldr	r3, [r7, #20]
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	68fa      	ldr	r2, [r7, #12]
 8010726:	605a      	str	r2, [r3, #4]
              tcp_arg(msg->conn->pcb.tcp, msg->conn);
 8010728:	697b      	ldr	r3, [r7, #20]
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	685a      	ldr	r2, [r3, #4]
 801072e:	697b      	ldr	r3, [r7, #20]
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	4619      	mov	r1, r3
 8010734:	4610      	mov	r0, r2
 8010736:	f005 fa99 	bl	8015c6c <tcp_arg>
              tcp_accept(msg->conn->pcb.tcp, accept_function);
 801073a:	697b      	ldr	r3, [r7, #20]
 801073c:	681b      	ldr	r3, [r3, #0]
 801073e:	685b      	ldr	r3, [r3, #4]
 8010740:	4912      	ldr	r1, [pc, #72]	@ (801078c <lwip_netconn_do_listen+0x12c>)
 8010742:	4618      	mov	r0, r3
 8010744:	f005 fb0a 	bl	8015d5c <tcp_accept>
 8010748:	e017      	b.n	801077a <lwip_netconn_do_listen+0x11a>
            } else {
              /* since the old pcb is already deallocated, free lpcb now */
              tcp_close(lpcb);
 801074a:	68f8      	ldr	r0, [r7, #12]
 801074c:	f003 ffa0 	bl	8014690 <tcp_close>
              msg->conn->pcb.tcp = NULL;
 8010750:	697b      	ldr	r3, [r7, #20]
 8010752:	681b      	ldr	r3, [r3, #0]
 8010754:	2200      	movs	r2, #0
 8010756:	605a      	str	r2, [r3, #4]
 8010758:	e00f      	b.n	801077a <lwip_netconn_do_listen+0x11a>
            }
          }
        }
      } else if (msg->conn->state == NETCONN_LISTEN) {
 801075a:	697b      	ldr	r3, [r7, #20]
 801075c:	681b      	ldr	r3, [r3, #0]
 801075e:	785b      	ldrb	r3, [r3, #1]
 8010760:	2b02      	cmp	r3, #2
 8010762:	d102      	bne.n	801076a <lwip_netconn_do_listen+0x10a>
        /* already listening, allow updating of the backlog */
        err = ERR_OK;
 8010764:	2300      	movs	r3, #0
 8010766:	72fb      	strb	r3, [r7, #11]
 8010768:	e007      	b.n	801077a <lwip_netconn_do_listen+0x11a>
        tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
      } else {
        err = ERR_CONN;
 801076a:	23f5      	movs	r3, #245	@ 0xf5
 801076c:	72fb      	strb	r3, [r7, #11]
 801076e:	e004      	b.n	801077a <lwip_netconn_do_listen+0x11a>
      }
    } else {
      err = ERR_ARG;
 8010770:	23f0      	movs	r3, #240	@ 0xf0
 8010772:	72fb      	strb	r3, [r7, #11]
 8010774:	e001      	b.n	801077a <lwip_netconn_do_listen+0x11a>
    }
  } else {
    err = ERR_CONN;
 8010776:	23f5      	movs	r3, #245	@ 0xf5
 8010778:	72fb      	strb	r3, [r7, #11]
  }
  msg->err = err;
 801077a:	f997 200b 	ldrsb.w	r2, [r7, #11]
 801077e:	697b      	ldr	r3, [r7, #20]
 8010780:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 8010782:	bf00      	nop
 8010784:	3718      	adds	r7, #24
 8010786:	46bd      	mov	sp, r7
 8010788:	bd80      	pop	{r7, pc}
 801078a:	bf00      	nop
 801078c:	0800f9b1 	.word	0x0800f9b1

08010790 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 8010790:	b580      	push	{r7, lr}
 8010792:	b086      	sub	sp, #24
 8010794:	af00      	add	r7, sp, #0
 8010796:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 801079c:	693b      	ldr	r3, [r7, #16]
 801079e:	2200      	movs	r2, #0
 80107a0:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 80107a2:	693b      	ldr	r3, [r7, #16]
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	685b      	ldr	r3, [r3, #4]
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d022      	beq.n	80107f2 <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 80107ac:	693b      	ldr	r3, [r7, #16]
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	781b      	ldrb	r3, [r3, #0]
 80107b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80107b6:	2b10      	cmp	r3, #16
 80107b8:	d11b      	bne.n	80107f2 <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 80107ba:	693b      	ldr	r3, [r7, #16]
 80107bc:	689b      	ldr	r3, [r3, #8]
 80107be:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 80107c0:	697b      	ldr	r3, [r7, #20]
 80107c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80107c6:	d202      	bcs.n	80107ce <lwip_netconn_do_recv+0x3e>
 80107c8:	697b      	ldr	r3, [r7, #20]
 80107ca:	b29b      	uxth	r3, r3
 80107cc:	e001      	b.n	80107d2 <lwip_netconn_do_recv+0x42>
 80107ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80107d2:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 80107d4:	693b      	ldr	r3, [r7, #16]
 80107d6:	681b      	ldr	r3, [r3, #0]
 80107d8:	685b      	ldr	r3, [r3, #4]
 80107da:	89fa      	ldrh	r2, [r7, #14]
 80107dc:	4611      	mov	r1, r2
 80107de:	4618      	mov	r0, r3
 80107e0:	f004 fa64 	bl	8014cac <tcp_recved>
        remaining -= recved;
 80107e4:	89fb      	ldrh	r3, [r7, #14]
 80107e6:	697a      	ldr	r2, [r7, #20]
 80107e8:	1ad3      	subs	r3, r2, r3
 80107ea:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 80107ec:	697b      	ldr	r3, [r7, #20]
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d1e6      	bne.n	80107c0 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 80107f2:	bf00      	nop
 80107f4:	3718      	adds	r7, #24
 80107f6:	46bd      	mov	sp, r7
 80107f8:	bd80      	pop	{r7, pc}
	...

080107fc <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 80107fc:	b580      	push	{r7, lr}
 80107fe:	b088      	sub	sp, #32
 8010800:	af00      	add	r7, sp, #0
 8010802:	6078      	str	r0, [r7, #4]
 8010804:	460b      	mov	r3, r1
 8010806:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 8010808:	2300      	movs	r3, #0
 801080a:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	2b00      	cmp	r3, #0
 8010810:	d106      	bne.n	8010820 <lwip_netconn_do_writemore+0x24>
 8010812:	4b61      	ldr	r3, [pc, #388]	@ (8010998 <lwip_netconn_do_writemore+0x19c>)
 8010814:	f240 6273 	movw	r2, #1651	@ 0x673
 8010818:	4960      	ldr	r1, [pc, #384]	@ (801099c <lwip_netconn_do_writemore+0x1a0>)
 801081a:	4861      	ldr	r0, [pc, #388]	@ (80109a0 <lwip_netconn_do_writemore+0x1a4>)
 801081c:	f00e fca6 	bl	801f16c <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	785b      	ldrb	r3, [r3, #1]
 8010824:	2b01      	cmp	r3, #1
 8010826:	d006      	beq.n	8010836 <lwip_netconn_do_writemore+0x3a>
 8010828:	4b5b      	ldr	r3, [pc, #364]	@ (8010998 <lwip_netconn_do_writemore+0x19c>)
 801082a:	f240 6274 	movw	r2, #1652	@ 0x674
 801082e:	495d      	ldr	r1, [pc, #372]	@ (80109a4 <lwip_netconn_do_writemore+0x1a8>)
 8010830:	485b      	ldr	r0, [pc, #364]	@ (80109a0 <lwip_netconn_do_writemore+0x1a4>)
 8010832:	f00e fc9b 	bl	801f16c <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801083a:	2b00      	cmp	r3, #0
 801083c:	d106      	bne.n	801084c <lwip_netconn_do_writemore+0x50>
 801083e:	4b56      	ldr	r3, [pc, #344]	@ (8010998 <lwip_netconn_do_writemore+0x19c>)
 8010840:	f240 6275 	movw	r2, #1653	@ 0x675
 8010844:	4958      	ldr	r1, [pc, #352]	@ (80109a8 <lwip_netconn_do_writemore+0x1ac>)
 8010846:	4856      	ldr	r0, [pc, #344]	@ (80109a0 <lwip_netconn_do_writemore+0x1a4>)
 8010848:	f00e fc90 	bl	801f16c <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	685b      	ldr	r3, [r3, #4]
 8010850:	2b00      	cmp	r3, #0
 8010852:	d106      	bne.n	8010862 <lwip_netconn_do_writemore+0x66>
 8010854:	4b50      	ldr	r3, [pc, #320]	@ (8010998 <lwip_netconn_do_writemore+0x19c>)
 8010856:	f240 6276 	movw	r2, #1654	@ 0x676
 801085a:	4954      	ldr	r1, [pc, #336]	@ (80109ac <lwip_netconn_do_writemore+0x1b0>)
 801085c:	4850      	ldr	r0, [pc, #320]	@ (80109a0 <lwip_netconn_do_writemore+0x1a4>)
 801085e:	f00e fc85 	bl	801f16c <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010866:	699a      	ldr	r2, [r3, #24]
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801086c:	695b      	ldr	r3, [r3, #20]
 801086e:	429a      	cmp	r2, r3
 8010870:	d306      	bcc.n	8010880 <lwip_netconn_do_writemore+0x84>
 8010872:	4b49      	ldr	r3, [pc, #292]	@ (8010998 <lwip_netconn_do_writemore+0x19c>)
 8010874:	f240 6277 	movw	r2, #1655	@ 0x677
 8010878:	494d      	ldr	r1, [pc, #308]	@ (80109b0 <lwip_netconn_do_writemore+0x1b4>)
 801087a:	4849      	ldr	r0, [pc, #292]	@ (80109a0 <lwip_netconn_do_writemore+0x1a4>)
 801087c:	f00e fc76 	bl	801f16c <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010884:	899b      	ldrh	r3, [r3, #12]
 8010886:	2b00      	cmp	r3, #0
 8010888:	d106      	bne.n	8010898 <lwip_netconn_do_writemore+0x9c>
 801088a:	4b43      	ldr	r3, [pc, #268]	@ (8010998 <lwip_netconn_do_writemore+0x19c>)
 801088c:	f240 6279 	movw	r2, #1657	@ 0x679
 8010890:	4948      	ldr	r1, [pc, #288]	@ (80109b4 <lwip_netconn_do_writemore+0x1b8>)
 8010892:	4843      	ldr	r0, [pc, #268]	@ (80109a0 <lwip_netconn_do_writemore+0x1a4>)
 8010894:	f00e fc6a 	bl	801f16c <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801089c:	7f1b      	ldrb	r3, [r3, #28]
 801089e:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80108a6:	f003 0302 	and.w	r3, r3, #2
 80108aa:	2b00      	cmp	r3, #0
 80108ac:	d104      	bne.n	80108b8 <lwip_netconn_do_writemore+0xbc>
 80108ae:	7ebb      	ldrb	r3, [r7, #26]
 80108b0:	f003 0304 	and.w	r3, r3, #4
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d001      	beq.n	80108bc <lwip_netconn_do_writemore+0xc0>
 80108b8:	2301      	movs	r3, #1
 80108ba:	e000      	b.n	80108be <lwip_netconn_do_writemore+0xc2>
 80108bc:	2300      	movs	r3, #0
 80108be:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108c4:	689b      	ldr	r3, [r3, #8]
 80108c6:	681a      	ldr	r2, [r3, #0]
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108cc:	691b      	ldr	r3, [r3, #16]
 80108ce:	4413      	add	r3, r2
 80108d0:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108d6:	689b      	ldr	r3, [r3, #8]
 80108d8:	685a      	ldr	r2, [r3, #4]
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108de:	691b      	ldr	r3, [r3, #16]
 80108e0:	1ad3      	subs	r3, r2, r3
 80108e2:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 80108e4:	693b      	ldr	r3, [r7, #16]
 80108e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80108ea:	d307      	bcc.n	80108fc <lwip_netconn_do_writemore+0x100>
        len = 0xffff;
 80108ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80108f0:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 80108f2:	7ebb      	ldrb	r3, [r7, #26]
 80108f4:	f043 0302 	orr.w	r3, r3, #2
 80108f8:	76bb      	strb	r3, [r7, #26]
 80108fa:	e001      	b.n	8010900 <lwip_netconn_do_writemore+0x104>
      } else {
        len = (u16_t)diff;
 80108fc:	693b      	ldr	r3, [r7, #16]
 80108fe:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	685b      	ldr	r3, [r3, #4]
 8010904:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8010908:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 801090a:	89fa      	ldrh	r2, [r7, #14]
 801090c:	8bbb      	ldrh	r3, [r7, #28]
 801090e:	429a      	cmp	r2, r3
 8010910:	d216      	bcs.n	8010940 <lwip_netconn_do_writemore+0x144>
        /* don't try to write more than sendbuf */
        len = available;
 8010912:	89fb      	ldrh	r3, [r7, #14]
 8010914:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 8010916:	7e3b      	ldrb	r3, [r7, #24]
 8010918:	2b00      	cmp	r3, #0
 801091a:	d00d      	beq.n	8010938 <lwip_netconn_do_writemore+0x13c>
          if (!len) {
 801091c:	8bbb      	ldrh	r3, [r7, #28]
 801091e:	2b00      	cmp	r3, #0
 8010920:	d10e      	bne.n	8010940 <lwip_netconn_do_writemore+0x144>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010926:	699b      	ldr	r3, [r3, #24]
 8010928:	2b00      	cmp	r3, #0
 801092a:	d102      	bne.n	8010932 <lwip_netconn_do_writemore+0x136>
 801092c:	f06f 0306 	mvn.w	r3, #6
 8010930:	e000      	b.n	8010934 <lwip_netconn_do_writemore+0x138>
 8010932:	2300      	movs	r3, #0
 8010934:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 8010936:	e08f      	b.n	8010a58 <lwip_netconn_do_writemore+0x25c>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 8010938:	7ebb      	ldrb	r3, [r7, #26]
 801093a:	f043 0302 	orr.w	r3, r3, #2
 801093e:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010944:	691a      	ldr	r2, [r3, #16]
 8010946:	8bbb      	ldrh	r3, [r7, #28]
 8010948:	441a      	add	r2, r3
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801094e:	689b      	ldr	r3, [r3, #8]
 8010950:	685b      	ldr	r3, [r3, #4]
 8010952:	429a      	cmp	r2, r3
 8010954:	d906      	bls.n	8010964 <lwip_netconn_do_writemore+0x168>
 8010956:	4b10      	ldr	r3, [pc, #64]	@ (8010998 <lwip_netconn_do_writemore+0x19c>)
 8010958:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 801095c:	4916      	ldr	r1, [pc, #88]	@ (80109b8 <lwip_netconn_do_writemore+0x1bc>)
 801095e:	4810      	ldr	r0, [pc, #64]	@ (80109a0 <lwip_netconn_do_writemore+0x1a4>)
 8010960:	f00e fc04 	bl	801f16c <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 8010964:	8bbb      	ldrh	r3, [r7, #28]
 8010966:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801096a:	4293      	cmp	r3, r2
 801096c:	d103      	bne.n	8010976 <lwip_netconn_do_writemore+0x17a>
 801096e:	693b      	ldr	r3, [r7, #16]
 8010970:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010974:	d209      	bcs.n	801098a <lwip_netconn_do_writemore+0x18e>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 8010976:	693b      	ldr	r3, [r7, #16]
 8010978:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 801097a:	8bba      	ldrh	r2, [r7, #28]
 801097c:	429a      	cmp	r2, r3
 801097e:	d11d      	bne.n	80109bc <lwip_netconn_do_writemore+0x1c0>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010984:	899b      	ldrh	r3, [r3, #12]
 8010986:	2b01      	cmp	r3, #1
 8010988:	d918      	bls.n	80109bc <lwip_netconn_do_writemore+0x1c0>
        write_more = 1;
 801098a:	2301      	movs	r3, #1
 801098c:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 801098e:	7ebb      	ldrb	r3, [r7, #26]
 8010990:	f043 0302 	orr.w	r3, r3, #2
 8010994:	76bb      	strb	r3, [r7, #26]
 8010996:	e013      	b.n	80109c0 <lwip_netconn_do_writemore+0x1c4>
 8010998:	0802429c 	.word	0x0802429c
 801099c:	080243f4 	.word	0x080243f4
 80109a0:	080242e0 	.word	0x080242e0
 80109a4:	080246fc 	.word	0x080246fc
 80109a8:	08024404 	.word	0x08024404
 80109ac:	0802471c 	.word	0x0802471c
 80109b0:	08024734 	.word	0x08024734
 80109b4:	08024774 	.word	0x08024774
 80109b8:	0802479c 	.word	0x0802479c
      } else {
        write_more = 0;
 80109bc:	2300      	movs	r3, #0
 80109be:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	6858      	ldr	r0, [r3, #4]
 80109c4:	7ebb      	ldrb	r3, [r7, #26]
 80109c6:	8bba      	ldrh	r2, [r7, #28]
 80109c8:	6979      	ldr	r1, [r7, #20]
 80109ca:	f008 f88b 	bl	8018ae4 <tcp_write>
 80109ce:	4603      	mov	r3, r0
 80109d0:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 80109d2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d12c      	bne.n	8010a34 <lwip_netconn_do_writemore+0x238>
        conn->current_msg->msg.w.offset += len;
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109de:	6999      	ldr	r1, [r3, #24]
 80109e0:	8bba      	ldrh	r2, [r7, #28]
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109e6:	440a      	add	r2, r1
 80109e8:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109ee:	6919      	ldr	r1, [r3, #16]
 80109f0:	8bba      	ldrh	r2, [r7, #28]
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109f6:	440a      	add	r2, r1
 80109f8:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109fe:	691a      	ldr	r2, [r3, #16]
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a04:	689b      	ldr	r3, [r3, #8]
 8010a06:	685b      	ldr	r3, [r3, #4]
 8010a08:	429a      	cmp	r2, r3
 8010a0a:	d113      	bne.n	8010a34 <lwip_netconn_do_writemore+0x238>
          conn->current_msg->msg.w.vector_cnt--;
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a10:	899a      	ldrh	r2, [r3, #12]
 8010a12:	3a01      	subs	r2, #1
 8010a14:	b292      	uxth	r2, r2
 8010a16:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a1c:	899b      	ldrh	r3, [r3, #12]
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d008      	beq.n	8010a34 <lwip_netconn_do_writemore+0x238>
            conn->current_msg->msg.w.vector++;
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a26:	689a      	ldr	r2, [r3, #8]
 8010a28:	3208      	adds	r2, #8
 8010a2a:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a30:	2200      	movs	r2, #0
 8010a32:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 8010a34:	7e7b      	ldrb	r3, [r7, #25]
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d004      	beq.n	8010a44 <lwip_netconn_do_writemore+0x248>
 8010a3a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	f43f af3e 	beq.w	80108c0 <lwip_netconn_do_writemore+0xc4>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 8010a44:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d004      	beq.n	8010a56 <lwip_netconn_do_writemore+0x25a>
 8010a4c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a54:	d136      	bne.n	8010ac4 <lwip_netconn_do_writemore+0x2c8>
err_mem:
 8010a56:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 8010a58:	7e3b      	ldrb	r3, [r7, #24]
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	d01b      	beq.n	8010a96 <lwip_netconn_do_writemore+0x29a>
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a62:	699a      	ldr	r2, [r3, #24]
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a68:	695b      	ldr	r3, [r3, #20]
 8010a6a:	429a      	cmp	r2, r3
 8010a6c:	d213      	bcs.n	8010a96 <lwip_netconn_do_writemore+0x29a>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d005      	beq.n	8010a82 <lwip_netconn_do_writemore+0x286>
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a7a:	2200      	movs	r2, #0
 8010a7c:	2103      	movs	r1, #3
 8010a7e:	6878      	ldr	r0, [r7, #4]
 8010a80:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010a88:	f043 0310 	orr.w	r3, r3, #16
 8010a8c:	b2da      	uxtb	r2, r3
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	f883 2020 	strb.w	r2, [r3, #32]
 8010a94:	e016      	b.n	8010ac4 <lwip_netconn_do_writemore+0x2c8>
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	685b      	ldr	r3, [r3, #4]
 8010a9a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8010a9e:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 8010aa2:	d305      	bcc.n	8010ab0 <lwip_netconn_do_writemore+0x2b4>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	685b      	ldr	r3, [r3, #4]
 8010aa8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 8010aac:	2b04      	cmp	r3, #4
 8010aae:	d909      	bls.n	8010ac4 <lwip_netconn_do_writemore+0x2c8>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d005      	beq.n	8010ac4 <lwip_netconn_do_writemore+0x2c8>
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010abc:	2200      	movs	r2, #0
 8010abe:	2103      	movs	r1, #3
 8010ac0:	6878      	ldr	r0, [r7, #4]
 8010ac2:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 8010ac4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d11d      	bne.n	8010b08 <lwip_netconn_do_writemore+0x30c>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ad0:	699a      	ldr	r2, [r3, #24]
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ad6:	695b      	ldr	r3, [r3, #20]
 8010ad8:	429a      	cmp	r2, r3
 8010ada:	d002      	beq.n	8010ae2 <lwip_netconn_do_writemore+0x2e6>
 8010adc:	7e3b      	ldrb	r3, [r7, #24]
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d001      	beq.n	8010ae6 <lwip_netconn_do_writemore+0x2ea>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 8010ae2:	2301      	movs	r3, #1
 8010ae4:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	685b      	ldr	r3, [r3, #4]
 8010aea:	4618      	mov	r0, r3
 8010aec:	f008 fde4 	bl	80196b8 <tcp_output>
 8010af0:	4603      	mov	r3, r0
 8010af2:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 8010af4:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8010af8:	f113 0f04 	cmn.w	r3, #4
 8010afc:	d12c      	bne.n	8010b58 <lwip_netconn_do_writemore+0x35c>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 8010afe:	7b3b      	ldrb	r3, [r7, #12]
 8010b00:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8010b02:	2301      	movs	r3, #1
 8010b04:	76fb      	strb	r3, [r7, #27]
 8010b06:	e027      	b.n	8010b58 <lwip_netconn_do_writemore+0x35c>
      }
    } else if (err == ERR_MEM) {
 8010b08:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b10:	d120      	bne.n	8010b54 <lwip_netconn_do_writemore+0x358>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	685b      	ldr	r3, [r3, #4]
 8010b16:	4618      	mov	r0, r3
 8010b18:	f008 fdce 	bl	80196b8 <tcp_output>
 8010b1c:	4603      	mov	r3, r0
 8010b1e:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 8010b20:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8010b24:	f113 0f04 	cmn.w	r3, #4
 8010b28:	d104      	bne.n	8010b34 <lwip_netconn_do_writemore+0x338>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 8010b2a:	7b7b      	ldrb	r3, [r7, #13]
 8010b2c:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8010b2e:	2301      	movs	r3, #1
 8010b30:	76fb      	strb	r3, [r7, #27]
 8010b32:	e011      	b.n	8010b58 <lwip_netconn_do_writemore+0x35c>
      } else if (dontblock) {
 8010b34:	7e3b      	ldrb	r3, [r7, #24]
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d00e      	beq.n	8010b58 <lwip_netconn_do_writemore+0x35c>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b3e:	699b      	ldr	r3, [r3, #24]
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	d102      	bne.n	8010b4a <lwip_netconn_do_writemore+0x34e>
 8010b44:	f06f 0306 	mvn.w	r3, #6
 8010b48:	e000      	b.n	8010b4c <lwip_netconn_do_writemore+0x350>
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8010b4e:	2301      	movs	r3, #1
 8010b50:	76fb      	strb	r3, [r7, #27]
 8010b52:	e001      	b.n	8010b58 <lwip_netconn_do_writemore+0x35c>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 8010b54:	2301      	movs	r3, #1
 8010b56:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 8010b58:	7efb      	ldrb	r3, [r7, #27]
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d015      	beq.n	8010b8a <lwip_netconn_do_writemore+0x38e>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	330c      	adds	r3, #12
 8010b66:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b6c:	7ffa      	ldrb	r2, [r7, #31]
 8010b6e:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	2200      	movs	r2, #0
 8010b74:	625a      	str	r2, [r3, #36]	@ 0x24
    conn->state = NETCONN_NONE;
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	2200      	movs	r2, #0
 8010b7a:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 8010b7c:	78fb      	ldrb	r3, [r7, #3]
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d006      	beq.n	8010b90 <lwip_netconn_do_writemore+0x394>
#endif
    {
      sys_sem_signal(op_completed_sem);
 8010b82:	68b8      	ldr	r0, [r7, #8]
 8010b84:	f00d fa7a 	bl	801e07c <sys_sem_signal>
 8010b88:	e002      	b.n	8010b90 <lwip_netconn_do_writemore+0x394>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 8010b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8010b8e:	e000      	b.n	8010b92 <lwip_netconn_do_writemore+0x396>
  }
#endif
  return ERR_OK;
 8010b90:	2300      	movs	r3, #0
}
 8010b92:	4618      	mov	r0, r3
 8010b94:	3720      	adds	r7, #32
 8010b96:	46bd      	mov	sp, r7
 8010b98:	bd80      	pop	{r7, pc}
 8010b9a:	bf00      	nop

08010b9c <lwip_netconn_do_write>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 8010b9c:	b580      	push	{r7, lr}
 8010b9e:	b084      	sub	sp, #16
 8010ba0:	af00      	add	r7, sp, #0
 8010ba2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 8010ba8:	68bb      	ldr	r3, [r7, #8]
 8010baa:	681b      	ldr	r3, [r3, #0]
 8010bac:	4618      	mov	r0, r3
 8010bae:	f7fe fbb0 	bl	800f312 <netconn_err>
 8010bb2:	4603      	mov	r3, r0
 8010bb4:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 8010bb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d166      	bne.n	8010c8c <lwip_netconn_do_write+0xf0>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8010bbe:	68bb      	ldr	r3, [r7, #8]
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	781b      	ldrb	r3, [r3, #0]
 8010bc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010bc8:	2b10      	cmp	r3, #16
 8010bca:	d15d      	bne.n	8010c88 <lwip_netconn_do_write+0xec>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 8010bcc:	68bb      	ldr	r3, [r7, #8]
 8010bce:	681b      	ldr	r3, [r3, #0]
 8010bd0:	785b      	ldrb	r3, [r3, #1]
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d002      	beq.n	8010bdc <lwip_netconn_do_write+0x40>
        /* netconn is connecting, closing or in blocking write */
        err = ERR_INPROGRESS;
 8010bd6:	23fb      	movs	r3, #251	@ 0xfb
 8010bd8:	73fb      	strb	r3, [r7, #15]
 8010bda:	e057      	b.n	8010c8c <lwip_netconn_do_write+0xf0>
      } else if (msg->conn->pcb.tcp != NULL) {
 8010bdc:	68bb      	ldr	r3, [r7, #8]
 8010bde:	681b      	ldr	r3, [r3, #0]
 8010be0:	685b      	ldr	r3, [r3, #4]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d04d      	beq.n	8010c82 <lwip_netconn_do_write+0xe6>
        msg->conn->state = NETCONN_WRITE;
 8010be6:	68bb      	ldr	r3, [r7, #8]
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	2201      	movs	r2, #1
 8010bec:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 8010bee:	68bb      	ldr	r3, [r7, #8]
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d006      	beq.n	8010c06 <lwip_netconn_do_write+0x6a>
 8010bf8:	4b28      	ldr	r3, [pc, #160]	@ (8010c9c <lwip_netconn_do_write+0x100>)
 8010bfa:	f240 7223 	movw	r2, #1827	@ 0x723
 8010bfe:	4928      	ldr	r1, [pc, #160]	@ (8010ca0 <lwip_netconn_do_write+0x104>)
 8010c00:	4828      	ldr	r0, [pc, #160]	@ (8010ca4 <lwip_netconn_do_write+0x108>)
 8010c02:	f00e fab3 	bl	801f16c <iprintf>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 8010c06:	68bb      	ldr	r3, [r7, #8]
 8010c08:	695b      	ldr	r3, [r3, #20]
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d106      	bne.n	8010c1c <lwip_netconn_do_write+0x80>
 8010c0e:	4b23      	ldr	r3, [pc, #140]	@ (8010c9c <lwip_netconn_do_write+0x100>)
 8010c10:	f240 7224 	movw	r2, #1828	@ 0x724
 8010c14:	4924      	ldr	r1, [pc, #144]	@ (8010ca8 <lwip_netconn_do_write+0x10c>)
 8010c16:	4823      	ldr	r0, [pc, #140]	@ (8010ca4 <lwip_netconn_do_write+0x108>)
 8010c18:	f00e faa8 	bl	801f16c <iprintf>
        msg->conn->current_msg = msg;
 8010c1c:	68bb      	ldr	r3, [r7, #8]
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	68ba      	ldr	r2, [r7, #8]
 8010c22:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 8010c24:	68bb      	ldr	r3, [r7, #8]
 8010c26:	681b      	ldr	r3, [r3, #0]
 8010c28:	2100      	movs	r1, #0
 8010c2a:	4618      	mov	r0, r3
 8010c2c:	f7ff fde6 	bl	80107fc <lwip_netconn_do_writemore>
 8010c30:	4603      	mov	r3, r0
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	d02e      	beq.n	8010c94 <lwip_netconn_do_write+0xf8>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 8010c36:	68bb      	ldr	r3, [r7, #8]
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	785b      	ldrb	r3, [r3, #1]
 8010c3c:	2b01      	cmp	r3, #1
 8010c3e:	d006      	beq.n	8010c4e <lwip_netconn_do_write+0xb2>
 8010c40:	4b16      	ldr	r3, [pc, #88]	@ (8010c9c <lwip_netconn_do_write+0x100>)
 8010c42:	f44f 62e5 	mov.w	r2, #1832	@ 0x728
 8010c46:	4919      	ldr	r1, [pc, #100]	@ (8010cac <lwip_netconn_do_write+0x110>)
 8010c48:	4816      	ldr	r0, [pc, #88]	@ (8010ca4 <lwip_netconn_do_write+0x108>)
 8010c4a:	f00e fa8f 	bl	801f16c <iprintf>
          UNLOCK_TCPIP_CORE();
 8010c4e:	4818      	ldr	r0, [pc, #96]	@ (8010cb0 <lwip_netconn_do_write+0x114>)
 8010c50:	f00d fa85 	bl	801e15e <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8010c54:	68bb      	ldr	r3, [r7, #8]
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	330c      	adds	r3, #12
 8010c5a:	2100      	movs	r1, #0
 8010c5c:	4618      	mov	r0, r3
 8010c5e:	f00d f9dc 	bl	801e01a <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 8010c62:	4813      	ldr	r0, [pc, #76]	@ (8010cb0 <lwip_netconn_do_write+0x114>)
 8010c64:	f00d fa6c 	bl	801e140 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 8010c68:	68bb      	ldr	r3, [r7, #8]
 8010c6a:	681b      	ldr	r3, [r3, #0]
 8010c6c:	785b      	ldrb	r3, [r3, #1]
 8010c6e:	2b01      	cmp	r3, #1
 8010c70:	d110      	bne.n	8010c94 <lwip_netconn_do_write+0xf8>
 8010c72:	4b0a      	ldr	r3, [pc, #40]	@ (8010c9c <lwip_netconn_do_write+0x100>)
 8010c74:	f240 722c 	movw	r2, #1836	@ 0x72c
 8010c78:	490c      	ldr	r1, [pc, #48]	@ (8010cac <lwip_netconn_do_write+0x110>)
 8010c7a:	480a      	ldr	r0, [pc, #40]	@ (8010ca4 <lwip_netconn_do_write+0x108>)
 8010c7c:	f00e fa76 	bl	801f16c <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 8010c80:	e008      	b.n	8010c94 <lwip_netconn_do_write+0xf8>
      } else {
        err = ERR_CONN;
 8010c82:	23f5      	movs	r3, #245	@ 0xf5
 8010c84:	73fb      	strb	r3, [r7, #15]
 8010c86:	e001      	b.n	8010c8c <lwip_netconn_do_write+0xf0>
#else /* LWIP_TCP */
      err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      err = ERR_VAL;
 8010c88:	23fa      	movs	r3, #250	@ 0xfa
 8010c8a:	73fb      	strb	r3, [r7, #15]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  msg->err = err;
 8010c8c:	68bb      	ldr	r3, [r7, #8]
 8010c8e:	7bfa      	ldrb	r2, [r7, #15]
 8010c90:	711a      	strb	r2, [r3, #4]
 8010c92:	e000      	b.n	8010c96 <lwip_netconn_do_write+0xfa>
        return;
 8010c94:	bf00      	nop
  TCPIP_APIMSG_ACK(msg);
}
 8010c96:	3710      	adds	r7, #16
 8010c98:	46bd      	mov	sp, r7
 8010c9a:	bd80      	pop	{r7, pc}
 8010c9c:	0802429c 	.word	0x0802429c
 8010ca0:	08024640 	.word	0x08024640
 8010ca4:	080242e0 	.word	0x080242e0
 8010ca8:	080247c8 	.word	0x080247c8
 8010cac:	0802465c 	.word	0x0802465c
 8010cb0:	2006468c 	.word	0x2006468c

08010cb4 <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 8010cb4:	b580      	push	{r7, lr}
 8010cb6:	b084      	sub	sp, #16
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	785b      	ldrb	r3, [r3, #1]
 8010cc6:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 8010cc8:	68fb      	ldr	r3, [r7, #12]
 8010cca:	681b      	ldr	r3, [r3, #0]
 8010ccc:	685b      	ldr	r3, [r3, #4]
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d069      	beq.n	8010da6 <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 8010cd2:	68fb      	ldr	r3, [r7, #12]
 8010cd4:	681b      	ldr	r3, [r3, #0]
 8010cd6:	781b      	ldrb	r3, [r3, #0]
 8010cd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 8010cdc:	2b10      	cmp	r3, #16
 8010cde:	d162      	bne.n	8010da6 <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 8010ce0:	68fb      	ldr	r3, [r7, #12]
 8010ce2:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 8010ce4:	2b03      	cmp	r3, #3
 8010ce6:	d002      	beq.n	8010cee <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 8010ce8:	7afb      	ldrb	r3, [r7, #11]
 8010cea:	2b02      	cmp	r3, #2
 8010cec:	d05b      	beq.n	8010da6 <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 8010cee:	7afb      	ldrb	r3, [r7, #11]
 8010cf0:	2b03      	cmp	r3, #3
 8010cf2:	d103      	bne.n	8010cfc <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	22f5      	movs	r2, #245	@ 0xf5
 8010cf8:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 8010cfa:	e059      	b.n	8010db0 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 8010cfc:	7afb      	ldrb	r3, [r7, #11]
 8010cfe:	2b01      	cmp	r3, #1
 8010d00:	d103      	bne.n	8010d0a <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	22fb      	movs	r2, #251	@ 0xfb
 8010d06:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 8010d08:	e052      	b.n	8010db0 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 8010d0a:	68fb      	ldr	r3, [r7, #12]
 8010d0c:	7a1b      	ldrb	r3, [r3, #8]
 8010d0e:	f003 0301 	and.w	r3, r3, #1
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	d004      	beq.n	8010d20 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 8010d16:	68fb      	ldr	r3, [r7, #12]
 8010d18:	681b      	ldr	r3, [r3, #0]
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	f7ff f840 	bl	800fda0 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	681b      	ldr	r3, [r3, #0]
 8010d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d006      	beq.n	8010d38 <lwip_netconn_do_close+0x84>
 8010d2a:	4b23      	ldr	r3, [pc, #140]	@ (8010db8 <lwip_netconn_do_close+0x104>)
 8010d2c:	f240 72bd 	movw	r2, #1981	@ 0x7bd
 8010d30:	4922      	ldr	r1, [pc, #136]	@ (8010dbc <lwip_netconn_do_close+0x108>)
 8010d32:	4823      	ldr	r0, [pc, #140]	@ (8010dc0 <lwip_netconn_do_close+0x10c>)
 8010d34:	f00e fa1a 	bl	801f16c <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	681b      	ldr	r3, [r3, #0]
 8010d3c:	2204      	movs	r2, #4
 8010d3e:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 8010d40:	68fb      	ldr	r3, [r7, #12]
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	68fa      	ldr	r2, [r7, #12]
 8010d46:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8010d48:	68fb      	ldr	r3, [r7, #12]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	2100      	movs	r1, #0
 8010d4e:	4618      	mov	r0, r3
 8010d50:	f7ff f8a4 	bl	800fe9c <lwip_netconn_do_close_internal>
 8010d54:	4603      	mov	r3, r0
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d029      	beq.n	8010dae <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 8010d5a:	68fb      	ldr	r3, [r7, #12]
 8010d5c:	681b      	ldr	r3, [r3, #0]
 8010d5e:	785b      	ldrb	r3, [r3, #1]
 8010d60:	2b04      	cmp	r3, #4
 8010d62:	d006      	beq.n	8010d72 <lwip_netconn_do_close+0xbe>
 8010d64:	4b14      	ldr	r3, [pc, #80]	@ (8010db8 <lwip_netconn_do_close+0x104>)
 8010d66:	f240 72c2 	movw	r2, #1986	@ 0x7c2
 8010d6a:	4916      	ldr	r1, [pc, #88]	@ (8010dc4 <lwip_netconn_do_close+0x110>)
 8010d6c:	4814      	ldr	r0, [pc, #80]	@ (8010dc0 <lwip_netconn_do_close+0x10c>)
 8010d6e:	f00e f9fd 	bl	801f16c <iprintf>
        UNLOCK_TCPIP_CORE();
 8010d72:	4815      	ldr	r0, [pc, #84]	@ (8010dc8 <lwip_netconn_do_close+0x114>)
 8010d74:	f00d f9f3 	bl	801e15e <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8010d78:	68fb      	ldr	r3, [r7, #12]
 8010d7a:	681b      	ldr	r3, [r3, #0]
 8010d7c:	330c      	adds	r3, #12
 8010d7e:	2100      	movs	r1, #0
 8010d80:	4618      	mov	r0, r3
 8010d82:	f00d f94a 	bl	801e01a <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 8010d86:	4810      	ldr	r0, [pc, #64]	@ (8010dc8 <lwip_netconn_do_close+0x114>)
 8010d88:	f00d f9da 	bl	801e140 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 8010d8c:	68fb      	ldr	r3, [r7, #12]
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	785b      	ldrb	r3, [r3, #1]
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	d00b      	beq.n	8010dae <lwip_netconn_do_close+0xfa>
 8010d96:	4b08      	ldr	r3, [pc, #32]	@ (8010db8 <lwip_netconn_do_close+0x104>)
 8010d98:	f240 72c6 	movw	r2, #1990	@ 0x7c6
 8010d9c:	4909      	ldr	r1, [pc, #36]	@ (8010dc4 <lwip_netconn_do_close+0x110>)
 8010d9e:	4808      	ldr	r0, [pc, #32]	@ (8010dc0 <lwip_netconn_do_close+0x10c>)
 8010da0:	f00e f9e4 	bl	801f16c <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 8010da4:	e003      	b.n	8010dae <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 8010da6:	68fb      	ldr	r3, [r7, #12]
 8010da8:	22f5      	movs	r2, #245	@ 0xf5
 8010daa:	711a      	strb	r2, [r3, #4]
 8010dac:	e000      	b.n	8010db0 <lwip_netconn_do_close+0xfc>
      return;
 8010dae:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 8010db0:	3710      	adds	r7, #16
 8010db2:	46bd      	mov	sp, r7
 8010db4:	bd80      	pop	{r7, pc}
 8010db6:	bf00      	nop
 8010db8:	0802429c 	.word	0x0802429c
 8010dbc:	08024640 	.word	0x08024640
 8010dc0:	080242e0 	.word	0x080242e0
 8010dc4:	0802465c 	.word	0x0802465c
 8010dc8:	2006468c 	.word	0x2006468c

08010dcc <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 8010dcc:	b580      	push	{r7, lr}
 8010dce:	b082      	sub	sp, #8
 8010dd0:	af00      	add	r7, sp, #0
 8010dd2:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d013      	beq.n	8010e02 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	681b      	ldr	r3, [r3, #0]
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d00b      	beq.n	8010dfa <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	4618      	mov	r0, r3
 8010de8:	f002 fe1c 	bl	8013a24 <pbuf_free>
      buf->p = buf->ptr = NULL;
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	2200      	movs	r2, #0
 8010df0:	605a      	str	r2, [r3, #4]
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	685a      	ldr	r2, [r3, #4]
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 8010dfa:	6879      	ldr	r1, [r7, #4]
 8010dfc:	2006      	movs	r0, #6
 8010dfe:	f001 ff6d 	bl	8012cdc <memp_free>
  }
}
 8010e02:	bf00      	nop
 8010e04:	3708      	adds	r7, #8
 8010e06:	46bd      	mov	sp, r7
 8010e08:	bd80      	pop	{r7, pc}
	...

08010e0c <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 8010e0c:	b580      	push	{r7, lr}
 8010e0e:	b084      	sub	sp, #16
 8010e10:	af00      	add	r7, sp, #0
 8010e12:	60f8      	str	r0, [r7, #12]
 8010e14:	60b9      	str	r1, [r7, #8]
 8010e16:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 8010e18:	68fb      	ldr	r3, [r7, #12]
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d108      	bne.n	8010e30 <netbuf_data+0x24>
 8010e1e:	4b1b      	ldr	r3, [pc, #108]	@ (8010e8c <netbuf_data+0x80>)
 8010e20:	22c6      	movs	r2, #198	@ 0xc6
 8010e22:	491b      	ldr	r1, [pc, #108]	@ (8010e90 <netbuf_data+0x84>)
 8010e24:	481b      	ldr	r0, [pc, #108]	@ (8010e94 <netbuf_data+0x88>)
 8010e26:	f00e f9a1 	bl	801f16c <iprintf>
 8010e2a:	f06f 030f 	mvn.w	r3, #15
 8010e2e:	e029      	b.n	8010e84 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8010e30:	68bb      	ldr	r3, [r7, #8]
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d108      	bne.n	8010e48 <netbuf_data+0x3c>
 8010e36:	4b15      	ldr	r3, [pc, #84]	@ (8010e8c <netbuf_data+0x80>)
 8010e38:	22c7      	movs	r2, #199	@ 0xc7
 8010e3a:	4917      	ldr	r1, [pc, #92]	@ (8010e98 <netbuf_data+0x8c>)
 8010e3c:	4815      	ldr	r0, [pc, #84]	@ (8010e94 <netbuf_data+0x88>)
 8010e3e:	f00e f995 	bl	801f16c <iprintf>
 8010e42:	f06f 030f 	mvn.w	r3, #15
 8010e46:	e01d      	b.n	8010e84 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d108      	bne.n	8010e60 <netbuf_data+0x54>
 8010e4e:	4b0f      	ldr	r3, [pc, #60]	@ (8010e8c <netbuf_data+0x80>)
 8010e50:	22c8      	movs	r2, #200	@ 0xc8
 8010e52:	4912      	ldr	r1, [pc, #72]	@ (8010e9c <netbuf_data+0x90>)
 8010e54:	480f      	ldr	r0, [pc, #60]	@ (8010e94 <netbuf_data+0x88>)
 8010e56:	f00e f989 	bl	801f16c <iprintf>
 8010e5a:	f06f 030f 	mvn.w	r3, #15
 8010e5e:	e011      	b.n	8010e84 <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 8010e60:	68fb      	ldr	r3, [r7, #12]
 8010e62:	685b      	ldr	r3, [r3, #4]
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d102      	bne.n	8010e6e <netbuf_data+0x62>
    return ERR_BUF;
 8010e68:	f06f 0301 	mvn.w	r3, #1
 8010e6c:	e00a      	b.n	8010e84 <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 8010e6e:	68fb      	ldr	r3, [r7, #12]
 8010e70:	685b      	ldr	r3, [r3, #4]
 8010e72:	685a      	ldr	r2, [r3, #4]
 8010e74:	68bb      	ldr	r3, [r7, #8]
 8010e76:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 8010e78:	68fb      	ldr	r3, [r7, #12]
 8010e7a:	685b      	ldr	r3, [r3, #4]
 8010e7c:	895a      	ldrh	r2, [r3, #10]
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 8010e82:	2300      	movs	r3, #0
}
 8010e84:	4618      	mov	r0, r3
 8010e86:	3710      	adds	r7, #16
 8010e88:	46bd      	mov	sp, r7
 8010e8a:	bd80      	pop	{r7, pc}
 8010e8c:	0802481c 	.word	0x0802481c
 8010e90:	08024924 	.word	0x08024924
 8010e94:	0802486c 	.word	0x0802486c
 8010e98:	08024940 	.word	0x08024940
 8010e9c:	08024960 	.word	0x08024960

08010ea0 <netbuf_next>:
 *         1  if moved to the next part but now there is no next part
 *         0  if moved to the next part and there are still more parts
 */
s8_t
netbuf_next(struct netbuf *buf)
{
 8010ea0:	b580      	push	{r7, lr}
 8010ea2:	b082      	sub	sp, #8
 8010ea4:	af00      	add	r7, sp, #0
 8010ea6:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d108      	bne.n	8010ec0 <netbuf_next+0x20>
 8010eae:	4b11      	ldr	r3, [pc, #68]	@ (8010ef4 <netbuf_next+0x54>)
 8010eb0:	22e0      	movs	r2, #224	@ 0xe0
 8010eb2:	4911      	ldr	r1, [pc, #68]	@ (8010ef8 <netbuf_next+0x58>)
 8010eb4:	4811      	ldr	r0, [pc, #68]	@ (8010efc <netbuf_next+0x5c>)
 8010eb6:	f00e f959 	bl	801f16c <iprintf>
 8010eba:	f04f 33ff 	mov.w	r3, #4294967295
 8010ebe:	e014      	b.n	8010eea <netbuf_next+0x4a>
  if (buf->ptr->next == NULL) {
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	685b      	ldr	r3, [r3, #4]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d102      	bne.n	8010ed0 <netbuf_next+0x30>
    return -1;
 8010eca:	f04f 33ff 	mov.w	r3, #4294967295
 8010ece:	e00c      	b.n	8010eea <netbuf_next+0x4a>
  }
  buf->ptr = buf->ptr->next;
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	685b      	ldr	r3, [r3, #4]
 8010ed4:	681a      	ldr	r2, [r3, #0]
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	605a      	str	r2, [r3, #4]
  if (buf->ptr->next == NULL) {
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	685b      	ldr	r3, [r3, #4]
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	2b00      	cmp	r3, #0
 8010ee2:	d101      	bne.n	8010ee8 <netbuf_next+0x48>
    return 1;
 8010ee4:	2301      	movs	r3, #1
 8010ee6:	e000      	b.n	8010eea <netbuf_next+0x4a>
  }
  return 0;
 8010ee8:	2300      	movs	r3, #0
}
 8010eea:	4618      	mov	r0, r3
 8010eec:	3708      	adds	r7, #8
 8010eee:	46bd      	mov	sp, r7
 8010ef0:	bd80      	pop	{r7, pc}
 8010ef2:	bf00      	nop
 8010ef4:	0802481c 	.word	0x0802481c
 8010ef8:	0802497c 	.word	0x0802497c
 8010efc:	0802486c 	.word	0x0802486c

08010f00 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8010f00:	b580      	push	{r7, lr}
 8010f02:	b084      	sub	sp, #16
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	6078      	str	r0, [r7, #4]
 8010f08:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8010f0a:	f009 fc8d 	bl	801a828 <sys_timeouts_sleeptime>
 8010f0e:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8010f10:	68fb      	ldr	r3, [r7, #12]
 8010f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f16:	d10b      	bne.n	8010f30 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8010f18:	4813      	ldr	r0, [pc, #76]	@ (8010f68 <tcpip_timeouts_mbox_fetch+0x68>)
 8010f1a:	f00d f920 	bl	801e15e <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8010f1e:	2200      	movs	r2, #0
 8010f20:	6839      	ldr	r1, [r7, #0]
 8010f22:	6878      	ldr	r0, [r7, #4]
 8010f24:	f00c ffd8 	bl	801ded8 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8010f28:	480f      	ldr	r0, [pc, #60]	@ (8010f68 <tcpip_timeouts_mbox_fetch+0x68>)
 8010f2a:	f00d f909 	bl	801e140 <sys_mutex_lock>
    return;
 8010f2e:	e018      	b.n	8010f62 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8010f30:	68fb      	ldr	r3, [r7, #12]
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d102      	bne.n	8010f3c <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8010f36:	f009 fc3d 	bl	801a7b4 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8010f3a:	e7e6      	b.n	8010f0a <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8010f3c:	480a      	ldr	r0, [pc, #40]	@ (8010f68 <tcpip_timeouts_mbox_fetch+0x68>)
 8010f3e:	f00d f90e 	bl	801e15e <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8010f42:	68fa      	ldr	r2, [r7, #12]
 8010f44:	6839      	ldr	r1, [r7, #0]
 8010f46:	6878      	ldr	r0, [r7, #4]
 8010f48:	f00c ffc6 	bl	801ded8 <sys_arch_mbox_fetch>
 8010f4c:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8010f4e:	4806      	ldr	r0, [pc, #24]	@ (8010f68 <tcpip_timeouts_mbox_fetch+0x68>)
 8010f50:	f00d f8f6 	bl	801e140 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8010f54:	68bb      	ldr	r3, [r7, #8]
 8010f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f5a:	d102      	bne.n	8010f62 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8010f5c:	f009 fc2a 	bl	801a7b4 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8010f60:	e7d3      	b.n	8010f0a <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8010f62:	3710      	adds	r7, #16
 8010f64:	46bd      	mov	sp, r7
 8010f66:	bd80      	pop	{r7, pc}
 8010f68:	2006468c 	.word	0x2006468c

08010f6c <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8010f6c:	b580      	push	{r7, lr}
 8010f6e:	b084      	sub	sp, #16
 8010f70:	af00      	add	r7, sp, #0
 8010f72:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8010f74:	4810      	ldr	r0, [pc, #64]	@ (8010fb8 <tcpip_thread+0x4c>)
 8010f76:	f00d f8e3 	bl	801e140 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8010f7a:	4b10      	ldr	r3, [pc, #64]	@ (8010fbc <tcpip_thread+0x50>)
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	d005      	beq.n	8010f8e <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8010f82:	4b0e      	ldr	r3, [pc, #56]	@ (8010fbc <tcpip_thread+0x50>)
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	4a0e      	ldr	r2, [pc, #56]	@ (8010fc0 <tcpip_thread+0x54>)
 8010f88:	6812      	ldr	r2, [r2, #0]
 8010f8a:	4610      	mov	r0, r2
 8010f8c:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8010f8e:	f107 030c 	add.w	r3, r7, #12
 8010f92:	4619      	mov	r1, r3
 8010f94:	480b      	ldr	r0, [pc, #44]	@ (8010fc4 <tcpip_thread+0x58>)
 8010f96:	f7ff ffb3 	bl	8010f00 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d106      	bne.n	8010fae <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8010fa0:	4b09      	ldr	r3, [pc, #36]	@ (8010fc8 <tcpip_thread+0x5c>)
 8010fa2:	2291      	movs	r2, #145	@ 0x91
 8010fa4:	4909      	ldr	r1, [pc, #36]	@ (8010fcc <tcpip_thread+0x60>)
 8010fa6:	480a      	ldr	r0, [pc, #40]	@ (8010fd0 <tcpip_thread+0x64>)
 8010fa8:	f00e f8e0 	bl	801f16c <iprintf>
      continue;
 8010fac:	e003      	b.n	8010fb6 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8010fae:	68fb      	ldr	r3, [r7, #12]
 8010fb0:	4618      	mov	r0, r3
 8010fb2:	f000 f80f 	bl	8010fd4 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8010fb6:	e7ea      	b.n	8010f8e <tcpip_thread+0x22>
 8010fb8:	2006468c 	.word	0x2006468c
 8010fbc:	20064680 	.word	0x20064680
 8010fc0:	20064684 	.word	0x20064684
 8010fc4:	20064688 	.word	0x20064688
 8010fc8:	080249b4 	.word	0x080249b4
 8010fcc:	080249e4 	.word	0x080249e4
 8010fd0:	08024a04 	.word	0x08024a04

08010fd4 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8010fd4:	b580      	push	{r7, lr}
 8010fd6:	b082      	sub	sp, #8
 8010fd8:	af00      	add	r7, sp, #0
 8010fda:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	781b      	ldrb	r3, [r3, #0]
 8010fe0:	2b02      	cmp	r3, #2
 8010fe2:	d026      	beq.n	8011032 <tcpip_thread_handle_msg+0x5e>
 8010fe4:	2b02      	cmp	r3, #2
 8010fe6:	dc2b      	bgt.n	8011040 <tcpip_thread_handle_msg+0x6c>
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d002      	beq.n	8010ff2 <tcpip_thread_handle_msg+0x1e>
 8010fec:	2b01      	cmp	r3, #1
 8010fee:	d015      	beq.n	801101c <tcpip_thread_handle_msg+0x48>
 8010ff0:	e026      	b.n	8011040 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	68db      	ldr	r3, [r3, #12]
 8010ff6:	687a      	ldr	r2, [r7, #4]
 8010ff8:	6850      	ldr	r0, [r2, #4]
 8010ffa:	687a      	ldr	r2, [r7, #4]
 8010ffc:	6892      	ldr	r2, [r2, #8]
 8010ffe:	4611      	mov	r1, r2
 8011000:	4798      	blx	r3
 8011002:	4603      	mov	r3, r0
 8011004:	2b00      	cmp	r3, #0
 8011006:	d004      	beq.n	8011012 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	685b      	ldr	r3, [r3, #4]
 801100c:	4618      	mov	r0, r3
 801100e:	f002 fd09 	bl	8013a24 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8011012:	6879      	ldr	r1, [r7, #4]
 8011014:	2009      	movs	r0, #9
 8011016:	f001 fe61 	bl	8012cdc <memp_free>
      break;
 801101a:	e018      	b.n	801104e <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	685b      	ldr	r3, [r3, #4]
 8011020:	687a      	ldr	r2, [r7, #4]
 8011022:	6892      	ldr	r2, [r2, #8]
 8011024:	4610      	mov	r0, r2
 8011026:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8011028:	6879      	ldr	r1, [r7, #4]
 801102a:	2008      	movs	r0, #8
 801102c:	f001 fe56 	bl	8012cdc <memp_free>
      break;
 8011030:	e00d      	b.n	801104e <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	685b      	ldr	r3, [r3, #4]
 8011036:	687a      	ldr	r2, [r7, #4]
 8011038:	6892      	ldr	r2, [r2, #8]
 801103a:	4610      	mov	r0, r2
 801103c:	4798      	blx	r3
      break;
 801103e:	e006      	b.n	801104e <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8011040:	4b05      	ldr	r3, [pc, #20]	@ (8011058 <tcpip_thread_handle_msg+0x84>)
 8011042:	22cf      	movs	r2, #207	@ 0xcf
 8011044:	4905      	ldr	r1, [pc, #20]	@ (801105c <tcpip_thread_handle_msg+0x88>)
 8011046:	4806      	ldr	r0, [pc, #24]	@ (8011060 <tcpip_thread_handle_msg+0x8c>)
 8011048:	f00e f890 	bl	801f16c <iprintf>
      break;
 801104c:	bf00      	nop
  }
}
 801104e:	bf00      	nop
 8011050:	3708      	adds	r7, #8
 8011052:	46bd      	mov	sp, r7
 8011054:	bd80      	pop	{r7, pc}
 8011056:	bf00      	nop
 8011058:	080249b4 	.word	0x080249b4
 801105c:	080249e4 	.word	0x080249e4
 8011060:	08024a04 	.word	0x08024a04

08011064 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8011064:	b580      	push	{r7, lr}
 8011066:	b086      	sub	sp, #24
 8011068:	af00      	add	r7, sp, #0
 801106a:	60f8      	str	r0, [r7, #12]
 801106c:	60b9      	str	r1, [r7, #8]
 801106e:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8011070:	481a      	ldr	r0, [pc, #104]	@ (80110dc <tcpip_inpkt+0x78>)
 8011072:	f00c ff8c 	bl	801df8e <sys_mbox_valid>
 8011076:	4603      	mov	r3, r0
 8011078:	2b00      	cmp	r3, #0
 801107a:	d105      	bne.n	8011088 <tcpip_inpkt+0x24>
 801107c:	4b18      	ldr	r3, [pc, #96]	@ (80110e0 <tcpip_inpkt+0x7c>)
 801107e:	22fc      	movs	r2, #252	@ 0xfc
 8011080:	4918      	ldr	r1, [pc, #96]	@ (80110e4 <tcpip_inpkt+0x80>)
 8011082:	4819      	ldr	r0, [pc, #100]	@ (80110e8 <tcpip_inpkt+0x84>)
 8011084:	f00e f872 	bl	801f16c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8011088:	2009      	movs	r0, #9
 801108a:	f001 fdb1 	bl	8012bf0 <memp_malloc>
 801108e:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8011090:	697b      	ldr	r3, [r7, #20]
 8011092:	2b00      	cmp	r3, #0
 8011094:	d102      	bne.n	801109c <tcpip_inpkt+0x38>
    return ERR_MEM;
 8011096:	f04f 33ff 	mov.w	r3, #4294967295
 801109a:	e01a      	b.n	80110d2 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 801109c:	697b      	ldr	r3, [r7, #20]
 801109e:	2200      	movs	r2, #0
 80110a0:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 80110a2:	697b      	ldr	r3, [r7, #20]
 80110a4:	68fa      	ldr	r2, [r7, #12]
 80110a6:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 80110a8:	697b      	ldr	r3, [r7, #20]
 80110aa:	68ba      	ldr	r2, [r7, #8]
 80110ac:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 80110ae:	697b      	ldr	r3, [r7, #20]
 80110b0:	687a      	ldr	r2, [r7, #4]
 80110b2:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80110b4:	6979      	ldr	r1, [r7, #20]
 80110b6:	4809      	ldr	r0, [pc, #36]	@ (80110dc <tcpip_inpkt+0x78>)
 80110b8:	f00c fef4 	bl	801dea4 <sys_mbox_trypost>
 80110bc:	4603      	mov	r3, r0
 80110be:	2b00      	cmp	r3, #0
 80110c0:	d006      	beq.n	80110d0 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80110c2:	6979      	ldr	r1, [r7, #20]
 80110c4:	2009      	movs	r0, #9
 80110c6:	f001 fe09 	bl	8012cdc <memp_free>
    return ERR_MEM;
 80110ca:	f04f 33ff 	mov.w	r3, #4294967295
 80110ce:	e000      	b.n	80110d2 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 80110d0:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 80110d2:	4618      	mov	r0, r3
 80110d4:	3718      	adds	r7, #24
 80110d6:	46bd      	mov	sp, r7
 80110d8:	bd80      	pop	{r7, pc}
 80110da:	bf00      	nop
 80110dc:	20064688 	.word	0x20064688
 80110e0:	080249b4 	.word	0x080249b4
 80110e4:	08024a2c 	.word	0x08024a2c
 80110e8:	08024a04 	.word	0x08024a04

080110ec <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 80110ec:	b580      	push	{r7, lr}
 80110ee:	b082      	sub	sp, #8
 80110f0:	af00      	add	r7, sp, #0
 80110f2:	6078      	str	r0, [r7, #4]
 80110f4:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 80110f6:	683b      	ldr	r3, [r7, #0]
 80110f8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80110fc:	f003 0318 	and.w	r3, r3, #24
 8011100:	2b00      	cmp	r3, #0
 8011102:	d006      	beq.n	8011112 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8011104:	4a08      	ldr	r2, [pc, #32]	@ (8011128 <tcpip_input+0x3c>)
 8011106:	6839      	ldr	r1, [r7, #0]
 8011108:	6878      	ldr	r0, [r7, #4]
 801110a:	f7ff ffab 	bl	8011064 <tcpip_inpkt>
 801110e:	4603      	mov	r3, r0
 8011110:	e005      	b.n	801111e <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8011112:	4a06      	ldr	r2, [pc, #24]	@ (801112c <tcpip_input+0x40>)
 8011114:	6839      	ldr	r1, [r7, #0]
 8011116:	6878      	ldr	r0, [r7, #4]
 8011118:	f7ff ffa4 	bl	8011064 <tcpip_inpkt>
 801111c:	4603      	mov	r3, r0
}
 801111e:	4618      	mov	r0, r3
 8011120:	3708      	adds	r7, #8
 8011122:	46bd      	mov	sp, r7
 8011124:	bd80      	pop	{r7, pc}
 8011126:	bf00      	nop
 8011128:	0801dc91 	.word	0x0801dc91
 801112c:	0801c805 	.word	0x0801c805

08011130 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8011130:	b580      	push	{r7, lr}
 8011132:	b084      	sub	sp, #16
 8011134:	af00      	add	r7, sp, #0
 8011136:	6078      	str	r0, [r7, #4]
 8011138:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801113a:	4819      	ldr	r0, [pc, #100]	@ (80111a0 <tcpip_try_callback+0x70>)
 801113c:	f00c ff27 	bl	801df8e <sys_mbox_valid>
 8011140:	4603      	mov	r3, r0
 8011142:	2b00      	cmp	r3, #0
 8011144:	d106      	bne.n	8011154 <tcpip_try_callback+0x24>
 8011146:	4b17      	ldr	r3, [pc, #92]	@ (80111a4 <tcpip_try_callback+0x74>)
 8011148:	f240 125d 	movw	r2, #349	@ 0x15d
 801114c:	4916      	ldr	r1, [pc, #88]	@ (80111a8 <tcpip_try_callback+0x78>)
 801114e:	4817      	ldr	r0, [pc, #92]	@ (80111ac <tcpip_try_callback+0x7c>)
 8011150:	f00e f80c 	bl	801f16c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8011154:	2008      	movs	r0, #8
 8011156:	f001 fd4b 	bl	8012bf0 <memp_malloc>
 801115a:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 801115c:	68fb      	ldr	r3, [r7, #12]
 801115e:	2b00      	cmp	r3, #0
 8011160:	d102      	bne.n	8011168 <tcpip_try_callback+0x38>
    return ERR_MEM;
 8011162:	f04f 33ff 	mov.w	r3, #4294967295
 8011166:	e017      	b.n	8011198 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8011168:	68fb      	ldr	r3, [r7, #12]
 801116a:	2201      	movs	r2, #1
 801116c:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 801116e:	68fb      	ldr	r3, [r7, #12]
 8011170:	687a      	ldr	r2, [r7, #4]
 8011172:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8011174:	68fb      	ldr	r3, [r7, #12]
 8011176:	683a      	ldr	r2, [r7, #0]
 8011178:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801117a:	68f9      	ldr	r1, [r7, #12]
 801117c:	4808      	ldr	r0, [pc, #32]	@ (80111a0 <tcpip_try_callback+0x70>)
 801117e:	f00c fe91 	bl	801dea4 <sys_mbox_trypost>
 8011182:	4603      	mov	r3, r0
 8011184:	2b00      	cmp	r3, #0
 8011186:	d006      	beq.n	8011196 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8011188:	68f9      	ldr	r1, [r7, #12]
 801118a:	2008      	movs	r0, #8
 801118c:	f001 fda6 	bl	8012cdc <memp_free>
    return ERR_MEM;
 8011190:	f04f 33ff 	mov.w	r3, #4294967295
 8011194:	e000      	b.n	8011198 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8011196:	2300      	movs	r3, #0
}
 8011198:	4618      	mov	r0, r3
 801119a:	3710      	adds	r7, #16
 801119c:	46bd      	mov	sp, r7
 801119e:	bd80      	pop	{r7, pc}
 80111a0:	20064688 	.word	0x20064688
 80111a4:	080249b4 	.word	0x080249b4
 80111a8:	08024a2c 	.word	0x08024a2c
 80111ac:	08024a04 	.word	0x08024a04

080111b0 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 80111b0:	b580      	push	{r7, lr}
 80111b2:	b084      	sub	sp, #16
 80111b4:	af00      	add	r7, sp, #0
 80111b6:	60f8      	str	r0, [r7, #12]
 80111b8:	60b9      	str	r1, [r7, #8]
 80111ba:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 80111bc:	4806      	ldr	r0, [pc, #24]	@ (80111d8 <tcpip_send_msg_wait_sem+0x28>)
 80111be:	f00c ffbf 	bl	801e140 <sys_mutex_lock>
  fn(apimsg);
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	68b8      	ldr	r0, [r7, #8]
 80111c6:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 80111c8:	4803      	ldr	r0, [pc, #12]	@ (80111d8 <tcpip_send_msg_wait_sem+0x28>)
 80111ca:	f00c ffc8 	bl	801e15e <sys_mutex_unlock>
  return ERR_OK;
 80111ce:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 80111d0:	4618      	mov	r0, r3
 80111d2:	3710      	adds	r7, #16
 80111d4:	46bd      	mov	sp, r7
 80111d6:	bd80      	pop	{r7, pc}
 80111d8:	2006468c 	.word	0x2006468c

080111dc <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 80111dc:	b580      	push	{r7, lr}
 80111de:	b084      	sub	sp, #16
 80111e0:	af02      	add	r7, sp, #8
 80111e2:	6078      	str	r0, [r7, #4]
 80111e4:	6039      	str	r1, [r7, #0]
  lwip_init();
 80111e6:	f001 f85b 	bl	80122a0 <lwip_init>

  tcpip_init_done = initfunc;
 80111ea:	4a17      	ldr	r2, [pc, #92]	@ (8011248 <tcpip_init+0x6c>)
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 80111f0:	4a16      	ldr	r2, [pc, #88]	@ (801124c <tcpip_init+0x70>)
 80111f2:	683b      	ldr	r3, [r7, #0]
 80111f4:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80111f6:	2106      	movs	r1, #6
 80111f8:	4815      	ldr	r0, [pc, #84]	@ (8011250 <tcpip_init+0x74>)
 80111fa:	f00c fe1f 	bl	801de3c <sys_mbox_new>
 80111fe:	4603      	mov	r3, r0
 8011200:	2b00      	cmp	r3, #0
 8011202:	d006      	beq.n	8011212 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8011204:	4b13      	ldr	r3, [pc, #76]	@ (8011254 <tcpip_init+0x78>)
 8011206:	f240 2261 	movw	r2, #609	@ 0x261
 801120a:	4913      	ldr	r1, [pc, #76]	@ (8011258 <tcpip_init+0x7c>)
 801120c:	4813      	ldr	r0, [pc, #76]	@ (801125c <tcpip_init+0x80>)
 801120e:	f00d ffad 	bl	801f16c <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8011212:	4813      	ldr	r0, [pc, #76]	@ (8011260 <tcpip_init+0x84>)
 8011214:	f00c ff78 	bl	801e108 <sys_mutex_new>
 8011218:	4603      	mov	r3, r0
 801121a:	2b00      	cmp	r3, #0
 801121c:	d006      	beq.n	801122c <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801121e:	4b0d      	ldr	r3, [pc, #52]	@ (8011254 <tcpip_init+0x78>)
 8011220:	f240 2265 	movw	r2, #613	@ 0x265
 8011224:	490f      	ldr	r1, [pc, #60]	@ (8011264 <tcpip_init+0x88>)
 8011226:	480d      	ldr	r0, [pc, #52]	@ (801125c <tcpip_init+0x80>)
 8011228:	f00d ffa0 	bl	801f16c <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 801122c:	2300      	movs	r3, #0
 801122e:	9300      	str	r3, [sp, #0]
 8011230:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011234:	2200      	movs	r2, #0
 8011236:	490c      	ldr	r1, [pc, #48]	@ (8011268 <tcpip_init+0x8c>)
 8011238:	480c      	ldr	r0, [pc, #48]	@ (801126c <tcpip_init+0x90>)
 801123a:	f00c ff9d 	bl	801e178 <sys_thread_new>
}
 801123e:	bf00      	nop
 8011240:	3708      	adds	r7, #8
 8011242:	46bd      	mov	sp, r7
 8011244:	bd80      	pop	{r7, pc}
 8011246:	bf00      	nop
 8011248:	20064680 	.word	0x20064680
 801124c:	20064684 	.word	0x20064684
 8011250:	20064688 	.word	0x20064688
 8011254:	080249b4 	.word	0x080249b4
 8011258:	08024a3c 	.word	0x08024a3c
 801125c:	08024a04 	.word	0x08024a04
 8011260:	2006468c 	.word	0x2006468c
 8011264:	08024a60 	.word	0x08024a60
 8011268:	08010f6d 	.word	0x08010f6d
 801126c:	08024a84 	.word	0x08024a84

08011270 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8011270:	b480      	push	{r7}
 8011272:	b083      	sub	sp, #12
 8011274:	af00      	add	r7, sp, #0
 8011276:	4603      	mov	r3, r0
 8011278:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 801127a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801127e:	021b      	lsls	r3, r3, #8
 8011280:	b21a      	sxth	r2, r3
 8011282:	88fb      	ldrh	r3, [r7, #6]
 8011284:	0a1b      	lsrs	r3, r3, #8
 8011286:	b29b      	uxth	r3, r3
 8011288:	b21b      	sxth	r3, r3
 801128a:	4313      	orrs	r3, r2
 801128c:	b21b      	sxth	r3, r3
 801128e:	b29b      	uxth	r3, r3
}
 8011290:	4618      	mov	r0, r3
 8011292:	370c      	adds	r7, #12
 8011294:	46bd      	mov	sp, r7
 8011296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801129a:	4770      	bx	lr

0801129c <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 801129c:	b480      	push	{r7}
 801129e:	b083      	sub	sp, #12
 80112a0:	af00      	add	r7, sp, #0
 80112a2:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	061a      	lsls	r2, r3, #24
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	021b      	lsls	r3, r3, #8
 80112ac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80112b0:	431a      	orrs	r2, r3
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	0a1b      	lsrs	r3, r3, #8
 80112b6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80112ba:	431a      	orrs	r2, r3
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	0e1b      	lsrs	r3, r3, #24
 80112c0:	4313      	orrs	r3, r2
}
 80112c2:	4618      	mov	r0, r3
 80112c4:	370c      	adds	r7, #12
 80112c6:	46bd      	mov	sp, r7
 80112c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112cc:	4770      	bx	lr

080112ce <lwip_strnicmp>:
 * lwIP default implementation for strnicmp() non-standard function.
 * This can be \#defined to strnicmp() depending on your platform port.
 */
int
lwip_strnicmp(const char *str1, const char *str2, size_t len)
{
 80112ce:	b480      	push	{r7}
 80112d0:	b087      	sub	sp, #28
 80112d2:	af00      	add	r7, sp, #0
 80112d4:	60f8      	str	r0, [r7, #12]
 80112d6:	60b9      	str	r1, [r7, #8]
 80112d8:	607a      	str	r2, [r7, #4]
  char c1, c2;

  do {
    c1 = *str1++;
 80112da:	68fb      	ldr	r3, [r7, #12]
 80112dc:	1c5a      	adds	r2, r3, #1
 80112de:	60fa      	str	r2, [r7, #12]
 80112e0:	781b      	ldrb	r3, [r3, #0]
 80112e2:	75fb      	strb	r3, [r7, #23]
    c2 = *str2++;
 80112e4:	68bb      	ldr	r3, [r7, #8]
 80112e6:	1c5a      	adds	r2, r3, #1
 80112e8:	60ba      	str	r2, [r7, #8]
 80112ea:	781b      	ldrb	r3, [r3, #0]
 80112ec:	75bb      	strb	r3, [r7, #22]
    if (c1 != c2) {
 80112ee:	7dfa      	ldrb	r2, [r7, #23]
 80112f0:	7dbb      	ldrb	r3, [r7, #22]
 80112f2:	429a      	cmp	r2, r3
 80112f4:	d016      	beq.n	8011324 <lwip_strnicmp+0x56>
      char c1_upc = c1 | 0x20;
 80112f6:	7dfb      	ldrb	r3, [r7, #23]
 80112f8:	f043 0320 	orr.w	r3, r3, #32
 80112fc:	757b      	strb	r3, [r7, #21]
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 80112fe:	7d7b      	ldrb	r3, [r7, #21]
 8011300:	2b60      	cmp	r3, #96	@ 0x60
 8011302:	d90c      	bls.n	801131e <lwip_strnicmp+0x50>
 8011304:	7d7b      	ldrb	r3, [r7, #21]
 8011306:	2b7a      	cmp	r3, #122	@ 0x7a
 8011308:	d809      	bhi.n	801131e <lwip_strnicmp+0x50>
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
 801130a:	7dbb      	ldrb	r3, [r7, #22]
 801130c:	f043 0320 	orr.w	r3, r3, #32
 8011310:	753b      	strb	r3, [r7, #20]
        if (c1_upc != c2_upc) {
 8011312:	7d7a      	ldrb	r2, [r7, #21]
 8011314:	7d3b      	ldrb	r3, [r7, #20]
 8011316:	429a      	cmp	r2, r3
 8011318:	d003      	beq.n	8011322 <lwip_strnicmp+0x54>
          /* still not equal */
          /* don't care for < or > */
          return 1;
 801131a:	2301      	movs	r3, #1
 801131c:	e00c      	b.n	8011338 <lwip_strnicmp+0x6a>
        }
      } else {
        /* characters are not equal but none is in the alphabet range */
        return 1;
 801131e:	2301      	movs	r3, #1
 8011320:	e00a      	b.n	8011338 <lwip_strnicmp+0x6a>
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8011322:	bf00      	nop
      }
    }
    len--;
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	3b01      	subs	r3, #1
 8011328:	607b      	str	r3, [r7, #4]
  } while ((len != 0) && (c1 != 0));
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	2b00      	cmp	r3, #0
 801132e:	d002      	beq.n	8011336 <lwip_strnicmp+0x68>
 8011330:	7dfb      	ldrb	r3, [r7, #23]
 8011332:	2b00      	cmp	r3, #0
 8011334:	d1d1      	bne.n	80112da <lwip_strnicmp+0xc>
  return 0;
 8011336:	2300      	movs	r3, #0
}
 8011338:	4618      	mov	r0, r3
 801133a:	371c      	adds	r7, #28
 801133c:	46bd      	mov	sp, r7
 801133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011342:	4770      	bx	lr

08011344 <dns_init>:
 * Initialize the resolver: set up the UDP pcb and configure the default server
 * (if DNS_SERVER_ADDRESS is set).
 */
void
dns_init(void)
{
 8011344:	b480      	push	{r7}
 8011346:	af00      	add	r7, sp, #0
#endif

#if DNS_LOCAL_HOSTLIST
  dns_init_local();
#endif
}
 8011348:	bf00      	nop
 801134a:	46bd      	mov	sp, r7
 801134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011350:	4770      	bx	lr
	...

08011354 <dns_setserver>:
 * @param numdns the index of the DNS server to set must be < DNS_MAX_SERVERS
 * @param dnsserver IP address of the DNS server to set
 */
void
dns_setserver(u8_t numdns, const ip_addr_t *dnsserver)
{
 8011354:	b480      	push	{r7}
 8011356:	b083      	sub	sp, #12
 8011358:	af00      	add	r7, sp, #0
 801135a:	4603      	mov	r3, r0
 801135c:	6039      	str	r1, [r7, #0]
 801135e:	71fb      	strb	r3, [r7, #7]
  if (numdns < DNS_MAX_SERVERS) {
 8011360:	79fb      	ldrb	r3, [r7, #7]
 8011362:	2b01      	cmp	r3, #1
 8011364:	d80f      	bhi.n	8011386 <dns_setserver+0x32>
    if (dnsserver != NULL) {
 8011366:	683b      	ldr	r3, [r7, #0]
 8011368:	2b00      	cmp	r3, #0
 801136a:	d006      	beq.n	801137a <dns_setserver+0x26>
      dns_servers[numdns] = (*dnsserver);
 801136c:	79fb      	ldrb	r3, [r7, #7]
 801136e:	4909      	ldr	r1, [pc, #36]	@ (8011394 <dns_setserver+0x40>)
 8011370:	683a      	ldr	r2, [r7, #0]
 8011372:	6812      	ldr	r2, [r2, #0]
 8011374:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    } else {
      dns_servers[numdns] = *IP_ADDR_ANY;
    }
  }
}
 8011378:	e005      	b.n	8011386 <dns_setserver+0x32>
      dns_servers[numdns] = *IP_ADDR_ANY;
 801137a:	79fb      	ldrb	r3, [r7, #7]
 801137c:	4905      	ldr	r1, [pc, #20]	@ (8011394 <dns_setserver+0x40>)
 801137e:	4a06      	ldr	r2, [pc, #24]	@ (8011398 <dns_setserver+0x44>)
 8011380:	6812      	ldr	r2, [r2, #0]
 8011382:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8011386:	bf00      	nop
 8011388:	370c      	adds	r7, #12
 801138a:	46bd      	mov	sp, r7
 801138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011390:	4770      	bx	lr
 8011392:	bf00      	nop
 8011394:	20064b14 	.word	0x20064b14
 8011398:	080276bc 	.word	0x080276bc

0801139c <dns_tmr>:
 * The DNS resolver client timer - handle retries and timeouts and should
 * be called every DNS_TMR_INTERVAL milliseconds (every second by default).
 */
void
dns_tmr(void)
{
 801139c:	b580      	push	{r7, lr}
 801139e:	af00      	add	r7, sp, #0
  LWIP_DEBUGF(DNS_DEBUG, ("dns_tmr: dns_check_entries\n"));
  dns_check_entries();
 80113a0:	f000 fc54 	bl	8011c4c <dns_check_entries>
}
 80113a4:	bf00      	nop
 80113a6:	bd80      	pop	{r7, pc}

080113a8 <dns_lookup>:
 *         was not found in the cached dns_table.
 * @return ERR_OK if found, ERR_ARG if not found
 */
static err_t
dns_lookup(const char *name, ip_addr_t *addr LWIP_DNS_ADDRTYPE_ARG(u8_t dns_addrtype))
{
 80113a8:	b580      	push	{r7, lr}
 80113aa:	b084      	sub	sp, #16
 80113ac:	af00      	add	r7, sp, #0
 80113ae:	6078      	str	r0, [r7, #4]
 80113b0:	6039      	str	r1, [r7, #0]
    return ERR_OK;
  }
#endif /* DNS_LOOKUP_LOCAL_EXTERN */

  /* Walk through name list, return entry if found. If not, return NULL. */
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 80113b2:	2300      	movs	r3, #0
 80113b4:	73fb      	strb	r3, [r7, #15]
 80113b6:	e02e      	b.n	8011416 <dns_lookup+0x6e>
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 80113b8:	7bfa      	ldrb	r2, [r7, #15]
 80113ba:	491b      	ldr	r1, [pc, #108]	@ (8011428 <dns_lookup+0x80>)
 80113bc:	4613      	mov	r3, r2
 80113be:	011b      	lsls	r3, r3, #4
 80113c0:	4413      	add	r3, r2
 80113c2:	011b      	lsls	r3, r3, #4
 80113c4:	440b      	add	r3, r1
 80113c6:	330a      	adds	r3, #10
 80113c8:	781b      	ldrb	r3, [r3, #0]
 80113ca:	2b03      	cmp	r3, #3
 80113cc:	d120      	bne.n	8011410 <dns_lookup+0x68>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0) &&
 80113ce:	7bfa      	ldrb	r2, [r7, #15]
 80113d0:	4613      	mov	r3, r2
 80113d2:	011b      	lsls	r3, r3, #4
 80113d4:	4413      	add	r3, r2
 80113d6:	011b      	lsls	r3, r3, #4
 80113d8:	3310      	adds	r3, #16
 80113da:	4a13      	ldr	r2, [pc, #76]	@ (8011428 <dns_lookup+0x80>)
 80113dc:	4413      	add	r3, r2
 80113de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80113e2:	4619      	mov	r1, r3
 80113e4:	6878      	ldr	r0, [r7, #4]
 80113e6:	f7ff ff72 	bl	80112ce <lwip_strnicmp>
 80113ea:	4603      	mov	r3, r0
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d10f      	bne.n	8011410 <dns_lookup+0x68>
        LWIP_DNS_ADDRTYPE_MATCH_IP(dns_addrtype, dns_table[i].ipaddr)) {
      LWIP_DEBUGF(DNS_DEBUG, ("dns_lookup: \"%s\": found = ", name));
      ip_addr_debug_print_val(DNS_DEBUG, dns_table[i].ipaddr);
      LWIP_DEBUGF(DNS_DEBUG, ("\n"));
      if (addr) {
 80113f0:	683b      	ldr	r3, [r7, #0]
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d00a      	beq.n	801140c <dns_lookup+0x64>
        ip_addr_copy(*addr, dns_table[i].ipaddr);
 80113f6:	7bfa      	ldrb	r2, [r7, #15]
 80113f8:	490b      	ldr	r1, [pc, #44]	@ (8011428 <dns_lookup+0x80>)
 80113fa:	4613      	mov	r3, r2
 80113fc:	011b      	lsls	r3, r3, #4
 80113fe:	4413      	add	r3, r2
 8011400:	011b      	lsls	r3, r3, #4
 8011402:	440b      	add	r3, r1
 8011404:	3304      	adds	r3, #4
 8011406:	681a      	ldr	r2, [r3, #0]
 8011408:	683b      	ldr	r3, [r7, #0]
 801140a:	601a      	str	r2, [r3, #0]
      }
      return ERR_OK;
 801140c:	2300      	movs	r3, #0
 801140e:	e007      	b.n	8011420 <dns_lookup+0x78>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8011410:	7bfb      	ldrb	r3, [r7, #15]
 8011412:	3301      	adds	r3, #1
 8011414:	73fb      	strb	r3, [r7, #15]
 8011416:	7bfb      	ldrb	r3, [r7, #15]
 8011418:	2b03      	cmp	r3, #3
 801141a:	d9cd      	bls.n	80113b8 <dns_lookup+0x10>
    }
  }

  return ERR_ARG;
 801141c:	f06f 030f 	mvn.w	r3, #15
}
 8011420:	4618      	mov	r0, r3
 8011422:	3710      	adds	r7, #16
 8011424:	46bd      	mov	sp, r7
 8011426:	bd80      	pop	{r7, pc}
 8011428:	200646a4 	.word	0x200646a4

0801142c <dns_compare_name>:
 * @param start_offset offset into p where the name starts
 * @return 0xFFFF: names differ, other: names equal -> offset behind name
 */
static u16_t
dns_compare_name(const char *query, struct pbuf *p, u16_t start_offset)
{
 801142c:	b580      	push	{r7, lr}
 801142e:	b088      	sub	sp, #32
 8011430:	af00      	add	r7, sp, #0
 8011432:	60f8      	str	r0, [r7, #12]
 8011434:	60b9      	str	r1, [r7, #8]
 8011436:	4613      	mov	r3, r2
 8011438:	80fb      	strh	r3, [r7, #6]
  int n;
  u16_t response_offset = start_offset;
 801143a:	88fb      	ldrh	r3, [r7, #6]
 801143c:	837b      	strh	r3, [r7, #26]

  do {
    n = pbuf_try_get_at(p, response_offset);
 801143e:	8b7b      	ldrh	r3, [r7, #26]
 8011440:	4619      	mov	r1, r3
 8011442:	68b8      	ldr	r0, [r7, #8]
 8011444:	f002 fed0 	bl	80141e8 <pbuf_try_get_at>
 8011448:	61f8      	str	r0, [r7, #28]
    if ((n < 0) || (response_offset == 0xFFFF)) {
 801144a:	69fb      	ldr	r3, [r7, #28]
 801144c:	2b00      	cmp	r3, #0
 801144e:	db04      	blt.n	801145a <dns_compare_name+0x2e>
 8011450:	8b7b      	ldrh	r3, [r7, #26]
 8011452:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011456:	4293      	cmp	r3, r2
 8011458:	d102      	bne.n	8011460 <dns_compare_name+0x34>
      /* error or overflow */
      return 0xFFFF;
 801145a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801145e:	e06c      	b.n	801153a <dns_compare_name+0x10e>
    }
    response_offset++;
 8011460:	8b7b      	ldrh	r3, [r7, #26]
 8011462:	3301      	adds	r3, #1
 8011464:	837b      	strh	r3, [r7, #26]
    /** @see RFC 1035 - 4.1.4. Message compression */
    if ((n & 0xc0) == 0xc0) {
 8011466:	69fb      	ldr	r3, [r7, #28]
 8011468:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 801146c:	2bc0      	cmp	r3, #192	@ 0xc0
 801146e:	d144      	bne.n	80114fa <dns_compare_name+0xce>
      /* Compressed name: cannot be equal since we don't send them */
      return 0xFFFF;
 8011470:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011474:	e061      	b.n	801153a <dns_compare_name+0x10e>
    } else {
      /* Not compressed name */
      while (n > 0) {
        int c = pbuf_try_get_at(p, response_offset);
 8011476:	8b7b      	ldrh	r3, [r7, #26]
 8011478:	4619      	mov	r1, r3
 801147a:	68b8      	ldr	r0, [r7, #8]
 801147c:	f002 feb4 	bl	80141e8 <pbuf_try_get_at>
 8011480:	6178      	str	r0, [r7, #20]
        if (c < 0) {
 8011482:	697b      	ldr	r3, [r7, #20]
 8011484:	2b00      	cmp	r3, #0
 8011486:	da02      	bge.n	801148e <dns_compare_name+0x62>
          return 0xFFFF;
 8011488:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801148c:	e055      	b.n	801153a <dns_compare_name+0x10e>
        }
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 801148e:	68fb      	ldr	r3, [r7, #12]
 8011490:	781b      	ldrb	r3, [r3, #0]
 8011492:	74fb      	strb	r3, [r7, #19]
 8011494:	7cfb      	ldrb	r3, [r7, #19]
 8011496:	3301      	adds	r3, #1
 8011498:	4a2a      	ldr	r2, [pc, #168]	@ (8011544 <dns_compare_name+0x118>)
 801149a:	4413      	add	r3, r2
 801149c:	781b      	ldrb	r3, [r3, #0]
 801149e:	f003 0303 	and.w	r3, r3, #3
 80114a2:	2b01      	cmp	r3, #1
 80114a4:	d103      	bne.n	80114ae <dns_compare_name+0x82>
 80114a6:	7cfb      	ldrb	r3, [r7, #19]
 80114a8:	f103 0220 	add.w	r2, r3, #32
 80114ac:	e000      	b.n	80114b0 <dns_compare_name+0x84>
 80114ae:	7cfa      	ldrb	r2, [r7, #19]
 80114b0:	697b      	ldr	r3, [r7, #20]
 80114b2:	74bb      	strb	r3, [r7, #18]
 80114b4:	7cbb      	ldrb	r3, [r7, #18]
 80114b6:	3301      	adds	r3, #1
 80114b8:	4922      	ldr	r1, [pc, #136]	@ (8011544 <dns_compare_name+0x118>)
 80114ba:	440b      	add	r3, r1
 80114bc:	781b      	ldrb	r3, [r3, #0]
 80114be:	f003 0303 	and.w	r3, r3, #3
 80114c2:	2b01      	cmp	r3, #1
 80114c4:	d102      	bne.n	80114cc <dns_compare_name+0xa0>
 80114c6:	7cbb      	ldrb	r3, [r7, #18]
 80114c8:	3320      	adds	r3, #32
 80114ca:	e000      	b.n	80114ce <dns_compare_name+0xa2>
 80114cc:	7cbb      	ldrb	r3, [r7, #18]
 80114ce:	429a      	cmp	r2, r3
 80114d0:	d002      	beq.n	80114d8 <dns_compare_name+0xac>
          return 0xFFFF;
 80114d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80114d6:	e030      	b.n	801153a <dns_compare_name+0x10e>
        }
        if (response_offset == 0xFFFF) {
 80114d8:	8b7b      	ldrh	r3, [r7, #26]
 80114da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80114de:	4293      	cmp	r3, r2
 80114e0:	d102      	bne.n	80114e8 <dns_compare_name+0xbc>
          /* would overflow */
          return 0xFFFF;
 80114e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80114e6:	e028      	b.n	801153a <dns_compare_name+0x10e>
        }
        response_offset++;
 80114e8:	8b7b      	ldrh	r3, [r7, #26]
 80114ea:	3301      	adds	r3, #1
 80114ec:	837b      	strh	r3, [r7, #26]
        ++query;
 80114ee:	68fb      	ldr	r3, [r7, #12]
 80114f0:	3301      	adds	r3, #1
 80114f2:	60fb      	str	r3, [r7, #12]
        --n;
 80114f4:	69fb      	ldr	r3, [r7, #28]
 80114f6:	3b01      	subs	r3, #1
 80114f8:	61fb      	str	r3, [r7, #28]
      while (n > 0) {
 80114fa:	69fb      	ldr	r3, [r7, #28]
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	dcba      	bgt.n	8011476 <dns_compare_name+0x4a>
      }
      ++query;
 8011500:	68fb      	ldr	r3, [r7, #12]
 8011502:	3301      	adds	r3, #1
 8011504:	60fb      	str	r3, [r7, #12]
    }
    n = pbuf_try_get_at(p, response_offset);
 8011506:	8b7b      	ldrh	r3, [r7, #26]
 8011508:	4619      	mov	r1, r3
 801150a:	68b8      	ldr	r0, [r7, #8]
 801150c:	f002 fe6c 	bl	80141e8 <pbuf_try_get_at>
 8011510:	61f8      	str	r0, [r7, #28]
    if (n < 0) {
 8011512:	69fb      	ldr	r3, [r7, #28]
 8011514:	2b00      	cmp	r3, #0
 8011516:	da02      	bge.n	801151e <dns_compare_name+0xf2>
      return 0xFFFF;
 8011518:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801151c:	e00d      	b.n	801153a <dns_compare_name+0x10e>
    }
  } while (n != 0);
 801151e:	69fb      	ldr	r3, [r7, #28]
 8011520:	2b00      	cmp	r3, #0
 8011522:	d18c      	bne.n	801143e <dns_compare_name+0x12>

  if (response_offset == 0xFFFF) {
 8011524:	8b7b      	ldrh	r3, [r7, #26]
 8011526:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801152a:	4293      	cmp	r3, r2
 801152c:	d102      	bne.n	8011534 <dns_compare_name+0x108>
    /* would overflow */
    return 0xFFFF;
 801152e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011532:	e002      	b.n	801153a <dns_compare_name+0x10e>
  }
  return (u16_t)(response_offset + 1);
 8011534:	8b7b      	ldrh	r3, [r7, #26]
 8011536:	3301      	adds	r3, #1
 8011538:	b29b      	uxth	r3, r3
}
 801153a:	4618      	mov	r0, r3
 801153c:	3720      	adds	r7, #32
 801153e:	46bd      	mov	sp, r7
 8011540:	bd80      	pop	{r7, pc}
 8011542:	bf00      	nop
 8011544:	08027977 	.word	0x08027977

08011548 <dns_skip_name>:
 * @param query_idx start index into p pointing to encoded DNS name in the DNS server response
 * @return index to end of the name
 */
static u16_t
dns_skip_name(struct pbuf *p, u16_t query_idx)
{
 8011548:	b580      	push	{r7, lr}
 801154a:	b084      	sub	sp, #16
 801154c:	af00      	add	r7, sp, #0
 801154e:	6078      	str	r0, [r7, #4]
 8011550:	460b      	mov	r3, r1
 8011552:	807b      	strh	r3, [r7, #2]
  int n;
  u16_t offset = query_idx;
 8011554:	887b      	ldrh	r3, [r7, #2]
 8011556:	81fb      	strh	r3, [r7, #14]

  do {
    n = pbuf_try_get_at(p, offset++);
 8011558:	89fb      	ldrh	r3, [r7, #14]
 801155a:	1c5a      	adds	r2, r3, #1
 801155c:	81fa      	strh	r2, [r7, #14]
 801155e:	4619      	mov	r1, r3
 8011560:	6878      	ldr	r0, [r7, #4]
 8011562:	f002 fe41 	bl	80141e8 <pbuf_try_get_at>
 8011566:	60b8      	str	r0, [r7, #8]
    if ((n < 0) || (offset == 0)) {
 8011568:	68bb      	ldr	r3, [r7, #8]
 801156a:	2b00      	cmp	r3, #0
 801156c:	db02      	blt.n	8011574 <dns_skip_name+0x2c>
 801156e:	89fb      	ldrh	r3, [r7, #14]
 8011570:	2b00      	cmp	r3, #0
 8011572:	d102      	bne.n	801157a <dns_skip_name+0x32>
      return 0xFFFF;
 8011574:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011578:	e02f      	b.n	80115da <dns_skip_name+0x92>
    }
    /** @see RFC 1035 - 4.1.4. Message compression */
    if ((n & 0xc0) == 0xc0) {
 801157a:	68bb      	ldr	r3, [r7, #8]
 801157c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8011580:	2bc0      	cmp	r3, #192	@ 0xc0
 8011582:	d01e      	beq.n	80115c2 <dns_skip_name+0x7a>
      /* Compressed name: since we only want to skip it (not check it), stop here */
      break;
    } else {
      /* Not compressed name */
      if (offset + n >= p->tot_len) {
 8011584:	89fa      	ldrh	r2, [r7, #14]
 8011586:	68bb      	ldr	r3, [r7, #8]
 8011588:	4413      	add	r3, r2
 801158a:	687a      	ldr	r2, [r7, #4]
 801158c:	8912      	ldrh	r2, [r2, #8]
 801158e:	4293      	cmp	r3, r2
 8011590:	db02      	blt.n	8011598 <dns_skip_name+0x50>
        return 0xFFFF;
 8011592:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011596:	e020      	b.n	80115da <dns_skip_name+0x92>
      }
      offset = (u16_t)(offset + n);
 8011598:	68bb      	ldr	r3, [r7, #8]
 801159a:	b29a      	uxth	r2, r3
 801159c:	89fb      	ldrh	r3, [r7, #14]
 801159e:	4413      	add	r3, r2
 80115a0:	81fb      	strh	r3, [r7, #14]
    }
    n = pbuf_try_get_at(p, offset);
 80115a2:	89fb      	ldrh	r3, [r7, #14]
 80115a4:	4619      	mov	r1, r3
 80115a6:	6878      	ldr	r0, [r7, #4]
 80115a8:	f002 fe1e 	bl	80141e8 <pbuf_try_get_at>
 80115ac:	60b8      	str	r0, [r7, #8]
    if (n < 0) {
 80115ae:	68bb      	ldr	r3, [r7, #8]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	da02      	bge.n	80115ba <dns_skip_name+0x72>
      return 0xFFFF;
 80115b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80115b8:	e00f      	b.n	80115da <dns_skip_name+0x92>
    }
  } while (n != 0);
 80115ba:	68bb      	ldr	r3, [r7, #8]
 80115bc:	2b00      	cmp	r3, #0
 80115be:	d1cb      	bne.n	8011558 <dns_skip_name+0x10>
 80115c0:	e000      	b.n	80115c4 <dns_skip_name+0x7c>
      break;
 80115c2:	bf00      	nop

  if (offset == 0xFFFF) {
 80115c4:	89fb      	ldrh	r3, [r7, #14]
 80115c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80115ca:	4293      	cmp	r3, r2
 80115cc:	d102      	bne.n	80115d4 <dns_skip_name+0x8c>
    return 0xFFFF;
 80115ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80115d2:	e002      	b.n	80115da <dns_skip_name+0x92>
  }
  return (u16_t)(offset + 1);
 80115d4:	89fb      	ldrh	r3, [r7, #14]
 80115d6:	3301      	adds	r3, #1
 80115d8:	b29b      	uxth	r3, r3
}
 80115da:	4618      	mov	r0, r3
 80115dc:	3710      	adds	r7, #16
 80115de:	46bd      	mov	sp, r7
 80115e0:	bd80      	pop	{r7, pc}
	...

080115e4 <dns_send>:
 * @param idx the DNS table entry index for which to send a request
 * @return ERR_OK if packet is sent; an err_t indicating the problem otherwise
 */
static err_t
dns_send(u8_t idx)
{
 80115e4:	b580      	push	{r7, lr}
 80115e6:	b090      	sub	sp, #64	@ 0x40
 80115e8:	af00      	add	r7, sp, #0
 80115ea:	4603      	mov	r3, r0
 80115ec:	71fb      	strb	r3, [r7, #7]
  struct pbuf *p;
  u16_t query_idx, copy_len;
  const char *hostname, *hostname_part;
  u8_t n;
  u8_t pcb_idx;
  struct dns_table_entry *entry = &dns_table[idx];
 80115ee:	79fa      	ldrb	r2, [r7, #7]
 80115f0:	4613      	mov	r3, r2
 80115f2:	011b      	lsls	r3, r3, #4
 80115f4:	4413      	add	r3, r2
 80115f6:	011b      	lsls	r3, r3, #4
 80115f8:	4a6c      	ldr	r2, [pc, #432]	@ (80117ac <dns_send+0x1c8>)
 80115fa:	4413      	add	r3, r2
 80115fc:	633b      	str	r3, [r7, #48]	@ 0x30

  LWIP_DEBUGF(DNS_DEBUG, ("dns_send: dns_servers[%"U16_F"] \"%s\": request\n",
                          (u16_t)(entry->server_idx), entry->name));
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 80115fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011600:	7adb      	ldrb	r3, [r3, #11]
 8011602:	2b01      	cmp	r3, #1
 8011604:	d906      	bls.n	8011614 <dns_send+0x30>
 8011606:	4b6a      	ldr	r3, [pc, #424]	@ (80117b0 <dns_send+0x1cc>)
 8011608:	f240 22fa 	movw	r2, #762	@ 0x2fa
 801160c:	4969      	ldr	r1, [pc, #420]	@ (80117b4 <dns_send+0x1d0>)
 801160e:	486a      	ldr	r0, [pc, #424]	@ (80117b8 <dns_send+0x1d4>)
 8011610:	f00d fdac 	bl	801f16c <iprintf>
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 8011614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011616:	7adb      	ldrb	r3, [r3, #11]
 8011618:	461a      	mov	r2, r3
 801161a:	4b68      	ldr	r3, [pc, #416]	@ (80117bc <dns_send+0x1d8>)
 801161c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011620:	2b00      	cmp	r3, #0
 8011622:	d109      	bne.n	8011638 <dns_send+0x54>
      && !entry->is_mdns
#endif
     ) {
    /* DNS server not valid anymore, e.g. PPP netif has been shut down */
    /* call specified callback function if provided */
    dns_call_found(idx, NULL);
 8011624:	79fb      	ldrb	r3, [r7, #7]
 8011626:	2100      	movs	r1, #0
 8011628:	4618      	mov	r0, r3
 801162a:	f000 f959 	bl	80118e0 <dns_call_found>
    /* flush this entry */
    entry->state = DNS_STATE_UNUSED;
 801162e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011630:	2200      	movs	r2, #0
 8011632:	729a      	strb	r2, [r3, #10]
    return ERR_OK;
 8011634:	2300      	movs	r3, #0
 8011636:	e0b4      	b.n	80117a2 <dns_send+0x1be>
  }

  /* if here, we have either a new query or a retry on a previous query to process */
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 8011638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801163a:	3310      	adds	r3, #16
 801163c:	4618      	mov	r0, r3
 801163e:	f7ee fe5f 	bl	8000300 <strlen>
 8011642:	4603      	mov	r3, r0
 8011644:	b29b      	uxth	r3, r3
 8011646:	3312      	adds	r3, #18
 8011648:	b29b      	uxth	r3, r3
 801164a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801164e:	4619      	mov	r1, r3
 8011650:	2036      	movs	r0, #54	@ 0x36
 8011652:	f001 ff03 	bl	801345c <pbuf_alloc>
 8011656:	62f8      	str	r0, [r7, #44]	@ 0x2c
                                         SIZEOF_DNS_QUERY), PBUF_RAM);
  if (p != NULL) {
 8011658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801165a:	2b00      	cmp	r3, #0
 801165c:	f000 8095 	beq.w	801178a <dns_send+0x1a6>
    const ip_addr_t *dst;
    u16_t dst_port;
    /* fill dns header */
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 8011660:	f107 0310 	add.w	r3, r7, #16
 8011664:	220c      	movs	r2, #12
 8011666:	2100      	movs	r1, #0
 8011668:	4618      	mov	r0, r3
 801166a:	f00d ffb3 	bl	801f5d4 <memset>
    hdr.id = lwip_htons(entry->txid);
 801166e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011670:	891b      	ldrh	r3, [r3, #8]
 8011672:	4618      	mov	r0, r3
 8011674:	f7ff fdfc 	bl	8011270 <lwip_htons>
 8011678:	4603      	mov	r3, r0
 801167a:	823b      	strh	r3, [r7, #16]
    hdr.flags1 = DNS_FLAG1_RD;
 801167c:	2301      	movs	r3, #1
 801167e:	74bb      	strb	r3, [r7, #18]
    hdr.numquestions = PP_HTONS(1);
 8011680:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011684:	82bb      	strh	r3, [r7, #20]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8011686:	f107 0310 	add.w	r3, r7, #16
 801168a:	220c      	movs	r2, #12
 801168c:	4619      	mov	r1, r3
 801168e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011690:	f002 fc7c 	bl	8013f8c <pbuf_take>
    hostname = entry->name;
 8011694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011696:	3310      	adds	r3, #16
 8011698:	63bb      	str	r3, [r7, #56]	@ 0x38
    --hostname;
 801169a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801169c:	3b01      	subs	r3, #1
 801169e:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* convert hostname into suitable query format. */
    query_idx = SIZEOF_DNS_HDR;
 80116a0:	230c      	movs	r3, #12
 80116a2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    do {
      ++hostname;
 80116a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116a6:	3301      	adds	r3, #1
 80116a8:	63bb      	str	r3, [r7, #56]	@ 0x38
      hostname_part = hostname;
 80116aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116ac:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 80116ae:	2300      	movs	r3, #0
 80116b0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80116b4:	e007      	b.n	80116c6 <dns_send+0xe2>
        ++n;
 80116b6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80116ba:	3301      	adds	r3, #1
 80116bc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 80116c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116c2:	3301      	adds	r3, #1
 80116c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80116c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116c8:	781b      	ldrb	r3, [r3, #0]
 80116ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80116cc:	d003      	beq.n	80116d6 <dns_send+0xf2>
 80116ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116d0:	781b      	ldrb	r3, [r3, #0]
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d1ef      	bne.n	80116b6 <dns_send+0xd2>
      }
      copy_len = (u16_t)(hostname - hostname_part);
 80116d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80116d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116da:	1ad3      	subs	r3, r2, r3
 80116dc:	84fb      	strh	r3, [r7, #38]	@ 0x26
      if (query_idx + n + 1 > 0xFFFF) {
 80116de:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80116e0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80116e4:	4413      	add	r3, r2
 80116e6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80116ea:	4293      	cmp	r3, r2
 80116ec:	dc53      	bgt.n	8011796 <dns_send+0x1b2>
        /* u16_t overflow */
        goto overflow_return;
      }
      pbuf_put_at(p, query_idx, n);
 80116ee:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80116f2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80116f4:	4619      	mov	r1, r3
 80116f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80116f8:	f002 fd98 	bl	801422c <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 80116fc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80116fe:	3301      	adds	r3, #1
 8011700:	b29b      	uxth	r3, r3
 8011702:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8011704:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011706:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011708:	f002 fcd2 	bl	80140b0 <pbuf_take_at>
      query_idx = (u16_t)(query_idx + n + 1);
 801170c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011710:	b29a      	uxth	r2, r3
 8011712:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011714:	4413      	add	r3, r2
 8011716:	b29b      	uxth	r3, r3
 8011718:	3301      	adds	r3, #1
 801171a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    } while (*hostname != 0);
 801171c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801171e:	781b      	ldrb	r3, [r3, #0]
 8011720:	2b00      	cmp	r3, #0
 8011722:	d1bf      	bne.n	80116a4 <dns_send+0xc0>
    pbuf_put_at(p, query_idx, 0);
 8011724:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011726:	2200      	movs	r2, #0
 8011728:	4619      	mov	r1, r3
 801172a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801172c:	f002 fd7e 	bl	801422c <pbuf_put_at>
    query_idx++;
 8011730:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011732:	3301      	adds	r3, #1
 8011734:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    /* fill dns query */
    if (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype)) {
      qry.type = PP_HTONS(DNS_RRTYPE_AAAA);
    } else {
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 8011736:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801173a:	81bb      	strh	r3, [r7, #12]
    }
    qry.cls = PP_HTONS(DNS_RRCLASS_IN);
 801173c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011740:	81fb      	strh	r3, [r7, #14]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 8011742:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011744:	f107 010c 	add.w	r1, r7, #12
 8011748:	2204      	movs	r2, #4
 801174a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801174c:	f002 fcb0 	bl	80140b0 <pbuf_take_at>

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
    pcb_idx = entry->pcb_idx;
 8011750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011752:	7bdb      	ldrb	r3, [r3, #15]
 8011754:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
      }
#endif
    } else
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
    {
      dst_port = DNS_SERVER_PORT;
 8011758:	2335      	movs	r3, #53	@ 0x35
 801175a:	847b      	strh	r3, [r7, #34]	@ 0x22
      dst = &dns_servers[entry->server_idx];
 801175c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801175e:	7adb      	ldrb	r3, [r3, #11]
 8011760:	009b      	lsls	r3, r3, #2
 8011762:	4a16      	ldr	r2, [pc, #88]	@ (80117bc <dns_send+0x1d8>)
 8011764:	4413      	add	r3, r2
 8011766:	61fb      	str	r3, [r7, #28]
    }
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 8011768:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801176c:	4a14      	ldr	r2, [pc, #80]	@ (80117c0 <dns_send+0x1dc>)
 801176e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8011772:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011774:	69fa      	ldr	r2, [r7, #28]
 8011776:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011778:	f009 fa84 	bl	801ac84 <udp_sendto>
 801177c:	4603      	mov	r3, r0
 801177e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    /* free pbuf */
    pbuf_free(p);
 8011782:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011784:	f002 f94e 	bl	8013a24 <pbuf_free>
 8011788:	e002      	b.n	8011790 <dns_send+0x1ac>
  } else {
    err = ERR_MEM;
 801178a:	23ff      	movs	r3, #255	@ 0xff
 801178c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  return err;
 8011790:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8011794:	e005      	b.n	80117a2 <dns_send+0x1be>
        goto overflow_return;
 8011796:	bf00      	nop
overflow_return:
  pbuf_free(p);
 8011798:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801179a:	f002 f943 	bl	8013a24 <pbuf_free>
  return ERR_VAL;
 801179e:	f06f 0305 	mvn.w	r3, #5
}
 80117a2:	4618      	mov	r0, r3
 80117a4:	3740      	adds	r7, #64	@ 0x40
 80117a6:	46bd      	mov	sp, r7
 80117a8:	bd80      	pop	{r7, pc}
 80117aa:	bf00      	nop
 80117ac:	200646a4 	.word	0x200646a4
 80117b0:	08024a94 	.word	0x08024a94
 80117b4:	08024ac4 	.word	0x08024ac4
 80117b8:	08024adc 	.word	0x08024adc
 80117bc:	20064b14 	.word	0x20064b14
 80117c0:	20064690 	.word	0x20064690

080117c4 <dns_alloc_random_port>:

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
static struct udp_pcb *
dns_alloc_random_port(void)
{
 80117c4:	b580      	push	{r7, lr}
 80117c6:	b084      	sub	sp, #16
 80117c8:	af00      	add	r7, sp, #0
  err_t err;
  struct udp_pcb *pcb;

  pcb = udp_new_ip_type(IPADDR_TYPE_ANY);
 80117ca:	202e      	movs	r0, #46	@ 0x2e
 80117cc:	f009 fd91 	bl	801b2f2 <udp_new_ip_type>
 80117d0:	60b8      	str	r0, [r7, #8]
  if (pcb == NULL) {
 80117d2:	68bb      	ldr	r3, [r7, #8]
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d101      	bne.n	80117dc <dns_alloc_random_port+0x18>
    /* out of memory, have to reuse an existing pcb */
    return NULL;
 80117d8:	2300      	movs	r3, #0
 80117da:	e026      	b.n	801182a <dns_alloc_random_port+0x66>
  }
  do {
    u16_t port = (u16_t)DNS_RAND_TXID();
 80117dc:	f00c fd10 	bl	801e200 <rand>
 80117e0:	4603      	mov	r3, r0
 80117e2:	80fb      	strh	r3, [r7, #6]
    if (DNS_PORT_ALLOWED(port)) {
 80117e4:	88fb      	ldrh	r3, [r7, #6]
 80117e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80117ea:	d308      	bcc.n	80117fe <dns_alloc_random_port+0x3a>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 80117ec:	88fb      	ldrh	r3, [r7, #6]
 80117ee:	461a      	mov	r2, r3
 80117f0:	4910      	ldr	r1, [pc, #64]	@ (8011834 <dns_alloc_random_port+0x70>)
 80117f2:	68b8      	ldr	r0, [r7, #8]
 80117f4:	f009 fc0e 	bl	801b014 <udp_bind>
 80117f8:	4603      	mov	r3, r0
 80117fa:	73fb      	strb	r3, [r7, #15]
 80117fc:	e001      	b.n	8011802 <dns_alloc_random_port+0x3e>
    } else {
      /* this port is not allowed, try again */
      err = ERR_USE;
 80117fe:	23f8      	movs	r3, #248	@ 0xf8
 8011800:	73fb      	strb	r3, [r7, #15]
    }
  } while (err == ERR_USE);
 8011802:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011806:	f113 0f08 	cmn.w	r3, #8
 801180a:	d0e7      	beq.n	80117dc <dns_alloc_random_port+0x18>
  if (err != ERR_OK) {
 801180c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011810:	2b00      	cmp	r3, #0
 8011812:	d004      	beq.n	801181e <dns_alloc_random_port+0x5a>
    udp_remove(pcb);
 8011814:	68b8      	ldr	r0, [r7, #8]
 8011816:	f009 fd13 	bl	801b240 <udp_remove>
    return NULL;
 801181a:	2300      	movs	r3, #0
 801181c:	e005      	b.n	801182a <dns_alloc_random_port+0x66>
  }
  udp_recv(pcb, dns_recv, NULL);
 801181e:	2200      	movs	r2, #0
 8011820:	4905      	ldr	r1, [pc, #20]	@ (8011838 <dns_alloc_random_port+0x74>)
 8011822:	68b8      	ldr	r0, [r7, #8]
 8011824:	f009 fcec 	bl	801b200 <udp_recv>
  return pcb;
 8011828:	68bb      	ldr	r3, [r7, #8]
}
 801182a:	4618      	mov	r0, r3
 801182c:	3710      	adds	r7, #16
 801182e:	46bd      	mov	sp, r7
 8011830:	bd80      	pop	{r7, pc}
 8011832:	bf00      	nop
 8011834:	080276bc 	.word	0x080276bc
 8011838:	08011ce5 	.word	0x08011ce5

0801183c <dns_alloc_pcb>:
 *
 * @return an index into dns_pcbs
 */
static u8_t
dns_alloc_pcb(void)
{
 801183c:	b590      	push	{r4, r7, lr}
 801183e:	b083      	sub	sp, #12
 8011840:	af00      	add	r7, sp, #0
  u8_t i;
  u8_t idx;

  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 8011842:	2300      	movs	r3, #0
 8011844:	71fb      	strb	r3, [r7, #7]
 8011846:	e008      	b.n	801185a <dns_alloc_pcb+0x1e>
    if (dns_pcbs[i] == NULL) {
 8011848:	79fb      	ldrb	r3, [r7, #7]
 801184a:	4a23      	ldr	r2, [pc, #140]	@ (80118d8 <dns_alloc_pcb+0x9c>)
 801184c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011850:	2b00      	cmp	r3, #0
 8011852:	d006      	beq.n	8011862 <dns_alloc_pcb+0x26>
  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 8011854:	79fb      	ldrb	r3, [r7, #7]
 8011856:	3301      	adds	r3, #1
 8011858:	71fb      	strb	r3, [r7, #7]
 801185a:	79fb      	ldrb	r3, [r7, #7]
 801185c:	2b03      	cmp	r3, #3
 801185e:	d9f3      	bls.n	8011848 <dns_alloc_pcb+0xc>
 8011860:	e000      	b.n	8011864 <dns_alloc_pcb+0x28>
      break;
 8011862:	bf00      	nop
    }
  }
  if (i < DNS_MAX_SOURCE_PORTS) {
 8011864:	79fb      	ldrb	r3, [r7, #7]
 8011866:	2b03      	cmp	r3, #3
 8011868:	d811      	bhi.n	801188e <dns_alloc_pcb+0x52>
    dns_pcbs[i] = dns_alloc_random_port();
 801186a:	79fc      	ldrb	r4, [r7, #7]
 801186c:	f7ff ffaa 	bl	80117c4 <dns_alloc_random_port>
 8011870:	4603      	mov	r3, r0
 8011872:	4a19      	ldr	r2, [pc, #100]	@ (80118d8 <dns_alloc_pcb+0x9c>)
 8011874:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    if (dns_pcbs[i] != NULL) {
 8011878:	79fb      	ldrb	r3, [r7, #7]
 801187a:	4a17      	ldr	r2, [pc, #92]	@ (80118d8 <dns_alloc_pcb+0x9c>)
 801187c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011880:	2b00      	cmp	r3, #0
 8011882:	d004      	beq.n	801188e <dns_alloc_pcb+0x52>
      /* succeeded */
      dns_last_pcb_idx = i;
 8011884:	4a15      	ldr	r2, [pc, #84]	@ (80118dc <dns_alloc_pcb+0xa0>)
 8011886:	79fb      	ldrb	r3, [r7, #7]
 8011888:	7013      	strb	r3, [r2, #0]
      return i;
 801188a:	79fb      	ldrb	r3, [r7, #7]
 801188c:	e020      	b.n	80118d0 <dns_alloc_pcb+0x94>
    }
  }
  /* if we come here, creating a new UDP pcb failed, so we have to use
     an already existing one (so overflow is no issue) */
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 801188e:	2300      	movs	r3, #0
 8011890:	71fb      	strb	r3, [r7, #7]
 8011892:	4b12      	ldr	r3, [pc, #72]	@ (80118dc <dns_alloc_pcb+0xa0>)
 8011894:	781b      	ldrb	r3, [r3, #0]
 8011896:	3301      	adds	r3, #1
 8011898:	71bb      	strb	r3, [r7, #6]
 801189a:	e015      	b.n	80118c8 <dns_alloc_pcb+0x8c>
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 801189c:	79bb      	ldrb	r3, [r7, #6]
 801189e:	2b03      	cmp	r3, #3
 80118a0:	d901      	bls.n	80118a6 <dns_alloc_pcb+0x6a>
      idx = 0;
 80118a2:	2300      	movs	r3, #0
 80118a4:	71bb      	strb	r3, [r7, #6]
    }
    if (dns_pcbs[idx] != NULL) {
 80118a6:	79bb      	ldrb	r3, [r7, #6]
 80118a8:	4a0b      	ldr	r2, [pc, #44]	@ (80118d8 <dns_alloc_pcb+0x9c>)
 80118aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d004      	beq.n	80118bc <dns_alloc_pcb+0x80>
      dns_last_pcb_idx = idx;
 80118b2:	4a0a      	ldr	r2, [pc, #40]	@ (80118dc <dns_alloc_pcb+0xa0>)
 80118b4:	79bb      	ldrb	r3, [r7, #6]
 80118b6:	7013      	strb	r3, [r2, #0]
      return idx;
 80118b8:	79bb      	ldrb	r3, [r7, #6]
 80118ba:	e009      	b.n	80118d0 <dns_alloc_pcb+0x94>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 80118bc:	79fb      	ldrb	r3, [r7, #7]
 80118be:	3301      	adds	r3, #1
 80118c0:	71fb      	strb	r3, [r7, #7]
 80118c2:	79bb      	ldrb	r3, [r7, #6]
 80118c4:	3301      	adds	r3, #1
 80118c6:	71bb      	strb	r3, [r7, #6]
 80118c8:	79fb      	ldrb	r3, [r7, #7]
 80118ca:	2b03      	cmp	r3, #3
 80118cc:	d9e6      	bls.n	801189c <dns_alloc_pcb+0x60>
    }
  }
  return DNS_MAX_SOURCE_PORTS;
 80118ce:	2304      	movs	r3, #4
}
 80118d0:	4618      	mov	r0, r3
 80118d2:	370c      	adds	r7, #12
 80118d4:	46bd      	mov	sp, r7
 80118d6:	bd90      	pop	{r4, r7, pc}
 80118d8:	20064690 	.word	0x20064690
 80118dc:	200646a0 	.word	0x200646a0

080118e0 <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 80118e0:	b590      	push	{r4, r7, lr}
 80118e2:	b085      	sub	sp, #20
 80118e4:	af00      	add	r7, sp, #0
 80118e6:	4603      	mov	r3, r0
 80118e8:	6039      	str	r1, [r7, #0]
 80118ea:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 80118ec:	2300      	movs	r3, #0
 80118ee:	73fb      	strb	r3, [r7, #15]
 80118f0:	e03d      	b.n	801196e <dns_call_found+0x8e>
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 80118f2:	7bfa      	ldrb	r2, [r7, #15]
 80118f4:	4957      	ldr	r1, [pc, #348]	@ (8011a54 <dns_call_found+0x174>)
 80118f6:	4613      	mov	r3, r2
 80118f8:	005b      	lsls	r3, r3, #1
 80118fa:	4413      	add	r3, r2
 80118fc:	009b      	lsls	r3, r3, #2
 80118fe:	440b      	add	r3, r1
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	2b00      	cmp	r3, #0
 8011904:	d030      	beq.n	8011968 <dns_call_found+0x88>
 8011906:	7bfa      	ldrb	r2, [r7, #15]
 8011908:	4952      	ldr	r1, [pc, #328]	@ (8011a54 <dns_call_found+0x174>)
 801190a:	4613      	mov	r3, r2
 801190c:	005b      	lsls	r3, r3, #1
 801190e:	4413      	add	r3, r2
 8011910:	009b      	lsls	r3, r3, #2
 8011912:	440b      	add	r3, r1
 8011914:	3308      	adds	r3, #8
 8011916:	781b      	ldrb	r3, [r3, #0]
 8011918:	79fa      	ldrb	r2, [r7, #7]
 801191a:	429a      	cmp	r2, r3
 801191c:	d124      	bne.n	8011968 <dns_call_found+0x88>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 801191e:	7bfa      	ldrb	r2, [r7, #15]
 8011920:	494c      	ldr	r1, [pc, #304]	@ (8011a54 <dns_call_found+0x174>)
 8011922:	4613      	mov	r3, r2
 8011924:	005b      	lsls	r3, r3, #1
 8011926:	4413      	add	r3, r2
 8011928:	009b      	lsls	r3, r3, #2
 801192a:	440b      	add	r3, r1
 801192c:	681c      	ldr	r4, [r3, #0]
 801192e:	79fa      	ldrb	r2, [r7, #7]
 8011930:	4613      	mov	r3, r2
 8011932:	011b      	lsls	r3, r3, #4
 8011934:	4413      	add	r3, r2
 8011936:	011b      	lsls	r3, r3, #4
 8011938:	3310      	adds	r3, #16
 801193a:	4a47      	ldr	r2, [pc, #284]	@ (8011a58 <dns_call_found+0x178>)
 801193c:	1898      	adds	r0, r3, r2
 801193e:	7bfa      	ldrb	r2, [r7, #15]
 8011940:	4944      	ldr	r1, [pc, #272]	@ (8011a54 <dns_call_found+0x174>)
 8011942:	4613      	mov	r3, r2
 8011944:	005b      	lsls	r3, r3, #1
 8011946:	4413      	add	r3, r2
 8011948:	009b      	lsls	r3, r3, #2
 801194a:	440b      	add	r3, r1
 801194c:	3304      	adds	r3, #4
 801194e:	681b      	ldr	r3, [r3, #0]
 8011950:	461a      	mov	r2, r3
 8011952:	6839      	ldr	r1, [r7, #0]
 8011954:	47a0      	blx	r4
      /* flush this entry */
      dns_requests[i].found = NULL;
 8011956:	7bfa      	ldrb	r2, [r7, #15]
 8011958:	493e      	ldr	r1, [pc, #248]	@ (8011a54 <dns_call_found+0x174>)
 801195a:	4613      	mov	r3, r2
 801195c:	005b      	lsls	r3, r3, #1
 801195e:	4413      	add	r3, r2
 8011960:	009b      	lsls	r3, r3, #2
 8011962:	440b      	add	r3, r1
 8011964:	2200      	movs	r2, #0
 8011966:	601a      	str	r2, [r3, #0]
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8011968:	7bfb      	ldrb	r3, [r7, #15]
 801196a:	3301      	adds	r3, #1
 801196c:	73fb      	strb	r3, [r7, #15]
 801196e:	7bfb      	ldrb	r3, [r7, #15]
 8011970:	2b03      	cmp	r3, #3
 8011972:	d9be      	bls.n	80118f2 <dns_call_found+0x12>
  }
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8011974:	2300      	movs	r3, #0
 8011976:	73fb      	strb	r3, [r7, #15]
 8011978:	e031      	b.n	80119de <dns_call_found+0xfe>
    if (i == idx) {
 801197a:	7bfa      	ldrb	r2, [r7, #15]
 801197c:	79fb      	ldrb	r3, [r7, #7]
 801197e:	429a      	cmp	r2, r3
 8011980:	d029      	beq.n	80119d6 <dns_call_found+0xf6>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 8011982:	7bfa      	ldrb	r2, [r7, #15]
 8011984:	4934      	ldr	r1, [pc, #208]	@ (8011a58 <dns_call_found+0x178>)
 8011986:	4613      	mov	r3, r2
 8011988:	011b      	lsls	r3, r3, #4
 801198a:	4413      	add	r3, r2
 801198c:	011b      	lsls	r3, r3, #4
 801198e:	440b      	add	r3, r1
 8011990:	330a      	adds	r3, #10
 8011992:	781b      	ldrb	r3, [r3, #0]
 8011994:	2b02      	cmp	r3, #2
 8011996:	d11f      	bne.n	80119d8 <dns_call_found+0xf8>
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 8011998:	7bfa      	ldrb	r2, [r7, #15]
 801199a:	492f      	ldr	r1, [pc, #188]	@ (8011a58 <dns_call_found+0x178>)
 801199c:	4613      	mov	r3, r2
 801199e:	011b      	lsls	r3, r3, #4
 80119a0:	4413      	add	r3, r2
 80119a2:	011b      	lsls	r3, r3, #4
 80119a4:	440b      	add	r3, r1
 80119a6:	330f      	adds	r3, #15
 80119a8:	7819      	ldrb	r1, [r3, #0]
 80119aa:	79fa      	ldrb	r2, [r7, #7]
 80119ac:	482a      	ldr	r0, [pc, #168]	@ (8011a58 <dns_call_found+0x178>)
 80119ae:	4613      	mov	r3, r2
 80119b0:	011b      	lsls	r3, r3, #4
 80119b2:	4413      	add	r3, r2
 80119b4:	011b      	lsls	r3, r3, #4
 80119b6:	4403      	add	r3, r0
 80119b8:	330f      	adds	r3, #15
 80119ba:	781b      	ldrb	r3, [r3, #0]
 80119bc:	4299      	cmp	r1, r3
 80119be:	d10b      	bne.n	80119d8 <dns_call_found+0xf8>
        /* another request is still using the same pcb */
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 80119c0:	79fa      	ldrb	r2, [r7, #7]
 80119c2:	4925      	ldr	r1, [pc, #148]	@ (8011a58 <dns_call_found+0x178>)
 80119c4:	4613      	mov	r3, r2
 80119c6:	011b      	lsls	r3, r3, #4
 80119c8:	4413      	add	r3, r2
 80119ca:	011b      	lsls	r3, r3, #4
 80119cc:	440b      	add	r3, r1
 80119ce:	330f      	adds	r3, #15
 80119d0:	2204      	movs	r2, #4
 80119d2:	701a      	strb	r2, [r3, #0]
        break;
 80119d4:	e006      	b.n	80119e4 <dns_call_found+0x104>
      continue; /* only check other requests */
 80119d6:	bf00      	nop
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 80119d8:	7bfb      	ldrb	r3, [r7, #15]
 80119da:	3301      	adds	r3, #1
 80119dc:	73fb      	strb	r3, [r7, #15]
 80119de:	7bfb      	ldrb	r3, [r7, #15]
 80119e0:	2b03      	cmp	r3, #3
 80119e2:	d9ca      	bls.n	801197a <dns_call_found+0x9a>
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 80119e4:	79fa      	ldrb	r2, [r7, #7]
 80119e6:	491c      	ldr	r1, [pc, #112]	@ (8011a58 <dns_call_found+0x178>)
 80119e8:	4613      	mov	r3, r2
 80119ea:	011b      	lsls	r3, r3, #4
 80119ec:	4413      	add	r3, r2
 80119ee:	011b      	lsls	r3, r3, #4
 80119f0:	440b      	add	r3, r1
 80119f2:	330f      	adds	r3, #15
 80119f4:	781b      	ldrb	r3, [r3, #0]
 80119f6:	2b03      	cmp	r3, #3
 80119f8:	d827      	bhi.n	8011a4a <dns_call_found+0x16a>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 80119fa:	79fa      	ldrb	r2, [r7, #7]
 80119fc:	4916      	ldr	r1, [pc, #88]	@ (8011a58 <dns_call_found+0x178>)
 80119fe:	4613      	mov	r3, r2
 8011a00:	011b      	lsls	r3, r3, #4
 8011a02:	4413      	add	r3, r2
 8011a04:	011b      	lsls	r3, r3, #4
 8011a06:	440b      	add	r3, r1
 8011a08:	330f      	adds	r3, #15
 8011a0a:	781b      	ldrb	r3, [r3, #0]
 8011a0c:	461a      	mov	r2, r3
 8011a0e:	4b13      	ldr	r3, [pc, #76]	@ (8011a5c <dns_call_found+0x17c>)
 8011a10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a14:	4618      	mov	r0, r3
 8011a16:	f009 fc13 	bl	801b240 <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8011a1a:	79fa      	ldrb	r2, [r7, #7]
 8011a1c:	490e      	ldr	r1, [pc, #56]	@ (8011a58 <dns_call_found+0x178>)
 8011a1e:	4613      	mov	r3, r2
 8011a20:	011b      	lsls	r3, r3, #4
 8011a22:	4413      	add	r3, r2
 8011a24:	011b      	lsls	r3, r3, #4
 8011a26:	440b      	add	r3, r1
 8011a28:	330f      	adds	r3, #15
 8011a2a:	781b      	ldrb	r3, [r3, #0]
 8011a2c:	4619      	mov	r1, r3
 8011a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8011a5c <dns_call_found+0x17c>)
 8011a30:	2200      	movs	r2, #0
 8011a32:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 8011a36:	79fa      	ldrb	r2, [r7, #7]
 8011a38:	4907      	ldr	r1, [pc, #28]	@ (8011a58 <dns_call_found+0x178>)
 8011a3a:	4613      	mov	r3, r2
 8011a3c:	011b      	lsls	r3, r3, #4
 8011a3e:	4413      	add	r3, r2
 8011a40:	011b      	lsls	r3, r3, #4
 8011a42:	440b      	add	r3, r1
 8011a44:	330f      	adds	r3, #15
 8011a46:	2204      	movs	r2, #4
 8011a48:	701a      	strb	r2, [r3, #0]
  }
#endif
}
 8011a4a:	bf00      	nop
 8011a4c:	3714      	adds	r7, #20
 8011a4e:	46bd      	mov	sp, r7
 8011a50:	bd90      	pop	{r4, r7, pc}
 8011a52:	bf00      	nop
 8011a54:	20064ae4 	.word	0x20064ae4
 8011a58:	200646a4 	.word	0x200646a4
 8011a5c:	20064690 	.word	0x20064690

08011a60 <dns_create_txid>:

/* Create a query transmission ID that is unique for all outstanding queries */
static u16_t
dns_create_txid(void)
{
 8011a60:	b580      	push	{r7, lr}
 8011a62:	b082      	sub	sp, #8
 8011a64:	af00      	add	r7, sp, #0
  u16_t txid;
  u8_t i;

again:
  txid = (u16_t)DNS_RAND_TXID();
 8011a66:	f00c fbcb 	bl	801e200 <rand>
 8011a6a:	4603      	mov	r3, r0
 8011a6c:	80bb      	strh	r3, [r7, #4]

  /* check whether the ID is unique */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8011a6e:	2300      	movs	r3, #0
 8011a70:	71fb      	strb	r3, [r7, #7]
 8011a72:	e01a      	b.n	8011aaa <dns_create_txid+0x4a>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8011a74:	79fa      	ldrb	r2, [r7, #7]
 8011a76:	4911      	ldr	r1, [pc, #68]	@ (8011abc <dns_create_txid+0x5c>)
 8011a78:	4613      	mov	r3, r2
 8011a7a:	011b      	lsls	r3, r3, #4
 8011a7c:	4413      	add	r3, r2
 8011a7e:	011b      	lsls	r3, r3, #4
 8011a80:	440b      	add	r3, r1
 8011a82:	330a      	adds	r3, #10
 8011a84:	781b      	ldrb	r3, [r3, #0]
 8011a86:	2b02      	cmp	r3, #2
 8011a88:	d10c      	bne.n	8011aa4 <dns_create_txid+0x44>
        (dns_table[i].txid == txid)) {
 8011a8a:	79fa      	ldrb	r2, [r7, #7]
 8011a8c:	490b      	ldr	r1, [pc, #44]	@ (8011abc <dns_create_txid+0x5c>)
 8011a8e:	4613      	mov	r3, r2
 8011a90:	011b      	lsls	r3, r3, #4
 8011a92:	4413      	add	r3, r2
 8011a94:	011b      	lsls	r3, r3, #4
 8011a96:	440b      	add	r3, r1
 8011a98:	3308      	adds	r3, #8
 8011a9a:	881b      	ldrh	r3, [r3, #0]
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8011a9c:	88ba      	ldrh	r2, [r7, #4]
 8011a9e:	429a      	cmp	r2, r3
 8011aa0:	d100      	bne.n	8011aa4 <dns_create_txid+0x44>
      /* ID already used by another pending query */
      goto again;
 8011aa2:	e7e0      	b.n	8011a66 <dns_create_txid+0x6>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8011aa4:	79fb      	ldrb	r3, [r7, #7]
 8011aa6:	3301      	adds	r3, #1
 8011aa8:	71fb      	strb	r3, [r7, #7]
 8011aaa:	79fb      	ldrb	r3, [r7, #7]
 8011aac:	2b03      	cmp	r3, #3
 8011aae:	d9e1      	bls.n	8011a74 <dns_create_txid+0x14>
    }
  }

  return txid;
 8011ab0:	88bb      	ldrh	r3, [r7, #4]
}
 8011ab2:	4618      	mov	r0, r3
 8011ab4:	3708      	adds	r7, #8
 8011ab6:	46bd      	mov	sp, r7
 8011ab8:	bd80      	pop	{r7, pc}
 8011aba:	bf00      	nop
 8011abc:	200646a4 	.word	0x200646a4

08011ac0 <dns_backupserver_available>:
/**
 * Check whether there are other backup DNS servers available to try
 */
static u8_t
dns_backupserver_available(struct dns_table_entry *pentry)
{
 8011ac0:	b480      	push	{r7}
 8011ac2:	b085      	sub	sp, #20
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	6078      	str	r0, [r7, #4]
  u8_t ret = 0;
 8011ac8:	2300      	movs	r3, #0
 8011aca:	73fb      	strb	r3, [r7, #15]

  if (pentry) {
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	2b00      	cmp	r3, #0
 8011ad0:	d00d      	beq.n	8011aee <dns_backupserver_available+0x2e>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	7adb      	ldrb	r3, [r3, #11]
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d109      	bne.n	8011aee <dns_backupserver_available+0x2e>
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	7adb      	ldrb	r3, [r3, #11]
 8011ade:	3301      	adds	r3, #1
 8011ae0:	4a06      	ldr	r2, [pc, #24]	@ (8011afc <dns_backupserver_available+0x3c>)
 8011ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d001      	beq.n	8011aee <dns_backupserver_available+0x2e>
      ret = 1;
 8011aea:	2301      	movs	r3, #1
 8011aec:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8011aee:	7bfb      	ldrb	r3, [r7, #15]
}
 8011af0:	4618      	mov	r0, r3
 8011af2:	3714      	adds	r7, #20
 8011af4:	46bd      	mov	sp, r7
 8011af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011afa:	4770      	bx	lr
 8011afc:	20064b14 	.word	0x20064b14

08011b00 <dns_check_entry>:
 *
 * @param i index of the dns_table entry to check
 */
static void
dns_check_entry(u8_t i)
{
 8011b00:	b580      	push	{r7, lr}
 8011b02:	b084      	sub	sp, #16
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	4603      	mov	r3, r0
 8011b08:	71fb      	strb	r3, [r7, #7]
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];
 8011b0a:	79fa      	ldrb	r2, [r7, #7]
 8011b0c:	4613      	mov	r3, r2
 8011b0e:	011b      	lsls	r3, r3, #4
 8011b10:	4413      	add	r3, r2
 8011b12:	011b      	lsls	r3, r3, #4
 8011b14:	4a48      	ldr	r2, [pc, #288]	@ (8011c38 <dns_check_entry+0x138>)
 8011b16:	4413      	add	r3, r2
 8011b18:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8011b1a:	79fb      	ldrb	r3, [r7, #7]
 8011b1c:	2b03      	cmp	r3, #3
 8011b1e:	d906      	bls.n	8011b2e <dns_check_entry+0x2e>
 8011b20:	4b46      	ldr	r3, [pc, #280]	@ (8011c3c <dns_check_entry+0x13c>)
 8011b22:	f240 421c 	movw	r2, #1052	@ 0x41c
 8011b26:	4946      	ldr	r1, [pc, #280]	@ (8011c40 <dns_check_entry+0x140>)
 8011b28:	4846      	ldr	r0, [pc, #280]	@ (8011c44 <dns_check_entry+0x144>)
 8011b2a:	f00d fb1f 	bl	801f16c <iprintf>

  switch (entry->state) {
 8011b2e:	68fb      	ldr	r3, [r7, #12]
 8011b30:	7a9b      	ldrb	r3, [r3, #10]
 8011b32:	2b03      	cmp	r3, #3
 8011b34:	d86f      	bhi.n	8011c16 <dns_check_entry+0x116>
 8011b36:	a201      	add	r2, pc, #4	@ (adr r2, 8011b3c <dns_check_entry+0x3c>)
 8011b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b3c:	08011c27 	.word	0x08011c27
 8011b40:	08011b4d 	.word	0x08011b4d
 8011b44:	08011b7f 	.word	0x08011b7f
 8011b48:	08011bf5 	.word	0x08011bf5
    case DNS_STATE_NEW:
      /* initialize new entry */
      entry->txid = dns_create_txid();
 8011b4c:	f7ff ff88 	bl	8011a60 <dns_create_txid>
 8011b50:	4603      	mov	r3, r0
 8011b52:	461a      	mov	r2, r3
 8011b54:	68fb      	ldr	r3, [r7, #12]
 8011b56:	811a      	strh	r2, [r3, #8]
      entry->state = DNS_STATE_ASKING;
 8011b58:	68fb      	ldr	r3, [r7, #12]
 8011b5a:	2202      	movs	r2, #2
 8011b5c:	729a      	strb	r2, [r3, #10]
      entry->server_idx = 0;
 8011b5e:	68fb      	ldr	r3, [r7, #12]
 8011b60:	2200      	movs	r2, #0
 8011b62:	72da      	strb	r2, [r3, #11]
      entry->tmr = 1;
 8011b64:	68fb      	ldr	r3, [r7, #12]
 8011b66:	2201      	movs	r2, #1
 8011b68:	731a      	strb	r2, [r3, #12]
      entry->retries = 0;
 8011b6a:	68fb      	ldr	r3, [r7, #12]
 8011b6c:	2200      	movs	r2, #0
 8011b6e:	735a      	strb	r2, [r3, #13]

      /* send DNS packet for this entry */
      err = dns_send(i);
 8011b70:	79fb      	ldrb	r3, [r7, #7]
 8011b72:	4618      	mov	r0, r3
 8011b74:	f7ff fd36 	bl	80115e4 <dns_send>
 8011b78:	4603      	mov	r3, r0
 8011b7a:	72fb      	strb	r3, [r7, #11]
      if (err != ERR_OK) {
        LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                    ("dns_send returned error: %s\n", lwip_strerr(err)));
      }
      break;
 8011b7c:	e058      	b.n	8011c30 <dns_check_entry+0x130>
    case DNS_STATE_ASKING:
      if (--entry->tmr == 0) {
 8011b7e:	68fb      	ldr	r3, [r7, #12]
 8011b80:	7b1b      	ldrb	r3, [r3, #12]
 8011b82:	3b01      	subs	r3, #1
 8011b84:	b2da      	uxtb	r2, r3
 8011b86:	68fb      	ldr	r3, [r7, #12]
 8011b88:	731a      	strb	r2, [r3, #12]
 8011b8a:	68fb      	ldr	r3, [r7, #12]
 8011b8c:	7b1b      	ldrb	r3, [r3, #12]
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	d14b      	bne.n	8011c2a <dns_check_entry+0x12a>
        if (++entry->retries == DNS_MAX_RETRIES) {
 8011b92:	68fb      	ldr	r3, [r7, #12]
 8011b94:	7b5b      	ldrb	r3, [r3, #13]
 8011b96:	3301      	adds	r3, #1
 8011b98:	b2da      	uxtb	r2, r3
 8011b9a:	68fb      	ldr	r3, [r7, #12]
 8011b9c:	735a      	strb	r2, [r3, #13]
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	7b5b      	ldrb	r3, [r3, #13]
 8011ba2:	2b04      	cmp	r3, #4
 8011ba4:	d11b      	bne.n	8011bde <dns_check_entry+0xde>
          if (dns_backupserver_available(entry)
 8011ba6:	68f8      	ldr	r0, [r7, #12]
 8011ba8:	f7ff ff8a 	bl	8011ac0 <dns_backupserver_available>
 8011bac:	4603      	mov	r3, r0
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d00c      	beq.n	8011bcc <dns_check_entry+0xcc>
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
              && !entry->is_mdns
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
             ) {
            /* change of server */
            entry->server_idx++;
 8011bb2:	68fb      	ldr	r3, [r7, #12]
 8011bb4:	7adb      	ldrb	r3, [r3, #11]
 8011bb6:	3301      	adds	r3, #1
 8011bb8:	b2da      	uxtb	r2, r3
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	72da      	strb	r2, [r3, #11]
            entry->tmr = 1;
 8011bbe:	68fb      	ldr	r3, [r7, #12]
 8011bc0:	2201      	movs	r2, #1
 8011bc2:	731a      	strb	r2, [r3, #12]
            entry->retries = 0;
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	2200      	movs	r2, #0
 8011bc8:	735a      	strb	r2, [r3, #13]
 8011bca:	e00c      	b.n	8011be6 <dns_check_entry+0xe6>
          } else {
            LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": timeout\n", entry->name));
            /* call specified callback function if provided */
            dns_call_found(i, NULL);
 8011bcc:	79fb      	ldrb	r3, [r7, #7]
 8011bce:	2100      	movs	r1, #0
 8011bd0:	4618      	mov	r0, r3
 8011bd2:	f7ff fe85 	bl	80118e0 <dns_call_found>
            /* flush this entry */
            entry->state = DNS_STATE_UNUSED;
 8011bd6:	68fb      	ldr	r3, [r7, #12]
 8011bd8:	2200      	movs	r2, #0
 8011bda:	729a      	strb	r2, [r3, #10]
            break;
 8011bdc:	e028      	b.n	8011c30 <dns_check_entry+0x130>
          }
        } else {
          /* wait longer for the next retry */
          entry->tmr = entry->retries;
 8011bde:	68fb      	ldr	r3, [r7, #12]
 8011be0:	7b5a      	ldrb	r2, [r3, #13]
 8011be2:	68fb      	ldr	r3, [r7, #12]
 8011be4:	731a      	strb	r2, [r3, #12]
        }

        /* send DNS packet for this entry */
        err = dns_send(i);
 8011be6:	79fb      	ldrb	r3, [r7, #7]
 8011be8:	4618      	mov	r0, r3
 8011bea:	f7ff fcfb 	bl	80115e4 <dns_send>
 8011bee:	4603      	mov	r3, r0
 8011bf0:	72fb      	strb	r3, [r7, #11]
        if (err != ERR_OK) {
          LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                      ("dns_send returned error: %s\n", lwip_strerr(err)));
        }
      }
      break;
 8011bf2:	e01a      	b.n	8011c2a <dns_check_entry+0x12a>
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 8011bf4:	68fb      	ldr	r3, [r7, #12]
 8011bf6:	681b      	ldr	r3, [r3, #0]
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d008      	beq.n	8011c0e <dns_check_entry+0x10e>
 8011bfc:	68fb      	ldr	r3, [r7, #12]
 8011bfe:	681b      	ldr	r3, [r3, #0]
 8011c00:	1e5a      	subs	r2, r3, #1
 8011c02:	68fb      	ldr	r3, [r7, #12]
 8011c04:	601a      	str	r2, [r3, #0]
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	681b      	ldr	r3, [r3, #0]
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d10f      	bne.n	8011c2e <dns_check_entry+0x12e>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 8011c0e:	68fb      	ldr	r3, [r7, #12]
 8011c10:	2200      	movs	r2, #0
 8011c12:	729a      	strb	r2, [r3, #10]
      }
      break;
 8011c14:	e00b      	b.n	8011c2e <dns_check_entry+0x12e>
    case DNS_STATE_UNUSED:
      /* nothing to do */
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 8011c16:	4b09      	ldr	r3, [pc, #36]	@ (8011c3c <dns_check_entry+0x13c>)
 8011c18:	f240 425b 	movw	r2, #1115	@ 0x45b
 8011c1c:	490a      	ldr	r1, [pc, #40]	@ (8011c48 <dns_check_entry+0x148>)
 8011c1e:	4809      	ldr	r0, [pc, #36]	@ (8011c44 <dns_check_entry+0x144>)
 8011c20:	f00d faa4 	bl	801f16c <iprintf>
      break;
 8011c24:	e004      	b.n	8011c30 <dns_check_entry+0x130>
      break;
 8011c26:	bf00      	nop
 8011c28:	e002      	b.n	8011c30 <dns_check_entry+0x130>
      break;
 8011c2a:	bf00      	nop
 8011c2c:	e000      	b.n	8011c30 <dns_check_entry+0x130>
      break;
 8011c2e:	bf00      	nop
  }
}
 8011c30:	bf00      	nop
 8011c32:	3710      	adds	r7, #16
 8011c34:	46bd      	mov	sp, r7
 8011c36:	bd80      	pop	{r7, pc}
 8011c38:	200646a4 	.word	0x200646a4
 8011c3c:	08024a94 	.word	0x08024a94
 8011c40:	08024b04 	.word	0x08024b04
 8011c44:	08024adc 	.word	0x08024adc
 8011c48:	08024b20 	.word	0x08024b20

08011c4c <dns_check_entries>:
/**
 * Call dns_check_entry for each entry in dns_table - check all entries.
 */
static void
dns_check_entries(void)
{
 8011c4c:	b580      	push	{r7, lr}
 8011c4e:	b082      	sub	sp, #8
 8011c50:	af00      	add	r7, sp, #0
  u8_t i;

  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8011c52:	2300      	movs	r3, #0
 8011c54:	71fb      	strb	r3, [r7, #7]
 8011c56:	e006      	b.n	8011c66 <dns_check_entries+0x1a>
    dns_check_entry(i);
 8011c58:	79fb      	ldrb	r3, [r7, #7]
 8011c5a:	4618      	mov	r0, r3
 8011c5c:	f7ff ff50 	bl	8011b00 <dns_check_entry>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8011c60:	79fb      	ldrb	r3, [r7, #7]
 8011c62:	3301      	adds	r3, #1
 8011c64:	71fb      	strb	r3, [r7, #7]
 8011c66:	79fb      	ldrb	r3, [r7, #7]
 8011c68:	2b03      	cmp	r3, #3
 8011c6a:	d9f5      	bls.n	8011c58 <dns_check_entries+0xc>
  }
}
 8011c6c:	bf00      	nop
 8011c6e:	bf00      	nop
 8011c70:	3708      	adds	r7, #8
 8011c72:	46bd      	mov	sp, r7
 8011c74:	bd80      	pop	{r7, pc}
	...

08011c78 <dns_correct_response>:
/**
 * Save TTL and call dns_call_found for correct response.
 */
static void
dns_correct_response(u8_t idx, u32_t ttl)
{
 8011c78:	b580      	push	{r7, lr}
 8011c7a:	b084      	sub	sp, #16
 8011c7c:	af00      	add	r7, sp, #0
 8011c7e:	4603      	mov	r3, r0
 8011c80:	6039      	str	r1, [r7, #0]
 8011c82:	71fb      	strb	r3, [r7, #7]
  struct dns_table_entry *entry = &dns_table[idx];
 8011c84:	79fa      	ldrb	r2, [r7, #7]
 8011c86:	4613      	mov	r3, r2
 8011c88:	011b      	lsls	r3, r3, #4
 8011c8a:	4413      	add	r3, r2
 8011c8c:	011b      	lsls	r3, r3, #4
 8011c8e:	4a13      	ldr	r2, [pc, #76]	@ (8011cdc <dns_correct_response+0x64>)
 8011c90:	4413      	add	r3, r2
 8011c92:	60fb      	str	r3, [r7, #12]

  entry->state = DNS_STATE_DONE;
 8011c94:	68fb      	ldr	r3, [r7, #12]
 8011c96:	2203      	movs	r2, #3
 8011c98:	729a      	strb	r2, [r3, #10]
  LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response = ", entry->name));
  ip_addr_debug_print_val(DNS_DEBUG, entry->ipaddr);
  LWIP_DEBUGF(DNS_DEBUG, ("\n"));

  /* read the answer resource record's TTL, and maximize it if needed */
  entry->ttl = ttl;
 8011c9a:	68fb      	ldr	r3, [r7, #12]
 8011c9c:	683a      	ldr	r2, [r7, #0]
 8011c9e:	601a      	str	r2, [r3, #0]
  if (entry->ttl > DNS_MAX_TTL) {
 8011ca0:	68fb      	ldr	r3, [r7, #12]
 8011ca2:	681b      	ldr	r3, [r3, #0]
 8011ca4:	4a0e      	ldr	r2, [pc, #56]	@ (8011ce0 <dns_correct_response+0x68>)
 8011ca6:	4293      	cmp	r3, r2
 8011ca8:	d902      	bls.n	8011cb0 <dns_correct_response+0x38>
    entry->ttl = DNS_MAX_TTL;
 8011caa:	68fb      	ldr	r3, [r7, #12]
 8011cac:	4a0c      	ldr	r2, [pc, #48]	@ (8011ce0 <dns_correct_response+0x68>)
 8011cae:	601a      	str	r2, [r3, #0]
  }
  dns_call_found(idx, &entry->ipaddr);
 8011cb0:	68fb      	ldr	r3, [r7, #12]
 8011cb2:	1d1a      	adds	r2, r3, #4
 8011cb4:	79fb      	ldrb	r3, [r7, #7]
 8011cb6:	4611      	mov	r1, r2
 8011cb8:	4618      	mov	r0, r3
 8011cba:	f7ff fe11 	bl	80118e0 <dns_call_found>

  if (entry->ttl == 0) {
 8011cbe:	68fb      	ldr	r3, [r7, #12]
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d106      	bne.n	8011cd4 <dns_correct_response+0x5c>
    /* RFC 883, page 29: "Zero values are
       interpreted to mean that the RR can only be used for the
       transaction in progress, and should not be cached."
       -> flush this entry now */
    /* entry reused during callback? */
    if (entry->state == DNS_STATE_DONE) {
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	7a9b      	ldrb	r3, [r3, #10]
 8011cca:	2b03      	cmp	r3, #3
 8011ccc:	d102      	bne.n	8011cd4 <dns_correct_response+0x5c>
      entry->state = DNS_STATE_UNUSED;
 8011cce:	68fb      	ldr	r3, [r7, #12]
 8011cd0:	2200      	movs	r2, #0
 8011cd2:	729a      	strb	r2, [r3, #10]
    }
  }
}
 8011cd4:	bf00      	nop
 8011cd6:	3710      	adds	r7, #16
 8011cd8:	46bd      	mov	sp, r7
 8011cda:	bd80      	pop	{r7, pc}
 8011cdc:	200646a4 	.word	0x200646a4
 8011ce0:	00093a80 	.word	0x00093a80

08011ce4 <dns_recv>:
/**
 * Receive input function for DNS response packets arriving for the dns UDP pcb.
 */
static void
dns_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8011ce4:	b590      	push	{r4, r7, lr}
 8011ce6:	b091      	sub	sp, #68	@ 0x44
 8011ce8:	af00      	add	r7, sp, #0
 8011cea:	60f8      	str	r0, [r7, #12]
 8011cec:	60b9      	str	r1, [r7, #8]
 8011cee:	607a      	str	r2, [r7, #4]
 8011cf0:	603b      	str	r3, [r7, #0]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(port);

  /* is the dns message big enough ? */
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	891b      	ldrh	r3, [r3, #8]
 8011cf6:	2b0f      	cmp	r3, #15
 8011cf8:	f240 811e 	bls.w	8011f38 <dns_recv+0x254>
    /* free pbuf and return */
    goto ignore_packet;
  }

  /* copy dns payload inside static buffer for processing */
  if (pbuf_copy_partial(p, &hdr, SIZEOF_DNS_HDR, 0) == SIZEOF_DNS_HDR) {
 8011cfc:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8011d00:	2300      	movs	r3, #0
 8011d02:	220c      	movs	r2, #12
 8011d04:	6878      	ldr	r0, [r7, #4]
 8011d06:	f002 f893 	bl	8013e30 <pbuf_copy_partial>
 8011d0a:	4603      	mov	r3, r0
 8011d0c:	2b0c      	cmp	r3, #12
 8011d0e:	f040 8115 	bne.w	8011f3c <dns_recv+0x258>
    /* Match the ID in the DNS header with the name table. */
    txid = lwip_htons(hdr.id);
 8011d12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011d14:	4618      	mov	r0, r3
 8011d16:	f7ff faab 	bl	8011270 <lwip_htons>
 8011d1a:	4603      	mov	r3, r0
 8011d1c:	873b      	strh	r3, [r7, #56]	@ 0x38
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8011d1e:	2300      	movs	r3, #0
 8011d20:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8011d24:	e102      	b.n	8011f2c <dns_recv+0x248>
      struct dns_table_entry *entry = &dns_table[i];
 8011d26:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8011d2a:	4613      	mov	r3, r2
 8011d2c:	011b      	lsls	r3, r3, #4
 8011d2e:	4413      	add	r3, r2
 8011d30:	011b      	lsls	r3, r3, #4
 8011d32:	4a92      	ldr	r2, [pc, #584]	@ (8011f7c <dns_recv+0x298>)
 8011d34:	4413      	add	r3, r2
 8011d36:	637b      	str	r3, [r7, #52]	@ 0x34
      if ((entry->state == DNS_STATE_ASKING) &&
 8011d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d3a:	7a9b      	ldrb	r3, [r3, #10]
 8011d3c:	2b02      	cmp	r3, #2
 8011d3e:	f040 80f0 	bne.w	8011f22 <dns_recv+0x23e>
          (entry->txid == txid)) {
 8011d42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d44:	891b      	ldrh	r3, [r3, #8]
      if ((entry->state == DNS_STATE_ASKING) &&
 8011d46:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8011d48:	429a      	cmp	r2, r3
 8011d4a:	f040 80ea 	bne.w	8011f22 <dns_recv+0x23e>

        /* We only care about the question(s) and the answers. The authrr
           and the extrarr are simply discarded. */
        nquestions = lwip_htons(hdr.numquestions);
 8011d4e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011d50:	4618      	mov	r0, r3
 8011d52:	f7ff fa8d 	bl	8011270 <lwip_htons>
 8011d56:	4603      	mov	r3, r0
 8011d58:	867b      	strh	r3, [r7, #50]	@ 0x32
        nanswers   = lwip_htons(hdr.numanswers);
 8011d5a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011d5c:	4618      	mov	r0, r3
 8011d5e:	f7ff fa87 	bl	8011270 <lwip_htons>
 8011d62:	4603      	mov	r3, r0
 8011d64:	877b      	strh	r3, [r7, #58]	@ 0x3a

        /* Check for correct response. */
        if ((hdr.flags1 & DNS_FLAG1_RESPONSE) == 0) {
 8011d66:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011d6a:	b25b      	sxtb	r3, r3
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	f280 80e7 	bge.w	8011f40 <dns_recv+0x25c>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": not a response\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }
        if (nquestions != 1) {
 8011d72:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8011d74:	2b01      	cmp	r3, #1
 8011d76:	f040 80e5 	bne.w	8011f44 <dns_recv+0x260>
        if (!entry->is_mdns)
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
        {
          /* Check whether response comes from the same network address to which the
             question was sent. (RFC 5452) */
          if (!ip_addr_cmp(addr, &dns_servers[entry->server_idx])) {
 8011d7a:	683b      	ldr	r3, [r7, #0]
 8011d7c:	681a      	ldr	r2, [r3, #0]
 8011d7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d80:	7adb      	ldrb	r3, [r3, #11]
 8011d82:	4619      	mov	r1, r3
 8011d84:	4b7e      	ldr	r3, [pc, #504]	@ (8011f80 <dns_recv+0x29c>)
 8011d86:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011d8a:	429a      	cmp	r2, r3
 8011d8c:	f040 80dc 	bne.w	8011f48 <dns_recv+0x264>
          }
        }

        /* Check if the name in the "question" part match with the name in the entry and
           skip it if equal. */
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 8011d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d92:	3310      	adds	r3, #16
 8011d94:	220c      	movs	r2, #12
 8011d96:	6879      	ldr	r1, [r7, #4]
 8011d98:	4618      	mov	r0, r3
 8011d9a:	f7ff fb47 	bl	801142c <dns_compare_name>
 8011d9e:	4603      	mov	r3, r0
 8011da0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
        if (res_idx == 0xFFFF) {
 8011da2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011da4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011da8:	4293      	cmp	r3, r2
 8011daa:	f000 80cf 	beq.w	8011f4c <dns_recv+0x268>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response not match to query\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }

        /* check if "question" part matches the request */
        if (pbuf_copy_partial(p, &qry, SIZEOF_DNS_QUERY, res_idx) != SIZEOF_DNS_QUERY) {
 8011dae:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011db0:	f107 0114 	add.w	r1, r7, #20
 8011db4:	2204      	movs	r2, #4
 8011db6:	6878      	ldr	r0, [r7, #4]
 8011db8:	f002 f83a 	bl	8013e30 <pbuf_copy_partial>
 8011dbc:	4603      	mov	r3, r0
 8011dbe:	2b04      	cmp	r3, #4
 8011dc0:	f040 80c6 	bne.w	8011f50 <dns_recv+0x26c>
          goto ignore_packet; /* ignore this packet */
        }
        if ((qry.cls != PP_HTONS(DNS_RRCLASS_IN)) ||
 8011dc4:	8afb      	ldrh	r3, [r7, #22]
 8011dc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011dca:	f040 80c3 	bne.w	8011f54 <dns_recv+0x270>
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
            (!LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_A)))) {
 8011dce:	8abb      	ldrh	r3, [r7, #20]
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
 8011dd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011dd4:	f040 80be 	bne.w	8011f54 <dns_recv+0x270>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response not match to query\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }
        /* skip the rest of the "question" part */
        if (res_idx + SIZEOF_DNS_QUERY > 0xFFFF) {
 8011dd8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011dda:	f64f 72fb 	movw	r2, #65531	@ 0xfffb
 8011dde:	4293      	cmp	r3, r2
 8011de0:	f200 80ba 	bhi.w	8011f58 <dns_recv+0x274>
          goto ignore_packet;
        }
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 8011de4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011de6:	3304      	adds	r3, #4
 8011de8:	87bb      	strh	r3, [r7, #60]	@ 0x3c

        /* Check for error. If so, call callback to inform. */
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 8011dea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011dee:	f003 030f 	and.w	r3, r3, #15
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d078      	beq.n	8011ee8 <dns_recv+0x204>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": error in flags\n", entry->name));

          /* if there is another backup DNS server to try
           * then don't stop the DNS request
           */
          if (dns_backupserver_available(entry)) {
 8011df6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8011df8:	f7ff fe62 	bl	8011ac0 <dns_backupserver_available>
 8011dfc:	4603      	mov	r3, r0
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	d07a      	beq.n	8011ef8 <dns_recv+0x214>
            /* avoid retrying the same server */
            entry->retries = DNS_MAX_RETRIES-1;
 8011e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e04:	2203      	movs	r2, #3
 8011e06:	735a      	strb	r2, [r3, #13]
            entry->tmr     = 1;
 8011e08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e0a:	2201      	movs	r2, #1
 8011e0c:	731a      	strb	r2, [r3, #12]

            /* contact next available server for this entry */
            dns_check_entry(i);
 8011e0e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011e12:	4618      	mov	r0, r3
 8011e14:	f7ff fe74 	bl	8011b00 <dns_check_entry>

            goto ignore_packet;
 8011e18:	e0a9      	b.n	8011f6e <dns_recv+0x28a>
          }
        } else {
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
            /* skip answer resource record's host name */
            res_idx = dns_skip_name(p, res_idx);
 8011e1a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011e1c:	4619      	mov	r1, r3
 8011e1e:	6878      	ldr	r0, [r7, #4]
 8011e20:	f7ff fb92 	bl	8011548 <dns_skip_name>
 8011e24:	4603      	mov	r3, r0
 8011e26:	87bb      	strh	r3, [r7, #60]	@ 0x3c
            if (res_idx == 0xFFFF) {
 8011e28:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011e2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011e2e:	4293      	cmp	r3, r2
 8011e30:	f000 8094 	beq.w	8011f5c <dns_recv+0x278>
              goto ignore_packet; /* ignore this packet */
            }

            /* Check for IP address type and Internet class. Others are discarded. */
            if (pbuf_copy_partial(p, &ans, SIZEOF_DNS_ANSWER, res_idx) != SIZEOF_DNS_ANSWER) {
 8011e34:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011e36:	f107 0118 	add.w	r1, r7, #24
 8011e3a:	220a      	movs	r2, #10
 8011e3c:	6878      	ldr	r0, [r7, #4]
 8011e3e:	f001 fff7 	bl	8013e30 <pbuf_copy_partial>
 8011e42:	4603      	mov	r3, r0
 8011e44:	2b0a      	cmp	r3, #10
 8011e46:	f040 808b 	bne.w	8011f60 <dns_recv+0x27c>
              goto ignore_packet; /* ignore this packet */
            }
            if (res_idx + SIZEOF_DNS_ANSWER > 0xFFFF) {
 8011e4a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011e4c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8011e50:	4293      	cmp	r3, r2
 8011e52:	f200 8087 	bhi.w	8011f64 <dns_recv+0x280>
              goto ignore_packet;
            }
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 8011e56:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011e58:	330a      	adds	r3, #10
 8011e5a:	87bb      	strh	r3, [r7, #60]	@ 0x3c

            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 8011e5c:	8b7b      	ldrh	r3, [r7, #26]
 8011e5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011e62:	d12b      	bne.n	8011ebc <dns_recv+0x1d8>
#if LWIP_IPV4
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 8011e64:	8b3b      	ldrh	r3, [r7, #24]
 8011e66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011e6a:	d127      	bne.n	8011ebc <dns_recv+0x1d8>
 8011e6c:	8c3b      	ldrh	r3, [r7, #32]
 8011e6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011e72:	d123      	bne.n	8011ebc <dns_recv+0x1d8>
                if (!LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
                {
                  ip4_addr_t ip4addr;
                  /* read the IP address after answer resource record's header */
                  if (pbuf_copy_partial(p, &ip4addr, sizeof(ip4_addr_t), res_idx) != sizeof(ip4_addr_t)) {
 8011e74:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011e76:	f107 0110 	add.w	r1, r7, #16
 8011e7a:	2204      	movs	r2, #4
 8011e7c:	6878      	ldr	r0, [r7, #4]
 8011e7e:	f001 ffd7 	bl	8013e30 <pbuf_copy_partial>
 8011e82:	4603      	mov	r3, r0
 8011e84:	2b04      	cmp	r3, #4
 8011e86:	d16f      	bne.n	8011f68 <dns_recv+0x284>
                    goto ignore_packet; /* ignore this packet */
                  }
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 8011e88:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8011e8c:	6939      	ldr	r1, [r7, #16]
 8011e8e:	483b      	ldr	r0, [pc, #236]	@ (8011f7c <dns_recv+0x298>)
 8011e90:	4613      	mov	r3, r2
 8011e92:	011b      	lsls	r3, r3, #4
 8011e94:	4413      	add	r3, r2
 8011e96:	011b      	lsls	r3, r3, #4
 8011e98:	4403      	add	r3, r0
 8011e9a:	3304      	adds	r3, #4
 8011e9c:	6019      	str	r1, [r3, #0]
                  pbuf_free(p);
 8011e9e:	6878      	ldr	r0, [r7, #4]
 8011ea0:	f001 fdc0 	bl	8013a24 <pbuf_free>
                  /* handle correct response */
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 8011ea4:	69fb      	ldr	r3, [r7, #28]
 8011ea6:	4618      	mov	r0, r3
 8011ea8:	f7ff f9f8 	bl	801129c <lwip_htonl>
 8011eac:	4602      	mov	r2, r0
 8011eae:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011eb2:	4611      	mov	r1, r2
 8011eb4:	4618      	mov	r0, r3
 8011eb6:	f7ff fedf 	bl	8011c78 <dns_correct_response>
 8011eba:	e05c      	b.n	8011f76 <dns_recv+0x292>
                }
              }
#endif /* LWIP_IPV6 */
            }
            /* skip this answer */
            if ((int)(res_idx + lwip_htons(ans.len)) > 0xFFFF) {
 8011ebc:	8fbc      	ldrh	r4, [r7, #60]	@ 0x3c
 8011ebe:	8c3b      	ldrh	r3, [r7, #32]
 8011ec0:	4618      	mov	r0, r3
 8011ec2:	f7ff f9d5 	bl	8011270 <lwip_htons>
 8011ec6:	4603      	mov	r3, r0
 8011ec8:	4423      	add	r3, r4
 8011eca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011ece:	da4d      	bge.n	8011f6c <dns_recv+0x288>
              goto ignore_packet; /* ignore this packet */
            }
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8011ed0:	8c3b      	ldrh	r3, [r7, #32]
 8011ed2:	4618      	mov	r0, r3
 8011ed4:	f7ff f9cc 	bl	8011270 <lwip_htons>
 8011ed8:	4603      	mov	r3, r0
 8011eda:	461a      	mov	r2, r3
 8011edc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011ede:	4413      	add	r3, r2
 8011ee0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
            --nanswers;
 8011ee2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8011ee4:	3b01      	subs	r3, #1
 8011ee6:	877b      	strh	r3, [r7, #58]	@ 0x3a
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
 8011ee8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8011eea:	2b00      	cmp	r3, #0
 8011eec:	d004      	beq.n	8011ef8 <dns_recv+0x214>
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	891b      	ldrh	r3, [r3, #8]
 8011ef2:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8011ef4:	429a      	cmp	r2, r3
 8011ef6:	d390      	bcc.n	8011e1a <dns_recv+0x136>
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": error in response\n", entry->name));
        }
        /* call callback to indicate error, clean up memory and return */
        pbuf_free(p);
 8011ef8:	6878      	ldr	r0, [r7, #4]
 8011efa:	f001 fd93 	bl	8013a24 <pbuf_free>
        dns_call_found(i, NULL);
 8011efe:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011f02:	2100      	movs	r1, #0
 8011f04:	4618      	mov	r0, r3
 8011f06:	f7ff fceb 	bl	80118e0 <dns_call_found>
        dns_table[i].state = DNS_STATE_UNUSED;
 8011f0a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8011f0e:	491b      	ldr	r1, [pc, #108]	@ (8011f7c <dns_recv+0x298>)
 8011f10:	4613      	mov	r3, r2
 8011f12:	011b      	lsls	r3, r3, #4
 8011f14:	4413      	add	r3, r2
 8011f16:	011b      	lsls	r3, r3, #4
 8011f18:	440b      	add	r3, r1
 8011f1a:	330a      	adds	r3, #10
 8011f1c:	2200      	movs	r2, #0
 8011f1e:	701a      	strb	r2, [r3, #0]
        return;
 8011f20:	e029      	b.n	8011f76 <dns_recv+0x292>
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8011f22:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011f26:	3301      	adds	r3, #1
 8011f28:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8011f2c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011f30:	2b03      	cmp	r3, #3
 8011f32:	f67f aef8 	bls.w	8011d26 <dns_recv+0x42>
      }
    }
  }

ignore_packet:
 8011f36:	e001      	b.n	8011f3c <dns_recv+0x258>
    goto ignore_packet;
 8011f38:	bf00      	nop
 8011f3a:	e018      	b.n	8011f6e <dns_recv+0x28a>
ignore_packet:
 8011f3c:	bf00      	nop
 8011f3e:	e016      	b.n	8011f6e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 8011f40:	bf00      	nop
 8011f42:	e014      	b.n	8011f6e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 8011f44:	bf00      	nop
 8011f46:	e012      	b.n	8011f6e <dns_recv+0x28a>
            goto ignore_packet; /* ignore this packet */
 8011f48:	bf00      	nop
 8011f4a:	e010      	b.n	8011f6e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 8011f4c:	bf00      	nop
 8011f4e:	e00e      	b.n	8011f6e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 8011f50:	bf00      	nop
 8011f52:	e00c      	b.n	8011f6e <dns_recv+0x28a>
          goto ignore_packet; /* ignore this packet */
 8011f54:	bf00      	nop
 8011f56:	e00a      	b.n	8011f6e <dns_recv+0x28a>
          goto ignore_packet;
 8011f58:	bf00      	nop
 8011f5a:	e008      	b.n	8011f6e <dns_recv+0x28a>
              goto ignore_packet; /* ignore this packet */
 8011f5c:	bf00      	nop
 8011f5e:	e006      	b.n	8011f6e <dns_recv+0x28a>
              goto ignore_packet; /* ignore this packet */
 8011f60:	bf00      	nop
 8011f62:	e004      	b.n	8011f6e <dns_recv+0x28a>
              goto ignore_packet;
 8011f64:	bf00      	nop
 8011f66:	e002      	b.n	8011f6e <dns_recv+0x28a>
                    goto ignore_packet; /* ignore this packet */
 8011f68:	bf00      	nop
 8011f6a:	e000      	b.n	8011f6e <dns_recv+0x28a>
              goto ignore_packet; /* ignore this packet */
 8011f6c:	bf00      	nop
  /* deallocate memory and return */
  pbuf_free(p);
 8011f6e:	6878      	ldr	r0, [r7, #4]
 8011f70:	f001 fd58 	bl	8013a24 <pbuf_free>
  return;
 8011f74:	bf00      	nop
}
 8011f76:	3744      	adds	r7, #68	@ 0x44
 8011f78:	46bd      	mov	sp, r7
 8011f7a:	bd90      	pop	{r4, r7, pc}
 8011f7c:	200646a4 	.word	0x200646a4
 8011f80:	20064b14 	.word	0x20064b14

08011f84 <dns_enqueue>:
 * @return err_t return code.
 */
static err_t
dns_enqueue(const char *name, size_t hostnamelen, dns_found_callback found,
            void *callback_arg LWIP_DNS_ADDRTYPE_ARG(u8_t dns_addrtype) LWIP_DNS_ISMDNS_ARG(u8_t is_mdns))
{
 8011f84:	b580      	push	{r7, lr}
 8011f86:	b08a      	sub	sp, #40	@ 0x28
 8011f88:	af00      	add	r7, sp, #0
 8011f8a:	60f8      	str	r0, [r7, #12]
 8011f8c:	60b9      	str	r1, [r7, #8]
 8011f8e:	607a      	str	r2, [r7, #4]
 8011f90:	603b      	str	r3, [r7, #0]
  u8_t i;
  u8_t lseq, lseqi;
  struct dns_table_entry *entry = NULL;
 8011f92:	2300      	movs	r3, #0
 8011f94:	623b      	str	r3, [r7, #32]
  struct dns_req_entry *req;

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  u8_t r;
  /* check for duplicate entries */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8011f96:	2300      	movs	r3, #0
 8011f98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011f9c:	e056      	b.n	801204c <dns_enqueue+0xc8>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8011f9e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8011fa2:	4990      	ldr	r1, [pc, #576]	@ (80121e4 <dns_enqueue+0x260>)
 8011fa4:	4613      	mov	r3, r2
 8011fa6:	011b      	lsls	r3, r3, #4
 8011fa8:	4413      	add	r3, r2
 8011faa:	011b      	lsls	r3, r3, #4
 8011fac:	440b      	add	r3, r1
 8011fae:	330a      	adds	r3, #10
 8011fb0:	781b      	ldrb	r3, [r3, #0]
 8011fb2:	2b02      	cmp	r3, #2
 8011fb4:	d145      	bne.n	8012042 <dns_enqueue+0xbe>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0)) {
 8011fb6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8011fba:	4613      	mov	r3, r2
 8011fbc:	011b      	lsls	r3, r3, #4
 8011fbe:	4413      	add	r3, r2
 8011fc0:	011b      	lsls	r3, r3, #4
 8011fc2:	3310      	adds	r3, #16
 8011fc4:	4a87      	ldr	r2, [pc, #540]	@ (80121e4 <dns_enqueue+0x260>)
 8011fc6:	4413      	add	r3, r2
 8011fc8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011fcc:	4619      	mov	r1, r3
 8011fce:	68f8      	ldr	r0, [r7, #12]
 8011fd0:	f7ff f97d 	bl	80112ce <lwip_strnicmp>
 8011fd4:	4603      	mov	r3, r0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	d133      	bne.n	8012042 <dns_enqueue+0xbe>
           for the same host should not be that common */
        continue;
      }
#endif /* LWIP_IPV4 && LWIP_IPV6 */
      /* this is a duplicate entry, find a free request entry */
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8011fda:	2300      	movs	r3, #0
 8011fdc:	76fb      	strb	r3, [r7, #27]
 8011fde:	e02d      	b.n	801203c <dns_enqueue+0xb8>
        if (dns_requests[r].found == 0) {
 8011fe0:	7efa      	ldrb	r2, [r7, #27]
 8011fe2:	4981      	ldr	r1, [pc, #516]	@ (80121e8 <dns_enqueue+0x264>)
 8011fe4:	4613      	mov	r3, r2
 8011fe6:	005b      	lsls	r3, r3, #1
 8011fe8:	4413      	add	r3, r2
 8011fea:	009b      	lsls	r3, r3, #2
 8011fec:	440b      	add	r3, r1
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	d120      	bne.n	8012036 <dns_enqueue+0xb2>
          dns_requests[r].found = found;
 8011ff4:	7efa      	ldrb	r2, [r7, #27]
 8011ff6:	497c      	ldr	r1, [pc, #496]	@ (80121e8 <dns_enqueue+0x264>)
 8011ff8:	4613      	mov	r3, r2
 8011ffa:	005b      	lsls	r3, r3, #1
 8011ffc:	4413      	add	r3, r2
 8011ffe:	009b      	lsls	r3, r3, #2
 8012000:	440b      	add	r3, r1
 8012002:	687a      	ldr	r2, [r7, #4]
 8012004:	601a      	str	r2, [r3, #0]
          dns_requests[r].arg = callback_arg;
 8012006:	7efa      	ldrb	r2, [r7, #27]
 8012008:	4977      	ldr	r1, [pc, #476]	@ (80121e8 <dns_enqueue+0x264>)
 801200a:	4613      	mov	r3, r2
 801200c:	005b      	lsls	r3, r3, #1
 801200e:	4413      	add	r3, r2
 8012010:	009b      	lsls	r3, r3, #2
 8012012:	440b      	add	r3, r1
 8012014:	3304      	adds	r3, #4
 8012016:	683a      	ldr	r2, [r7, #0]
 8012018:	601a      	str	r2, [r3, #0]
          dns_requests[r].dns_table_idx = i;
 801201a:	7efa      	ldrb	r2, [r7, #27]
 801201c:	4972      	ldr	r1, [pc, #456]	@ (80121e8 <dns_enqueue+0x264>)
 801201e:	4613      	mov	r3, r2
 8012020:	005b      	lsls	r3, r3, #1
 8012022:	4413      	add	r3, r2
 8012024:	009b      	lsls	r3, r3, #2
 8012026:	440b      	add	r3, r1
 8012028:	3308      	adds	r3, #8
 801202a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801202e:	701a      	strb	r2, [r3, #0]
          LWIP_DNS_SET_ADDRTYPE(dns_requests[r].reqaddrtype, dns_addrtype);
          LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": duplicate request\n", name));
          return ERR_INPROGRESS;
 8012030:	f06f 0304 	mvn.w	r3, #4
 8012034:	e0d1      	b.n	80121da <dns_enqueue+0x256>
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8012036:	7efb      	ldrb	r3, [r7, #27]
 8012038:	3301      	adds	r3, #1
 801203a:	76fb      	strb	r3, [r7, #27]
 801203c:	7efb      	ldrb	r3, [r7, #27]
 801203e:	2b03      	cmp	r3, #3
 8012040:	d9ce      	bls.n	8011fe0 <dns_enqueue+0x5c>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8012042:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012046:	3301      	adds	r3, #1
 8012048:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801204c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012050:	2b03      	cmp	r3, #3
 8012052:	d9a4      	bls.n	8011f9e <dns_enqueue+0x1a>
  }
  /* no duplicate entries found */
#endif

  /* search an unused entry, or the oldest one */
  lseq = 0;
 8012054:	2300      	movs	r3, #0
 8012056:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  lseqi = DNS_TABLE_SIZE;
 801205a:	2304      	movs	r3, #4
 801205c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8012060:	2300      	movs	r3, #0
 8012062:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8012066:	e027      	b.n	80120b8 <dns_enqueue+0x134>
    entry = &dns_table[i];
 8012068:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801206c:	4613      	mov	r3, r2
 801206e:	011b      	lsls	r3, r3, #4
 8012070:	4413      	add	r3, r2
 8012072:	011b      	lsls	r3, r3, #4
 8012074:	4a5b      	ldr	r2, [pc, #364]	@ (80121e4 <dns_enqueue+0x260>)
 8012076:	4413      	add	r3, r2
 8012078:	623b      	str	r3, [r7, #32]
    /* is it an unused entry ? */
    if (entry->state == DNS_STATE_UNUSED) {
 801207a:	6a3b      	ldr	r3, [r7, #32]
 801207c:	7a9b      	ldrb	r3, [r3, #10]
 801207e:	2b00      	cmp	r3, #0
 8012080:	d01f      	beq.n	80120c2 <dns_enqueue+0x13e>
      break;
    }
    /* check if this is the oldest completed entry */
    if (entry->state == DNS_STATE_DONE) {
 8012082:	6a3b      	ldr	r3, [r7, #32]
 8012084:	7a9b      	ldrb	r3, [r3, #10]
 8012086:	2b03      	cmp	r3, #3
 8012088:	d111      	bne.n	80120ae <dns_enqueue+0x12a>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 801208a:	4b58      	ldr	r3, [pc, #352]	@ (80121ec <dns_enqueue+0x268>)
 801208c:	781a      	ldrb	r2, [r3, #0]
 801208e:	6a3b      	ldr	r3, [r7, #32]
 8012090:	7b9b      	ldrb	r3, [r3, #14]
 8012092:	1ad3      	subs	r3, r2, r3
 8012094:	76bb      	strb	r3, [r7, #26]
      if (age > lseq) {
 8012096:	7eba      	ldrb	r2, [r7, #26]
 8012098:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801209c:	429a      	cmp	r2, r3
 801209e:	d906      	bls.n	80120ae <dns_enqueue+0x12a>
        lseq = age;
 80120a0:	7ebb      	ldrb	r3, [r7, #26]
 80120a2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        lseqi = i;
 80120a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80120aa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 80120ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80120b2:	3301      	adds	r3, #1
 80120b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80120b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80120bc:	2b03      	cmp	r3, #3
 80120be:	d9d3      	bls.n	8012068 <dns_enqueue+0xe4>
 80120c0:	e000      	b.n	80120c4 <dns_enqueue+0x140>
      break;
 80120c2:	bf00      	nop
      }
    }
  }

  /* if we don't have found an unused entry, use the oldest completed one */
  if (i == DNS_TABLE_SIZE) {
 80120c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80120c8:	2b04      	cmp	r3, #4
 80120ca:	d11f      	bne.n	801210c <dns_enqueue+0x188>
    if ((lseqi >= DNS_TABLE_SIZE) || (dns_table[lseqi].state != DNS_STATE_DONE)) {
 80120cc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80120d0:	2b03      	cmp	r3, #3
 80120d2:	d80b      	bhi.n	80120ec <dns_enqueue+0x168>
 80120d4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80120d8:	4942      	ldr	r1, [pc, #264]	@ (80121e4 <dns_enqueue+0x260>)
 80120da:	4613      	mov	r3, r2
 80120dc:	011b      	lsls	r3, r3, #4
 80120de:	4413      	add	r3, r2
 80120e0:	011b      	lsls	r3, r3, #4
 80120e2:	440b      	add	r3, r1
 80120e4:	330a      	adds	r3, #10
 80120e6:	781b      	ldrb	r3, [r3, #0]
 80120e8:	2b03      	cmp	r3, #3
 80120ea:	d002      	beq.n	80120f2 <dns_enqueue+0x16e>
      /* no entry can be used now, table is full */
      LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": DNS entries table is full\n", name));
      return ERR_MEM;
 80120ec:	f04f 33ff 	mov.w	r3, #4294967295
 80120f0:	e073      	b.n	80121da <dns_enqueue+0x256>
    } else {
      /* use the oldest completed one */
      i = lseqi;
 80120f2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80120f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      entry = &dns_table[i];
 80120fa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80120fe:	4613      	mov	r3, r2
 8012100:	011b      	lsls	r3, r3, #4
 8012102:	4413      	add	r3, r2
 8012104:	011b      	lsls	r3, r3, #4
 8012106:	4a37      	ldr	r2, [pc, #220]	@ (80121e4 <dns_enqueue+0x260>)
 8012108:	4413      	add	r3, r2
 801210a:	623b      	str	r3, [r7, #32]
    }
  }

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  /* find a free request entry */
  req = NULL;
 801210c:	2300      	movs	r3, #0
 801210e:	61fb      	str	r3, [r7, #28]
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8012110:	2300      	movs	r3, #0
 8012112:	76fb      	strb	r3, [r7, #27]
 8012114:	e015      	b.n	8012142 <dns_enqueue+0x1be>
    if (dns_requests[r].found == NULL) {
 8012116:	7efa      	ldrb	r2, [r7, #27]
 8012118:	4933      	ldr	r1, [pc, #204]	@ (80121e8 <dns_enqueue+0x264>)
 801211a:	4613      	mov	r3, r2
 801211c:	005b      	lsls	r3, r3, #1
 801211e:	4413      	add	r3, r2
 8012120:	009b      	lsls	r3, r3, #2
 8012122:	440b      	add	r3, r1
 8012124:	681b      	ldr	r3, [r3, #0]
 8012126:	2b00      	cmp	r3, #0
 8012128:	d108      	bne.n	801213c <dns_enqueue+0x1b8>
      req = &dns_requests[r];
 801212a:	7efa      	ldrb	r2, [r7, #27]
 801212c:	4613      	mov	r3, r2
 801212e:	005b      	lsls	r3, r3, #1
 8012130:	4413      	add	r3, r2
 8012132:	009b      	lsls	r3, r3, #2
 8012134:	4a2c      	ldr	r2, [pc, #176]	@ (80121e8 <dns_enqueue+0x264>)
 8012136:	4413      	add	r3, r2
 8012138:	61fb      	str	r3, [r7, #28]
      break;
 801213a:	e005      	b.n	8012148 <dns_enqueue+0x1c4>
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801213c:	7efb      	ldrb	r3, [r7, #27]
 801213e:	3301      	adds	r3, #1
 8012140:	76fb      	strb	r3, [r7, #27]
 8012142:	7efb      	ldrb	r3, [r7, #27]
 8012144:	2b03      	cmp	r3, #3
 8012146:	d9e6      	bls.n	8012116 <dns_enqueue+0x192>
    }
  }
  if (req == NULL) {
 8012148:	69fb      	ldr	r3, [r7, #28]
 801214a:	2b00      	cmp	r3, #0
 801214c:	d102      	bne.n	8012154 <dns_enqueue+0x1d0>
    /* no request entry can be used now, table is full */
    LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": DNS request entries table is full\n", name));
    return ERR_MEM;
 801214e:	f04f 33ff 	mov.w	r3, #4294967295
 8012152:	e042      	b.n	80121da <dns_enqueue+0x256>
  }
  req->dns_table_idx = i;
 8012154:	69fb      	ldr	r3, [r7, #28]
 8012156:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801215a:	721a      	strb	r2, [r3, #8]

  /* use this entry */
  LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": use DNS entry %"U16_F"\n", name, (u16_t)(i)));

  /* fill the entry */
  entry->state = DNS_STATE_NEW;
 801215c:	6a3b      	ldr	r3, [r7, #32]
 801215e:	2201      	movs	r2, #1
 8012160:	729a      	strb	r2, [r3, #10]
  entry->seqno = dns_seqno;
 8012162:	4b22      	ldr	r3, [pc, #136]	@ (80121ec <dns_enqueue+0x268>)
 8012164:	781a      	ldrb	r2, [r3, #0]
 8012166:	6a3b      	ldr	r3, [r7, #32]
 8012168:	739a      	strb	r2, [r3, #14]
  LWIP_DNS_SET_ADDRTYPE(entry->reqaddrtype, dns_addrtype);
  LWIP_DNS_SET_ADDRTYPE(req->reqaddrtype, dns_addrtype);
  req->found = found;
 801216a:	69fb      	ldr	r3, [r7, #28]
 801216c:	687a      	ldr	r2, [r7, #4]
 801216e:	601a      	str	r2, [r3, #0]
  req->arg   = callback_arg;
 8012170:	69fb      	ldr	r3, [r7, #28]
 8012172:	683a      	ldr	r2, [r7, #0]
 8012174:	605a      	str	r2, [r3, #4]
  namelen = LWIP_MIN(hostnamelen, DNS_MAX_NAME_LENGTH - 1);
 8012176:	68bb      	ldr	r3, [r7, #8]
 8012178:	2bff      	cmp	r3, #255	@ 0xff
 801217a:	bf28      	it	cs
 801217c:	23ff      	movcs	r3, #255	@ 0xff
 801217e:	617b      	str	r3, [r7, #20]
  MEMCPY(entry->name, name, namelen);
 8012180:	6a3b      	ldr	r3, [r7, #32]
 8012182:	3310      	adds	r3, #16
 8012184:	697a      	ldr	r2, [r7, #20]
 8012186:	68f9      	ldr	r1, [r7, #12]
 8012188:	4618      	mov	r0, r3
 801218a:	f00d fc00 	bl	801f98e <memcpy>
  entry->name[namelen] = 0;
 801218e:	6a3a      	ldr	r2, [r7, #32]
 8012190:	697b      	ldr	r3, [r7, #20]
 8012192:	4413      	add	r3, r2
 8012194:	3310      	adds	r3, #16
 8012196:	2200      	movs	r2, #0
 8012198:	701a      	strb	r2, [r3, #0]

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  entry->pcb_idx = dns_alloc_pcb();
 801219a:	f7ff fb4f 	bl	801183c <dns_alloc_pcb>
 801219e:	4603      	mov	r3, r0
 80121a0:	461a      	mov	r2, r3
 80121a2:	6a3b      	ldr	r3, [r7, #32]
 80121a4:	73da      	strb	r2, [r3, #15]
  if (entry->pcb_idx >= DNS_MAX_SOURCE_PORTS) {
 80121a6:	6a3b      	ldr	r3, [r7, #32]
 80121a8:	7bdb      	ldrb	r3, [r3, #15]
 80121aa:	2b03      	cmp	r3, #3
 80121ac:	d908      	bls.n	80121c0 <dns_enqueue+0x23c>
    /* failed to get a UDP pcb */
    LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": failed to allocate a pcb\n", name));
    entry->state = DNS_STATE_UNUSED;
 80121ae:	6a3b      	ldr	r3, [r7, #32]
 80121b0:	2200      	movs	r2, #0
 80121b2:	729a      	strb	r2, [r3, #10]
    req->found = NULL;
 80121b4:	69fb      	ldr	r3, [r7, #28]
 80121b6:	2200      	movs	r2, #0
 80121b8:	601a      	str	r2, [r3, #0]
    return ERR_MEM;
 80121ba:	f04f 33ff 	mov.w	r3, #4294967295
 80121be:	e00c      	b.n	80121da <dns_enqueue+0x256>

#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  entry->is_mdns = is_mdns;
#endif

  dns_seqno++;
 80121c0:	4b0a      	ldr	r3, [pc, #40]	@ (80121ec <dns_enqueue+0x268>)
 80121c2:	781b      	ldrb	r3, [r3, #0]
 80121c4:	3301      	adds	r3, #1
 80121c6:	b2da      	uxtb	r2, r3
 80121c8:	4b08      	ldr	r3, [pc, #32]	@ (80121ec <dns_enqueue+0x268>)
 80121ca:	701a      	strb	r2, [r3, #0]

  /* force to send query without waiting timer */
  dns_check_entry(i);
 80121cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80121d0:	4618      	mov	r0, r3
 80121d2:	f7ff fc95 	bl	8011b00 <dns_check_entry>

  /* dns query is enqueued */
  return ERR_INPROGRESS;
 80121d6:	f06f 0304 	mvn.w	r3, #4
}
 80121da:	4618      	mov	r0, r3
 80121dc:	3728      	adds	r7, #40	@ 0x28
 80121de:	46bd      	mov	sp, r7
 80121e0:	bd80      	pop	{r7, pc}
 80121e2:	bf00      	nop
 80121e4:	200646a4 	.word	0x200646a4
 80121e8:	20064ae4 	.word	0x20064ae4
 80121ec:	200646a1 	.word	0x200646a1

080121f0 <dns_gethostbyname>:
 * @return a err_t return code.
 */
err_t
dns_gethostbyname(const char *hostname, ip_addr_t *addr, dns_found_callback found,
                  void *callback_arg)
{
 80121f0:	b580      	push	{r7, lr}
 80121f2:	b086      	sub	sp, #24
 80121f4:	af02      	add	r7, sp, #8
 80121f6:	60f8      	str	r0, [r7, #12]
 80121f8:	60b9      	str	r1, [r7, #8]
 80121fa:	607a      	str	r2, [r7, #4]
 80121fc:	603b      	str	r3, [r7, #0]
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 80121fe:	2300      	movs	r3, #0
 8012200:	9300      	str	r3, [sp, #0]
 8012202:	683b      	ldr	r3, [r7, #0]
 8012204:	687a      	ldr	r2, [r7, #4]
 8012206:	68b9      	ldr	r1, [r7, #8]
 8012208:	68f8      	ldr	r0, [r7, #12]
 801220a:	f000 f805 	bl	8012218 <dns_gethostbyname_addrtype>
 801220e:	4603      	mov	r3, r0
}
 8012210:	4618      	mov	r0, r3
 8012212:	3710      	adds	r7, #16
 8012214:	46bd      	mov	sp, r7
 8012216:	bd80      	pop	{r7, pc}

08012218 <dns_gethostbyname_addrtype>:
 *                     - LWIP_DNS_ADDRTYPE_IPV6: try to resolve IPv6 only
 */
err_t
dns_gethostbyname_addrtype(const char *hostname, ip_addr_t *addr, dns_found_callback found,
                           void *callback_arg, u8_t dns_addrtype)
{
 8012218:	b580      	push	{r7, lr}
 801221a:	b086      	sub	sp, #24
 801221c:	af00      	add	r7, sp, #0
 801221e:	60f8      	str	r0, [r7, #12]
 8012220:	60b9      	str	r1, [r7, #8]
 8012222:	607a      	str	r2, [r7, #4]
 8012224:	603b      	str	r3, [r7, #0]
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  u8_t is_mdns;
#endif
  /* not initialized or no valid server yet, or invalid addr pointer
   * or invalid hostname or invalid hostname length */
  if ((addr == NULL) ||
 8012226:	68bb      	ldr	r3, [r7, #8]
 8012228:	2b00      	cmp	r3, #0
 801222a:	d006      	beq.n	801223a <dns_gethostbyname_addrtype+0x22>
 801222c:	68fb      	ldr	r3, [r7, #12]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d003      	beq.n	801223a <dns_gethostbyname_addrtype+0x22>
      (!hostname) || (!hostname[0])) {
 8012232:	68fb      	ldr	r3, [r7, #12]
 8012234:	781b      	ldrb	r3, [r3, #0]
 8012236:	2b00      	cmp	r3, #0
 8012238:	d102      	bne.n	8012240 <dns_gethostbyname_addrtype+0x28>
    return ERR_ARG;
 801223a:	f06f 030f 	mvn.w	r3, #15
 801223e:	e029      	b.n	8012294 <dns_gethostbyname_addrtype+0x7c>
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) == 0)
  if (dns_pcbs[0] == NULL) {
    return ERR_ARG;
  }
#endif
  hostnamelen = strlen(hostname);
 8012240:	68f8      	ldr	r0, [r7, #12]
 8012242:	f7ee f85d 	bl	8000300 <strlen>
 8012246:	6178      	str	r0, [r7, #20]
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 8012248:	697b      	ldr	r3, [r7, #20]
 801224a:	2bff      	cmp	r3, #255	@ 0xff
 801224c:	d902      	bls.n	8012254 <dns_gethostbyname_addrtype+0x3c>
    LWIP_DEBUGF(DNS_DEBUG, ("dns_gethostbyname: name too long to resolve"));
    return ERR_ARG;
 801224e:	f06f 030f 	mvn.w	r3, #15
 8012252:	e01f      	b.n	8012294 <dns_gethostbyname_addrtype+0x7c>
    return ERR_OK;
  }
#endif /* LWIP_HAVE_LOOPIF */

  /* host name already in octet notation? set ip addr and return ERR_OK */
  if (ipaddr_aton(hostname, addr)) {
 8012254:	68b9      	ldr	r1, [r7, #8]
 8012256:	68f8      	ldr	r0, [r7, #12]
 8012258:	f00a fd22 	bl	801cca0 <ip4addr_aton>
 801225c:	4603      	mov	r3, r0
 801225e:	2b00      	cmp	r3, #0
 8012260:	d001      	beq.n	8012266 <dns_gethostbyname_addrtype+0x4e>
#if LWIP_IPV4 && LWIP_IPV6
    if ((IP_IS_V6(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV4)) ||
        (IP_IS_V4(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV6)))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
    {
      return ERR_OK;
 8012262:	2300      	movs	r3, #0
 8012264:	e016      	b.n	8012294 <dns_gethostbyname_addrtype+0x7c>
    }
  }
  /* already have this address cached? */
  if (dns_lookup(hostname, addr LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)) == ERR_OK) {
 8012266:	68b9      	ldr	r1, [r7, #8]
 8012268:	68f8      	ldr	r0, [r7, #12]
 801226a:	f7ff f89d 	bl	80113a8 <dns_lookup>
 801226e:	4603      	mov	r3, r0
 8012270:	2b00      	cmp	r3, #0
 8012272:	d101      	bne.n	8012278 <dns_gethostbyname_addrtype+0x60>
    return ERR_OK;
 8012274:	2300      	movs	r3, #0
 8012276:	e00d      	b.n	8012294 <dns_gethostbyname_addrtype+0x7c>

  if (!is_mdns)
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
  {
    /* prevent calling found callback if no server is set, return error instead */
    if (ip_addr_isany_val(dns_servers[0])) {
 8012278:	4b08      	ldr	r3, [pc, #32]	@ (801229c <dns_gethostbyname_addrtype+0x84>)
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	2b00      	cmp	r3, #0
 801227e:	d102      	bne.n	8012286 <dns_gethostbyname_addrtype+0x6e>
      return ERR_VAL;
 8012280:	f06f 0305 	mvn.w	r3, #5
 8012284:	e006      	b.n	8012294 <dns_gethostbyname_addrtype+0x7c>
    }
  }

  /* queue query with specified callback */
  return dns_enqueue(hostname, hostnamelen, found, callback_arg LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)
 8012286:	683b      	ldr	r3, [r7, #0]
 8012288:	687a      	ldr	r2, [r7, #4]
 801228a:	6979      	ldr	r1, [r7, #20]
 801228c:	68f8      	ldr	r0, [r7, #12]
 801228e:	f7ff fe79 	bl	8011f84 <dns_enqueue>
 8012292:	4603      	mov	r3, r0
                     LWIP_DNS_ISMDNS_ARG(is_mdns));
}
 8012294:	4618      	mov	r0, r3
 8012296:	3718      	adds	r7, #24
 8012298:	46bd      	mov	sp, r7
 801229a:	bd80      	pop	{r7, pc}
 801229c:	20064b14 	.word	0x20064b14

080122a0 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80122a0:	b580      	push	{r7, lr}
 80122a2:	b082      	sub	sp, #8
 80122a4:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80122a6:	2300      	movs	r3, #0
 80122a8:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 80122aa:	f00b ff1f 	bl	801e0ec <sys_init>
#endif /* !NO_SYS */
  mem_init();
 80122ae:	f000 f8d7 	bl	8012460 <mem_init>
  memp_init();
 80122b2:	f000 fc2f 	bl	8012b14 <memp_init>
  pbuf_init();
  netif_init();
 80122b6:	f000 fd3b 	bl	8012d30 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 80122ba:	f008 faed 	bl	801a898 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 80122be:	f001 ffd7 	bl	8014270 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 80122c2:	f7ff f83f 	bl	8011344 <dns_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 80122c6:	f008 fa2d 	bl	801a724 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 80122ca:	bf00      	nop
 80122cc:	3708      	adds	r7, #8
 80122ce:	46bd      	mov	sp, r7
 80122d0:	bd80      	pop	{r7, pc}
	...

080122d4 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 80122d4:	b480      	push	{r7}
 80122d6:	b083      	sub	sp, #12
 80122d8:	af00      	add	r7, sp, #0
 80122da:	4603      	mov	r3, r0
 80122dc:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 80122de:	4b05      	ldr	r3, [pc, #20]	@ (80122f4 <ptr_to_mem+0x20>)
 80122e0:	681a      	ldr	r2, [r3, #0]
 80122e2:	88fb      	ldrh	r3, [r7, #6]
 80122e4:	4413      	add	r3, r2
}
 80122e6:	4618      	mov	r0, r3
 80122e8:	370c      	adds	r7, #12
 80122ea:	46bd      	mov	sp, r7
 80122ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122f0:	4770      	bx	lr
 80122f2:	bf00      	nop
 80122f4:	20064b34 	.word	0x20064b34

080122f8 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 80122f8:	b480      	push	{r7}
 80122fa:	b083      	sub	sp, #12
 80122fc:	af00      	add	r7, sp, #0
 80122fe:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8012300:	4b05      	ldr	r3, [pc, #20]	@ (8012318 <mem_to_ptr+0x20>)
 8012302:	681b      	ldr	r3, [r3, #0]
 8012304:	687a      	ldr	r2, [r7, #4]
 8012306:	1ad3      	subs	r3, r2, r3
 8012308:	b29b      	uxth	r3, r3
}
 801230a:	4618      	mov	r0, r3
 801230c:	370c      	adds	r7, #12
 801230e:	46bd      	mov	sp, r7
 8012310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012314:	4770      	bx	lr
 8012316:	bf00      	nop
 8012318:	20064b34 	.word	0x20064b34

0801231c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 801231c:	b590      	push	{r4, r7, lr}
 801231e:	b085      	sub	sp, #20
 8012320:	af00      	add	r7, sp, #0
 8012322:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8012324:	4b45      	ldr	r3, [pc, #276]	@ (801243c <plug_holes+0x120>)
 8012326:	681b      	ldr	r3, [r3, #0]
 8012328:	687a      	ldr	r2, [r7, #4]
 801232a:	429a      	cmp	r2, r3
 801232c:	d206      	bcs.n	801233c <plug_holes+0x20>
 801232e:	4b44      	ldr	r3, [pc, #272]	@ (8012440 <plug_holes+0x124>)
 8012330:	f240 12df 	movw	r2, #479	@ 0x1df
 8012334:	4943      	ldr	r1, [pc, #268]	@ (8012444 <plug_holes+0x128>)
 8012336:	4844      	ldr	r0, [pc, #272]	@ (8012448 <plug_holes+0x12c>)
 8012338:	f00c ff18 	bl	801f16c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 801233c:	4b43      	ldr	r3, [pc, #268]	@ (801244c <plug_holes+0x130>)
 801233e:	681b      	ldr	r3, [r3, #0]
 8012340:	687a      	ldr	r2, [r7, #4]
 8012342:	429a      	cmp	r2, r3
 8012344:	d306      	bcc.n	8012354 <plug_holes+0x38>
 8012346:	4b3e      	ldr	r3, [pc, #248]	@ (8012440 <plug_holes+0x124>)
 8012348:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801234c:	4940      	ldr	r1, [pc, #256]	@ (8012450 <plug_holes+0x134>)
 801234e:	483e      	ldr	r0, [pc, #248]	@ (8012448 <plug_holes+0x12c>)
 8012350:	f00c ff0c 	bl	801f16c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	791b      	ldrb	r3, [r3, #4]
 8012358:	2b00      	cmp	r3, #0
 801235a:	d006      	beq.n	801236a <plug_holes+0x4e>
 801235c:	4b38      	ldr	r3, [pc, #224]	@ (8012440 <plug_holes+0x124>)
 801235e:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8012362:	493c      	ldr	r1, [pc, #240]	@ (8012454 <plug_holes+0x138>)
 8012364:	4838      	ldr	r0, [pc, #224]	@ (8012448 <plug_holes+0x12c>)
 8012366:	f00c ff01 	bl	801f16c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801236a:	687b      	ldr	r3, [r7, #4]
 801236c:	881b      	ldrh	r3, [r3, #0]
 801236e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8012372:	d906      	bls.n	8012382 <plug_holes+0x66>
 8012374:	4b32      	ldr	r3, [pc, #200]	@ (8012440 <plug_holes+0x124>)
 8012376:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 801237a:	4937      	ldr	r1, [pc, #220]	@ (8012458 <plug_holes+0x13c>)
 801237c:	4832      	ldr	r0, [pc, #200]	@ (8012448 <plug_holes+0x12c>)
 801237e:	f00c fef5 	bl	801f16c <iprintf>

  nmem = ptr_to_mem(mem->next);
 8012382:	687b      	ldr	r3, [r7, #4]
 8012384:	881b      	ldrh	r3, [r3, #0]
 8012386:	4618      	mov	r0, r3
 8012388:	f7ff ffa4 	bl	80122d4 <ptr_to_mem>
 801238c:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801238e:	687a      	ldr	r2, [r7, #4]
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	429a      	cmp	r2, r3
 8012394:	d024      	beq.n	80123e0 <plug_holes+0xc4>
 8012396:	68fb      	ldr	r3, [r7, #12]
 8012398:	791b      	ldrb	r3, [r3, #4]
 801239a:	2b00      	cmp	r3, #0
 801239c:	d120      	bne.n	80123e0 <plug_holes+0xc4>
 801239e:	4b2b      	ldr	r3, [pc, #172]	@ (801244c <plug_holes+0x130>)
 80123a0:	681b      	ldr	r3, [r3, #0]
 80123a2:	68fa      	ldr	r2, [r7, #12]
 80123a4:	429a      	cmp	r2, r3
 80123a6:	d01b      	beq.n	80123e0 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 80123a8:	4b2c      	ldr	r3, [pc, #176]	@ (801245c <plug_holes+0x140>)
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	68fa      	ldr	r2, [r7, #12]
 80123ae:	429a      	cmp	r2, r3
 80123b0:	d102      	bne.n	80123b8 <plug_holes+0x9c>
      lfree = mem;
 80123b2:	4a2a      	ldr	r2, [pc, #168]	@ (801245c <plug_holes+0x140>)
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 80123b8:	68fb      	ldr	r3, [r7, #12]
 80123ba:	881a      	ldrh	r2, [r3, #0]
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 80123c0:	68fb      	ldr	r3, [r7, #12]
 80123c2:	881b      	ldrh	r3, [r3, #0]
 80123c4:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80123c8:	d00a      	beq.n	80123e0 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 80123ca:	68fb      	ldr	r3, [r7, #12]
 80123cc:	881b      	ldrh	r3, [r3, #0]
 80123ce:	4618      	mov	r0, r3
 80123d0:	f7ff ff80 	bl	80122d4 <ptr_to_mem>
 80123d4:	4604      	mov	r4, r0
 80123d6:	6878      	ldr	r0, [r7, #4]
 80123d8:	f7ff ff8e 	bl	80122f8 <mem_to_ptr>
 80123dc:	4603      	mov	r3, r0
 80123de:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	885b      	ldrh	r3, [r3, #2]
 80123e4:	4618      	mov	r0, r3
 80123e6:	f7ff ff75 	bl	80122d4 <ptr_to_mem>
 80123ea:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 80123ec:	68ba      	ldr	r2, [r7, #8]
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	429a      	cmp	r2, r3
 80123f2:	d01f      	beq.n	8012434 <plug_holes+0x118>
 80123f4:	68bb      	ldr	r3, [r7, #8]
 80123f6:	791b      	ldrb	r3, [r3, #4]
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	d11b      	bne.n	8012434 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 80123fc:	4b17      	ldr	r3, [pc, #92]	@ (801245c <plug_holes+0x140>)
 80123fe:	681b      	ldr	r3, [r3, #0]
 8012400:	687a      	ldr	r2, [r7, #4]
 8012402:	429a      	cmp	r2, r3
 8012404:	d102      	bne.n	801240c <plug_holes+0xf0>
      lfree = pmem;
 8012406:	4a15      	ldr	r2, [pc, #84]	@ (801245c <plug_holes+0x140>)
 8012408:	68bb      	ldr	r3, [r7, #8]
 801240a:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	881a      	ldrh	r2, [r3, #0]
 8012410:	68bb      	ldr	r3, [r7, #8]
 8012412:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	881b      	ldrh	r3, [r3, #0]
 8012418:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 801241c:	d00a      	beq.n	8012434 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	881b      	ldrh	r3, [r3, #0]
 8012422:	4618      	mov	r0, r3
 8012424:	f7ff ff56 	bl	80122d4 <ptr_to_mem>
 8012428:	4604      	mov	r4, r0
 801242a:	68b8      	ldr	r0, [r7, #8]
 801242c:	f7ff ff64 	bl	80122f8 <mem_to_ptr>
 8012430:	4603      	mov	r3, r0
 8012432:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8012434:	bf00      	nop
 8012436:	3714      	adds	r7, #20
 8012438:	46bd      	mov	sp, r7
 801243a:	bd90      	pop	{r4, r7, pc}
 801243c:	20064b34 	.word	0x20064b34
 8012440:	08024b40 	.word	0x08024b40
 8012444:	08024b70 	.word	0x08024b70
 8012448:	08024b88 	.word	0x08024b88
 801244c:	20064b38 	.word	0x20064b38
 8012450:	08024bb0 	.word	0x08024bb0
 8012454:	08024bcc 	.word	0x08024bcc
 8012458:	08024be8 	.word	0x08024be8
 801245c:	20064b40 	.word	0x20064b40

08012460 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8012460:	b580      	push	{r7, lr}
 8012462:	b082      	sub	sp, #8
 8012464:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8012466:	4b1d      	ldr	r3, [pc, #116]	@ (80124dc <mem_init+0x7c>)
 8012468:	4a1d      	ldr	r2, [pc, #116]	@ (80124e0 <mem_init+0x80>)
 801246a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 801246c:	4b1b      	ldr	r3, [pc, #108]	@ (80124dc <mem_init+0x7c>)
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8012478:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	2200      	movs	r2, #0
 801247e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	2200      	movs	r2, #0
 8012484:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8012486:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 801248a:	f7ff ff23 	bl	80122d4 <ptr_to_mem>
 801248e:	4603      	mov	r3, r0
 8012490:	4a14      	ldr	r2, [pc, #80]	@ (80124e4 <mem_init+0x84>)
 8012492:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8012494:	4b13      	ldr	r3, [pc, #76]	@ (80124e4 <mem_init+0x84>)
 8012496:	681b      	ldr	r3, [r3, #0]
 8012498:	2201      	movs	r2, #1
 801249a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 801249c:	4b11      	ldr	r3, [pc, #68]	@ (80124e4 <mem_init+0x84>)
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80124a4:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 80124a6:	4b0f      	ldr	r3, [pc, #60]	@ (80124e4 <mem_init+0x84>)
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80124ae:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 80124b0:	4b0a      	ldr	r3, [pc, #40]	@ (80124dc <mem_init+0x7c>)
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	4a0c      	ldr	r2, [pc, #48]	@ (80124e8 <mem_init+0x88>)
 80124b6:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 80124b8:	480c      	ldr	r0, [pc, #48]	@ (80124ec <mem_init+0x8c>)
 80124ba:	f00b fe25 	bl	801e108 <sys_mutex_new>
 80124be:	4603      	mov	r3, r0
 80124c0:	2b00      	cmp	r3, #0
 80124c2:	d006      	beq.n	80124d2 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 80124c4:	4b0a      	ldr	r3, [pc, #40]	@ (80124f0 <mem_init+0x90>)
 80124c6:	f240 221f 	movw	r2, #543	@ 0x21f
 80124ca:	490a      	ldr	r1, [pc, #40]	@ (80124f4 <mem_init+0x94>)
 80124cc:	480a      	ldr	r0, [pc, #40]	@ (80124f8 <mem_init+0x98>)
 80124ce:	f00c fe4d 	bl	801f16c <iprintf>
  }
}
 80124d2:	bf00      	nop
 80124d4:	3708      	adds	r7, #8
 80124d6:	46bd      	mov	sp, r7
 80124d8:	bd80      	pop	{r7, pc}
 80124da:	bf00      	nop
 80124dc:	20064b34 	.word	0x20064b34
 80124e0:	20048000 	.word	0x20048000
 80124e4:	20064b38 	.word	0x20064b38
 80124e8:	20064b40 	.word	0x20064b40
 80124ec:	20064b3c 	.word	0x20064b3c
 80124f0:	08024b40 	.word	0x08024b40
 80124f4:	08024c14 	.word	0x08024c14
 80124f8:	08024b88 	.word	0x08024b88

080124fc <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 80124fc:	b580      	push	{r7, lr}
 80124fe:	b086      	sub	sp, #24
 8012500:	af00      	add	r7, sp, #0
 8012502:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8012504:	6878      	ldr	r0, [r7, #4]
 8012506:	f7ff fef7 	bl	80122f8 <mem_to_ptr>
 801250a:	4603      	mov	r3, r0
 801250c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	881b      	ldrh	r3, [r3, #0]
 8012512:	4618      	mov	r0, r3
 8012514:	f7ff fede 	bl	80122d4 <ptr_to_mem>
 8012518:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	885b      	ldrh	r3, [r3, #2]
 801251e:	4618      	mov	r0, r3
 8012520:	f7ff fed8 	bl	80122d4 <ptr_to_mem>
 8012524:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	881b      	ldrh	r3, [r3, #0]
 801252a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 801252e:	d818      	bhi.n	8012562 <mem_link_valid+0x66>
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	885b      	ldrh	r3, [r3, #2]
 8012534:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8012538:	d813      	bhi.n	8012562 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801253e:	8afa      	ldrh	r2, [r7, #22]
 8012540:	429a      	cmp	r2, r3
 8012542:	d004      	beq.n	801254e <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	881b      	ldrh	r3, [r3, #0]
 8012548:	8afa      	ldrh	r2, [r7, #22]
 801254a:	429a      	cmp	r2, r3
 801254c:	d109      	bne.n	8012562 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801254e:	4b08      	ldr	r3, [pc, #32]	@ (8012570 <mem_link_valid+0x74>)
 8012550:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8012552:	693a      	ldr	r2, [r7, #16]
 8012554:	429a      	cmp	r2, r3
 8012556:	d006      	beq.n	8012566 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8012558:	693b      	ldr	r3, [r7, #16]
 801255a:	885b      	ldrh	r3, [r3, #2]
 801255c:	8afa      	ldrh	r2, [r7, #22]
 801255e:	429a      	cmp	r2, r3
 8012560:	d001      	beq.n	8012566 <mem_link_valid+0x6a>
    return 0;
 8012562:	2300      	movs	r3, #0
 8012564:	e000      	b.n	8012568 <mem_link_valid+0x6c>
  }
  return 1;
 8012566:	2301      	movs	r3, #1
}
 8012568:	4618      	mov	r0, r3
 801256a:	3718      	adds	r7, #24
 801256c:	46bd      	mov	sp, r7
 801256e:	bd80      	pop	{r7, pc}
 8012570:	20064b38 	.word	0x20064b38

08012574 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8012574:	b580      	push	{r7, lr}
 8012576:	b088      	sub	sp, #32
 8012578:	af00      	add	r7, sp, #0
 801257a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	2b00      	cmp	r3, #0
 8012580:	d070      	beq.n	8012664 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	f003 0303 	and.w	r3, r3, #3
 8012588:	2b00      	cmp	r3, #0
 801258a:	d00d      	beq.n	80125a8 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 801258c:	4b37      	ldr	r3, [pc, #220]	@ (801266c <mem_free+0xf8>)
 801258e:	f240 2273 	movw	r2, #627	@ 0x273
 8012592:	4937      	ldr	r1, [pc, #220]	@ (8012670 <mem_free+0xfc>)
 8012594:	4837      	ldr	r0, [pc, #220]	@ (8012674 <mem_free+0x100>)
 8012596:	f00c fde9 	bl	801f16c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801259a:	f00b fe13 	bl	801e1c4 <sys_arch_protect>
 801259e:	60f8      	str	r0, [r7, #12]
 80125a0:	68f8      	ldr	r0, [r7, #12]
 80125a2:	f00b fe1d 	bl	801e1e0 <sys_arch_unprotect>
    return;
 80125a6:	e05e      	b.n	8012666 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	3b08      	subs	r3, #8
 80125ac:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 80125ae:	4b32      	ldr	r3, [pc, #200]	@ (8012678 <mem_free+0x104>)
 80125b0:	681b      	ldr	r3, [r3, #0]
 80125b2:	69fa      	ldr	r2, [r7, #28]
 80125b4:	429a      	cmp	r2, r3
 80125b6:	d306      	bcc.n	80125c6 <mem_free+0x52>
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	f103 020c 	add.w	r2, r3, #12
 80125be:	4b2f      	ldr	r3, [pc, #188]	@ (801267c <mem_free+0x108>)
 80125c0:	681b      	ldr	r3, [r3, #0]
 80125c2:	429a      	cmp	r2, r3
 80125c4:	d90d      	bls.n	80125e2 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 80125c6:	4b29      	ldr	r3, [pc, #164]	@ (801266c <mem_free+0xf8>)
 80125c8:	f240 227f 	movw	r2, #639	@ 0x27f
 80125cc:	492c      	ldr	r1, [pc, #176]	@ (8012680 <mem_free+0x10c>)
 80125ce:	4829      	ldr	r0, [pc, #164]	@ (8012674 <mem_free+0x100>)
 80125d0:	f00c fdcc 	bl	801f16c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80125d4:	f00b fdf6 	bl	801e1c4 <sys_arch_protect>
 80125d8:	6138      	str	r0, [r7, #16]
 80125da:	6938      	ldr	r0, [r7, #16]
 80125dc:	f00b fe00 	bl	801e1e0 <sys_arch_unprotect>
    return;
 80125e0:	e041      	b.n	8012666 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80125e2:	4828      	ldr	r0, [pc, #160]	@ (8012684 <mem_free+0x110>)
 80125e4:	f00b fdac 	bl	801e140 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 80125e8:	69fb      	ldr	r3, [r7, #28]
 80125ea:	791b      	ldrb	r3, [r3, #4]
 80125ec:	2b00      	cmp	r3, #0
 80125ee:	d110      	bne.n	8012612 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 80125f0:	4b1e      	ldr	r3, [pc, #120]	@ (801266c <mem_free+0xf8>)
 80125f2:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 80125f6:	4924      	ldr	r1, [pc, #144]	@ (8012688 <mem_free+0x114>)
 80125f8:	481e      	ldr	r0, [pc, #120]	@ (8012674 <mem_free+0x100>)
 80125fa:	f00c fdb7 	bl	801f16c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80125fe:	4821      	ldr	r0, [pc, #132]	@ (8012684 <mem_free+0x110>)
 8012600:	f00b fdad 	bl	801e15e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012604:	f00b fdde 	bl	801e1c4 <sys_arch_protect>
 8012608:	6178      	str	r0, [r7, #20]
 801260a:	6978      	ldr	r0, [r7, #20]
 801260c:	f00b fde8 	bl	801e1e0 <sys_arch_unprotect>
    return;
 8012610:	e029      	b.n	8012666 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8012612:	69f8      	ldr	r0, [r7, #28]
 8012614:	f7ff ff72 	bl	80124fc <mem_link_valid>
 8012618:	4603      	mov	r3, r0
 801261a:	2b00      	cmp	r3, #0
 801261c:	d110      	bne.n	8012640 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 801261e:	4b13      	ldr	r3, [pc, #76]	@ (801266c <mem_free+0xf8>)
 8012620:	f240 2295 	movw	r2, #661	@ 0x295
 8012624:	4919      	ldr	r1, [pc, #100]	@ (801268c <mem_free+0x118>)
 8012626:	4813      	ldr	r0, [pc, #76]	@ (8012674 <mem_free+0x100>)
 8012628:	f00c fda0 	bl	801f16c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 801262c:	4815      	ldr	r0, [pc, #84]	@ (8012684 <mem_free+0x110>)
 801262e:	f00b fd96 	bl	801e15e <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012632:	f00b fdc7 	bl	801e1c4 <sys_arch_protect>
 8012636:	61b8      	str	r0, [r7, #24]
 8012638:	69b8      	ldr	r0, [r7, #24]
 801263a:	f00b fdd1 	bl	801e1e0 <sys_arch_unprotect>
    return;
 801263e:	e012      	b.n	8012666 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8012640:	69fb      	ldr	r3, [r7, #28]
 8012642:	2200      	movs	r2, #0
 8012644:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8012646:	4b12      	ldr	r3, [pc, #72]	@ (8012690 <mem_free+0x11c>)
 8012648:	681b      	ldr	r3, [r3, #0]
 801264a:	69fa      	ldr	r2, [r7, #28]
 801264c:	429a      	cmp	r2, r3
 801264e:	d202      	bcs.n	8012656 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8012650:	4a0f      	ldr	r2, [pc, #60]	@ (8012690 <mem_free+0x11c>)
 8012652:	69fb      	ldr	r3, [r7, #28]
 8012654:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8012656:	69f8      	ldr	r0, [r7, #28]
 8012658:	f7ff fe60 	bl	801231c <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801265c:	4809      	ldr	r0, [pc, #36]	@ (8012684 <mem_free+0x110>)
 801265e:	f00b fd7e 	bl	801e15e <sys_mutex_unlock>
 8012662:	e000      	b.n	8012666 <mem_free+0xf2>
    return;
 8012664:	bf00      	nop
}
 8012666:	3720      	adds	r7, #32
 8012668:	46bd      	mov	sp, r7
 801266a:	bd80      	pop	{r7, pc}
 801266c:	08024b40 	.word	0x08024b40
 8012670:	08024c30 	.word	0x08024c30
 8012674:	08024b88 	.word	0x08024b88
 8012678:	20064b34 	.word	0x20064b34
 801267c:	20064b38 	.word	0x20064b38
 8012680:	08024c54 	.word	0x08024c54
 8012684:	20064b3c 	.word	0x20064b3c
 8012688:	08024c70 	.word	0x08024c70
 801268c:	08024c98 	.word	0x08024c98
 8012690:	20064b40 	.word	0x20064b40

08012694 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8012694:	b580      	push	{r7, lr}
 8012696:	b088      	sub	sp, #32
 8012698:	af00      	add	r7, sp, #0
 801269a:	6078      	str	r0, [r7, #4]
 801269c:	460b      	mov	r3, r1
 801269e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 80126a0:	887b      	ldrh	r3, [r7, #2]
 80126a2:	3303      	adds	r3, #3
 80126a4:	b29b      	uxth	r3, r3
 80126a6:	f023 0303 	bic.w	r3, r3, #3
 80126aa:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 80126ac:	8bfb      	ldrh	r3, [r7, #30]
 80126ae:	2b0b      	cmp	r3, #11
 80126b0:	d801      	bhi.n	80126b6 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 80126b2:	230c      	movs	r3, #12
 80126b4:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 80126b6:	8bfb      	ldrh	r3, [r7, #30]
 80126b8:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80126bc:	d803      	bhi.n	80126c6 <mem_trim+0x32>
 80126be:	8bfa      	ldrh	r2, [r7, #30]
 80126c0:	887b      	ldrh	r3, [r7, #2]
 80126c2:	429a      	cmp	r2, r3
 80126c4:	d201      	bcs.n	80126ca <mem_trim+0x36>
    return NULL;
 80126c6:	2300      	movs	r3, #0
 80126c8:	e0d8      	b.n	801287c <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 80126ca:	4b6e      	ldr	r3, [pc, #440]	@ (8012884 <mem_trim+0x1f0>)
 80126cc:	681b      	ldr	r3, [r3, #0]
 80126ce:	687a      	ldr	r2, [r7, #4]
 80126d0:	429a      	cmp	r2, r3
 80126d2:	d304      	bcc.n	80126de <mem_trim+0x4a>
 80126d4:	4b6c      	ldr	r3, [pc, #432]	@ (8012888 <mem_trim+0x1f4>)
 80126d6:	681b      	ldr	r3, [r3, #0]
 80126d8:	687a      	ldr	r2, [r7, #4]
 80126da:	429a      	cmp	r2, r3
 80126dc:	d306      	bcc.n	80126ec <mem_trim+0x58>
 80126de:	4b6b      	ldr	r3, [pc, #428]	@ (801288c <mem_trim+0x1f8>)
 80126e0:	f240 22d1 	movw	r2, #721	@ 0x2d1
 80126e4:	496a      	ldr	r1, [pc, #424]	@ (8012890 <mem_trim+0x1fc>)
 80126e6:	486b      	ldr	r0, [pc, #428]	@ (8012894 <mem_trim+0x200>)
 80126e8:	f00c fd40 	bl	801f16c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80126ec:	4b65      	ldr	r3, [pc, #404]	@ (8012884 <mem_trim+0x1f0>)
 80126ee:	681b      	ldr	r3, [r3, #0]
 80126f0:	687a      	ldr	r2, [r7, #4]
 80126f2:	429a      	cmp	r2, r3
 80126f4:	d304      	bcc.n	8012700 <mem_trim+0x6c>
 80126f6:	4b64      	ldr	r3, [pc, #400]	@ (8012888 <mem_trim+0x1f4>)
 80126f8:	681b      	ldr	r3, [r3, #0]
 80126fa:	687a      	ldr	r2, [r7, #4]
 80126fc:	429a      	cmp	r2, r3
 80126fe:	d307      	bcc.n	8012710 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012700:	f00b fd60 	bl	801e1c4 <sys_arch_protect>
 8012704:	60b8      	str	r0, [r7, #8]
 8012706:	68b8      	ldr	r0, [r7, #8]
 8012708:	f00b fd6a 	bl	801e1e0 <sys_arch_unprotect>
    return rmem;
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	e0b5      	b.n	801287c <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	3b08      	subs	r3, #8
 8012714:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8012716:	69b8      	ldr	r0, [r7, #24]
 8012718:	f7ff fdee 	bl	80122f8 <mem_to_ptr>
 801271c:	4603      	mov	r3, r0
 801271e:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8012720:	69bb      	ldr	r3, [r7, #24]
 8012722:	881a      	ldrh	r2, [r3, #0]
 8012724:	8afb      	ldrh	r3, [r7, #22]
 8012726:	1ad3      	subs	r3, r2, r3
 8012728:	b29b      	uxth	r3, r3
 801272a:	3b08      	subs	r3, #8
 801272c:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801272e:	8bfa      	ldrh	r2, [r7, #30]
 8012730:	8abb      	ldrh	r3, [r7, #20]
 8012732:	429a      	cmp	r2, r3
 8012734:	d906      	bls.n	8012744 <mem_trim+0xb0>
 8012736:	4b55      	ldr	r3, [pc, #340]	@ (801288c <mem_trim+0x1f8>)
 8012738:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 801273c:	4956      	ldr	r1, [pc, #344]	@ (8012898 <mem_trim+0x204>)
 801273e:	4855      	ldr	r0, [pc, #340]	@ (8012894 <mem_trim+0x200>)
 8012740:	f00c fd14 	bl	801f16c <iprintf>
  if (newsize > size) {
 8012744:	8bfa      	ldrh	r2, [r7, #30]
 8012746:	8abb      	ldrh	r3, [r7, #20]
 8012748:	429a      	cmp	r2, r3
 801274a:	d901      	bls.n	8012750 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 801274c:	2300      	movs	r3, #0
 801274e:	e095      	b.n	801287c <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8012750:	8bfa      	ldrh	r2, [r7, #30]
 8012752:	8abb      	ldrh	r3, [r7, #20]
 8012754:	429a      	cmp	r2, r3
 8012756:	d101      	bne.n	801275c <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	e08f      	b.n	801287c <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 801275c:	484f      	ldr	r0, [pc, #316]	@ (801289c <mem_trim+0x208>)
 801275e:	f00b fcef 	bl	801e140 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8012762:	69bb      	ldr	r3, [r7, #24]
 8012764:	881b      	ldrh	r3, [r3, #0]
 8012766:	4618      	mov	r0, r3
 8012768:	f7ff fdb4 	bl	80122d4 <ptr_to_mem>
 801276c:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 801276e:	693b      	ldr	r3, [r7, #16]
 8012770:	791b      	ldrb	r3, [r3, #4]
 8012772:	2b00      	cmp	r3, #0
 8012774:	d13f      	bne.n	80127f6 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8012776:	69bb      	ldr	r3, [r7, #24]
 8012778:	881b      	ldrh	r3, [r3, #0]
 801277a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 801277e:	d106      	bne.n	801278e <mem_trim+0xfa>
 8012780:	4b42      	ldr	r3, [pc, #264]	@ (801288c <mem_trim+0x1f8>)
 8012782:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8012786:	4946      	ldr	r1, [pc, #280]	@ (80128a0 <mem_trim+0x20c>)
 8012788:	4842      	ldr	r0, [pc, #264]	@ (8012894 <mem_trim+0x200>)
 801278a:	f00c fcef 	bl	801f16c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 801278e:	693b      	ldr	r3, [r7, #16]
 8012790:	881b      	ldrh	r3, [r3, #0]
 8012792:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8012794:	8afa      	ldrh	r2, [r7, #22]
 8012796:	8bfb      	ldrh	r3, [r7, #30]
 8012798:	4413      	add	r3, r2
 801279a:	b29b      	uxth	r3, r3
 801279c:	3308      	adds	r3, #8
 801279e:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 80127a0:	4b40      	ldr	r3, [pc, #256]	@ (80128a4 <mem_trim+0x210>)
 80127a2:	681b      	ldr	r3, [r3, #0]
 80127a4:	693a      	ldr	r2, [r7, #16]
 80127a6:	429a      	cmp	r2, r3
 80127a8:	d106      	bne.n	80127b8 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 80127aa:	89fb      	ldrh	r3, [r7, #14]
 80127ac:	4618      	mov	r0, r3
 80127ae:	f7ff fd91 	bl	80122d4 <ptr_to_mem>
 80127b2:	4603      	mov	r3, r0
 80127b4:	4a3b      	ldr	r2, [pc, #236]	@ (80128a4 <mem_trim+0x210>)
 80127b6:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 80127b8:	89fb      	ldrh	r3, [r7, #14]
 80127ba:	4618      	mov	r0, r3
 80127bc:	f7ff fd8a 	bl	80122d4 <ptr_to_mem>
 80127c0:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 80127c2:	693b      	ldr	r3, [r7, #16]
 80127c4:	2200      	movs	r2, #0
 80127c6:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 80127c8:	693b      	ldr	r3, [r7, #16]
 80127ca:	89ba      	ldrh	r2, [r7, #12]
 80127cc:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 80127ce:	693b      	ldr	r3, [r7, #16]
 80127d0:	8afa      	ldrh	r2, [r7, #22]
 80127d2:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 80127d4:	69bb      	ldr	r3, [r7, #24]
 80127d6:	89fa      	ldrh	r2, [r7, #14]
 80127d8:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80127da:	693b      	ldr	r3, [r7, #16]
 80127dc:	881b      	ldrh	r3, [r3, #0]
 80127de:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80127e2:	d047      	beq.n	8012874 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80127e4:	693b      	ldr	r3, [r7, #16]
 80127e6:	881b      	ldrh	r3, [r3, #0]
 80127e8:	4618      	mov	r0, r3
 80127ea:	f7ff fd73 	bl	80122d4 <ptr_to_mem>
 80127ee:	4602      	mov	r2, r0
 80127f0:	89fb      	ldrh	r3, [r7, #14]
 80127f2:	8053      	strh	r3, [r2, #2]
 80127f4:	e03e      	b.n	8012874 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80127f6:	8bfb      	ldrh	r3, [r7, #30]
 80127f8:	f103 0214 	add.w	r2, r3, #20
 80127fc:	8abb      	ldrh	r3, [r7, #20]
 80127fe:	429a      	cmp	r2, r3
 8012800:	d838      	bhi.n	8012874 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8012802:	8afa      	ldrh	r2, [r7, #22]
 8012804:	8bfb      	ldrh	r3, [r7, #30]
 8012806:	4413      	add	r3, r2
 8012808:	b29b      	uxth	r3, r3
 801280a:	3308      	adds	r3, #8
 801280c:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801280e:	69bb      	ldr	r3, [r7, #24]
 8012810:	881b      	ldrh	r3, [r3, #0]
 8012812:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8012816:	d106      	bne.n	8012826 <mem_trim+0x192>
 8012818:	4b1c      	ldr	r3, [pc, #112]	@ (801288c <mem_trim+0x1f8>)
 801281a:	f240 3216 	movw	r2, #790	@ 0x316
 801281e:	4920      	ldr	r1, [pc, #128]	@ (80128a0 <mem_trim+0x20c>)
 8012820:	481c      	ldr	r0, [pc, #112]	@ (8012894 <mem_trim+0x200>)
 8012822:	f00c fca3 	bl	801f16c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8012826:	89fb      	ldrh	r3, [r7, #14]
 8012828:	4618      	mov	r0, r3
 801282a:	f7ff fd53 	bl	80122d4 <ptr_to_mem>
 801282e:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8012830:	4b1c      	ldr	r3, [pc, #112]	@ (80128a4 <mem_trim+0x210>)
 8012832:	681b      	ldr	r3, [r3, #0]
 8012834:	693a      	ldr	r2, [r7, #16]
 8012836:	429a      	cmp	r2, r3
 8012838:	d202      	bcs.n	8012840 <mem_trim+0x1ac>
      lfree = mem2;
 801283a:	4a1a      	ldr	r2, [pc, #104]	@ (80128a4 <mem_trim+0x210>)
 801283c:	693b      	ldr	r3, [r7, #16]
 801283e:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8012840:	693b      	ldr	r3, [r7, #16]
 8012842:	2200      	movs	r2, #0
 8012844:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8012846:	69bb      	ldr	r3, [r7, #24]
 8012848:	881a      	ldrh	r2, [r3, #0]
 801284a:	693b      	ldr	r3, [r7, #16]
 801284c:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 801284e:	693b      	ldr	r3, [r7, #16]
 8012850:	8afa      	ldrh	r2, [r7, #22]
 8012852:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8012854:	69bb      	ldr	r3, [r7, #24]
 8012856:	89fa      	ldrh	r2, [r7, #14]
 8012858:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801285a:	693b      	ldr	r3, [r7, #16]
 801285c:	881b      	ldrh	r3, [r3, #0]
 801285e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8012862:	d007      	beq.n	8012874 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8012864:	693b      	ldr	r3, [r7, #16]
 8012866:	881b      	ldrh	r3, [r3, #0]
 8012868:	4618      	mov	r0, r3
 801286a:	f7ff fd33 	bl	80122d4 <ptr_to_mem>
 801286e:	4602      	mov	r2, r0
 8012870:	89fb      	ldrh	r3, [r7, #14]
 8012872:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8012874:	4809      	ldr	r0, [pc, #36]	@ (801289c <mem_trim+0x208>)
 8012876:	f00b fc72 	bl	801e15e <sys_mutex_unlock>
  return rmem;
 801287a:	687b      	ldr	r3, [r7, #4]
}
 801287c:	4618      	mov	r0, r3
 801287e:	3720      	adds	r7, #32
 8012880:	46bd      	mov	sp, r7
 8012882:	bd80      	pop	{r7, pc}
 8012884:	20064b34 	.word	0x20064b34
 8012888:	20064b38 	.word	0x20064b38
 801288c:	08024b40 	.word	0x08024b40
 8012890:	08024ccc 	.word	0x08024ccc
 8012894:	08024b88 	.word	0x08024b88
 8012898:	08024ce4 	.word	0x08024ce4
 801289c:	20064b3c 	.word	0x20064b3c
 80128a0:	08024d04 	.word	0x08024d04
 80128a4:	20064b40 	.word	0x20064b40

080128a8 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 80128a8:	b580      	push	{r7, lr}
 80128aa:	b088      	sub	sp, #32
 80128ac:	af00      	add	r7, sp, #0
 80128ae:	4603      	mov	r3, r0
 80128b0:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 80128b2:	88fb      	ldrh	r3, [r7, #6]
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d101      	bne.n	80128bc <mem_malloc+0x14>
    return NULL;
 80128b8:	2300      	movs	r3, #0
 80128ba:	e0e2      	b.n	8012a82 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 80128bc:	88fb      	ldrh	r3, [r7, #6]
 80128be:	3303      	adds	r3, #3
 80128c0:	b29b      	uxth	r3, r3
 80128c2:	f023 0303 	bic.w	r3, r3, #3
 80128c6:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 80128c8:	8bbb      	ldrh	r3, [r7, #28]
 80128ca:	2b0b      	cmp	r3, #11
 80128cc:	d801      	bhi.n	80128d2 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 80128ce:	230c      	movs	r3, #12
 80128d0:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 80128d2:	8bbb      	ldrh	r3, [r7, #28]
 80128d4:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80128d8:	d803      	bhi.n	80128e2 <mem_malloc+0x3a>
 80128da:	8bba      	ldrh	r2, [r7, #28]
 80128dc:	88fb      	ldrh	r3, [r7, #6]
 80128de:	429a      	cmp	r2, r3
 80128e0:	d201      	bcs.n	80128e6 <mem_malloc+0x3e>
    return NULL;
 80128e2:	2300      	movs	r3, #0
 80128e4:	e0cd      	b.n	8012a82 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 80128e6:	4869      	ldr	r0, [pc, #420]	@ (8012a8c <mem_malloc+0x1e4>)
 80128e8:	f00b fc2a 	bl	801e140 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80128ec:	4b68      	ldr	r3, [pc, #416]	@ (8012a90 <mem_malloc+0x1e8>)
 80128ee:	681b      	ldr	r3, [r3, #0]
 80128f0:	4618      	mov	r0, r3
 80128f2:	f7ff fd01 	bl	80122f8 <mem_to_ptr>
 80128f6:	4603      	mov	r3, r0
 80128f8:	83fb      	strh	r3, [r7, #30]
 80128fa:	e0b7      	b.n	8012a6c <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 80128fc:	8bfb      	ldrh	r3, [r7, #30]
 80128fe:	4618      	mov	r0, r3
 8012900:	f7ff fce8 	bl	80122d4 <ptr_to_mem>
 8012904:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8012906:	697b      	ldr	r3, [r7, #20]
 8012908:	791b      	ldrb	r3, [r3, #4]
 801290a:	2b00      	cmp	r3, #0
 801290c:	f040 80a7 	bne.w	8012a5e <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8012910:	697b      	ldr	r3, [r7, #20]
 8012912:	881b      	ldrh	r3, [r3, #0]
 8012914:	461a      	mov	r2, r3
 8012916:	8bfb      	ldrh	r3, [r7, #30]
 8012918:	1ad3      	subs	r3, r2, r3
 801291a:	f1a3 0208 	sub.w	r2, r3, #8
 801291e:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8012920:	429a      	cmp	r2, r3
 8012922:	f0c0 809c 	bcc.w	8012a5e <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8012926:	697b      	ldr	r3, [r7, #20]
 8012928:	881b      	ldrh	r3, [r3, #0]
 801292a:	461a      	mov	r2, r3
 801292c:	8bfb      	ldrh	r3, [r7, #30]
 801292e:	1ad3      	subs	r3, r2, r3
 8012930:	f1a3 0208 	sub.w	r2, r3, #8
 8012934:	8bbb      	ldrh	r3, [r7, #28]
 8012936:	3314      	adds	r3, #20
 8012938:	429a      	cmp	r2, r3
 801293a:	d333      	bcc.n	80129a4 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 801293c:	8bfa      	ldrh	r2, [r7, #30]
 801293e:	8bbb      	ldrh	r3, [r7, #28]
 8012940:	4413      	add	r3, r2
 8012942:	b29b      	uxth	r3, r3
 8012944:	3308      	adds	r3, #8
 8012946:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8012948:	8a7b      	ldrh	r3, [r7, #18]
 801294a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 801294e:	d106      	bne.n	801295e <mem_malloc+0xb6>
 8012950:	4b50      	ldr	r3, [pc, #320]	@ (8012a94 <mem_malloc+0x1ec>)
 8012952:	f240 3287 	movw	r2, #903	@ 0x387
 8012956:	4950      	ldr	r1, [pc, #320]	@ (8012a98 <mem_malloc+0x1f0>)
 8012958:	4850      	ldr	r0, [pc, #320]	@ (8012a9c <mem_malloc+0x1f4>)
 801295a:	f00c fc07 	bl	801f16c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 801295e:	8a7b      	ldrh	r3, [r7, #18]
 8012960:	4618      	mov	r0, r3
 8012962:	f7ff fcb7 	bl	80122d4 <ptr_to_mem>
 8012966:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	2200      	movs	r2, #0
 801296c:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 801296e:	697b      	ldr	r3, [r7, #20]
 8012970:	881a      	ldrh	r2, [r3, #0]
 8012972:	68fb      	ldr	r3, [r7, #12]
 8012974:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8012976:	68fb      	ldr	r3, [r7, #12]
 8012978:	8bfa      	ldrh	r2, [r7, #30]
 801297a:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 801297c:	697b      	ldr	r3, [r7, #20]
 801297e:	8a7a      	ldrh	r2, [r7, #18]
 8012980:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8012982:	697b      	ldr	r3, [r7, #20]
 8012984:	2201      	movs	r2, #1
 8012986:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8012988:	68fb      	ldr	r3, [r7, #12]
 801298a:	881b      	ldrh	r3, [r3, #0]
 801298c:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8012990:	d00b      	beq.n	80129aa <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8012992:	68fb      	ldr	r3, [r7, #12]
 8012994:	881b      	ldrh	r3, [r3, #0]
 8012996:	4618      	mov	r0, r3
 8012998:	f7ff fc9c 	bl	80122d4 <ptr_to_mem>
 801299c:	4602      	mov	r2, r0
 801299e:	8a7b      	ldrh	r3, [r7, #18]
 80129a0:	8053      	strh	r3, [r2, #2]
 80129a2:	e002      	b.n	80129aa <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 80129a4:	697b      	ldr	r3, [r7, #20]
 80129a6:	2201      	movs	r2, #1
 80129a8:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 80129aa:	4b39      	ldr	r3, [pc, #228]	@ (8012a90 <mem_malloc+0x1e8>)
 80129ac:	681b      	ldr	r3, [r3, #0]
 80129ae:	697a      	ldr	r2, [r7, #20]
 80129b0:	429a      	cmp	r2, r3
 80129b2:	d127      	bne.n	8012a04 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 80129b4:	4b36      	ldr	r3, [pc, #216]	@ (8012a90 <mem_malloc+0x1e8>)
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 80129ba:	e005      	b.n	80129c8 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 80129bc:	69bb      	ldr	r3, [r7, #24]
 80129be:	881b      	ldrh	r3, [r3, #0]
 80129c0:	4618      	mov	r0, r3
 80129c2:	f7ff fc87 	bl	80122d4 <ptr_to_mem>
 80129c6:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 80129c8:	69bb      	ldr	r3, [r7, #24]
 80129ca:	791b      	ldrb	r3, [r3, #4]
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	d004      	beq.n	80129da <mem_malloc+0x132>
 80129d0:	4b33      	ldr	r3, [pc, #204]	@ (8012aa0 <mem_malloc+0x1f8>)
 80129d2:	681b      	ldr	r3, [r3, #0]
 80129d4:	69ba      	ldr	r2, [r7, #24]
 80129d6:	429a      	cmp	r2, r3
 80129d8:	d1f0      	bne.n	80129bc <mem_malloc+0x114>
          }
          lfree = cur;
 80129da:	4a2d      	ldr	r2, [pc, #180]	@ (8012a90 <mem_malloc+0x1e8>)
 80129dc:	69bb      	ldr	r3, [r7, #24]
 80129de:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 80129e0:	4b2b      	ldr	r3, [pc, #172]	@ (8012a90 <mem_malloc+0x1e8>)
 80129e2:	681a      	ldr	r2, [r3, #0]
 80129e4:	4b2e      	ldr	r3, [pc, #184]	@ (8012aa0 <mem_malloc+0x1f8>)
 80129e6:	681b      	ldr	r3, [r3, #0]
 80129e8:	429a      	cmp	r2, r3
 80129ea:	d00b      	beq.n	8012a04 <mem_malloc+0x15c>
 80129ec:	4b28      	ldr	r3, [pc, #160]	@ (8012a90 <mem_malloc+0x1e8>)
 80129ee:	681b      	ldr	r3, [r3, #0]
 80129f0:	791b      	ldrb	r3, [r3, #4]
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d006      	beq.n	8012a04 <mem_malloc+0x15c>
 80129f6:	4b27      	ldr	r3, [pc, #156]	@ (8012a94 <mem_malloc+0x1ec>)
 80129f8:	f240 32b5 	movw	r2, #949	@ 0x3b5
 80129fc:	4929      	ldr	r1, [pc, #164]	@ (8012aa4 <mem_malloc+0x1fc>)
 80129fe:	4827      	ldr	r0, [pc, #156]	@ (8012a9c <mem_malloc+0x1f4>)
 8012a00:	f00c fbb4 	bl	801f16c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8012a04:	4821      	ldr	r0, [pc, #132]	@ (8012a8c <mem_malloc+0x1e4>)
 8012a06:	f00b fbaa 	bl	801e15e <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8012a0a:	8bba      	ldrh	r2, [r7, #28]
 8012a0c:	697b      	ldr	r3, [r7, #20]
 8012a0e:	4413      	add	r3, r2
 8012a10:	3308      	adds	r3, #8
 8012a12:	4a23      	ldr	r2, [pc, #140]	@ (8012aa0 <mem_malloc+0x1f8>)
 8012a14:	6812      	ldr	r2, [r2, #0]
 8012a16:	4293      	cmp	r3, r2
 8012a18:	d906      	bls.n	8012a28 <mem_malloc+0x180>
 8012a1a:	4b1e      	ldr	r3, [pc, #120]	@ (8012a94 <mem_malloc+0x1ec>)
 8012a1c:	f240 32b9 	movw	r2, #953	@ 0x3b9
 8012a20:	4921      	ldr	r1, [pc, #132]	@ (8012aa8 <mem_malloc+0x200>)
 8012a22:	481e      	ldr	r0, [pc, #120]	@ (8012a9c <mem_malloc+0x1f4>)
 8012a24:	f00c fba2 	bl	801f16c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8012a28:	697b      	ldr	r3, [r7, #20]
 8012a2a:	f003 0303 	and.w	r3, r3, #3
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d006      	beq.n	8012a40 <mem_malloc+0x198>
 8012a32:	4b18      	ldr	r3, [pc, #96]	@ (8012a94 <mem_malloc+0x1ec>)
 8012a34:	f240 32bb 	movw	r2, #955	@ 0x3bb
 8012a38:	491c      	ldr	r1, [pc, #112]	@ (8012aac <mem_malloc+0x204>)
 8012a3a:	4818      	ldr	r0, [pc, #96]	@ (8012a9c <mem_malloc+0x1f4>)
 8012a3c:	f00c fb96 	bl	801f16c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8012a40:	697b      	ldr	r3, [r7, #20]
 8012a42:	f003 0303 	and.w	r3, r3, #3
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d006      	beq.n	8012a58 <mem_malloc+0x1b0>
 8012a4a:	4b12      	ldr	r3, [pc, #72]	@ (8012a94 <mem_malloc+0x1ec>)
 8012a4c:	f240 32bd 	movw	r2, #957	@ 0x3bd
 8012a50:	4917      	ldr	r1, [pc, #92]	@ (8012ab0 <mem_malloc+0x208>)
 8012a52:	4812      	ldr	r0, [pc, #72]	@ (8012a9c <mem_malloc+0x1f4>)
 8012a54:	f00c fb8a 	bl	801f16c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8012a58:	697b      	ldr	r3, [r7, #20]
 8012a5a:	3308      	adds	r3, #8
 8012a5c:	e011      	b.n	8012a82 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8012a5e:	8bfb      	ldrh	r3, [r7, #30]
 8012a60:	4618      	mov	r0, r3
 8012a62:	f7ff fc37 	bl	80122d4 <ptr_to_mem>
 8012a66:	4603      	mov	r3, r0
 8012a68:	881b      	ldrh	r3, [r3, #0]
 8012a6a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8012a6c:	8bfa      	ldrh	r2, [r7, #30]
 8012a6e:	8bbb      	ldrh	r3, [r7, #28]
 8012a70:	f5c3 537a 	rsb	r3, r3, #16000	@ 0x3e80
 8012a74:	429a      	cmp	r2, r3
 8012a76:	f4ff af41 	bcc.w	80128fc <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8012a7a:	4804      	ldr	r0, [pc, #16]	@ (8012a8c <mem_malloc+0x1e4>)
 8012a7c:	f00b fb6f 	bl	801e15e <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8012a80:	2300      	movs	r3, #0
}
 8012a82:	4618      	mov	r0, r3
 8012a84:	3720      	adds	r7, #32
 8012a86:	46bd      	mov	sp, r7
 8012a88:	bd80      	pop	{r7, pc}
 8012a8a:	bf00      	nop
 8012a8c:	20064b3c 	.word	0x20064b3c
 8012a90:	20064b40 	.word	0x20064b40
 8012a94:	08024b40 	.word	0x08024b40
 8012a98:	08024d04 	.word	0x08024d04
 8012a9c:	08024b88 	.word	0x08024b88
 8012aa0:	20064b38 	.word	0x20064b38
 8012aa4:	08024d18 	.word	0x08024d18
 8012aa8:	08024d34 	.word	0x08024d34
 8012aac:	08024d64 	.word	0x08024d64
 8012ab0:	08024d94 	.word	0x08024d94

08012ab4 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8012ab4:	b480      	push	{r7}
 8012ab6:	b085      	sub	sp, #20
 8012ab8:	af00      	add	r7, sp, #0
 8012aba:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	689b      	ldr	r3, [r3, #8]
 8012ac0:	2200      	movs	r2, #0
 8012ac2:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	685b      	ldr	r3, [r3, #4]
 8012ac8:	3303      	adds	r3, #3
 8012aca:	f023 0303 	bic.w	r3, r3, #3
 8012ace:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8012ad0:	2300      	movs	r3, #0
 8012ad2:	60fb      	str	r3, [r7, #12]
 8012ad4:	e011      	b.n	8012afa <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	689b      	ldr	r3, [r3, #8]
 8012ada:	681a      	ldr	r2, [r3, #0]
 8012adc:	68bb      	ldr	r3, [r7, #8]
 8012ade:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	689b      	ldr	r3, [r3, #8]
 8012ae4:	68ba      	ldr	r2, [r7, #8]
 8012ae6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	881b      	ldrh	r3, [r3, #0]
 8012aec:	461a      	mov	r2, r3
 8012aee:	68bb      	ldr	r3, [r7, #8]
 8012af0:	4413      	add	r3, r2
 8012af2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8012af4:	68fb      	ldr	r3, [r7, #12]
 8012af6:	3301      	adds	r3, #1
 8012af8:	60fb      	str	r3, [r7, #12]
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	885b      	ldrh	r3, [r3, #2]
 8012afe:	461a      	mov	r2, r3
 8012b00:	68fb      	ldr	r3, [r7, #12]
 8012b02:	4293      	cmp	r3, r2
 8012b04:	dbe7      	blt.n	8012ad6 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8012b06:	bf00      	nop
 8012b08:	bf00      	nop
 8012b0a:	3714      	adds	r7, #20
 8012b0c:	46bd      	mov	sp, r7
 8012b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b12:	4770      	bx	lr

08012b14 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8012b14:	b580      	push	{r7, lr}
 8012b16:	b082      	sub	sp, #8
 8012b18:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8012b1a:	2300      	movs	r3, #0
 8012b1c:	80fb      	strh	r3, [r7, #6]
 8012b1e:	e009      	b.n	8012b34 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8012b20:	88fb      	ldrh	r3, [r7, #6]
 8012b22:	4a08      	ldr	r2, [pc, #32]	@ (8012b44 <memp_init+0x30>)
 8012b24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012b28:	4618      	mov	r0, r3
 8012b2a:	f7ff ffc3 	bl	8012ab4 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8012b2e:	88fb      	ldrh	r3, [r7, #6]
 8012b30:	3301      	adds	r3, #1
 8012b32:	80fb      	strh	r3, [r7, #6]
 8012b34:	88fb      	ldrh	r3, [r7, #6]
 8012b36:	2b0d      	cmp	r3, #13
 8012b38:	d9f2      	bls.n	8012b20 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8012b3a:	bf00      	nop
 8012b3c:	bf00      	nop
 8012b3e:	3708      	adds	r7, #8
 8012b40:	46bd      	mov	sp, r7
 8012b42:	bd80      	pop	{r7, pc}
 8012b44:	0802763c 	.word	0x0802763c

08012b48 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8012b48:	b580      	push	{r7, lr}
 8012b4a:	b084      	sub	sp, #16
 8012b4c:	af00      	add	r7, sp, #0
 8012b4e:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8012b50:	f00b fb38 	bl	801e1c4 <sys_arch_protect>
 8012b54:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	689b      	ldr	r3, [r3, #8]
 8012b5a:	681b      	ldr	r3, [r3, #0]
 8012b5c:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8012b5e:	68bb      	ldr	r3, [r7, #8]
 8012b60:	2b00      	cmp	r3, #0
 8012b62:	d015      	beq.n	8012b90 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	689b      	ldr	r3, [r3, #8]
 8012b68:	68ba      	ldr	r2, [r7, #8]
 8012b6a:	6812      	ldr	r2, [r2, #0]
 8012b6c:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8012b6e:	68bb      	ldr	r3, [r7, #8]
 8012b70:	f003 0303 	and.w	r3, r3, #3
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	d006      	beq.n	8012b86 <do_memp_malloc_pool+0x3e>
 8012b78:	4b09      	ldr	r3, [pc, #36]	@ (8012ba0 <do_memp_malloc_pool+0x58>)
 8012b7a:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8012b7e:	4909      	ldr	r1, [pc, #36]	@ (8012ba4 <do_memp_malloc_pool+0x5c>)
 8012b80:	4809      	ldr	r0, [pc, #36]	@ (8012ba8 <do_memp_malloc_pool+0x60>)
 8012b82:	f00c faf3 	bl	801f16c <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8012b86:	68f8      	ldr	r0, [r7, #12]
 8012b88:	f00b fb2a 	bl	801e1e0 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8012b8c:	68bb      	ldr	r3, [r7, #8]
 8012b8e:	e003      	b.n	8012b98 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8012b90:	68f8      	ldr	r0, [r7, #12]
 8012b92:	f00b fb25 	bl	801e1e0 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8012b96:	2300      	movs	r3, #0
}
 8012b98:	4618      	mov	r0, r3
 8012b9a:	3710      	adds	r7, #16
 8012b9c:	46bd      	mov	sp, r7
 8012b9e:	bd80      	pop	{r7, pc}
 8012ba0:	08024db8 	.word	0x08024db8
 8012ba4:	08024de8 	.word	0x08024de8
 8012ba8:	08024e0c 	.word	0x08024e0c

08012bac <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8012bac:	b580      	push	{r7, lr}
 8012bae:	b082      	sub	sp, #8
 8012bb0:	af00      	add	r7, sp, #0
 8012bb2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	d106      	bne.n	8012bc8 <memp_malloc_pool+0x1c>
 8012bba:	4b0a      	ldr	r3, [pc, #40]	@ (8012be4 <memp_malloc_pool+0x38>)
 8012bbc:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8012bc0:	4909      	ldr	r1, [pc, #36]	@ (8012be8 <memp_malloc_pool+0x3c>)
 8012bc2:	480a      	ldr	r0, [pc, #40]	@ (8012bec <memp_malloc_pool+0x40>)
 8012bc4:	f00c fad2 	bl	801f16c <iprintf>
  if (desc == NULL) {
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	d101      	bne.n	8012bd2 <memp_malloc_pool+0x26>
    return NULL;
 8012bce:	2300      	movs	r3, #0
 8012bd0:	e003      	b.n	8012bda <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8012bd2:	6878      	ldr	r0, [r7, #4]
 8012bd4:	f7ff ffb8 	bl	8012b48 <do_memp_malloc_pool>
 8012bd8:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8012bda:	4618      	mov	r0, r3
 8012bdc:	3708      	adds	r7, #8
 8012bde:	46bd      	mov	sp, r7
 8012be0:	bd80      	pop	{r7, pc}
 8012be2:	bf00      	nop
 8012be4:	08024db8 	.word	0x08024db8
 8012be8:	08024e34 	.word	0x08024e34
 8012bec:	08024e0c 	.word	0x08024e0c

08012bf0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8012bf0:	b580      	push	{r7, lr}
 8012bf2:	b084      	sub	sp, #16
 8012bf4:	af00      	add	r7, sp, #0
 8012bf6:	4603      	mov	r3, r0
 8012bf8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8012bfa:	79fb      	ldrb	r3, [r7, #7]
 8012bfc:	2b0d      	cmp	r3, #13
 8012bfe:	d908      	bls.n	8012c12 <memp_malloc+0x22>
 8012c00:	4b0a      	ldr	r3, [pc, #40]	@ (8012c2c <memp_malloc+0x3c>)
 8012c02:	f240 1257 	movw	r2, #343	@ 0x157
 8012c06:	490a      	ldr	r1, [pc, #40]	@ (8012c30 <memp_malloc+0x40>)
 8012c08:	480a      	ldr	r0, [pc, #40]	@ (8012c34 <memp_malloc+0x44>)
 8012c0a:	f00c faaf 	bl	801f16c <iprintf>
 8012c0e:	2300      	movs	r3, #0
 8012c10:	e008      	b.n	8012c24 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8012c12:	79fb      	ldrb	r3, [r7, #7]
 8012c14:	4a08      	ldr	r2, [pc, #32]	@ (8012c38 <memp_malloc+0x48>)
 8012c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012c1a:	4618      	mov	r0, r3
 8012c1c:	f7ff ff94 	bl	8012b48 <do_memp_malloc_pool>
 8012c20:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8012c22:	68fb      	ldr	r3, [r7, #12]
}
 8012c24:	4618      	mov	r0, r3
 8012c26:	3710      	adds	r7, #16
 8012c28:	46bd      	mov	sp, r7
 8012c2a:	bd80      	pop	{r7, pc}
 8012c2c:	08024db8 	.word	0x08024db8
 8012c30:	08024e48 	.word	0x08024e48
 8012c34:	08024e0c 	.word	0x08024e0c
 8012c38:	0802763c 	.word	0x0802763c

08012c3c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8012c3c:	b580      	push	{r7, lr}
 8012c3e:	b084      	sub	sp, #16
 8012c40:	af00      	add	r7, sp, #0
 8012c42:	6078      	str	r0, [r7, #4]
 8012c44:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8012c46:	683b      	ldr	r3, [r7, #0]
 8012c48:	f003 0303 	and.w	r3, r3, #3
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	d006      	beq.n	8012c5e <do_memp_free_pool+0x22>
 8012c50:	4b0d      	ldr	r3, [pc, #52]	@ (8012c88 <do_memp_free_pool+0x4c>)
 8012c52:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8012c56:	490d      	ldr	r1, [pc, #52]	@ (8012c8c <do_memp_free_pool+0x50>)
 8012c58:	480d      	ldr	r0, [pc, #52]	@ (8012c90 <do_memp_free_pool+0x54>)
 8012c5a:	f00c fa87 	bl	801f16c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8012c5e:	683b      	ldr	r3, [r7, #0]
 8012c60:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8012c62:	f00b faaf 	bl	801e1c4 <sys_arch_protect>
 8012c66:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	689b      	ldr	r3, [r3, #8]
 8012c6c:	681a      	ldr	r2, [r3, #0]
 8012c6e:	68fb      	ldr	r3, [r7, #12]
 8012c70:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8012c72:	687b      	ldr	r3, [r7, #4]
 8012c74:	689b      	ldr	r3, [r3, #8]
 8012c76:	68fa      	ldr	r2, [r7, #12]
 8012c78:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8012c7a:	68b8      	ldr	r0, [r7, #8]
 8012c7c:	f00b fab0 	bl	801e1e0 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8012c80:	bf00      	nop
 8012c82:	3710      	adds	r7, #16
 8012c84:	46bd      	mov	sp, r7
 8012c86:	bd80      	pop	{r7, pc}
 8012c88:	08024db8 	.word	0x08024db8
 8012c8c:	08024e68 	.word	0x08024e68
 8012c90:	08024e0c 	.word	0x08024e0c

08012c94 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8012c94:	b580      	push	{r7, lr}
 8012c96:	b082      	sub	sp, #8
 8012c98:	af00      	add	r7, sp, #0
 8012c9a:	6078      	str	r0, [r7, #4]
 8012c9c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	2b00      	cmp	r3, #0
 8012ca2:	d106      	bne.n	8012cb2 <memp_free_pool+0x1e>
 8012ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8012cd0 <memp_free_pool+0x3c>)
 8012ca6:	f240 1295 	movw	r2, #405	@ 0x195
 8012caa:	490a      	ldr	r1, [pc, #40]	@ (8012cd4 <memp_free_pool+0x40>)
 8012cac:	480a      	ldr	r0, [pc, #40]	@ (8012cd8 <memp_free_pool+0x44>)
 8012cae:	f00c fa5d 	bl	801f16c <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d007      	beq.n	8012cc8 <memp_free_pool+0x34>
 8012cb8:	683b      	ldr	r3, [r7, #0]
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d004      	beq.n	8012cc8 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8012cbe:	6839      	ldr	r1, [r7, #0]
 8012cc0:	6878      	ldr	r0, [r7, #4]
 8012cc2:	f7ff ffbb 	bl	8012c3c <do_memp_free_pool>
 8012cc6:	e000      	b.n	8012cca <memp_free_pool+0x36>
    return;
 8012cc8:	bf00      	nop
}
 8012cca:	3708      	adds	r7, #8
 8012ccc:	46bd      	mov	sp, r7
 8012cce:	bd80      	pop	{r7, pc}
 8012cd0:	08024db8 	.word	0x08024db8
 8012cd4:	08024e34 	.word	0x08024e34
 8012cd8:	08024e0c 	.word	0x08024e0c

08012cdc <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8012cdc:	b580      	push	{r7, lr}
 8012cde:	b082      	sub	sp, #8
 8012ce0:	af00      	add	r7, sp, #0
 8012ce2:	4603      	mov	r3, r0
 8012ce4:	6039      	str	r1, [r7, #0]
 8012ce6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8012ce8:	79fb      	ldrb	r3, [r7, #7]
 8012cea:	2b0d      	cmp	r3, #13
 8012cec:	d907      	bls.n	8012cfe <memp_free+0x22>
 8012cee:	4b0c      	ldr	r3, [pc, #48]	@ (8012d20 <memp_free+0x44>)
 8012cf0:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8012cf4:	490b      	ldr	r1, [pc, #44]	@ (8012d24 <memp_free+0x48>)
 8012cf6:	480c      	ldr	r0, [pc, #48]	@ (8012d28 <memp_free+0x4c>)
 8012cf8:	f00c fa38 	bl	801f16c <iprintf>
 8012cfc:	e00c      	b.n	8012d18 <memp_free+0x3c>

  if (mem == NULL) {
 8012cfe:	683b      	ldr	r3, [r7, #0]
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	d008      	beq.n	8012d16 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8012d04:	79fb      	ldrb	r3, [r7, #7]
 8012d06:	4a09      	ldr	r2, [pc, #36]	@ (8012d2c <memp_free+0x50>)
 8012d08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012d0c:	6839      	ldr	r1, [r7, #0]
 8012d0e:	4618      	mov	r0, r3
 8012d10:	f7ff ff94 	bl	8012c3c <do_memp_free_pool>
 8012d14:	e000      	b.n	8012d18 <memp_free+0x3c>
    return;
 8012d16:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8012d18:	3708      	adds	r7, #8
 8012d1a:	46bd      	mov	sp, r7
 8012d1c:	bd80      	pop	{r7, pc}
 8012d1e:	bf00      	nop
 8012d20:	08024db8 	.word	0x08024db8
 8012d24:	08024e88 	.word	0x08024e88
 8012d28:	08024e0c 	.word	0x08024e0c
 8012d2c:	0802763c 	.word	0x0802763c

08012d30 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8012d30:	b480      	push	{r7}
 8012d32:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8012d34:	bf00      	nop
 8012d36:	46bd      	mov	sp, r7
 8012d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d3c:	4770      	bx	lr
	...

08012d40 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8012d40:	b580      	push	{r7, lr}
 8012d42:	b086      	sub	sp, #24
 8012d44:	af00      	add	r7, sp, #0
 8012d46:	60f8      	str	r0, [r7, #12]
 8012d48:	60b9      	str	r1, [r7, #8]
 8012d4a:	607a      	str	r2, [r7, #4]
 8012d4c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	d108      	bne.n	8012d66 <netif_add+0x26>
 8012d54:	4b57      	ldr	r3, [pc, #348]	@ (8012eb4 <netif_add+0x174>)
 8012d56:	f240 1227 	movw	r2, #295	@ 0x127
 8012d5a:	4957      	ldr	r1, [pc, #348]	@ (8012eb8 <netif_add+0x178>)
 8012d5c:	4857      	ldr	r0, [pc, #348]	@ (8012ebc <netif_add+0x17c>)
 8012d5e:	f00c fa05 	bl	801f16c <iprintf>
 8012d62:	2300      	movs	r3, #0
 8012d64:	e0a2      	b.n	8012eac <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8012d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	d108      	bne.n	8012d7e <netif_add+0x3e>
 8012d6c:	4b51      	ldr	r3, [pc, #324]	@ (8012eb4 <netif_add+0x174>)
 8012d6e:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8012d72:	4953      	ldr	r1, [pc, #332]	@ (8012ec0 <netif_add+0x180>)
 8012d74:	4851      	ldr	r0, [pc, #324]	@ (8012ebc <netif_add+0x17c>)
 8012d76:	f00c f9f9 	bl	801f16c <iprintf>
 8012d7a:	2300      	movs	r3, #0
 8012d7c:	e096      	b.n	8012eac <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8012d7e:	68bb      	ldr	r3, [r7, #8]
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	d101      	bne.n	8012d88 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8012d84:	4b4f      	ldr	r3, [pc, #316]	@ (8012ec4 <netif_add+0x184>)
 8012d86:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	2b00      	cmp	r3, #0
 8012d8c:	d101      	bne.n	8012d92 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8012d8e:	4b4d      	ldr	r3, [pc, #308]	@ (8012ec4 <netif_add+0x184>)
 8012d90:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8012d92:	683b      	ldr	r3, [r7, #0]
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	d101      	bne.n	8012d9c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8012d98:	4b4a      	ldr	r3, [pc, #296]	@ (8012ec4 <netif_add+0x184>)
 8012d9a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8012d9c:	68fb      	ldr	r3, [r7, #12]
 8012d9e:	2200      	movs	r2, #0
 8012da0:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8012da2:	68fb      	ldr	r3, [r7, #12]
 8012da4:	2200      	movs	r2, #0
 8012da6:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8012da8:	68fb      	ldr	r3, [r7, #12]
 8012daa:	2200      	movs	r2, #0
 8012dac:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8012dae:	68fb      	ldr	r3, [r7, #12]
 8012db0:	4a45      	ldr	r2, [pc, #276]	@ (8012ec8 <netif_add+0x188>)
 8012db2:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8012db4:	68fb      	ldr	r3, [r7, #12]
 8012db6:	2200      	movs	r2, #0
 8012db8:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 8012dba:	68fb      	ldr	r3, [r7, #12]
 8012dbc:	2200      	movs	r2, #0
 8012dbe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8012dc2:	68fb      	ldr	r3, [r7, #12]
 8012dc4:	2200      	movs	r2, #0
 8012dc6:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8012dc8:	68fb      	ldr	r3, [r7, #12]
 8012dca:	6a3a      	ldr	r2, [r7, #32]
 8012dcc:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8012dce:	4b3f      	ldr	r3, [pc, #252]	@ (8012ecc <netif_add+0x18c>)
 8012dd0:	781a      	ldrb	r2, [r3, #0]
 8012dd2:	68fb      	ldr	r3, [r7, #12]
 8012dd4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8012dd8:	68fb      	ldr	r3, [r7, #12]
 8012dda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012ddc:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8012dde:	683b      	ldr	r3, [r7, #0]
 8012de0:	687a      	ldr	r2, [r7, #4]
 8012de2:	68b9      	ldr	r1, [r7, #8]
 8012de4:	68f8      	ldr	r0, [r7, #12]
 8012de6:	f000 f913 	bl	8013010 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8012dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012dec:	68f8      	ldr	r0, [r7, #12]
 8012dee:	4798      	blx	r3
 8012df0:	4603      	mov	r3, r0
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	d001      	beq.n	8012dfa <netif_add+0xba>
    return NULL;
 8012df6:	2300      	movs	r3, #0
 8012df8:	e058      	b.n	8012eac <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8012dfa:	68fb      	ldr	r3, [r7, #12]
 8012dfc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012e00:	2bff      	cmp	r3, #255	@ 0xff
 8012e02:	d103      	bne.n	8012e0c <netif_add+0xcc>
        netif->num = 0;
 8012e04:	68fb      	ldr	r3, [r7, #12]
 8012e06:	2200      	movs	r2, #0
 8012e08:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 8012e0c:	2300      	movs	r3, #0
 8012e0e:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8012e10:	4b2f      	ldr	r3, [pc, #188]	@ (8012ed0 <netif_add+0x190>)
 8012e12:	681b      	ldr	r3, [r3, #0]
 8012e14:	617b      	str	r3, [r7, #20]
 8012e16:	e02b      	b.n	8012e70 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8012e18:	697a      	ldr	r2, [r7, #20]
 8012e1a:	68fb      	ldr	r3, [r7, #12]
 8012e1c:	429a      	cmp	r2, r3
 8012e1e:	d106      	bne.n	8012e2e <netif_add+0xee>
 8012e20:	4b24      	ldr	r3, [pc, #144]	@ (8012eb4 <netif_add+0x174>)
 8012e22:	f240 128b 	movw	r2, #395	@ 0x18b
 8012e26:	492b      	ldr	r1, [pc, #172]	@ (8012ed4 <netif_add+0x194>)
 8012e28:	4824      	ldr	r0, [pc, #144]	@ (8012ebc <netif_add+0x17c>)
 8012e2a:	f00c f99f 	bl	801f16c <iprintf>
        num_netifs++;
 8012e2e:	693b      	ldr	r3, [r7, #16]
 8012e30:	3301      	adds	r3, #1
 8012e32:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8012e34:	693b      	ldr	r3, [r7, #16]
 8012e36:	2bff      	cmp	r3, #255	@ 0xff
 8012e38:	dd06      	ble.n	8012e48 <netif_add+0x108>
 8012e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8012eb4 <netif_add+0x174>)
 8012e3c:	f240 128d 	movw	r2, #397	@ 0x18d
 8012e40:	4925      	ldr	r1, [pc, #148]	@ (8012ed8 <netif_add+0x198>)
 8012e42:	481e      	ldr	r0, [pc, #120]	@ (8012ebc <netif_add+0x17c>)
 8012e44:	f00c f992 	bl	801f16c <iprintf>
        if (netif2->num == netif->num) {
 8012e48:	697b      	ldr	r3, [r7, #20]
 8012e4a:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8012e4e:	68fb      	ldr	r3, [r7, #12]
 8012e50:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012e54:	429a      	cmp	r2, r3
 8012e56:	d108      	bne.n	8012e6a <netif_add+0x12a>
          netif->num++;
 8012e58:	68fb      	ldr	r3, [r7, #12]
 8012e5a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012e5e:	3301      	adds	r3, #1
 8012e60:	b2da      	uxtb	r2, r3
 8012e62:	68fb      	ldr	r3, [r7, #12]
 8012e64:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8012e68:	e005      	b.n	8012e76 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8012e6a:	697b      	ldr	r3, [r7, #20]
 8012e6c:	681b      	ldr	r3, [r3, #0]
 8012e6e:	617b      	str	r3, [r7, #20]
 8012e70:	697b      	ldr	r3, [r7, #20]
 8012e72:	2b00      	cmp	r3, #0
 8012e74:	d1d0      	bne.n	8012e18 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8012e76:	697b      	ldr	r3, [r7, #20]
 8012e78:	2b00      	cmp	r3, #0
 8012e7a:	d1be      	bne.n	8012dfa <netif_add+0xba>
  }
  if (netif->num == 254) {
 8012e7c:	68fb      	ldr	r3, [r7, #12]
 8012e7e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012e82:	2bfe      	cmp	r3, #254	@ 0xfe
 8012e84:	d103      	bne.n	8012e8e <netif_add+0x14e>
    netif_num = 0;
 8012e86:	4b11      	ldr	r3, [pc, #68]	@ (8012ecc <netif_add+0x18c>)
 8012e88:	2200      	movs	r2, #0
 8012e8a:	701a      	strb	r2, [r3, #0]
 8012e8c:	e006      	b.n	8012e9c <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8012e8e:	68fb      	ldr	r3, [r7, #12]
 8012e90:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012e94:	3301      	adds	r3, #1
 8012e96:	b2da      	uxtb	r2, r3
 8012e98:	4b0c      	ldr	r3, [pc, #48]	@ (8012ecc <netif_add+0x18c>)
 8012e9a:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8012e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8012ed0 <netif_add+0x190>)
 8012e9e:	681a      	ldr	r2, [r3, #0]
 8012ea0:	68fb      	ldr	r3, [r7, #12]
 8012ea2:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8012ea4:	4a0a      	ldr	r2, [pc, #40]	@ (8012ed0 <netif_add+0x190>)
 8012ea6:	68fb      	ldr	r3, [r7, #12]
 8012ea8:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8012eaa:	68fb      	ldr	r3, [r7, #12]
}
 8012eac:	4618      	mov	r0, r3
 8012eae:	3718      	adds	r7, #24
 8012eb0:	46bd      	mov	sp, r7
 8012eb2:	bd80      	pop	{r7, pc}
 8012eb4:	08024ea4 	.word	0x08024ea4
 8012eb8:	08024f38 	.word	0x08024f38
 8012ebc:	08024ef4 	.word	0x08024ef4
 8012ec0:	08024f54 	.word	0x08024f54
 8012ec4:	080276bc 	.word	0x080276bc
 8012ec8:	080132eb 	.word	0x080132eb
 8012ecc:	20067d74 	.word	0x20067d74
 8012ed0:	20067d6c 	.word	0x20067d6c
 8012ed4:	08024f78 	.word	0x08024f78
 8012ed8:	08024f8c 	.word	0x08024f8c

08012edc <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012edc:	b580      	push	{r7, lr}
 8012ede:	b082      	sub	sp, #8
 8012ee0:	af00      	add	r7, sp, #0
 8012ee2:	6078      	str	r0, [r7, #4]
 8012ee4:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8012ee6:	6839      	ldr	r1, [r7, #0]
 8012ee8:	6878      	ldr	r0, [r7, #4]
 8012eea:	f003 f8f5 	bl	80160d8 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8012eee:	6839      	ldr	r1, [r7, #0]
 8012ef0:	6878      	ldr	r0, [r7, #4]
 8012ef2:	f008 fa0b 	bl	801b30c <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8012ef6:	bf00      	nop
 8012ef8:	3708      	adds	r7, #8
 8012efa:	46bd      	mov	sp, r7
 8012efc:	bd80      	pop	{r7, pc}
	...

08012f00 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8012f00:	b580      	push	{r7, lr}
 8012f02:	b086      	sub	sp, #24
 8012f04:	af00      	add	r7, sp, #0
 8012f06:	60f8      	str	r0, [r7, #12]
 8012f08:	60b9      	str	r1, [r7, #8]
 8012f0a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8012f0c:	68bb      	ldr	r3, [r7, #8]
 8012f0e:	2b00      	cmp	r3, #0
 8012f10:	d106      	bne.n	8012f20 <netif_do_set_ipaddr+0x20>
 8012f12:	4b1d      	ldr	r3, [pc, #116]	@ (8012f88 <netif_do_set_ipaddr+0x88>)
 8012f14:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8012f18:	491c      	ldr	r1, [pc, #112]	@ (8012f8c <netif_do_set_ipaddr+0x8c>)
 8012f1a:	481d      	ldr	r0, [pc, #116]	@ (8012f90 <netif_do_set_ipaddr+0x90>)
 8012f1c:	f00c f926 	bl	801f16c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	2b00      	cmp	r3, #0
 8012f24:	d106      	bne.n	8012f34 <netif_do_set_ipaddr+0x34>
 8012f26:	4b18      	ldr	r3, [pc, #96]	@ (8012f88 <netif_do_set_ipaddr+0x88>)
 8012f28:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8012f2c:	4917      	ldr	r1, [pc, #92]	@ (8012f8c <netif_do_set_ipaddr+0x8c>)
 8012f2e:	4818      	ldr	r0, [pc, #96]	@ (8012f90 <netif_do_set_ipaddr+0x90>)
 8012f30:	f00c f91c 	bl	801f16c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8012f34:	68bb      	ldr	r3, [r7, #8]
 8012f36:	681a      	ldr	r2, [r3, #0]
 8012f38:	68fb      	ldr	r3, [r7, #12]
 8012f3a:	3304      	adds	r3, #4
 8012f3c:	681b      	ldr	r3, [r3, #0]
 8012f3e:	429a      	cmp	r2, r3
 8012f40:	d01c      	beq.n	8012f7c <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8012f42:	68bb      	ldr	r3, [r7, #8]
 8012f44:	681b      	ldr	r3, [r3, #0]
 8012f46:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	3304      	adds	r3, #4
 8012f4c:	681a      	ldr	r2, [r3, #0]
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8012f52:	f107 0314 	add.w	r3, r7, #20
 8012f56:	4619      	mov	r1, r3
 8012f58:	6878      	ldr	r0, [r7, #4]
 8012f5a:	f7ff ffbf 	bl	8012edc <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8012f5e:	68bb      	ldr	r3, [r7, #8]
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d002      	beq.n	8012f6a <netif_do_set_ipaddr+0x6a>
 8012f64:	68bb      	ldr	r3, [r7, #8]
 8012f66:	681b      	ldr	r3, [r3, #0]
 8012f68:	e000      	b.n	8012f6c <netif_do_set_ipaddr+0x6c>
 8012f6a:	2300      	movs	r3, #0
 8012f6c:	68fa      	ldr	r2, [r7, #12]
 8012f6e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8012f70:	2101      	movs	r1, #1
 8012f72:	68f8      	ldr	r0, [r7, #12]
 8012f74:	f000 f8d2 	bl	801311c <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8012f78:	2301      	movs	r3, #1
 8012f7a:	e000      	b.n	8012f7e <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8012f7c:	2300      	movs	r3, #0
}
 8012f7e:	4618      	mov	r0, r3
 8012f80:	3718      	adds	r7, #24
 8012f82:	46bd      	mov	sp, r7
 8012f84:	bd80      	pop	{r7, pc}
 8012f86:	bf00      	nop
 8012f88:	08024ea4 	.word	0x08024ea4
 8012f8c:	08024fbc 	.word	0x08024fbc
 8012f90:	08024ef4 	.word	0x08024ef4

08012f94 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8012f94:	b480      	push	{r7}
 8012f96:	b085      	sub	sp, #20
 8012f98:	af00      	add	r7, sp, #0
 8012f9a:	60f8      	str	r0, [r7, #12]
 8012f9c:	60b9      	str	r1, [r7, #8]
 8012f9e:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8012fa0:	68bb      	ldr	r3, [r7, #8]
 8012fa2:	681a      	ldr	r2, [r3, #0]
 8012fa4:	68fb      	ldr	r3, [r7, #12]
 8012fa6:	3308      	adds	r3, #8
 8012fa8:	681b      	ldr	r3, [r3, #0]
 8012faa:	429a      	cmp	r2, r3
 8012fac:	d00a      	beq.n	8012fc4 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8012fae:	68bb      	ldr	r3, [r7, #8]
 8012fb0:	2b00      	cmp	r3, #0
 8012fb2:	d002      	beq.n	8012fba <netif_do_set_netmask+0x26>
 8012fb4:	68bb      	ldr	r3, [r7, #8]
 8012fb6:	681b      	ldr	r3, [r3, #0]
 8012fb8:	e000      	b.n	8012fbc <netif_do_set_netmask+0x28>
 8012fba:	2300      	movs	r3, #0
 8012fbc:	68fa      	ldr	r2, [r7, #12]
 8012fbe:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8012fc0:	2301      	movs	r3, #1
 8012fc2:	e000      	b.n	8012fc6 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8012fc4:	2300      	movs	r3, #0
}
 8012fc6:	4618      	mov	r0, r3
 8012fc8:	3714      	adds	r7, #20
 8012fca:	46bd      	mov	sp, r7
 8012fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fd0:	4770      	bx	lr

08012fd2 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8012fd2:	b480      	push	{r7}
 8012fd4:	b085      	sub	sp, #20
 8012fd6:	af00      	add	r7, sp, #0
 8012fd8:	60f8      	str	r0, [r7, #12]
 8012fda:	60b9      	str	r1, [r7, #8]
 8012fdc:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8012fde:	68bb      	ldr	r3, [r7, #8]
 8012fe0:	681a      	ldr	r2, [r3, #0]
 8012fe2:	68fb      	ldr	r3, [r7, #12]
 8012fe4:	330c      	adds	r3, #12
 8012fe6:	681b      	ldr	r3, [r3, #0]
 8012fe8:	429a      	cmp	r2, r3
 8012fea:	d00a      	beq.n	8013002 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8012fec:	68bb      	ldr	r3, [r7, #8]
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d002      	beq.n	8012ff8 <netif_do_set_gw+0x26>
 8012ff2:	68bb      	ldr	r3, [r7, #8]
 8012ff4:	681b      	ldr	r3, [r3, #0]
 8012ff6:	e000      	b.n	8012ffa <netif_do_set_gw+0x28>
 8012ff8:	2300      	movs	r3, #0
 8012ffa:	68fa      	ldr	r2, [r7, #12]
 8012ffc:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8012ffe:	2301      	movs	r3, #1
 8013000:	e000      	b.n	8013004 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8013002:	2300      	movs	r3, #0
}
 8013004:	4618      	mov	r0, r3
 8013006:	3714      	adds	r7, #20
 8013008:	46bd      	mov	sp, r7
 801300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801300e:	4770      	bx	lr

08013010 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8013010:	b580      	push	{r7, lr}
 8013012:	b088      	sub	sp, #32
 8013014:	af00      	add	r7, sp, #0
 8013016:	60f8      	str	r0, [r7, #12]
 8013018:	60b9      	str	r1, [r7, #8]
 801301a:	607a      	str	r2, [r7, #4]
 801301c:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 801301e:	2300      	movs	r3, #0
 8013020:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8013022:	2300      	movs	r3, #0
 8013024:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8013026:	68bb      	ldr	r3, [r7, #8]
 8013028:	2b00      	cmp	r3, #0
 801302a:	d101      	bne.n	8013030 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 801302c:	4b1c      	ldr	r3, [pc, #112]	@ (80130a0 <netif_set_addr+0x90>)
 801302e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8013030:	687b      	ldr	r3, [r7, #4]
 8013032:	2b00      	cmp	r3, #0
 8013034:	d101      	bne.n	801303a <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8013036:	4b1a      	ldr	r3, [pc, #104]	@ (80130a0 <netif_set_addr+0x90>)
 8013038:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801303a:	683b      	ldr	r3, [r7, #0]
 801303c:	2b00      	cmp	r3, #0
 801303e:	d101      	bne.n	8013044 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8013040:	4b17      	ldr	r3, [pc, #92]	@ (80130a0 <netif_set_addr+0x90>)
 8013042:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8013044:	68bb      	ldr	r3, [r7, #8]
 8013046:	2b00      	cmp	r3, #0
 8013048:	d003      	beq.n	8013052 <netif_set_addr+0x42>
 801304a:	68bb      	ldr	r3, [r7, #8]
 801304c:	681b      	ldr	r3, [r3, #0]
 801304e:	2b00      	cmp	r3, #0
 8013050:	d101      	bne.n	8013056 <netif_set_addr+0x46>
 8013052:	2301      	movs	r3, #1
 8013054:	e000      	b.n	8013058 <netif_set_addr+0x48>
 8013056:	2300      	movs	r3, #0
 8013058:	617b      	str	r3, [r7, #20]
  if (remove) {
 801305a:	697b      	ldr	r3, [r7, #20]
 801305c:	2b00      	cmp	r3, #0
 801305e:	d006      	beq.n	801306e <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013060:	f107 0310 	add.w	r3, r7, #16
 8013064:	461a      	mov	r2, r3
 8013066:	68b9      	ldr	r1, [r7, #8]
 8013068:	68f8      	ldr	r0, [r7, #12]
 801306a:	f7ff ff49 	bl	8012f00 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 801306e:	69fa      	ldr	r2, [r7, #28]
 8013070:	6879      	ldr	r1, [r7, #4]
 8013072:	68f8      	ldr	r0, [r7, #12]
 8013074:	f7ff ff8e 	bl	8012f94 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8013078:	69ba      	ldr	r2, [r7, #24]
 801307a:	6839      	ldr	r1, [r7, #0]
 801307c:	68f8      	ldr	r0, [r7, #12]
 801307e:	f7ff ffa8 	bl	8012fd2 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8013082:	697b      	ldr	r3, [r7, #20]
 8013084:	2b00      	cmp	r3, #0
 8013086:	d106      	bne.n	8013096 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013088:	f107 0310 	add.w	r3, r7, #16
 801308c:	461a      	mov	r2, r3
 801308e:	68b9      	ldr	r1, [r7, #8]
 8013090:	68f8      	ldr	r0, [r7, #12]
 8013092:	f7ff ff35 	bl	8012f00 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8013096:	bf00      	nop
 8013098:	3720      	adds	r7, #32
 801309a:	46bd      	mov	sp, r7
 801309c:	bd80      	pop	{r7, pc}
 801309e:	bf00      	nop
 80130a0:	080276bc 	.word	0x080276bc

080130a4 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 80130a4:	b480      	push	{r7}
 80130a6:	b083      	sub	sp, #12
 80130a8:	af00      	add	r7, sp, #0
 80130aa:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 80130ac:	4a04      	ldr	r2, [pc, #16]	@ (80130c0 <netif_set_default+0x1c>)
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 80130b2:	bf00      	nop
 80130b4:	370c      	adds	r7, #12
 80130b6:	46bd      	mov	sp, r7
 80130b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130bc:	4770      	bx	lr
 80130be:	bf00      	nop
 80130c0:	20067d70 	.word	0x20067d70

080130c4 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 80130c4:	b580      	push	{r7, lr}
 80130c6:	b082      	sub	sp, #8
 80130c8:	af00      	add	r7, sp, #0
 80130ca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	d107      	bne.n	80130e2 <netif_set_up+0x1e>
 80130d2:	4b0f      	ldr	r3, [pc, #60]	@ (8013110 <netif_set_up+0x4c>)
 80130d4:	f44f 7254 	mov.w	r2, #848	@ 0x350
 80130d8:	490e      	ldr	r1, [pc, #56]	@ (8013114 <netif_set_up+0x50>)
 80130da:	480f      	ldr	r0, [pc, #60]	@ (8013118 <netif_set_up+0x54>)
 80130dc:	f00c f846 	bl	801f16c <iprintf>
 80130e0:	e013      	b.n	801310a <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80130e2:	687b      	ldr	r3, [r7, #4]
 80130e4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80130e8:	f003 0301 	and.w	r3, r3, #1
 80130ec:	2b00      	cmp	r3, #0
 80130ee:	d10c      	bne.n	801310a <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80130f6:	f043 0301 	orr.w	r3, r3, #1
 80130fa:	b2da      	uxtb	r2, r3
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8013102:	2103      	movs	r1, #3
 8013104:	6878      	ldr	r0, [r7, #4]
 8013106:	f000 f809 	bl	801311c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 801310a:	3708      	adds	r7, #8
 801310c:	46bd      	mov	sp, r7
 801310e:	bd80      	pop	{r7, pc}
 8013110:	08024ea4 	.word	0x08024ea4
 8013114:	0802502c 	.word	0x0802502c
 8013118:	08024ef4 	.word	0x08024ef4

0801311c <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 801311c:	b580      	push	{r7, lr}
 801311e:	b082      	sub	sp, #8
 8013120:	af00      	add	r7, sp, #0
 8013122:	6078      	str	r0, [r7, #4]
 8013124:	460b      	mov	r3, r1
 8013126:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	2b00      	cmp	r3, #0
 801312c:	d106      	bne.n	801313c <netif_issue_reports+0x20>
 801312e:	4b18      	ldr	r3, [pc, #96]	@ (8013190 <netif_issue_reports+0x74>)
 8013130:	f240 326d 	movw	r2, #877	@ 0x36d
 8013134:	4917      	ldr	r1, [pc, #92]	@ (8013194 <netif_issue_reports+0x78>)
 8013136:	4818      	ldr	r0, [pc, #96]	@ (8013198 <netif_issue_reports+0x7c>)
 8013138:	f00c f818 	bl	801f16c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801313c:	687b      	ldr	r3, [r7, #4]
 801313e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013142:	f003 0304 	and.w	r3, r3, #4
 8013146:	2b00      	cmp	r3, #0
 8013148:	d01e      	beq.n	8013188 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 801314a:	687b      	ldr	r3, [r7, #4]
 801314c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013150:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8013154:	2b00      	cmp	r3, #0
 8013156:	d017      	beq.n	8013188 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8013158:	78fb      	ldrb	r3, [r7, #3]
 801315a:	f003 0301 	and.w	r3, r3, #1
 801315e:	2b00      	cmp	r3, #0
 8013160:	d013      	beq.n	801318a <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	3304      	adds	r3, #4
 8013166:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8013168:	2b00      	cmp	r3, #0
 801316a:	d00e      	beq.n	801318a <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013172:	f003 0308 	and.w	r3, r3, #8
 8013176:	2b00      	cmp	r3, #0
 8013178:	d007      	beq.n	801318a <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	3304      	adds	r3, #4
 801317e:	4619      	mov	r1, r3
 8013180:	6878      	ldr	r0, [r7, #4]
 8013182:	f009 f853 	bl	801c22c <etharp_request>
 8013186:	e000      	b.n	801318a <netif_issue_reports+0x6e>
    return;
 8013188:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801318a:	3708      	adds	r7, #8
 801318c:	46bd      	mov	sp, r7
 801318e:	bd80      	pop	{r7, pc}
 8013190:	08024ea4 	.word	0x08024ea4
 8013194:	08025048 	.word	0x08025048
 8013198:	08024ef4 	.word	0x08024ef4

0801319c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 801319c:	b580      	push	{r7, lr}
 801319e:	b082      	sub	sp, #8
 80131a0:	af00      	add	r7, sp, #0
 80131a2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d107      	bne.n	80131ba <netif_set_down+0x1e>
 80131aa:	4b12      	ldr	r3, [pc, #72]	@ (80131f4 <netif_set_down+0x58>)
 80131ac:	f240 329b 	movw	r2, #923	@ 0x39b
 80131b0:	4911      	ldr	r1, [pc, #68]	@ (80131f8 <netif_set_down+0x5c>)
 80131b2:	4812      	ldr	r0, [pc, #72]	@ (80131fc <netif_set_down+0x60>)
 80131b4:	f00b ffda 	bl	801f16c <iprintf>
 80131b8:	e019      	b.n	80131ee <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 80131ba:	687b      	ldr	r3, [r7, #4]
 80131bc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80131c0:	f003 0301 	and.w	r3, r3, #1
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d012      	beq.n	80131ee <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80131ce:	f023 0301 	bic.w	r3, r3, #1
 80131d2:	b2da      	uxtb	r2, r3
 80131d4:	687b      	ldr	r3, [r7, #4]
 80131d6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80131e0:	f003 0308 	and.w	r3, r3, #8
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	d002      	beq.n	80131ee <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 80131e8:	6878      	ldr	r0, [r7, #4]
 80131ea:	f008 fbdd 	bl	801b9a8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80131ee:	3708      	adds	r7, #8
 80131f0:	46bd      	mov	sp, r7
 80131f2:	bd80      	pop	{r7, pc}
 80131f4:	08024ea4 	.word	0x08024ea4
 80131f8:	0802506c 	.word	0x0802506c
 80131fc:	08024ef4 	.word	0x08024ef4

08013200 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8013200:	b580      	push	{r7, lr}
 8013202:	b082      	sub	sp, #8
 8013204:	af00      	add	r7, sp, #0
 8013206:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	2b00      	cmp	r3, #0
 801320c:	d107      	bne.n	801321e <netif_set_link_up+0x1e>
 801320e:	4b13      	ldr	r3, [pc, #76]	@ (801325c <netif_set_link_up+0x5c>)
 8013210:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8013214:	4912      	ldr	r1, [pc, #72]	@ (8013260 <netif_set_link_up+0x60>)
 8013216:	4813      	ldr	r0, [pc, #76]	@ (8013264 <netif_set_link_up+0x64>)
 8013218:	f00b ffa8 	bl	801f16c <iprintf>
 801321c:	e01b      	b.n	8013256 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 801321e:	687b      	ldr	r3, [r7, #4]
 8013220:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013224:	f003 0304 	and.w	r3, r3, #4
 8013228:	2b00      	cmp	r3, #0
 801322a:	d114      	bne.n	8013256 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013232:	f043 0304 	orr.w	r3, r3, #4
 8013236:	b2da      	uxtb	r2, r3
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801323e:	2103      	movs	r1, #3
 8013240:	6878      	ldr	r0, [r7, #4]
 8013242:	f7ff ff6b 	bl	801311c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	69db      	ldr	r3, [r3, #28]
 801324a:	2b00      	cmp	r3, #0
 801324c:	d003      	beq.n	8013256 <netif_set_link_up+0x56>
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	69db      	ldr	r3, [r3, #28]
 8013252:	6878      	ldr	r0, [r7, #4]
 8013254:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8013256:	3708      	adds	r7, #8
 8013258:	46bd      	mov	sp, r7
 801325a:	bd80      	pop	{r7, pc}
 801325c:	08024ea4 	.word	0x08024ea4
 8013260:	0802508c 	.word	0x0802508c
 8013264:	08024ef4 	.word	0x08024ef4

08013268 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8013268:	b580      	push	{r7, lr}
 801326a:	b082      	sub	sp, #8
 801326c:	af00      	add	r7, sp, #0
 801326e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8013270:	687b      	ldr	r3, [r7, #4]
 8013272:	2b00      	cmp	r3, #0
 8013274:	d107      	bne.n	8013286 <netif_set_link_down+0x1e>
 8013276:	4b11      	ldr	r3, [pc, #68]	@ (80132bc <netif_set_link_down+0x54>)
 8013278:	f240 4206 	movw	r2, #1030	@ 0x406
 801327c:	4910      	ldr	r1, [pc, #64]	@ (80132c0 <netif_set_link_down+0x58>)
 801327e:	4811      	ldr	r0, [pc, #68]	@ (80132c4 <netif_set_link_down+0x5c>)
 8013280:	f00b ff74 	bl	801f16c <iprintf>
 8013284:	e017      	b.n	80132b6 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8013286:	687b      	ldr	r3, [r7, #4]
 8013288:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801328c:	f003 0304 	and.w	r3, r3, #4
 8013290:	2b00      	cmp	r3, #0
 8013292:	d010      	beq.n	80132b6 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801329a:	f023 0304 	bic.w	r3, r3, #4
 801329e:	b2da      	uxtb	r2, r3
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	69db      	ldr	r3, [r3, #28]
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d003      	beq.n	80132b6 <netif_set_link_down+0x4e>
 80132ae:	687b      	ldr	r3, [r7, #4]
 80132b0:	69db      	ldr	r3, [r3, #28]
 80132b2:	6878      	ldr	r0, [r7, #4]
 80132b4:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80132b6:	3708      	adds	r7, #8
 80132b8:	46bd      	mov	sp, r7
 80132ba:	bd80      	pop	{r7, pc}
 80132bc:	08024ea4 	.word	0x08024ea4
 80132c0:	080250b0 	.word	0x080250b0
 80132c4:	08024ef4 	.word	0x08024ef4

080132c8 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 80132c8:	b480      	push	{r7}
 80132ca:	b083      	sub	sp, #12
 80132cc:	af00      	add	r7, sp, #0
 80132ce:	6078      	str	r0, [r7, #4]
 80132d0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d002      	beq.n	80132de <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 80132d8:	687b      	ldr	r3, [r7, #4]
 80132da:	683a      	ldr	r2, [r7, #0]
 80132dc:	61da      	str	r2, [r3, #28]
  }
}
 80132de:	bf00      	nop
 80132e0:	370c      	adds	r7, #12
 80132e2:	46bd      	mov	sp, r7
 80132e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132e8:	4770      	bx	lr

080132ea <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 80132ea:	b480      	push	{r7}
 80132ec:	b085      	sub	sp, #20
 80132ee:	af00      	add	r7, sp, #0
 80132f0:	60f8      	str	r0, [r7, #12]
 80132f2:	60b9      	str	r1, [r7, #8]
 80132f4:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80132f6:	f06f 030b 	mvn.w	r3, #11
}
 80132fa:	4618      	mov	r0, r3
 80132fc:	3714      	adds	r7, #20
 80132fe:	46bd      	mov	sp, r7
 8013300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013304:	4770      	bx	lr
	...

08013308 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8013308:	b480      	push	{r7}
 801330a:	b085      	sub	sp, #20
 801330c:	af00      	add	r7, sp, #0
 801330e:	4603      	mov	r3, r0
 8013310:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8013312:	79fb      	ldrb	r3, [r7, #7]
 8013314:	2b00      	cmp	r3, #0
 8013316:	d013      	beq.n	8013340 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8013318:	4b0d      	ldr	r3, [pc, #52]	@ (8013350 <netif_get_by_index+0x48>)
 801331a:	681b      	ldr	r3, [r3, #0]
 801331c:	60fb      	str	r3, [r7, #12]
 801331e:	e00c      	b.n	801333a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8013320:	68fb      	ldr	r3, [r7, #12]
 8013322:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013326:	3301      	adds	r3, #1
 8013328:	b2db      	uxtb	r3, r3
 801332a:	79fa      	ldrb	r2, [r7, #7]
 801332c:	429a      	cmp	r2, r3
 801332e:	d101      	bne.n	8013334 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8013330:	68fb      	ldr	r3, [r7, #12]
 8013332:	e006      	b.n	8013342 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8013334:	68fb      	ldr	r3, [r7, #12]
 8013336:	681b      	ldr	r3, [r3, #0]
 8013338:	60fb      	str	r3, [r7, #12]
 801333a:	68fb      	ldr	r3, [r7, #12]
 801333c:	2b00      	cmp	r3, #0
 801333e:	d1ef      	bne.n	8013320 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8013340:	2300      	movs	r3, #0
}
 8013342:	4618      	mov	r0, r3
 8013344:	3714      	adds	r7, #20
 8013346:	46bd      	mov	sp, r7
 8013348:	f85d 7b04 	ldr.w	r7, [sp], #4
 801334c:	4770      	bx	lr
 801334e:	bf00      	nop
 8013350:	20067d6c 	.word	0x20067d6c

08013354 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8013354:	b580      	push	{r7, lr}
 8013356:	b082      	sub	sp, #8
 8013358:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801335a:	f00a ff33 	bl	801e1c4 <sys_arch_protect>
 801335e:	6038      	str	r0, [r7, #0]
 8013360:	4b0d      	ldr	r3, [pc, #52]	@ (8013398 <pbuf_free_ooseq+0x44>)
 8013362:	2200      	movs	r2, #0
 8013364:	701a      	strb	r2, [r3, #0]
 8013366:	6838      	ldr	r0, [r7, #0]
 8013368:	f00a ff3a 	bl	801e1e0 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801336c:	4b0b      	ldr	r3, [pc, #44]	@ (801339c <pbuf_free_ooseq+0x48>)
 801336e:	681b      	ldr	r3, [r3, #0]
 8013370:	607b      	str	r3, [r7, #4]
 8013372:	e00a      	b.n	801338a <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013378:	2b00      	cmp	r3, #0
 801337a:	d003      	beq.n	8013384 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 801337c:	6878      	ldr	r0, [r7, #4]
 801337e:	f002 fee9 	bl	8016154 <tcp_free_ooseq>
      return;
 8013382:	e005      	b.n	8013390 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	68db      	ldr	r3, [r3, #12]
 8013388:	607b      	str	r3, [r7, #4]
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	2b00      	cmp	r3, #0
 801338e:	d1f1      	bne.n	8013374 <pbuf_free_ooseq+0x20>
    }
  }
}
 8013390:	3708      	adds	r7, #8
 8013392:	46bd      	mov	sp, r7
 8013394:	bd80      	pop	{r7, pc}
 8013396:	bf00      	nop
 8013398:	20067d75 	.word	0x20067d75
 801339c:	20067d84 	.word	0x20067d84

080133a0 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 80133a0:	b580      	push	{r7, lr}
 80133a2:	b082      	sub	sp, #8
 80133a4:	af00      	add	r7, sp, #0
 80133a6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 80133a8:	f7ff ffd4 	bl	8013354 <pbuf_free_ooseq>
}
 80133ac:	bf00      	nop
 80133ae:	3708      	adds	r7, #8
 80133b0:	46bd      	mov	sp, r7
 80133b2:	bd80      	pop	{r7, pc}

080133b4 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 80133b4:	b580      	push	{r7, lr}
 80133b6:	b082      	sub	sp, #8
 80133b8:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 80133ba:	f00a ff03 	bl	801e1c4 <sys_arch_protect>
 80133be:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 80133c0:	4b0f      	ldr	r3, [pc, #60]	@ (8013400 <pbuf_pool_is_empty+0x4c>)
 80133c2:	781b      	ldrb	r3, [r3, #0]
 80133c4:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 80133c6:	4b0e      	ldr	r3, [pc, #56]	@ (8013400 <pbuf_pool_is_empty+0x4c>)
 80133c8:	2201      	movs	r2, #1
 80133ca:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 80133cc:	6878      	ldr	r0, [r7, #4]
 80133ce:	f00a ff07 	bl	801e1e0 <sys_arch_unprotect>

  if (!queued) {
 80133d2:	78fb      	ldrb	r3, [r7, #3]
 80133d4:	2b00      	cmp	r3, #0
 80133d6:	d10f      	bne.n	80133f8 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 80133d8:	2100      	movs	r1, #0
 80133da:	480a      	ldr	r0, [pc, #40]	@ (8013404 <pbuf_pool_is_empty+0x50>)
 80133dc:	f7fd fea8 	bl	8011130 <tcpip_try_callback>
 80133e0:	4603      	mov	r3, r0
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d008      	beq.n	80133f8 <pbuf_pool_is_empty+0x44>
 80133e6:	f00a feed 	bl	801e1c4 <sys_arch_protect>
 80133ea:	6078      	str	r0, [r7, #4]
 80133ec:	4b04      	ldr	r3, [pc, #16]	@ (8013400 <pbuf_pool_is_empty+0x4c>)
 80133ee:	2200      	movs	r2, #0
 80133f0:	701a      	strb	r2, [r3, #0]
 80133f2:	6878      	ldr	r0, [r7, #4]
 80133f4:	f00a fef4 	bl	801e1e0 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 80133f8:	bf00      	nop
 80133fa:	3708      	adds	r7, #8
 80133fc:	46bd      	mov	sp, r7
 80133fe:	bd80      	pop	{r7, pc}
 8013400:	20067d75 	.word	0x20067d75
 8013404:	080133a1 	.word	0x080133a1

08013408 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8013408:	b480      	push	{r7}
 801340a:	b085      	sub	sp, #20
 801340c:	af00      	add	r7, sp, #0
 801340e:	60f8      	str	r0, [r7, #12]
 8013410:	60b9      	str	r1, [r7, #8]
 8013412:	4611      	mov	r1, r2
 8013414:	461a      	mov	r2, r3
 8013416:	460b      	mov	r3, r1
 8013418:	80fb      	strh	r3, [r7, #6]
 801341a:	4613      	mov	r3, r2
 801341c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 801341e:	68fb      	ldr	r3, [r7, #12]
 8013420:	2200      	movs	r2, #0
 8013422:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8013424:	68fb      	ldr	r3, [r7, #12]
 8013426:	68ba      	ldr	r2, [r7, #8]
 8013428:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 801342a:	68fb      	ldr	r3, [r7, #12]
 801342c:	88fa      	ldrh	r2, [r7, #6]
 801342e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8013430:	68fb      	ldr	r3, [r7, #12]
 8013432:	88ba      	ldrh	r2, [r7, #4]
 8013434:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8013436:	8b3b      	ldrh	r3, [r7, #24]
 8013438:	b2da      	uxtb	r2, r3
 801343a:	68fb      	ldr	r3, [r7, #12]
 801343c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 801343e:	68fb      	ldr	r3, [r7, #12]
 8013440:	7f3a      	ldrb	r2, [r7, #28]
 8013442:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8013444:	68fb      	ldr	r3, [r7, #12]
 8013446:	2201      	movs	r2, #1
 8013448:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 801344a:	68fb      	ldr	r3, [r7, #12]
 801344c:	2200      	movs	r2, #0
 801344e:	73da      	strb	r2, [r3, #15]
}
 8013450:	bf00      	nop
 8013452:	3714      	adds	r7, #20
 8013454:	46bd      	mov	sp, r7
 8013456:	f85d 7b04 	ldr.w	r7, [sp], #4
 801345a:	4770      	bx	lr

0801345c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 801345c:	b580      	push	{r7, lr}
 801345e:	b08c      	sub	sp, #48	@ 0x30
 8013460:	af02      	add	r7, sp, #8
 8013462:	4603      	mov	r3, r0
 8013464:	71fb      	strb	r3, [r7, #7]
 8013466:	460b      	mov	r3, r1
 8013468:	80bb      	strh	r3, [r7, #4]
 801346a:	4613      	mov	r3, r2
 801346c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 801346e:	79fb      	ldrb	r3, [r7, #7]
 8013470:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8013472:	887b      	ldrh	r3, [r7, #2]
 8013474:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8013478:	d07f      	beq.n	801357a <pbuf_alloc+0x11e>
 801347a:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 801347e:	f300 80c8 	bgt.w	8013612 <pbuf_alloc+0x1b6>
 8013482:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8013486:	d010      	beq.n	80134aa <pbuf_alloc+0x4e>
 8013488:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 801348c:	f300 80c1 	bgt.w	8013612 <pbuf_alloc+0x1b6>
 8013490:	2b01      	cmp	r3, #1
 8013492:	d002      	beq.n	801349a <pbuf_alloc+0x3e>
 8013494:	2b41      	cmp	r3, #65	@ 0x41
 8013496:	f040 80bc 	bne.w	8013612 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 801349a:	887a      	ldrh	r2, [r7, #2]
 801349c:	88bb      	ldrh	r3, [r7, #4]
 801349e:	4619      	mov	r1, r3
 80134a0:	2000      	movs	r0, #0
 80134a2:	f000 f8d1 	bl	8013648 <pbuf_alloc_reference>
 80134a6:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 80134a8:	e0bd      	b.n	8013626 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 80134aa:	2300      	movs	r3, #0
 80134ac:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 80134ae:	2300      	movs	r3, #0
 80134b0:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 80134b2:	88bb      	ldrh	r3, [r7, #4]
 80134b4:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80134b6:	200d      	movs	r0, #13
 80134b8:	f7ff fb9a 	bl	8012bf0 <memp_malloc>
 80134bc:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 80134be:	693b      	ldr	r3, [r7, #16]
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d109      	bne.n	80134d8 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 80134c4:	f7ff ff76 	bl	80133b4 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 80134c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134ca:	2b00      	cmp	r3, #0
 80134cc:	d002      	beq.n	80134d4 <pbuf_alloc+0x78>
            pbuf_free(p);
 80134ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80134d0:	f000 faa8 	bl	8013a24 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 80134d4:	2300      	movs	r3, #0
 80134d6:	e0a7      	b.n	8013628 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80134d8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80134da:	3303      	adds	r3, #3
 80134dc:	b29b      	uxth	r3, r3
 80134de:	f023 0303 	bic.w	r3, r3, #3
 80134e2:	b29b      	uxth	r3, r3
 80134e4:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 80134e8:	b29b      	uxth	r3, r3
 80134ea:	8b7a      	ldrh	r2, [r7, #26]
 80134ec:	4293      	cmp	r3, r2
 80134ee:	bf28      	it	cs
 80134f0:	4613      	movcs	r3, r2
 80134f2:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80134f4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80134f6:	3310      	adds	r3, #16
 80134f8:	693a      	ldr	r2, [r7, #16]
 80134fa:	4413      	add	r3, r2
 80134fc:	3303      	adds	r3, #3
 80134fe:	f023 0303 	bic.w	r3, r3, #3
 8013502:	4618      	mov	r0, r3
 8013504:	89f9      	ldrh	r1, [r7, #14]
 8013506:	8b7a      	ldrh	r2, [r7, #26]
 8013508:	2300      	movs	r3, #0
 801350a:	9301      	str	r3, [sp, #4]
 801350c:	887b      	ldrh	r3, [r7, #2]
 801350e:	9300      	str	r3, [sp, #0]
 8013510:	460b      	mov	r3, r1
 8013512:	4601      	mov	r1, r0
 8013514:	6938      	ldr	r0, [r7, #16]
 8013516:	f7ff ff77 	bl	8013408 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 801351a:	693b      	ldr	r3, [r7, #16]
 801351c:	685b      	ldr	r3, [r3, #4]
 801351e:	f003 0303 	and.w	r3, r3, #3
 8013522:	2b00      	cmp	r3, #0
 8013524:	d006      	beq.n	8013534 <pbuf_alloc+0xd8>
 8013526:	4b42      	ldr	r3, [pc, #264]	@ (8013630 <pbuf_alloc+0x1d4>)
 8013528:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801352c:	4941      	ldr	r1, [pc, #260]	@ (8013634 <pbuf_alloc+0x1d8>)
 801352e:	4842      	ldr	r0, [pc, #264]	@ (8013638 <pbuf_alloc+0x1dc>)
 8013530:	f00b fe1c 	bl	801f16c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8013534:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013536:	3303      	adds	r3, #3
 8013538:	f023 0303 	bic.w	r3, r3, #3
 801353c:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8013540:	d106      	bne.n	8013550 <pbuf_alloc+0xf4>
 8013542:	4b3b      	ldr	r3, [pc, #236]	@ (8013630 <pbuf_alloc+0x1d4>)
 8013544:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8013548:	493c      	ldr	r1, [pc, #240]	@ (801363c <pbuf_alloc+0x1e0>)
 801354a:	483b      	ldr	r0, [pc, #236]	@ (8013638 <pbuf_alloc+0x1dc>)
 801354c:	f00b fe0e 	bl	801f16c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8013550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013552:	2b00      	cmp	r3, #0
 8013554:	d102      	bne.n	801355c <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8013556:	693b      	ldr	r3, [r7, #16]
 8013558:	627b      	str	r3, [r7, #36]	@ 0x24
 801355a:	e002      	b.n	8013562 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 801355c:	69fb      	ldr	r3, [r7, #28]
 801355e:	693a      	ldr	r2, [r7, #16]
 8013560:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8013562:	693b      	ldr	r3, [r7, #16]
 8013564:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8013566:	8b7a      	ldrh	r2, [r7, #26]
 8013568:	89fb      	ldrh	r3, [r7, #14]
 801356a:	1ad3      	subs	r3, r2, r3
 801356c:	837b      	strh	r3, [r7, #26]
        offset = 0;
 801356e:	2300      	movs	r3, #0
 8013570:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8013572:	8b7b      	ldrh	r3, [r7, #26]
 8013574:	2b00      	cmp	r3, #0
 8013576:	d19e      	bne.n	80134b6 <pbuf_alloc+0x5a>
      break;
 8013578:	e055      	b.n	8013626 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801357a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801357c:	3303      	adds	r3, #3
 801357e:	b29b      	uxth	r3, r3
 8013580:	f023 0303 	bic.w	r3, r3, #3
 8013584:	b29a      	uxth	r2, r3
 8013586:	88bb      	ldrh	r3, [r7, #4]
 8013588:	3303      	adds	r3, #3
 801358a:	b29b      	uxth	r3, r3
 801358c:	f023 0303 	bic.w	r3, r3, #3
 8013590:	b29b      	uxth	r3, r3
 8013592:	4413      	add	r3, r2
 8013594:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8013596:	8b3b      	ldrh	r3, [r7, #24]
 8013598:	3310      	adds	r3, #16
 801359a:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801359c:	8b3a      	ldrh	r2, [r7, #24]
 801359e:	88bb      	ldrh	r3, [r7, #4]
 80135a0:	3303      	adds	r3, #3
 80135a2:	f023 0303 	bic.w	r3, r3, #3
 80135a6:	429a      	cmp	r2, r3
 80135a8:	d306      	bcc.n	80135b8 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 80135aa:	8afa      	ldrh	r2, [r7, #22]
 80135ac:	88bb      	ldrh	r3, [r7, #4]
 80135ae:	3303      	adds	r3, #3
 80135b0:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80135b4:	429a      	cmp	r2, r3
 80135b6:	d201      	bcs.n	80135bc <pbuf_alloc+0x160>
        return NULL;
 80135b8:	2300      	movs	r3, #0
 80135ba:	e035      	b.n	8013628 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 80135bc:	8afb      	ldrh	r3, [r7, #22]
 80135be:	4618      	mov	r0, r3
 80135c0:	f7ff f972 	bl	80128a8 <mem_malloc>
 80135c4:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 80135c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	d101      	bne.n	80135d0 <pbuf_alloc+0x174>
        return NULL;
 80135cc:	2300      	movs	r3, #0
 80135ce:	e02b      	b.n	8013628 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 80135d0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80135d2:	3310      	adds	r3, #16
 80135d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80135d6:	4413      	add	r3, r2
 80135d8:	3303      	adds	r3, #3
 80135da:	f023 0303 	bic.w	r3, r3, #3
 80135de:	4618      	mov	r0, r3
 80135e0:	88b9      	ldrh	r1, [r7, #4]
 80135e2:	88ba      	ldrh	r2, [r7, #4]
 80135e4:	2300      	movs	r3, #0
 80135e6:	9301      	str	r3, [sp, #4]
 80135e8:	887b      	ldrh	r3, [r7, #2]
 80135ea:	9300      	str	r3, [sp, #0]
 80135ec:	460b      	mov	r3, r1
 80135ee:	4601      	mov	r1, r0
 80135f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80135f2:	f7ff ff09 	bl	8013408 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80135f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135f8:	685b      	ldr	r3, [r3, #4]
 80135fa:	f003 0303 	and.w	r3, r3, #3
 80135fe:	2b00      	cmp	r3, #0
 8013600:	d010      	beq.n	8013624 <pbuf_alloc+0x1c8>
 8013602:	4b0b      	ldr	r3, [pc, #44]	@ (8013630 <pbuf_alloc+0x1d4>)
 8013604:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8013608:	490d      	ldr	r1, [pc, #52]	@ (8013640 <pbuf_alloc+0x1e4>)
 801360a:	480b      	ldr	r0, [pc, #44]	@ (8013638 <pbuf_alloc+0x1dc>)
 801360c:	f00b fdae 	bl	801f16c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8013610:	e008      	b.n	8013624 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8013612:	4b07      	ldr	r3, [pc, #28]	@ (8013630 <pbuf_alloc+0x1d4>)
 8013614:	f240 1227 	movw	r2, #295	@ 0x127
 8013618:	490a      	ldr	r1, [pc, #40]	@ (8013644 <pbuf_alloc+0x1e8>)
 801361a:	4807      	ldr	r0, [pc, #28]	@ (8013638 <pbuf_alloc+0x1dc>)
 801361c:	f00b fda6 	bl	801f16c <iprintf>
      return NULL;
 8013620:	2300      	movs	r3, #0
 8013622:	e001      	b.n	8013628 <pbuf_alloc+0x1cc>
      break;
 8013624:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8013626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8013628:	4618      	mov	r0, r3
 801362a:	3728      	adds	r7, #40	@ 0x28
 801362c:	46bd      	mov	sp, r7
 801362e:	bd80      	pop	{r7, pc}
 8013630:	080250d4 	.word	0x080250d4
 8013634:	08025104 	.word	0x08025104
 8013638:	08025134 	.word	0x08025134
 801363c:	0802515c 	.word	0x0802515c
 8013640:	08025190 	.word	0x08025190
 8013644:	080251bc 	.word	0x080251bc

08013648 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8013648:	b580      	push	{r7, lr}
 801364a:	b086      	sub	sp, #24
 801364c:	af02      	add	r7, sp, #8
 801364e:	6078      	str	r0, [r7, #4]
 8013650:	460b      	mov	r3, r1
 8013652:	807b      	strh	r3, [r7, #2]
 8013654:	4613      	mov	r3, r2
 8013656:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8013658:	883b      	ldrh	r3, [r7, #0]
 801365a:	2b41      	cmp	r3, #65	@ 0x41
 801365c:	d009      	beq.n	8013672 <pbuf_alloc_reference+0x2a>
 801365e:	883b      	ldrh	r3, [r7, #0]
 8013660:	2b01      	cmp	r3, #1
 8013662:	d006      	beq.n	8013672 <pbuf_alloc_reference+0x2a>
 8013664:	4b0f      	ldr	r3, [pc, #60]	@ (80136a4 <pbuf_alloc_reference+0x5c>)
 8013666:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 801366a:	490f      	ldr	r1, [pc, #60]	@ (80136a8 <pbuf_alloc_reference+0x60>)
 801366c:	480f      	ldr	r0, [pc, #60]	@ (80136ac <pbuf_alloc_reference+0x64>)
 801366e:	f00b fd7d 	bl	801f16c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8013672:	200c      	movs	r0, #12
 8013674:	f7ff fabc 	bl	8012bf0 <memp_malloc>
 8013678:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 801367a:	68fb      	ldr	r3, [r7, #12]
 801367c:	2b00      	cmp	r3, #0
 801367e:	d101      	bne.n	8013684 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8013680:	2300      	movs	r3, #0
 8013682:	e00b      	b.n	801369c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8013684:	8879      	ldrh	r1, [r7, #2]
 8013686:	887a      	ldrh	r2, [r7, #2]
 8013688:	2300      	movs	r3, #0
 801368a:	9301      	str	r3, [sp, #4]
 801368c:	883b      	ldrh	r3, [r7, #0]
 801368e:	9300      	str	r3, [sp, #0]
 8013690:	460b      	mov	r3, r1
 8013692:	6879      	ldr	r1, [r7, #4]
 8013694:	68f8      	ldr	r0, [r7, #12]
 8013696:	f7ff feb7 	bl	8013408 <pbuf_init_alloced_pbuf>
  return p;
 801369a:	68fb      	ldr	r3, [r7, #12]
}
 801369c:	4618      	mov	r0, r3
 801369e:	3710      	adds	r7, #16
 80136a0:	46bd      	mov	sp, r7
 80136a2:	bd80      	pop	{r7, pc}
 80136a4:	080250d4 	.word	0x080250d4
 80136a8:	080251d8 	.word	0x080251d8
 80136ac:	08025134 	.word	0x08025134

080136b0 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 80136b0:	b580      	push	{r7, lr}
 80136b2:	b088      	sub	sp, #32
 80136b4:	af02      	add	r7, sp, #8
 80136b6:	607b      	str	r3, [r7, #4]
 80136b8:	4603      	mov	r3, r0
 80136ba:	73fb      	strb	r3, [r7, #15]
 80136bc:	460b      	mov	r3, r1
 80136be:	81bb      	strh	r3, [r7, #12]
 80136c0:	4613      	mov	r3, r2
 80136c2:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 80136c4:	7bfb      	ldrb	r3, [r7, #15]
 80136c6:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80136c8:	8a7b      	ldrh	r3, [r7, #18]
 80136ca:	3303      	adds	r3, #3
 80136cc:	f023 0203 	bic.w	r2, r3, #3
 80136d0:	89bb      	ldrh	r3, [r7, #12]
 80136d2:	441a      	add	r2, r3
 80136d4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80136d6:	429a      	cmp	r2, r3
 80136d8:	d901      	bls.n	80136de <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80136da:	2300      	movs	r3, #0
 80136dc:	e018      	b.n	8013710 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 80136de:	6a3b      	ldr	r3, [r7, #32]
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	d007      	beq.n	80136f4 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80136e4:	8a7b      	ldrh	r3, [r7, #18]
 80136e6:	3303      	adds	r3, #3
 80136e8:	f023 0303 	bic.w	r3, r3, #3
 80136ec:	6a3a      	ldr	r2, [r7, #32]
 80136ee:	4413      	add	r3, r2
 80136f0:	617b      	str	r3, [r7, #20]
 80136f2:	e001      	b.n	80136f8 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80136f4:	2300      	movs	r3, #0
 80136f6:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80136f8:	6878      	ldr	r0, [r7, #4]
 80136fa:	89b9      	ldrh	r1, [r7, #12]
 80136fc:	89ba      	ldrh	r2, [r7, #12]
 80136fe:	2302      	movs	r3, #2
 8013700:	9301      	str	r3, [sp, #4]
 8013702:	897b      	ldrh	r3, [r7, #10]
 8013704:	9300      	str	r3, [sp, #0]
 8013706:	460b      	mov	r3, r1
 8013708:	6979      	ldr	r1, [r7, #20]
 801370a:	f7ff fe7d 	bl	8013408 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 801370e:	687b      	ldr	r3, [r7, #4]
}
 8013710:	4618      	mov	r0, r3
 8013712:	3718      	adds	r7, #24
 8013714:	46bd      	mov	sp, r7
 8013716:	bd80      	pop	{r7, pc}

08013718 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8013718:	b580      	push	{r7, lr}
 801371a:	b084      	sub	sp, #16
 801371c:	af00      	add	r7, sp, #0
 801371e:	6078      	str	r0, [r7, #4]
 8013720:	460b      	mov	r3, r1
 8013722:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	2b00      	cmp	r3, #0
 8013728:	d106      	bne.n	8013738 <pbuf_realloc+0x20>
 801372a:	4b3a      	ldr	r3, [pc, #232]	@ (8013814 <pbuf_realloc+0xfc>)
 801372c:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8013730:	4939      	ldr	r1, [pc, #228]	@ (8013818 <pbuf_realloc+0x100>)
 8013732:	483a      	ldr	r0, [pc, #232]	@ (801381c <pbuf_realloc+0x104>)
 8013734:	f00b fd1a 	bl	801f16c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8013738:	687b      	ldr	r3, [r7, #4]
 801373a:	891b      	ldrh	r3, [r3, #8]
 801373c:	887a      	ldrh	r2, [r7, #2]
 801373e:	429a      	cmp	r2, r3
 8013740:	d263      	bcs.n	801380a <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8013742:	687b      	ldr	r3, [r7, #4]
 8013744:	891a      	ldrh	r2, [r3, #8]
 8013746:	887b      	ldrh	r3, [r7, #2]
 8013748:	1ad3      	subs	r3, r2, r3
 801374a:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 801374c:	887b      	ldrh	r3, [r7, #2]
 801374e:	817b      	strh	r3, [r7, #10]
  q = p;
 8013750:	687b      	ldr	r3, [r7, #4]
 8013752:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8013754:	e018      	b.n	8013788 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8013756:	68fb      	ldr	r3, [r7, #12]
 8013758:	895b      	ldrh	r3, [r3, #10]
 801375a:	897a      	ldrh	r2, [r7, #10]
 801375c:	1ad3      	subs	r3, r2, r3
 801375e:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8013760:	68fb      	ldr	r3, [r7, #12]
 8013762:	891a      	ldrh	r2, [r3, #8]
 8013764:	893b      	ldrh	r3, [r7, #8]
 8013766:	1ad3      	subs	r3, r2, r3
 8013768:	b29a      	uxth	r2, r3
 801376a:	68fb      	ldr	r3, [r7, #12]
 801376c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 801376e:	68fb      	ldr	r3, [r7, #12]
 8013770:	681b      	ldr	r3, [r3, #0]
 8013772:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8013774:	68fb      	ldr	r3, [r7, #12]
 8013776:	2b00      	cmp	r3, #0
 8013778:	d106      	bne.n	8013788 <pbuf_realloc+0x70>
 801377a:	4b26      	ldr	r3, [pc, #152]	@ (8013814 <pbuf_realloc+0xfc>)
 801377c:	f240 12af 	movw	r2, #431	@ 0x1af
 8013780:	4927      	ldr	r1, [pc, #156]	@ (8013820 <pbuf_realloc+0x108>)
 8013782:	4826      	ldr	r0, [pc, #152]	@ (801381c <pbuf_realloc+0x104>)
 8013784:	f00b fcf2 	bl	801f16c <iprintf>
  while (rem_len > q->len) {
 8013788:	68fb      	ldr	r3, [r7, #12]
 801378a:	895b      	ldrh	r3, [r3, #10]
 801378c:	897a      	ldrh	r2, [r7, #10]
 801378e:	429a      	cmp	r2, r3
 8013790:	d8e1      	bhi.n	8013756 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8013792:	68fb      	ldr	r3, [r7, #12]
 8013794:	7b1b      	ldrb	r3, [r3, #12]
 8013796:	f003 030f 	and.w	r3, r3, #15
 801379a:	2b00      	cmp	r3, #0
 801379c:	d121      	bne.n	80137e2 <pbuf_realloc+0xca>
 801379e:	68fb      	ldr	r3, [r7, #12]
 80137a0:	895b      	ldrh	r3, [r3, #10]
 80137a2:	897a      	ldrh	r2, [r7, #10]
 80137a4:	429a      	cmp	r2, r3
 80137a6:	d01c      	beq.n	80137e2 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 80137a8:	68fb      	ldr	r3, [r7, #12]
 80137aa:	7b5b      	ldrb	r3, [r3, #13]
 80137ac:	f003 0302 	and.w	r3, r3, #2
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d116      	bne.n	80137e2 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	685a      	ldr	r2, [r3, #4]
 80137b8:	68fb      	ldr	r3, [r7, #12]
 80137ba:	1ad3      	subs	r3, r2, r3
 80137bc:	b29a      	uxth	r2, r3
 80137be:	897b      	ldrh	r3, [r7, #10]
 80137c0:	4413      	add	r3, r2
 80137c2:	b29b      	uxth	r3, r3
 80137c4:	4619      	mov	r1, r3
 80137c6:	68f8      	ldr	r0, [r7, #12]
 80137c8:	f7fe ff64 	bl	8012694 <mem_trim>
 80137cc:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 80137ce:	68fb      	ldr	r3, [r7, #12]
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d106      	bne.n	80137e2 <pbuf_realloc+0xca>
 80137d4:	4b0f      	ldr	r3, [pc, #60]	@ (8013814 <pbuf_realloc+0xfc>)
 80137d6:	f240 12bd 	movw	r2, #445	@ 0x1bd
 80137da:	4912      	ldr	r1, [pc, #72]	@ (8013824 <pbuf_realloc+0x10c>)
 80137dc:	480f      	ldr	r0, [pc, #60]	@ (801381c <pbuf_realloc+0x104>)
 80137de:	f00b fcc5 	bl	801f16c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80137e2:	68fb      	ldr	r3, [r7, #12]
 80137e4:	897a      	ldrh	r2, [r7, #10]
 80137e6:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80137e8:	68fb      	ldr	r3, [r7, #12]
 80137ea:	895a      	ldrh	r2, [r3, #10]
 80137ec:	68fb      	ldr	r3, [r7, #12]
 80137ee:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80137f0:	68fb      	ldr	r3, [r7, #12]
 80137f2:	681b      	ldr	r3, [r3, #0]
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d004      	beq.n	8013802 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	681b      	ldr	r3, [r3, #0]
 80137fc:	4618      	mov	r0, r3
 80137fe:	f000 f911 	bl	8013a24 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8013802:	68fb      	ldr	r3, [r7, #12]
 8013804:	2200      	movs	r2, #0
 8013806:	601a      	str	r2, [r3, #0]
 8013808:	e000      	b.n	801380c <pbuf_realloc+0xf4>
    return;
 801380a:	bf00      	nop

}
 801380c:	3710      	adds	r7, #16
 801380e:	46bd      	mov	sp, r7
 8013810:	bd80      	pop	{r7, pc}
 8013812:	bf00      	nop
 8013814:	080250d4 	.word	0x080250d4
 8013818:	080251ec 	.word	0x080251ec
 801381c:	08025134 	.word	0x08025134
 8013820:	08025204 	.word	0x08025204
 8013824:	0802521c 	.word	0x0802521c

08013828 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8013828:	b580      	push	{r7, lr}
 801382a:	b086      	sub	sp, #24
 801382c:	af00      	add	r7, sp, #0
 801382e:	60f8      	str	r0, [r7, #12]
 8013830:	60b9      	str	r1, [r7, #8]
 8013832:	4613      	mov	r3, r2
 8013834:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8013836:	68fb      	ldr	r3, [r7, #12]
 8013838:	2b00      	cmp	r3, #0
 801383a:	d106      	bne.n	801384a <pbuf_add_header_impl+0x22>
 801383c:	4b2b      	ldr	r3, [pc, #172]	@ (80138ec <pbuf_add_header_impl+0xc4>)
 801383e:	f240 12df 	movw	r2, #479	@ 0x1df
 8013842:	492b      	ldr	r1, [pc, #172]	@ (80138f0 <pbuf_add_header_impl+0xc8>)
 8013844:	482b      	ldr	r0, [pc, #172]	@ (80138f4 <pbuf_add_header_impl+0xcc>)
 8013846:	f00b fc91 	bl	801f16c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 801384a:	68fb      	ldr	r3, [r7, #12]
 801384c:	2b00      	cmp	r3, #0
 801384e:	d003      	beq.n	8013858 <pbuf_add_header_impl+0x30>
 8013850:	68bb      	ldr	r3, [r7, #8]
 8013852:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013856:	d301      	bcc.n	801385c <pbuf_add_header_impl+0x34>
    return 1;
 8013858:	2301      	movs	r3, #1
 801385a:	e043      	b.n	80138e4 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 801385c:	68bb      	ldr	r3, [r7, #8]
 801385e:	2b00      	cmp	r3, #0
 8013860:	d101      	bne.n	8013866 <pbuf_add_header_impl+0x3e>
    return 0;
 8013862:	2300      	movs	r3, #0
 8013864:	e03e      	b.n	80138e4 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8013866:	68bb      	ldr	r3, [r7, #8]
 8013868:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801386a:	68fb      	ldr	r3, [r7, #12]
 801386c:	891a      	ldrh	r2, [r3, #8]
 801386e:	8a7b      	ldrh	r3, [r7, #18]
 8013870:	4413      	add	r3, r2
 8013872:	b29b      	uxth	r3, r3
 8013874:	8a7a      	ldrh	r2, [r7, #18]
 8013876:	429a      	cmp	r2, r3
 8013878:	d901      	bls.n	801387e <pbuf_add_header_impl+0x56>
    return 1;
 801387a:	2301      	movs	r3, #1
 801387c:	e032      	b.n	80138e4 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 801387e:	68fb      	ldr	r3, [r7, #12]
 8013880:	7b1b      	ldrb	r3, [r3, #12]
 8013882:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8013884:	8a3b      	ldrh	r3, [r7, #16]
 8013886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801388a:	2b00      	cmp	r3, #0
 801388c:	d00c      	beq.n	80138a8 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 801388e:	68fb      	ldr	r3, [r7, #12]
 8013890:	685a      	ldr	r2, [r3, #4]
 8013892:	68bb      	ldr	r3, [r7, #8]
 8013894:	425b      	negs	r3, r3
 8013896:	4413      	add	r3, r2
 8013898:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801389a:	68fb      	ldr	r3, [r7, #12]
 801389c:	3310      	adds	r3, #16
 801389e:	697a      	ldr	r2, [r7, #20]
 80138a0:	429a      	cmp	r2, r3
 80138a2:	d20d      	bcs.n	80138c0 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 80138a4:	2301      	movs	r3, #1
 80138a6:	e01d      	b.n	80138e4 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 80138a8:	79fb      	ldrb	r3, [r7, #7]
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d006      	beq.n	80138bc <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 80138ae:	68fb      	ldr	r3, [r7, #12]
 80138b0:	685a      	ldr	r2, [r3, #4]
 80138b2:	68bb      	ldr	r3, [r7, #8]
 80138b4:	425b      	negs	r3, r3
 80138b6:	4413      	add	r3, r2
 80138b8:	617b      	str	r3, [r7, #20]
 80138ba:	e001      	b.n	80138c0 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 80138bc:	2301      	movs	r3, #1
 80138be:	e011      	b.n	80138e4 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 80138c0:	68fb      	ldr	r3, [r7, #12]
 80138c2:	697a      	ldr	r2, [r7, #20]
 80138c4:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 80138c6:	68fb      	ldr	r3, [r7, #12]
 80138c8:	895a      	ldrh	r2, [r3, #10]
 80138ca:	8a7b      	ldrh	r3, [r7, #18]
 80138cc:	4413      	add	r3, r2
 80138ce:	b29a      	uxth	r2, r3
 80138d0:	68fb      	ldr	r3, [r7, #12]
 80138d2:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 80138d4:	68fb      	ldr	r3, [r7, #12]
 80138d6:	891a      	ldrh	r2, [r3, #8]
 80138d8:	8a7b      	ldrh	r3, [r7, #18]
 80138da:	4413      	add	r3, r2
 80138dc:	b29a      	uxth	r2, r3
 80138de:	68fb      	ldr	r3, [r7, #12]
 80138e0:	811a      	strh	r2, [r3, #8]


  return 0;
 80138e2:	2300      	movs	r3, #0
}
 80138e4:	4618      	mov	r0, r3
 80138e6:	3718      	adds	r7, #24
 80138e8:	46bd      	mov	sp, r7
 80138ea:	bd80      	pop	{r7, pc}
 80138ec:	080250d4 	.word	0x080250d4
 80138f0:	08025238 	.word	0x08025238
 80138f4:	08025134 	.word	0x08025134

080138f8 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80138f8:	b580      	push	{r7, lr}
 80138fa:	b082      	sub	sp, #8
 80138fc:	af00      	add	r7, sp, #0
 80138fe:	6078      	str	r0, [r7, #4]
 8013900:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8013902:	2200      	movs	r2, #0
 8013904:	6839      	ldr	r1, [r7, #0]
 8013906:	6878      	ldr	r0, [r7, #4]
 8013908:	f7ff ff8e 	bl	8013828 <pbuf_add_header_impl>
 801390c:	4603      	mov	r3, r0
}
 801390e:	4618      	mov	r0, r3
 8013910:	3708      	adds	r7, #8
 8013912:	46bd      	mov	sp, r7
 8013914:	bd80      	pop	{r7, pc}
	...

08013918 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8013918:	b580      	push	{r7, lr}
 801391a:	b084      	sub	sp, #16
 801391c:	af00      	add	r7, sp, #0
 801391e:	6078      	str	r0, [r7, #4]
 8013920:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8013922:	687b      	ldr	r3, [r7, #4]
 8013924:	2b00      	cmp	r3, #0
 8013926:	d106      	bne.n	8013936 <pbuf_remove_header+0x1e>
 8013928:	4b20      	ldr	r3, [pc, #128]	@ (80139ac <pbuf_remove_header+0x94>)
 801392a:	f240 224b 	movw	r2, #587	@ 0x24b
 801392e:	4920      	ldr	r1, [pc, #128]	@ (80139b0 <pbuf_remove_header+0x98>)
 8013930:	4820      	ldr	r0, [pc, #128]	@ (80139b4 <pbuf_remove_header+0x9c>)
 8013932:	f00b fc1b 	bl	801f16c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	2b00      	cmp	r3, #0
 801393a:	d003      	beq.n	8013944 <pbuf_remove_header+0x2c>
 801393c:	683b      	ldr	r3, [r7, #0]
 801393e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013942:	d301      	bcc.n	8013948 <pbuf_remove_header+0x30>
    return 1;
 8013944:	2301      	movs	r3, #1
 8013946:	e02c      	b.n	80139a2 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8013948:	683b      	ldr	r3, [r7, #0]
 801394a:	2b00      	cmp	r3, #0
 801394c:	d101      	bne.n	8013952 <pbuf_remove_header+0x3a>
    return 0;
 801394e:	2300      	movs	r3, #0
 8013950:	e027      	b.n	80139a2 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8013952:	683b      	ldr	r3, [r7, #0]
 8013954:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	895b      	ldrh	r3, [r3, #10]
 801395a:	89fa      	ldrh	r2, [r7, #14]
 801395c:	429a      	cmp	r2, r3
 801395e:	d908      	bls.n	8013972 <pbuf_remove_header+0x5a>
 8013960:	4b12      	ldr	r3, [pc, #72]	@ (80139ac <pbuf_remove_header+0x94>)
 8013962:	f240 2255 	movw	r2, #597	@ 0x255
 8013966:	4914      	ldr	r1, [pc, #80]	@ (80139b8 <pbuf_remove_header+0xa0>)
 8013968:	4812      	ldr	r0, [pc, #72]	@ (80139b4 <pbuf_remove_header+0x9c>)
 801396a:	f00b fbff 	bl	801f16c <iprintf>
 801396e:	2301      	movs	r3, #1
 8013970:	e017      	b.n	80139a2 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	685b      	ldr	r3, [r3, #4]
 8013976:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	685a      	ldr	r2, [r3, #4]
 801397c:	683b      	ldr	r3, [r7, #0]
 801397e:	441a      	add	r2, r3
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8013984:	687b      	ldr	r3, [r7, #4]
 8013986:	895a      	ldrh	r2, [r3, #10]
 8013988:	89fb      	ldrh	r3, [r7, #14]
 801398a:	1ad3      	subs	r3, r2, r3
 801398c:	b29a      	uxth	r2, r3
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8013992:	687b      	ldr	r3, [r7, #4]
 8013994:	891a      	ldrh	r2, [r3, #8]
 8013996:	89fb      	ldrh	r3, [r7, #14]
 8013998:	1ad3      	subs	r3, r2, r3
 801399a:	b29a      	uxth	r2, r3
 801399c:	687b      	ldr	r3, [r7, #4]
 801399e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 80139a0:	2300      	movs	r3, #0
}
 80139a2:	4618      	mov	r0, r3
 80139a4:	3710      	adds	r7, #16
 80139a6:	46bd      	mov	sp, r7
 80139a8:	bd80      	pop	{r7, pc}
 80139aa:	bf00      	nop
 80139ac:	080250d4 	.word	0x080250d4
 80139b0:	08025238 	.word	0x08025238
 80139b4:	08025134 	.word	0x08025134
 80139b8:	08025244 	.word	0x08025244

080139bc <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80139bc:	b580      	push	{r7, lr}
 80139be:	b082      	sub	sp, #8
 80139c0:	af00      	add	r7, sp, #0
 80139c2:	6078      	str	r0, [r7, #4]
 80139c4:	460b      	mov	r3, r1
 80139c6:	807b      	strh	r3, [r7, #2]
 80139c8:	4613      	mov	r3, r2
 80139ca:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 80139cc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	da08      	bge.n	80139e6 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 80139d4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80139d8:	425b      	negs	r3, r3
 80139da:	4619      	mov	r1, r3
 80139dc:	6878      	ldr	r0, [r7, #4]
 80139de:	f7ff ff9b 	bl	8013918 <pbuf_remove_header>
 80139e2:	4603      	mov	r3, r0
 80139e4:	e007      	b.n	80139f6 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80139e6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80139ea:	787a      	ldrb	r2, [r7, #1]
 80139ec:	4619      	mov	r1, r3
 80139ee:	6878      	ldr	r0, [r7, #4]
 80139f0:	f7ff ff1a 	bl	8013828 <pbuf_add_header_impl>
 80139f4:	4603      	mov	r3, r0
  }
}
 80139f6:	4618      	mov	r0, r3
 80139f8:	3708      	adds	r7, #8
 80139fa:	46bd      	mov	sp, r7
 80139fc:	bd80      	pop	{r7, pc}

080139fe <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80139fe:	b580      	push	{r7, lr}
 8013a00:	b082      	sub	sp, #8
 8013a02:	af00      	add	r7, sp, #0
 8013a04:	6078      	str	r0, [r7, #4]
 8013a06:	460b      	mov	r3, r1
 8013a08:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8013a0a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013a0e:	2201      	movs	r2, #1
 8013a10:	4619      	mov	r1, r3
 8013a12:	6878      	ldr	r0, [r7, #4]
 8013a14:	f7ff ffd2 	bl	80139bc <pbuf_header_impl>
 8013a18:	4603      	mov	r3, r0
}
 8013a1a:	4618      	mov	r0, r3
 8013a1c:	3708      	adds	r7, #8
 8013a1e:	46bd      	mov	sp, r7
 8013a20:	bd80      	pop	{r7, pc}
	...

08013a24 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8013a24:	b580      	push	{r7, lr}
 8013a26:	b088      	sub	sp, #32
 8013a28:	af00      	add	r7, sp, #0
 8013a2a:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8013a2c:	687b      	ldr	r3, [r7, #4]
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	d10b      	bne.n	8013a4a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	d106      	bne.n	8013a46 <pbuf_free+0x22>
 8013a38:	4b3b      	ldr	r3, [pc, #236]	@ (8013b28 <pbuf_free+0x104>)
 8013a3a:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 8013a3e:	493b      	ldr	r1, [pc, #236]	@ (8013b2c <pbuf_free+0x108>)
 8013a40:	483b      	ldr	r0, [pc, #236]	@ (8013b30 <pbuf_free+0x10c>)
 8013a42:	f00b fb93 	bl	801f16c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8013a46:	2300      	movs	r3, #0
 8013a48:	e069      	b.n	8013b1e <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8013a4a:	2300      	movs	r3, #0
 8013a4c:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8013a4e:	e062      	b.n	8013b16 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8013a50:	f00a fbb8 	bl	801e1c4 <sys_arch_protect>
 8013a54:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8013a56:	687b      	ldr	r3, [r7, #4]
 8013a58:	7b9b      	ldrb	r3, [r3, #14]
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	d106      	bne.n	8013a6c <pbuf_free+0x48>
 8013a5e:	4b32      	ldr	r3, [pc, #200]	@ (8013b28 <pbuf_free+0x104>)
 8013a60:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8013a64:	4933      	ldr	r1, [pc, #204]	@ (8013b34 <pbuf_free+0x110>)
 8013a66:	4832      	ldr	r0, [pc, #200]	@ (8013b30 <pbuf_free+0x10c>)
 8013a68:	f00b fb80 	bl	801f16c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8013a6c:	687b      	ldr	r3, [r7, #4]
 8013a6e:	7b9b      	ldrb	r3, [r3, #14]
 8013a70:	3b01      	subs	r3, #1
 8013a72:	b2da      	uxtb	r2, r3
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	739a      	strb	r2, [r3, #14]
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	7b9b      	ldrb	r3, [r3, #14]
 8013a7c:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8013a7e:	69b8      	ldr	r0, [r7, #24]
 8013a80:	f00a fbae 	bl	801e1e0 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8013a84:	7dfb      	ldrb	r3, [r7, #23]
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	d143      	bne.n	8013b12 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	681b      	ldr	r3, [r3, #0]
 8013a8e:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	7b1b      	ldrb	r3, [r3, #12]
 8013a94:	f003 030f 	and.w	r3, r3, #15
 8013a98:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8013a9a:	687b      	ldr	r3, [r7, #4]
 8013a9c:	7b5b      	ldrb	r3, [r3, #13]
 8013a9e:	f003 0302 	and.w	r3, r3, #2
 8013aa2:	2b00      	cmp	r3, #0
 8013aa4:	d011      	beq.n	8013aca <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8013aaa:	68bb      	ldr	r3, [r7, #8]
 8013aac:	691b      	ldr	r3, [r3, #16]
 8013aae:	2b00      	cmp	r3, #0
 8013ab0:	d106      	bne.n	8013ac0 <pbuf_free+0x9c>
 8013ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8013b28 <pbuf_free+0x104>)
 8013ab4:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8013ab8:	491f      	ldr	r1, [pc, #124]	@ (8013b38 <pbuf_free+0x114>)
 8013aba:	481d      	ldr	r0, [pc, #116]	@ (8013b30 <pbuf_free+0x10c>)
 8013abc:	f00b fb56 	bl	801f16c <iprintf>
        pc->custom_free_function(p);
 8013ac0:	68bb      	ldr	r3, [r7, #8]
 8013ac2:	691b      	ldr	r3, [r3, #16]
 8013ac4:	6878      	ldr	r0, [r7, #4]
 8013ac6:	4798      	blx	r3
 8013ac8:	e01d      	b.n	8013b06 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8013aca:	7bfb      	ldrb	r3, [r7, #15]
 8013acc:	2b02      	cmp	r3, #2
 8013ace:	d104      	bne.n	8013ada <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8013ad0:	6879      	ldr	r1, [r7, #4]
 8013ad2:	200d      	movs	r0, #13
 8013ad4:	f7ff f902 	bl	8012cdc <memp_free>
 8013ad8:	e015      	b.n	8013b06 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8013ada:	7bfb      	ldrb	r3, [r7, #15]
 8013adc:	2b01      	cmp	r3, #1
 8013ade:	d104      	bne.n	8013aea <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8013ae0:	6879      	ldr	r1, [r7, #4]
 8013ae2:	200c      	movs	r0, #12
 8013ae4:	f7ff f8fa 	bl	8012cdc <memp_free>
 8013ae8:	e00d      	b.n	8013b06 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8013aea:	7bfb      	ldrb	r3, [r7, #15]
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d103      	bne.n	8013af8 <pbuf_free+0xd4>
          mem_free(p);
 8013af0:	6878      	ldr	r0, [r7, #4]
 8013af2:	f7fe fd3f 	bl	8012574 <mem_free>
 8013af6:	e006      	b.n	8013b06 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8013af8:	4b0b      	ldr	r3, [pc, #44]	@ (8013b28 <pbuf_free+0x104>)
 8013afa:	f240 320f 	movw	r2, #783	@ 0x30f
 8013afe:	490f      	ldr	r1, [pc, #60]	@ (8013b3c <pbuf_free+0x118>)
 8013b00:	480b      	ldr	r0, [pc, #44]	@ (8013b30 <pbuf_free+0x10c>)
 8013b02:	f00b fb33 	bl	801f16c <iprintf>
        }
      }
      count++;
 8013b06:	7ffb      	ldrb	r3, [r7, #31]
 8013b08:	3301      	adds	r3, #1
 8013b0a:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8013b0c:	693b      	ldr	r3, [r7, #16]
 8013b0e:	607b      	str	r3, [r7, #4]
 8013b10:	e001      	b.n	8013b16 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8013b12:	2300      	movs	r3, #0
 8013b14:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	2b00      	cmp	r3, #0
 8013b1a:	d199      	bne.n	8013a50 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8013b1c:	7ffb      	ldrb	r3, [r7, #31]
}
 8013b1e:	4618      	mov	r0, r3
 8013b20:	3720      	adds	r7, #32
 8013b22:	46bd      	mov	sp, r7
 8013b24:	bd80      	pop	{r7, pc}
 8013b26:	bf00      	nop
 8013b28:	080250d4 	.word	0x080250d4
 8013b2c:	08025238 	.word	0x08025238
 8013b30:	08025134 	.word	0x08025134
 8013b34:	08025264 	.word	0x08025264
 8013b38:	0802527c 	.word	0x0802527c
 8013b3c:	080252a0 	.word	0x080252a0

08013b40 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8013b40:	b480      	push	{r7}
 8013b42:	b085      	sub	sp, #20
 8013b44:	af00      	add	r7, sp, #0
 8013b46:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8013b48:	2300      	movs	r3, #0
 8013b4a:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8013b4c:	e005      	b.n	8013b5a <pbuf_clen+0x1a>
    ++len;
 8013b4e:	89fb      	ldrh	r3, [r7, #14]
 8013b50:	3301      	adds	r3, #1
 8013b52:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8013b54:	687b      	ldr	r3, [r7, #4]
 8013b56:	681b      	ldr	r3, [r3, #0]
 8013b58:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8013b5a:	687b      	ldr	r3, [r7, #4]
 8013b5c:	2b00      	cmp	r3, #0
 8013b5e:	d1f6      	bne.n	8013b4e <pbuf_clen+0xe>
  }
  return len;
 8013b60:	89fb      	ldrh	r3, [r7, #14]
}
 8013b62:	4618      	mov	r0, r3
 8013b64:	3714      	adds	r7, #20
 8013b66:	46bd      	mov	sp, r7
 8013b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b6c:	4770      	bx	lr
	...

08013b70 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8013b70:	b580      	push	{r7, lr}
 8013b72:	b084      	sub	sp, #16
 8013b74:	af00      	add	r7, sp, #0
 8013b76:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	d016      	beq.n	8013bac <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8013b7e:	f00a fb21 	bl	801e1c4 <sys_arch_protect>
 8013b82:	60f8      	str	r0, [r7, #12]
 8013b84:	687b      	ldr	r3, [r7, #4]
 8013b86:	7b9b      	ldrb	r3, [r3, #14]
 8013b88:	3301      	adds	r3, #1
 8013b8a:	b2da      	uxtb	r2, r3
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	739a      	strb	r2, [r3, #14]
 8013b90:	68f8      	ldr	r0, [r7, #12]
 8013b92:	f00a fb25 	bl	801e1e0 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8013b96:	687b      	ldr	r3, [r7, #4]
 8013b98:	7b9b      	ldrb	r3, [r3, #14]
 8013b9a:	2b00      	cmp	r3, #0
 8013b9c:	d106      	bne.n	8013bac <pbuf_ref+0x3c>
 8013b9e:	4b05      	ldr	r3, [pc, #20]	@ (8013bb4 <pbuf_ref+0x44>)
 8013ba0:	f240 3242 	movw	r2, #834	@ 0x342
 8013ba4:	4904      	ldr	r1, [pc, #16]	@ (8013bb8 <pbuf_ref+0x48>)
 8013ba6:	4805      	ldr	r0, [pc, #20]	@ (8013bbc <pbuf_ref+0x4c>)
 8013ba8:	f00b fae0 	bl	801f16c <iprintf>
  }
}
 8013bac:	bf00      	nop
 8013bae:	3710      	adds	r7, #16
 8013bb0:	46bd      	mov	sp, r7
 8013bb2:	bd80      	pop	{r7, pc}
 8013bb4:	080250d4 	.word	0x080250d4
 8013bb8:	080252b4 	.word	0x080252b4
 8013bbc:	08025134 	.word	0x08025134

08013bc0 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8013bc0:	b580      	push	{r7, lr}
 8013bc2:	b084      	sub	sp, #16
 8013bc4:	af00      	add	r7, sp, #0
 8013bc6:	6078      	str	r0, [r7, #4]
 8013bc8:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	2b00      	cmp	r3, #0
 8013bce:	d002      	beq.n	8013bd6 <pbuf_cat+0x16>
 8013bd0:	683b      	ldr	r3, [r7, #0]
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d107      	bne.n	8013be6 <pbuf_cat+0x26>
 8013bd6:	4b20      	ldr	r3, [pc, #128]	@ (8013c58 <pbuf_cat+0x98>)
 8013bd8:	f240 3259 	movw	r2, #857	@ 0x359
 8013bdc:	491f      	ldr	r1, [pc, #124]	@ (8013c5c <pbuf_cat+0x9c>)
 8013bde:	4820      	ldr	r0, [pc, #128]	@ (8013c60 <pbuf_cat+0xa0>)
 8013be0:	f00b fac4 	bl	801f16c <iprintf>
 8013be4:	e034      	b.n	8013c50 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	60fb      	str	r3, [r7, #12]
 8013bea:	e00a      	b.n	8013c02 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8013bec:	68fb      	ldr	r3, [r7, #12]
 8013bee:	891a      	ldrh	r2, [r3, #8]
 8013bf0:	683b      	ldr	r3, [r7, #0]
 8013bf2:	891b      	ldrh	r3, [r3, #8]
 8013bf4:	4413      	add	r3, r2
 8013bf6:	b29a      	uxth	r2, r3
 8013bf8:	68fb      	ldr	r3, [r7, #12]
 8013bfa:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8013bfc:	68fb      	ldr	r3, [r7, #12]
 8013bfe:	681b      	ldr	r3, [r3, #0]
 8013c00:	60fb      	str	r3, [r7, #12]
 8013c02:	68fb      	ldr	r3, [r7, #12]
 8013c04:	681b      	ldr	r3, [r3, #0]
 8013c06:	2b00      	cmp	r3, #0
 8013c08:	d1f0      	bne.n	8013bec <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8013c0a:	68fb      	ldr	r3, [r7, #12]
 8013c0c:	891a      	ldrh	r2, [r3, #8]
 8013c0e:	68fb      	ldr	r3, [r7, #12]
 8013c10:	895b      	ldrh	r3, [r3, #10]
 8013c12:	429a      	cmp	r2, r3
 8013c14:	d006      	beq.n	8013c24 <pbuf_cat+0x64>
 8013c16:	4b10      	ldr	r3, [pc, #64]	@ (8013c58 <pbuf_cat+0x98>)
 8013c18:	f240 3262 	movw	r2, #866	@ 0x362
 8013c1c:	4911      	ldr	r1, [pc, #68]	@ (8013c64 <pbuf_cat+0xa4>)
 8013c1e:	4810      	ldr	r0, [pc, #64]	@ (8013c60 <pbuf_cat+0xa0>)
 8013c20:	f00b faa4 	bl	801f16c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8013c24:	68fb      	ldr	r3, [r7, #12]
 8013c26:	681b      	ldr	r3, [r3, #0]
 8013c28:	2b00      	cmp	r3, #0
 8013c2a:	d006      	beq.n	8013c3a <pbuf_cat+0x7a>
 8013c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8013c58 <pbuf_cat+0x98>)
 8013c2e:	f240 3263 	movw	r2, #867	@ 0x363
 8013c32:	490d      	ldr	r1, [pc, #52]	@ (8013c68 <pbuf_cat+0xa8>)
 8013c34:	480a      	ldr	r0, [pc, #40]	@ (8013c60 <pbuf_cat+0xa0>)
 8013c36:	f00b fa99 	bl	801f16c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8013c3a:	68fb      	ldr	r3, [r7, #12]
 8013c3c:	891a      	ldrh	r2, [r3, #8]
 8013c3e:	683b      	ldr	r3, [r7, #0]
 8013c40:	891b      	ldrh	r3, [r3, #8]
 8013c42:	4413      	add	r3, r2
 8013c44:	b29a      	uxth	r2, r3
 8013c46:	68fb      	ldr	r3, [r7, #12]
 8013c48:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8013c4a:	68fb      	ldr	r3, [r7, #12]
 8013c4c:	683a      	ldr	r2, [r7, #0]
 8013c4e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8013c50:	3710      	adds	r7, #16
 8013c52:	46bd      	mov	sp, r7
 8013c54:	bd80      	pop	{r7, pc}
 8013c56:	bf00      	nop
 8013c58:	080250d4 	.word	0x080250d4
 8013c5c:	080252c8 	.word	0x080252c8
 8013c60:	08025134 	.word	0x08025134
 8013c64:	08025300 	.word	0x08025300
 8013c68:	08025330 	.word	0x08025330

08013c6c <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8013c6c:	b580      	push	{r7, lr}
 8013c6e:	b082      	sub	sp, #8
 8013c70:	af00      	add	r7, sp, #0
 8013c72:	6078      	str	r0, [r7, #4]
 8013c74:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8013c76:	6839      	ldr	r1, [r7, #0]
 8013c78:	6878      	ldr	r0, [r7, #4]
 8013c7a:	f7ff ffa1 	bl	8013bc0 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8013c7e:	6838      	ldr	r0, [r7, #0]
 8013c80:	f7ff ff76 	bl	8013b70 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8013c84:	bf00      	nop
 8013c86:	3708      	adds	r7, #8
 8013c88:	46bd      	mov	sp, r7
 8013c8a:	bd80      	pop	{r7, pc}

08013c8c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8013c8c:	b580      	push	{r7, lr}
 8013c8e:	b086      	sub	sp, #24
 8013c90:	af00      	add	r7, sp, #0
 8013c92:	6078      	str	r0, [r7, #4]
 8013c94:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8013c96:	2300      	movs	r3, #0
 8013c98:	617b      	str	r3, [r7, #20]
 8013c9a:	2300      	movs	r3, #0
 8013c9c:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	2b00      	cmp	r3, #0
 8013ca2:	d008      	beq.n	8013cb6 <pbuf_copy+0x2a>
 8013ca4:	683b      	ldr	r3, [r7, #0]
 8013ca6:	2b00      	cmp	r3, #0
 8013ca8:	d005      	beq.n	8013cb6 <pbuf_copy+0x2a>
 8013caa:	687b      	ldr	r3, [r7, #4]
 8013cac:	891a      	ldrh	r2, [r3, #8]
 8013cae:	683b      	ldr	r3, [r7, #0]
 8013cb0:	891b      	ldrh	r3, [r3, #8]
 8013cb2:	429a      	cmp	r2, r3
 8013cb4:	d209      	bcs.n	8013cca <pbuf_copy+0x3e>
 8013cb6:	4b57      	ldr	r3, [pc, #348]	@ (8013e14 <pbuf_copy+0x188>)
 8013cb8:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8013cbc:	4956      	ldr	r1, [pc, #344]	@ (8013e18 <pbuf_copy+0x18c>)
 8013cbe:	4857      	ldr	r0, [pc, #348]	@ (8013e1c <pbuf_copy+0x190>)
 8013cc0:	f00b fa54 	bl	801f16c <iprintf>
 8013cc4:	f06f 030f 	mvn.w	r3, #15
 8013cc8:	e09f      	b.n	8013e0a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8013cca:	687b      	ldr	r3, [r7, #4]
 8013ccc:	895b      	ldrh	r3, [r3, #10]
 8013cce:	461a      	mov	r2, r3
 8013cd0:	697b      	ldr	r3, [r7, #20]
 8013cd2:	1ad2      	subs	r2, r2, r3
 8013cd4:	683b      	ldr	r3, [r7, #0]
 8013cd6:	895b      	ldrh	r3, [r3, #10]
 8013cd8:	4619      	mov	r1, r3
 8013cda:	693b      	ldr	r3, [r7, #16]
 8013cdc:	1acb      	subs	r3, r1, r3
 8013cde:	429a      	cmp	r2, r3
 8013ce0:	d306      	bcc.n	8013cf0 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8013ce2:	683b      	ldr	r3, [r7, #0]
 8013ce4:	895b      	ldrh	r3, [r3, #10]
 8013ce6:	461a      	mov	r2, r3
 8013ce8:	693b      	ldr	r3, [r7, #16]
 8013cea:	1ad3      	subs	r3, r2, r3
 8013cec:	60fb      	str	r3, [r7, #12]
 8013cee:	e005      	b.n	8013cfc <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	895b      	ldrh	r3, [r3, #10]
 8013cf4:	461a      	mov	r2, r3
 8013cf6:	697b      	ldr	r3, [r7, #20]
 8013cf8:	1ad3      	subs	r3, r2, r3
 8013cfa:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	685a      	ldr	r2, [r3, #4]
 8013d00:	697b      	ldr	r3, [r7, #20]
 8013d02:	18d0      	adds	r0, r2, r3
 8013d04:	683b      	ldr	r3, [r7, #0]
 8013d06:	685a      	ldr	r2, [r3, #4]
 8013d08:	693b      	ldr	r3, [r7, #16]
 8013d0a:	4413      	add	r3, r2
 8013d0c:	68fa      	ldr	r2, [r7, #12]
 8013d0e:	4619      	mov	r1, r3
 8013d10:	f00b fe3d 	bl	801f98e <memcpy>
    offset_to += len;
 8013d14:	697a      	ldr	r2, [r7, #20]
 8013d16:	68fb      	ldr	r3, [r7, #12]
 8013d18:	4413      	add	r3, r2
 8013d1a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8013d1c:	693a      	ldr	r2, [r7, #16]
 8013d1e:	68fb      	ldr	r3, [r7, #12]
 8013d20:	4413      	add	r3, r2
 8013d22:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	895b      	ldrh	r3, [r3, #10]
 8013d28:	461a      	mov	r2, r3
 8013d2a:	697b      	ldr	r3, [r7, #20]
 8013d2c:	4293      	cmp	r3, r2
 8013d2e:	d906      	bls.n	8013d3e <pbuf_copy+0xb2>
 8013d30:	4b38      	ldr	r3, [pc, #224]	@ (8013e14 <pbuf_copy+0x188>)
 8013d32:	f240 32d9 	movw	r2, #985	@ 0x3d9
 8013d36:	493a      	ldr	r1, [pc, #232]	@ (8013e20 <pbuf_copy+0x194>)
 8013d38:	4838      	ldr	r0, [pc, #224]	@ (8013e1c <pbuf_copy+0x190>)
 8013d3a:	f00b fa17 	bl	801f16c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8013d3e:	683b      	ldr	r3, [r7, #0]
 8013d40:	895b      	ldrh	r3, [r3, #10]
 8013d42:	461a      	mov	r2, r3
 8013d44:	693b      	ldr	r3, [r7, #16]
 8013d46:	4293      	cmp	r3, r2
 8013d48:	d906      	bls.n	8013d58 <pbuf_copy+0xcc>
 8013d4a:	4b32      	ldr	r3, [pc, #200]	@ (8013e14 <pbuf_copy+0x188>)
 8013d4c:	f240 32da 	movw	r2, #986	@ 0x3da
 8013d50:	4934      	ldr	r1, [pc, #208]	@ (8013e24 <pbuf_copy+0x198>)
 8013d52:	4832      	ldr	r0, [pc, #200]	@ (8013e1c <pbuf_copy+0x190>)
 8013d54:	f00b fa0a 	bl	801f16c <iprintf>
    if (offset_from >= p_from->len) {
 8013d58:	683b      	ldr	r3, [r7, #0]
 8013d5a:	895b      	ldrh	r3, [r3, #10]
 8013d5c:	461a      	mov	r2, r3
 8013d5e:	693b      	ldr	r3, [r7, #16]
 8013d60:	4293      	cmp	r3, r2
 8013d62:	d304      	bcc.n	8013d6e <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8013d64:	2300      	movs	r3, #0
 8013d66:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8013d68:	683b      	ldr	r3, [r7, #0]
 8013d6a:	681b      	ldr	r3, [r3, #0]
 8013d6c:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	895b      	ldrh	r3, [r3, #10]
 8013d72:	461a      	mov	r2, r3
 8013d74:	697b      	ldr	r3, [r7, #20]
 8013d76:	4293      	cmp	r3, r2
 8013d78:	d114      	bne.n	8013da4 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8013d7a:	2300      	movs	r3, #0
 8013d7c:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	681b      	ldr	r3, [r3, #0]
 8013d82:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	2b00      	cmp	r3, #0
 8013d88:	d10c      	bne.n	8013da4 <pbuf_copy+0x118>
 8013d8a:	683b      	ldr	r3, [r7, #0]
 8013d8c:	2b00      	cmp	r3, #0
 8013d8e:	d009      	beq.n	8013da4 <pbuf_copy+0x118>
 8013d90:	4b20      	ldr	r3, [pc, #128]	@ (8013e14 <pbuf_copy+0x188>)
 8013d92:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8013d96:	4924      	ldr	r1, [pc, #144]	@ (8013e28 <pbuf_copy+0x19c>)
 8013d98:	4820      	ldr	r0, [pc, #128]	@ (8013e1c <pbuf_copy+0x190>)
 8013d9a:	f00b f9e7 	bl	801f16c <iprintf>
 8013d9e:	f06f 030f 	mvn.w	r3, #15
 8013da2:	e032      	b.n	8013e0a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8013da4:	683b      	ldr	r3, [r7, #0]
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	d013      	beq.n	8013dd2 <pbuf_copy+0x146>
 8013daa:	683b      	ldr	r3, [r7, #0]
 8013dac:	895a      	ldrh	r2, [r3, #10]
 8013dae:	683b      	ldr	r3, [r7, #0]
 8013db0:	891b      	ldrh	r3, [r3, #8]
 8013db2:	429a      	cmp	r2, r3
 8013db4:	d10d      	bne.n	8013dd2 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013db6:	683b      	ldr	r3, [r7, #0]
 8013db8:	681b      	ldr	r3, [r3, #0]
 8013dba:	2b00      	cmp	r3, #0
 8013dbc:	d009      	beq.n	8013dd2 <pbuf_copy+0x146>
 8013dbe:	4b15      	ldr	r3, [pc, #84]	@ (8013e14 <pbuf_copy+0x188>)
 8013dc0:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8013dc4:	4919      	ldr	r1, [pc, #100]	@ (8013e2c <pbuf_copy+0x1a0>)
 8013dc6:	4815      	ldr	r0, [pc, #84]	@ (8013e1c <pbuf_copy+0x190>)
 8013dc8:	f00b f9d0 	bl	801f16c <iprintf>
 8013dcc:	f06f 0305 	mvn.w	r3, #5
 8013dd0:	e01b      	b.n	8013e0a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	d013      	beq.n	8013e00 <pbuf_copy+0x174>
 8013dd8:	687b      	ldr	r3, [r7, #4]
 8013dda:	895a      	ldrh	r2, [r3, #10]
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	891b      	ldrh	r3, [r3, #8]
 8013de0:	429a      	cmp	r2, r3
 8013de2:	d10d      	bne.n	8013e00 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013de4:	687b      	ldr	r3, [r7, #4]
 8013de6:	681b      	ldr	r3, [r3, #0]
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	d009      	beq.n	8013e00 <pbuf_copy+0x174>
 8013dec:	4b09      	ldr	r3, [pc, #36]	@ (8013e14 <pbuf_copy+0x188>)
 8013dee:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 8013df2:	490e      	ldr	r1, [pc, #56]	@ (8013e2c <pbuf_copy+0x1a0>)
 8013df4:	4809      	ldr	r0, [pc, #36]	@ (8013e1c <pbuf_copy+0x190>)
 8013df6:	f00b f9b9 	bl	801f16c <iprintf>
 8013dfa:	f06f 0305 	mvn.w	r3, #5
 8013dfe:	e004      	b.n	8013e0a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8013e00:	683b      	ldr	r3, [r7, #0]
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	f47f af61 	bne.w	8013cca <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8013e08:	2300      	movs	r3, #0
}
 8013e0a:	4618      	mov	r0, r3
 8013e0c:	3718      	adds	r7, #24
 8013e0e:	46bd      	mov	sp, r7
 8013e10:	bd80      	pop	{r7, pc}
 8013e12:	bf00      	nop
 8013e14:	080250d4 	.word	0x080250d4
 8013e18:	0802537c 	.word	0x0802537c
 8013e1c:	08025134 	.word	0x08025134
 8013e20:	080253ac 	.word	0x080253ac
 8013e24:	080253c4 	.word	0x080253c4
 8013e28:	080253e0 	.word	0x080253e0
 8013e2c:	080253f0 	.word	0x080253f0

08013e30 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8013e30:	b580      	push	{r7, lr}
 8013e32:	b088      	sub	sp, #32
 8013e34:	af00      	add	r7, sp, #0
 8013e36:	60f8      	str	r0, [r7, #12]
 8013e38:	60b9      	str	r1, [r7, #8]
 8013e3a:	4611      	mov	r1, r2
 8013e3c:	461a      	mov	r2, r3
 8013e3e:	460b      	mov	r3, r1
 8013e40:	80fb      	strh	r3, [r7, #6]
 8013e42:	4613      	mov	r3, r2
 8013e44:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8013e46:	2300      	movs	r3, #0
 8013e48:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8013e4a:	2300      	movs	r3, #0
 8013e4c:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8013e4e:	68fb      	ldr	r3, [r7, #12]
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	d108      	bne.n	8013e66 <pbuf_copy_partial+0x36>
 8013e54:	4b2b      	ldr	r3, [pc, #172]	@ (8013f04 <pbuf_copy_partial+0xd4>)
 8013e56:	f240 420a 	movw	r2, #1034	@ 0x40a
 8013e5a:	492b      	ldr	r1, [pc, #172]	@ (8013f08 <pbuf_copy_partial+0xd8>)
 8013e5c:	482b      	ldr	r0, [pc, #172]	@ (8013f0c <pbuf_copy_partial+0xdc>)
 8013e5e:	f00b f985 	bl	801f16c <iprintf>
 8013e62:	2300      	movs	r3, #0
 8013e64:	e04a      	b.n	8013efc <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8013e66:	68bb      	ldr	r3, [r7, #8]
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d108      	bne.n	8013e7e <pbuf_copy_partial+0x4e>
 8013e6c:	4b25      	ldr	r3, [pc, #148]	@ (8013f04 <pbuf_copy_partial+0xd4>)
 8013e6e:	f240 420b 	movw	r2, #1035	@ 0x40b
 8013e72:	4927      	ldr	r1, [pc, #156]	@ (8013f10 <pbuf_copy_partial+0xe0>)
 8013e74:	4825      	ldr	r0, [pc, #148]	@ (8013f0c <pbuf_copy_partial+0xdc>)
 8013e76:	f00b f979 	bl	801f16c <iprintf>
 8013e7a:	2300      	movs	r3, #0
 8013e7c:	e03e      	b.n	8013efc <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8013e7e:	68fb      	ldr	r3, [r7, #12]
 8013e80:	61fb      	str	r3, [r7, #28]
 8013e82:	e034      	b.n	8013eee <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8013e84:	88bb      	ldrh	r3, [r7, #4]
 8013e86:	2b00      	cmp	r3, #0
 8013e88:	d00a      	beq.n	8013ea0 <pbuf_copy_partial+0x70>
 8013e8a:	69fb      	ldr	r3, [r7, #28]
 8013e8c:	895b      	ldrh	r3, [r3, #10]
 8013e8e:	88ba      	ldrh	r2, [r7, #4]
 8013e90:	429a      	cmp	r2, r3
 8013e92:	d305      	bcc.n	8013ea0 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8013e94:	69fb      	ldr	r3, [r7, #28]
 8013e96:	895b      	ldrh	r3, [r3, #10]
 8013e98:	88ba      	ldrh	r2, [r7, #4]
 8013e9a:	1ad3      	subs	r3, r2, r3
 8013e9c:	80bb      	strh	r3, [r7, #4]
 8013e9e:	e023      	b.n	8013ee8 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8013ea0:	69fb      	ldr	r3, [r7, #28]
 8013ea2:	895a      	ldrh	r2, [r3, #10]
 8013ea4:	88bb      	ldrh	r3, [r7, #4]
 8013ea6:	1ad3      	subs	r3, r2, r3
 8013ea8:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8013eaa:	8b3a      	ldrh	r2, [r7, #24]
 8013eac:	88fb      	ldrh	r3, [r7, #6]
 8013eae:	429a      	cmp	r2, r3
 8013eb0:	d901      	bls.n	8013eb6 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8013eb2:	88fb      	ldrh	r3, [r7, #6]
 8013eb4:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8013eb6:	8b7b      	ldrh	r3, [r7, #26]
 8013eb8:	68ba      	ldr	r2, [r7, #8]
 8013eba:	18d0      	adds	r0, r2, r3
 8013ebc:	69fb      	ldr	r3, [r7, #28]
 8013ebe:	685a      	ldr	r2, [r3, #4]
 8013ec0:	88bb      	ldrh	r3, [r7, #4]
 8013ec2:	4413      	add	r3, r2
 8013ec4:	8b3a      	ldrh	r2, [r7, #24]
 8013ec6:	4619      	mov	r1, r3
 8013ec8:	f00b fd61 	bl	801f98e <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8013ecc:	8afa      	ldrh	r2, [r7, #22]
 8013ece:	8b3b      	ldrh	r3, [r7, #24]
 8013ed0:	4413      	add	r3, r2
 8013ed2:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8013ed4:	8b7a      	ldrh	r2, [r7, #26]
 8013ed6:	8b3b      	ldrh	r3, [r7, #24]
 8013ed8:	4413      	add	r3, r2
 8013eda:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8013edc:	88fa      	ldrh	r2, [r7, #6]
 8013ede:	8b3b      	ldrh	r3, [r7, #24]
 8013ee0:	1ad3      	subs	r3, r2, r3
 8013ee2:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8013ee4:	2300      	movs	r3, #0
 8013ee6:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8013ee8:	69fb      	ldr	r3, [r7, #28]
 8013eea:	681b      	ldr	r3, [r3, #0]
 8013eec:	61fb      	str	r3, [r7, #28]
 8013eee:	88fb      	ldrh	r3, [r7, #6]
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d002      	beq.n	8013efa <pbuf_copy_partial+0xca>
 8013ef4:	69fb      	ldr	r3, [r7, #28]
 8013ef6:	2b00      	cmp	r3, #0
 8013ef8:	d1c4      	bne.n	8013e84 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8013efa:	8afb      	ldrh	r3, [r7, #22]
}
 8013efc:	4618      	mov	r0, r3
 8013efe:	3720      	adds	r7, #32
 8013f00:	46bd      	mov	sp, r7
 8013f02:	bd80      	pop	{r7, pc}
 8013f04:	080250d4 	.word	0x080250d4
 8013f08:	0802541c 	.word	0x0802541c
 8013f0c:	08025134 	.word	0x08025134
 8013f10:	0802543c 	.word	0x0802543c

08013f14 <pbuf_skip_const>:
#endif /* LWIP_TCP && TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

/* Actual implementation of pbuf_skip() but returning const pointer... */
static const struct pbuf *
pbuf_skip_const(const struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 8013f14:	b480      	push	{r7}
 8013f16:	b087      	sub	sp, #28
 8013f18:	af00      	add	r7, sp, #0
 8013f1a:	60f8      	str	r0, [r7, #12]
 8013f1c:	460b      	mov	r3, r1
 8013f1e:	607a      	str	r2, [r7, #4]
 8013f20:	817b      	strh	r3, [r7, #10]
  u16_t offset_left = in_offset;
 8013f22:	897b      	ldrh	r3, [r7, #10]
 8013f24:	82fb      	strh	r3, [r7, #22]
  const struct pbuf *q = in;
 8013f26:	68fb      	ldr	r3, [r7, #12]
 8013f28:	613b      	str	r3, [r7, #16]

  /* get the correct pbuf */
  while ((q != NULL) && (q->len <= offset_left)) {
 8013f2a:	e007      	b.n	8013f3c <pbuf_skip_const+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 8013f2c:	693b      	ldr	r3, [r7, #16]
 8013f2e:	895b      	ldrh	r3, [r3, #10]
 8013f30:	8afa      	ldrh	r2, [r7, #22]
 8013f32:	1ad3      	subs	r3, r2, r3
 8013f34:	82fb      	strh	r3, [r7, #22]
    q = q->next;
 8013f36:	693b      	ldr	r3, [r7, #16]
 8013f38:	681b      	ldr	r3, [r3, #0]
 8013f3a:	613b      	str	r3, [r7, #16]
  while ((q != NULL) && (q->len <= offset_left)) {
 8013f3c:	693b      	ldr	r3, [r7, #16]
 8013f3e:	2b00      	cmp	r3, #0
 8013f40:	d004      	beq.n	8013f4c <pbuf_skip_const+0x38>
 8013f42:	693b      	ldr	r3, [r7, #16]
 8013f44:	895b      	ldrh	r3, [r3, #10]
 8013f46:	8afa      	ldrh	r2, [r7, #22]
 8013f48:	429a      	cmp	r2, r3
 8013f4a:	d2ef      	bcs.n	8013f2c <pbuf_skip_const+0x18>
  }
  if (out_offset != NULL) {
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	d002      	beq.n	8013f58 <pbuf_skip_const+0x44>
    *out_offset = offset_left;
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	8afa      	ldrh	r2, [r7, #22]
 8013f56:	801a      	strh	r2, [r3, #0]
  }
  return q;
 8013f58:	693b      	ldr	r3, [r7, #16]
}
 8013f5a:	4618      	mov	r0, r3
 8013f5c:	371c      	adds	r7, #28
 8013f5e:	46bd      	mov	sp, r7
 8013f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f64:	4770      	bx	lr

08013f66 <pbuf_skip>:
 * @param out_offset resulting offset in the returned pbuf
 * @return the pbuf in the queue where the offset is
 */
struct pbuf *
pbuf_skip(struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 8013f66:	b580      	push	{r7, lr}
 8013f68:	b086      	sub	sp, #24
 8013f6a:	af00      	add	r7, sp, #0
 8013f6c:	60f8      	str	r0, [r7, #12]
 8013f6e:	460b      	mov	r3, r1
 8013f70:	607a      	str	r2, [r7, #4]
 8013f72:	817b      	strh	r3, [r7, #10]
  const struct pbuf *out = pbuf_skip_const(in, in_offset, out_offset);
 8013f74:	897b      	ldrh	r3, [r7, #10]
 8013f76:	687a      	ldr	r2, [r7, #4]
 8013f78:	4619      	mov	r1, r3
 8013f7a:	68f8      	ldr	r0, [r7, #12]
 8013f7c:	f7ff ffca 	bl	8013f14 <pbuf_skip_const>
 8013f80:	6178      	str	r0, [r7, #20]
  return LWIP_CONST_CAST(struct pbuf *, out);
 8013f82:	697b      	ldr	r3, [r7, #20]
}
 8013f84:	4618      	mov	r0, r3
 8013f86:	3718      	adds	r7, #24
 8013f88:	46bd      	mov	sp, r7
 8013f8a:	bd80      	pop	{r7, pc}

08013f8c <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 8013f8c:	b580      	push	{r7, lr}
 8013f8e:	b088      	sub	sp, #32
 8013f90:	af00      	add	r7, sp, #0
 8013f92:	60f8      	str	r0, [r7, #12]
 8013f94:	60b9      	str	r1, [r7, #8]
 8013f96:	4613      	mov	r3, r2
 8013f98:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 8013f9a:	88fb      	ldrh	r3, [r7, #6]
 8013f9c:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 8013f9e:	2300      	movs	r3, #0
 8013fa0:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 8013fa2:	68fb      	ldr	r3, [r7, #12]
 8013fa4:	2b00      	cmp	r3, #0
 8013fa6:	d109      	bne.n	8013fbc <pbuf_take+0x30>
 8013fa8:	4b3a      	ldr	r3, [pc, #232]	@ (8014094 <pbuf_take+0x108>)
 8013faa:	f240 42b3 	movw	r2, #1203	@ 0x4b3
 8013fae:	493a      	ldr	r1, [pc, #232]	@ (8014098 <pbuf_take+0x10c>)
 8013fb0:	483a      	ldr	r0, [pc, #232]	@ (801409c <pbuf_take+0x110>)
 8013fb2:	f00b f8db 	bl	801f16c <iprintf>
 8013fb6:	f06f 030f 	mvn.w	r3, #15
 8013fba:	e067      	b.n	801408c <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8013fbc:	68bb      	ldr	r3, [r7, #8]
 8013fbe:	2b00      	cmp	r3, #0
 8013fc0:	d109      	bne.n	8013fd6 <pbuf_take+0x4a>
 8013fc2:	4b34      	ldr	r3, [pc, #208]	@ (8014094 <pbuf_take+0x108>)
 8013fc4:	f240 42b4 	movw	r2, #1204	@ 0x4b4
 8013fc8:	4935      	ldr	r1, [pc, #212]	@ (80140a0 <pbuf_take+0x114>)
 8013fca:	4834      	ldr	r0, [pc, #208]	@ (801409c <pbuf_take+0x110>)
 8013fcc:	f00b f8ce 	bl	801f16c <iprintf>
 8013fd0:	f06f 030f 	mvn.w	r3, #15
 8013fd4:	e05a      	b.n	801408c <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8013fd6:	68fb      	ldr	r3, [r7, #12]
 8013fd8:	891b      	ldrh	r3, [r3, #8]
 8013fda:	88fa      	ldrh	r2, [r7, #6]
 8013fdc:	429a      	cmp	r2, r3
 8013fde:	d909      	bls.n	8013ff4 <pbuf_take+0x68>
 8013fe0:	4b2c      	ldr	r3, [pc, #176]	@ (8014094 <pbuf_take+0x108>)
 8013fe2:	f240 42b5 	movw	r2, #1205	@ 0x4b5
 8013fe6:	492f      	ldr	r1, [pc, #188]	@ (80140a4 <pbuf_take+0x118>)
 8013fe8:	482c      	ldr	r0, [pc, #176]	@ (801409c <pbuf_take+0x110>)
 8013fea:	f00b f8bf 	bl	801f16c <iprintf>
 8013fee:	f04f 33ff 	mov.w	r3, #4294967295
 8013ff2:	e04b      	b.n	801408c <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 8013ff4:	68fb      	ldr	r3, [r7, #12]
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d007      	beq.n	801400a <pbuf_take+0x7e>
 8013ffa:	68bb      	ldr	r3, [r7, #8]
 8013ffc:	2b00      	cmp	r3, #0
 8013ffe:	d004      	beq.n	801400a <pbuf_take+0x7e>
 8014000:	68fb      	ldr	r3, [r7, #12]
 8014002:	891b      	ldrh	r3, [r3, #8]
 8014004:	88fa      	ldrh	r2, [r7, #6]
 8014006:	429a      	cmp	r2, r3
 8014008:	d902      	bls.n	8014010 <pbuf_take+0x84>
    return ERR_ARG;
 801400a:	f06f 030f 	mvn.w	r3, #15
 801400e:	e03d      	b.n	801408c <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8014010:	68fb      	ldr	r3, [r7, #12]
 8014012:	61fb      	str	r3, [r7, #28]
 8014014:	e028      	b.n	8014068 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 8014016:	69fb      	ldr	r3, [r7, #28]
 8014018:	2b00      	cmp	r3, #0
 801401a:	d106      	bne.n	801402a <pbuf_take+0x9e>
 801401c:	4b1d      	ldr	r3, [pc, #116]	@ (8014094 <pbuf_take+0x108>)
 801401e:	f240 42bd 	movw	r2, #1213	@ 0x4bd
 8014022:	4921      	ldr	r1, [pc, #132]	@ (80140a8 <pbuf_take+0x11c>)
 8014024:	481d      	ldr	r0, [pc, #116]	@ (801409c <pbuf_take+0x110>)
 8014026:	f00b f8a1 	bl	801f16c <iprintf>
    buf_copy_len = total_copy_len;
 801402a:	697b      	ldr	r3, [r7, #20]
 801402c:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 801402e:	69fb      	ldr	r3, [r7, #28]
 8014030:	895b      	ldrh	r3, [r3, #10]
 8014032:	461a      	mov	r2, r3
 8014034:	69bb      	ldr	r3, [r7, #24]
 8014036:	4293      	cmp	r3, r2
 8014038:	d902      	bls.n	8014040 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 801403a:	69fb      	ldr	r3, [r7, #28]
 801403c:	895b      	ldrh	r3, [r3, #10]
 801403e:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8014040:	69fb      	ldr	r3, [r7, #28]
 8014042:	6858      	ldr	r0, [r3, #4]
 8014044:	68ba      	ldr	r2, [r7, #8]
 8014046:	693b      	ldr	r3, [r7, #16]
 8014048:	4413      	add	r3, r2
 801404a:	69ba      	ldr	r2, [r7, #24]
 801404c:	4619      	mov	r1, r3
 801404e:	f00b fc9e 	bl	801f98e <memcpy>
    total_copy_len -= buf_copy_len;
 8014052:	697a      	ldr	r2, [r7, #20]
 8014054:	69bb      	ldr	r3, [r7, #24]
 8014056:	1ad3      	subs	r3, r2, r3
 8014058:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 801405a:	693a      	ldr	r2, [r7, #16]
 801405c:	69bb      	ldr	r3, [r7, #24]
 801405e:	4413      	add	r3, r2
 8014060:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 8014062:	69fb      	ldr	r3, [r7, #28]
 8014064:	681b      	ldr	r3, [r3, #0]
 8014066:	61fb      	str	r3, [r7, #28]
 8014068:	697b      	ldr	r3, [r7, #20]
 801406a:	2b00      	cmp	r3, #0
 801406c:	d1d3      	bne.n	8014016 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 801406e:	697b      	ldr	r3, [r7, #20]
 8014070:	2b00      	cmp	r3, #0
 8014072:	d103      	bne.n	801407c <pbuf_take+0xf0>
 8014074:	88fb      	ldrh	r3, [r7, #6]
 8014076:	693a      	ldr	r2, [r7, #16]
 8014078:	429a      	cmp	r2, r3
 801407a:	d006      	beq.n	801408a <pbuf_take+0xfe>
 801407c:	4b05      	ldr	r3, [pc, #20]	@ (8014094 <pbuf_take+0x108>)
 801407e:	f44f 6299 	mov.w	r2, #1224	@ 0x4c8
 8014082:	490a      	ldr	r1, [pc, #40]	@ (80140ac <pbuf_take+0x120>)
 8014084:	4805      	ldr	r0, [pc, #20]	@ (801409c <pbuf_take+0x110>)
 8014086:	f00b f871 	bl	801f16c <iprintf>
  return ERR_OK;
 801408a:	2300      	movs	r3, #0
}
 801408c:	4618      	mov	r0, r3
 801408e:	3720      	adds	r7, #32
 8014090:	46bd      	mov	sp, r7
 8014092:	bd80      	pop	{r7, pc}
 8014094:	080250d4 	.word	0x080250d4
 8014098:	080254ac 	.word	0x080254ac
 801409c:	08025134 	.word	0x08025134
 80140a0:	080254c4 	.word	0x080254c4
 80140a4:	080254e0 	.word	0x080254e0
 80140a8:	08025500 	.word	0x08025500
 80140ac:	08025518 	.word	0x08025518

080140b0 <pbuf_take_at>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 80140b0:	b580      	push	{r7, lr}
 80140b2:	b088      	sub	sp, #32
 80140b4:	af00      	add	r7, sp, #0
 80140b6:	60f8      	str	r0, [r7, #12]
 80140b8:	60b9      	str	r1, [r7, #8]
 80140ba:	4611      	mov	r1, r2
 80140bc:	461a      	mov	r2, r3
 80140be:	460b      	mov	r3, r1
 80140c0:	80fb      	strh	r3, [r7, #6]
 80140c2:	4613      	mov	r3, r2
 80140c4:	80bb      	strh	r3, [r7, #4]
  u16_t target_offset;
  struct pbuf *q = pbuf_skip(buf, offset, &target_offset);
 80140c6:	f107 0210 	add.w	r2, r7, #16
 80140ca:	88bb      	ldrh	r3, [r7, #4]
 80140cc:	4619      	mov	r1, r3
 80140ce:	68f8      	ldr	r0, [r7, #12]
 80140d0:	f7ff ff49 	bl	8013f66 <pbuf_skip>
 80140d4:	61f8      	str	r0, [r7, #28]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 80140d6:	69fb      	ldr	r3, [r7, #28]
 80140d8:	2b00      	cmp	r3, #0
 80140da:	d047      	beq.n	801416c <pbuf_take_at+0xbc>
 80140dc:	69fb      	ldr	r3, [r7, #28]
 80140de:	891b      	ldrh	r3, [r3, #8]
 80140e0:	461a      	mov	r2, r3
 80140e2:	8a3b      	ldrh	r3, [r7, #16]
 80140e4:	4619      	mov	r1, r3
 80140e6:	88fb      	ldrh	r3, [r7, #6]
 80140e8:	440b      	add	r3, r1
 80140ea:	429a      	cmp	r2, r3
 80140ec:	db3e      	blt.n	801416c <pbuf_take_at+0xbc>
    u16_t remaining_len = len;
 80140ee:	88fb      	ldrh	r3, [r7, #6]
 80140f0:	837b      	strh	r3, [r7, #26]
    const u8_t *src_ptr = (const u8_t *)dataptr;
 80140f2:	68bb      	ldr	r3, [r7, #8]
 80140f4:	617b      	str	r3, [r7, #20]
    /* copy the part that goes into the first pbuf */
    u16_t first_copy_len;
    LWIP_ASSERT("check pbuf_skip result", target_offset < q->len);
 80140f6:	69fb      	ldr	r3, [r7, #28]
 80140f8:	895a      	ldrh	r2, [r3, #10]
 80140fa:	8a3b      	ldrh	r3, [r7, #16]
 80140fc:	429a      	cmp	r2, r3
 80140fe:	d806      	bhi.n	801410e <pbuf_take_at+0x5e>
 8014100:	4b1d      	ldr	r3, [pc, #116]	@ (8014178 <pbuf_take_at+0xc8>)
 8014102:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8014106:	491d      	ldr	r1, [pc, #116]	@ (801417c <pbuf_take_at+0xcc>)
 8014108:	481d      	ldr	r0, [pc, #116]	@ (8014180 <pbuf_take_at+0xd0>)
 801410a:	f00b f82f 	bl	801f16c <iprintf>
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 801410e:	69fb      	ldr	r3, [r7, #28]
 8014110:	895b      	ldrh	r3, [r3, #10]
 8014112:	461a      	mov	r2, r3
 8014114:	8a3b      	ldrh	r3, [r7, #16]
 8014116:	1ad2      	subs	r2, r2, r3
 8014118:	88fb      	ldrh	r3, [r7, #6]
 801411a:	429a      	cmp	r2, r3
 801411c:	da05      	bge.n	801412a <pbuf_take_at+0x7a>
 801411e:	69fb      	ldr	r3, [r7, #28]
 8014120:	895a      	ldrh	r2, [r3, #10]
 8014122:	8a3b      	ldrh	r3, [r7, #16]
 8014124:	1ad3      	subs	r3, r2, r3
 8014126:	b29b      	uxth	r3, r3
 8014128:	e000      	b.n	801412c <pbuf_take_at+0x7c>
 801412a:	88fb      	ldrh	r3, [r7, #6]
 801412c:	827b      	strh	r3, [r7, #18]
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 801412e:	69fb      	ldr	r3, [r7, #28]
 8014130:	685b      	ldr	r3, [r3, #4]
 8014132:	8a3a      	ldrh	r2, [r7, #16]
 8014134:	4413      	add	r3, r2
 8014136:	8a7a      	ldrh	r2, [r7, #18]
 8014138:	68b9      	ldr	r1, [r7, #8]
 801413a:	4618      	mov	r0, r3
 801413c:	f00b fc27 	bl	801f98e <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 8014140:	8b7a      	ldrh	r2, [r7, #26]
 8014142:	8a7b      	ldrh	r3, [r7, #18]
 8014144:	1ad3      	subs	r3, r2, r3
 8014146:	837b      	strh	r3, [r7, #26]
    src_ptr += first_copy_len;
 8014148:	8a7b      	ldrh	r3, [r7, #18]
 801414a:	697a      	ldr	r2, [r7, #20]
 801414c:	4413      	add	r3, r2
 801414e:	617b      	str	r3, [r7, #20]
    if (remaining_len > 0) {
 8014150:	8b7b      	ldrh	r3, [r7, #26]
 8014152:	2b00      	cmp	r3, #0
 8014154:	d008      	beq.n	8014168 <pbuf_take_at+0xb8>
      return pbuf_take(q->next, src_ptr, remaining_len);
 8014156:	69fb      	ldr	r3, [r7, #28]
 8014158:	681b      	ldr	r3, [r3, #0]
 801415a:	8b7a      	ldrh	r2, [r7, #26]
 801415c:	6979      	ldr	r1, [r7, #20]
 801415e:	4618      	mov	r0, r3
 8014160:	f7ff ff14 	bl	8013f8c <pbuf_take>
 8014164:	4603      	mov	r3, r0
 8014166:	e003      	b.n	8014170 <pbuf_take_at+0xc0>
    }
    return ERR_OK;
 8014168:	2300      	movs	r3, #0
 801416a:	e001      	b.n	8014170 <pbuf_take_at+0xc0>
  }
  return ERR_MEM;
 801416c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014170:	4618      	mov	r0, r3
 8014172:	3720      	adds	r7, #32
 8014174:	46bd      	mov	sp, r7
 8014176:	bd80      	pop	{r7, pc}
 8014178:	080250d4 	.word	0x080250d4
 801417c:	08025530 	.word	0x08025530
 8014180:	08025134 	.word	0x08025134

08014184 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8014184:	b580      	push	{r7, lr}
 8014186:	b084      	sub	sp, #16
 8014188:	af00      	add	r7, sp, #0
 801418a:	4603      	mov	r3, r0
 801418c:	603a      	str	r2, [r7, #0]
 801418e:	71fb      	strb	r3, [r7, #7]
 8014190:	460b      	mov	r3, r1
 8014192:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8014194:	683b      	ldr	r3, [r7, #0]
 8014196:	8919      	ldrh	r1, [r3, #8]
 8014198:	88ba      	ldrh	r2, [r7, #4]
 801419a:	79fb      	ldrb	r3, [r7, #7]
 801419c:	4618      	mov	r0, r3
 801419e:	f7ff f95d 	bl	801345c <pbuf_alloc>
 80141a2:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 80141a4:	68fb      	ldr	r3, [r7, #12]
 80141a6:	2b00      	cmp	r3, #0
 80141a8:	d101      	bne.n	80141ae <pbuf_clone+0x2a>
    return NULL;
 80141aa:	2300      	movs	r3, #0
 80141ac:	e011      	b.n	80141d2 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 80141ae:	6839      	ldr	r1, [r7, #0]
 80141b0:	68f8      	ldr	r0, [r7, #12]
 80141b2:	f7ff fd6b 	bl	8013c8c <pbuf_copy>
 80141b6:	4603      	mov	r3, r0
 80141b8:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 80141ba:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80141be:	2b00      	cmp	r3, #0
 80141c0:	d006      	beq.n	80141d0 <pbuf_clone+0x4c>
 80141c2:	4b06      	ldr	r3, [pc, #24]	@ (80141dc <pbuf_clone+0x58>)
 80141c4:	f240 5224 	movw	r2, #1316	@ 0x524
 80141c8:	4905      	ldr	r1, [pc, #20]	@ (80141e0 <pbuf_clone+0x5c>)
 80141ca:	4806      	ldr	r0, [pc, #24]	@ (80141e4 <pbuf_clone+0x60>)
 80141cc:	f00a ffce 	bl	801f16c <iprintf>
  return q;
 80141d0:	68fb      	ldr	r3, [r7, #12]
}
 80141d2:	4618      	mov	r0, r3
 80141d4:	3710      	adds	r7, #16
 80141d6:	46bd      	mov	sp, r7
 80141d8:	bd80      	pop	{r7, pc}
 80141da:	bf00      	nop
 80141dc:	080250d4 	.word	0x080250d4
 80141e0:	08025548 	.word	0x08025548
 80141e4:	08025134 	.word	0x08025134

080141e8 <pbuf_try_get_at>:
 * @param offset offset into p of the byte to return
 * @return byte at an offset into p [0..0xFF] OR negative if 'offset' >= p->tot_len
 */
int
pbuf_try_get_at(const struct pbuf *p, u16_t offset)
{
 80141e8:	b580      	push	{r7, lr}
 80141ea:	b084      	sub	sp, #16
 80141ec:	af00      	add	r7, sp, #0
 80141ee:	6078      	str	r0, [r7, #4]
 80141f0:	460b      	mov	r3, r1
 80141f2:	807b      	strh	r3, [r7, #2]
  u16_t q_idx;
  const struct pbuf *q = pbuf_skip_const(p, offset, &q_idx);
 80141f4:	f107 020a 	add.w	r2, r7, #10
 80141f8:	887b      	ldrh	r3, [r7, #2]
 80141fa:	4619      	mov	r1, r3
 80141fc:	6878      	ldr	r0, [r7, #4]
 80141fe:	f7ff fe89 	bl	8013f14 <pbuf_skip_const>
 8014202:	60f8      	str	r0, [r7, #12]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 8014204:	68fb      	ldr	r3, [r7, #12]
 8014206:	2b00      	cmp	r3, #0
 8014208:	d00a      	beq.n	8014220 <pbuf_try_get_at+0x38>
 801420a:	68fb      	ldr	r3, [r7, #12]
 801420c:	895a      	ldrh	r2, [r3, #10]
 801420e:	897b      	ldrh	r3, [r7, #10]
 8014210:	429a      	cmp	r2, r3
 8014212:	d905      	bls.n	8014220 <pbuf_try_get_at+0x38>
    return ((u8_t *)q->payload)[q_idx];
 8014214:	68fb      	ldr	r3, [r7, #12]
 8014216:	685b      	ldr	r3, [r3, #4]
 8014218:	897a      	ldrh	r2, [r7, #10]
 801421a:	4413      	add	r3, r2
 801421c:	781b      	ldrb	r3, [r3, #0]
 801421e:	e001      	b.n	8014224 <pbuf_try_get_at+0x3c>
  }
  return -1;
 8014220:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014224:	4618      	mov	r0, r3
 8014226:	3710      	adds	r7, #16
 8014228:	46bd      	mov	sp, r7
 801422a:	bd80      	pop	{r7, pc}

0801422c <pbuf_put_at>:
 * @param offset offset into p of the byte to write
 * @param data byte to write at an offset into p
 */
void
pbuf_put_at(struct pbuf *p, u16_t offset, u8_t data)
{
 801422c:	b580      	push	{r7, lr}
 801422e:	b084      	sub	sp, #16
 8014230:	af00      	add	r7, sp, #0
 8014232:	6078      	str	r0, [r7, #4]
 8014234:	460b      	mov	r3, r1
 8014236:	807b      	strh	r3, [r7, #2]
 8014238:	4613      	mov	r3, r2
 801423a:	707b      	strb	r3, [r7, #1]
  u16_t q_idx;
  struct pbuf *q = pbuf_skip(p, offset, &q_idx);
 801423c:	f107 020a 	add.w	r2, r7, #10
 8014240:	887b      	ldrh	r3, [r7, #2]
 8014242:	4619      	mov	r1, r3
 8014244:	6878      	ldr	r0, [r7, #4]
 8014246:	f7ff fe8e 	bl	8013f66 <pbuf_skip>
 801424a:	60f8      	str	r0, [r7, #12]

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 801424c:	68fb      	ldr	r3, [r7, #12]
 801424e:	2b00      	cmp	r3, #0
 8014250:	d00a      	beq.n	8014268 <pbuf_put_at+0x3c>
 8014252:	68fb      	ldr	r3, [r7, #12]
 8014254:	895a      	ldrh	r2, [r3, #10]
 8014256:	897b      	ldrh	r3, [r7, #10]
 8014258:	429a      	cmp	r2, r3
 801425a:	d905      	bls.n	8014268 <pbuf_put_at+0x3c>
    ((u8_t *)q->payload)[q_idx] = data;
 801425c:	68fb      	ldr	r3, [r7, #12]
 801425e:	685b      	ldr	r3, [r3, #4]
 8014260:	897a      	ldrh	r2, [r7, #10]
 8014262:	4413      	add	r3, r2
 8014264:	787a      	ldrb	r2, [r7, #1]
 8014266:	701a      	strb	r2, [r3, #0]
  }
}
 8014268:	bf00      	nop
 801426a:	3710      	adds	r7, #16
 801426c:	46bd      	mov	sp, r7
 801426e:	bd80      	pop	{r7, pc}

08014270 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8014270:	b580      	push	{r7, lr}
 8014272:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8014274:	f009 ffc4 	bl	801e200 <rand>
 8014278:	4603      	mov	r3, r0
 801427a:	b29b      	uxth	r3, r3
 801427c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8014280:	b29b      	uxth	r3, r3
 8014282:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8014286:	b29a      	uxth	r2, r3
 8014288:	4b01      	ldr	r3, [pc, #4]	@ (8014290 <tcp_init+0x20>)
 801428a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801428c:	bf00      	nop
 801428e:	bd80      	pop	{r7, pc}
 8014290:	20000034 	.word	0x20000034

08014294 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8014294:	b580      	push	{r7, lr}
 8014296:	b082      	sub	sp, #8
 8014298:	af00      	add	r7, sp, #0
 801429a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 801429c:	687b      	ldr	r3, [r7, #4]
 801429e:	7d1b      	ldrb	r3, [r3, #20]
 80142a0:	2b01      	cmp	r3, #1
 80142a2:	d105      	bne.n	80142b0 <tcp_free+0x1c>
 80142a4:	4b06      	ldr	r3, [pc, #24]	@ (80142c0 <tcp_free+0x2c>)
 80142a6:	22d4      	movs	r2, #212	@ 0xd4
 80142a8:	4906      	ldr	r1, [pc, #24]	@ (80142c4 <tcp_free+0x30>)
 80142aa:	4807      	ldr	r0, [pc, #28]	@ (80142c8 <tcp_free+0x34>)
 80142ac:	f00a ff5e 	bl	801f16c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 80142b0:	6879      	ldr	r1, [r7, #4]
 80142b2:	2001      	movs	r0, #1
 80142b4:	f7fe fd12 	bl	8012cdc <memp_free>
}
 80142b8:	bf00      	nop
 80142ba:	3708      	adds	r7, #8
 80142bc:	46bd      	mov	sp, r7
 80142be:	bd80      	pop	{r7, pc}
 80142c0:	080255d4 	.word	0x080255d4
 80142c4:	08025604 	.word	0x08025604
 80142c8:	08025618 	.word	0x08025618

080142cc <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 80142cc:	b580      	push	{r7, lr}
 80142ce:	b082      	sub	sp, #8
 80142d0:	af00      	add	r7, sp, #0
 80142d2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80142d4:	687b      	ldr	r3, [r7, #4]
 80142d6:	7d1b      	ldrb	r3, [r3, #20]
 80142d8:	2b01      	cmp	r3, #1
 80142da:	d105      	bne.n	80142e8 <tcp_free_listen+0x1c>
 80142dc:	4b06      	ldr	r3, [pc, #24]	@ (80142f8 <tcp_free_listen+0x2c>)
 80142de:	22df      	movs	r2, #223	@ 0xdf
 80142e0:	4906      	ldr	r1, [pc, #24]	@ (80142fc <tcp_free_listen+0x30>)
 80142e2:	4807      	ldr	r0, [pc, #28]	@ (8014300 <tcp_free_listen+0x34>)
 80142e4:	f00a ff42 	bl	801f16c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 80142e8:	6879      	ldr	r1, [r7, #4]
 80142ea:	2002      	movs	r0, #2
 80142ec:	f7fe fcf6 	bl	8012cdc <memp_free>
}
 80142f0:	bf00      	nop
 80142f2:	3708      	adds	r7, #8
 80142f4:	46bd      	mov	sp, r7
 80142f6:	bd80      	pop	{r7, pc}
 80142f8:	080255d4 	.word	0x080255d4
 80142fc:	08025640 	.word	0x08025640
 8014300:	08025618 	.word	0x08025618

08014304 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8014304:	b580      	push	{r7, lr}
 8014306:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8014308:	f001 f9c0 	bl	801568c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 801430c:	4b07      	ldr	r3, [pc, #28]	@ (801432c <tcp_tmr+0x28>)
 801430e:	781b      	ldrb	r3, [r3, #0]
 8014310:	3301      	adds	r3, #1
 8014312:	b2da      	uxtb	r2, r3
 8014314:	4b05      	ldr	r3, [pc, #20]	@ (801432c <tcp_tmr+0x28>)
 8014316:	701a      	strb	r2, [r3, #0]
 8014318:	4b04      	ldr	r3, [pc, #16]	@ (801432c <tcp_tmr+0x28>)
 801431a:	781b      	ldrb	r3, [r3, #0]
 801431c:	f003 0301 	and.w	r3, r3, #1
 8014320:	2b00      	cmp	r3, #0
 8014322:	d001      	beq.n	8014328 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8014324:	f000 fe70 	bl	8015008 <tcp_slowtmr>
  }
}
 8014328:	bf00      	nop
 801432a:	bd80      	pop	{r7, pc}
 801432c:	20067d8d 	.word	0x20067d8d

08014330 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8014330:	b580      	push	{r7, lr}
 8014332:	b084      	sub	sp, #16
 8014334:	af00      	add	r7, sp, #0
 8014336:	6078      	str	r0, [r7, #4]
 8014338:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 801433a:	683b      	ldr	r3, [r7, #0]
 801433c:	2b00      	cmp	r3, #0
 801433e:	d105      	bne.n	801434c <tcp_remove_listener+0x1c>
 8014340:	4b0d      	ldr	r3, [pc, #52]	@ (8014378 <tcp_remove_listener+0x48>)
 8014342:	22ff      	movs	r2, #255	@ 0xff
 8014344:	490d      	ldr	r1, [pc, #52]	@ (801437c <tcp_remove_listener+0x4c>)
 8014346:	480e      	ldr	r0, [pc, #56]	@ (8014380 <tcp_remove_listener+0x50>)
 8014348:	f00a ff10 	bl	801f16c <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	60fb      	str	r3, [r7, #12]
 8014350:	e00a      	b.n	8014368 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8014352:	68fb      	ldr	r3, [r7, #12]
 8014354:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014356:	683a      	ldr	r2, [r7, #0]
 8014358:	429a      	cmp	r2, r3
 801435a:	d102      	bne.n	8014362 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 801435c:	68fb      	ldr	r3, [r7, #12]
 801435e:	2200      	movs	r2, #0
 8014360:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8014362:	68fb      	ldr	r3, [r7, #12]
 8014364:	68db      	ldr	r3, [r3, #12]
 8014366:	60fb      	str	r3, [r7, #12]
 8014368:	68fb      	ldr	r3, [r7, #12]
 801436a:	2b00      	cmp	r3, #0
 801436c:	d1f1      	bne.n	8014352 <tcp_remove_listener+0x22>
    }
  }
}
 801436e:	bf00      	nop
 8014370:	bf00      	nop
 8014372:	3710      	adds	r7, #16
 8014374:	46bd      	mov	sp, r7
 8014376:	bd80      	pop	{r7, pc}
 8014378:	080255d4 	.word	0x080255d4
 801437c:	0802565c 	.word	0x0802565c
 8014380:	08025618 	.word	0x08025618

08014384 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8014384:	b580      	push	{r7, lr}
 8014386:	b084      	sub	sp, #16
 8014388:	af00      	add	r7, sp, #0
 801438a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801438c:	687b      	ldr	r3, [r7, #4]
 801438e:	2b00      	cmp	r3, #0
 8014390:	d106      	bne.n	80143a0 <tcp_listen_closed+0x1c>
 8014392:	4b14      	ldr	r3, [pc, #80]	@ (80143e4 <tcp_listen_closed+0x60>)
 8014394:	f240 1211 	movw	r2, #273	@ 0x111
 8014398:	4913      	ldr	r1, [pc, #76]	@ (80143e8 <tcp_listen_closed+0x64>)
 801439a:	4814      	ldr	r0, [pc, #80]	@ (80143ec <tcp_listen_closed+0x68>)
 801439c:	f00a fee6 	bl	801f16c <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	7d1b      	ldrb	r3, [r3, #20]
 80143a4:	2b01      	cmp	r3, #1
 80143a6:	d006      	beq.n	80143b6 <tcp_listen_closed+0x32>
 80143a8:	4b0e      	ldr	r3, [pc, #56]	@ (80143e4 <tcp_listen_closed+0x60>)
 80143aa:	f44f 7289 	mov.w	r2, #274	@ 0x112
 80143ae:	4910      	ldr	r1, [pc, #64]	@ (80143f0 <tcp_listen_closed+0x6c>)
 80143b0:	480e      	ldr	r0, [pc, #56]	@ (80143ec <tcp_listen_closed+0x68>)
 80143b2:	f00a fedb 	bl	801f16c <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80143b6:	2301      	movs	r3, #1
 80143b8:	60fb      	str	r3, [r7, #12]
 80143ba:	e00b      	b.n	80143d4 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 80143bc:	4a0d      	ldr	r2, [pc, #52]	@ (80143f4 <tcp_listen_closed+0x70>)
 80143be:	68fb      	ldr	r3, [r7, #12]
 80143c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80143c4:	681b      	ldr	r3, [r3, #0]
 80143c6:	6879      	ldr	r1, [r7, #4]
 80143c8:	4618      	mov	r0, r3
 80143ca:	f7ff ffb1 	bl	8014330 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80143ce:	68fb      	ldr	r3, [r7, #12]
 80143d0:	3301      	adds	r3, #1
 80143d2:	60fb      	str	r3, [r7, #12]
 80143d4:	68fb      	ldr	r3, [r7, #12]
 80143d6:	2b03      	cmp	r3, #3
 80143d8:	d9f0      	bls.n	80143bc <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 80143da:	bf00      	nop
 80143dc:	bf00      	nop
 80143de:	3710      	adds	r7, #16
 80143e0:	46bd      	mov	sp, r7
 80143e2:	bd80      	pop	{r7, pc}
 80143e4:	080255d4 	.word	0x080255d4
 80143e8:	08025684 	.word	0x08025684
 80143ec:	08025618 	.word	0x08025618
 80143f0:	08025690 	.word	0x08025690
 80143f4:	0802768c 	.word	0x0802768c

080143f8 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 80143f8:	b5b0      	push	{r4, r5, r7, lr}
 80143fa:	b088      	sub	sp, #32
 80143fc:	af04      	add	r7, sp, #16
 80143fe:	6078      	str	r0, [r7, #4]
 8014400:	460b      	mov	r3, r1
 8014402:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8014404:	687b      	ldr	r3, [r7, #4]
 8014406:	2b00      	cmp	r3, #0
 8014408:	d106      	bne.n	8014418 <tcp_close_shutdown+0x20>
 801440a:	4b63      	ldr	r3, [pc, #396]	@ (8014598 <tcp_close_shutdown+0x1a0>)
 801440c:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8014410:	4962      	ldr	r1, [pc, #392]	@ (801459c <tcp_close_shutdown+0x1a4>)
 8014412:	4863      	ldr	r0, [pc, #396]	@ (80145a0 <tcp_close_shutdown+0x1a8>)
 8014414:	f00a feaa 	bl	801f16c <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8014418:	78fb      	ldrb	r3, [r7, #3]
 801441a:	2b00      	cmp	r3, #0
 801441c:	d066      	beq.n	80144ec <tcp_close_shutdown+0xf4>
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	7d1b      	ldrb	r3, [r3, #20]
 8014422:	2b04      	cmp	r3, #4
 8014424:	d003      	beq.n	801442e <tcp_close_shutdown+0x36>
 8014426:	687b      	ldr	r3, [r7, #4]
 8014428:	7d1b      	ldrb	r3, [r3, #20]
 801442a:	2b07      	cmp	r3, #7
 801442c:	d15e      	bne.n	80144ec <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801442e:	687b      	ldr	r3, [r7, #4]
 8014430:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014432:	2b00      	cmp	r3, #0
 8014434:	d104      	bne.n	8014440 <tcp_close_shutdown+0x48>
 8014436:	687b      	ldr	r3, [r7, #4]
 8014438:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801443a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 801443e:	d055      	beq.n	80144ec <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	8b5b      	ldrh	r3, [r3, #26]
 8014444:	f003 0310 	and.w	r3, r3, #16
 8014448:	2b00      	cmp	r3, #0
 801444a:	d106      	bne.n	801445a <tcp_close_shutdown+0x62>
 801444c:	4b52      	ldr	r3, [pc, #328]	@ (8014598 <tcp_close_shutdown+0x1a0>)
 801444e:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 8014452:	4954      	ldr	r1, [pc, #336]	@ (80145a4 <tcp_close_shutdown+0x1ac>)
 8014454:	4852      	ldr	r0, [pc, #328]	@ (80145a0 <tcp_close_shutdown+0x1a8>)
 8014456:	f00a fe89 	bl	801f16c <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801445a:	687b      	ldr	r3, [r7, #4]
 801445c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8014462:	687d      	ldr	r5, [r7, #4]
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	3304      	adds	r3, #4
 8014468:	687a      	ldr	r2, [r7, #4]
 801446a:	8ad2      	ldrh	r2, [r2, #22]
 801446c:	6879      	ldr	r1, [r7, #4]
 801446e:	8b09      	ldrh	r1, [r1, #24]
 8014470:	9102      	str	r1, [sp, #8]
 8014472:	9201      	str	r2, [sp, #4]
 8014474:	9300      	str	r3, [sp, #0]
 8014476:	462b      	mov	r3, r5
 8014478:	4622      	mov	r2, r4
 801447a:	4601      	mov	r1, r0
 801447c:	6878      	ldr	r0, [r7, #4]
 801447e:	f005 fecf 	bl	801a220 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8014482:	6878      	ldr	r0, [r7, #4]
 8014484:	f001 fcb2 	bl	8015dec <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8014488:	4b47      	ldr	r3, [pc, #284]	@ (80145a8 <tcp_close_shutdown+0x1b0>)
 801448a:	681b      	ldr	r3, [r3, #0]
 801448c:	687a      	ldr	r2, [r7, #4]
 801448e:	429a      	cmp	r2, r3
 8014490:	d105      	bne.n	801449e <tcp_close_shutdown+0xa6>
 8014492:	4b45      	ldr	r3, [pc, #276]	@ (80145a8 <tcp_close_shutdown+0x1b0>)
 8014494:	681b      	ldr	r3, [r3, #0]
 8014496:	68db      	ldr	r3, [r3, #12]
 8014498:	4a43      	ldr	r2, [pc, #268]	@ (80145a8 <tcp_close_shutdown+0x1b0>)
 801449a:	6013      	str	r3, [r2, #0]
 801449c:	e013      	b.n	80144c6 <tcp_close_shutdown+0xce>
 801449e:	4b42      	ldr	r3, [pc, #264]	@ (80145a8 <tcp_close_shutdown+0x1b0>)
 80144a0:	681b      	ldr	r3, [r3, #0]
 80144a2:	60fb      	str	r3, [r7, #12]
 80144a4:	e00c      	b.n	80144c0 <tcp_close_shutdown+0xc8>
 80144a6:	68fb      	ldr	r3, [r7, #12]
 80144a8:	68db      	ldr	r3, [r3, #12]
 80144aa:	687a      	ldr	r2, [r7, #4]
 80144ac:	429a      	cmp	r2, r3
 80144ae:	d104      	bne.n	80144ba <tcp_close_shutdown+0xc2>
 80144b0:	687b      	ldr	r3, [r7, #4]
 80144b2:	68da      	ldr	r2, [r3, #12]
 80144b4:	68fb      	ldr	r3, [r7, #12]
 80144b6:	60da      	str	r2, [r3, #12]
 80144b8:	e005      	b.n	80144c6 <tcp_close_shutdown+0xce>
 80144ba:	68fb      	ldr	r3, [r7, #12]
 80144bc:	68db      	ldr	r3, [r3, #12]
 80144be:	60fb      	str	r3, [r7, #12]
 80144c0:	68fb      	ldr	r3, [r7, #12]
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	d1ef      	bne.n	80144a6 <tcp_close_shutdown+0xae>
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	2200      	movs	r2, #0
 80144ca:	60da      	str	r2, [r3, #12]
 80144cc:	4b37      	ldr	r3, [pc, #220]	@ (80145ac <tcp_close_shutdown+0x1b4>)
 80144ce:	2201      	movs	r2, #1
 80144d0:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 80144d2:	4b37      	ldr	r3, [pc, #220]	@ (80145b0 <tcp_close_shutdown+0x1b8>)
 80144d4:	681b      	ldr	r3, [r3, #0]
 80144d6:	687a      	ldr	r2, [r7, #4]
 80144d8:	429a      	cmp	r2, r3
 80144da:	d102      	bne.n	80144e2 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 80144dc:	f004 f946 	bl	801876c <tcp_trigger_input_pcb_close>
 80144e0:	e002      	b.n	80144e8 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 80144e2:	6878      	ldr	r0, [r7, #4]
 80144e4:	f7ff fed6 	bl	8014294 <tcp_free>
      }
      return ERR_OK;
 80144e8:	2300      	movs	r3, #0
 80144ea:	e050      	b.n	801458e <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 80144ec:	687b      	ldr	r3, [r7, #4]
 80144ee:	7d1b      	ldrb	r3, [r3, #20]
 80144f0:	2b02      	cmp	r3, #2
 80144f2:	d03b      	beq.n	801456c <tcp_close_shutdown+0x174>
 80144f4:	2b02      	cmp	r3, #2
 80144f6:	dc44      	bgt.n	8014582 <tcp_close_shutdown+0x18a>
 80144f8:	2b00      	cmp	r3, #0
 80144fa:	d002      	beq.n	8014502 <tcp_close_shutdown+0x10a>
 80144fc:	2b01      	cmp	r3, #1
 80144fe:	d02a      	beq.n	8014556 <tcp_close_shutdown+0x15e>
 8014500:	e03f      	b.n	8014582 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8014502:	687b      	ldr	r3, [r7, #4]
 8014504:	8adb      	ldrh	r3, [r3, #22]
 8014506:	2b00      	cmp	r3, #0
 8014508:	d021      	beq.n	801454e <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801450a:	4b2a      	ldr	r3, [pc, #168]	@ (80145b4 <tcp_close_shutdown+0x1bc>)
 801450c:	681b      	ldr	r3, [r3, #0]
 801450e:	687a      	ldr	r2, [r7, #4]
 8014510:	429a      	cmp	r2, r3
 8014512:	d105      	bne.n	8014520 <tcp_close_shutdown+0x128>
 8014514:	4b27      	ldr	r3, [pc, #156]	@ (80145b4 <tcp_close_shutdown+0x1bc>)
 8014516:	681b      	ldr	r3, [r3, #0]
 8014518:	68db      	ldr	r3, [r3, #12]
 801451a:	4a26      	ldr	r2, [pc, #152]	@ (80145b4 <tcp_close_shutdown+0x1bc>)
 801451c:	6013      	str	r3, [r2, #0]
 801451e:	e013      	b.n	8014548 <tcp_close_shutdown+0x150>
 8014520:	4b24      	ldr	r3, [pc, #144]	@ (80145b4 <tcp_close_shutdown+0x1bc>)
 8014522:	681b      	ldr	r3, [r3, #0]
 8014524:	60bb      	str	r3, [r7, #8]
 8014526:	e00c      	b.n	8014542 <tcp_close_shutdown+0x14a>
 8014528:	68bb      	ldr	r3, [r7, #8]
 801452a:	68db      	ldr	r3, [r3, #12]
 801452c:	687a      	ldr	r2, [r7, #4]
 801452e:	429a      	cmp	r2, r3
 8014530:	d104      	bne.n	801453c <tcp_close_shutdown+0x144>
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	68da      	ldr	r2, [r3, #12]
 8014536:	68bb      	ldr	r3, [r7, #8]
 8014538:	60da      	str	r2, [r3, #12]
 801453a:	e005      	b.n	8014548 <tcp_close_shutdown+0x150>
 801453c:	68bb      	ldr	r3, [r7, #8]
 801453e:	68db      	ldr	r3, [r3, #12]
 8014540:	60bb      	str	r3, [r7, #8]
 8014542:	68bb      	ldr	r3, [r7, #8]
 8014544:	2b00      	cmp	r3, #0
 8014546:	d1ef      	bne.n	8014528 <tcp_close_shutdown+0x130>
 8014548:	687b      	ldr	r3, [r7, #4]
 801454a:	2200      	movs	r2, #0
 801454c:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 801454e:	6878      	ldr	r0, [r7, #4]
 8014550:	f7ff fea0 	bl	8014294 <tcp_free>
      break;
 8014554:	e01a      	b.n	801458c <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8014556:	6878      	ldr	r0, [r7, #4]
 8014558:	f7ff ff14 	bl	8014384 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 801455c:	6879      	ldr	r1, [r7, #4]
 801455e:	4816      	ldr	r0, [pc, #88]	@ (80145b8 <tcp_close_shutdown+0x1c0>)
 8014560:	f001 fc94 	bl	8015e8c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8014564:	6878      	ldr	r0, [r7, #4]
 8014566:	f7ff feb1 	bl	80142cc <tcp_free_listen>
      break;
 801456a:	e00f      	b.n	801458c <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801456c:	6879      	ldr	r1, [r7, #4]
 801456e:	480e      	ldr	r0, [pc, #56]	@ (80145a8 <tcp_close_shutdown+0x1b0>)
 8014570:	f001 fc8c 	bl	8015e8c <tcp_pcb_remove>
 8014574:	4b0d      	ldr	r3, [pc, #52]	@ (80145ac <tcp_close_shutdown+0x1b4>)
 8014576:	2201      	movs	r2, #1
 8014578:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 801457a:	6878      	ldr	r0, [r7, #4]
 801457c:	f7ff fe8a 	bl	8014294 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8014580:	e004      	b.n	801458c <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8014582:	6878      	ldr	r0, [r7, #4]
 8014584:	f000 f81a 	bl	80145bc <tcp_close_shutdown_fin>
 8014588:	4603      	mov	r3, r0
 801458a:	e000      	b.n	801458e <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 801458c:	2300      	movs	r3, #0
}
 801458e:	4618      	mov	r0, r3
 8014590:	3710      	adds	r7, #16
 8014592:	46bd      	mov	sp, r7
 8014594:	bdb0      	pop	{r4, r5, r7, pc}
 8014596:	bf00      	nop
 8014598:	080255d4 	.word	0x080255d4
 801459c:	080256a8 	.word	0x080256a8
 80145a0:	08025618 	.word	0x08025618
 80145a4:	080256c8 	.word	0x080256c8
 80145a8:	20067d84 	.word	0x20067d84
 80145ac:	20067d8c 	.word	0x20067d8c
 80145b0:	20067dc4 	.word	0x20067dc4
 80145b4:	20067d7c 	.word	0x20067d7c
 80145b8:	20067d80 	.word	0x20067d80

080145bc <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80145bc:	b580      	push	{r7, lr}
 80145be:	b084      	sub	sp, #16
 80145c0:	af00      	add	r7, sp, #0
 80145c2:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	2b00      	cmp	r3, #0
 80145c8:	d106      	bne.n	80145d8 <tcp_close_shutdown_fin+0x1c>
 80145ca:	4b2e      	ldr	r3, [pc, #184]	@ (8014684 <tcp_close_shutdown_fin+0xc8>)
 80145cc:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 80145d0:	492d      	ldr	r1, [pc, #180]	@ (8014688 <tcp_close_shutdown_fin+0xcc>)
 80145d2:	482e      	ldr	r0, [pc, #184]	@ (801468c <tcp_close_shutdown_fin+0xd0>)
 80145d4:	f00a fdca 	bl	801f16c <iprintf>

  switch (pcb->state) {
 80145d8:	687b      	ldr	r3, [r7, #4]
 80145da:	7d1b      	ldrb	r3, [r3, #20]
 80145dc:	2b07      	cmp	r3, #7
 80145de:	d020      	beq.n	8014622 <tcp_close_shutdown_fin+0x66>
 80145e0:	2b07      	cmp	r3, #7
 80145e2:	dc2b      	bgt.n	801463c <tcp_close_shutdown_fin+0x80>
 80145e4:	2b03      	cmp	r3, #3
 80145e6:	d002      	beq.n	80145ee <tcp_close_shutdown_fin+0x32>
 80145e8:	2b04      	cmp	r3, #4
 80145ea:	d00d      	beq.n	8014608 <tcp_close_shutdown_fin+0x4c>
 80145ec:	e026      	b.n	801463c <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 80145ee:	6878      	ldr	r0, [r7, #4]
 80145f0:	f004 ff24 	bl	801943c <tcp_send_fin>
 80145f4:	4603      	mov	r3, r0
 80145f6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80145f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80145fc:	2b00      	cmp	r3, #0
 80145fe:	d11f      	bne.n	8014640 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	2205      	movs	r2, #5
 8014604:	751a      	strb	r2, [r3, #20]
      }
      break;
 8014606:	e01b      	b.n	8014640 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8014608:	6878      	ldr	r0, [r7, #4]
 801460a:	f004 ff17 	bl	801943c <tcp_send_fin>
 801460e:	4603      	mov	r3, r0
 8014610:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8014612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014616:	2b00      	cmp	r3, #0
 8014618:	d114      	bne.n	8014644 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 801461a:	687b      	ldr	r3, [r7, #4]
 801461c:	2205      	movs	r2, #5
 801461e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8014620:	e010      	b.n	8014644 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8014622:	6878      	ldr	r0, [r7, #4]
 8014624:	f004 ff0a 	bl	801943c <tcp_send_fin>
 8014628:	4603      	mov	r3, r0
 801462a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801462c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014630:	2b00      	cmp	r3, #0
 8014632:	d109      	bne.n	8014648 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8014634:	687b      	ldr	r3, [r7, #4]
 8014636:	2209      	movs	r2, #9
 8014638:	751a      	strb	r2, [r3, #20]
      }
      break;
 801463a:	e005      	b.n	8014648 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 801463c:	2300      	movs	r3, #0
 801463e:	e01c      	b.n	801467a <tcp_close_shutdown_fin+0xbe>
      break;
 8014640:	bf00      	nop
 8014642:	e002      	b.n	801464a <tcp_close_shutdown_fin+0x8e>
      break;
 8014644:	bf00      	nop
 8014646:	e000      	b.n	801464a <tcp_close_shutdown_fin+0x8e>
      break;
 8014648:	bf00      	nop
  }

  if (err == ERR_OK) {
 801464a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801464e:	2b00      	cmp	r3, #0
 8014650:	d103      	bne.n	801465a <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8014652:	6878      	ldr	r0, [r7, #4]
 8014654:	f005 f830 	bl	80196b8 <tcp_output>
 8014658:	e00d      	b.n	8014676 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 801465a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801465e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014662:	d108      	bne.n	8014676 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8014664:	687b      	ldr	r3, [r7, #4]
 8014666:	8b5b      	ldrh	r3, [r3, #26]
 8014668:	f043 0308 	orr.w	r3, r3, #8
 801466c:	b29a      	uxth	r2, r3
 801466e:	687b      	ldr	r3, [r7, #4]
 8014670:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8014672:	2300      	movs	r3, #0
 8014674:	e001      	b.n	801467a <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8014676:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801467a:	4618      	mov	r0, r3
 801467c:	3710      	adds	r7, #16
 801467e:	46bd      	mov	sp, r7
 8014680:	bd80      	pop	{r7, pc}
 8014682:	bf00      	nop
 8014684:	080255d4 	.word	0x080255d4
 8014688:	08025684 	.word	0x08025684
 801468c:	08025618 	.word	0x08025618

08014690 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8014690:	b580      	push	{r7, lr}
 8014692:	b082      	sub	sp, #8
 8014694:	af00      	add	r7, sp, #0
 8014696:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	2b00      	cmp	r3, #0
 801469c:	d109      	bne.n	80146b2 <tcp_close+0x22>
 801469e:	4b0f      	ldr	r3, [pc, #60]	@ (80146dc <tcp_close+0x4c>)
 80146a0:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 80146a4:	490e      	ldr	r1, [pc, #56]	@ (80146e0 <tcp_close+0x50>)
 80146a6:	480f      	ldr	r0, [pc, #60]	@ (80146e4 <tcp_close+0x54>)
 80146a8:	f00a fd60 	bl	801f16c <iprintf>
 80146ac:	f06f 030f 	mvn.w	r3, #15
 80146b0:	e00f      	b.n	80146d2 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80146b2:	687b      	ldr	r3, [r7, #4]
 80146b4:	7d1b      	ldrb	r3, [r3, #20]
 80146b6:	2b01      	cmp	r3, #1
 80146b8:	d006      	beq.n	80146c8 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80146ba:	687b      	ldr	r3, [r7, #4]
 80146bc:	8b5b      	ldrh	r3, [r3, #26]
 80146be:	f043 0310 	orr.w	r3, r3, #16
 80146c2:	b29a      	uxth	r2, r3
 80146c4:	687b      	ldr	r3, [r7, #4]
 80146c6:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80146c8:	2101      	movs	r1, #1
 80146ca:	6878      	ldr	r0, [r7, #4]
 80146cc:	f7ff fe94 	bl	80143f8 <tcp_close_shutdown>
 80146d0:	4603      	mov	r3, r0
}
 80146d2:	4618      	mov	r0, r3
 80146d4:	3708      	adds	r7, #8
 80146d6:	46bd      	mov	sp, r7
 80146d8:	bd80      	pop	{r7, pc}
 80146da:	bf00      	nop
 80146dc:	080255d4 	.word	0x080255d4
 80146e0:	080256e4 	.word	0x080256e4
 80146e4:	08025618 	.word	0x08025618

080146e8 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 80146e8:	b580      	push	{r7, lr}
 80146ea:	b084      	sub	sp, #16
 80146ec:	af00      	add	r7, sp, #0
 80146ee:	60f8      	str	r0, [r7, #12]
 80146f0:	60b9      	str	r1, [r7, #8]
 80146f2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 80146f4:	68fb      	ldr	r3, [r7, #12]
 80146f6:	2b00      	cmp	r3, #0
 80146f8:	d109      	bne.n	801470e <tcp_shutdown+0x26>
 80146fa:	4b26      	ldr	r3, [pc, #152]	@ (8014794 <tcp_shutdown+0xac>)
 80146fc:	f240 2207 	movw	r2, #519	@ 0x207
 8014700:	4925      	ldr	r1, [pc, #148]	@ (8014798 <tcp_shutdown+0xb0>)
 8014702:	4826      	ldr	r0, [pc, #152]	@ (801479c <tcp_shutdown+0xb4>)
 8014704:	f00a fd32 	bl	801f16c <iprintf>
 8014708:	f06f 030f 	mvn.w	r3, #15
 801470c:	e03d      	b.n	801478a <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 801470e:	68fb      	ldr	r3, [r7, #12]
 8014710:	7d1b      	ldrb	r3, [r3, #20]
 8014712:	2b01      	cmp	r3, #1
 8014714:	d102      	bne.n	801471c <tcp_shutdown+0x34>
    return ERR_CONN;
 8014716:	f06f 030a 	mvn.w	r3, #10
 801471a:	e036      	b.n	801478a <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 801471c:	68bb      	ldr	r3, [r7, #8]
 801471e:	2b00      	cmp	r3, #0
 8014720:	d01b      	beq.n	801475a <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8014722:	68fb      	ldr	r3, [r7, #12]
 8014724:	8b5b      	ldrh	r3, [r3, #26]
 8014726:	f043 0310 	orr.w	r3, r3, #16
 801472a:	b29a      	uxth	r2, r3
 801472c:	68fb      	ldr	r3, [r7, #12]
 801472e:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 8014730:	687b      	ldr	r3, [r7, #4]
 8014732:	2b00      	cmp	r3, #0
 8014734:	d005      	beq.n	8014742 <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 8014736:	2101      	movs	r1, #1
 8014738:	68f8      	ldr	r0, [r7, #12]
 801473a:	f7ff fe5d 	bl	80143f8 <tcp_close_shutdown>
 801473e:	4603      	mov	r3, r0
 8014740:	e023      	b.n	801478a <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 8014742:	68fb      	ldr	r3, [r7, #12]
 8014744:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014746:	2b00      	cmp	r3, #0
 8014748:	d007      	beq.n	801475a <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 801474a:	68fb      	ldr	r3, [r7, #12]
 801474c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801474e:	4618      	mov	r0, r3
 8014750:	f7ff f968 	bl	8013a24 <pbuf_free>
      pcb->refused_data = NULL;
 8014754:	68fb      	ldr	r3, [r7, #12]
 8014756:	2200      	movs	r2, #0
 8014758:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }
  if (shut_tx) {
 801475a:	687b      	ldr	r3, [r7, #4]
 801475c:	2b00      	cmp	r3, #0
 801475e:	d013      	beq.n	8014788 <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 8014760:	68fb      	ldr	r3, [r7, #12]
 8014762:	7d1b      	ldrb	r3, [r3, #20]
 8014764:	2b04      	cmp	r3, #4
 8014766:	dc02      	bgt.n	801476e <tcp_shutdown+0x86>
 8014768:	2b03      	cmp	r3, #3
 801476a:	da02      	bge.n	8014772 <tcp_shutdown+0x8a>
 801476c:	e009      	b.n	8014782 <tcp_shutdown+0x9a>
 801476e:	2b07      	cmp	r3, #7
 8014770:	d107      	bne.n	8014782 <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 8014772:	68bb      	ldr	r3, [r7, #8]
 8014774:	b2db      	uxtb	r3, r3
 8014776:	4619      	mov	r1, r3
 8014778:	68f8      	ldr	r0, [r7, #12]
 801477a:	f7ff fe3d 	bl	80143f8 <tcp_close_shutdown>
 801477e:	4603      	mov	r3, r0
 8014780:	e003      	b.n	801478a <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 8014782:	f06f 030a 	mvn.w	r3, #10
 8014786:	e000      	b.n	801478a <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 8014788:	2300      	movs	r3, #0
}
 801478a:	4618      	mov	r0, r3
 801478c:	3710      	adds	r7, #16
 801478e:	46bd      	mov	sp, r7
 8014790:	bd80      	pop	{r7, pc}
 8014792:	bf00      	nop
 8014794:	080255d4 	.word	0x080255d4
 8014798:	080256fc 	.word	0x080256fc
 801479c:	08025618 	.word	0x08025618

080147a0 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 80147a0:	b580      	push	{r7, lr}
 80147a2:	b08e      	sub	sp, #56	@ 0x38
 80147a4:	af04      	add	r7, sp, #16
 80147a6:	6078      	str	r0, [r7, #4]
 80147a8:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 80147aa:	687b      	ldr	r3, [r7, #4]
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d107      	bne.n	80147c0 <tcp_abandon+0x20>
 80147b0:	4b52      	ldr	r3, [pc, #328]	@ (80148fc <tcp_abandon+0x15c>)
 80147b2:	f240 223d 	movw	r2, #573	@ 0x23d
 80147b6:	4952      	ldr	r1, [pc, #328]	@ (8014900 <tcp_abandon+0x160>)
 80147b8:	4852      	ldr	r0, [pc, #328]	@ (8014904 <tcp_abandon+0x164>)
 80147ba:	f00a fcd7 	bl	801f16c <iprintf>
 80147be:	e099      	b.n	80148f4 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80147c0:	687b      	ldr	r3, [r7, #4]
 80147c2:	7d1b      	ldrb	r3, [r3, #20]
 80147c4:	2b01      	cmp	r3, #1
 80147c6:	d106      	bne.n	80147d6 <tcp_abandon+0x36>
 80147c8:	4b4c      	ldr	r3, [pc, #304]	@ (80148fc <tcp_abandon+0x15c>)
 80147ca:	f44f 7210 	mov.w	r2, #576	@ 0x240
 80147ce:	494e      	ldr	r1, [pc, #312]	@ (8014908 <tcp_abandon+0x168>)
 80147d0:	484c      	ldr	r0, [pc, #304]	@ (8014904 <tcp_abandon+0x164>)
 80147d2:	f00a fccb 	bl	801f16c <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	7d1b      	ldrb	r3, [r3, #20]
 80147da:	2b0a      	cmp	r3, #10
 80147dc:	d107      	bne.n	80147ee <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 80147de:	6879      	ldr	r1, [r7, #4]
 80147e0:	484a      	ldr	r0, [pc, #296]	@ (801490c <tcp_abandon+0x16c>)
 80147e2:	f001 fb53 	bl	8015e8c <tcp_pcb_remove>
    tcp_free(pcb);
 80147e6:	6878      	ldr	r0, [r7, #4]
 80147e8:	f7ff fd54 	bl	8014294 <tcp_free>
 80147ec:	e082      	b.n	80148f4 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 80147ee:	2300      	movs	r3, #0
 80147f0:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 80147f2:	2300      	movs	r3, #0
 80147f4:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 80147f6:	687b      	ldr	r3, [r7, #4]
 80147f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80147fa:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 80147fc:	687b      	ldr	r3, [r7, #4]
 80147fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014800:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014808:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	691b      	ldr	r3, [r3, #16]
 801480e:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8014810:	687b      	ldr	r3, [r7, #4]
 8014812:	7d1b      	ldrb	r3, [r3, #20]
 8014814:	2b00      	cmp	r3, #0
 8014816:	d126      	bne.n	8014866 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8014818:	687b      	ldr	r3, [r7, #4]
 801481a:	8adb      	ldrh	r3, [r3, #22]
 801481c:	2b00      	cmp	r3, #0
 801481e:	d02e      	beq.n	801487e <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8014820:	4b3b      	ldr	r3, [pc, #236]	@ (8014910 <tcp_abandon+0x170>)
 8014822:	681b      	ldr	r3, [r3, #0]
 8014824:	687a      	ldr	r2, [r7, #4]
 8014826:	429a      	cmp	r2, r3
 8014828:	d105      	bne.n	8014836 <tcp_abandon+0x96>
 801482a:	4b39      	ldr	r3, [pc, #228]	@ (8014910 <tcp_abandon+0x170>)
 801482c:	681b      	ldr	r3, [r3, #0]
 801482e:	68db      	ldr	r3, [r3, #12]
 8014830:	4a37      	ldr	r2, [pc, #220]	@ (8014910 <tcp_abandon+0x170>)
 8014832:	6013      	str	r3, [r2, #0]
 8014834:	e013      	b.n	801485e <tcp_abandon+0xbe>
 8014836:	4b36      	ldr	r3, [pc, #216]	@ (8014910 <tcp_abandon+0x170>)
 8014838:	681b      	ldr	r3, [r3, #0]
 801483a:	61fb      	str	r3, [r7, #28]
 801483c:	e00c      	b.n	8014858 <tcp_abandon+0xb8>
 801483e:	69fb      	ldr	r3, [r7, #28]
 8014840:	68db      	ldr	r3, [r3, #12]
 8014842:	687a      	ldr	r2, [r7, #4]
 8014844:	429a      	cmp	r2, r3
 8014846:	d104      	bne.n	8014852 <tcp_abandon+0xb2>
 8014848:	687b      	ldr	r3, [r7, #4]
 801484a:	68da      	ldr	r2, [r3, #12]
 801484c:	69fb      	ldr	r3, [r7, #28]
 801484e:	60da      	str	r2, [r3, #12]
 8014850:	e005      	b.n	801485e <tcp_abandon+0xbe>
 8014852:	69fb      	ldr	r3, [r7, #28]
 8014854:	68db      	ldr	r3, [r3, #12]
 8014856:	61fb      	str	r3, [r7, #28]
 8014858:	69fb      	ldr	r3, [r7, #28]
 801485a:	2b00      	cmp	r3, #0
 801485c:	d1ef      	bne.n	801483e <tcp_abandon+0x9e>
 801485e:	687b      	ldr	r3, [r7, #4]
 8014860:	2200      	movs	r2, #0
 8014862:	60da      	str	r2, [r3, #12]
 8014864:	e00b      	b.n	801487e <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8014866:	683b      	ldr	r3, [r7, #0]
 8014868:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 801486a:	687b      	ldr	r3, [r7, #4]
 801486c:	8adb      	ldrh	r3, [r3, #22]
 801486e:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8014870:	6879      	ldr	r1, [r7, #4]
 8014872:	4828      	ldr	r0, [pc, #160]	@ (8014914 <tcp_abandon+0x174>)
 8014874:	f001 fb0a 	bl	8015e8c <tcp_pcb_remove>
 8014878:	4b27      	ldr	r3, [pc, #156]	@ (8014918 <tcp_abandon+0x178>)
 801487a:	2201      	movs	r2, #1
 801487c:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 801487e:	687b      	ldr	r3, [r7, #4]
 8014880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014882:	2b00      	cmp	r3, #0
 8014884:	d004      	beq.n	8014890 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8014886:	687b      	ldr	r3, [r7, #4]
 8014888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801488a:	4618      	mov	r0, r3
 801488c:	f000 ffde 	bl	801584c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014894:	2b00      	cmp	r3, #0
 8014896:	d004      	beq.n	80148a2 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8014898:	687b      	ldr	r3, [r7, #4]
 801489a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801489c:	4618      	mov	r0, r3
 801489e:	f000 ffd5 	bl	801584c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80148a2:	687b      	ldr	r3, [r7, #4]
 80148a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80148a6:	2b00      	cmp	r3, #0
 80148a8:	d004      	beq.n	80148b4 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 80148aa:	687b      	ldr	r3, [r7, #4]
 80148ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80148ae:	4618      	mov	r0, r3
 80148b0:	f000 ffcc 	bl	801584c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 80148b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148b6:	2b00      	cmp	r3, #0
 80148b8:	d00e      	beq.n	80148d8 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80148ba:	6879      	ldr	r1, [r7, #4]
 80148bc:	687b      	ldr	r3, [r7, #4]
 80148be:	3304      	adds	r3, #4
 80148c0:	687a      	ldr	r2, [r7, #4]
 80148c2:	8b12      	ldrh	r2, [r2, #24]
 80148c4:	9202      	str	r2, [sp, #8]
 80148c6:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80148c8:	9201      	str	r2, [sp, #4]
 80148ca:	9300      	str	r3, [sp, #0]
 80148cc:	460b      	mov	r3, r1
 80148ce:	697a      	ldr	r2, [r7, #20]
 80148d0:	69b9      	ldr	r1, [r7, #24]
 80148d2:	6878      	ldr	r0, [r7, #4]
 80148d4:	f005 fca4 	bl	801a220 <tcp_rst>
    }
    last_state = pcb->state;
 80148d8:	687b      	ldr	r3, [r7, #4]
 80148da:	7d1b      	ldrb	r3, [r3, #20]
 80148dc:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 80148de:	6878      	ldr	r0, [r7, #4]
 80148e0:	f7ff fcd8 	bl	8014294 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80148e4:	693b      	ldr	r3, [r7, #16]
 80148e6:	2b00      	cmp	r3, #0
 80148e8:	d004      	beq.n	80148f4 <tcp_abandon+0x154>
 80148ea:	693b      	ldr	r3, [r7, #16]
 80148ec:	f06f 010c 	mvn.w	r1, #12
 80148f0:	68f8      	ldr	r0, [r7, #12]
 80148f2:	4798      	blx	r3
  }
}
 80148f4:	3728      	adds	r7, #40	@ 0x28
 80148f6:	46bd      	mov	sp, r7
 80148f8:	bd80      	pop	{r7, pc}
 80148fa:	bf00      	nop
 80148fc:	080255d4 	.word	0x080255d4
 8014900:	08025718 	.word	0x08025718
 8014904:	08025618 	.word	0x08025618
 8014908:	08025734 	.word	0x08025734
 801490c:	20067d88 	.word	0x20067d88
 8014910:	20067d7c 	.word	0x20067d7c
 8014914:	20067d84 	.word	0x20067d84
 8014918:	20067d8c 	.word	0x20067d8c

0801491c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 801491c:	b580      	push	{r7, lr}
 801491e:	b082      	sub	sp, #8
 8014920:	af00      	add	r7, sp, #0
 8014922:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8014924:	2101      	movs	r1, #1
 8014926:	6878      	ldr	r0, [r7, #4]
 8014928:	f7ff ff3a 	bl	80147a0 <tcp_abandon>
}
 801492c:	bf00      	nop
 801492e:	3708      	adds	r7, #8
 8014930:	46bd      	mov	sp, r7
 8014932:	bd80      	pop	{r7, pc}

08014934 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8014934:	b580      	push	{r7, lr}
 8014936:	b088      	sub	sp, #32
 8014938:	af00      	add	r7, sp, #0
 801493a:	60f8      	str	r0, [r7, #12]
 801493c:	60b9      	str	r1, [r7, #8]
 801493e:	4613      	mov	r3, r2
 8014940:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 8014942:	2304      	movs	r3, #4
 8014944:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8014946:	68bb      	ldr	r3, [r7, #8]
 8014948:	2b00      	cmp	r3, #0
 801494a:	d101      	bne.n	8014950 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 801494c:	4b3e      	ldr	r3, [pc, #248]	@ (8014a48 <tcp_bind+0x114>)
 801494e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8014950:	68fb      	ldr	r3, [r7, #12]
 8014952:	2b00      	cmp	r3, #0
 8014954:	d109      	bne.n	801496a <tcp_bind+0x36>
 8014956:	4b3d      	ldr	r3, [pc, #244]	@ (8014a4c <tcp_bind+0x118>)
 8014958:	f240 22a9 	movw	r2, #681	@ 0x2a9
 801495c:	493c      	ldr	r1, [pc, #240]	@ (8014a50 <tcp_bind+0x11c>)
 801495e:	483d      	ldr	r0, [pc, #244]	@ (8014a54 <tcp_bind+0x120>)
 8014960:	f00a fc04 	bl	801f16c <iprintf>
 8014964:	f06f 030f 	mvn.w	r3, #15
 8014968:	e06a      	b.n	8014a40 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801496a:	68fb      	ldr	r3, [r7, #12]
 801496c:	7d1b      	ldrb	r3, [r3, #20]
 801496e:	2b00      	cmp	r3, #0
 8014970:	d009      	beq.n	8014986 <tcp_bind+0x52>
 8014972:	4b36      	ldr	r3, [pc, #216]	@ (8014a4c <tcp_bind+0x118>)
 8014974:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8014978:	4937      	ldr	r1, [pc, #220]	@ (8014a58 <tcp_bind+0x124>)
 801497a:	4836      	ldr	r0, [pc, #216]	@ (8014a54 <tcp_bind+0x120>)
 801497c:	f00a fbf6 	bl	801f16c <iprintf>
 8014980:	f06f 0305 	mvn.w	r3, #5
 8014984:	e05c      	b.n	8014a40 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8014986:	88fb      	ldrh	r3, [r7, #6]
 8014988:	2b00      	cmp	r3, #0
 801498a:	d109      	bne.n	80149a0 <tcp_bind+0x6c>
    port = tcp_new_port();
 801498c:	f000 f9de 	bl	8014d4c <tcp_new_port>
 8014990:	4603      	mov	r3, r0
 8014992:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8014994:	88fb      	ldrh	r3, [r7, #6]
 8014996:	2b00      	cmp	r3, #0
 8014998:	d135      	bne.n	8014a06 <tcp_bind+0xd2>
      return ERR_BUF;
 801499a:	f06f 0301 	mvn.w	r3, #1
 801499e:	e04f      	b.n	8014a40 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 80149a0:	2300      	movs	r3, #0
 80149a2:	61fb      	str	r3, [r7, #28]
 80149a4:	e02b      	b.n	80149fe <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 80149a6:	4a2d      	ldr	r2, [pc, #180]	@ (8014a5c <tcp_bind+0x128>)
 80149a8:	69fb      	ldr	r3, [r7, #28]
 80149aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80149ae:	681b      	ldr	r3, [r3, #0]
 80149b0:	61bb      	str	r3, [r7, #24]
 80149b2:	e01e      	b.n	80149f2 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 80149b4:	69bb      	ldr	r3, [r7, #24]
 80149b6:	8adb      	ldrh	r3, [r3, #22]
 80149b8:	88fa      	ldrh	r2, [r7, #6]
 80149ba:	429a      	cmp	r2, r3
 80149bc:	d116      	bne.n	80149ec <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 80149be:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 80149c0:	2b00      	cmp	r3, #0
 80149c2:	d010      	beq.n	80149e6 <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 80149c4:	69bb      	ldr	r3, [r7, #24]
 80149c6:	681b      	ldr	r3, [r3, #0]
 80149c8:	2b00      	cmp	r3, #0
 80149ca:	d00c      	beq.n	80149e6 <tcp_bind+0xb2>
 80149cc:	68bb      	ldr	r3, [r7, #8]
 80149ce:	2b00      	cmp	r3, #0
 80149d0:	d009      	beq.n	80149e6 <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 80149d2:	68bb      	ldr	r3, [r7, #8]
 80149d4:	681b      	ldr	r3, [r3, #0]
 80149d6:	2b00      	cmp	r3, #0
 80149d8:	d005      	beq.n	80149e6 <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 80149da:	69bb      	ldr	r3, [r7, #24]
 80149dc:	681a      	ldr	r2, [r3, #0]
 80149de:	68bb      	ldr	r3, [r7, #8]
 80149e0:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 80149e2:	429a      	cmp	r2, r3
 80149e4:	d102      	bne.n	80149ec <tcp_bind+0xb8>
              return ERR_USE;
 80149e6:	f06f 0307 	mvn.w	r3, #7
 80149ea:	e029      	b.n	8014a40 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 80149ec:	69bb      	ldr	r3, [r7, #24]
 80149ee:	68db      	ldr	r3, [r3, #12]
 80149f0:	61bb      	str	r3, [r7, #24]
 80149f2:	69bb      	ldr	r3, [r7, #24]
 80149f4:	2b00      	cmp	r3, #0
 80149f6:	d1dd      	bne.n	80149b4 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 80149f8:	69fb      	ldr	r3, [r7, #28]
 80149fa:	3301      	adds	r3, #1
 80149fc:	61fb      	str	r3, [r7, #28]
 80149fe:	69fa      	ldr	r2, [r7, #28]
 8014a00:	697b      	ldr	r3, [r7, #20]
 8014a02:	429a      	cmp	r2, r3
 8014a04:	dbcf      	blt.n	80149a6 <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 8014a06:	68bb      	ldr	r3, [r7, #8]
 8014a08:	2b00      	cmp	r3, #0
 8014a0a:	d00c      	beq.n	8014a26 <tcp_bind+0xf2>
 8014a0c:	68bb      	ldr	r3, [r7, #8]
 8014a0e:	681b      	ldr	r3, [r3, #0]
 8014a10:	2b00      	cmp	r3, #0
 8014a12:	d008      	beq.n	8014a26 <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 8014a14:	68bb      	ldr	r3, [r7, #8]
 8014a16:	2b00      	cmp	r3, #0
 8014a18:	d002      	beq.n	8014a20 <tcp_bind+0xec>
 8014a1a:	68bb      	ldr	r3, [r7, #8]
 8014a1c:	681b      	ldr	r3, [r3, #0]
 8014a1e:	e000      	b.n	8014a22 <tcp_bind+0xee>
 8014a20:	2300      	movs	r3, #0
 8014a22:	68fa      	ldr	r2, [r7, #12]
 8014a24:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 8014a26:	68fb      	ldr	r3, [r7, #12]
 8014a28:	88fa      	ldrh	r2, [r7, #6]
 8014a2a:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8014a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8014a60 <tcp_bind+0x12c>)
 8014a2e:	681a      	ldr	r2, [r3, #0]
 8014a30:	68fb      	ldr	r3, [r7, #12]
 8014a32:	60da      	str	r2, [r3, #12]
 8014a34:	4a0a      	ldr	r2, [pc, #40]	@ (8014a60 <tcp_bind+0x12c>)
 8014a36:	68fb      	ldr	r3, [r7, #12]
 8014a38:	6013      	str	r3, [r2, #0]
 8014a3a:	f005 fdb3 	bl	801a5a4 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 8014a3e:	2300      	movs	r3, #0
}
 8014a40:	4618      	mov	r0, r3
 8014a42:	3720      	adds	r7, #32
 8014a44:	46bd      	mov	sp, r7
 8014a46:	bd80      	pop	{r7, pc}
 8014a48:	080276bc 	.word	0x080276bc
 8014a4c:	080255d4 	.word	0x080255d4
 8014a50:	08025768 	.word	0x08025768
 8014a54:	08025618 	.word	0x08025618
 8014a58:	08025780 	.word	0x08025780
 8014a5c:	0802768c 	.word	0x0802768c
 8014a60:	20067d7c 	.word	0x20067d7c

08014a64 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 8014a64:	b580      	push	{r7, lr}
 8014a66:	b084      	sub	sp, #16
 8014a68:	af00      	add	r7, sp, #0
 8014a6a:	60f8      	str	r0, [r7, #12]
 8014a6c:	60b9      	str	r1, [r7, #8]
 8014a6e:	4613      	mov	r3, r2
 8014a70:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8014a72:	68bb      	ldr	r3, [r7, #8]
 8014a74:	2b00      	cmp	r3, #0
 8014a76:	d106      	bne.n	8014a86 <tcp_accept_null+0x22>
 8014a78:	4b07      	ldr	r3, [pc, #28]	@ (8014a98 <tcp_accept_null+0x34>)
 8014a7a:	f240 320f 	movw	r2, #783	@ 0x30f
 8014a7e:	4907      	ldr	r1, [pc, #28]	@ (8014a9c <tcp_accept_null+0x38>)
 8014a80:	4807      	ldr	r0, [pc, #28]	@ (8014aa0 <tcp_accept_null+0x3c>)
 8014a82:	f00a fb73 	bl	801f16c <iprintf>

  tcp_abort(pcb);
 8014a86:	68b8      	ldr	r0, [r7, #8]
 8014a88:	f7ff ff48 	bl	801491c <tcp_abort>

  return ERR_ABRT;
 8014a8c:	f06f 030c 	mvn.w	r3, #12
}
 8014a90:	4618      	mov	r0, r3
 8014a92:	3710      	adds	r7, #16
 8014a94:	46bd      	mov	sp, r7
 8014a96:	bd80      	pop	{r7, pc}
 8014a98:	080255d4 	.word	0x080255d4
 8014a9c:	080257a8 	.word	0x080257a8
 8014aa0:	08025618 	.word	0x08025618

08014aa4 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 8014aa4:	b580      	push	{r7, lr}
 8014aa6:	b088      	sub	sp, #32
 8014aa8:	af00      	add	r7, sp, #0
 8014aaa:	60f8      	str	r0, [r7, #12]
 8014aac:	460b      	mov	r3, r1
 8014aae:	607a      	str	r2, [r7, #4]
 8014ab0:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 8014ab2:	2300      	movs	r3, #0
 8014ab4:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8014ab6:	68fb      	ldr	r3, [r7, #12]
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	d109      	bne.n	8014ad0 <tcp_listen_with_backlog_and_err+0x2c>
 8014abc:	4b47      	ldr	r3, [pc, #284]	@ (8014bdc <tcp_listen_with_backlog_and_err+0x138>)
 8014abe:	f240 3259 	movw	r2, #857	@ 0x359
 8014ac2:	4947      	ldr	r1, [pc, #284]	@ (8014be0 <tcp_listen_with_backlog_and_err+0x13c>)
 8014ac4:	4847      	ldr	r0, [pc, #284]	@ (8014be4 <tcp_listen_with_backlog_and_err+0x140>)
 8014ac6:	f00a fb51 	bl	801f16c <iprintf>
 8014aca:	23f0      	movs	r3, #240	@ 0xf0
 8014acc:	76fb      	strb	r3, [r7, #27]
 8014ace:	e079      	b.n	8014bc4 <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8014ad0:	68fb      	ldr	r3, [r7, #12]
 8014ad2:	7d1b      	ldrb	r3, [r3, #20]
 8014ad4:	2b00      	cmp	r3, #0
 8014ad6:	d009      	beq.n	8014aec <tcp_listen_with_backlog_and_err+0x48>
 8014ad8:	4b40      	ldr	r3, [pc, #256]	@ (8014bdc <tcp_listen_with_backlog_and_err+0x138>)
 8014ada:	f240 325a 	movw	r2, #858	@ 0x35a
 8014ade:	4942      	ldr	r1, [pc, #264]	@ (8014be8 <tcp_listen_with_backlog_and_err+0x144>)
 8014ae0:	4840      	ldr	r0, [pc, #256]	@ (8014be4 <tcp_listen_with_backlog_and_err+0x140>)
 8014ae2:	f00a fb43 	bl	801f16c <iprintf>
 8014ae6:	23f1      	movs	r3, #241	@ 0xf1
 8014ae8:	76fb      	strb	r3, [r7, #27]
 8014aea:	e06b      	b.n	8014bc4 <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 8014aec:	68fb      	ldr	r3, [r7, #12]
 8014aee:	7d1b      	ldrb	r3, [r3, #20]
 8014af0:	2b01      	cmp	r3, #1
 8014af2:	d104      	bne.n	8014afe <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 8014af4:	68fb      	ldr	r3, [r7, #12]
 8014af6:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 8014af8:	23f7      	movs	r3, #247	@ 0xf7
 8014afa:	76fb      	strb	r3, [r7, #27]
    goto done;
 8014afc:	e062      	b.n	8014bc4 <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 8014afe:	2002      	movs	r0, #2
 8014b00:	f7fe f876 	bl	8012bf0 <memp_malloc>
 8014b04:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 8014b06:	69fb      	ldr	r3, [r7, #28]
 8014b08:	2b00      	cmp	r3, #0
 8014b0a:	d102      	bne.n	8014b12 <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 8014b0c:	23ff      	movs	r3, #255	@ 0xff
 8014b0e:	76fb      	strb	r3, [r7, #27]
    goto done;
 8014b10:	e058      	b.n	8014bc4 <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 8014b12:	68fb      	ldr	r3, [r7, #12]
 8014b14:	691a      	ldr	r2, [r3, #16]
 8014b16:	69fb      	ldr	r3, [r7, #28]
 8014b18:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 8014b1a:	68fb      	ldr	r3, [r7, #12]
 8014b1c:	8ada      	ldrh	r2, [r3, #22]
 8014b1e:	69fb      	ldr	r3, [r7, #28]
 8014b20:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 8014b22:	69fb      	ldr	r3, [r7, #28]
 8014b24:	2201      	movs	r2, #1
 8014b26:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 8014b28:	68fb      	ldr	r3, [r7, #12]
 8014b2a:	7d5a      	ldrb	r2, [r3, #21]
 8014b2c:	69fb      	ldr	r3, [r7, #28]
 8014b2e:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 8014b30:	68fb      	ldr	r3, [r7, #12]
 8014b32:	7a5a      	ldrb	r2, [r3, #9]
 8014b34:	69fb      	ldr	r3, [r7, #28]
 8014b36:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 8014b38:	69fb      	ldr	r3, [r7, #28]
 8014b3a:	2200      	movs	r2, #0
 8014b3c:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 8014b3e:	68fb      	ldr	r3, [r7, #12]
 8014b40:	7ada      	ldrb	r2, [r3, #11]
 8014b42:	69fb      	ldr	r3, [r7, #28]
 8014b44:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 8014b46:	68fb      	ldr	r3, [r7, #12]
 8014b48:	7a9a      	ldrb	r2, [r3, #10]
 8014b4a:	69fb      	ldr	r3, [r7, #28]
 8014b4c:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8014b4e:	68fb      	ldr	r3, [r7, #12]
 8014b50:	681a      	ldr	r2, [r3, #0]
 8014b52:	69fb      	ldr	r3, [r7, #28]
 8014b54:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 8014b56:	68fb      	ldr	r3, [r7, #12]
 8014b58:	8adb      	ldrh	r3, [r3, #22]
 8014b5a:	2b00      	cmp	r3, #0
 8014b5c:	d021      	beq.n	8014ba2 <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8014b5e:	4b23      	ldr	r3, [pc, #140]	@ (8014bec <tcp_listen_with_backlog_and_err+0x148>)
 8014b60:	681b      	ldr	r3, [r3, #0]
 8014b62:	68fa      	ldr	r2, [r7, #12]
 8014b64:	429a      	cmp	r2, r3
 8014b66:	d105      	bne.n	8014b74 <tcp_listen_with_backlog_and_err+0xd0>
 8014b68:	4b20      	ldr	r3, [pc, #128]	@ (8014bec <tcp_listen_with_backlog_and_err+0x148>)
 8014b6a:	681b      	ldr	r3, [r3, #0]
 8014b6c:	68db      	ldr	r3, [r3, #12]
 8014b6e:	4a1f      	ldr	r2, [pc, #124]	@ (8014bec <tcp_listen_with_backlog_and_err+0x148>)
 8014b70:	6013      	str	r3, [r2, #0]
 8014b72:	e013      	b.n	8014b9c <tcp_listen_with_backlog_and_err+0xf8>
 8014b74:	4b1d      	ldr	r3, [pc, #116]	@ (8014bec <tcp_listen_with_backlog_and_err+0x148>)
 8014b76:	681b      	ldr	r3, [r3, #0]
 8014b78:	617b      	str	r3, [r7, #20]
 8014b7a:	e00c      	b.n	8014b96 <tcp_listen_with_backlog_and_err+0xf2>
 8014b7c:	697b      	ldr	r3, [r7, #20]
 8014b7e:	68db      	ldr	r3, [r3, #12]
 8014b80:	68fa      	ldr	r2, [r7, #12]
 8014b82:	429a      	cmp	r2, r3
 8014b84:	d104      	bne.n	8014b90 <tcp_listen_with_backlog_and_err+0xec>
 8014b86:	68fb      	ldr	r3, [r7, #12]
 8014b88:	68da      	ldr	r2, [r3, #12]
 8014b8a:	697b      	ldr	r3, [r7, #20]
 8014b8c:	60da      	str	r2, [r3, #12]
 8014b8e:	e005      	b.n	8014b9c <tcp_listen_with_backlog_and_err+0xf8>
 8014b90:	697b      	ldr	r3, [r7, #20]
 8014b92:	68db      	ldr	r3, [r3, #12]
 8014b94:	617b      	str	r3, [r7, #20]
 8014b96:	697b      	ldr	r3, [r7, #20]
 8014b98:	2b00      	cmp	r3, #0
 8014b9a:	d1ef      	bne.n	8014b7c <tcp_listen_with_backlog_and_err+0xd8>
 8014b9c:	68fb      	ldr	r3, [r7, #12]
 8014b9e:	2200      	movs	r2, #0
 8014ba0:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 8014ba2:	68f8      	ldr	r0, [r7, #12]
 8014ba4:	f7ff fb76 	bl	8014294 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 8014ba8:	69fb      	ldr	r3, [r7, #28]
 8014baa:	4a11      	ldr	r2, [pc, #68]	@ (8014bf0 <tcp_listen_with_backlog_and_err+0x14c>)
 8014bac:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8014bae:	4b11      	ldr	r3, [pc, #68]	@ (8014bf4 <tcp_listen_with_backlog_and_err+0x150>)
 8014bb0:	681a      	ldr	r2, [r3, #0]
 8014bb2:	69fb      	ldr	r3, [r7, #28]
 8014bb4:	60da      	str	r2, [r3, #12]
 8014bb6:	4a0f      	ldr	r2, [pc, #60]	@ (8014bf4 <tcp_listen_with_backlog_and_err+0x150>)
 8014bb8:	69fb      	ldr	r3, [r7, #28]
 8014bba:	6013      	str	r3, [r2, #0]
 8014bbc:	f005 fcf2 	bl	801a5a4 <tcp_timer_needed>
  res = ERR_OK;
 8014bc0:	2300      	movs	r3, #0
 8014bc2:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	2b00      	cmp	r3, #0
 8014bc8:	d002      	beq.n	8014bd0 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	7efa      	ldrb	r2, [r7, #27]
 8014bce:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 8014bd0:	69fb      	ldr	r3, [r7, #28]
}
 8014bd2:	4618      	mov	r0, r3
 8014bd4:	3720      	adds	r7, #32
 8014bd6:	46bd      	mov	sp, r7
 8014bd8:	bd80      	pop	{r7, pc}
 8014bda:	bf00      	nop
 8014bdc:	080255d4 	.word	0x080255d4
 8014be0:	080257c8 	.word	0x080257c8
 8014be4:	08025618 	.word	0x08025618
 8014be8:	080257f8 	.word	0x080257f8
 8014bec:	20067d7c 	.word	0x20067d7c
 8014bf0:	08014a65 	.word	0x08014a65
 8014bf4:	20067d80 	.word	0x20067d80

08014bf8 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8014bf8:	b580      	push	{r7, lr}
 8014bfa:	b084      	sub	sp, #16
 8014bfc:	af00      	add	r7, sp, #0
 8014bfe:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8014c00:	687b      	ldr	r3, [r7, #4]
 8014c02:	2b00      	cmp	r3, #0
 8014c04:	d106      	bne.n	8014c14 <tcp_update_rcv_ann_wnd+0x1c>
 8014c06:	4b25      	ldr	r3, [pc, #148]	@ (8014c9c <tcp_update_rcv_ann_wnd+0xa4>)
 8014c08:	f240 32a6 	movw	r2, #934	@ 0x3a6
 8014c0c:	4924      	ldr	r1, [pc, #144]	@ (8014ca0 <tcp_update_rcv_ann_wnd+0xa8>)
 8014c0e:	4825      	ldr	r0, [pc, #148]	@ (8014ca4 <tcp_update_rcv_ann_wnd+0xac>)
 8014c10:	f00a faac 	bl	801f16c <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8014c14:	687b      	ldr	r3, [r7, #4]
 8014c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014c18:	687a      	ldr	r2, [r7, #4]
 8014c1a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8014c1c:	4413      	add	r3, r2
 8014c1e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8014c20:	687b      	ldr	r3, [r7, #4]
 8014c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c24:	687a      	ldr	r2, [r7, #4]
 8014c26:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8014c28:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 8014c2c:	bf28      	it	cs
 8014c2e:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 8014c32:	b292      	uxth	r2, r2
 8014c34:	4413      	add	r3, r2
 8014c36:	68fa      	ldr	r2, [r7, #12]
 8014c38:	1ad3      	subs	r3, r2, r3
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	db08      	blt.n	8014c50 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8014c42:	687b      	ldr	r3, [r7, #4]
 8014c44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8014c46:	687b      	ldr	r3, [r7, #4]
 8014c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c4a:	68fa      	ldr	r2, [r7, #12]
 8014c4c:	1ad3      	subs	r3, r2, r3
 8014c4e:	e020      	b.n	8014c92 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014c58:	1ad3      	subs	r3, r2, r3
 8014c5a:	2b00      	cmp	r3, #0
 8014c5c:	dd03      	ble.n	8014c66 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8014c5e:	687b      	ldr	r3, [r7, #4]
 8014c60:	2200      	movs	r2, #0
 8014c62:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8014c64:	e014      	b.n	8014c90 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014c6e:	1ad3      	subs	r3, r2, r3
 8014c70:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8014c72:	68bb      	ldr	r3, [r7, #8]
 8014c74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014c78:	d306      	bcc.n	8014c88 <tcp_update_rcv_ann_wnd+0x90>
 8014c7a:	4b08      	ldr	r3, [pc, #32]	@ (8014c9c <tcp_update_rcv_ann_wnd+0xa4>)
 8014c7c:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8014c80:	4909      	ldr	r1, [pc, #36]	@ (8014ca8 <tcp_update_rcv_ann_wnd+0xb0>)
 8014c82:	4808      	ldr	r0, [pc, #32]	@ (8014ca4 <tcp_update_rcv_ann_wnd+0xac>)
 8014c84:	f00a fa72 	bl	801f16c <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8014c88:	68bb      	ldr	r3, [r7, #8]
 8014c8a:	b29a      	uxth	r2, r3
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8014c90:	2300      	movs	r3, #0
  }
}
 8014c92:	4618      	mov	r0, r3
 8014c94:	3710      	adds	r7, #16
 8014c96:	46bd      	mov	sp, r7
 8014c98:	bd80      	pop	{r7, pc}
 8014c9a:	bf00      	nop
 8014c9c:	080255d4 	.word	0x080255d4
 8014ca0:	08025830 	.word	0x08025830
 8014ca4:	08025618 	.word	0x08025618
 8014ca8:	08025854 	.word	0x08025854

08014cac <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8014cac:	b580      	push	{r7, lr}
 8014cae:	b084      	sub	sp, #16
 8014cb0:	af00      	add	r7, sp, #0
 8014cb2:	6078      	str	r0, [r7, #4]
 8014cb4:	460b      	mov	r3, r1
 8014cb6:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8014cb8:	687b      	ldr	r3, [r7, #4]
 8014cba:	2b00      	cmp	r3, #0
 8014cbc:	d107      	bne.n	8014cce <tcp_recved+0x22>
 8014cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8014d3c <tcp_recved+0x90>)
 8014cc0:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8014cc4:	491e      	ldr	r1, [pc, #120]	@ (8014d40 <tcp_recved+0x94>)
 8014cc6:	481f      	ldr	r0, [pc, #124]	@ (8014d44 <tcp_recved+0x98>)
 8014cc8:	f00a fa50 	bl	801f16c <iprintf>
 8014ccc:	e032      	b.n	8014d34 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8014cce:	687b      	ldr	r3, [r7, #4]
 8014cd0:	7d1b      	ldrb	r3, [r3, #20]
 8014cd2:	2b01      	cmp	r3, #1
 8014cd4:	d106      	bne.n	8014ce4 <tcp_recved+0x38>
 8014cd6:	4b19      	ldr	r3, [pc, #100]	@ (8014d3c <tcp_recved+0x90>)
 8014cd8:	f240 32d2 	movw	r2, #978	@ 0x3d2
 8014cdc:	491a      	ldr	r1, [pc, #104]	@ (8014d48 <tcp_recved+0x9c>)
 8014cde:	4819      	ldr	r0, [pc, #100]	@ (8014d44 <tcp_recved+0x98>)
 8014ce0:	f00a fa44 	bl	801f16c <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8014ce8:	887b      	ldrh	r3, [r7, #2]
 8014cea:	4413      	add	r3, r2
 8014cec:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8014cee:	89fb      	ldrh	r3, [r7, #14]
 8014cf0:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8014cf4:	d804      	bhi.n	8014d00 <tcp_recved+0x54>
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014cfa:	89fa      	ldrh	r2, [r7, #14]
 8014cfc:	429a      	cmp	r2, r3
 8014cfe:	d204      	bcs.n	8014d0a <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8014d06:	851a      	strh	r2, [r3, #40]	@ 0x28
 8014d08:	e002      	b.n	8014d10 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	89fa      	ldrh	r2, [r7, #14]
 8014d0e:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8014d10:	6878      	ldr	r0, [r7, #4]
 8014d12:	f7ff ff71 	bl	8014bf8 <tcp_update_rcv_ann_wnd>
 8014d16:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8014d18:	68bb      	ldr	r3, [r7, #8]
 8014d1a:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8014d1e:	d309      	bcc.n	8014d34 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	8b5b      	ldrh	r3, [r3, #26]
 8014d24:	f043 0302 	orr.w	r3, r3, #2
 8014d28:	b29a      	uxth	r2, r3
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8014d2e:	6878      	ldr	r0, [r7, #4]
 8014d30:	f004 fcc2 	bl	80196b8 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8014d34:	3710      	adds	r7, #16
 8014d36:	46bd      	mov	sp, r7
 8014d38:	bd80      	pop	{r7, pc}
 8014d3a:	bf00      	nop
 8014d3c:	080255d4 	.word	0x080255d4
 8014d40:	08025870 	.word	0x08025870
 8014d44:	08025618 	.word	0x08025618
 8014d48:	08025888 	.word	0x08025888

08014d4c <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8014d4c:	b480      	push	{r7}
 8014d4e:	b083      	sub	sp, #12
 8014d50:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8014d52:	2300      	movs	r3, #0
 8014d54:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8014d56:	4b1e      	ldr	r3, [pc, #120]	@ (8014dd0 <tcp_new_port+0x84>)
 8014d58:	881b      	ldrh	r3, [r3, #0]
 8014d5a:	3301      	adds	r3, #1
 8014d5c:	b29a      	uxth	r2, r3
 8014d5e:	4b1c      	ldr	r3, [pc, #112]	@ (8014dd0 <tcp_new_port+0x84>)
 8014d60:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8014d62:	4b1b      	ldr	r3, [pc, #108]	@ (8014dd0 <tcp_new_port+0x84>)
 8014d64:	881b      	ldrh	r3, [r3, #0]
 8014d66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014d6a:	4293      	cmp	r3, r2
 8014d6c:	d103      	bne.n	8014d76 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8014d6e:	4b18      	ldr	r3, [pc, #96]	@ (8014dd0 <tcp_new_port+0x84>)
 8014d70:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8014d74:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8014d76:	2300      	movs	r3, #0
 8014d78:	71fb      	strb	r3, [r7, #7]
 8014d7a:	e01e      	b.n	8014dba <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8014d7c:	79fb      	ldrb	r3, [r7, #7]
 8014d7e:	4a15      	ldr	r2, [pc, #84]	@ (8014dd4 <tcp_new_port+0x88>)
 8014d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014d84:	681b      	ldr	r3, [r3, #0]
 8014d86:	603b      	str	r3, [r7, #0]
 8014d88:	e011      	b.n	8014dae <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8014d8a:	683b      	ldr	r3, [r7, #0]
 8014d8c:	8ada      	ldrh	r2, [r3, #22]
 8014d8e:	4b10      	ldr	r3, [pc, #64]	@ (8014dd0 <tcp_new_port+0x84>)
 8014d90:	881b      	ldrh	r3, [r3, #0]
 8014d92:	429a      	cmp	r2, r3
 8014d94:	d108      	bne.n	8014da8 <tcp_new_port+0x5c>
        n++;
 8014d96:	88bb      	ldrh	r3, [r7, #4]
 8014d98:	3301      	adds	r3, #1
 8014d9a:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8014d9c:	88bb      	ldrh	r3, [r7, #4]
 8014d9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8014da2:	d3d8      	bcc.n	8014d56 <tcp_new_port+0xa>
          return 0;
 8014da4:	2300      	movs	r3, #0
 8014da6:	e00d      	b.n	8014dc4 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8014da8:	683b      	ldr	r3, [r7, #0]
 8014daa:	68db      	ldr	r3, [r3, #12]
 8014dac:	603b      	str	r3, [r7, #0]
 8014dae:	683b      	ldr	r3, [r7, #0]
 8014db0:	2b00      	cmp	r3, #0
 8014db2:	d1ea      	bne.n	8014d8a <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8014db4:	79fb      	ldrb	r3, [r7, #7]
 8014db6:	3301      	adds	r3, #1
 8014db8:	71fb      	strb	r3, [r7, #7]
 8014dba:	79fb      	ldrb	r3, [r7, #7]
 8014dbc:	2b03      	cmp	r3, #3
 8014dbe:	d9dd      	bls.n	8014d7c <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8014dc0:	4b03      	ldr	r3, [pc, #12]	@ (8014dd0 <tcp_new_port+0x84>)
 8014dc2:	881b      	ldrh	r3, [r3, #0]
}
 8014dc4:	4618      	mov	r0, r3
 8014dc6:	370c      	adds	r7, #12
 8014dc8:	46bd      	mov	sp, r7
 8014dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dce:	4770      	bx	lr
 8014dd0:	20000034 	.word	0x20000034
 8014dd4:	0802768c 	.word	0x0802768c

08014dd8 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 8014dd8:	b580      	push	{r7, lr}
 8014dda:	b08a      	sub	sp, #40	@ 0x28
 8014ddc:	af00      	add	r7, sp, #0
 8014dde:	60f8      	str	r0, [r7, #12]
 8014de0:	60b9      	str	r1, [r7, #8]
 8014de2:	603b      	str	r3, [r7, #0]
 8014de4:	4613      	mov	r3, r2
 8014de6:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 8014de8:	2300      	movs	r3, #0
 8014dea:	627b      	str	r3, [r7, #36]	@ 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8014dec:	68fb      	ldr	r3, [r7, #12]
 8014dee:	2b00      	cmp	r3, #0
 8014df0:	d109      	bne.n	8014e06 <tcp_connect+0x2e>
 8014df2:	4b7d      	ldr	r3, [pc, #500]	@ (8014fe8 <tcp_connect+0x210>)
 8014df4:	f240 4235 	movw	r2, #1077	@ 0x435
 8014df8:	497c      	ldr	r1, [pc, #496]	@ (8014fec <tcp_connect+0x214>)
 8014dfa:	487d      	ldr	r0, [pc, #500]	@ (8014ff0 <tcp_connect+0x218>)
 8014dfc:	f00a f9b6 	bl	801f16c <iprintf>
 8014e00:	f06f 030f 	mvn.w	r3, #15
 8014e04:	e0ec      	b.n	8014fe0 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8014e06:	68bb      	ldr	r3, [r7, #8]
 8014e08:	2b00      	cmp	r3, #0
 8014e0a:	d109      	bne.n	8014e20 <tcp_connect+0x48>
 8014e0c:	4b76      	ldr	r3, [pc, #472]	@ (8014fe8 <tcp_connect+0x210>)
 8014e0e:	f240 4236 	movw	r2, #1078	@ 0x436
 8014e12:	4978      	ldr	r1, [pc, #480]	@ (8014ff4 <tcp_connect+0x21c>)
 8014e14:	4876      	ldr	r0, [pc, #472]	@ (8014ff0 <tcp_connect+0x218>)
 8014e16:	f00a f9a9 	bl	801f16c <iprintf>
 8014e1a:	f06f 030f 	mvn.w	r3, #15
 8014e1e:	e0df      	b.n	8014fe0 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8014e20:	68fb      	ldr	r3, [r7, #12]
 8014e22:	7d1b      	ldrb	r3, [r3, #20]
 8014e24:	2b00      	cmp	r3, #0
 8014e26:	d009      	beq.n	8014e3c <tcp_connect+0x64>
 8014e28:	4b6f      	ldr	r3, [pc, #444]	@ (8014fe8 <tcp_connect+0x210>)
 8014e2a:	f44f 6287 	mov.w	r2, #1080	@ 0x438
 8014e2e:	4972      	ldr	r1, [pc, #456]	@ (8014ff8 <tcp_connect+0x220>)
 8014e30:	486f      	ldr	r0, [pc, #444]	@ (8014ff0 <tcp_connect+0x218>)
 8014e32:	f00a f99b 	bl	801f16c <iprintf>
 8014e36:	f06f 0309 	mvn.w	r3, #9
 8014e3a:	e0d1      	b.n	8014fe0 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8014e3c:	68bb      	ldr	r3, [r7, #8]
 8014e3e:	2b00      	cmp	r3, #0
 8014e40:	d002      	beq.n	8014e48 <tcp_connect+0x70>
 8014e42:	68bb      	ldr	r3, [r7, #8]
 8014e44:	681b      	ldr	r3, [r3, #0]
 8014e46:	e000      	b.n	8014e4a <tcp_connect+0x72>
 8014e48:	2300      	movs	r3, #0
 8014e4a:	68fa      	ldr	r2, [r7, #12]
 8014e4c:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 8014e4e:	68fb      	ldr	r3, [r7, #12]
 8014e50:	88fa      	ldrh	r2, [r7, #6]
 8014e52:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8014e54:	68fb      	ldr	r3, [r7, #12]
 8014e56:	7a1b      	ldrb	r3, [r3, #8]
 8014e58:	2b00      	cmp	r3, #0
 8014e5a:	d006      	beq.n	8014e6a <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 8014e5c:	68fb      	ldr	r3, [r7, #12]
 8014e5e:	7a1b      	ldrb	r3, [r3, #8]
 8014e60:	4618      	mov	r0, r3
 8014e62:	f7fe fa51 	bl	8013308 <netif_get_by_index>
 8014e66:	6278      	str	r0, [r7, #36]	@ 0x24
 8014e68:	e005      	b.n	8014e76 <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8014e6a:	68fb      	ldr	r3, [r7, #12]
 8014e6c:	3304      	adds	r3, #4
 8014e6e:	4618      	mov	r0, r3
 8014e70:	f007 fb7a 	bl	801c568 <ip4_route>
 8014e74:	6278      	str	r0, [r7, #36]	@ 0x24
  }
  if (netif == NULL) {
 8014e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e78:	2b00      	cmp	r3, #0
 8014e7a:	d102      	bne.n	8014e82 <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 8014e7c:	f06f 0303 	mvn.w	r3, #3
 8014e80:	e0ae      	b.n	8014fe0 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 8014e82:	68fb      	ldr	r3, [r7, #12]
 8014e84:	2b00      	cmp	r3, #0
 8014e86:	d003      	beq.n	8014e90 <tcp_connect+0xb8>
 8014e88:	68fb      	ldr	r3, [r7, #12]
 8014e8a:	681b      	ldr	r3, [r3, #0]
 8014e8c:	2b00      	cmp	r3, #0
 8014e8e:	d111      	bne.n	8014eb4 <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 8014e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e92:	2b00      	cmp	r3, #0
 8014e94:	d002      	beq.n	8014e9c <tcp_connect+0xc4>
 8014e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e98:	3304      	adds	r3, #4
 8014e9a:	e000      	b.n	8014e9e <tcp_connect+0xc6>
 8014e9c:	2300      	movs	r3, #0
 8014e9e:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 8014ea0:	69fb      	ldr	r3, [r7, #28]
 8014ea2:	2b00      	cmp	r3, #0
 8014ea4:	d102      	bne.n	8014eac <tcp_connect+0xd4>
      return ERR_RTE;
 8014ea6:	f06f 0303 	mvn.w	r3, #3
 8014eaa:	e099      	b.n	8014fe0 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8014eac:	69fb      	ldr	r3, [r7, #28]
 8014eae:	681a      	ldr	r2, [r3, #0]
 8014eb0:	68fb      	ldr	r3, [r7, #12]
 8014eb2:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 8014eb4:	68fb      	ldr	r3, [r7, #12]
 8014eb6:	8adb      	ldrh	r3, [r3, #22]
 8014eb8:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 8014eba:	68fb      	ldr	r3, [r7, #12]
 8014ebc:	8adb      	ldrh	r3, [r3, #22]
 8014ebe:	2b00      	cmp	r3, #0
 8014ec0:	d10c      	bne.n	8014edc <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 8014ec2:	f7ff ff43 	bl	8014d4c <tcp_new_port>
 8014ec6:	4603      	mov	r3, r0
 8014ec8:	461a      	mov	r2, r3
 8014eca:	68fb      	ldr	r3, [r7, #12]
 8014ecc:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 8014ece:	68fb      	ldr	r3, [r7, #12]
 8014ed0:	8adb      	ldrh	r3, [r3, #22]
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	d102      	bne.n	8014edc <tcp_connect+0x104>
      return ERR_BUF;
 8014ed6:	f06f 0301 	mvn.w	r3, #1
 8014eda:	e081      	b.n	8014fe0 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 8014edc:	68f8      	ldr	r0, [r7, #12]
 8014ede:	f001 f869 	bl	8015fb4 <tcp_next_iss>
 8014ee2:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 8014ee4:	68fb      	ldr	r3, [r7, #12]
 8014ee6:	2200      	movs	r2, #0
 8014ee8:	625a      	str	r2, [r3, #36]	@ 0x24
  pcb->snd_nxt = iss;
 8014eea:	68fb      	ldr	r3, [r7, #12]
 8014eec:	697a      	ldr	r2, [r7, #20]
 8014eee:	651a      	str	r2, [r3, #80]	@ 0x50
  pcb->lastack = iss - 1;
 8014ef0:	697b      	ldr	r3, [r7, #20]
 8014ef2:	1e5a      	subs	r2, r3, #1
 8014ef4:	68fb      	ldr	r3, [r7, #12]
 8014ef6:	645a      	str	r2, [r3, #68]	@ 0x44
  pcb->snd_wl2 = iss - 1;
 8014ef8:	697b      	ldr	r3, [r7, #20]
 8014efa:	1e5a      	subs	r2, r3, #1
 8014efc:	68fb      	ldr	r3, [r7, #12]
 8014efe:	659a      	str	r2, [r3, #88]	@ 0x58
  pcb->snd_lbb = iss - 1;
 8014f00:	697b      	ldr	r3, [r7, #20]
 8014f02:	1e5a      	subs	r2, r3, #1
 8014f04:	68fb      	ldr	r3, [r7, #12]
 8014f06:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8014f08:	68fb      	ldr	r3, [r7, #12]
 8014f0a:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8014f0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8014f10:	68fb      	ldr	r3, [r7, #12]
 8014f12:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8014f14:	68fb      	ldr	r3, [r7, #12]
 8014f16:	851a      	strh	r2, [r3, #40]	@ 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8014f18:	68fb      	ldr	r3, [r7, #12]
 8014f1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014f1c:	68fb      	ldr	r3, [r7, #12]
 8014f1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  pcb->snd_wnd = TCP_WND;
 8014f20:	68fb      	ldr	r3, [r7, #12]
 8014f22:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8014f26:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 8014f2a:	68fb      	ldr	r3, [r7, #12]
 8014f2c:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8014f30:	865a      	strh	r2, [r3, #50]	@ 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 8014f32:	68fb      	ldr	r3, [r7, #12]
 8014f34:	8e58      	ldrh	r0, [r3, #50]	@ 0x32
 8014f36:	68fb      	ldr	r3, [r7, #12]
 8014f38:	3304      	adds	r3, #4
 8014f3a:	461a      	mov	r2, r3
 8014f3c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014f3e:	f001 f85f 	bl	8016000 <tcp_eff_send_mss_netif>
 8014f42:	4603      	mov	r3, r0
 8014f44:	461a      	mov	r2, r3
 8014f46:	68fb      	ldr	r3, [r7, #12]
 8014f48:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 8014f4a:	68fb      	ldr	r3, [r7, #12]
 8014f4c:	2201      	movs	r2, #1
 8014f4e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 8014f52:	68fb      	ldr	r3, [r7, #12]
 8014f54:	683a      	ldr	r2, [r7, #0]
 8014f56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 8014f5a:	2102      	movs	r1, #2
 8014f5c:	68f8      	ldr	r0, [r7, #12]
 8014f5e:	f004 fabd 	bl	80194dc <tcp_enqueue_flags>
 8014f62:	4603      	mov	r3, r0
 8014f64:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 8014f66:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8014f6a:	2b00      	cmp	r3, #0
 8014f6c:	d136      	bne.n	8014fdc <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 8014f6e:	68fb      	ldr	r3, [r7, #12]
 8014f70:	2202      	movs	r2, #2
 8014f72:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 8014f74:	8b7b      	ldrh	r3, [r7, #26]
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	d021      	beq.n	8014fbe <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 8014f7a:	4b20      	ldr	r3, [pc, #128]	@ (8014ffc <tcp_connect+0x224>)
 8014f7c:	681b      	ldr	r3, [r3, #0]
 8014f7e:	68fa      	ldr	r2, [r7, #12]
 8014f80:	429a      	cmp	r2, r3
 8014f82:	d105      	bne.n	8014f90 <tcp_connect+0x1b8>
 8014f84:	4b1d      	ldr	r3, [pc, #116]	@ (8014ffc <tcp_connect+0x224>)
 8014f86:	681b      	ldr	r3, [r3, #0]
 8014f88:	68db      	ldr	r3, [r3, #12]
 8014f8a:	4a1c      	ldr	r2, [pc, #112]	@ (8014ffc <tcp_connect+0x224>)
 8014f8c:	6013      	str	r3, [r2, #0]
 8014f8e:	e013      	b.n	8014fb8 <tcp_connect+0x1e0>
 8014f90:	4b1a      	ldr	r3, [pc, #104]	@ (8014ffc <tcp_connect+0x224>)
 8014f92:	681b      	ldr	r3, [r3, #0]
 8014f94:	623b      	str	r3, [r7, #32]
 8014f96:	e00c      	b.n	8014fb2 <tcp_connect+0x1da>
 8014f98:	6a3b      	ldr	r3, [r7, #32]
 8014f9a:	68db      	ldr	r3, [r3, #12]
 8014f9c:	68fa      	ldr	r2, [r7, #12]
 8014f9e:	429a      	cmp	r2, r3
 8014fa0:	d104      	bne.n	8014fac <tcp_connect+0x1d4>
 8014fa2:	68fb      	ldr	r3, [r7, #12]
 8014fa4:	68da      	ldr	r2, [r3, #12]
 8014fa6:	6a3b      	ldr	r3, [r7, #32]
 8014fa8:	60da      	str	r2, [r3, #12]
 8014faa:	e005      	b.n	8014fb8 <tcp_connect+0x1e0>
 8014fac:	6a3b      	ldr	r3, [r7, #32]
 8014fae:	68db      	ldr	r3, [r3, #12]
 8014fb0:	623b      	str	r3, [r7, #32]
 8014fb2:	6a3b      	ldr	r3, [r7, #32]
 8014fb4:	2b00      	cmp	r3, #0
 8014fb6:	d1ef      	bne.n	8014f98 <tcp_connect+0x1c0>
 8014fb8:	68fb      	ldr	r3, [r7, #12]
 8014fba:	2200      	movs	r2, #0
 8014fbc:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 8014fbe:	4b10      	ldr	r3, [pc, #64]	@ (8015000 <tcp_connect+0x228>)
 8014fc0:	681a      	ldr	r2, [r3, #0]
 8014fc2:	68fb      	ldr	r3, [r7, #12]
 8014fc4:	60da      	str	r2, [r3, #12]
 8014fc6:	4a0e      	ldr	r2, [pc, #56]	@ (8015000 <tcp_connect+0x228>)
 8014fc8:	68fb      	ldr	r3, [r7, #12]
 8014fca:	6013      	str	r3, [r2, #0]
 8014fcc:	f005 faea 	bl	801a5a4 <tcp_timer_needed>
 8014fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8015004 <tcp_connect+0x22c>)
 8014fd2:	2201      	movs	r2, #1
 8014fd4:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 8014fd6:	68f8      	ldr	r0, [r7, #12]
 8014fd8:	f004 fb6e 	bl	80196b8 <tcp_output>
  }
  return ret;
 8014fdc:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8014fe0:	4618      	mov	r0, r3
 8014fe2:	3728      	adds	r7, #40	@ 0x28
 8014fe4:	46bd      	mov	sp, r7
 8014fe6:	bd80      	pop	{r7, pc}
 8014fe8:	080255d4 	.word	0x080255d4
 8014fec:	080258b0 	.word	0x080258b0
 8014ff0:	08025618 	.word	0x08025618
 8014ff4:	080258cc 	.word	0x080258cc
 8014ff8:	080258e8 	.word	0x080258e8
 8014ffc:	20067d7c 	.word	0x20067d7c
 8015000:	20067d84 	.word	0x20067d84
 8015004:	20067d8c 	.word	0x20067d8c

08015008 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8015008:	b5b0      	push	{r4, r5, r7, lr}
 801500a:	b090      	sub	sp, #64	@ 0x40
 801500c:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 801500e:	2300      	movs	r3, #0
 8015010:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 8015014:	4b95      	ldr	r3, [pc, #596]	@ (801526c <tcp_slowtmr+0x264>)
 8015016:	681b      	ldr	r3, [r3, #0]
 8015018:	3301      	adds	r3, #1
 801501a:	4a94      	ldr	r2, [pc, #592]	@ (801526c <tcp_slowtmr+0x264>)
 801501c:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 801501e:	4b94      	ldr	r3, [pc, #592]	@ (8015270 <tcp_slowtmr+0x268>)
 8015020:	781b      	ldrb	r3, [r3, #0]
 8015022:	3301      	adds	r3, #1
 8015024:	b2da      	uxtb	r2, r3
 8015026:	4b92      	ldr	r3, [pc, #584]	@ (8015270 <tcp_slowtmr+0x268>)
 8015028:	701a      	strb	r2, [r3, #0]
 801502a:	e000      	b.n	801502e <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 801502c:	bf00      	nop
  prev = NULL;
 801502e:	2300      	movs	r3, #0
 8015030:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 8015032:	4b90      	ldr	r3, [pc, #576]	@ (8015274 <tcp_slowtmr+0x26c>)
 8015034:	681b      	ldr	r3, [r3, #0]
 8015036:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8015038:	e29d      	b.n	8015576 <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801503a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801503c:	7d1b      	ldrb	r3, [r3, #20]
 801503e:	2b00      	cmp	r3, #0
 8015040:	d106      	bne.n	8015050 <tcp_slowtmr+0x48>
 8015042:	4b8d      	ldr	r3, [pc, #564]	@ (8015278 <tcp_slowtmr+0x270>)
 8015044:	f240 42be 	movw	r2, #1214	@ 0x4be
 8015048:	498c      	ldr	r1, [pc, #560]	@ (801527c <tcp_slowtmr+0x274>)
 801504a:	488d      	ldr	r0, [pc, #564]	@ (8015280 <tcp_slowtmr+0x278>)
 801504c:	f00a f88e 	bl	801f16c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8015050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015052:	7d1b      	ldrb	r3, [r3, #20]
 8015054:	2b01      	cmp	r3, #1
 8015056:	d106      	bne.n	8015066 <tcp_slowtmr+0x5e>
 8015058:	4b87      	ldr	r3, [pc, #540]	@ (8015278 <tcp_slowtmr+0x270>)
 801505a:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 801505e:	4989      	ldr	r1, [pc, #548]	@ (8015284 <tcp_slowtmr+0x27c>)
 8015060:	4887      	ldr	r0, [pc, #540]	@ (8015280 <tcp_slowtmr+0x278>)
 8015062:	f00a f883 	bl	801f16c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8015066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015068:	7d1b      	ldrb	r3, [r3, #20]
 801506a:	2b0a      	cmp	r3, #10
 801506c:	d106      	bne.n	801507c <tcp_slowtmr+0x74>
 801506e:	4b82      	ldr	r3, [pc, #520]	@ (8015278 <tcp_slowtmr+0x270>)
 8015070:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 8015074:	4984      	ldr	r1, [pc, #528]	@ (8015288 <tcp_slowtmr+0x280>)
 8015076:	4882      	ldr	r0, [pc, #520]	@ (8015280 <tcp_slowtmr+0x278>)
 8015078:	f00a f878 	bl	801f16c <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 801507c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801507e:	7f9a      	ldrb	r2, [r3, #30]
 8015080:	4b7b      	ldr	r3, [pc, #492]	@ (8015270 <tcp_slowtmr+0x268>)
 8015082:	781b      	ldrb	r3, [r3, #0]
 8015084:	429a      	cmp	r2, r3
 8015086:	d105      	bne.n	8015094 <tcp_slowtmr+0x8c>
      prev = pcb;
 8015088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801508a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 801508c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801508e:	68db      	ldr	r3, [r3, #12]
 8015090:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 8015092:	e270      	b.n	8015576 <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 8015094:	4b76      	ldr	r3, [pc, #472]	@ (8015270 <tcp_slowtmr+0x268>)
 8015096:	781a      	ldrb	r2, [r3, #0]
 8015098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801509a:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 801509c:	2300      	movs	r3, #0
 801509e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 80150a2:	2300      	movs	r3, #0
 80150a4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80150a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150aa:	7d1b      	ldrb	r3, [r3, #20]
 80150ac:	2b02      	cmp	r3, #2
 80150ae:	d10a      	bne.n	80150c6 <tcp_slowtmr+0xbe>
 80150b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80150b6:	2b05      	cmp	r3, #5
 80150b8:	d905      	bls.n	80150c6 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 80150ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80150be:	3301      	adds	r3, #1
 80150c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80150c4:	e11e      	b.n	8015304 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 80150c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80150cc:	2b0b      	cmp	r3, #11
 80150ce:	d905      	bls.n	80150dc <tcp_slowtmr+0xd4>
      ++pcb_remove;
 80150d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80150d4:	3301      	adds	r3, #1
 80150d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80150da:	e113      	b.n	8015304 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 80150dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150de:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80150e2:	2b00      	cmp	r3, #0
 80150e4:	d075      	beq.n	80151d2 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 80150e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80150ea:	2b00      	cmp	r3, #0
 80150ec:	d006      	beq.n	80150fc <tcp_slowtmr+0xf4>
 80150ee:	4b62      	ldr	r3, [pc, #392]	@ (8015278 <tcp_slowtmr+0x270>)
 80150f0:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 80150f4:	4965      	ldr	r1, [pc, #404]	@ (801528c <tcp_slowtmr+0x284>)
 80150f6:	4862      	ldr	r0, [pc, #392]	@ (8015280 <tcp_slowtmr+0x278>)
 80150f8:	f00a f838 	bl	801f16c <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80150fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015100:	2b00      	cmp	r3, #0
 8015102:	d106      	bne.n	8015112 <tcp_slowtmr+0x10a>
 8015104:	4b5c      	ldr	r3, [pc, #368]	@ (8015278 <tcp_slowtmr+0x270>)
 8015106:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 801510a:	4961      	ldr	r1, [pc, #388]	@ (8015290 <tcp_slowtmr+0x288>)
 801510c:	485c      	ldr	r0, [pc, #368]	@ (8015280 <tcp_slowtmr+0x278>)
 801510e:	f00a f82d 	bl	801f16c <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8015112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015114:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8015118:	2b0b      	cmp	r3, #11
 801511a:	d905      	bls.n	8015128 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 801511c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015120:	3301      	adds	r3, #1
 8015122:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015126:	e0ed      	b.n	8015304 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8015128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801512a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801512e:	3b01      	subs	r3, #1
 8015130:	4a58      	ldr	r2, [pc, #352]	@ (8015294 <tcp_slowtmr+0x28c>)
 8015132:	5cd3      	ldrb	r3, [r2, r3]
 8015134:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8015136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015138:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 801513c:	7c7a      	ldrb	r2, [r7, #17]
 801513e:	429a      	cmp	r2, r3
 8015140:	d907      	bls.n	8015152 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 8015142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015144:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8015148:	3301      	adds	r3, #1
 801514a:	b2da      	uxtb	r2, r3
 801514c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801514e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 8015152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015154:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8015158:	7c7a      	ldrb	r2, [r7, #17]
 801515a:	429a      	cmp	r2, r3
 801515c:	f200 80d2 	bhi.w	8015304 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8015160:	2301      	movs	r3, #1
 8015162:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 8015164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015166:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801516a:	2b00      	cmp	r3, #0
 801516c:	d108      	bne.n	8015180 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 801516e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015170:	f005 f94a 	bl	801a408 <tcp_zero_window_probe>
 8015174:	4603      	mov	r3, r0
 8015176:	2b00      	cmp	r3, #0
 8015178:	d014      	beq.n	80151a4 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 801517a:	2300      	movs	r3, #0
 801517c:	623b      	str	r3, [r7, #32]
 801517e:	e011      	b.n	80151a4 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8015180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015182:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015186:	4619      	mov	r1, r3
 8015188:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801518a:	f004 f80f 	bl	80191ac <tcp_split_unsent_seg>
 801518e:	4603      	mov	r3, r0
 8015190:	2b00      	cmp	r3, #0
 8015192:	d107      	bne.n	80151a4 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 8015194:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015196:	f004 fa8f 	bl	80196b8 <tcp_output>
 801519a:	4603      	mov	r3, r0
 801519c:	2b00      	cmp	r3, #0
 801519e:	d101      	bne.n	80151a4 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 80151a0:	2300      	movs	r3, #0
 80151a2:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 80151a4:	6a3b      	ldr	r3, [r7, #32]
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	f000 80ac 	beq.w	8015304 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 80151ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151ae:	2200      	movs	r2, #0
 80151b0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80151b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151b6:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80151ba:	2b06      	cmp	r3, #6
 80151bc:	f200 80a2 	bhi.w	8015304 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 80151c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151c2:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80151c6:	3301      	adds	r3, #1
 80151c8:	b2da      	uxtb	r2, r3
 80151ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151cc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 80151d0:	e098      	b.n	8015304 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 80151d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151d4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80151d8:	2b00      	cmp	r3, #0
 80151da:	db0f      	blt.n	80151fc <tcp_slowtmr+0x1f4>
 80151dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151de:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80151e2:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80151e6:	4293      	cmp	r3, r2
 80151e8:	d008      	beq.n	80151fc <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 80151ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151ec:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80151f0:	b29b      	uxth	r3, r3
 80151f2:	3301      	adds	r3, #1
 80151f4:	b29b      	uxth	r3, r3
 80151f6:	b21a      	sxth	r2, r3
 80151f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151fa:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 80151fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80151fe:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 8015202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015204:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8015208:	429a      	cmp	r2, r3
 801520a:	db7b      	blt.n	8015304 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 801520c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801520e:	f004 fd47 	bl	8019ca0 <tcp_rexmit_rto_prepare>
 8015212:	4603      	mov	r3, r0
 8015214:	2b00      	cmp	r3, #0
 8015216:	d007      	beq.n	8015228 <tcp_slowtmr+0x220>
 8015218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801521a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801521c:	2b00      	cmp	r3, #0
 801521e:	d171      	bne.n	8015304 <tcp_slowtmr+0x2fc>
 8015220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015222:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015224:	2b00      	cmp	r3, #0
 8015226:	d06d      	beq.n	8015304 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8015228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801522a:	7d1b      	ldrb	r3, [r3, #20]
 801522c:	2b02      	cmp	r3, #2
 801522e:	d03a      	beq.n	80152a6 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8015230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015232:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8015236:	2b0c      	cmp	r3, #12
 8015238:	bf28      	it	cs
 801523a:	230c      	movcs	r3, #12
 801523c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 801523e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015240:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8015244:	10db      	asrs	r3, r3, #3
 8015246:	b21b      	sxth	r3, r3
 8015248:	461a      	mov	r2, r3
 801524a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801524c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8015250:	4413      	add	r3, r2
 8015252:	7efa      	ldrb	r2, [r7, #27]
 8015254:	4910      	ldr	r1, [pc, #64]	@ (8015298 <tcp_slowtmr+0x290>)
 8015256:	5c8a      	ldrb	r2, [r1, r2]
 8015258:	4093      	lsls	r3, r2
 801525a:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 801525c:	697b      	ldr	r3, [r7, #20]
 801525e:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 8015262:	4293      	cmp	r3, r2
 8015264:	dc1a      	bgt.n	801529c <tcp_slowtmr+0x294>
 8015266:	697b      	ldr	r3, [r7, #20]
 8015268:	b21a      	sxth	r2, r3
 801526a:	e019      	b.n	80152a0 <tcp_slowtmr+0x298>
 801526c:	20067d78 	.word	0x20067d78
 8015270:	20067d8e 	.word	0x20067d8e
 8015274:	20067d84 	.word	0x20067d84
 8015278:	080255d4 	.word	0x080255d4
 801527c:	08025918 	.word	0x08025918
 8015280:	08025618 	.word	0x08025618
 8015284:	08025944 	.word	0x08025944
 8015288:	08025970 	.word	0x08025970
 801528c:	080259a0 	.word	0x080259a0
 8015290:	080259d4 	.word	0x080259d4
 8015294:	08027684 	.word	0x08027684
 8015298:	08027674 	.word	0x08027674
 801529c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80152a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152a2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 80152a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152a8:	2200      	movs	r2, #0
 80152aa:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80152ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152ae:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80152b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152b4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80152b8:	4293      	cmp	r3, r2
 80152ba:	bf28      	it	cs
 80152bc:	4613      	movcs	r3, r2
 80152be:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80152c0:	8a7b      	ldrh	r3, [r7, #18]
 80152c2:	085b      	lsrs	r3, r3, #1
 80152c4:	b29a      	uxth	r2, r3
 80152c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152c8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80152cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152ce:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80152d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80152d6:	005b      	lsls	r3, r3, #1
 80152d8:	b29b      	uxth	r3, r3
 80152da:	429a      	cmp	r2, r3
 80152dc:	d206      	bcs.n	80152ec <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 80152de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80152e2:	005b      	lsls	r3, r3, #1
 80152e4:	b29a      	uxth	r2, r3
 80152e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152e8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 80152ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152ee:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 80152f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152f2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 80152f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152f8:	2200      	movs	r2, #0
 80152fa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 80152fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015300:	f004 fd3e 	bl	8019d80 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8015304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015306:	7d1b      	ldrb	r3, [r3, #20]
 8015308:	2b06      	cmp	r3, #6
 801530a:	d111      	bne.n	8015330 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 801530c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801530e:	8b5b      	ldrh	r3, [r3, #26]
 8015310:	f003 0310 	and.w	r3, r3, #16
 8015314:	2b00      	cmp	r3, #0
 8015316:	d00b      	beq.n	8015330 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015318:	4b9c      	ldr	r3, [pc, #624]	@ (801558c <tcp_slowtmr+0x584>)
 801531a:	681a      	ldr	r2, [r3, #0]
 801531c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801531e:	6a1b      	ldr	r3, [r3, #32]
 8015320:	1ad3      	subs	r3, r2, r3
 8015322:	2b28      	cmp	r3, #40	@ 0x28
 8015324:	d904      	bls.n	8015330 <tcp_slowtmr+0x328>
          ++pcb_remove;
 8015326:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801532a:	3301      	adds	r3, #1
 801532c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8015330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015332:	7a5b      	ldrb	r3, [r3, #9]
 8015334:	f003 0308 	and.w	r3, r3, #8
 8015338:	2b00      	cmp	r3, #0
 801533a:	d04a      	beq.n	80153d2 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 801533c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801533e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8015340:	2b04      	cmp	r3, #4
 8015342:	d003      	beq.n	801534c <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 8015344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015346:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8015348:	2b07      	cmp	r3, #7
 801534a:	d142      	bne.n	80153d2 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801534c:	4b8f      	ldr	r3, [pc, #572]	@ (801558c <tcp_slowtmr+0x584>)
 801534e:	681a      	ldr	r2, [r3, #0]
 8015350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015352:	6a1b      	ldr	r3, [r3, #32]
 8015354:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8015356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015358:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 801535c:	4b8c      	ldr	r3, [pc, #560]	@ (8015590 <tcp_slowtmr+0x588>)
 801535e:	440b      	add	r3, r1
 8015360:	498c      	ldr	r1, [pc, #560]	@ (8015594 <tcp_slowtmr+0x58c>)
 8015362:	fba1 1303 	umull	r1, r3, r1, r3
 8015366:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015368:	429a      	cmp	r2, r3
 801536a:	d90a      	bls.n	8015382 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 801536c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015370:	3301      	adds	r3, #1
 8015372:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 8015376:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801537a:	3301      	adds	r3, #1
 801537c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015380:	e027      	b.n	80153d2 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015382:	4b82      	ldr	r3, [pc, #520]	@ (801558c <tcp_slowtmr+0x584>)
 8015384:	681a      	ldr	r2, [r3, #0]
 8015386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015388:	6a1b      	ldr	r3, [r3, #32]
 801538a:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 801538c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801538e:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8015392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015394:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8015398:	4618      	mov	r0, r3
 801539a:	4b7f      	ldr	r3, [pc, #508]	@ (8015598 <tcp_slowtmr+0x590>)
 801539c:	fb00 f303 	mul.w	r3, r0, r3
 80153a0:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80153a2:	497c      	ldr	r1, [pc, #496]	@ (8015594 <tcp_slowtmr+0x58c>)
 80153a4:	fba1 1303 	umull	r1, r3, r1, r3
 80153a8:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80153aa:	429a      	cmp	r2, r3
 80153ac:	d911      	bls.n	80153d2 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 80153ae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80153b0:	f004 ffea 	bl	801a388 <tcp_keepalive>
 80153b4:	4603      	mov	r3, r0
 80153b6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 80153ba:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80153be:	2b00      	cmp	r3, #0
 80153c0:	d107      	bne.n	80153d2 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 80153c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153c4:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 80153c8:	3301      	adds	r3, #1
 80153ca:	b2da      	uxtb	r2, r3
 80153cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153ce:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 80153d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80153d6:	2b00      	cmp	r3, #0
 80153d8:	d011      	beq.n	80153fe <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 80153da:	4b6c      	ldr	r3, [pc, #432]	@ (801558c <tcp_slowtmr+0x584>)
 80153dc:	681a      	ldr	r2, [r3, #0]
 80153de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153e0:	6a1b      	ldr	r3, [r3, #32]
 80153e2:	1ad2      	subs	r2, r2, r3
 80153e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153e6:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80153ea:	4619      	mov	r1, r3
 80153ec:	460b      	mov	r3, r1
 80153ee:	005b      	lsls	r3, r3, #1
 80153f0:	440b      	add	r3, r1
 80153f2:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 80153f4:	429a      	cmp	r2, r3
 80153f6:	d302      	bcc.n	80153fe <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 80153f8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80153fa:	f000 feab 	bl	8016154 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 80153fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015400:	7d1b      	ldrb	r3, [r3, #20]
 8015402:	2b03      	cmp	r3, #3
 8015404:	d10b      	bne.n	801541e <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015406:	4b61      	ldr	r3, [pc, #388]	@ (801558c <tcp_slowtmr+0x584>)
 8015408:	681a      	ldr	r2, [r3, #0]
 801540a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801540c:	6a1b      	ldr	r3, [r3, #32]
 801540e:	1ad3      	subs	r3, r2, r3
 8015410:	2b28      	cmp	r3, #40	@ 0x28
 8015412:	d904      	bls.n	801541e <tcp_slowtmr+0x416>
        ++pcb_remove;
 8015414:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015418:	3301      	adds	r3, #1
 801541a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 801541e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015420:	7d1b      	ldrb	r3, [r3, #20]
 8015422:	2b09      	cmp	r3, #9
 8015424:	d10b      	bne.n	801543e <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8015426:	4b59      	ldr	r3, [pc, #356]	@ (801558c <tcp_slowtmr+0x584>)
 8015428:	681a      	ldr	r2, [r3, #0]
 801542a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801542c:	6a1b      	ldr	r3, [r3, #32]
 801542e:	1ad3      	subs	r3, r2, r3
 8015430:	2bf0      	cmp	r3, #240	@ 0xf0
 8015432:	d904      	bls.n	801543e <tcp_slowtmr+0x436>
        ++pcb_remove;
 8015434:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015438:	3301      	adds	r3, #1
 801543a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 801543e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015442:	2b00      	cmp	r3, #0
 8015444:	d060      	beq.n	8015508 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 8015446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015448:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801544c:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 801544e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015450:	f000 fccc 	bl	8015dec <tcp_pcb_purge>
      if (prev != NULL) {
 8015454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015456:	2b00      	cmp	r3, #0
 8015458:	d010      	beq.n	801547c <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801545a:	4b50      	ldr	r3, [pc, #320]	@ (801559c <tcp_slowtmr+0x594>)
 801545c:	681b      	ldr	r3, [r3, #0]
 801545e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015460:	429a      	cmp	r2, r3
 8015462:	d106      	bne.n	8015472 <tcp_slowtmr+0x46a>
 8015464:	4b4e      	ldr	r3, [pc, #312]	@ (80155a0 <tcp_slowtmr+0x598>)
 8015466:	f240 526d 	movw	r2, #1389	@ 0x56d
 801546a:	494e      	ldr	r1, [pc, #312]	@ (80155a4 <tcp_slowtmr+0x59c>)
 801546c:	484e      	ldr	r0, [pc, #312]	@ (80155a8 <tcp_slowtmr+0x5a0>)
 801546e:	f009 fe7d 	bl	801f16c <iprintf>
        prev->next = pcb->next;
 8015472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015474:	68da      	ldr	r2, [r3, #12]
 8015476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015478:	60da      	str	r2, [r3, #12]
 801547a:	e00f      	b.n	801549c <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 801547c:	4b47      	ldr	r3, [pc, #284]	@ (801559c <tcp_slowtmr+0x594>)
 801547e:	681b      	ldr	r3, [r3, #0]
 8015480:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015482:	429a      	cmp	r2, r3
 8015484:	d006      	beq.n	8015494 <tcp_slowtmr+0x48c>
 8015486:	4b46      	ldr	r3, [pc, #280]	@ (80155a0 <tcp_slowtmr+0x598>)
 8015488:	f240 5271 	movw	r2, #1393	@ 0x571
 801548c:	4947      	ldr	r1, [pc, #284]	@ (80155ac <tcp_slowtmr+0x5a4>)
 801548e:	4846      	ldr	r0, [pc, #280]	@ (80155a8 <tcp_slowtmr+0x5a0>)
 8015490:	f009 fe6c 	bl	801f16c <iprintf>
        tcp_active_pcbs = pcb->next;
 8015494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015496:	68db      	ldr	r3, [r3, #12]
 8015498:	4a40      	ldr	r2, [pc, #256]	@ (801559c <tcp_slowtmr+0x594>)
 801549a:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 801549c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80154a0:	2b00      	cmp	r3, #0
 80154a2:	d013      	beq.n	80154cc <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80154a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154a6:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80154a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154aa:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80154ac:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 80154ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154b0:	3304      	adds	r3, #4
 80154b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80154b4:	8ad2      	ldrh	r2, [r2, #22]
 80154b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80154b8:	8b09      	ldrh	r1, [r1, #24]
 80154ba:	9102      	str	r1, [sp, #8]
 80154bc:	9201      	str	r2, [sp, #4]
 80154be:	9300      	str	r3, [sp, #0]
 80154c0:	462b      	mov	r3, r5
 80154c2:	4622      	mov	r2, r4
 80154c4:	4601      	mov	r1, r0
 80154c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80154c8:	f004 feaa 	bl	801a220 <tcp_rst>
      err_arg = pcb->callback_arg;
 80154cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154ce:	691b      	ldr	r3, [r3, #16]
 80154d0:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 80154d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154d4:	7d1b      	ldrb	r3, [r3, #20]
 80154d6:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 80154d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154da:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 80154dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154de:	68db      	ldr	r3, [r3, #12]
 80154e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 80154e2:	6838      	ldr	r0, [r7, #0]
 80154e4:	f7fe fed6 	bl	8014294 <tcp_free>
      tcp_active_pcbs_changed = 0;
 80154e8:	4b31      	ldr	r3, [pc, #196]	@ (80155b0 <tcp_slowtmr+0x5a8>)
 80154ea:	2200      	movs	r2, #0
 80154ec:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 80154ee:	68fb      	ldr	r3, [r7, #12]
 80154f0:	2b00      	cmp	r3, #0
 80154f2:	d004      	beq.n	80154fe <tcp_slowtmr+0x4f6>
 80154f4:	68fb      	ldr	r3, [r7, #12]
 80154f6:	f06f 010c 	mvn.w	r1, #12
 80154fa:	68b8      	ldr	r0, [r7, #8]
 80154fc:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80154fe:	4b2c      	ldr	r3, [pc, #176]	@ (80155b0 <tcp_slowtmr+0x5a8>)
 8015500:	781b      	ldrb	r3, [r3, #0]
 8015502:	2b00      	cmp	r3, #0
 8015504:	d037      	beq.n	8015576 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8015506:	e592      	b.n	801502e <tcp_slowtmr+0x26>
      prev = pcb;
 8015508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801550a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 801550c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801550e:	68db      	ldr	r3, [r3, #12]
 8015510:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 8015512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015514:	7f1b      	ldrb	r3, [r3, #28]
 8015516:	3301      	adds	r3, #1
 8015518:	b2da      	uxtb	r2, r3
 801551a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801551c:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 801551e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015520:	7f1a      	ldrb	r2, [r3, #28]
 8015522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015524:	7f5b      	ldrb	r3, [r3, #29]
 8015526:	429a      	cmp	r2, r3
 8015528:	d325      	bcc.n	8015576 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 801552a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801552c:	2200      	movs	r2, #0
 801552e:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 8015530:	4b1f      	ldr	r3, [pc, #124]	@ (80155b0 <tcp_slowtmr+0x5a8>)
 8015532:	2200      	movs	r2, #0
 8015534:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8015536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015538:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801553c:	2b00      	cmp	r3, #0
 801553e:	d00b      	beq.n	8015558 <tcp_slowtmr+0x550>
 8015540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015542:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8015546:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015548:	6912      	ldr	r2, [r2, #16]
 801554a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801554c:	4610      	mov	r0, r2
 801554e:	4798      	blx	r3
 8015550:	4603      	mov	r3, r0
 8015552:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8015556:	e002      	b.n	801555e <tcp_slowtmr+0x556>
 8015558:	2300      	movs	r3, #0
 801555a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 801555e:	4b14      	ldr	r3, [pc, #80]	@ (80155b0 <tcp_slowtmr+0x5a8>)
 8015560:	781b      	ldrb	r3, [r3, #0]
 8015562:	2b00      	cmp	r3, #0
 8015564:	f47f ad62 	bne.w	801502c <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8015568:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 801556c:	2b00      	cmp	r3, #0
 801556e:	d102      	bne.n	8015576 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8015570:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015572:	f004 f8a1 	bl	80196b8 <tcp_output>
  while (pcb != NULL) {
 8015576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015578:	2b00      	cmp	r3, #0
 801557a:	f47f ad5e 	bne.w	801503a <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 801557e:	2300      	movs	r3, #0
 8015580:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8015582:	4b0c      	ldr	r3, [pc, #48]	@ (80155b4 <tcp_slowtmr+0x5ac>)
 8015584:	681b      	ldr	r3, [r3, #0]
 8015586:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8015588:	e069      	b.n	801565e <tcp_slowtmr+0x656>
 801558a:	bf00      	nop
 801558c:	20067d78 	.word	0x20067d78
 8015590:	000a4cb8 	.word	0x000a4cb8
 8015594:	10624dd3 	.word	0x10624dd3
 8015598:	000124f8 	.word	0x000124f8
 801559c:	20067d84 	.word	0x20067d84
 80155a0:	080255d4 	.word	0x080255d4
 80155a4:	08025a0c 	.word	0x08025a0c
 80155a8:	08025618 	.word	0x08025618
 80155ac:	08025a38 	.word	0x08025a38
 80155b0:	20067d8c 	.word	0x20067d8c
 80155b4:	20067d88 	.word	0x20067d88
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80155b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155ba:	7d1b      	ldrb	r3, [r3, #20]
 80155bc:	2b0a      	cmp	r3, #10
 80155be:	d006      	beq.n	80155ce <tcp_slowtmr+0x5c6>
 80155c0:	4b2b      	ldr	r3, [pc, #172]	@ (8015670 <tcp_slowtmr+0x668>)
 80155c2:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 80155c6:	492b      	ldr	r1, [pc, #172]	@ (8015674 <tcp_slowtmr+0x66c>)
 80155c8:	482b      	ldr	r0, [pc, #172]	@ (8015678 <tcp_slowtmr+0x670>)
 80155ca:	f009 fdcf 	bl	801f16c <iprintf>
    pcb_remove = 0;
 80155ce:	2300      	movs	r3, #0
 80155d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80155d4:	4b29      	ldr	r3, [pc, #164]	@ (801567c <tcp_slowtmr+0x674>)
 80155d6:	681a      	ldr	r2, [r3, #0]
 80155d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155da:	6a1b      	ldr	r3, [r3, #32]
 80155dc:	1ad3      	subs	r3, r2, r3
 80155de:	2bf0      	cmp	r3, #240	@ 0xf0
 80155e0:	d904      	bls.n	80155ec <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 80155e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80155e6:	3301      	adds	r3, #1
 80155e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80155ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80155f0:	2b00      	cmp	r3, #0
 80155f2:	d02f      	beq.n	8015654 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 80155f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80155f6:	f000 fbf9 	bl	8015dec <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 80155fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155fc:	2b00      	cmp	r3, #0
 80155fe:	d010      	beq.n	8015622 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8015600:	4b1f      	ldr	r3, [pc, #124]	@ (8015680 <tcp_slowtmr+0x678>)
 8015602:	681b      	ldr	r3, [r3, #0]
 8015604:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015606:	429a      	cmp	r2, r3
 8015608:	d106      	bne.n	8015618 <tcp_slowtmr+0x610>
 801560a:	4b19      	ldr	r3, [pc, #100]	@ (8015670 <tcp_slowtmr+0x668>)
 801560c:	f240 52af 	movw	r2, #1455	@ 0x5af
 8015610:	491c      	ldr	r1, [pc, #112]	@ (8015684 <tcp_slowtmr+0x67c>)
 8015612:	4819      	ldr	r0, [pc, #100]	@ (8015678 <tcp_slowtmr+0x670>)
 8015614:	f009 fdaa 	bl	801f16c <iprintf>
        prev->next = pcb->next;
 8015618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801561a:	68da      	ldr	r2, [r3, #12]
 801561c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801561e:	60da      	str	r2, [r3, #12]
 8015620:	e00f      	b.n	8015642 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8015622:	4b17      	ldr	r3, [pc, #92]	@ (8015680 <tcp_slowtmr+0x678>)
 8015624:	681b      	ldr	r3, [r3, #0]
 8015626:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015628:	429a      	cmp	r2, r3
 801562a:	d006      	beq.n	801563a <tcp_slowtmr+0x632>
 801562c:	4b10      	ldr	r3, [pc, #64]	@ (8015670 <tcp_slowtmr+0x668>)
 801562e:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8015632:	4915      	ldr	r1, [pc, #84]	@ (8015688 <tcp_slowtmr+0x680>)
 8015634:	4810      	ldr	r0, [pc, #64]	@ (8015678 <tcp_slowtmr+0x670>)
 8015636:	f009 fd99 	bl	801f16c <iprintf>
        tcp_tw_pcbs = pcb->next;
 801563a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801563c:	68db      	ldr	r3, [r3, #12]
 801563e:	4a10      	ldr	r2, [pc, #64]	@ (8015680 <tcp_slowtmr+0x678>)
 8015640:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8015642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015644:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8015646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015648:	68db      	ldr	r3, [r3, #12]
 801564a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 801564c:	69f8      	ldr	r0, [r7, #28]
 801564e:	f7fe fe21 	bl	8014294 <tcp_free>
 8015652:	e004      	b.n	801565e <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 8015654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015656:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8015658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801565a:	68db      	ldr	r3, [r3, #12]
 801565c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 801565e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015660:	2b00      	cmp	r3, #0
 8015662:	d1a9      	bne.n	80155b8 <tcp_slowtmr+0x5b0>
    }
  }
}
 8015664:	bf00      	nop
 8015666:	bf00      	nop
 8015668:	3730      	adds	r7, #48	@ 0x30
 801566a:	46bd      	mov	sp, r7
 801566c:	bdb0      	pop	{r4, r5, r7, pc}
 801566e:	bf00      	nop
 8015670:	080255d4 	.word	0x080255d4
 8015674:	08025a64 	.word	0x08025a64
 8015678:	08025618 	.word	0x08025618
 801567c:	20067d78 	.word	0x20067d78
 8015680:	20067d88 	.word	0x20067d88
 8015684:	08025a94 	.word	0x08025a94
 8015688:	08025abc 	.word	0x08025abc

0801568c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 801568c:	b580      	push	{r7, lr}
 801568e:	b082      	sub	sp, #8
 8015690:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8015692:	4b2d      	ldr	r3, [pc, #180]	@ (8015748 <tcp_fasttmr+0xbc>)
 8015694:	781b      	ldrb	r3, [r3, #0]
 8015696:	3301      	adds	r3, #1
 8015698:	b2da      	uxtb	r2, r3
 801569a:	4b2b      	ldr	r3, [pc, #172]	@ (8015748 <tcp_fasttmr+0xbc>)
 801569c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801569e:	4b2b      	ldr	r3, [pc, #172]	@ (801574c <tcp_fasttmr+0xc0>)
 80156a0:	681b      	ldr	r3, [r3, #0]
 80156a2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80156a4:	e048      	b.n	8015738 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 80156a6:	687b      	ldr	r3, [r7, #4]
 80156a8:	7f9a      	ldrb	r2, [r3, #30]
 80156aa:	4b27      	ldr	r3, [pc, #156]	@ (8015748 <tcp_fasttmr+0xbc>)
 80156ac:	781b      	ldrb	r3, [r3, #0]
 80156ae:	429a      	cmp	r2, r3
 80156b0:	d03f      	beq.n	8015732 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 80156b2:	4b25      	ldr	r3, [pc, #148]	@ (8015748 <tcp_fasttmr+0xbc>)
 80156b4:	781a      	ldrb	r2, [r3, #0]
 80156b6:	687b      	ldr	r3, [r7, #4]
 80156b8:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 80156ba:	687b      	ldr	r3, [r7, #4]
 80156bc:	8b5b      	ldrh	r3, [r3, #26]
 80156be:	f003 0301 	and.w	r3, r3, #1
 80156c2:	2b00      	cmp	r3, #0
 80156c4:	d010      	beq.n	80156e8 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 80156c6:	687b      	ldr	r3, [r7, #4]
 80156c8:	8b5b      	ldrh	r3, [r3, #26]
 80156ca:	f043 0302 	orr.w	r3, r3, #2
 80156ce:	b29a      	uxth	r2, r3
 80156d0:	687b      	ldr	r3, [r7, #4]
 80156d2:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 80156d4:	6878      	ldr	r0, [r7, #4]
 80156d6:	f003 ffef 	bl	80196b8 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	8b5b      	ldrh	r3, [r3, #26]
 80156de:	f023 0303 	bic.w	r3, r3, #3
 80156e2:	b29a      	uxth	r2, r3
 80156e4:	687b      	ldr	r3, [r7, #4]
 80156e6:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 80156e8:	687b      	ldr	r3, [r7, #4]
 80156ea:	8b5b      	ldrh	r3, [r3, #26]
 80156ec:	f003 0308 	and.w	r3, r3, #8
 80156f0:	2b00      	cmp	r3, #0
 80156f2:	d009      	beq.n	8015708 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	8b5b      	ldrh	r3, [r3, #26]
 80156f8:	f023 0308 	bic.w	r3, r3, #8
 80156fc:	b29a      	uxth	r2, r3
 80156fe:	687b      	ldr	r3, [r7, #4]
 8015700:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8015702:	6878      	ldr	r0, [r7, #4]
 8015704:	f7fe ff5a 	bl	80145bc <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8015708:	687b      	ldr	r3, [r7, #4]
 801570a:	68db      	ldr	r3, [r3, #12]
 801570c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015712:	2b00      	cmp	r3, #0
 8015714:	d00a      	beq.n	801572c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8015716:	4b0e      	ldr	r3, [pc, #56]	@ (8015750 <tcp_fasttmr+0xc4>)
 8015718:	2200      	movs	r2, #0
 801571a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 801571c:	6878      	ldr	r0, [r7, #4]
 801571e:	f000 f819 	bl	8015754 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8015722:	4b0b      	ldr	r3, [pc, #44]	@ (8015750 <tcp_fasttmr+0xc4>)
 8015724:	781b      	ldrb	r3, [r3, #0]
 8015726:	2b00      	cmp	r3, #0
 8015728:	d000      	beq.n	801572c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801572a:	e7b8      	b.n	801569e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 801572c:	683b      	ldr	r3, [r7, #0]
 801572e:	607b      	str	r3, [r7, #4]
 8015730:	e002      	b.n	8015738 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8015732:	687b      	ldr	r3, [r7, #4]
 8015734:	68db      	ldr	r3, [r3, #12]
 8015736:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8015738:	687b      	ldr	r3, [r7, #4]
 801573a:	2b00      	cmp	r3, #0
 801573c:	d1b3      	bne.n	80156a6 <tcp_fasttmr+0x1a>
    }
  }
}
 801573e:	bf00      	nop
 8015740:	bf00      	nop
 8015742:	3708      	adds	r7, #8
 8015744:	46bd      	mov	sp, r7
 8015746:	bd80      	pop	{r7, pc}
 8015748:	20067d8e 	.word	0x20067d8e
 801574c:	20067d84 	.word	0x20067d84
 8015750:	20067d8c 	.word	0x20067d8c

08015754 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8015754:	b590      	push	{r4, r7, lr}
 8015756:	b085      	sub	sp, #20
 8015758:	af00      	add	r7, sp, #0
 801575a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801575c:	687b      	ldr	r3, [r7, #4]
 801575e:	2b00      	cmp	r3, #0
 8015760:	d109      	bne.n	8015776 <tcp_process_refused_data+0x22>
 8015762:	4b37      	ldr	r3, [pc, #220]	@ (8015840 <tcp_process_refused_data+0xec>)
 8015764:	f240 6209 	movw	r2, #1545	@ 0x609
 8015768:	4936      	ldr	r1, [pc, #216]	@ (8015844 <tcp_process_refused_data+0xf0>)
 801576a:	4837      	ldr	r0, [pc, #220]	@ (8015848 <tcp_process_refused_data+0xf4>)
 801576c:	f009 fcfe 	bl	801f16c <iprintf>
 8015770:	f06f 030f 	mvn.w	r3, #15
 8015774:	e060      	b.n	8015838 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8015776:	687b      	ldr	r3, [r7, #4]
 8015778:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801577a:	7b5b      	ldrb	r3, [r3, #13]
 801577c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015782:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8015784:	687b      	ldr	r3, [r7, #4]
 8015786:	2200      	movs	r2, #0
 8015788:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801578a:	687b      	ldr	r3, [r7, #4]
 801578c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015790:	2b00      	cmp	r3, #0
 8015792:	d00b      	beq.n	80157ac <tcp_process_refused_data+0x58>
 8015794:	687b      	ldr	r3, [r7, #4]
 8015796:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801579a:	687b      	ldr	r3, [r7, #4]
 801579c:	6918      	ldr	r0, [r3, #16]
 801579e:	2300      	movs	r3, #0
 80157a0:	68ba      	ldr	r2, [r7, #8]
 80157a2:	6879      	ldr	r1, [r7, #4]
 80157a4:	47a0      	blx	r4
 80157a6:	4603      	mov	r3, r0
 80157a8:	73fb      	strb	r3, [r7, #15]
 80157aa:	e007      	b.n	80157bc <tcp_process_refused_data+0x68>
 80157ac:	2300      	movs	r3, #0
 80157ae:	68ba      	ldr	r2, [r7, #8]
 80157b0:	6879      	ldr	r1, [r7, #4]
 80157b2:	2000      	movs	r0, #0
 80157b4:	f000 f8a4 	bl	8015900 <tcp_recv_null>
 80157b8:	4603      	mov	r3, r0
 80157ba:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 80157bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80157c0:	2b00      	cmp	r3, #0
 80157c2:	d12a      	bne.n	801581a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 80157c4:	7bbb      	ldrb	r3, [r7, #14]
 80157c6:	f003 0320 	and.w	r3, r3, #32
 80157ca:	2b00      	cmp	r3, #0
 80157cc:	d033      	beq.n	8015836 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80157ce:	687b      	ldr	r3, [r7, #4]
 80157d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80157d2:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80157d6:	d005      	beq.n	80157e4 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 80157d8:	687b      	ldr	r3, [r7, #4]
 80157da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80157dc:	3301      	adds	r3, #1
 80157de:	b29a      	uxth	r2, r3
 80157e0:	687b      	ldr	r3, [r7, #4]
 80157e2:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 80157e4:	687b      	ldr	r3, [r7, #4]
 80157e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80157ea:	2b00      	cmp	r3, #0
 80157ec:	d00b      	beq.n	8015806 <tcp_process_refused_data+0xb2>
 80157ee:	687b      	ldr	r3, [r7, #4]
 80157f0:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80157f4:	687b      	ldr	r3, [r7, #4]
 80157f6:	6918      	ldr	r0, [r3, #16]
 80157f8:	2300      	movs	r3, #0
 80157fa:	2200      	movs	r2, #0
 80157fc:	6879      	ldr	r1, [r7, #4]
 80157fe:	47a0      	blx	r4
 8015800:	4603      	mov	r3, r0
 8015802:	73fb      	strb	r3, [r7, #15]
 8015804:	e001      	b.n	801580a <tcp_process_refused_data+0xb6>
 8015806:	2300      	movs	r3, #0
 8015808:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801580a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801580e:	f113 0f0d 	cmn.w	r3, #13
 8015812:	d110      	bne.n	8015836 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8015814:	f06f 030c 	mvn.w	r3, #12
 8015818:	e00e      	b.n	8015838 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 801581a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801581e:	f113 0f0d 	cmn.w	r3, #13
 8015822:	d102      	bne.n	801582a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8015824:	f06f 030c 	mvn.w	r3, #12
 8015828:	e006      	b.n	8015838 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801582a:	687b      	ldr	r3, [r7, #4]
 801582c:	68ba      	ldr	r2, [r7, #8]
 801582e:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 8015830:	f06f 0304 	mvn.w	r3, #4
 8015834:	e000      	b.n	8015838 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8015836:	2300      	movs	r3, #0
}
 8015838:	4618      	mov	r0, r3
 801583a:	3714      	adds	r7, #20
 801583c:	46bd      	mov	sp, r7
 801583e:	bd90      	pop	{r4, r7, pc}
 8015840:	080255d4 	.word	0x080255d4
 8015844:	08025ae4 	.word	0x08025ae4
 8015848:	08025618 	.word	0x08025618

0801584c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 801584c:	b580      	push	{r7, lr}
 801584e:	b084      	sub	sp, #16
 8015850:	af00      	add	r7, sp, #0
 8015852:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8015854:	e007      	b.n	8015866 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8015856:	687b      	ldr	r3, [r7, #4]
 8015858:	681b      	ldr	r3, [r3, #0]
 801585a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 801585c:	6878      	ldr	r0, [r7, #4]
 801585e:	f000 f80a 	bl	8015876 <tcp_seg_free>
    seg = next;
 8015862:	68fb      	ldr	r3, [r7, #12]
 8015864:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8015866:	687b      	ldr	r3, [r7, #4]
 8015868:	2b00      	cmp	r3, #0
 801586a:	d1f4      	bne.n	8015856 <tcp_segs_free+0xa>
  }
}
 801586c:	bf00      	nop
 801586e:	bf00      	nop
 8015870:	3710      	adds	r7, #16
 8015872:	46bd      	mov	sp, r7
 8015874:	bd80      	pop	{r7, pc}

08015876 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8015876:	b580      	push	{r7, lr}
 8015878:	b082      	sub	sp, #8
 801587a:	af00      	add	r7, sp, #0
 801587c:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 801587e:	687b      	ldr	r3, [r7, #4]
 8015880:	2b00      	cmp	r3, #0
 8015882:	d00c      	beq.n	801589e <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8015884:	687b      	ldr	r3, [r7, #4]
 8015886:	685b      	ldr	r3, [r3, #4]
 8015888:	2b00      	cmp	r3, #0
 801588a:	d004      	beq.n	8015896 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 801588c:	687b      	ldr	r3, [r7, #4]
 801588e:	685b      	ldr	r3, [r3, #4]
 8015890:	4618      	mov	r0, r3
 8015892:	f7fe f8c7 	bl	8013a24 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8015896:	6879      	ldr	r1, [r7, #4]
 8015898:	2003      	movs	r0, #3
 801589a:	f7fd fa1f 	bl	8012cdc <memp_free>
  }
}
 801589e:	bf00      	nop
 80158a0:	3708      	adds	r7, #8
 80158a2:	46bd      	mov	sp, r7
 80158a4:	bd80      	pop	{r7, pc}
	...

080158a8 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 80158a8:	b580      	push	{r7, lr}
 80158aa:	b084      	sub	sp, #16
 80158ac:	af00      	add	r7, sp, #0
 80158ae:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 80158b0:	687b      	ldr	r3, [r7, #4]
 80158b2:	2b00      	cmp	r3, #0
 80158b4:	d106      	bne.n	80158c4 <tcp_seg_copy+0x1c>
 80158b6:	4b0f      	ldr	r3, [pc, #60]	@ (80158f4 <tcp_seg_copy+0x4c>)
 80158b8:	f240 6282 	movw	r2, #1666	@ 0x682
 80158bc:	490e      	ldr	r1, [pc, #56]	@ (80158f8 <tcp_seg_copy+0x50>)
 80158be:	480f      	ldr	r0, [pc, #60]	@ (80158fc <tcp_seg_copy+0x54>)
 80158c0:	f009 fc54 	bl	801f16c <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 80158c4:	2003      	movs	r0, #3
 80158c6:	f7fd f993 	bl	8012bf0 <memp_malloc>
 80158ca:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 80158cc:	68fb      	ldr	r3, [r7, #12]
 80158ce:	2b00      	cmp	r3, #0
 80158d0:	d101      	bne.n	80158d6 <tcp_seg_copy+0x2e>
    return NULL;
 80158d2:	2300      	movs	r3, #0
 80158d4:	e00a      	b.n	80158ec <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 80158d6:	2210      	movs	r2, #16
 80158d8:	6879      	ldr	r1, [r7, #4]
 80158da:	68f8      	ldr	r0, [r7, #12]
 80158dc:	f00a f857 	bl	801f98e <memcpy>
  pbuf_ref(cseg->p);
 80158e0:	68fb      	ldr	r3, [r7, #12]
 80158e2:	685b      	ldr	r3, [r3, #4]
 80158e4:	4618      	mov	r0, r3
 80158e6:	f7fe f943 	bl	8013b70 <pbuf_ref>
  return cseg;
 80158ea:	68fb      	ldr	r3, [r7, #12]
}
 80158ec:	4618      	mov	r0, r3
 80158ee:	3710      	adds	r7, #16
 80158f0:	46bd      	mov	sp, r7
 80158f2:	bd80      	pop	{r7, pc}
 80158f4:	080255d4 	.word	0x080255d4
 80158f8:	08025b28 	.word	0x08025b28
 80158fc:	08025618 	.word	0x08025618

08015900 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8015900:	b580      	push	{r7, lr}
 8015902:	b084      	sub	sp, #16
 8015904:	af00      	add	r7, sp, #0
 8015906:	60f8      	str	r0, [r7, #12]
 8015908:	60b9      	str	r1, [r7, #8]
 801590a:	607a      	str	r2, [r7, #4]
 801590c:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801590e:	68bb      	ldr	r3, [r7, #8]
 8015910:	2b00      	cmp	r3, #0
 8015912:	d109      	bne.n	8015928 <tcp_recv_null+0x28>
 8015914:	4b12      	ldr	r3, [pc, #72]	@ (8015960 <tcp_recv_null+0x60>)
 8015916:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801591a:	4912      	ldr	r1, [pc, #72]	@ (8015964 <tcp_recv_null+0x64>)
 801591c:	4812      	ldr	r0, [pc, #72]	@ (8015968 <tcp_recv_null+0x68>)
 801591e:	f009 fc25 	bl	801f16c <iprintf>
 8015922:	f06f 030f 	mvn.w	r3, #15
 8015926:	e016      	b.n	8015956 <tcp_recv_null+0x56>

  if (p != NULL) {
 8015928:	687b      	ldr	r3, [r7, #4]
 801592a:	2b00      	cmp	r3, #0
 801592c:	d009      	beq.n	8015942 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	891b      	ldrh	r3, [r3, #8]
 8015932:	4619      	mov	r1, r3
 8015934:	68b8      	ldr	r0, [r7, #8]
 8015936:	f7ff f9b9 	bl	8014cac <tcp_recved>
    pbuf_free(p);
 801593a:	6878      	ldr	r0, [r7, #4]
 801593c:	f7fe f872 	bl	8013a24 <pbuf_free>
 8015940:	e008      	b.n	8015954 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8015942:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015946:	2b00      	cmp	r3, #0
 8015948:	d104      	bne.n	8015954 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 801594a:	68b8      	ldr	r0, [r7, #8]
 801594c:	f7fe fea0 	bl	8014690 <tcp_close>
 8015950:	4603      	mov	r3, r0
 8015952:	e000      	b.n	8015956 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8015954:	2300      	movs	r3, #0
}
 8015956:	4618      	mov	r0, r3
 8015958:	3710      	adds	r7, #16
 801595a:	46bd      	mov	sp, r7
 801595c:	bd80      	pop	{r7, pc}
 801595e:	bf00      	nop
 8015960:	080255d4 	.word	0x080255d4
 8015964:	08025b44 	.word	0x08025b44
 8015968:	08025618 	.word	0x08025618

0801596c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 801596c:	b580      	push	{r7, lr}
 801596e:	b086      	sub	sp, #24
 8015970:	af00      	add	r7, sp, #0
 8015972:	4603      	mov	r3, r0
 8015974:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8015976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801597a:	2b00      	cmp	r3, #0
 801597c:	db01      	blt.n	8015982 <tcp_kill_prio+0x16>
 801597e:	79fb      	ldrb	r3, [r7, #7]
 8015980:	e000      	b.n	8015984 <tcp_kill_prio+0x18>
 8015982:	237f      	movs	r3, #127	@ 0x7f
 8015984:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8015986:	7afb      	ldrb	r3, [r7, #11]
 8015988:	2b00      	cmp	r3, #0
 801598a:	d034      	beq.n	80159f6 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 801598c:	7afb      	ldrb	r3, [r7, #11]
 801598e:	3b01      	subs	r3, #1
 8015990:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8015992:	2300      	movs	r3, #0
 8015994:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015996:	2300      	movs	r3, #0
 8015998:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801599a:	4b19      	ldr	r3, [pc, #100]	@ (8015a00 <tcp_kill_prio+0x94>)
 801599c:	681b      	ldr	r3, [r3, #0]
 801599e:	617b      	str	r3, [r7, #20]
 80159a0:	e01f      	b.n	80159e2 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 80159a2:	697b      	ldr	r3, [r7, #20]
 80159a4:	7d5b      	ldrb	r3, [r3, #21]
 80159a6:	7afa      	ldrb	r2, [r7, #11]
 80159a8:	429a      	cmp	r2, r3
 80159aa:	d80c      	bhi.n	80159c6 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80159ac:	697b      	ldr	r3, [r7, #20]
 80159ae:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 80159b0:	7afa      	ldrb	r2, [r7, #11]
 80159b2:	429a      	cmp	r2, r3
 80159b4:	d112      	bne.n	80159dc <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80159b6:	4b13      	ldr	r3, [pc, #76]	@ (8015a04 <tcp_kill_prio+0x98>)
 80159b8:	681a      	ldr	r2, [r3, #0]
 80159ba:	697b      	ldr	r3, [r7, #20]
 80159bc:	6a1b      	ldr	r3, [r3, #32]
 80159be:	1ad3      	subs	r3, r2, r3
 80159c0:	68fa      	ldr	r2, [r7, #12]
 80159c2:	429a      	cmp	r2, r3
 80159c4:	d80a      	bhi.n	80159dc <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 80159c6:	4b0f      	ldr	r3, [pc, #60]	@ (8015a04 <tcp_kill_prio+0x98>)
 80159c8:	681a      	ldr	r2, [r3, #0]
 80159ca:	697b      	ldr	r3, [r7, #20]
 80159cc:	6a1b      	ldr	r3, [r3, #32]
 80159ce:	1ad3      	subs	r3, r2, r3
 80159d0:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 80159d2:	697b      	ldr	r3, [r7, #20]
 80159d4:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 80159d6:	697b      	ldr	r3, [r7, #20]
 80159d8:	7d5b      	ldrb	r3, [r3, #21]
 80159da:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80159dc:	697b      	ldr	r3, [r7, #20]
 80159de:	68db      	ldr	r3, [r3, #12]
 80159e0:	617b      	str	r3, [r7, #20]
 80159e2:	697b      	ldr	r3, [r7, #20]
 80159e4:	2b00      	cmp	r3, #0
 80159e6:	d1dc      	bne.n	80159a2 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 80159e8:	693b      	ldr	r3, [r7, #16]
 80159ea:	2b00      	cmp	r3, #0
 80159ec:	d004      	beq.n	80159f8 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80159ee:	6938      	ldr	r0, [r7, #16]
 80159f0:	f7fe ff94 	bl	801491c <tcp_abort>
 80159f4:	e000      	b.n	80159f8 <tcp_kill_prio+0x8c>
    return;
 80159f6:	bf00      	nop
  }
}
 80159f8:	3718      	adds	r7, #24
 80159fa:	46bd      	mov	sp, r7
 80159fc:	bd80      	pop	{r7, pc}
 80159fe:	bf00      	nop
 8015a00:	20067d84 	.word	0x20067d84
 8015a04:	20067d78 	.word	0x20067d78

08015a08 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8015a08:	b580      	push	{r7, lr}
 8015a0a:	b086      	sub	sp, #24
 8015a0c:	af00      	add	r7, sp, #0
 8015a0e:	4603      	mov	r3, r0
 8015a10:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8015a12:	79fb      	ldrb	r3, [r7, #7]
 8015a14:	2b08      	cmp	r3, #8
 8015a16:	d009      	beq.n	8015a2c <tcp_kill_state+0x24>
 8015a18:	79fb      	ldrb	r3, [r7, #7]
 8015a1a:	2b09      	cmp	r3, #9
 8015a1c:	d006      	beq.n	8015a2c <tcp_kill_state+0x24>
 8015a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8015a88 <tcp_kill_state+0x80>)
 8015a20:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8015a24:	4919      	ldr	r1, [pc, #100]	@ (8015a8c <tcp_kill_state+0x84>)
 8015a26:	481a      	ldr	r0, [pc, #104]	@ (8015a90 <tcp_kill_state+0x88>)
 8015a28:	f009 fba0 	bl	801f16c <iprintf>

  inactivity = 0;
 8015a2c:	2300      	movs	r3, #0
 8015a2e:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015a30:	2300      	movs	r3, #0
 8015a32:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015a34:	4b17      	ldr	r3, [pc, #92]	@ (8015a94 <tcp_kill_state+0x8c>)
 8015a36:	681b      	ldr	r3, [r3, #0]
 8015a38:	617b      	str	r3, [r7, #20]
 8015a3a:	e017      	b.n	8015a6c <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8015a3c:	697b      	ldr	r3, [r7, #20]
 8015a3e:	7d1b      	ldrb	r3, [r3, #20]
 8015a40:	79fa      	ldrb	r2, [r7, #7]
 8015a42:	429a      	cmp	r2, r3
 8015a44:	d10f      	bne.n	8015a66 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8015a46:	4b14      	ldr	r3, [pc, #80]	@ (8015a98 <tcp_kill_state+0x90>)
 8015a48:	681a      	ldr	r2, [r3, #0]
 8015a4a:	697b      	ldr	r3, [r7, #20]
 8015a4c:	6a1b      	ldr	r3, [r3, #32]
 8015a4e:	1ad3      	subs	r3, r2, r3
 8015a50:	68fa      	ldr	r2, [r7, #12]
 8015a52:	429a      	cmp	r2, r3
 8015a54:	d807      	bhi.n	8015a66 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8015a56:	4b10      	ldr	r3, [pc, #64]	@ (8015a98 <tcp_kill_state+0x90>)
 8015a58:	681a      	ldr	r2, [r3, #0]
 8015a5a:	697b      	ldr	r3, [r7, #20]
 8015a5c:	6a1b      	ldr	r3, [r3, #32]
 8015a5e:	1ad3      	subs	r3, r2, r3
 8015a60:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8015a62:	697b      	ldr	r3, [r7, #20]
 8015a64:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015a66:	697b      	ldr	r3, [r7, #20]
 8015a68:	68db      	ldr	r3, [r3, #12]
 8015a6a:	617b      	str	r3, [r7, #20]
 8015a6c:	697b      	ldr	r3, [r7, #20]
 8015a6e:	2b00      	cmp	r3, #0
 8015a70:	d1e4      	bne.n	8015a3c <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8015a72:	693b      	ldr	r3, [r7, #16]
 8015a74:	2b00      	cmp	r3, #0
 8015a76:	d003      	beq.n	8015a80 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8015a78:	2100      	movs	r1, #0
 8015a7a:	6938      	ldr	r0, [r7, #16]
 8015a7c:	f7fe fe90 	bl	80147a0 <tcp_abandon>
  }
}
 8015a80:	bf00      	nop
 8015a82:	3718      	adds	r7, #24
 8015a84:	46bd      	mov	sp, r7
 8015a86:	bd80      	pop	{r7, pc}
 8015a88:	080255d4 	.word	0x080255d4
 8015a8c:	08025b60 	.word	0x08025b60
 8015a90:	08025618 	.word	0x08025618
 8015a94:	20067d84 	.word	0x20067d84
 8015a98:	20067d78 	.word	0x20067d78

08015a9c <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8015a9c:	b580      	push	{r7, lr}
 8015a9e:	b084      	sub	sp, #16
 8015aa0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8015aa2:	2300      	movs	r3, #0
 8015aa4:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8015aa6:	2300      	movs	r3, #0
 8015aa8:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015aaa:	4b12      	ldr	r3, [pc, #72]	@ (8015af4 <tcp_kill_timewait+0x58>)
 8015aac:	681b      	ldr	r3, [r3, #0]
 8015aae:	60fb      	str	r3, [r7, #12]
 8015ab0:	e012      	b.n	8015ad8 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8015ab2:	4b11      	ldr	r3, [pc, #68]	@ (8015af8 <tcp_kill_timewait+0x5c>)
 8015ab4:	681a      	ldr	r2, [r3, #0]
 8015ab6:	68fb      	ldr	r3, [r7, #12]
 8015ab8:	6a1b      	ldr	r3, [r3, #32]
 8015aba:	1ad3      	subs	r3, r2, r3
 8015abc:	687a      	ldr	r2, [r7, #4]
 8015abe:	429a      	cmp	r2, r3
 8015ac0:	d807      	bhi.n	8015ad2 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8015ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8015af8 <tcp_kill_timewait+0x5c>)
 8015ac4:	681a      	ldr	r2, [r3, #0]
 8015ac6:	68fb      	ldr	r3, [r7, #12]
 8015ac8:	6a1b      	ldr	r3, [r3, #32]
 8015aca:	1ad3      	subs	r3, r2, r3
 8015acc:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8015ace:	68fb      	ldr	r3, [r7, #12]
 8015ad0:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015ad2:	68fb      	ldr	r3, [r7, #12]
 8015ad4:	68db      	ldr	r3, [r3, #12]
 8015ad6:	60fb      	str	r3, [r7, #12]
 8015ad8:	68fb      	ldr	r3, [r7, #12]
 8015ada:	2b00      	cmp	r3, #0
 8015adc:	d1e9      	bne.n	8015ab2 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8015ade:	68bb      	ldr	r3, [r7, #8]
 8015ae0:	2b00      	cmp	r3, #0
 8015ae2:	d002      	beq.n	8015aea <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8015ae4:	68b8      	ldr	r0, [r7, #8]
 8015ae6:	f7fe ff19 	bl	801491c <tcp_abort>
  }
}
 8015aea:	bf00      	nop
 8015aec:	3710      	adds	r7, #16
 8015aee:	46bd      	mov	sp, r7
 8015af0:	bd80      	pop	{r7, pc}
 8015af2:	bf00      	nop
 8015af4:	20067d88 	.word	0x20067d88
 8015af8:	20067d78 	.word	0x20067d78

08015afc <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8015afc:	b580      	push	{r7, lr}
 8015afe:	b082      	sub	sp, #8
 8015b00:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8015b02:	4b10      	ldr	r3, [pc, #64]	@ (8015b44 <tcp_handle_closepend+0x48>)
 8015b04:	681b      	ldr	r3, [r3, #0]
 8015b06:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8015b08:	e014      	b.n	8015b34 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8015b0a:	687b      	ldr	r3, [r7, #4]
 8015b0c:	68db      	ldr	r3, [r3, #12]
 8015b0e:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8015b10:	687b      	ldr	r3, [r7, #4]
 8015b12:	8b5b      	ldrh	r3, [r3, #26]
 8015b14:	f003 0308 	and.w	r3, r3, #8
 8015b18:	2b00      	cmp	r3, #0
 8015b1a:	d009      	beq.n	8015b30 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8015b1c:	687b      	ldr	r3, [r7, #4]
 8015b1e:	8b5b      	ldrh	r3, [r3, #26]
 8015b20:	f023 0308 	bic.w	r3, r3, #8
 8015b24:	b29a      	uxth	r2, r3
 8015b26:	687b      	ldr	r3, [r7, #4]
 8015b28:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8015b2a:	6878      	ldr	r0, [r7, #4]
 8015b2c:	f7fe fd46 	bl	80145bc <tcp_close_shutdown_fin>
    }
    pcb = next;
 8015b30:	683b      	ldr	r3, [r7, #0]
 8015b32:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	2b00      	cmp	r3, #0
 8015b38:	d1e7      	bne.n	8015b0a <tcp_handle_closepend+0xe>
  }
}
 8015b3a:	bf00      	nop
 8015b3c:	bf00      	nop
 8015b3e:	3708      	adds	r7, #8
 8015b40:	46bd      	mov	sp, r7
 8015b42:	bd80      	pop	{r7, pc}
 8015b44:	20067d84 	.word	0x20067d84

08015b48 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8015b48:	b580      	push	{r7, lr}
 8015b4a:	b084      	sub	sp, #16
 8015b4c:	af00      	add	r7, sp, #0
 8015b4e:	4603      	mov	r3, r0
 8015b50:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015b52:	2001      	movs	r0, #1
 8015b54:	f7fd f84c 	bl	8012bf0 <memp_malloc>
 8015b58:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8015b5a:	68fb      	ldr	r3, [r7, #12]
 8015b5c:	2b00      	cmp	r3, #0
 8015b5e:	d126      	bne.n	8015bae <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8015b60:	f7ff ffcc 	bl	8015afc <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8015b64:	f7ff ff9a 	bl	8015a9c <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015b68:	2001      	movs	r0, #1
 8015b6a:	f7fd f841 	bl	8012bf0 <memp_malloc>
 8015b6e:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8015b70:	68fb      	ldr	r3, [r7, #12]
 8015b72:	2b00      	cmp	r3, #0
 8015b74:	d11b      	bne.n	8015bae <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8015b76:	2009      	movs	r0, #9
 8015b78:	f7ff ff46 	bl	8015a08 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015b7c:	2001      	movs	r0, #1
 8015b7e:	f7fd f837 	bl	8012bf0 <memp_malloc>
 8015b82:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8015b84:	68fb      	ldr	r3, [r7, #12]
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d111      	bne.n	8015bae <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8015b8a:	2008      	movs	r0, #8
 8015b8c:	f7ff ff3c 	bl	8015a08 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015b90:	2001      	movs	r0, #1
 8015b92:	f7fd f82d 	bl	8012bf0 <memp_malloc>
 8015b96:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8015b98:	68fb      	ldr	r3, [r7, #12]
 8015b9a:	2b00      	cmp	r3, #0
 8015b9c:	d107      	bne.n	8015bae <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8015b9e:	79fb      	ldrb	r3, [r7, #7]
 8015ba0:	4618      	mov	r0, r3
 8015ba2:	f7ff fee3 	bl	801596c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015ba6:	2001      	movs	r0, #1
 8015ba8:	f7fd f822 	bl	8012bf0 <memp_malloc>
 8015bac:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8015bae:	68fb      	ldr	r3, [r7, #12]
 8015bb0:	2b00      	cmp	r3, #0
 8015bb2:	d03f      	beq.n	8015c34 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8015bb4:	229c      	movs	r2, #156	@ 0x9c
 8015bb6:	2100      	movs	r1, #0
 8015bb8:	68f8      	ldr	r0, [r7, #12]
 8015bba:	f009 fd0b 	bl	801f5d4 <memset>
    pcb->prio = prio;
 8015bbe:	68fb      	ldr	r3, [r7, #12]
 8015bc0:	79fa      	ldrb	r2, [r7, #7]
 8015bc2:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8015bc4:	68fb      	ldr	r3, [r7, #12]
 8015bc6:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8015bca:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8015bce:	68fb      	ldr	r3, [r7, #12]
 8015bd0:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8015bd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8015bd6:	68fb      	ldr	r3, [r7, #12]
 8015bd8:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8015bda:	68fb      	ldr	r3, [r7, #12]
 8015bdc:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8015bde:	68fb      	ldr	r3, [r7, #12]
 8015be0:	22ff      	movs	r2, #255	@ 0xff
 8015be2:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8015be4:	68fb      	ldr	r3, [r7, #12]
 8015be6:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8015bea:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8015bec:	68fb      	ldr	r3, [r7, #12]
 8015bee:	2206      	movs	r2, #6
 8015bf0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8015bf4:	68fb      	ldr	r3, [r7, #12]
 8015bf6:	2206      	movs	r2, #6
 8015bf8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8015bfa:	68fb      	ldr	r3, [r7, #12]
 8015bfc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015c00:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8015c02:	68fb      	ldr	r3, [r7, #12]
 8015c04:	2201      	movs	r2, #1
 8015c06:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 8015c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8015c40 <tcp_alloc+0xf8>)
 8015c0c:	681a      	ldr	r2, [r3, #0]
 8015c0e:	68fb      	ldr	r3, [r7, #12]
 8015c10:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8015c12:	4b0c      	ldr	r3, [pc, #48]	@ (8015c44 <tcp_alloc+0xfc>)
 8015c14:	781a      	ldrb	r2, [r3, #0]
 8015c16:	68fb      	ldr	r3, [r7, #12]
 8015c18:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8015c1a:	68fb      	ldr	r3, [r7, #12]
 8015c1c:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8015c20:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8015c24:	68fb      	ldr	r3, [r7, #12]
 8015c26:	4a08      	ldr	r2, [pc, #32]	@ (8015c48 <tcp_alloc+0x100>)
 8015c28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8015c2c:	68fb      	ldr	r3, [r7, #12]
 8015c2e:	4a07      	ldr	r2, [pc, #28]	@ (8015c4c <tcp_alloc+0x104>)
 8015c30:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8015c34:	68fb      	ldr	r3, [r7, #12]
}
 8015c36:	4618      	mov	r0, r3
 8015c38:	3710      	adds	r7, #16
 8015c3a:	46bd      	mov	sp, r7
 8015c3c:	bd80      	pop	{r7, pc}
 8015c3e:	bf00      	nop
 8015c40:	20067d78 	.word	0x20067d78
 8015c44:	20067d8e 	.word	0x20067d8e
 8015c48:	08015901 	.word	0x08015901
 8015c4c:	006ddd00 	.word	0x006ddd00

08015c50 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8015c50:	b580      	push	{r7, lr}
 8015c52:	b084      	sub	sp, #16
 8015c54:	af00      	add	r7, sp, #0
 8015c56:	4603      	mov	r3, r0
 8015c58:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8015c5a:	2040      	movs	r0, #64	@ 0x40
 8015c5c:	f7ff ff74 	bl	8015b48 <tcp_alloc>
 8015c60:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8015c62:	68fb      	ldr	r3, [r7, #12]
}
 8015c64:	4618      	mov	r0, r3
 8015c66:	3710      	adds	r7, #16
 8015c68:	46bd      	mov	sp, r7
 8015c6a:	bd80      	pop	{r7, pc}

08015c6c <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8015c6c:	b480      	push	{r7}
 8015c6e:	b083      	sub	sp, #12
 8015c70:	af00      	add	r7, sp, #0
 8015c72:	6078      	str	r0, [r7, #4]
 8015c74:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8015c76:	687b      	ldr	r3, [r7, #4]
 8015c78:	2b00      	cmp	r3, #0
 8015c7a:	d002      	beq.n	8015c82 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8015c7c:	687b      	ldr	r3, [r7, #4]
 8015c7e:	683a      	ldr	r2, [r7, #0]
 8015c80:	611a      	str	r2, [r3, #16]
  }
}
 8015c82:	bf00      	nop
 8015c84:	370c      	adds	r7, #12
 8015c86:	46bd      	mov	sp, r7
 8015c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c8c:	4770      	bx	lr
	...

08015c90 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8015c90:	b580      	push	{r7, lr}
 8015c92:	b082      	sub	sp, #8
 8015c94:	af00      	add	r7, sp, #0
 8015c96:	6078      	str	r0, [r7, #4]
 8015c98:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	2b00      	cmp	r3, #0
 8015c9e:	d00e      	beq.n	8015cbe <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8015ca0:	687b      	ldr	r3, [r7, #4]
 8015ca2:	7d1b      	ldrb	r3, [r3, #20]
 8015ca4:	2b01      	cmp	r3, #1
 8015ca6:	d106      	bne.n	8015cb6 <tcp_recv+0x26>
 8015ca8:	4b07      	ldr	r3, [pc, #28]	@ (8015cc8 <tcp_recv+0x38>)
 8015caa:	f240 72df 	movw	r2, #2015	@ 0x7df
 8015cae:	4907      	ldr	r1, [pc, #28]	@ (8015ccc <tcp_recv+0x3c>)
 8015cb0:	4807      	ldr	r0, [pc, #28]	@ (8015cd0 <tcp_recv+0x40>)
 8015cb2:	f009 fa5b 	bl	801f16c <iprintf>
    pcb->recv = recv;
 8015cb6:	687b      	ldr	r3, [r7, #4]
 8015cb8:	683a      	ldr	r2, [r7, #0]
 8015cba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 8015cbe:	bf00      	nop
 8015cc0:	3708      	adds	r7, #8
 8015cc2:	46bd      	mov	sp, r7
 8015cc4:	bd80      	pop	{r7, pc}
 8015cc6:	bf00      	nop
 8015cc8:	080255d4 	.word	0x080255d4
 8015ccc:	08025b70 	.word	0x08025b70
 8015cd0:	08025618 	.word	0x08025618

08015cd4 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8015cd4:	b580      	push	{r7, lr}
 8015cd6:	b082      	sub	sp, #8
 8015cd8:	af00      	add	r7, sp, #0
 8015cda:	6078      	str	r0, [r7, #4]
 8015cdc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8015cde:	687b      	ldr	r3, [r7, #4]
 8015ce0:	2b00      	cmp	r3, #0
 8015ce2:	d00e      	beq.n	8015d02 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8015ce4:	687b      	ldr	r3, [r7, #4]
 8015ce6:	7d1b      	ldrb	r3, [r3, #20]
 8015ce8:	2b01      	cmp	r3, #1
 8015cea:	d106      	bne.n	8015cfa <tcp_sent+0x26>
 8015cec:	4b07      	ldr	r3, [pc, #28]	@ (8015d0c <tcp_sent+0x38>)
 8015cee:	f240 72f3 	movw	r2, #2035	@ 0x7f3
 8015cf2:	4907      	ldr	r1, [pc, #28]	@ (8015d10 <tcp_sent+0x3c>)
 8015cf4:	4807      	ldr	r0, [pc, #28]	@ (8015d14 <tcp_sent+0x40>)
 8015cf6:	f009 fa39 	bl	801f16c <iprintf>
    pcb->sent = sent;
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	683a      	ldr	r2, [r7, #0]
 8015cfe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }
}
 8015d02:	bf00      	nop
 8015d04:	3708      	adds	r7, #8
 8015d06:	46bd      	mov	sp, r7
 8015d08:	bd80      	pop	{r7, pc}
 8015d0a:	bf00      	nop
 8015d0c:	080255d4 	.word	0x080255d4
 8015d10:	08025b98 	.word	0x08025b98
 8015d14:	08025618 	.word	0x08025618

08015d18 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8015d18:	b580      	push	{r7, lr}
 8015d1a:	b082      	sub	sp, #8
 8015d1c:	af00      	add	r7, sp, #0
 8015d1e:	6078      	str	r0, [r7, #4]
 8015d20:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8015d22:	687b      	ldr	r3, [r7, #4]
 8015d24:	2b00      	cmp	r3, #0
 8015d26:	d00e      	beq.n	8015d46 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8015d28:	687b      	ldr	r3, [r7, #4]
 8015d2a:	7d1b      	ldrb	r3, [r3, #20]
 8015d2c:	2b01      	cmp	r3, #1
 8015d2e:	d106      	bne.n	8015d3e <tcp_err+0x26>
 8015d30:	4b07      	ldr	r3, [pc, #28]	@ (8015d50 <tcp_err+0x38>)
 8015d32:	f640 020d 	movw	r2, #2061	@ 0x80d
 8015d36:	4907      	ldr	r1, [pc, #28]	@ (8015d54 <tcp_err+0x3c>)
 8015d38:	4807      	ldr	r0, [pc, #28]	@ (8015d58 <tcp_err+0x40>)
 8015d3a:	f009 fa17 	bl	801f16c <iprintf>
    pcb->errf = err;
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	683a      	ldr	r2, [r7, #0]
 8015d42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }
}
 8015d46:	bf00      	nop
 8015d48:	3708      	adds	r7, #8
 8015d4a:	46bd      	mov	sp, r7
 8015d4c:	bd80      	pop	{r7, pc}
 8015d4e:	bf00      	nop
 8015d50:	080255d4 	.word	0x080255d4
 8015d54:	08025bc0 	.word	0x08025bc0
 8015d58:	08025618 	.word	0x08025618

08015d5c <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8015d5c:	b480      	push	{r7}
 8015d5e:	b085      	sub	sp, #20
 8015d60:	af00      	add	r7, sp, #0
 8015d62:	6078      	str	r0, [r7, #4]
 8015d64:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8015d66:	687b      	ldr	r3, [r7, #4]
 8015d68:	2b00      	cmp	r3, #0
 8015d6a:	d008      	beq.n	8015d7e <tcp_accept+0x22>
 8015d6c:	687b      	ldr	r3, [r7, #4]
 8015d6e:	7d1b      	ldrb	r3, [r3, #20]
 8015d70:	2b01      	cmp	r3, #1
 8015d72:	d104      	bne.n	8015d7e <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8015d74:	687b      	ldr	r3, [r7, #4]
 8015d76:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8015d78:	68fb      	ldr	r3, [r7, #12]
 8015d7a:	683a      	ldr	r2, [r7, #0]
 8015d7c:	619a      	str	r2, [r3, #24]
  }
}
 8015d7e:	bf00      	nop
 8015d80:	3714      	adds	r7, #20
 8015d82:	46bd      	mov	sp, r7
 8015d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d88:	4770      	bx	lr
	...

08015d8c <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8015d8c:	b580      	push	{r7, lr}
 8015d8e:	b084      	sub	sp, #16
 8015d90:	af00      	add	r7, sp, #0
 8015d92:	60f8      	str	r0, [r7, #12]
 8015d94:	60b9      	str	r1, [r7, #8]
 8015d96:	4613      	mov	r3, r2
 8015d98:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8015d9a:	68fb      	ldr	r3, [r7, #12]
 8015d9c:	2b00      	cmp	r3, #0
 8015d9e:	d107      	bne.n	8015db0 <tcp_poll+0x24>
 8015da0:	4b0e      	ldr	r3, [pc, #56]	@ (8015ddc <tcp_poll+0x50>)
 8015da2:	f640 023d 	movw	r2, #2109	@ 0x83d
 8015da6:	490e      	ldr	r1, [pc, #56]	@ (8015de0 <tcp_poll+0x54>)
 8015da8:	480e      	ldr	r0, [pc, #56]	@ (8015de4 <tcp_poll+0x58>)
 8015daa:	f009 f9df 	bl	801f16c <iprintf>
 8015dae:	e011      	b.n	8015dd4 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8015db0:	68fb      	ldr	r3, [r7, #12]
 8015db2:	7d1b      	ldrb	r3, [r3, #20]
 8015db4:	2b01      	cmp	r3, #1
 8015db6:	d106      	bne.n	8015dc6 <tcp_poll+0x3a>
 8015db8:	4b08      	ldr	r3, [pc, #32]	@ (8015ddc <tcp_poll+0x50>)
 8015dba:	f640 023e 	movw	r2, #2110	@ 0x83e
 8015dbe:	490a      	ldr	r1, [pc, #40]	@ (8015de8 <tcp_poll+0x5c>)
 8015dc0:	4808      	ldr	r0, [pc, #32]	@ (8015de4 <tcp_poll+0x58>)
 8015dc2:	f009 f9d3 	bl	801f16c <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8015dc6:	68fb      	ldr	r3, [r7, #12]
 8015dc8:	68ba      	ldr	r2, [r7, #8]
 8015dca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8015dce:	68fb      	ldr	r3, [r7, #12]
 8015dd0:	79fa      	ldrb	r2, [r7, #7]
 8015dd2:	775a      	strb	r2, [r3, #29]
}
 8015dd4:	3710      	adds	r7, #16
 8015dd6:	46bd      	mov	sp, r7
 8015dd8:	bd80      	pop	{r7, pc}
 8015dda:	bf00      	nop
 8015ddc:	080255d4 	.word	0x080255d4
 8015de0:	08025be8 	.word	0x08025be8
 8015de4:	08025618 	.word	0x08025618
 8015de8:	08025c00 	.word	0x08025c00

08015dec <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8015dec:	b580      	push	{r7, lr}
 8015dee:	b082      	sub	sp, #8
 8015df0:	af00      	add	r7, sp, #0
 8015df2:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8015df4:	687b      	ldr	r3, [r7, #4]
 8015df6:	2b00      	cmp	r3, #0
 8015df8:	d107      	bne.n	8015e0a <tcp_pcb_purge+0x1e>
 8015dfa:	4b21      	ldr	r3, [pc, #132]	@ (8015e80 <tcp_pcb_purge+0x94>)
 8015dfc:	f640 0251 	movw	r2, #2129	@ 0x851
 8015e00:	4920      	ldr	r1, [pc, #128]	@ (8015e84 <tcp_pcb_purge+0x98>)
 8015e02:	4821      	ldr	r0, [pc, #132]	@ (8015e88 <tcp_pcb_purge+0x9c>)
 8015e04:	f009 f9b2 	bl	801f16c <iprintf>
 8015e08:	e037      	b.n	8015e7a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8015e0a:	687b      	ldr	r3, [r7, #4]
 8015e0c:	7d1b      	ldrb	r3, [r3, #20]
 8015e0e:	2b00      	cmp	r3, #0
 8015e10:	d033      	beq.n	8015e7a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8015e16:	2b0a      	cmp	r3, #10
 8015e18:	d02f      	beq.n	8015e7a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8015e1a:	687b      	ldr	r3, [r7, #4]
 8015e1c:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8015e1e:	2b01      	cmp	r3, #1
 8015e20:	d02b      	beq.n	8015e7a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015e26:	2b00      	cmp	r3, #0
 8015e28:	d007      	beq.n	8015e3a <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015e2e:	4618      	mov	r0, r3
 8015e30:	f7fd fdf8 	bl	8013a24 <pbuf_free>
      pcb->refused_data = NULL;
 8015e34:	687b      	ldr	r3, [r7, #4]
 8015e36:	2200      	movs	r2, #0
 8015e38:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015e3e:	2b00      	cmp	r3, #0
 8015e40:	d002      	beq.n	8015e48 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8015e42:	6878      	ldr	r0, [r7, #4]
 8015e44:	f000 f986 	bl	8016154 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015e4e:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8015e50:	687b      	ldr	r3, [r7, #4]
 8015e52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015e54:	4618      	mov	r0, r3
 8015e56:	f7ff fcf9 	bl	801584c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8015e5a:	687b      	ldr	r3, [r7, #4]
 8015e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015e5e:	4618      	mov	r0, r3
 8015e60:	f7ff fcf4 	bl	801584c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8015e64:	687b      	ldr	r3, [r7, #4]
 8015e66:	2200      	movs	r2, #0
 8015e68:	66da      	str	r2, [r3, #108]	@ 0x6c
 8015e6a:	687b      	ldr	r3, [r7, #4]
 8015e6c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8015e6e:	687b      	ldr	r3, [r7, #4]
 8015e70:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8015e72:	687b      	ldr	r3, [r7, #4]
 8015e74:	2200      	movs	r2, #0
 8015e76:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8015e7a:	3708      	adds	r7, #8
 8015e7c:	46bd      	mov	sp, r7
 8015e7e:	bd80      	pop	{r7, pc}
 8015e80:	080255d4 	.word	0x080255d4
 8015e84:	08025c20 	.word	0x08025c20
 8015e88:	08025618 	.word	0x08025618

08015e8c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8015e8c:	b580      	push	{r7, lr}
 8015e8e:	b084      	sub	sp, #16
 8015e90:	af00      	add	r7, sp, #0
 8015e92:	6078      	str	r0, [r7, #4]
 8015e94:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8015e96:	683b      	ldr	r3, [r7, #0]
 8015e98:	2b00      	cmp	r3, #0
 8015e9a:	d106      	bne.n	8015eaa <tcp_pcb_remove+0x1e>
 8015e9c:	4b3e      	ldr	r3, [pc, #248]	@ (8015f98 <tcp_pcb_remove+0x10c>)
 8015e9e:	f640 0283 	movw	r2, #2179	@ 0x883
 8015ea2:	493e      	ldr	r1, [pc, #248]	@ (8015f9c <tcp_pcb_remove+0x110>)
 8015ea4:	483e      	ldr	r0, [pc, #248]	@ (8015fa0 <tcp_pcb_remove+0x114>)
 8015ea6:	f009 f961 	bl	801f16c <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8015eaa:	687b      	ldr	r3, [r7, #4]
 8015eac:	2b00      	cmp	r3, #0
 8015eae:	d106      	bne.n	8015ebe <tcp_pcb_remove+0x32>
 8015eb0:	4b39      	ldr	r3, [pc, #228]	@ (8015f98 <tcp_pcb_remove+0x10c>)
 8015eb2:	f640 0284 	movw	r2, #2180	@ 0x884
 8015eb6:	493b      	ldr	r1, [pc, #236]	@ (8015fa4 <tcp_pcb_remove+0x118>)
 8015eb8:	4839      	ldr	r0, [pc, #228]	@ (8015fa0 <tcp_pcb_remove+0x114>)
 8015eba:	f009 f957 	bl	801f16c <iprintf>

  TCP_RMV(pcblist, pcb);
 8015ebe:	687b      	ldr	r3, [r7, #4]
 8015ec0:	681b      	ldr	r3, [r3, #0]
 8015ec2:	683a      	ldr	r2, [r7, #0]
 8015ec4:	429a      	cmp	r2, r3
 8015ec6:	d105      	bne.n	8015ed4 <tcp_pcb_remove+0x48>
 8015ec8:	687b      	ldr	r3, [r7, #4]
 8015eca:	681b      	ldr	r3, [r3, #0]
 8015ecc:	68da      	ldr	r2, [r3, #12]
 8015ece:	687b      	ldr	r3, [r7, #4]
 8015ed0:	601a      	str	r2, [r3, #0]
 8015ed2:	e013      	b.n	8015efc <tcp_pcb_remove+0x70>
 8015ed4:	687b      	ldr	r3, [r7, #4]
 8015ed6:	681b      	ldr	r3, [r3, #0]
 8015ed8:	60fb      	str	r3, [r7, #12]
 8015eda:	e00c      	b.n	8015ef6 <tcp_pcb_remove+0x6a>
 8015edc:	68fb      	ldr	r3, [r7, #12]
 8015ede:	68db      	ldr	r3, [r3, #12]
 8015ee0:	683a      	ldr	r2, [r7, #0]
 8015ee2:	429a      	cmp	r2, r3
 8015ee4:	d104      	bne.n	8015ef0 <tcp_pcb_remove+0x64>
 8015ee6:	683b      	ldr	r3, [r7, #0]
 8015ee8:	68da      	ldr	r2, [r3, #12]
 8015eea:	68fb      	ldr	r3, [r7, #12]
 8015eec:	60da      	str	r2, [r3, #12]
 8015eee:	e005      	b.n	8015efc <tcp_pcb_remove+0x70>
 8015ef0:	68fb      	ldr	r3, [r7, #12]
 8015ef2:	68db      	ldr	r3, [r3, #12]
 8015ef4:	60fb      	str	r3, [r7, #12]
 8015ef6:	68fb      	ldr	r3, [r7, #12]
 8015ef8:	2b00      	cmp	r3, #0
 8015efa:	d1ef      	bne.n	8015edc <tcp_pcb_remove+0x50>
 8015efc:	683b      	ldr	r3, [r7, #0]
 8015efe:	2200      	movs	r2, #0
 8015f00:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8015f02:	6838      	ldr	r0, [r7, #0]
 8015f04:	f7ff ff72 	bl	8015dec <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8015f08:	683b      	ldr	r3, [r7, #0]
 8015f0a:	7d1b      	ldrb	r3, [r3, #20]
 8015f0c:	2b0a      	cmp	r3, #10
 8015f0e:	d013      	beq.n	8015f38 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8015f10:	683b      	ldr	r3, [r7, #0]
 8015f12:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8015f14:	2b01      	cmp	r3, #1
 8015f16:	d00f      	beq.n	8015f38 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8015f18:	683b      	ldr	r3, [r7, #0]
 8015f1a:	8b5b      	ldrh	r3, [r3, #26]
 8015f1c:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8015f20:	2b00      	cmp	r3, #0
 8015f22:	d009      	beq.n	8015f38 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8015f24:	683b      	ldr	r3, [r7, #0]
 8015f26:	8b5b      	ldrh	r3, [r3, #26]
 8015f28:	f043 0302 	orr.w	r3, r3, #2
 8015f2c:	b29a      	uxth	r2, r3
 8015f2e:	683b      	ldr	r3, [r7, #0]
 8015f30:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8015f32:	6838      	ldr	r0, [r7, #0]
 8015f34:	f003 fbc0 	bl	80196b8 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8015f38:	683b      	ldr	r3, [r7, #0]
 8015f3a:	7d1b      	ldrb	r3, [r3, #20]
 8015f3c:	2b01      	cmp	r3, #1
 8015f3e:	d020      	beq.n	8015f82 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8015f40:	683b      	ldr	r3, [r7, #0]
 8015f42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015f44:	2b00      	cmp	r3, #0
 8015f46:	d006      	beq.n	8015f56 <tcp_pcb_remove+0xca>
 8015f48:	4b13      	ldr	r3, [pc, #76]	@ (8015f98 <tcp_pcb_remove+0x10c>)
 8015f4a:	f640 0293 	movw	r2, #2195	@ 0x893
 8015f4e:	4916      	ldr	r1, [pc, #88]	@ (8015fa8 <tcp_pcb_remove+0x11c>)
 8015f50:	4813      	ldr	r0, [pc, #76]	@ (8015fa0 <tcp_pcb_remove+0x114>)
 8015f52:	f009 f90b 	bl	801f16c <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8015f56:	683b      	ldr	r3, [r7, #0]
 8015f58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015f5a:	2b00      	cmp	r3, #0
 8015f5c:	d006      	beq.n	8015f6c <tcp_pcb_remove+0xe0>
 8015f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8015f98 <tcp_pcb_remove+0x10c>)
 8015f60:	f640 0294 	movw	r2, #2196	@ 0x894
 8015f64:	4911      	ldr	r1, [pc, #68]	@ (8015fac <tcp_pcb_remove+0x120>)
 8015f66:	480e      	ldr	r0, [pc, #56]	@ (8015fa0 <tcp_pcb_remove+0x114>)
 8015f68:	f009 f900 	bl	801f16c <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8015f6c:	683b      	ldr	r3, [r7, #0]
 8015f6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015f70:	2b00      	cmp	r3, #0
 8015f72:	d006      	beq.n	8015f82 <tcp_pcb_remove+0xf6>
 8015f74:	4b08      	ldr	r3, [pc, #32]	@ (8015f98 <tcp_pcb_remove+0x10c>)
 8015f76:	f640 0296 	movw	r2, #2198	@ 0x896
 8015f7a:	490d      	ldr	r1, [pc, #52]	@ (8015fb0 <tcp_pcb_remove+0x124>)
 8015f7c:	4808      	ldr	r0, [pc, #32]	@ (8015fa0 <tcp_pcb_remove+0x114>)
 8015f7e:	f009 f8f5 	bl	801f16c <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8015f82:	683b      	ldr	r3, [r7, #0]
 8015f84:	2200      	movs	r2, #0
 8015f86:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8015f88:	683b      	ldr	r3, [r7, #0]
 8015f8a:	2200      	movs	r2, #0
 8015f8c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8015f8e:	bf00      	nop
 8015f90:	3710      	adds	r7, #16
 8015f92:	46bd      	mov	sp, r7
 8015f94:	bd80      	pop	{r7, pc}
 8015f96:	bf00      	nop
 8015f98:	080255d4 	.word	0x080255d4
 8015f9c:	08025c3c 	.word	0x08025c3c
 8015fa0:	08025618 	.word	0x08025618
 8015fa4:	08025c58 	.word	0x08025c58
 8015fa8:	08025c78 	.word	0x08025c78
 8015fac:	08025c90 	.word	0x08025c90
 8015fb0:	08025cac 	.word	0x08025cac

08015fb4 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8015fb4:	b580      	push	{r7, lr}
 8015fb6:	b082      	sub	sp, #8
 8015fb8:	af00      	add	r7, sp, #0
 8015fba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8015fbc:	687b      	ldr	r3, [r7, #4]
 8015fbe:	2b00      	cmp	r3, #0
 8015fc0:	d106      	bne.n	8015fd0 <tcp_next_iss+0x1c>
 8015fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8015fec <tcp_next_iss+0x38>)
 8015fc4:	f640 02af 	movw	r2, #2223	@ 0x8af
 8015fc8:	4909      	ldr	r1, [pc, #36]	@ (8015ff0 <tcp_next_iss+0x3c>)
 8015fca:	480a      	ldr	r0, [pc, #40]	@ (8015ff4 <tcp_next_iss+0x40>)
 8015fcc:	f009 f8ce 	bl	801f16c <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8015fd0:	4b09      	ldr	r3, [pc, #36]	@ (8015ff8 <tcp_next_iss+0x44>)
 8015fd2:	681a      	ldr	r2, [r3, #0]
 8015fd4:	4b09      	ldr	r3, [pc, #36]	@ (8015ffc <tcp_next_iss+0x48>)
 8015fd6:	681b      	ldr	r3, [r3, #0]
 8015fd8:	4413      	add	r3, r2
 8015fda:	4a07      	ldr	r2, [pc, #28]	@ (8015ff8 <tcp_next_iss+0x44>)
 8015fdc:	6013      	str	r3, [r2, #0]
  return iss;
 8015fde:	4b06      	ldr	r3, [pc, #24]	@ (8015ff8 <tcp_next_iss+0x44>)
 8015fe0:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8015fe2:	4618      	mov	r0, r3
 8015fe4:	3708      	adds	r7, #8
 8015fe6:	46bd      	mov	sp, r7
 8015fe8:	bd80      	pop	{r7, pc}
 8015fea:	bf00      	nop
 8015fec:	080255d4 	.word	0x080255d4
 8015ff0:	08025cc4 	.word	0x08025cc4
 8015ff4:	08025618 	.word	0x08025618
 8015ff8:	20000038 	.word	0x20000038
 8015ffc:	20067d78 	.word	0x20067d78

08016000 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8016000:	b580      	push	{r7, lr}
 8016002:	b086      	sub	sp, #24
 8016004:	af00      	add	r7, sp, #0
 8016006:	4603      	mov	r3, r0
 8016008:	60b9      	str	r1, [r7, #8]
 801600a:	607a      	str	r2, [r7, #4]
 801600c:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801600e:	687b      	ldr	r3, [r7, #4]
 8016010:	2b00      	cmp	r3, #0
 8016012:	d106      	bne.n	8016022 <tcp_eff_send_mss_netif+0x22>
 8016014:	4b14      	ldr	r3, [pc, #80]	@ (8016068 <tcp_eff_send_mss_netif+0x68>)
 8016016:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 801601a:	4914      	ldr	r1, [pc, #80]	@ (801606c <tcp_eff_send_mss_netif+0x6c>)
 801601c:	4814      	ldr	r0, [pc, #80]	@ (8016070 <tcp_eff_send_mss_netif+0x70>)
 801601e:	f009 f8a5 	bl	801f16c <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8016022:	68bb      	ldr	r3, [r7, #8]
 8016024:	2b00      	cmp	r3, #0
 8016026:	d101      	bne.n	801602c <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8016028:	89fb      	ldrh	r3, [r7, #14]
 801602a:	e019      	b.n	8016060 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 801602c:	68bb      	ldr	r3, [r7, #8]
 801602e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8016030:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8016032:	8afb      	ldrh	r3, [r7, #22]
 8016034:	2b00      	cmp	r3, #0
 8016036:	d012      	beq.n	801605e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8016038:	2328      	movs	r3, #40	@ 0x28
 801603a:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801603c:	8afa      	ldrh	r2, [r7, #22]
 801603e:	8abb      	ldrh	r3, [r7, #20]
 8016040:	429a      	cmp	r2, r3
 8016042:	d904      	bls.n	801604e <tcp_eff_send_mss_netif+0x4e>
 8016044:	8afa      	ldrh	r2, [r7, #22]
 8016046:	8abb      	ldrh	r3, [r7, #20]
 8016048:	1ad3      	subs	r3, r2, r3
 801604a:	b29b      	uxth	r3, r3
 801604c:	e000      	b.n	8016050 <tcp_eff_send_mss_netif+0x50>
 801604e:	2300      	movs	r3, #0
 8016050:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8016052:	8a7a      	ldrh	r2, [r7, #18]
 8016054:	89fb      	ldrh	r3, [r7, #14]
 8016056:	4293      	cmp	r3, r2
 8016058:	bf28      	it	cs
 801605a:	4613      	movcs	r3, r2
 801605c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801605e:	89fb      	ldrh	r3, [r7, #14]
}
 8016060:	4618      	mov	r0, r3
 8016062:	3718      	adds	r7, #24
 8016064:	46bd      	mov	sp, r7
 8016066:	bd80      	pop	{r7, pc}
 8016068:	080255d4 	.word	0x080255d4
 801606c:	08025ce0 	.word	0x08025ce0
 8016070:	08025618 	.word	0x08025618

08016074 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8016074:	b580      	push	{r7, lr}
 8016076:	b084      	sub	sp, #16
 8016078:	af00      	add	r7, sp, #0
 801607a:	6078      	str	r0, [r7, #4]
 801607c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801607e:	683b      	ldr	r3, [r7, #0]
 8016080:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8016082:	687b      	ldr	r3, [r7, #4]
 8016084:	2b00      	cmp	r3, #0
 8016086:	d119      	bne.n	80160bc <tcp_netif_ip_addr_changed_pcblist+0x48>
 8016088:	4b10      	ldr	r3, [pc, #64]	@ (80160cc <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801608a:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 801608e:	4910      	ldr	r1, [pc, #64]	@ (80160d0 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8016090:	4810      	ldr	r0, [pc, #64]	@ (80160d4 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8016092:	f009 f86b 	bl	801f16c <iprintf>

  while (pcb != NULL) {
 8016096:	e011      	b.n	80160bc <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8016098:	68fb      	ldr	r3, [r7, #12]
 801609a:	681a      	ldr	r2, [r3, #0]
 801609c:	687b      	ldr	r3, [r7, #4]
 801609e:	681b      	ldr	r3, [r3, #0]
 80160a0:	429a      	cmp	r2, r3
 80160a2:	d108      	bne.n	80160b6 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80160a4:	68fb      	ldr	r3, [r7, #12]
 80160a6:	68db      	ldr	r3, [r3, #12]
 80160a8:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80160aa:	68f8      	ldr	r0, [r7, #12]
 80160ac:	f7fe fc36 	bl	801491c <tcp_abort>
      pcb = next;
 80160b0:	68bb      	ldr	r3, [r7, #8]
 80160b2:	60fb      	str	r3, [r7, #12]
 80160b4:	e002      	b.n	80160bc <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80160b6:	68fb      	ldr	r3, [r7, #12]
 80160b8:	68db      	ldr	r3, [r3, #12]
 80160ba:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80160bc:	68fb      	ldr	r3, [r7, #12]
 80160be:	2b00      	cmp	r3, #0
 80160c0:	d1ea      	bne.n	8016098 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80160c2:	bf00      	nop
 80160c4:	bf00      	nop
 80160c6:	3710      	adds	r7, #16
 80160c8:	46bd      	mov	sp, r7
 80160ca:	bd80      	pop	{r7, pc}
 80160cc:	080255d4 	.word	0x080255d4
 80160d0:	08025d08 	.word	0x08025d08
 80160d4:	08025618 	.word	0x08025618

080160d8 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80160d8:	b580      	push	{r7, lr}
 80160da:	b084      	sub	sp, #16
 80160dc:	af00      	add	r7, sp, #0
 80160de:	6078      	str	r0, [r7, #4]
 80160e0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80160e2:	687b      	ldr	r3, [r7, #4]
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	d02a      	beq.n	801613e <tcp_netif_ip_addr_changed+0x66>
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	681b      	ldr	r3, [r3, #0]
 80160ec:	2b00      	cmp	r3, #0
 80160ee:	d026      	beq.n	801613e <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80160f0:	4b15      	ldr	r3, [pc, #84]	@ (8016148 <tcp_netif_ip_addr_changed+0x70>)
 80160f2:	681b      	ldr	r3, [r3, #0]
 80160f4:	4619      	mov	r1, r3
 80160f6:	6878      	ldr	r0, [r7, #4]
 80160f8:	f7ff ffbc 	bl	8016074 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80160fc:	4b13      	ldr	r3, [pc, #76]	@ (801614c <tcp_netif_ip_addr_changed+0x74>)
 80160fe:	681b      	ldr	r3, [r3, #0]
 8016100:	4619      	mov	r1, r3
 8016102:	6878      	ldr	r0, [r7, #4]
 8016104:	f7ff ffb6 	bl	8016074 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8016108:	683b      	ldr	r3, [r7, #0]
 801610a:	2b00      	cmp	r3, #0
 801610c:	d017      	beq.n	801613e <tcp_netif_ip_addr_changed+0x66>
 801610e:	683b      	ldr	r3, [r7, #0]
 8016110:	681b      	ldr	r3, [r3, #0]
 8016112:	2b00      	cmp	r3, #0
 8016114:	d013      	beq.n	801613e <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016116:	4b0e      	ldr	r3, [pc, #56]	@ (8016150 <tcp_netif_ip_addr_changed+0x78>)
 8016118:	681b      	ldr	r3, [r3, #0]
 801611a:	60fb      	str	r3, [r7, #12]
 801611c:	e00c      	b.n	8016138 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801611e:	68fb      	ldr	r3, [r7, #12]
 8016120:	681a      	ldr	r2, [r3, #0]
 8016122:	687b      	ldr	r3, [r7, #4]
 8016124:	681b      	ldr	r3, [r3, #0]
 8016126:	429a      	cmp	r2, r3
 8016128:	d103      	bne.n	8016132 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801612a:	683b      	ldr	r3, [r7, #0]
 801612c:	681a      	ldr	r2, [r3, #0]
 801612e:	68fb      	ldr	r3, [r7, #12]
 8016130:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016132:	68fb      	ldr	r3, [r7, #12]
 8016134:	68db      	ldr	r3, [r3, #12]
 8016136:	60fb      	str	r3, [r7, #12]
 8016138:	68fb      	ldr	r3, [r7, #12]
 801613a:	2b00      	cmp	r3, #0
 801613c:	d1ef      	bne.n	801611e <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801613e:	bf00      	nop
 8016140:	3710      	adds	r7, #16
 8016142:	46bd      	mov	sp, r7
 8016144:	bd80      	pop	{r7, pc}
 8016146:	bf00      	nop
 8016148:	20067d84 	.word	0x20067d84
 801614c:	20067d7c 	.word	0x20067d7c
 8016150:	20067d80 	.word	0x20067d80

08016154 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8016154:	b580      	push	{r7, lr}
 8016156:	b082      	sub	sp, #8
 8016158:	af00      	add	r7, sp, #0
 801615a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 801615c:	687b      	ldr	r3, [r7, #4]
 801615e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016160:	2b00      	cmp	r3, #0
 8016162:	d007      	beq.n	8016174 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8016164:	687b      	ldr	r3, [r7, #4]
 8016166:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016168:	4618      	mov	r0, r3
 801616a:	f7ff fb6f 	bl	801584c <tcp_segs_free>
    pcb->ooseq = NULL;
 801616e:	687b      	ldr	r3, [r7, #4]
 8016170:	2200      	movs	r2, #0
 8016172:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8016174:	bf00      	nop
 8016176:	3708      	adds	r7, #8
 8016178:	46bd      	mov	sp, r7
 801617a:	bd80      	pop	{r7, pc}

0801617c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 801617c:	b590      	push	{r4, r7, lr}
 801617e:	b08d      	sub	sp, #52	@ 0x34
 8016180:	af04      	add	r7, sp, #16
 8016182:	6078      	str	r0, [r7, #4]
 8016184:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8016186:	687b      	ldr	r3, [r7, #4]
 8016188:	2b00      	cmp	r3, #0
 801618a:	d105      	bne.n	8016198 <tcp_input+0x1c>
 801618c:	4b9b      	ldr	r3, [pc, #620]	@ (80163fc <tcp_input+0x280>)
 801618e:	2283      	movs	r2, #131	@ 0x83
 8016190:	499b      	ldr	r1, [pc, #620]	@ (8016400 <tcp_input+0x284>)
 8016192:	489c      	ldr	r0, [pc, #624]	@ (8016404 <tcp_input+0x288>)
 8016194:	f008 ffea 	bl	801f16c <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8016198:	687b      	ldr	r3, [r7, #4]
 801619a:	685b      	ldr	r3, [r3, #4]
 801619c:	4a9a      	ldr	r2, [pc, #616]	@ (8016408 <tcp_input+0x28c>)
 801619e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80161a0:	687b      	ldr	r3, [r7, #4]
 80161a2:	895b      	ldrh	r3, [r3, #10]
 80161a4:	2b13      	cmp	r3, #19
 80161a6:	f240 83d1 	bls.w	801694c <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80161aa:	4b98      	ldr	r3, [pc, #608]	@ (801640c <tcp_input+0x290>)
 80161ac:	695b      	ldr	r3, [r3, #20]
 80161ae:	4a97      	ldr	r2, [pc, #604]	@ (801640c <tcp_input+0x290>)
 80161b0:	6812      	ldr	r2, [r2, #0]
 80161b2:	4611      	mov	r1, r2
 80161b4:	4618      	mov	r0, r3
 80161b6:	f006 fd31 	bl	801cc1c <ip4_addr_isbroadcast_u32>
 80161ba:	4603      	mov	r3, r0
 80161bc:	2b00      	cmp	r3, #0
 80161be:	f040 83c7 	bne.w	8016950 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80161c2:	4b92      	ldr	r3, [pc, #584]	@ (801640c <tcp_input+0x290>)
 80161c4:	695b      	ldr	r3, [r3, #20]
 80161c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80161ca:	2be0      	cmp	r3, #224	@ 0xe0
 80161cc:	f000 83c0 	beq.w	8016950 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80161d0:	4b8d      	ldr	r3, [pc, #564]	@ (8016408 <tcp_input+0x28c>)
 80161d2:	681b      	ldr	r3, [r3, #0]
 80161d4:	899b      	ldrh	r3, [r3, #12]
 80161d6:	b29b      	uxth	r3, r3
 80161d8:	4618      	mov	r0, r3
 80161da:	f7fb f849 	bl	8011270 <lwip_htons>
 80161de:	4603      	mov	r3, r0
 80161e0:	0b1b      	lsrs	r3, r3, #12
 80161e2:	b29b      	uxth	r3, r3
 80161e4:	b2db      	uxtb	r3, r3
 80161e6:	009b      	lsls	r3, r3, #2
 80161e8:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80161ea:	7cbb      	ldrb	r3, [r7, #18]
 80161ec:	2b13      	cmp	r3, #19
 80161ee:	f240 83b1 	bls.w	8016954 <tcp_input+0x7d8>
 80161f2:	7cbb      	ldrb	r3, [r7, #18]
 80161f4:	b29a      	uxth	r2, r3
 80161f6:	687b      	ldr	r3, [r7, #4]
 80161f8:	891b      	ldrh	r3, [r3, #8]
 80161fa:	429a      	cmp	r2, r3
 80161fc:	f200 83aa 	bhi.w	8016954 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8016200:	7cbb      	ldrb	r3, [r7, #18]
 8016202:	b29b      	uxth	r3, r3
 8016204:	3b14      	subs	r3, #20
 8016206:	b29a      	uxth	r2, r3
 8016208:	4b81      	ldr	r3, [pc, #516]	@ (8016410 <tcp_input+0x294>)
 801620a:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 801620c:	4b81      	ldr	r3, [pc, #516]	@ (8016414 <tcp_input+0x298>)
 801620e:	2200      	movs	r2, #0
 8016210:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8016212:	687b      	ldr	r3, [r7, #4]
 8016214:	895a      	ldrh	r2, [r3, #10]
 8016216:	7cbb      	ldrb	r3, [r7, #18]
 8016218:	b29b      	uxth	r3, r3
 801621a:	429a      	cmp	r2, r3
 801621c:	d309      	bcc.n	8016232 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801621e:	4b7c      	ldr	r3, [pc, #496]	@ (8016410 <tcp_input+0x294>)
 8016220:	881a      	ldrh	r2, [r3, #0]
 8016222:	4b7d      	ldr	r3, [pc, #500]	@ (8016418 <tcp_input+0x29c>)
 8016224:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8016226:	7cbb      	ldrb	r3, [r7, #18]
 8016228:	4619      	mov	r1, r3
 801622a:	6878      	ldr	r0, [r7, #4]
 801622c:	f7fd fb74 	bl	8013918 <pbuf_remove_header>
 8016230:	e04e      	b.n	80162d0 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8016232:	687b      	ldr	r3, [r7, #4]
 8016234:	681b      	ldr	r3, [r3, #0]
 8016236:	2b00      	cmp	r3, #0
 8016238:	d105      	bne.n	8016246 <tcp_input+0xca>
 801623a:	4b70      	ldr	r3, [pc, #448]	@ (80163fc <tcp_input+0x280>)
 801623c:	22c2      	movs	r2, #194	@ 0xc2
 801623e:	4977      	ldr	r1, [pc, #476]	@ (801641c <tcp_input+0x2a0>)
 8016240:	4870      	ldr	r0, [pc, #448]	@ (8016404 <tcp_input+0x288>)
 8016242:	f008 ff93 	bl	801f16c <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8016246:	2114      	movs	r1, #20
 8016248:	6878      	ldr	r0, [r7, #4]
 801624a:	f7fd fb65 	bl	8013918 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801624e:	687b      	ldr	r3, [r7, #4]
 8016250:	895a      	ldrh	r2, [r3, #10]
 8016252:	4b71      	ldr	r3, [pc, #452]	@ (8016418 <tcp_input+0x29c>)
 8016254:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8016256:	4b6e      	ldr	r3, [pc, #440]	@ (8016410 <tcp_input+0x294>)
 8016258:	881a      	ldrh	r2, [r3, #0]
 801625a:	4b6f      	ldr	r3, [pc, #444]	@ (8016418 <tcp_input+0x29c>)
 801625c:	881b      	ldrh	r3, [r3, #0]
 801625e:	1ad3      	subs	r3, r2, r3
 8016260:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8016262:	4b6d      	ldr	r3, [pc, #436]	@ (8016418 <tcp_input+0x29c>)
 8016264:	881b      	ldrh	r3, [r3, #0]
 8016266:	4619      	mov	r1, r3
 8016268:	6878      	ldr	r0, [r7, #4]
 801626a:	f7fd fb55 	bl	8013918 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801626e:	687b      	ldr	r3, [r7, #4]
 8016270:	681b      	ldr	r3, [r3, #0]
 8016272:	895b      	ldrh	r3, [r3, #10]
 8016274:	8a3a      	ldrh	r2, [r7, #16]
 8016276:	429a      	cmp	r2, r3
 8016278:	f200 836e 	bhi.w	8016958 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801627c:	687b      	ldr	r3, [r7, #4]
 801627e:	681b      	ldr	r3, [r3, #0]
 8016280:	685b      	ldr	r3, [r3, #4]
 8016282:	4a64      	ldr	r2, [pc, #400]	@ (8016414 <tcp_input+0x298>)
 8016284:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8016286:	687b      	ldr	r3, [r7, #4]
 8016288:	681b      	ldr	r3, [r3, #0]
 801628a:	8a3a      	ldrh	r2, [r7, #16]
 801628c:	4611      	mov	r1, r2
 801628e:	4618      	mov	r0, r3
 8016290:	f7fd fb42 	bl	8013918 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	891a      	ldrh	r2, [r3, #8]
 8016298:	8a3b      	ldrh	r3, [r7, #16]
 801629a:	1ad3      	subs	r3, r2, r3
 801629c:	b29a      	uxth	r2, r3
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80162a2:	687b      	ldr	r3, [r7, #4]
 80162a4:	895b      	ldrh	r3, [r3, #10]
 80162a6:	2b00      	cmp	r3, #0
 80162a8:	d005      	beq.n	80162b6 <tcp_input+0x13a>
 80162aa:	4b54      	ldr	r3, [pc, #336]	@ (80163fc <tcp_input+0x280>)
 80162ac:	22df      	movs	r2, #223	@ 0xdf
 80162ae:	495c      	ldr	r1, [pc, #368]	@ (8016420 <tcp_input+0x2a4>)
 80162b0:	4854      	ldr	r0, [pc, #336]	@ (8016404 <tcp_input+0x288>)
 80162b2:	f008 ff5b 	bl	801f16c <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80162b6:	687b      	ldr	r3, [r7, #4]
 80162b8:	891a      	ldrh	r2, [r3, #8]
 80162ba:	687b      	ldr	r3, [r7, #4]
 80162bc:	681b      	ldr	r3, [r3, #0]
 80162be:	891b      	ldrh	r3, [r3, #8]
 80162c0:	429a      	cmp	r2, r3
 80162c2:	d005      	beq.n	80162d0 <tcp_input+0x154>
 80162c4:	4b4d      	ldr	r3, [pc, #308]	@ (80163fc <tcp_input+0x280>)
 80162c6:	22e0      	movs	r2, #224	@ 0xe0
 80162c8:	4956      	ldr	r1, [pc, #344]	@ (8016424 <tcp_input+0x2a8>)
 80162ca:	484e      	ldr	r0, [pc, #312]	@ (8016404 <tcp_input+0x288>)
 80162cc:	f008 ff4e 	bl	801f16c <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80162d0:	4b4d      	ldr	r3, [pc, #308]	@ (8016408 <tcp_input+0x28c>)
 80162d2:	681b      	ldr	r3, [r3, #0]
 80162d4:	881b      	ldrh	r3, [r3, #0]
 80162d6:	b29b      	uxth	r3, r3
 80162d8:	4a4b      	ldr	r2, [pc, #300]	@ (8016408 <tcp_input+0x28c>)
 80162da:	6814      	ldr	r4, [r2, #0]
 80162dc:	4618      	mov	r0, r3
 80162de:	f7fa ffc7 	bl	8011270 <lwip_htons>
 80162e2:	4603      	mov	r3, r0
 80162e4:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80162e6:	4b48      	ldr	r3, [pc, #288]	@ (8016408 <tcp_input+0x28c>)
 80162e8:	681b      	ldr	r3, [r3, #0]
 80162ea:	885b      	ldrh	r3, [r3, #2]
 80162ec:	b29b      	uxth	r3, r3
 80162ee:	4a46      	ldr	r2, [pc, #280]	@ (8016408 <tcp_input+0x28c>)
 80162f0:	6814      	ldr	r4, [r2, #0]
 80162f2:	4618      	mov	r0, r3
 80162f4:	f7fa ffbc 	bl	8011270 <lwip_htons>
 80162f8:	4603      	mov	r3, r0
 80162fa:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80162fc:	4b42      	ldr	r3, [pc, #264]	@ (8016408 <tcp_input+0x28c>)
 80162fe:	681b      	ldr	r3, [r3, #0]
 8016300:	685b      	ldr	r3, [r3, #4]
 8016302:	4a41      	ldr	r2, [pc, #260]	@ (8016408 <tcp_input+0x28c>)
 8016304:	6814      	ldr	r4, [r2, #0]
 8016306:	4618      	mov	r0, r3
 8016308:	f7fa ffc8 	bl	801129c <lwip_htonl>
 801630c:	4603      	mov	r3, r0
 801630e:	6063      	str	r3, [r4, #4]
 8016310:	6863      	ldr	r3, [r4, #4]
 8016312:	4a45      	ldr	r2, [pc, #276]	@ (8016428 <tcp_input+0x2ac>)
 8016314:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8016316:	4b3c      	ldr	r3, [pc, #240]	@ (8016408 <tcp_input+0x28c>)
 8016318:	681b      	ldr	r3, [r3, #0]
 801631a:	689b      	ldr	r3, [r3, #8]
 801631c:	4a3a      	ldr	r2, [pc, #232]	@ (8016408 <tcp_input+0x28c>)
 801631e:	6814      	ldr	r4, [r2, #0]
 8016320:	4618      	mov	r0, r3
 8016322:	f7fa ffbb 	bl	801129c <lwip_htonl>
 8016326:	4603      	mov	r3, r0
 8016328:	60a3      	str	r3, [r4, #8]
 801632a:	68a3      	ldr	r3, [r4, #8]
 801632c:	4a3f      	ldr	r2, [pc, #252]	@ (801642c <tcp_input+0x2b0>)
 801632e:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8016330:	4b35      	ldr	r3, [pc, #212]	@ (8016408 <tcp_input+0x28c>)
 8016332:	681b      	ldr	r3, [r3, #0]
 8016334:	89db      	ldrh	r3, [r3, #14]
 8016336:	b29b      	uxth	r3, r3
 8016338:	4a33      	ldr	r2, [pc, #204]	@ (8016408 <tcp_input+0x28c>)
 801633a:	6814      	ldr	r4, [r2, #0]
 801633c:	4618      	mov	r0, r3
 801633e:	f7fa ff97 	bl	8011270 <lwip_htons>
 8016342:	4603      	mov	r3, r0
 8016344:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8016346:	4b30      	ldr	r3, [pc, #192]	@ (8016408 <tcp_input+0x28c>)
 8016348:	681b      	ldr	r3, [r3, #0]
 801634a:	899b      	ldrh	r3, [r3, #12]
 801634c:	b29b      	uxth	r3, r3
 801634e:	4618      	mov	r0, r3
 8016350:	f7fa ff8e 	bl	8011270 <lwip_htons>
 8016354:	4603      	mov	r3, r0
 8016356:	b2db      	uxtb	r3, r3
 8016358:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801635c:	b2da      	uxtb	r2, r3
 801635e:	4b34      	ldr	r3, [pc, #208]	@ (8016430 <tcp_input+0x2b4>)
 8016360:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8016362:	687b      	ldr	r3, [r7, #4]
 8016364:	891a      	ldrh	r2, [r3, #8]
 8016366:	4b33      	ldr	r3, [pc, #204]	@ (8016434 <tcp_input+0x2b8>)
 8016368:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801636a:	4b31      	ldr	r3, [pc, #196]	@ (8016430 <tcp_input+0x2b4>)
 801636c:	781b      	ldrb	r3, [r3, #0]
 801636e:	f003 0303 	and.w	r3, r3, #3
 8016372:	2b00      	cmp	r3, #0
 8016374:	d00c      	beq.n	8016390 <tcp_input+0x214>
    tcplen++;
 8016376:	4b2f      	ldr	r3, [pc, #188]	@ (8016434 <tcp_input+0x2b8>)
 8016378:	881b      	ldrh	r3, [r3, #0]
 801637a:	3301      	adds	r3, #1
 801637c:	b29a      	uxth	r2, r3
 801637e:	4b2d      	ldr	r3, [pc, #180]	@ (8016434 <tcp_input+0x2b8>)
 8016380:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8016382:	687b      	ldr	r3, [r7, #4]
 8016384:	891a      	ldrh	r2, [r3, #8]
 8016386:	4b2b      	ldr	r3, [pc, #172]	@ (8016434 <tcp_input+0x2b8>)
 8016388:	881b      	ldrh	r3, [r3, #0]
 801638a:	429a      	cmp	r2, r3
 801638c:	f200 82e6 	bhi.w	801695c <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8016390:	2300      	movs	r3, #0
 8016392:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016394:	4b28      	ldr	r3, [pc, #160]	@ (8016438 <tcp_input+0x2bc>)
 8016396:	681b      	ldr	r3, [r3, #0]
 8016398:	61fb      	str	r3, [r7, #28]
 801639a:	e09d      	b.n	80164d8 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801639c:	69fb      	ldr	r3, [r7, #28]
 801639e:	7d1b      	ldrb	r3, [r3, #20]
 80163a0:	2b00      	cmp	r3, #0
 80163a2:	d105      	bne.n	80163b0 <tcp_input+0x234>
 80163a4:	4b15      	ldr	r3, [pc, #84]	@ (80163fc <tcp_input+0x280>)
 80163a6:	22fb      	movs	r2, #251	@ 0xfb
 80163a8:	4924      	ldr	r1, [pc, #144]	@ (801643c <tcp_input+0x2c0>)
 80163aa:	4816      	ldr	r0, [pc, #88]	@ (8016404 <tcp_input+0x288>)
 80163ac:	f008 fede 	bl	801f16c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80163b0:	69fb      	ldr	r3, [r7, #28]
 80163b2:	7d1b      	ldrb	r3, [r3, #20]
 80163b4:	2b0a      	cmp	r3, #10
 80163b6:	d105      	bne.n	80163c4 <tcp_input+0x248>
 80163b8:	4b10      	ldr	r3, [pc, #64]	@ (80163fc <tcp_input+0x280>)
 80163ba:	22fc      	movs	r2, #252	@ 0xfc
 80163bc:	4920      	ldr	r1, [pc, #128]	@ (8016440 <tcp_input+0x2c4>)
 80163be:	4811      	ldr	r0, [pc, #68]	@ (8016404 <tcp_input+0x288>)
 80163c0:	f008 fed4 	bl	801f16c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80163c4:	69fb      	ldr	r3, [r7, #28]
 80163c6:	7d1b      	ldrb	r3, [r3, #20]
 80163c8:	2b01      	cmp	r3, #1
 80163ca:	d105      	bne.n	80163d8 <tcp_input+0x25c>
 80163cc:	4b0b      	ldr	r3, [pc, #44]	@ (80163fc <tcp_input+0x280>)
 80163ce:	22fd      	movs	r2, #253	@ 0xfd
 80163d0:	491c      	ldr	r1, [pc, #112]	@ (8016444 <tcp_input+0x2c8>)
 80163d2:	480c      	ldr	r0, [pc, #48]	@ (8016404 <tcp_input+0x288>)
 80163d4:	f008 feca 	bl	801f16c <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80163d8:	69fb      	ldr	r3, [r7, #28]
 80163da:	7a1b      	ldrb	r3, [r3, #8]
 80163dc:	2b00      	cmp	r3, #0
 80163de:	d033      	beq.n	8016448 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80163e0:	69fb      	ldr	r3, [r7, #28]
 80163e2:	7a1a      	ldrb	r2, [r3, #8]
 80163e4:	4b09      	ldr	r3, [pc, #36]	@ (801640c <tcp_input+0x290>)
 80163e6:	685b      	ldr	r3, [r3, #4]
 80163e8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80163ec:	3301      	adds	r3, #1
 80163ee:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80163f0:	429a      	cmp	r2, r3
 80163f2:	d029      	beq.n	8016448 <tcp_input+0x2cc>
      prev = pcb;
 80163f4:	69fb      	ldr	r3, [r7, #28]
 80163f6:	61bb      	str	r3, [r7, #24]
      continue;
 80163f8:	e06b      	b.n	80164d2 <tcp_input+0x356>
 80163fa:	bf00      	nop
 80163fc:	08025d3c 	.word	0x08025d3c
 8016400:	08025d70 	.word	0x08025d70
 8016404:	08025d88 	.word	0x08025d88
 8016408:	20067da0 	.word	0x20067da0
 801640c:	20064b1c 	.word	0x20064b1c
 8016410:	20067da4 	.word	0x20067da4
 8016414:	20067da8 	.word	0x20067da8
 8016418:	20067da6 	.word	0x20067da6
 801641c:	08025db0 	.word	0x08025db0
 8016420:	08025dc0 	.word	0x08025dc0
 8016424:	08025dcc 	.word	0x08025dcc
 8016428:	20067db0 	.word	0x20067db0
 801642c:	20067db4 	.word	0x20067db4
 8016430:	20067dbc 	.word	0x20067dbc
 8016434:	20067dba 	.word	0x20067dba
 8016438:	20067d84 	.word	0x20067d84
 801643c:	08025dec 	.word	0x08025dec
 8016440:	08025e14 	.word	0x08025e14
 8016444:	08025e40 	.word	0x08025e40
    }

    if (pcb->remote_port == tcphdr->src &&
 8016448:	69fb      	ldr	r3, [r7, #28]
 801644a:	8b1a      	ldrh	r2, [r3, #24]
 801644c:	4b72      	ldr	r3, [pc, #456]	@ (8016618 <tcp_input+0x49c>)
 801644e:	681b      	ldr	r3, [r3, #0]
 8016450:	881b      	ldrh	r3, [r3, #0]
 8016452:	b29b      	uxth	r3, r3
 8016454:	429a      	cmp	r2, r3
 8016456:	d13a      	bne.n	80164ce <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8016458:	69fb      	ldr	r3, [r7, #28]
 801645a:	8ada      	ldrh	r2, [r3, #22]
 801645c:	4b6e      	ldr	r3, [pc, #440]	@ (8016618 <tcp_input+0x49c>)
 801645e:	681b      	ldr	r3, [r3, #0]
 8016460:	885b      	ldrh	r3, [r3, #2]
 8016462:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8016464:	429a      	cmp	r2, r3
 8016466:	d132      	bne.n	80164ce <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016468:	69fb      	ldr	r3, [r7, #28]
 801646a:	685a      	ldr	r2, [r3, #4]
 801646c:	4b6b      	ldr	r3, [pc, #428]	@ (801661c <tcp_input+0x4a0>)
 801646e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8016470:	429a      	cmp	r2, r3
 8016472:	d12c      	bne.n	80164ce <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016474:	69fb      	ldr	r3, [r7, #28]
 8016476:	681a      	ldr	r2, [r3, #0]
 8016478:	4b68      	ldr	r3, [pc, #416]	@ (801661c <tcp_input+0x4a0>)
 801647a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801647c:	429a      	cmp	r2, r3
 801647e:	d126      	bne.n	80164ce <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8016480:	69fb      	ldr	r3, [r7, #28]
 8016482:	68db      	ldr	r3, [r3, #12]
 8016484:	69fa      	ldr	r2, [r7, #28]
 8016486:	429a      	cmp	r2, r3
 8016488:	d106      	bne.n	8016498 <tcp_input+0x31c>
 801648a:	4b65      	ldr	r3, [pc, #404]	@ (8016620 <tcp_input+0x4a4>)
 801648c:	f240 120d 	movw	r2, #269	@ 0x10d
 8016490:	4964      	ldr	r1, [pc, #400]	@ (8016624 <tcp_input+0x4a8>)
 8016492:	4865      	ldr	r0, [pc, #404]	@ (8016628 <tcp_input+0x4ac>)
 8016494:	f008 fe6a 	bl	801f16c <iprintf>
      if (prev != NULL) {
 8016498:	69bb      	ldr	r3, [r7, #24]
 801649a:	2b00      	cmp	r3, #0
 801649c:	d00a      	beq.n	80164b4 <tcp_input+0x338>
        prev->next = pcb->next;
 801649e:	69fb      	ldr	r3, [r7, #28]
 80164a0:	68da      	ldr	r2, [r3, #12]
 80164a2:	69bb      	ldr	r3, [r7, #24]
 80164a4:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80164a6:	4b61      	ldr	r3, [pc, #388]	@ (801662c <tcp_input+0x4b0>)
 80164a8:	681a      	ldr	r2, [r3, #0]
 80164aa:	69fb      	ldr	r3, [r7, #28]
 80164ac:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80164ae:	4a5f      	ldr	r2, [pc, #380]	@ (801662c <tcp_input+0x4b0>)
 80164b0:	69fb      	ldr	r3, [r7, #28]
 80164b2:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80164b4:	69fb      	ldr	r3, [r7, #28]
 80164b6:	68db      	ldr	r3, [r3, #12]
 80164b8:	69fa      	ldr	r2, [r7, #28]
 80164ba:	429a      	cmp	r2, r3
 80164bc:	d111      	bne.n	80164e2 <tcp_input+0x366>
 80164be:	4b58      	ldr	r3, [pc, #352]	@ (8016620 <tcp_input+0x4a4>)
 80164c0:	f240 1215 	movw	r2, #277	@ 0x115
 80164c4:	495a      	ldr	r1, [pc, #360]	@ (8016630 <tcp_input+0x4b4>)
 80164c6:	4858      	ldr	r0, [pc, #352]	@ (8016628 <tcp_input+0x4ac>)
 80164c8:	f008 fe50 	bl	801f16c <iprintf>
      break;
 80164cc:	e009      	b.n	80164e2 <tcp_input+0x366>
    }
    prev = pcb;
 80164ce:	69fb      	ldr	r3, [r7, #28]
 80164d0:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80164d2:	69fb      	ldr	r3, [r7, #28]
 80164d4:	68db      	ldr	r3, [r3, #12]
 80164d6:	61fb      	str	r3, [r7, #28]
 80164d8:	69fb      	ldr	r3, [r7, #28]
 80164da:	2b00      	cmp	r3, #0
 80164dc:	f47f af5e 	bne.w	801639c <tcp_input+0x220>
 80164e0:	e000      	b.n	80164e4 <tcp_input+0x368>
      break;
 80164e2:	bf00      	nop
  }

  if (pcb == NULL) {
 80164e4:	69fb      	ldr	r3, [r7, #28]
 80164e6:	2b00      	cmp	r3, #0
 80164e8:	f040 80aa 	bne.w	8016640 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80164ec:	4b51      	ldr	r3, [pc, #324]	@ (8016634 <tcp_input+0x4b8>)
 80164ee:	681b      	ldr	r3, [r3, #0]
 80164f0:	61fb      	str	r3, [r7, #28]
 80164f2:	e03f      	b.n	8016574 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80164f4:	69fb      	ldr	r3, [r7, #28]
 80164f6:	7d1b      	ldrb	r3, [r3, #20]
 80164f8:	2b0a      	cmp	r3, #10
 80164fa:	d006      	beq.n	801650a <tcp_input+0x38e>
 80164fc:	4b48      	ldr	r3, [pc, #288]	@ (8016620 <tcp_input+0x4a4>)
 80164fe:	f240 121f 	movw	r2, #287	@ 0x11f
 8016502:	494d      	ldr	r1, [pc, #308]	@ (8016638 <tcp_input+0x4bc>)
 8016504:	4848      	ldr	r0, [pc, #288]	@ (8016628 <tcp_input+0x4ac>)
 8016506:	f008 fe31 	bl	801f16c <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801650a:	69fb      	ldr	r3, [r7, #28]
 801650c:	7a1b      	ldrb	r3, [r3, #8]
 801650e:	2b00      	cmp	r3, #0
 8016510:	d009      	beq.n	8016526 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8016512:	69fb      	ldr	r3, [r7, #28]
 8016514:	7a1a      	ldrb	r2, [r3, #8]
 8016516:	4b41      	ldr	r3, [pc, #260]	@ (801661c <tcp_input+0x4a0>)
 8016518:	685b      	ldr	r3, [r3, #4]
 801651a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801651e:	3301      	adds	r3, #1
 8016520:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016522:	429a      	cmp	r2, r3
 8016524:	d122      	bne.n	801656c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8016526:	69fb      	ldr	r3, [r7, #28]
 8016528:	8b1a      	ldrh	r2, [r3, #24]
 801652a:	4b3b      	ldr	r3, [pc, #236]	@ (8016618 <tcp_input+0x49c>)
 801652c:	681b      	ldr	r3, [r3, #0]
 801652e:	881b      	ldrh	r3, [r3, #0]
 8016530:	b29b      	uxth	r3, r3
 8016532:	429a      	cmp	r2, r3
 8016534:	d11b      	bne.n	801656e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8016536:	69fb      	ldr	r3, [r7, #28]
 8016538:	8ada      	ldrh	r2, [r3, #22]
 801653a:	4b37      	ldr	r3, [pc, #220]	@ (8016618 <tcp_input+0x49c>)
 801653c:	681b      	ldr	r3, [r3, #0]
 801653e:	885b      	ldrh	r3, [r3, #2]
 8016540:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8016542:	429a      	cmp	r2, r3
 8016544:	d113      	bne.n	801656e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016546:	69fb      	ldr	r3, [r7, #28]
 8016548:	685a      	ldr	r2, [r3, #4]
 801654a:	4b34      	ldr	r3, [pc, #208]	@ (801661c <tcp_input+0x4a0>)
 801654c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801654e:	429a      	cmp	r2, r3
 8016550:	d10d      	bne.n	801656e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016552:	69fb      	ldr	r3, [r7, #28]
 8016554:	681a      	ldr	r2, [r3, #0]
 8016556:	4b31      	ldr	r3, [pc, #196]	@ (801661c <tcp_input+0x4a0>)
 8016558:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801655a:	429a      	cmp	r2, r3
 801655c:	d107      	bne.n	801656e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 801655e:	69f8      	ldr	r0, [r7, #28]
 8016560:	f000 fb56 	bl	8016c10 <tcp_timewait_input>
        }
        pbuf_free(p);
 8016564:	6878      	ldr	r0, [r7, #4]
 8016566:	f7fd fa5d 	bl	8013a24 <pbuf_free>
        return;
 801656a:	e1fd      	b.n	8016968 <tcp_input+0x7ec>
        continue;
 801656c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801656e:	69fb      	ldr	r3, [r7, #28]
 8016570:	68db      	ldr	r3, [r3, #12]
 8016572:	61fb      	str	r3, [r7, #28]
 8016574:	69fb      	ldr	r3, [r7, #28]
 8016576:	2b00      	cmp	r3, #0
 8016578:	d1bc      	bne.n	80164f4 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801657a:	2300      	movs	r3, #0
 801657c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801657e:	4b2f      	ldr	r3, [pc, #188]	@ (801663c <tcp_input+0x4c0>)
 8016580:	681b      	ldr	r3, [r3, #0]
 8016582:	617b      	str	r3, [r7, #20]
 8016584:	e02a      	b.n	80165dc <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8016586:	697b      	ldr	r3, [r7, #20]
 8016588:	7a1b      	ldrb	r3, [r3, #8]
 801658a:	2b00      	cmp	r3, #0
 801658c:	d00c      	beq.n	80165a8 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801658e:	697b      	ldr	r3, [r7, #20]
 8016590:	7a1a      	ldrb	r2, [r3, #8]
 8016592:	4b22      	ldr	r3, [pc, #136]	@ (801661c <tcp_input+0x4a0>)
 8016594:	685b      	ldr	r3, [r3, #4]
 8016596:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801659a:	3301      	adds	r3, #1
 801659c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801659e:	429a      	cmp	r2, r3
 80165a0:	d002      	beq.n	80165a8 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80165a2:	697b      	ldr	r3, [r7, #20]
 80165a4:	61bb      	str	r3, [r7, #24]
        continue;
 80165a6:	e016      	b.n	80165d6 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80165a8:	697b      	ldr	r3, [r7, #20]
 80165aa:	8ada      	ldrh	r2, [r3, #22]
 80165ac:	4b1a      	ldr	r3, [pc, #104]	@ (8016618 <tcp_input+0x49c>)
 80165ae:	681b      	ldr	r3, [r3, #0]
 80165b0:	885b      	ldrh	r3, [r3, #2]
 80165b2:	b29b      	uxth	r3, r3
 80165b4:	429a      	cmp	r2, r3
 80165b6:	d10c      	bne.n	80165d2 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80165b8:	697b      	ldr	r3, [r7, #20]
 80165ba:	681a      	ldr	r2, [r3, #0]
 80165bc:	4b17      	ldr	r3, [pc, #92]	@ (801661c <tcp_input+0x4a0>)
 80165be:	695b      	ldr	r3, [r3, #20]
 80165c0:	429a      	cmp	r2, r3
 80165c2:	d00f      	beq.n	80165e4 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80165c4:	697b      	ldr	r3, [r7, #20]
 80165c6:	2b00      	cmp	r3, #0
 80165c8:	d00d      	beq.n	80165e6 <tcp_input+0x46a>
 80165ca:	697b      	ldr	r3, [r7, #20]
 80165cc:	681b      	ldr	r3, [r3, #0]
 80165ce:	2b00      	cmp	r3, #0
 80165d0:	d009      	beq.n	80165e6 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80165d2:	697b      	ldr	r3, [r7, #20]
 80165d4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80165d6:	697b      	ldr	r3, [r7, #20]
 80165d8:	68db      	ldr	r3, [r3, #12]
 80165da:	617b      	str	r3, [r7, #20]
 80165dc:	697b      	ldr	r3, [r7, #20]
 80165de:	2b00      	cmp	r3, #0
 80165e0:	d1d1      	bne.n	8016586 <tcp_input+0x40a>
 80165e2:	e000      	b.n	80165e6 <tcp_input+0x46a>
            break;
 80165e4:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80165e6:	697b      	ldr	r3, [r7, #20]
 80165e8:	2b00      	cmp	r3, #0
 80165ea:	d029      	beq.n	8016640 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80165ec:	69bb      	ldr	r3, [r7, #24]
 80165ee:	2b00      	cmp	r3, #0
 80165f0:	d00a      	beq.n	8016608 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80165f2:	697b      	ldr	r3, [r7, #20]
 80165f4:	68da      	ldr	r2, [r3, #12]
 80165f6:	69bb      	ldr	r3, [r7, #24]
 80165f8:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80165fa:	4b10      	ldr	r3, [pc, #64]	@ (801663c <tcp_input+0x4c0>)
 80165fc:	681a      	ldr	r2, [r3, #0]
 80165fe:	697b      	ldr	r3, [r7, #20]
 8016600:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8016602:	4a0e      	ldr	r2, [pc, #56]	@ (801663c <tcp_input+0x4c0>)
 8016604:	697b      	ldr	r3, [r7, #20]
 8016606:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8016608:	6978      	ldr	r0, [r7, #20]
 801660a:	f000 fa03 	bl	8016a14 <tcp_listen_input>
      }
      pbuf_free(p);
 801660e:	6878      	ldr	r0, [r7, #4]
 8016610:	f7fd fa08 	bl	8013a24 <pbuf_free>
      return;
 8016614:	e1a8      	b.n	8016968 <tcp_input+0x7ec>
 8016616:	bf00      	nop
 8016618:	20067da0 	.word	0x20067da0
 801661c:	20064b1c 	.word	0x20064b1c
 8016620:	08025d3c 	.word	0x08025d3c
 8016624:	08025e68 	.word	0x08025e68
 8016628:	08025d88 	.word	0x08025d88
 801662c:	20067d84 	.word	0x20067d84
 8016630:	08025e94 	.word	0x08025e94
 8016634:	20067d88 	.word	0x20067d88
 8016638:	08025ec0 	.word	0x08025ec0
 801663c:	20067d80 	.word	0x20067d80
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8016640:	69fb      	ldr	r3, [r7, #28]
 8016642:	2b00      	cmp	r3, #0
 8016644:	f000 8158 	beq.w	80168f8 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8016648:	4b95      	ldr	r3, [pc, #596]	@ (80168a0 <tcp_input+0x724>)
 801664a:	2200      	movs	r2, #0
 801664c:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801664e:	687b      	ldr	r3, [r7, #4]
 8016650:	891a      	ldrh	r2, [r3, #8]
 8016652:	4b93      	ldr	r3, [pc, #588]	@ (80168a0 <tcp_input+0x724>)
 8016654:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8016656:	4a92      	ldr	r2, [pc, #584]	@ (80168a0 <tcp_input+0x724>)
 8016658:	687b      	ldr	r3, [r7, #4]
 801665a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801665c:	4b91      	ldr	r3, [pc, #580]	@ (80168a4 <tcp_input+0x728>)
 801665e:	681b      	ldr	r3, [r3, #0]
 8016660:	4a8f      	ldr	r2, [pc, #572]	@ (80168a0 <tcp_input+0x724>)
 8016662:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8016664:	4b90      	ldr	r3, [pc, #576]	@ (80168a8 <tcp_input+0x72c>)
 8016666:	2200      	movs	r2, #0
 8016668:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801666a:	4b90      	ldr	r3, [pc, #576]	@ (80168ac <tcp_input+0x730>)
 801666c:	2200      	movs	r2, #0
 801666e:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8016670:	4b8f      	ldr	r3, [pc, #572]	@ (80168b0 <tcp_input+0x734>)
 8016672:	2200      	movs	r2, #0
 8016674:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8016676:	4b8f      	ldr	r3, [pc, #572]	@ (80168b4 <tcp_input+0x738>)
 8016678:	781b      	ldrb	r3, [r3, #0]
 801667a:	f003 0308 	and.w	r3, r3, #8
 801667e:	2b00      	cmp	r3, #0
 8016680:	d006      	beq.n	8016690 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8016682:	687b      	ldr	r3, [r7, #4]
 8016684:	7b5b      	ldrb	r3, [r3, #13]
 8016686:	f043 0301 	orr.w	r3, r3, #1
 801668a:	b2da      	uxtb	r2, r3
 801668c:	687b      	ldr	r3, [r7, #4]
 801668e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8016690:	69fb      	ldr	r3, [r7, #28]
 8016692:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016694:	2b00      	cmp	r3, #0
 8016696:	d017      	beq.n	80166c8 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8016698:	69f8      	ldr	r0, [r7, #28]
 801669a:	f7ff f85b 	bl	8015754 <tcp_process_refused_data>
 801669e:	4603      	mov	r3, r0
 80166a0:	f113 0f0d 	cmn.w	r3, #13
 80166a4:	d007      	beq.n	80166b6 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80166a6:	69fb      	ldr	r3, [r7, #28]
 80166a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80166aa:	2b00      	cmp	r3, #0
 80166ac:	d00c      	beq.n	80166c8 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80166ae:	4b82      	ldr	r3, [pc, #520]	@ (80168b8 <tcp_input+0x73c>)
 80166b0:	881b      	ldrh	r3, [r3, #0]
 80166b2:	2b00      	cmp	r3, #0
 80166b4:	d008      	beq.n	80166c8 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80166b6:	69fb      	ldr	r3, [r7, #28]
 80166b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80166ba:	2b00      	cmp	r3, #0
 80166bc:	f040 80e3 	bne.w	8016886 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80166c0:	69f8      	ldr	r0, [r7, #28]
 80166c2:	f003 fdff 	bl	801a2c4 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80166c6:	e0de      	b.n	8016886 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 80166c8:	4a7c      	ldr	r2, [pc, #496]	@ (80168bc <tcp_input+0x740>)
 80166ca:	69fb      	ldr	r3, [r7, #28]
 80166cc:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80166ce:	69f8      	ldr	r0, [r7, #28]
 80166d0:	f000 fb18 	bl	8016d04 <tcp_process>
 80166d4:	4603      	mov	r3, r0
 80166d6:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80166d8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80166dc:	f113 0f0d 	cmn.w	r3, #13
 80166e0:	f000 80d3 	beq.w	801688a <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 80166e4:	4b71      	ldr	r3, [pc, #452]	@ (80168ac <tcp_input+0x730>)
 80166e6:	781b      	ldrb	r3, [r3, #0]
 80166e8:	f003 0308 	and.w	r3, r3, #8
 80166ec:	2b00      	cmp	r3, #0
 80166ee:	d015      	beq.n	801671c <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80166f0:	69fb      	ldr	r3, [r7, #28]
 80166f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80166f6:	2b00      	cmp	r3, #0
 80166f8:	d008      	beq.n	801670c <tcp_input+0x590>
 80166fa:	69fb      	ldr	r3, [r7, #28]
 80166fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016700:	69fa      	ldr	r2, [r7, #28]
 8016702:	6912      	ldr	r2, [r2, #16]
 8016704:	f06f 010d 	mvn.w	r1, #13
 8016708:	4610      	mov	r0, r2
 801670a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801670c:	69f9      	ldr	r1, [r7, #28]
 801670e:	486c      	ldr	r0, [pc, #432]	@ (80168c0 <tcp_input+0x744>)
 8016710:	f7ff fbbc 	bl	8015e8c <tcp_pcb_remove>
        tcp_free(pcb);
 8016714:	69f8      	ldr	r0, [r7, #28]
 8016716:	f7fd fdbd 	bl	8014294 <tcp_free>
 801671a:	e0da      	b.n	80168d2 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 801671c:	2300      	movs	r3, #0
 801671e:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8016720:	4b63      	ldr	r3, [pc, #396]	@ (80168b0 <tcp_input+0x734>)
 8016722:	881b      	ldrh	r3, [r3, #0]
 8016724:	2b00      	cmp	r3, #0
 8016726:	d01d      	beq.n	8016764 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8016728:	4b61      	ldr	r3, [pc, #388]	@ (80168b0 <tcp_input+0x734>)
 801672a:	881b      	ldrh	r3, [r3, #0]
 801672c:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801672e:	69fb      	ldr	r3, [r7, #28]
 8016730:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8016734:	2b00      	cmp	r3, #0
 8016736:	d00a      	beq.n	801674e <tcp_input+0x5d2>
 8016738:	69fb      	ldr	r3, [r7, #28]
 801673a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801673e:	69fa      	ldr	r2, [r7, #28]
 8016740:	6910      	ldr	r0, [r2, #16]
 8016742:	89fa      	ldrh	r2, [r7, #14]
 8016744:	69f9      	ldr	r1, [r7, #28]
 8016746:	4798      	blx	r3
 8016748:	4603      	mov	r3, r0
 801674a:	74fb      	strb	r3, [r7, #19]
 801674c:	e001      	b.n	8016752 <tcp_input+0x5d6>
 801674e:	2300      	movs	r3, #0
 8016750:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8016752:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016756:	f113 0f0d 	cmn.w	r3, #13
 801675a:	f000 8098 	beq.w	801688e <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 801675e:	4b54      	ldr	r3, [pc, #336]	@ (80168b0 <tcp_input+0x734>)
 8016760:	2200      	movs	r2, #0
 8016762:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8016764:	69f8      	ldr	r0, [r7, #28]
 8016766:	f000 f915 	bl	8016994 <tcp_input_delayed_close>
 801676a:	4603      	mov	r3, r0
 801676c:	2b00      	cmp	r3, #0
 801676e:	f040 8090 	bne.w	8016892 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8016772:	4b4d      	ldr	r3, [pc, #308]	@ (80168a8 <tcp_input+0x72c>)
 8016774:	681b      	ldr	r3, [r3, #0]
 8016776:	2b00      	cmp	r3, #0
 8016778:	d041      	beq.n	80167fe <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801677a:	69fb      	ldr	r3, [r7, #28]
 801677c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801677e:	2b00      	cmp	r3, #0
 8016780:	d006      	beq.n	8016790 <tcp_input+0x614>
 8016782:	4b50      	ldr	r3, [pc, #320]	@ (80168c4 <tcp_input+0x748>)
 8016784:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8016788:	494f      	ldr	r1, [pc, #316]	@ (80168c8 <tcp_input+0x74c>)
 801678a:	4850      	ldr	r0, [pc, #320]	@ (80168cc <tcp_input+0x750>)
 801678c:	f008 fcee 	bl	801f16c <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8016790:	69fb      	ldr	r3, [r7, #28]
 8016792:	8b5b      	ldrh	r3, [r3, #26]
 8016794:	f003 0310 	and.w	r3, r3, #16
 8016798:	2b00      	cmp	r3, #0
 801679a:	d008      	beq.n	80167ae <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 801679c:	4b42      	ldr	r3, [pc, #264]	@ (80168a8 <tcp_input+0x72c>)
 801679e:	681b      	ldr	r3, [r3, #0]
 80167a0:	4618      	mov	r0, r3
 80167a2:	f7fd f93f 	bl	8013a24 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 80167a6:	69f8      	ldr	r0, [r7, #28]
 80167a8:	f7fe f8b8 	bl	801491c <tcp_abort>
            goto aborted;
 80167ac:	e091      	b.n	80168d2 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80167ae:	69fb      	ldr	r3, [r7, #28]
 80167b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80167b4:	2b00      	cmp	r3, #0
 80167b6:	d00c      	beq.n	80167d2 <tcp_input+0x656>
 80167b8:	69fb      	ldr	r3, [r7, #28]
 80167ba:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80167be:	69fb      	ldr	r3, [r7, #28]
 80167c0:	6918      	ldr	r0, [r3, #16]
 80167c2:	4b39      	ldr	r3, [pc, #228]	@ (80168a8 <tcp_input+0x72c>)
 80167c4:	681a      	ldr	r2, [r3, #0]
 80167c6:	2300      	movs	r3, #0
 80167c8:	69f9      	ldr	r1, [r7, #28]
 80167ca:	47a0      	blx	r4
 80167cc:	4603      	mov	r3, r0
 80167ce:	74fb      	strb	r3, [r7, #19]
 80167d0:	e008      	b.n	80167e4 <tcp_input+0x668>
 80167d2:	4b35      	ldr	r3, [pc, #212]	@ (80168a8 <tcp_input+0x72c>)
 80167d4:	681a      	ldr	r2, [r3, #0]
 80167d6:	2300      	movs	r3, #0
 80167d8:	69f9      	ldr	r1, [r7, #28]
 80167da:	2000      	movs	r0, #0
 80167dc:	f7ff f890 	bl	8015900 <tcp_recv_null>
 80167e0:	4603      	mov	r3, r0
 80167e2:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80167e4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80167e8:	f113 0f0d 	cmn.w	r3, #13
 80167ec:	d053      	beq.n	8016896 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80167ee:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d003      	beq.n	80167fe <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80167f6:	4b2c      	ldr	r3, [pc, #176]	@ (80168a8 <tcp_input+0x72c>)
 80167f8:	681a      	ldr	r2, [r3, #0]
 80167fa:	69fb      	ldr	r3, [r7, #28]
 80167fc:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80167fe:	4b2b      	ldr	r3, [pc, #172]	@ (80168ac <tcp_input+0x730>)
 8016800:	781b      	ldrb	r3, [r3, #0]
 8016802:	f003 0320 	and.w	r3, r3, #32
 8016806:	2b00      	cmp	r3, #0
 8016808:	d030      	beq.n	801686c <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 801680a:	69fb      	ldr	r3, [r7, #28]
 801680c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801680e:	2b00      	cmp	r3, #0
 8016810:	d009      	beq.n	8016826 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8016812:	69fb      	ldr	r3, [r7, #28]
 8016814:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016816:	7b5a      	ldrb	r2, [r3, #13]
 8016818:	69fb      	ldr	r3, [r7, #28]
 801681a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801681c:	f042 0220 	orr.w	r2, r2, #32
 8016820:	b2d2      	uxtb	r2, r2
 8016822:	735a      	strb	r2, [r3, #13]
 8016824:	e022      	b.n	801686c <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8016826:	69fb      	ldr	r3, [r7, #28]
 8016828:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801682a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 801682e:	d005      	beq.n	801683c <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8016830:	69fb      	ldr	r3, [r7, #28]
 8016832:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8016834:	3301      	adds	r3, #1
 8016836:	b29a      	uxth	r2, r3
 8016838:	69fb      	ldr	r3, [r7, #28]
 801683a:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 801683c:	69fb      	ldr	r3, [r7, #28]
 801683e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016842:	2b00      	cmp	r3, #0
 8016844:	d00b      	beq.n	801685e <tcp_input+0x6e2>
 8016846:	69fb      	ldr	r3, [r7, #28]
 8016848:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801684c:	69fb      	ldr	r3, [r7, #28]
 801684e:	6918      	ldr	r0, [r3, #16]
 8016850:	2300      	movs	r3, #0
 8016852:	2200      	movs	r2, #0
 8016854:	69f9      	ldr	r1, [r7, #28]
 8016856:	47a0      	blx	r4
 8016858:	4603      	mov	r3, r0
 801685a:	74fb      	strb	r3, [r7, #19]
 801685c:	e001      	b.n	8016862 <tcp_input+0x6e6>
 801685e:	2300      	movs	r3, #0
 8016860:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8016862:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016866:	f113 0f0d 	cmn.w	r3, #13
 801686a:	d016      	beq.n	801689a <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 801686c:	4b13      	ldr	r3, [pc, #76]	@ (80168bc <tcp_input+0x740>)
 801686e:	2200      	movs	r2, #0
 8016870:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8016872:	69f8      	ldr	r0, [r7, #28]
 8016874:	f000 f88e 	bl	8016994 <tcp_input_delayed_close>
 8016878:	4603      	mov	r3, r0
 801687a:	2b00      	cmp	r3, #0
 801687c:	d128      	bne.n	80168d0 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 801687e:	69f8      	ldr	r0, [r7, #28]
 8016880:	f002 ff1a 	bl	80196b8 <tcp_output>
 8016884:	e025      	b.n	80168d2 <tcp_input+0x756>
        goto aborted;
 8016886:	bf00      	nop
 8016888:	e023      	b.n	80168d2 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 801688a:	bf00      	nop
 801688c:	e021      	b.n	80168d2 <tcp_input+0x756>
              goto aborted;
 801688e:	bf00      	nop
 8016890:	e01f      	b.n	80168d2 <tcp_input+0x756>
          goto aborted;
 8016892:	bf00      	nop
 8016894:	e01d      	b.n	80168d2 <tcp_input+0x756>
            goto aborted;
 8016896:	bf00      	nop
 8016898:	e01b      	b.n	80168d2 <tcp_input+0x756>
              goto aborted;
 801689a:	bf00      	nop
 801689c:	e019      	b.n	80168d2 <tcp_input+0x756>
 801689e:	bf00      	nop
 80168a0:	20067d90 	.word	0x20067d90
 80168a4:	20067da0 	.word	0x20067da0
 80168a8:	20067dc0 	.word	0x20067dc0
 80168ac:	20067dbd 	.word	0x20067dbd
 80168b0:	20067db8 	.word	0x20067db8
 80168b4:	20067dbc 	.word	0x20067dbc
 80168b8:	20067dba 	.word	0x20067dba
 80168bc:	20067dc4 	.word	0x20067dc4
 80168c0:	20067d84 	.word	0x20067d84
 80168c4:	08025d3c 	.word	0x08025d3c
 80168c8:	08025ef0 	.word	0x08025ef0
 80168cc:	08025d88 	.word	0x08025d88
          goto aborted;
 80168d0:	bf00      	nop
    tcp_input_pcb = NULL;
 80168d2:	4b27      	ldr	r3, [pc, #156]	@ (8016970 <tcp_input+0x7f4>)
 80168d4:	2200      	movs	r2, #0
 80168d6:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80168d8:	4b26      	ldr	r3, [pc, #152]	@ (8016974 <tcp_input+0x7f8>)
 80168da:	2200      	movs	r2, #0
 80168dc:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80168de:	4b26      	ldr	r3, [pc, #152]	@ (8016978 <tcp_input+0x7fc>)
 80168e0:	685b      	ldr	r3, [r3, #4]
 80168e2:	2b00      	cmp	r3, #0
 80168e4:	d03f      	beq.n	8016966 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 80168e6:	4b24      	ldr	r3, [pc, #144]	@ (8016978 <tcp_input+0x7fc>)
 80168e8:	685b      	ldr	r3, [r3, #4]
 80168ea:	4618      	mov	r0, r3
 80168ec:	f7fd f89a 	bl	8013a24 <pbuf_free>
      inseg.p = NULL;
 80168f0:	4b21      	ldr	r3, [pc, #132]	@ (8016978 <tcp_input+0x7fc>)
 80168f2:	2200      	movs	r2, #0
 80168f4:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80168f6:	e036      	b.n	8016966 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80168f8:	4b20      	ldr	r3, [pc, #128]	@ (801697c <tcp_input+0x800>)
 80168fa:	681b      	ldr	r3, [r3, #0]
 80168fc:	899b      	ldrh	r3, [r3, #12]
 80168fe:	b29b      	uxth	r3, r3
 8016900:	4618      	mov	r0, r3
 8016902:	f7fa fcb5 	bl	8011270 <lwip_htons>
 8016906:	4603      	mov	r3, r0
 8016908:	b2db      	uxtb	r3, r3
 801690a:	f003 0304 	and.w	r3, r3, #4
 801690e:	2b00      	cmp	r3, #0
 8016910:	d118      	bne.n	8016944 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016912:	4b1b      	ldr	r3, [pc, #108]	@ (8016980 <tcp_input+0x804>)
 8016914:	6819      	ldr	r1, [r3, #0]
 8016916:	4b1b      	ldr	r3, [pc, #108]	@ (8016984 <tcp_input+0x808>)
 8016918:	881b      	ldrh	r3, [r3, #0]
 801691a:	461a      	mov	r2, r3
 801691c:	4b1a      	ldr	r3, [pc, #104]	@ (8016988 <tcp_input+0x80c>)
 801691e:	681b      	ldr	r3, [r3, #0]
 8016920:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016922:	4b16      	ldr	r3, [pc, #88]	@ (801697c <tcp_input+0x800>)
 8016924:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016926:	885b      	ldrh	r3, [r3, #2]
 8016928:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801692a:	4a14      	ldr	r2, [pc, #80]	@ (801697c <tcp_input+0x800>)
 801692c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801692e:	8812      	ldrh	r2, [r2, #0]
 8016930:	b292      	uxth	r2, r2
 8016932:	9202      	str	r2, [sp, #8]
 8016934:	9301      	str	r3, [sp, #4]
 8016936:	4b15      	ldr	r3, [pc, #84]	@ (801698c <tcp_input+0x810>)
 8016938:	9300      	str	r3, [sp, #0]
 801693a:	4b15      	ldr	r3, [pc, #84]	@ (8016990 <tcp_input+0x814>)
 801693c:	4602      	mov	r2, r0
 801693e:	2000      	movs	r0, #0
 8016940:	f003 fc6e 	bl	801a220 <tcp_rst>
    pbuf_free(p);
 8016944:	6878      	ldr	r0, [r7, #4]
 8016946:	f7fd f86d 	bl	8013a24 <pbuf_free>
  return;
 801694a:	e00c      	b.n	8016966 <tcp_input+0x7ea>
    goto dropped;
 801694c:	bf00      	nop
 801694e:	e006      	b.n	801695e <tcp_input+0x7e2>
    goto dropped;
 8016950:	bf00      	nop
 8016952:	e004      	b.n	801695e <tcp_input+0x7e2>
    goto dropped;
 8016954:	bf00      	nop
 8016956:	e002      	b.n	801695e <tcp_input+0x7e2>
      goto dropped;
 8016958:	bf00      	nop
 801695a:	e000      	b.n	801695e <tcp_input+0x7e2>
      goto dropped;
 801695c:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 801695e:	6878      	ldr	r0, [r7, #4]
 8016960:	f7fd f860 	bl	8013a24 <pbuf_free>
 8016964:	e000      	b.n	8016968 <tcp_input+0x7ec>
  return;
 8016966:	bf00      	nop
}
 8016968:	3724      	adds	r7, #36	@ 0x24
 801696a:	46bd      	mov	sp, r7
 801696c:	bd90      	pop	{r4, r7, pc}
 801696e:	bf00      	nop
 8016970:	20067dc4 	.word	0x20067dc4
 8016974:	20067dc0 	.word	0x20067dc0
 8016978:	20067d90 	.word	0x20067d90
 801697c:	20067da0 	.word	0x20067da0
 8016980:	20067db4 	.word	0x20067db4
 8016984:	20067dba 	.word	0x20067dba
 8016988:	20067db0 	.word	0x20067db0
 801698c:	20064b2c 	.word	0x20064b2c
 8016990:	20064b30 	.word	0x20064b30

08016994 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8016994:	b580      	push	{r7, lr}
 8016996:	b082      	sub	sp, #8
 8016998:	af00      	add	r7, sp, #0
 801699a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801699c:	687b      	ldr	r3, [r7, #4]
 801699e:	2b00      	cmp	r3, #0
 80169a0:	d106      	bne.n	80169b0 <tcp_input_delayed_close+0x1c>
 80169a2:	4b17      	ldr	r3, [pc, #92]	@ (8016a00 <tcp_input_delayed_close+0x6c>)
 80169a4:	f240 225a 	movw	r2, #602	@ 0x25a
 80169a8:	4916      	ldr	r1, [pc, #88]	@ (8016a04 <tcp_input_delayed_close+0x70>)
 80169aa:	4817      	ldr	r0, [pc, #92]	@ (8016a08 <tcp_input_delayed_close+0x74>)
 80169ac:	f008 fbde 	bl	801f16c <iprintf>

  if (recv_flags & TF_CLOSED) {
 80169b0:	4b16      	ldr	r3, [pc, #88]	@ (8016a0c <tcp_input_delayed_close+0x78>)
 80169b2:	781b      	ldrb	r3, [r3, #0]
 80169b4:	f003 0310 	and.w	r3, r3, #16
 80169b8:	2b00      	cmp	r3, #0
 80169ba:	d01c      	beq.n	80169f6 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80169bc:	687b      	ldr	r3, [r7, #4]
 80169be:	8b5b      	ldrh	r3, [r3, #26]
 80169c0:	f003 0310 	and.w	r3, r3, #16
 80169c4:	2b00      	cmp	r3, #0
 80169c6:	d10d      	bne.n	80169e4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80169c8:	687b      	ldr	r3, [r7, #4]
 80169ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80169ce:	2b00      	cmp	r3, #0
 80169d0:	d008      	beq.n	80169e4 <tcp_input_delayed_close+0x50>
 80169d2:	687b      	ldr	r3, [r7, #4]
 80169d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80169d8:	687a      	ldr	r2, [r7, #4]
 80169da:	6912      	ldr	r2, [r2, #16]
 80169dc:	f06f 010e 	mvn.w	r1, #14
 80169e0:	4610      	mov	r0, r2
 80169e2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80169e4:	6879      	ldr	r1, [r7, #4]
 80169e6:	480a      	ldr	r0, [pc, #40]	@ (8016a10 <tcp_input_delayed_close+0x7c>)
 80169e8:	f7ff fa50 	bl	8015e8c <tcp_pcb_remove>
    tcp_free(pcb);
 80169ec:	6878      	ldr	r0, [r7, #4]
 80169ee:	f7fd fc51 	bl	8014294 <tcp_free>
    return 1;
 80169f2:	2301      	movs	r3, #1
 80169f4:	e000      	b.n	80169f8 <tcp_input_delayed_close+0x64>
  }
  return 0;
 80169f6:	2300      	movs	r3, #0
}
 80169f8:	4618      	mov	r0, r3
 80169fa:	3708      	adds	r7, #8
 80169fc:	46bd      	mov	sp, r7
 80169fe:	bd80      	pop	{r7, pc}
 8016a00:	08025d3c 	.word	0x08025d3c
 8016a04:	08025f0c 	.word	0x08025f0c
 8016a08:	08025d88 	.word	0x08025d88
 8016a0c:	20067dbd 	.word	0x20067dbd
 8016a10:	20067d84 	.word	0x20067d84

08016a14 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8016a14:	b590      	push	{r4, r7, lr}
 8016a16:	b08b      	sub	sp, #44	@ 0x2c
 8016a18:	af04      	add	r7, sp, #16
 8016a1a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8016a1c:	4b6f      	ldr	r3, [pc, #444]	@ (8016bdc <tcp_listen_input+0x1c8>)
 8016a1e:	781b      	ldrb	r3, [r3, #0]
 8016a20:	f003 0304 	and.w	r3, r3, #4
 8016a24:	2b00      	cmp	r3, #0
 8016a26:	f040 80d2 	bne.w	8016bce <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8016a2a:	687b      	ldr	r3, [r7, #4]
 8016a2c:	2b00      	cmp	r3, #0
 8016a2e:	d106      	bne.n	8016a3e <tcp_listen_input+0x2a>
 8016a30:	4b6b      	ldr	r3, [pc, #428]	@ (8016be0 <tcp_listen_input+0x1cc>)
 8016a32:	f240 2281 	movw	r2, #641	@ 0x281
 8016a36:	496b      	ldr	r1, [pc, #428]	@ (8016be4 <tcp_listen_input+0x1d0>)
 8016a38:	486b      	ldr	r0, [pc, #428]	@ (8016be8 <tcp_listen_input+0x1d4>)
 8016a3a:	f008 fb97 	bl	801f16c <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8016a3e:	4b67      	ldr	r3, [pc, #412]	@ (8016bdc <tcp_listen_input+0x1c8>)
 8016a40:	781b      	ldrb	r3, [r3, #0]
 8016a42:	f003 0310 	and.w	r3, r3, #16
 8016a46:	2b00      	cmp	r3, #0
 8016a48:	d019      	beq.n	8016a7e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016a4a:	4b68      	ldr	r3, [pc, #416]	@ (8016bec <tcp_listen_input+0x1d8>)
 8016a4c:	6819      	ldr	r1, [r3, #0]
 8016a4e:	4b68      	ldr	r3, [pc, #416]	@ (8016bf0 <tcp_listen_input+0x1dc>)
 8016a50:	881b      	ldrh	r3, [r3, #0]
 8016a52:	461a      	mov	r2, r3
 8016a54:	4b67      	ldr	r3, [pc, #412]	@ (8016bf4 <tcp_listen_input+0x1e0>)
 8016a56:	681b      	ldr	r3, [r3, #0]
 8016a58:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016a5a:	4b67      	ldr	r3, [pc, #412]	@ (8016bf8 <tcp_listen_input+0x1e4>)
 8016a5c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016a5e:	885b      	ldrh	r3, [r3, #2]
 8016a60:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016a62:	4a65      	ldr	r2, [pc, #404]	@ (8016bf8 <tcp_listen_input+0x1e4>)
 8016a64:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016a66:	8812      	ldrh	r2, [r2, #0]
 8016a68:	b292      	uxth	r2, r2
 8016a6a:	9202      	str	r2, [sp, #8]
 8016a6c:	9301      	str	r3, [sp, #4]
 8016a6e:	4b63      	ldr	r3, [pc, #396]	@ (8016bfc <tcp_listen_input+0x1e8>)
 8016a70:	9300      	str	r3, [sp, #0]
 8016a72:	4b63      	ldr	r3, [pc, #396]	@ (8016c00 <tcp_listen_input+0x1ec>)
 8016a74:	4602      	mov	r2, r0
 8016a76:	6878      	ldr	r0, [r7, #4]
 8016a78:	f003 fbd2 	bl	801a220 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8016a7c:	e0a9      	b.n	8016bd2 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8016a7e:	4b57      	ldr	r3, [pc, #348]	@ (8016bdc <tcp_listen_input+0x1c8>)
 8016a80:	781b      	ldrb	r3, [r3, #0]
 8016a82:	f003 0302 	and.w	r3, r3, #2
 8016a86:	2b00      	cmp	r3, #0
 8016a88:	f000 80a3 	beq.w	8016bd2 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8016a8c:	687b      	ldr	r3, [r7, #4]
 8016a8e:	7d5b      	ldrb	r3, [r3, #21]
 8016a90:	4618      	mov	r0, r3
 8016a92:	f7ff f859 	bl	8015b48 <tcp_alloc>
 8016a96:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8016a98:	697b      	ldr	r3, [r7, #20]
 8016a9a:	2b00      	cmp	r3, #0
 8016a9c:	d111      	bne.n	8016ac2 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8016a9e:	687b      	ldr	r3, [r7, #4]
 8016aa0:	699b      	ldr	r3, [r3, #24]
 8016aa2:	2b00      	cmp	r3, #0
 8016aa4:	d00a      	beq.n	8016abc <tcp_listen_input+0xa8>
 8016aa6:	687b      	ldr	r3, [r7, #4]
 8016aa8:	699b      	ldr	r3, [r3, #24]
 8016aaa:	687a      	ldr	r2, [r7, #4]
 8016aac:	6910      	ldr	r0, [r2, #16]
 8016aae:	f04f 32ff 	mov.w	r2, #4294967295
 8016ab2:	2100      	movs	r1, #0
 8016ab4:	4798      	blx	r3
 8016ab6:	4603      	mov	r3, r0
 8016ab8:	73bb      	strb	r3, [r7, #14]
      return;
 8016aba:	e08b      	b.n	8016bd4 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8016abc:	23f0      	movs	r3, #240	@ 0xf0
 8016abe:	73bb      	strb	r3, [r7, #14]
      return;
 8016ac0:	e088      	b.n	8016bd4 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8016ac2:	4b50      	ldr	r3, [pc, #320]	@ (8016c04 <tcp_listen_input+0x1f0>)
 8016ac4:	695a      	ldr	r2, [r3, #20]
 8016ac6:	697b      	ldr	r3, [r7, #20]
 8016ac8:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8016aca:	4b4e      	ldr	r3, [pc, #312]	@ (8016c04 <tcp_listen_input+0x1f0>)
 8016acc:	691a      	ldr	r2, [r3, #16]
 8016ace:	697b      	ldr	r3, [r7, #20]
 8016ad0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8016ad2:	687b      	ldr	r3, [r7, #4]
 8016ad4:	8ada      	ldrh	r2, [r3, #22]
 8016ad6:	697b      	ldr	r3, [r7, #20]
 8016ad8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8016ada:	4b47      	ldr	r3, [pc, #284]	@ (8016bf8 <tcp_listen_input+0x1e4>)
 8016adc:	681b      	ldr	r3, [r3, #0]
 8016ade:	881b      	ldrh	r3, [r3, #0]
 8016ae0:	b29a      	uxth	r2, r3
 8016ae2:	697b      	ldr	r3, [r7, #20]
 8016ae4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8016ae6:	697b      	ldr	r3, [r7, #20]
 8016ae8:	2203      	movs	r2, #3
 8016aea:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8016aec:	4b41      	ldr	r3, [pc, #260]	@ (8016bf4 <tcp_listen_input+0x1e0>)
 8016aee:	681b      	ldr	r3, [r3, #0]
 8016af0:	1c5a      	adds	r2, r3, #1
 8016af2:	697b      	ldr	r3, [r7, #20]
 8016af4:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8016af6:	697b      	ldr	r3, [r7, #20]
 8016af8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016afa:	697b      	ldr	r3, [r7, #20]
 8016afc:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8016afe:	6978      	ldr	r0, [r7, #20]
 8016b00:	f7ff fa58 	bl	8015fb4 <tcp_next_iss>
 8016b04:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8016b06:	697b      	ldr	r3, [r7, #20]
 8016b08:	693a      	ldr	r2, [r7, #16]
 8016b0a:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8016b0c:	697b      	ldr	r3, [r7, #20]
 8016b0e:	693a      	ldr	r2, [r7, #16]
 8016b10:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8016b12:	697b      	ldr	r3, [r7, #20]
 8016b14:	693a      	ldr	r2, [r7, #16]
 8016b16:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8016b18:	697b      	ldr	r3, [r7, #20]
 8016b1a:	693a      	ldr	r2, [r7, #16]
 8016b1c:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8016b1e:	4b35      	ldr	r3, [pc, #212]	@ (8016bf4 <tcp_listen_input+0x1e0>)
 8016b20:	681b      	ldr	r3, [r3, #0]
 8016b22:	1e5a      	subs	r2, r3, #1
 8016b24:	697b      	ldr	r3, [r7, #20]
 8016b26:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8016b28:	687b      	ldr	r3, [r7, #4]
 8016b2a:	691a      	ldr	r2, [r3, #16]
 8016b2c:	697b      	ldr	r3, [r7, #20]
 8016b2e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8016b30:	697b      	ldr	r3, [r7, #20]
 8016b32:	687a      	ldr	r2, [r7, #4]
 8016b34:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8016b36:	687b      	ldr	r3, [r7, #4]
 8016b38:	7a5b      	ldrb	r3, [r3, #9]
 8016b3a:	f003 030c 	and.w	r3, r3, #12
 8016b3e:	b2da      	uxtb	r2, r3
 8016b40:	697b      	ldr	r3, [r7, #20]
 8016b42:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8016b44:	687b      	ldr	r3, [r7, #4]
 8016b46:	7a1a      	ldrb	r2, [r3, #8]
 8016b48:	697b      	ldr	r3, [r7, #20]
 8016b4a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8016b4c:	4b2e      	ldr	r3, [pc, #184]	@ (8016c08 <tcp_listen_input+0x1f4>)
 8016b4e:	681a      	ldr	r2, [r3, #0]
 8016b50:	697b      	ldr	r3, [r7, #20]
 8016b52:	60da      	str	r2, [r3, #12]
 8016b54:	4a2c      	ldr	r2, [pc, #176]	@ (8016c08 <tcp_listen_input+0x1f4>)
 8016b56:	697b      	ldr	r3, [r7, #20]
 8016b58:	6013      	str	r3, [r2, #0]
 8016b5a:	f003 fd23 	bl	801a5a4 <tcp_timer_needed>
 8016b5e:	4b2b      	ldr	r3, [pc, #172]	@ (8016c0c <tcp_listen_input+0x1f8>)
 8016b60:	2201      	movs	r2, #1
 8016b62:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8016b64:	6978      	ldr	r0, [r7, #20]
 8016b66:	f001 fd8b 	bl	8018680 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8016b6a:	4b23      	ldr	r3, [pc, #140]	@ (8016bf8 <tcp_listen_input+0x1e4>)
 8016b6c:	681b      	ldr	r3, [r3, #0]
 8016b6e:	89db      	ldrh	r3, [r3, #14]
 8016b70:	b29a      	uxth	r2, r3
 8016b72:	697b      	ldr	r3, [r7, #20]
 8016b74:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8016b78:	697b      	ldr	r3, [r7, #20]
 8016b7a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016b7e:	697b      	ldr	r3, [r7, #20]
 8016b80:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8016b84:	697b      	ldr	r3, [r7, #20]
 8016b86:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8016b88:	697b      	ldr	r3, [r7, #20]
 8016b8a:	3304      	adds	r3, #4
 8016b8c:	4618      	mov	r0, r3
 8016b8e:	f005 fceb 	bl	801c568 <ip4_route>
 8016b92:	4601      	mov	r1, r0
 8016b94:	697b      	ldr	r3, [r7, #20]
 8016b96:	3304      	adds	r3, #4
 8016b98:	461a      	mov	r2, r3
 8016b9a:	4620      	mov	r0, r4
 8016b9c:	f7ff fa30 	bl	8016000 <tcp_eff_send_mss_netif>
 8016ba0:	4603      	mov	r3, r0
 8016ba2:	461a      	mov	r2, r3
 8016ba4:	697b      	ldr	r3, [r7, #20]
 8016ba6:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8016ba8:	2112      	movs	r1, #18
 8016baa:	6978      	ldr	r0, [r7, #20]
 8016bac:	f002 fc96 	bl	80194dc <tcp_enqueue_flags>
 8016bb0:	4603      	mov	r3, r0
 8016bb2:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8016bb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016bb8:	2b00      	cmp	r3, #0
 8016bba:	d004      	beq.n	8016bc6 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8016bbc:	2100      	movs	r1, #0
 8016bbe:	6978      	ldr	r0, [r7, #20]
 8016bc0:	f7fd fdee 	bl	80147a0 <tcp_abandon>
      return;
 8016bc4:	e006      	b.n	8016bd4 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8016bc6:	6978      	ldr	r0, [r7, #20]
 8016bc8:	f002 fd76 	bl	80196b8 <tcp_output>
  return;
 8016bcc:	e001      	b.n	8016bd2 <tcp_listen_input+0x1be>
    return;
 8016bce:	bf00      	nop
 8016bd0:	e000      	b.n	8016bd4 <tcp_listen_input+0x1c0>
  return;
 8016bd2:	bf00      	nop
}
 8016bd4:	371c      	adds	r7, #28
 8016bd6:	46bd      	mov	sp, r7
 8016bd8:	bd90      	pop	{r4, r7, pc}
 8016bda:	bf00      	nop
 8016bdc:	20067dbc 	.word	0x20067dbc
 8016be0:	08025d3c 	.word	0x08025d3c
 8016be4:	08025f34 	.word	0x08025f34
 8016be8:	08025d88 	.word	0x08025d88
 8016bec:	20067db4 	.word	0x20067db4
 8016bf0:	20067dba 	.word	0x20067dba
 8016bf4:	20067db0 	.word	0x20067db0
 8016bf8:	20067da0 	.word	0x20067da0
 8016bfc:	20064b2c 	.word	0x20064b2c
 8016c00:	20064b30 	.word	0x20064b30
 8016c04:	20064b1c 	.word	0x20064b1c
 8016c08:	20067d84 	.word	0x20067d84
 8016c0c:	20067d8c 	.word	0x20067d8c

08016c10 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8016c10:	b580      	push	{r7, lr}
 8016c12:	b086      	sub	sp, #24
 8016c14:	af04      	add	r7, sp, #16
 8016c16:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8016c18:	4b2f      	ldr	r3, [pc, #188]	@ (8016cd8 <tcp_timewait_input+0xc8>)
 8016c1a:	781b      	ldrb	r3, [r3, #0]
 8016c1c:	f003 0304 	and.w	r3, r3, #4
 8016c20:	2b00      	cmp	r3, #0
 8016c22:	d153      	bne.n	8016ccc <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8016c24:	687b      	ldr	r3, [r7, #4]
 8016c26:	2b00      	cmp	r3, #0
 8016c28:	d106      	bne.n	8016c38 <tcp_timewait_input+0x28>
 8016c2a:	4b2c      	ldr	r3, [pc, #176]	@ (8016cdc <tcp_timewait_input+0xcc>)
 8016c2c:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8016c30:	492b      	ldr	r1, [pc, #172]	@ (8016ce0 <tcp_timewait_input+0xd0>)
 8016c32:	482c      	ldr	r0, [pc, #176]	@ (8016ce4 <tcp_timewait_input+0xd4>)
 8016c34:	f008 fa9a 	bl	801f16c <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8016c38:	4b27      	ldr	r3, [pc, #156]	@ (8016cd8 <tcp_timewait_input+0xc8>)
 8016c3a:	781b      	ldrb	r3, [r3, #0]
 8016c3c:	f003 0302 	and.w	r3, r3, #2
 8016c40:	2b00      	cmp	r3, #0
 8016c42:	d02a      	beq.n	8016c9a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8016c44:	4b28      	ldr	r3, [pc, #160]	@ (8016ce8 <tcp_timewait_input+0xd8>)
 8016c46:	681a      	ldr	r2, [r3, #0]
 8016c48:	687b      	ldr	r3, [r7, #4]
 8016c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016c4c:	1ad3      	subs	r3, r2, r3
 8016c4e:	2b00      	cmp	r3, #0
 8016c50:	db2d      	blt.n	8016cae <tcp_timewait_input+0x9e>
 8016c52:	4b25      	ldr	r3, [pc, #148]	@ (8016ce8 <tcp_timewait_input+0xd8>)
 8016c54:	681a      	ldr	r2, [r3, #0]
 8016c56:	687b      	ldr	r3, [r7, #4]
 8016c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016c5a:	6879      	ldr	r1, [r7, #4]
 8016c5c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8016c5e:	440b      	add	r3, r1
 8016c60:	1ad3      	subs	r3, r2, r3
 8016c62:	2b00      	cmp	r3, #0
 8016c64:	dc23      	bgt.n	8016cae <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016c66:	4b21      	ldr	r3, [pc, #132]	@ (8016cec <tcp_timewait_input+0xdc>)
 8016c68:	6819      	ldr	r1, [r3, #0]
 8016c6a:	4b21      	ldr	r3, [pc, #132]	@ (8016cf0 <tcp_timewait_input+0xe0>)
 8016c6c:	881b      	ldrh	r3, [r3, #0]
 8016c6e:	461a      	mov	r2, r3
 8016c70:	4b1d      	ldr	r3, [pc, #116]	@ (8016ce8 <tcp_timewait_input+0xd8>)
 8016c72:	681b      	ldr	r3, [r3, #0]
 8016c74:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016c76:	4b1f      	ldr	r3, [pc, #124]	@ (8016cf4 <tcp_timewait_input+0xe4>)
 8016c78:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016c7a:	885b      	ldrh	r3, [r3, #2]
 8016c7c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016c7e:	4a1d      	ldr	r2, [pc, #116]	@ (8016cf4 <tcp_timewait_input+0xe4>)
 8016c80:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016c82:	8812      	ldrh	r2, [r2, #0]
 8016c84:	b292      	uxth	r2, r2
 8016c86:	9202      	str	r2, [sp, #8]
 8016c88:	9301      	str	r3, [sp, #4]
 8016c8a:	4b1b      	ldr	r3, [pc, #108]	@ (8016cf8 <tcp_timewait_input+0xe8>)
 8016c8c:	9300      	str	r3, [sp, #0]
 8016c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8016cfc <tcp_timewait_input+0xec>)
 8016c90:	4602      	mov	r2, r0
 8016c92:	6878      	ldr	r0, [r7, #4]
 8016c94:	f003 fac4 	bl	801a220 <tcp_rst>
      return;
 8016c98:	e01b      	b.n	8016cd2 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8016c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8016cd8 <tcp_timewait_input+0xc8>)
 8016c9c:	781b      	ldrb	r3, [r3, #0]
 8016c9e:	f003 0301 	and.w	r3, r3, #1
 8016ca2:	2b00      	cmp	r3, #0
 8016ca4:	d003      	beq.n	8016cae <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8016ca6:	4b16      	ldr	r3, [pc, #88]	@ (8016d00 <tcp_timewait_input+0xf0>)
 8016ca8:	681a      	ldr	r2, [r3, #0]
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8016cae:	4b10      	ldr	r3, [pc, #64]	@ (8016cf0 <tcp_timewait_input+0xe0>)
 8016cb0:	881b      	ldrh	r3, [r3, #0]
 8016cb2:	2b00      	cmp	r3, #0
 8016cb4:	d00c      	beq.n	8016cd0 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8016cb6:	687b      	ldr	r3, [r7, #4]
 8016cb8:	8b5b      	ldrh	r3, [r3, #26]
 8016cba:	f043 0302 	orr.w	r3, r3, #2
 8016cbe:	b29a      	uxth	r2, r3
 8016cc0:	687b      	ldr	r3, [r7, #4]
 8016cc2:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8016cc4:	6878      	ldr	r0, [r7, #4]
 8016cc6:	f002 fcf7 	bl	80196b8 <tcp_output>
  }
  return;
 8016cca:	e001      	b.n	8016cd0 <tcp_timewait_input+0xc0>
    return;
 8016ccc:	bf00      	nop
 8016cce:	e000      	b.n	8016cd2 <tcp_timewait_input+0xc2>
  return;
 8016cd0:	bf00      	nop
}
 8016cd2:	3708      	adds	r7, #8
 8016cd4:	46bd      	mov	sp, r7
 8016cd6:	bd80      	pop	{r7, pc}
 8016cd8:	20067dbc 	.word	0x20067dbc
 8016cdc:	08025d3c 	.word	0x08025d3c
 8016ce0:	08025f54 	.word	0x08025f54
 8016ce4:	08025d88 	.word	0x08025d88
 8016ce8:	20067db0 	.word	0x20067db0
 8016cec:	20067db4 	.word	0x20067db4
 8016cf0:	20067dba 	.word	0x20067dba
 8016cf4:	20067da0 	.word	0x20067da0
 8016cf8:	20064b2c 	.word	0x20064b2c
 8016cfc:	20064b30 	.word	0x20064b30
 8016d00:	20067d78 	.word	0x20067d78

08016d04 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8016d04:	b590      	push	{r4, r7, lr}
 8016d06:	b08d      	sub	sp, #52	@ 0x34
 8016d08:	af04      	add	r7, sp, #16
 8016d0a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8016d0c:	2300      	movs	r3, #0
 8016d0e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8016d10:	2300      	movs	r3, #0
 8016d12:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8016d14:	687b      	ldr	r3, [r7, #4]
 8016d16:	2b00      	cmp	r3, #0
 8016d18:	d106      	bne.n	8016d28 <tcp_process+0x24>
 8016d1a:	4b9d      	ldr	r3, [pc, #628]	@ (8016f90 <tcp_process+0x28c>)
 8016d1c:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8016d20:	499c      	ldr	r1, [pc, #624]	@ (8016f94 <tcp_process+0x290>)
 8016d22:	489d      	ldr	r0, [pc, #628]	@ (8016f98 <tcp_process+0x294>)
 8016d24:	f008 fa22 	bl	801f16c <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8016d28:	4b9c      	ldr	r3, [pc, #624]	@ (8016f9c <tcp_process+0x298>)
 8016d2a:	781b      	ldrb	r3, [r3, #0]
 8016d2c:	f003 0304 	and.w	r3, r3, #4
 8016d30:	2b00      	cmp	r3, #0
 8016d32:	d04e      	beq.n	8016dd2 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8016d34:	687b      	ldr	r3, [r7, #4]
 8016d36:	7d1b      	ldrb	r3, [r3, #20]
 8016d38:	2b02      	cmp	r3, #2
 8016d3a:	d108      	bne.n	8016d4e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8016d3c:	687b      	ldr	r3, [r7, #4]
 8016d3e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016d40:	4b97      	ldr	r3, [pc, #604]	@ (8016fa0 <tcp_process+0x29c>)
 8016d42:	681b      	ldr	r3, [r3, #0]
 8016d44:	429a      	cmp	r2, r3
 8016d46:	d123      	bne.n	8016d90 <tcp_process+0x8c>
        acceptable = 1;
 8016d48:	2301      	movs	r3, #1
 8016d4a:	76fb      	strb	r3, [r7, #27]
 8016d4c:	e020      	b.n	8016d90 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8016d4e:	687b      	ldr	r3, [r7, #4]
 8016d50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016d52:	4b94      	ldr	r3, [pc, #592]	@ (8016fa4 <tcp_process+0x2a0>)
 8016d54:	681b      	ldr	r3, [r3, #0]
 8016d56:	429a      	cmp	r2, r3
 8016d58:	d102      	bne.n	8016d60 <tcp_process+0x5c>
        acceptable = 1;
 8016d5a:	2301      	movs	r3, #1
 8016d5c:	76fb      	strb	r3, [r7, #27]
 8016d5e:	e017      	b.n	8016d90 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8016d60:	4b90      	ldr	r3, [pc, #576]	@ (8016fa4 <tcp_process+0x2a0>)
 8016d62:	681a      	ldr	r2, [r3, #0]
 8016d64:	687b      	ldr	r3, [r7, #4]
 8016d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016d68:	1ad3      	subs	r3, r2, r3
 8016d6a:	2b00      	cmp	r3, #0
 8016d6c:	db10      	blt.n	8016d90 <tcp_process+0x8c>
 8016d6e:	4b8d      	ldr	r3, [pc, #564]	@ (8016fa4 <tcp_process+0x2a0>)
 8016d70:	681a      	ldr	r2, [r3, #0]
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016d76:	6879      	ldr	r1, [r7, #4]
 8016d78:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8016d7a:	440b      	add	r3, r1
 8016d7c:	1ad3      	subs	r3, r2, r3
 8016d7e:	2b00      	cmp	r3, #0
 8016d80:	dc06      	bgt.n	8016d90 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8016d82:	687b      	ldr	r3, [r7, #4]
 8016d84:	8b5b      	ldrh	r3, [r3, #26]
 8016d86:	f043 0302 	orr.w	r3, r3, #2
 8016d8a:	b29a      	uxth	r2, r3
 8016d8c:	687b      	ldr	r3, [r7, #4]
 8016d8e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8016d90:	7efb      	ldrb	r3, [r7, #27]
 8016d92:	2b00      	cmp	r3, #0
 8016d94:	d01b      	beq.n	8016dce <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8016d96:	687b      	ldr	r3, [r7, #4]
 8016d98:	7d1b      	ldrb	r3, [r3, #20]
 8016d9a:	2b00      	cmp	r3, #0
 8016d9c:	d106      	bne.n	8016dac <tcp_process+0xa8>
 8016d9e:	4b7c      	ldr	r3, [pc, #496]	@ (8016f90 <tcp_process+0x28c>)
 8016da0:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8016da4:	4980      	ldr	r1, [pc, #512]	@ (8016fa8 <tcp_process+0x2a4>)
 8016da6:	487c      	ldr	r0, [pc, #496]	@ (8016f98 <tcp_process+0x294>)
 8016da8:	f008 f9e0 	bl	801f16c <iprintf>
      recv_flags |= TF_RESET;
 8016dac:	4b7f      	ldr	r3, [pc, #508]	@ (8016fac <tcp_process+0x2a8>)
 8016dae:	781b      	ldrb	r3, [r3, #0]
 8016db0:	f043 0308 	orr.w	r3, r3, #8
 8016db4:	b2da      	uxtb	r2, r3
 8016db6:	4b7d      	ldr	r3, [pc, #500]	@ (8016fac <tcp_process+0x2a8>)
 8016db8:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8016dba:	687b      	ldr	r3, [r7, #4]
 8016dbc:	8b5b      	ldrh	r3, [r3, #26]
 8016dbe:	f023 0301 	bic.w	r3, r3, #1
 8016dc2:	b29a      	uxth	r2, r3
 8016dc4:	687b      	ldr	r3, [r7, #4]
 8016dc6:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8016dc8:	f06f 030d 	mvn.w	r3, #13
 8016dcc:	e37a      	b.n	80174c4 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8016dce:	2300      	movs	r3, #0
 8016dd0:	e378      	b.n	80174c4 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8016dd2:	4b72      	ldr	r3, [pc, #456]	@ (8016f9c <tcp_process+0x298>)
 8016dd4:	781b      	ldrb	r3, [r3, #0]
 8016dd6:	f003 0302 	and.w	r3, r3, #2
 8016dda:	2b00      	cmp	r3, #0
 8016ddc:	d010      	beq.n	8016e00 <tcp_process+0xfc>
 8016dde:	687b      	ldr	r3, [r7, #4]
 8016de0:	7d1b      	ldrb	r3, [r3, #20]
 8016de2:	2b02      	cmp	r3, #2
 8016de4:	d00c      	beq.n	8016e00 <tcp_process+0xfc>
 8016de6:	687b      	ldr	r3, [r7, #4]
 8016de8:	7d1b      	ldrb	r3, [r3, #20]
 8016dea:	2b03      	cmp	r3, #3
 8016dec:	d008      	beq.n	8016e00 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8016dee:	687b      	ldr	r3, [r7, #4]
 8016df0:	8b5b      	ldrh	r3, [r3, #26]
 8016df2:	f043 0302 	orr.w	r3, r3, #2
 8016df6:	b29a      	uxth	r2, r3
 8016df8:	687b      	ldr	r3, [r7, #4]
 8016dfa:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8016dfc:	2300      	movs	r3, #0
 8016dfe:	e361      	b.n	80174c4 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8016e00:	687b      	ldr	r3, [r7, #4]
 8016e02:	8b5b      	ldrh	r3, [r3, #26]
 8016e04:	f003 0310 	and.w	r3, r3, #16
 8016e08:	2b00      	cmp	r3, #0
 8016e0a:	d103      	bne.n	8016e14 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8016e0c:	4b68      	ldr	r3, [pc, #416]	@ (8016fb0 <tcp_process+0x2ac>)
 8016e0e:	681a      	ldr	r2, [r3, #0]
 8016e10:	687b      	ldr	r3, [r7, #4]
 8016e12:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8016e14:	687b      	ldr	r3, [r7, #4]
 8016e16:	2200      	movs	r2, #0
 8016e18:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8016e1c:	687b      	ldr	r3, [r7, #4]
 8016e1e:	2200      	movs	r2, #0
 8016e20:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 8016e24:	6878      	ldr	r0, [r7, #4]
 8016e26:	f001 fc2b 	bl	8018680 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8016e2a:	687b      	ldr	r3, [r7, #4]
 8016e2c:	7d1b      	ldrb	r3, [r3, #20]
 8016e2e:	3b02      	subs	r3, #2
 8016e30:	2b07      	cmp	r3, #7
 8016e32:	f200 8337 	bhi.w	80174a4 <tcp_process+0x7a0>
 8016e36:	a201      	add	r2, pc, #4	@ (adr r2, 8016e3c <tcp_process+0x138>)
 8016e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016e3c:	08016e5d 	.word	0x08016e5d
 8016e40:	0801708d 	.word	0x0801708d
 8016e44:	08017205 	.word	0x08017205
 8016e48:	0801722f 	.word	0x0801722f
 8016e4c:	08017353 	.word	0x08017353
 8016e50:	08017205 	.word	0x08017205
 8016e54:	080173df 	.word	0x080173df
 8016e58:	0801746f 	.word	0x0801746f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8016e5c:	4b4f      	ldr	r3, [pc, #316]	@ (8016f9c <tcp_process+0x298>)
 8016e5e:	781b      	ldrb	r3, [r3, #0]
 8016e60:	f003 0310 	and.w	r3, r3, #16
 8016e64:	2b00      	cmp	r3, #0
 8016e66:	f000 80e4 	beq.w	8017032 <tcp_process+0x32e>
 8016e6a:	4b4c      	ldr	r3, [pc, #304]	@ (8016f9c <tcp_process+0x298>)
 8016e6c:	781b      	ldrb	r3, [r3, #0]
 8016e6e:	f003 0302 	and.w	r3, r3, #2
 8016e72:	2b00      	cmp	r3, #0
 8016e74:	f000 80dd 	beq.w	8017032 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8016e78:	687b      	ldr	r3, [r7, #4]
 8016e7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016e7c:	1c5a      	adds	r2, r3, #1
 8016e7e:	4b48      	ldr	r3, [pc, #288]	@ (8016fa0 <tcp_process+0x29c>)
 8016e80:	681b      	ldr	r3, [r3, #0]
 8016e82:	429a      	cmp	r2, r3
 8016e84:	f040 80d5 	bne.w	8017032 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8016e88:	4b46      	ldr	r3, [pc, #280]	@ (8016fa4 <tcp_process+0x2a0>)
 8016e8a:	681b      	ldr	r3, [r3, #0]
 8016e8c:	1c5a      	adds	r2, r3, #1
 8016e8e:	687b      	ldr	r3, [r7, #4]
 8016e90:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8016e92:	687b      	ldr	r3, [r7, #4]
 8016e94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016e96:	687b      	ldr	r3, [r7, #4]
 8016e98:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8016e9a:	4b41      	ldr	r3, [pc, #260]	@ (8016fa0 <tcp_process+0x29c>)
 8016e9c:	681a      	ldr	r2, [r3, #0]
 8016e9e:	687b      	ldr	r3, [r7, #4]
 8016ea0:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8016ea2:	4b44      	ldr	r3, [pc, #272]	@ (8016fb4 <tcp_process+0x2b0>)
 8016ea4:	681b      	ldr	r3, [r3, #0]
 8016ea6:	89db      	ldrh	r3, [r3, #14]
 8016ea8:	b29a      	uxth	r2, r3
 8016eaa:	687b      	ldr	r3, [r7, #4]
 8016eac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016eb0:	687b      	ldr	r3, [r7, #4]
 8016eb2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016eb6:	687b      	ldr	r3, [r7, #4]
 8016eb8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8016ebc:	4b39      	ldr	r3, [pc, #228]	@ (8016fa4 <tcp_process+0x2a0>)
 8016ebe:	681b      	ldr	r3, [r3, #0]
 8016ec0:	1e5a      	subs	r2, r3, #1
 8016ec2:	687b      	ldr	r3, [r7, #4]
 8016ec4:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8016ec6:	687b      	ldr	r3, [r7, #4]
 8016ec8:	2204      	movs	r2, #4
 8016eca:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8016ecc:	687b      	ldr	r3, [r7, #4]
 8016ece:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8016ed0:	687b      	ldr	r3, [r7, #4]
 8016ed2:	3304      	adds	r3, #4
 8016ed4:	4618      	mov	r0, r3
 8016ed6:	f005 fb47 	bl	801c568 <ip4_route>
 8016eda:	4601      	mov	r1, r0
 8016edc:	687b      	ldr	r3, [r7, #4]
 8016ede:	3304      	adds	r3, #4
 8016ee0:	461a      	mov	r2, r3
 8016ee2:	4620      	mov	r0, r4
 8016ee4:	f7ff f88c 	bl	8016000 <tcp_eff_send_mss_netif>
 8016ee8:	4603      	mov	r3, r0
 8016eea:	461a      	mov	r2, r3
 8016eec:	687b      	ldr	r3, [r7, #4]
 8016eee:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8016ef0:	687b      	ldr	r3, [r7, #4]
 8016ef2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016ef4:	009a      	lsls	r2, r3, #2
 8016ef6:	687b      	ldr	r3, [r7, #4]
 8016ef8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016efa:	005b      	lsls	r3, r3, #1
 8016efc:	f241 111c 	movw	r1, #4380	@ 0x111c
 8016f00:	428b      	cmp	r3, r1
 8016f02:	bf38      	it	cc
 8016f04:	460b      	movcc	r3, r1
 8016f06:	429a      	cmp	r2, r3
 8016f08:	d204      	bcs.n	8016f14 <tcp_process+0x210>
 8016f0a:	687b      	ldr	r3, [r7, #4]
 8016f0c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016f0e:	009b      	lsls	r3, r3, #2
 8016f10:	b29b      	uxth	r3, r3
 8016f12:	e00d      	b.n	8016f30 <tcp_process+0x22c>
 8016f14:	687b      	ldr	r3, [r7, #4]
 8016f16:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016f18:	005b      	lsls	r3, r3, #1
 8016f1a:	f241 121c 	movw	r2, #4380	@ 0x111c
 8016f1e:	4293      	cmp	r3, r2
 8016f20:	d904      	bls.n	8016f2c <tcp_process+0x228>
 8016f22:	687b      	ldr	r3, [r7, #4]
 8016f24:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016f26:	005b      	lsls	r3, r3, #1
 8016f28:	b29b      	uxth	r3, r3
 8016f2a:	e001      	b.n	8016f30 <tcp_process+0x22c>
 8016f2c:	f241 131c 	movw	r3, #4380	@ 0x111c
 8016f30:	687a      	ldr	r2, [r7, #4]
 8016f32:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8016f36:	687b      	ldr	r3, [r7, #4]
 8016f38:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016f3c:	2b00      	cmp	r3, #0
 8016f3e:	d106      	bne.n	8016f4e <tcp_process+0x24a>
 8016f40:	4b13      	ldr	r3, [pc, #76]	@ (8016f90 <tcp_process+0x28c>)
 8016f42:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8016f46:	491c      	ldr	r1, [pc, #112]	@ (8016fb8 <tcp_process+0x2b4>)
 8016f48:	4813      	ldr	r0, [pc, #76]	@ (8016f98 <tcp_process+0x294>)
 8016f4a:	f008 f90f 	bl	801f16c <iprintf>
        --pcb->snd_queuelen;
 8016f4e:	687b      	ldr	r3, [r7, #4]
 8016f50:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8016f54:	3b01      	subs	r3, #1
 8016f56:	b29a      	uxth	r2, r3
 8016f58:	687b      	ldr	r3, [r7, #4]
 8016f5a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8016f5e:	687b      	ldr	r3, [r7, #4]
 8016f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016f62:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8016f64:	69fb      	ldr	r3, [r7, #28]
 8016f66:	2b00      	cmp	r3, #0
 8016f68:	d12a      	bne.n	8016fc0 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8016f6a:	687b      	ldr	r3, [r7, #4]
 8016f6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016f6e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8016f70:	69fb      	ldr	r3, [r7, #28]
 8016f72:	2b00      	cmp	r3, #0
 8016f74:	d106      	bne.n	8016f84 <tcp_process+0x280>
 8016f76:	4b06      	ldr	r3, [pc, #24]	@ (8016f90 <tcp_process+0x28c>)
 8016f78:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8016f7c:	490f      	ldr	r1, [pc, #60]	@ (8016fbc <tcp_process+0x2b8>)
 8016f7e:	4806      	ldr	r0, [pc, #24]	@ (8016f98 <tcp_process+0x294>)
 8016f80:	f008 f8f4 	bl	801f16c <iprintf>
          pcb->unsent = rseg->next;
 8016f84:	69fb      	ldr	r3, [r7, #28]
 8016f86:	681a      	ldr	r2, [r3, #0]
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	66da      	str	r2, [r3, #108]	@ 0x6c
 8016f8c:	e01c      	b.n	8016fc8 <tcp_process+0x2c4>
 8016f8e:	bf00      	nop
 8016f90:	08025d3c 	.word	0x08025d3c
 8016f94:	08025f74 	.word	0x08025f74
 8016f98:	08025d88 	.word	0x08025d88
 8016f9c:	20067dbc 	.word	0x20067dbc
 8016fa0:	20067db4 	.word	0x20067db4
 8016fa4:	20067db0 	.word	0x20067db0
 8016fa8:	08025f90 	.word	0x08025f90
 8016fac:	20067dbd 	.word	0x20067dbd
 8016fb0:	20067d78 	.word	0x20067d78
 8016fb4:	20067da0 	.word	0x20067da0
 8016fb8:	08025fb0 	.word	0x08025fb0
 8016fbc:	08025fc8 	.word	0x08025fc8
        } else {
          pcb->unacked = rseg->next;
 8016fc0:	69fb      	ldr	r3, [r7, #28]
 8016fc2:	681a      	ldr	r2, [r3, #0]
 8016fc4:	687b      	ldr	r3, [r7, #4]
 8016fc6:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8016fc8:	69f8      	ldr	r0, [r7, #28]
 8016fca:	f7fe fc54 	bl	8015876 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8016fce:	687b      	ldr	r3, [r7, #4]
 8016fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016fd2:	2b00      	cmp	r3, #0
 8016fd4:	d104      	bne.n	8016fe0 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8016fd6:	687b      	ldr	r3, [r7, #4]
 8016fd8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016fdc:	861a      	strh	r2, [r3, #48]	@ 0x30
 8016fde:	e006      	b.n	8016fee <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8016fe0:	687b      	ldr	r3, [r7, #4]
 8016fe2:	2200      	movs	r2, #0
 8016fe4:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8016fe6:	687b      	ldr	r3, [r7, #4]
 8016fe8:	2200      	movs	r2, #0
 8016fea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8016fee:	687b      	ldr	r3, [r7, #4]
 8016ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016ff4:	2b00      	cmp	r3, #0
 8016ff6:	d00a      	beq.n	801700e <tcp_process+0x30a>
 8016ff8:	687b      	ldr	r3, [r7, #4]
 8016ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016ffe:	687a      	ldr	r2, [r7, #4]
 8017000:	6910      	ldr	r0, [r2, #16]
 8017002:	2200      	movs	r2, #0
 8017004:	6879      	ldr	r1, [r7, #4]
 8017006:	4798      	blx	r3
 8017008:	4603      	mov	r3, r0
 801700a:	76bb      	strb	r3, [r7, #26]
 801700c:	e001      	b.n	8017012 <tcp_process+0x30e>
 801700e:	2300      	movs	r3, #0
 8017010:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8017012:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017016:	f113 0f0d 	cmn.w	r3, #13
 801701a:	d102      	bne.n	8017022 <tcp_process+0x31e>
          return ERR_ABRT;
 801701c:	f06f 030c 	mvn.w	r3, #12
 8017020:	e250      	b.n	80174c4 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8017022:	687b      	ldr	r3, [r7, #4]
 8017024:	8b5b      	ldrh	r3, [r3, #26]
 8017026:	f043 0302 	orr.w	r3, r3, #2
 801702a:	b29a      	uxth	r2, r3
 801702c:	687b      	ldr	r3, [r7, #4]
 801702e:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8017030:	e23a      	b.n	80174a8 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8017032:	4b98      	ldr	r3, [pc, #608]	@ (8017294 <tcp_process+0x590>)
 8017034:	781b      	ldrb	r3, [r3, #0]
 8017036:	f003 0310 	and.w	r3, r3, #16
 801703a:	2b00      	cmp	r3, #0
 801703c:	f000 8234 	beq.w	80174a8 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017040:	4b95      	ldr	r3, [pc, #596]	@ (8017298 <tcp_process+0x594>)
 8017042:	6819      	ldr	r1, [r3, #0]
 8017044:	4b95      	ldr	r3, [pc, #596]	@ (801729c <tcp_process+0x598>)
 8017046:	881b      	ldrh	r3, [r3, #0]
 8017048:	461a      	mov	r2, r3
 801704a:	4b95      	ldr	r3, [pc, #596]	@ (80172a0 <tcp_process+0x59c>)
 801704c:	681b      	ldr	r3, [r3, #0]
 801704e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017050:	4b94      	ldr	r3, [pc, #592]	@ (80172a4 <tcp_process+0x5a0>)
 8017052:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017054:	885b      	ldrh	r3, [r3, #2]
 8017056:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017058:	4a92      	ldr	r2, [pc, #584]	@ (80172a4 <tcp_process+0x5a0>)
 801705a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801705c:	8812      	ldrh	r2, [r2, #0]
 801705e:	b292      	uxth	r2, r2
 8017060:	9202      	str	r2, [sp, #8]
 8017062:	9301      	str	r3, [sp, #4]
 8017064:	4b90      	ldr	r3, [pc, #576]	@ (80172a8 <tcp_process+0x5a4>)
 8017066:	9300      	str	r3, [sp, #0]
 8017068:	4b90      	ldr	r3, [pc, #576]	@ (80172ac <tcp_process+0x5a8>)
 801706a:	4602      	mov	r2, r0
 801706c:	6878      	ldr	r0, [r7, #4]
 801706e:	f003 f8d7 	bl	801a220 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8017072:	687b      	ldr	r3, [r7, #4]
 8017074:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017078:	2b05      	cmp	r3, #5
 801707a:	f200 8215 	bhi.w	80174a8 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801707e:	687b      	ldr	r3, [r7, #4]
 8017080:	2200      	movs	r2, #0
 8017082:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8017084:	6878      	ldr	r0, [r7, #4]
 8017086:	f002 fea3 	bl	8019dd0 <tcp_rexmit_rto>
      break;
 801708a:	e20d      	b.n	80174a8 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 801708c:	4b81      	ldr	r3, [pc, #516]	@ (8017294 <tcp_process+0x590>)
 801708e:	781b      	ldrb	r3, [r3, #0]
 8017090:	f003 0310 	and.w	r3, r3, #16
 8017094:	2b00      	cmp	r3, #0
 8017096:	f000 80a1 	beq.w	80171dc <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801709a:	4b7f      	ldr	r3, [pc, #508]	@ (8017298 <tcp_process+0x594>)
 801709c:	681a      	ldr	r2, [r3, #0]
 801709e:	687b      	ldr	r3, [r7, #4]
 80170a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80170a2:	1ad3      	subs	r3, r2, r3
 80170a4:	3b01      	subs	r3, #1
 80170a6:	2b00      	cmp	r3, #0
 80170a8:	db7e      	blt.n	80171a8 <tcp_process+0x4a4>
 80170aa:	4b7b      	ldr	r3, [pc, #492]	@ (8017298 <tcp_process+0x594>)
 80170ac:	681a      	ldr	r2, [r3, #0]
 80170ae:	687b      	ldr	r3, [r7, #4]
 80170b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80170b2:	1ad3      	subs	r3, r2, r3
 80170b4:	2b00      	cmp	r3, #0
 80170b6:	dc77      	bgt.n	80171a8 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80170b8:	687b      	ldr	r3, [r7, #4]
 80170ba:	2204      	movs	r2, #4
 80170bc:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80170be:	687b      	ldr	r3, [r7, #4]
 80170c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80170c2:	2b00      	cmp	r3, #0
 80170c4:	d102      	bne.n	80170cc <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80170c6:	23fa      	movs	r3, #250	@ 0xfa
 80170c8:	76bb      	strb	r3, [r7, #26]
 80170ca:	e01d      	b.n	8017108 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80170cc:	687b      	ldr	r3, [r7, #4]
 80170ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80170d0:	699b      	ldr	r3, [r3, #24]
 80170d2:	2b00      	cmp	r3, #0
 80170d4:	d106      	bne.n	80170e4 <tcp_process+0x3e0>
 80170d6:	4b76      	ldr	r3, [pc, #472]	@ (80172b0 <tcp_process+0x5ac>)
 80170d8:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 80170dc:	4975      	ldr	r1, [pc, #468]	@ (80172b4 <tcp_process+0x5b0>)
 80170de:	4876      	ldr	r0, [pc, #472]	@ (80172b8 <tcp_process+0x5b4>)
 80170e0:	f008 f844 	bl	801f16c <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80170e4:	687b      	ldr	r3, [r7, #4]
 80170e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80170e8:	699b      	ldr	r3, [r3, #24]
 80170ea:	2b00      	cmp	r3, #0
 80170ec:	d00a      	beq.n	8017104 <tcp_process+0x400>
 80170ee:	687b      	ldr	r3, [r7, #4]
 80170f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80170f2:	699b      	ldr	r3, [r3, #24]
 80170f4:	687a      	ldr	r2, [r7, #4]
 80170f6:	6910      	ldr	r0, [r2, #16]
 80170f8:	2200      	movs	r2, #0
 80170fa:	6879      	ldr	r1, [r7, #4]
 80170fc:	4798      	blx	r3
 80170fe:	4603      	mov	r3, r0
 8017100:	76bb      	strb	r3, [r7, #26]
 8017102:	e001      	b.n	8017108 <tcp_process+0x404>
 8017104:	23f0      	movs	r3, #240	@ 0xf0
 8017106:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8017108:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801710c:	2b00      	cmp	r3, #0
 801710e:	d00a      	beq.n	8017126 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8017110:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017114:	f113 0f0d 	cmn.w	r3, #13
 8017118:	d002      	beq.n	8017120 <tcp_process+0x41c>
              tcp_abort(pcb);
 801711a:	6878      	ldr	r0, [r7, #4]
 801711c:	f7fd fbfe 	bl	801491c <tcp_abort>
            }
            return ERR_ABRT;
 8017120:	f06f 030c 	mvn.w	r3, #12
 8017124:	e1ce      	b.n	80174c4 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8017126:	6878      	ldr	r0, [r7, #4]
 8017128:	f000 fae0 	bl	80176ec <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 801712c:	4b63      	ldr	r3, [pc, #396]	@ (80172bc <tcp_process+0x5b8>)
 801712e:	881b      	ldrh	r3, [r3, #0]
 8017130:	2b00      	cmp	r3, #0
 8017132:	d005      	beq.n	8017140 <tcp_process+0x43c>
            recv_acked--;
 8017134:	4b61      	ldr	r3, [pc, #388]	@ (80172bc <tcp_process+0x5b8>)
 8017136:	881b      	ldrh	r3, [r3, #0]
 8017138:	3b01      	subs	r3, #1
 801713a:	b29a      	uxth	r2, r3
 801713c:	4b5f      	ldr	r3, [pc, #380]	@ (80172bc <tcp_process+0x5b8>)
 801713e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8017140:	687b      	ldr	r3, [r7, #4]
 8017142:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017144:	009a      	lsls	r2, r3, #2
 8017146:	687b      	ldr	r3, [r7, #4]
 8017148:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801714a:	005b      	lsls	r3, r3, #1
 801714c:	f241 111c 	movw	r1, #4380	@ 0x111c
 8017150:	428b      	cmp	r3, r1
 8017152:	bf38      	it	cc
 8017154:	460b      	movcc	r3, r1
 8017156:	429a      	cmp	r2, r3
 8017158:	d204      	bcs.n	8017164 <tcp_process+0x460>
 801715a:	687b      	ldr	r3, [r7, #4]
 801715c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801715e:	009b      	lsls	r3, r3, #2
 8017160:	b29b      	uxth	r3, r3
 8017162:	e00d      	b.n	8017180 <tcp_process+0x47c>
 8017164:	687b      	ldr	r3, [r7, #4]
 8017166:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017168:	005b      	lsls	r3, r3, #1
 801716a:	f241 121c 	movw	r2, #4380	@ 0x111c
 801716e:	4293      	cmp	r3, r2
 8017170:	d904      	bls.n	801717c <tcp_process+0x478>
 8017172:	687b      	ldr	r3, [r7, #4]
 8017174:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017176:	005b      	lsls	r3, r3, #1
 8017178:	b29b      	uxth	r3, r3
 801717a:	e001      	b.n	8017180 <tcp_process+0x47c>
 801717c:	f241 131c 	movw	r3, #4380	@ 0x111c
 8017180:	687a      	ldr	r2, [r7, #4]
 8017182:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8017186:	4b4e      	ldr	r3, [pc, #312]	@ (80172c0 <tcp_process+0x5bc>)
 8017188:	781b      	ldrb	r3, [r3, #0]
 801718a:	f003 0320 	and.w	r3, r3, #32
 801718e:	2b00      	cmp	r3, #0
 8017190:	d037      	beq.n	8017202 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8017192:	687b      	ldr	r3, [r7, #4]
 8017194:	8b5b      	ldrh	r3, [r3, #26]
 8017196:	f043 0302 	orr.w	r3, r3, #2
 801719a:	b29a      	uxth	r2, r3
 801719c:	687b      	ldr	r3, [r7, #4]
 801719e:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80171a0:	687b      	ldr	r3, [r7, #4]
 80171a2:	2207      	movs	r2, #7
 80171a4:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80171a6:	e02c      	b.n	8017202 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80171a8:	4b3b      	ldr	r3, [pc, #236]	@ (8017298 <tcp_process+0x594>)
 80171aa:	6819      	ldr	r1, [r3, #0]
 80171ac:	4b3b      	ldr	r3, [pc, #236]	@ (801729c <tcp_process+0x598>)
 80171ae:	881b      	ldrh	r3, [r3, #0]
 80171b0:	461a      	mov	r2, r3
 80171b2:	4b3b      	ldr	r3, [pc, #236]	@ (80172a0 <tcp_process+0x59c>)
 80171b4:	681b      	ldr	r3, [r3, #0]
 80171b6:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80171b8:	4b3a      	ldr	r3, [pc, #232]	@ (80172a4 <tcp_process+0x5a0>)
 80171ba:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80171bc:	885b      	ldrh	r3, [r3, #2]
 80171be:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80171c0:	4a38      	ldr	r2, [pc, #224]	@ (80172a4 <tcp_process+0x5a0>)
 80171c2:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80171c4:	8812      	ldrh	r2, [r2, #0]
 80171c6:	b292      	uxth	r2, r2
 80171c8:	9202      	str	r2, [sp, #8]
 80171ca:	9301      	str	r3, [sp, #4]
 80171cc:	4b36      	ldr	r3, [pc, #216]	@ (80172a8 <tcp_process+0x5a4>)
 80171ce:	9300      	str	r3, [sp, #0]
 80171d0:	4b36      	ldr	r3, [pc, #216]	@ (80172ac <tcp_process+0x5a8>)
 80171d2:	4602      	mov	r2, r0
 80171d4:	6878      	ldr	r0, [r7, #4]
 80171d6:	f003 f823 	bl	801a220 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80171da:	e167      	b.n	80174ac <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80171dc:	4b2d      	ldr	r3, [pc, #180]	@ (8017294 <tcp_process+0x590>)
 80171de:	781b      	ldrb	r3, [r3, #0]
 80171e0:	f003 0302 	and.w	r3, r3, #2
 80171e4:	2b00      	cmp	r3, #0
 80171e6:	f000 8161 	beq.w	80174ac <tcp_process+0x7a8>
 80171ea:	687b      	ldr	r3, [r7, #4]
 80171ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80171ee:	1e5a      	subs	r2, r3, #1
 80171f0:	4b2b      	ldr	r3, [pc, #172]	@ (80172a0 <tcp_process+0x59c>)
 80171f2:	681b      	ldr	r3, [r3, #0]
 80171f4:	429a      	cmp	r2, r3
 80171f6:	f040 8159 	bne.w	80174ac <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80171fa:	6878      	ldr	r0, [r7, #4]
 80171fc:	f002 fe0a 	bl	8019e14 <tcp_rexmit>
      break;
 8017200:	e154      	b.n	80174ac <tcp_process+0x7a8>
 8017202:	e153      	b.n	80174ac <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8017204:	6878      	ldr	r0, [r7, #4]
 8017206:	f000 fa71 	bl	80176ec <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801720a:	4b2d      	ldr	r3, [pc, #180]	@ (80172c0 <tcp_process+0x5bc>)
 801720c:	781b      	ldrb	r3, [r3, #0]
 801720e:	f003 0320 	and.w	r3, r3, #32
 8017212:	2b00      	cmp	r3, #0
 8017214:	f000 814c 	beq.w	80174b0 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8017218:	687b      	ldr	r3, [r7, #4]
 801721a:	8b5b      	ldrh	r3, [r3, #26]
 801721c:	f043 0302 	orr.w	r3, r3, #2
 8017220:	b29a      	uxth	r2, r3
 8017222:	687b      	ldr	r3, [r7, #4]
 8017224:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8017226:	687b      	ldr	r3, [r7, #4]
 8017228:	2207      	movs	r2, #7
 801722a:	751a      	strb	r2, [r3, #20]
      }
      break;
 801722c:	e140      	b.n	80174b0 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801722e:	6878      	ldr	r0, [r7, #4]
 8017230:	f000 fa5c 	bl	80176ec <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8017234:	4b22      	ldr	r3, [pc, #136]	@ (80172c0 <tcp_process+0x5bc>)
 8017236:	781b      	ldrb	r3, [r3, #0]
 8017238:	f003 0320 	and.w	r3, r3, #32
 801723c:	2b00      	cmp	r3, #0
 801723e:	d071      	beq.n	8017324 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017240:	4b14      	ldr	r3, [pc, #80]	@ (8017294 <tcp_process+0x590>)
 8017242:	781b      	ldrb	r3, [r3, #0]
 8017244:	f003 0310 	and.w	r3, r3, #16
 8017248:	2b00      	cmp	r3, #0
 801724a:	d060      	beq.n	801730e <tcp_process+0x60a>
 801724c:	687b      	ldr	r3, [r7, #4]
 801724e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017250:	4b11      	ldr	r3, [pc, #68]	@ (8017298 <tcp_process+0x594>)
 8017252:	681b      	ldr	r3, [r3, #0]
 8017254:	429a      	cmp	r2, r3
 8017256:	d15a      	bne.n	801730e <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801725c:	2b00      	cmp	r3, #0
 801725e:	d156      	bne.n	801730e <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8017260:	687b      	ldr	r3, [r7, #4]
 8017262:	8b5b      	ldrh	r3, [r3, #26]
 8017264:	f043 0302 	orr.w	r3, r3, #2
 8017268:	b29a      	uxth	r2, r3
 801726a:	687b      	ldr	r3, [r7, #4]
 801726c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801726e:	6878      	ldr	r0, [r7, #4]
 8017270:	f7fe fdbc 	bl	8015dec <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8017274:	4b13      	ldr	r3, [pc, #76]	@ (80172c4 <tcp_process+0x5c0>)
 8017276:	681b      	ldr	r3, [r3, #0]
 8017278:	687a      	ldr	r2, [r7, #4]
 801727a:	429a      	cmp	r2, r3
 801727c:	d105      	bne.n	801728a <tcp_process+0x586>
 801727e:	4b11      	ldr	r3, [pc, #68]	@ (80172c4 <tcp_process+0x5c0>)
 8017280:	681b      	ldr	r3, [r3, #0]
 8017282:	68db      	ldr	r3, [r3, #12]
 8017284:	4a0f      	ldr	r2, [pc, #60]	@ (80172c4 <tcp_process+0x5c0>)
 8017286:	6013      	str	r3, [r2, #0]
 8017288:	e02e      	b.n	80172e8 <tcp_process+0x5e4>
 801728a:	4b0e      	ldr	r3, [pc, #56]	@ (80172c4 <tcp_process+0x5c0>)
 801728c:	681b      	ldr	r3, [r3, #0]
 801728e:	617b      	str	r3, [r7, #20]
 8017290:	e027      	b.n	80172e2 <tcp_process+0x5de>
 8017292:	bf00      	nop
 8017294:	20067dbc 	.word	0x20067dbc
 8017298:	20067db4 	.word	0x20067db4
 801729c:	20067dba 	.word	0x20067dba
 80172a0:	20067db0 	.word	0x20067db0
 80172a4:	20067da0 	.word	0x20067da0
 80172a8:	20064b2c 	.word	0x20064b2c
 80172ac:	20064b30 	.word	0x20064b30
 80172b0:	08025d3c 	.word	0x08025d3c
 80172b4:	08025fdc 	.word	0x08025fdc
 80172b8:	08025d88 	.word	0x08025d88
 80172bc:	20067db8 	.word	0x20067db8
 80172c0:	20067dbd 	.word	0x20067dbd
 80172c4:	20067d84 	.word	0x20067d84
 80172c8:	697b      	ldr	r3, [r7, #20]
 80172ca:	68db      	ldr	r3, [r3, #12]
 80172cc:	687a      	ldr	r2, [r7, #4]
 80172ce:	429a      	cmp	r2, r3
 80172d0:	d104      	bne.n	80172dc <tcp_process+0x5d8>
 80172d2:	687b      	ldr	r3, [r7, #4]
 80172d4:	68da      	ldr	r2, [r3, #12]
 80172d6:	697b      	ldr	r3, [r7, #20]
 80172d8:	60da      	str	r2, [r3, #12]
 80172da:	e005      	b.n	80172e8 <tcp_process+0x5e4>
 80172dc:	697b      	ldr	r3, [r7, #20]
 80172de:	68db      	ldr	r3, [r3, #12]
 80172e0:	617b      	str	r3, [r7, #20]
 80172e2:	697b      	ldr	r3, [r7, #20]
 80172e4:	2b00      	cmp	r3, #0
 80172e6:	d1ef      	bne.n	80172c8 <tcp_process+0x5c4>
 80172e8:	687b      	ldr	r3, [r7, #4]
 80172ea:	2200      	movs	r2, #0
 80172ec:	60da      	str	r2, [r3, #12]
 80172ee:	4b77      	ldr	r3, [pc, #476]	@ (80174cc <tcp_process+0x7c8>)
 80172f0:	2201      	movs	r2, #1
 80172f2:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80172f4:	687b      	ldr	r3, [r7, #4]
 80172f6:	220a      	movs	r2, #10
 80172f8:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80172fa:	4b75      	ldr	r3, [pc, #468]	@ (80174d0 <tcp_process+0x7cc>)
 80172fc:	681a      	ldr	r2, [r3, #0]
 80172fe:	687b      	ldr	r3, [r7, #4]
 8017300:	60da      	str	r2, [r3, #12]
 8017302:	4a73      	ldr	r2, [pc, #460]	@ (80174d0 <tcp_process+0x7cc>)
 8017304:	687b      	ldr	r3, [r7, #4]
 8017306:	6013      	str	r3, [r2, #0]
 8017308:	f003 f94c 	bl	801a5a4 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 801730c:	e0d2      	b.n	80174b4 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801730e:	687b      	ldr	r3, [r7, #4]
 8017310:	8b5b      	ldrh	r3, [r3, #26]
 8017312:	f043 0302 	orr.w	r3, r3, #2
 8017316:	b29a      	uxth	r2, r3
 8017318:	687b      	ldr	r3, [r7, #4]
 801731a:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 801731c:	687b      	ldr	r3, [r7, #4]
 801731e:	2208      	movs	r2, #8
 8017320:	751a      	strb	r2, [r3, #20]
      break;
 8017322:	e0c7      	b.n	80174b4 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017324:	4b6b      	ldr	r3, [pc, #428]	@ (80174d4 <tcp_process+0x7d0>)
 8017326:	781b      	ldrb	r3, [r3, #0]
 8017328:	f003 0310 	and.w	r3, r3, #16
 801732c:	2b00      	cmp	r3, #0
 801732e:	f000 80c1 	beq.w	80174b4 <tcp_process+0x7b0>
 8017332:	687b      	ldr	r3, [r7, #4]
 8017334:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017336:	4b68      	ldr	r3, [pc, #416]	@ (80174d8 <tcp_process+0x7d4>)
 8017338:	681b      	ldr	r3, [r3, #0]
 801733a:	429a      	cmp	r2, r3
 801733c:	f040 80ba 	bne.w	80174b4 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8017340:	687b      	ldr	r3, [r7, #4]
 8017342:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017344:	2b00      	cmp	r3, #0
 8017346:	f040 80b5 	bne.w	80174b4 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 801734a:	687b      	ldr	r3, [r7, #4]
 801734c:	2206      	movs	r2, #6
 801734e:	751a      	strb	r2, [r3, #20]
      break;
 8017350:	e0b0      	b.n	80174b4 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8017352:	6878      	ldr	r0, [r7, #4]
 8017354:	f000 f9ca 	bl	80176ec <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8017358:	4b60      	ldr	r3, [pc, #384]	@ (80174dc <tcp_process+0x7d8>)
 801735a:	781b      	ldrb	r3, [r3, #0]
 801735c:	f003 0320 	and.w	r3, r3, #32
 8017360:	2b00      	cmp	r3, #0
 8017362:	f000 80a9 	beq.w	80174b8 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8017366:	687b      	ldr	r3, [r7, #4]
 8017368:	8b5b      	ldrh	r3, [r3, #26]
 801736a:	f043 0302 	orr.w	r3, r3, #2
 801736e:	b29a      	uxth	r2, r3
 8017370:	687b      	ldr	r3, [r7, #4]
 8017372:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8017374:	6878      	ldr	r0, [r7, #4]
 8017376:	f7fe fd39 	bl	8015dec <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801737a:	4b59      	ldr	r3, [pc, #356]	@ (80174e0 <tcp_process+0x7dc>)
 801737c:	681b      	ldr	r3, [r3, #0]
 801737e:	687a      	ldr	r2, [r7, #4]
 8017380:	429a      	cmp	r2, r3
 8017382:	d105      	bne.n	8017390 <tcp_process+0x68c>
 8017384:	4b56      	ldr	r3, [pc, #344]	@ (80174e0 <tcp_process+0x7dc>)
 8017386:	681b      	ldr	r3, [r3, #0]
 8017388:	68db      	ldr	r3, [r3, #12]
 801738a:	4a55      	ldr	r2, [pc, #340]	@ (80174e0 <tcp_process+0x7dc>)
 801738c:	6013      	str	r3, [r2, #0]
 801738e:	e013      	b.n	80173b8 <tcp_process+0x6b4>
 8017390:	4b53      	ldr	r3, [pc, #332]	@ (80174e0 <tcp_process+0x7dc>)
 8017392:	681b      	ldr	r3, [r3, #0]
 8017394:	613b      	str	r3, [r7, #16]
 8017396:	e00c      	b.n	80173b2 <tcp_process+0x6ae>
 8017398:	693b      	ldr	r3, [r7, #16]
 801739a:	68db      	ldr	r3, [r3, #12]
 801739c:	687a      	ldr	r2, [r7, #4]
 801739e:	429a      	cmp	r2, r3
 80173a0:	d104      	bne.n	80173ac <tcp_process+0x6a8>
 80173a2:	687b      	ldr	r3, [r7, #4]
 80173a4:	68da      	ldr	r2, [r3, #12]
 80173a6:	693b      	ldr	r3, [r7, #16]
 80173a8:	60da      	str	r2, [r3, #12]
 80173aa:	e005      	b.n	80173b8 <tcp_process+0x6b4>
 80173ac:	693b      	ldr	r3, [r7, #16]
 80173ae:	68db      	ldr	r3, [r3, #12]
 80173b0:	613b      	str	r3, [r7, #16]
 80173b2:	693b      	ldr	r3, [r7, #16]
 80173b4:	2b00      	cmp	r3, #0
 80173b6:	d1ef      	bne.n	8017398 <tcp_process+0x694>
 80173b8:	687b      	ldr	r3, [r7, #4]
 80173ba:	2200      	movs	r2, #0
 80173bc:	60da      	str	r2, [r3, #12]
 80173be:	4b43      	ldr	r3, [pc, #268]	@ (80174cc <tcp_process+0x7c8>)
 80173c0:	2201      	movs	r2, #1
 80173c2:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80173c4:	687b      	ldr	r3, [r7, #4]
 80173c6:	220a      	movs	r2, #10
 80173c8:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80173ca:	4b41      	ldr	r3, [pc, #260]	@ (80174d0 <tcp_process+0x7cc>)
 80173cc:	681a      	ldr	r2, [r3, #0]
 80173ce:	687b      	ldr	r3, [r7, #4]
 80173d0:	60da      	str	r2, [r3, #12]
 80173d2:	4a3f      	ldr	r2, [pc, #252]	@ (80174d0 <tcp_process+0x7cc>)
 80173d4:	687b      	ldr	r3, [r7, #4]
 80173d6:	6013      	str	r3, [r2, #0]
 80173d8:	f003 f8e4 	bl	801a5a4 <tcp_timer_needed>
      }
      break;
 80173dc:	e06c      	b.n	80174b8 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80173de:	6878      	ldr	r0, [r7, #4]
 80173e0:	f000 f984 	bl	80176ec <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80173e4:	4b3b      	ldr	r3, [pc, #236]	@ (80174d4 <tcp_process+0x7d0>)
 80173e6:	781b      	ldrb	r3, [r3, #0]
 80173e8:	f003 0310 	and.w	r3, r3, #16
 80173ec:	2b00      	cmp	r3, #0
 80173ee:	d065      	beq.n	80174bc <tcp_process+0x7b8>
 80173f0:	687b      	ldr	r3, [r7, #4]
 80173f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80173f4:	4b38      	ldr	r3, [pc, #224]	@ (80174d8 <tcp_process+0x7d4>)
 80173f6:	681b      	ldr	r3, [r3, #0]
 80173f8:	429a      	cmp	r2, r3
 80173fa:	d15f      	bne.n	80174bc <tcp_process+0x7b8>
 80173fc:	687b      	ldr	r3, [r7, #4]
 80173fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017400:	2b00      	cmp	r3, #0
 8017402:	d15b      	bne.n	80174bc <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8017404:	6878      	ldr	r0, [r7, #4]
 8017406:	f7fe fcf1 	bl	8015dec <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801740a:	4b35      	ldr	r3, [pc, #212]	@ (80174e0 <tcp_process+0x7dc>)
 801740c:	681b      	ldr	r3, [r3, #0]
 801740e:	687a      	ldr	r2, [r7, #4]
 8017410:	429a      	cmp	r2, r3
 8017412:	d105      	bne.n	8017420 <tcp_process+0x71c>
 8017414:	4b32      	ldr	r3, [pc, #200]	@ (80174e0 <tcp_process+0x7dc>)
 8017416:	681b      	ldr	r3, [r3, #0]
 8017418:	68db      	ldr	r3, [r3, #12]
 801741a:	4a31      	ldr	r2, [pc, #196]	@ (80174e0 <tcp_process+0x7dc>)
 801741c:	6013      	str	r3, [r2, #0]
 801741e:	e013      	b.n	8017448 <tcp_process+0x744>
 8017420:	4b2f      	ldr	r3, [pc, #188]	@ (80174e0 <tcp_process+0x7dc>)
 8017422:	681b      	ldr	r3, [r3, #0]
 8017424:	60fb      	str	r3, [r7, #12]
 8017426:	e00c      	b.n	8017442 <tcp_process+0x73e>
 8017428:	68fb      	ldr	r3, [r7, #12]
 801742a:	68db      	ldr	r3, [r3, #12]
 801742c:	687a      	ldr	r2, [r7, #4]
 801742e:	429a      	cmp	r2, r3
 8017430:	d104      	bne.n	801743c <tcp_process+0x738>
 8017432:	687b      	ldr	r3, [r7, #4]
 8017434:	68da      	ldr	r2, [r3, #12]
 8017436:	68fb      	ldr	r3, [r7, #12]
 8017438:	60da      	str	r2, [r3, #12]
 801743a:	e005      	b.n	8017448 <tcp_process+0x744>
 801743c:	68fb      	ldr	r3, [r7, #12]
 801743e:	68db      	ldr	r3, [r3, #12]
 8017440:	60fb      	str	r3, [r7, #12]
 8017442:	68fb      	ldr	r3, [r7, #12]
 8017444:	2b00      	cmp	r3, #0
 8017446:	d1ef      	bne.n	8017428 <tcp_process+0x724>
 8017448:	687b      	ldr	r3, [r7, #4]
 801744a:	2200      	movs	r2, #0
 801744c:	60da      	str	r2, [r3, #12]
 801744e:	4b1f      	ldr	r3, [pc, #124]	@ (80174cc <tcp_process+0x7c8>)
 8017450:	2201      	movs	r2, #1
 8017452:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8017454:	687b      	ldr	r3, [r7, #4]
 8017456:	220a      	movs	r2, #10
 8017458:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801745a:	4b1d      	ldr	r3, [pc, #116]	@ (80174d0 <tcp_process+0x7cc>)
 801745c:	681a      	ldr	r2, [r3, #0]
 801745e:	687b      	ldr	r3, [r7, #4]
 8017460:	60da      	str	r2, [r3, #12]
 8017462:	4a1b      	ldr	r2, [pc, #108]	@ (80174d0 <tcp_process+0x7cc>)
 8017464:	687b      	ldr	r3, [r7, #4]
 8017466:	6013      	str	r3, [r2, #0]
 8017468:	f003 f89c 	bl	801a5a4 <tcp_timer_needed>
      }
      break;
 801746c:	e026      	b.n	80174bc <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801746e:	6878      	ldr	r0, [r7, #4]
 8017470:	f000 f93c 	bl	80176ec <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8017474:	4b17      	ldr	r3, [pc, #92]	@ (80174d4 <tcp_process+0x7d0>)
 8017476:	781b      	ldrb	r3, [r3, #0]
 8017478:	f003 0310 	and.w	r3, r3, #16
 801747c:	2b00      	cmp	r3, #0
 801747e:	d01f      	beq.n	80174c0 <tcp_process+0x7bc>
 8017480:	687b      	ldr	r3, [r7, #4]
 8017482:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017484:	4b14      	ldr	r3, [pc, #80]	@ (80174d8 <tcp_process+0x7d4>)
 8017486:	681b      	ldr	r3, [r3, #0]
 8017488:	429a      	cmp	r2, r3
 801748a:	d119      	bne.n	80174c0 <tcp_process+0x7bc>
 801748c:	687b      	ldr	r3, [r7, #4]
 801748e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017490:	2b00      	cmp	r3, #0
 8017492:	d115      	bne.n	80174c0 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8017494:	4b11      	ldr	r3, [pc, #68]	@ (80174dc <tcp_process+0x7d8>)
 8017496:	781b      	ldrb	r3, [r3, #0]
 8017498:	f043 0310 	orr.w	r3, r3, #16
 801749c:	b2da      	uxtb	r2, r3
 801749e:	4b0f      	ldr	r3, [pc, #60]	@ (80174dc <tcp_process+0x7d8>)
 80174a0:	701a      	strb	r2, [r3, #0]
      }
      break;
 80174a2:	e00d      	b.n	80174c0 <tcp_process+0x7bc>
    default:
      break;
 80174a4:	bf00      	nop
 80174a6:	e00c      	b.n	80174c2 <tcp_process+0x7be>
      break;
 80174a8:	bf00      	nop
 80174aa:	e00a      	b.n	80174c2 <tcp_process+0x7be>
      break;
 80174ac:	bf00      	nop
 80174ae:	e008      	b.n	80174c2 <tcp_process+0x7be>
      break;
 80174b0:	bf00      	nop
 80174b2:	e006      	b.n	80174c2 <tcp_process+0x7be>
      break;
 80174b4:	bf00      	nop
 80174b6:	e004      	b.n	80174c2 <tcp_process+0x7be>
      break;
 80174b8:	bf00      	nop
 80174ba:	e002      	b.n	80174c2 <tcp_process+0x7be>
      break;
 80174bc:	bf00      	nop
 80174be:	e000      	b.n	80174c2 <tcp_process+0x7be>
      break;
 80174c0:	bf00      	nop
  }
  return ERR_OK;
 80174c2:	2300      	movs	r3, #0
}
 80174c4:	4618      	mov	r0, r3
 80174c6:	3724      	adds	r7, #36	@ 0x24
 80174c8:	46bd      	mov	sp, r7
 80174ca:	bd90      	pop	{r4, r7, pc}
 80174cc:	20067d8c 	.word	0x20067d8c
 80174d0:	20067d88 	.word	0x20067d88
 80174d4:	20067dbc 	.word	0x20067dbc
 80174d8:	20067db4 	.word	0x20067db4
 80174dc:	20067dbd 	.word	0x20067dbd
 80174e0:	20067d84 	.word	0x20067d84

080174e4 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80174e4:	b590      	push	{r4, r7, lr}
 80174e6:	b085      	sub	sp, #20
 80174e8:	af00      	add	r7, sp, #0
 80174ea:	6078      	str	r0, [r7, #4]
 80174ec:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80174ee:	687b      	ldr	r3, [r7, #4]
 80174f0:	2b00      	cmp	r3, #0
 80174f2:	d106      	bne.n	8017502 <tcp_oos_insert_segment+0x1e>
 80174f4:	4b3b      	ldr	r3, [pc, #236]	@ (80175e4 <tcp_oos_insert_segment+0x100>)
 80174f6:	f240 421f 	movw	r2, #1055	@ 0x41f
 80174fa:	493b      	ldr	r1, [pc, #236]	@ (80175e8 <tcp_oos_insert_segment+0x104>)
 80174fc:	483b      	ldr	r0, [pc, #236]	@ (80175ec <tcp_oos_insert_segment+0x108>)
 80174fe:	f007 fe35 	bl	801f16c <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8017502:	687b      	ldr	r3, [r7, #4]
 8017504:	68db      	ldr	r3, [r3, #12]
 8017506:	899b      	ldrh	r3, [r3, #12]
 8017508:	b29b      	uxth	r3, r3
 801750a:	4618      	mov	r0, r3
 801750c:	f7f9 feb0 	bl	8011270 <lwip_htons>
 8017510:	4603      	mov	r3, r0
 8017512:	b2db      	uxtb	r3, r3
 8017514:	f003 0301 	and.w	r3, r3, #1
 8017518:	2b00      	cmp	r3, #0
 801751a:	d028      	beq.n	801756e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 801751c:	6838      	ldr	r0, [r7, #0]
 801751e:	f7fe f995 	bl	801584c <tcp_segs_free>
    next = NULL;
 8017522:	2300      	movs	r3, #0
 8017524:	603b      	str	r3, [r7, #0]
 8017526:	e056      	b.n	80175d6 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017528:	683b      	ldr	r3, [r7, #0]
 801752a:	68db      	ldr	r3, [r3, #12]
 801752c:	899b      	ldrh	r3, [r3, #12]
 801752e:	b29b      	uxth	r3, r3
 8017530:	4618      	mov	r0, r3
 8017532:	f7f9 fe9d 	bl	8011270 <lwip_htons>
 8017536:	4603      	mov	r3, r0
 8017538:	b2db      	uxtb	r3, r3
 801753a:	f003 0301 	and.w	r3, r3, #1
 801753e:	2b00      	cmp	r3, #0
 8017540:	d00d      	beq.n	801755e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8017542:	687b      	ldr	r3, [r7, #4]
 8017544:	68db      	ldr	r3, [r3, #12]
 8017546:	899b      	ldrh	r3, [r3, #12]
 8017548:	b29c      	uxth	r4, r3
 801754a:	2001      	movs	r0, #1
 801754c:	f7f9 fe90 	bl	8011270 <lwip_htons>
 8017550:	4603      	mov	r3, r0
 8017552:	461a      	mov	r2, r3
 8017554:	687b      	ldr	r3, [r7, #4]
 8017556:	68db      	ldr	r3, [r3, #12]
 8017558:	4322      	orrs	r2, r4
 801755a:	b292      	uxth	r2, r2
 801755c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801755e:	683b      	ldr	r3, [r7, #0]
 8017560:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8017562:	683b      	ldr	r3, [r7, #0]
 8017564:	681b      	ldr	r3, [r3, #0]
 8017566:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8017568:	68f8      	ldr	r0, [r7, #12]
 801756a:	f7fe f984 	bl	8015876 <tcp_seg_free>
    while (next &&
 801756e:	683b      	ldr	r3, [r7, #0]
 8017570:	2b00      	cmp	r3, #0
 8017572:	d00e      	beq.n	8017592 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8017574:	687b      	ldr	r3, [r7, #4]
 8017576:	891b      	ldrh	r3, [r3, #8]
 8017578:	461a      	mov	r2, r3
 801757a:	4b1d      	ldr	r3, [pc, #116]	@ (80175f0 <tcp_oos_insert_segment+0x10c>)
 801757c:	681b      	ldr	r3, [r3, #0]
 801757e:	441a      	add	r2, r3
 8017580:	683b      	ldr	r3, [r7, #0]
 8017582:	68db      	ldr	r3, [r3, #12]
 8017584:	685b      	ldr	r3, [r3, #4]
 8017586:	6839      	ldr	r1, [r7, #0]
 8017588:	8909      	ldrh	r1, [r1, #8]
 801758a:	440b      	add	r3, r1
 801758c:	1ad3      	subs	r3, r2, r3
    while (next &&
 801758e:	2b00      	cmp	r3, #0
 8017590:	daca      	bge.n	8017528 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8017592:	683b      	ldr	r3, [r7, #0]
 8017594:	2b00      	cmp	r3, #0
 8017596:	d01e      	beq.n	80175d6 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8017598:	687b      	ldr	r3, [r7, #4]
 801759a:	891b      	ldrh	r3, [r3, #8]
 801759c:	461a      	mov	r2, r3
 801759e:	4b14      	ldr	r3, [pc, #80]	@ (80175f0 <tcp_oos_insert_segment+0x10c>)
 80175a0:	681b      	ldr	r3, [r3, #0]
 80175a2:	441a      	add	r2, r3
 80175a4:	683b      	ldr	r3, [r7, #0]
 80175a6:	68db      	ldr	r3, [r3, #12]
 80175a8:	685b      	ldr	r3, [r3, #4]
 80175aa:	1ad3      	subs	r3, r2, r3
    if (next &&
 80175ac:	2b00      	cmp	r3, #0
 80175ae:	dd12      	ble.n	80175d6 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80175b0:	683b      	ldr	r3, [r7, #0]
 80175b2:	68db      	ldr	r3, [r3, #12]
 80175b4:	685b      	ldr	r3, [r3, #4]
 80175b6:	b29a      	uxth	r2, r3
 80175b8:	4b0d      	ldr	r3, [pc, #52]	@ (80175f0 <tcp_oos_insert_segment+0x10c>)
 80175ba:	681b      	ldr	r3, [r3, #0]
 80175bc:	b29b      	uxth	r3, r3
 80175be:	1ad3      	subs	r3, r2, r3
 80175c0:	b29a      	uxth	r2, r3
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80175c6:	687b      	ldr	r3, [r7, #4]
 80175c8:	685a      	ldr	r2, [r3, #4]
 80175ca:	687b      	ldr	r3, [r7, #4]
 80175cc:	891b      	ldrh	r3, [r3, #8]
 80175ce:	4619      	mov	r1, r3
 80175d0:	4610      	mov	r0, r2
 80175d2:	f7fc f8a1 	bl	8013718 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80175d6:	687b      	ldr	r3, [r7, #4]
 80175d8:	683a      	ldr	r2, [r7, #0]
 80175da:	601a      	str	r2, [r3, #0]
}
 80175dc:	bf00      	nop
 80175de:	3714      	adds	r7, #20
 80175e0:	46bd      	mov	sp, r7
 80175e2:	bd90      	pop	{r4, r7, pc}
 80175e4:	08025d3c 	.word	0x08025d3c
 80175e8:	08025ffc 	.word	0x08025ffc
 80175ec:	08025d88 	.word	0x08025d88
 80175f0:	20067db0 	.word	0x20067db0

080175f4 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80175f4:	b5b0      	push	{r4, r5, r7, lr}
 80175f6:	b086      	sub	sp, #24
 80175f8:	af00      	add	r7, sp, #0
 80175fa:	60f8      	str	r0, [r7, #12]
 80175fc:	60b9      	str	r1, [r7, #8]
 80175fe:	607a      	str	r2, [r7, #4]
 8017600:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8017602:	e03e      	b.n	8017682 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8017604:	68bb      	ldr	r3, [r7, #8]
 8017606:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8017608:	68bb      	ldr	r3, [r7, #8]
 801760a:	681b      	ldr	r3, [r3, #0]
 801760c:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801760e:	697b      	ldr	r3, [r7, #20]
 8017610:	685b      	ldr	r3, [r3, #4]
 8017612:	4618      	mov	r0, r3
 8017614:	f7fc fa94 	bl	8013b40 <pbuf_clen>
 8017618:	4603      	mov	r3, r0
 801761a:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801761c:	68fb      	ldr	r3, [r7, #12]
 801761e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017622:	8a7a      	ldrh	r2, [r7, #18]
 8017624:	429a      	cmp	r2, r3
 8017626:	d906      	bls.n	8017636 <tcp_free_acked_segments+0x42>
 8017628:	4b2a      	ldr	r3, [pc, #168]	@ (80176d4 <tcp_free_acked_segments+0xe0>)
 801762a:	f240 4257 	movw	r2, #1111	@ 0x457
 801762e:	492a      	ldr	r1, [pc, #168]	@ (80176d8 <tcp_free_acked_segments+0xe4>)
 8017630:	482a      	ldr	r0, [pc, #168]	@ (80176dc <tcp_free_acked_segments+0xe8>)
 8017632:	f007 fd9b 	bl	801f16c <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8017636:	68fb      	ldr	r3, [r7, #12]
 8017638:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 801763c:	8a7b      	ldrh	r3, [r7, #18]
 801763e:	1ad3      	subs	r3, r2, r3
 8017640:	b29a      	uxth	r2, r3
 8017642:	68fb      	ldr	r3, [r7, #12]
 8017644:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8017648:	697b      	ldr	r3, [r7, #20]
 801764a:	891a      	ldrh	r2, [r3, #8]
 801764c:	4b24      	ldr	r3, [pc, #144]	@ (80176e0 <tcp_free_acked_segments+0xec>)
 801764e:	881b      	ldrh	r3, [r3, #0]
 8017650:	4413      	add	r3, r2
 8017652:	b29a      	uxth	r2, r3
 8017654:	4b22      	ldr	r3, [pc, #136]	@ (80176e0 <tcp_free_acked_segments+0xec>)
 8017656:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8017658:	6978      	ldr	r0, [r7, #20]
 801765a:	f7fe f90c 	bl	8015876 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801765e:	68fb      	ldr	r3, [r7, #12]
 8017660:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017664:	2b00      	cmp	r3, #0
 8017666:	d00c      	beq.n	8017682 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8017668:	68bb      	ldr	r3, [r7, #8]
 801766a:	2b00      	cmp	r3, #0
 801766c:	d109      	bne.n	8017682 <tcp_free_acked_segments+0x8e>
 801766e:	683b      	ldr	r3, [r7, #0]
 8017670:	2b00      	cmp	r3, #0
 8017672:	d106      	bne.n	8017682 <tcp_free_acked_segments+0x8e>
 8017674:	4b17      	ldr	r3, [pc, #92]	@ (80176d4 <tcp_free_acked_segments+0xe0>)
 8017676:	f240 4261 	movw	r2, #1121	@ 0x461
 801767a:	491a      	ldr	r1, [pc, #104]	@ (80176e4 <tcp_free_acked_segments+0xf0>)
 801767c:	4817      	ldr	r0, [pc, #92]	@ (80176dc <tcp_free_acked_segments+0xe8>)
 801767e:	f007 fd75 	bl	801f16c <iprintf>
  while (seg_list != NULL &&
 8017682:	68bb      	ldr	r3, [r7, #8]
 8017684:	2b00      	cmp	r3, #0
 8017686:	d020      	beq.n	80176ca <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8017688:	68bb      	ldr	r3, [r7, #8]
 801768a:	68db      	ldr	r3, [r3, #12]
 801768c:	685b      	ldr	r3, [r3, #4]
 801768e:	4618      	mov	r0, r3
 8017690:	f7f9 fe04 	bl	801129c <lwip_htonl>
 8017694:	4604      	mov	r4, r0
 8017696:	68bb      	ldr	r3, [r7, #8]
 8017698:	891b      	ldrh	r3, [r3, #8]
 801769a:	461d      	mov	r5, r3
 801769c:	68bb      	ldr	r3, [r7, #8]
 801769e:	68db      	ldr	r3, [r3, #12]
 80176a0:	899b      	ldrh	r3, [r3, #12]
 80176a2:	b29b      	uxth	r3, r3
 80176a4:	4618      	mov	r0, r3
 80176a6:	f7f9 fde3 	bl	8011270 <lwip_htons>
 80176aa:	4603      	mov	r3, r0
 80176ac:	b2db      	uxtb	r3, r3
 80176ae:	f003 0303 	and.w	r3, r3, #3
 80176b2:	2b00      	cmp	r3, #0
 80176b4:	d001      	beq.n	80176ba <tcp_free_acked_segments+0xc6>
 80176b6:	2301      	movs	r3, #1
 80176b8:	e000      	b.n	80176bc <tcp_free_acked_segments+0xc8>
 80176ba:	2300      	movs	r3, #0
 80176bc:	442b      	add	r3, r5
 80176be:	18e2      	adds	r2, r4, r3
 80176c0:	4b09      	ldr	r3, [pc, #36]	@ (80176e8 <tcp_free_acked_segments+0xf4>)
 80176c2:	681b      	ldr	r3, [r3, #0]
 80176c4:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80176c6:	2b00      	cmp	r3, #0
 80176c8:	dd9c      	ble.n	8017604 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80176ca:	68bb      	ldr	r3, [r7, #8]
}
 80176cc:	4618      	mov	r0, r3
 80176ce:	3718      	adds	r7, #24
 80176d0:	46bd      	mov	sp, r7
 80176d2:	bdb0      	pop	{r4, r5, r7, pc}
 80176d4:	08025d3c 	.word	0x08025d3c
 80176d8:	08026024 	.word	0x08026024
 80176dc:	08025d88 	.word	0x08025d88
 80176e0:	20067db8 	.word	0x20067db8
 80176e4:	0802604c 	.word	0x0802604c
 80176e8:	20067db4 	.word	0x20067db4

080176ec <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80176ec:	b5b0      	push	{r4, r5, r7, lr}
 80176ee:	b094      	sub	sp, #80	@ 0x50
 80176f0:	af00      	add	r7, sp, #0
 80176f2:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80176f4:	2300      	movs	r3, #0
 80176f6:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80176f8:	687b      	ldr	r3, [r7, #4]
 80176fa:	2b00      	cmp	r3, #0
 80176fc:	d106      	bne.n	801770c <tcp_receive+0x20>
 80176fe:	4b91      	ldr	r3, [pc, #580]	@ (8017944 <tcp_receive+0x258>)
 8017700:	f240 427b 	movw	r2, #1147	@ 0x47b
 8017704:	4990      	ldr	r1, [pc, #576]	@ (8017948 <tcp_receive+0x25c>)
 8017706:	4891      	ldr	r0, [pc, #580]	@ (801794c <tcp_receive+0x260>)
 8017708:	f007 fd30 	bl	801f16c <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801770c:	687b      	ldr	r3, [r7, #4]
 801770e:	7d1b      	ldrb	r3, [r3, #20]
 8017710:	2b03      	cmp	r3, #3
 8017712:	d806      	bhi.n	8017722 <tcp_receive+0x36>
 8017714:	4b8b      	ldr	r3, [pc, #556]	@ (8017944 <tcp_receive+0x258>)
 8017716:	f240 427c 	movw	r2, #1148	@ 0x47c
 801771a:	498d      	ldr	r1, [pc, #564]	@ (8017950 <tcp_receive+0x264>)
 801771c:	488b      	ldr	r0, [pc, #556]	@ (801794c <tcp_receive+0x260>)
 801771e:	f007 fd25 	bl	801f16c <iprintf>

  if (flags & TCP_ACK) {
 8017722:	4b8c      	ldr	r3, [pc, #560]	@ (8017954 <tcp_receive+0x268>)
 8017724:	781b      	ldrb	r3, [r3, #0]
 8017726:	f003 0310 	and.w	r3, r3, #16
 801772a:	2b00      	cmp	r3, #0
 801772c:	f000 8264 	beq.w	8017bf8 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8017730:	687b      	ldr	r3, [r7, #4]
 8017732:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017736:	461a      	mov	r2, r3
 8017738:	687b      	ldr	r3, [r7, #4]
 801773a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801773c:	4413      	add	r3, r2
 801773e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017740:	687b      	ldr	r3, [r7, #4]
 8017742:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8017744:	4b84      	ldr	r3, [pc, #528]	@ (8017958 <tcp_receive+0x26c>)
 8017746:	681b      	ldr	r3, [r3, #0]
 8017748:	1ad3      	subs	r3, r2, r3
 801774a:	2b00      	cmp	r3, #0
 801774c:	db1b      	blt.n	8017786 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801774e:	687b      	ldr	r3, [r7, #4]
 8017750:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8017752:	4b81      	ldr	r3, [pc, #516]	@ (8017958 <tcp_receive+0x26c>)
 8017754:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017756:	429a      	cmp	r2, r3
 8017758:	d106      	bne.n	8017768 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801775a:	687b      	ldr	r3, [r7, #4]
 801775c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801775e:	4b7f      	ldr	r3, [pc, #508]	@ (801795c <tcp_receive+0x270>)
 8017760:	681b      	ldr	r3, [r3, #0]
 8017762:	1ad3      	subs	r3, r2, r3
 8017764:	2b00      	cmp	r3, #0
 8017766:	db0e      	blt.n	8017786 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017768:	687b      	ldr	r3, [r7, #4]
 801776a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801776c:	4b7b      	ldr	r3, [pc, #492]	@ (801795c <tcp_receive+0x270>)
 801776e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017770:	429a      	cmp	r2, r3
 8017772:	d125      	bne.n	80177c0 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017774:	4b7a      	ldr	r3, [pc, #488]	@ (8017960 <tcp_receive+0x274>)
 8017776:	681b      	ldr	r3, [r3, #0]
 8017778:	89db      	ldrh	r3, [r3, #14]
 801777a:	b29a      	uxth	r2, r3
 801777c:	687b      	ldr	r3, [r7, #4]
 801777e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017782:	429a      	cmp	r2, r3
 8017784:	d91c      	bls.n	80177c0 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8017786:	4b76      	ldr	r3, [pc, #472]	@ (8017960 <tcp_receive+0x274>)
 8017788:	681b      	ldr	r3, [r3, #0]
 801778a:	89db      	ldrh	r3, [r3, #14]
 801778c:	b29a      	uxth	r2, r3
 801778e:	687b      	ldr	r3, [r7, #4]
 8017790:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8017794:	687b      	ldr	r3, [r7, #4]
 8017796:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 801779a:	687b      	ldr	r3, [r7, #4]
 801779c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80177a0:	429a      	cmp	r2, r3
 80177a2:	d205      	bcs.n	80177b0 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 80177a4:	687b      	ldr	r3, [r7, #4]
 80177a6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80177aa:	687b      	ldr	r3, [r7, #4]
 80177ac:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 80177b0:	4b69      	ldr	r3, [pc, #420]	@ (8017958 <tcp_receive+0x26c>)
 80177b2:	681a      	ldr	r2, [r3, #0]
 80177b4:	687b      	ldr	r3, [r7, #4]
 80177b6:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 80177b8:	4b68      	ldr	r3, [pc, #416]	@ (801795c <tcp_receive+0x270>)
 80177ba:	681a      	ldr	r2, [r3, #0]
 80177bc:	687b      	ldr	r3, [r7, #4]
 80177be:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80177c0:	4b66      	ldr	r3, [pc, #408]	@ (801795c <tcp_receive+0x270>)
 80177c2:	681a      	ldr	r2, [r3, #0]
 80177c4:	687b      	ldr	r3, [r7, #4]
 80177c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80177c8:	1ad3      	subs	r3, r2, r3
 80177ca:	2b00      	cmp	r3, #0
 80177cc:	dc58      	bgt.n	8017880 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80177ce:	4b65      	ldr	r3, [pc, #404]	@ (8017964 <tcp_receive+0x278>)
 80177d0:	881b      	ldrh	r3, [r3, #0]
 80177d2:	2b00      	cmp	r3, #0
 80177d4:	d14b      	bne.n	801786e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80177d6:	687b      	ldr	r3, [r7, #4]
 80177d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80177da:	687a      	ldr	r2, [r7, #4]
 80177dc:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 80177e0:	4413      	add	r3, r2
 80177e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80177e4:	429a      	cmp	r2, r3
 80177e6:	d142      	bne.n	801786e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80177e8:	687b      	ldr	r3, [r7, #4]
 80177ea:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80177ee:	2b00      	cmp	r3, #0
 80177f0:	db3d      	blt.n	801786e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80177f2:	687b      	ldr	r3, [r7, #4]
 80177f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80177f6:	4b59      	ldr	r3, [pc, #356]	@ (801795c <tcp_receive+0x270>)
 80177f8:	681b      	ldr	r3, [r3, #0]
 80177fa:	429a      	cmp	r2, r3
 80177fc:	d137      	bne.n	801786e <tcp_receive+0x182>
              found_dupack = 1;
 80177fe:	2301      	movs	r3, #1
 8017800:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8017802:	687b      	ldr	r3, [r7, #4]
 8017804:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017808:	2bff      	cmp	r3, #255	@ 0xff
 801780a:	d007      	beq.n	801781c <tcp_receive+0x130>
                ++pcb->dupacks;
 801780c:	687b      	ldr	r3, [r7, #4]
 801780e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017812:	3301      	adds	r3, #1
 8017814:	b2da      	uxtb	r2, r3
 8017816:	687b      	ldr	r3, [r7, #4]
 8017818:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 801781c:	687b      	ldr	r3, [r7, #4]
 801781e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017822:	2b03      	cmp	r3, #3
 8017824:	d91b      	bls.n	801785e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8017826:	687b      	ldr	r3, [r7, #4]
 8017828:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801782c:	687b      	ldr	r3, [r7, #4]
 801782e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017830:	4413      	add	r3, r2
 8017832:	b29a      	uxth	r2, r3
 8017834:	687b      	ldr	r3, [r7, #4]
 8017836:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801783a:	429a      	cmp	r2, r3
 801783c:	d30a      	bcc.n	8017854 <tcp_receive+0x168>
 801783e:	687b      	ldr	r3, [r7, #4]
 8017840:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017844:	687b      	ldr	r3, [r7, #4]
 8017846:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017848:	4413      	add	r3, r2
 801784a:	b29a      	uxth	r2, r3
 801784c:	687b      	ldr	r3, [r7, #4]
 801784e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017852:	e004      	b.n	801785e <tcp_receive+0x172>
 8017854:	687b      	ldr	r3, [r7, #4]
 8017856:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801785a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 801785e:	687b      	ldr	r3, [r7, #4]
 8017860:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017864:	2b02      	cmp	r3, #2
 8017866:	d902      	bls.n	801786e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8017868:	6878      	ldr	r0, [r7, #4]
 801786a:	f002 fb3f 	bl	8019eec <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 801786e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017870:	2b00      	cmp	r3, #0
 8017872:	f040 8161 	bne.w	8017b38 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8017876:	687b      	ldr	r3, [r7, #4]
 8017878:	2200      	movs	r2, #0
 801787a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801787e:	e15b      	b.n	8017b38 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017880:	4b36      	ldr	r3, [pc, #216]	@ (801795c <tcp_receive+0x270>)
 8017882:	681a      	ldr	r2, [r3, #0]
 8017884:	687b      	ldr	r3, [r7, #4]
 8017886:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017888:	1ad3      	subs	r3, r2, r3
 801788a:	3b01      	subs	r3, #1
 801788c:	2b00      	cmp	r3, #0
 801788e:	f2c0 814e 	blt.w	8017b2e <tcp_receive+0x442>
 8017892:	4b32      	ldr	r3, [pc, #200]	@ (801795c <tcp_receive+0x270>)
 8017894:	681a      	ldr	r2, [r3, #0]
 8017896:	687b      	ldr	r3, [r7, #4]
 8017898:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801789a:	1ad3      	subs	r3, r2, r3
 801789c:	2b00      	cmp	r3, #0
 801789e:	f300 8146 	bgt.w	8017b2e <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80178a2:	687b      	ldr	r3, [r7, #4]
 80178a4:	8b5b      	ldrh	r3, [r3, #26]
 80178a6:	f003 0304 	and.w	r3, r3, #4
 80178aa:	2b00      	cmp	r3, #0
 80178ac:	d010      	beq.n	80178d0 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 80178ae:	687b      	ldr	r3, [r7, #4]
 80178b0:	8b5b      	ldrh	r3, [r3, #26]
 80178b2:	f023 0304 	bic.w	r3, r3, #4
 80178b6:	b29a      	uxth	r2, r3
 80178b8:	687b      	ldr	r3, [r7, #4]
 80178ba:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80178bc:	687b      	ldr	r3, [r7, #4]
 80178be:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80178c2:	687b      	ldr	r3, [r7, #4]
 80178c4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 80178c8:	687b      	ldr	r3, [r7, #4]
 80178ca:	2200      	movs	r2, #0
 80178cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80178d0:	687b      	ldr	r3, [r7, #4]
 80178d2:	2200      	movs	r2, #0
 80178d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80178d8:	687b      	ldr	r3, [r7, #4]
 80178da:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80178de:	10db      	asrs	r3, r3, #3
 80178e0:	b21b      	sxth	r3, r3
 80178e2:	b29a      	uxth	r2, r3
 80178e4:	687b      	ldr	r3, [r7, #4]
 80178e6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80178ea:	b29b      	uxth	r3, r3
 80178ec:	4413      	add	r3, r2
 80178ee:	b29b      	uxth	r3, r3
 80178f0:	b21a      	sxth	r2, r3
 80178f2:	687b      	ldr	r3, [r7, #4]
 80178f4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 80178f8:	4b18      	ldr	r3, [pc, #96]	@ (801795c <tcp_receive+0x270>)
 80178fa:	681b      	ldr	r3, [r3, #0]
 80178fc:	b29a      	uxth	r2, r3
 80178fe:	687b      	ldr	r3, [r7, #4]
 8017900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017902:	b29b      	uxth	r3, r3
 8017904:	1ad3      	subs	r3, r2, r3
 8017906:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8017908:	687b      	ldr	r3, [r7, #4]
 801790a:	2200      	movs	r2, #0
 801790c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8017910:	4b12      	ldr	r3, [pc, #72]	@ (801795c <tcp_receive+0x270>)
 8017912:	681a      	ldr	r2, [r3, #0]
 8017914:	687b      	ldr	r3, [r7, #4]
 8017916:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8017918:	687b      	ldr	r3, [r7, #4]
 801791a:	7d1b      	ldrb	r3, [r3, #20]
 801791c:	2b03      	cmp	r3, #3
 801791e:	f240 8097 	bls.w	8017a50 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8017922:	687b      	ldr	r3, [r7, #4]
 8017924:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017928:	687b      	ldr	r3, [r7, #4]
 801792a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 801792e:	429a      	cmp	r2, r3
 8017930:	d245      	bcs.n	80179be <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8017932:	687b      	ldr	r3, [r7, #4]
 8017934:	8b5b      	ldrh	r3, [r3, #26]
 8017936:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801793a:	2b00      	cmp	r3, #0
 801793c:	d014      	beq.n	8017968 <tcp_receive+0x27c>
 801793e:	2301      	movs	r3, #1
 8017940:	e013      	b.n	801796a <tcp_receive+0x27e>
 8017942:	bf00      	nop
 8017944:	08025d3c 	.word	0x08025d3c
 8017948:	0802606c 	.word	0x0802606c
 801794c:	08025d88 	.word	0x08025d88
 8017950:	08026088 	.word	0x08026088
 8017954:	20067dbc 	.word	0x20067dbc
 8017958:	20067db0 	.word	0x20067db0
 801795c:	20067db4 	.word	0x20067db4
 8017960:	20067da0 	.word	0x20067da0
 8017964:	20067dba 	.word	0x20067dba
 8017968:	2302      	movs	r3, #2
 801796a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801796e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8017972:	b29a      	uxth	r2, r3
 8017974:	687b      	ldr	r3, [r7, #4]
 8017976:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017978:	fb12 f303 	smulbb	r3, r2, r3
 801797c:	b29b      	uxth	r3, r3
 801797e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8017980:	4293      	cmp	r3, r2
 8017982:	bf28      	it	cs
 8017984:	4613      	movcs	r3, r2
 8017986:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8017988:	687b      	ldr	r3, [r7, #4]
 801798a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801798e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8017990:	4413      	add	r3, r2
 8017992:	b29a      	uxth	r2, r3
 8017994:	687b      	ldr	r3, [r7, #4]
 8017996:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801799a:	429a      	cmp	r2, r3
 801799c:	d309      	bcc.n	80179b2 <tcp_receive+0x2c6>
 801799e:	687b      	ldr	r3, [r7, #4]
 80179a0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80179a4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80179a6:	4413      	add	r3, r2
 80179a8:	b29a      	uxth	r2, r3
 80179aa:	687b      	ldr	r3, [r7, #4]
 80179ac:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80179b0:	e04e      	b.n	8017a50 <tcp_receive+0x364>
 80179b2:	687b      	ldr	r3, [r7, #4]
 80179b4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80179b8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80179bc:	e048      	b.n	8017a50 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80179be:	687b      	ldr	r3, [r7, #4]
 80179c0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80179c4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80179c6:	4413      	add	r3, r2
 80179c8:	b29a      	uxth	r2, r3
 80179ca:	687b      	ldr	r3, [r7, #4]
 80179cc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80179d0:	429a      	cmp	r2, r3
 80179d2:	d309      	bcc.n	80179e8 <tcp_receive+0x2fc>
 80179d4:	687b      	ldr	r3, [r7, #4]
 80179d6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80179da:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80179dc:	4413      	add	r3, r2
 80179de:	b29a      	uxth	r2, r3
 80179e0:	687b      	ldr	r3, [r7, #4]
 80179e2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80179e6:	e004      	b.n	80179f2 <tcp_receive+0x306>
 80179e8:	687b      	ldr	r3, [r7, #4]
 80179ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80179ee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80179f2:	687b      	ldr	r3, [r7, #4]
 80179f4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80179f8:	687b      	ldr	r3, [r7, #4]
 80179fa:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80179fe:	429a      	cmp	r2, r3
 8017a00:	d326      	bcc.n	8017a50 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8017a02:	687b      	ldr	r3, [r7, #4]
 8017a04:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017a08:	687b      	ldr	r3, [r7, #4]
 8017a0a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017a0e:	1ad3      	subs	r3, r2, r3
 8017a10:	b29a      	uxth	r2, r3
 8017a12:	687b      	ldr	r3, [r7, #4]
 8017a14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8017a18:	687b      	ldr	r3, [r7, #4]
 8017a1a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017a1e:	687b      	ldr	r3, [r7, #4]
 8017a20:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017a22:	4413      	add	r3, r2
 8017a24:	b29a      	uxth	r2, r3
 8017a26:	687b      	ldr	r3, [r7, #4]
 8017a28:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017a2c:	429a      	cmp	r2, r3
 8017a2e:	d30a      	bcc.n	8017a46 <tcp_receive+0x35a>
 8017a30:	687b      	ldr	r3, [r7, #4]
 8017a32:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017a36:	687b      	ldr	r3, [r7, #4]
 8017a38:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017a3a:	4413      	add	r3, r2
 8017a3c:	b29a      	uxth	r2, r3
 8017a3e:	687b      	ldr	r3, [r7, #4]
 8017a40:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017a44:	e004      	b.n	8017a50 <tcp_receive+0x364>
 8017a46:	687b      	ldr	r3, [r7, #4]
 8017a48:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017a4c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8017a50:	687b      	ldr	r3, [r7, #4]
 8017a52:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8017a54:	687b      	ldr	r3, [r7, #4]
 8017a56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017a58:	4a98      	ldr	r2, [pc, #608]	@ (8017cbc <tcp_receive+0x5d0>)
 8017a5a:	6878      	ldr	r0, [r7, #4]
 8017a5c:	f7ff fdca 	bl	80175f4 <tcp_free_acked_segments>
 8017a60:	4602      	mov	r2, r0
 8017a62:	687b      	ldr	r3, [r7, #4]
 8017a64:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8017a66:	687b      	ldr	r3, [r7, #4]
 8017a68:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8017a6a:	687b      	ldr	r3, [r7, #4]
 8017a6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017a6e:	4a94      	ldr	r2, [pc, #592]	@ (8017cc0 <tcp_receive+0x5d4>)
 8017a70:	6878      	ldr	r0, [r7, #4]
 8017a72:	f7ff fdbf 	bl	80175f4 <tcp_free_acked_segments>
 8017a76:	4602      	mov	r2, r0
 8017a78:	687b      	ldr	r3, [r7, #4]
 8017a7a:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8017a7c:	687b      	ldr	r3, [r7, #4]
 8017a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017a80:	2b00      	cmp	r3, #0
 8017a82:	d104      	bne.n	8017a8e <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8017a84:	687b      	ldr	r3, [r7, #4]
 8017a86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017a8a:	861a      	strh	r2, [r3, #48]	@ 0x30
 8017a8c:	e002      	b.n	8017a94 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8017a8e:	687b      	ldr	r3, [r7, #4]
 8017a90:	2200      	movs	r2, #0
 8017a92:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8017a94:	687b      	ldr	r3, [r7, #4]
 8017a96:	2200      	movs	r2, #0
 8017a98:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8017a9a:	687b      	ldr	r3, [r7, #4]
 8017a9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017a9e:	2b00      	cmp	r3, #0
 8017aa0:	d103      	bne.n	8017aaa <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8017aa2:	687b      	ldr	r3, [r7, #4]
 8017aa4:	2200      	movs	r2, #0
 8017aa6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8017aaa:	687b      	ldr	r3, [r7, #4]
 8017aac:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8017ab0:	4b84      	ldr	r3, [pc, #528]	@ (8017cc4 <tcp_receive+0x5d8>)
 8017ab2:	881b      	ldrh	r3, [r3, #0]
 8017ab4:	4413      	add	r3, r2
 8017ab6:	b29a      	uxth	r2, r3
 8017ab8:	687b      	ldr	r3, [r7, #4]
 8017aba:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8017abe:	687b      	ldr	r3, [r7, #4]
 8017ac0:	8b5b      	ldrh	r3, [r3, #26]
 8017ac2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8017ac6:	2b00      	cmp	r3, #0
 8017ac8:	d035      	beq.n	8017b36 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8017aca:	687b      	ldr	r3, [r7, #4]
 8017acc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017ace:	2b00      	cmp	r3, #0
 8017ad0:	d118      	bne.n	8017b04 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8017ad2:	687b      	ldr	r3, [r7, #4]
 8017ad4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017ad6:	2b00      	cmp	r3, #0
 8017ad8:	d00c      	beq.n	8017af4 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8017ada:	687b      	ldr	r3, [r7, #4]
 8017adc:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8017ade:	687b      	ldr	r3, [r7, #4]
 8017ae0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017ae2:	68db      	ldr	r3, [r3, #12]
 8017ae4:	685b      	ldr	r3, [r3, #4]
 8017ae6:	4618      	mov	r0, r3
 8017ae8:	f7f9 fbd8 	bl	801129c <lwip_htonl>
 8017aec:	4603      	mov	r3, r0
 8017aee:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8017af0:	2b00      	cmp	r3, #0
 8017af2:	dc20      	bgt.n	8017b36 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8017af4:	687b      	ldr	r3, [r7, #4]
 8017af6:	8b5b      	ldrh	r3, [r3, #26]
 8017af8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8017afc:	b29a      	uxth	r2, r3
 8017afe:	687b      	ldr	r3, [r7, #4]
 8017b00:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017b02:	e018      	b.n	8017b36 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8017b04:	687b      	ldr	r3, [r7, #4]
 8017b06:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8017b08:	687b      	ldr	r3, [r7, #4]
 8017b0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017b0c:	68db      	ldr	r3, [r3, #12]
 8017b0e:	685b      	ldr	r3, [r3, #4]
 8017b10:	4618      	mov	r0, r3
 8017b12:	f7f9 fbc3 	bl	801129c <lwip_htonl>
 8017b16:	4603      	mov	r3, r0
 8017b18:	1ae3      	subs	r3, r4, r3
 8017b1a:	2b00      	cmp	r3, #0
 8017b1c:	dc0b      	bgt.n	8017b36 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8017b1e:	687b      	ldr	r3, [r7, #4]
 8017b20:	8b5b      	ldrh	r3, [r3, #26]
 8017b22:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8017b26:	b29a      	uxth	r2, r3
 8017b28:	687b      	ldr	r3, [r7, #4]
 8017b2a:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017b2c:	e003      	b.n	8017b36 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8017b2e:	6878      	ldr	r0, [r7, #4]
 8017b30:	f002 fbc8 	bl	801a2c4 <tcp_send_empty_ack>
 8017b34:	e000      	b.n	8017b38 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017b36:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8017b38:	687b      	ldr	r3, [r7, #4]
 8017b3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017b3c:	2b00      	cmp	r3, #0
 8017b3e:	d05b      	beq.n	8017bf8 <tcp_receive+0x50c>
 8017b40:	687b      	ldr	r3, [r7, #4]
 8017b42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8017b44:	4b60      	ldr	r3, [pc, #384]	@ (8017cc8 <tcp_receive+0x5dc>)
 8017b46:	681b      	ldr	r3, [r3, #0]
 8017b48:	1ad3      	subs	r3, r2, r3
 8017b4a:	2b00      	cmp	r3, #0
 8017b4c:	da54      	bge.n	8017bf8 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8017b4e:	4b5f      	ldr	r3, [pc, #380]	@ (8017ccc <tcp_receive+0x5e0>)
 8017b50:	681b      	ldr	r3, [r3, #0]
 8017b52:	b29a      	uxth	r2, r3
 8017b54:	687b      	ldr	r3, [r7, #4]
 8017b56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017b58:	b29b      	uxth	r3, r3
 8017b5a:	1ad3      	subs	r3, r2, r3
 8017b5c:	b29b      	uxth	r3, r3
 8017b5e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8017b62:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8017b66:	687b      	ldr	r3, [r7, #4]
 8017b68:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017b6c:	10db      	asrs	r3, r3, #3
 8017b6e:	b21b      	sxth	r3, r3
 8017b70:	b29b      	uxth	r3, r3
 8017b72:	1ad3      	subs	r3, r2, r3
 8017b74:	b29b      	uxth	r3, r3
 8017b76:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8017b7a:	687b      	ldr	r3, [r7, #4]
 8017b7c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017b80:	b29a      	uxth	r2, r3
 8017b82:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017b86:	4413      	add	r3, r2
 8017b88:	b29b      	uxth	r3, r3
 8017b8a:	b21a      	sxth	r2, r3
 8017b8c:	687b      	ldr	r3, [r7, #4]
 8017b8e:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8017b90:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8017b94:	2b00      	cmp	r3, #0
 8017b96:	da05      	bge.n	8017ba4 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8017b98:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017b9c:	425b      	negs	r3, r3
 8017b9e:	b29b      	uxth	r3, r3
 8017ba0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8017ba4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8017ba8:	687b      	ldr	r3, [r7, #4]
 8017baa:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017bae:	109b      	asrs	r3, r3, #2
 8017bb0:	b21b      	sxth	r3, r3
 8017bb2:	b29b      	uxth	r3, r3
 8017bb4:	1ad3      	subs	r3, r2, r3
 8017bb6:	b29b      	uxth	r3, r3
 8017bb8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8017bbc:	687b      	ldr	r3, [r7, #4]
 8017bbe:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017bc2:	b29a      	uxth	r2, r3
 8017bc4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017bc8:	4413      	add	r3, r2
 8017bca:	b29b      	uxth	r3, r3
 8017bcc:	b21a      	sxth	r2, r3
 8017bce:	687b      	ldr	r3, [r7, #4]
 8017bd0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017bd2:	687b      	ldr	r3, [r7, #4]
 8017bd4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017bd8:	10db      	asrs	r3, r3, #3
 8017bda:	b21b      	sxth	r3, r3
 8017bdc:	b29a      	uxth	r2, r3
 8017bde:	687b      	ldr	r3, [r7, #4]
 8017be0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017be4:	b29b      	uxth	r3, r3
 8017be6:	4413      	add	r3, r2
 8017be8:	b29b      	uxth	r3, r3
 8017bea:	b21a      	sxth	r2, r3
 8017bec:	687b      	ldr	r3, [r7, #4]
 8017bee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8017bf2:	687b      	ldr	r3, [r7, #4]
 8017bf4:	2200      	movs	r2, #0
 8017bf6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8017bf8:	4b35      	ldr	r3, [pc, #212]	@ (8017cd0 <tcp_receive+0x5e4>)
 8017bfa:	881b      	ldrh	r3, [r3, #0]
 8017bfc:	2b00      	cmp	r3, #0
 8017bfe:	f000 84df 	beq.w	80185c0 <tcp_receive+0xed4>
 8017c02:	687b      	ldr	r3, [r7, #4]
 8017c04:	7d1b      	ldrb	r3, [r3, #20]
 8017c06:	2b06      	cmp	r3, #6
 8017c08:	f200 84da 	bhi.w	80185c0 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8017c0c:	687b      	ldr	r3, [r7, #4]
 8017c0e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017c10:	4b30      	ldr	r3, [pc, #192]	@ (8017cd4 <tcp_receive+0x5e8>)
 8017c12:	681b      	ldr	r3, [r3, #0]
 8017c14:	1ad3      	subs	r3, r2, r3
 8017c16:	3b01      	subs	r3, #1
 8017c18:	2b00      	cmp	r3, #0
 8017c1a:	f2c0 808f 	blt.w	8017d3c <tcp_receive+0x650>
 8017c1e:	687b      	ldr	r3, [r7, #4]
 8017c20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017c22:	4b2b      	ldr	r3, [pc, #172]	@ (8017cd0 <tcp_receive+0x5e4>)
 8017c24:	881b      	ldrh	r3, [r3, #0]
 8017c26:	4619      	mov	r1, r3
 8017c28:	4b2a      	ldr	r3, [pc, #168]	@ (8017cd4 <tcp_receive+0x5e8>)
 8017c2a:	681b      	ldr	r3, [r3, #0]
 8017c2c:	440b      	add	r3, r1
 8017c2e:	1ad3      	subs	r3, r2, r3
 8017c30:	3301      	adds	r3, #1
 8017c32:	2b00      	cmp	r3, #0
 8017c34:	f300 8082 	bgt.w	8017d3c <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8017c38:	4b27      	ldr	r3, [pc, #156]	@ (8017cd8 <tcp_receive+0x5ec>)
 8017c3a:	685b      	ldr	r3, [r3, #4]
 8017c3c:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8017c3e:	687b      	ldr	r3, [r7, #4]
 8017c40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017c42:	4b24      	ldr	r3, [pc, #144]	@ (8017cd4 <tcp_receive+0x5e8>)
 8017c44:	681b      	ldr	r3, [r3, #0]
 8017c46:	1ad3      	subs	r3, r2, r3
 8017c48:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8017c4a:	4b23      	ldr	r3, [pc, #140]	@ (8017cd8 <tcp_receive+0x5ec>)
 8017c4c:	685b      	ldr	r3, [r3, #4]
 8017c4e:	2b00      	cmp	r3, #0
 8017c50:	d106      	bne.n	8017c60 <tcp_receive+0x574>
 8017c52:	4b22      	ldr	r3, [pc, #136]	@ (8017cdc <tcp_receive+0x5f0>)
 8017c54:	f240 5294 	movw	r2, #1428	@ 0x594
 8017c58:	4921      	ldr	r1, [pc, #132]	@ (8017ce0 <tcp_receive+0x5f4>)
 8017c5a:	4822      	ldr	r0, [pc, #136]	@ (8017ce4 <tcp_receive+0x5f8>)
 8017c5c:	f007 fa86 	bl	801f16c <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8017c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017c62:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8017c66:	4293      	cmp	r3, r2
 8017c68:	d906      	bls.n	8017c78 <tcp_receive+0x58c>
 8017c6a:	4b1c      	ldr	r3, [pc, #112]	@ (8017cdc <tcp_receive+0x5f0>)
 8017c6c:	f240 5295 	movw	r2, #1429	@ 0x595
 8017c70:	491d      	ldr	r1, [pc, #116]	@ (8017ce8 <tcp_receive+0x5fc>)
 8017c72:	481c      	ldr	r0, [pc, #112]	@ (8017ce4 <tcp_receive+0x5f8>)
 8017c74:	f007 fa7a 	bl	801f16c <iprintf>
      off = (u16_t)off32;
 8017c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017c7a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8017c7e:	4b16      	ldr	r3, [pc, #88]	@ (8017cd8 <tcp_receive+0x5ec>)
 8017c80:	685b      	ldr	r3, [r3, #4]
 8017c82:	891b      	ldrh	r3, [r3, #8]
 8017c84:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017c88:	429a      	cmp	r2, r3
 8017c8a:	d906      	bls.n	8017c9a <tcp_receive+0x5ae>
 8017c8c:	4b13      	ldr	r3, [pc, #76]	@ (8017cdc <tcp_receive+0x5f0>)
 8017c8e:	f240 5297 	movw	r2, #1431	@ 0x597
 8017c92:	4916      	ldr	r1, [pc, #88]	@ (8017cec <tcp_receive+0x600>)
 8017c94:	4813      	ldr	r0, [pc, #76]	@ (8017ce4 <tcp_receive+0x5f8>)
 8017c96:	f007 fa69 	bl	801f16c <iprintf>
      inseg.len -= off;
 8017c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8017cd8 <tcp_receive+0x5ec>)
 8017c9c:	891a      	ldrh	r2, [r3, #8]
 8017c9e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017ca2:	1ad3      	subs	r3, r2, r3
 8017ca4:	b29a      	uxth	r2, r3
 8017ca6:	4b0c      	ldr	r3, [pc, #48]	@ (8017cd8 <tcp_receive+0x5ec>)
 8017ca8:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8017caa:	4b0b      	ldr	r3, [pc, #44]	@ (8017cd8 <tcp_receive+0x5ec>)
 8017cac:	685b      	ldr	r3, [r3, #4]
 8017cae:	891a      	ldrh	r2, [r3, #8]
 8017cb0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017cb4:	1ad3      	subs	r3, r2, r3
 8017cb6:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8017cb8:	e02a      	b.n	8017d10 <tcp_receive+0x624>
 8017cba:	bf00      	nop
 8017cbc:	080260a4 	.word	0x080260a4
 8017cc0:	080260ac 	.word	0x080260ac
 8017cc4:	20067db8 	.word	0x20067db8
 8017cc8:	20067db4 	.word	0x20067db4
 8017ccc:	20067d78 	.word	0x20067d78
 8017cd0:	20067dba 	.word	0x20067dba
 8017cd4:	20067db0 	.word	0x20067db0
 8017cd8:	20067d90 	.word	0x20067d90
 8017cdc:	08025d3c 	.word	0x08025d3c
 8017ce0:	080260b4 	.word	0x080260b4
 8017ce4:	08025d88 	.word	0x08025d88
 8017ce8:	080260c4 	.word	0x080260c4
 8017cec:	080260d4 	.word	0x080260d4
        off -= p->len;
 8017cf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017cf2:	895b      	ldrh	r3, [r3, #10]
 8017cf4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017cf8:	1ad3      	subs	r3, r2, r3
 8017cfa:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8017cfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017d00:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8017d02:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8017d04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017d06:	2200      	movs	r2, #0
 8017d08:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8017d0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017d0c:	681b      	ldr	r3, [r3, #0]
 8017d0e:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8017d10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017d12:	895b      	ldrh	r3, [r3, #10]
 8017d14:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017d18:	429a      	cmp	r2, r3
 8017d1a:	d8e9      	bhi.n	8017cf0 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8017d1c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017d20:	4619      	mov	r1, r3
 8017d22:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8017d24:	f7fb fdf8 	bl	8013918 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8017d28:	687b      	ldr	r3, [r7, #4]
 8017d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d2c:	4a90      	ldr	r2, [pc, #576]	@ (8017f70 <tcp_receive+0x884>)
 8017d2e:	6013      	str	r3, [r2, #0]
 8017d30:	4b90      	ldr	r3, [pc, #576]	@ (8017f74 <tcp_receive+0x888>)
 8017d32:	68db      	ldr	r3, [r3, #12]
 8017d34:	4a8e      	ldr	r2, [pc, #568]	@ (8017f70 <tcp_receive+0x884>)
 8017d36:	6812      	ldr	r2, [r2, #0]
 8017d38:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8017d3a:	e00d      	b.n	8017d58 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8017d3c:	4b8c      	ldr	r3, [pc, #560]	@ (8017f70 <tcp_receive+0x884>)
 8017d3e:	681a      	ldr	r2, [r3, #0]
 8017d40:	687b      	ldr	r3, [r7, #4]
 8017d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d44:	1ad3      	subs	r3, r2, r3
 8017d46:	2b00      	cmp	r3, #0
 8017d48:	da06      	bge.n	8017d58 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8017d4a:	687b      	ldr	r3, [r7, #4]
 8017d4c:	8b5b      	ldrh	r3, [r3, #26]
 8017d4e:	f043 0302 	orr.w	r3, r3, #2
 8017d52:	b29a      	uxth	r2, r3
 8017d54:	687b      	ldr	r3, [r7, #4]
 8017d56:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017d58:	4b85      	ldr	r3, [pc, #532]	@ (8017f70 <tcp_receive+0x884>)
 8017d5a:	681a      	ldr	r2, [r3, #0]
 8017d5c:	687b      	ldr	r3, [r7, #4]
 8017d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d60:	1ad3      	subs	r3, r2, r3
 8017d62:	2b00      	cmp	r3, #0
 8017d64:	f2c0 8427 	blt.w	80185b6 <tcp_receive+0xeca>
 8017d68:	4b81      	ldr	r3, [pc, #516]	@ (8017f70 <tcp_receive+0x884>)
 8017d6a:	681a      	ldr	r2, [r3, #0]
 8017d6c:	687b      	ldr	r3, [r7, #4]
 8017d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d70:	6879      	ldr	r1, [r7, #4]
 8017d72:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017d74:	440b      	add	r3, r1
 8017d76:	1ad3      	subs	r3, r2, r3
 8017d78:	3301      	adds	r3, #1
 8017d7a:	2b00      	cmp	r3, #0
 8017d7c:	f300 841b 	bgt.w	80185b6 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8017d80:	687b      	ldr	r3, [r7, #4]
 8017d82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017d84:	4b7a      	ldr	r3, [pc, #488]	@ (8017f70 <tcp_receive+0x884>)
 8017d86:	681b      	ldr	r3, [r3, #0]
 8017d88:	429a      	cmp	r2, r3
 8017d8a:	f040 8298 	bne.w	80182be <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8017d8e:	4b79      	ldr	r3, [pc, #484]	@ (8017f74 <tcp_receive+0x888>)
 8017d90:	891c      	ldrh	r4, [r3, #8]
 8017d92:	4b78      	ldr	r3, [pc, #480]	@ (8017f74 <tcp_receive+0x888>)
 8017d94:	68db      	ldr	r3, [r3, #12]
 8017d96:	899b      	ldrh	r3, [r3, #12]
 8017d98:	b29b      	uxth	r3, r3
 8017d9a:	4618      	mov	r0, r3
 8017d9c:	f7f9 fa68 	bl	8011270 <lwip_htons>
 8017da0:	4603      	mov	r3, r0
 8017da2:	b2db      	uxtb	r3, r3
 8017da4:	f003 0303 	and.w	r3, r3, #3
 8017da8:	2b00      	cmp	r3, #0
 8017daa:	d001      	beq.n	8017db0 <tcp_receive+0x6c4>
 8017dac:	2301      	movs	r3, #1
 8017dae:	e000      	b.n	8017db2 <tcp_receive+0x6c6>
 8017db0:	2300      	movs	r3, #0
 8017db2:	4423      	add	r3, r4
 8017db4:	b29a      	uxth	r2, r3
 8017db6:	4b70      	ldr	r3, [pc, #448]	@ (8017f78 <tcp_receive+0x88c>)
 8017db8:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8017dba:	687b      	ldr	r3, [r7, #4]
 8017dbc:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017dbe:	4b6e      	ldr	r3, [pc, #440]	@ (8017f78 <tcp_receive+0x88c>)
 8017dc0:	881b      	ldrh	r3, [r3, #0]
 8017dc2:	429a      	cmp	r2, r3
 8017dc4:	d274      	bcs.n	8017eb0 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017dc6:	4b6b      	ldr	r3, [pc, #428]	@ (8017f74 <tcp_receive+0x888>)
 8017dc8:	68db      	ldr	r3, [r3, #12]
 8017dca:	899b      	ldrh	r3, [r3, #12]
 8017dcc:	b29b      	uxth	r3, r3
 8017dce:	4618      	mov	r0, r3
 8017dd0:	f7f9 fa4e 	bl	8011270 <lwip_htons>
 8017dd4:	4603      	mov	r3, r0
 8017dd6:	b2db      	uxtb	r3, r3
 8017dd8:	f003 0301 	and.w	r3, r3, #1
 8017ddc:	2b00      	cmp	r3, #0
 8017dde:	d01e      	beq.n	8017e1e <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8017de0:	4b64      	ldr	r3, [pc, #400]	@ (8017f74 <tcp_receive+0x888>)
 8017de2:	68db      	ldr	r3, [r3, #12]
 8017de4:	899b      	ldrh	r3, [r3, #12]
 8017de6:	b29b      	uxth	r3, r3
 8017de8:	b21b      	sxth	r3, r3
 8017dea:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8017dee:	b21c      	sxth	r4, r3
 8017df0:	4b60      	ldr	r3, [pc, #384]	@ (8017f74 <tcp_receive+0x888>)
 8017df2:	68db      	ldr	r3, [r3, #12]
 8017df4:	899b      	ldrh	r3, [r3, #12]
 8017df6:	b29b      	uxth	r3, r3
 8017df8:	4618      	mov	r0, r3
 8017dfa:	f7f9 fa39 	bl	8011270 <lwip_htons>
 8017dfe:	4603      	mov	r3, r0
 8017e00:	b2db      	uxtb	r3, r3
 8017e02:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8017e06:	b29b      	uxth	r3, r3
 8017e08:	4618      	mov	r0, r3
 8017e0a:	f7f9 fa31 	bl	8011270 <lwip_htons>
 8017e0e:	4603      	mov	r3, r0
 8017e10:	b21b      	sxth	r3, r3
 8017e12:	4323      	orrs	r3, r4
 8017e14:	b21a      	sxth	r2, r3
 8017e16:	4b57      	ldr	r3, [pc, #348]	@ (8017f74 <tcp_receive+0x888>)
 8017e18:	68db      	ldr	r3, [r3, #12]
 8017e1a:	b292      	uxth	r2, r2
 8017e1c:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8017e1e:	687b      	ldr	r3, [r7, #4]
 8017e20:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017e22:	4b54      	ldr	r3, [pc, #336]	@ (8017f74 <tcp_receive+0x888>)
 8017e24:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8017e26:	4b53      	ldr	r3, [pc, #332]	@ (8017f74 <tcp_receive+0x888>)
 8017e28:	68db      	ldr	r3, [r3, #12]
 8017e2a:	899b      	ldrh	r3, [r3, #12]
 8017e2c:	b29b      	uxth	r3, r3
 8017e2e:	4618      	mov	r0, r3
 8017e30:	f7f9 fa1e 	bl	8011270 <lwip_htons>
 8017e34:	4603      	mov	r3, r0
 8017e36:	b2db      	uxtb	r3, r3
 8017e38:	f003 0302 	and.w	r3, r3, #2
 8017e3c:	2b00      	cmp	r3, #0
 8017e3e:	d005      	beq.n	8017e4c <tcp_receive+0x760>
            inseg.len -= 1;
 8017e40:	4b4c      	ldr	r3, [pc, #304]	@ (8017f74 <tcp_receive+0x888>)
 8017e42:	891b      	ldrh	r3, [r3, #8]
 8017e44:	3b01      	subs	r3, #1
 8017e46:	b29a      	uxth	r2, r3
 8017e48:	4b4a      	ldr	r3, [pc, #296]	@ (8017f74 <tcp_receive+0x888>)
 8017e4a:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8017e4c:	4b49      	ldr	r3, [pc, #292]	@ (8017f74 <tcp_receive+0x888>)
 8017e4e:	685b      	ldr	r3, [r3, #4]
 8017e50:	4a48      	ldr	r2, [pc, #288]	@ (8017f74 <tcp_receive+0x888>)
 8017e52:	8912      	ldrh	r2, [r2, #8]
 8017e54:	4611      	mov	r1, r2
 8017e56:	4618      	mov	r0, r3
 8017e58:	f7fb fc5e 	bl	8013718 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8017e5c:	4b45      	ldr	r3, [pc, #276]	@ (8017f74 <tcp_receive+0x888>)
 8017e5e:	891c      	ldrh	r4, [r3, #8]
 8017e60:	4b44      	ldr	r3, [pc, #272]	@ (8017f74 <tcp_receive+0x888>)
 8017e62:	68db      	ldr	r3, [r3, #12]
 8017e64:	899b      	ldrh	r3, [r3, #12]
 8017e66:	b29b      	uxth	r3, r3
 8017e68:	4618      	mov	r0, r3
 8017e6a:	f7f9 fa01 	bl	8011270 <lwip_htons>
 8017e6e:	4603      	mov	r3, r0
 8017e70:	b2db      	uxtb	r3, r3
 8017e72:	f003 0303 	and.w	r3, r3, #3
 8017e76:	2b00      	cmp	r3, #0
 8017e78:	d001      	beq.n	8017e7e <tcp_receive+0x792>
 8017e7a:	2301      	movs	r3, #1
 8017e7c:	e000      	b.n	8017e80 <tcp_receive+0x794>
 8017e7e:	2300      	movs	r3, #0
 8017e80:	4423      	add	r3, r4
 8017e82:	b29a      	uxth	r2, r3
 8017e84:	4b3c      	ldr	r3, [pc, #240]	@ (8017f78 <tcp_receive+0x88c>)
 8017e86:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017e88:	4b3b      	ldr	r3, [pc, #236]	@ (8017f78 <tcp_receive+0x88c>)
 8017e8a:	881b      	ldrh	r3, [r3, #0]
 8017e8c:	461a      	mov	r2, r3
 8017e8e:	4b38      	ldr	r3, [pc, #224]	@ (8017f70 <tcp_receive+0x884>)
 8017e90:	681b      	ldr	r3, [r3, #0]
 8017e92:	441a      	add	r2, r3
 8017e94:	687b      	ldr	r3, [r7, #4]
 8017e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017e98:	6879      	ldr	r1, [r7, #4]
 8017e9a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017e9c:	440b      	add	r3, r1
 8017e9e:	429a      	cmp	r2, r3
 8017ea0:	d006      	beq.n	8017eb0 <tcp_receive+0x7c4>
 8017ea2:	4b36      	ldr	r3, [pc, #216]	@ (8017f7c <tcp_receive+0x890>)
 8017ea4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8017ea8:	4935      	ldr	r1, [pc, #212]	@ (8017f80 <tcp_receive+0x894>)
 8017eaa:	4836      	ldr	r0, [pc, #216]	@ (8017f84 <tcp_receive+0x898>)
 8017eac:	f007 f95e 	bl	801f16c <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8017eb0:	687b      	ldr	r3, [r7, #4]
 8017eb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017eb4:	2b00      	cmp	r3, #0
 8017eb6:	f000 80e6 	beq.w	8018086 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017eba:	4b2e      	ldr	r3, [pc, #184]	@ (8017f74 <tcp_receive+0x888>)
 8017ebc:	68db      	ldr	r3, [r3, #12]
 8017ebe:	899b      	ldrh	r3, [r3, #12]
 8017ec0:	b29b      	uxth	r3, r3
 8017ec2:	4618      	mov	r0, r3
 8017ec4:	f7f9 f9d4 	bl	8011270 <lwip_htons>
 8017ec8:	4603      	mov	r3, r0
 8017eca:	b2db      	uxtb	r3, r3
 8017ecc:	f003 0301 	and.w	r3, r3, #1
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	d010      	beq.n	8017ef6 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8017ed4:	e00a      	b.n	8017eec <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8017ed6:	687b      	ldr	r3, [r7, #4]
 8017ed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017eda:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8017edc:	687b      	ldr	r3, [r7, #4]
 8017ede:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017ee0:	681a      	ldr	r2, [r3, #0]
 8017ee2:	687b      	ldr	r3, [r7, #4]
 8017ee4:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8017ee6:	68f8      	ldr	r0, [r7, #12]
 8017ee8:	f7fd fcc5 	bl	8015876 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8017eec:	687b      	ldr	r3, [r7, #4]
 8017eee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017ef0:	2b00      	cmp	r3, #0
 8017ef2:	d1f0      	bne.n	8017ed6 <tcp_receive+0x7ea>
 8017ef4:	e0c7      	b.n	8018086 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8017ef6:	687b      	ldr	r3, [r7, #4]
 8017ef8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8017efc:	e051      	b.n	8017fa2 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8017efe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017f00:	68db      	ldr	r3, [r3, #12]
 8017f02:	899b      	ldrh	r3, [r3, #12]
 8017f04:	b29b      	uxth	r3, r3
 8017f06:	4618      	mov	r0, r3
 8017f08:	f7f9 f9b2 	bl	8011270 <lwip_htons>
 8017f0c:	4603      	mov	r3, r0
 8017f0e:	b2db      	uxtb	r3, r3
 8017f10:	f003 0301 	and.w	r3, r3, #1
 8017f14:	2b00      	cmp	r3, #0
 8017f16:	d03c      	beq.n	8017f92 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8017f18:	4b16      	ldr	r3, [pc, #88]	@ (8017f74 <tcp_receive+0x888>)
 8017f1a:	68db      	ldr	r3, [r3, #12]
 8017f1c:	899b      	ldrh	r3, [r3, #12]
 8017f1e:	b29b      	uxth	r3, r3
 8017f20:	4618      	mov	r0, r3
 8017f22:	f7f9 f9a5 	bl	8011270 <lwip_htons>
 8017f26:	4603      	mov	r3, r0
 8017f28:	b2db      	uxtb	r3, r3
 8017f2a:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8017f2e:	2b00      	cmp	r3, #0
 8017f30:	d12f      	bne.n	8017f92 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8017f32:	4b10      	ldr	r3, [pc, #64]	@ (8017f74 <tcp_receive+0x888>)
 8017f34:	68db      	ldr	r3, [r3, #12]
 8017f36:	899b      	ldrh	r3, [r3, #12]
 8017f38:	b29c      	uxth	r4, r3
 8017f3a:	2001      	movs	r0, #1
 8017f3c:	f7f9 f998 	bl	8011270 <lwip_htons>
 8017f40:	4603      	mov	r3, r0
 8017f42:	461a      	mov	r2, r3
 8017f44:	4b0b      	ldr	r3, [pc, #44]	@ (8017f74 <tcp_receive+0x888>)
 8017f46:	68db      	ldr	r3, [r3, #12]
 8017f48:	4322      	orrs	r2, r4
 8017f4a:	b292      	uxth	r2, r2
 8017f4c:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8017f4e:	4b09      	ldr	r3, [pc, #36]	@ (8017f74 <tcp_receive+0x888>)
 8017f50:	891c      	ldrh	r4, [r3, #8]
 8017f52:	4b08      	ldr	r3, [pc, #32]	@ (8017f74 <tcp_receive+0x888>)
 8017f54:	68db      	ldr	r3, [r3, #12]
 8017f56:	899b      	ldrh	r3, [r3, #12]
 8017f58:	b29b      	uxth	r3, r3
 8017f5a:	4618      	mov	r0, r3
 8017f5c:	f7f9 f988 	bl	8011270 <lwip_htons>
 8017f60:	4603      	mov	r3, r0
 8017f62:	b2db      	uxtb	r3, r3
 8017f64:	f003 0303 	and.w	r3, r3, #3
 8017f68:	2b00      	cmp	r3, #0
 8017f6a:	d00d      	beq.n	8017f88 <tcp_receive+0x89c>
 8017f6c:	2301      	movs	r3, #1
 8017f6e:	e00c      	b.n	8017f8a <tcp_receive+0x89e>
 8017f70:	20067db0 	.word	0x20067db0
 8017f74:	20067d90 	.word	0x20067d90
 8017f78:	20067dba 	.word	0x20067dba
 8017f7c:	08025d3c 	.word	0x08025d3c
 8017f80:	080260e4 	.word	0x080260e4
 8017f84:	08025d88 	.word	0x08025d88
 8017f88:	2300      	movs	r3, #0
 8017f8a:	4423      	add	r3, r4
 8017f8c:	b29a      	uxth	r2, r3
 8017f8e:	4b98      	ldr	r3, [pc, #608]	@ (80181f0 <tcp_receive+0xb04>)
 8017f90:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8017f92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017f94:	613b      	str	r3, [r7, #16]
              next = next->next;
 8017f96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017f98:	681b      	ldr	r3, [r3, #0]
 8017f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8017f9c:	6938      	ldr	r0, [r7, #16]
 8017f9e:	f7fd fc6a 	bl	8015876 <tcp_seg_free>
            while (next &&
 8017fa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017fa4:	2b00      	cmp	r3, #0
 8017fa6:	d00e      	beq.n	8017fc6 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8017fa8:	4b91      	ldr	r3, [pc, #580]	@ (80181f0 <tcp_receive+0xb04>)
 8017faa:	881b      	ldrh	r3, [r3, #0]
 8017fac:	461a      	mov	r2, r3
 8017fae:	4b91      	ldr	r3, [pc, #580]	@ (80181f4 <tcp_receive+0xb08>)
 8017fb0:	681b      	ldr	r3, [r3, #0]
 8017fb2:	441a      	add	r2, r3
 8017fb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017fb6:	68db      	ldr	r3, [r3, #12]
 8017fb8:	685b      	ldr	r3, [r3, #4]
 8017fba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8017fbc:	8909      	ldrh	r1, [r1, #8]
 8017fbe:	440b      	add	r3, r1
 8017fc0:	1ad3      	subs	r3, r2, r3
            while (next &&
 8017fc2:	2b00      	cmp	r3, #0
 8017fc4:	da9b      	bge.n	8017efe <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8017fc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017fc8:	2b00      	cmp	r3, #0
 8017fca:	d059      	beq.n	8018080 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8017fcc:	4b88      	ldr	r3, [pc, #544]	@ (80181f0 <tcp_receive+0xb04>)
 8017fce:	881b      	ldrh	r3, [r3, #0]
 8017fd0:	461a      	mov	r2, r3
 8017fd2:	4b88      	ldr	r3, [pc, #544]	@ (80181f4 <tcp_receive+0xb08>)
 8017fd4:	681b      	ldr	r3, [r3, #0]
 8017fd6:	441a      	add	r2, r3
 8017fd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017fda:	68db      	ldr	r3, [r3, #12]
 8017fdc:	685b      	ldr	r3, [r3, #4]
 8017fde:	1ad3      	subs	r3, r2, r3
            if (next &&
 8017fe0:	2b00      	cmp	r3, #0
 8017fe2:	dd4d      	ble.n	8018080 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8017fe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017fe6:	68db      	ldr	r3, [r3, #12]
 8017fe8:	685b      	ldr	r3, [r3, #4]
 8017fea:	b29a      	uxth	r2, r3
 8017fec:	4b81      	ldr	r3, [pc, #516]	@ (80181f4 <tcp_receive+0xb08>)
 8017fee:	681b      	ldr	r3, [r3, #0]
 8017ff0:	b29b      	uxth	r3, r3
 8017ff2:	1ad3      	subs	r3, r2, r3
 8017ff4:	b29a      	uxth	r2, r3
 8017ff6:	4b80      	ldr	r3, [pc, #512]	@ (80181f8 <tcp_receive+0xb0c>)
 8017ff8:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8017ffa:	4b7f      	ldr	r3, [pc, #508]	@ (80181f8 <tcp_receive+0xb0c>)
 8017ffc:	68db      	ldr	r3, [r3, #12]
 8017ffe:	899b      	ldrh	r3, [r3, #12]
 8018000:	b29b      	uxth	r3, r3
 8018002:	4618      	mov	r0, r3
 8018004:	f7f9 f934 	bl	8011270 <lwip_htons>
 8018008:	4603      	mov	r3, r0
 801800a:	b2db      	uxtb	r3, r3
 801800c:	f003 0302 	and.w	r3, r3, #2
 8018010:	2b00      	cmp	r3, #0
 8018012:	d005      	beq.n	8018020 <tcp_receive+0x934>
                inseg.len -= 1;
 8018014:	4b78      	ldr	r3, [pc, #480]	@ (80181f8 <tcp_receive+0xb0c>)
 8018016:	891b      	ldrh	r3, [r3, #8]
 8018018:	3b01      	subs	r3, #1
 801801a:	b29a      	uxth	r2, r3
 801801c:	4b76      	ldr	r3, [pc, #472]	@ (80181f8 <tcp_receive+0xb0c>)
 801801e:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8018020:	4b75      	ldr	r3, [pc, #468]	@ (80181f8 <tcp_receive+0xb0c>)
 8018022:	685b      	ldr	r3, [r3, #4]
 8018024:	4a74      	ldr	r2, [pc, #464]	@ (80181f8 <tcp_receive+0xb0c>)
 8018026:	8912      	ldrh	r2, [r2, #8]
 8018028:	4611      	mov	r1, r2
 801802a:	4618      	mov	r0, r3
 801802c:	f7fb fb74 	bl	8013718 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8018030:	4b71      	ldr	r3, [pc, #452]	@ (80181f8 <tcp_receive+0xb0c>)
 8018032:	891c      	ldrh	r4, [r3, #8]
 8018034:	4b70      	ldr	r3, [pc, #448]	@ (80181f8 <tcp_receive+0xb0c>)
 8018036:	68db      	ldr	r3, [r3, #12]
 8018038:	899b      	ldrh	r3, [r3, #12]
 801803a:	b29b      	uxth	r3, r3
 801803c:	4618      	mov	r0, r3
 801803e:	f7f9 f917 	bl	8011270 <lwip_htons>
 8018042:	4603      	mov	r3, r0
 8018044:	b2db      	uxtb	r3, r3
 8018046:	f003 0303 	and.w	r3, r3, #3
 801804a:	2b00      	cmp	r3, #0
 801804c:	d001      	beq.n	8018052 <tcp_receive+0x966>
 801804e:	2301      	movs	r3, #1
 8018050:	e000      	b.n	8018054 <tcp_receive+0x968>
 8018052:	2300      	movs	r3, #0
 8018054:	4423      	add	r3, r4
 8018056:	b29a      	uxth	r2, r3
 8018058:	4b65      	ldr	r3, [pc, #404]	@ (80181f0 <tcp_receive+0xb04>)
 801805a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801805c:	4b64      	ldr	r3, [pc, #400]	@ (80181f0 <tcp_receive+0xb04>)
 801805e:	881b      	ldrh	r3, [r3, #0]
 8018060:	461a      	mov	r2, r3
 8018062:	4b64      	ldr	r3, [pc, #400]	@ (80181f4 <tcp_receive+0xb08>)
 8018064:	681b      	ldr	r3, [r3, #0]
 8018066:	441a      	add	r2, r3
 8018068:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801806a:	68db      	ldr	r3, [r3, #12]
 801806c:	685b      	ldr	r3, [r3, #4]
 801806e:	429a      	cmp	r2, r3
 8018070:	d006      	beq.n	8018080 <tcp_receive+0x994>
 8018072:	4b62      	ldr	r3, [pc, #392]	@ (80181fc <tcp_receive+0xb10>)
 8018074:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8018078:	4961      	ldr	r1, [pc, #388]	@ (8018200 <tcp_receive+0xb14>)
 801807a:	4862      	ldr	r0, [pc, #392]	@ (8018204 <tcp_receive+0xb18>)
 801807c:	f007 f876 	bl	801f16c <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8018080:	687b      	ldr	r3, [r7, #4]
 8018082:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8018084:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8018086:	4b5a      	ldr	r3, [pc, #360]	@ (80181f0 <tcp_receive+0xb04>)
 8018088:	881b      	ldrh	r3, [r3, #0]
 801808a:	461a      	mov	r2, r3
 801808c:	4b59      	ldr	r3, [pc, #356]	@ (80181f4 <tcp_receive+0xb08>)
 801808e:	681b      	ldr	r3, [r3, #0]
 8018090:	441a      	add	r2, r3
 8018092:	687b      	ldr	r3, [r7, #4]
 8018094:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8018096:	687b      	ldr	r3, [r7, #4]
 8018098:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801809a:	4b55      	ldr	r3, [pc, #340]	@ (80181f0 <tcp_receive+0xb04>)
 801809c:	881b      	ldrh	r3, [r3, #0]
 801809e:	429a      	cmp	r2, r3
 80180a0:	d206      	bcs.n	80180b0 <tcp_receive+0x9c4>
 80180a2:	4b56      	ldr	r3, [pc, #344]	@ (80181fc <tcp_receive+0xb10>)
 80180a4:	f240 6207 	movw	r2, #1543	@ 0x607
 80180a8:	4957      	ldr	r1, [pc, #348]	@ (8018208 <tcp_receive+0xb1c>)
 80180aa:	4856      	ldr	r0, [pc, #344]	@ (8018204 <tcp_receive+0xb18>)
 80180ac:	f007 f85e 	bl	801f16c <iprintf>
        pcb->rcv_wnd -= tcplen;
 80180b0:	687b      	ldr	r3, [r7, #4]
 80180b2:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80180b4:	4b4e      	ldr	r3, [pc, #312]	@ (80181f0 <tcp_receive+0xb04>)
 80180b6:	881b      	ldrh	r3, [r3, #0]
 80180b8:	1ad3      	subs	r3, r2, r3
 80180ba:	b29a      	uxth	r2, r3
 80180bc:	687b      	ldr	r3, [r7, #4]
 80180be:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80180c0:	6878      	ldr	r0, [r7, #4]
 80180c2:	f7fc fd99 	bl	8014bf8 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80180c6:	4b4c      	ldr	r3, [pc, #304]	@ (80181f8 <tcp_receive+0xb0c>)
 80180c8:	685b      	ldr	r3, [r3, #4]
 80180ca:	891b      	ldrh	r3, [r3, #8]
 80180cc:	2b00      	cmp	r3, #0
 80180ce:	d006      	beq.n	80180de <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80180d0:	4b49      	ldr	r3, [pc, #292]	@ (80181f8 <tcp_receive+0xb0c>)
 80180d2:	685b      	ldr	r3, [r3, #4]
 80180d4:	4a4d      	ldr	r2, [pc, #308]	@ (801820c <tcp_receive+0xb20>)
 80180d6:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80180d8:	4b47      	ldr	r3, [pc, #284]	@ (80181f8 <tcp_receive+0xb0c>)
 80180da:	2200      	movs	r2, #0
 80180dc:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80180de:	4b46      	ldr	r3, [pc, #280]	@ (80181f8 <tcp_receive+0xb0c>)
 80180e0:	68db      	ldr	r3, [r3, #12]
 80180e2:	899b      	ldrh	r3, [r3, #12]
 80180e4:	b29b      	uxth	r3, r3
 80180e6:	4618      	mov	r0, r3
 80180e8:	f7f9 f8c2 	bl	8011270 <lwip_htons>
 80180ec:	4603      	mov	r3, r0
 80180ee:	b2db      	uxtb	r3, r3
 80180f0:	f003 0301 	and.w	r3, r3, #1
 80180f4:	2b00      	cmp	r3, #0
 80180f6:	f000 80b8 	beq.w	801826a <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80180fa:	4b45      	ldr	r3, [pc, #276]	@ (8018210 <tcp_receive+0xb24>)
 80180fc:	781b      	ldrb	r3, [r3, #0]
 80180fe:	f043 0320 	orr.w	r3, r3, #32
 8018102:	b2da      	uxtb	r2, r3
 8018104:	4b42      	ldr	r3, [pc, #264]	@ (8018210 <tcp_receive+0xb24>)
 8018106:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8018108:	e0af      	b.n	801826a <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801810a:	687b      	ldr	r3, [r7, #4]
 801810c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801810e:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8018110:	687b      	ldr	r3, [r7, #4]
 8018112:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018114:	68db      	ldr	r3, [r3, #12]
 8018116:	685b      	ldr	r3, [r3, #4]
 8018118:	4a36      	ldr	r2, [pc, #216]	@ (80181f4 <tcp_receive+0xb08>)
 801811a:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801811c:	68bb      	ldr	r3, [r7, #8]
 801811e:	891b      	ldrh	r3, [r3, #8]
 8018120:	461c      	mov	r4, r3
 8018122:	68bb      	ldr	r3, [r7, #8]
 8018124:	68db      	ldr	r3, [r3, #12]
 8018126:	899b      	ldrh	r3, [r3, #12]
 8018128:	b29b      	uxth	r3, r3
 801812a:	4618      	mov	r0, r3
 801812c:	f7f9 f8a0 	bl	8011270 <lwip_htons>
 8018130:	4603      	mov	r3, r0
 8018132:	b2db      	uxtb	r3, r3
 8018134:	f003 0303 	and.w	r3, r3, #3
 8018138:	2b00      	cmp	r3, #0
 801813a:	d001      	beq.n	8018140 <tcp_receive+0xa54>
 801813c:	2301      	movs	r3, #1
 801813e:	e000      	b.n	8018142 <tcp_receive+0xa56>
 8018140:	2300      	movs	r3, #0
 8018142:	191a      	adds	r2, r3, r4
 8018144:	687b      	ldr	r3, [r7, #4]
 8018146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018148:	441a      	add	r2, r3
 801814a:	687b      	ldr	r3, [r7, #4]
 801814c:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801814e:	687b      	ldr	r3, [r7, #4]
 8018150:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018152:	461c      	mov	r4, r3
 8018154:	68bb      	ldr	r3, [r7, #8]
 8018156:	891b      	ldrh	r3, [r3, #8]
 8018158:	461d      	mov	r5, r3
 801815a:	68bb      	ldr	r3, [r7, #8]
 801815c:	68db      	ldr	r3, [r3, #12]
 801815e:	899b      	ldrh	r3, [r3, #12]
 8018160:	b29b      	uxth	r3, r3
 8018162:	4618      	mov	r0, r3
 8018164:	f7f9 f884 	bl	8011270 <lwip_htons>
 8018168:	4603      	mov	r3, r0
 801816a:	b2db      	uxtb	r3, r3
 801816c:	f003 0303 	and.w	r3, r3, #3
 8018170:	2b00      	cmp	r3, #0
 8018172:	d001      	beq.n	8018178 <tcp_receive+0xa8c>
 8018174:	2301      	movs	r3, #1
 8018176:	e000      	b.n	801817a <tcp_receive+0xa8e>
 8018178:	2300      	movs	r3, #0
 801817a:	442b      	add	r3, r5
 801817c:	429c      	cmp	r4, r3
 801817e:	d206      	bcs.n	801818e <tcp_receive+0xaa2>
 8018180:	4b1e      	ldr	r3, [pc, #120]	@ (80181fc <tcp_receive+0xb10>)
 8018182:	f240 622b 	movw	r2, #1579	@ 0x62b
 8018186:	4923      	ldr	r1, [pc, #140]	@ (8018214 <tcp_receive+0xb28>)
 8018188:	481e      	ldr	r0, [pc, #120]	@ (8018204 <tcp_receive+0xb18>)
 801818a:	f006 ffef 	bl	801f16c <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801818e:	68bb      	ldr	r3, [r7, #8]
 8018190:	891b      	ldrh	r3, [r3, #8]
 8018192:	461c      	mov	r4, r3
 8018194:	68bb      	ldr	r3, [r7, #8]
 8018196:	68db      	ldr	r3, [r3, #12]
 8018198:	899b      	ldrh	r3, [r3, #12]
 801819a:	b29b      	uxth	r3, r3
 801819c:	4618      	mov	r0, r3
 801819e:	f7f9 f867 	bl	8011270 <lwip_htons>
 80181a2:	4603      	mov	r3, r0
 80181a4:	b2db      	uxtb	r3, r3
 80181a6:	f003 0303 	and.w	r3, r3, #3
 80181aa:	2b00      	cmp	r3, #0
 80181ac:	d001      	beq.n	80181b2 <tcp_receive+0xac6>
 80181ae:	2301      	movs	r3, #1
 80181b0:	e000      	b.n	80181b4 <tcp_receive+0xac8>
 80181b2:	2300      	movs	r3, #0
 80181b4:	1919      	adds	r1, r3, r4
 80181b6:	687b      	ldr	r3, [r7, #4]
 80181b8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80181ba:	b28b      	uxth	r3, r1
 80181bc:	1ad3      	subs	r3, r2, r3
 80181be:	b29a      	uxth	r2, r3
 80181c0:	687b      	ldr	r3, [r7, #4]
 80181c2:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80181c4:	6878      	ldr	r0, [r7, #4]
 80181c6:	f7fc fd17 	bl	8014bf8 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80181ca:	68bb      	ldr	r3, [r7, #8]
 80181cc:	685b      	ldr	r3, [r3, #4]
 80181ce:	891b      	ldrh	r3, [r3, #8]
 80181d0:	2b00      	cmp	r3, #0
 80181d2:	d028      	beq.n	8018226 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80181d4:	4b0d      	ldr	r3, [pc, #52]	@ (801820c <tcp_receive+0xb20>)
 80181d6:	681b      	ldr	r3, [r3, #0]
 80181d8:	2b00      	cmp	r3, #0
 80181da:	d01d      	beq.n	8018218 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80181dc:	4b0b      	ldr	r3, [pc, #44]	@ (801820c <tcp_receive+0xb20>)
 80181de:	681a      	ldr	r2, [r3, #0]
 80181e0:	68bb      	ldr	r3, [r7, #8]
 80181e2:	685b      	ldr	r3, [r3, #4]
 80181e4:	4619      	mov	r1, r3
 80181e6:	4610      	mov	r0, r2
 80181e8:	f7fb fcea 	bl	8013bc0 <pbuf_cat>
 80181ec:	e018      	b.n	8018220 <tcp_receive+0xb34>
 80181ee:	bf00      	nop
 80181f0:	20067dba 	.word	0x20067dba
 80181f4:	20067db0 	.word	0x20067db0
 80181f8:	20067d90 	.word	0x20067d90
 80181fc:	08025d3c 	.word	0x08025d3c
 8018200:	0802611c 	.word	0x0802611c
 8018204:	08025d88 	.word	0x08025d88
 8018208:	08026158 	.word	0x08026158
 801820c:	20067dc0 	.word	0x20067dc0
 8018210:	20067dbd 	.word	0x20067dbd
 8018214:	08026178 	.word	0x08026178
            } else {
              recv_data = cseg->p;
 8018218:	68bb      	ldr	r3, [r7, #8]
 801821a:	685b      	ldr	r3, [r3, #4]
 801821c:	4a70      	ldr	r2, [pc, #448]	@ (80183e0 <tcp_receive+0xcf4>)
 801821e:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8018220:	68bb      	ldr	r3, [r7, #8]
 8018222:	2200      	movs	r2, #0
 8018224:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8018226:	68bb      	ldr	r3, [r7, #8]
 8018228:	68db      	ldr	r3, [r3, #12]
 801822a:	899b      	ldrh	r3, [r3, #12]
 801822c:	b29b      	uxth	r3, r3
 801822e:	4618      	mov	r0, r3
 8018230:	f7f9 f81e 	bl	8011270 <lwip_htons>
 8018234:	4603      	mov	r3, r0
 8018236:	b2db      	uxtb	r3, r3
 8018238:	f003 0301 	and.w	r3, r3, #1
 801823c:	2b00      	cmp	r3, #0
 801823e:	d00d      	beq.n	801825c <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8018240:	4b68      	ldr	r3, [pc, #416]	@ (80183e4 <tcp_receive+0xcf8>)
 8018242:	781b      	ldrb	r3, [r3, #0]
 8018244:	f043 0320 	orr.w	r3, r3, #32
 8018248:	b2da      	uxtb	r2, r3
 801824a:	4b66      	ldr	r3, [pc, #408]	@ (80183e4 <tcp_receive+0xcf8>)
 801824c:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801824e:	687b      	ldr	r3, [r7, #4]
 8018250:	7d1b      	ldrb	r3, [r3, #20]
 8018252:	2b04      	cmp	r3, #4
 8018254:	d102      	bne.n	801825c <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8018256:	687b      	ldr	r3, [r7, #4]
 8018258:	2207      	movs	r2, #7
 801825a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801825c:	68bb      	ldr	r3, [r7, #8]
 801825e:	681a      	ldr	r2, [r3, #0]
 8018260:	687b      	ldr	r3, [r7, #4]
 8018262:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8018264:	68b8      	ldr	r0, [r7, #8]
 8018266:	f7fd fb06 	bl	8015876 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801826a:	687b      	ldr	r3, [r7, #4]
 801826c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801826e:	2b00      	cmp	r3, #0
 8018270:	d008      	beq.n	8018284 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8018272:	687b      	ldr	r3, [r7, #4]
 8018274:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018276:	68db      	ldr	r3, [r3, #12]
 8018278:	685a      	ldr	r2, [r3, #4]
 801827a:	687b      	ldr	r3, [r7, #4]
 801827c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 801827e:	429a      	cmp	r2, r3
 8018280:	f43f af43 	beq.w	801810a <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8018284:	687b      	ldr	r3, [r7, #4]
 8018286:	8b5b      	ldrh	r3, [r3, #26]
 8018288:	f003 0301 	and.w	r3, r3, #1
 801828c:	2b00      	cmp	r3, #0
 801828e:	d00e      	beq.n	80182ae <tcp_receive+0xbc2>
 8018290:	687b      	ldr	r3, [r7, #4]
 8018292:	8b5b      	ldrh	r3, [r3, #26]
 8018294:	f023 0301 	bic.w	r3, r3, #1
 8018298:	b29a      	uxth	r2, r3
 801829a:	687b      	ldr	r3, [r7, #4]
 801829c:	835a      	strh	r2, [r3, #26]
 801829e:	687b      	ldr	r3, [r7, #4]
 80182a0:	8b5b      	ldrh	r3, [r3, #26]
 80182a2:	f043 0302 	orr.w	r3, r3, #2
 80182a6:	b29a      	uxth	r2, r3
 80182a8:	687b      	ldr	r3, [r7, #4]
 80182aa:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80182ac:	e187      	b.n	80185be <tcp_receive+0xed2>
        tcp_ack(pcb);
 80182ae:	687b      	ldr	r3, [r7, #4]
 80182b0:	8b5b      	ldrh	r3, [r3, #26]
 80182b2:	f043 0301 	orr.w	r3, r3, #1
 80182b6:	b29a      	uxth	r2, r3
 80182b8:	687b      	ldr	r3, [r7, #4]
 80182ba:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80182bc:	e17f      	b.n	80185be <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80182be:	687b      	ldr	r3, [r7, #4]
 80182c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80182c2:	2b00      	cmp	r3, #0
 80182c4:	d106      	bne.n	80182d4 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80182c6:	4848      	ldr	r0, [pc, #288]	@ (80183e8 <tcp_receive+0xcfc>)
 80182c8:	f7fd faee 	bl	80158a8 <tcp_seg_copy>
 80182cc:	4602      	mov	r2, r0
 80182ce:	687b      	ldr	r3, [r7, #4]
 80182d0:	675a      	str	r2, [r3, #116]	@ 0x74
 80182d2:	e16c      	b.n	80185ae <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80182d4:	2300      	movs	r3, #0
 80182d6:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80182d8:	687b      	ldr	r3, [r7, #4]
 80182da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80182dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80182de:	e156      	b.n	801858e <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 80182e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80182e2:	68db      	ldr	r3, [r3, #12]
 80182e4:	685a      	ldr	r2, [r3, #4]
 80182e6:	4b41      	ldr	r3, [pc, #260]	@ (80183ec <tcp_receive+0xd00>)
 80182e8:	681b      	ldr	r3, [r3, #0]
 80182ea:	429a      	cmp	r2, r3
 80182ec:	d11d      	bne.n	801832a <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80182ee:	4b3e      	ldr	r3, [pc, #248]	@ (80183e8 <tcp_receive+0xcfc>)
 80182f0:	891a      	ldrh	r2, [r3, #8]
 80182f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80182f4:	891b      	ldrh	r3, [r3, #8]
 80182f6:	429a      	cmp	r2, r3
 80182f8:	f240 814e 	bls.w	8018598 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80182fc:	483a      	ldr	r0, [pc, #232]	@ (80183e8 <tcp_receive+0xcfc>)
 80182fe:	f7fd fad3 	bl	80158a8 <tcp_seg_copy>
 8018302:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8018304:	697b      	ldr	r3, [r7, #20]
 8018306:	2b00      	cmp	r3, #0
 8018308:	f000 8148 	beq.w	801859c <tcp_receive+0xeb0>
                  if (prev != NULL) {
 801830c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801830e:	2b00      	cmp	r3, #0
 8018310:	d003      	beq.n	801831a <tcp_receive+0xc2e>
                    prev->next = cseg;
 8018312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018314:	697a      	ldr	r2, [r7, #20]
 8018316:	601a      	str	r2, [r3, #0]
 8018318:	e002      	b.n	8018320 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 801831a:	687b      	ldr	r3, [r7, #4]
 801831c:	697a      	ldr	r2, [r7, #20]
 801831e:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8018320:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8018322:	6978      	ldr	r0, [r7, #20]
 8018324:	f7ff f8de 	bl	80174e4 <tcp_oos_insert_segment>
                }
                break;
 8018328:	e138      	b.n	801859c <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801832a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801832c:	2b00      	cmp	r3, #0
 801832e:	d117      	bne.n	8018360 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8018330:	4b2e      	ldr	r3, [pc, #184]	@ (80183ec <tcp_receive+0xd00>)
 8018332:	681a      	ldr	r2, [r3, #0]
 8018334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018336:	68db      	ldr	r3, [r3, #12]
 8018338:	685b      	ldr	r3, [r3, #4]
 801833a:	1ad3      	subs	r3, r2, r3
 801833c:	2b00      	cmp	r3, #0
 801833e:	da57      	bge.n	80183f0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8018340:	4829      	ldr	r0, [pc, #164]	@ (80183e8 <tcp_receive+0xcfc>)
 8018342:	f7fd fab1 	bl	80158a8 <tcp_seg_copy>
 8018346:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8018348:	69bb      	ldr	r3, [r7, #24]
 801834a:	2b00      	cmp	r3, #0
 801834c:	f000 8128 	beq.w	80185a0 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8018350:	687b      	ldr	r3, [r7, #4]
 8018352:	69ba      	ldr	r2, [r7, #24]
 8018354:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8018356:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8018358:	69b8      	ldr	r0, [r7, #24]
 801835a:	f7ff f8c3 	bl	80174e4 <tcp_oos_insert_segment>
                  }
                  break;
 801835e:	e11f      	b.n	80185a0 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8018360:	4b22      	ldr	r3, [pc, #136]	@ (80183ec <tcp_receive+0xd00>)
 8018362:	681a      	ldr	r2, [r3, #0]
 8018364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018366:	68db      	ldr	r3, [r3, #12]
 8018368:	685b      	ldr	r3, [r3, #4]
 801836a:	1ad3      	subs	r3, r2, r3
 801836c:	3b01      	subs	r3, #1
 801836e:	2b00      	cmp	r3, #0
 8018370:	db3e      	blt.n	80183f0 <tcp_receive+0xd04>
 8018372:	4b1e      	ldr	r3, [pc, #120]	@ (80183ec <tcp_receive+0xd00>)
 8018374:	681a      	ldr	r2, [r3, #0]
 8018376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018378:	68db      	ldr	r3, [r3, #12]
 801837a:	685b      	ldr	r3, [r3, #4]
 801837c:	1ad3      	subs	r3, r2, r3
 801837e:	3301      	adds	r3, #1
 8018380:	2b00      	cmp	r3, #0
 8018382:	dc35      	bgt.n	80183f0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8018384:	4818      	ldr	r0, [pc, #96]	@ (80183e8 <tcp_receive+0xcfc>)
 8018386:	f7fd fa8f 	bl	80158a8 <tcp_seg_copy>
 801838a:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801838c:	69fb      	ldr	r3, [r7, #28]
 801838e:	2b00      	cmp	r3, #0
 8018390:	f000 8108 	beq.w	80185a4 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8018394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018396:	68db      	ldr	r3, [r3, #12]
 8018398:	685b      	ldr	r3, [r3, #4]
 801839a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801839c:	8912      	ldrh	r2, [r2, #8]
 801839e:	441a      	add	r2, r3
 80183a0:	4b12      	ldr	r3, [pc, #72]	@ (80183ec <tcp_receive+0xd00>)
 80183a2:	681b      	ldr	r3, [r3, #0]
 80183a4:	1ad3      	subs	r3, r2, r3
 80183a6:	2b00      	cmp	r3, #0
 80183a8:	dd12      	ble.n	80183d0 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80183aa:	4b10      	ldr	r3, [pc, #64]	@ (80183ec <tcp_receive+0xd00>)
 80183ac:	681b      	ldr	r3, [r3, #0]
 80183ae:	b29a      	uxth	r2, r3
 80183b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80183b2:	68db      	ldr	r3, [r3, #12]
 80183b4:	685b      	ldr	r3, [r3, #4]
 80183b6:	b29b      	uxth	r3, r3
 80183b8:	1ad3      	subs	r3, r2, r3
 80183ba:	b29a      	uxth	r2, r3
 80183bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80183be:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80183c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80183c2:	685a      	ldr	r2, [r3, #4]
 80183c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80183c6:	891b      	ldrh	r3, [r3, #8]
 80183c8:	4619      	mov	r1, r3
 80183ca:	4610      	mov	r0, r2
 80183cc:	f7fb f9a4 	bl	8013718 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80183d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80183d2:	69fa      	ldr	r2, [r7, #28]
 80183d4:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80183d6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80183d8:	69f8      	ldr	r0, [r7, #28]
 80183da:	f7ff f883 	bl	80174e4 <tcp_oos_insert_segment>
                  }
                  break;
 80183de:	e0e1      	b.n	80185a4 <tcp_receive+0xeb8>
 80183e0:	20067dc0 	.word	0x20067dc0
 80183e4:	20067dbd 	.word	0x20067dbd
 80183e8:	20067d90 	.word	0x20067d90
 80183ec:	20067db0 	.word	0x20067db0
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80183f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80183f2:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80183f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80183f6:	681b      	ldr	r3, [r3, #0]
 80183f8:	2b00      	cmp	r3, #0
 80183fa:	f040 80c5 	bne.w	8018588 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80183fe:	4b7f      	ldr	r3, [pc, #508]	@ (80185fc <tcp_receive+0xf10>)
 8018400:	681a      	ldr	r2, [r3, #0]
 8018402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018404:	68db      	ldr	r3, [r3, #12]
 8018406:	685b      	ldr	r3, [r3, #4]
 8018408:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801840a:	2b00      	cmp	r3, #0
 801840c:	f340 80bc 	ble.w	8018588 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8018410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018412:	68db      	ldr	r3, [r3, #12]
 8018414:	899b      	ldrh	r3, [r3, #12]
 8018416:	b29b      	uxth	r3, r3
 8018418:	4618      	mov	r0, r3
 801841a:	f7f8 ff29 	bl	8011270 <lwip_htons>
 801841e:	4603      	mov	r3, r0
 8018420:	b2db      	uxtb	r3, r3
 8018422:	f003 0301 	and.w	r3, r3, #1
 8018426:	2b00      	cmp	r3, #0
 8018428:	f040 80be 	bne.w	80185a8 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801842c:	4874      	ldr	r0, [pc, #464]	@ (8018600 <tcp_receive+0xf14>)
 801842e:	f7fd fa3b 	bl	80158a8 <tcp_seg_copy>
 8018432:	4602      	mov	r2, r0
 8018434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018436:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8018438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801843a:	681b      	ldr	r3, [r3, #0]
 801843c:	2b00      	cmp	r3, #0
 801843e:	f000 80b5 	beq.w	80185ac <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8018442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018444:	68db      	ldr	r3, [r3, #12]
 8018446:	685b      	ldr	r3, [r3, #4]
 8018448:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801844a:	8912      	ldrh	r2, [r2, #8]
 801844c:	441a      	add	r2, r3
 801844e:	4b6b      	ldr	r3, [pc, #428]	@ (80185fc <tcp_receive+0xf10>)
 8018450:	681b      	ldr	r3, [r3, #0]
 8018452:	1ad3      	subs	r3, r2, r3
 8018454:	2b00      	cmp	r3, #0
 8018456:	dd12      	ble.n	801847e <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8018458:	4b68      	ldr	r3, [pc, #416]	@ (80185fc <tcp_receive+0xf10>)
 801845a:	681b      	ldr	r3, [r3, #0]
 801845c:	b29a      	uxth	r2, r3
 801845e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018460:	68db      	ldr	r3, [r3, #12]
 8018462:	685b      	ldr	r3, [r3, #4]
 8018464:	b29b      	uxth	r3, r3
 8018466:	1ad3      	subs	r3, r2, r3
 8018468:	b29a      	uxth	r2, r3
 801846a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801846c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801846e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018470:	685a      	ldr	r2, [r3, #4]
 8018472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018474:	891b      	ldrh	r3, [r3, #8]
 8018476:	4619      	mov	r1, r3
 8018478:	4610      	mov	r0, r2
 801847a:	f7fb f94d 	bl	8013718 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801847e:	4b61      	ldr	r3, [pc, #388]	@ (8018604 <tcp_receive+0xf18>)
 8018480:	881b      	ldrh	r3, [r3, #0]
 8018482:	461a      	mov	r2, r3
 8018484:	4b5d      	ldr	r3, [pc, #372]	@ (80185fc <tcp_receive+0xf10>)
 8018486:	681b      	ldr	r3, [r3, #0]
 8018488:	441a      	add	r2, r3
 801848a:	687b      	ldr	r3, [r7, #4]
 801848c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801848e:	6879      	ldr	r1, [r7, #4]
 8018490:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018492:	440b      	add	r3, r1
 8018494:	1ad3      	subs	r3, r2, r3
 8018496:	2b00      	cmp	r3, #0
 8018498:	f340 8088 	ble.w	80185ac <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801849c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801849e:	681b      	ldr	r3, [r3, #0]
 80184a0:	68db      	ldr	r3, [r3, #12]
 80184a2:	899b      	ldrh	r3, [r3, #12]
 80184a4:	b29b      	uxth	r3, r3
 80184a6:	4618      	mov	r0, r3
 80184a8:	f7f8 fee2 	bl	8011270 <lwip_htons>
 80184ac:	4603      	mov	r3, r0
 80184ae:	b2db      	uxtb	r3, r3
 80184b0:	f003 0301 	and.w	r3, r3, #1
 80184b4:	2b00      	cmp	r3, #0
 80184b6:	d021      	beq.n	80184fc <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80184b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80184ba:	681b      	ldr	r3, [r3, #0]
 80184bc:	68db      	ldr	r3, [r3, #12]
 80184be:	899b      	ldrh	r3, [r3, #12]
 80184c0:	b29b      	uxth	r3, r3
 80184c2:	b21b      	sxth	r3, r3
 80184c4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80184c8:	b21c      	sxth	r4, r3
 80184ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80184cc:	681b      	ldr	r3, [r3, #0]
 80184ce:	68db      	ldr	r3, [r3, #12]
 80184d0:	899b      	ldrh	r3, [r3, #12]
 80184d2:	b29b      	uxth	r3, r3
 80184d4:	4618      	mov	r0, r3
 80184d6:	f7f8 fecb 	bl	8011270 <lwip_htons>
 80184da:	4603      	mov	r3, r0
 80184dc:	b2db      	uxtb	r3, r3
 80184de:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80184e2:	b29b      	uxth	r3, r3
 80184e4:	4618      	mov	r0, r3
 80184e6:	f7f8 fec3 	bl	8011270 <lwip_htons>
 80184ea:	4603      	mov	r3, r0
 80184ec:	b21b      	sxth	r3, r3
 80184ee:	4323      	orrs	r3, r4
 80184f0:	b21a      	sxth	r2, r3
 80184f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80184f4:	681b      	ldr	r3, [r3, #0]
 80184f6:	68db      	ldr	r3, [r3, #12]
 80184f8:	b292      	uxth	r2, r2
 80184fa:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80184fc:	687b      	ldr	r3, [r7, #4]
 80184fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018500:	b29a      	uxth	r2, r3
 8018502:	687b      	ldr	r3, [r7, #4]
 8018504:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018506:	4413      	add	r3, r2
 8018508:	b299      	uxth	r1, r3
 801850a:	4b3c      	ldr	r3, [pc, #240]	@ (80185fc <tcp_receive+0xf10>)
 801850c:	681b      	ldr	r3, [r3, #0]
 801850e:	b29a      	uxth	r2, r3
 8018510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018512:	681b      	ldr	r3, [r3, #0]
 8018514:	1a8a      	subs	r2, r1, r2
 8018516:	b292      	uxth	r2, r2
 8018518:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801851a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801851c:	681b      	ldr	r3, [r3, #0]
 801851e:	685a      	ldr	r2, [r3, #4]
 8018520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018522:	681b      	ldr	r3, [r3, #0]
 8018524:	891b      	ldrh	r3, [r3, #8]
 8018526:	4619      	mov	r1, r3
 8018528:	4610      	mov	r0, r2
 801852a:	f7fb f8f5 	bl	8013718 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801852e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018530:	681b      	ldr	r3, [r3, #0]
 8018532:	891c      	ldrh	r4, [r3, #8]
 8018534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018536:	681b      	ldr	r3, [r3, #0]
 8018538:	68db      	ldr	r3, [r3, #12]
 801853a:	899b      	ldrh	r3, [r3, #12]
 801853c:	b29b      	uxth	r3, r3
 801853e:	4618      	mov	r0, r3
 8018540:	f7f8 fe96 	bl	8011270 <lwip_htons>
 8018544:	4603      	mov	r3, r0
 8018546:	b2db      	uxtb	r3, r3
 8018548:	f003 0303 	and.w	r3, r3, #3
 801854c:	2b00      	cmp	r3, #0
 801854e:	d001      	beq.n	8018554 <tcp_receive+0xe68>
 8018550:	2301      	movs	r3, #1
 8018552:	e000      	b.n	8018556 <tcp_receive+0xe6a>
 8018554:	2300      	movs	r3, #0
 8018556:	4423      	add	r3, r4
 8018558:	b29a      	uxth	r2, r3
 801855a:	4b2a      	ldr	r3, [pc, #168]	@ (8018604 <tcp_receive+0xf18>)
 801855c:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801855e:	4b29      	ldr	r3, [pc, #164]	@ (8018604 <tcp_receive+0xf18>)
 8018560:	881b      	ldrh	r3, [r3, #0]
 8018562:	461a      	mov	r2, r3
 8018564:	4b25      	ldr	r3, [pc, #148]	@ (80185fc <tcp_receive+0xf10>)
 8018566:	681b      	ldr	r3, [r3, #0]
 8018568:	441a      	add	r2, r3
 801856a:	687b      	ldr	r3, [r7, #4]
 801856c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801856e:	6879      	ldr	r1, [r7, #4]
 8018570:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018572:	440b      	add	r3, r1
 8018574:	429a      	cmp	r2, r3
 8018576:	d019      	beq.n	80185ac <tcp_receive+0xec0>
 8018578:	4b23      	ldr	r3, [pc, #140]	@ (8018608 <tcp_receive+0xf1c>)
 801857a:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801857e:	4923      	ldr	r1, [pc, #140]	@ (801860c <tcp_receive+0xf20>)
 8018580:	4823      	ldr	r0, [pc, #140]	@ (8018610 <tcp_receive+0xf24>)
 8018582:	f006 fdf3 	bl	801f16c <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8018586:	e011      	b.n	80185ac <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8018588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801858a:	681b      	ldr	r3, [r3, #0]
 801858c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801858e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018590:	2b00      	cmp	r3, #0
 8018592:	f47f aea5 	bne.w	80182e0 <tcp_receive+0xbf4>
 8018596:	e00a      	b.n	80185ae <tcp_receive+0xec2>
                break;
 8018598:	bf00      	nop
 801859a:	e008      	b.n	80185ae <tcp_receive+0xec2>
                break;
 801859c:	bf00      	nop
 801859e:	e006      	b.n	80185ae <tcp_receive+0xec2>
                  break;
 80185a0:	bf00      	nop
 80185a2:	e004      	b.n	80185ae <tcp_receive+0xec2>
                  break;
 80185a4:	bf00      	nop
 80185a6:	e002      	b.n	80185ae <tcp_receive+0xec2>
                  break;
 80185a8:	bf00      	nop
 80185aa:	e000      	b.n	80185ae <tcp_receive+0xec2>
                break;
 80185ac:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80185ae:	6878      	ldr	r0, [r7, #4]
 80185b0:	f001 fe88 	bl	801a2c4 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80185b4:	e003      	b.n	80185be <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80185b6:	6878      	ldr	r0, [r7, #4]
 80185b8:	f001 fe84 	bl	801a2c4 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80185bc:	e01a      	b.n	80185f4 <tcp_receive+0xf08>
 80185be:	e019      	b.n	80185f4 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80185c0:	4b0e      	ldr	r3, [pc, #56]	@ (80185fc <tcp_receive+0xf10>)
 80185c2:	681a      	ldr	r2, [r3, #0]
 80185c4:	687b      	ldr	r3, [r7, #4]
 80185c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80185c8:	1ad3      	subs	r3, r2, r3
 80185ca:	2b00      	cmp	r3, #0
 80185cc:	db0a      	blt.n	80185e4 <tcp_receive+0xef8>
 80185ce:	4b0b      	ldr	r3, [pc, #44]	@ (80185fc <tcp_receive+0xf10>)
 80185d0:	681a      	ldr	r2, [r3, #0]
 80185d2:	687b      	ldr	r3, [r7, #4]
 80185d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80185d6:	6879      	ldr	r1, [r7, #4]
 80185d8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80185da:	440b      	add	r3, r1
 80185dc:	1ad3      	subs	r3, r2, r3
 80185de:	3301      	adds	r3, #1
 80185e0:	2b00      	cmp	r3, #0
 80185e2:	dd07      	ble.n	80185f4 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 80185e4:	687b      	ldr	r3, [r7, #4]
 80185e6:	8b5b      	ldrh	r3, [r3, #26]
 80185e8:	f043 0302 	orr.w	r3, r3, #2
 80185ec:	b29a      	uxth	r2, r3
 80185ee:	687b      	ldr	r3, [r7, #4]
 80185f0:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80185f2:	e7ff      	b.n	80185f4 <tcp_receive+0xf08>
 80185f4:	bf00      	nop
 80185f6:	3750      	adds	r7, #80	@ 0x50
 80185f8:	46bd      	mov	sp, r7
 80185fa:	bdb0      	pop	{r4, r5, r7, pc}
 80185fc:	20067db0 	.word	0x20067db0
 8018600:	20067d90 	.word	0x20067d90
 8018604:	20067dba 	.word	0x20067dba
 8018608:	08025d3c 	.word	0x08025d3c
 801860c:	080260e4 	.word	0x080260e4
 8018610:	08025d88 	.word	0x08025d88

08018614 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8018614:	b480      	push	{r7}
 8018616:	b083      	sub	sp, #12
 8018618:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801861a:	4b15      	ldr	r3, [pc, #84]	@ (8018670 <tcp_get_next_optbyte+0x5c>)
 801861c:	881b      	ldrh	r3, [r3, #0]
 801861e:	1c5a      	adds	r2, r3, #1
 8018620:	b291      	uxth	r1, r2
 8018622:	4a13      	ldr	r2, [pc, #76]	@ (8018670 <tcp_get_next_optbyte+0x5c>)
 8018624:	8011      	strh	r1, [r2, #0]
 8018626:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018628:	4b12      	ldr	r3, [pc, #72]	@ (8018674 <tcp_get_next_optbyte+0x60>)
 801862a:	681b      	ldr	r3, [r3, #0]
 801862c:	2b00      	cmp	r3, #0
 801862e:	d004      	beq.n	801863a <tcp_get_next_optbyte+0x26>
 8018630:	4b11      	ldr	r3, [pc, #68]	@ (8018678 <tcp_get_next_optbyte+0x64>)
 8018632:	881b      	ldrh	r3, [r3, #0]
 8018634:	88fa      	ldrh	r2, [r7, #6]
 8018636:	429a      	cmp	r2, r3
 8018638:	d208      	bcs.n	801864c <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801863a:	4b10      	ldr	r3, [pc, #64]	@ (801867c <tcp_get_next_optbyte+0x68>)
 801863c:	681b      	ldr	r3, [r3, #0]
 801863e:	3314      	adds	r3, #20
 8018640:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8018642:	88fb      	ldrh	r3, [r7, #6]
 8018644:	683a      	ldr	r2, [r7, #0]
 8018646:	4413      	add	r3, r2
 8018648:	781b      	ldrb	r3, [r3, #0]
 801864a:	e00b      	b.n	8018664 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801864c:	88fb      	ldrh	r3, [r7, #6]
 801864e:	b2da      	uxtb	r2, r3
 8018650:	4b09      	ldr	r3, [pc, #36]	@ (8018678 <tcp_get_next_optbyte+0x64>)
 8018652:	881b      	ldrh	r3, [r3, #0]
 8018654:	b2db      	uxtb	r3, r3
 8018656:	1ad3      	subs	r3, r2, r3
 8018658:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801865a:	4b06      	ldr	r3, [pc, #24]	@ (8018674 <tcp_get_next_optbyte+0x60>)
 801865c:	681a      	ldr	r2, [r3, #0]
 801865e:	797b      	ldrb	r3, [r7, #5]
 8018660:	4413      	add	r3, r2
 8018662:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018664:	4618      	mov	r0, r3
 8018666:	370c      	adds	r7, #12
 8018668:	46bd      	mov	sp, r7
 801866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801866e:	4770      	bx	lr
 8018670:	20067dac 	.word	0x20067dac
 8018674:	20067da8 	.word	0x20067da8
 8018678:	20067da6 	.word	0x20067da6
 801867c:	20067da0 	.word	0x20067da0

08018680 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8018680:	b580      	push	{r7, lr}
 8018682:	b084      	sub	sp, #16
 8018684:	af00      	add	r7, sp, #0
 8018686:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8018688:	687b      	ldr	r3, [r7, #4]
 801868a:	2b00      	cmp	r3, #0
 801868c:	d106      	bne.n	801869c <tcp_parseopt+0x1c>
 801868e:	4b32      	ldr	r3, [pc, #200]	@ (8018758 <tcp_parseopt+0xd8>)
 8018690:	f240 727d 	movw	r2, #1917	@ 0x77d
 8018694:	4931      	ldr	r1, [pc, #196]	@ (801875c <tcp_parseopt+0xdc>)
 8018696:	4832      	ldr	r0, [pc, #200]	@ (8018760 <tcp_parseopt+0xe0>)
 8018698:	f006 fd68 	bl	801f16c <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801869c:	4b31      	ldr	r3, [pc, #196]	@ (8018764 <tcp_parseopt+0xe4>)
 801869e:	881b      	ldrh	r3, [r3, #0]
 80186a0:	2b00      	cmp	r3, #0
 80186a2:	d056      	beq.n	8018752 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80186a4:	4b30      	ldr	r3, [pc, #192]	@ (8018768 <tcp_parseopt+0xe8>)
 80186a6:	2200      	movs	r2, #0
 80186a8:	801a      	strh	r2, [r3, #0]
 80186aa:	e046      	b.n	801873a <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 80186ac:	f7ff ffb2 	bl	8018614 <tcp_get_next_optbyte>
 80186b0:	4603      	mov	r3, r0
 80186b2:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80186b4:	7bfb      	ldrb	r3, [r7, #15]
 80186b6:	2b02      	cmp	r3, #2
 80186b8:	d006      	beq.n	80186c8 <tcp_parseopt+0x48>
 80186ba:	2b02      	cmp	r3, #2
 80186bc:	dc2a      	bgt.n	8018714 <tcp_parseopt+0x94>
 80186be:	2b00      	cmp	r3, #0
 80186c0:	d042      	beq.n	8018748 <tcp_parseopt+0xc8>
 80186c2:	2b01      	cmp	r3, #1
 80186c4:	d038      	beq.n	8018738 <tcp_parseopt+0xb8>
 80186c6:	e025      	b.n	8018714 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80186c8:	f7ff ffa4 	bl	8018614 <tcp_get_next_optbyte>
 80186cc:	4603      	mov	r3, r0
 80186ce:	2b04      	cmp	r3, #4
 80186d0:	d13c      	bne.n	801874c <tcp_parseopt+0xcc>
 80186d2:	4b25      	ldr	r3, [pc, #148]	@ (8018768 <tcp_parseopt+0xe8>)
 80186d4:	881b      	ldrh	r3, [r3, #0]
 80186d6:	3301      	adds	r3, #1
 80186d8:	4a22      	ldr	r2, [pc, #136]	@ (8018764 <tcp_parseopt+0xe4>)
 80186da:	8812      	ldrh	r2, [r2, #0]
 80186dc:	4293      	cmp	r3, r2
 80186de:	da35      	bge.n	801874c <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80186e0:	f7ff ff98 	bl	8018614 <tcp_get_next_optbyte>
 80186e4:	4603      	mov	r3, r0
 80186e6:	021b      	lsls	r3, r3, #8
 80186e8:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80186ea:	f7ff ff93 	bl	8018614 <tcp_get_next_optbyte>
 80186ee:	4603      	mov	r3, r0
 80186f0:	461a      	mov	r2, r3
 80186f2:	89bb      	ldrh	r3, [r7, #12]
 80186f4:	4313      	orrs	r3, r2
 80186f6:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80186f8:	89bb      	ldrh	r3, [r7, #12]
 80186fa:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 80186fe:	d804      	bhi.n	801870a <tcp_parseopt+0x8a>
 8018700:	89bb      	ldrh	r3, [r7, #12]
 8018702:	2b00      	cmp	r3, #0
 8018704:	d001      	beq.n	801870a <tcp_parseopt+0x8a>
 8018706:	89ba      	ldrh	r2, [r7, #12]
 8018708:	e001      	b.n	801870e <tcp_parseopt+0x8e>
 801870a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801870e:	687b      	ldr	r3, [r7, #4]
 8018710:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8018712:	e012      	b.n	801873a <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8018714:	f7ff ff7e 	bl	8018614 <tcp_get_next_optbyte>
 8018718:	4603      	mov	r3, r0
 801871a:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801871c:	7afb      	ldrb	r3, [r7, #11]
 801871e:	2b01      	cmp	r3, #1
 8018720:	d916      	bls.n	8018750 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8018722:	7afb      	ldrb	r3, [r7, #11]
 8018724:	b29a      	uxth	r2, r3
 8018726:	4b10      	ldr	r3, [pc, #64]	@ (8018768 <tcp_parseopt+0xe8>)
 8018728:	881b      	ldrh	r3, [r3, #0]
 801872a:	4413      	add	r3, r2
 801872c:	b29b      	uxth	r3, r3
 801872e:	3b02      	subs	r3, #2
 8018730:	b29a      	uxth	r2, r3
 8018732:	4b0d      	ldr	r3, [pc, #52]	@ (8018768 <tcp_parseopt+0xe8>)
 8018734:	801a      	strh	r2, [r3, #0]
 8018736:	e000      	b.n	801873a <tcp_parseopt+0xba>
          break;
 8018738:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801873a:	4b0b      	ldr	r3, [pc, #44]	@ (8018768 <tcp_parseopt+0xe8>)
 801873c:	881a      	ldrh	r2, [r3, #0]
 801873e:	4b09      	ldr	r3, [pc, #36]	@ (8018764 <tcp_parseopt+0xe4>)
 8018740:	881b      	ldrh	r3, [r3, #0]
 8018742:	429a      	cmp	r2, r3
 8018744:	d3b2      	bcc.n	80186ac <tcp_parseopt+0x2c>
 8018746:	e004      	b.n	8018752 <tcp_parseopt+0xd2>
          return;
 8018748:	bf00      	nop
 801874a:	e002      	b.n	8018752 <tcp_parseopt+0xd2>
            return;
 801874c:	bf00      	nop
 801874e:	e000      	b.n	8018752 <tcp_parseopt+0xd2>
            return;
 8018750:	bf00      	nop
      }
    }
  }
}
 8018752:	3710      	adds	r7, #16
 8018754:	46bd      	mov	sp, r7
 8018756:	bd80      	pop	{r7, pc}
 8018758:	08025d3c 	.word	0x08025d3c
 801875c:	080261a0 	.word	0x080261a0
 8018760:	08025d88 	.word	0x08025d88
 8018764:	20067da4 	.word	0x20067da4
 8018768:	20067dac 	.word	0x20067dac

0801876c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801876c:	b480      	push	{r7}
 801876e:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8018770:	4b05      	ldr	r3, [pc, #20]	@ (8018788 <tcp_trigger_input_pcb_close+0x1c>)
 8018772:	781b      	ldrb	r3, [r3, #0]
 8018774:	f043 0310 	orr.w	r3, r3, #16
 8018778:	b2da      	uxtb	r2, r3
 801877a:	4b03      	ldr	r3, [pc, #12]	@ (8018788 <tcp_trigger_input_pcb_close+0x1c>)
 801877c:	701a      	strb	r2, [r3, #0]
}
 801877e:	bf00      	nop
 8018780:	46bd      	mov	sp, r7
 8018782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018786:	4770      	bx	lr
 8018788:	20067dbd 	.word	0x20067dbd

0801878c <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801878c:	b580      	push	{r7, lr}
 801878e:	b084      	sub	sp, #16
 8018790:	af00      	add	r7, sp, #0
 8018792:	60f8      	str	r0, [r7, #12]
 8018794:	60b9      	str	r1, [r7, #8]
 8018796:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8018798:	68fb      	ldr	r3, [r7, #12]
 801879a:	2b00      	cmp	r3, #0
 801879c:	d00a      	beq.n	80187b4 <tcp_route+0x28>
 801879e:	68fb      	ldr	r3, [r7, #12]
 80187a0:	7a1b      	ldrb	r3, [r3, #8]
 80187a2:	2b00      	cmp	r3, #0
 80187a4:	d006      	beq.n	80187b4 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 80187a6:	68fb      	ldr	r3, [r7, #12]
 80187a8:	7a1b      	ldrb	r3, [r3, #8]
 80187aa:	4618      	mov	r0, r3
 80187ac:	f7fa fdac 	bl	8013308 <netif_get_by_index>
 80187b0:	4603      	mov	r3, r0
 80187b2:	e003      	b.n	80187bc <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80187b4:	6878      	ldr	r0, [r7, #4]
 80187b6:	f003 fed7 	bl	801c568 <ip4_route>
 80187ba:	4603      	mov	r3, r0
  }
}
 80187bc:	4618      	mov	r0, r3
 80187be:	3710      	adds	r7, #16
 80187c0:	46bd      	mov	sp, r7
 80187c2:	bd80      	pop	{r7, pc}

080187c4 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80187c4:	b590      	push	{r4, r7, lr}
 80187c6:	b087      	sub	sp, #28
 80187c8:	af00      	add	r7, sp, #0
 80187ca:	60f8      	str	r0, [r7, #12]
 80187cc:	60b9      	str	r1, [r7, #8]
 80187ce:	603b      	str	r3, [r7, #0]
 80187d0:	4613      	mov	r3, r2
 80187d2:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80187d4:	68fb      	ldr	r3, [r7, #12]
 80187d6:	2b00      	cmp	r3, #0
 80187d8:	d105      	bne.n	80187e6 <tcp_create_segment+0x22>
 80187da:	4b43      	ldr	r3, [pc, #268]	@ (80188e8 <tcp_create_segment+0x124>)
 80187dc:	22a3      	movs	r2, #163	@ 0xa3
 80187de:	4943      	ldr	r1, [pc, #268]	@ (80188ec <tcp_create_segment+0x128>)
 80187e0:	4843      	ldr	r0, [pc, #268]	@ (80188f0 <tcp_create_segment+0x12c>)
 80187e2:	f006 fcc3 	bl	801f16c <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80187e6:	68bb      	ldr	r3, [r7, #8]
 80187e8:	2b00      	cmp	r3, #0
 80187ea:	d105      	bne.n	80187f8 <tcp_create_segment+0x34>
 80187ec:	4b3e      	ldr	r3, [pc, #248]	@ (80188e8 <tcp_create_segment+0x124>)
 80187ee:	22a4      	movs	r2, #164	@ 0xa4
 80187f0:	4940      	ldr	r1, [pc, #256]	@ (80188f4 <tcp_create_segment+0x130>)
 80187f2:	483f      	ldr	r0, [pc, #252]	@ (80188f0 <tcp_create_segment+0x12c>)
 80187f4:	f006 fcba 	bl	801f16c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80187f8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80187fc:	009b      	lsls	r3, r3, #2
 80187fe:	b2db      	uxtb	r3, r3
 8018800:	f003 0304 	and.w	r3, r3, #4
 8018804:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8018806:	2003      	movs	r0, #3
 8018808:	f7fa f9f2 	bl	8012bf0 <memp_malloc>
 801880c:	6138      	str	r0, [r7, #16]
 801880e:	693b      	ldr	r3, [r7, #16]
 8018810:	2b00      	cmp	r3, #0
 8018812:	d104      	bne.n	801881e <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8018814:	68b8      	ldr	r0, [r7, #8]
 8018816:	f7fb f905 	bl	8013a24 <pbuf_free>
    return NULL;
 801881a:	2300      	movs	r3, #0
 801881c:	e060      	b.n	80188e0 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 801881e:	693b      	ldr	r3, [r7, #16]
 8018820:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8018824:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8018826:	693b      	ldr	r3, [r7, #16]
 8018828:	2200      	movs	r2, #0
 801882a:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801882c:	693b      	ldr	r3, [r7, #16]
 801882e:	68ba      	ldr	r2, [r7, #8]
 8018830:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8018832:	68bb      	ldr	r3, [r7, #8]
 8018834:	891a      	ldrh	r2, [r3, #8]
 8018836:	7dfb      	ldrb	r3, [r7, #23]
 8018838:	b29b      	uxth	r3, r3
 801883a:	429a      	cmp	r2, r3
 801883c:	d205      	bcs.n	801884a <tcp_create_segment+0x86>
 801883e:	4b2a      	ldr	r3, [pc, #168]	@ (80188e8 <tcp_create_segment+0x124>)
 8018840:	22b0      	movs	r2, #176	@ 0xb0
 8018842:	492d      	ldr	r1, [pc, #180]	@ (80188f8 <tcp_create_segment+0x134>)
 8018844:	482a      	ldr	r0, [pc, #168]	@ (80188f0 <tcp_create_segment+0x12c>)
 8018846:	f006 fc91 	bl	801f16c <iprintf>
  seg->len = p->tot_len - optlen;
 801884a:	68bb      	ldr	r3, [r7, #8]
 801884c:	891a      	ldrh	r2, [r3, #8]
 801884e:	7dfb      	ldrb	r3, [r7, #23]
 8018850:	b29b      	uxth	r3, r3
 8018852:	1ad3      	subs	r3, r2, r3
 8018854:	b29a      	uxth	r2, r3
 8018856:	693b      	ldr	r3, [r7, #16]
 8018858:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801885a:	2114      	movs	r1, #20
 801885c:	68b8      	ldr	r0, [r7, #8]
 801885e:	f7fb f84b 	bl	80138f8 <pbuf_add_header>
 8018862:	4603      	mov	r3, r0
 8018864:	2b00      	cmp	r3, #0
 8018866:	d004      	beq.n	8018872 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8018868:	6938      	ldr	r0, [r7, #16]
 801886a:	f7fd f804 	bl	8015876 <tcp_seg_free>
    return NULL;
 801886e:	2300      	movs	r3, #0
 8018870:	e036      	b.n	80188e0 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8018872:	693b      	ldr	r3, [r7, #16]
 8018874:	685b      	ldr	r3, [r3, #4]
 8018876:	685a      	ldr	r2, [r3, #4]
 8018878:	693b      	ldr	r3, [r7, #16]
 801887a:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801887c:	68fb      	ldr	r3, [r7, #12]
 801887e:	8ada      	ldrh	r2, [r3, #22]
 8018880:	693b      	ldr	r3, [r7, #16]
 8018882:	68dc      	ldr	r4, [r3, #12]
 8018884:	4610      	mov	r0, r2
 8018886:	f7f8 fcf3 	bl	8011270 <lwip_htons>
 801888a:	4603      	mov	r3, r0
 801888c:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801888e:	68fb      	ldr	r3, [r7, #12]
 8018890:	8b1a      	ldrh	r2, [r3, #24]
 8018892:	693b      	ldr	r3, [r7, #16]
 8018894:	68dc      	ldr	r4, [r3, #12]
 8018896:	4610      	mov	r0, r2
 8018898:	f7f8 fcea 	bl	8011270 <lwip_htons>
 801889c:	4603      	mov	r3, r0
 801889e:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80188a0:	693b      	ldr	r3, [r7, #16]
 80188a2:	68dc      	ldr	r4, [r3, #12]
 80188a4:	6838      	ldr	r0, [r7, #0]
 80188a6:	f7f8 fcf9 	bl	801129c <lwip_htonl>
 80188aa:	4603      	mov	r3, r0
 80188ac:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 80188ae:	7dfb      	ldrb	r3, [r7, #23]
 80188b0:	089b      	lsrs	r3, r3, #2
 80188b2:	b2db      	uxtb	r3, r3
 80188b4:	3305      	adds	r3, #5
 80188b6:	b29b      	uxth	r3, r3
 80188b8:	031b      	lsls	r3, r3, #12
 80188ba:	b29a      	uxth	r2, r3
 80188bc:	79fb      	ldrb	r3, [r7, #7]
 80188be:	b29b      	uxth	r3, r3
 80188c0:	4313      	orrs	r3, r2
 80188c2:	b29a      	uxth	r2, r3
 80188c4:	693b      	ldr	r3, [r7, #16]
 80188c6:	68dc      	ldr	r4, [r3, #12]
 80188c8:	4610      	mov	r0, r2
 80188ca:	f7f8 fcd1 	bl	8011270 <lwip_htons>
 80188ce:	4603      	mov	r3, r0
 80188d0:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80188d2:	693b      	ldr	r3, [r7, #16]
 80188d4:	68db      	ldr	r3, [r3, #12]
 80188d6:	2200      	movs	r2, #0
 80188d8:	749a      	strb	r2, [r3, #18]
 80188da:	2200      	movs	r2, #0
 80188dc:	74da      	strb	r2, [r3, #19]
  return seg;
 80188de:	693b      	ldr	r3, [r7, #16]
}
 80188e0:	4618      	mov	r0, r3
 80188e2:	371c      	adds	r7, #28
 80188e4:	46bd      	mov	sp, r7
 80188e6:	bd90      	pop	{r4, r7, pc}
 80188e8:	080261bc 	.word	0x080261bc
 80188ec:	080261f0 	.word	0x080261f0
 80188f0:	08026210 	.word	0x08026210
 80188f4:	08026238 	.word	0x08026238
 80188f8:	0802625c 	.word	0x0802625c

080188fc <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 80188fc:	b580      	push	{r7, lr}
 80188fe:	b086      	sub	sp, #24
 8018900:	af00      	add	r7, sp, #0
 8018902:	607b      	str	r3, [r7, #4]
 8018904:	4603      	mov	r3, r0
 8018906:	73fb      	strb	r3, [r7, #15]
 8018908:	460b      	mov	r3, r1
 801890a:	81bb      	strh	r3, [r7, #12]
 801890c:	4613      	mov	r3, r2
 801890e:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8018910:	89bb      	ldrh	r3, [r7, #12]
 8018912:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8018914:	687b      	ldr	r3, [r7, #4]
 8018916:	2b00      	cmp	r3, #0
 8018918:	d105      	bne.n	8018926 <tcp_pbuf_prealloc+0x2a>
 801891a:	4b30      	ldr	r3, [pc, #192]	@ (80189dc <tcp_pbuf_prealloc+0xe0>)
 801891c:	22e8      	movs	r2, #232	@ 0xe8
 801891e:	4930      	ldr	r1, [pc, #192]	@ (80189e0 <tcp_pbuf_prealloc+0xe4>)
 8018920:	4830      	ldr	r0, [pc, #192]	@ (80189e4 <tcp_pbuf_prealloc+0xe8>)
 8018922:	f006 fc23 	bl	801f16c <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8018926:	6a3b      	ldr	r3, [r7, #32]
 8018928:	2b00      	cmp	r3, #0
 801892a:	d105      	bne.n	8018938 <tcp_pbuf_prealloc+0x3c>
 801892c:	4b2b      	ldr	r3, [pc, #172]	@ (80189dc <tcp_pbuf_prealloc+0xe0>)
 801892e:	22e9      	movs	r2, #233	@ 0xe9
 8018930:	492d      	ldr	r1, [pc, #180]	@ (80189e8 <tcp_pbuf_prealloc+0xec>)
 8018932:	482c      	ldr	r0, [pc, #176]	@ (80189e4 <tcp_pbuf_prealloc+0xe8>)
 8018934:	f006 fc1a 	bl	801f16c <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8018938:	89ba      	ldrh	r2, [r7, #12]
 801893a:	897b      	ldrh	r3, [r7, #10]
 801893c:	429a      	cmp	r2, r3
 801893e:	d221      	bcs.n	8018984 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8018940:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8018944:	f003 0302 	and.w	r3, r3, #2
 8018948:	2b00      	cmp	r3, #0
 801894a:	d111      	bne.n	8018970 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 801894c:	6a3b      	ldr	r3, [r7, #32]
 801894e:	8b5b      	ldrh	r3, [r3, #26]
 8018950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8018954:	2b00      	cmp	r3, #0
 8018956:	d115      	bne.n	8018984 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8018958:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801895c:	2b00      	cmp	r3, #0
 801895e:	d007      	beq.n	8018970 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8018960:	6a3b      	ldr	r3, [r7, #32]
 8018962:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 8018964:	2b00      	cmp	r3, #0
 8018966:	d103      	bne.n	8018970 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8018968:	6a3b      	ldr	r3, [r7, #32]
 801896a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 801896c:	2b00      	cmp	r3, #0
 801896e:	d009      	beq.n	8018984 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8018970:	89bb      	ldrh	r3, [r7, #12]
 8018972:	f203 231b 	addw	r3, r3, #539	@ 0x21b
 8018976:	f023 0203 	bic.w	r2, r3, #3
 801897a:	897b      	ldrh	r3, [r7, #10]
 801897c:	4293      	cmp	r3, r2
 801897e:	bf28      	it	cs
 8018980:	4613      	movcs	r3, r2
 8018982:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8018984:	8af9      	ldrh	r1, [r7, #22]
 8018986:	7bfb      	ldrb	r3, [r7, #15]
 8018988:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801898c:	4618      	mov	r0, r3
 801898e:	f7fa fd65 	bl	801345c <pbuf_alloc>
 8018992:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018994:	693b      	ldr	r3, [r7, #16]
 8018996:	2b00      	cmp	r3, #0
 8018998:	d101      	bne.n	801899e <tcp_pbuf_prealloc+0xa2>
    return NULL;
 801899a:	2300      	movs	r3, #0
 801899c:	e019      	b.n	80189d2 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801899e:	693b      	ldr	r3, [r7, #16]
 80189a0:	681b      	ldr	r3, [r3, #0]
 80189a2:	2b00      	cmp	r3, #0
 80189a4:	d006      	beq.n	80189b4 <tcp_pbuf_prealloc+0xb8>
 80189a6:	4b0d      	ldr	r3, [pc, #52]	@ (80189dc <tcp_pbuf_prealloc+0xe0>)
 80189a8:	f240 120b 	movw	r2, #267	@ 0x10b
 80189ac:	490f      	ldr	r1, [pc, #60]	@ (80189ec <tcp_pbuf_prealloc+0xf0>)
 80189ae:	480d      	ldr	r0, [pc, #52]	@ (80189e4 <tcp_pbuf_prealloc+0xe8>)
 80189b0:	f006 fbdc 	bl	801f16c <iprintf>
  *oversize = p->len - length;
 80189b4:	693b      	ldr	r3, [r7, #16]
 80189b6:	895a      	ldrh	r2, [r3, #10]
 80189b8:	89bb      	ldrh	r3, [r7, #12]
 80189ba:	1ad3      	subs	r3, r2, r3
 80189bc:	b29a      	uxth	r2, r3
 80189be:	687b      	ldr	r3, [r7, #4]
 80189c0:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 80189c2:	693b      	ldr	r3, [r7, #16]
 80189c4:	89ba      	ldrh	r2, [r7, #12]
 80189c6:	811a      	strh	r2, [r3, #8]
 80189c8:	693b      	ldr	r3, [r7, #16]
 80189ca:	891a      	ldrh	r2, [r3, #8]
 80189cc:	693b      	ldr	r3, [r7, #16]
 80189ce:	815a      	strh	r2, [r3, #10]
  return p;
 80189d0:	693b      	ldr	r3, [r7, #16]
}
 80189d2:	4618      	mov	r0, r3
 80189d4:	3718      	adds	r7, #24
 80189d6:	46bd      	mov	sp, r7
 80189d8:	bd80      	pop	{r7, pc}
 80189da:	bf00      	nop
 80189dc:	080261bc 	.word	0x080261bc
 80189e0:	08026274 	.word	0x08026274
 80189e4:	08026210 	.word	0x08026210
 80189e8:	08026298 	.word	0x08026298
 80189ec:	080262b8 	.word	0x080262b8

080189f0 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 80189f0:	b580      	push	{r7, lr}
 80189f2:	b082      	sub	sp, #8
 80189f4:	af00      	add	r7, sp, #0
 80189f6:	6078      	str	r0, [r7, #4]
 80189f8:	460b      	mov	r3, r1
 80189fa:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 80189fc:	687b      	ldr	r3, [r7, #4]
 80189fe:	2b00      	cmp	r3, #0
 8018a00:	d106      	bne.n	8018a10 <tcp_write_checks+0x20>
 8018a02:	4b33      	ldr	r3, [pc, #204]	@ (8018ad0 <tcp_write_checks+0xe0>)
 8018a04:	f240 1233 	movw	r2, #307	@ 0x133
 8018a08:	4932      	ldr	r1, [pc, #200]	@ (8018ad4 <tcp_write_checks+0xe4>)
 8018a0a:	4833      	ldr	r0, [pc, #204]	@ (8018ad8 <tcp_write_checks+0xe8>)
 8018a0c:	f006 fbae 	bl	801f16c <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8018a10:	687b      	ldr	r3, [r7, #4]
 8018a12:	7d1b      	ldrb	r3, [r3, #20]
 8018a14:	2b04      	cmp	r3, #4
 8018a16:	d00e      	beq.n	8018a36 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8018a18:	687b      	ldr	r3, [r7, #4]
 8018a1a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8018a1c:	2b07      	cmp	r3, #7
 8018a1e:	d00a      	beq.n	8018a36 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8018a20:	687b      	ldr	r3, [r7, #4]
 8018a22:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8018a24:	2b02      	cmp	r3, #2
 8018a26:	d006      	beq.n	8018a36 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8018a28:	687b      	ldr	r3, [r7, #4]
 8018a2a:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8018a2c:	2b03      	cmp	r3, #3
 8018a2e:	d002      	beq.n	8018a36 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8018a30:	f06f 030a 	mvn.w	r3, #10
 8018a34:	e048      	b.n	8018ac8 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8018a36:	887b      	ldrh	r3, [r7, #2]
 8018a38:	2b00      	cmp	r3, #0
 8018a3a:	d101      	bne.n	8018a40 <tcp_write_checks+0x50>
    return ERR_OK;
 8018a3c:	2300      	movs	r3, #0
 8018a3e:	e043      	b.n	8018ac8 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8018a40:	687b      	ldr	r3, [r7, #4]
 8018a42:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8018a46:	887a      	ldrh	r2, [r7, #2]
 8018a48:	429a      	cmp	r2, r3
 8018a4a:	d909      	bls.n	8018a60 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018a4c:	687b      	ldr	r3, [r7, #4]
 8018a4e:	8b5b      	ldrh	r3, [r3, #26]
 8018a50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018a54:	b29a      	uxth	r2, r3
 8018a56:	687b      	ldr	r3, [r7, #4]
 8018a58:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8018a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8018a5e:	e033      	b.n	8018ac8 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8018a60:	687b      	ldr	r3, [r7, #4]
 8018a62:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018a66:	2b08      	cmp	r3, #8
 8018a68:	d909      	bls.n	8018a7e <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018a6a:	687b      	ldr	r3, [r7, #4]
 8018a6c:	8b5b      	ldrh	r3, [r3, #26]
 8018a6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018a72:	b29a      	uxth	r2, r3
 8018a74:	687b      	ldr	r3, [r7, #4]
 8018a76:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8018a78:	f04f 33ff 	mov.w	r3, #4294967295
 8018a7c:	e024      	b.n	8018ac8 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8018a7e:	687b      	ldr	r3, [r7, #4]
 8018a80:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018a84:	2b00      	cmp	r3, #0
 8018a86:	d00f      	beq.n	8018aa8 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8018a88:	687b      	ldr	r3, [r7, #4]
 8018a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018a8c:	2b00      	cmp	r3, #0
 8018a8e:	d11a      	bne.n	8018ac6 <tcp_write_checks+0xd6>
 8018a90:	687b      	ldr	r3, [r7, #4]
 8018a92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018a94:	2b00      	cmp	r3, #0
 8018a96:	d116      	bne.n	8018ac6 <tcp_write_checks+0xd6>
 8018a98:	4b0d      	ldr	r3, [pc, #52]	@ (8018ad0 <tcp_write_checks+0xe0>)
 8018a9a:	f240 1255 	movw	r2, #341	@ 0x155
 8018a9e:	490f      	ldr	r1, [pc, #60]	@ (8018adc <tcp_write_checks+0xec>)
 8018aa0:	480d      	ldr	r0, [pc, #52]	@ (8018ad8 <tcp_write_checks+0xe8>)
 8018aa2:	f006 fb63 	bl	801f16c <iprintf>
 8018aa6:	e00e      	b.n	8018ac6 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8018aa8:	687b      	ldr	r3, [r7, #4]
 8018aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018aac:	2b00      	cmp	r3, #0
 8018aae:	d103      	bne.n	8018ab8 <tcp_write_checks+0xc8>
 8018ab0:	687b      	ldr	r3, [r7, #4]
 8018ab2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018ab4:	2b00      	cmp	r3, #0
 8018ab6:	d006      	beq.n	8018ac6 <tcp_write_checks+0xd6>
 8018ab8:	4b05      	ldr	r3, [pc, #20]	@ (8018ad0 <tcp_write_checks+0xe0>)
 8018aba:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 8018abe:	4908      	ldr	r1, [pc, #32]	@ (8018ae0 <tcp_write_checks+0xf0>)
 8018ac0:	4805      	ldr	r0, [pc, #20]	@ (8018ad8 <tcp_write_checks+0xe8>)
 8018ac2:	f006 fb53 	bl	801f16c <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8018ac6:	2300      	movs	r3, #0
}
 8018ac8:	4618      	mov	r0, r3
 8018aca:	3708      	adds	r7, #8
 8018acc:	46bd      	mov	sp, r7
 8018ace:	bd80      	pop	{r7, pc}
 8018ad0:	080261bc 	.word	0x080261bc
 8018ad4:	080262cc 	.word	0x080262cc
 8018ad8:	08026210 	.word	0x08026210
 8018adc:	080262ec 	.word	0x080262ec
 8018ae0:	08026328 	.word	0x08026328

08018ae4 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8018ae4:	b590      	push	{r4, r7, lr}
 8018ae6:	b09b      	sub	sp, #108	@ 0x6c
 8018ae8:	af04      	add	r7, sp, #16
 8018aea:	60f8      	str	r0, [r7, #12]
 8018aec:	60b9      	str	r1, [r7, #8]
 8018aee:	4611      	mov	r1, r2
 8018af0:	461a      	mov	r2, r3
 8018af2:	460b      	mov	r3, r1
 8018af4:	80fb      	strh	r3, [r7, #6]
 8018af6:	4613      	mov	r3, r2
 8018af8:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8018afa:	2300      	movs	r3, #0
 8018afc:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8018afe:	2300      	movs	r3, #0
 8018b00:	653b      	str	r3, [r7, #80]	@ 0x50
 8018b02:	2300      	movs	r3, #0
 8018b04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8018b06:	2300      	movs	r3, #0
 8018b08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8018b0a:	2300      	movs	r3, #0
 8018b0c:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8018b0e:	2300      	movs	r3, #0
 8018b10:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8018b14:	2300      	movs	r3, #0
 8018b16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8018b1a:	2300      	movs	r3, #0
 8018b1c:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8018b1e:	2300      	movs	r3, #0
 8018b20:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8018b22:	2300      	movs	r3, #0
 8018b24:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8018b26:	68fb      	ldr	r3, [r7, #12]
 8018b28:	2b00      	cmp	r3, #0
 8018b2a:	d109      	bne.n	8018b40 <tcp_write+0x5c>
 8018b2c:	4ba4      	ldr	r3, [pc, #656]	@ (8018dc0 <tcp_write+0x2dc>)
 8018b2e:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 8018b32:	49a4      	ldr	r1, [pc, #656]	@ (8018dc4 <tcp_write+0x2e0>)
 8018b34:	48a4      	ldr	r0, [pc, #656]	@ (8018dc8 <tcp_write+0x2e4>)
 8018b36:	f006 fb19 	bl	801f16c <iprintf>
 8018b3a:	f06f 030f 	mvn.w	r3, #15
 8018b3e:	e32a      	b.n	8019196 <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8018b40:	68fb      	ldr	r3, [r7, #12]
 8018b42:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8018b46:	085b      	lsrs	r3, r3, #1
 8018b48:	b29a      	uxth	r2, r3
 8018b4a:	68fb      	ldr	r3, [r7, #12]
 8018b4c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018b4e:	4293      	cmp	r3, r2
 8018b50:	bf28      	it	cs
 8018b52:	4613      	movcs	r3, r2
 8018b54:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8018b56:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8018b58:	2b00      	cmp	r3, #0
 8018b5a:	d102      	bne.n	8018b62 <tcp_write+0x7e>
 8018b5c:	68fb      	ldr	r3, [r7, #12]
 8018b5e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018b60:	e000      	b.n	8018b64 <tcp_write+0x80>
 8018b62:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8018b64:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8018b66:	68bb      	ldr	r3, [r7, #8]
 8018b68:	2b00      	cmp	r3, #0
 8018b6a:	d109      	bne.n	8018b80 <tcp_write+0x9c>
 8018b6c:	4b94      	ldr	r3, [pc, #592]	@ (8018dc0 <tcp_write+0x2dc>)
 8018b6e:	f240 12ad 	movw	r2, #429	@ 0x1ad
 8018b72:	4996      	ldr	r1, [pc, #600]	@ (8018dcc <tcp_write+0x2e8>)
 8018b74:	4894      	ldr	r0, [pc, #592]	@ (8018dc8 <tcp_write+0x2e4>)
 8018b76:	f006 faf9 	bl	801f16c <iprintf>
 8018b7a:	f06f 030f 	mvn.w	r3, #15
 8018b7e:	e30a      	b.n	8019196 <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8018b80:	88fb      	ldrh	r3, [r7, #6]
 8018b82:	4619      	mov	r1, r3
 8018b84:	68f8      	ldr	r0, [r7, #12]
 8018b86:	f7ff ff33 	bl	80189f0 <tcp_write_checks>
 8018b8a:	4603      	mov	r3, r0
 8018b8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 8018b90:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8018b94:	2b00      	cmp	r3, #0
 8018b96:	d002      	beq.n	8018b9e <tcp_write+0xba>
    return err;
 8018b98:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8018b9c:	e2fb      	b.n	8019196 <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8018b9e:	68fb      	ldr	r3, [r7, #12]
 8018ba0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018ba4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018ba8:	2300      	movs	r3, #0
 8018baa:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8018bae:	68fb      	ldr	r3, [r7, #12]
 8018bb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018bb2:	2b00      	cmp	r3, #0
 8018bb4:	f000 80f6 	beq.w	8018da4 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018bb8:	68fb      	ldr	r3, [r7, #12]
 8018bba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018bbc:	653b      	str	r3, [r7, #80]	@ 0x50
 8018bbe:	e002      	b.n	8018bc6 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8018bc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018bc2:	681b      	ldr	r3, [r3, #0]
 8018bc4:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018bc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018bc8:	681b      	ldr	r3, [r3, #0]
 8018bca:	2b00      	cmp	r3, #0
 8018bcc:	d1f8      	bne.n	8018bc0 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8018bce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018bd0:	7a9b      	ldrb	r3, [r3, #10]
 8018bd2:	009b      	lsls	r3, r3, #2
 8018bd4:	b29b      	uxth	r3, r3
 8018bd6:	f003 0304 	and.w	r3, r3, #4
 8018bda:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8018bdc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8018bde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018be0:	891b      	ldrh	r3, [r3, #8]
 8018be2:	4619      	mov	r1, r3
 8018be4:	8c3b      	ldrh	r3, [r7, #32]
 8018be6:	440b      	add	r3, r1
 8018be8:	429a      	cmp	r2, r3
 8018bea:	da06      	bge.n	8018bfa <tcp_write+0x116>
 8018bec:	4b74      	ldr	r3, [pc, #464]	@ (8018dc0 <tcp_write+0x2dc>)
 8018bee:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8018bf2:	4977      	ldr	r1, [pc, #476]	@ (8018dd0 <tcp_write+0x2ec>)
 8018bf4:	4874      	ldr	r0, [pc, #464]	@ (8018dc8 <tcp_write+0x2e4>)
 8018bf6:	f006 fab9 	bl	801f16c <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8018bfa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018bfc:	891a      	ldrh	r2, [r3, #8]
 8018bfe:	8c3b      	ldrh	r3, [r7, #32]
 8018c00:	4413      	add	r3, r2
 8018c02:	b29b      	uxth	r3, r3
 8018c04:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8018c06:	1ad3      	subs	r3, r2, r3
 8018c08:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8018c0a:	68fb      	ldr	r3, [r7, #12]
 8018c0c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8018c10:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8018c12:	8a7b      	ldrh	r3, [r7, #18]
 8018c14:	2b00      	cmp	r3, #0
 8018c16:	d026      	beq.n	8018c66 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8018c18:	8a7b      	ldrh	r3, [r7, #18]
 8018c1a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018c1c:	429a      	cmp	r2, r3
 8018c1e:	d206      	bcs.n	8018c2e <tcp_write+0x14a>
 8018c20:	4b67      	ldr	r3, [pc, #412]	@ (8018dc0 <tcp_write+0x2dc>)
 8018c22:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 8018c26:	496b      	ldr	r1, [pc, #428]	@ (8018dd4 <tcp_write+0x2f0>)
 8018c28:	4867      	ldr	r0, [pc, #412]	@ (8018dc8 <tcp_write+0x2e4>)
 8018c2a:	f006 fa9f 	bl	801f16c <iprintf>
      seg = last_unsent;
 8018c2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018c30:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8018c32:	8a7b      	ldrh	r3, [r7, #18]
 8018c34:	88fa      	ldrh	r2, [r7, #6]
 8018c36:	4293      	cmp	r3, r2
 8018c38:	bf28      	it	cs
 8018c3a:	4613      	movcs	r3, r2
 8018c3c:	b29b      	uxth	r3, r3
 8018c3e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018c40:	4293      	cmp	r3, r2
 8018c42:	bf28      	it	cs
 8018c44:	4613      	movcs	r3, r2
 8018c46:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 8018c48:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018c4c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018c4e:	4413      	add	r3, r2
 8018c50:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 8018c54:	8a7a      	ldrh	r2, [r7, #18]
 8018c56:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018c58:	1ad3      	subs	r3, r2, r3
 8018c5a:	b29b      	uxth	r3, r3
 8018c5c:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8018c5e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018c60:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018c62:	1ad3      	subs	r3, r2, r3
 8018c64:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8018c66:	8a7b      	ldrh	r3, [r7, #18]
 8018c68:	2b00      	cmp	r3, #0
 8018c6a:	d00b      	beq.n	8018c84 <tcp_write+0x1a0>
 8018c6c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018c70:	88fb      	ldrh	r3, [r7, #6]
 8018c72:	429a      	cmp	r2, r3
 8018c74:	d006      	beq.n	8018c84 <tcp_write+0x1a0>
 8018c76:	4b52      	ldr	r3, [pc, #328]	@ (8018dc0 <tcp_write+0x2dc>)
 8018c78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018c7c:	4956      	ldr	r1, [pc, #344]	@ (8018dd8 <tcp_write+0x2f4>)
 8018c7e:	4852      	ldr	r0, [pc, #328]	@ (8018dc8 <tcp_write+0x2e4>)
 8018c80:	f006 fa74 	bl	801f16c <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8018c84:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018c88:	88fb      	ldrh	r3, [r7, #6]
 8018c8a:	429a      	cmp	r2, r3
 8018c8c:	f080 8167 	bcs.w	8018f5e <tcp_write+0x47a>
 8018c90:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018c92:	2b00      	cmp	r3, #0
 8018c94:	f000 8163 	beq.w	8018f5e <tcp_write+0x47a>
 8018c98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018c9a:	891b      	ldrh	r3, [r3, #8]
 8018c9c:	2b00      	cmp	r3, #0
 8018c9e:	f000 815e 	beq.w	8018f5e <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8018ca2:	88fa      	ldrh	r2, [r7, #6]
 8018ca4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018ca8:	1ad2      	subs	r2, r2, r3
 8018caa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018cac:	4293      	cmp	r3, r2
 8018cae:	bfa8      	it	ge
 8018cb0:	4613      	movge	r3, r2
 8018cb2:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8018cb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8018cb8:	797b      	ldrb	r3, [r7, #5]
 8018cba:	f003 0301 	and.w	r3, r3, #1
 8018cbe:	2b00      	cmp	r3, #0
 8018cc0:	d027      	beq.n	8018d12 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8018cc2:	f107 0012 	add.w	r0, r7, #18
 8018cc6:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018cc8:	8bf9      	ldrh	r1, [r7, #30]
 8018cca:	2301      	movs	r3, #1
 8018ccc:	9302      	str	r3, [sp, #8]
 8018cce:	797b      	ldrb	r3, [r7, #5]
 8018cd0:	9301      	str	r3, [sp, #4]
 8018cd2:	68fb      	ldr	r3, [r7, #12]
 8018cd4:	9300      	str	r3, [sp, #0]
 8018cd6:	4603      	mov	r3, r0
 8018cd8:	2000      	movs	r0, #0
 8018cda:	f7ff fe0f 	bl	80188fc <tcp_pbuf_prealloc>
 8018cde:	6578      	str	r0, [r7, #84]	@ 0x54
 8018ce0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018ce2:	2b00      	cmp	r3, #0
 8018ce4:	f000 8225 	beq.w	8019132 <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8018ce8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018cea:	6858      	ldr	r0, [r3, #4]
 8018cec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018cf0:	68ba      	ldr	r2, [r7, #8]
 8018cf2:	4413      	add	r3, r2
 8018cf4:	8bfa      	ldrh	r2, [r7, #30]
 8018cf6:	4619      	mov	r1, r3
 8018cf8:	f006 fe49 	bl	801f98e <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8018cfc:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8018cfe:	f7fa ff1f 	bl	8013b40 <pbuf_clen>
 8018d02:	4603      	mov	r3, r0
 8018d04:	461a      	mov	r2, r3
 8018d06:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8018d0a:	4413      	add	r3, r2
 8018d0c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8018d10:	e041      	b.n	8018d96 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8018d12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018d14:	685b      	ldr	r3, [r3, #4]
 8018d16:	637b      	str	r3, [r7, #52]	@ 0x34
 8018d18:	e002      	b.n	8018d20 <tcp_write+0x23c>
 8018d1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018d1c:	681b      	ldr	r3, [r3, #0]
 8018d1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8018d20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018d22:	681b      	ldr	r3, [r3, #0]
 8018d24:	2b00      	cmp	r3, #0
 8018d26:	d1f8      	bne.n	8018d1a <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8018d28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018d2a:	7b1b      	ldrb	r3, [r3, #12]
 8018d2c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8018d30:	2b00      	cmp	r3, #0
 8018d32:	d115      	bne.n	8018d60 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8018d34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018d36:	685b      	ldr	r3, [r3, #4]
 8018d38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018d3a:	8952      	ldrh	r2, [r2, #10]
 8018d3c:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8018d3e:	68ba      	ldr	r2, [r7, #8]
 8018d40:	429a      	cmp	r2, r3
 8018d42:	d10d      	bne.n	8018d60 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8018d44:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018d48:	2b00      	cmp	r3, #0
 8018d4a:	d006      	beq.n	8018d5a <tcp_write+0x276>
 8018d4c:	4b1c      	ldr	r3, [pc, #112]	@ (8018dc0 <tcp_write+0x2dc>)
 8018d4e:	f240 2231 	movw	r2, #561	@ 0x231
 8018d52:	4922      	ldr	r1, [pc, #136]	@ (8018ddc <tcp_write+0x2f8>)
 8018d54:	481c      	ldr	r0, [pc, #112]	@ (8018dc8 <tcp_write+0x2e4>)
 8018d56:	f006 fa09 	bl	801f16c <iprintf>
          extendlen = seglen;
 8018d5a:	8bfb      	ldrh	r3, [r7, #30]
 8018d5c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8018d5e:	e01a      	b.n	8018d96 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8018d60:	8bfb      	ldrh	r3, [r7, #30]
 8018d62:	2201      	movs	r2, #1
 8018d64:	4619      	mov	r1, r3
 8018d66:	2000      	movs	r0, #0
 8018d68:	f7fa fb78 	bl	801345c <pbuf_alloc>
 8018d6c:	6578      	str	r0, [r7, #84]	@ 0x54
 8018d6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018d70:	2b00      	cmp	r3, #0
 8018d72:	f000 81e0 	beq.w	8019136 <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8018d76:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018d7a:	68ba      	ldr	r2, [r7, #8]
 8018d7c:	441a      	add	r2, r3
 8018d7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018d80:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8018d82:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8018d84:	f7fa fedc 	bl	8013b40 <pbuf_clen>
 8018d88:	4603      	mov	r3, r0
 8018d8a:	461a      	mov	r2, r3
 8018d8c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8018d90:	4413      	add	r3, r2
 8018d92:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8018d96:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018d9a:	8bfb      	ldrh	r3, [r7, #30]
 8018d9c:	4413      	add	r3, r2
 8018d9e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8018da2:	e0dc      	b.n	8018f5e <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8018da4:	68fb      	ldr	r3, [r7, #12]
 8018da6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8018daa:	2b00      	cmp	r3, #0
 8018dac:	f000 80d7 	beq.w	8018f5e <tcp_write+0x47a>
 8018db0:	4b03      	ldr	r3, [pc, #12]	@ (8018dc0 <tcp_write+0x2dc>)
 8018db2:	f240 224a 	movw	r2, #586	@ 0x24a
 8018db6:	490a      	ldr	r1, [pc, #40]	@ (8018de0 <tcp_write+0x2fc>)
 8018db8:	4803      	ldr	r0, [pc, #12]	@ (8018dc8 <tcp_write+0x2e4>)
 8018dba:	f006 f9d7 	bl	801f16c <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8018dbe:	e0ce      	b.n	8018f5e <tcp_write+0x47a>
 8018dc0:	080261bc 	.word	0x080261bc
 8018dc4:	0802635c 	.word	0x0802635c
 8018dc8:	08026210 	.word	0x08026210
 8018dcc:	08026374 	.word	0x08026374
 8018dd0:	080263a8 	.word	0x080263a8
 8018dd4:	080263c0 	.word	0x080263c0
 8018dd8:	080263e0 	.word	0x080263e0
 8018ddc:	08026400 	.word	0x08026400
 8018de0:	0802642c 	.word	0x0802642c
    struct pbuf *p;
    u16_t left = len - pos;
 8018de4:	88fa      	ldrh	r2, [r7, #6]
 8018de6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018dea:	1ad3      	subs	r3, r2, r3
 8018dec:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8018dee:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018df2:	b29b      	uxth	r3, r3
 8018df4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8018df6:	1ad3      	subs	r3, r2, r3
 8018df8:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8018dfa:	8b7a      	ldrh	r2, [r7, #26]
 8018dfc:	8bbb      	ldrh	r3, [r7, #28]
 8018dfe:	4293      	cmp	r3, r2
 8018e00:	bf28      	it	cs
 8018e02:	4613      	movcs	r3, r2
 8018e04:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8018e06:	797b      	ldrb	r3, [r7, #5]
 8018e08:	f003 0301 	and.w	r3, r3, #1
 8018e0c:	2b00      	cmp	r3, #0
 8018e0e:	d036      	beq.n	8018e7e <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8018e10:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018e14:	b29a      	uxth	r2, r3
 8018e16:	8b3b      	ldrh	r3, [r7, #24]
 8018e18:	4413      	add	r3, r2
 8018e1a:	b299      	uxth	r1, r3
 8018e1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018e1e:	2b00      	cmp	r3, #0
 8018e20:	bf0c      	ite	eq
 8018e22:	2301      	moveq	r3, #1
 8018e24:	2300      	movne	r3, #0
 8018e26:	b2db      	uxtb	r3, r3
 8018e28:	f107 0012 	add.w	r0, r7, #18
 8018e2c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8018e2e:	9302      	str	r3, [sp, #8]
 8018e30:	797b      	ldrb	r3, [r7, #5]
 8018e32:	9301      	str	r3, [sp, #4]
 8018e34:	68fb      	ldr	r3, [r7, #12]
 8018e36:	9300      	str	r3, [sp, #0]
 8018e38:	4603      	mov	r3, r0
 8018e3a:	2036      	movs	r0, #54	@ 0x36
 8018e3c:	f7ff fd5e 	bl	80188fc <tcp_pbuf_prealloc>
 8018e40:	6338      	str	r0, [r7, #48]	@ 0x30
 8018e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018e44:	2b00      	cmp	r3, #0
 8018e46:	f000 8178 	beq.w	801913a <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8018e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018e4c:	895b      	ldrh	r3, [r3, #10]
 8018e4e:	8b3a      	ldrh	r2, [r7, #24]
 8018e50:	429a      	cmp	r2, r3
 8018e52:	d906      	bls.n	8018e62 <tcp_write+0x37e>
 8018e54:	4b8c      	ldr	r3, [pc, #560]	@ (8019088 <tcp_write+0x5a4>)
 8018e56:	f240 2266 	movw	r2, #614	@ 0x266
 8018e5a:	498c      	ldr	r1, [pc, #560]	@ (801908c <tcp_write+0x5a8>)
 8018e5c:	488c      	ldr	r0, [pc, #560]	@ (8019090 <tcp_write+0x5ac>)
 8018e5e:	f006 f985 	bl	801f16c <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8018e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018e64:	685a      	ldr	r2, [r3, #4]
 8018e66:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018e6a:	18d0      	adds	r0, r2, r3
 8018e6c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018e70:	68ba      	ldr	r2, [r7, #8]
 8018e72:	4413      	add	r3, r2
 8018e74:	8b3a      	ldrh	r2, [r7, #24]
 8018e76:	4619      	mov	r1, r3
 8018e78:	f006 fd89 	bl	801f98e <memcpy>
 8018e7c:	e02f      	b.n	8018ede <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8018e7e:	8a7b      	ldrh	r3, [r7, #18]
 8018e80:	2b00      	cmp	r3, #0
 8018e82:	d006      	beq.n	8018e92 <tcp_write+0x3ae>
 8018e84:	4b80      	ldr	r3, [pc, #512]	@ (8019088 <tcp_write+0x5a4>)
 8018e86:	f240 2271 	movw	r2, #625	@ 0x271
 8018e8a:	4982      	ldr	r1, [pc, #520]	@ (8019094 <tcp_write+0x5b0>)
 8018e8c:	4880      	ldr	r0, [pc, #512]	@ (8019090 <tcp_write+0x5ac>)
 8018e8e:	f006 f96d 	bl	801f16c <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8018e92:	8b3b      	ldrh	r3, [r7, #24]
 8018e94:	2201      	movs	r2, #1
 8018e96:	4619      	mov	r1, r3
 8018e98:	2036      	movs	r0, #54	@ 0x36
 8018e9a:	f7fa fadf 	bl	801345c <pbuf_alloc>
 8018e9e:	6178      	str	r0, [r7, #20]
 8018ea0:	697b      	ldr	r3, [r7, #20]
 8018ea2:	2b00      	cmp	r3, #0
 8018ea4:	f000 814b 	beq.w	801913e <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8018ea8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018eac:	68ba      	ldr	r2, [r7, #8]
 8018eae:	441a      	add	r2, r3
 8018eb0:	697b      	ldr	r3, [r7, #20]
 8018eb2:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8018eb4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018eb8:	b29b      	uxth	r3, r3
 8018eba:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018ebe:	4619      	mov	r1, r3
 8018ec0:	2036      	movs	r0, #54	@ 0x36
 8018ec2:	f7fa facb 	bl	801345c <pbuf_alloc>
 8018ec6:	6338      	str	r0, [r7, #48]	@ 0x30
 8018ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018eca:	2b00      	cmp	r3, #0
 8018ecc:	d103      	bne.n	8018ed6 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8018ece:	6978      	ldr	r0, [r7, #20]
 8018ed0:	f7fa fda8 	bl	8013a24 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8018ed4:	e136      	b.n	8019144 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8018ed6:	6979      	ldr	r1, [r7, #20]
 8018ed8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018eda:	f7fa fe71 	bl	8013bc0 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8018ede:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018ee0:	f7fa fe2e 	bl	8013b40 <pbuf_clen>
 8018ee4:	4603      	mov	r3, r0
 8018ee6:	461a      	mov	r2, r3
 8018ee8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8018eec:	4413      	add	r3, r2
 8018eee:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8018ef2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8018ef6:	2b09      	cmp	r3, #9
 8018ef8:	d903      	bls.n	8018f02 <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8018efa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018efc:	f7fa fd92 	bl	8013a24 <pbuf_free>
      goto memerr;
 8018f00:	e120      	b.n	8019144 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8018f02:	68fb      	ldr	r3, [r7, #12]
 8018f04:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8018f06:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018f0a:	441a      	add	r2, r3
 8018f0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018f10:	9300      	str	r3, [sp, #0]
 8018f12:	4613      	mov	r3, r2
 8018f14:	2200      	movs	r2, #0
 8018f16:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8018f18:	68f8      	ldr	r0, [r7, #12]
 8018f1a:	f7ff fc53 	bl	80187c4 <tcp_create_segment>
 8018f1e:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8018f20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018f22:	2b00      	cmp	r3, #0
 8018f24:	f000 810d 	beq.w	8019142 <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8018f28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018f2a:	2b00      	cmp	r3, #0
 8018f2c:	d102      	bne.n	8018f34 <tcp_write+0x450>
      queue = seg;
 8018f2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018f30:	647b      	str	r3, [r7, #68]	@ 0x44
 8018f32:	e00c      	b.n	8018f4e <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8018f34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018f36:	2b00      	cmp	r3, #0
 8018f38:	d106      	bne.n	8018f48 <tcp_write+0x464>
 8018f3a:	4b53      	ldr	r3, [pc, #332]	@ (8019088 <tcp_write+0x5a4>)
 8018f3c:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8018f40:	4955      	ldr	r1, [pc, #340]	@ (8019098 <tcp_write+0x5b4>)
 8018f42:	4853      	ldr	r0, [pc, #332]	@ (8019090 <tcp_write+0x5ac>)
 8018f44:	f006 f912 	bl	801f16c <iprintf>
      prev_seg->next = seg;
 8018f48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018f4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8018f4c:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8018f4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018f50:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8018f52:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018f56:	8b3b      	ldrh	r3, [r7, #24]
 8018f58:	4413      	add	r3, r2
 8018f5a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 8018f5e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018f62:	88fb      	ldrh	r3, [r7, #6]
 8018f64:	429a      	cmp	r2, r3
 8018f66:	f4ff af3d 	bcc.w	8018de4 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8018f6a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018f6c:	2b00      	cmp	r3, #0
 8018f6e:	d02c      	beq.n	8018fca <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8018f70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018f72:	685b      	ldr	r3, [r3, #4]
 8018f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018f76:	e01e      	b.n	8018fb6 <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8018f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018f7a:	891a      	ldrh	r2, [r3, #8]
 8018f7c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018f7e:	4413      	add	r3, r2
 8018f80:	b29a      	uxth	r2, r3
 8018f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018f84:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8018f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018f88:	681b      	ldr	r3, [r3, #0]
 8018f8a:	2b00      	cmp	r3, #0
 8018f8c:	d110      	bne.n	8018fb0 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8018f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018f90:	685b      	ldr	r3, [r3, #4]
 8018f92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018f94:	8952      	ldrh	r2, [r2, #10]
 8018f96:	4413      	add	r3, r2
 8018f98:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8018f9a:	68b9      	ldr	r1, [r7, #8]
 8018f9c:	4618      	mov	r0, r3
 8018f9e:	f006 fcf6 	bl	801f98e <memcpy>
        p->len += oversize_used;
 8018fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018fa4:	895a      	ldrh	r2, [r3, #10]
 8018fa6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018fa8:	4413      	add	r3, r2
 8018faa:	b29a      	uxth	r2, r3
 8018fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018fae:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8018fb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018fb2:	681b      	ldr	r3, [r3, #0]
 8018fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018fb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018fb8:	2b00      	cmp	r3, #0
 8018fba:	d1dd      	bne.n	8018f78 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8018fbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018fbe:	891a      	ldrh	r2, [r3, #8]
 8018fc0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018fc2:	4413      	add	r3, r2
 8018fc4:	b29a      	uxth	r2, r3
 8018fc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018fc8:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8018fca:	8a7a      	ldrh	r2, [r7, #18]
 8018fcc:	68fb      	ldr	r3, [r7, #12]
 8018fce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8018fd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018fd4:	2b00      	cmp	r3, #0
 8018fd6:	d018      	beq.n	801900a <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8018fd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018fda:	2b00      	cmp	r3, #0
 8018fdc:	d106      	bne.n	8018fec <tcp_write+0x508>
 8018fde:	4b2a      	ldr	r3, [pc, #168]	@ (8019088 <tcp_write+0x5a4>)
 8018fe0:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 8018fe4:	492d      	ldr	r1, [pc, #180]	@ (801909c <tcp_write+0x5b8>)
 8018fe6:	482a      	ldr	r0, [pc, #168]	@ (8019090 <tcp_write+0x5ac>)
 8018fe8:	f006 f8c0 	bl	801f16c <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8018fec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018fee:	685b      	ldr	r3, [r3, #4]
 8018ff0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8018ff2:	4618      	mov	r0, r3
 8018ff4:	f7fa fde4 	bl	8013bc0 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8018ff8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018ffa:	891a      	ldrh	r2, [r3, #8]
 8018ffc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018ffe:	891b      	ldrh	r3, [r3, #8]
 8019000:	4413      	add	r3, r2
 8019002:	b29a      	uxth	r2, r3
 8019004:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019006:	811a      	strh	r2, [r3, #8]
 8019008:	e037      	b.n	801907a <tcp_write+0x596>
  } else if (extendlen > 0) {
 801900a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801900c:	2b00      	cmp	r3, #0
 801900e:	d034      	beq.n	801907a <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8019010:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019012:	2b00      	cmp	r3, #0
 8019014:	d003      	beq.n	801901e <tcp_write+0x53a>
 8019016:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019018:	685b      	ldr	r3, [r3, #4]
 801901a:	2b00      	cmp	r3, #0
 801901c:	d106      	bne.n	801902c <tcp_write+0x548>
 801901e:	4b1a      	ldr	r3, [pc, #104]	@ (8019088 <tcp_write+0x5a4>)
 8019020:	f240 22e6 	movw	r2, #742	@ 0x2e6
 8019024:	491e      	ldr	r1, [pc, #120]	@ (80190a0 <tcp_write+0x5bc>)
 8019026:	481a      	ldr	r0, [pc, #104]	@ (8019090 <tcp_write+0x5ac>)
 8019028:	f006 f8a0 	bl	801f16c <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801902c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801902e:	685b      	ldr	r3, [r3, #4]
 8019030:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019032:	e009      	b.n	8019048 <tcp_write+0x564>
      p->tot_len += extendlen;
 8019034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019036:	891a      	ldrh	r2, [r3, #8]
 8019038:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801903a:	4413      	add	r3, r2
 801903c:	b29a      	uxth	r2, r3
 801903e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019040:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8019042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019044:	681b      	ldr	r3, [r3, #0]
 8019046:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801904a:	681b      	ldr	r3, [r3, #0]
 801904c:	2b00      	cmp	r3, #0
 801904e:	d1f1      	bne.n	8019034 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8019050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019052:	891a      	ldrh	r2, [r3, #8]
 8019054:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019056:	4413      	add	r3, r2
 8019058:	b29a      	uxth	r2, r3
 801905a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801905c:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 801905e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019060:	895a      	ldrh	r2, [r3, #10]
 8019062:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019064:	4413      	add	r3, r2
 8019066:	b29a      	uxth	r2, r3
 8019068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801906a:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 801906c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801906e:	891a      	ldrh	r2, [r3, #8]
 8019070:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019072:	4413      	add	r3, r2
 8019074:	b29a      	uxth	r2, r3
 8019076:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8019078:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 801907a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801907c:	2b00      	cmp	r3, #0
 801907e:	d111      	bne.n	80190a4 <tcp_write+0x5c0>
    pcb->unsent = queue;
 8019080:	68fb      	ldr	r3, [r7, #12]
 8019082:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8019084:	66da      	str	r2, [r3, #108]	@ 0x6c
 8019086:	e010      	b.n	80190aa <tcp_write+0x5c6>
 8019088:	080261bc 	.word	0x080261bc
 801908c:	0802645c 	.word	0x0802645c
 8019090:	08026210 	.word	0x08026210
 8019094:	0802649c 	.word	0x0802649c
 8019098:	080264ac 	.word	0x080264ac
 801909c:	080264c0 	.word	0x080264c0
 80190a0:	080264f8 	.word	0x080264f8
  } else {
    last_unsent->next = queue;
 80190a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80190a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80190a8:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 80190aa:	68fb      	ldr	r3, [r7, #12]
 80190ac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80190ae:	88fb      	ldrh	r3, [r7, #6]
 80190b0:	441a      	add	r2, r3
 80190b2:	68fb      	ldr	r3, [r7, #12]
 80190b4:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 80190b6:	68fb      	ldr	r3, [r7, #12]
 80190b8:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 80190bc:	88fb      	ldrh	r3, [r7, #6]
 80190be:	1ad3      	subs	r3, r2, r3
 80190c0:	b29a      	uxth	r2, r3
 80190c2:	68fb      	ldr	r3, [r7, #12]
 80190c4:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 80190c8:	68fb      	ldr	r3, [r7, #12]
 80190ca:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80190ce:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80190d2:	68fb      	ldr	r3, [r7, #12]
 80190d4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80190d8:	2b00      	cmp	r3, #0
 80190da:	d00e      	beq.n	80190fa <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 80190dc:	68fb      	ldr	r3, [r7, #12]
 80190de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80190e0:	2b00      	cmp	r3, #0
 80190e2:	d10a      	bne.n	80190fa <tcp_write+0x616>
 80190e4:	68fb      	ldr	r3, [r7, #12]
 80190e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80190e8:	2b00      	cmp	r3, #0
 80190ea:	d106      	bne.n	80190fa <tcp_write+0x616>
 80190ec:	4b2c      	ldr	r3, [pc, #176]	@ (80191a0 <tcp_write+0x6bc>)
 80190ee:	f240 3212 	movw	r2, #786	@ 0x312
 80190f2:	492c      	ldr	r1, [pc, #176]	@ (80191a4 <tcp_write+0x6c0>)
 80190f4:	482c      	ldr	r0, [pc, #176]	@ (80191a8 <tcp_write+0x6c4>)
 80190f6:	f006 f839 	bl	801f16c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 80190fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80190fc:	2b00      	cmp	r3, #0
 80190fe:	d016      	beq.n	801912e <tcp_write+0x64a>
 8019100:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019102:	68db      	ldr	r3, [r3, #12]
 8019104:	2b00      	cmp	r3, #0
 8019106:	d012      	beq.n	801912e <tcp_write+0x64a>
 8019108:	797b      	ldrb	r3, [r7, #5]
 801910a:	f003 0302 	and.w	r3, r3, #2
 801910e:	2b00      	cmp	r3, #0
 8019110:	d10d      	bne.n	801912e <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8019112:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019114:	68db      	ldr	r3, [r3, #12]
 8019116:	899b      	ldrh	r3, [r3, #12]
 8019118:	b29c      	uxth	r4, r3
 801911a:	2008      	movs	r0, #8
 801911c:	f7f8 f8a8 	bl	8011270 <lwip_htons>
 8019120:	4603      	mov	r3, r0
 8019122:	461a      	mov	r2, r3
 8019124:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8019126:	68db      	ldr	r3, [r3, #12]
 8019128:	4322      	orrs	r2, r4
 801912a:	b292      	uxth	r2, r2
 801912c:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801912e:	2300      	movs	r3, #0
 8019130:	e031      	b.n	8019196 <tcp_write+0x6b2>
          goto memerr;
 8019132:	bf00      	nop
 8019134:	e006      	b.n	8019144 <tcp_write+0x660>
            goto memerr;
 8019136:	bf00      	nop
 8019138:	e004      	b.n	8019144 <tcp_write+0x660>
        goto memerr;
 801913a:	bf00      	nop
 801913c:	e002      	b.n	8019144 <tcp_write+0x660>
        goto memerr;
 801913e:	bf00      	nop
 8019140:	e000      	b.n	8019144 <tcp_write+0x660>
      goto memerr;
 8019142:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019144:	68fb      	ldr	r3, [r7, #12]
 8019146:	8b5b      	ldrh	r3, [r3, #26]
 8019148:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801914c:	b29a      	uxth	r2, r3
 801914e:	68fb      	ldr	r3, [r7, #12]
 8019150:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8019152:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8019154:	2b00      	cmp	r3, #0
 8019156:	d002      	beq.n	801915e <tcp_write+0x67a>
    pbuf_free(concat_p);
 8019158:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 801915a:	f7fa fc63 	bl	8013a24 <pbuf_free>
  }
  if (queue != NULL) {
 801915e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8019160:	2b00      	cmp	r3, #0
 8019162:	d002      	beq.n	801916a <tcp_write+0x686>
    tcp_segs_free(queue);
 8019164:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8019166:	f7fc fb71 	bl	801584c <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 801916a:	68fb      	ldr	r3, [r7, #12]
 801916c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019170:	2b00      	cmp	r3, #0
 8019172:	d00e      	beq.n	8019192 <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8019174:	68fb      	ldr	r3, [r7, #12]
 8019176:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019178:	2b00      	cmp	r3, #0
 801917a:	d10a      	bne.n	8019192 <tcp_write+0x6ae>
 801917c:	68fb      	ldr	r3, [r7, #12]
 801917e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019180:	2b00      	cmp	r3, #0
 8019182:	d106      	bne.n	8019192 <tcp_write+0x6ae>
 8019184:	4b06      	ldr	r3, [pc, #24]	@ (80191a0 <tcp_write+0x6bc>)
 8019186:	f240 3227 	movw	r2, #807	@ 0x327
 801918a:	4906      	ldr	r1, [pc, #24]	@ (80191a4 <tcp_write+0x6c0>)
 801918c:	4806      	ldr	r0, [pc, #24]	@ (80191a8 <tcp_write+0x6c4>)
 801918e:	f005 ffed 	bl	801f16c <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8019192:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019196:	4618      	mov	r0, r3
 8019198:	375c      	adds	r7, #92	@ 0x5c
 801919a:	46bd      	mov	sp, r7
 801919c:	bd90      	pop	{r4, r7, pc}
 801919e:	bf00      	nop
 80191a0:	080261bc 	.word	0x080261bc
 80191a4:	08026530 	.word	0x08026530
 80191a8:	08026210 	.word	0x08026210

080191ac <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 80191ac:	b590      	push	{r4, r7, lr}
 80191ae:	b08b      	sub	sp, #44	@ 0x2c
 80191b0:	af02      	add	r7, sp, #8
 80191b2:	6078      	str	r0, [r7, #4]
 80191b4:	460b      	mov	r3, r1
 80191b6:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 80191b8:	2300      	movs	r3, #0
 80191ba:	61fb      	str	r3, [r7, #28]
 80191bc:	2300      	movs	r3, #0
 80191be:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 80191c0:	2300      	movs	r3, #0
 80191c2:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 80191c4:	687b      	ldr	r3, [r7, #4]
 80191c6:	2b00      	cmp	r3, #0
 80191c8:	d106      	bne.n	80191d8 <tcp_split_unsent_seg+0x2c>
 80191ca:	4b95      	ldr	r3, [pc, #596]	@ (8019420 <tcp_split_unsent_seg+0x274>)
 80191cc:	f240 324b 	movw	r2, #843	@ 0x34b
 80191d0:	4994      	ldr	r1, [pc, #592]	@ (8019424 <tcp_split_unsent_seg+0x278>)
 80191d2:	4895      	ldr	r0, [pc, #596]	@ (8019428 <tcp_split_unsent_seg+0x27c>)
 80191d4:	f005 ffca 	bl	801f16c <iprintf>

  useg = pcb->unsent;
 80191d8:	687b      	ldr	r3, [r7, #4]
 80191da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80191dc:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 80191de:	697b      	ldr	r3, [r7, #20]
 80191e0:	2b00      	cmp	r3, #0
 80191e2:	d102      	bne.n	80191ea <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 80191e4:	f04f 33ff 	mov.w	r3, #4294967295
 80191e8:	e116      	b.n	8019418 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 80191ea:	887b      	ldrh	r3, [r7, #2]
 80191ec:	2b00      	cmp	r3, #0
 80191ee:	d109      	bne.n	8019204 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 80191f0:	4b8b      	ldr	r3, [pc, #556]	@ (8019420 <tcp_split_unsent_seg+0x274>)
 80191f2:	f240 3253 	movw	r2, #851	@ 0x353
 80191f6:	498d      	ldr	r1, [pc, #564]	@ (801942c <tcp_split_unsent_seg+0x280>)
 80191f8:	488b      	ldr	r0, [pc, #556]	@ (8019428 <tcp_split_unsent_seg+0x27c>)
 80191fa:	f005 ffb7 	bl	801f16c <iprintf>
    return ERR_VAL;
 80191fe:	f06f 0305 	mvn.w	r3, #5
 8019202:	e109      	b.n	8019418 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8019204:	697b      	ldr	r3, [r7, #20]
 8019206:	891b      	ldrh	r3, [r3, #8]
 8019208:	887a      	ldrh	r2, [r7, #2]
 801920a:	429a      	cmp	r2, r3
 801920c:	d301      	bcc.n	8019212 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801920e:	2300      	movs	r3, #0
 8019210:	e102      	b.n	8019418 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8019212:	687b      	ldr	r3, [r7, #4]
 8019214:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019216:	887a      	ldrh	r2, [r7, #2]
 8019218:	429a      	cmp	r2, r3
 801921a:	d906      	bls.n	801922a <tcp_split_unsent_seg+0x7e>
 801921c:	4b80      	ldr	r3, [pc, #512]	@ (8019420 <tcp_split_unsent_seg+0x274>)
 801921e:	f240 325b 	movw	r2, #859	@ 0x35b
 8019222:	4983      	ldr	r1, [pc, #524]	@ (8019430 <tcp_split_unsent_seg+0x284>)
 8019224:	4880      	ldr	r0, [pc, #512]	@ (8019428 <tcp_split_unsent_seg+0x27c>)
 8019226:	f005 ffa1 	bl	801f16c <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801922a:	697b      	ldr	r3, [r7, #20]
 801922c:	891b      	ldrh	r3, [r3, #8]
 801922e:	2b00      	cmp	r3, #0
 8019230:	d106      	bne.n	8019240 <tcp_split_unsent_seg+0x94>
 8019232:	4b7b      	ldr	r3, [pc, #492]	@ (8019420 <tcp_split_unsent_seg+0x274>)
 8019234:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8019238:	497e      	ldr	r1, [pc, #504]	@ (8019434 <tcp_split_unsent_seg+0x288>)
 801923a:	487b      	ldr	r0, [pc, #492]	@ (8019428 <tcp_split_unsent_seg+0x27c>)
 801923c:	f005 ff96 	bl	801f16c <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8019240:	697b      	ldr	r3, [r7, #20]
 8019242:	7a9b      	ldrb	r3, [r3, #10]
 8019244:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8019246:	7bfb      	ldrb	r3, [r7, #15]
 8019248:	009b      	lsls	r3, r3, #2
 801924a:	b2db      	uxtb	r3, r3
 801924c:	f003 0304 	and.w	r3, r3, #4
 8019250:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8019252:	697b      	ldr	r3, [r7, #20]
 8019254:	891a      	ldrh	r2, [r3, #8]
 8019256:	887b      	ldrh	r3, [r7, #2]
 8019258:	1ad3      	subs	r3, r2, r3
 801925a:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801925c:	7bbb      	ldrb	r3, [r7, #14]
 801925e:	b29a      	uxth	r2, r3
 8019260:	89bb      	ldrh	r3, [r7, #12]
 8019262:	4413      	add	r3, r2
 8019264:	b29b      	uxth	r3, r3
 8019266:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801926a:	4619      	mov	r1, r3
 801926c:	2036      	movs	r0, #54	@ 0x36
 801926e:	f7fa f8f5 	bl	801345c <pbuf_alloc>
 8019272:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019274:	693b      	ldr	r3, [r7, #16]
 8019276:	2b00      	cmp	r3, #0
 8019278:	f000 80b7 	beq.w	80193ea <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801927c:	697b      	ldr	r3, [r7, #20]
 801927e:	685b      	ldr	r3, [r3, #4]
 8019280:	891a      	ldrh	r2, [r3, #8]
 8019282:	697b      	ldr	r3, [r7, #20]
 8019284:	891b      	ldrh	r3, [r3, #8]
 8019286:	1ad3      	subs	r3, r2, r3
 8019288:	b29a      	uxth	r2, r3
 801928a:	887b      	ldrh	r3, [r7, #2]
 801928c:	4413      	add	r3, r2
 801928e:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8019290:	697b      	ldr	r3, [r7, #20]
 8019292:	6858      	ldr	r0, [r3, #4]
 8019294:	693b      	ldr	r3, [r7, #16]
 8019296:	685a      	ldr	r2, [r3, #4]
 8019298:	7bbb      	ldrb	r3, [r7, #14]
 801929a:	18d1      	adds	r1, r2, r3
 801929c:	897b      	ldrh	r3, [r7, #10]
 801929e:	89ba      	ldrh	r2, [r7, #12]
 80192a0:	f7fa fdc6 	bl	8013e30 <pbuf_copy_partial>
 80192a4:	4603      	mov	r3, r0
 80192a6:	461a      	mov	r2, r3
 80192a8:	89bb      	ldrh	r3, [r7, #12]
 80192aa:	4293      	cmp	r3, r2
 80192ac:	f040 809f 	bne.w	80193ee <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80192b0:	697b      	ldr	r3, [r7, #20]
 80192b2:	68db      	ldr	r3, [r3, #12]
 80192b4:	899b      	ldrh	r3, [r3, #12]
 80192b6:	b29b      	uxth	r3, r3
 80192b8:	4618      	mov	r0, r3
 80192ba:	f7f7 ffd9 	bl	8011270 <lwip_htons>
 80192be:	4603      	mov	r3, r0
 80192c0:	b2db      	uxtb	r3, r3
 80192c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80192c6:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 80192c8:	2300      	movs	r3, #0
 80192ca:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 80192cc:	7efb      	ldrb	r3, [r7, #27]
 80192ce:	f003 0308 	and.w	r3, r3, #8
 80192d2:	2b00      	cmp	r3, #0
 80192d4:	d007      	beq.n	80192e6 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 80192d6:	7efb      	ldrb	r3, [r7, #27]
 80192d8:	f023 0308 	bic.w	r3, r3, #8
 80192dc:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 80192de:	7ebb      	ldrb	r3, [r7, #26]
 80192e0:	f043 0308 	orr.w	r3, r3, #8
 80192e4:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 80192e6:	7efb      	ldrb	r3, [r7, #27]
 80192e8:	f003 0301 	and.w	r3, r3, #1
 80192ec:	2b00      	cmp	r3, #0
 80192ee:	d007      	beq.n	8019300 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 80192f0:	7efb      	ldrb	r3, [r7, #27]
 80192f2:	f023 0301 	bic.w	r3, r3, #1
 80192f6:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 80192f8:	7ebb      	ldrb	r3, [r7, #26]
 80192fa:	f043 0301 	orr.w	r3, r3, #1
 80192fe:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8019300:	697b      	ldr	r3, [r7, #20]
 8019302:	68db      	ldr	r3, [r3, #12]
 8019304:	685b      	ldr	r3, [r3, #4]
 8019306:	4618      	mov	r0, r3
 8019308:	f7f7 ffc8 	bl	801129c <lwip_htonl>
 801930c:	4602      	mov	r2, r0
 801930e:	887b      	ldrh	r3, [r7, #2]
 8019310:	18d1      	adds	r1, r2, r3
 8019312:	7eba      	ldrb	r2, [r7, #26]
 8019314:	7bfb      	ldrb	r3, [r7, #15]
 8019316:	9300      	str	r3, [sp, #0]
 8019318:	460b      	mov	r3, r1
 801931a:	6939      	ldr	r1, [r7, #16]
 801931c:	6878      	ldr	r0, [r7, #4]
 801931e:	f7ff fa51 	bl	80187c4 <tcp_create_segment>
 8019322:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8019324:	69fb      	ldr	r3, [r7, #28]
 8019326:	2b00      	cmp	r3, #0
 8019328:	d063      	beq.n	80193f2 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801932a:	697b      	ldr	r3, [r7, #20]
 801932c:	685b      	ldr	r3, [r3, #4]
 801932e:	4618      	mov	r0, r3
 8019330:	f7fa fc06 	bl	8013b40 <pbuf_clen>
 8019334:	4603      	mov	r3, r0
 8019336:	461a      	mov	r2, r3
 8019338:	687b      	ldr	r3, [r7, #4]
 801933a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801933e:	1a9b      	subs	r3, r3, r2
 8019340:	b29a      	uxth	r2, r3
 8019342:	687b      	ldr	r3, [r7, #4]
 8019344:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8019348:	697b      	ldr	r3, [r7, #20]
 801934a:	6858      	ldr	r0, [r3, #4]
 801934c:	697b      	ldr	r3, [r7, #20]
 801934e:	685b      	ldr	r3, [r3, #4]
 8019350:	891a      	ldrh	r2, [r3, #8]
 8019352:	89bb      	ldrh	r3, [r7, #12]
 8019354:	1ad3      	subs	r3, r2, r3
 8019356:	b29b      	uxth	r3, r3
 8019358:	4619      	mov	r1, r3
 801935a:	f7fa f9dd 	bl	8013718 <pbuf_realloc>
  useg->len -= remainder;
 801935e:	697b      	ldr	r3, [r7, #20]
 8019360:	891a      	ldrh	r2, [r3, #8]
 8019362:	89bb      	ldrh	r3, [r7, #12]
 8019364:	1ad3      	subs	r3, r2, r3
 8019366:	b29a      	uxth	r2, r3
 8019368:	697b      	ldr	r3, [r7, #20]
 801936a:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801936c:	697b      	ldr	r3, [r7, #20]
 801936e:	68db      	ldr	r3, [r3, #12]
 8019370:	899b      	ldrh	r3, [r3, #12]
 8019372:	b29c      	uxth	r4, r3
 8019374:	7efb      	ldrb	r3, [r7, #27]
 8019376:	b29b      	uxth	r3, r3
 8019378:	4618      	mov	r0, r3
 801937a:	f7f7 ff79 	bl	8011270 <lwip_htons>
 801937e:	4603      	mov	r3, r0
 8019380:	461a      	mov	r2, r3
 8019382:	697b      	ldr	r3, [r7, #20]
 8019384:	68db      	ldr	r3, [r3, #12]
 8019386:	4322      	orrs	r2, r4
 8019388:	b292      	uxth	r2, r2
 801938a:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801938c:	697b      	ldr	r3, [r7, #20]
 801938e:	685b      	ldr	r3, [r3, #4]
 8019390:	4618      	mov	r0, r3
 8019392:	f7fa fbd5 	bl	8013b40 <pbuf_clen>
 8019396:	4603      	mov	r3, r0
 8019398:	461a      	mov	r2, r3
 801939a:	687b      	ldr	r3, [r7, #4]
 801939c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80193a0:	4413      	add	r3, r2
 80193a2:	b29a      	uxth	r2, r3
 80193a4:	687b      	ldr	r3, [r7, #4]
 80193a6:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80193aa:	69fb      	ldr	r3, [r7, #28]
 80193ac:	685b      	ldr	r3, [r3, #4]
 80193ae:	4618      	mov	r0, r3
 80193b0:	f7fa fbc6 	bl	8013b40 <pbuf_clen>
 80193b4:	4603      	mov	r3, r0
 80193b6:	461a      	mov	r2, r3
 80193b8:	687b      	ldr	r3, [r7, #4]
 80193ba:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80193be:	4413      	add	r3, r2
 80193c0:	b29a      	uxth	r2, r3
 80193c2:	687b      	ldr	r3, [r7, #4]
 80193c4:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 80193c8:	697b      	ldr	r3, [r7, #20]
 80193ca:	681a      	ldr	r2, [r3, #0]
 80193cc:	69fb      	ldr	r3, [r7, #28]
 80193ce:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 80193d0:	697b      	ldr	r3, [r7, #20]
 80193d2:	69fa      	ldr	r2, [r7, #28]
 80193d4:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 80193d6:	69fb      	ldr	r3, [r7, #28]
 80193d8:	681b      	ldr	r3, [r3, #0]
 80193da:	2b00      	cmp	r3, #0
 80193dc:	d103      	bne.n	80193e6 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 80193de:	687b      	ldr	r3, [r7, #4]
 80193e0:	2200      	movs	r2, #0
 80193e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 80193e6:	2300      	movs	r3, #0
 80193e8:	e016      	b.n	8019418 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 80193ea:	bf00      	nop
 80193ec:	e002      	b.n	80193f4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80193ee:	bf00      	nop
 80193f0:	e000      	b.n	80193f4 <tcp_split_unsent_seg+0x248>
    goto memerr;
 80193f2:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 80193f4:	69fb      	ldr	r3, [r7, #28]
 80193f6:	2b00      	cmp	r3, #0
 80193f8:	d006      	beq.n	8019408 <tcp_split_unsent_seg+0x25c>
 80193fa:	4b09      	ldr	r3, [pc, #36]	@ (8019420 <tcp_split_unsent_seg+0x274>)
 80193fc:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8019400:	490d      	ldr	r1, [pc, #52]	@ (8019438 <tcp_split_unsent_seg+0x28c>)
 8019402:	4809      	ldr	r0, [pc, #36]	@ (8019428 <tcp_split_unsent_seg+0x27c>)
 8019404:	f005 feb2 	bl	801f16c <iprintf>
  if (p != NULL) {
 8019408:	693b      	ldr	r3, [r7, #16]
 801940a:	2b00      	cmp	r3, #0
 801940c:	d002      	beq.n	8019414 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801940e:	6938      	ldr	r0, [r7, #16]
 8019410:	f7fa fb08 	bl	8013a24 <pbuf_free>
  }

  return ERR_MEM;
 8019414:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019418:	4618      	mov	r0, r3
 801941a:	3724      	adds	r7, #36	@ 0x24
 801941c:	46bd      	mov	sp, r7
 801941e:	bd90      	pop	{r4, r7, pc}
 8019420:	080261bc 	.word	0x080261bc
 8019424:	08026550 	.word	0x08026550
 8019428:	08026210 	.word	0x08026210
 801942c:	08026574 	.word	0x08026574
 8019430:	08026598 	.word	0x08026598
 8019434:	080265a8 	.word	0x080265a8
 8019438:	080265b8 	.word	0x080265b8

0801943c <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801943c:	b590      	push	{r4, r7, lr}
 801943e:	b085      	sub	sp, #20
 8019440:	af00      	add	r7, sp, #0
 8019442:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8019444:	687b      	ldr	r3, [r7, #4]
 8019446:	2b00      	cmp	r3, #0
 8019448:	d106      	bne.n	8019458 <tcp_send_fin+0x1c>
 801944a:	4b21      	ldr	r3, [pc, #132]	@ (80194d0 <tcp_send_fin+0x94>)
 801944c:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8019450:	4920      	ldr	r1, [pc, #128]	@ (80194d4 <tcp_send_fin+0x98>)
 8019452:	4821      	ldr	r0, [pc, #132]	@ (80194d8 <tcp_send_fin+0x9c>)
 8019454:	f005 fe8a 	bl	801f16c <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8019458:	687b      	ldr	r3, [r7, #4]
 801945a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801945c:	2b00      	cmp	r3, #0
 801945e:	d02e      	beq.n	80194be <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8019460:	687b      	ldr	r3, [r7, #4]
 8019462:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019464:	60fb      	str	r3, [r7, #12]
 8019466:	e002      	b.n	801946e <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8019468:	68fb      	ldr	r3, [r7, #12]
 801946a:	681b      	ldr	r3, [r3, #0]
 801946c:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801946e:	68fb      	ldr	r3, [r7, #12]
 8019470:	681b      	ldr	r3, [r3, #0]
 8019472:	2b00      	cmp	r3, #0
 8019474:	d1f8      	bne.n	8019468 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8019476:	68fb      	ldr	r3, [r7, #12]
 8019478:	68db      	ldr	r3, [r3, #12]
 801947a:	899b      	ldrh	r3, [r3, #12]
 801947c:	b29b      	uxth	r3, r3
 801947e:	4618      	mov	r0, r3
 8019480:	f7f7 fef6 	bl	8011270 <lwip_htons>
 8019484:	4603      	mov	r3, r0
 8019486:	b2db      	uxtb	r3, r3
 8019488:	f003 0307 	and.w	r3, r3, #7
 801948c:	2b00      	cmp	r3, #0
 801948e:	d116      	bne.n	80194be <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8019490:	68fb      	ldr	r3, [r7, #12]
 8019492:	68db      	ldr	r3, [r3, #12]
 8019494:	899b      	ldrh	r3, [r3, #12]
 8019496:	b29c      	uxth	r4, r3
 8019498:	2001      	movs	r0, #1
 801949a:	f7f7 fee9 	bl	8011270 <lwip_htons>
 801949e:	4603      	mov	r3, r0
 80194a0:	461a      	mov	r2, r3
 80194a2:	68fb      	ldr	r3, [r7, #12]
 80194a4:	68db      	ldr	r3, [r3, #12]
 80194a6:	4322      	orrs	r2, r4
 80194a8:	b292      	uxth	r2, r2
 80194aa:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 80194ac:	687b      	ldr	r3, [r7, #4]
 80194ae:	8b5b      	ldrh	r3, [r3, #26]
 80194b0:	f043 0320 	orr.w	r3, r3, #32
 80194b4:	b29a      	uxth	r2, r3
 80194b6:	687b      	ldr	r3, [r7, #4]
 80194b8:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 80194ba:	2300      	movs	r3, #0
 80194bc:	e004      	b.n	80194c8 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 80194be:	2101      	movs	r1, #1
 80194c0:	6878      	ldr	r0, [r7, #4]
 80194c2:	f000 f80b 	bl	80194dc <tcp_enqueue_flags>
 80194c6:	4603      	mov	r3, r0
}
 80194c8:	4618      	mov	r0, r3
 80194ca:	3714      	adds	r7, #20
 80194cc:	46bd      	mov	sp, r7
 80194ce:	bd90      	pop	{r4, r7, pc}
 80194d0:	080261bc 	.word	0x080261bc
 80194d4:	080265c4 	.word	0x080265c4
 80194d8:	08026210 	.word	0x08026210

080194dc <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 80194dc:	b580      	push	{r7, lr}
 80194de:	b08a      	sub	sp, #40	@ 0x28
 80194e0:	af02      	add	r7, sp, #8
 80194e2:	6078      	str	r0, [r7, #4]
 80194e4:	460b      	mov	r3, r1
 80194e6:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 80194e8:	2300      	movs	r3, #0
 80194ea:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 80194ec:	2300      	movs	r3, #0
 80194ee:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80194f0:	78fb      	ldrb	r3, [r7, #3]
 80194f2:	f003 0303 	and.w	r3, r3, #3
 80194f6:	2b00      	cmp	r3, #0
 80194f8:	d106      	bne.n	8019508 <tcp_enqueue_flags+0x2c>
 80194fa:	4b67      	ldr	r3, [pc, #412]	@ (8019698 <tcp_enqueue_flags+0x1bc>)
 80194fc:	f240 4211 	movw	r2, #1041	@ 0x411
 8019500:	4966      	ldr	r1, [pc, #408]	@ (801969c <tcp_enqueue_flags+0x1c0>)
 8019502:	4867      	ldr	r0, [pc, #412]	@ (80196a0 <tcp_enqueue_flags+0x1c4>)
 8019504:	f005 fe32 	bl	801f16c <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8019508:	687b      	ldr	r3, [r7, #4]
 801950a:	2b00      	cmp	r3, #0
 801950c:	d106      	bne.n	801951c <tcp_enqueue_flags+0x40>
 801950e:	4b62      	ldr	r3, [pc, #392]	@ (8019698 <tcp_enqueue_flags+0x1bc>)
 8019510:	f240 4213 	movw	r2, #1043	@ 0x413
 8019514:	4963      	ldr	r1, [pc, #396]	@ (80196a4 <tcp_enqueue_flags+0x1c8>)
 8019516:	4862      	ldr	r0, [pc, #392]	@ (80196a0 <tcp_enqueue_flags+0x1c4>)
 8019518:	f005 fe28 	bl	801f16c <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801951c:	78fb      	ldrb	r3, [r7, #3]
 801951e:	f003 0302 	and.w	r3, r3, #2
 8019522:	2b00      	cmp	r3, #0
 8019524:	d001      	beq.n	801952a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8019526:	2301      	movs	r3, #1
 8019528:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801952a:	7ffb      	ldrb	r3, [r7, #31]
 801952c:	009b      	lsls	r3, r3, #2
 801952e:	b2db      	uxtb	r3, r3
 8019530:	f003 0304 	and.w	r3, r3, #4
 8019534:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8019536:	7dfb      	ldrb	r3, [r7, #23]
 8019538:	b29b      	uxth	r3, r3
 801953a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801953e:	4619      	mov	r1, r3
 8019540:	2036      	movs	r0, #54	@ 0x36
 8019542:	f7f9 ff8b 	bl	801345c <pbuf_alloc>
 8019546:	6138      	str	r0, [r7, #16]
 8019548:	693b      	ldr	r3, [r7, #16]
 801954a:	2b00      	cmp	r3, #0
 801954c:	d109      	bne.n	8019562 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801954e:	687b      	ldr	r3, [r7, #4]
 8019550:	8b5b      	ldrh	r3, [r3, #26]
 8019552:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019556:	b29a      	uxth	r2, r3
 8019558:	687b      	ldr	r3, [r7, #4]
 801955a:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801955c:	f04f 33ff 	mov.w	r3, #4294967295
 8019560:	e095      	b.n	801968e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8019562:	693b      	ldr	r3, [r7, #16]
 8019564:	895a      	ldrh	r2, [r3, #10]
 8019566:	7dfb      	ldrb	r3, [r7, #23]
 8019568:	b29b      	uxth	r3, r3
 801956a:	429a      	cmp	r2, r3
 801956c:	d206      	bcs.n	801957c <tcp_enqueue_flags+0xa0>
 801956e:	4b4a      	ldr	r3, [pc, #296]	@ (8019698 <tcp_enqueue_flags+0x1bc>)
 8019570:	f240 4239 	movw	r2, #1081	@ 0x439
 8019574:	494c      	ldr	r1, [pc, #304]	@ (80196a8 <tcp_enqueue_flags+0x1cc>)
 8019576:	484a      	ldr	r0, [pc, #296]	@ (80196a0 <tcp_enqueue_flags+0x1c4>)
 8019578:	f005 fdf8 	bl	801f16c <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801957c:	687b      	ldr	r3, [r7, #4]
 801957e:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8019580:	78fa      	ldrb	r2, [r7, #3]
 8019582:	7ffb      	ldrb	r3, [r7, #31]
 8019584:	9300      	str	r3, [sp, #0]
 8019586:	460b      	mov	r3, r1
 8019588:	6939      	ldr	r1, [r7, #16]
 801958a:	6878      	ldr	r0, [r7, #4]
 801958c:	f7ff f91a 	bl	80187c4 <tcp_create_segment>
 8019590:	60f8      	str	r0, [r7, #12]
 8019592:	68fb      	ldr	r3, [r7, #12]
 8019594:	2b00      	cmp	r3, #0
 8019596:	d109      	bne.n	80195ac <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019598:	687b      	ldr	r3, [r7, #4]
 801959a:	8b5b      	ldrh	r3, [r3, #26]
 801959c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80195a0:	b29a      	uxth	r2, r3
 80195a2:	687b      	ldr	r3, [r7, #4]
 80195a4:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80195a6:	f04f 33ff 	mov.w	r3, #4294967295
 80195aa:	e070      	b.n	801968e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 80195ac:	68fb      	ldr	r3, [r7, #12]
 80195ae:	68db      	ldr	r3, [r3, #12]
 80195b0:	f003 0303 	and.w	r3, r3, #3
 80195b4:	2b00      	cmp	r3, #0
 80195b6:	d006      	beq.n	80195c6 <tcp_enqueue_flags+0xea>
 80195b8:	4b37      	ldr	r3, [pc, #220]	@ (8019698 <tcp_enqueue_flags+0x1bc>)
 80195ba:	f240 4242 	movw	r2, #1090	@ 0x442
 80195be:	493b      	ldr	r1, [pc, #236]	@ (80196ac <tcp_enqueue_flags+0x1d0>)
 80195c0:	4837      	ldr	r0, [pc, #220]	@ (80196a0 <tcp_enqueue_flags+0x1c4>)
 80195c2:	f005 fdd3 	bl	801f16c <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 80195c6:	68fb      	ldr	r3, [r7, #12]
 80195c8:	891b      	ldrh	r3, [r3, #8]
 80195ca:	2b00      	cmp	r3, #0
 80195cc:	d006      	beq.n	80195dc <tcp_enqueue_flags+0x100>
 80195ce:	4b32      	ldr	r3, [pc, #200]	@ (8019698 <tcp_enqueue_flags+0x1bc>)
 80195d0:	f240 4243 	movw	r2, #1091	@ 0x443
 80195d4:	4936      	ldr	r1, [pc, #216]	@ (80196b0 <tcp_enqueue_flags+0x1d4>)
 80195d6:	4832      	ldr	r0, [pc, #200]	@ (80196a0 <tcp_enqueue_flags+0x1c4>)
 80195d8:	f005 fdc8 	bl	801f16c <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 80195dc:	687b      	ldr	r3, [r7, #4]
 80195de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80195e0:	2b00      	cmp	r3, #0
 80195e2:	d103      	bne.n	80195ec <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 80195e4:	687b      	ldr	r3, [r7, #4]
 80195e6:	68fa      	ldr	r2, [r7, #12]
 80195e8:	66da      	str	r2, [r3, #108]	@ 0x6c
 80195ea:	e00d      	b.n	8019608 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80195ec:	687b      	ldr	r3, [r7, #4]
 80195ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80195f0:	61bb      	str	r3, [r7, #24]
 80195f2:	e002      	b.n	80195fa <tcp_enqueue_flags+0x11e>
 80195f4:	69bb      	ldr	r3, [r7, #24]
 80195f6:	681b      	ldr	r3, [r3, #0]
 80195f8:	61bb      	str	r3, [r7, #24]
 80195fa:	69bb      	ldr	r3, [r7, #24]
 80195fc:	681b      	ldr	r3, [r3, #0]
 80195fe:	2b00      	cmp	r3, #0
 8019600:	d1f8      	bne.n	80195f4 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8019602:	69bb      	ldr	r3, [r7, #24]
 8019604:	68fa      	ldr	r2, [r7, #12]
 8019606:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8019608:	687b      	ldr	r3, [r7, #4]
 801960a:	2200      	movs	r2, #0
 801960c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8019610:	78fb      	ldrb	r3, [r7, #3]
 8019612:	f003 0302 	and.w	r3, r3, #2
 8019616:	2b00      	cmp	r3, #0
 8019618:	d104      	bne.n	8019624 <tcp_enqueue_flags+0x148>
 801961a:	78fb      	ldrb	r3, [r7, #3]
 801961c:	f003 0301 	and.w	r3, r3, #1
 8019620:	2b00      	cmp	r3, #0
 8019622:	d004      	beq.n	801962e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8019624:	687b      	ldr	r3, [r7, #4]
 8019626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019628:	1c5a      	adds	r2, r3, #1
 801962a:	687b      	ldr	r3, [r7, #4]
 801962c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801962e:	78fb      	ldrb	r3, [r7, #3]
 8019630:	f003 0301 	and.w	r3, r3, #1
 8019634:	2b00      	cmp	r3, #0
 8019636:	d006      	beq.n	8019646 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8019638:	687b      	ldr	r3, [r7, #4]
 801963a:	8b5b      	ldrh	r3, [r3, #26]
 801963c:	f043 0320 	orr.w	r3, r3, #32
 8019640:	b29a      	uxth	r2, r3
 8019642:	687b      	ldr	r3, [r7, #4]
 8019644:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8019646:	68fb      	ldr	r3, [r7, #12]
 8019648:	685b      	ldr	r3, [r3, #4]
 801964a:	4618      	mov	r0, r3
 801964c:	f7fa fa78 	bl	8013b40 <pbuf_clen>
 8019650:	4603      	mov	r3, r0
 8019652:	461a      	mov	r2, r3
 8019654:	687b      	ldr	r3, [r7, #4]
 8019656:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801965a:	4413      	add	r3, r2
 801965c:	b29a      	uxth	r2, r3
 801965e:	687b      	ldr	r3, [r7, #4]
 8019660:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8019664:	687b      	ldr	r3, [r7, #4]
 8019666:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801966a:	2b00      	cmp	r3, #0
 801966c:	d00e      	beq.n	801968c <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801966e:	687b      	ldr	r3, [r7, #4]
 8019670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019672:	2b00      	cmp	r3, #0
 8019674:	d10a      	bne.n	801968c <tcp_enqueue_flags+0x1b0>
 8019676:	687b      	ldr	r3, [r7, #4]
 8019678:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801967a:	2b00      	cmp	r3, #0
 801967c:	d106      	bne.n	801968c <tcp_enqueue_flags+0x1b0>
 801967e:	4b06      	ldr	r3, [pc, #24]	@ (8019698 <tcp_enqueue_flags+0x1bc>)
 8019680:	f240 4265 	movw	r2, #1125	@ 0x465
 8019684:	490b      	ldr	r1, [pc, #44]	@ (80196b4 <tcp_enqueue_flags+0x1d8>)
 8019686:	4806      	ldr	r0, [pc, #24]	@ (80196a0 <tcp_enqueue_flags+0x1c4>)
 8019688:	f005 fd70 	bl	801f16c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801968c:	2300      	movs	r3, #0
}
 801968e:	4618      	mov	r0, r3
 8019690:	3720      	adds	r7, #32
 8019692:	46bd      	mov	sp, r7
 8019694:	bd80      	pop	{r7, pc}
 8019696:	bf00      	nop
 8019698:	080261bc 	.word	0x080261bc
 801969c:	080265e0 	.word	0x080265e0
 80196a0:	08026210 	.word	0x08026210
 80196a4:	08026638 	.word	0x08026638
 80196a8:	08026658 	.word	0x08026658
 80196ac:	08026694 	.word	0x08026694
 80196b0:	080266ac 	.word	0x080266ac
 80196b4:	080266d8 	.word	0x080266d8

080196b8 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80196b8:	b5b0      	push	{r4, r5, r7, lr}
 80196ba:	b08a      	sub	sp, #40	@ 0x28
 80196bc:	af00      	add	r7, sp, #0
 80196be:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80196c0:	687b      	ldr	r3, [r7, #4]
 80196c2:	2b00      	cmp	r3, #0
 80196c4:	d106      	bne.n	80196d4 <tcp_output+0x1c>
 80196c6:	4b8a      	ldr	r3, [pc, #552]	@ (80198f0 <tcp_output+0x238>)
 80196c8:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 80196cc:	4989      	ldr	r1, [pc, #548]	@ (80198f4 <tcp_output+0x23c>)
 80196ce:	488a      	ldr	r0, [pc, #552]	@ (80198f8 <tcp_output+0x240>)
 80196d0:	f005 fd4c 	bl	801f16c <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80196d4:	687b      	ldr	r3, [r7, #4]
 80196d6:	7d1b      	ldrb	r3, [r3, #20]
 80196d8:	2b01      	cmp	r3, #1
 80196da:	d106      	bne.n	80196ea <tcp_output+0x32>
 80196dc:	4b84      	ldr	r3, [pc, #528]	@ (80198f0 <tcp_output+0x238>)
 80196de:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 80196e2:	4986      	ldr	r1, [pc, #536]	@ (80198fc <tcp_output+0x244>)
 80196e4:	4884      	ldr	r0, [pc, #528]	@ (80198f8 <tcp_output+0x240>)
 80196e6:	f005 fd41 	bl	801f16c <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80196ea:	4b85      	ldr	r3, [pc, #532]	@ (8019900 <tcp_output+0x248>)
 80196ec:	681b      	ldr	r3, [r3, #0]
 80196ee:	687a      	ldr	r2, [r7, #4]
 80196f0:	429a      	cmp	r2, r3
 80196f2:	d101      	bne.n	80196f8 <tcp_output+0x40>
    return ERR_OK;
 80196f4:	2300      	movs	r3, #0
 80196f6:	e1ce      	b.n	8019a96 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80196f8:	687b      	ldr	r3, [r7, #4]
 80196fa:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80196fe:	687b      	ldr	r3, [r7, #4]
 8019700:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019704:	4293      	cmp	r3, r2
 8019706:	bf28      	it	cs
 8019708:	4613      	movcs	r3, r2
 801970a:	b29b      	uxth	r3, r3
 801970c:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801970e:	687b      	ldr	r3, [r7, #4]
 8019710:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019712:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8019714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019716:	2b00      	cmp	r3, #0
 8019718:	d10b      	bne.n	8019732 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801971a:	687b      	ldr	r3, [r7, #4]
 801971c:	8b5b      	ldrh	r3, [r3, #26]
 801971e:	f003 0302 	and.w	r3, r3, #2
 8019722:	2b00      	cmp	r3, #0
 8019724:	f000 81aa 	beq.w	8019a7c <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8019728:	6878      	ldr	r0, [r7, #4]
 801972a:	f000 fdcb 	bl	801a2c4 <tcp_send_empty_ack>
 801972e:	4603      	mov	r3, r0
 8019730:	e1b1      	b.n	8019a96 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8019732:	6879      	ldr	r1, [r7, #4]
 8019734:	687b      	ldr	r3, [r7, #4]
 8019736:	3304      	adds	r3, #4
 8019738:	461a      	mov	r2, r3
 801973a:	6878      	ldr	r0, [r7, #4]
 801973c:	f7ff f826 	bl	801878c <tcp_route>
 8019740:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8019742:	697b      	ldr	r3, [r7, #20]
 8019744:	2b00      	cmp	r3, #0
 8019746:	d102      	bne.n	801974e <tcp_output+0x96>
    return ERR_RTE;
 8019748:	f06f 0303 	mvn.w	r3, #3
 801974c:	e1a3      	b.n	8019a96 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801974e:	687b      	ldr	r3, [r7, #4]
 8019750:	2b00      	cmp	r3, #0
 8019752:	d003      	beq.n	801975c <tcp_output+0xa4>
 8019754:	687b      	ldr	r3, [r7, #4]
 8019756:	681b      	ldr	r3, [r3, #0]
 8019758:	2b00      	cmp	r3, #0
 801975a:	d111      	bne.n	8019780 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801975c:	697b      	ldr	r3, [r7, #20]
 801975e:	2b00      	cmp	r3, #0
 8019760:	d002      	beq.n	8019768 <tcp_output+0xb0>
 8019762:	697b      	ldr	r3, [r7, #20]
 8019764:	3304      	adds	r3, #4
 8019766:	e000      	b.n	801976a <tcp_output+0xb2>
 8019768:	2300      	movs	r3, #0
 801976a:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801976c:	693b      	ldr	r3, [r7, #16]
 801976e:	2b00      	cmp	r3, #0
 8019770:	d102      	bne.n	8019778 <tcp_output+0xc0>
      return ERR_RTE;
 8019772:	f06f 0303 	mvn.w	r3, #3
 8019776:	e18e      	b.n	8019a96 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8019778:	693b      	ldr	r3, [r7, #16]
 801977a:	681a      	ldr	r2, [r3, #0]
 801977c:	687b      	ldr	r3, [r7, #4]
 801977e:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8019780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019782:	68db      	ldr	r3, [r3, #12]
 8019784:	685b      	ldr	r3, [r3, #4]
 8019786:	4618      	mov	r0, r3
 8019788:	f7f7 fd88 	bl	801129c <lwip_htonl>
 801978c:	4602      	mov	r2, r0
 801978e:	687b      	ldr	r3, [r7, #4]
 8019790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019792:	1ad3      	subs	r3, r2, r3
 8019794:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019796:	8912      	ldrh	r2, [r2, #8]
 8019798:	4413      	add	r3, r2
 801979a:	69ba      	ldr	r2, [r7, #24]
 801979c:	429a      	cmp	r2, r3
 801979e:	d227      	bcs.n	80197f0 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 80197a0:	687b      	ldr	r3, [r7, #4]
 80197a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80197a6:	461a      	mov	r2, r3
 80197a8:	69bb      	ldr	r3, [r7, #24]
 80197aa:	4293      	cmp	r3, r2
 80197ac:	d114      	bne.n	80197d8 <tcp_output+0x120>
 80197ae:	687b      	ldr	r3, [r7, #4]
 80197b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80197b2:	2b00      	cmp	r3, #0
 80197b4:	d110      	bne.n	80197d8 <tcp_output+0x120>
 80197b6:	687b      	ldr	r3, [r7, #4]
 80197b8:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80197bc:	2b00      	cmp	r3, #0
 80197be:	d10b      	bne.n	80197d8 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 80197c0:	687b      	ldr	r3, [r7, #4]
 80197c2:	2200      	movs	r2, #0
 80197c4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 80197c8:	687b      	ldr	r3, [r7, #4]
 80197ca:	2201      	movs	r2, #1
 80197cc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 80197d0:	687b      	ldr	r3, [r7, #4]
 80197d2:	2200      	movs	r2, #0
 80197d4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 80197d8:	687b      	ldr	r3, [r7, #4]
 80197da:	8b5b      	ldrh	r3, [r3, #26]
 80197dc:	f003 0302 	and.w	r3, r3, #2
 80197e0:	2b00      	cmp	r3, #0
 80197e2:	f000 814d 	beq.w	8019a80 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 80197e6:	6878      	ldr	r0, [r7, #4]
 80197e8:	f000 fd6c 	bl	801a2c4 <tcp_send_empty_ack>
 80197ec:	4603      	mov	r3, r0
 80197ee:	e152      	b.n	8019a96 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 80197f0:	687b      	ldr	r3, [r7, #4]
 80197f2:	2200      	movs	r2, #0
 80197f4:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80197f8:	687b      	ldr	r3, [r7, #4]
 80197fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80197fc:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80197fe:	6a3b      	ldr	r3, [r7, #32]
 8019800:	2b00      	cmp	r3, #0
 8019802:	f000 811c 	beq.w	8019a3e <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8019806:	e002      	b.n	801980e <tcp_output+0x156>
 8019808:	6a3b      	ldr	r3, [r7, #32]
 801980a:	681b      	ldr	r3, [r3, #0]
 801980c:	623b      	str	r3, [r7, #32]
 801980e:	6a3b      	ldr	r3, [r7, #32]
 8019810:	681b      	ldr	r3, [r3, #0]
 8019812:	2b00      	cmp	r3, #0
 8019814:	d1f8      	bne.n	8019808 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8019816:	e112      	b.n	8019a3e <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8019818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801981a:	68db      	ldr	r3, [r3, #12]
 801981c:	899b      	ldrh	r3, [r3, #12]
 801981e:	b29b      	uxth	r3, r3
 8019820:	4618      	mov	r0, r3
 8019822:	f7f7 fd25 	bl	8011270 <lwip_htons>
 8019826:	4603      	mov	r3, r0
 8019828:	b2db      	uxtb	r3, r3
 801982a:	f003 0304 	and.w	r3, r3, #4
 801982e:	2b00      	cmp	r3, #0
 8019830:	d006      	beq.n	8019840 <tcp_output+0x188>
 8019832:	4b2f      	ldr	r3, [pc, #188]	@ (80198f0 <tcp_output+0x238>)
 8019834:	f240 5236 	movw	r2, #1334	@ 0x536
 8019838:	4932      	ldr	r1, [pc, #200]	@ (8019904 <tcp_output+0x24c>)
 801983a:	482f      	ldr	r0, [pc, #188]	@ (80198f8 <tcp_output+0x240>)
 801983c:	f005 fc96 	bl	801f16c <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8019840:	687b      	ldr	r3, [r7, #4]
 8019842:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019844:	2b00      	cmp	r3, #0
 8019846:	d01f      	beq.n	8019888 <tcp_output+0x1d0>
 8019848:	687b      	ldr	r3, [r7, #4]
 801984a:	8b5b      	ldrh	r3, [r3, #26]
 801984c:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8019850:	2b00      	cmp	r3, #0
 8019852:	d119      	bne.n	8019888 <tcp_output+0x1d0>
 8019854:	687b      	ldr	r3, [r7, #4]
 8019856:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019858:	2b00      	cmp	r3, #0
 801985a:	d00b      	beq.n	8019874 <tcp_output+0x1bc>
 801985c:	687b      	ldr	r3, [r7, #4]
 801985e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019860:	681b      	ldr	r3, [r3, #0]
 8019862:	2b00      	cmp	r3, #0
 8019864:	d110      	bne.n	8019888 <tcp_output+0x1d0>
 8019866:	687b      	ldr	r3, [r7, #4]
 8019868:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801986a:	891a      	ldrh	r2, [r3, #8]
 801986c:	687b      	ldr	r3, [r7, #4]
 801986e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019870:	429a      	cmp	r2, r3
 8019872:	d209      	bcs.n	8019888 <tcp_output+0x1d0>
 8019874:	687b      	ldr	r3, [r7, #4]
 8019876:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801987a:	2b00      	cmp	r3, #0
 801987c:	d004      	beq.n	8019888 <tcp_output+0x1d0>
 801987e:	687b      	ldr	r3, [r7, #4]
 8019880:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019884:	2b08      	cmp	r3, #8
 8019886:	d901      	bls.n	801988c <tcp_output+0x1d4>
 8019888:	2301      	movs	r3, #1
 801988a:	e000      	b.n	801988e <tcp_output+0x1d6>
 801988c:	2300      	movs	r3, #0
 801988e:	2b00      	cmp	r3, #0
 8019890:	d106      	bne.n	80198a0 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8019892:	687b      	ldr	r3, [r7, #4]
 8019894:	8b5b      	ldrh	r3, [r3, #26]
 8019896:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801989a:	2b00      	cmp	r3, #0
 801989c:	f000 80e4 	beq.w	8019a68 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 80198a0:	687b      	ldr	r3, [r7, #4]
 80198a2:	7d1b      	ldrb	r3, [r3, #20]
 80198a4:	2b02      	cmp	r3, #2
 80198a6:	d00d      	beq.n	80198c4 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80198a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80198aa:	68db      	ldr	r3, [r3, #12]
 80198ac:	899b      	ldrh	r3, [r3, #12]
 80198ae:	b29c      	uxth	r4, r3
 80198b0:	2010      	movs	r0, #16
 80198b2:	f7f7 fcdd 	bl	8011270 <lwip_htons>
 80198b6:	4603      	mov	r3, r0
 80198b8:	461a      	mov	r2, r3
 80198ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80198bc:	68db      	ldr	r3, [r3, #12]
 80198be:	4322      	orrs	r2, r4
 80198c0:	b292      	uxth	r2, r2
 80198c2:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80198c4:	697a      	ldr	r2, [r7, #20]
 80198c6:	6879      	ldr	r1, [r7, #4]
 80198c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80198ca:	f000 f909 	bl	8019ae0 <tcp_output_segment>
 80198ce:	4603      	mov	r3, r0
 80198d0:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80198d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80198d6:	2b00      	cmp	r3, #0
 80198d8:	d016      	beq.n	8019908 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80198da:	687b      	ldr	r3, [r7, #4]
 80198dc:	8b5b      	ldrh	r3, [r3, #26]
 80198de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80198e2:	b29a      	uxth	r2, r3
 80198e4:	687b      	ldr	r3, [r7, #4]
 80198e6:	835a      	strh	r2, [r3, #26]
      return err;
 80198e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80198ec:	e0d3      	b.n	8019a96 <tcp_output+0x3de>
 80198ee:	bf00      	nop
 80198f0:	080261bc 	.word	0x080261bc
 80198f4:	08026700 	.word	0x08026700
 80198f8:	08026210 	.word	0x08026210
 80198fc:	08026718 	.word	0x08026718
 8019900:	20067dc4 	.word	0x20067dc4
 8019904:	08026740 	.word	0x08026740
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8019908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801990a:	681a      	ldr	r2, [r3, #0]
 801990c:	687b      	ldr	r3, [r7, #4]
 801990e:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8019910:	687b      	ldr	r3, [r7, #4]
 8019912:	7d1b      	ldrb	r3, [r3, #20]
 8019914:	2b02      	cmp	r3, #2
 8019916:	d006      	beq.n	8019926 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019918:	687b      	ldr	r3, [r7, #4]
 801991a:	8b5b      	ldrh	r3, [r3, #26]
 801991c:	f023 0303 	bic.w	r3, r3, #3
 8019920:	b29a      	uxth	r2, r3
 8019922:	687b      	ldr	r3, [r7, #4]
 8019924:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019928:	68db      	ldr	r3, [r3, #12]
 801992a:	685b      	ldr	r3, [r3, #4]
 801992c:	4618      	mov	r0, r3
 801992e:	f7f7 fcb5 	bl	801129c <lwip_htonl>
 8019932:	4604      	mov	r4, r0
 8019934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019936:	891b      	ldrh	r3, [r3, #8]
 8019938:	461d      	mov	r5, r3
 801993a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801993c:	68db      	ldr	r3, [r3, #12]
 801993e:	899b      	ldrh	r3, [r3, #12]
 8019940:	b29b      	uxth	r3, r3
 8019942:	4618      	mov	r0, r3
 8019944:	f7f7 fc94 	bl	8011270 <lwip_htons>
 8019948:	4603      	mov	r3, r0
 801994a:	b2db      	uxtb	r3, r3
 801994c:	f003 0303 	and.w	r3, r3, #3
 8019950:	2b00      	cmp	r3, #0
 8019952:	d001      	beq.n	8019958 <tcp_output+0x2a0>
 8019954:	2301      	movs	r3, #1
 8019956:	e000      	b.n	801995a <tcp_output+0x2a2>
 8019958:	2300      	movs	r3, #0
 801995a:	442b      	add	r3, r5
 801995c:	4423      	add	r3, r4
 801995e:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8019960:	687b      	ldr	r3, [r7, #4]
 8019962:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019964:	68bb      	ldr	r3, [r7, #8]
 8019966:	1ad3      	subs	r3, r2, r3
 8019968:	2b00      	cmp	r3, #0
 801996a:	da02      	bge.n	8019972 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 801996c:	687b      	ldr	r3, [r7, #4]
 801996e:	68ba      	ldr	r2, [r7, #8]
 8019970:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8019972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019974:	891b      	ldrh	r3, [r3, #8]
 8019976:	461c      	mov	r4, r3
 8019978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801997a:	68db      	ldr	r3, [r3, #12]
 801997c:	899b      	ldrh	r3, [r3, #12]
 801997e:	b29b      	uxth	r3, r3
 8019980:	4618      	mov	r0, r3
 8019982:	f7f7 fc75 	bl	8011270 <lwip_htons>
 8019986:	4603      	mov	r3, r0
 8019988:	b2db      	uxtb	r3, r3
 801998a:	f003 0303 	and.w	r3, r3, #3
 801998e:	2b00      	cmp	r3, #0
 8019990:	d001      	beq.n	8019996 <tcp_output+0x2de>
 8019992:	2301      	movs	r3, #1
 8019994:	e000      	b.n	8019998 <tcp_output+0x2e0>
 8019996:	2300      	movs	r3, #0
 8019998:	4423      	add	r3, r4
 801999a:	2b00      	cmp	r3, #0
 801999c:	d049      	beq.n	8019a32 <tcp_output+0x37a>
      seg->next = NULL;
 801999e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80199a0:	2200      	movs	r2, #0
 80199a2:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80199a4:	687b      	ldr	r3, [r7, #4]
 80199a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80199a8:	2b00      	cmp	r3, #0
 80199aa:	d105      	bne.n	80199b8 <tcp_output+0x300>
        pcb->unacked = seg;
 80199ac:	687b      	ldr	r3, [r7, #4]
 80199ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80199b0:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 80199b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80199b4:	623b      	str	r3, [r7, #32]
 80199b6:	e03f      	b.n	8019a38 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80199b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80199ba:	68db      	ldr	r3, [r3, #12]
 80199bc:	685b      	ldr	r3, [r3, #4]
 80199be:	4618      	mov	r0, r3
 80199c0:	f7f7 fc6c 	bl	801129c <lwip_htonl>
 80199c4:	4604      	mov	r4, r0
 80199c6:	6a3b      	ldr	r3, [r7, #32]
 80199c8:	68db      	ldr	r3, [r3, #12]
 80199ca:	685b      	ldr	r3, [r3, #4]
 80199cc:	4618      	mov	r0, r3
 80199ce:	f7f7 fc65 	bl	801129c <lwip_htonl>
 80199d2:	4603      	mov	r3, r0
 80199d4:	1ae3      	subs	r3, r4, r3
 80199d6:	2b00      	cmp	r3, #0
 80199d8:	da24      	bge.n	8019a24 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80199da:	687b      	ldr	r3, [r7, #4]
 80199dc:	3370      	adds	r3, #112	@ 0x70
 80199de:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80199e0:	e002      	b.n	80199e8 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80199e2:	69fb      	ldr	r3, [r7, #28]
 80199e4:	681b      	ldr	r3, [r3, #0]
 80199e6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80199e8:	69fb      	ldr	r3, [r7, #28]
 80199ea:	681b      	ldr	r3, [r3, #0]
 80199ec:	2b00      	cmp	r3, #0
 80199ee:	d011      	beq.n	8019a14 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80199f0:	69fb      	ldr	r3, [r7, #28]
 80199f2:	681b      	ldr	r3, [r3, #0]
 80199f4:	68db      	ldr	r3, [r3, #12]
 80199f6:	685b      	ldr	r3, [r3, #4]
 80199f8:	4618      	mov	r0, r3
 80199fa:	f7f7 fc4f 	bl	801129c <lwip_htonl>
 80199fe:	4604      	mov	r4, r0
 8019a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019a02:	68db      	ldr	r3, [r3, #12]
 8019a04:	685b      	ldr	r3, [r3, #4]
 8019a06:	4618      	mov	r0, r3
 8019a08:	f7f7 fc48 	bl	801129c <lwip_htonl>
 8019a0c:	4603      	mov	r3, r0
 8019a0e:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8019a10:	2b00      	cmp	r3, #0
 8019a12:	dbe6      	blt.n	80199e2 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8019a14:	69fb      	ldr	r3, [r7, #28]
 8019a16:	681a      	ldr	r2, [r3, #0]
 8019a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019a1a:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8019a1c:	69fb      	ldr	r3, [r7, #28]
 8019a1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019a20:	601a      	str	r2, [r3, #0]
 8019a22:	e009      	b.n	8019a38 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8019a24:	6a3b      	ldr	r3, [r7, #32]
 8019a26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019a28:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8019a2a:	6a3b      	ldr	r3, [r7, #32]
 8019a2c:	681b      	ldr	r3, [r3, #0]
 8019a2e:	623b      	str	r3, [r7, #32]
 8019a30:	e002      	b.n	8019a38 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8019a32:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019a34:	f7fb ff1f 	bl	8015876 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8019a38:	687b      	ldr	r3, [r7, #4]
 8019a3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 8019a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019a40:	2b00      	cmp	r3, #0
 8019a42:	d012      	beq.n	8019a6a <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8019a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019a46:	68db      	ldr	r3, [r3, #12]
 8019a48:	685b      	ldr	r3, [r3, #4]
 8019a4a:	4618      	mov	r0, r3
 8019a4c:	f7f7 fc26 	bl	801129c <lwip_htonl>
 8019a50:	4602      	mov	r2, r0
 8019a52:	687b      	ldr	r3, [r7, #4]
 8019a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019a56:	1ad3      	subs	r3, r2, r3
 8019a58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019a5a:	8912      	ldrh	r2, [r2, #8]
 8019a5c:	4413      	add	r3, r2
  while (seg != NULL &&
 8019a5e:	69ba      	ldr	r2, [r7, #24]
 8019a60:	429a      	cmp	r2, r3
 8019a62:	f4bf aed9 	bcs.w	8019818 <tcp_output+0x160>
 8019a66:	e000      	b.n	8019a6a <tcp_output+0x3b2>
      break;
 8019a68:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8019a6a:	687b      	ldr	r3, [r7, #4]
 8019a6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019a6e:	2b00      	cmp	r3, #0
 8019a70:	d108      	bne.n	8019a84 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8019a72:	687b      	ldr	r3, [r7, #4]
 8019a74:	2200      	movs	r2, #0
 8019a76:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8019a7a:	e004      	b.n	8019a86 <tcp_output+0x3ce>
    goto output_done;
 8019a7c:	bf00      	nop
 8019a7e:	e002      	b.n	8019a86 <tcp_output+0x3ce>
    goto output_done;
 8019a80:	bf00      	nop
 8019a82:	e000      	b.n	8019a86 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8019a84:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8019a86:	687b      	ldr	r3, [r7, #4]
 8019a88:	8b5b      	ldrh	r3, [r3, #26]
 8019a8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8019a8e:	b29a      	uxth	r2, r3
 8019a90:	687b      	ldr	r3, [r7, #4]
 8019a92:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8019a94:	2300      	movs	r3, #0
}
 8019a96:	4618      	mov	r0, r3
 8019a98:	3728      	adds	r7, #40	@ 0x28
 8019a9a:	46bd      	mov	sp, r7
 8019a9c:	bdb0      	pop	{r4, r5, r7, pc}
 8019a9e:	bf00      	nop

08019aa0 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8019aa0:	b580      	push	{r7, lr}
 8019aa2:	b082      	sub	sp, #8
 8019aa4:	af00      	add	r7, sp, #0
 8019aa6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8019aa8:	687b      	ldr	r3, [r7, #4]
 8019aaa:	2b00      	cmp	r3, #0
 8019aac:	d106      	bne.n	8019abc <tcp_output_segment_busy+0x1c>
 8019aae:	4b09      	ldr	r3, [pc, #36]	@ (8019ad4 <tcp_output_segment_busy+0x34>)
 8019ab0:	f240 529a 	movw	r2, #1434	@ 0x59a
 8019ab4:	4908      	ldr	r1, [pc, #32]	@ (8019ad8 <tcp_output_segment_busy+0x38>)
 8019ab6:	4809      	ldr	r0, [pc, #36]	@ (8019adc <tcp_output_segment_busy+0x3c>)
 8019ab8:	f005 fb58 	bl	801f16c <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8019abc:	687b      	ldr	r3, [r7, #4]
 8019abe:	685b      	ldr	r3, [r3, #4]
 8019ac0:	7b9b      	ldrb	r3, [r3, #14]
 8019ac2:	2b01      	cmp	r3, #1
 8019ac4:	d001      	beq.n	8019aca <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8019ac6:	2301      	movs	r3, #1
 8019ac8:	e000      	b.n	8019acc <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8019aca:	2300      	movs	r3, #0
}
 8019acc:	4618      	mov	r0, r3
 8019ace:	3708      	adds	r7, #8
 8019ad0:	46bd      	mov	sp, r7
 8019ad2:	bd80      	pop	{r7, pc}
 8019ad4:	080261bc 	.word	0x080261bc
 8019ad8:	08026758 	.word	0x08026758
 8019adc:	08026210 	.word	0x08026210

08019ae0 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8019ae0:	b5b0      	push	{r4, r5, r7, lr}
 8019ae2:	b08c      	sub	sp, #48	@ 0x30
 8019ae4:	af04      	add	r7, sp, #16
 8019ae6:	60f8      	str	r0, [r7, #12]
 8019ae8:	60b9      	str	r1, [r7, #8]
 8019aea:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8019aec:	68fb      	ldr	r3, [r7, #12]
 8019aee:	2b00      	cmp	r3, #0
 8019af0:	d106      	bne.n	8019b00 <tcp_output_segment+0x20>
 8019af2:	4b64      	ldr	r3, [pc, #400]	@ (8019c84 <tcp_output_segment+0x1a4>)
 8019af4:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8019af8:	4963      	ldr	r1, [pc, #396]	@ (8019c88 <tcp_output_segment+0x1a8>)
 8019afa:	4864      	ldr	r0, [pc, #400]	@ (8019c8c <tcp_output_segment+0x1ac>)
 8019afc:	f005 fb36 	bl	801f16c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8019b00:	68bb      	ldr	r3, [r7, #8]
 8019b02:	2b00      	cmp	r3, #0
 8019b04:	d106      	bne.n	8019b14 <tcp_output_segment+0x34>
 8019b06:	4b5f      	ldr	r3, [pc, #380]	@ (8019c84 <tcp_output_segment+0x1a4>)
 8019b08:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8019b0c:	4960      	ldr	r1, [pc, #384]	@ (8019c90 <tcp_output_segment+0x1b0>)
 8019b0e:	485f      	ldr	r0, [pc, #380]	@ (8019c8c <tcp_output_segment+0x1ac>)
 8019b10:	f005 fb2c 	bl	801f16c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8019b14:	687b      	ldr	r3, [r7, #4]
 8019b16:	2b00      	cmp	r3, #0
 8019b18:	d106      	bne.n	8019b28 <tcp_output_segment+0x48>
 8019b1a:	4b5a      	ldr	r3, [pc, #360]	@ (8019c84 <tcp_output_segment+0x1a4>)
 8019b1c:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 8019b20:	495c      	ldr	r1, [pc, #368]	@ (8019c94 <tcp_output_segment+0x1b4>)
 8019b22:	485a      	ldr	r0, [pc, #360]	@ (8019c8c <tcp_output_segment+0x1ac>)
 8019b24:	f005 fb22 	bl	801f16c <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8019b28:	68f8      	ldr	r0, [r7, #12]
 8019b2a:	f7ff ffb9 	bl	8019aa0 <tcp_output_segment_busy>
 8019b2e:	4603      	mov	r3, r0
 8019b30:	2b00      	cmp	r3, #0
 8019b32:	d001      	beq.n	8019b38 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8019b34:	2300      	movs	r3, #0
 8019b36:	e0a1      	b.n	8019c7c <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8019b38:	68bb      	ldr	r3, [r7, #8]
 8019b3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019b3c:	68fb      	ldr	r3, [r7, #12]
 8019b3e:	68dc      	ldr	r4, [r3, #12]
 8019b40:	4610      	mov	r0, r2
 8019b42:	f7f7 fbab 	bl	801129c <lwip_htonl>
 8019b46:	4603      	mov	r3, r0
 8019b48:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8019b4a:	68bb      	ldr	r3, [r7, #8]
 8019b4c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8019b4e:	68fb      	ldr	r3, [r7, #12]
 8019b50:	68dc      	ldr	r4, [r3, #12]
 8019b52:	4610      	mov	r0, r2
 8019b54:	f7f7 fb8c 	bl	8011270 <lwip_htons>
 8019b58:	4603      	mov	r3, r0
 8019b5a:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8019b5c:	68bb      	ldr	r3, [r7, #8]
 8019b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019b60:	68ba      	ldr	r2, [r7, #8]
 8019b62:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8019b64:	441a      	add	r2, r3
 8019b66:	68bb      	ldr	r3, [r7, #8]
 8019b68:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8019b6a:	68fb      	ldr	r3, [r7, #12]
 8019b6c:	68db      	ldr	r3, [r3, #12]
 8019b6e:	3314      	adds	r3, #20
 8019b70:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8019b72:	68fb      	ldr	r3, [r7, #12]
 8019b74:	7a9b      	ldrb	r3, [r3, #10]
 8019b76:	f003 0301 	and.w	r3, r3, #1
 8019b7a:	2b00      	cmp	r3, #0
 8019b7c:	d015      	beq.n	8019baa <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8019b7e:	68bb      	ldr	r3, [r7, #8]
 8019b80:	3304      	adds	r3, #4
 8019b82:	461a      	mov	r2, r3
 8019b84:	6879      	ldr	r1, [r7, #4]
 8019b86:	f44f 7006 	mov.w	r0, #536	@ 0x218
 8019b8a:	f7fc fa39 	bl	8016000 <tcp_eff_send_mss_netif>
 8019b8e:	4603      	mov	r3, r0
 8019b90:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8019b92:	8b7b      	ldrh	r3, [r7, #26]
 8019b94:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8019b98:	4618      	mov	r0, r3
 8019b9a:	f7f7 fb7f 	bl	801129c <lwip_htonl>
 8019b9e:	4602      	mov	r2, r0
 8019ba0:	69fb      	ldr	r3, [r7, #28]
 8019ba2:	601a      	str	r2, [r3, #0]
    opts += 1;
 8019ba4:	69fb      	ldr	r3, [r7, #28]
 8019ba6:	3304      	adds	r3, #4
 8019ba8:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8019baa:	68bb      	ldr	r3, [r7, #8]
 8019bac:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8019bb0:	2b00      	cmp	r3, #0
 8019bb2:	da02      	bge.n	8019bba <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8019bb4:	68bb      	ldr	r3, [r7, #8]
 8019bb6:	2200      	movs	r2, #0
 8019bb8:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8019bba:	68bb      	ldr	r3, [r7, #8]
 8019bbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019bbe:	2b00      	cmp	r3, #0
 8019bc0:	d10c      	bne.n	8019bdc <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8019bc2:	4b35      	ldr	r3, [pc, #212]	@ (8019c98 <tcp_output_segment+0x1b8>)
 8019bc4:	681a      	ldr	r2, [r3, #0]
 8019bc6:	68bb      	ldr	r3, [r7, #8]
 8019bc8:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8019bca:	68fb      	ldr	r3, [r7, #12]
 8019bcc:	68db      	ldr	r3, [r3, #12]
 8019bce:	685b      	ldr	r3, [r3, #4]
 8019bd0:	4618      	mov	r0, r3
 8019bd2:	f7f7 fb63 	bl	801129c <lwip_htonl>
 8019bd6:	4602      	mov	r2, r0
 8019bd8:	68bb      	ldr	r3, [r7, #8]
 8019bda:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8019bdc:	68fb      	ldr	r3, [r7, #12]
 8019bde:	68da      	ldr	r2, [r3, #12]
 8019be0:	68fb      	ldr	r3, [r7, #12]
 8019be2:	685b      	ldr	r3, [r3, #4]
 8019be4:	685b      	ldr	r3, [r3, #4]
 8019be6:	1ad3      	subs	r3, r2, r3
 8019be8:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8019bea:	68fb      	ldr	r3, [r7, #12]
 8019bec:	685b      	ldr	r3, [r3, #4]
 8019bee:	8959      	ldrh	r1, [r3, #10]
 8019bf0:	68fb      	ldr	r3, [r7, #12]
 8019bf2:	685b      	ldr	r3, [r3, #4]
 8019bf4:	8b3a      	ldrh	r2, [r7, #24]
 8019bf6:	1a8a      	subs	r2, r1, r2
 8019bf8:	b292      	uxth	r2, r2
 8019bfa:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8019bfc:	68fb      	ldr	r3, [r7, #12]
 8019bfe:	685b      	ldr	r3, [r3, #4]
 8019c00:	8919      	ldrh	r1, [r3, #8]
 8019c02:	68fb      	ldr	r3, [r7, #12]
 8019c04:	685b      	ldr	r3, [r3, #4]
 8019c06:	8b3a      	ldrh	r2, [r7, #24]
 8019c08:	1a8a      	subs	r2, r1, r2
 8019c0a:	b292      	uxth	r2, r2
 8019c0c:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8019c0e:	68fb      	ldr	r3, [r7, #12]
 8019c10:	685b      	ldr	r3, [r3, #4]
 8019c12:	68fa      	ldr	r2, [r7, #12]
 8019c14:	68d2      	ldr	r2, [r2, #12]
 8019c16:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8019c18:	68fb      	ldr	r3, [r7, #12]
 8019c1a:	68db      	ldr	r3, [r3, #12]
 8019c1c:	2200      	movs	r2, #0
 8019c1e:	741a      	strb	r2, [r3, #16]
 8019c20:	2200      	movs	r2, #0
 8019c22:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8019c24:	68fb      	ldr	r3, [r7, #12]
 8019c26:	68da      	ldr	r2, [r3, #12]
 8019c28:	68fb      	ldr	r3, [r7, #12]
 8019c2a:	7a9b      	ldrb	r3, [r3, #10]
 8019c2c:	f003 0301 	and.w	r3, r3, #1
 8019c30:	2b00      	cmp	r3, #0
 8019c32:	d001      	beq.n	8019c38 <tcp_output_segment+0x158>
 8019c34:	2318      	movs	r3, #24
 8019c36:	e000      	b.n	8019c3a <tcp_output_segment+0x15a>
 8019c38:	2314      	movs	r3, #20
 8019c3a:	4413      	add	r3, r2
 8019c3c:	69fa      	ldr	r2, [r7, #28]
 8019c3e:	429a      	cmp	r2, r3
 8019c40:	d006      	beq.n	8019c50 <tcp_output_segment+0x170>
 8019c42:	4b10      	ldr	r3, [pc, #64]	@ (8019c84 <tcp_output_segment+0x1a4>)
 8019c44:	f240 621c 	movw	r2, #1564	@ 0x61c
 8019c48:	4914      	ldr	r1, [pc, #80]	@ (8019c9c <tcp_output_segment+0x1bc>)
 8019c4a:	4810      	ldr	r0, [pc, #64]	@ (8019c8c <tcp_output_segment+0x1ac>)
 8019c4c:	f005 fa8e 	bl	801f16c <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8019c50:	68fb      	ldr	r3, [r7, #12]
 8019c52:	6858      	ldr	r0, [r3, #4]
 8019c54:	68b9      	ldr	r1, [r7, #8]
 8019c56:	68bb      	ldr	r3, [r7, #8]
 8019c58:	1d1c      	adds	r4, r3, #4
 8019c5a:	68bb      	ldr	r3, [r7, #8]
 8019c5c:	7add      	ldrb	r5, [r3, #11]
 8019c5e:	68bb      	ldr	r3, [r7, #8]
 8019c60:	7a9b      	ldrb	r3, [r3, #10]
 8019c62:	687a      	ldr	r2, [r7, #4]
 8019c64:	9202      	str	r2, [sp, #8]
 8019c66:	2206      	movs	r2, #6
 8019c68:	9201      	str	r2, [sp, #4]
 8019c6a:	9300      	str	r3, [sp, #0]
 8019c6c:	462b      	mov	r3, r5
 8019c6e:	4622      	mov	r2, r4
 8019c70:	f002 fefc 	bl	801ca6c <ip4_output_if>
 8019c74:	4603      	mov	r3, r0
 8019c76:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8019c78:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019c7c:	4618      	mov	r0, r3
 8019c7e:	3720      	adds	r7, #32
 8019c80:	46bd      	mov	sp, r7
 8019c82:	bdb0      	pop	{r4, r5, r7, pc}
 8019c84:	080261bc 	.word	0x080261bc
 8019c88:	08026780 	.word	0x08026780
 8019c8c:	08026210 	.word	0x08026210
 8019c90:	080267a0 	.word	0x080267a0
 8019c94:	080267c0 	.word	0x080267c0
 8019c98:	20067d78 	.word	0x20067d78
 8019c9c:	080267e4 	.word	0x080267e4

08019ca0 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8019ca0:	b5b0      	push	{r4, r5, r7, lr}
 8019ca2:	b084      	sub	sp, #16
 8019ca4:	af00      	add	r7, sp, #0
 8019ca6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8019ca8:	687b      	ldr	r3, [r7, #4]
 8019caa:	2b00      	cmp	r3, #0
 8019cac:	d106      	bne.n	8019cbc <tcp_rexmit_rto_prepare+0x1c>
 8019cae:	4b31      	ldr	r3, [pc, #196]	@ (8019d74 <tcp_rexmit_rto_prepare+0xd4>)
 8019cb0:	f240 6263 	movw	r2, #1635	@ 0x663
 8019cb4:	4930      	ldr	r1, [pc, #192]	@ (8019d78 <tcp_rexmit_rto_prepare+0xd8>)
 8019cb6:	4831      	ldr	r0, [pc, #196]	@ (8019d7c <tcp_rexmit_rto_prepare+0xdc>)
 8019cb8:	f005 fa58 	bl	801f16c <iprintf>

  if (pcb->unacked == NULL) {
 8019cbc:	687b      	ldr	r3, [r7, #4]
 8019cbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019cc0:	2b00      	cmp	r3, #0
 8019cc2:	d102      	bne.n	8019cca <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8019cc4:	f06f 0305 	mvn.w	r3, #5
 8019cc8:	e050      	b.n	8019d6c <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019cca:	687b      	ldr	r3, [r7, #4]
 8019ccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019cce:	60fb      	str	r3, [r7, #12]
 8019cd0:	e00b      	b.n	8019cea <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8019cd2:	68f8      	ldr	r0, [r7, #12]
 8019cd4:	f7ff fee4 	bl	8019aa0 <tcp_output_segment_busy>
 8019cd8:	4603      	mov	r3, r0
 8019cda:	2b00      	cmp	r3, #0
 8019cdc:	d002      	beq.n	8019ce4 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8019cde:	f06f 0305 	mvn.w	r3, #5
 8019ce2:	e043      	b.n	8019d6c <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019ce4:	68fb      	ldr	r3, [r7, #12]
 8019ce6:	681b      	ldr	r3, [r3, #0]
 8019ce8:	60fb      	str	r3, [r7, #12]
 8019cea:	68fb      	ldr	r3, [r7, #12]
 8019cec:	681b      	ldr	r3, [r3, #0]
 8019cee:	2b00      	cmp	r3, #0
 8019cf0:	d1ef      	bne.n	8019cd2 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8019cf2:	68f8      	ldr	r0, [r7, #12]
 8019cf4:	f7ff fed4 	bl	8019aa0 <tcp_output_segment_busy>
 8019cf8:	4603      	mov	r3, r0
 8019cfa:	2b00      	cmp	r3, #0
 8019cfc:	d002      	beq.n	8019d04 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8019cfe:	f06f 0305 	mvn.w	r3, #5
 8019d02:	e033      	b.n	8019d6c <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8019d04:	687b      	ldr	r3, [r7, #4]
 8019d06:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8019d08:	68fb      	ldr	r3, [r7, #12]
 8019d0a:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8019d0c:	687b      	ldr	r3, [r7, #4]
 8019d0e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8019d10:	687b      	ldr	r3, [r7, #4]
 8019d12:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8019d14:	687b      	ldr	r3, [r7, #4]
 8019d16:	2200      	movs	r2, #0
 8019d18:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8019d1a:	687b      	ldr	r3, [r7, #4]
 8019d1c:	8b5b      	ldrh	r3, [r3, #26]
 8019d1e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8019d22:	b29a      	uxth	r2, r3
 8019d24:	687b      	ldr	r3, [r7, #4]
 8019d26:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019d28:	68fb      	ldr	r3, [r7, #12]
 8019d2a:	68db      	ldr	r3, [r3, #12]
 8019d2c:	685b      	ldr	r3, [r3, #4]
 8019d2e:	4618      	mov	r0, r3
 8019d30:	f7f7 fab4 	bl	801129c <lwip_htonl>
 8019d34:	4604      	mov	r4, r0
 8019d36:	68fb      	ldr	r3, [r7, #12]
 8019d38:	891b      	ldrh	r3, [r3, #8]
 8019d3a:	461d      	mov	r5, r3
 8019d3c:	68fb      	ldr	r3, [r7, #12]
 8019d3e:	68db      	ldr	r3, [r3, #12]
 8019d40:	899b      	ldrh	r3, [r3, #12]
 8019d42:	b29b      	uxth	r3, r3
 8019d44:	4618      	mov	r0, r3
 8019d46:	f7f7 fa93 	bl	8011270 <lwip_htons>
 8019d4a:	4603      	mov	r3, r0
 8019d4c:	b2db      	uxtb	r3, r3
 8019d4e:	f003 0303 	and.w	r3, r3, #3
 8019d52:	2b00      	cmp	r3, #0
 8019d54:	d001      	beq.n	8019d5a <tcp_rexmit_rto_prepare+0xba>
 8019d56:	2301      	movs	r3, #1
 8019d58:	e000      	b.n	8019d5c <tcp_rexmit_rto_prepare+0xbc>
 8019d5a:	2300      	movs	r3, #0
 8019d5c:	442b      	add	r3, r5
 8019d5e:	18e2      	adds	r2, r4, r3
 8019d60:	687b      	ldr	r3, [r7, #4]
 8019d62:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8019d64:	687b      	ldr	r3, [r7, #4]
 8019d66:	2200      	movs	r2, #0
 8019d68:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 8019d6a:	2300      	movs	r3, #0
}
 8019d6c:	4618      	mov	r0, r3
 8019d6e:	3710      	adds	r7, #16
 8019d70:	46bd      	mov	sp, r7
 8019d72:	bdb0      	pop	{r4, r5, r7, pc}
 8019d74:	080261bc 	.word	0x080261bc
 8019d78:	080267f8 	.word	0x080267f8
 8019d7c:	08026210 	.word	0x08026210

08019d80 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8019d80:	b580      	push	{r7, lr}
 8019d82:	b082      	sub	sp, #8
 8019d84:	af00      	add	r7, sp, #0
 8019d86:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8019d88:	687b      	ldr	r3, [r7, #4]
 8019d8a:	2b00      	cmp	r3, #0
 8019d8c:	d106      	bne.n	8019d9c <tcp_rexmit_rto_commit+0x1c>
 8019d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8019dc4 <tcp_rexmit_rto_commit+0x44>)
 8019d90:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8019d94:	490c      	ldr	r1, [pc, #48]	@ (8019dc8 <tcp_rexmit_rto_commit+0x48>)
 8019d96:	480d      	ldr	r0, [pc, #52]	@ (8019dcc <tcp_rexmit_rto_commit+0x4c>)
 8019d98:	f005 f9e8 	bl	801f16c <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8019d9c:	687b      	ldr	r3, [r7, #4]
 8019d9e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019da2:	2bff      	cmp	r3, #255	@ 0xff
 8019da4:	d007      	beq.n	8019db6 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8019da6:	687b      	ldr	r3, [r7, #4]
 8019da8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019dac:	3301      	adds	r3, #1
 8019dae:	b2da      	uxtb	r2, r3
 8019db0:	687b      	ldr	r3, [r7, #4]
 8019db2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8019db6:	6878      	ldr	r0, [r7, #4]
 8019db8:	f7ff fc7e 	bl	80196b8 <tcp_output>
}
 8019dbc:	bf00      	nop
 8019dbe:	3708      	adds	r7, #8
 8019dc0:	46bd      	mov	sp, r7
 8019dc2:	bd80      	pop	{r7, pc}
 8019dc4:	080261bc 	.word	0x080261bc
 8019dc8:	0802681c 	.word	0x0802681c
 8019dcc:	08026210 	.word	0x08026210

08019dd0 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8019dd0:	b580      	push	{r7, lr}
 8019dd2:	b082      	sub	sp, #8
 8019dd4:	af00      	add	r7, sp, #0
 8019dd6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8019dd8:	687b      	ldr	r3, [r7, #4]
 8019dda:	2b00      	cmp	r3, #0
 8019ddc:	d106      	bne.n	8019dec <tcp_rexmit_rto+0x1c>
 8019dde:	4b0a      	ldr	r3, [pc, #40]	@ (8019e08 <tcp_rexmit_rto+0x38>)
 8019de0:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8019de4:	4909      	ldr	r1, [pc, #36]	@ (8019e0c <tcp_rexmit_rto+0x3c>)
 8019de6:	480a      	ldr	r0, [pc, #40]	@ (8019e10 <tcp_rexmit_rto+0x40>)
 8019de8:	f005 f9c0 	bl	801f16c <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8019dec:	6878      	ldr	r0, [r7, #4]
 8019dee:	f7ff ff57 	bl	8019ca0 <tcp_rexmit_rto_prepare>
 8019df2:	4603      	mov	r3, r0
 8019df4:	2b00      	cmp	r3, #0
 8019df6:	d102      	bne.n	8019dfe <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8019df8:	6878      	ldr	r0, [r7, #4]
 8019dfa:	f7ff ffc1 	bl	8019d80 <tcp_rexmit_rto_commit>
  }
}
 8019dfe:	bf00      	nop
 8019e00:	3708      	adds	r7, #8
 8019e02:	46bd      	mov	sp, r7
 8019e04:	bd80      	pop	{r7, pc}
 8019e06:	bf00      	nop
 8019e08:	080261bc 	.word	0x080261bc
 8019e0c:	08026840 	.word	0x08026840
 8019e10:	08026210 	.word	0x08026210

08019e14 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8019e14:	b590      	push	{r4, r7, lr}
 8019e16:	b085      	sub	sp, #20
 8019e18:	af00      	add	r7, sp, #0
 8019e1a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8019e1c:	687b      	ldr	r3, [r7, #4]
 8019e1e:	2b00      	cmp	r3, #0
 8019e20:	d106      	bne.n	8019e30 <tcp_rexmit+0x1c>
 8019e22:	4b2f      	ldr	r3, [pc, #188]	@ (8019ee0 <tcp_rexmit+0xcc>)
 8019e24:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8019e28:	492e      	ldr	r1, [pc, #184]	@ (8019ee4 <tcp_rexmit+0xd0>)
 8019e2a:	482f      	ldr	r0, [pc, #188]	@ (8019ee8 <tcp_rexmit+0xd4>)
 8019e2c:	f005 f99e 	bl	801f16c <iprintf>

  if (pcb->unacked == NULL) {
 8019e30:	687b      	ldr	r3, [r7, #4]
 8019e32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019e34:	2b00      	cmp	r3, #0
 8019e36:	d102      	bne.n	8019e3e <tcp_rexmit+0x2a>
    return ERR_VAL;
 8019e38:	f06f 0305 	mvn.w	r3, #5
 8019e3c:	e04c      	b.n	8019ed8 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8019e3e:	687b      	ldr	r3, [r7, #4]
 8019e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019e42:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8019e44:	68b8      	ldr	r0, [r7, #8]
 8019e46:	f7ff fe2b 	bl	8019aa0 <tcp_output_segment_busy>
 8019e4a:	4603      	mov	r3, r0
 8019e4c:	2b00      	cmp	r3, #0
 8019e4e:	d002      	beq.n	8019e56 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8019e50:	f06f 0305 	mvn.w	r3, #5
 8019e54:	e040      	b.n	8019ed8 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8019e56:	68bb      	ldr	r3, [r7, #8]
 8019e58:	681a      	ldr	r2, [r3, #0]
 8019e5a:	687b      	ldr	r3, [r7, #4]
 8019e5c:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 8019e5e:	687b      	ldr	r3, [r7, #4]
 8019e60:	336c      	adds	r3, #108	@ 0x6c
 8019e62:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8019e64:	e002      	b.n	8019e6c <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8019e66:	68fb      	ldr	r3, [r7, #12]
 8019e68:	681b      	ldr	r3, [r3, #0]
 8019e6a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8019e6c:	68fb      	ldr	r3, [r7, #12]
 8019e6e:	681b      	ldr	r3, [r3, #0]
 8019e70:	2b00      	cmp	r3, #0
 8019e72:	d011      	beq.n	8019e98 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8019e74:	68fb      	ldr	r3, [r7, #12]
 8019e76:	681b      	ldr	r3, [r3, #0]
 8019e78:	68db      	ldr	r3, [r3, #12]
 8019e7a:	685b      	ldr	r3, [r3, #4]
 8019e7c:	4618      	mov	r0, r3
 8019e7e:	f7f7 fa0d 	bl	801129c <lwip_htonl>
 8019e82:	4604      	mov	r4, r0
 8019e84:	68bb      	ldr	r3, [r7, #8]
 8019e86:	68db      	ldr	r3, [r3, #12]
 8019e88:	685b      	ldr	r3, [r3, #4]
 8019e8a:	4618      	mov	r0, r3
 8019e8c:	f7f7 fa06 	bl	801129c <lwip_htonl>
 8019e90:	4603      	mov	r3, r0
 8019e92:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8019e94:	2b00      	cmp	r3, #0
 8019e96:	dbe6      	blt.n	8019e66 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8019e98:	68fb      	ldr	r3, [r7, #12]
 8019e9a:	681a      	ldr	r2, [r3, #0]
 8019e9c:	68bb      	ldr	r3, [r7, #8]
 8019e9e:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8019ea0:	68fb      	ldr	r3, [r7, #12]
 8019ea2:	68ba      	ldr	r2, [r7, #8]
 8019ea4:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8019ea6:	68bb      	ldr	r3, [r7, #8]
 8019ea8:	681b      	ldr	r3, [r3, #0]
 8019eaa:	2b00      	cmp	r3, #0
 8019eac:	d103      	bne.n	8019eb6 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8019eae:	687b      	ldr	r3, [r7, #4]
 8019eb0:	2200      	movs	r2, #0
 8019eb2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8019eb6:	687b      	ldr	r3, [r7, #4]
 8019eb8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019ebc:	2bff      	cmp	r3, #255	@ 0xff
 8019ebe:	d007      	beq.n	8019ed0 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8019ec0:	687b      	ldr	r3, [r7, #4]
 8019ec2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019ec6:	3301      	adds	r3, #1
 8019ec8:	b2da      	uxtb	r2, r3
 8019eca:	687b      	ldr	r3, [r7, #4]
 8019ecc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8019ed0:	687b      	ldr	r3, [r7, #4]
 8019ed2:	2200      	movs	r2, #0
 8019ed4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8019ed6:	2300      	movs	r3, #0
}
 8019ed8:	4618      	mov	r0, r3
 8019eda:	3714      	adds	r7, #20
 8019edc:	46bd      	mov	sp, r7
 8019ede:	bd90      	pop	{r4, r7, pc}
 8019ee0:	080261bc 	.word	0x080261bc
 8019ee4:	0802685c 	.word	0x0802685c
 8019ee8:	08026210 	.word	0x08026210

08019eec <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8019eec:	b580      	push	{r7, lr}
 8019eee:	b082      	sub	sp, #8
 8019ef0:	af00      	add	r7, sp, #0
 8019ef2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8019ef4:	687b      	ldr	r3, [r7, #4]
 8019ef6:	2b00      	cmp	r3, #0
 8019ef8:	d106      	bne.n	8019f08 <tcp_rexmit_fast+0x1c>
 8019efa:	4b2a      	ldr	r3, [pc, #168]	@ (8019fa4 <tcp_rexmit_fast+0xb8>)
 8019efc:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8019f00:	4929      	ldr	r1, [pc, #164]	@ (8019fa8 <tcp_rexmit_fast+0xbc>)
 8019f02:	482a      	ldr	r0, [pc, #168]	@ (8019fac <tcp_rexmit_fast+0xc0>)
 8019f04:	f005 f932 	bl	801f16c <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8019f08:	687b      	ldr	r3, [r7, #4]
 8019f0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019f0c:	2b00      	cmp	r3, #0
 8019f0e:	d045      	beq.n	8019f9c <tcp_rexmit_fast+0xb0>
 8019f10:	687b      	ldr	r3, [r7, #4]
 8019f12:	8b5b      	ldrh	r3, [r3, #26]
 8019f14:	f003 0304 	and.w	r3, r3, #4
 8019f18:	2b00      	cmp	r3, #0
 8019f1a:	d13f      	bne.n	8019f9c <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8019f1c:	6878      	ldr	r0, [r7, #4]
 8019f1e:	f7ff ff79 	bl	8019e14 <tcp_rexmit>
 8019f22:	4603      	mov	r3, r0
 8019f24:	2b00      	cmp	r3, #0
 8019f26:	d139      	bne.n	8019f9c <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8019f28:	687b      	ldr	r3, [r7, #4]
 8019f2a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8019f2e:	687b      	ldr	r3, [r7, #4]
 8019f30:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8019f34:	4293      	cmp	r3, r2
 8019f36:	bf28      	it	cs
 8019f38:	4613      	movcs	r3, r2
 8019f3a:	b29b      	uxth	r3, r3
 8019f3c:	2b00      	cmp	r3, #0
 8019f3e:	da00      	bge.n	8019f42 <tcp_rexmit_fast+0x56>
 8019f40:	3301      	adds	r3, #1
 8019f42:	105b      	asrs	r3, r3, #1
 8019f44:	b29a      	uxth	r2, r3
 8019f46:	687b      	ldr	r3, [r7, #4]
 8019f48:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8019f4c:	687b      	ldr	r3, [r7, #4]
 8019f4e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8019f52:	461a      	mov	r2, r3
 8019f54:	687b      	ldr	r3, [r7, #4]
 8019f56:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019f58:	005b      	lsls	r3, r3, #1
 8019f5a:	429a      	cmp	r2, r3
 8019f5c:	d206      	bcs.n	8019f6c <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8019f5e:	687b      	ldr	r3, [r7, #4]
 8019f60:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019f62:	005b      	lsls	r3, r3, #1
 8019f64:	b29a      	uxth	r2, r3
 8019f66:	687b      	ldr	r3, [r7, #4]
 8019f68:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8019f6c:	687b      	ldr	r3, [r7, #4]
 8019f6e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8019f72:	687b      	ldr	r3, [r7, #4]
 8019f74:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019f76:	4619      	mov	r1, r3
 8019f78:	0049      	lsls	r1, r1, #1
 8019f7a:	440b      	add	r3, r1
 8019f7c:	b29b      	uxth	r3, r3
 8019f7e:	4413      	add	r3, r2
 8019f80:	b29a      	uxth	r2, r3
 8019f82:	687b      	ldr	r3, [r7, #4]
 8019f84:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8019f88:	687b      	ldr	r3, [r7, #4]
 8019f8a:	8b5b      	ldrh	r3, [r3, #26]
 8019f8c:	f043 0304 	orr.w	r3, r3, #4
 8019f90:	b29a      	uxth	r2, r3
 8019f92:	687b      	ldr	r3, [r7, #4]
 8019f94:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8019f96:	687b      	ldr	r3, [r7, #4]
 8019f98:	2200      	movs	r2, #0
 8019f9a:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8019f9c:	bf00      	nop
 8019f9e:	3708      	adds	r7, #8
 8019fa0:	46bd      	mov	sp, r7
 8019fa2:	bd80      	pop	{r7, pc}
 8019fa4:	080261bc 	.word	0x080261bc
 8019fa8:	08026874 	.word	0x08026874
 8019fac:	08026210 	.word	0x08026210

08019fb0 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8019fb0:	b580      	push	{r7, lr}
 8019fb2:	b086      	sub	sp, #24
 8019fb4:	af00      	add	r7, sp, #0
 8019fb6:	60f8      	str	r0, [r7, #12]
 8019fb8:	607b      	str	r3, [r7, #4]
 8019fba:	460b      	mov	r3, r1
 8019fbc:	817b      	strh	r3, [r7, #10]
 8019fbe:	4613      	mov	r3, r2
 8019fc0:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8019fc2:	897a      	ldrh	r2, [r7, #10]
 8019fc4:	893b      	ldrh	r3, [r7, #8]
 8019fc6:	4413      	add	r3, r2
 8019fc8:	b29b      	uxth	r3, r3
 8019fca:	3314      	adds	r3, #20
 8019fcc:	b29b      	uxth	r3, r3
 8019fce:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019fd2:	4619      	mov	r1, r3
 8019fd4:	2022      	movs	r0, #34	@ 0x22
 8019fd6:	f7f9 fa41 	bl	801345c <pbuf_alloc>
 8019fda:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8019fdc:	697b      	ldr	r3, [r7, #20]
 8019fde:	2b00      	cmp	r3, #0
 8019fe0:	d04d      	beq.n	801a07e <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8019fe2:	897b      	ldrh	r3, [r7, #10]
 8019fe4:	3313      	adds	r3, #19
 8019fe6:	697a      	ldr	r2, [r7, #20]
 8019fe8:	8952      	ldrh	r2, [r2, #10]
 8019fea:	4293      	cmp	r3, r2
 8019fec:	db06      	blt.n	8019ffc <tcp_output_alloc_header_common+0x4c>
 8019fee:	4b26      	ldr	r3, [pc, #152]	@ (801a088 <tcp_output_alloc_header_common+0xd8>)
 8019ff0:	f240 7223 	movw	r2, #1827	@ 0x723
 8019ff4:	4925      	ldr	r1, [pc, #148]	@ (801a08c <tcp_output_alloc_header_common+0xdc>)
 8019ff6:	4826      	ldr	r0, [pc, #152]	@ (801a090 <tcp_output_alloc_header_common+0xe0>)
 8019ff8:	f005 f8b8 	bl	801f16c <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8019ffc:	697b      	ldr	r3, [r7, #20]
 8019ffe:	685b      	ldr	r3, [r3, #4]
 801a000:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801a002:	8c3b      	ldrh	r3, [r7, #32]
 801a004:	4618      	mov	r0, r3
 801a006:	f7f7 f933 	bl	8011270 <lwip_htons>
 801a00a:	4603      	mov	r3, r0
 801a00c:	461a      	mov	r2, r3
 801a00e:	693b      	ldr	r3, [r7, #16]
 801a010:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801a012:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801a014:	4618      	mov	r0, r3
 801a016:	f7f7 f92b 	bl	8011270 <lwip_htons>
 801a01a:	4603      	mov	r3, r0
 801a01c:	461a      	mov	r2, r3
 801a01e:	693b      	ldr	r3, [r7, #16]
 801a020:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801a022:	693b      	ldr	r3, [r7, #16]
 801a024:	687a      	ldr	r2, [r7, #4]
 801a026:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801a028:	68f8      	ldr	r0, [r7, #12]
 801a02a:	f7f7 f937 	bl	801129c <lwip_htonl>
 801a02e:	4602      	mov	r2, r0
 801a030:	693b      	ldr	r3, [r7, #16]
 801a032:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801a034:	897b      	ldrh	r3, [r7, #10]
 801a036:	089b      	lsrs	r3, r3, #2
 801a038:	b29b      	uxth	r3, r3
 801a03a:	3305      	adds	r3, #5
 801a03c:	b29b      	uxth	r3, r3
 801a03e:	031b      	lsls	r3, r3, #12
 801a040:	b29a      	uxth	r2, r3
 801a042:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801a046:	b29b      	uxth	r3, r3
 801a048:	4313      	orrs	r3, r2
 801a04a:	b29b      	uxth	r3, r3
 801a04c:	4618      	mov	r0, r3
 801a04e:	f7f7 f90f 	bl	8011270 <lwip_htons>
 801a052:	4603      	mov	r3, r0
 801a054:	461a      	mov	r2, r3
 801a056:	693b      	ldr	r3, [r7, #16]
 801a058:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801a05a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801a05c:	4618      	mov	r0, r3
 801a05e:	f7f7 f907 	bl	8011270 <lwip_htons>
 801a062:	4603      	mov	r3, r0
 801a064:	461a      	mov	r2, r3
 801a066:	693b      	ldr	r3, [r7, #16]
 801a068:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801a06a:	693b      	ldr	r3, [r7, #16]
 801a06c:	2200      	movs	r2, #0
 801a06e:	741a      	strb	r2, [r3, #16]
 801a070:	2200      	movs	r2, #0
 801a072:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801a074:	693b      	ldr	r3, [r7, #16]
 801a076:	2200      	movs	r2, #0
 801a078:	749a      	strb	r2, [r3, #18]
 801a07a:	2200      	movs	r2, #0
 801a07c:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801a07e:	697b      	ldr	r3, [r7, #20]
}
 801a080:	4618      	mov	r0, r3
 801a082:	3718      	adds	r7, #24
 801a084:	46bd      	mov	sp, r7
 801a086:	bd80      	pop	{r7, pc}
 801a088:	080261bc 	.word	0x080261bc
 801a08c:	08026894 	.word	0x08026894
 801a090:	08026210 	.word	0x08026210

0801a094 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801a094:	b5b0      	push	{r4, r5, r7, lr}
 801a096:	b08a      	sub	sp, #40	@ 0x28
 801a098:	af04      	add	r7, sp, #16
 801a09a:	60f8      	str	r0, [r7, #12]
 801a09c:	607b      	str	r3, [r7, #4]
 801a09e:	460b      	mov	r3, r1
 801a0a0:	817b      	strh	r3, [r7, #10]
 801a0a2:	4613      	mov	r3, r2
 801a0a4:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801a0a6:	68fb      	ldr	r3, [r7, #12]
 801a0a8:	2b00      	cmp	r3, #0
 801a0aa:	d106      	bne.n	801a0ba <tcp_output_alloc_header+0x26>
 801a0ac:	4b15      	ldr	r3, [pc, #84]	@ (801a104 <tcp_output_alloc_header+0x70>)
 801a0ae:	f240 7242 	movw	r2, #1858	@ 0x742
 801a0b2:	4915      	ldr	r1, [pc, #84]	@ (801a108 <tcp_output_alloc_header+0x74>)
 801a0b4:	4815      	ldr	r0, [pc, #84]	@ (801a10c <tcp_output_alloc_header+0x78>)
 801a0b6:	f005 f859 	bl	801f16c <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801a0ba:	68fb      	ldr	r3, [r7, #12]
 801a0bc:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801a0be:	68fb      	ldr	r3, [r7, #12]
 801a0c0:	8adb      	ldrh	r3, [r3, #22]
 801a0c2:	68fa      	ldr	r2, [r7, #12]
 801a0c4:	8b12      	ldrh	r2, [r2, #24]
 801a0c6:	68f9      	ldr	r1, [r7, #12]
 801a0c8:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 801a0ca:	893d      	ldrh	r5, [r7, #8]
 801a0cc:	897c      	ldrh	r4, [r7, #10]
 801a0ce:	9103      	str	r1, [sp, #12]
 801a0d0:	2110      	movs	r1, #16
 801a0d2:	9102      	str	r1, [sp, #8]
 801a0d4:	9201      	str	r2, [sp, #4]
 801a0d6:	9300      	str	r3, [sp, #0]
 801a0d8:	687b      	ldr	r3, [r7, #4]
 801a0da:	462a      	mov	r2, r5
 801a0dc:	4621      	mov	r1, r4
 801a0de:	f7ff ff67 	bl	8019fb0 <tcp_output_alloc_header_common>
 801a0e2:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801a0e4:	697b      	ldr	r3, [r7, #20]
 801a0e6:	2b00      	cmp	r3, #0
 801a0e8:	d006      	beq.n	801a0f8 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801a0ea:	68fb      	ldr	r3, [r7, #12]
 801a0ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a0ee:	68fa      	ldr	r2, [r7, #12]
 801a0f0:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801a0f2:	441a      	add	r2, r3
 801a0f4:	68fb      	ldr	r3, [r7, #12]
 801a0f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 801a0f8:	697b      	ldr	r3, [r7, #20]
}
 801a0fa:	4618      	mov	r0, r3
 801a0fc:	3718      	adds	r7, #24
 801a0fe:	46bd      	mov	sp, r7
 801a100:	bdb0      	pop	{r4, r5, r7, pc}
 801a102:	bf00      	nop
 801a104:	080261bc 	.word	0x080261bc
 801a108:	080268c4 	.word	0x080268c4
 801a10c:	08026210 	.word	0x08026210

0801a110 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801a110:	b580      	push	{r7, lr}
 801a112:	b088      	sub	sp, #32
 801a114:	af00      	add	r7, sp, #0
 801a116:	60f8      	str	r0, [r7, #12]
 801a118:	60b9      	str	r1, [r7, #8]
 801a11a:	4611      	mov	r1, r2
 801a11c:	461a      	mov	r2, r3
 801a11e:	460b      	mov	r3, r1
 801a120:	71fb      	strb	r3, [r7, #7]
 801a122:	4613      	mov	r3, r2
 801a124:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801a126:	2300      	movs	r3, #0
 801a128:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801a12a:	68bb      	ldr	r3, [r7, #8]
 801a12c:	2b00      	cmp	r3, #0
 801a12e:	d106      	bne.n	801a13e <tcp_output_fill_options+0x2e>
 801a130:	4b12      	ldr	r3, [pc, #72]	@ (801a17c <tcp_output_fill_options+0x6c>)
 801a132:	f240 7256 	movw	r2, #1878	@ 0x756
 801a136:	4912      	ldr	r1, [pc, #72]	@ (801a180 <tcp_output_fill_options+0x70>)
 801a138:	4812      	ldr	r0, [pc, #72]	@ (801a184 <tcp_output_fill_options+0x74>)
 801a13a:	f005 f817 	bl	801f16c <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801a13e:	68bb      	ldr	r3, [r7, #8]
 801a140:	685b      	ldr	r3, [r3, #4]
 801a142:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801a144:	69bb      	ldr	r3, [r7, #24]
 801a146:	3314      	adds	r3, #20
 801a148:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801a14a:	8bfb      	ldrh	r3, [r7, #30]
 801a14c:	009b      	lsls	r3, r3, #2
 801a14e:	461a      	mov	r2, r3
 801a150:	79fb      	ldrb	r3, [r7, #7]
 801a152:	009b      	lsls	r3, r3, #2
 801a154:	f003 0304 	and.w	r3, r3, #4
 801a158:	4413      	add	r3, r2
 801a15a:	3314      	adds	r3, #20
 801a15c:	69ba      	ldr	r2, [r7, #24]
 801a15e:	4413      	add	r3, r2
 801a160:	697a      	ldr	r2, [r7, #20]
 801a162:	429a      	cmp	r2, r3
 801a164:	d006      	beq.n	801a174 <tcp_output_fill_options+0x64>
 801a166:	4b05      	ldr	r3, [pc, #20]	@ (801a17c <tcp_output_fill_options+0x6c>)
 801a168:	f240 7275 	movw	r2, #1909	@ 0x775
 801a16c:	4906      	ldr	r1, [pc, #24]	@ (801a188 <tcp_output_fill_options+0x78>)
 801a16e:	4805      	ldr	r0, [pc, #20]	@ (801a184 <tcp_output_fill_options+0x74>)
 801a170:	f004 fffc 	bl	801f16c <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801a174:	bf00      	nop
 801a176:	3720      	adds	r7, #32
 801a178:	46bd      	mov	sp, r7
 801a17a:	bd80      	pop	{r7, pc}
 801a17c:	080261bc 	.word	0x080261bc
 801a180:	080268ec 	.word	0x080268ec
 801a184:	08026210 	.word	0x08026210
 801a188:	080267e4 	.word	0x080267e4

0801a18c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801a18c:	b580      	push	{r7, lr}
 801a18e:	b08a      	sub	sp, #40	@ 0x28
 801a190:	af04      	add	r7, sp, #16
 801a192:	60f8      	str	r0, [r7, #12]
 801a194:	60b9      	str	r1, [r7, #8]
 801a196:	607a      	str	r2, [r7, #4]
 801a198:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801a19a:	68bb      	ldr	r3, [r7, #8]
 801a19c:	2b00      	cmp	r3, #0
 801a19e:	d106      	bne.n	801a1ae <tcp_output_control_segment+0x22>
 801a1a0:	4b1c      	ldr	r3, [pc, #112]	@ (801a214 <tcp_output_control_segment+0x88>)
 801a1a2:	f240 7287 	movw	r2, #1927	@ 0x787
 801a1a6:	491c      	ldr	r1, [pc, #112]	@ (801a218 <tcp_output_control_segment+0x8c>)
 801a1a8:	481c      	ldr	r0, [pc, #112]	@ (801a21c <tcp_output_control_segment+0x90>)
 801a1aa:	f004 ffdf 	bl	801f16c <iprintf>

  netif = tcp_route(pcb, src, dst);
 801a1ae:	683a      	ldr	r2, [r7, #0]
 801a1b0:	6879      	ldr	r1, [r7, #4]
 801a1b2:	68f8      	ldr	r0, [r7, #12]
 801a1b4:	f7fe faea 	bl	801878c <tcp_route>
 801a1b8:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801a1ba:	693b      	ldr	r3, [r7, #16]
 801a1bc:	2b00      	cmp	r3, #0
 801a1be:	d102      	bne.n	801a1c6 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801a1c0:	23fc      	movs	r3, #252	@ 0xfc
 801a1c2:	75fb      	strb	r3, [r7, #23]
 801a1c4:	e01c      	b.n	801a200 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801a1c6:	68fb      	ldr	r3, [r7, #12]
 801a1c8:	2b00      	cmp	r3, #0
 801a1ca:	d006      	beq.n	801a1da <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801a1cc:	68fb      	ldr	r3, [r7, #12]
 801a1ce:	7adb      	ldrb	r3, [r3, #11]
 801a1d0:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801a1d2:	68fb      	ldr	r3, [r7, #12]
 801a1d4:	7a9b      	ldrb	r3, [r3, #10]
 801a1d6:	757b      	strb	r3, [r7, #21]
 801a1d8:	e003      	b.n	801a1e2 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801a1da:	23ff      	movs	r3, #255	@ 0xff
 801a1dc:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801a1de:	2300      	movs	r3, #0
 801a1e0:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801a1e2:	7dba      	ldrb	r2, [r7, #22]
 801a1e4:	693b      	ldr	r3, [r7, #16]
 801a1e6:	9302      	str	r3, [sp, #8]
 801a1e8:	2306      	movs	r3, #6
 801a1ea:	9301      	str	r3, [sp, #4]
 801a1ec:	7d7b      	ldrb	r3, [r7, #21]
 801a1ee:	9300      	str	r3, [sp, #0]
 801a1f0:	4613      	mov	r3, r2
 801a1f2:	683a      	ldr	r2, [r7, #0]
 801a1f4:	6879      	ldr	r1, [r7, #4]
 801a1f6:	68b8      	ldr	r0, [r7, #8]
 801a1f8:	f002 fc38 	bl	801ca6c <ip4_output_if>
 801a1fc:	4603      	mov	r3, r0
 801a1fe:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801a200:	68b8      	ldr	r0, [r7, #8]
 801a202:	f7f9 fc0f 	bl	8013a24 <pbuf_free>
  return err;
 801a206:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801a20a:	4618      	mov	r0, r3
 801a20c:	3718      	adds	r7, #24
 801a20e:	46bd      	mov	sp, r7
 801a210:	bd80      	pop	{r7, pc}
 801a212:	bf00      	nop
 801a214:	080261bc 	.word	0x080261bc
 801a218:	08026914 	.word	0x08026914
 801a21c:	08026210 	.word	0x08026210

0801a220 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801a220:	b590      	push	{r4, r7, lr}
 801a222:	b08b      	sub	sp, #44	@ 0x2c
 801a224:	af04      	add	r7, sp, #16
 801a226:	60f8      	str	r0, [r7, #12]
 801a228:	60b9      	str	r1, [r7, #8]
 801a22a:	607a      	str	r2, [r7, #4]
 801a22c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801a22e:	683b      	ldr	r3, [r7, #0]
 801a230:	2b00      	cmp	r3, #0
 801a232:	d106      	bne.n	801a242 <tcp_rst+0x22>
 801a234:	4b1f      	ldr	r3, [pc, #124]	@ (801a2b4 <tcp_rst+0x94>)
 801a236:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 801a23a:	491f      	ldr	r1, [pc, #124]	@ (801a2b8 <tcp_rst+0x98>)
 801a23c:	481f      	ldr	r0, [pc, #124]	@ (801a2bc <tcp_rst+0x9c>)
 801a23e:	f004 ff95 	bl	801f16c <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801a242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a244:	2b00      	cmp	r3, #0
 801a246:	d106      	bne.n	801a256 <tcp_rst+0x36>
 801a248:	4b1a      	ldr	r3, [pc, #104]	@ (801a2b4 <tcp_rst+0x94>)
 801a24a:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 801a24e:	491c      	ldr	r1, [pc, #112]	@ (801a2c0 <tcp_rst+0xa0>)
 801a250:	481a      	ldr	r0, [pc, #104]	@ (801a2bc <tcp_rst+0x9c>)
 801a252:	f004 ff8b 	bl	801f16c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801a256:	2300      	movs	r3, #0
 801a258:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801a25a:	f246 0308 	movw	r3, #24584	@ 0x6008
 801a25e:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801a260:	7dfb      	ldrb	r3, [r7, #23]
 801a262:	b29c      	uxth	r4, r3
 801a264:	68b8      	ldr	r0, [r7, #8]
 801a266:	f7f7 f819 	bl	801129c <lwip_htonl>
 801a26a:	4602      	mov	r2, r0
 801a26c:	8abb      	ldrh	r3, [r7, #20]
 801a26e:	9303      	str	r3, [sp, #12]
 801a270:	2314      	movs	r3, #20
 801a272:	9302      	str	r3, [sp, #8]
 801a274:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801a276:	9301      	str	r3, [sp, #4]
 801a278:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801a27a:	9300      	str	r3, [sp, #0]
 801a27c:	4613      	mov	r3, r2
 801a27e:	2200      	movs	r2, #0
 801a280:	4621      	mov	r1, r4
 801a282:	6878      	ldr	r0, [r7, #4]
 801a284:	f7ff fe94 	bl	8019fb0 <tcp_output_alloc_header_common>
 801a288:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801a28a:	693b      	ldr	r3, [r7, #16]
 801a28c:	2b00      	cmp	r3, #0
 801a28e:	d00c      	beq.n	801a2aa <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801a290:	7dfb      	ldrb	r3, [r7, #23]
 801a292:	2200      	movs	r2, #0
 801a294:	6939      	ldr	r1, [r7, #16]
 801a296:	68f8      	ldr	r0, [r7, #12]
 801a298:	f7ff ff3a 	bl	801a110 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801a29c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a29e:	683a      	ldr	r2, [r7, #0]
 801a2a0:	6939      	ldr	r1, [r7, #16]
 801a2a2:	68f8      	ldr	r0, [r7, #12]
 801a2a4:	f7ff ff72 	bl	801a18c <tcp_output_control_segment>
 801a2a8:	e000      	b.n	801a2ac <tcp_rst+0x8c>
    return;
 801a2aa:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801a2ac:	371c      	adds	r7, #28
 801a2ae:	46bd      	mov	sp, r7
 801a2b0:	bd90      	pop	{r4, r7, pc}
 801a2b2:	bf00      	nop
 801a2b4:	080261bc 	.word	0x080261bc
 801a2b8:	08026940 	.word	0x08026940
 801a2bc:	08026210 	.word	0x08026210
 801a2c0:	0802695c 	.word	0x0802695c

0801a2c4 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801a2c4:	b590      	push	{r4, r7, lr}
 801a2c6:	b087      	sub	sp, #28
 801a2c8:	af00      	add	r7, sp, #0
 801a2ca:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801a2cc:	2300      	movs	r3, #0
 801a2ce:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801a2d0:	2300      	movs	r3, #0
 801a2d2:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801a2d4:	687b      	ldr	r3, [r7, #4]
 801a2d6:	2b00      	cmp	r3, #0
 801a2d8:	d106      	bne.n	801a2e8 <tcp_send_empty_ack+0x24>
 801a2da:	4b28      	ldr	r3, [pc, #160]	@ (801a37c <tcp_send_empty_ack+0xb8>)
 801a2dc:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 801a2e0:	4927      	ldr	r1, [pc, #156]	@ (801a380 <tcp_send_empty_ack+0xbc>)
 801a2e2:	4828      	ldr	r0, [pc, #160]	@ (801a384 <tcp_send_empty_ack+0xc0>)
 801a2e4:	f004 ff42 	bl	801f16c <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801a2e8:	7dfb      	ldrb	r3, [r7, #23]
 801a2ea:	009b      	lsls	r3, r3, #2
 801a2ec:	b2db      	uxtb	r3, r3
 801a2ee:	f003 0304 	and.w	r3, r3, #4
 801a2f2:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801a2f4:	7d7b      	ldrb	r3, [r7, #21]
 801a2f6:	b29c      	uxth	r4, r3
 801a2f8:	687b      	ldr	r3, [r7, #4]
 801a2fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a2fc:	4618      	mov	r0, r3
 801a2fe:	f7f6 ffcd 	bl	801129c <lwip_htonl>
 801a302:	4603      	mov	r3, r0
 801a304:	2200      	movs	r2, #0
 801a306:	4621      	mov	r1, r4
 801a308:	6878      	ldr	r0, [r7, #4]
 801a30a:	f7ff fec3 	bl	801a094 <tcp_output_alloc_header>
 801a30e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801a310:	693b      	ldr	r3, [r7, #16]
 801a312:	2b00      	cmp	r3, #0
 801a314:	d109      	bne.n	801a32a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a316:	687b      	ldr	r3, [r7, #4]
 801a318:	8b5b      	ldrh	r3, [r3, #26]
 801a31a:	f043 0303 	orr.w	r3, r3, #3
 801a31e:	b29a      	uxth	r2, r3
 801a320:	687b      	ldr	r3, [r7, #4]
 801a322:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801a324:	f06f 0301 	mvn.w	r3, #1
 801a328:	e023      	b.n	801a372 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801a32a:	7dbb      	ldrb	r3, [r7, #22]
 801a32c:	7dfa      	ldrb	r2, [r7, #23]
 801a32e:	6939      	ldr	r1, [r7, #16]
 801a330:	6878      	ldr	r0, [r7, #4]
 801a332:	f7ff feed 	bl	801a110 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a336:	687a      	ldr	r2, [r7, #4]
 801a338:	687b      	ldr	r3, [r7, #4]
 801a33a:	3304      	adds	r3, #4
 801a33c:	6939      	ldr	r1, [r7, #16]
 801a33e:	6878      	ldr	r0, [r7, #4]
 801a340:	f7ff ff24 	bl	801a18c <tcp_output_control_segment>
 801a344:	4603      	mov	r3, r0
 801a346:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801a348:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a34c:	2b00      	cmp	r3, #0
 801a34e:	d007      	beq.n	801a360 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a350:	687b      	ldr	r3, [r7, #4]
 801a352:	8b5b      	ldrh	r3, [r3, #26]
 801a354:	f043 0303 	orr.w	r3, r3, #3
 801a358:	b29a      	uxth	r2, r3
 801a35a:	687b      	ldr	r3, [r7, #4]
 801a35c:	835a      	strh	r2, [r3, #26]
 801a35e:	e006      	b.n	801a36e <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a360:	687b      	ldr	r3, [r7, #4]
 801a362:	8b5b      	ldrh	r3, [r3, #26]
 801a364:	f023 0303 	bic.w	r3, r3, #3
 801a368:	b29a      	uxth	r2, r3
 801a36a:	687b      	ldr	r3, [r7, #4]
 801a36c:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801a36e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801a372:	4618      	mov	r0, r3
 801a374:	371c      	adds	r7, #28
 801a376:	46bd      	mov	sp, r7
 801a378:	bd90      	pop	{r4, r7, pc}
 801a37a:	bf00      	nop
 801a37c:	080261bc 	.word	0x080261bc
 801a380:	08026978 	.word	0x08026978
 801a384:	08026210 	.word	0x08026210

0801a388 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801a388:	b590      	push	{r4, r7, lr}
 801a38a:	b087      	sub	sp, #28
 801a38c:	af00      	add	r7, sp, #0
 801a38e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801a390:	2300      	movs	r3, #0
 801a392:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801a394:	687b      	ldr	r3, [r7, #4]
 801a396:	2b00      	cmp	r3, #0
 801a398:	d106      	bne.n	801a3a8 <tcp_keepalive+0x20>
 801a39a:	4b18      	ldr	r3, [pc, #96]	@ (801a3fc <tcp_keepalive+0x74>)
 801a39c:	f640 0224 	movw	r2, #2084	@ 0x824
 801a3a0:	4917      	ldr	r1, [pc, #92]	@ (801a400 <tcp_keepalive+0x78>)
 801a3a2:	4818      	ldr	r0, [pc, #96]	@ (801a404 <tcp_keepalive+0x7c>)
 801a3a4:	f004 fee2 	bl	801f16c <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801a3a8:	7dfb      	ldrb	r3, [r7, #23]
 801a3aa:	b29c      	uxth	r4, r3
 801a3ac:	687b      	ldr	r3, [r7, #4]
 801a3ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a3b0:	3b01      	subs	r3, #1
 801a3b2:	4618      	mov	r0, r3
 801a3b4:	f7f6 ff72 	bl	801129c <lwip_htonl>
 801a3b8:	4603      	mov	r3, r0
 801a3ba:	2200      	movs	r2, #0
 801a3bc:	4621      	mov	r1, r4
 801a3be:	6878      	ldr	r0, [r7, #4]
 801a3c0:	f7ff fe68 	bl	801a094 <tcp_output_alloc_header>
 801a3c4:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801a3c6:	693b      	ldr	r3, [r7, #16]
 801a3c8:	2b00      	cmp	r3, #0
 801a3ca:	d102      	bne.n	801a3d2 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801a3cc:	f04f 33ff 	mov.w	r3, #4294967295
 801a3d0:	e010      	b.n	801a3f4 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801a3d2:	7dfb      	ldrb	r3, [r7, #23]
 801a3d4:	2200      	movs	r2, #0
 801a3d6:	6939      	ldr	r1, [r7, #16]
 801a3d8:	6878      	ldr	r0, [r7, #4]
 801a3da:	f7ff fe99 	bl	801a110 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a3de:	687a      	ldr	r2, [r7, #4]
 801a3e0:	687b      	ldr	r3, [r7, #4]
 801a3e2:	3304      	adds	r3, #4
 801a3e4:	6939      	ldr	r1, [r7, #16]
 801a3e6:	6878      	ldr	r0, [r7, #4]
 801a3e8:	f7ff fed0 	bl	801a18c <tcp_output_control_segment>
 801a3ec:	4603      	mov	r3, r0
 801a3ee:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801a3f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801a3f4:	4618      	mov	r0, r3
 801a3f6:	371c      	adds	r7, #28
 801a3f8:	46bd      	mov	sp, r7
 801a3fa:	bd90      	pop	{r4, r7, pc}
 801a3fc:	080261bc 	.word	0x080261bc
 801a400:	08026998 	.word	0x08026998
 801a404:	08026210 	.word	0x08026210

0801a408 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801a408:	b590      	push	{r4, r7, lr}
 801a40a:	b08b      	sub	sp, #44	@ 0x2c
 801a40c:	af00      	add	r7, sp, #0
 801a40e:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801a410:	2300      	movs	r3, #0
 801a412:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801a416:	687b      	ldr	r3, [r7, #4]
 801a418:	2b00      	cmp	r3, #0
 801a41a:	d106      	bne.n	801a42a <tcp_zero_window_probe+0x22>
 801a41c:	4b4c      	ldr	r3, [pc, #304]	@ (801a550 <tcp_zero_window_probe+0x148>)
 801a41e:	f640 024f 	movw	r2, #2127	@ 0x84f
 801a422:	494c      	ldr	r1, [pc, #304]	@ (801a554 <tcp_zero_window_probe+0x14c>)
 801a424:	484c      	ldr	r0, [pc, #304]	@ (801a558 <tcp_zero_window_probe+0x150>)
 801a426:	f004 fea1 	bl	801f16c <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801a42a:	687b      	ldr	r3, [r7, #4]
 801a42c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a42e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801a430:	6a3b      	ldr	r3, [r7, #32]
 801a432:	2b00      	cmp	r3, #0
 801a434:	d101      	bne.n	801a43a <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801a436:	2300      	movs	r3, #0
 801a438:	e086      	b.n	801a548 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801a43a:	687b      	ldr	r3, [r7, #4]
 801a43c:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801a440:	2bff      	cmp	r3, #255	@ 0xff
 801a442:	d007      	beq.n	801a454 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801a444:	687b      	ldr	r3, [r7, #4]
 801a446:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801a44a:	3301      	adds	r3, #1
 801a44c:	b2da      	uxtb	r2, r3
 801a44e:	687b      	ldr	r3, [r7, #4]
 801a450:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801a454:	6a3b      	ldr	r3, [r7, #32]
 801a456:	68db      	ldr	r3, [r3, #12]
 801a458:	899b      	ldrh	r3, [r3, #12]
 801a45a:	b29b      	uxth	r3, r3
 801a45c:	4618      	mov	r0, r3
 801a45e:	f7f6 ff07 	bl	8011270 <lwip_htons>
 801a462:	4603      	mov	r3, r0
 801a464:	b2db      	uxtb	r3, r3
 801a466:	f003 0301 	and.w	r3, r3, #1
 801a46a:	2b00      	cmp	r3, #0
 801a46c:	d005      	beq.n	801a47a <tcp_zero_window_probe+0x72>
 801a46e:	6a3b      	ldr	r3, [r7, #32]
 801a470:	891b      	ldrh	r3, [r3, #8]
 801a472:	2b00      	cmp	r3, #0
 801a474:	d101      	bne.n	801a47a <tcp_zero_window_probe+0x72>
 801a476:	2301      	movs	r3, #1
 801a478:	e000      	b.n	801a47c <tcp_zero_window_probe+0x74>
 801a47a:	2300      	movs	r3, #0
 801a47c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801a47e:	7ffb      	ldrb	r3, [r7, #31]
 801a480:	2b00      	cmp	r3, #0
 801a482:	bf0c      	ite	eq
 801a484:	2301      	moveq	r3, #1
 801a486:	2300      	movne	r3, #0
 801a488:	b2db      	uxtb	r3, r3
 801a48a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801a48c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a490:	b299      	uxth	r1, r3
 801a492:	6a3b      	ldr	r3, [r7, #32]
 801a494:	68db      	ldr	r3, [r3, #12]
 801a496:	685b      	ldr	r3, [r3, #4]
 801a498:	8bba      	ldrh	r2, [r7, #28]
 801a49a:	6878      	ldr	r0, [r7, #4]
 801a49c:	f7ff fdfa 	bl	801a094 <tcp_output_alloc_header>
 801a4a0:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801a4a2:	69bb      	ldr	r3, [r7, #24]
 801a4a4:	2b00      	cmp	r3, #0
 801a4a6:	d102      	bne.n	801a4ae <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801a4a8:	f04f 33ff 	mov.w	r3, #4294967295
 801a4ac:	e04c      	b.n	801a548 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801a4ae:	69bb      	ldr	r3, [r7, #24]
 801a4b0:	685b      	ldr	r3, [r3, #4]
 801a4b2:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801a4b4:	7ffb      	ldrb	r3, [r7, #31]
 801a4b6:	2b00      	cmp	r3, #0
 801a4b8:	d011      	beq.n	801a4de <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801a4ba:	697b      	ldr	r3, [r7, #20]
 801a4bc:	899b      	ldrh	r3, [r3, #12]
 801a4be:	b29b      	uxth	r3, r3
 801a4c0:	b21b      	sxth	r3, r3
 801a4c2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801a4c6:	b21c      	sxth	r4, r3
 801a4c8:	2011      	movs	r0, #17
 801a4ca:	f7f6 fed1 	bl	8011270 <lwip_htons>
 801a4ce:	4603      	mov	r3, r0
 801a4d0:	b21b      	sxth	r3, r3
 801a4d2:	4323      	orrs	r3, r4
 801a4d4:	b21b      	sxth	r3, r3
 801a4d6:	b29a      	uxth	r2, r3
 801a4d8:	697b      	ldr	r3, [r7, #20]
 801a4da:	819a      	strh	r2, [r3, #12]
 801a4dc:	e010      	b.n	801a500 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801a4de:	69bb      	ldr	r3, [r7, #24]
 801a4e0:	685b      	ldr	r3, [r3, #4]
 801a4e2:	3314      	adds	r3, #20
 801a4e4:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801a4e6:	6a3b      	ldr	r3, [r7, #32]
 801a4e8:	6858      	ldr	r0, [r3, #4]
 801a4ea:	6a3b      	ldr	r3, [r7, #32]
 801a4ec:	685b      	ldr	r3, [r3, #4]
 801a4ee:	891a      	ldrh	r2, [r3, #8]
 801a4f0:	6a3b      	ldr	r3, [r7, #32]
 801a4f2:	891b      	ldrh	r3, [r3, #8]
 801a4f4:	1ad3      	subs	r3, r2, r3
 801a4f6:	b29b      	uxth	r3, r3
 801a4f8:	2201      	movs	r2, #1
 801a4fa:	6939      	ldr	r1, [r7, #16]
 801a4fc:	f7f9 fc98 	bl	8013e30 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801a500:	6a3b      	ldr	r3, [r7, #32]
 801a502:	68db      	ldr	r3, [r3, #12]
 801a504:	685b      	ldr	r3, [r3, #4]
 801a506:	4618      	mov	r0, r3
 801a508:	f7f6 fec8 	bl	801129c <lwip_htonl>
 801a50c:	4603      	mov	r3, r0
 801a50e:	3301      	adds	r3, #1
 801a510:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801a512:	687b      	ldr	r3, [r7, #4]
 801a514:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801a516:	68fb      	ldr	r3, [r7, #12]
 801a518:	1ad3      	subs	r3, r2, r3
 801a51a:	2b00      	cmp	r3, #0
 801a51c:	da02      	bge.n	801a524 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801a51e:	687b      	ldr	r3, [r7, #4]
 801a520:	68fa      	ldr	r2, [r7, #12]
 801a522:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801a524:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a528:	2200      	movs	r2, #0
 801a52a:	69b9      	ldr	r1, [r7, #24]
 801a52c:	6878      	ldr	r0, [r7, #4]
 801a52e:	f7ff fdef 	bl	801a110 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a532:	687a      	ldr	r2, [r7, #4]
 801a534:	687b      	ldr	r3, [r7, #4]
 801a536:	3304      	adds	r3, #4
 801a538:	69b9      	ldr	r1, [r7, #24]
 801a53a:	6878      	ldr	r0, [r7, #4]
 801a53c:	f7ff fe26 	bl	801a18c <tcp_output_control_segment>
 801a540:	4603      	mov	r3, r0
 801a542:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801a544:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801a548:	4618      	mov	r0, r3
 801a54a:	372c      	adds	r7, #44	@ 0x2c
 801a54c:	46bd      	mov	sp, r7
 801a54e:	bd90      	pop	{r4, r7, pc}
 801a550:	080261bc 	.word	0x080261bc
 801a554:	080269b4 	.word	0x080269b4
 801a558:	08026210 	.word	0x08026210

0801a55c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801a55c:	b580      	push	{r7, lr}
 801a55e:	b082      	sub	sp, #8
 801a560:	af00      	add	r7, sp, #0
 801a562:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801a564:	f7f9 fece 	bl	8014304 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801a568:	4b0a      	ldr	r3, [pc, #40]	@ (801a594 <tcpip_tcp_timer+0x38>)
 801a56a:	681b      	ldr	r3, [r3, #0]
 801a56c:	2b00      	cmp	r3, #0
 801a56e:	d103      	bne.n	801a578 <tcpip_tcp_timer+0x1c>
 801a570:	4b09      	ldr	r3, [pc, #36]	@ (801a598 <tcpip_tcp_timer+0x3c>)
 801a572:	681b      	ldr	r3, [r3, #0]
 801a574:	2b00      	cmp	r3, #0
 801a576:	d005      	beq.n	801a584 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801a578:	2200      	movs	r2, #0
 801a57a:	4908      	ldr	r1, [pc, #32]	@ (801a59c <tcpip_tcp_timer+0x40>)
 801a57c:	20fa      	movs	r0, #250	@ 0xfa
 801a57e:	f000 f8f3 	bl	801a768 <sys_timeout>
 801a582:	e003      	b.n	801a58c <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801a584:	4b06      	ldr	r3, [pc, #24]	@ (801a5a0 <tcpip_tcp_timer+0x44>)
 801a586:	2200      	movs	r2, #0
 801a588:	601a      	str	r2, [r3, #0]
  }
}
 801a58a:	bf00      	nop
 801a58c:	bf00      	nop
 801a58e:	3708      	adds	r7, #8
 801a590:	46bd      	mov	sp, r7
 801a592:	bd80      	pop	{r7, pc}
 801a594:	20067d84 	.word	0x20067d84
 801a598:	20067d88 	.word	0x20067d88
 801a59c:	0801a55d 	.word	0x0801a55d
 801a5a0:	20067dd0 	.word	0x20067dd0

0801a5a4 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801a5a4:	b580      	push	{r7, lr}
 801a5a6:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801a5a8:	4b0a      	ldr	r3, [pc, #40]	@ (801a5d4 <tcp_timer_needed+0x30>)
 801a5aa:	681b      	ldr	r3, [r3, #0]
 801a5ac:	2b00      	cmp	r3, #0
 801a5ae:	d10f      	bne.n	801a5d0 <tcp_timer_needed+0x2c>
 801a5b0:	4b09      	ldr	r3, [pc, #36]	@ (801a5d8 <tcp_timer_needed+0x34>)
 801a5b2:	681b      	ldr	r3, [r3, #0]
 801a5b4:	2b00      	cmp	r3, #0
 801a5b6:	d103      	bne.n	801a5c0 <tcp_timer_needed+0x1c>
 801a5b8:	4b08      	ldr	r3, [pc, #32]	@ (801a5dc <tcp_timer_needed+0x38>)
 801a5ba:	681b      	ldr	r3, [r3, #0]
 801a5bc:	2b00      	cmp	r3, #0
 801a5be:	d007      	beq.n	801a5d0 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801a5c0:	4b04      	ldr	r3, [pc, #16]	@ (801a5d4 <tcp_timer_needed+0x30>)
 801a5c2:	2201      	movs	r2, #1
 801a5c4:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801a5c6:	2200      	movs	r2, #0
 801a5c8:	4905      	ldr	r1, [pc, #20]	@ (801a5e0 <tcp_timer_needed+0x3c>)
 801a5ca:	20fa      	movs	r0, #250	@ 0xfa
 801a5cc:	f000 f8cc 	bl	801a768 <sys_timeout>
  }
}
 801a5d0:	bf00      	nop
 801a5d2:	bd80      	pop	{r7, pc}
 801a5d4:	20067dd0 	.word	0x20067dd0
 801a5d8:	20067d84 	.word	0x20067d84
 801a5dc:	20067d88 	.word	0x20067d88
 801a5e0:	0801a55d 	.word	0x0801a55d

0801a5e4 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801a5e4:	b580      	push	{r7, lr}
 801a5e6:	b086      	sub	sp, #24
 801a5e8:	af00      	add	r7, sp, #0
 801a5ea:	60f8      	str	r0, [r7, #12]
 801a5ec:	60b9      	str	r1, [r7, #8]
 801a5ee:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801a5f0:	200a      	movs	r0, #10
 801a5f2:	f7f8 fafd 	bl	8012bf0 <memp_malloc>
 801a5f6:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801a5f8:	693b      	ldr	r3, [r7, #16]
 801a5fa:	2b00      	cmp	r3, #0
 801a5fc:	d109      	bne.n	801a612 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801a5fe:	693b      	ldr	r3, [r7, #16]
 801a600:	2b00      	cmp	r3, #0
 801a602:	d151      	bne.n	801a6a8 <sys_timeout_abs+0xc4>
 801a604:	4b2a      	ldr	r3, [pc, #168]	@ (801a6b0 <sys_timeout_abs+0xcc>)
 801a606:	22be      	movs	r2, #190	@ 0xbe
 801a608:	492a      	ldr	r1, [pc, #168]	@ (801a6b4 <sys_timeout_abs+0xd0>)
 801a60a:	482b      	ldr	r0, [pc, #172]	@ (801a6b8 <sys_timeout_abs+0xd4>)
 801a60c:	f004 fdae 	bl	801f16c <iprintf>
    return;
 801a610:	e04a      	b.n	801a6a8 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801a612:	693b      	ldr	r3, [r7, #16]
 801a614:	2200      	movs	r2, #0
 801a616:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801a618:	693b      	ldr	r3, [r7, #16]
 801a61a:	68ba      	ldr	r2, [r7, #8]
 801a61c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801a61e:	693b      	ldr	r3, [r7, #16]
 801a620:	687a      	ldr	r2, [r7, #4]
 801a622:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801a624:	693b      	ldr	r3, [r7, #16]
 801a626:	68fa      	ldr	r2, [r7, #12]
 801a628:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801a62a:	4b24      	ldr	r3, [pc, #144]	@ (801a6bc <sys_timeout_abs+0xd8>)
 801a62c:	681b      	ldr	r3, [r3, #0]
 801a62e:	2b00      	cmp	r3, #0
 801a630:	d103      	bne.n	801a63a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801a632:	4a22      	ldr	r2, [pc, #136]	@ (801a6bc <sys_timeout_abs+0xd8>)
 801a634:	693b      	ldr	r3, [r7, #16]
 801a636:	6013      	str	r3, [r2, #0]
    return;
 801a638:	e037      	b.n	801a6aa <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801a63a:	693b      	ldr	r3, [r7, #16]
 801a63c:	685a      	ldr	r2, [r3, #4]
 801a63e:	4b1f      	ldr	r3, [pc, #124]	@ (801a6bc <sys_timeout_abs+0xd8>)
 801a640:	681b      	ldr	r3, [r3, #0]
 801a642:	685b      	ldr	r3, [r3, #4]
 801a644:	1ad3      	subs	r3, r2, r3
 801a646:	0fdb      	lsrs	r3, r3, #31
 801a648:	f003 0301 	and.w	r3, r3, #1
 801a64c:	b2db      	uxtb	r3, r3
 801a64e:	2b00      	cmp	r3, #0
 801a650:	d007      	beq.n	801a662 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801a652:	4b1a      	ldr	r3, [pc, #104]	@ (801a6bc <sys_timeout_abs+0xd8>)
 801a654:	681a      	ldr	r2, [r3, #0]
 801a656:	693b      	ldr	r3, [r7, #16]
 801a658:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801a65a:	4a18      	ldr	r2, [pc, #96]	@ (801a6bc <sys_timeout_abs+0xd8>)
 801a65c:	693b      	ldr	r3, [r7, #16]
 801a65e:	6013      	str	r3, [r2, #0]
 801a660:	e023      	b.n	801a6aa <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801a662:	4b16      	ldr	r3, [pc, #88]	@ (801a6bc <sys_timeout_abs+0xd8>)
 801a664:	681b      	ldr	r3, [r3, #0]
 801a666:	617b      	str	r3, [r7, #20]
 801a668:	e01a      	b.n	801a6a0 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801a66a:	697b      	ldr	r3, [r7, #20]
 801a66c:	681b      	ldr	r3, [r3, #0]
 801a66e:	2b00      	cmp	r3, #0
 801a670:	d00b      	beq.n	801a68a <sys_timeout_abs+0xa6>
 801a672:	693b      	ldr	r3, [r7, #16]
 801a674:	685a      	ldr	r2, [r3, #4]
 801a676:	697b      	ldr	r3, [r7, #20]
 801a678:	681b      	ldr	r3, [r3, #0]
 801a67a:	685b      	ldr	r3, [r3, #4]
 801a67c:	1ad3      	subs	r3, r2, r3
 801a67e:	0fdb      	lsrs	r3, r3, #31
 801a680:	f003 0301 	and.w	r3, r3, #1
 801a684:	b2db      	uxtb	r3, r3
 801a686:	2b00      	cmp	r3, #0
 801a688:	d007      	beq.n	801a69a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801a68a:	697b      	ldr	r3, [r7, #20]
 801a68c:	681a      	ldr	r2, [r3, #0]
 801a68e:	693b      	ldr	r3, [r7, #16]
 801a690:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801a692:	697b      	ldr	r3, [r7, #20]
 801a694:	693a      	ldr	r2, [r7, #16]
 801a696:	601a      	str	r2, [r3, #0]
        break;
 801a698:	e007      	b.n	801a6aa <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801a69a:	697b      	ldr	r3, [r7, #20]
 801a69c:	681b      	ldr	r3, [r3, #0]
 801a69e:	617b      	str	r3, [r7, #20]
 801a6a0:	697b      	ldr	r3, [r7, #20]
 801a6a2:	2b00      	cmp	r3, #0
 801a6a4:	d1e1      	bne.n	801a66a <sys_timeout_abs+0x86>
 801a6a6:	e000      	b.n	801a6aa <sys_timeout_abs+0xc6>
    return;
 801a6a8:	bf00      	nop
      }
    }
  }
}
 801a6aa:	3718      	adds	r7, #24
 801a6ac:	46bd      	mov	sp, r7
 801a6ae:	bd80      	pop	{r7, pc}
 801a6b0:	080269d8 	.word	0x080269d8
 801a6b4:	08026a0c 	.word	0x08026a0c
 801a6b8:	08026a4c 	.word	0x08026a4c
 801a6bc:	20067dc8 	.word	0x20067dc8

0801a6c0 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801a6c0:	b580      	push	{r7, lr}
 801a6c2:	b086      	sub	sp, #24
 801a6c4:	af00      	add	r7, sp, #0
 801a6c6:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801a6c8:	687b      	ldr	r3, [r7, #4]
 801a6ca:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801a6cc:	697b      	ldr	r3, [r7, #20]
 801a6ce:	685b      	ldr	r3, [r3, #4]
 801a6d0:	4798      	blx	r3

  now = sys_now();
 801a6d2:	f7f0 fd6b 	bl	800b1ac <sys_now>
 801a6d6:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801a6d8:	697b      	ldr	r3, [r7, #20]
 801a6da:	681a      	ldr	r2, [r3, #0]
 801a6dc:	4b0f      	ldr	r3, [pc, #60]	@ (801a71c <lwip_cyclic_timer+0x5c>)
 801a6de:	681b      	ldr	r3, [r3, #0]
 801a6e0:	4413      	add	r3, r2
 801a6e2:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801a6e4:	68fa      	ldr	r2, [r7, #12]
 801a6e6:	693b      	ldr	r3, [r7, #16]
 801a6e8:	1ad3      	subs	r3, r2, r3
 801a6ea:	0fdb      	lsrs	r3, r3, #31
 801a6ec:	f003 0301 	and.w	r3, r3, #1
 801a6f0:	b2db      	uxtb	r3, r3
 801a6f2:	2b00      	cmp	r3, #0
 801a6f4:	d009      	beq.n	801a70a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801a6f6:	697b      	ldr	r3, [r7, #20]
 801a6f8:	681a      	ldr	r2, [r3, #0]
 801a6fa:	693b      	ldr	r3, [r7, #16]
 801a6fc:	4413      	add	r3, r2
 801a6fe:	687a      	ldr	r2, [r7, #4]
 801a700:	4907      	ldr	r1, [pc, #28]	@ (801a720 <lwip_cyclic_timer+0x60>)
 801a702:	4618      	mov	r0, r3
 801a704:	f7ff ff6e 	bl	801a5e4 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801a708:	e004      	b.n	801a714 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801a70a:	687a      	ldr	r2, [r7, #4]
 801a70c:	4904      	ldr	r1, [pc, #16]	@ (801a720 <lwip_cyclic_timer+0x60>)
 801a70e:	68f8      	ldr	r0, [r7, #12]
 801a710:	f7ff ff68 	bl	801a5e4 <sys_timeout_abs>
}
 801a714:	bf00      	nop
 801a716:	3718      	adds	r7, #24
 801a718:	46bd      	mov	sp, r7
 801a71a:	bd80      	pop	{r7, pc}
 801a71c:	20067dcc 	.word	0x20067dcc
 801a720:	0801a6c1 	.word	0x0801a6c1

0801a724 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801a724:	b580      	push	{r7, lr}
 801a726:	b082      	sub	sp, #8
 801a728:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a72a:	2301      	movs	r3, #1
 801a72c:	607b      	str	r3, [r7, #4]
 801a72e:	e00e      	b.n	801a74e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801a730:	4a0b      	ldr	r2, [pc, #44]	@ (801a760 <sys_timeouts_init+0x3c>)
 801a732:	687b      	ldr	r3, [r7, #4]
 801a734:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801a738:	687b      	ldr	r3, [r7, #4]
 801a73a:	00db      	lsls	r3, r3, #3
 801a73c:	4a08      	ldr	r2, [pc, #32]	@ (801a760 <sys_timeouts_init+0x3c>)
 801a73e:	4413      	add	r3, r2
 801a740:	461a      	mov	r2, r3
 801a742:	4908      	ldr	r1, [pc, #32]	@ (801a764 <sys_timeouts_init+0x40>)
 801a744:	f000 f810 	bl	801a768 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a748:	687b      	ldr	r3, [r7, #4]
 801a74a:	3301      	adds	r3, #1
 801a74c:	607b      	str	r3, [r7, #4]
 801a74e:	687b      	ldr	r3, [r7, #4]
 801a750:	2b03      	cmp	r3, #3
 801a752:	d9ed      	bls.n	801a730 <sys_timeouts_init+0xc>
  }
}
 801a754:	bf00      	nop
 801a756:	bf00      	nop
 801a758:	3708      	adds	r7, #8
 801a75a:	46bd      	mov	sp, r7
 801a75c:	bd80      	pop	{r7, pc}
 801a75e:	bf00      	nop
 801a760:	0802769c 	.word	0x0802769c
 801a764:	0801a6c1 	.word	0x0801a6c1

0801a768 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801a768:	b580      	push	{r7, lr}
 801a76a:	b086      	sub	sp, #24
 801a76c:	af00      	add	r7, sp, #0
 801a76e:	60f8      	str	r0, [r7, #12]
 801a770:	60b9      	str	r1, [r7, #8]
 801a772:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801a774:	68fb      	ldr	r3, [r7, #12]
 801a776:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a77a:	d306      	bcc.n	801a78a <sys_timeout+0x22>
 801a77c:	4b0a      	ldr	r3, [pc, #40]	@ (801a7a8 <sys_timeout+0x40>)
 801a77e:	f240 1229 	movw	r2, #297	@ 0x129
 801a782:	490a      	ldr	r1, [pc, #40]	@ (801a7ac <sys_timeout+0x44>)
 801a784:	480a      	ldr	r0, [pc, #40]	@ (801a7b0 <sys_timeout+0x48>)
 801a786:	f004 fcf1 	bl	801f16c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801a78a:	f7f0 fd0f 	bl	800b1ac <sys_now>
 801a78e:	4602      	mov	r2, r0
 801a790:	68fb      	ldr	r3, [r7, #12]
 801a792:	4413      	add	r3, r2
 801a794:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801a796:	687a      	ldr	r2, [r7, #4]
 801a798:	68b9      	ldr	r1, [r7, #8]
 801a79a:	6978      	ldr	r0, [r7, #20]
 801a79c:	f7ff ff22 	bl	801a5e4 <sys_timeout_abs>
#endif
}
 801a7a0:	bf00      	nop
 801a7a2:	3718      	adds	r7, #24
 801a7a4:	46bd      	mov	sp, r7
 801a7a6:	bd80      	pop	{r7, pc}
 801a7a8:	080269d8 	.word	0x080269d8
 801a7ac:	08026a74 	.word	0x08026a74
 801a7b0:	08026a4c 	.word	0x08026a4c

0801a7b4 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801a7b4:	b580      	push	{r7, lr}
 801a7b6:	b084      	sub	sp, #16
 801a7b8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801a7ba:	f7f0 fcf7 	bl	800b1ac <sys_now>
 801a7be:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801a7c0:	4b17      	ldr	r3, [pc, #92]	@ (801a820 <sys_check_timeouts+0x6c>)
 801a7c2:	681b      	ldr	r3, [r3, #0]
 801a7c4:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801a7c6:	68bb      	ldr	r3, [r7, #8]
 801a7c8:	2b00      	cmp	r3, #0
 801a7ca:	d022      	beq.n	801a812 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801a7cc:	68bb      	ldr	r3, [r7, #8]
 801a7ce:	685b      	ldr	r3, [r3, #4]
 801a7d0:	68fa      	ldr	r2, [r7, #12]
 801a7d2:	1ad3      	subs	r3, r2, r3
 801a7d4:	0fdb      	lsrs	r3, r3, #31
 801a7d6:	f003 0301 	and.w	r3, r3, #1
 801a7da:	b2db      	uxtb	r3, r3
 801a7dc:	2b00      	cmp	r3, #0
 801a7de:	d11a      	bne.n	801a816 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801a7e0:	68bb      	ldr	r3, [r7, #8]
 801a7e2:	681b      	ldr	r3, [r3, #0]
 801a7e4:	4a0e      	ldr	r2, [pc, #56]	@ (801a820 <sys_check_timeouts+0x6c>)
 801a7e6:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801a7e8:	68bb      	ldr	r3, [r7, #8]
 801a7ea:	689b      	ldr	r3, [r3, #8]
 801a7ec:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801a7ee:	68bb      	ldr	r3, [r7, #8]
 801a7f0:	68db      	ldr	r3, [r3, #12]
 801a7f2:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801a7f4:	68bb      	ldr	r3, [r7, #8]
 801a7f6:	685b      	ldr	r3, [r3, #4]
 801a7f8:	4a0a      	ldr	r2, [pc, #40]	@ (801a824 <sys_check_timeouts+0x70>)
 801a7fa:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801a7fc:	68b9      	ldr	r1, [r7, #8]
 801a7fe:	200a      	movs	r0, #10
 801a800:	f7f8 fa6c 	bl	8012cdc <memp_free>
    if (handler != NULL) {
 801a804:	687b      	ldr	r3, [r7, #4]
 801a806:	2b00      	cmp	r3, #0
 801a808:	d0da      	beq.n	801a7c0 <sys_check_timeouts+0xc>
      handler(arg);
 801a80a:	687b      	ldr	r3, [r7, #4]
 801a80c:	6838      	ldr	r0, [r7, #0]
 801a80e:	4798      	blx	r3
  do {
 801a810:	e7d6      	b.n	801a7c0 <sys_check_timeouts+0xc>
      return;
 801a812:	bf00      	nop
 801a814:	e000      	b.n	801a818 <sys_check_timeouts+0x64>
      return;
 801a816:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801a818:	3710      	adds	r7, #16
 801a81a:	46bd      	mov	sp, r7
 801a81c:	bd80      	pop	{r7, pc}
 801a81e:	bf00      	nop
 801a820:	20067dc8 	.word	0x20067dc8
 801a824:	20067dcc 	.word	0x20067dcc

0801a828 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801a828:	b580      	push	{r7, lr}
 801a82a:	b082      	sub	sp, #8
 801a82c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801a82e:	4b16      	ldr	r3, [pc, #88]	@ (801a888 <sys_timeouts_sleeptime+0x60>)
 801a830:	681b      	ldr	r3, [r3, #0]
 801a832:	2b00      	cmp	r3, #0
 801a834:	d102      	bne.n	801a83c <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801a836:	f04f 33ff 	mov.w	r3, #4294967295
 801a83a:	e020      	b.n	801a87e <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801a83c:	f7f0 fcb6 	bl	800b1ac <sys_now>
 801a840:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801a842:	4b11      	ldr	r3, [pc, #68]	@ (801a888 <sys_timeouts_sleeptime+0x60>)
 801a844:	681b      	ldr	r3, [r3, #0]
 801a846:	685a      	ldr	r2, [r3, #4]
 801a848:	687b      	ldr	r3, [r7, #4]
 801a84a:	1ad3      	subs	r3, r2, r3
 801a84c:	0fdb      	lsrs	r3, r3, #31
 801a84e:	f003 0301 	and.w	r3, r3, #1
 801a852:	b2db      	uxtb	r3, r3
 801a854:	2b00      	cmp	r3, #0
 801a856:	d001      	beq.n	801a85c <sys_timeouts_sleeptime+0x34>
    return 0;
 801a858:	2300      	movs	r3, #0
 801a85a:	e010      	b.n	801a87e <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801a85c:	4b0a      	ldr	r3, [pc, #40]	@ (801a888 <sys_timeouts_sleeptime+0x60>)
 801a85e:	681b      	ldr	r3, [r3, #0]
 801a860:	685a      	ldr	r2, [r3, #4]
 801a862:	687b      	ldr	r3, [r7, #4]
 801a864:	1ad3      	subs	r3, r2, r3
 801a866:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801a868:	683b      	ldr	r3, [r7, #0]
 801a86a:	2b00      	cmp	r3, #0
 801a86c:	da06      	bge.n	801a87c <sys_timeouts_sleeptime+0x54>
 801a86e:	4b07      	ldr	r3, [pc, #28]	@ (801a88c <sys_timeouts_sleeptime+0x64>)
 801a870:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 801a874:	4906      	ldr	r1, [pc, #24]	@ (801a890 <sys_timeouts_sleeptime+0x68>)
 801a876:	4807      	ldr	r0, [pc, #28]	@ (801a894 <sys_timeouts_sleeptime+0x6c>)
 801a878:	f004 fc78 	bl	801f16c <iprintf>
    return ret;
 801a87c:	683b      	ldr	r3, [r7, #0]
  }
}
 801a87e:	4618      	mov	r0, r3
 801a880:	3708      	adds	r7, #8
 801a882:	46bd      	mov	sp, r7
 801a884:	bd80      	pop	{r7, pc}
 801a886:	bf00      	nop
 801a888:	20067dc8 	.word	0x20067dc8
 801a88c:	080269d8 	.word	0x080269d8
 801a890:	08026aac 	.word	0x08026aac
 801a894:	08026a4c 	.word	0x08026a4c

0801a898 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801a898:	b580      	push	{r7, lr}
 801a89a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801a89c:	f003 fcb0 	bl	801e200 <rand>
 801a8a0:	4603      	mov	r3, r0
 801a8a2:	b29b      	uxth	r3, r3
 801a8a4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801a8a8:	b29b      	uxth	r3, r3
 801a8aa:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801a8ae:	b29a      	uxth	r2, r3
 801a8b0:	4b01      	ldr	r3, [pc, #4]	@ (801a8b8 <udp_init+0x20>)
 801a8b2:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801a8b4:	bf00      	nop
 801a8b6:	bd80      	pop	{r7, pc}
 801a8b8:	2000003c 	.word	0x2000003c

0801a8bc <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801a8bc:	b480      	push	{r7}
 801a8be:	b083      	sub	sp, #12
 801a8c0:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801a8c2:	2300      	movs	r3, #0
 801a8c4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801a8c6:	4b17      	ldr	r3, [pc, #92]	@ (801a924 <udp_new_port+0x68>)
 801a8c8:	881b      	ldrh	r3, [r3, #0]
 801a8ca:	1c5a      	adds	r2, r3, #1
 801a8cc:	b291      	uxth	r1, r2
 801a8ce:	4a15      	ldr	r2, [pc, #84]	@ (801a924 <udp_new_port+0x68>)
 801a8d0:	8011      	strh	r1, [r2, #0]
 801a8d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a8d6:	4293      	cmp	r3, r2
 801a8d8:	d103      	bne.n	801a8e2 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801a8da:	4b12      	ldr	r3, [pc, #72]	@ (801a924 <udp_new_port+0x68>)
 801a8dc:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801a8e0:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a8e2:	4b11      	ldr	r3, [pc, #68]	@ (801a928 <udp_new_port+0x6c>)
 801a8e4:	681b      	ldr	r3, [r3, #0]
 801a8e6:	603b      	str	r3, [r7, #0]
 801a8e8:	e011      	b.n	801a90e <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801a8ea:	683b      	ldr	r3, [r7, #0]
 801a8ec:	8a5a      	ldrh	r2, [r3, #18]
 801a8ee:	4b0d      	ldr	r3, [pc, #52]	@ (801a924 <udp_new_port+0x68>)
 801a8f0:	881b      	ldrh	r3, [r3, #0]
 801a8f2:	429a      	cmp	r2, r3
 801a8f4:	d108      	bne.n	801a908 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801a8f6:	88fb      	ldrh	r3, [r7, #6]
 801a8f8:	3301      	adds	r3, #1
 801a8fa:	80fb      	strh	r3, [r7, #6]
 801a8fc:	88fb      	ldrh	r3, [r7, #6]
 801a8fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801a902:	d3e0      	bcc.n	801a8c6 <udp_new_port+0xa>
        return 0;
 801a904:	2300      	movs	r3, #0
 801a906:	e007      	b.n	801a918 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a908:	683b      	ldr	r3, [r7, #0]
 801a90a:	68db      	ldr	r3, [r3, #12]
 801a90c:	603b      	str	r3, [r7, #0]
 801a90e:	683b      	ldr	r3, [r7, #0]
 801a910:	2b00      	cmp	r3, #0
 801a912:	d1ea      	bne.n	801a8ea <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801a914:	4b03      	ldr	r3, [pc, #12]	@ (801a924 <udp_new_port+0x68>)
 801a916:	881b      	ldrh	r3, [r3, #0]
}
 801a918:	4618      	mov	r0, r3
 801a91a:	370c      	adds	r7, #12
 801a91c:	46bd      	mov	sp, r7
 801a91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a922:	4770      	bx	lr
 801a924:	2000003c 	.word	0x2000003c
 801a928:	20067dd4 	.word	0x20067dd4

0801a92c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801a92c:	b580      	push	{r7, lr}
 801a92e:	b084      	sub	sp, #16
 801a930:	af00      	add	r7, sp, #0
 801a932:	60f8      	str	r0, [r7, #12]
 801a934:	60b9      	str	r1, [r7, #8]
 801a936:	4613      	mov	r3, r2
 801a938:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801a93a:	68fb      	ldr	r3, [r7, #12]
 801a93c:	2b00      	cmp	r3, #0
 801a93e:	d105      	bne.n	801a94c <udp_input_local_match+0x20>
 801a940:	4b27      	ldr	r3, [pc, #156]	@ (801a9e0 <udp_input_local_match+0xb4>)
 801a942:	2287      	movs	r2, #135	@ 0x87
 801a944:	4927      	ldr	r1, [pc, #156]	@ (801a9e4 <udp_input_local_match+0xb8>)
 801a946:	4828      	ldr	r0, [pc, #160]	@ (801a9e8 <udp_input_local_match+0xbc>)
 801a948:	f004 fc10 	bl	801f16c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801a94c:	68bb      	ldr	r3, [r7, #8]
 801a94e:	2b00      	cmp	r3, #0
 801a950:	d105      	bne.n	801a95e <udp_input_local_match+0x32>
 801a952:	4b23      	ldr	r3, [pc, #140]	@ (801a9e0 <udp_input_local_match+0xb4>)
 801a954:	2288      	movs	r2, #136	@ 0x88
 801a956:	4925      	ldr	r1, [pc, #148]	@ (801a9ec <udp_input_local_match+0xc0>)
 801a958:	4823      	ldr	r0, [pc, #140]	@ (801a9e8 <udp_input_local_match+0xbc>)
 801a95a:	f004 fc07 	bl	801f16c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a95e:	68fb      	ldr	r3, [r7, #12]
 801a960:	7a1b      	ldrb	r3, [r3, #8]
 801a962:	2b00      	cmp	r3, #0
 801a964:	d00b      	beq.n	801a97e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a966:	68fb      	ldr	r3, [r7, #12]
 801a968:	7a1a      	ldrb	r2, [r3, #8]
 801a96a:	4b21      	ldr	r3, [pc, #132]	@ (801a9f0 <udp_input_local_match+0xc4>)
 801a96c:	685b      	ldr	r3, [r3, #4]
 801a96e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801a972:	3301      	adds	r3, #1
 801a974:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a976:	429a      	cmp	r2, r3
 801a978:	d001      	beq.n	801a97e <udp_input_local_match+0x52>
    return 0;
 801a97a:	2300      	movs	r3, #0
 801a97c:	e02b      	b.n	801a9d6 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801a97e:	79fb      	ldrb	r3, [r7, #7]
 801a980:	2b00      	cmp	r3, #0
 801a982:	d018      	beq.n	801a9b6 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a984:	68fb      	ldr	r3, [r7, #12]
 801a986:	2b00      	cmp	r3, #0
 801a988:	d013      	beq.n	801a9b2 <udp_input_local_match+0x86>
 801a98a:	68fb      	ldr	r3, [r7, #12]
 801a98c:	681b      	ldr	r3, [r3, #0]
 801a98e:	2b00      	cmp	r3, #0
 801a990:	d00f      	beq.n	801a9b2 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a992:	4b17      	ldr	r3, [pc, #92]	@ (801a9f0 <udp_input_local_match+0xc4>)
 801a994:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a996:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a99a:	d00a      	beq.n	801a9b2 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801a99c:	68fb      	ldr	r3, [r7, #12]
 801a99e:	681a      	ldr	r2, [r3, #0]
 801a9a0:	4b13      	ldr	r3, [pc, #76]	@ (801a9f0 <udp_input_local_match+0xc4>)
 801a9a2:	695b      	ldr	r3, [r3, #20]
 801a9a4:	405a      	eors	r2, r3
 801a9a6:	68bb      	ldr	r3, [r7, #8]
 801a9a8:	3308      	adds	r3, #8
 801a9aa:	681b      	ldr	r3, [r3, #0]
 801a9ac:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a9ae:	2b00      	cmp	r3, #0
 801a9b0:	d110      	bne.n	801a9d4 <udp_input_local_match+0xa8>
          return 1;
 801a9b2:	2301      	movs	r3, #1
 801a9b4:	e00f      	b.n	801a9d6 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801a9b6:	68fb      	ldr	r3, [r7, #12]
 801a9b8:	2b00      	cmp	r3, #0
 801a9ba:	d009      	beq.n	801a9d0 <udp_input_local_match+0xa4>
 801a9bc:	68fb      	ldr	r3, [r7, #12]
 801a9be:	681b      	ldr	r3, [r3, #0]
 801a9c0:	2b00      	cmp	r3, #0
 801a9c2:	d005      	beq.n	801a9d0 <udp_input_local_match+0xa4>
 801a9c4:	68fb      	ldr	r3, [r7, #12]
 801a9c6:	681a      	ldr	r2, [r3, #0]
 801a9c8:	4b09      	ldr	r3, [pc, #36]	@ (801a9f0 <udp_input_local_match+0xc4>)
 801a9ca:	695b      	ldr	r3, [r3, #20]
 801a9cc:	429a      	cmp	r2, r3
 801a9ce:	d101      	bne.n	801a9d4 <udp_input_local_match+0xa8>
        return 1;
 801a9d0:	2301      	movs	r3, #1
 801a9d2:	e000      	b.n	801a9d6 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801a9d4:	2300      	movs	r3, #0
}
 801a9d6:	4618      	mov	r0, r3
 801a9d8:	3710      	adds	r7, #16
 801a9da:	46bd      	mov	sp, r7
 801a9dc:	bd80      	pop	{r7, pc}
 801a9de:	bf00      	nop
 801a9e0:	08026ac0 	.word	0x08026ac0
 801a9e4:	08026af0 	.word	0x08026af0
 801a9e8:	08026b14 	.word	0x08026b14
 801a9ec:	08026b3c 	.word	0x08026b3c
 801a9f0:	20064b1c 	.word	0x20064b1c

0801a9f4 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801a9f4:	b590      	push	{r4, r7, lr}
 801a9f6:	b08d      	sub	sp, #52	@ 0x34
 801a9f8:	af02      	add	r7, sp, #8
 801a9fa:	6078      	str	r0, [r7, #4]
 801a9fc:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801a9fe:	2300      	movs	r3, #0
 801aa00:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801aa02:	687b      	ldr	r3, [r7, #4]
 801aa04:	2b00      	cmp	r3, #0
 801aa06:	d105      	bne.n	801aa14 <udp_input+0x20>
 801aa08:	4b7c      	ldr	r3, [pc, #496]	@ (801abfc <udp_input+0x208>)
 801aa0a:	22cf      	movs	r2, #207	@ 0xcf
 801aa0c:	497c      	ldr	r1, [pc, #496]	@ (801ac00 <udp_input+0x20c>)
 801aa0e:	487d      	ldr	r0, [pc, #500]	@ (801ac04 <udp_input+0x210>)
 801aa10:	f004 fbac 	bl	801f16c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801aa14:	683b      	ldr	r3, [r7, #0]
 801aa16:	2b00      	cmp	r3, #0
 801aa18:	d105      	bne.n	801aa26 <udp_input+0x32>
 801aa1a:	4b78      	ldr	r3, [pc, #480]	@ (801abfc <udp_input+0x208>)
 801aa1c:	22d0      	movs	r2, #208	@ 0xd0
 801aa1e:	497a      	ldr	r1, [pc, #488]	@ (801ac08 <udp_input+0x214>)
 801aa20:	4878      	ldr	r0, [pc, #480]	@ (801ac04 <udp_input+0x210>)
 801aa22:	f004 fba3 	bl	801f16c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801aa26:	687b      	ldr	r3, [r7, #4]
 801aa28:	895b      	ldrh	r3, [r3, #10]
 801aa2a:	2b07      	cmp	r3, #7
 801aa2c:	d803      	bhi.n	801aa36 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801aa2e:	6878      	ldr	r0, [r7, #4]
 801aa30:	f7f8 fff8 	bl	8013a24 <pbuf_free>
    goto end;
 801aa34:	e0de      	b.n	801abf4 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801aa36:	687b      	ldr	r3, [r7, #4]
 801aa38:	685b      	ldr	r3, [r3, #4]
 801aa3a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801aa3c:	4b73      	ldr	r3, [pc, #460]	@ (801ac0c <udp_input+0x218>)
 801aa3e:	695b      	ldr	r3, [r3, #20]
 801aa40:	4a72      	ldr	r2, [pc, #456]	@ (801ac0c <udp_input+0x218>)
 801aa42:	6812      	ldr	r2, [r2, #0]
 801aa44:	4611      	mov	r1, r2
 801aa46:	4618      	mov	r0, r3
 801aa48:	f002 f8e8 	bl	801cc1c <ip4_addr_isbroadcast_u32>
 801aa4c:	4603      	mov	r3, r0
 801aa4e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801aa50:	697b      	ldr	r3, [r7, #20]
 801aa52:	881b      	ldrh	r3, [r3, #0]
 801aa54:	b29b      	uxth	r3, r3
 801aa56:	4618      	mov	r0, r3
 801aa58:	f7f6 fc0a 	bl	8011270 <lwip_htons>
 801aa5c:	4603      	mov	r3, r0
 801aa5e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801aa60:	697b      	ldr	r3, [r7, #20]
 801aa62:	885b      	ldrh	r3, [r3, #2]
 801aa64:	b29b      	uxth	r3, r3
 801aa66:	4618      	mov	r0, r3
 801aa68:	f7f6 fc02 	bl	8011270 <lwip_htons>
 801aa6c:	4603      	mov	r3, r0
 801aa6e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801aa70:	2300      	movs	r3, #0
 801aa72:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801aa74:	2300      	movs	r3, #0
 801aa76:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801aa78:	2300      	movs	r3, #0
 801aa7a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801aa7c:	4b64      	ldr	r3, [pc, #400]	@ (801ac10 <udp_input+0x21c>)
 801aa7e:	681b      	ldr	r3, [r3, #0]
 801aa80:	627b      	str	r3, [r7, #36]	@ 0x24
 801aa82:	e054      	b.n	801ab2e <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801aa84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aa86:	8a5b      	ldrh	r3, [r3, #18]
 801aa88:	89fa      	ldrh	r2, [r7, #14]
 801aa8a:	429a      	cmp	r2, r3
 801aa8c:	d14a      	bne.n	801ab24 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801aa8e:	7cfb      	ldrb	r3, [r7, #19]
 801aa90:	461a      	mov	r2, r3
 801aa92:	6839      	ldr	r1, [r7, #0]
 801aa94:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801aa96:	f7ff ff49 	bl	801a92c <udp_input_local_match>
 801aa9a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801aa9c:	2b00      	cmp	r3, #0
 801aa9e:	d041      	beq.n	801ab24 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801aaa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aaa2:	7c1b      	ldrb	r3, [r3, #16]
 801aaa4:	f003 0304 	and.w	r3, r3, #4
 801aaa8:	2b00      	cmp	r3, #0
 801aaaa:	d11d      	bne.n	801aae8 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801aaac:	69fb      	ldr	r3, [r7, #28]
 801aaae:	2b00      	cmp	r3, #0
 801aab0:	d102      	bne.n	801aab8 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801aab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aab4:	61fb      	str	r3, [r7, #28]
 801aab6:	e017      	b.n	801aae8 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801aab8:	7cfb      	ldrb	r3, [r7, #19]
 801aaba:	2b00      	cmp	r3, #0
 801aabc:	d014      	beq.n	801aae8 <udp_input+0xf4>
 801aabe:	4b53      	ldr	r3, [pc, #332]	@ (801ac0c <udp_input+0x218>)
 801aac0:	695b      	ldr	r3, [r3, #20]
 801aac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801aac6:	d10f      	bne.n	801aae8 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801aac8:	69fb      	ldr	r3, [r7, #28]
 801aaca:	681a      	ldr	r2, [r3, #0]
 801aacc:	683b      	ldr	r3, [r7, #0]
 801aace:	3304      	adds	r3, #4
 801aad0:	681b      	ldr	r3, [r3, #0]
 801aad2:	429a      	cmp	r2, r3
 801aad4:	d008      	beq.n	801aae8 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801aad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aad8:	681a      	ldr	r2, [r3, #0]
 801aada:	683b      	ldr	r3, [r7, #0]
 801aadc:	3304      	adds	r3, #4
 801aade:	681b      	ldr	r3, [r3, #0]
 801aae0:	429a      	cmp	r2, r3
 801aae2:	d101      	bne.n	801aae8 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801aae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aae6:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801aae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aaea:	8a9b      	ldrh	r3, [r3, #20]
 801aaec:	8a3a      	ldrh	r2, [r7, #16]
 801aaee:	429a      	cmp	r2, r3
 801aaf0:	d118      	bne.n	801ab24 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801aaf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aaf4:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801aaf6:	2b00      	cmp	r3, #0
 801aaf8:	d005      	beq.n	801ab06 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801aafa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aafc:	685a      	ldr	r2, [r3, #4]
 801aafe:	4b43      	ldr	r3, [pc, #268]	@ (801ac0c <udp_input+0x218>)
 801ab00:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801ab02:	429a      	cmp	r2, r3
 801ab04:	d10e      	bne.n	801ab24 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801ab06:	6a3b      	ldr	r3, [r7, #32]
 801ab08:	2b00      	cmp	r3, #0
 801ab0a:	d014      	beq.n	801ab36 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801ab0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab0e:	68da      	ldr	r2, [r3, #12]
 801ab10:	6a3b      	ldr	r3, [r7, #32]
 801ab12:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801ab14:	4b3e      	ldr	r3, [pc, #248]	@ (801ac10 <udp_input+0x21c>)
 801ab16:	681a      	ldr	r2, [r3, #0]
 801ab18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab1a:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801ab1c:	4a3c      	ldr	r2, [pc, #240]	@ (801ac10 <udp_input+0x21c>)
 801ab1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab20:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801ab22:	e008      	b.n	801ab36 <udp_input+0x142>
      }
    }

    prev = pcb;
 801ab24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab26:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801ab28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab2a:	68db      	ldr	r3, [r3, #12]
 801ab2c:	627b      	str	r3, [r7, #36]	@ 0x24
 801ab2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab30:	2b00      	cmp	r3, #0
 801ab32:	d1a7      	bne.n	801aa84 <udp_input+0x90>
 801ab34:	e000      	b.n	801ab38 <udp_input+0x144>
        break;
 801ab36:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801ab38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab3a:	2b00      	cmp	r3, #0
 801ab3c:	d101      	bne.n	801ab42 <udp_input+0x14e>
    pcb = uncon_pcb;
 801ab3e:	69fb      	ldr	r3, [r7, #28]
 801ab40:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801ab42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab44:	2b00      	cmp	r3, #0
 801ab46:	d002      	beq.n	801ab4e <udp_input+0x15a>
    for_us = 1;
 801ab48:	2301      	movs	r3, #1
 801ab4a:	76fb      	strb	r3, [r7, #27]
 801ab4c:	e00a      	b.n	801ab64 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801ab4e:	683b      	ldr	r3, [r7, #0]
 801ab50:	3304      	adds	r3, #4
 801ab52:	681a      	ldr	r2, [r3, #0]
 801ab54:	4b2d      	ldr	r3, [pc, #180]	@ (801ac0c <udp_input+0x218>)
 801ab56:	695b      	ldr	r3, [r3, #20]
 801ab58:	429a      	cmp	r2, r3
 801ab5a:	bf0c      	ite	eq
 801ab5c:	2301      	moveq	r3, #1
 801ab5e:	2300      	movne	r3, #0
 801ab60:	b2db      	uxtb	r3, r3
 801ab62:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801ab64:	7efb      	ldrb	r3, [r7, #27]
 801ab66:	2b00      	cmp	r3, #0
 801ab68:	d041      	beq.n	801abee <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801ab6a:	2108      	movs	r1, #8
 801ab6c:	6878      	ldr	r0, [r7, #4]
 801ab6e:	f7f8 fed3 	bl	8013918 <pbuf_remove_header>
 801ab72:	4603      	mov	r3, r0
 801ab74:	2b00      	cmp	r3, #0
 801ab76:	d00a      	beq.n	801ab8e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801ab78:	4b20      	ldr	r3, [pc, #128]	@ (801abfc <udp_input+0x208>)
 801ab7a:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801ab7e:	4925      	ldr	r1, [pc, #148]	@ (801ac14 <udp_input+0x220>)
 801ab80:	4820      	ldr	r0, [pc, #128]	@ (801ac04 <udp_input+0x210>)
 801ab82:	f004 faf3 	bl	801f16c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801ab86:	6878      	ldr	r0, [r7, #4]
 801ab88:	f7f8 ff4c 	bl	8013a24 <pbuf_free>
      goto end;
 801ab8c:	e032      	b.n	801abf4 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801ab8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab90:	2b00      	cmp	r3, #0
 801ab92:	d012      	beq.n	801abba <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801ab94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab96:	699b      	ldr	r3, [r3, #24]
 801ab98:	2b00      	cmp	r3, #0
 801ab9a:	d00a      	beq.n	801abb2 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801ab9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab9e:	699c      	ldr	r4, [r3, #24]
 801aba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aba2:	69d8      	ldr	r0, [r3, #28]
 801aba4:	8a3b      	ldrh	r3, [r7, #16]
 801aba6:	9300      	str	r3, [sp, #0]
 801aba8:	4b1b      	ldr	r3, [pc, #108]	@ (801ac18 <udp_input+0x224>)
 801abaa:	687a      	ldr	r2, [r7, #4]
 801abac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801abae:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801abb0:	e021      	b.n	801abf6 <udp_input+0x202>
        pbuf_free(p);
 801abb2:	6878      	ldr	r0, [r7, #4]
 801abb4:	f7f8 ff36 	bl	8013a24 <pbuf_free>
        goto end;
 801abb8:	e01c      	b.n	801abf4 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801abba:	7cfb      	ldrb	r3, [r7, #19]
 801abbc:	2b00      	cmp	r3, #0
 801abbe:	d112      	bne.n	801abe6 <udp_input+0x1f2>
 801abc0:	4b12      	ldr	r3, [pc, #72]	@ (801ac0c <udp_input+0x218>)
 801abc2:	695b      	ldr	r3, [r3, #20]
 801abc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801abc8:	2be0      	cmp	r3, #224	@ 0xe0
 801abca:	d00c      	beq.n	801abe6 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801abcc:	4b0f      	ldr	r3, [pc, #60]	@ (801ac0c <udp_input+0x218>)
 801abce:	899b      	ldrh	r3, [r3, #12]
 801abd0:	3308      	adds	r3, #8
 801abd2:	b29b      	uxth	r3, r3
 801abd4:	b21b      	sxth	r3, r3
 801abd6:	4619      	mov	r1, r3
 801abd8:	6878      	ldr	r0, [r7, #4]
 801abda:	f7f8 ff10 	bl	80139fe <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801abde:	2103      	movs	r1, #3
 801abe0:	6878      	ldr	r0, [r7, #4]
 801abe2:	f001 fc37 	bl	801c454 <icmp_dest_unreach>
      pbuf_free(p);
 801abe6:	6878      	ldr	r0, [r7, #4]
 801abe8:	f7f8 ff1c 	bl	8013a24 <pbuf_free>
  return;
 801abec:	e003      	b.n	801abf6 <udp_input+0x202>
    pbuf_free(p);
 801abee:	6878      	ldr	r0, [r7, #4]
 801abf0:	f7f8 ff18 	bl	8013a24 <pbuf_free>
  return;
 801abf4:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801abf6:	372c      	adds	r7, #44	@ 0x2c
 801abf8:	46bd      	mov	sp, r7
 801abfa:	bd90      	pop	{r4, r7, pc}
 801abfc:	08026ac0 	.word	0x08026ac0
 801ac00:	08026b64 	.word	0x08026b64
 801ac04:	08026b14 	.word	0x08026b14
 801ac08:	08026b7c 	.word	0x08026b7c
 801ac0c:	20064b1c 	.word	0x20064b1c
 801ac10:	20067dd4 	.word	0x20067dd4
 801ac14:	08026b98 	.word	0x08026b98
 801ac18:	20064b2c 	.word	0x20064b2c

0801ac1c <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 801ac1c:	b580      	push	{r7, lr}
 801ac1e:	b082      	sub	sp, #8
 801ac20:	af00      	add	r7, sp, #0
 801ac22:	6078      	str	r0, [r7, #4]
 801ac24:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 801ac26:	687b      	ldr	r3, [r7, #4]
 801ac28:	2b00      	cmp	r3, #0
 801ac2a:	d109      	bne.n	801ac40 <udp_send+0x24>
 801ac2c:	4b11      	ldr	r3, [pc, #68]	@ (801ac74 <udp_send+0x58>)
 801ac2e:	f240 12d5 	movw	r2, #469	@ 0x1d5
 801ac32:	4911      	ldr	r1, [pc, #68]	@ (801ac78 <udp_send+0x5c>)
 801ac34:	4811      	ldr	r0, [pc, #68]	@ (801ac7c <udp_send+0x60>)
 801ac36:	f004 fa99 	bl	801f16c <iprintf>
 801ac3a:	f06f 030f 	mvn.w	r3, #15
 801ac3e:	e015      	b.n	801ac6c <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 801ac40:	683b      	ldr	r3, [r7, #0]
 801ac42:	2b00      	cmp	r3, #0
 801ac44:	d109      	bne.n	801ac5a <udp_send+0x3e>
 801ac46:	4b0b      	ldr	r3, [pc, #44]	@ (801ac74 <udp_send+0x58>)
 801ac48:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 801ac4c:	490c      	ldr	r1, [pc, #48]	@ (801ac80 <udp_send+0x64>)
 801ac4e:	480b      	ldr	r0, [pc, #44]	@ (801ac7c <udp_send+0x60>)
 801ac50:	f004 fa8c 	bl	801f16c <iprintf>
 801ac54:	f06f 030f 	mvn.w	r3, #15
 801ac58:	e008      	b.n	801ac6c <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801ac5a:	687b      	ldr	r3, [r7, #4]
 801ac5c:	1d1a      	adds	r2, r3, #4
 801ac5e:	687b      	ldr	r3, [r7, #4]
 801ac60:	8a9b      	ldrh	r3, [r3, #20]
 801ac62:	6839      	ldr	r1, [r7, #0]
 801ac64:	6878      	ldr	r0, [r7, #4]
 801ac66:	f000 f80d 	bl	801ac84 <udp_sendto>
 801ac6a:	4603      	mov	r3, r0
}
 801ac6c:	4618      	mov	r0, r3
 801ac6e:	3708      	adds	r7, #8
 801ac70:	46bd      	mov	sp, r7
 801ac72:	bd80      	pop	{r7, pc}
 801ac74:	08026ac0 	.word	0x08026ac0
 801ac78:	08026bb4 	.word	0x08026bb4
 801ac7c:	08026b14 	.word	0x08026b14
 801ac80:	08026bcc 	.word	0x08026bcc

0801ac84 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801ac84:	b580      	push	{r7, lr}
 801ac86:	b088      	sub	sp, #32
 801ac88:	af02      	add	r7, sp, #8
 801ac8a:	60f8      	str	r0, [r7, #12]
 801ac8c:	60b9      	str	r1, [r7, #8]
 801ac8e:	607a      	str	r2, [r7, #4]
 801ac90:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801ac92:	68fb      	ldr	r3, [r7, #12]
 801ac94:	2b00      	cmp	r3, #0
 801ac96:	d109      	bne.n	801acac <udp_sendto+0x28>
 801ac98:	4b23      	ldr	r3, [pc, #140]	@ (801ad28 <udp_sendto+0xa4>)
 801ac9a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801ac9e:	4923      	ldr	r1, [pc, #140]	@ (801ad2c <udp_sendto+0xa8>)
 801aca0:	4823      	ldr	r0, [pc, #140]	@ (801ad30 <udp_sendto+0xac>)
 801aca2:	f004 fa63 	bl	801f16c <iprintf>
 801aca6:	f06f 030f 	mvn.w	r3, #15
 801acaa:	e038      	b.n	801ad1e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801acac:	68bb      	ldr	r3, [r7, #8]
 801acae:	2b00      	cmp	r3, #0
 801acb0:	d109      	bne.n	801acc6 <udp_sendto+0x42>
 801acb2:	4b1d      	ldr	r3, [pc, #116]	@ (801ad28 <udp_sendto+0xa4>)
 801acb4:	f240 2219 	movw	r2, #537	@ 0x219
 801acb8:	491e      	ldr	r1, [pc, #120]	@ (801ad34 <udp_sendto+0xb0>)
 801acba:	481d      	ldr	r0, [pc, #116]	@ (801ad30 <udp_sendto+0xac>)
 801acbc:	f004 fa56 	bl	801f16c <iprintf>
 801acc0:	f06f 030f 	mvn.w	r3, #15
 801acc4:	e02b      	b.n	801ad1e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801acc6:	687b      	ldr	r3, [r7, #4]
 801acc8:	2b00      	cmp	r3, #0
 801acca:	d109      	bne.n	801ace0 <udp_sendto+0x5c>
 801accc:	4b16      	ldr	r3, [pc, #88]	@ (801ad28 <udp_sendto+0xa4>)
 801acce:	f240 221a 	movw	r2, #538	@ 0x21a
 801acd2:	4919      	ldr	r1, [pc, #100]	@ (801ad38 <udp_sendto+0xb4>)
 801acd4:	4816      	ldr	r0, [pc, #88]	@ (801ad30 <udp_sendto+0xac>)
 801acd6:	f004 fa49 	bl	801f16c <iprintf>
 801acda:	f06f 030f 	mvn.w	r3, #15
 801acde:	e01e      	b.n	801ad1e <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801ace0:	68fb      	ldr	r3, [r7, #12]
 801ace2:	7a1b      	ldrb	r3, [r3, #8]
 801ace4:	2b00      	cmp	r3, #0
 801ace6:	d006      	beq.n	801acf6 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801ace8:	68fb      	ldr	r3, [r7, #12]
 801acea:	7a1b      	ldrb	r3, [r3, #8]
 801acec:	4618      	mov	r0, r3
 801acee:	f7f8 fb0b 	bl	8013308 <netif_get_by_index>
 801acf2:	6178      	str	r0, [r7, #20]
 801acf4:	e003      	b.n	801acfe <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801acf6:	6878      	ldr	r0, [r7, #4]
 801acf8:	f001 fc36 	bl	801c568 <ip4_route>
 801acfc:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801acfe:	697b      	ldr	r3, [r7, #20]
 801ad00:	2b00      	cmp	r3, #0
 801ad02:	d102      	bne.n	801ad0a <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801ad04:	f06f 0303 	mvn.w	r3, #3
 801ad08:	e009      	b.n	801ad1e <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801ad0a:	887a      	ldrh	r2, [r7, #2]
 801ad0c:	697b      	ldr	r3, [r7, #20]
 801ad0e:	9300      	str	r3, [sp, #0]
 801ad10:	4613      	mov	r3, r2
 801ad12:	687a      	ldr	r2, [r7, #4]
 801ad14:	68b9      	ldr	r1, [r7, #8]
 801ad16:	68f8      	ldr	r0, [r7, #12]
 801ad18:	f000 f810 	bl	801ad3c <udp_sendto_if>
 801ad1c:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801ad1e:	4618      	mov	r0, r3
 801ad20:	3718      	adds	r7, #24
 801ad22:	46bd      	mov	sp, r7
 801ad24:	bd80      	pop	{r7, pc}
 801ad26:	bf00      	nop
 801ad28:	08026ac0 	.word	0x08026ac0
 801ad2c:	08026be4 	.word	0x08026be4
 801ad30:	08026b14 	.word	0x08026b14
 801ad34:	08026bfc 	.word	0x08026bfc
 801ad38:	08026c18 	.word	0x08026c18

0801ad3c <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801ad3c:	b580      	push	{r7, lr}
 801ad3e:	b088      	sub	sp, #32
 801ad40:	af02      	add	r7, sp, #8
 801ad42:	60f8      	str	r0, [r7, #12]
 801ad44:	60b9      	str	r1, [r7, #8]
 801ad46:	607a      	str	r2, [r7, #4]
 801ad48:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801ad4a:	68fb      	ldr	r3, [r7, #12]
 801ad4c:	2b00      	cmp	r3, #0
 801ad4e:	d109      	bne.n	801ad64 <udp_sendto_if+0x28>
 801ad50:	4b2e      	ldr	r3, [pc, #184]	@ (801ae0c <udp_sendto_if+0xd0>)
 801ad52:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801ad56:	492e      	ldr	r1, [pc, #184]	@ (801ae10 <udp_sendto_if+0xd4>)
 801ad58:	482e      	ldr	r0, [pc, #184]	@ (801ae14 <udp_sendto_if+0xd8>)
 801ad5a:	f004 fa07 	bl	801f16c <iprintf>
 801ad5e:	f06f 030f 	mvn.w	r3, #15
 801ad62:	e04f      	b.n	801ae04 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801ad64:	68bb      	ldr	r3, [r7, #8]
 801ad66:	2b00      	cmp	r3, #0
 801ad68:	d109      	bne.n	801ad7e <udp_sendto_if+0x42>
 801ad6a:	4b28      	ldr	r3, [pc, #160]	@ (801ae0c <udp_sendto_if+0xd0>)
 801ad6c:	f240 2281 	movw	r2, #641	@ 0x281
 801ad70:	4929      	ldr	r1, [pc, #164]	@ (801ae18 <udp_sendto_if+0xdc>)
 801ad72:	4828      	ldr	r0, [pc, #160]	@ (801ae14 <udp_sendto_if+0xd8>)
 801ad74:	f004 f9fa 	bl	801f16c <iprintf>
 801ad78:	f06f 030f 	mvn.w	r3, #15
 801ad7c:	e042      	b.n	801ae04 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801ad7e:	687b      	ldr	r3, [r7, #4]
 801ad80:	2b00      	cmp	r3, #0
 801ad82:	d109      	bne.n	801ad98 <udp_sendto_if+0x5c>
 801ad84:	4b21      	ldr	r3, [pc, #132]	@ (801ae0c <udp_sendto_if+0xd0>)
 801ad86:	f240 2282 	movw	r2, #642	@ 0x282
 801ad8a:	4924      	ldr	r1, [pc, #144]	@ (801ae1c <udp_sendto_if+0xe0>)
 801ad8c:	4821      	ldr	r0, [pc, #132]	@ (801ae14 <udp_sendto_if+0xd8>)
 801ad8e:	f004 f9ed 	bl	801f16c <iprintf>
 801ad92:	f06f 030f 	mvn.w	r3, #15
 801ad96:	e035      	b.n	801ae04 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801ad98:	6a3b      	ldr	r3, [r7, #32]
 801ad9a:	2b00      	cmp	r3, #0
 801ad9c:	d109      	bne.n	801adb2 <udp_sendto_if+0x76>
 801ad9e:	4b1b      	ldr	r3, [pc, #108]	@ (801ae0c <udp_sendto_if+0xd0>)
 801ada0:	f240 2283 	movw	r2, #643	@ 0x283
 801ada4:	491e      	ldr	r1, [pc, #120]	@ (801ae20 <udp_sendto_if+0xe4>)
 801ada6:	481b      	ldr	r0, [pc, #108]	@ (801ae14 <udp_sendto_if+0xd8>)
 801ada8:	f004 f9e0 	bl	801f16c <iprintf>
 801adac:	f06f 030f 	mvn.w	r3, #15
 801adb0:	e028      	b.n	801ae04 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801adb2:	68fb      	ldr	r3, [r7, #12]
 801adb4:	2b00      	cmp	r3, #0
 801adb6:	d009      	beq.n	801adcc <udp_sendto_if+0x90>
 801adb8:	68fb      	ldr	r3, [r7, #12]
 801adba:	681b      	ldr	r3, [r3, #0]
 801adbc:	2b00      	cmp	r3, #0
 801adbe:	d005      	beq.n	801adcc <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801adc0:	68fb      	ldr	r3, [r7, #12]
 801adc2:	681b      	ldr	r3, [r3, #0]
 801adc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801adc8:	2be0      	cmp	r3, #224	@ 0xe0
 801adca:	d103      	bne.n	801add4 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801adcc:	6a3b      	ldr	r3, [r7, #32]
 801adce:	3304      	adds	r3, #4
 801add0:	617b      	str	r3, [r7, #20]
 801add2:	e00b      	b.n	801adec <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801add4:	68fb      	ldr	r3, [r7, #12]
 801add6:	681a      	ldr	r2, [r3, #0]
 801add8:	6a3b      	ldr	r3, [r7, #32]
 801adda:	3304      	adds	r3, #4
 801addc:	681b      	ldr	r3, [r3, #0]
 801adde:	429a      	cmp	r2, r3
 801ade0:	d002      	beq.n	801ade8 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801ade2:	f06f 0303 	mvn.w	r3, #3
 801ade6:	e00d      	b.n	801ae04 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801ade8:	68fb      	ldr	r3, [r7, #12]
 801adea:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801adec:	887a      	ldrh	r2, [r7, #2]
 801adee:	697b      	ldr	r3, [r7, #20]
 801adf0:	9301      	str	r3, [sp, #4]
 801adf2:	6a3b      	ldr	r3, [r7, #32]
 801adf4:	9300      	str	r3, [sp, #0]
 801adf6:	4613      	mov	r3, r2
 801adf8:	687a      	ldr	r2, [r7, #4]
 801adfa:	68b9      	ldr	r1, [r7, #8]
 801adfc:	68f8      	ldr	r0, [r7, #12]
 801adfe:	f000 f811 	bl	801ae24 <udp_sendto_if_src>
 801ae02:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801ae04:	4618      	mov	r0, r3
 801ae06:	3718      	adds	r7, #24
 801ae08:	46bd      	mov	sp, r7
 801ae0a:	bd80      	pop	{r7, pc}
 801ae0c:	08026ac0 	.word	0x08026ac0
 801ae10:	08026c34 	.word	0x08026c34
 801ae14:	08026b14 	.word	0x08026b14
 801ae18:	08026c50 	.word	0x08026c50
 801ae1c:	08026c6c 	.word	0x08026c6c
 801ae20:	08026c8c 	.word	0x08026c8c

0801ae24 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801ae24:	b580      	push	{r7, lr}
 801ae26:	b08c      	sub	sp, #48	@ 0x30
 801ae28:	af04      	add	r7, sp, #16
 801ae2a:	60f8      	str	r0, [r7, #12]
 801ae2c:	60b9      	str	r1, [r7, #8]
 801ae2e:	607a      	str	r2, [r7, #4]
 801ae30:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801ae32:	68fb      	ldr	r3, [r7, #12]
 801ae34:	2b00      	cmp	r3, #0
 801ae36:	d109      	bne.n	801ae4c <udp_sendto_if_src+0x28>
 801ae38:	4b6e      	ldr	r3, [pc, #440]	@ (801aff4 <udp_sendto_if_src+0x1d0>)
 801ae3a:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801ae3e:	496e      	ldr	r1, [pc, #440]	@ (801aff8 <udp_sendto_if_src+0x1d4>)
 801ae40:	486e      	ldr	r0, [pc, #440]	@ (801affc <udp_sendto_if_src+0x1d8>)
 801ae42:	f004 f993 	bl	801f16c <iprintf>
 801ae46:	f06f 030f 	mvn.w	r3, #15
 801ae4a:	e0ce      	b.n	801afea <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801ae4c:	68bb      	ldr	r3, [r7, #8]
 801ae4e:	2b00      	cmp	r3, #0
 801ae50:	d109      	bne.n	801ae66 <udp_sendto_if_src+0x42>
 801ae52:	4b68      	ldr	r3, [pc, #416]	@ (801aff4 <udp_sendto_if_src+0x1d0>)
 801ae54:	f240 22d2 	movw	r2, #722	@ 0x2d2
 801ae58:	4969      	ldr	r1, [pc, #420]	@ (801b000 <udp_sendto_if_src+0x1dc>)
 801ae5a:	4868      	ldr	r0, [pc, #416]	@ (801affc <udp_sendto_if_src+0x1d8>)
 801ae5c:	f004 f986 	bl	801f16c <iprintf>
 801ae60:	f06f 030f 	mvn.w	r3, #15
 801ae64:	e0c1      	b.n	801afea <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801ae66:	687b      	ldr	r3, [r7, #4]
 801ae68:	2b00      	cmp	r3, #0
 801ae6a:	d109      	bne.n	801ae80 <udp_sendto_if_src+0x5c>
 801ae6c:	4b61      	ldr	r3, [pc, #388]	@ (801aff4 <udp_sendto_if_src+0x1d0>)
 801ae6e:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801ae72:	4964      	ldr	r1, [pc, #400]	@ (801b004 <udp_sendto_if_src+0x1e0>)
 801ae74:	4861      	ldr	r0, [pc, #388]	@ (801affc <udp_sendto_if_src+0x1d8>)
 801ae76:	f004 f979 	bl	801f16c <iprintf>
 801ae7a:	f06f 030f 	mvn.w	r3, #15
 801ae7e:	e0b4      	b.n	801afea <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801ae80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ae82:	2b00      	cmp	r3, #0
 801ae84:	d109      	bne.n	801ae9a <udp_sendto_if_src+0x76>
 801ae86:	4b5b      	ldr	r3, [pc, #364]	@ (801aff4 <udp_sendto_if_src+0x1d0>)
 801ae88:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 801ae8c:	495e      	ldr	r1, [pc, #376]	@ (801b008 <udp_sendto_if_src+0x1e4>)
 801ae8e:	485b      	ldr	r0, [pc, #364]	@ (801affc <udp_sendto_if_src+0x1d8>)
 801ae90:	f004 f96c 	bl	801f16c <iprintf>
 801ae94:	f06f 030f 	mvn.w	r3, #15
 801ae98:	e0a7      	b.n	801afea <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801ae9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ae9c:	2b00      	cmp	r3, #0
 801ae9e:	d109      	bne.n	801aeb4 <udp_sendto_if_src+0x90>
 801aea0:	4b54      	ldr	r3, [pc, #336]	@ (801aff4 <udp_sendto_if_src+0x1d0>)
 801aea2:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801aea6:	4959      	ldr	r1, [pc, #356]	@ (801b00c <udp_sendto_if_src+0x1e8>)
 801aea8:	4854      	ldr	r0, [pc, #336]	@ (801affc <udp_sendto_if_src+0x1d8>)
 801aeaa:	f004 f95f 	bl	801f16c <iprintf>
 801aeae:	f06f 030f 	mvn.w	r3, #15
 801aeb2:	e09a      	b.n	801afea <udp_sendto_if_src+0x1c6>
    return ERR_VAL;
  }

#if LWIP_IPV4 && IP_SOF_BROADCAST
  /* broadcast filter? */
  if (!ip_get_option(pcb, SOF_BROADCAST) &&
 801aeb4:	68fb      	ldr	r3, [r7, #12]
 801aeb6:	7a5b      	ldrb	r3, [r3, #9]
 801aeb8:	f003 0320 	and.w	r3, r3, #32
 801aebc:	2b00      	cmp	r3, #0
 801aebe:	d10b      	bne.n	801aed8 <udp_sendto_if_src+0xb4>
#if LWIP_IPV6
      IP_IS_V4(dst_ip) &&
#endif /* LWIP_IPV6 */
      ip_addr_isbroadcast(dst_ip, netif)) {
 801aec0:	687b      	ldr	r3, [r7, #4]
 801aec2:	681b      	ldr	r3, [r3, #0]
 801aec4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801aec6:	4618      	mov	r0, r3
 801aec8:	f001 fea8 	bl	801cc1c <ip4_addr_isbroadcast_u32>
 801aecc:	4603      	mov	r3, r0
  if (!ip_get_option(pcb, SOF_BROADCAST) &&
 801aece:	2b00      	cmp	r3, #0
 801aed0:	d002      	beq.n	801aed8 <udp_sendto_if_src+0xb4>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("udp_sendto_if: SOF_BROADCAST not enabled on pcb %p\n", (void *)pcb));
    return ERR_VAL;
 801aed2:	f06f 0305 	mvn.w	r3, #5
 801aed6:	e088      	b.n	801afea <udp_sendto_if_src+0x1c6>
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801aed8:	68fb      	ldr	r3, [r7, #12]
 801aeda:	8a5b      	ldrh	r3, [r3, #18]
 801aedc:	2b00      	cmp	r3, #0
 801aede:	d10f      	bne.n	801af00 <udp_sendto_if_src+0xdc>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801aee0:	68f9      	ldr	r1, [r7, #12]
 801aee2:	68fb      	ldr	r3, [r7, #12]
 801aee4:	8a5b      	ldrh	r3, [r3, #18]
 801aee6:	461a      	mov	r2, r3
 801aee8:	68f8      	ldr	r0, [r7, #12]
 801aeea:	f000 f893 	bl	801b014 <udp_bind>
 801aeee:	4603      	mov	r3, r0
 801aef0:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801aef2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801aef6:	2b00      	cmp	r3, #0
 801aef8:	d002      	beq.n	801af00 <udp_sendto_if_src+0xdc>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801aefa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801aefe:	e074      	b.n	801afea <udp_sendto_if_src+0x1c6>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801af00:	68bb      	ldr	r3, [r7, #8]
 801af02:	891b      	ldrh	r3, [r3, #8]
 801af04:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801af08:	4293      	cmp	r3, r2
 801af0a:	d902      	bls.n	801af12 <udp_sendto_if_src+0xee>
    return ERR_MEM;
 801af0c:	f04f 33ff 	mov.w	r3, #4294967295
 801af10:	e06b      	b.n	801afea <udp_sendto_if_src+0x1c6>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801af12:	2108      	movs	r1, #8
 801af14:	68b8      	ldr	r0, [r7, #8]
 801af16:	f7f8 fcef 	bl	80138f8 <pbuf_add_header>
 801af1a:	4603      	mov	r3, r0
 801af1c:	2b00      	cmp	r3, #0
 801af1e:	d015      	beq.n	801af4c <udp_sendto_if_src+0x128>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801af20:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801af24:	2108      	movs	r1, #8
 801af26:	2022      	movs	r0, #34	@ 0x22
 801af28:	f7f8 fa98 	bl	801345c <pbuf_alloc>
 801af2c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801af2e:	69fb      	ldr	r3, [r7, #28]
 801af30:	2b00      	cmp	r3, #0
 801af32:	d102      	bne.n	801af3a <udp_sendto_if_src+0x116>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801af34:	f04f 33ff 	mov.w	r3, #4294967295
 801af38:	e057      	b.n	801afea <udp_sendto_if_src+0x1c6>
    }
    if (p->tot_len != 0) {
 801af3a:	68bb      	ldr	r3, [r7, #8]
 801af3c:	891b      	ldrh	r3, [r3, #8]
 801af3e:	2b00      	cmp	r3, #0
 801af40:	d006      	beq.n	801af50 <udp_sendto_if_src+0x12c>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801af42:	68b9      	ldr	r1, [r7, #8]
 801af44:	69f8      	ldr	r0, [r7, #28]
 801af46:	f7f8 fe91 	bl	8013c6c <pbuf_chain>
 801af4a:	e001      	b.n	801af50 <udp_sendto_if_src+0x12c>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801af4c:	68bb      	ldr	r3, [r7, #8]
 801af4e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801af50:	69fb      	ldr	r3, [r7, #28]
 801af52:	895b      	ldrh	r3, [r3, #10]
 801af54:	2b07      	cmp	r3, #7
 801af56:	d806      	bhi.n	801af66 <udp_sendto_if_src+0x142>
 801af58:	4b26      	ldr	r3, [pc, #152]	@ (801aff4 <udp_sendto_if_src+0x1d0>)
 801af5a:	f240 320d 	movw	r2, #781	@ 0x30d
 801af5e:	492c      	ldr	r1, [pc, #176]	@ (801b010 <udp_sendto_if_src+0x1ec>)
 801af60:	4826      	ldr	r0, [pc, #152]	@ (801affc <udp_sendto_if_src+0x1d8>)
 801af62:	f004 f903 	bl	801f16c <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801af66:	69fb      	ldr	r3, [r7, #28]
 801af68:	685b      	ldr	r3, [r3, #4]
 801af6a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801af6c:	68fb      	ldr	r3, [r7, #12]
 801af6e:	8a5b      	ldrh	r3, [r3, #18]
 801af70:	4618      	mov	r0, r3
 801af72:	f7f6 f97d 	bl	8011270 <lwip_htons>
 801af76:	4603      	mov	r3, r0
 801af78:	461a      	mov	r2, r3
 801af7a:	697b      	ldr	r3, [r7, #20]
 801af7c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801af7e:	887b      	ldrh	r3, [r7, #2]
 801af80:	4618      	mov	r0, r3
 801af82:	f7f6 f975 	bl	8011270 <lwip_htons>
 801af86:	4603      	mov	r3, r0
 801af88:	461a      	mov	r2, r3
 801af8a:	697b      	ldr	r3, [r7, #20]
 801af8c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801af8e:	697b      	ldr	r3, [r7, #20]
 801af90:	2200      	movs	r2, #0
 801af92:	719a      	strb	r2, [r3, #6]
 801af94:	2200      	movs	r2, #0
 801af96:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801af98:	69fb      	ldr	r3, [r7, #28]
 801af9a:	891b      	ldrh	r3, [r3, #8]
 801af9c:	4618      	mov	r0, r3
 801af9e:	f7f6 f967 	bl	8011270 <lwip_htons>
 801afa2:	4603      	mov	r3, r0
 801afa4:	461a      	mov	r2, r3
 801afa6:	697b      	ldr	r3, [r7, #20]
 801afa8:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801afaa:	2311      	movs	r3, #17
 801afac:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801afae:	68fb      	ldr	r3, [r7, #12]
 801afb0:	7adb      	ldrb	r3, [r3, #11]
 801afb2:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801afb4:	68fb      	ldr	r3, [r7, #12]
 801afb6:	7a9b      	ldrb	r3, [r3, #10]
 801afb8:	7cb9      	ldrb	r1, [r7, #18]
 801afba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801afbc:	9202      	str	r2, [sp, #8]
 801afbe:	7cfa      	ldrb	r2, [r7, #19]
 801afc0:	9201      	str	r2, [sp, #4]
 801afc2:	9300      	str	r3, [sp, #0]
 801afc4:	460b      	mov	r3, r1
 801afc6:	687a      	ldr	r2, [r7, #4]
 801afc8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801afca:	69f8      	ldr	r0, [r7, #28]
 801afcc:	f001 fd78 	bl	801cac0 <ip4_output_if_src>
 801afd0:	4603      	mov	r3, r0
 801afd2:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801afd4:	69fa      	ldr	r2, [r7, #28]
 801afd6:	68bb      	ldr	r3, [r7, #8]
 801afd8:	429a      	cmp	r2, r3
 801afda:	d004      	beq.n	801afe6 <udp_sendto_if_src+0x1c2>
    /* free the header pbuf */
    pbuf_free(q);
 801afdc:	69f8      	ldr	r0, [r7, #28]
 801afde:	f7f8 fd21 	bl	8013a24 <pbuf_free>
    q = NULL;
 801afe2:	2300      	movs	r3, #0
 801afe4:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801afe6:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801afea:	4618      	mov	r0, r3
 801afec:	3720      	adds	r7, #32
 801afee:	46bd      	mov	sp, r7
 801aff0:	bd80      	pop	{r7, pc}
 801aff2:	bf00      	nop
 801aff4:	08026ac0 	.word	0x08026ac0
 801aff8:	08026cac 	.word	0x08026cac
 801affc:	08026b14 	.word	0x08026b14
 801b000:	08026ccc 	.word	0x08026ccc
 801b004:	08026cec 	.word	0x08026cec
 801b008:	08026d10 	.word	0x08026d10
 801b00c:	08026d34 	.word	0x08026d34
 801b010:	08026d58 	.word	0x08026d58

0801b014 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801b014:	b580      	push	{r7, lr}
 801b016:	b086      	sub	sp, #24
 801b018:	af00      	add	r7, sp, #0
 801b01a:	60f8      	str	r0, [r7, #12]
 801b01c:	60b9      	str	r1, [r7, #8]
 801b01e:	4613      	mov	r3, r2
 801b020:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801b022:	68bb      	ldr	r3, [r7, #8]
 801b024:	2b00      	cmp	r3, #0
 801b026:	d101      	bne.n	801b02c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801b028:	4b39      	ldr	r3, [pc, #228]	@ (801b110 <udp_bind+0xfc>)
 801b02a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801b02c:	68fb      	ldr	r3, [r7, #12]
 801b02e:	2b00      	cmp	r3, #0
 801b030:	d109      	bne.n	801b046 <udp_bind+0x32>
 801b032:	4b38      	ldr	r3, [pc, #224]	@ (801b114 <udp_bind+0x100>)
 801b034:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801b038:	4937      	ldr	r1, [pc, #220]	@ (801b118 <udp_bind+0x104>)
 801b03a:	4838      	ldr	r0, [pc, #224]	@ (801b11c <udp_bind+0x108>)
 801b03c:	f004 f896 	bl	801f16c <iprintf>
 801b040:	f06f 030f 	mvn.w	r3, #15
 801b044:	e060      	b.n	801b108 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801b046:	2300      	movs	r3, #0
 801b048:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b04a:	4b35      	ldr	r3, [pc, #212]	@ (801b120 <udp_bind+0x10c>)
 801b04c:	681b      	ldr	r3, [r3, #0]
 801b04e:	617b      	str	r3, [r7, #20]
 801b050:	e009      	b.n	801b066 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801b052:	68fa      	ldr	r2, [r7, #12]
 801b054:	697b      	ldr	r3, [r7, #20]
 801b056:	429a      	cmp	r2, r3
 801b058:	d102      	bne.n	801b060 <udp_bind+0x4c>
      rebind = 1;
 801b05a:	2301      	movs	r3, #1
 801b05c:	74fb      	strb	r3, [r7, #19]
      break;
 801b05e:	e005      	b.n	801b06c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b060:	697b      	ldr	r3, [r7, #20]
 801b062:	68db      	ldr	r3, [r3, #12]
 801b064:	617b      	str	r3, [r7, #20]
 801b066:	697b      	ldr	r3, [r7, #20]
 801b068:	2b00      	cmp	r3, #0
 801b06a:	d1f2      	bne.n	801b052 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801b06c:	88fb      	ldrh	r3, [r7, #6]
 801b06e:	2b00      	cmp	r3, #0
 801b070:	d109      	bne.n	801b086 <udp_bind+0x72>
    port = udp_new_port();
 801b072:	f7ff fc23 	bl	801a8bc <udp_new_port>
 801b076:	4603      	mov	r3, r0
 801b078:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801b07a:	88fb      	ldrh	r3, [r7, #6]
 801b07c:	2b00      	cmp	r3, #0
 801b07e:	d12c      	bne.n	801b0da <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801b080:	f06f 0307 	mvn.w	r3, #7
 801b084:	e040      	b.n	801b108 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b086:	4b26      	ldr	r3, [pc, #152]	@ (801b120 <udp_bind+0x10c>)
 801b088:	681b      	ldr	r3, [r3, #0]
 801b08a:	617b      	str	r3, [r7, #20]
 801b08c:	e022      	b.n	801b0d4 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801b08e:	68fa      	ldr	r2, [r7, #12]
 801b090:	697b      	ldr	r3, [r7, #20]
 801b092:	429a      	cmp	r2, r3
 801b094:	d01b      	beq.n	801b0ce <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801b096:	697b      	ldr	r3, [r7, #20]
 801b098:	8a5b      	ldrh	r3, [r3, #18]
 801b09a:	88fa      	ldrh	r2, [r7, #6]
 801b09c:	429a      	cmp	r2, r3
 801b09e:	d116      	bne.n	801b0ce <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b0a0:	697b      	ldr	r3, [r7, #20]
 801b0a2:	681a      	ldr	r2, [r3, #0]
 801b0a4:	68bb      	ldr	r3, [r7, #8]
 801b0a6:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801b0a8:	429a      	cmp	r2, r3
 801b0aa:	d00d      	beq.n	801b0c8 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b0ac:	68bb      	ldr	r3, [r7, #8]
 801b0ae:	2b00      	cmp	r3, #0
 801b0b0:	d00a      	beq.n	801b0c8 <udp_bind+0xb4>
 801b0b2:	68bb      	ldr	r3, [r7, #8]
 801b0b4:	681b      	ldr	r3, [r3, #0]
 801b0b6:	2b00      	cmp	r3, #0
 801b0b8:	d006      	beq.n	801b0c8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801b0ba:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801b0bc:	2b00      	cmp	r3, #0
 801b0be:	d003      	beq.n	801b0c8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801b0c0:	697b      	ldr	r3, [r7, #20]
 801b0c2:	681b      	ldr	r3, [r3, #0]
 801b0c4:	2b00      	cmp	r3, #0
 801b0c6:	d102      	bne.n	801b0ce <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801b0c8:	f06f 0307 	mvn.w	r3, #7
 801b0cc:	e01c      	b.n	801b108 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b0ce:	697b      	ldr	r3, [r7, #20]
 801b0d0:	68db      	ldr	r3, [r3, #12]
 801b0d2:	617b      	str	r3, [r7, #20]
 801b0d4:	697b      	ldr	r3, [r7, #20]
 801b0d6:	2b00      	cmp	r3, #0
 801b0d8:	d1d9      	bne.n	801b08e <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801b0da:	68bb      	ldr	r3, [r7, #8]
 801b0dc:	2b00      	cmp	r3, #0
 801b0de:	d002      	beq.n	801b0e6 <udp_bind+0xd2>
 801b0e0:	68bb      	ldr	r3, [r7, #8]
 801b0e2:	681b      	ldr	r3, [r3, #0]
 801b0e4:	e000      	b.n	801b0e8 <udp_bind+0xd4>
 801b0e6:	2300      	movs	r3, #0
 801b0e8:	68fa      	ldr	r2, [r7, #12]
 801b0ea:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801b0ec:	68fb      	ldr	r3, [r7, #12]
 801b0ee:	88fa      	ldrh	r2, [r7, #6]
 801b0f0:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801b0f2:	7cfb      	ldrb	r3, [r7, #19]
 801b0f4:	2b00      	cmp	r3, #0
 801b0f6:	d106      	bne.n	801b106 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801b0f8:	4b09      	ldr	r3, [pc, #36]	@ (801b120 <udp_bind+0x10c>)
 801b0fa:	681a      	ldr	r2, [r3, #0]
 801b0fc:	68fb      	ldr	r3, [r7, #12]
 801b0fe:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801b100:	4a07      	ldr	r2, [pc, #28]	@ (801b120 <udp_bind+0x10c>)
 801b102:	68fb      	ldr	r3, [r7, #12]
 801b104:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801b106:	2300      	movs	r3, #0
}
 801b108:	4618      	mov	r0, r3
 801b10a:	3718      	adds	r7, #24
 801b10c:	46bd      	mov	sp, r7
 801b10e:	bd80      	pop	{r7, pc}
 801b110:	080276bc 	.word	0x080276bc
 801b114:	08026ac0 	.word	0x08026ac0
 801b118:	08026d88 	.word	0x08026d88
 801b11c:	08026b14 	.word	0x08026b14
 801b120:	20067dd4 	.word	0x20067dd4

0801b124 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801b124:	b580      	push	{r7, lr}
 801b126:	b086      	sub	sp, #24
 801b128:	af00      	add	r7, sp, #0
 801b12a:	60f8      	str	r0, [r7, #12]
 801b12c:	60b9      	str	r1, [r7, #8]
 801b12e:	4613      	mov	r3, r2
 801b130:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801b132:	68fb      	ldr	r3, [r7, #12]
 801b134:	2b00      	cmp	r3, #0
 801b136:	d109      	bne.n	801b14c <udp_connect+0x28>
 801b138:	4b2c      	ldr	r3, [pc, #176]	@ (801b1ec <udp_connect+0xc8>)
 801b13a:	f240 4235 	movw	r2, #1077	@ 0x435
 801b13e:	492c      	ldr	r1, [pc, #176]	@ (801b1f0 <udp_connect+0xcc>)
 801b140:	482c      	ldr	r0, [pc, #176]	@ (801b1f4 <udp_connect+0xd0>)
 801b142:	f004 f813 	bl	801f16c <iprintf>
 801b146:	f06f 030f 	mvn.w	r3, #15
 801b14a:	e04b      	b.n	801b1e4 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801b14c:	68bb      	ldr	r3, [r7, #8]
 801b14e:	2b00      	cmp	r3, #0
 801b150:	d109      	bne.n	801b166 <udp_connect+0x42>
 801b152:	4b26      	ldr	r3, [pc, #152]	@ (801b1ec <udp_connect+0xc8>)
 801b154:	f240 4236 	movw	r2, #1078	@ 0x436
 801b158:	4927      	ldr	r1, [pc, #156]	@ (801b1f8 <udp_connect+0xd4>)
 801b15a:	4826      	ldr	r0, [pc, #152]	@ (801b1f4 <udp_connect+0xd0>)
 801b15c:	f004 f806 	bl	801f16c <iprintf>
 801b160:	f06f 030f 	mvn.w	r3, #15
 801b164:	e03e      	b.n	801b1e4 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 801b166:	68fb      	ldr	r3, [r7, #12]
 801b168:	8a5b      	ldrh	r3, [r3, #18]
 801b16a:	2b00      	cmp	r3, #0
 801b16c:	d10f      	bne.n	801b18e <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801b16e:	68f9      	ldr	r1, [r7, #12]
 801b170:	68fb      	ldr	r3, [r7, #12]
 801b172:	8a5b      	ldrh	r3, [r3, #18]
 801b174:	461a      	mov	r2, r3
 801b176:	68f8      	ldr	r0, [r7, #12]
 801b178:	f7ff ff4c 	bl	801b014 <udp_bind>
 801b17c:	4603      	mov	r3, r0
 801b17e:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 801b180:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801b184:	2b00      	cmp	r3, #0
 801b186:	d002      	beq.n	801b18e <udp_connect+0x6a>
      return err;
 801b188:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801b18c:	e02a      	b.n	801b1e4 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801b18e:	68bb      	ldr	r3, [r7, #8]
 801b190:	2b00      	cmp	r3, #0
 801b192:	d002      	beq.n	801b19a <udp_connect+0x76>
 801b194:	68bb      	ldr	r3, [r7, #8]
 801b196:	681b      	ldr	r3, [r3, #0]
 801b198:	e000      	b.n	801b19c <udp_connect+0x78>
 801b19a:	2300      	movs	r3, #0
 801b19c:	68fa      	ldr	r2, [r7, #12]
 801b19e:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 801b1a0:	68fb      	ldr	r3, [r7, #12]
 801b1a2:	88fa      	ldrh	r2, [r7, #6]
 801b1a4:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801b1a6:	68fb      	ldr	r3, [r7, #12]
 801b1a8:	7c1b      	ldrb	r3, [r3, #16]
 801b1aa:	f043 0304 	orr.w	r3, r3, #4
 801b1ae:	b2da      	uxtb	r2, r3
 801b1b0:	68fb      	ldr	r3, [r7, #12]
 801b1b2:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b1b4:	4b11      	ldr	r3, [pc, #68]	@ (801b1fc <udp_connect+0xd8>)
 801b1b6:	681b      	ldr	r3, [r3, #0]
 801b1b8:	617b      	str	r3, [r7, #20]
 801b1ba:	e008      	b.n	801b1ce <udp_connect+0xaa>
    if (pcb == ipcb) {
 801b1bc:	68fa      	ldr	r2, [r7, #12]
 801b1be:	697b      	ldr	r3, [r7, #20]
 801b1c0:	429a      	cmp	r2, r3
 801b1c2:	d101      	bne.n	801b1c8 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 801b1c4:	2300      	movs	r3, #0
 801b1c6:	e00d      	b.n	801b1e4 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801b1c8:	697b      	ldr	r3, [r7, #20]
 801b1ca:	68db      	ldr	r3, [r3, #12]
 801b1cc:	617b      	str	r3, [r7, #20]
 801b1ce:	697b      	ldr	r3, [r7, #20]
 801b1d0:	2b00      	cmp	r3, #0
 801b1d2:	d1f3      	bne.n	801b1bc <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 801b1d4:	4b09      	ldr	r3, [pc, #36]	@ (801b1fc <udp_connect+0xd8>)
 801b1d6:	681a      	ldr	r2, [r3, #0]
 801b1d8:	68fb      	ldr	r3, [r7, #12]
 801b1da:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 801b1dc:	4a07      	ldr	r2, [pc, #28]	@ (801b1fc <udp_connect+0xd8>)
 801b1de:	68fb      	ldr	r3, [r7, #12]
 801b1e0:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 801b1e2:	2300      	movs	r3, #0
}
 801b1e4:	4618      	mov	r0, r3
 801b1e6:	3718      	adds	r7, #24
 801b1e8:	46bd      	mov	sp, r7
 801b1ea:	bd80      	pop	{r7, pc}
 801b1ec:	08026ac0 	.word	0x08026ac0
 801b1f0:	08026da0 	.word	0x08026da0
 801b1f4:	08026b14 	.word	0x08026b14
 801b1f8:	08026dbc 	.word	0x08026dbc
 801b1fc:	20067dd4 	.word	0x20067dd4

0801b200 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801b200:	b580      	push	{r7, lr}
 801b202:	b084      	sub	sp, #16
 801b204:	af00      	add	r7, sp, #0
 801b206:	60f8      	str	r0, [r7, #12]
 801b208:	60b9      	str	r1, [r7, #8]
 801b20a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801b20c:	68fb      	ldr	r3, [r7, #12]
 801b20e:	2b00      	cmp	r3, #0
 801b210:	d107      	bne.n	801b222 <udp_recv+0x22>
 801b212:	4b08      	ldr	r3, [pc, #32]	@ (801b234 <udp_recv+0x34>)
 801b214:	f240 428a 	movw	r2, #1162	@ 0x48a
 801b218:	4907      	ldr	r1, [pc, #28]	@ (801b238 <udp_recv+0x38>)
 801b21a:	4808      	ldr	r0, [pc, #32]	@ (801b23c <udp_recv+0x3c>)
 801b21c:	f003 ffa6 	bl	801f16c <iprintf>
 801b220:	e005      	b.n	801b22e <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801b222:	68fb      	ldr	r3, [r7, #12]
 801b224:	68ba      	ldr	r2, [r7, #8]
 801b226:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801b228:	68fb      	ldr	r3, [r7, #12]
 801b22a:	687a      	ldr	r2, [r7, #4]
 801b22c:	61da      	str	r2, [r3, #28]
}
 801b22e:	3710      	adds	r7, #16
 801b230:	46bd      	mov	sp, r7
 801b232:	bd80      	pop	{r7, pc}
 801b234:	08026ac0 	.word	0x08026ac0
 801b238:	08026df4 	.word	0x08026df4
 801b23c:	08026b14 	.word	0x08026b14

0801b240 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801b240:	b580      	push	{r7, lr}
 801b242:	b084      	sub	sp, #16
 801b244:	af00      	add	r7, sp, #0
 801b246:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801b248:	687b      	ldr	r3, [r7, #4]
 801b24a:	2b00      	cmp	r3, #0
 801b24c:	d107      	bne.n	801b25e <udp_remove+0x1e>
 801b24e:	4b19      	ldr	r3, [pc, #100]	@ (801b2b4 <udp_remove+0x74>)
 801b250:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 801b254:	4918      	ldr	r1, [pc, #96]	@ (801b2b8 <udp_remove+0x78>)
 801b256:	4819      	ldr	r0, [pc, #100]	@ (801b2bc <udp_remove+0x7c>)
 801b258:	f003 ff88 	bl	801f16c <iprintf>
 801b25c:	e026      	b.n	801b2ac <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801b25e:	4b18      	ldr	r3, [pc, #96]	@ (801b2c0 <udp_remove+0x80>)
 801b260:	681b      	ldr	r3, [r3, #0]
 801b262:	687a      	ldr	r2, [r7, #4]
 801b264:	429a      	cmp	r2, r3
 801b266:	d105      	bne.n	801b274 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801b268:	4b15      	ldr	r3, [pc, #84]	@ (801b2c0 <udp_remove+0x80>)
 801b26a:	681b      	ldr	r3, [r3, #0]
 801b26c:	68db      	ldr	r3, [r3, #12]
 801b26e:	4a14      	ldr	r2, [pc, #80]	@ (801b2c0 <udp_remove+0x80>)
 801b270:	6013      	str	r3, [r2, #0]
 801b272:	e017      	b.n	801b2a4 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801b274:	4b12      	ldr	r3, [pc, #72]	@ (801b2c0 <udp_remove+0x80>)
 801b276:	681b      	ldr	r3, [r3, #0]
 801b278:	60fb      	str	r3, [r7, #12]
 801b27a:	e010      	b.n	801b29e <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801b27c:	68fb      	ldr	r3, [r7, #12]
 801b27e:	68db      	ldr	r3, [r3, #12]
 801b280:	2b00      	cmp	r3, #0
 801b282:	d009      	beq.n	801b298 <udp_remove+0x58>
 801b284:	68fb      	ldr	r3, [r7, #12]
 801b286:	68db      	ldr	r3, [r3, #12]
 801b288:	687a      	ldr	r2, [r7, #4]
 801b28a:	429a      	cmp	r2, r3
 801b28c:	d104      	bne.n	801b298 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801b28e:	687b      	ldr	r3, [r7, #4]
 801b290:	68da      	ldr	r2, [r3, #12]
 801b292:	68fb      	ldr	r3, [r7, #12]
 801b294:	60da      	str	r2, [r3, #12]
        break;
 801b296:	e005      	b.n	801b2a4 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801b298:	68fb      	ldr	r3, [r7, #12]
 801b29a:	68db      	ldr	r3, [r3, #12]
 801b29c:	60fb      	str	r3, [r7, #12]
 801b29e:	68fb      	ldr	r3, [r7, #12]
 801b2a0:	2b00      	cmp	r3, #0
 801b2a2:	d1eb      	bne.n	801b27c <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801b2a4:	6879      	ldr	r1, [r7, #4]
 801b2a6:	2000      	movs	r0, #0
 801b2a8:	f7f7 fd18 	bl	8012cdc <memp_free>
}
 801b2ac:	3710      	adds	r7, #16
 801b2ae:	46bd      	mov	sp, r7
 801b2b0:	bd80      	pop	{r7, pc}
 801b2b2:	bf00      	nop
 801b2b4:	08026ac0 	.word	0x08026ac0
 801b2b8:	08026e0c 	.word	0x08026e0c
 801b2bc:	08026b14 	.word	0x08026b14
 801b2c0:	20067dd4 	.word	0x20067dd4

0801b2c4 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801b2c4:	b580      	push	{r7, lr}
 801b2c6:	b082      	sub	sp, #8
 801b2c8:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801b2ca:	2000      	movs	r0, #0
 801b2cc:	f7f7 fc90 	bl	8012bf0 <memp_malloc>
 801b2d0:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801b2d2:	687b      	ldr	r3, [r7, #4]
 801b2d4:	2b00      	cmp	r3, #0
 801b2d6:	d007      	beq.n	801b2e8 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801b2d8:	2220      	movs	r2, #32
 801b2da:	2100      	movs	r1, #0
 801b2dc:	6878      	ldr	r0, [r7, #4]
 801b2de:	f004 f979 	bl	801f5d4 <memset>
    pcb->ttl = UDP_TTL;
 801b2e2:	687b      	ldr	r3, [r7, #4]
 801b2e4:	22ff      	movs	r2, #255	@ 0xff
 801b2e6:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801b2e8:	687b      	ldr	r3, [r7, #4]
}
 801b2ea:	4618      	mov	r0, r3
 801b2ec:	3708      	adds	r7, #8
 801b2ee:	46bd      	mov	sp, r7
 801b2f0:	bd80      	pop	{r7, pc}

0801b2f2 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801b2f2:	b580      	push	{r7, lr}
 801b2f4:	b084      	sub	sp, #16
 801b2f6:	af00      	add	r7, sp, #0
 801b2f8:	4603      	mov	r3, r0
 801b2fa:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801b2fc:	f7ff ffe2 	bl	801b2c4 <udp_new>
 801b300:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801b302:	68fb      	ldr	r3, [r7, #12]
}
 801b304:	4618      	mov	r0, r3
 801b306:	3710      	adds	r7, #16
 801b308:	46bd      	mov	sp, r7
 801b30a:	bd80      	pop	{r7, pc}

0801b30c <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801b30c:	b480      	push	{r7}
 801b30e:	b085      	sub	sp, #20
 801b310:	af00      	add	r7, sp, #0
 801b312:	6078      	str	r0, [r7, #4]
 801b314:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801b316:	687b      	ldr	r3, [r7, #4]
 801b318:	2b00      	cmp	r3, #0
 801b31a:	d01e      	beq.n	801b35a <udp_netif_ip_addr_changed+0x4e>
 801b31c:	687b      	ldr	r3, [r7, #4]
 801b31e:	681b      	ldr	r3, [r3, #0]
 801b320:	2b00      	cmp	r3, #0
 801b322:	d01a      	beq.n	801b35a <udp_netif_ip_addr_changed+0x4e>
 801b324:	683b      	ldr	r3, [r7, #0]
 801b326:	2b00      	cmp	r3, #0
 801b328:	d017      	beq.n	801b35a <udp_netif_ip_addr_changed+0x4e>
 801b32a:	683b      	ldr	r3, [r7, #0]
 801b32c:	681b      	ldr	r3, [r3, #0]
 801b32e:	2b00      	cmp	r3, #0
 801b330:	d013      	beq.n	801b35a <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801b332:	4b0d      	ldr	r3, [pc, #52]	@ (801b368 <udp_netif_ip_addr_changed+0x5c>)
 801b334:	681b      	ldr	r3, [r3, #0]
 801b336:	60fb      	str	r3, [r7, #12]
 801b338:	e00c      	b.n	801b354 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801b33a:	68fb      	ldr	r3, [r7, #12]
 801b33c:	681a      	ldr	r2, [r3, #0]
 801b33e:	687b      	ldr	r3, [r7, #4]
 801b340:	681b      	ldr	r3, [r3, #0]
 801b342:	429a      	cmp	r2, r3
 801b344:	d103      	bne.n	801b34e <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801b346:	683b      	ldr	r3, [r7, #0]
 801b348:	681a      	ldr	r2, [r3, #0]
 801b34a:	68fb      	ldr	r3, [r7, #12]
 801b34c:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801b34e:	68fb      	ldr	r3, [r7, #12]
 801b350:	68db      	ldr	r3, [r3, #12]
 801b352:	60fb      	str	r3, [r7, #12]
 801b354:	68fb      	ldr	r3, [r7, #12]
 801b356:	2b00      	cmp	r3, #0
 801b358:	d1ef      	bne.n	801b33a <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801b35a:	bf00      	nop
 801b35c:	3714      	adds	r7, #20
 801b35e:	46bd      	mov	sp, r7
 801b360:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b364:	4770      	bx	lr
 801b366:	bf00      	nop
 801b368:	20067dd4 	.word	0x20067dd4

0801b36c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801b36c:	b580      	push	{r7, lr}
 801b36e:	b082      	sub	sp, #8
 801b370:	af00      	add	r7, sp, #0
 801b372:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801b374:	4915      	ldr	r1, [pc, #84]	@ (801b3cc <etharp_free_entry+0x60>)
 801b376:	687a      	ldr	r2, [r7, #4]
 801b378:	4613      	mov	r3, r2
 801b37a:	005b      	lsls	r3, r3, #1
 801b37c:	4413      	add	r3, r2
 801b37e:	00db      	lsls	r3, r3, #3
 801b380:	440b      	add	r3, r1
 801b382:	681b      	ldr	r3, [r3, #0]
 801b384:	2b00      	cmp	r3, #0
 801b386:	d013      	beq.n	801b3b0 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801b388:	4910      	ldr	r1, [pc, #64]	@ (801b3cc <etharp_free_entry+0x60>)
 801b38a:	687a      	ldr	r2, [r7, #4]
 801b38c:	4613      	mov	r3, r2
 801b38e:	005b      	lsls	r3, r3, #1
 801b390:	4413      	add	r3, r2
 801b392:	00db      	lsls	r3, r3, #3
 801b394:	440b      	add	r3, r1
 801b396:	681b      	ldr	r3, [r3, #0]
 801b398:	4618      	mov	r0, r3
 801b39a:	f7f8 fb43 	bl	8013a24 <pbuf_free>
    arp_table[i].q = NULL;
 801b39e:	490b      	ldr	r1, [pc, #44]	@ (801b3cc <etharp_free_entry+0x60>)
 801b3a0:	687a      	ldr	r2, [r7, #4]
 801b3a2:	4613      	mov	r3, r2
 801b3a4:	005b      	lsls	r3, r3, #1
 801b3a6:	4413      	add	r3, r2
 801b3a8:	00db      	lsls	r3, r3, #3
 801b3aa:	440b      	add	r3, r1
 801b3ac:	2200      	movs	r2, #0
 801b3ae:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801b3b0:	4906      	ldr	r1, [pc, #24]	@ (801b3cc <etharp_free_entry+0x60>)
 801b3b2:	687a      	ldr	r2, [r7, #4]
 801b3b4:	4613      	mov	r3, r2
 801b3b6:	005b      	lsls	r3, r3, #1
 801b3b8:	4413      	add	r3, r2
 801b3ba:	00db      	lsls	r3, r3, #3
 801b3bc:	440b      	add	r3, r1
 801b3be:	3314      	adds	r3, #20
 801b3c0:	2200      	movs	r2, #0
 801b3c2:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801b3c4:	bf00      	nop
 801b3c6:	3708      	adds	r7, #8
 801b3c8:	46bd      	mov	sp, r7
 801b3ca:	bd80      	pop	{r7, pc}
 801b3cc:	20067dd8 	.word	0x20067dd8

0801b3d0 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801b3d0:	b580      	push	{r7, lr}
 801b3d2:	b082      	sub	sp, #8
 801b3d4:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b3d6:	2300      	movs	r3, #0
 801b3d8:	607b      	str	r3, [r7, #4]
 801b3da:	e09a      	b.n	801b512 <etharp_tmr+0x142>
    u8_t state = arp_table[i].state;
 801b3dc:	4951      	ldr	r1, [pc, #324]	@ (801b524 <etharp_tmr+0x154>)
 801b3de:	687a      	ldr	r2, [r7, #4]
 801b3e0:	4613      	mov	r3, r2
 801b3e2:	005b      	lsls	r3, r3, #1
 801b3e4:	4413      	add	r3, r2
 801b3e6:	00db      	lsls	r3, r3, #3
 801b3e8:	440b      	add	r3, r1
 801b3ea:	3314      	adds	r3, #20
 801b3ec:	781b      	ldrb	r3, [r3, #0]
 801b3ee:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801b3f0:	78fb      	ldrb	r3, [r7, #3]
 801b3f2:	2b00      	cmp	r3, #0
 801b3f4:	f000 808a 	beq.w	801b50c <etharp_tmr+0x13c>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
 801b3f8:	78fb      	ldrb	r3, [r7, #3]
 801b3fa:	2b05      	cmp	r3, #5
 801b3fc:	f000 8086 	beq.w	801b50c <etharp_tmr+0x13c>
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801b400:	4948      	ldr	r1, [pc, #288]	@ (801b524 <etharp_tmr+0x154>)
 801b402:	687a      	ldr	r2, [r7, #4]
 801b404:	4613      	mov	r3, r2
 801b406:	005b      	lsls	r3, r3, #1
 801b408:	4413      	add	r3, r2
 801b40a:	00db      	lsls	r3, r3, #3
 801b40c:	440b      	add	r3, r1
 801b40e:	3312      	adds	r3, #18
 801b410:	881b      	ldrh	r3, [r3, #0]
 801b412:	3301      	adds	r3, #1
 801b414:	b298      	uxth	r0, r3
 801b416:	4943      	ldr	r1, [pc, #268]	@ (801b524 <etharp_tmr+0x154>)
 801b418:	687a      	ldr	r2, [r7, #4]
 801b41a:	4613      	mov	r3, r2
 801b41c:	005b      	lsls	r3, r3, #1
 801b41e:	4413      	add	r3, r2
 801b420:	00db      	lsls	r3, r3, #3
 801b422:	440b      	add	r3, r1
 801b424:	3312      	adds	r3, #18
 801b426:	4602      	mov	r2, r0
 801b428:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801b42a:	493e      	ldr	r1, [pc, #248]	@ (801b524 <etharp_tmr+0x154>)
 801b42c:	687a      	ldr	r2, [r7, #4]
 801b42e:	4613      	mov	r3, r2
 801b430:	005b      	lsls	r3, r3, #1
 801b432:	4413      	add	r3, r2
 801b434:	00db      	lsls	r3, r3, #3
 801b436:	440b      	add	r3, r1
 801b438:	3312      	adds	r3, #18
 801b43a:	881b      	ldrh	r3, [r3, #0]
 801b43c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801b440:	d215      	bcs.n	801b46e <etharp_tmr+0x9e>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801b442:	4938      	ldr	r1, [pc, #224]	@ (801b524 <etharp_tmr+0x154>)
 801b444:	687a      	ldr	r2, [r7, #4]
 801b446:	4613      	mov	r3, r2
 801b448:	005b      	lsls	r3, r3, #1
 801b44a:	4413      	add	r3, r2
 801b44c:	00db      	lsls	r3, r3, #3
 801b44e:	440b      	add	r3, r1
 801b450:	3314      	adds	r3, #20
 801b452:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801b454:	2b01      	cmp	r3, #1
 801b456:	d10e      	bne.n	801b476 <etharp_tmr+0xa6>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801b458:	4932      	ldr	r1, [pc, #200]	@ (801b524 <etharp_tmr+0x154>)
 801b45a:	687a      	ldr	r2, [r7, #4]
 801b45c:	4613      	mov	r3, r2
 801b45e:	005b      	lsls	r3, r3, #1
 801b460:	4413      	add	r3, r2
 801b462:	00db      	lsls	r3, r3, #3
 801b464:	440b      	add	r3, r1
 801b466:	3312      	adds	r3, #18
 801b468:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801b46a:	2b04      	cmp	r3, #4
 801b46c:	d903      	bls.n	801b476 <etharp_tmr+0xa6>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801b46e:	6878      	ldr	r0, [r7, #4]
 801b470:	f7ff ff7c 	bl	801b36c <etharp_free_entry>
 801b474:	e04a      	b.n	801b50c <etharp_tmr+0x13c>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801b476:	492b      	ldr	r1, [pc, #172]	@ (801b524 <etharp_tmr+0x154>)
 801b478:	687a      	ldr	r2, [r7, #4]
 801b47a:	4613      	mov	r3, r2
 801b47c:	005b      	lsls	r3, r3, #1
 801b47e:	4413      	add	r3, r2
 801b480:	00db      	lsls	r3, r3, #3
 801b482:	440b      	add	r3, r1
 801b484:	3314      	adds	r3, #20
 801b486:	781b      	ldrb	r3, [r3, #0]
 801b488:	2b03      	cmp	r3, #3
 801b48a:	d10a      	bne.n	801b4a2 <etharp_tmr+0xd2>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801b48c:	4925      	ldr	r1, [pc, #148]	@ (801b524 <etharp_tmr+0x154>)
 801b48e:	687a      	ldr	r2, [r7, #4]
 801b490:	4613      	mov	r3, r2
 801b492:	005b      	lsls	r3, r3, #1
 801b494:	4413      	add	r3, r2
 801b496:	00db      	lsls	r3, r3, #3
 801b498:	440b      	add	r3, r1
 801b49a:	3314      	adds	r3, #20
 801b49c:	2204      	movs	r2, #4
 801b49e:	701a      	strb	r2, [r3, #0]
 801b4a0:	e034      	b.n	801b50c <etharp_tmr+0x13c>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801b4a2:	4920      	ldr	r1, [pc, #128]	@ (801b524 <etharp_tmr+0x154>)
 801b4a4:	687a      	ldr	r2, [r7, #4]
 801b4a6:	4613      	mov	r3, r2
 801b4a8:	005b      	lsls	r3, r3, #1
 801b4aa:	4413      	add	r3, r2
 801b4ac:	00db      	lsls	r3, r3, #3
 801b4ae:	440b      	add	r3, r1
 801b4b0:	3314      	adds	r3, #20
 801b4b2:	781b      	ldrb	r3, [r3, #0]
 801b4b4:	2b04      	cmp	r3, #4
 801b4b6:	d10a      	bne.n	801b4ce <etharp_tmr+0xfe>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801b4b8:	491a      	ldr	r1, [pc, #104]	@ (801b524 <etharp_tmr+0x154>)
 801b4ba:	687a      	ldr	r2, [r7, #4]
 801b4bc:	4613      	mov	r3, r2
 801b4be:	005b      	lsls	r3, r3, #1
 801b4c0:	4413      	add	r3, r2
 801b4c2:	00db      	lsls	r3, r3, #3
 801b4c4:	440b      	add	r3, r1
 801b4c6:	3314      	adds	r3, #20
 801b4c8:	2202      	movs	r2, #2
 801b4ca:	701a      	strb	r2, [r3, #0]
 801b4cc:	e01e      	b.n	801b50c <etharp_tmr+0x13c>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801b4ce:	4915      	ldr	r1, [pc, #84]	@ (801b524 <etharp_tmr+0x154>)
 801b4d0:	687a      	ldr	r2, [r7, #4]
 801b4d2:	4613      	mov	r3, r2
 801b4d4:	005b      	lsls	r3, r3, #1
 801b4d6:	4413      	add	r3, r2
 801b4d8:	00db      	lsls	r3, r3, #3
 801b4da:	440b      	add	r3, r1
 801b4dc:	3314      	adds	r3, #20
 801b4de:	781b      	ldrb	r3, [r3, #0]
 801b4e0:	2b01      	cmp	r3, #1
 801b4e2:	d113      	bne.n	801b50c <etharp_tmr+0x13c>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801b4e4:	490f      	ldr	r1, [pc, #60]	@ (801b524 <etharp_tmr+0x154>)
 801b4e6:	687a      	ldr	r2, [r7, #4]
 801b4e8:	4613      	mov	r3, r2
 801b4ea:	005b      	lsls	r3, r3, #1
 801b4ec:	4413      	add	r3, r2
 801b4ee:	00db      	lsls	r3, r3, #3
 801b4f0:	440b      	add	r3, r1
 801b4f2:	3308      	adds	r3, #8
 801b4f4:	6818      	ldr	r0, [r3, #0]
 801b4f6:	687a      	ldr	r2, [r7, #4]
 801b4f8:	4613      	mov	r3, r2
 801b4fa:	005b      	lsls	r3, r3, #1
 801b4fc:	4413      	add	r3, r2
 801b4fe:	00db      	lsls	r3, r3, #3
 801b500:	4a08      	ldr	r2, [pc, #32]	@ (801b524 <etharp_tmr+0x154>)
 801b502:	4413      	add	r3, r2
 801b504:	3304      	adds	r3, #4
 801b506:	4619      	mov	r1, r3
 801b508:	f000 fe90 	bl	801c22c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b50c:	687b      	ldr	r3, [r7, #4]
 801b50e:	3301      	adds	r3, #1
 801b510:	607b      	str	r3, [r7, #4]
 801b512:	687b      	ldr	r3, [r7, #4]
 801b514:	2b7e      	cmp	r3, #126	@ 0x7e
 801b516:	f77f af61 	ble.w	801b3dc <etharp_tmr+0xc>
      }
    }
  }
}
 801b51a:	bf00      	nop
 801b51c:	bf00      	nop
 801b51e:	3708      	adds	r7, #8
 801b520:	46bd      	mov	sp, r7
 801b522:	bd80      	pop	{r7, pc}
 801b524:	20067dd8 	.word	0x20067dd8

0801b528 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801b528:	b580      	push	{r7, lr}
 801b52a:	b08a      	sub	sp, #40	@ 0x28
 801b52c:	af00      	add	r7, sp, #0
 801b52e:	60f8      	str	r0, [r7, #12]
 801b530:	460b      	mov	r3, r1
 801b532:	607a      	str	r2, [r7, #4]
 801b534:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801b536:	237f      	movs	r3, #127	@ 0x7f
 801b538:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801b53a:	237f      	movs	r3, #127	@ 0x7f
 801b53c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801b53e:	237f      	movs	r3, #127	@ 0x7f
 801b540:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801b542:	2300      	movs	r3, #0
 801b544:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801b546:	237f      	movs	r3, #127	@ 0x7f
 801b548:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801b54a:	2300      	movs	r3, #0
 801b54c:	83bb      	strh	r3, [r7, #28]
 801b54e:	2300      	movs	r3, #0
 801b550:	837b      	strh	r3, [r7, #26]
 801b552:	2300      	movs	r3, #0
 801b554:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b556:	2300      	movs	r3, #0
 801b558:	843b      	strh	r3, [r7, #32]
 801b55a:	e0b1      	b.n	801b6c0 <etharp_find_entry+0x198>
    u8_t state = arp_table[i].state;
 801b55c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b560:	49a7      	ldr	r1, [pc, #668]	@ (801b800 <etharp_find_entry+0x2d8>)
 801b562:	4613      	mov	r3, r2
 801b564:	005b      	lsls	r3, r3, #1
 801b566:	4413      	add	r3, r2
 801b568:	00db      	lsls	r3, r3, #3
 801b56a:	440b      	add	r3, r1
 801b56c:	3314      	adds	r3, #20
 801b56e:	781b      	ldrb	r3, [r3, #0]
 801b570:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801b572:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801b576:	2b7f      	cmp	r3, #127	@ 0x7f
 801b578:	d105      	bne.n	801b586 <etharp_find_entry+0x5e>
 801b57a:	7dfb      	ldrb	r3, [r7, #23]
 801b57c:	2b00      	cmp	r3, #0
 801b57e:	d102      	bne.n	801b586 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801b580:	8c3b      	ldrh	r3, [r7, #32]
 801b582:	847b      	strh	r3, [r7, #34]	@ 0x22
 801b584:	e098      	b.n	801b6b8 <etharp_find_entry+0x190>
    } else if (state != ETHARP_STATE_EMPTY) {
 801b586:	7dfb      	ldrb	r3, [r7, #23]
 801b588:	2b00      	cmp	r3, #0
 801b58a:	f000 8095 	beq.w	801b6b8 <etharp_find_entry+0x190>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801b58e:	7dfb      	ldrb	r3, [r7, #23]
 801b590:	2b01      	cmp	r3, #1
 801b592:	d009      	beq.n	801b5a8 <etharp_find_entry+0x80>
 801b594:	7dfb      	ldrb	r3, [r7, #23]
 801b596:	2b01      	cmp	r3, #1
 801b598:	d806      	bhi.n	801b5a8 <etharp_find_entry+0x80>
 801b59a:	4b9a      	ldr	r3, [pc, #616]	@ (801b804 <etharp_find_entry+0x2dc>)
 801b59c:	f240 1223 	movw	r2, #291	@ 0x123
 801b5a0:	4999      	ldr	r1, [pc, #612]	@ (801b808 <etharp_find_entry+0x2e0>)
 801b5a2:	489a      	ldr	r0, [pc, #616]	@ (801b80c <etharp_find_entry+0x2e4>)
 801b5a4:	f003 fde2 	bl	801f16c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801b5a8:	68fb      	ldr	r3, [r7, #12]
 801b5aa:	2b00      	cmp	r3, #0
 801b5ac:	d020      	beq.n	801b5f0 <etharp_find_entry+0xc8>
 801b5ae:	68fb      	ldr	r3, [r7, #12]
 801b5b0:	6819      	ldr	r1, [r3, #0]
 801b5b2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b5b6:	4892      	ldr	r0, [pc, #584]	@ (801b800 <etharp_find_entry+0x2d8>)
 801b5b8:	4613      	mov	r3, r2
 801b5ba:	005b      	lsls	r3, r3, #1
 801b5bc:	4413      	add	r3, r2
 801b5be:	00db      	lsls	r3, r3, #3
 801b5c0:	4403      	add	r3, r0
 801b5c2:	3304      	adds	r3, #4
 801b5c4:	681b      	ldr	r3, [r3, #0]
 801b5c6:	4299      	cmp	r1, r3
 801b5c8:	d112      	bne.n	801b5f0 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801b5ca:	687b      	ldr	r3, [r7, #4]
 801b5cc:	2b00      	cmp	r3, #0
 801b5ce:	d00c      	beq.n	801b5ea <etharp_find_entry+0xc2>
 801b5d0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b5d4:	498a      	ldr	r1, [pc, #552]	@ (801b800 <etharp_find_entry+0x2d8>)
 801b5d6:	4613      	mov	r3, r2
 801b5d8:	005b      	lsls	r3, r3, #1
 801b5da:	4413      	add	r3, r2
 801b5dc:	00db      	lsls	r3, r3, #3
 801b5de:	440b      	add	r3, r1
 801b5e0:	3308      	adds	r3, #8
 801b5e2:	681b      	ldr	r3, [r3, #0]
 801b5e4:	687a      	ldr	r2, [r7, #4]
 801b5e6:	429a      	cmp	r2, r3
 801b5e8:	d102      	bne.n	801b5f0 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801b5ea:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b5ee:	e103      	b.n	801b7f8 <etharp_find_entry+0x2d0>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801b5f0:	7dfb      	ldrb	r3, [r7, #23]
 801b5f2:	2b01      	cmp	r3, #1
 801b5f4:	d140      	bne.n	801b678 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801b5f6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b5fa:	4981      	ldr	r1, [pc, #516]	@ (801b800 <etharp_find_entry+0x2d8>)
 801b5fc:	4613      	mov	r3, r2
 801b5fe:	005b      	lsls	r3, r3, #1
 801b600:	4413      	add	r3, r2
 801b602:	00db      	lsls	r3, r3, #3
 801b604:	440b      	add	r3, r1
 801b606:	681b      	ldr	r3, [r3, #0]
 801b608:	2b00      	cmp	r3, #0
 801b60a:	d01a      	beq.n	801b642 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801b60c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b610:	497b      	ldr	r1, [pc, #492]	@ (801b800 <etharp_find_entry+0x2d8>)
 801b612:	4613      	mov	r3, r2
 801b614:	005b      	lsls	r3, r3, #1
 801b616:	4413      	add	r3, r2
 801b618:	00db      	lsls	r3, r3, #3
 801b61a:	440b      	add	r3, r1
 801b61c:	3312      	adds	r3, #18
 801b61e:	881b      	ldrh	r3, [r3, #0]
 801b620:	8bba      	ldrh	r2, [r7, #28]
 801b622:	429a      	cmp	r2, r3
 801b624:	d848      	bhi.n	801b6b8 <etharp_find_entry+0x190>
            old_queue = i;
 801b626:	8c3b      	ldrh	r3, [r7, #32]
 801b628:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801b62a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b62e:	4974      	ldr	r1, [pc, #464]	@ (801b800 <etharp_find_entry+0x2d8>)
 801b630:	4613      	mov	r3, r2
 801b632:	005b      	lsls	r3, r3, #1
 801b634:	4413      	add	r3, r2
 801b636:	00db      	lsls	r3, r3, #3
 801b638:	440b      	add	r3, r1
 801b63a:	3312      	adds	r3, #18
 801b63c:	881b      	ldrh	r3, [r3, #0]
 801b63e:	83bb      	strh	r3, [r7, #28]
 801b640:	e03a      	b.n	801b6b8 <etharp_find_entry+0x190>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801b642:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b646:	496e      	ldr	r1, [pc, #440]	@ (801b800 <etharp_find_entry+0x2d8>)
 801b648:	4613      	mov	r3, r2
 801b64a:	005b      	lsls	r3, r3, #1
 801b64c:	4413      	add	r3, r2
 801b64e:	00db      	lsls	r3, r3, #3
 801b650:	440b      	add	r3, r1
 801b652:	3312      	adds	r3, #18
 801b654:	881b      	ldrh	r3, [r3, #0]
 801b656:	8b7a      	ldrh	r2, [r7, #26]
 801b658:	429a      	cmp	r2, r3
 801b65a:	d82d      	bhi.n	801b6b8 <etharp_find_entry+0x190>
            old_pending = i;
 801b65c:	8c3b      	ldrh	r3, [r7, #32]
 801b65e:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801b660:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b664:	4966      	ldr	r1, [pc, #408]	@ (801b800 <etharp_find_entry+0x2d8>)
 801b666:	4613      	mov	r3, r2
 801b668:	005b      	lsls	r3, r3, #1
 801b66a:	4413      	add	r3, r2
 801b66c:	00db      	lsls	r3, r3, #3
 801b66e:	440b      	add	r3, r1
 801b670:	3312      	adds	r3, #18
 801b672:	881b      	ldrh	r3, [r3, #0]
 801b674:	837b      	strh	r3, [r7, #26]
 801b676:	e01f      	b.n	801b6b8 <etharp_find_entry+0x190>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801b678:	7dfb      	ldrb	r3, [r7, #23]
 801b67a:	2b01      	cmp	r3, #1
 801b67c:	d91c      	bls.n	801b6b8 <etharp_find_entry+0x190>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
 801b67e:	7dfb      	ldrb	r3, [r7, #23]
 801b680:	2b04      	cmp	r3, #4
 801b682:	d819      	bhi.n	801b6b8 <etharp_find_entry+0x190>
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801b684:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b688:	495d      	ldr	r1, [pc, #372]	@ (801b800 <etharp_find_entry+0x2d8>)
 801b68a:	4613      	mov	r3, r2
 801b68c:	005b      	lsls	r3, r3, #1
 801b68e:	4413      	add	r3, r2
 801b690:	00db      	lsls	r3, r3, #3
 801b692:	440b      	add	r3, r1
 801b694:	3312      	adds	r3, #18
 801b696:	881b      	ldrh	r3, [r3, #0]
 801b698:	8b3a      	ldrh	r2, [r7, #24]
 801b69a:	429a      	cmp	r2, r3
 801b69c:	d80c      	bhi.n	801b6b8 <etharp_find_entry+0x190>
            old_stable = i;
 801b69e:	8c3b      	ldrh	r3, [r7, #32]
 801b6a0:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801b6a2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b6a6:	4956      	ldr	r1, [pc, #344]	@ (801b800 <etharp_find_entry+0x2d8>)
 801b6a8:	4613      	mov	r3, r2
 801b6aa:	005b      	lsls	r3, r3, #1
 801b6ac:	4413      	add	r3, r2
 801b6ae:	00db      	lsls	r3, r3, #3
 801b6b0:	440b      	add	r3, r1
 801b6b2:	3312      	adds	r3, #18
 801b6b4:	881b      	ldrh	r3, [r3, #0]
 801b6b6:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b6b8:	8c3b      	ldrh	r3, [r7, #32]
 801b6ba:	3301      	adds	r3, #1
 801b6bc:	b29b      	uxth	r3, r3
 801b6be:	843b      	strh	r3, [r7, #32]
 801b6c0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b6c4:	2b7e      	cmp	r3, #126	@ 0x7e
 801b6c6:	f77f af49 	ble.w	801b55c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801b6ca:	7afb      	ldrb	r3, [r7, #11]
 801b6cc:	f003 0302 	and.w	r3, r3, #2
 801b6d0:	2b00      	cmp	r3, #0
 801b6d2:	d108      	bne.n	801b6e6 <etharp_find_entry+0x1be>
 801b6d4:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801b6d8:	2b7f      	cmp	r3, #127	@ 0x7f
 801b6da:	d107      	bne.n	801b6ec <etharp_find_entry+0x1c4>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801b6dc:	7afb      	ldrb	r3, [r7, #11]
 801b6de:	f003 0301 	and.w	r3, r3, #1
 801b6e2:	2b00      	cmp	r3, #0
 801b6e4:	d102      	bne.n	801b6ec <etharp_find_entry+0x1c4>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801b6e6:	f04f 33ff 	mov.w	r3, #4294967295
 801b6ea:	e085      	b.n	801b7f8 <etharp_find_entry+0x2d0>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801b6ec:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801b6f0:	2b7e      	cmp	r3, #126	@ 0x7e
 801b6f2:	dc02      	bgt.n	801b6fa <etharp_find_entry+0x1d2>
    i = empty;
 801b6f4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b6f6:	843b      	strh	r3, [r7, #32]
 801b6f8:	e039      	b.n	801b76e <etharp_find_entry+0x246>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801b6fa:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801b6fe:	2b7e      	cmp	r3, #126	@ 0x7e
 801b700:	dc14      	bgt.n	801b72c <etharp_find_entry+0x204>
      /* recycle oldest stable*/
      i = old_stable;
 801b702:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801b704:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801b706:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b70a:	493d      	ldr	r1, [pc, #244]	@ (801b800 <etharp_find_entry+0x2d8>)
 801b70c:	4613      	mov	r3, r2
 801b70e:	005b      	lsls	r3, r3, #1
 801b710:	4413      	add	r3, r2
 801b712:	00db      	lsls	r3, r3, #3
 801b714:	440b      	add	r3, r1
 801b716:	681b      	ldr	r3, [r3, #0]
 801b718:	2b00      	cmp	r3, #0
 801b71a:	d018      	beq.n	801b74e <etharp_find_entry+0x226>
 801b71c:	4b39      	ldr	r3, [pc, #228]	@ (801b804 <etharp_find_entry+0x2dc>)
 801b71e:	f240 126d 	movw	r2, #365	@ 0x16d
 801b722:	493b      	ldr	r1, [pc, #236]	@ (801b810 <etharp_find_entry+0x2e8>)
 801b724:	4839      	ldr	r0, [pc, #228]	@ (801b80c <etharp_find_entry+0x2e4>)
 801b726:	f003 fd21 	bl	801f16c <iprintf>
 801b72a:	e010      	b.n	801b74e <etharp_find_entry+0x226>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801b72c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801b730:	2b7e      	cmp	r3, #126	@ 0x7e
 801b732:	dc02      	bgt.n	801b73a <etharp_find_entry+0x212>
      /* recycle oldest pending */
      i = old_pending;
 801b734:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801b736:	843b      	strh	r3, [r7, #32]
 801b738:	e009      	b.n	801b74e <etharp_find_entry+0x226>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801b73a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801b73e:	2b7e      	cmp	r3, #126	@ 0x7e
 801b740:	dc02      	bgt.n	801b748 <etharp_find_entry+0x220>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801b742:	8bfb      	ldrh	r3, [r7, #30]
 801b744:	843b      	strh	r3, [r7, #32]
 801b746:	e002      	b.n	801b74e <etharp_find_entry+0x226>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801b748:	f04f 33ff 	mov.w	r3, #4294967295
 801b74c:	e054      	b.n	801b7f8 <etharp_find_entry+0x2d0>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801b74e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b752:	2b7e      	cmp	r3, #126	@ 0x7e
 801b754:	dd06      	ble.n	801b764 <etharp_find_entry+0x23c>
 801b756:	4b2b      	ldr	r3, [pc, #172]	@ (801b804 <etharp_find_entry+0x2dc>)
 801b758:	f240 127f 	movw	r2, #383	@ 0x17f
 801b75c:	492d      	ldr	r1, [pc, #180]	@ (801b814 <etharp_find_entry+0x2ec>)
 801b75e:	482b      	ldr	r0, [pc, #172]	@ (801b80c <etharp_find_entry+0x2e4>)
 801b760:	f003 fd04 	bl	801f16c <iprintf>
    etharp_free_entry(i);
 801b764:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b768:	4618      	mov	r0, r3
 801b76a:	f7ff fdff 	bl	801b36c <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801b76e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801b772:	2b7e      	cmp	r3, #126	@ 0x7e
 801b774:	dd06      	ble.n	801b784 <etharp_find_entry+0x25c>
 801b776:	4b23      	ldr	r3, [pc, #140]	@ (801b804 <etharp_find_entry+0x2dc>)
 801b778:	f240 1283 	movw	r2, #387	@ 0x183
 801b77c:	4925      	ldr	r1, [pc, #148]	@ (801b814 <etharp_find_entry+0x2ec>)
 801b77e:	4823      	ldr	r0, [pc, #140]	@ (801b80c <etharp_find_entry+0x2e4>)
 801b780:	f003 fcf4 	bl	801f16c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801b784:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b788:	491d      	ldr	r1, [pc, #116]	@ (801b800 <etharp_find_entry+0x2d8>)
 801b78a:	4613      	mov	r3, r2
 801b78c:	005b      	lsls	r3, r3, #1
 801b78e:	4413      	add	r3, r2
 801b790:	00db      	lsls	r3, r3, #3
 801b792:	440b      	add	r3, r1
 801b794:	3314      	adds	r3, #20
 801b796:	781b      	ldrb	r3, [r3, #0]
 801b798:	2b00      	cmp	r3, #0
 801b79a:	d006      	beq.n	801b7aa <etharp_find_entry+0x282>
 801b79c:	4b19      	ldr	r3, [pc, #100]	@ (801b804 <etharp_find_entry+0x2dc>)
 801b79e:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801b7a2:	491d      	ldr	r1, [pc, #116]	@ (801b818 <etharp_find_entry+0x2f0>)
 801b7a4:	4819      	ldr	r0, [pc, #100]	@ (801b80c <etharp_find_entry+0x2e4>)
 801b7a6:	f003 fce1 	bl	801f16c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801b7aa:	68fb      	ldr	r3, [r7, #12]
 801b7ac:	2b00      	cmp	r3, #0
 801b7ae:	d00b      	beq.n	801b7c8 <etharp_find_entry+0x2a0>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801b7b0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b7b4:	68fb      	ldr	r3, [r7, #12]
 801b7b6:	6819      	ldr	r1, [r3, #0]
 801b7b8:	4811      	ldr	r0, [pc, #68]	@ (801b800 <etharp_find_entry+0x2d8>)
 801b7ba:	4613      	mov	r3, r2
 801b7bc:	005b      	lsls	r3, r3, #1
 801b7be:	4413      	add	r3, r2
 801b7c0:	00db      	lsls	r3, r3, #3
 801b7c2:	4403      	add	r3, r0
 801b7c4:	3304      	adds	r3, #4
 801b7c6:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801b7c8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b7cc:	490c      	ldr	r1, [pc, #48]	@ (801b800 <etharp_find_entry+0x2d8>)
 801b7ce:	4613      	mov	r3, r2
 801b7d0:	005b      	lsls	r3, r3, #1
 801b7d2:	4413      	add	r3, r2
 801b7d4:	00db      	lsls	r3, r3, #3
 801b7d6:	440b      	add	r3, r1
 801b7d8:	3312      	adds	r3, #18
 801b7da:	2200      	movs	r2, #0
 801b7dc:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801b7de:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801b7e2:	4907      	ldr	r1, [pc, #28]	@ (801b800 <etharp_find_entry+0x2d8>)
 801b7e4:	4613      	mov	r3, r2
 801b7e6:	005b      	lsls	r3, r3, #1
 801b7e8:	4413      	add	r3, r2
 801b7ea:	00db      	lsls	r3, r3, #3
 801b7ec:	440b      	add	r3, r1
 801b7ee:	3308      	adds	r3, #8
 801b7f0:	687a      	ldr	r2, [r7, #4]
 801b7f2:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801b7f4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801b7f8:	4618      	mov	r0, r3
 801b7fa:	3728      	adds	r7, #40	@ 0x28
 801b7fc:	46bd      	mov	sp, r7
 801b7fe:	bd80      	pop	{r7, pc}
 801b800:	20067dd8 	.word	0x20067dd8
 801b804:	08026e24 	.word	0x08026e24
 801b808:	08026e5c 	.word	0x08026e5c
 801b80c:	08026e9c 	.word	0x08026e9c
 801b810:	08026ec4 	.word	0x08026ec4
 801b814:	08026edc 	.word	0x08026edc
 801b818:	08026ef0 	.word	0x08026ef0

0801b81c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801b81c:	b580      	push	{r7, lr}
 801b81e:	b088      	sub	sp, #32
 801b820:	af02      	add	r7, sp, #8
 801b822:	60f8      	str	r0, [r7, #12]
 801b824:	60b9      	str	r1, [r7, #8]
 801b826:	607a      	str	r2, [r7, #4]
 801b828:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801b82a:	68fb      	ldr	r3, [r7, #12]
 801b82c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801b830:	2b06      	cmp	r3, #6
 801b832:	d006      	beq.n	801b842 <etharp_update_arp_entry+0x26>
 801b834:	4b58      	ldr	r3, [pc, #352]	@ (801b998 <etharp_update_arp_entry+0x17c>)
 801b836:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801b83a:	4958      	ldr	r1, [pc, #352]	@ (801b99c <etharp_update_arp_entry+0x180>)
 801b83c:	4858      	ldr	r0, [pc, #352]	@ (801b9a0 <etharp_update_arp_entry+0x184>)
 801b83e:	f003 fc95 	bl	801f16c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801b842:	68bb      	ldr	r3, [r7, #8]
 801b844:	2b00      	cmp	r3, #0
 801b846:	d012      	beq.n	801b86e <etharp_update_arp_entry+0x52>
 801b848:	68bb      	ldr	r3, [r7, #8]
 801b84a:	681b      	ldr	r3, [r3, #0]
 801b84c:	2b00      	cmp	r3, #0
 801b84e:	d00e      	beq.n	801b86e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801b850:	68bb      	ldr	r3, [r7, #8]
 801b852:	681b      	ldr	r3, [r3, #0]
 801b854:	68f9      	ldr	r1, [r7, #12]
 801b856:	4618      	mov	r0, r3
 801b858:	f001 f9e0 	bl	801cc1c <ip4_addr_isbroadcast_u32>
 801b85c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801b85e:	2b00      	cmp	r3, #0
 801b860:	d105      	bne.n	801b86e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801b862:	68bb      	ldr	r3, [r7, #8]
 801b864:	681b      	ldr	r3, [r3, #0]
 801b866:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801b86a:	2be0      	cmp	r3, #224	@ 0xe0
 801b86c:	d102      	bne.n	801b874 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b86e:	f06f 030f 	mvn.w	r3, #15
 801b872:	e08c      	b.n	801b98e <etharp_update_arp_entry+0x172>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801b874:	78fb      	ldrb	r3, [r7, #3]
 801b876:	68fa      	ldr	r2, [r7, #12]
 801b878:	4619      	mov	r1, r3
 801b87a:	68b8      	ldr	r0, [r7, #8]
 801b87c:	f7ff fe54 	bl	801b528 <etharp_find_entry>
 801b880:	4603      	mov	r3, r0
 801b882:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801b884:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801b888:	2b00      	cmp	r3, #0
 801b88a:	da02      	bge.n	801b892 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801b88c:	8afb      	ldrh	r3, [r7, #22]
 801b88e:	b25b      	sxtb	r3, r3
 801b890:	e07d      	b.n	801b98e <etharp_update_arp_entry+0x172>
  }

#if ETHARP_SUPPORT_STATIC_ENTRIES
  if (flags & ETHARP_FLAG_STATIC_ENTRY) {
 801b892:	78fb      	ldrb	r3, [r7, #3]
 801b894:	f003 0304 	and.w	r3, r3, #4
 801b898:	2b00      	cmp	r3, #0
 801b89a:	d00b      	beq.n	801b8b4 <etharp_update_arp_entry+0x98>
    /* record static type */
    arp_table[i].state = ETHARP_STATE_STATIC;
 801b89c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b8a0:	4940      	ldr	r1, [pc, #256]	@ (801b9a4 <etharp_update_arp_entry+0x188>)
 801b8a2:	4613      	mov	r3, r2
 801b8a4:	005b      	lsls	r3, r3, #1
 801b8a6:	4413      	add	r3, r2
 801b8a8:	00db      	lsls	r3, r3, #3
 801b8aa:	440b      	add	r3, r1
 801b8ac:	3314      	adds	r3, #20
 801b8ae:	2205      	movs	r2, #5
 801b8b0:	701a      	strb	r2, [r3, #0]
 801b8b2:	e019      	b.n	801b8e8 <etharp_update_arp_entry+0xcc>
  } else if (arp_table[i].state == ETHARP_STATE_STATIC) {
 801b8b4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b8b8:	493a      	ldr	r1, [pc, #232]	@ (801b9a4 <etharp_update_arp_entry+0x188>)
 801b8ba:	4613      	mov	r3, r2
 801b8bc:	005b      	lsls	r3, r3, #1
 801b8be:	4413      	add	r3, r2
 801b8c0:	00db      	lsls	r3, r3, #3
 801b8c2:	440b      	add	r3, r1
 801b8c4:	3314      	adds	r3, #20
 801b8c6:	781b      	ldrb	r3, [r3, #0]
 801b8c8:	2b05      	cmp	r3, #5
 801b8ca:	d102      	bne.n	801b8d2 <etharp_update_arp_entry+0xb6>
    /* found entry is a static type, don't overwrite it */
    return ERR_VAL;
 801b8cc:	f06f 0305 	mvn.w	r3, #5
 801b8d0:	e05d      	b.n	801b98e <etharp_update_arp_entry+0x172>
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801b8d2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b8d6:	4933      	ldr	r1, [pc, #204]	@ (801b9a4 <etharp_update_arp_entry+0x188>)
 801b8d8:	4613      	mov	r3, r2
 801b8da:	005b      	lsls	r3, r3, #1
 801b8dc:	4413      	add	r3, r2
 801b8de:	00db      	lsls	r3, r3, #3
 801b8e0:	440b      	add	r3, r1
 801b8e2:	3314      	adds	r3, #20
 801b8e4:	2202      	movs	r2, #2
 801b8e6:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801b8e8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b8ec:	492d      	ldr	r1, [pc, #180]	@ (801b9a4 <etharp_update_arp_entry+0x188>)
 801b8ee:	4613      	mov	r3, r2
 801b8f0:	005b      	lsls	r3, r3, #1
 801b8f2:	4413      	add	r3, r2
 801b8f4:	00db      	lsls	r3, r3, #3
 801b8f6:	440b      	add	r3, r1
 801b8f8:	3308      	adds	r3, #8
 801b8fa:	68fa      	ldr	r2, [r7, #12]
 801b8fc:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801b8fe:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b902:	4613      	mov	r3, r2
 801b904:	005b      	lsls	r3, r3, #1
 801b906:	4413      	add	r3, r2
 801b908:	00db      	lsls	r3, r3, #3
 801b90a:	3308      	adds	r3, #8
 801b90c:	4a25      	ldr	r2, [pc, #148]	@ (801b9a4 <etharp_update_arp_entry+0x188>)
 801b90e:	4413      	add	r3, r2
 801b910:	3304      	adds	r3, #4
 801b912:	2206      	movs	r2, #6
 801b914:	6879      	ldr	r1, [r7, #4]
 801b916:	4618      	mov	r0, r3
 801b918:	f004 f839 	bl	801f98e <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801b91c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b920:	4920      	ldr	r1, [pc, #128]	@ (801b9a4 <etharp_update_arp_entry+0x188>)
 801b922:	4613      	mov	r3, r2
 801b924:	005b      	lsls	r3, r3, #1
 801b926:	4413      	add	r3, r2
 801b928:	00db      	lsls	r3, r3, #3
 801b92a:	440b      	add	r3, r1
 801b92c:	3312      	adds	r3, #18
 801b92e:	2200      	movs	r2, #0
 801b930:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801b932:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b936:	491b      	ldr	r1, [pc, #108]	@ (801b9a4 <etharp_update_arp_entry+0x188>)
 801b938:	4613      	mov	r3, r2
 801b93a:	005b      	lsls	r3, r3, #1
 801b93c:	4413      	add	r3, r2
 801b93e:	00db      	lsls	r3, r3, #3
 801b940:	440b      	add	r3, r1
 801b942:	681b      	ldr	r3, [r3, #0]
 801b944:	2b00      	cmp	r3, #0
 801b946:	d021      	beq.n	801b98c <etharp_update_arp_entry+0x170>
    struct pbuf *p = arp_table[i].q;
 801b948:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b94c:	4915      	ldr	r1, [pc, #84]	@ (801b9a4 <etharp_update_arp_entry+0x188>)
 801b94e:	4613      	mov	r3, r2
 801b950:	005b      	lsls	r3, r3, #1
 801b952:	4413      	add	r3, r2
 801b954:	00db      	lsls	r3, r3, #3
 801b956:	440b      	add	r3, r1
 801b958:	681b      	ldr	r3, [r3, #0]
 801b95a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801b95c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801b960:	4910      	ldr	r1, [pc, #64]	@ (801b9a4 <etharp_update_arp_entry+0x188>)
 801b962:	4613      	mov	r3, r2
 801b964:	005b      	lsls	r3, r3, #1
 801b966:	4413      	add	r3, r2
 801b968:	00db      	lsls	r3, r3, #3
 801b96a:	440b      	add	r3, r1
 801b96c:	2200      	movs	r2, #0
 801b96e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801b970:	68fb      	ldr	r3, [r7, #12]
 801b972:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801b976:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b97a:	9300      	str	r3, [sp, #0]
 801b97c:	687b      	ldr	r3, [r7, #4]
 801b97e:	6939      	ldr	r1, [r7, #16]
 801b980:	68f8      	ldr	r0, [r7, #12]
 801b982:	f002 fa13 	bl	801ddac <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801b986:	6938      	ldr	r0, [r7, #16]
 801b988:	f7f8 f84c 	bl	8013a24 <pbuf_free>
  }
  return ERR_OK;
 801b98c:	2300      	movs	r3, #0
}
 801b98e:	4618      	mov	r0, r3
 801b990:	3718      	adds	r7, #24
 801b992:	46bd      	mov	sp, r7
 801b994:	bd80      	pop	{r7, pc}
 801b996:	bf00      	nop
 801b998:	08026e24 	.word	0x08026e24
 801b99c:	08026f1c 	.word	0x08026f1c
 801b9a0:	08026e9c 	.word	0x08026e9c
 801b9a4:	20067dd8 	.word	0x20067dd8

0801b9a8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801b9a8:	b580      	push	{r7, lr}
 801b9aa:	b084      	sub	sp, #16
 801b9ac:	af00      	add	r7, sp, #0
 801b9ae:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b9b0:	2300      	movs	r3, #0
 801b9b2:	60fb      	str	r3, [r7, #12]
 801b9b4:	e01e      	b.n	801b9f4 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801b9b6:	4913      	ldr	r1, [pc, #76]	@ (801ba04 <etharp_cleanup_netif+0x5c>)
 801b9b8:	68fa      	ldr	r2, [r7, #12]
 801b9ba:	4613      	mov	r3, r2
 801b9bc:	005b      	lsls	r3, r3, #1
 801b9be:	4413      	add	r3, r2
 801b9c0:	00db      	lsls	r3, r3, #3
 801b9c2:	440b      	add	r3, r1
 801b9c4:	3314      	adds	r3, #20
 801b9c6:	781b      	ldrb	r3, [r3, #0]
 801b9c8:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801b9ca:	7afb      	ldrb	r3, [r7, #11]
 801b9cc:	2b00      	cmp	r3, #0
 801b9ce:	d00e      	beq.n	801b9ee <etharp_cleanup_netif+0x46>
 801b9d0:	490c      	ldr	r1, [pc, #48]	@ (801ba04 <etharp_cleanup_netif+0x5c>)
 801b9d2:	68fa      	ldr	r2, [r7, #12]
 801b9d4:	4613      	mov	r3, r2
 801b9d6:	005b      	lsls	r3, r3, #1
 801b9d8:	4413      	add	r3, r2
 801b9da:	00db      	lsls	r3, r3, #3
 801b9dc:	440b      	add	r3, r1
 801b9de:	3308      	adds	r3, #8
 801b9e0:	681b      	ldr	r3, [r3, #0]
 801b9e2:	687a      	ldr	r2, [r7, #4]
 801b9e4:	429a      	cmp	r2, r3
 801b9e6:	d102      	bne.n	801b9ee <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801b9e8:	68f8      	ldr	r0, [r7, #12]
 801b9ea:	f7ff fcbf 	bl	801b36c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b9ee:	68fb      	ldr	r3, [r7, #12]
 801b9f0:	3301      	adds	r3, #1
 801b9f2:	60fb      	str	r3, [r7, #12]
 801b9f4:	68fb      	ldr	r3, [r7, #12]
 801b9f6:	2b7e      	cmp	r3, #126	@ 0x7e
 801b9f8:	dddd      	ble.n	801b9b6 <etharp_cleanup_netif+0xe>
    }
  }
}
 801b9fa:	bf00      	nop
 801b9fc:	bf00      	nop
 801b9fe:	3710      	adds	r7, #16
 801ba00:	46bd      	mov	sp, r7
 801ba02:	bd80      	pop	{r7, pc}
 801ba04:	20067dd8 	.word	0x20067dd8

0801ba08 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801ba08:	b5b0      	push	{r4, r5, r7, lr}
 801ba0a:	b08a      	sub	sp, #40	@ 0x28
 801ba0c:	af04      	add	r7, sp, #16
 801ba0e:	6078      	str	r0, [r7, #4]
 801ba10:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801ba12:	683b      	ldr	r3, [r7, #0]
 801ba14:	2b00      	cmp	r3, #0
 801ba16:	d107      	bne.n	801ba28 <etharp_input+0x20>
 801ba18:	4b3d      	ldr	r3, [pc, #244]	@ (801bb10 <etharp_input+0x108>)
 801ba1a:	f240 228a 	movw	r2, #650	@ 0x28a
 801ba1e:	493d      	ldr	r1, [pc, #244]	@ (801bb14 <etharp_input+0x10c>)
 801ba20:	483d      	ldr	r0, [pc, #244]	@ (801bb18 <etharp_input+0x110>)
 801ba22:	f003 fba3 	bl	801f16c <iprintf>
 801ba26:	e06f      	b.n	801bb08 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801ba28:	687b      	ldr	r3, [r7, #4]
 801ba2a:	685b      	ldr	r3, [r3, #4]
 801ba2c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801ba2e:	693b      	ldr	r3, [r7, #16]
 801ba30:	881b      	ldrh	r3, [r3, #0]
 801ba32:	b29b      	uxth	r3, r3
 801ba34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801ba38:	d10c      	bne.n	801ba54 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801ba3a:	693b      	ldr	r3, [r7, #16]
 801ba3c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801ba3e:	2b06      	cmp	r3, #6
 801ba40:	d108      	bne.n	801ba54 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801ba42:	693b      	ldr	r3, [r7, #16]
 801ba44:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801ba46:	2b04      	cmp	r3, #4
 801ba48:	d104      	bne.n	801ba54 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801ba4a:	693b      	ldr	r3, [r7, #16]
 801ba4c:	885b      	ldrh	r3, [r3, #2]
 801ba4e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801ba50:	2b08      	cmp	r3, #8
 801ba52:	d003      	beq.n	801ba5c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801ba54:	6878      	ldr	r0, [r7, #4]
 801ba56:	f7f7 ffe5 	bl	8013a24 <pbuf_free>
    return;
 801ba5a:	e055      	b.n	801bb08 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801ba5c:	693b      	ldr	r3, [r7, #16]
 801ba5e:	330e      	adds	r3, #14
 801ba60:	681b      	ldr	r3, [r3, #0]
 801ba62:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801ba64:	693b      	ldr	r3, [r7, #16]
 801ba66:	3318      	adds	r3, #24
 801ba68:	681b      	ldr	r3, [r3, #0]
 801ba6a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801ba6c:	683b      	ldr	r3, [r7, #0]
 801ba6e:	3304      	adds	r3, #4
 801ba70:	681b      	ldr	r3, [r3, #0]
 801ba72:	2b00      	cmp	r3, #0
 801ba74:	d102      	bne.n	801ba7c <etharp_input+0x74>
    for_us = 0;
 801ba76:	2300      	movs	r3, #0
 801ba78:	75fb      	strb	r3, [r7, #23]
 801ba7a:	e009      	b.n	801ba90 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801ba7c:	68ba      	ldr	r2, [r7, #8]
 801ba7e:	683b      	ldr	r3, [r7, #0]
 801ba80:	3304      	adds	r3, #4
 801ba82:	681b      	ldr	r3, [r3, #0]
 801ba84:	429a      	cmp	r2, r3
 801ba86:	bf0c      	ite	eq
 801ba88:	2301      	moveq	r3, #1
 801ba8a:	2300      	movne	r3, #0
 801ba8c:	b2db      	uxtb	r3, r3
 801ba8e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801ba90:	693b      	ldr	r3, [r7, #16]
 801ba92:	f103 0208 	add.w	r2, r3, #8
 801ba96:	7dfb      	ldrb	r3, [r7, #23]
 801ba98:	2b00      	cmp	r3, #0
 801ba9a:	d001      	beq.n	801baa0 <etharp_input+0x98>
 801ba9c:	2301      	movs	r3, #1
 801ba9e:	e000      	b.n	801baa2 <etharp_input+0x9a>
 801baa0:	2302      	movs	r3, #2
 801baa2:	f107 010c 	add.w	r1, r7, #12
 801baa6:	6838      	ldr	r0, [r7, #0]
 801baa8:	f7ff feb8 	bl	801b81c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801baac:	693b      	ldr	r3, [r7, #16]
 801baae:	88db      	ldrh	r3, [r3, #6]
 801bab0:	b29b      	uxth	r3, r3
 801bab2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801bab6:	d003      	beq.n	801bac0 <etharp_input+0xb8>
 801bab8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801babc:	d01e      	beq.n	801bafc <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801babe:	e020      	b.n	801bb02 <etharp_input+0xfa>
      if (for_us) {
 801bac0:	7dfb      	ldrb	r3, [r7, #23]
 801bac2:	2b00      	cmp	r3, #0
 801bac4:	d01c      	beq.n	801bb00 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801bac6:	683b      	ldr	r3, [r7, #0]
 801bac8:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801bacc:	693b      	ldr	r3, [r7, #16]
 801bace:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801bad2:	683b      	ldr	r3, [r7, #0]
 801bad4:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801bad8:	683b      	ldr	r3, [r7, #0]
 801bada:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801badc:	693a      	ldr	r2, [r7, #16]
 801bade:	3208      	adds	r2, #8
        etharp_raw(netif,
 801bae0:	2102      	movs	r1, #2
 801bae2:	9103      	str	r1, [sp, #12]
 801bae4:	f107 010c 	add.w	r1, r7, #12
 801bae8:	9102      	str	r1, [sp, #8]
 801baea:	9201      	str	r2, [sp, #4]
 801baec:	9300      	str	r3, [sp, #0]
 801baee:	462b      	mov	r3, r5
 801baf0:	4622      	mov	r2, r4
 801baf2:	4601      	mov	r1, r0
 801baf4:	6838      	ldr	r0, [r7, #0]
 801baf6:	f000 faeb 	bl	801c0d0 <etharp_raw>
      break;
 801bafa:	e001      	b.n	801bb00 <etharp_input+0xf8>
      break;
 801bafc:	bf00      	nop
 801bafe:	e000      	b.n	801bb02 <etharp_input+0xfa>
      break;
 801bb00:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801bb02:	6878      	ldr	r0, [r7, #4]
 801bb04:	f7f7 ff8e 	bl	8013a24 <pbuf_free>
}
 801bb08:	3718      	adds	r7, #24
 801bb0a:	46bd      	mov	sp, r7
 801bb0c:	bdb0      	pop	{r4, r5, r7, pc}
 801bb0e:	bf00      	nop
 801bb10:	08026e24 	.word	0x08026e24
 801bb14:	08026f74 	.word	0x08026f74
 801bb18:	08026e9c 	.word	0x08026e9c

0801bb1c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801bb1c:	b580      	push	{r7, lr}
 801bb1e:	b086      	sub	sp, #24
 801bb20:	af02      	add	r7, sp, #8
 801bb22:	60f8      	str	r0, [r7, #12]
 801bb24:	60b9      	str	r1, [r7, #8]
 801bb26:	4613      	mov	r3, r2
 801bb28:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801bb2a:	79fa      	ldrb	r2, [r7, #7]
 801bb2c:	4944      	ldr	r1, [pc, #272]	@ (801bc40 <etharp_output_to_arp_index+0x124>)
 801bb2e:	4613      	mov	r3, r2
 801bb30:	005b      	lsls	r3, r3, #1
 801bb32:	4413      	add	r3, r2
 801bb34:	00db      	lsls	r3, r3, #3
 801bb36:	440b      	add	r3, r1
 801bb38:	3314      	adds	r3, #20
 801bb3a:	781b      	ldrb	r3, [r3, #0]
 801bb3c:	2b01      	cmp	r3, #1
 801bb3e:	d806      	bhi.n	801bb4e <etharp_output_to_arp_index+0x32>
 801bb40:	4b40      	ldr	r3, [pc, #256]	@ (801bc44 <etharp_output_to_arp_index+0x128>)
 801bb42:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801bb46:	4940      	ldr	r1, [pc, #256]	@ (801bc48 <etharp_output_to_arp_index+0x12c>)
 801bb48:	4840      	ldr	r0, [pc, #256]	@ (801bc4c <etharp_output_to_arp_index+0x130>)
 801bb4a:	f003 fb0f 	bl	801f16c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801bb4e:	79fa      	ldrb	r2, [r7, #7]
 801bb50:	493b      	ldr	r1, [pc, #236]	@ (801bc40 <etharp_output_to_arp_index+0x124>)
 801bb52:	4613      	mov	r3, r2
 801bb54:	005b      	lsls	r3, r3, #1
 801bb56:	4413      	add	r3, r2
 801bb58:	00db      	lsls	r3, r3, #3
 801bb5a:	440b      	add	r3, r1
 801bb5c:	3314      	adds	r3, #20
 801bb5e:	781b      	ldrb	r3, [r3, #0]
 801bb60:	2b02      	cmp	r3, #2
 801bb62:	d153      	bne.n	801bc0c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801bb64:	79fa      	ldrb	r2, [r7, #7]
 801bb66:	4936      	ldr	r1, [pc, #216]	@ (801bc40 <etharp_output_to_arp_index+0x124>)
 801bb68:	4613      	mov	r3, r2
 801bb6a:	005b      	lsls	r3, r3, #1
 801bb6c:	4413      	add	r3, r2
 801bb6e:	00db      	lsls	r3, r3, #3
 801bb70:	440b      	add	r3, r1
 801bb72:	3312      	adds	r3, #18
 801bb74:	881b      	ldrh	r3, [r3, #0]
 801bb76:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801bb7a:	d919      	bls.n	801bbb0 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801bb7c:	79fa      	ldrb	r2, [r7, #7]
 801bb7e:	4613      	mov	r3, r2
 801bb80:	005b      	lsls	r3, r3, #1
 801bb82:	4413      	add	r3, r2
 801bb84:	00db      	lsls	r3, r3, #3
 801bb86:	4a2e      	ldr	r2, [pc, #184]	@ (801bc40 <etharp_output_to_arp_index+0x124>)
 801bb88:	4413      	add	r3, r2
 801bb8a:	3304      	adds	r3, #4
 801bb8c:	4619      	mov	r1, r3
 801bb8e:	68f8      	ldr	r0, [r7, #12]
 801bb90:	f000 fb4c 	bl	801c22c <etharp_request>
 801bb94:	4603      	mov	r3, r0
 801bb96:	2b00      	cmp	r3, #0
 801bb98:	d138      	bne.n	801bc0c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801bb9a:	79fa      	ldrb	r2, [r7, #7]
 801bb9c:	4928      	ldr	r1, [pc, #160]	@ (801bc40 <etharp_output_to_arp_index+0x124>)
 801bb9e:	4613      	mov	r3, r2
 801bba0:	005b      	lsls	r3, r3, #1
 801bba2:	4413      	add	r3, r2
 801bba4:	00db      	lsls	r3, r3, #3
 801bba6:	440b      	add	r3, r1
 801bba8:	3314      	adds	r3, #20
 801bbaa:	2203      	movs	r2, #3
 801bbac:	701a      	strb	r2, [r3, #0]
 801bbae:	e02d      	b.n	801bc0c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801bbb0:	79fa      	ldrb	r2, [r7, #7]
 801bbb2:	4923      	ldr	r1, [pc, #140]	@ (801bc40 <etharp_output_to_arp_index+0x124>)
 801bbb4:	4613      	mov	r3, r2
 801bbb6:	005b      	lsls	r3, r3, #1
 801bbb8:	4413      	add	r3, r2
 801bbba:	00db      	lsls	r3, r3, #3
 801bbbc:	440b      	add	r3, r1
 801bbbe:	3312      	adds	r3, #18
 801bbc0:	881b      	ldrh	r3, [r3, #0]
 801bbc2:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801bbc6:	d321      	bcc.n	801bc0c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801bbc8:	79fa      	ldrb	r2, [r7, #7]
 801bbca:	4613      	mov	r3, r2
 801bbcc:	005b      	lsls	r3, r3, #1
 801bbce:	4413      	add	r3, r2
 801bbd0:	00db      	lsls	r3, r3, #3
 801bbd2:	4a1b      	ldr	r2, [pc, #108]	@ (801bc40 <etharp_output_to_arp_index+0x124>)
 801bbd4:	4413      	add	r3, r2
 801bbd6:	1d19      	adds	r1, r3, #4
 801bbd8:	79fa      	ldrb	r2, [r7, #7]
 801bbda:	4613      	mov	r3, r2
 801bbdc:	005b      	lsls	r3, r3, #1
 801bbde:	4413      	add	r3, r2
 801bbe0:	00db      	lsls	r3, r3, #3
 801bbe2:	3308      	adds	r3, #8
 801bbe4:	4a16      	ldr	r2, [pc, #88]	@ (801bc40 <etharp_output_to_arp_index+0x124>)
 801bbe6:	4413      	add	r3, r2
 801bbe8:	3304      	adds	r3, #4
 801bbea:	461a      	mov	r2, r3
 801bbec:	68f8      	ldr	r0, [r7, #12]
 801bbee:	f000 fafb 	bl	801c1e8 <etharp_request_dst>
 801bbf2:	4603      	mov	r3, r0
 801bbf4:	2b00      	cmp	r3, #0
 801bbf6:	d109      	bne.n	801bc0c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801bbf8:	79fa      	ldrb	r2, [r7, #7]
 801bbfa:	4911      	ldr	r1, [pc, #68]	@ (801bc40 <etharp_output_to_arp_index+0x124>)
 801bbfc:	4613      	mov	r3, r2
 801bbfe:	005b      	lsls	r3, r3, #1
 801bc00:	4413      	add	r3, r2
 801bc02:	00db      	lsls	r3, r3, #3
 801bc04:	440b      	add	r3, r1
 801bc06:	3314      	adds	r3, #20
 801bc08:	2203      	movs	r2, #3
 801bc0a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801bc0c:	68fb      	ldr	r3, [r7, #12]
 801bc0e:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801bc12:	79fa      	ldrb	r2, [r7, #7]
 801bc14:	4613      	mov	r3, r2
 801bc16:	005b      	lsls	r3, r3, #1
 801bc18:	4413      	add	r3, r2
 801bc1a:	00db      	lsls	r3, r3, #3
 801bc1c:	3308      	adds	r3, #8
 801bc1e:	4a08      	ldr	r2, [pc, #32]	@ (801bc40 <etharp_output_to_arp_index+0x124>)
 801bc20:	4413      	add	r3, r2
 801bc22:	3304      	adds	r3, #4
 801bc24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801bc28:	9200      	str	r2, [sp, #0]
 801bc2a:	460a      	mov	r2, r1
 801bc2c:	68b9      	ldr	r1, [r7, #8]
 801bc2e:	68f8      	ldr	r0, [r7, #12]
 801bc30:	f002 f8bc 	bl	801ddac <ethernet_output>
 801bc34:	4603      	mov	r3, r0
}
 801bc36:	4618      	mov	r0, r3
 801bc38:	3710      	adds	r7, #16
 801bc3a:	46bd      	mov	sp, r7
 801bc3c:	bd80      	pop	{r7, pc}
 801bc3e:	bf00      	nop
 801bc40:	20067dd8 	.word	0x20067dd8
 801bc44:	08026e24 	.word	0x08026e24
 801bc48:	08026f94 	.word	0x08026f94
 801bc4c:	08026e9c 	.word	0x08026e9c

0801bc50 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801bc50:	b580      	push	{r7, lr}
 801bc52:	b08a      	sub	sp, #40	@ 0x28
 801bc54:	af02      	add	r7, sp, #8
 801bc56:	60f8      	str	r0, [r7, #12]
 801bc58:	60b9      	str	r1, [r7, #8]
 801bc5a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801bc5c:	687b      	ldr	r3, [r7, #4]
 801bc5e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801bc60:	68fb      	ldr	r3, [r7, #12]
 801bc62:	2b00      	cmp	r3, #0
 801bc64:	d106      	bne.n	801bc74 <etharp_output+0x24>
 801bc66:	4b73      	ldr	r3, [pc, #460]	@ (801be34 <etharp_output+0x1e4>)
 801bc68:	f240 321e 	movw	r2, #798	@ 0x31e
 801bc6c:	4972      	ldr	r1, [pc, #456]	@ (801be38 <etharp_output+0x1e8>)
 801bc6e:	4873      	ldr	r0, [pc, #460]	@ (801be3c <etharp_output+0x1ec>)
 801bc70:	f003 fa7c 	bl	801f16c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801bc74:	68bb      	ldr	r3, [r7, #8]
 801bc76:	2b00      	cmp	r3, #0
 801bc78:	d106      	bne.n	801bc88 <etharp_output+0x38>
 801bc7a:	4b6e      	ldr	r3, [pc, #440]	@ (801be34 <etharp_output+0x1e4>)
 801bc7c:	f240 321f 	movw	r2, #799	@ 0x31f
 801bc80:	496f      	ldr	r1, [pc, #444]	@ (801be40 <etharp_output+0x1f0>)
 801bc82:	486e      	ldr	r0, [pc, #440]	@ (801be3c <etharp_output+0x1ec>)
 801bc84:	f003 fa72 	bl	801f16c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801bc88:	687b      	ldr	r3, [r7, #4]
 801bc8a:	2b00      	cmp	r3, #0
 801bc8c:	d106      	bne.n	801bc9c <etharp_output+0x4c>
 801bc8e:	4b69      	ldr	r3, [pc, #420]	@ (801be34 <etharp_output+0x1e4>)
 801bc90:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801bc94:	496b      	ldr	r1, [pc, #428]	@ (801be44 <etharp_output+0x1f4>)
 801bc96:	4869      	ldr	r0, [pc, #420]	@ (801be3c <etharp_output+0x1ec>)
 801bc98:	f003 fa68 	bl	801f16c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801bc9c:	687b      	ldr	r3, [r7, #4]
 801bc9e:	681b      	ldr	r3, [r3, #0]
 801bca0:	68f9      	ldr	r1, [r7, #12]
 801bca2:	4618      	mov	r0, r3
 801bca4:	f000 ffba 	bl	801cc1c <ip4_addr_isbroadcast_u32>
 801bca8:	4603      	mov	r3, r0
 801bcaa:	2b00      	cmp	r3, #0
 801bcac:	d002      	beq.n	801bcb4 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801bcae:	4b66      	ldr	r3, [pc, #408]	@ (801be48 <etharp_output+0x1f8>)
 801bcb0:	61fb      	str	r3, [r7, #28]
 801bcb2:	e0af      	b.n	801be14 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801bcb4:	687b      	ldr	r3, [r7, #4]
 801bcb6:	681b      	ldr	r3, [r3, #0]
 801bcb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801bcbc:	2be0      	cmp	r3, #224	@ 0xe0
 801bcbe:	d118      	bne.n	801bcf2 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801bcc0:	2301      	movs	r3, #1
 801bcc2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801bcc4:	2300      	movs	r3, #0
 801bcc6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801bcc8:	235e      	movs	r3, #94	@ 0x5e
 801bcca:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801bccc:	687b      	ldr	r3, [r7, #4]
 801bcce:	3301      	adds	r3, #1
 801bcd0:	781b      	ldrb	r3, [r3, #0]
 801bcd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801bcd6:	b2db      	uxtb	r3, r3
 801bcd8:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801bcda:	687b      	ldr	r3, [r7, #4]
 801bcdc:	3302      	adds	r3, #2
 801bcde:	781b      	ldrb	r3, [r3, #0]
 801bce0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801bce2:	687b      	ldr	r3, [r7, #4]
 801bce4:	3303      	adds	r3, #3
 801bce6:	781b      	ldrb	r3, [r3, #0]
 801bce8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801bcea:	f107 0310 	add.w	r3, r7, #16
 801bcee:	61fb      	str	r3, [r7, #28]
 801bcf0:	e090      	b.n	801be14 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801bcf2:	687b      	ldr	r3, [r7, #4]
 801bcf4:	681a      	ldr	r2, [r3, #0]
 801bcf6:	68fb      	ldr	r3, [r7, #12]
 801bcf8:	3304      	adds	r3, #4
 801bcfa:	681b      	ldr	r3, [r3, #0]
 801bcfc:	405a      	eors	r2, r3
 801bcfe:	68fb      	ldr	r3, [r7, #12]
 801bd00:	3308      	adds	r3, #8
 801bd02:	681b      	ldr	r3, [r3, #0]
 801bd04:	4013      	ands	r3, r2
 801bd06:	2b00      	cmp	r3, #0
 801bd08:	d012      	beq.n	801bd30 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801bd0a:	687b      	ldr	r3, [r7, #4]
 801bd0c:	681b      	ldr	r3, [r3, #0]
 801bd0e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801bd10:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801bd14:	4293      	cmp	r3, r2
 801bd16:	d00b      	beq.n	801bd30 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801bd18:	68fb      	ldr	r3, [r7, #12]
 801bd1a:	330c      	adds	r3, #12
 801bd1c:	681b      	ldr	r3, [r3, #0]
 801bd1e:	2b00      	cmp	r3, #0
 801bd20:	d003      	beq.n	801bd2a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801bd22:	68fb      	ldr	r3, [r7, #12]
 801bd24:	330c      	adds	r3, #12
 801bd26:	61bb      	str	r3, [r7, #24]
 801bd28:	e002      	b.n	801bd30 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801bd2a:	f06f 0303 	mvn.w	r3, #3
 801bd2e:	e07d      	b.n	801be2c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801bd30:	4b46      	ldr	r3, [pc, #280]	@ (801be4c <etharp_output+0x1fc>)
 801bd32:	781b      	ldrb	r3, [r3, #0]
 801bd34:	4619      	mov	r1, r3
 801bd36:	4a46      	ldr	r2, [pc, #280]	@ (801be50 <etharp_output+0x200>)
 801bd38:	460b      	mov	r3, r1
 801bd3a:	005b      	lsls	r3, r3, #1
 801bd3c:	440b      	add	r3, r1
 801bd3e:	00db      	lsls	r3, r3, #3
 801bd40:	4413      	add	r3, r2
 801bd42:	3314      	adds	r3, #20
 801bd44:	781b      	ldrb	r3, [r3, #0]
 801bd46:	2b01      	cmp	r3, #1
 801bd48:	d925      	bls.n	801bd96 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801bd4a:	4b40      	ldr	r3, [pc, #256]	@ (801be4c <etharp_output+0x1fc>)
 801bd4c:	781b      	ldrb	r3, [r3, #0]
 801bd4e:	4619      	mov	r1, r3
 801bd50:	4a3f      	ldr	r2, [pc, #252]	@ (801be50 <etharp_output+0x200>)
 801bd52:	460b      	mov	r3, r1
 801bd54:	005b      	lsls	r3, r3, #1
 801bd56:	440b      	add	r3, r1
 801bd58:	00db      	lsls	r3, r3, #3
 801bd5a:	4413      	add	r3, r2
 801bd5c:	3308      	adds	r3, #8
 801bd5e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801bd60:	68fa      	ldr	r2, [r7, #12]
 801bd62:	429a      	cmp	r2, r3
 801bd64:	d117      	bne.n	801bd96 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801bd66:	69bb      	ldr	r3, [r7, #24]
 801bd68:	681a      	ldr	r2, [r3, #0]
 801bd6a:	4b38      	ldr	r3, [pc, #224]	@ (801be4c <etharp_output+0x1fc>)
 801bd6c:	781b      	ldrb	r3, [r3, #0]
 801bd6e:	4618      	mov	r0, r3
 801bd70:	4937      	ldr	r1, [pc, #220]	@ (801be50 <etharp_output+0x200>)
 801bd72:	4603      	mov	r3, r0
 801bd74:	005b      	lsls	r3, r3, #1
 801bd76:	4403      	add	r3, r0
 801bd78:	00db      	lsls	r3, r3, #3
 801bd7a:	440b      	add	r3, r1
 801bd7c:	3304      	adds	r3, #4
 801bd7e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801bd80:	429a      	cmp	r2, r3
 801bd82:	d108      	bne.n	801bd96 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801bd84:	4b31      	ldr	r3, [pc, #196]	@ (801be4c <etharp_output+0x1fc>)
 801bd86:	781b      	ldrb	r3, [r3, #0]
 801bd88:	461a      	mov	r2, r3
 801bd8a:	68b9      	ldr	r1, [r7, #8]
 801bd8c:	68f8      	ldr	r0, [r7, #12]
 801bd8e:	f7ff fec5 	bl	801bb1c <etharp_output_to_arp_index>
 801bd92:	4603      	mov	r3, r0
 801bd94:	e04a      	b.n	801be2c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801bd96:	2300      	movs	r3, #0
 801bd98:	75fb      	strb	r3, [r7, #23]
 801bd9a:	e031      	b.n	801be00 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801bd9c:	7dfa      	ldrb	r2, [r7, #23]
 801bd9e:	492c      	ldr	r1, [pc, #176]	@ (801be50 <etharp_output+0x200>)
 801bda0:	4613      	mov	r3, r2
 801bda2:	005b      	lsls	r3, r3, #1
 801bda4:	4413      	add	r3, r2
 801bda6:	00db      	lsls	r3, r3, #3
 801bda8:	440b      	add	r3, r1
 801bdaa:	3314      	adds	r3, #20
 801bdac:	781b      	ldrb	r3, [r3, #0]
 801bdae:	2b01      	cmp	r3, #1
 801bdb0:	d923      	bls.n	801bdfa <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801bdb2:	7dfa      	ldrb	r2, [r7, #23]
 801bdb4:	4926      	ldr	r1, [pc, #152]	@ (801be50 <etharp_output+0x200>)
 801bdb6:	4613      	mov	r3, r2
 801bdb8:	005b      	lsls	r3, r3, #1
 801bdba:	4413      	add	r3, r2
 801bdbc:	00db      	lsls	r3, r3, #3
 801bdbe:	440b      	add	r3, r1
 801bdc0:	3308      	adds	r3, #8
 801bdc2:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801bdc4:	68fa      	ldr	r2, [r7, #12]
 801bdc6:	429a      	cmp	r2, r3
 801bdc8:	d117      	bne.n	801bdfa <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801bdca:	69bb      	ldr	r3, [r7, #24]
 801bdcc:	6819      	ldr	r1, [r3, #0]
 801bdce:	7dfa      	ldrb	r2, [r7, #23]
 801bdd0:	481f      	ldr	r0, [pc, #124]	@ (801be50 <etharp_output+0x200>)
 801bdd2:	4613      	mov	r3, r2
 801bdd4:	005b      	lsls	r3, r3, #1
 801bdd6:	4413      	add	r3, r2
 801bdd8:	00db      	lsls	r3, r3, #3
 801bdda:	4403      	add	r3, r0
 801bddc:	3304      	adds	r3, #4
 801bdde:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801bde0:	4299      	cmp	r1, r3
 801bde2:	d10a      	bne.n	801bdfa <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801bde4:	4a19      	ldr	r2, [pc, #100]	@ (801be4c <etharp_output+0x1fc>)
 801bde6:	7dfb      	ldrb	r3, [r7, #23]
 801bde8:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801bdea:	7dfb      	ldrb	r3, [r7, #23]
 801bdec:	461a      	mov	r2, r3
 801bdee:	68b9      	ldr	r1, [r7, #8]
 801bdf0:	68f8      	ldr	r0, [r7, #12]
 801bdf2:	f7ff fe93 	bl	801bb1c <etharp_output_to_arp_index>
 801bdf6:	4603      	mov	r3, r0
 801bdf8:	e018      	b.n	801be2c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801bdfa:	7dfb      	ldrb	r3, [r7, #23]
 801bdfc:	3301      	adds	r3, #1
 801bdfe:	75fb      	strb	r3, [r7, #23]
 801be00:	7dfb      	ldrb	r3, [r7, #23]
 801be02:	2b7e      	cmp	r3, #126	@ 0x7e
 801be04:	d9ca      	bls.n	801bd9c <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801be06:	68ba      	ldr	r2, [r7, #8]
 801be08:	69b9      	ldr	r1, [r7, #24]
 801be0a:	68f8      	ldr	r0, [r7, #12]
 801be0c:	f000 f822 	bl	801be54 <etharp_query>
 801be10:	4603      	mov	r3, r0
 801be12:	e00b      	b.n	801be2c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801be14:	68fb      	ldr	r3, [r7, #12]
 801be16:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801be1a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801be1e:	9300      	str	r3, [sp, #0]
 801be20:	69fb      	ldr	r3, [r7, #28]
 801be22:	68b9      	ldr	r1, [r7, #8]
 801be24:	68f8      	ldr	r0, [r7, #12]
 801be26:	f001 ffc1 	bl	801ddac <ethernet_output>
 801be2a:	4603      	mov	r3, r0
}
 801be2c:	4618      	mov	r0, r3
 801be2e:	3720      	adds	r7, #32
 801be30:	46bd      	mov	sp, r7
 801be32:	bd80      	pop	{r7, pc}
 801be34:	08026e24 	.word	0x08026e24
 801be38:	08026f74 	.word	0x08026f74
 801be3c:	08026e9c 	.word	0x08026e9c
 801be40:	08026fc4 	.word	0x08026fc4
 801be44:	08026f64 	.word	0x08026f64
 801be48:	080276c0 	.word	0x080276c0
 801be4c:	200689c0 	.word	0x200689c0
 801be50:	20067dd8 	.word	0x20067dd8

0801be54 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801be54:	b580      	push	{r7, lr}
 801be56:	b08c      	sub	sp, #48	@ 0x30
 801be58:	af02      	add	r7, sp, #8
 801be5a:	60f8      	str	r0, [r7, #12]
 801be5c:	60b9      	str	r1, [r7, #8]
 801be5e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801be60:	68fb      	ldr	r3, [r7, #12]
 801be62:	3326      	adds	r3, #38	@ 0x26
 801be64:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801be66:	23ff      	movs	r3, #255	@ 0xff
 801be68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801be6c:	2300      	movs	r3, #0
 801be6e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801be70:	68bb      	ldr	r3, [r7, #8]
 801be72:	681b      	ldr	r3, [r3, #0]
 801be74:	68f9      	ldr	r1, [r7, #12]
 801be76:	4618      	mov	r0, r3
 801be78:	f000 fed0 	bl	801cc1c <ip4_addr_isbroadcast_u32>
 801be7c:	4603      	mov	r3, r0
 801be7e:	2b00      	cmp	r3, #0
 801be80:	d10c      	bne.n	801be9c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801be82:	68bb      	ldr	r3, [r7, #8]
 801be84:	681b      	ldr	r3, [r3, #0]
 801be86:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801be8a:	2be0      	cmp	r3, #224	@ 0xe0
 801be8c:	d006      	beq.n	801be9c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801be8e:	68bb      	ldr	r3, [r7, #8]
 801be90:	2b00      	cmp	r3, #0
 801be92:	d003      	beq.n	801be9c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801be94:	68bb      	ldr	r3, [r7, #8]
 801be96:	681b      	ldr	r3, [r3, #0]
 801be98:	2b00      	cmp	r3, #0
 801be9a:	d102      	bne.n	801bea2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801be9c:	f06f 030f 	mvn.w	r3, #15
 801bea0:	e101      	b.n	801c0a6 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801bea2:	68fa      	ldr	r2, [r7, #12]
 801bea4:	2101      	movs	r1, #1
 801bea6:	68b8      	ldr	r0, [r7, #8]
 801bea8:	f7ff fb3e 	bl	801b528 <etharp_find_entry>
 801beac:	4603      	mov	r3, r0
 801beae:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801beb0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801beb4:	2b00      	cmp	r3, #0
 801beb6:	da02      	bge.n	801bebe <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801beb8:	8a7b      	ldrh	r3, [r7, #18]
 801beba:	b25b      	sxtb	r3, r3
 801bebc:	e0f3      	b.n	801c0a6 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801bebe:	8a7b      	ldrh	r3, [r7, #18]
 801bec0:	2b7e      	cmp	r3, #126	@ 0x7e
 801bec2:	d906      	bls.n	801bed2 <etharp_query+0x7e>
 801bec4:	4b7a      	ldr	r3, [pc, #488]	@ (801c0b0 <etharp_query+0x25c>)
 801bec6:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801beca:	497a      	ldr	r1, [pc, #488]	@ (801c0b4 <etharp_query+0x260>)
 801becc:	487a      	ldr	r0, [pc, #488]	@ (801c0b8 <etharp_query+0x264>)
 801bece:	f003 f94d 	bl	801f16c <iprintf>
  i = (netif_addr_idx_t)i_err;
 801bed2:	8a7b      	ldrh	r3, [r7, #18]
 801bed4:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801bed6:	7c7a      	ldrb	r2, [r7, #17]
 801bed8:	4978      	ldr	r1, [pc, #480]	@ (801c0bc <etharp_query+0x268>)
 801beda:	4613      	mov	r3, r2
 801bedc:	005b      	lsls	r3, r3, #1
 801bede:	4413      	add	r3, r2
 801bee0:	00db      	lsls	r3, r3, #3
 801bee2:	440b      	add	r3, r1
 801bee4:	3314      	adds	r3, #20
 801bee6:	781b      	ldrb	r3, [r3, #0]
 801bee8:	2b00      	cmp	r3, #0
 801beea:	d115      	bne.n	801bf18 <etharp_query+0xc4>
    is_new_entry = 1;
 801beec:	2301      	movs	r3, #1
 801beee:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801bef0:	7c7a      	ldrb	r2, [r7, #17]
 801bef2:	4972      	ldr	r1, [pc, #456]	@ (801c0bc <etharp_query+0x268>)
 801bef4:	4613      	mov	r3, r2
 801bef6:	005b      	lsls	r3, r3, #1
 801bef8:	4413      	add	r3, r2
 801befa:	00db      	lsls	r3, r3, #3
 801befc:	440b      	add	r3, r1
 801befe:	3314      	adds	r3, #20
 801bf00:	2201      	movs	r2, #1
 801bf02:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801bf04:	7c7a      	ldrb	r2, [r7, #17]
 801bf06:	496d      	ldr	r1, [pc, #436]	@ (801c0bc <etharp_query+0x268>)
 801bf08:	4613      	mov	r3, r2
 801bf0a:	005b      	lsls	r3, r3, #1
 801bf0c:	4413      	add	r3, r2
 801bf0e:	00db      	lsls	r3, r3, #3
 801bf10:	440b      	add	r3, r1
 801bf12:	3308      	adds	r3, #8
 801bf14:	68fa      	ldr	r2, [r7, #12]
 801bf16:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801bf18:	7c7a      	ldrb	r2, [r7, #17]
 801bf1a:	4968      	ldr	r1, [pc, #416]	@ (801c0bc <etharp_query+0x268>)
 801bf1c:	4613      	mov	r3, r2
 801bf1e:	005b      	lsls	r3, r3, #1
 801bf20:	4413      	add	r3, r2
 801bf22:	00db      	lsls	r3, r3, #3
 801bf24:	440b      	add	r3, r1
 801bf26:	3314      	adds	r3, #20
 801bf28:	781b      	ldrb	r3, [r3, #0]
 801bf2a:	2b01      	cmp	r3, #1
 801bf2c:	d011      	beq.n	801bf52 <etharp_query+0xfe>
 801bf2e:	7c7a      	ldrb	r2, [r7, #17]
 801bf30:	4962      	ldr	r1, [pc, #392]	@ (801c0bc <etharp_query+0x268>)
 801bf32:	4613      	mov	r3, r2
 801bf34:	005b      	lsls	r3, r3, #1
 801bf36:	4413      	add	r3, r2
 801bf38:	00db      	lsls	r3, r3, #3
 801bf3a:	440b      	add	r3, r1
 801bf3c:	3314      	adds	r3, #20
 801bf3e:	781b      	ldrb	r3, [r3, #0]
 801bf40:	2b01      	cmp	r3, #1
 801bf42:	d806      	bhi.n	801bf52 <etharp_query+0xfe>
 801bf44:	4b5a      	ldr	r3, [pc, #360]	@ (801c0b0 <etharp_query+0x25c>)
 801bf46:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801bf4a:	495d      	ldr	r1, [pc, #372]	@ (801c0c0 <etharp_query+0x26c>)
 801bf4c:	485a      	ldr	r0, [pc, #360]	@ (801c0b8 <etharp_query+0x264>)
 801bf4e:	f003 f90d 	bl	801f16c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801bf52:	6a3b      	ldr	r3, [r7, #32]
 801bf54:	2b00      	cmp	r3, #0
 801bf56:	d102      	bne.n	801bf5e <etharp_query+0x10a>
 801bf58:	687b      	ldr	r3, [r7, #4]
 801bf5a:	2b00      	cmp	r3, #0
 801bf5c:	d10c      	bne.n	801bf78 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801bf5e:	68b9      	ldr	r1, [r7, #8]
 801bf60:	68f8      	ldr	r0, [r7, #12]
 801bf62:	f000 f963 	bl	801c22c <etharp_request>
 801bf66:	4603      	mov	r3, r0
 801bf68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801bf6c:	687b      	ldr	r3, [r7, #4]
 801bf6e:	2b00      	cmp	r3, #0
 801bf70:	d102      	bne.n	801bf78 <etharp_query+0x124>
      return result;
 801bf72:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801bf76:	e096      	b.n	801c0a6 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801bf78:	687b      	ldr	r3, [r7, #4]
 801bf7a:	2b00      	cmp	r3, #0
 801bf7c:	d106      	bne.n	801bf8c <etharp_query+0x138>
 801bf7e:	4b4c      	ldr	r3, [pc, #304]	@ (801c0b0 <etharp_query+0x25c>)
 801bf80:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801bf84:	494f      	ldr	r1, [pc, #316]	@ (801c0c4 <etharp_query+0x270>)
 801bf86:	484c      	ldr	r0, [pc, #304]	@ (801c0b8 <etharp_query+0x264>)
 801bf88:	f003 f8f0 	bl	801f16c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801bf8c:	7c7a      	ldrb	r2, [r7, #17]
 801bf8e:	494b      	ldr	r1, [pc, #300]	@ (801c0bc <etharp_query+0x268>)
 801bf90:	4613      	mov	r3, r2
 801bf92:	005b      	lsls	r3, r3, #1
 801bf94:	4413      	add	r3, r2
 801bf96:	00db      	lsls	r3, r3, #3
 801bf98:	440b      	add	r3, r1
 801bf9a:	3314      	adds	r3, #20
 801bf9c:	781b      	ldrb	r3, [r3, #0]
 801bf9e:	2b01      	cmp	r3, #1
 801bfa0:	d917      	bls.n	801bfd2 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801bfa2:	4a49      	ldr	r2, [pc, #292]	@ (801c0c8 <etharp_query+0x274>)
 801bfa4:	7c7b      	ldrb	r3, [r7, #17]
 801bfa6:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801bfa8:	7c7a      	ldrb	r2, [r7, #17]
 801bfaa:	4613      	mov	r3, r2
 801bfac:	005b      	lsls	r3, r3, #1
 801bfae:	4413      	add	r3, r2
 801bfb0:	00db      	lsls	r3, r3, #3
 801bfb2:	3308      	adds	r3, #8
 801bfb4:	4a41      	ldr	r2, [pc, #260]	@ (801c0bc <etharp_query+0x268>)
 801bfb6:	4413      	add	r3, r2
 801bfb8:	3304      	adds	r3, #4
 801bfba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801bfbe:	9200      	str	r2, [sp, #0]
 801bfc0:	697a      	ldr	r2, [r7, #20]
 801bfc2:	6879      	ldr	r1, [r7, #4]
 801bfc4:	68f8      	ldr	r0, [r7, #12]
 801bfc6:	f001 fef1 	bl	801ddac <ethernet_output>
 801bfca:	4603      	mov	r3, r0
 801bfcc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801bfd0:	e067      	b.n	801c0a2 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801bfd2:	7c7a      	ldrb	r2, [r7, #17]
 801bfd4:	4939      	ldr	r1, [pc, #228]	@ (801c0bc <etharp_query+0x268>)
 801bfd6:	4613      	mov	r3, r2
 801bfd8:	005b      	lsls	r3, r3, #1
 801bfda:	4413      	add	r3, r2
 801bfdc:	00db      	lsls	r3, r3, #3
 801bfde:	440b      	add	r3, r1
 801bfe0:	3314      	adds	r3, #20
 801bfe2:	781b      	ldrb	r3, [r3, #0]
 801bfe4:	2b01      	cmp	r3, #1
 801bfe6:	d15c      	bne.n	801c0a2 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801bfe8:	2300      	movs	r3, #0
 801bfea:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801bfec:	687b      	ldr	r3, [r7, #4]
 801bfee:	61fb      	str	r3, [r7, #28]
    while (p) {
 801bff0:	e01c      	b.n	801c02c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801bff2:	69fb      	ldr	r3, [r7, #28]
 801bff4:	895a      	ldrh	r2, [r3, #10]
 801bff6:	69fb      	ldr	r3, [r7, #28]
 801bff8:	891b      	ldrh	r3, [r3, #8]
 801bffa:	429a      	cmp	r2, r3
 801bffc:	d10a      	bne.n	801c014 <etharp_query+0x1c0>
 801bffe:	69fb      	ldr	r3, [r7, #28]
 801c000:	681b      	ldr	r3, [r3, #0]
 801c002:	2b00      	cmp	r3, #0
 801c004:	d006      	beq.n	801c014 <etharp_query+0x1c0>
 801c006:	4b2a      	ldr	r3, [pc, #168]	@ (801c0b0 <etharp_query+0x25c>)
 801c008:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801c00c:	492f      	ldr	r1, [pc, #188]	@ (801c0cc <etharp_query+0x278>)
 801c00e:	482a      	ldr	r0, [pc, #168]	@ (801c0b8 <etharp_query+0x264>)
 801c010:	f003 f8ac 	bl	801f16c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801c014:	69fb      	ldr	r3, [r7, #28]
 801c016:	7b1b      	ldrb	r3, [r3, #12]
 801c018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c01c:	2b00      	cmp	r3, #0
 801c01e:	d002      	beq.n	801c026 <etharp_query+0x1d2>
        copy_needed = 1;
 801c020:	2301      	movs	r3, #1
 801c022:	61bb      	str	r3, [r7, #24]
        break;
 801c024:	e005      	b.n	801c032 <etharp_query+0x1de>
      }
      p = p->next;
 801c026:	69fb      	ldr	r3, [r7, #28]
 801c028:	681b      	ldr	r3, [r3, #0]
 801c02a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801c02c:	69fb      	ldr	r3, [r7, #28]
 801c02e:	2b00      	cmp	r3, #0
 801c030:	d1df      	bne.n	801bff2 <etharp_query+0x19e>
    }
    if (copy_needed) {
 801c032:	69bb      	ldr	r3, [r7, #24]
 801c034:	2b00      	cmp	r3, #0
 801c036:	d007      	beq.n	801c048 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801c038:	687a      	ldr	r2, [r7, #4]
 801c03a:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801c03e:	200e      	movs	r0, #14
 801c040:	f7f8 f8a0 	bl	8014184 <pbuf_clone>
 801c044:	61f8      	str	r0, [r7, #28]
 801c046:	e004      	b.n	801c052 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801c048:	687b      	ldr	r3, [r7, #4]
 801c04a:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801c04c:	69f8      	ldr	r0, [r7, #28]
 801c04e:	f7f7 fd8f 	bl	8013b70 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801c052:	69fb      	ldr	r3, [r7, #28]
 801c054:	2b00      	cmp	r3, #0
 801c056:	d021      	beq.n	801c09c <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801c058:	7c7a      	ldrb	r2, [r7, #17]
 801c05a:	4918      	ldr	r1, [pc, #96]	@ (801c0bc <etharp_query+0x268>)
 801c05c:	4613      	mov	r3, r2
 801c05e:	005b      	lsls	r3, r3, #1
 801c060:	4413      	add	r3, r2
 801c062:	00db      	lsls	r3, r3, #3
 801c064:	440b      	add	r3, r1
 801c066:	681b      	ldr	r3, [r3, #0]
 801c068:	2b00      	cmp	r3, #0
 801c06a:	d00a      	beq.n	801c082 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801c06c:	7c7a      	ldrb	r2, [r7, #17]
 801c06e:	4913      	ldr	r1, [pc, #76]	@ (801c0bc <etharp_query+0x268>)
 801c070:	4613      	mov	r3, r2
 801c072:	005b      	lsls	r3, r3, #1
 801c074:	4413      	add	r3, r2
 801c076:	00db      	lsls	r3, r3, #3
 801c078:	440b      	add	r3, r1
 801c07a:	681b      	ldr	r3, [r3, #0]
 801c07c:	4618      	mov	r0, r3
 801c07e:	f7f7 fcd1 	bl	8013a24 <pbuf_free>
      }
      arp_table[i].q = p;
 801c082:	7c7a      	ldrb	r2, [r7, #17]
 801c084:	490d      	ldr	r1, [pc, #52]	@ (801c0bc <etharp_query+0x268>)
 801c086:	4613      	mov	r3, r2
 801c088:	005b      	lsls	r3, r3, #1
 801c08a:	4413      	add	r3, r2
 801c08c:	00db      	lsls	r3, r3, #3
 801c08e:	440b      	add	r3, r1
 801c090:	69fa      	ldr	r2, [r7, #28]
 801c092:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801c094:	2300      	movs	r3, #0
 801c096:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801c09a:	e002      	b.n	801c0a2 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801c09c:	23ff      	movs	r3, #255	@ 0xff
 801c09e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801c0a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801c0a6:	4618      	mov	r0, r3
 801c0a8:	3728      	adds	r7, #40	@ 0x28
 801c0aa:	46bd      	mov	sp, r7
 801c0ac:	bd80      	pop	{r7, pc}
 801c0ae:	bf00      	nop
 801c0b0:	08026e24 	.word	0x08026e24
 801c0b4:	08026fd0 	.word	0x08026fd0
 801c0b8:	08026e9c 	.word	0x08026e9c
 801c0bc:	20067dd8 	.word	0x20067dd8
 801c0c0:	08026fe0 	.word	0x08026fe0
 801c0c4:	08026fc4 	.word	0x08026fc4
 801c0c8:	200689c0 	.word	0x200689c0
 801c0cc:	08027008 	.word	0x08027008

0801c0d0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801c0d0:	b580      	push	{r7, lr}
 801c0d2:	b08a      	sub	sp, #40	@ 0x28
 801c0d4:	af02      	add	r7, sp, #8
 801c0d6:	60f8      	str	r0, [r7, #12]
 801c0d8:	60b9      	str	r1, [r7, #8]
 801c0da:	607a      	str	r2, [r7, #4]
 801c0dc:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801c0de:	2300      	movs	r3, #0
 801c0e0:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801c0e2:	68fb      	ldr	r3, [r7, #12]
 801c0e4:	2b00      	cmp	r3, #0
 801c0e6:	d106      	bne.n	801c0f6 <etharp_raw+0x26>
 801c0e8:	4b3a      	ldr	r3, [pc, #232]	@ (801c1d4 <etharp_raw+0x104>)
 801c0ea:	f240 4257 	movw	r2, #1111	@ 0x457
 801c0ee:	493a      	ldr	r1, [pc, #232]	@ (801c1d8 <etharp_raw+0x108>)
 801c0f0:	483a      	ldr	r0, [pc, #232]	@ (801c1dc <etharp_raw+0x10c>)
 801c0f2:	f003 f83b 	bl	801f16c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801c0f6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c0fa:	211c      	movs	r1, #28
 801c0fc:	200e      	movs	r0, #14
 801c0fe:	f7f7 f9ad 	bl	801345c <pbuf_alloc>
 801c102:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801c104:	69bb      	ldr	r3, [r7, #24]
 801c106:	2b00      	cmp	r3, #0
 801c108:	d102      	bne.n	801c110 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801c10a:	f04f 33ff 	mov.w	r3, #4294967295
 801c10e:	e05d      	b.n	801c1cc <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801c110:	69bb      	ldr	r3, [r7, #24]
 801c112:	895b      	ldrh	r3, [r3, #10]
 801c114:	2b1b      	cmp	r3, #27
 801c116:	d806      	bhi.n	801c126 <etharp_raw+0x56>
 801c118:	4b2e      	ldr	r3, [pc, #184]	@ (801c1d4 <etharp_raw+0x104>)
 801c11a:	f240 4262 	movw	r2, #1122	@ 0x462
 801c11e:	4930      	ldr	r1, [pc, #192]	@ (801c1e0 <etharp_raw+0x110>)
 801c120:	482e      	ldr	r0, [pc, #184]	@ (801c1dc <etharp_raw+0x10c>)
 801c122:	f003 f823 	bl	801f16c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801c126:	69bb      	ldr	r3, [r7, #24]
 801c128:	685b      	ldr	r3, [r3, #4]
 801c12a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801c12c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801c12e:	4618      	mov	r0, r3
 801c130:	f7f5 f89e 	bl	8011270 <lwip_htons>
 801c134:	4603      	mov	r3, r0
 801c136:	461a      	mov	r2, r3
 801c138:	697b      	ldr	r3, [r7, #20]
 801c13a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801c13c:	68fb      	ldr	r3, [r7, #12]
 801c13e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801c142:	2b06      	cmp	r3, #6
 801c144:	d006      	beq.n	801c154 <etharp_raw+0x84>
 801c146:	4b23      	ldr	r3, [pc, #140]	@ (801c1d4 <etharp_raw+0x104>)
 801c148:	f240 4269 	movw	r2, #1129	@ 0x469
 801c14c:	4925      	ldr	r1, [pc, #148]	@ (801c1e4 <etharp_raw+0x114>)
 801c14e:	4823      	ldr	r0, [pc, #140]	@ (801c1dc <etharp_raw+0x10c>)
 801c150:	f003 f80c 	bl	801f16c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801c154:	697b      	ldr	r3, [r7, #20]
 801c156:	3308      	adds	r3, #8
 801c158:	2206      	movs	r2, #6
 801c15a:	6839      	ldr	r1, [r7, #0]
 801c15c:	4618      	mov	r0, r3
 801c15e:	f003 fc16 	bl	801f98e <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801c162:	697b      	ldr	r3, [r7, #20]
 801c164:	3312      	adds	r3, #18
 801c166:	2206      	movs	r2, #6
 801c168:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801c16a:	4618      	mov	r0, r3
 801c16c:	f003 fc0f 	bl	801f98e <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801c170:	697b      	ldr	r3, [r7, #20]
 801c172:	330e      	adds	r3, #14
 801c174:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801c176:	6812      	ldr	r2, [r2, #0]
 801c178:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801c17a:	697b      	ldr	r3, [r7, #20]
 801c17c:	3318      	adds	r3, #24
 801c17e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c180:	6812      	ldr	r2, [r2, #0]
 801c182:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801c184:	697b      	ldr	r3, [r7, #20]
 801c186:	2200      	movs	r2, #0
 801c188:	701a      	strb	r2, [r3, #0]
 801c18a:	2200      	movs	r2, #0
 801c18c:	f042 0201 	orr.w	r2, r2, #1
 801c190:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801c192:	697b      	ldr	r3, [r7, #20]
 801c194:	2200      	movs	r2, #0
 801c196:	f042 0208 	orr.w	r2, r2, #8
 801c19a:	709a      	strb	r2, [r3, #2]
 801c19c:	2200      	movs	r2, #0
 801c19e:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801c1a0:	697b      	ldr	r3, [r7, #20]
 801c1a2:	2206      	movs	r2, #6
 801c1a4:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801c1a6:	697b      	ldr	r3, [r7, #20]
 801c1a8:	2204      	movs	r2, #4
 801c1aa:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801c1ac:	f640 0306 	movw	r3, #2054	@ 0x806
 801c1b0:	9300      	str	r3, [sp, #0]
 801c1b2:	687b      	ldr	r3, [r7, #4]
 801c1b4:	68ba      	ldr	r2, [r7, #8]
 801c1b6:	69b9      	ldr	r1, [r7, #24]
 801c1b8:	68f8      	ldr	r0, [r7, #12]
 801c1ba:	f001 fdf7 	bl	801ddac <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801c1be:	69b8      	ldr	r0, [r7, #24]
 801c1c0:	f7f7 fc30 	bl	8013a24 <pbuf_free>
  p = NULL;
 801c1c4:	2300      	movs	r3, #0
 801c1c6:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801c1c8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801c1cc:	4618      	mov	r0, r3
 801c1ce:	3720      	adds	r7, #32
 801c1d0:	46bd      	mov	sp, r7
 801c1d2:	bd80      	pop	{r7, pc}
 801c1d4:	08026e24 	.word	0x08026e24
 801c1d8:	08026f74 	.word	0x08026f74
 801c1dc:	08026e9c 	.word	0x08026e9c
 801c1e0:	08027024 	.word	0x08027024
 801c1e4:	08027058 	.word	0x08027058

0801c1e8 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801c1e8:	b580      	push	{r7, lr}
 801c1ea:	b088      	sub	sp, #32
 801c1ec:	af04      	add	r7, sp, #16
 801c1ee:	60f8      	str	r0, [r7, #12]
 801c1f0:	60b9      	str	r1, [r7, #8]
 801c1f2:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c1f4:	68fb      	ldr	r3, [r7, #12]
 801c1f6:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801c1fa:	68fb      	ldr	r3, [r7, #12]
 801c1fc:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801c200:	68fb      	ldr	r3, [r7, #12]
 801c202:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c204:	2201      	movs	r2, #1
 801c206:	9203      	str	r2, [sp, #12]
 801c208:	68ba      	ldr	r2, [r7, #8]
 801c20a:	9202      	str	r2, [sp, #8]
 801c20c:	4a06      	ldr	r2, [pc, #24]	@ (801c228 <etharp_request_dst+0x40>)
 801c20e:	9201      	str	r2, [sp, #4]
 801c210:	9300      	str	r3, [sp, #0]
 801c212:	4603      	mov	r3, r0
 801c214:	687a      	ldr	r2, [r7, #4]
 801c216:	68f8      	ldr	r0, [r7, #12]
 801c218:	f7ff ff5a 	bl	801c0d0 <etharp_raw>
 801c21c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801c21e:	4618      	mov	r0, r3
 801c220:	3710      	adds	r7, #16
 801c222:	46bd      	mov	sp, r7
 801c224:	bd80      	pop	{r7, pc}
 801c226:	bf00      	nop
 801c228:	080276c8 	.word	0x080276c8

0801c22c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801c22c:	b580      	push	{r7, lr}
 801c22e:	b082      	sub	sp, #8
 801c230:	af00      	add	r7, sp, #0
 801c232:	6078      	str	r0, [r7, #4]
 801c234:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801c236:	4a05      	ldr	r2, [pc, #20]	@ (801c24c <etharp_request+0x20>)
 801c238:	6839      	ldr	r1, [r7, #0]
 801c23a:	6878      	ldr	r0, [r7, #4]
 801c23c:	f7ff ffd4 	bl	801c1e8 <etharp_request_dst>
 801c240:	4603      	mov	r3, r0
}
 801c242:	4618      	mov	r0, r3
 801c244:	3708      	adds	r7, #8
 801c246:	46bd      	mov	sp, r7
 801c248:	bd80      	pop	{r7, pc}
 801c24a:	bf00      	nop
 801c24c:	080276c0 	.word	0x080276c0

0801c250 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801c250:	b580      	push	{r7, lr}
 801c252:	b08e      	sub	sp, #56	@ 0x38
 801c254:	af04      	add	r7, sp, #16
 801c256:	6078      	str	r0, [r7, #4]
 801c258:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801c25a:	4b78      	ldr	r3, [pc, #480]	@ (801c43c <icmp_input+0x1ec>)
 801c25c:	689b      	ldr	r3, [r3, #8]
 801c25e:	623b      	str	r3, [r7, #32]
  hlen = IPH_HL_BYTES(iphdr_in);
 801c260:	6a3b      	ldr	r3, [r7, #32]
 801c262:	781b      	ldrb	r3, [r3, #0]
 801c264:	f003 030f 	and.w	r3, r3, #15
 801c268:	b2db      	uxtb	r3, r3
 801c26a:	009b      	lsls	r3, r3, #2
 801c26c:	b2db      	uxtb	r3, r3
 801c26e:	83fb      	strh	r3, [r7, #30]
  if (hlen < IP_HLEN) {
 801c270:	8bfb      	ldrh	r3, [r7, #30]
 801c272:	2b13      	cmp	r3, #19
 801c274:	f240 80cf 	bls.w	801c416 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801c278:	687b      	ldr	r3, [r7, #4]
 801c27a:	895b      	ldrh	r3, [r3, #10]
 801c27c:	2b03      	cmp	r3, #3
 801c27e:	f240 80cc 	bls.w	801c41a <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801c282:	687b      	ldr	r3, [r7, #4]
 801c284:	685b      	ldr	r3, [r3, #4]
 801c286:	781b      	ldrb	r3, [r3, #0]
 801c288:	777b      	strb	r3, [r7, #29]
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801c28a:	7f7b      	ldrb	r3, [r7, #29]
 801c28c:	2b00      	cmp	r3, #0
 801c28e:	f000 80bb 	beq.w	801c408 <icmp_input+0x1b8>
 801c292:	2b08      	cmp	r3, #8
 801c294:	f040 80bb 	bne.w	801c40e <icmp_input+0x1be>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801c298:	4b69      	ldr	r3, [pc, #420]	@ (801c440 <icmp_input+0x1f0>)
 801c29a:	627b      	str	r3, [r7, #36]	@ 0x24
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c29c:	4b67      	ldr	r3, [pc, #412]	@ (801c43c <icmp_input+0x1ec>)
 801c29e:	695b      	ldr	r3, [r3, #20]
 801c2a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801c2a4:	2be0      	cmp	r3, #224	@ 0xe0
 801c2a6:	d102      	bne.n	801c2ae <icmp_input+0x5e>
#if LWIP_MULTICAST_PING
        /* For multicast, use address of receiving interface as source address */
        src = netif_ip4_addr(inp);
 801c2a8:	683b      	ldr	r3, [r7, #0]
 801c2aa:	3304      	adds	r3, #4
 801c2ac:	627b      	str	r3, [r7, #36]	@ 0x24
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801c2ae:	4b63      	ldr	r3, [pc, #396]	@ (801c43c <icmp_input+0x1ec>)
 801c2b0:	695b      	ldr	r3, [r3, #20]
 801c2b2:	4a62      	ldr	r2, [pc, #392]	@ (801c43c <icmp_input+0x1ec>)
 801c2b4:	6812      	ldr	r2, [r2, #0]
 801c2b6:	4611      	mov	r1, r2
 801c2b8:	4618      	mov	r0, r3
 801c2ba:	f000 fcaf 	bl	801cc1c <ip4_addr_isbroadcast_u32>
 801c2be:	4603      	mov	r3, r0
 801c2c0:	2b00      	cmp	r3, #0
 801c2c2:	d002      	beq.n	801c2ca <icmp_input+0x7a>
#if LWIP_BROADCAST_PING
        /* For broadcast, use address of receiving interface as source address */
        src = netif_ip4_addr(inp);
 801c2c4:	683b      	ldr	r3, [r7, #0]
 801c2c6:	3304      	adds	r3, #4
 801c2c8:	627b      	str	r3, [r7, #36]	@ 0x24
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801c2ca:	687b      	ldr	r3, [r7, #4]
 801c2cc:	891b      	ldrh	r3, [r3, #8]
 801c2ce:	2b07      	cmp	r3, #7
 801c2d0:	f240 80a5 	bls.w	801c41e <icmp_input+0x1ce>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801c2d4:	8bfb      	ldrh	r3, [r7, #30]
 801c2d6:	330e      	adds	r3, #14
 801c2d8:	4619      	mov	r1, r3
 801c2da:	6878      	ldr	r0, [r7, #4]
 801c2dc:	f7f7 fb0c 	bl	80138f8 <pbuf_add_header>
 801c2e0:	4603      	mov	r3, r0
 801c2e2:	2b00      	cmp	r3, #0
 801c2e4:	d04b      	beq.n	801c37e <icmp_input+0x12e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801c2e6:	687b      	ldr	r3, [r7, #4]
 801c2e8:	891a      	ldrh	r2, [r3, #8]
 801c2ea:	8bfb      	ldrh	r3, [r7, #30]
 801c2ec:	4413      	add	r3, r2
 801c2ee:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801c2f0:	687b      	ldr	r3, [r7, #4]
 801c2f2:	891b      	ldrh	r3, [r3, #8]
 801c2f4:	8b7a      	ldrh	r2, [r7, #26]
 801c2f6:	429a      	cmp	r2, r3
 801c2f8:	f0c0 8096 	bcc.w	801c428 <icmp_input+0x1d8>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801c2fc:	8b7b      	ldrh	r3, [r7, #26]
 801c2fe:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c302:	4619      	mov	r1, r3
 801c304:	200e      	movs	r0, #14
 801c306:	f7f7 f8a9 	bl	801345c <pbuf_alloc>
 801c30a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801c30c:	697b      	ldr	r3, [r7, #20]
 801c30e:	2b00      	cmp	r3, #0
 801c310:	f000 808c 	beq.w	801c42c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801c314:	697b      	ldr	r3, [r7, #20]
 801c316:	895b      	ldrh	r3, [r3, #10]
 801c318:	461a      	mov	r2, r3
 801c31a:	8bfb      	ldrh	r3, [r7, #30]
 801c31c:	3308      	adds	r3, #8
 801c31e:	429a      	cmp	r2, r3
 801c320:	d203      	bcs.n	801c32a <icmp_input+0xda>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801c322:	6978      	ldr	r0, [r7, #20]
 801c324:	f7f7 fb7e 	bl	8013a24 <pbuf_free>
          goto icmperr;
 801c328:	e081      	b.n	801c42e <icmp_input+0x1de>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801c32a:	697b      	ldr	r3, [r7, #20]
 801c32c:	685b      	ldr	r3, [r3, #4]
 801c32e:	8bfa      	ldrh	r2, [r7, #30]
 801c330:	6a39      	ldr	r1, [r7, #32]
 801c332:	4618      	mov	r0, r3
 801c334:	f003 fb2b 	bl	801f98e <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801c338:	8bfb      	ldrh	r3, [r7, #30]
 801c33a:	4619      	mov	r1, r3
 801c33c:	6978      	ldr	r0, [r7, #20]
 801c33e:	f7f7 faeb 	bl	8013918 <pbuf_remove_header>
 801c342:	4603      	mov	r3, r0
 801c344:	2b00      	cmp	r3, #0
 801c346:	d009      	beq.n	801c35c <icmp_input+0x10c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801c348:	4b3e      	ldr	r3, [pc, #248]	@ (801c444 <icmp_input+0x1f4>)
 801c34a:	22b6      	movs	r2, #182	@ 0xb6
 801c34c:	493e      	ldr	r1, [pc, #248]	@ (801c448 <icmp_input+0x1f8>)
 801c34e:	483f      	ldr	r0, [pc, #252]	@ (801c44c <icmp_input+0x1fc>)
 801c350:	f002 ff0c 	bl	801f16c <iprintf>
          pbuf_free(r);
 801c354:	6978      	ldr	r0, [r7, #20]
 801c356:	f7f7 fb65 	bl	8013a24 <pbuf_free>
          goto icmperr;
 801c35a:	e068      	b.n	801c42e <icmp_input+0x1de>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801c35c:	6879      	ldr	r1, [r7, #4]
 801c35e:	6978      	ldr	r0, [r7, #20]
 801c360:	f7f7 fc94 	bl	8013c8c <pbuf_copy>
 801c364:	4603      	mov	r3, r0
 801c366:	2b00      	cmp	r3, #0
 801c368:	d003      	beq.n	801c372 <icmp_input+0x122>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801c36a:	6978      	ldr	r0, [r7, #20]
 801c36c:	f7f7 fb5a 	bl	8013a24 <pbuf_free>
          goto icmperr;
 801c370:	e05d      	b.n	801c42e <icmp_input+0x1de>
        }
        /* free the original p */
        pbuf_free(p);
 801c372:	6878      	ldr	r0, [r7, #4]
 801c374:	f7f7 fb56 	bl	8013a24 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801c378:	697b      	ldr	r3, [r7, #20]
 801c37a:	607b      	str	r3, [r7, #4]
 801c37c:	e00f      	b.n	801c39e <icmp_input+0x14e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801c37e:	8bfb      	ldrh	r3, [r7, #30]
 801c380:	330e      	adds	r3, #14
 801c382:	4619      	mov	r1, r3
 801c384:	6878      	ldr	r0, [r7, #4]
 801c386:	f7f7 fac7 	bl	8013918 <pbuf_remove_header>
 801c38a:	4603      	mov	r3, r0
 801c38c:	2b00      	cmp	r3, #0
 801c38e:	d006      	beq.n	801c39e <icmp_input+0x14e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801c390:	4b2c      	ldr	r3, [pc, #176]	@ (801c444 <icmp_input+0x1f4>)
 801c392:	22c7      	movs	r2, #199	@ 0xc7
 801c394:	492e      	ldr	r1, [pc, #184]	@ (801c450 <icmp_input+0x200>)
 801c396:	482d      	ldr	r0, [pc, #180]	@ (801c44c <icmp_input+0x1fc>)
 801c398:	f002 fee8 	bl	801f16c <iprintf>
          goto icmperr;
 801c39c:	e047      	b.n	801c42e <icmp_input+0x1de>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801c39e:	687b      	ldr	r3, [r7, #4]
 801c3a0:	685b      	ldr	r3, [r3, #4]
 801c3a2:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801c3a4:	8bfb      	ldrh	r3, [r7, #30]
 801c3a6:	4619      	mov	r1, r3
 801c3a8:	6878      	ldr	r0, [r7, #4]
 801c3aa:	f7f7 faa5 	bl	80138f8 <pbuf_add_header>
 801c3ae:	4603      	mov	r3, r0
 801c3b0:	2b00      	cmp	r3, #0
 801c3b2:	d12b      	bne.n	801c40c <icmp_input+0x1bc>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801c3b4:	687b      	ldr	r3, [r7, #4]
 801c3b6:	685b      	ldr	r3, [r3, #4]
 801c3b8:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801c3ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c3bc:	681a      	ldr	r2, [r3, #0]
 801c3be:	68fb      	ldr	r3, [r7, #12]
 801c3c0:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801c3c2:	4b1e      	ldr	r3, [pc, #120]	@ (801c43c <icmp_input+0x1ec>)
 801c3c4:	691a      	ldr	r2, [r3, #16]
 801c3c6:	68fb      	ldr	r3, [r7, #12]
 801c3c8:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801c3ca:	693b      	ldr	r3, [r7, #16]
 801c3cc:	2200      	movs	r2, #0
 801c3ce:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801c3d0:	693b      	ldr	r3, [r7, #16]
 801c3d2:	2200      	movs	r2, #0
 801c3d4:	709a      	strb	r2, [r3, #2]
 801c3d6:	2200      	movs	r2, #0
 801c3d8:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801c3da:	68fb      	ldr	r3, [r7, #12]
 801c3dc:	22ff      	movs	r2, #255	@ 0xff
 801c3de:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801c3e0:	68fb      	ldr	r3, [r7, #12]
 801c3e2:	2200      	movs	r2, #0
 801c3e4:	729a      	strb	r2, [r3, #10]
 801c3e6:	2200      	movs	r2, #0
 801c3e8:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801c3ea:	683b      	ldr	r3, [r7, #0]
 801c3ec:	9302      	str	r3, [sp, #8]
 801c3ee:	2301      	movs	r3, #1
 801c3f0:	9301      	str	r3, [sp, #4]
 801c3f2:	2300      	movs	r3, #0
 801c3f4:	9300      	str	r3, [sp, #0]
 801c3f6:	23ff      	movs	r3, #255	@ 0xff
 801c3f8:	2200      	movs	r2, #0
 801c3fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801c3fc:	6878      	ldr	r0, [r7, #4]
 801c3fe:	f000 fb35 	bl	801ca6c <ip4_output_if>
 801c402:	4603      	mov	r3, r0
 801c404:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801c406:	e001      	b.n	801c40c <icmp_input+0x1bc>
      break;
 801c408:	bf00      	nop
 801c40a:	e000      	b.n	801c40e <icmp_input+0x1be>
      break;
 801c40c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801c40e:	6878      	ldr	r0, [r7, #4]
 801c410:	f7f7 fb08 	bl	8013a24 <pbuf_free>
  return;
 801c414:	e00f      	b.n	801c436 <icmp_input+0x1e6>
    goto lenerr;
 801c416:	bf00      	nop
 801c418:	e002      	b.n	801c420 <icmp_input+0x1d0>
    goto lenerr;
 801c41a:	bf00      	nop
 801c41c:	e000      	b.n	801c420 <icmp_input+0x1d0>
        goto lenerr;
 801c41e:	bf00      	nop
lenerr:
  pbuf_free(p);
 801c420:	6878      	ldr	r0, [r7, #4]
 801c422:	f7f7 faff 	bl	8013a24 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801c426:	e006      	b.n	801c436 <icmp_input+0x1e6>
          goto icmperr;
 801c428:	bf00      	nop
 801c42a:	e000      	b.n	801c42e <icmp_input+0x1de>
          goto icmperr;
 801c42c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801c42e:	6878      	ldr	r0, [r7, #4]
 801c430:	f7f7 faf8 	bl	8013a24 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801c434:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801c436:	3728      	adds	r7, #40	@ 0x28
 801c438:	46bd      	mov	sp, r7
 801c43a:	bd80      	pop	{r7, pc}
 801c43c:	20064b1c 	.word	0x20064b1c
 801c440:	20064b30 	.word	0x20064b30
 801c444:	0802709c 	.word	0x0802709c
 801c448:	080270d4 	.word	0x080270d4
 801c44c:	0802710c 	.word	0x0802710c
 801c450:	08027134 	.word	0x08027134

0801c454 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801c454:	b580      	push	{r7, lr}
 801c456:	b082      	sub	sp, #8
 801c458:	af00      	add	r7, sp, #0
 801c45a:	6078      	str	r0, [r7, #4]
 801c45c:	460b      	mov	r3, r1
 801c45e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801c460:	78fb      	ldrb	r3, [r7, #3]
 801c462:	461a      	mov	r2, r3
 801c464:	2103      	movs	r1, #3
 801c466:	6878      	ldr	r0, [r7, #4]
 801c468:	f000 f814 	bl	801c494 <icmp_send_response>
}
 801c46c:	bf00      	nop
 801c46e:	3708      	adds	r7, #8
 801c470:	46bd      	mov	sp, r7
 801c472:	bd80      	pop	{r7, pc}

0801c474 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801c474:	b580      	push	{r7, lr}
 801c476:	b082      	sub	sp, #8
 801c478:	af00      	add	r7, sp, #0
 801c47a:	6078      	str	r0, [r7, #4]
 801c47c:	460b      	mov	r3, r1
 801c47e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801c480:	78fb      	ldrb	r3, [r7, #3]
 801c482:	461a      	mov	r2, r3
 801c484:	210b      	movs	r1, #11
 801c486:	6878      	ldr	r0, [r7, #4]
 801c488:	f000 f804 	bl	801c494 <icmp_send_response>
}
 801c48c:	bf00      	nop
 801c48e:	3708      	adds	r7, #8
 801c490:	46bd      	mov	sp, r7
 801c492:	bd80      	pop	{r7, pc}

0801c494 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801c494:	b580      	push	{r7, lr}
 801c496:	b08c      	sub	sp, #48	@ 0x30
 801c498:	af04      	add	r7, sp, #16
 801c49a:	6078      	str	r0, [r7, #4]
 801c49c:	460b      	mov	r3, r1
 801c49e:	70fb      	strb	r3, [r7, #3]
 801c4a0:	4613      	mov	r3, r2
 801c4a2:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801c4a4:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c4a8:	2124      	movs	r1, #36	@ 0x24
 801c4aa:	2022      	movs	r0, #34	@ 0x22
 801c4ac:	f7f6 ffd6 	bl	801345c <pbuf_alloc>
 801c4b0:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801c4b2:	69fb      	ldr	r3, [r7, #28]
 801c4b4:	2b00      	cmp	r3, #0
 801c4b6:	d04c      	beq.n	801c552 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801c4b8:	69fb      	ldr	r3, [r7, #28]
 801c4ba:	895b      	ldrh	r3, [r3, #10]
 801c4bc:	2b23      	cmp	r3, #35	@ 0x23
 801c4be:	d806      	bhi.n	801c4ce <icmp_send_response+0x3a>
 801c4c0:	4b26      	ldr	r3, [pc, #152]	@ (801c55c <icmp_send_response+0xc8>)
 801c4c2:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801c4c6:	4926      	ldr	r1, [pc, #152]	@ (801c560 <icmp_send_response+0xcc>)
 801c4c8:	4826      	ldr	r0, [pc, #152]	@ (801c564 <icmp_send_response+0xd0>)
 801c4ca:	f002 fe4f 	bl	801f16c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801c4ce:	687b      	ldr	r3, [r7, #4]
 801c4d0:	685b      	ldr	r3, [r3, #4]
 801c4d2:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801c4d4:	69fb      	ldr	r3, [r7, #28]
 801c4d6:	685b      	ldr	r3, [r3, #4]
 801c4d8:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801c4da:	697b      	ldr	r3, [r7, #20]
 801c4dc:	78fa      	ldrb	r2, [r7, #3]
 801c4de:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801c4e0:	697b      	ldr	r3, [r7, #20]
 801c4e2:	78ba      	ldrb	r2, [r7, #2]
 801c4e4:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801c4e6:	697b      	ldr	r3, [r7, #20]
 801c4e8:	2200      	movs	r2, #0
 801c4ea:	711a      	strb	r2, [r3, #4]
 801c4ec:	2200      	movs	r2, #0
 801c4ee:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801c4f0:	697b      	ldr	r3, [r7, #20]
 801c4f2:	2200      	movs	r2, #0
 801c4f4:	719a      	strb	r2, [r3, #6]
 801c4f6:	2200      	movs	r2, #0
 801c4f8:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801c4fa:	69fb      	ldr	r3, [r7, #28]
 801c4fc:	685b      	ldr	r3, [r3, #4]
 801c4fe:	f103 0008 	add.w	r0, r3, #8
 801c502:	687b      	ldr	r3, [r7, #4]
 801c504:	685b      	ldr	r3, [r3, #4]
 801c506:	221c      	movs	r2, #28
 801c508:	4619      	mov	r1, r3
 801c50a:	f003 fa40 	bl	801f98e <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801c50e:	69bb      	ldr	r3, [r7, #24]
 801c510:	68db      	ldr	r3, [r3, #12]
 801c512:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801c514:	f107 030c 	add.w	r3, r7, #12
 801c518:	4618      	mov	r0, r3
 801c51a:	f000 f825 	bl	801c568 <ip4_route>
 801c51e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801c520:	693b      	ldr	r3, [r7, #16]
 801c522:	2b00      	cmp	r3, #0
 801c524:	d011      	beq.n	801c54a <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801c526:	697b      	ldr	r3, [r7, #20]
 801c528:	2200      	movs	r2, #0
 801c52a:	709a      	strb	r2, [r3, #2]
 801c52c:	2200      	movs	r2, #0
 801c52e:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801c530:	f107 020c 	add.w	r2, r7, #12
 801c534:	693b      	ldr	r3, [r7, #16]
 801c536:	9302      	str	r3, [sp, #8]
 801c538:	2301      	movs	r3, #1
 801c53a:	9301      	str	r3, [sp, #4]
 801c53c:	2300      	movs	r3, #0
 801c53e:	9300      	str	r3, [sp, #0]
 801c540:	23ff      	movs	r3, #255	@ 0xff
 801c542:	2100      	movs	r1, #0
 801c544:	69f8      	ldr	r0, [r7, #28]
 801c546:	f000 fa91 	bl	801ca6c <ip4_output_if>
  }
  pbuf_free(q);
 801c54a:	69f8      	ldr	r0, [r7, #28]
 801c54c:	f7f7 fa6a 	bl	8013a24 <pbuf_free>
 801c550:	e000      	b.n	801c554 <icmp_send_response+0xc0>
    return;
 801c552:	bf00      	nop
}
 801c554:	3720      	adds	r7, #32
 801c556:	46bd      	mov	sp, r7
 801c558:	bd80      	pop	{r7, pc}
 801c55a:	bf00      	nop
 801c55c:	0802709c 	.word	0x0802709c
 801c560:	08027168 	.word	0x08027168
 801c564:	0802710c 	.word	0x0802710c

0801c568 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801c568:	b480      	push	{r7}
 801c56a:	b085      	sub	sp, #20
 801c56c:	af00      	add	r7, sp, #0
 801c56e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801c570:	4b33      	ldr	r3, [pc, #204]	@ (801c640 <ip4_route+0xd8>)
 801c572:	681b      	ldr	r3, [r3, #0]
 801c574:	60fb      	str	r3, [r7, #12]
 801c576:	e036      	b.n	801c5e6 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801c578:	68fb      	ldr	r3, [r7, #12]
 801c57a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c57e:	f003 0301 	and.w	r3, r3, #1
 801c582:	b2db      	uxtb	r3, r3
 801c584:	2b00      	cmp	r3, #0
 801c586:	d02b      	beq.n	801c5e0 <ip4_route+0x78>
 801c588:	68fb      	ldr	r3, [r7, #12]
 801c58a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c58e:	089b      	lsrs	r3, r3, #2
 801c590:	f003 0301 	and.w	r3, r3, #1
 801c594:	b2db      	uxtb	r3, r3
 801c596:	2b00      	cmp	r3, #0
 801c598:	d022      	beq.n	801c5e0 <ip4_route+0x78>
 801c59a:	68fb      	ldr	r3, [r7, #12]
 801c59c:	3304      	adds	r3, #4
 801c59e:	681b      	ldr	r3, [r3, #0]
 801c5a0:	2b00      	cmp	r3, #0
 801c5a2:	d01d      	beq.n	801c5e0 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801c5a4:	687b      	ldr	r3, [r7, #4]
 801c5a6:	681a      	ldr	r2, [r3, #0]
 801c5a8:	68fb      	ldr	r3, [r7, #12]
 801c5aa:	3304      	adds	r3, #4
 801c5ac:	681b      	ldr	r3, [r3, #0]
 801c5ae:	405a      	eors	r2, r3
 801c5b0:	68fb      	ldr	r3, [r7, #12]
 801c5b2:	3308      	adds	r3, #8
 801c5b4:	681b      	ldr	r3, [r3, #0]
 801c5b6:	4013      	ands	r3, r2
 801c5b8:	2b00      	cmp	r3, #0
 801c5ba:	d101      	bne.n	801c5c0 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801c5bc:	68fb      	ldr	r3, [r7, #12]
 801c5be:	e038      	b.n	801c632 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801c5c0:	68fb      	ldr	r3, [r7, #12]
 801c5c2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c5c6:	f003 0302 	and.w	r3, r3, #2
 801c5ca:	2b00      	cmp	r3, #0
 801c5cc:	d108      	bne.n	801c5e0 <ip4_route+0x78>
 801c5ce:	687b      	ldr	r3, [r7, #4]
 801c5d0:	681a      	ldr	r2, [r3, #0]
 801c5d2:	68fb      	ldr	r3, [r7, #12]
 801c5d4:	330c      	adds	r3, #12
 801c5d6:	681b      	ldr	r3, [r3, #0]
 801c5d8:	429a      	cmp	r2, r3
 801c5da:	d101      	bne.n	801c5e0 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801c5dc:	68fb      	ldr	r3, [r7, #12]
 801c5de:	e028      	b.n	801c632 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801c5e0:	68fb      	ldr	r3, [r7, #12]
 801c5e2:	681b      	ldr	r3, [r3, #0]
 801c5e4:	60fb      	str	r3, [r7, #12]
 801c5e6:	68fb      	ldr	r3, [r7, #12]
 801c5e8:	2b00      	cmp	r3, #0
 801c5ea:	d1c5      	bne.n	801c578 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801c5ec:	4b15      	ldr	r3, [pc, #84]	@ (801c644 <ip4_route+0xdc>)
 801c5ee:	681b      	ldr	r3, [r3, #0]
 801c5f0:	2b00      	cmp	r3, #0
 801c5f2:	d01a      	beq.n	801c62a <ip4_route+0xc2>
 801c5f4:	4b13      	ldr	r3, [pc, #76]	@ (801c644 <ip4_route+0xdc>)
 801c5f6:	681b      	ldr	r3, [r3, #0]
 801c5f8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c5fc:	f003 0301 	and.w	r3, r3, #1
 801c600:	2b00      	cmp	r3, #0
 801c602:	d012      	beq.n	801c62a <ip4_route+0xc2>
 801c604:	4b0f      	ldr	r3, [pc, #60]	@ (801c644 <ip4_route+0xdc>)
 801c606:	681b      	ldr	r3, [r3, #0]
 801c608:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c60c:	f003 0304 	and.w	r3, r3, #4
 801c610:	2b00      	cmp	r3, #0
 801c612:	d00a      	beq.n	801c62a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801c614:	4b0b      	ldr	r3, [pc, #44]	@ (801c644 <ip4_route+0xdc>)
 801c616:	681b      	ldr	r3, [r3, #0]
 801c618:	3304      	adds	r3, #4
 801c61a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801c61c:	2b00      	cmp	r3, #0
 801c61e:	d004      	beq.n	801c62a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801c620:	687b      	ldr	r3, [r7, #4]
 801c622:	681b      	ldr	r3, [r3, #0]
 801c624:	b2db      	uxtb	r3, r3
 801c626:	2b7f      	cmp	r3, #127	@ 0x7f
 801c628:	d101      	bne.n	801c62e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801c62a:	2300      	movs	r3, #0
 801c62c:	e001      	b.n	801c632 <ip4_route+0xca>
  }

  return netif_default;
 801c62e:	4b05      	ldr	r3, [pc, #20]	@ (801c644 <ip4_route+0xdc>)
 801c630:	681b      	ldr	r3, [r3, #0]
}
 801c632:	4618      	mov	r0, r3
 801c634:	3714      	adds	r7, #20
 801c636:	46bd      	mov	sp, r7
 801c638:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c63c:	4770      	bx	lr
 801c63e:	bf00      	nop
 801c640:	20067d6c 	.word	0x20067d6c
 801c644:	20067d70 	.word	0x20067d70

0801c648 <ip4_canforward>:
 * @param p the packet to forward
 * @return 1: can forward 0: discard
 */
static int
ip4_canforward(struct pbuf *p)
{
 801c648:	b580      	push	{r7, lr}
 801c64a:	b084      	sub	sp, #16
 801c64c:	af00      	add	r7, sp, #0
 801c64e:	6078      	str	r0, [r7, #4]
  u32_t addr = lwip_htonl(ip4_addr_get_u32(ip4_current_dest_addr()));
 801c650:	4b1c      	ldr	r3, [pc, #112]	@ (801c6c4 <ip4_canforward+0x7c>)
 801c652:	695b      	ldr	r3, [r3, #20]
 801c654:	4618      	mov	r0, r3
 801c656:	f7f4 fe21 	bl	801129c <lwip_htonl>
 801c65a:	60f8      	str	r0, [r7, #12]
  if (ret >= 0) {
    return ret;
  }
#endif /* LWIP_HOOK_IP4_CANFORWARD */

  if (p->flags & PBUF_FLAG_LLBCAST) {
 801c65c:	687b      	ldr	r3, [r7, #4]
 801c65e:	7b5b      	ldrb	r3, [r3, #13]
 801c660:	f003 0308 	and.w	r3, r3, #8
 801c664:	2b00      	cmp	r3, #0
 801c666:	d001      	beq.n	801c66c <ip4_canforward+0x24>
    /* don't route link-layer broadcasts */
    return 0;
 801c668:	2300      	movs	r3, #0
 801c66a:	e026      	b.n	801c6ba <ip4_canforward+0x72>
  }
  if ((p->flags & PBUF_FLAG_LLMCAST) || IP_MULTICAST(addr)) {
 801c66c:	687b      	ldr	r3, [r7, #4]
 801c66e:	7b5b      	ldrb	r3, [r3, #13]
 801c670:	f003 0310 	and.w	r3, r3, #16
 801c674:	2b00      	cmp	r3, #0
 801c676:	d105      	bne.n	801c684 <ip4_canforward+0x3c>
 801c678:	68fb      	ldr	r3, [r7, #12]
 801c67a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801c67e:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 801c682:	d101      	bne.n	801c688 <ip4_canforward+0x40>
    /* don't route link-layer multicasts (use LWIP_HOOK_IP4_CANFORWARD instead) */
    return 0;
 801c684:	2300      	movs	r3, #0
 801c686:	e018      	b.n	801c6ba <ip4_canforward+0x72>
  }
  if (IP_EXPERIMENTAL(addr)) {
 801c688:	68fb      	ldr	r3, [r7, #12]
 801c68a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801c68e:	f1b3 4f70 	cmp.w	r3, #4026531840	@ 0xf0000000
 801c692:	d101      	bne.n	801c698 <ip4_canforward+0x50>
    return 0;
 801c694:	2300      	movs	r3, #0
 801c696:	e010      	b.n	801c6ba <ip4_canforward+0x72>
  }
  if (IP_CLASSA(addr)) {
 801c698:	68fb      	ldr	r3, [r7, #12]
 801c69a:	2b00      	cmp	r3, #0
 801c69c:	db0c      	blt.n	801c6b8 <ip4_canforward+0x70>
    u32_t net = addr & IP_CLASSA_NET;
 801c69e:	68fb      	ldr	r3, [r7, #12]
 801c6a0:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 801c6a4:	60bb      	str	r3, [r7, #8]
    if ((net == 0) || (net == ((u32_t)IP_LOOPBACKNET << IP_CLASSA_NSHIFT))) {
 801c6a6:	68bb      	ldr	r3, [r7, #8]
 801c6a8:	2b00      	cmp	r3, #0
 801c6aa:	d003      	beq.n	801c6b4 <ip4_canforward+0x6c>
 801c6ac:	68bb      	ldr	r3, [r7, #8]
 801c6ae:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 801c6b2:	d101      	bne.n	801c6b8 <ip4_canforward+0x70>
      /* don't route loopback packets */
      return 0;
 801c6b4:	2300      	movs	r3, #0
 801c6b6:	e000      	b.n	801c6ba <ip4_canforward+0x72>
    }
  }
  return 1;
 801c6b8:	2301      	movs	r3, #1
}
 801c6ba:	4618      	mov	r0, r3
 801c6bc:	3710      	adds	r7, #16
 801c6be:	46bd      	mov	sp, r7
 801c6c0:	bd80      	pop	{r7, pc}
 801c6c2:	bf00      	nop
 801c6c4:	20064b1c 	.word	0x20064b1c

0801c6c8 <ip4_forward>:
 * @param iphdr the IP header of the input packet
 * @param inp the netif on which this packet was received
 */
static void
ip4_forward(struct pbuf *p, struct ip_hdr *iphdr, struct netif *inp)
{
 801c6c8:	b580      	push	{r7, lr}
 801c6ca:	b086      	sub	sp, #24
 801c6cc:	af00      	add	r7, sp, #0
 801c6ce:	60f8      	str	r0, [r7, #12]
 801c6d0:	60b9      	str	r1, [r7, #8]
 801c6d2:	607a      	str	r2, [r7, #4]
  struct netif *netif;

  PERF_START;
  LWIP_UNUSED_ARG(inp);

  if (!ip4_canforward(p)) {
 801c6d4:	68f8      	ldr	r0, [r7, #12]
 801c6d6:	f7ff ffb7 	bl	801c648 <ip4_canforward>
 801c6da:	4603      	mov	r3, r0
 801c6dc:	2b00      	cmp	r3, #0
 801c6de:	d059      	beq.n	801c794 <ip4_forward+0xcc>
    goto return_noroute;
  }

  /* RFC3927 2.7: do not forward link-local addresses */
  if (ip4_addr_islinklocal(ip4_current_dest_addr())) {
 801c6e0:	4b31      	ldr	r3, [pc, #196]	@ (801c7a8 <ip4_forward+0xe0>)
 801c6e2:	695b      	ldr	r3, [r3, #20]
 801c6e4:	b29b      	uxth	r3, r3
 801c6e6:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801c6ea:	4293      	cmp	r3, r2
 801c6ec:	d054      	beq.n	801c798 <ip4_forward+0xd0>
                           ip4_addr3_16(ip4_current_dest_addr()), ip4_addr4_16(ip4_current_dest_addr())));
    goto return_noroute;
  }

  /* Find network interface where to forward this IP packet to. */
  netif = ip4_route_src(ip4_current_src_addr(), ip4_current_dest_addr());
 801c6ee:	482f      	ldr	r0, [pc, #188]	@ (801c7ac <ip4_forward+0xe4>)
 801c6f0:	f7ff ff3a 	bl	801c568 <ip4_route>
 801c6f4:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801c6f6:	697b      	ldr	r3, [r7, #20]
 801c6f8:	2b00      	cmp	r3, #0
 801c6fa:	d04f      	beq.n	801c79c <ip4_forward+0xd4>
    goto return_noroute;
  }
#endif /* IP_FORWARD_ALLOW_TX_ON_RX_NETIF */

  /* decrement TTL */
  IPH_TTL_SET(iphdr, IPH_TTL(iphdr) - 1);
 801c6fc:	68bb      	ldr	r3, [r7, #8]
 801c6fe:	7a1b      	ldrb	r3, [r3, #8]
 801c700:	3b01      	subs	r3, #1
 801c702:	b2da      	uxtb	r2, r3
 801c704:	68bb      	ldr	r3, [r7, #8]
 801c706:	721a      	strb	r2, [r3, #8]
  /* send ICMP if TTL == 0 */
  if (IPH_TTL(iphdr) == 0) {
 801c708:	68bb      	ldr	r3, [r7, #8]
 801c70a:	7a1b      	ldrb	r3, [r3, #8]
 801c70c:	2b00      	cmp	r3, #0
 801c70e:	d108      	bne.n	801c722 <ip4_forward+0x5a>
    MIB2_STATS_INC(mib2.ipinhdrerrors);
#if LWIP_ICMP
    /* Don't send ICMP messages in response to ICMP messages */
    if (IPH_PROTO(iphdr) != IP_PROTO_ICMP) {
 801c710:	68bb      	ldr	r3, [r7, #8]
 801c712:	7a5b      	ldrb	r3, [r3, #9]
 801c714:	2b01      	cmp	r3, #1
 801c716:	d043      	beq.n	801c7a0 <ip4_forward+0xd8>
      icmp_time_exceeded(p, ICMP_TE_TTL);
 801c718:	2100      	movs	r1, #0
 801c71a:	68f8      	ldr	r0, [r7, #12]
 801c71c:	f7ff feaa 	bl	801c474 <icmp_time_exceeded>
    }
#endif /* LWIP_ICMP */
    return;
 801c720:	e03e      	b.n	801c7a0 <ip4_forward+0xd8>
  }

  /* Incrementally update the IP checksum. */
  if (IPH_CHKSUM(iphdr) >= PP_HTONS(0xffffU - 0x100)) {
 801c722:	68bb      	ldr	r3, [r7, #8]
 801c724:	895b      	ldrh	r3, [r3, #10]
 801c726:	b29b      	uxth	r3, r3
 801c728:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 801c72c:	4293      	cmp	r3, r2
 801c72e:	d907      	bls.n	801c740 <ip4_forward+0x78>
    IPH_CHKSUM_SET(iphdr, (u16_t)(IPH_CHKSUM(iphdr) + PP_HTONS(0x100) + 1));
 801c730:	68bb      	ldr	r3, [r7, #8]
 801c732:	895b      	ldrh	r3, [r3, #10]
 801c734:	b29b      	uxth	r3, r3
 801c736:	3302      	adds	r3, #2
 801c738:	b29a      	uxth	r2, r3
 801c73a:	68bb      	ldr	r3, [r7, #8]
 801c73c:	815a      	strh	r2, [r3, #10]
 801c73e:	e006      	b.n	801c74e <ip4_forward+0x86>
  } else {
    IPH_CHKSUM_SET(iphdr, (u16_t)(IPH_CHKSUM(iphdr) + PP_HTONS(0x100)));
 801c740:	68bb      	ldr	r3, [r7, #8]
 801c742:	895b      	ldrh	r3, [r3, #10]
 801c744:	b29b      	uxth	r3, r3
 801c746:	3301      	adds	r3, #1
 801c748:	b29a      	uxth	r2, r3
 801c74a:	68bb      	ldr	r3, [r7, #8]
 801c74c:	815a      	strh	r2, [r3, #10]
  MIB2_STATS_INC(mib2.ipforwdatagrams);
  IP_STATS_INC(ip.xmit);

  PERF_STOP("ip4_forward");
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801c74e:	697b      	ldr	r3, [r7, #20]
 801c750:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c752:	2b00      	cmp	r3, #0
 801c754:	d017      	beq.n	801c786 <ip4_forward+0xbe>
 801c756:	68fb      	ldr	r3, [r7, #12]
 801c758:	891a      	ldrh	r2, [r3, #8]
 801c75a:	697b      	ldr	r3, [r7, #20]
 801c75c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c75e:	429a      	cmp	r2, r3
 801c760:	d911      	bls.n	801c786 <ip4_forward+0xbe>
    if ((IPH_OFFSET(iphdr) & PP_NTOHS(IP_DF)) == 0) {
 801c762:	68bb      	ldr	r3, [r7, #8]
 801c764:	88db      	ldrh	r3, [r3, #6]
 801c766:	b29b      	uxth	r3, r3
 801c768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c76c:	2b00      	cmp	r3, #0
 801c76e:	d105      	bne.n	801c77c <ip4_forward+0xb4>
#if IP_FRAG
      ip4_frag(p, netif, ip4_current_dest_addr());
 801c770:	4a0e      	ldr	r2, [pc, #56]	@ (801c7ac <ip4_forward+0xe4>)
 801c772:	6979      	ldr	r1, [r7, #20]
 801c774:	68f8      	ldr	r0, [r7, #12]
 801c776:	f001 f945 	bl	801da04 <ip4_frag>
#if LWIP_ICMP
      /* send ICMP Destination Unreachable code 4: "Fragmentation Needed and DF Set" */
      icmp_dest_unreach(p, ICMP_DUR_FRAG);
#endif /* LWIP_ICMP */
    }
    return;
 801c77a:	e012      	b.n	801c7a2 <ip4_forward+0xda>
      icmp_dest_unreach(p, ICMP_DUR_FRAG);
 801c77c:	2104      	movs	r1, #4
 801c77e:	68f8      	ldr	r0, [r7, #12]
 801c780:	f7ff fe68 	bl	801c454 <icmp_dest_unreach>
    return;
 801c784:	e00d      	b.n	801c7a2 <ip4_forward+0xda>
  }
  /* transmit pbuf on chosen interface */
  netif->output(netif, p, ip4_current_dest_addr());
 801c786:	697b      	ldr	r3, [r7, #20]
 801c788:	695b      	ldr	r3, [r3, #20]
 801c78a:	4a08      	ldr	r2, [pc, #32]	@ (801c7ac <ip4_forward+0xe4>)
 801c78c:	68f9      	ldr	r1, [r7, #12]
 801c78e:	6978      	ldr	r0, [r7, #20]
 801c790:	4798      	blx	r3
  return;
 801c792:	e006      	b.n	801c7a2 <ip4_forward+0xda>
    goto return_noroute;
 801c794:	bf00      	nop
 801c796:	e004      	b.n	801c7a2 <ip4_forward+0xda>
    goto return_noroute;
 801c798:	bf00      	nop
 801c79a:	e002      	b.n	801c7a2 <ip4_forward+0xda>
    goto return_noroute;
 801c79c:	bf00      	nop
 801c79e:	e000      	b.n	801c7a2 <ip4_forward+0xda>
    return;
 801c7a0:	bf00      	nop
return_noroute:
  MIB2_STATS_INC(mib2.ipoutnoroutes);
}
 801c7a2:	3718      	adds	r7, #24
 801c7a4:	46bd      	mov	sp, r7
 801c7a6:	bd80      	pop	{r7, pc}
 801c7a8:	20064b1c 	.word	0x20064b1c
 801c7ac:	20064b30 	.word	0x20064b30

0801c7b0 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801c7b0:	b580      	push	{r7, lr}
 801c7b2:	b082      	sub	sp, #8
 801c7b4:	af00      	add	r7, sp, #0
 801c7b6:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801c7b8:	687b      	ldr	r3, [r7, #4]
 801c7ba:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c7be:	f003 0301 	and.w	r3, r3, #1
 801c7c2:	b2db      	uxtb	r3, r3
 801c7c4:	2b00      	cmp	r3, #0
 801c7c6:	d016      	beq.n	801c7f6 <ip4_input_accept+0x46>
 801c7c8:	687b      	ldr	r3, [r7, #4]
 801c7ca:	3304      	adds	r3, #4
 801c7cc:	681b      	ldr	r3, [r3, #0]
 801c7ce:	2b00      	cmp	r3, #0
 801c7d0:	d011      	beq.n	801c7f6 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801c7d2:	4b0b      	ldr	r3, [pc, #44]	@ (801c800 <ip4_input_accept+0x50>)
 801c7d4:	695a      	ldr	r2, [r3, #20]
 801c7d6:	687b      	ldr	r3, [r7, #4]
 801c7d8:	3304      	adds	r3, #4
 801c7da:	681b      	ldr	r3, [r3, #0]
 801c7dc:	429a      	cmp	r2, r3
 801c7de:	d008      	beq.n	801c7f2 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801c7e0:	4b07      	ldr	r3, [pc, #28]	@ (801c800 <ip4_input_accept+0x50>)
 801c7e2:	695b      	ldr	r3, [r3, #20]
 801c7e4:	6879      	ldr	r1, [r7, #4]
 801c7e6:	4618      	mov	r0, r3
 801c7e8:	f000 fa18 	bl	801cc1c <ip4_addr_isbroadcast_u32>
 801c7ec:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801c7ee:	2b00      	cmp	r3, #0
 801c7f0:	d001      	beq.n	801c7f6 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801c7f2:	2301      	movs	r3, #1
 801c7f4:	e000      	b.n	801c7f8 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801c7f6:	2300      	movs	r3, #0
}
 801c7f8:	4618      	mov	r0, r3
 801c7fa:	3708      	adds	r7, #8
 801c7fc:	46bd      	mov	sp, r7
 801c7fe:	bd80      	pop	{r7, pc}
 801c800:	20064b1c 	.word	0x20064b1c

0801c804 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801c804:	b580      	push	{r7, lr}
 801c806:	b086      	sub	sp, #24
 801c808:	af00      	add	r7, sp, #0
 801c80a:	6078      	str	r0, [r7, #4]
 801c80c:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801c80e:	687b      	ldr	r3, [r7, #4]
 801c810:	685b      	ldr	r3, [r3, #4]
 801c812:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801c814:	697b      	ldr	r3, [r7, #20]
 801c816:	781b      	ldrb	r3, [r3, #0]
 801c818:	091b      	lsrs	r3, r3, #4
 801c81a:	b2db      	uxtb	r3, r3
 801c81c:	2b04      	cmp	r3, #4
 801c81e:	d004      	beq.n	801c82a <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801c820:	6878      	ldr	r0, [r7, #4]
 801c822:	f7f7 f8ff 	bl	8013a24 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801c826:	2300      	movs	r3, #0
 801c828:	e117      	b.n	801ca5a <ip4_input+0x256>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801c82a:	697b      	ldr	r3, [r7, #20]
 801c82c:	781b      	ldrb	r3, [r3, #0]
 801c82e:	f003 030f 	and.w	r3, r3, #15
 801c832:	b2db      	uxtb	r3, r3
 801c834:	009b      	lsls	r3, r3, #2
 801c836:	b2db      	uxtb	r3, r3
 801c838:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801c83a:	697b      	ldr	r3, [r7, #20]
 801c83c:	885b      	ldrh	r3, [r3, #2]
 801c83e:	b29b      	uxth	r3, r3
 801c840:	4618      	mov	r0, r3
 801c842:	f7f4 fd15 	bl	8011270 <lwip_htons>
 801c846:	4603      	mov	r3, r0
 801c848:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801c84a:	687b      	ldr	r3, [r7, #4]
 801c84c:	891b      	ldrh	r3, [r3, #8]
 801c84e:	89ba      	ldrh	r2, [r7, #12]
 801c850:	429a      	cmp	r2, r3
 801c852:	d204      	bcs.n	801c85e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801c854:	89bb      	ldrh	r3, [r7, #12]
 801c856:	4619      	mov	r1, r3
 801c858:	6878      	ldr	r0, [r7, #4]
 801c85a:	f7f6 ff5d 	bl	8013718 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801c85e:	687b      	ldr	r3, [r7, #4]
 801c860:	895b      	ldrh	r3, [r3, #10]
 801c862:	89fa      	ldrh	r2, [r7, #14]
 801c864:	429a      	cmp	r2, r3
 801c866:	d807      	bhi.n	801c878 <ip4_input+0x74>
 801c868:	687b      	ldr	r3, [r7, #4]
 801c86a:	891b      	ldrh	r3, [r3, #8]
 801c86c:	89ba      	ldrh	r2, [r7, #12]
 801c86e:	429a      	cmp	r2, r3
 801c870:	d802      	bhi.n	801c878 <ip4_input+0x74>
 801c872:	89fb      	ldrh	r3, [r7, #14]
 801c874:	2b13      	cmp	r3, #19
 801c876:	d804      	bhi.n	801c882 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801c878:	6878      	ldr	r0, [r7, #4]
 801c87a:	f7f7 f8d3 	bl	8013a24 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801c87e:	2300      	movs	r3, #0
 801c880:	e0eb      	b.n	801ca5a <ip4_input+0x256>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801c882:	697b      	ldr	r3, [r7, #20]
 801c884:	691b      	ldr	r3, [r3, #16]
 801c886:	4a77      	ldr	r2, [pc, #476]	@ (801ca64 <ip4_input+0x260>)
 801c888:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801c88a:	697b      	ldr	r3, [r7, #20]
 801c88c:	68db      	ldr	r3, [r3, #12]
 801c88e:	4a75      	ldr	r2, [pc, #468]	@ (801ca64 <ip4_input+0x260>)
 801c890:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c892:	4b74      	ldr	r3, [pc, #464]	@ (801ca64 <ip4_input+0x260>)
 801c894:	695b      	ldr	r3, [r3, #20]
 801c896:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801c89a:	2be0      	cmp	r3, #224	@ 0xe0
 801c89c:	d112      	bne.n	801c8c4 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801c89e:	683b      	ldr	r3, [r7, #0]
 801c8a0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c8a4:	f003 0301 	and.w	r3, r3, #1
 801c8a8:	b2db      	uxtb	r3, r3
 801c8aa:	2b00      	cmp	r3, #0
 801c8ac:	d007      	beq.n	801c8be <ip4_input+0xba>
 801c8ae:	683b      	ldr	r3, [r7, #0]
 801c8b0:	3304      	adds	r3, #4
 801c8b2:	681b      	ldr	r3, [r3, #0]
 801c8b4:	2b00      	cmp	r3, #0
 801c8b6:	d002      	beq.n	801c8be <ip4_input+0xba>
      netif = inp;
 801c8b8:	683b      	ldr	r3, [r7, #0]
 801c8ba:	613b      	str	r3, [r7, #16]
 801c8bc:	e02a      	b.n	801c914 <ip4_input+0x110>
    } else {
      netif = NULL;
 801c8be:	2300      	movs	r3, #0
 801c8c0:	613b      	str	r3, [r7, #16]
 801c8c2:	e027      	b.n	801c914 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801c8c4:	6838      	ldr	r0, [r7, #0]
 801c8c6:	f7ff ff73 	bl	801c7b0 <ip4_input_accept>
 801c8ca:	4603      	mov	r3, r0
 801c8cc:	2b00      	cmp	r3, #0
 801c8ce:	d002      	beq.n	801c8d6 <ip4_input+0xd2>
      netif = inp;
 801c8d0:	683b      	ldr	r3, [r7, #0]
 801c8d2:	613b      	str	r3, [r7, #16]
 801c8d4:	e01e      	b.n	801c914 <ip4_input+0x110>
    } else {
      netif = NULL;
 801c8d6:	2300      	movs	r3, #0
 801c8d8:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801c8da:	4b62      	ldr	r3, [pc, #392]	@ (801ca64 <ip4_input+0x260>)
 801c8dc:	695b      	ldr	r3, [r3, #20]
 801c8de:	b2db      	uxtb	r3, r3
 801c8e0:	2b7f      	cmp	r3, #127	@ 0x7f
 801c8e2:	d017      	beq.n	801c914 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801c8e4:	4b60      	ldr	r3, [pc, #384]	@ (801ca68 <ip4_input+0x264>)
 801c8e6:	681b      	ldr	r3, [r3, #0]
 801c8e8:	613b      	str	r3, [r7, #16]
 801c8ea:	e00e      	b.n	801c90a <ip4_input+0x106>
          if (netif == inp) {
 801c8ec:	693a      	ldr	r2, [r7, #16]
 801c8ee:	683b      	ldr	r3, [r7, #0]
 801c8f0:	429a      	cmp	r2, r3
 801c8f2:	d006      	beq.n	801c902 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801c8f4:	6938      	ldr	r0, [r7, #16]
 801c8f6:	f7ff ff5b 	bl	801c7b0 <ip4_input_accept>
 801c8fa:	4603      	mov	r3, r0
 801c8fc:	2b00      	cmp	r3, #0
 801c8fe:	d108      	bne.n	801c912 <ip4_input+0x10e>
 801c900:	e000      	b.n	801c904 <ip4_input+0x100>
            continue;
 801c902:	bf00      	nop
        NETIF_FOREACH(netif) {
 801c904:	693b      	ldr	r3, [r7, #16]
 801c906:	681b      	ldr	r3, [r3, #0]
 801c908:	613b      	str	r3, [r7, #16]
 801c90a:	693b      	ldr	r3, [r7, #16]
 801c90c:	2b00      	cmp	r3, #0
 801c90e:	d1ed      	bne.n	801c8ec <ip4_input+0xe8>
 801c910:	e000      	b.n	801c914 <ip4_input+0x110>
            break;
 801c912:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801c914:	4b53      	ldr	r3, [pc, #332]	@ (801ca64 <ip4_input+0x260>)
 801c916:	691b      	ldr	r3, [r3, #16]
 801c918:	6839      	ldr	r1, [r7, #0]
 801c91a:	4618      	mov	r0, r3
 801c91c:	f000 f97e 	bl	801cc1c <ip4_addr_isbroadcast_u32>
 801c920:	4603      	mov	r3, r0
 801c922:	2b00      	cmp	r3, #0
 801c924:	d105      	bne.n	801c932 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801c926:	4b4f      	ldr	r3, [pc, #316]	@ (801ca64 <ip4_input+0x260>)
 801c928:	691b      	ldr	r3, [r3, #16]
 801c92a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801c92e:	2be0      	cmp	r3, #224	@ 0xe0
 801c930:	d104      	bne.n	801c93c <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801c932:	6878      	ldr	r0, [r7, #4]
 801c934:	f7f7 f876 	bl	8013a24 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801c938:	2300      	movs	r3, #0
 801c93a:	e08e      	b.n	801ca5a <ip4_input+0x256>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801c93c:	693b      	ldr	r3, [r7, #16]
 801c93e:	2b00      	cmp	r3, #0
 801c940:	d114      	bne.n	801c96c <ip4_input+0x168>
    /* packet not for us, route or discard */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: packet not for us.\n"));
#if IP_FORWARD
    /* non-broadcast packet? */
    if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), inp)) {
 801c942:	4b48      	ldr	r3, [pc, #288]	@ (801ca64 <ip4_input+0x260>)
 801c944:	695b      	ldr	r3, [r3, #20]
 801c946:	6839      	ldr	r1, [r7, #0]
 801c948:	4618      	mov	r0, r3
 801c94a:	f000 f967 	bl	801cc1c <ip4_addr_isbroadcast_u32>
 801c94e:	4603      	mov	r3, r0
 801c950:	2b00      	cmp	r3, #0
 801c952:	d106      	bne.n	801c962 <ip4_input+0x15e>
      /* try to forward IP packet on (other) interfaces */
      ip4_forward(p, (struct ip_hdr *)p->payload, inp);
 801c954:	687b      	ldr	r3, [r7, #4]
 801c956:	685b      	ldr	r3, [r3, #4]
 801c958:	683a      	ldr	r2, [r7, #0]
 801c95a:	4619      	mov	r1, r3
 801c95c:	6878      	ldr	r0, [r7, #4]
 801c95e:	f7ff feb3 	bl	801c6c8 <ip4_forward>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801c962:	6878      	ldr	r0, [r7, #4]
 801c964:	f7f7 f85e 	bl	8013a24 <pbuf_free>
    return ERR_OK;
 801c968:	2300      	movs	r3, #0
 801c96a:	e076      	b.n	801ca5a <ip4_input+0x256>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801c96c:	697b      	ldr	r3, [r7, #20]
 801c96e:	88db      	ldrh	r3, [r3, #6]
 801c970:	b29b      	uxth	r3, r3
 801c972:	461a      	mov	r2, r3
 801c974:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801c978:	4013      	ands	r3, r2
 801c97a:	2b00      	cmp	r3, #0
 801c97c:	d00b      	beq.n	801c996 <ip4_input+0x192>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801c97e:	6878      	ldr	r0, [r7, #4]
 801c980:	f000 fe4c 	bl	801d61c <ip4_reass>
 801c984:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801c986:	687b      	ldr	r3, [r7, #4]
 801c988:	2b00      	cmp	r3, #0
 801c98a:	d101      	bne.n	801c990 <ip4_input+0x18c>
      return ERR_OK;
 801c98c:	2300      	movs	r3, #0
 801c98e:	e064      	b.n	801ca5a <ip4_input+0x256>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801c990:	687b      	ldr	r3, [r7, #4]
 801c992:	685b      	ldr	r3, [r3, #4]
 801c994:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801c996:	4a33      	ldr	r2, [pc, #204]	@ (801ca64 <ip4_input+0x260>)
 801c998:	693b      	ldr	r3, [r7, #16]
 801c99a:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801c99c:	4a31      	ldr	r2, [pc, #196]	@ (801ca64 <ip4_input+0x260>)
 801c99e:	683b      	ldr	r3, [r7, #0]
 801c9a0:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801c9a2:	4a30      	ldr	r2, [pc, #192]	@ (801ca64 <ip4_input+0x260>)
 801c9a4:	697b      	ldr	r3, [r7, #20]
 801c9a6:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801c9a8:	697b      	ldr	r3, [r7, #20]
 801c9aa:	781b      	ldrb	r3, [r3, #0]
 801c9ac:	f003 030f 	and.w	r3, r3, #15
 801c9b0:	b2db      	uxtb	r3, r3
 801c9b2:	009b      	lsls	r3, r3, #2
 801c9b4:	b2db      	uxtb	r3, r3
 801c9b6:	461a      	mov	r2, r3
 801c9b8:	4b2a      	ldr	r3, [pc, #168]	@ (801ca64 <ip4_input+0x260>)
 801c9ba:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801c9bc:	89fb      	ldrh	r3, [r7, #14]
 801c9be:	4619      	mov	r1, r3
 801c9c0:	6878      	ldr	r0, [r7, #4]
 801c9c2:	f7f6 ffa9 	bl	8013918 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801c9c6:	697b      	ldr	r3, [r7, #20]
 801c9c8:	7a5b      	ldrb	r3, [r3, #9]
 801c9ca:	2b11      	cmp	r3, #17
 801c9cc:	d006      	beq.n	801c9dc <ip4_input+0x1d8>
 801c9ce:	2b11      	cmp	r3, #17
 801c9d0:	dc13      	bgt.n	801c9fa <ip4_input+0x1f6>
 801c9d2:	2b01      	cmp	r3, #1
 801c9d4:	d00c      	beq.n	801c9f0 <ip4_input+0x1ec>
 801c9d6:	2b06      	cmp	r3, #6
 801c9d8:	d005      	beq.n	801c9e6 <ip4_input+0x1e2>
 801c9da:	e00e      	b.n	801c9fa <ip4_input+0x1f6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801c9dc:	6839      	ldr	r1, [r7, #0]
 801c9de:	6878      	ldr	r0, [r7, #4]
 801c9e0:	f7fe f808 	bl	801a9f4 <udp_input>
        break;
 801c9e4:	e026      	b.n	801ca34 <ip4_input+0x230>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801c9e6:	6839      	ldr	r1, [r7, #0]
 801c9e8:	6878      	ldr	r0, [r7, #4]
 801c9ea:	f7f9 fbc7 	bl	801617c <tcp_input>
        break;
 801c9ee:	e021      	b.n	801ca34 <ip4_input+0x230>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801c9f0:	6839      	ldr	r1, [r7, #0]
 801c9f2:	6878      	ldr	r0, [r7, #4]
 801c9f4:	f7ff fc2c 	bl	801c250 <icmp_input>
        break;
 801c9f8:	e01c      	b.n	801ca34 <ip4_input+0x230>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801c9fa:	4b1a      	ldr	r3, [pc, #104]	@ (801ca64 <ip4_input+0x260>)
 801c9fc:	695b      	ldr	r3, [r3, #20]
 801c9fe:	6939      	ldr	r1, [r7, #16]
 801ca00:	4618      	mov	r0, r3
 801ca02:	f000 f90b 	bl	801cc1c <ip4_addr_isbroadcast_u32>
 801ca06:	4603      	mov	r3, r0
 801ca08:	2b00      	cmp	r3, #0
 801ca0a:	d10f      	bne.n	801ca2c <ip4_input+0x228>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801ca0c:	4b15      	ldr	r3, [pc, #84]	@ (801ca64 <ip4_input+0x260>)
 801ca0e:	695b      	ldr	r3, [r3, #20]
 801ca10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801ca14:	2be0      	cmp	r3, #224	@ 0xe0
 801ca16:	d009      	beq.n	801ca2c <ip4_input+0x228>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801ca18:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801ca1c:	4619      	mov	r1, r3
 801ca1e:	6878      	ldr	r0, [r7, #4]
 801ca20:	f7f6 ffed 	bl	80139fe <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801ca24:	2102      	movs	r1, #2
 801ca26:	6878      	ldr	r0, [r7, #4]
 801ca28:	f7ff fd14 	bl	801c454 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801ca2c:	6878      	ldr	r0, [r7, #4]
 801ca2e:	f7f6 fff9 	bl	8013a24 <pbuf_free>
        break;
 801ca32:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801ca34:	4b0b      	ldr	r3, [pc, #44]	@ (801ca64 <ip4_input+0x260>)
 801ca36:	2200      	movs	r2, #0
 801ca38:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801ca3a:	4b0a      	ldr	r3, [pc, #40]	@ (801ca64 <ip4_input+0x260>)
 801ca3c:	2200      	movs	r2, #0
 801ca3e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801ca40:	4b08      	ldr	r3, [pc, #32]	@ (801ca64 <ip4_input+0x260>)
 801ca42:	2200      	movs	r2, #0
 801ca44:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801ca46:	4b07      	ldr	r3, [pc, #28]	@ (801ca64 <ip4_input+0x260>)
 801ca48:	2200      	movs	r2, #0
 801ca4a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801ca4c:	4b05      	ldr	r3, [pc, #20]	@ (801ca64 <ip4_input+0x260>)
 801ca4e:	2200      	movs	r2, #0
 801ca50:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801ca52:	4b04      	ldr	r3, [pc, #16]	@ (801ca64 <ip4_input+0x260>)
 801ca54:	2200      	movs	r2, #0
 801ca56:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801ca58:	2300      	movs	r3, #0
}
 801ca5a:	4618      	mov	r0, r3
 801ca5c:	3718      	adds	r7, #24
 801ca5e:	46bd      	mov	sp, r7
 801ca60:	bd80      	pop	{r7, pc}
 801ca62:	bf00      	nop
 801ca64:	20064b1c 	.word	0x20064b1c
 801ca68:	20067d6c 	.word	0x20067d6c

0801ca6c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801ca6c:	b580      	push	{r7, lr}
 801ca6e:	b08a      	sub	sp, #40	@ 0x28
 801ca70:	af04      	add	r7, sp, #16
 801ca72:	60f8      	str	r0, [r7, #12]
 801ca74:	60b9      	str	r1, [r7, #8]
 801ca76:	607a      	str	r2, [r7, #4]
 801ca78:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801ca7a:	68bb      	ldr	r3, [r7, #8]
 801ca7c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801ca7e:	687b      	ldr	r3, [r7, #4]
 801ca80:	2b00      	cmp	r3, #0
 801ca82:	d009      	beq.n	801ca98 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801ca84:	68bb      	ldr	r3, [r7, #8]
 801ca86:	2b00      	cmp	r3, #0
 801ca88:	d003      	beq.n	801ca92 <ip4_output_if+0x26>
 801ca8a:	68bb      	ldr	r3, [r7, #8]
 801ca8c:	681b      	ldr	r3, [r3, #0]
 801ca8e:	2b00      	cmp	r3, #0
 801ca90:	d102      	bne.n	801ca98 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801ca92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ca94:	3304      	adds	r3, #4
 801ca96:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801ca98:	78fa      	ldrb	r2, [r7, #3]
 801ca9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ca9c:	9302      	str	r3, [sp, #8]
 801ca9e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801caa2:	9301      	str	r3, [sp, #4]
 801caa4:	f897 3020 	ldrb.w	r3, [r7, #32]
 801caa8:	9300      	str	r3, [sp, #0]
 801caaa:	4613      	mov	r3, r2
 801caac:	687a      	ldr	r2, [r7, #4]
 801caae:	6979      	ldr	r1, [r7, #20]
 801cab0:	68f8      	ldr	r0, [r7, #12]
 801cab2:	f000 f805 	bl	801cac0 <ip4_output_if_src>
 801cab6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801cab8:	4618      	mov	r0, r3
 801caba:	3718      	adds	r7, #24
 801cabc:	46bd      	mov	sp, r7
 801cabe:	bd80      	pop	{r7, pc}

0801cac0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801cac0:	b580      	push	{r7, lr}
 801cac2:	b088      	sub	sp, #32
 801cac4:	af00      	add	r7, sp, #0
 801cac6:	60f8      	str	r0, [r7, #12]
 801cac8:	60b9      	str	r1, [r7, #8]
 801caca:	607a      	str	r2, [r7, #4]
 801cacc:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801cace:	68fb      	ldr	r3, [r7, #12]
 801cad0:	7b9b      	ldrb	r3, [r3, #14]
 801cad2:	2b01      	cmp	r3, #1
 801cad4:	d006      	beq.n	801cae4 <ip4_output_if_src+0x24>
 801cad6:	4b4b      	ldr	r3, [pc, #300]	@ (801cc04 <ip4_output_if_src+0x144>)
 801cad8:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801cadc:	494a      	ldr	r1, [pc, #296]	@ (801cc08 <ip4_output_if_src+0x148>)
 801cade:	484b      	ldr	r0, [pc, #300]	@ (801cc0c <ip4_output_if_src+0x14c>)
 801cae0:	f002 fb44 	bl	801f16c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801cae4:	687b      	ldr	r3, [r7, #4]
 801cae6:	2b00      	cmp	r3, #0
 801cae8:	d060      	beq.n	801cbac <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801caea:	2314      	movs	r3, #20
 801caec:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801caee:	2114      	movs	r1, #20
 801caf0:	68f8      	ldr	r0, [r7, #12]
 801caf2:	f7f6 ff01 	bl	80138f8 <pbuf_add_header>
 801caf6:	4603      	mov	r3, r0
 801caf8:	2b00      	cmp	r3, #0
 801cafa:	d002      	beq.n	801cb02 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801cafc:	f06f 0301 	mvn.w	r3, #1
 801cb00:	e07c      	b.n	801cbfc <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801cb02:	68fb      	ldr	r3, [r7, #12]
 801cb04:	685b      	ldr	r3, [r3, #4]
 801cb06:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801cb08:	68fb      	ldr	r3, [r7, #12]
 801cb0a:	895b      	ldrh	r3, [r3, #10]
 801cb0c:	2b13      	cmp	r3, #19
 801cb0e:	d806      	bhi.n	801cb1e <ip4_output_if_src+0x5e>
 801cb10:	4b3c      	ldr	r3, [pc, #240]	@ (801cc04 <ip4_output_if_src+0x144>)
 801cb12:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801cb16:	493e      	ldr	r1, [pc, #248]	@ (801cc10 <ip4_output_if_src+0x150>)
 801cb18:	483c      	ldr	r0, [pc, #240]	@ (801cc0c <ip4_output_if_src+0x14c>)
 801cb1a:	f002 fb27 	bl	801f16c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801cb1e:	69fb      	ldr	r3, [r7, #28]
 801cb20:	78fa      	ldrb	r2, [r7, #3]
 801cb22:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801cb24:	69fb      	ldr	r3, [r7, #28]
 801cb26:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801cb2a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801cb2c:	687b      	ldr	r3, [r7, #4]
 801cb2e:	681a      	ldr	r2, [r3, #0]
 801cb30:	69fb      	ldr	r3, [r7, #28]
 801cb32:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801cb34:	8b7b      	ldrh	r3, [r7, #26]
 801cb36:	089b      	lsrs	r3, r3, #2
 801cb38:	b29b      	uxth	r3, r3
 801cb3a:	b2db      	uxtb	r3, r3
 801cb3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801cb40:	b2da      	uxtb	r2, r3
 801cb42:	69fb      	ldr	r3, [r7, #28]
 801cb44:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801cb46:	69fb      	ldr	r3, [r7, #28]
 801cb48:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801cb4c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801cb4e:	68fb      	ldr	r3, [r7, #12]
 801cb50:	891b      	ldrh	r3, [r3, #8]
 801cb52:	4618      	mov	r0, r3
 801cb54:	f7f4 fb8c 	bl	8011270 <lwip_htons>
 801cb58:	4603      	mov	r3, r0
 801cb5a:	461a      	mov	r2, r3
 801cb5c:	69fb      	ldr	r3, [r7, #28]
 801cb5e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801cb60:	69fb      	ldr	r3, [r7, #28]
 801cb62:	2200      	movs	r2, #0
 801cb64:	719a      	strb	r2, [r3, #6]
 801cb66:	2200      	movs	r2, #0
 801cb68:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801cb6a:	4b2a      	ldr	r3, [pc, #168]	@ (801cc14 <ip4_output_if_src+0x154>)
 801cb6c:	881b      	ldrh	r3, [r3, #0]
 801cb6e:	4618      	mov	r0, r3
 801cb70:	f7f4 fb7e 	bl	8011270 <lwip_htons>
 801cb74:	4603      	mov	r3, r0
 801cb76:	461a      	mov	r2, r3
 801cb78:	69fb      	ldr	r3, [r7, #28]
 801cb7a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801cb7c:	4b25      	ldr	r3, [pc, #148]	@ (801cc14 <ip4_output_if_src+0x154>)
 801cb7e:	881b      	ldrh	r3, [r3, #0]
 801cb80:	3301      	adds	r3, #1
 801cb82:	b29a      	uxth	r2, r3
 801cb84:	4b23      	ldr	r3, [pc, #140]	@ (801cc14 <ip4_output_if_src+0x154>)
 801cb86:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801cb88:	68bb      	ldr	r3, [r7, #8]
 801cb8a:	2b00      	cmp	r3, #0
 801cb8c:	d104      	bne.n	801cb98 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801cb8e:	4b22      	ldr	r3, [pc, #136]	@ (801cc18 <ip4_output_if_src+0x158>)
 801cb90:	681a      	ldr	r2, [r3, #0]
 801cb92:	69fb      	ldr	r3, [r7, #28]
 801cb94:	60da      	str	r2, [r3, #12]
 801cb96:	e003      	b.n	801cba0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801cb98:	68bb      	ldr	r3, [r7, #8]
 801cb9a:	681a      	ldr	r2, [r3, #0]
 801cb9c:	69fb      	ldr	r3, [r7, #28]
 801cb9e:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801cba0:	69fb      	ldr	r3, [r7, #28]
 801cba2:	2200      	movs	r2, #0
 801cba4:	729a      	strb	r2, [r3, #10]
 801cba6:	2200      	movs	r2, #0
 801cba8:	72da      	strb	r2, [r3, #11]
 801cbaa:	e00f      	b.n	801cbcc <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801cbac:	68fb      	ldr	r3, [r7, #12]
 801cbae:	895b      	ldrh	r3, [r3, #10]
 801cbb0:	2b13      	cmp	r3, #19
 801cbb2:	d802      	bhi.n	801cbba <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801cbb4:	f06f 0301 	mvn.w	r3, #1
 801cbb8:	e020      	b.n	801cbfc <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801cbba:	68fb      	ldr	r3, [r7, #12]
 801cbbc:	685b      	ldr	r3, [r3, #4]
 801cbbe:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801cbc0:	69fb      	ldr	r3, [r7, #28]
 801cbc2:	691b      	ldr	r3, [r3, #16]
 801cbc4:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801cbc6:	f107 0314 	add.w	r3, r7, #20
 801cbca:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801cbcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cbce:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801cbd0:	2b00      	cmp	r3, #0
 801cbd2:	d00c      	beq.n	801cbee <ip4_output_if_src+0x12e>
 801cbd4:	68fb      	ldr	r3, [r7, #12]
 801cbd6:	891a      	ldrh	r2, [r3, #8]
 801cbd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cbda:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801cbdc:	429a      	cmp	r2, r3
 801cbde:	d906      	bls.n	801cbee <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801cbe0:	687a      	ldr	r2, [r7, #4]
 801cbe2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801cbe4:	68f8      	ldr	r0, [r7, #12]
 801cbe6:	f000 ff0d 	bl	801da04 <ip4_frag>
 801cbea:	4603      	mov	r3, r0
 801cbec:	e006      	b.n	801cbfc <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801cbee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cbf0:	695b      	ldr	r3, [r3, #20]
 801cbf2:	687a      	ldr	r2, [r7, #4]
 801cbf4:	68f9      	ldr	r1, [r7, #12]
 801cbf6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801cbf8:	4798      	blx	r3
 801cbfa:	4603      	mov	r3, r0
}
 801cbfc:	4618      	mov	r0, r3
 801cbfe:	3720      	adds	r7, #32
 801cc00:	46bd      	mov	sp, r7
 801cc02:	bd80      	pop	{r7, pc}
 801cc04:	08027194 	.word	0x08027194
 801cc08:	080271c8 	.word	0x080271c8
 801cc0c:	080271d4 	.word	0x080271d4
 801cc10:	080271fc 	.word	0x080271fc
 801cc14:	200689c2 	.word	0x200689c2
 801cc18:	080276bc 	.word	0x080276bc

0801cc1c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801cc1c:	b480      	push	{r7}
 801cc1e:	b085      	sub	sp, #20
 801cc20:	af00      	add	r7, sp, #0
 801cc22:	6078      	str	r0, [r7, #4]
 801cc24:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801cc26:	687b      	ldr	r3, [r7, #4]
 801cc28:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801cc2a:	687b      	ldr	r3, [r7, #4]
 801cc2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cc30:	d002      	beq.n	801cc38 <ip4_addr_isbroadcast_u32+0x1c>
 801cc32:	687b      	ldr	r3, [r7, #4]
 801cc34:	2b00      	cmp	r3, #0
 801cc36:	d101      	bne.n	801cc3c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801cc38:	2301      	movs	r3, #1
 801cc3a:	e02a      	b.n	801cc92 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801cc3c:	683b      	ldr	r3, [r7, #0]
 801cc3e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801cc42:	f003 0302 	and.w	r3, r3, #2
 801cc46:	2b00      	cmp	r3, #0
 801cc48:	d101      	bne.n	801cc4e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801cc4a:	2300      	movs	r3, #0
 801cc4c:	e021      	b.n	801cc92 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801cc4e:	683b      	ldr	r3, [r7, #0]
 801cc50:	3304      	adds	r3, #4
 801cc52:	681b      	ldr	r3, [r3, #0]
 801cc54:	687a      	ldr	r2, [r7, #4]
 801cc56:	429a      	cmp	r2, r3
 801cc58:	d101      	bne.n	801cc5e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801cc5a:	2300      	movs	r3, #0
 801cc5c:	e019      	b.n	801cc92 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801cc5e:	68fa      	ldr	r2, [r7, #12]
 801cc60:	683b      	ldr	r3, [r7, #0]
 801cc62:	3304      	adds	r3, #4
 801cc64:	681b      	ldr	r3, [r3, #0]
 801cc66:	405a      	eors	r2, r3
 801cc68:	683b      	ldr	r3, [r7, #0]
 801cc6a:	3308      	adds	r3, #8
 801cc6c:	681b      	ldr	r3, [r3, #0]
 801cc6e:	4013      	ands	r3, r2
 801cc70:	2b00      	cmp	r3, #0
 801cc72:	d10d      	bne.n	801cc90 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801cc74:	683b      	ldr	r3, [r7, #0]
 801cc76:	3308      	adds	r3, #8
 801cc78:	681b      	ldr	r3, [r3, #0]
 801cc7a:	43da      	mvns	r2, r3
 801cc7c:	687b      	ldr	r3, [r7, #4]
 801cc7e:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801cc80:	683b      	ldr	r3, [r7, #0]
 801cc82:	3308      	adds	r3, #8
 801cc84:	681b      	ldr	r3, [r3, #0]
 801cc86:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801cc88:	429a      	cmp	r2, r3
 801cc8a:	d101      	bne.n	801cc90 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801cc8c:	2301      	movs	r3, #1
 801cc8e:	e000      	b.n	801cc92 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801cc90:	2300      	movs	r3, #0
  }
}
 801cc92:	4618      	mov	r0, r3
 801cc94:	3714      	adds	r7, #20
 801cc96:	46bd      	mov	sp, r7
 801cc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cc9c:	4770      	bx	lr
	...

0801cca0 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 801cca0:	b580      	push	{r7, lr}
 801cca2:	b08a      	sub	sp, #40	@ 0x28
 801cca4:	af00      	add	r7, sp, #0
 801cca6:	6078      	str	r0, [r7, #4]
 801cca8:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 801ccaa:	f107 030c 	add.w	r3, r7, #12
 801ccae:	61fb      	str	r3, [r7, #28]

  c = *cp;
 801ccb0:	687b      	ldr	r3, [r7, #4]
 801ccb2:	781b      	ldrb	r3, [r3, #0]
 801ccb4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 801ccb8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801ccbc:	3301      	adds	r3, #1
 801ccbe:	4a89      	ldr	r2, [pc, #548]	@ (801cee4 <ip4addr_aton+0x244>)
 801ccc0:	4413      	add	r3, r2
 801ccc2:	781b      	ldrb	r3, [r3, #0]
 801ccc4:	f003 0304 	and.w	r3, r3, #4
 801ccc8:	2b00      	cmp	r3, #0
 801ccca:	d101      	bne.n	801ccd0 <ip4addr_aton+0x30>
      return 0;
 801cccc:	2300      	movs	r3, #0
 801ccce:	e105      	b.n	801cedc <ip4addr_aton+0x23c>
    }
    val = 0;
 801ccd0:	2300      	movs	r3, #0
 801ccd2:	627b      	str	r3, [r7, #36]	@ 0x24
    base = 10;
 801ccd4:	230a      	movs	r3, #10
 801ccd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (c == '0') {
 801ccda:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801ccde:	2b30      	cmp	r3, #48	@ 0x30
 801cce0:	d11c      	bne.n	801cd1c <ip4addr_aton+0x7c>
      c = *++cp;
 801cce2:	687b      	ldr	r3, [r7, #4]
 801cce4:	3301      	adds	r3, #1
 801cce6:	607b      	str	r3, [r7, #4]
 801cce8:	687b      	ldr	r3, [r7, #4]
 801ccea:	781b      	ldrb	r3, [r3, #0]
 801ccec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (c == 'x' || c == 'X') {
 801ccf0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801ccf4:	2b78      	cmp	r3, #120	@ 0x78
 801ccf6:	d003      	beq.n	801cd00 <ip4addr_aton+0x60>
 801ccf8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801ccfc:	2b58      	cmp	r3, #88	@ 0x58
 801ccfe:	d10a      	bne.n	801cd16 <ip4addr_aton+0x76>
        base = 16;
 801cd00:	2310      	movs	r3, #16
 801cd02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        c = *++cp;
 801cd06:	687b      	ldr	r3, [r7, #4]
 801cd08:	3301      	adds	r3, #1
 801cd0a:	607b      	str	r3, [r7, #4]
 801cd0c:	687b      	ldr	r3, [r7, #4]
 801cd0e:	781b      	ldrb	r3, [r3, #0]
 801cd10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801cd14:	e002      	b.n	801cd1c <ip4addr_aton+0x7c>
      } else {
        base = 8;
 801cd16:	2308      	movs	r3, #8
 801cd18:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 801cd1c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cd20:	3301      	adds	r3, #1
 801cd22:	4a70      	ldr	r2, [pc, #448]	@ (801cee4 <ip4addr_aton+0x244>)
 801cd24:	4413      	add	r3, r2
 801cd26:	781b      	ldrb	r3, [r3, #0]
 801cd28:	f003 0304 	and.w	r3, r3, #4
 801cd2c:	2b00      	cmp	r3, #0
 801cd2e:	d011      	beq.n	801cd54 <ip4addr_aton+0xb4>
        val = (val * base) + (u32_t)(c - '0');
 801cd30:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801cd34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cd36:	fb03 f202 	mul.w	r2, r3, r2
 801cd3a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cd3e:	4413      	add	r3, r2
 801cd40:	3b30      	subs	r3, #48	@ 0x30
 801cd42:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 801cd44:	687b      	ldr	r3, [r7, #4]
 801cd46:	3301      	adds	r3, #1
 801cd48:	607b      	str	r3, [r7, #4]
 801cd4a:	687b      	ldr	r3, [r7, #4]
 801cd4c:	781b      	ldrb	r3, [r3, #0]
 801cd4e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801cd52:	e7e3      	b.n	801cd1c <ip4addr_aton+0x7c>
      } else if (base == 16 && lwip_isxdigit(c)) {
 801cd54:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801cd58:	2b10      	cmp	r3, #16
 801cd5a:	d127      	bne.n	801cdac <ip4addr_aton+0x10c>
 801cd5c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cd60:	3301      	adds	r3, #1
 801cd62:	4a60      	ldr	r2, [pc, #384]	@ (801cee4 <ip4addr_aton+0x244>)
 801cd64:	4413      	add	r3, r2
 801cd66:	781b      	ldrb	r3, [r3, #0]
 801cd68:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 801cd6c:	2b00      	cmp	r3, #0
 801cd6e:	d01d      	beq.n	801cdac <ip4addr_aton+0x10c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801cd70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd72:	011b      	lsls	r3, r3, #4
 801cd74:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801cd78:	f102 010a 	add.w	r1, r2, #10
 801cd7c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801cd80:	3201      	adds	r2, #1
 801cd82:	4858      	ldr	r0, [pc, #352]	@ (801cee4 <ip4addr_aton+0x244>)
 801cd84:	4402      	add	r2, r0
 801cd86:	7812      	ldrb	r2, [r2, #0]
 801cd88:	f002 0203 	and.w	r2, r2, #3
 801cd8c:	2a02      	cmp	r2, #2
 801cd8e:	d101      	bne.n	801cd94 <ip4addr_aton+0xf4>
 801cd90:	2261      	movs	r2, #97	@ 0x61
 801cd92:	e000      	b.n	801cd96 <ip4addr_aton+0xf6>
 801cd94:	2241      	movs	r2, #65	@ 0x41
 801cd96:	1a8a      	subs	r2, r1, r2
 801cd98:	4313      	orrs	r3, r2
 801cd9a:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 801cd9c:	687b      	ldr	r3, [r7, #4]
 801cd9e:	3301      	adds	r3, #1
 801cda0:	607b      	str	r3, [r7, #4]
 801cda2:	687b      	ldr	r3, [r7, #4]
 801cda4:	781b      	ldrb	r3, [r3, #0]
 801cda6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (lwip_isdigit(c)) {
 801cdaa:	e7b7      	b.n	801cd1c <ip4addr_aton+0x7c>
      } else {
        break;
      }
    }
    if (c == '.') {
 801cdac:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cdb0:	2b2e      	cmp	r3, #46	@ 0x2e
 801cdb2:	d114      	bne.n	801cdde <ip4addr_aton+0x13e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 801cdb4:	f107 030c 	add.w	r3, r7, #12
 801cdb8:	330c      	adds	r3, #12
 801cdba:	69fa      	ldr	r2, [r7, #28]
 801cdbc:	429a      	cmp	r2, r3
 801cdbe:	d301      	bcc.n	801cdc4 <ip4addr_aton+0x124>
        return 0;
 801cdc0:	2300      	movs	r3, #0
 801cdc2:	e08b      	b.n	801cedc <ip4addr_aton+0x23c>
      }
      *pp++ = val;
 801cdc4:	69fb      	ldr	r3, [r7, #28]
 801cdc6:	1d1a      	adds	r2, r3, #4
 801cdc8:	61fa      	str	r2, [r7, #28]
 801cdca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cdcc:	601a      	str	r2, [r3, #0]
      c = *++cp;
 801cdce:	687b      	ldr	r3, [r7, #4]
 801cdd0:	3301      	adds	r3, #1
 801cdd2:	607b      	str	r3, [r7, #4]
 801cdd4:	687b      	ldr	r3, [r7, #4]
 801cdd6:	781b      	ldrb	r3, [r3, #0]
 801cdd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (!lwip_isdigit(c)) {
 801cddc:	e76c      	b.n	801ccb8 <ip4addr_aton+0x18>
    } else {
      break;
 801cdde:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 801cde0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cde4:	2b00      	cmp	r3, #0
 801cde6:	d00b      	beq.n	801ce00 <ip4addr_aton+0x160>
 801cde8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801cdec:	3301      	adds	r3, #1
 801cdee:	4a3d      	ldr	r2, [pc, #244]	@ (801cee4 <ip4addr_aton+0x244>)
 801cdf0:	4413      	add	r3, r2
 801cdf2:	781b      	ldrb	r3, [r3, #0]
 801cdf4:	f003 0308 	and.w	r3, r3, #8
 801cdf8:	2b00      	cmp	r3, #0
 801cdfa:	d101      	bne.n	801ce00 <ip4addr_aton+0x160>
    return 0;
 801cdfc:	2300      	movs	r3, #0
 801cdfe:	e06d      	b.n	801cedc <ip4addr_aton+0x23c>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 801ce00:	f107 030c 	add.w	r3, r7, #12
 801ce04:	69fa      	ldr	r2, [r7, #28]
 801ce06:	1ad3      	subs	r3, r2, r3
 801ce08:	109b      	asrs	r3, r3, #2
 801ce0a:	3301      	adds	r3, #1
 801ce0c:	2b04      	cmp	r3, #4
 801ce0e:	d853      	bhi.n	801ceb8 <ip4addr_aton+0x218>
 801ce10:	a201      	add	r2, pc, #4	@ (adr r2, 801ce18 <ip4addr_aton+0x178>)
 801ce12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ce16:	bf00      	nop
 801ce18:	0801ce2d 	.word	0x0801ce2d
 801ce1c:	0801cec7 	.word	0x0801cec7
 801ce20:	0801ce31 	.word	0x0801ce31
 801ce24:	0801ce53 	.word	0x0801ce53
 801ce28:	0801ce81 	.word	0x0801ce81

    case 0:
      return 0;       /* initial nondigit */
 801ce2c:	2300      	movs	r3, #0
 801ce2e:	e055      	b.n	801cedc <ip4addr_aton+0x23c>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 801ce30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce32:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801ce36:	d301      	bcc.n	801ce3c <ip4addr_aton+0x19c>
        return 0;
 801ce38:	2300      	movs	r3, #0
 801ce3a:	e04f      	b.n	801cedc <ip4addr_aton+0x23c>
      }
      if (parts[0] > 0xff) {
 801ce3c:	68fb      	ldr	r3, [r7, #12]
 801ce3e:	2bff      	cmp	r3, #255	@ 0xff
 801ce40:	d901      	bls.n	801ce46 <ip4addr_aton+0x1a6>
        return 0;
 801ce42:	2300      	movs	r3, #0
 801ce44:	e04a      	b.n	801cedc <ip4addr_aton+0x23c>
      }
      val |= parts[0] << 24;
 801ce46:	68fb      	ldr	r3, [r7, #12]
 801ce48:	061b      	lsls	r3, r3, #24
 801ce4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ce4c:	4313      	orrs	r3, r2
 801ce4e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801ce50:	e03a      	b.n	801cec8 <ip4addr_aton+0x228>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 801ce52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801ce58:	d301      	bcc.n	801ce5e <ip4addr_aton+0x1be>
        return 0;
 801ce5a:	2300      	movs	r3, #0
 801ce5c:	e03e      	b.n	801cedc <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 801ce5e:	68fb      	ldr	r3, [r7, #12]
 801ce60:	2bff      	cmp	r3, #255	@ 0xff
 801ce62:	d802      	bhi.n	801ce6a <ip4addr_aton+0x1ca>
 801ce64:	693b      	ldr	r3, [r7, #16]
 801ce66:	2bff      	cmp	r3, #255	@ 0xff
 801ce68:	d901      	bls.n	801ce6e <ip4addr_aton+0x1ce>
        return 0;
 801ce6a:	2300      	movs	r3, #0
 801ce6c:	e036      	b.n	801cedc <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 801ce6e:	68fb      	ldr	r3, [r7, #12]
 801ce70:	061a      	lsls	r2, r3, #24
 801ce72:	693b      	ldr	r3, [r7, #16]
 801ce74:	041b      	lsls	r3, r3, #16
 801ce76:	4313      	orrs	r3, r2
 801ce78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ce7a:	4313      	orrs	r3, r2
 801ce7c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801ce7e:	e023      	b.n	801cec8 <ip4addr_aton+0x228>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 801ce80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce82:	2bff      	cmp	r3, #255	@ 0xff
 801ce84:	d901      	bls.n	801ce8a <ip4addr_aton+0x1ea>
        return 0;
 801ce86:	2300      	movs	r3, #0
 801ce88:	e028      	b.n	801cedc <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 801ce8a:	68fb      	ldr	r3, [r7, #12]
 801ce8c:	2bff      	cmp	r3, #255	@ 0xff
 801ce8e:	d805      	bhi.n	801ce9c <ip4addr_aton+0x1fc>
 801ce90:	693b      	ldr	r3, [r7, #16]
 801ce92:	2bff      	cmp	r3, #255	@ 0xff
 801ce94:	d802      	bhi.n	801ce9c <ip4addr_aton+0x1fc>
 801ce96:	697b      	ldr	r3, [r7, #20]
 801ce98:	2bff      	cmp	r3, #255	@ 0xff
 801ce9a:	d901      	bls.n	801cea0 <ip4addr_aton+0x200>
        return 0;
 801ce9c:	2300      	movs	r3, #0
 801ce9e:	e01d      	b.n	801cedc <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 801cea0:	68fb      	ldr	r3, [r7, #12]
 801cea2:	061a      	lsls	r2, r3, #24
 801cea4:	693b      	ldr	r3, [r7, #16]
 801cea6:	041b      	lsls	r3, r3, #16
 801cea8:	431a      	orrs	r2, r3
 801ceaa:	697b      	ldr	r3, [r7, #20]
 801ceac:	021b      	lsls	r3, r3, #8
 801ceae:	4313      	orrs	r3, r2
 801ceb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ceb2:	4313      	orrs	r3, r2
 801ceb4:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801ceb6:	e007      	b.n	801cec8 <ip4addr_aton+0x228>
    default:
      LWIP_ASSERT("unhandled", 0);
 801ceb8:	4b0b      	ldr	r3, [pc, #44]	@ (801cee8 <ip4addr_aton+0x248>)
 801ceba:	22f9      	movs	r2, #249	@ 0xf9
 801cebc:	490b      	ldr	r1, [pc, #44]	@ (801ceec <ip4addr_aton+0x24c>)
 801cebe:	480c      	ldr	r0, [pc, #48]	@ (801cef0 <ip4addr_aton+0x250>)
 801cec0:	f002 f954 	bl	801f16c <iprintf>
      break;
 801cec4:	e000      	b.n	801cec8 <ip4addr_aton+0x228>
      break;
 801cec6:	bf00      	nop
  }
  if (addr) {
 801cec8:	683b      	ldr	r3, [r7, #0]
 801ceca:	2b00      	cmp	r3, #0
 801cecc:	d005      	beq.n	801ceda <ip4addr_aton+0x23a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801cece:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801ced0:	f7f4 f9e4 	bl	801129c <lwip_htonl>
 801ced4:	4602      	mov	r2, r0
 801ced6:	683b      	ldr	r3, [r7, #0]
 801ced8:	601a      	str	r2, [r3, #0]
  }
  return 1;
 801ceda:	2301      	movs	r3, #1
}
 801cedc:	4618      	mov	r0, r3
 801cede:	3728      	adds	r7, #40	@ 0x28
 801cee0:	46bd      	mov	sp, r7
 801cee2:	bd80      	pop	{r7, pc}
 801cee4:	08027977 	.word	0x08027977
 801cee8:	0802722c 	.word	0x0802722c
 801ceec:	08027268 	.word	0x08027268
 801cef0:	08027274 	.word	0x08027274

0801cef4 <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char *
ip4addr_ntoa(const ip4_addr_t *addr)
{
 801cef4:	b580      	push	{r7, lr}
 801cef6:	b082      	sub	sp, #8
 801cef8:	af00      	add	r7, sp, #0
 801cefa:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 801cefc:	2210      	movs	r2, #16
 801cefe:	4904      	ldr	r1, [pc, #16]	@ (801cf10 <ip4addr_ntoa+0x1c>)
 801cf00:	6878      	ldr	r0, [r7, #4]
 801cf02:	f000 f807 	bl	801cf14 <ip4addr_ntoa_r>
 801cf06:	4603      	mov	r3, r0
}
 801cf08:	4618      	mov	r0, r3
 801cf0a:	3708      	adds	r7, #8
 801cf0c:	46bd      	mov	sp, r7
 801cf0e:	bd80      	pop	{r7, pc}
 801cf10:	200689c4 	.word	0x200689c4

0801cf14 <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 801cf14:	b480      	push	{r7}
 801cf16:	b08d      	sub	sp, #52	@ 0x34
 801cf18:	af00      	add	r7, sp, #0
 801cf1a:	60f8      	str	r0, [r7, #12]
 801cf1c:	60b9      	str	r1, [r7, #8]
 801cf1e:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 801cf20:	2300      	movs	r3, #0
 801cf22:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 801cf24:	68fb      	ldr	r3, [r7, #12]
 801cf26:	681b      	ldr	r3, [r3, #0]
 801cf28:	61bb      	str	r3, [r7, #24]

  rp = buf;
 801cf2a:	68bb      	ldr	r3, [r7, #8]
 801cf2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ap = (u8_t *)&s_addr;
 801cf2e:	f107 0318 	add.w	r3, r7, #24
 801cf32:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 801cf34:	2300      	movs	r3, #0
 801cf36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801cf3a:	e058      	b.n	801cfee <ip4addr_ntoa_r+0xda>
    i = 0;
 801cf3c:	2300      	movs	r3, #0
 801cf3e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    do {
      rem = *ap % (u8_t)10;
 801cf42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cf44:	781a      	ldrb	r2, [r3, #0]
 801cf46:	4b32      	ldr	r3, [pc, #200]	@ (801d010 <ip4addr_ntoa_r+0xfc>)
 801cf48:	fba3 1302 	umull	r1, r3, r3, r2
 801cf4c:	08d9      	lsrs	r1, r3, #3
 801cf4e:	460b      	mov	r3, r1
 801cf50:	009b      	lsls	r3, r3, #2
 801cf52:	440b      	add	r3, r1
 801cf54:	005b      	lsls	r3, r3, #1
 801cf56:	1ad3      	subs	r3, r2, r3
 801cf58:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 801cf5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cf5c:	781b      	ldrb	r3, [r3, #0]
 801cf5e:	4a2c      	ldr	r2, [pc, #176]	@ (801d010 <ip4addr_ntoa_r+0xfc>)
 801cf60:	fba2 2303 	umull	r2, r3, r2, r3
 801cf64:	08db      	lsrs	r3, r3, #3
 801cf66:	b2da      	uxtb	r2, r3
 801cf68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cf6a:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 801cf6c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801cf70:	1c5a      	adds	r2, r3, #1
 801cf72:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 801cf76:	4619      	mov	r1, r3
 801cf78:	7ffb      	ldrb	r3, [r7, #31]
 801cf7a:	3330      	adds	r3, #48	@ 0x30
 801cf7c:	b2da      	uxtb	r2, r3
 801cf7e:	f101 0330 	add.w	r3, r1, #48	@ 0x30
 801cf82:	443b      	add	r3, r7
 801cf84:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 801cf88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cf8a:	781b      	ldrb	r3, [r3, #0]
 801cf8c:	2b00      	cmp	r3, #0
 801cf8e:	d1d8      	bne.n	801cf42 <ip4addr_ntoa_r+0x2e>
    while (i--) {
 801cf90:	e011      	b.n	801cfb6 <ip4addr_ntoa_r+0xa2>
      if (len++ >= buflen) {
 801cf92:	6a3b      	ldr	r3, [r7, #32]
 801cf94:	1c5a      	adds	r2, r3, #1
 801cf96:	623a      	str	r2, [r7, #32]
 801cf98:	687a      	ldr	r2, [r7, #4]
 801cf9a:	429a      	cmp	r2, r3
 801cf9c:	dc01      	bgt.n	801cfa2 <ip4addr_ntoa_r+0x8e>
        return NULL;
 801cf9e:	2300      	movs	r3, #0
 801cfa0:	e030      	b.n	801d004 <ip4addr_ntoa_r+0xf0>
      }
      *rp++ = inv[i];
 801cfa2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801cfa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cfa8:	1c59      	adds	r1, r3, #1
 801cfaa:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801cfac:	3230      	adds	r2, #48	@ 0x30
 801cfae:	443a      	add	r2, r7
 801cfb0:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 801cfb4:	701a      	strb	r2, [r3, #0]
    while (i--) {
 801cfb6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801cfba:	1e5a      	subs	r2, r3, #1
 801cfbc:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 801cfc0:	2b00      	cmp	r3, #0
 801cfc2:	d1e6      	bne.n	801cf92 <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 801cfc4:	6a3b      	ldr	r3, [r7, #32]
 801cfc6:	1c5a      	adds	r2, r3, #1
 801cfc8:	623a      	str	r2, [r7, #32]
 801cfca:	687a      	ldr	r2, [r7, #4]
 801cfcc:	429a      	cmp	r2, r3
 801cfce:	dc01      	bgt.n	801cfd4 <ip4addr_ntoa_r+0xc0>
      return NULL;
 801cfd0:	2300      	movs	r3, #0
 801cfd2:	e017      	b.n	801d004 <ip4addr_ntoa_r+0xf0>
    }
    *rp++ = '.';
 801cfd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cfd6:	1c5a      	adds	r2, r3, #1
 801cfd8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801cfda:	222e      	movs	r2, #46	@ 0x2e
 801cfdc:	701a      	strb	r2, [r3, #0]
    ap++;
 801cfde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cfe0:	3301      	adds	r3, #1
 801cfe2:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 801cfe4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801cfe8:	3301      	adds	r3, #1
 801cfea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801cfee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801cff2:	2b03      	cmp	r3, #3
 801cff4:	d9a2      	bls.n	801cf3c <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 801cff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cff8:	3b01      	subs	r3, #1
 801cffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801cffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cffe:	2200      	movs	r2, #0
 801d000:	701a      	strb	r2, [r3, #0]
  return buf;
 801d002:	68bb      	ldr	r3, [r7, #8]
}
 801d004:	4618      	mov	r0, r3
 801d006:	3734      	adds	r7, #52	@ 0x34
 801d008:	46bd      	mov	sp, r7
 801d00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d00e:	4770      	bx	lr
 801d010:	cccccccd 	.word	0xcccccccd

0801d014 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801d014:	b580      	push	{r7, lr}
 801d016:	b084      	sub	sp, #16
 801d018:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801d01a:	2300      	movs	r3, #0
 801d01c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801d01e:	4b12      	ldr	r3, [pc, #72]	@ (801d068 <ip_reass_tmr+0x54>)
 801d020:	681b      	ldr	r3, [r3, #0]
 801d022:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801d024:	e018      	b.n	801d058 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801d026:	68fb      	ldr	r3, [r7, #12]
 801d028:	7fdb      	ldrb	r3, [r3, #31]
 801d02a:	2b00      	cmp	r3, #0
 801d02c:	d00b      	beq.n	801d046 <ip_reass_tmr+0x32>
      r->timer--;
 801d02e:	68fb      	ldr	r3, [r7, #12]
 801d030:	7fdb      	ldrb	r3, [r3, #31]
 801d032:	3b01      	subs	r3, #1
 801d034:	b2da      	uxtb	r2, r3
 801d036:	68fb      	ldr	r3, [r7, #12]
 801d038:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801d03a:	68fb      	ldr	r3, [r7, #12]
 801d03c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801d03e:	68fb      	ldr	r3, [r7, #12]
 801d040:	681b      	ldr	r3, [r3, #0]
 801d042:	60fb      	str	r3, [r7, #12]
 801d044:	e008      	b.n	801d058 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801d046:	68fb      	ldr	r3, [r7, #12]
 801d048:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801d04a:	68fb      	ldr	r3, [r7, #12]
 801d04c:	681b      	ldr	r3, [r3, #0]
 801d04e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801d050:	68b9      	ldr	r1, [r7, #8]
 801d052:	6878      	ldr	r0, [r7, #4]
 801d054:	f000 f80a 	bl	801d06c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801d058:	68fb      	ldr	r3, [r7, #12]
 801d05a:	2b00      	cmp	r3, #0
 801d05c:	d1e3      	bne.n	801d026 <ip_reass_tmr+0x12>
    }
  }
}
 801d05e:	bf00      	nop
 801d060:	bf00      	nop
 801d062:	3710      	adds	r7, #16
 801d064:	46bd      	mov	sp, r7
 801d066:	bd80      	pop	{r7, pc}
 801d068:	200689d4 	.word	0x200689d4

0801d06c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801d06c:	b580      	push	{r7, lr}
 801d06e:	b088      	sub	sp, #32
 801d070:	af00      	add	r7, sp, #0
 801d072:	6078      	str	r0, [r7, #4]
 801d074:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801d076:	2300      	movs	r3, #0
 801d078:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801d07a:	683a      	ldr	r2, [r7, #0]
 801d07c:	687b      	ldr	r3, [r7, #4]
 801d07e:	429a      	cmp	r2, r3
 801d080:	d105      	bne.n	801d08e <ip_reass_free_complete_datagram+0x22>
 801d082:	4b45      	ldr	r3, [pc, #276]	@ (801d198 <ip_reass_free_complete_datagram+0x12c>)
 801d084:	22ab      	movs	r2, #171	@ 0xab
 801d086:	4945      	ldr	r1, [pc, #276]	@ (801d19c <ip_reass_free_complete_datagram+0x130>)
 801d088:	4845      	ldr	r0, [pc, #276]	@ (801d1a0 <ip_reass_free_complete_datagram+0x134>)
 801d08a:	f002 f86f 	bl	801f16c <iprintf>
  if (prev != NULL) {
 801d08e:	683b      	ldr	r3, [r7, #0]
 801d090:	2b00      	cmp	r3, #0
 801d092:	d00a      	beq.n	801d0aa <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801d094:	683b      	ldr	r3, [r7, #0]
 801d096:	681b      	ldr	r3, [r3, #0]
 801d098:	687a      	ldr	r2, [r7, #4]
 801d09a:	429a      	cmp	r2, r3
 801d09c:	d005      	beq.n	801d0aa <ip_reass_free_complete_datagram+0x3e>
 801d09e:	4b3e      	ldr	r3, [pc, #248]	@ (801d198 <ip_reass_free_complete_datagram+0x12c>)
 801d0a0:	22ad      	movs	r2, #173	@ 0xad
 801d0a2:	4940      	ldr	r1, [pc, #256]	@ (801d1a4 <ip_reass_free_complete_datagram+0x138>)
 801d0a4:	483e      	ldr	r0, [pc, #248]	@ (801d1a0 <ip_reass_free_complete_datagram+0x134>)
 801d0a6:	f002 f861 	bl	801f16c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801d0aa:	687b      	ldr	r3, [r7, #4]
 801d0ac:	685b      	ldr	r3, [r3, #4]
 801d0ae:	685b      	ldr	r3, [r3, #4]
 801d0b0:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801d0b2:	697b      	ldr	r3, [r7, #20]
 801d0b4:	889b      	ldrh	r3, [r3, #4]
 801d0b6:	b29b      	uxth	r3, r3
 801d0b8:	2b00      	cmp	r3, #0
 801d0ba:	d12a      	bne.n	801d112 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801d0bc:	687b      	ldr	r3, [r7, #4]
 801d0be:	685b      	ldr	r3, [r3, #4]
 801d0c0:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801d0c2:	697b      	ldr	r3, [r7, #20]
 801d0c4:	681a      	ldr	r2, [r3, #0]
 801d0c6:	687b      	ldr	r3, [r7, #4]
 801d0c8:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801d0ca:	69bb      	ldr	r3, [r7, #24]
 801d0cc:	6858      	ldr	r0, [r3, #4]
 801d0ce:	687b      	ldr	r3, [r7, #4]
 801d0d0:	3308      	adds	r3, #8
 801d0d2:	2214      	movs	r2, #20
 801d0d4:	4619      	mov	r1, r3
 801d0d6:	f002 fc5a 	bl	801f98e <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801d0da:	2101      	movs	r1, #1
 801d0dc:	69b8      	ldr	r0, [r7, #24]
 801d0de:	f7ff f9c9 	bl	801c474 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801d0e2:	69b8      	ldr	r0, [r7, #24]
 801d0e4:	f7f6 fd2c 	bl	8013b40 <pbuf_clen>
 801d0e8:	4603      	mov	r3, r0
 801d0ea:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d0ec:	8bfa      	ldrh	r2, [r7, #30]
 801d0ee:	8a7b      	ldrh	r3, [r7, #18]
 801d0f0:	4413      	add	r3, r2
 801d0f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d0f6:	db05      	blt.n	801d104 <ip_reass_free_complete_datagram+0x98>
 801d0f8:	4b27      	ldr	r3, [pc, #156]	@ (801d198 <ip_reass_free_complete_datagram+0x12c>)
 801d0fa:	22bc      	movs	r2, #188	@ 0xbc
 801d0fc:	492a      	ldr	r1, [pc, #168]	@ (801d1a8 <ip_reass_free_complete_datagram+0x13c>)
 801d0fe:	4828      	ldr	r0, [pc, #160]	@ (801d1a0 <ip_reass_free_complete_datagram+0x134>)
 801d100:	f002 f834 	bl	801f16c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801d104:	8bfa      	ldrh	r2, [r7, #30]
 801d106:	8a7b      	ldrh	r3, [r7, #18]
 801d108:	4413      	add	r3, r2
 801d10a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801d10c:	69b8      	ldr	r0, [r7, #24]
 801d10e:	f7f6 fc89 	bl	8013a24 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801d112:	687b      	ldr	r3, [r7, #4]
 801d114:	685b      	ldr	r3, [r3, #4]
 801d116:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801d118:	e01f      	b.n	801d15a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801d11a:	69bb      	ldr	r3, [r7, #24]
 801d11c:	685b      	ldr	r3, [r3, #4]
 801d11e:	617b      	str	r3, [r7, #20]
    pcur = p;
 801d120:	69bb      	ldr	r3, [r7, #24]
 801d122:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801d124:	697b      	ldr	r3, [r7, #20]
 801d126:	681b      	ldr	r3, [r3, #0]
 801d128:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801d12a:	68f8      	ldr	r0, [r7, #12]
 801d12c:	f7f6 fd08 	bl	8013b40 <pbuf_clen>
 801d130:	4603      	mov	r3, r0
 801d132:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d134:	8bfa      	ldrh	r2, [r7, #30]
 801d136:	8a7b      	ldrh	r3, [r7, #18]
 801d138:	4413      	add	r3, r2
 801d13a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801d13e:	db05      	blt.n	801d14c <ip_reass_free_complete_datagram+0xe0>
 801d140:	4b15      	ldr	r3, [pc, #84]	@ (801d198 <ip_reass_free_complete_datagram+0x12c>)
 801d142:	22cc      	movs	r2, #204	@ 0xcc
 801d144:	4918      	ldr	r1, [pc, #96]	@ (801d1a8 <ip_reass_free_complete_datagram+0x13c>)
 801d146:	4816      	ldr	r0, [pc, #88]	@ (801d1a0 <ip_reass_free_complete_datagram+0x134>)
 801d148:	f002 f810 	bl	801f16c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801d14c:	8bfa      	ldrh	r2, [r7, #30]
 801d14e:	8a7b      	ldrh	r3, [r7, #18]
 801d150:	4413      	add	r3, r2
 801d152:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801d154:	68f8      	ldr	r0, [r7, #12]
 801d156:	f7f6 fc65 	bl	8013a24 <pbuf_free>
  while (p != NULL) {
 801d15a:	69bb      	ldr	r3, [r7, #24]
 801d15c:	2b00      	cmp	r3, #0
 801d15e:	d1dc      	bne.n	801d11a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801d160:	6839      	ldr	r1, [r7, #0]
 801d162:	6878      	ldr	r0, [r7, #4]
 801d164:	f000 f8c2 	bl	801d2ec <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801d168:	4b10      	ldr	r3, [pc, #64]	@ (801d1ac <ip_reass_free_complete_datagram+0x140>)
 801d16a:	881b      	ldrh	r3, [r3, #0]
 801d16c:	8bfa      	ldrh	r2, [r7, #30]
 801d16e:	429a      	cmp	r2, r3
 801d170:	d905      	bls.n	801d17e <ip_reass_free_complete_datagram+0x112>
 801d172:	4b09      	ldr	r3, [pc, #36]	@ (801d198 <ip_reass_free_complete_datagram+0x12c>)
 801d174:	22d2      	movs	r2, #210	@ 0xd2
 801d176:	490e      	ldr	r1, [pc, #56]	@ (801d1b0 <ip_reass_free_complete_datagram+0x144>)
 801d178:	4809      	ldr	r0, [pc, #36]	@ (801d1a0 <ip_reass_free_complete_datagram+0x134>)
 801d17a:	f001 fff7 	bl	801f16c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801d17e:	4b0b      	ldr	r3, [pc, #44]	@ (801d1ac <ip_reass_free_complete_datagram+0x140>)
 801d180:	881a      	ldrh	r2, [r3, #0]
 801d182:	8bfb      	ldrh	r3, [r7, #30]
 801d184:	1ad3      	subs	r3, r2, r3
 801d186:	b29a      	uxth	r2, r3
 801d188:	4b08      	ldr	r3, [pc, #32]	@ (801d1ac <ip_reass_free_complete_datagram+0x140>)
 801d18a:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801d18c:	8bfb      	ldrh	r3, [r7, #30]
}
 801d18e:	4618      	mov	r0, r3
 801d190:	3720      	adds	r7, #32
 801d192:	46bd      	mov	sp, r7
 801d194:	bd80      	pop	{r7, pc}
 801d196:	bf00      	nop
 801d198:	0802729c 	.word	0x0802729c
 801d19c:	080272d8 	.word	0x080272d8
 801d1a0:	080272e4 	.word	0x080272e4
 801d1a4:	0802730c 	.word	0x0802730c
 801d1a8:	08027320 	.word	0x08027320
 801d1ac:	200689d8 	.word	0x200689d8
 801d1b0:	08027340 	.word	0x08027340

0801d1b4 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801d1b4:	b580      	push	{r7, lr}
 801d1b6:	b08a      	sub	sp, #40	@ 0x28
 801d1b8:	af00      	add	r7, sp, #0
 801d1ba:	6078      	str	r0, [r7, #4]
 801d1bc:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801d1be:	2300      	movs	r3, #0
 801d1c0:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801d1c2:	2300      	movs	r3, #0
 801d1c4:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801d1c6:	2300      	movs	r3, #0
 801d1c8:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801d1ca:	2300      	movs	r3, #0
 801d1cc:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801d1ce:	2300      	movs	r3, #0
 801d1d0:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801d1d2:	4b28      	ldr	r3, [pc, #160]	@ (801d274 <ip_reass_remove_oldest_datagram+0xc0>)
 801d1d4:	681b      	ldr	r3, [r3, #0]
 801d1d6:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801d1d8:	e030      	b.n	801d23c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801d1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d1dc:	695a      	ldr	r2, [r3, #20]
 801d1de:	687b      	ldr	r3, [r7, #4]
 801d1e0:	68db      	ldr	r3, [r3, #12]
 801d1e2:	429a      	cmp	r2, r3
 801d1e4:	d10c      	bne.n	801d200 <ip_reass_remove_oldest_datagram+0x4c>
 801d1e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d1e8:	699a      	ldr	r2, [r3, #24]
 801d1ea:	687b      	ldr	r3, [r7, #4]
 801d1ec:	691b      	ldr	r3, [r3, #16]
 801d1ee:	429a      	cmp	r2, r3
 801d1f0:	d106      	bne.n	801d200 <ip_reass_remove_oldest_datagram+0x4c>
 801d1f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d1f4:	899a      	ldrh	r2, [r3, #12]
 801d1f6:	687b      	ldr	r3, [r7, #4]
 801d1f8:	889b      	ldrh	r3, [r3, #4]
 801d1fa:	b29b      	uxth	r3, r3
 801d1fc:	429a      	cmp	r2, r3
 801d1fe:	d014      	beq.n	801d22a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801d200:	693b      	ldr	r3, [r7, #16]
 801d202:	3301      	adds	r3, #1
 801d204:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801d206:	6a3b      	ldr	r3, [r7, #32]
 801d208:	2b00      	cmp	r3, #0
 801d20a:	d104      	bne.n	801d216 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801d20c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d20e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801d210:	69fb      	ldr	r3, [r7, #28]
 801d212:	61bb      	str	r3, [r7, #24]
 801d214:	e009      	b.n	801d22a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801d216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d218:	7fda      	ldrb	r2, [r3, #31]
 801d21a:	6a3b      	ldr	r3, [r7, #32]
 801d21c:	7fdb      	ldrb	r3, [r3, #31]
 801d21e:	429a      	cmp	r2, r3
 801d220:	d803      	bhi.n	801d22a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801d222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d224:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801d226:	69fb      	ldr	r3, [r7, #28]
 801d228:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801d22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d22c:	681b      	ldr	r3, [r3, #0]
 801d22e:	2b00      	cmp	r3, #0
 801d230:	d001      	beq.n	801d236 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801d232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d234:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801d236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d238:	681b      	ldr	r3, [r3, #0]
 801d23a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801d23c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d23e:	2b00      	cmp	r3, #0
 801d240:	d1cb      	bne.n	801d1da <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801d242:	6a3b      	ldr	r3, [r7, #32]
 801d244:	2b00      	cmp	r3, #0
 801d246:	d008      	beq.n	801d25a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801d248:	69b9      	ldr	r1, [r7, #24]
 801d24a:	6a38      	ldr	r0, [r7, #32]
 801d24c:	f7ff ff0e 	bl	801d06c <ip_reass_free_complete_datagram>
 801d250:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801d252:	697a      	ldr	r2, [r7, #20]
 801d254:	68fb      	ldr	r3, [r7, #12]
 801d256:	4413      	add	r3, r2
 801d258:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801d25a:	697a      	ldr	r2, [r7, #20]
 801d25c:	683b      	ldr	r3, [r7, #0]
 801d25e:	429a      	cmp	r2, r3
 801d260:	da02      	bge.n	801d268 <ip_reass_remove_oldest_datagram+0xb4>
 801d262:	693b      	ldr	r3, [r7, #16]
 801d264:	2b01      	cmp	r3, #1
 801d266:	dcac      	bgt.n	801d1c2 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801d268:	697b      	ldr	r3, [r7, #20]
}
 801d26a:	4618      	mov	r0, r3
 801d26c:	3728      	adds	r7, #40	@ 0x28
 801d26e:	46bd      	mov	sp, r7
 801d270:	bd80      	pop	{r7, pc}
 801d272:	bf00      	nop
 801d274:	200689d4 	.word	0x200689d4

0801d278 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801d278:	b580      	push	{r7, lr}
 801d27a:	b084      	sub	sp, #16
 801d27c:	af00      	add	r7, sp, #0
 801d27e:	6078      	str	r0, [r7, #4]
 801d280:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801d282:	2004      	movs	r0, #4
 801d284:	f7f5 fcb4 	bl	8012bf0 <memp_malloc>
 801d288:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801d28a:	68fb      	ldr	r3, [r7, #12]
 801d28c:	2b00      	cmp	r3, #0
 801d28e:	d110      	bne.n	801d2b2 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801d290:	6839      	ldr	r1, [r7, #0]
 801d292:	6878      	ldr	r0, [r7, #4]
 801d294:	f7ff ff8e 	bl	801d1b4 <ip_reass_remove_oldest_datagram>
 801d298:	4602      	mov	r2, r0
 801d29a:	683b      	ldr	r3, [r7, #0]
 801d29c:	4293      	cmp	r3, r2
 801d29e:	dc03      	bgt.n	801d2a8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801d2a0:	2004      	movs	r0, #4
 801d2a2:	f7f5 fca5 	bl	8012bf0 <memp_malloc>
 801d2a6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801d2a8:	68fb      	ldr	r3, [r7, #12]
 801d2aa:	2b00      	cmp	r3, #0
 801d2ac:	d101      	bne.n	801d2b2 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801d2ae:	2300      	movs	r3, #0
 801d2b0:	e016      	b.n	801d2e0 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801d2b2:	2220      	movs	r2, #32
 801d2b4:	2100      	movs	r1, #0
 801d2b6:	68f8      	ldr	r0, [r7, #12]
 801d2b8:	f002 f98c 	bl	801f5d4 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801d2bc:	68fb      	ldr	r3, [r7, #12]
 801d2be:	220f      	movs	r2, #15
 801d2c0:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801d2c2:	4b09      	ldr	r3, [pc, #36]	@ (801d2e8 <ip_reass_enqueue_new_datagram+0x70>)
 801d2c4:	681a      	ldr	r2, [r3, #0]
 801d2c6:	68fb      	ldr	r3, [r7, #12]
 801d2c8:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801d2ca:	4a07      	ldr	r2, [pc, #28]	@ (801d2e8 <ip_reass_enqueue_new_datagram+0x70>)
 801d2cc:	68fb      	ldr	r3, [r7, #12]
 801d2ce:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801d2d0:	68fb      	ldr	r3, [r7, #12]
 801d2d2:	3308      	adds	r3, #8
 801d2d4:	2214      	movs	r2, #20
 801d2d6:	6879      	ldr	r1, [r7, #4]
 801d2d8:	4618      	mov	r0, r3
 801d2da:	f002 fb58 	bl	801f98e <memcpy>
  return ipr;
 801d2de:	68fb      	ldr	r3, [r7, #12]
}
 801d2e0:	4618      	mov	r0, r3
 801d2e2:	3710      	adds	r7, #16
 801d2e4:	46bd      	mov	sp, r7
 801d2e6:	bd80      	pop	{r7, pc}
 801d2e8:	200689d4 	.word	0x200689d4

0801d2ec <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801d2ec:	b580      	push	{r7, lr}
 801d2ee:	b082      	sub	sp, #8
 801d2f0:	af00      	add	r7, sp, #0
 801d2f2:	6078      	str	r0, [r7, #4]
 801d2f4:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801d2f6:	4b10      	ldr	r3, [pc, #64]	@ (801d338 <ip_reass_dequeue_datagram+0x4c>)
 801d2f8:	681b      	ldr	r3, [r3, #0]
 801d2fa:	687a      	ldr	r2, [r7, #4]
 801d2fc:	429a      	cmp	r2, r3
 801d2fe:	d104      	bne.n	801d30a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801d300:	687b      	ldr	r3, [r7, #4]
 801d302:	681b      	ldr	r3, [r3, #0]
 801d304:	4a0c      	ldr	r2, [pc, #48]	@ (801d338 <ip_reass_dequeue_datagram+0x4c>)
 801d306:	6013      	str	r3, [r2, #0]
 801d308:	e00d      	b.n	801d326 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801d30a:	683b      	ldr	r3, [r7, #0]
 801d30c:	2b00      	cmp	r3, #0
 801d30e:	d106      	bne.n	801d31e <ip_reass_dequeue_datagram+0x32>
 801d310:	4b0a      	ldr	r3, [pc, #40]	@ (801d33c <ip_reass_dequeue_datagram+0x50>)
 801d312:	f240 1245 	movw	r2, #325	@ 0x145
 801d316:	490a      	ldr	r1, [pc, #40]	@ (801d340 <ip_reass_dequeue_datagram+0x54>)
 801d318:	480a      	ldr	r0, [pc, #40]	@ (801d344 <ip_reass_dequeue_datagram+0x58>)
 801d31a:	f001 ff27 	bl	801f16c <iprintf>
    prev->next = ipr->next;
 801d31e:	687b      	ldr	r3, [r7, #4]
 801d320:	681a      	ldr	r2, [r3, #0]
 801d322:	683b      	ldr	r3, [r7, #0]
 801d324:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801d326:	6879      	ldr	r1, [r7, #4]
 801d328:	2004      	movs	r0, #4
 801d32a:	f7f5 fcd7 	bl	8012cdc <memp_free>
}
 801d32e:	bf00      	nop
 801d330:	3708      	adds	r7, #8
 801d332:	46bd      	mov	sp, r7
 801d334:	bd80      	pop	{r7, pc}
 801d336:	bf00      	nop
 801d338:	200689d4 	.word	0x200689d4
 801d33c:	0802729c 	.word	0x0802729c
 801d340:	08027364 	.word	0x08027364
 801d344:	080272e4 	.word	0x080272e4

0801d348 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801d348:	b580      	push	{r7, lr}
 801d34a:	b08c      	sub	sp, #48	@ 0x30
 801d34c:	af00      	add	r7, sp, #0
 801d34e:	60f8      	str	r0, [r7, #12]
 801d350:	60b9      	str	r1, [r7, #8]
 801d352:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801d354:	2300      	movs	r3, #0
 801d356:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801d358:	2301      	movs	r3, #1
 801d35a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801d35c:	68bb      	ldr	r3, [r7, #8]
 801d35e:	685b      	ldr	r3, [r3, #4]
 801d360:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801d362:	69fb      	ldr	r3, [r7, #28]
 801d364:	885b      	ldrh	r3, [r3, #2]
 801d366:	b29b      	uxth	r3, r3
 801d368:	4618      	mov	r0, r3
 801d36a:	f7f3 ff81 	bl	8011270 <lwip_htons>
 801d36e:	4603      	mov	r3, r0
 801d370:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801d372:	69fb      	ldr	r3, [r7, #28]
 801d374:	781b      	ldrb	r3, [r3, #0]
 801d376:	f003 030f 	and.w	r3, r3, #15
 801d37a:	b2db      	uxtb	r3, r3
 801d37c:	009b      	lsls	r3, r3, #2
 801d37e:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801d380:	7e7b      	ldrb	r3, [r7, #25]
 801d382:	b29b      	uxth	r3, r3
 801d384:	8b7a      	ldrh	r2, [r7, #26]
 801d386:	429a      	cmp	r2, r3
 801d388:	d202      	bcs.n	801d390 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d38a:	f04f 33ff 	mov.w	r3, #4294967295
 801d38e:	e135      	b.n	801d5fc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801d390:	7e7b      	ldrb	r3, [r7, #25]
 801d392:	b29b      	uxth	r3, r3
 801d394:	8b7a      	ldrh	r2, [r7, #26]
 801d396:	1ad3      	subs	r3, r2, r3
 801d398:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801d39a:	69fb      	ldr	r3, [r7, #28]
 801d39c:	88db      	ldrh	r3, [r3, #6]
 801d39e:	b29b      	uxth	r3, r3
 801d3a0:	4618      	mov	r0, r3
 801d3a2:	f7f3 ff65 	bl	8011270 <lwip_htons>
 801d3a6:	4603      	mov	r3, r0
 801d3a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d3ac:	b29b      	uxth	r3, r3
 801d3ae:	00db      	lsls	r3, r3, #3
 801d3b0:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801d3b2:	68bb      	ldr	r3, [r7, #8]
 801d3b4:	685b      	ldr	r3, [r3, #4]
 801d3b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801d3b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3ba:	2200      	movs	r2, #0
 801d3bc:	701a      	strb	r2, [r3, #0]
 801d3be:	2200      	movs	r2, #0
 801d3c0:	705a      	strb	r2, [r3, #1]
 801d3c2:	2200      	movs	r2, #0
 801d3c4:	709a      	strb	r2, [r3, #2]
 801d3c6:	2200      	movs	r2, #0
 801d3c8:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801d3ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3cc:	8afa      	ldrh	r2, [r7, #22]
 801d3ce:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801d3d0:	8afa      	ldrh	r2, [r7, #22]
 801d3d2:	8b7b      	ldrh	r3, [r7, #26]
 801d3d4:	4413      	add	r3, r2
 801d3d6:	b29a      	uxth	r2, r3
 801d3d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3da:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801d3dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3de:	88db      	ldrh	r3, [r3, #6]
 801d3e0:	b29b      	uxth	r3, r3
 801d3e2:	8afa      	ldrh	r2, [r7, #22]
 801d3e4:	429a      	cmp	r2, r3
 801d3e6:	d902      	bls.n	801d3ee <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d3e8:	f04f 33ff 	mov.w	r3, #4294967295
 801d3ec:	e106      	b.n	801d5fc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801d3ee:	68fb      	ldr	r3, [r7, #12]
 801d3f0:	685b      	ldr	r3, [r3, #4]
 801d3f2:	627b      	str	r3, [r7, #36]	@ 0x24
 801d3f4:	e068      	b.n	801d4c8 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801d3f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d3f8:	685b      	ldr	r3, [r3, #4]
 801d3fa:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801d3fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d3fe:	889b      	ldrh	r3, [r3, #4]
 801d400:	b29a      	uxth	r2, r3
 801d402:	693b      	ldr	r3, [r7, #16]
 801d404:	889b      	ldrh	r3, [r3, #4]
 801d406:	b29b      	uxth	r3, r3
 801d408:	429a      	cmp	r2, r3
 801d40a:	d235      	bcs.n	801d478 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801d40c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d40e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d410:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801d412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d414:	2b00      	cmp	r3, #0
 801d416:	d020      	beq.n	801d45a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801d418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d41a:	889b      	ldrh	r3, [r3, #4]
 801d41c:	b29a      	uxth	r2, r3
 801d41e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d420:	88db      	ldrh	r3, [r3, #6]
 801d422:	b29b      	uxth	r3, r3
 801d424:	429a      	cmp	r2, r3
 801d426:	d307      	bcc.n	801d438 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801d428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d42a:	88db      	ldrh	r3, [r3, #6]
 801d42c:	b29a      	uxth	r2, r3
 801d42e:	693b      	ldr	r3, [r7, #16]
 801d430:	889b      	ldrh	r3, [r3, #4]
 801d432:	b29b      	uxth	r3, r3
 801d434:	429a      	cmp	r2, r3
 801d436:	d902      	bls.n	801d43e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d438:	f04f 33ff 	mov.w	r3, #4294967295
 801d43c:	e0de      	b.n	801d5fc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801d43e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d440:	68ba      	ldr	r2, [r7, #8]
 801d442:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801d444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d446:	88db      	ldrh	r3, [r3, #6]
 801d448:	b29a      	uxth	r2, r3
 801d44a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d44c:	889b      	ldrh	r3, [r3, #4]
 801d44e:	b29b      	uxth	r3, r3
 801d450:	429a      	cmp	r2, r3
 801d452:	d03d      	beq.n	801d4d0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801d454:	2300      	movs	r3, #0
 801d456:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801d458:	e03a      	b.n	801d4d0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801d45a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d45c:	88db      	ldrh	r3, [r3, #6]
 801d45e:	b29a      	uxth	r2, r3
 801d460:	693b      	ldr	r3, [r7, #16]
 801d462:	889b      	ldrh	r3, [r3, #4]
 801d464:	b29b      	uxth	r3, r3
 801d466:	429a      	cmp	r2, r3
 801d468:	d902      	bls.n	801d470 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d46a:	f04f 33ff 	mov.w	r3, #4294967295
 801d46e:	e0c5      	b.n	801d5fc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801d470:	68fb      	ldr	r3, [r7, #12]
 801d472:	68ba      	ldr	r2, [r7, #8]
 801d474:	605a      	str	r2, [r3, #4]
      break;
 801d476:	e02b      	b.n	801d4d0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801d478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d47a:	889b      	ldrh	r3, [r3, #4]
 801d47c:	b29a      	uxth	r2, r3
 801d47e:	693b      	ldr	r3, [r7, #16]
 801d480:	889b      	ldrh	r3, [r3, #4]
 801d482:	b29b      	uxth	r3, r3
 801d484:	429a      	cmp	r2, r3
 801d486:	d102      	bne.n	801d48e <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d488:	f04f 33ff 	mov.w	r3, #4294967295
 801d48c:	e0b6      	b.n	801d5fc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801d48e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d490:	889b      	ldrh	r3, [r3, #4]
 801d492:	b29a      	uxth	r2, r3
 801d494:	693b      	ldr	r3, [r7, #16]
 801d496:	88db      	ldrh	r3, [r3, #6]
 801d498:	b29b      	uxth	r3, r3
 801d49a:	429a      	cmp	r2, r3
 801d49c:	d202      	bcs.n	801d4a4 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d49e:	f04f 33ff 	mov.w	r3, #4294967295
 801d4a2:	e0ab      	b.n	801d5fc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801d4a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d4a6:	2b00      	cmp	r3, #0
 801d4a8:	d009      	beq.n	801d4be <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801d4aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d4ac:	88db      	ldrh	r3, [r3, #6]
 801d4ae:	b29a      	uxth	r2, r3
 801d4b0:	693b      	ldr	r3, [r7, #16]
 801d4b2:	889b      	ldrh	r3, [r3, #4]
 801d4b4:	b29b      	uxth	r3, r3
 801d4b6:	429a      	cmp	r2, r3
 801d4b8:	d001      	beq.n	801d4be <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801d4ba:	2300      	movs	r3, #0
 801d4bc:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801d4be:	693b      	ldr	r3, [r7, #16]
 801d4c0:	681b      	ldr	r3, [r3, #0]
 801d4c2:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801d4c4:	693b      	ldr	r3, [r7, #16]
 801d4c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801d4c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d4ca:	2b00      	cmp	r3, #0
 801d4cc:	d193      	bne.n	801d3f6 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801d4ce:	e000      	b.n	801d4d2 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801d4d0:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801d4d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d4d4:	2b00      	cmp	r3, #0
 801d4d6:	d12d      	bne.n	801d534 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801d4d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d4da:	2b00      	cmp	r3, #0
 801d4dc:	d01c      	beq.n	801d518 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801d4de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d4e0:	88db      	ldrh	r3, [r3, #6]
 801d4e2:	b29a      	uxth	r2, r3
 801d4e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d4e6:	889b      	ldrh	r3, [r3, #4]
 801d4e8:	b29b      	uxth	r3, r3
 801d4ea:	429a      	cmp	r2, r3
 801d4ec:	d906      	bls.n	801d4fc <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801d4ee:	4b45      	ldr	r3, [pc, #276]	@ (801d604 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d4f0:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801d4f4:	4944      	ldr	r1, [pc, #272]	@ (801d608 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801d4f6:	4845      	ldr	r0, [pc, #276]	@ (801d60c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d4f8:	f001 fe38 	bl	801f16c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801d4fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d4fe:	68ba      	ldr	r2, [r7, #8]
 801d500:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801d502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d504:	88db      	ldrh	r3, [r3, #6]
 801d506:	b29a      	uxth	r2, r3
 801d508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d50a:	889b      	ldrh	r3, [r3, #4]
 801d50c:	b29b      	uxth	r3, r3
 801d50e:	429a      	cmp	r2, r3
 801d510:	d010      	beq.n	801d534 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801d512:	2300      	movs	r3, #0
 801d514:	623b      	str	r3, [r7, #32]
 801d516:	e00d      	b.n	801d534 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801d518:	68fb      	ldr	r3, [r7, #12]
 801d51a:	685b      	ldr	r3, [r3, #4]
 801d51c:	2b00      	cmp	r3, #0
 801d51e:	d006      	beq.n	801d52e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801d520:	4b38      	ldr	r3, [pc, #224]	@ (801d604 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d522:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801d526:	493a      	ldr	r1, [pc, #232]	@ (801d610 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801d528:	4838      	ldr	r0, [pc, #224]	@ (801d60c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d52a:	f001 fe1f 	bl	801f16c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801d52e:	68fb      	ldr	r3, [r7, #12]
 801d530:	68ba      	ldr	r2, [r7, #8]
 801d532:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801d534:	687b      	ldr	r3, [r7, #4]
 801d536:	2b00      	cmp	r3, #0
 801d538:	d105      	bne.n	801d546 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801d53a:	68fb      	ldr	r3, [r7, #12]
 801d53c:	7f9b      	ldrb	r3, [r3, #30]
 801d53e:	f003 0301 	and.w	r3, r3, #1
 801d542:	2b00      	cmp	r3, #0
 801d544:	d059      	beq.n	801d5fa <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801d546:	6a3b      	ldr	r3, [r7, #32]
 801d548:	2b00      	cmp	r3, #0
 801d54a:	d04f      	beq.n	801d5ec <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801d54c:	68fb      	ldr	r3, [r7, #12]
 801d54e:	685b      	ldr	r3, [r3, #4]
 801d550:	2b00      	cmp	r3, #0
 801d552:	d006      	beq.n	801d562 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801d554:	68fb      	ldr	r3, [r7, #12]
 801d556:	685b      	ldr	r3, [r3, #4]
 801d558:	685b      	ldr	r3, [r3, #4]
 801d55a:	889b      	ldrh	r3, [r3, #4]
 801d55c:	b29b      	uxth	r3, r3
 801d55e:	2b00      	cmp	r3, #0
 801d560:	d002      	beq.n	801d568 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801d562:	2300      	movs	r3, #0
 801d564:	623b      	str	r3, [r7, #32]
 801d566:	e041      	b.n	801d5ec <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801d568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d56a:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801d56c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d56e:	681b      	ldr	r3, [r3, #0]
 801d570:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801d572:	e012      	b.n	801d59a <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801d574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d576:	685b      	ldr	r3, [r3, #4]
 801d578:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801d57a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d57c:	88db      	ldrh	r3, [r3, #6]
 801d57e:	b29a      	uxth	r2, r3
 801d580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d582:	889b      	ldrh	r3, [r3, #4]
 801d584:	b29b      	uxth	r3, r3
 801d586:	429a      	cmp	r2, r3
 801d588:	d002      	beq.n	801d590 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801d58a:	2300      	movs	r3, #0
 801d58c:	623b      	str	r3, [r7, #32]
            break;
 801d58e:	e007      	b.n	801d5a0 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801d590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d592:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801d594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d596:	681b      	ldr	r3, [r3, #0]
 801d598:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801d59a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d59c:	2b00      	cmp	r3, #0
 801d59e:	d1e9      	bne.n	801d574 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801d5a0:	6a3b      	ldr	r3, [r7, #32]
 801d5a2:	2b00      	cmp	r3, #0
 801d5a4:	d022      	beq.n	801d5ec <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801d5a6:	68fb      	ldr	r3, [r7, #12]
 801d5a8:	685b      	ldr	r3, [r3, #4]
 801d5aa:	2b00      	cmp	r3, #0
 801d5ac:	d106      	bne.n	801d5bc <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801d5ae:	4b15      	ldr	r3, [pc, #84]	@ (801d604 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d5b0:	f240 12df 	movw	r2, #479	@ 0x1df
 801d5b4:	4917      	ldr	r1, [pc, #92]	@ (801d614 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801d5b6:	4815      	ldr	r0, [pc, #84]	@ (801d60c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d5b8:	f001 fdd8 	bl	801f16c <iprintf>
          LWIP_ASSERT("sanity check",
 801d5bc:	68fb      	ldr	r3, [r7, #12]
 801d5be:	685b      	ldr	r3, [r3, #4]
 801d5c0:	685b      	ldr	r3, [r3, #4]
 801d5c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d5c4:	429a      	cmp	r2, r3
 801d5c6:	d106      	bne.n	801d5d6 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801d5c8:	4b0e      	ldr	r3, [pc, #56]	@ (801d604 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d5ca:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801d5ce:	4911      	ldr	r1, [pc, #68]	@ (801d614 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801d5d0:	480e      	ldr	r0, [pc, #56]	@ (801d60c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d5d2:	f001 fdcb 	bl	801f16c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801d5d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d5d8:	681b      	ldr	r3, [r3, #0]
 801d5da:	2b00      	cmp	r3, #0
 801d5dc:	d006      	beq.n	801d5ec <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801d5de:	4b09      	ldr	r3, [pc, #36]	@ (801d604 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d5e0:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801d5e4:	490c      	ldr	r1, [pc, #48]	@ (801d618 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801d5e6:	4809      	ldr	r0, [pc, #36]	@ (801d60c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d5e8:	f001 fdc0 	bl	801f16c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801d5ec:	6a3b      	ldr	r3, [r7, #32]
 801d5ee:	2b00      	cmp	r3, #0
 801d5f0:	bf14      	ite	ne
 801d5f2:	2301      	movne	r3, #1
 801d5f4:	2300      	moveq	r3, #0
 801d5f6:	b2db      	uxtb	r3, r3
 801d5f8:	e000      	b.n	801d5fc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801d5fa:	2300      	movs	r3, #0
}
 801d5fc:	4618      	mov	r0, r3
 801d5fe:	3730      	adds	r7, #48	@ 0x30
 801d600:	46bd      	mov	sp, r7
 801d602:	bd80      	pop	{r7, pc}
 801d604:	0802729c 	.word	0x0802729c
 801d608:	08027380 	.word	0x08027380
 801d60c:	080272e4 	.word	0x080272e4
 801d610:	080273a0 	.word	0x080273a0
 801d614:	080273d8 	.word	0x080273d8
 801d618:	080273e8 	.word	0x080273e8

0801d61c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801d61c:	b580      	push	{r7, lr}
 801d61e:	b08e      	sub	sp, #56	@ 0x38
 801d620:	af00      	add	r7, sp, #0
 801d622:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801d624:	687b      	ldr	r3, [r7, #4]
 801d626:	685b      	ldr	r3, [r3, #4]
 801d628:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801d62a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d62c:	781b      	ldrb	r3, [r3, #0]
 801d62e:	f003 030f 	and.w	r3, r3, #15
 801d632:	b2db      	uxtb	r3, r3
 801d634:	009b      	lsls	r3, r3, #2
 801d636:	b2db      	uxtb	r3, r3
 801d638:	2b14      	cmp	r3, #20
 801d63a:	f040 8171 	bne.w	801d920 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801d63e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d640:	88db      	ldrh	r3, [r3, #6]
 801d642:	b29b      	uxth	r3, r3
 801d644:	4618      	mov	r0, r3
 801d646:	f7f3 fe13 	bl	8011270 <lwip_htons>
 801d64a:	4603      	mov	r3, r0
 801d64c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d650:	b29b      	uxth	r3, r3
 801d652:	00db      	lsls	r3, r3, #3
 801d654:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801d656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d658:	885b      	ldrh	r3, [r3, #2]
 801d65a:	b29b      	uxth	r3, r3
 801d65c:	4618      	mov	r0, r3
 801d65e:	f7f3 fe07 	bl	8011270 <lwip_htons>
 801d662:	4603      	mov	r3, r0
 801d664:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801d666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d668:	781b      	ldrb	r3, [r3, #0]
 801d66a:	f003 030f 	and.w	r3, r3, #15
 801d66e:	b2db      	uxtb	r3, r3
 801d670:	009b      	lsls	r3, r3, #2
 801d672:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801d676:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801d67a:	b29b      	uxth	r3, r3
 801d67c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801d67e:	429a      	cmp	r2, r3
 801d680:	f0c0 8150 	bcc.w	801d924 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801d684:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801d688:	b29b      	uxth	r3, r3
 801d68a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801d68c:	1ad3      	subs	r3, r2, r3
 801d68e:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801d690:	6878      	ldr	r0, [r7, #4]
 801d692:	f7f6 fa55 	bl	8013b40 <pbuf_clen>
 801d696:	4603      	mov	r3, r0
 801d698:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801d69a:	4b8c      	ldr	r3, [pc, #560]	@ (801d8cc <ip4_reass+0x2b0>)
 801d69c:	881b      	ldrh	r3, [r3, #0]
 801d69e:	461a      	mov	r2, r3
 801d6a0:	8c3b      	ldrh	r3, [r7, #32]
 801d6a2:	4413      	add	r3, r2
 801d6a4:	2b0a      	cmp	r3, #10
 801d6a6:	dd10      	ble.n	801d6ca <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801d6a8:	8c3b      	ldrh	r3, [r7, #32]
 801d6aa:	4619      	mov	r1, r3
 801d6ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d6ae:	f7ff fd81 	bl	801d1b4 <ip_reass_remove_oldest_datagram>
 801d6b2:	4603      	mov	r3, r0
 801d6b4:	2b00      	cmp	r3, #0
 801d6b6:	f000 8137 	beq.w	801d928 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801d6ba:	4b84      	ldr	r3, [pc, #528]	@ (801d8cc <ip4_reass+0x2b0>)
 801d6bc:	881b      	ldrh	r3, [r3, #0]
 801d6be:	461a      	mov	r2, r3
 801d6c0:	8c3b      	ldrh	r3, [r7, #32]
 801d6c2:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801d6c4:	2b0a      	cmp	r3, #10
 801d6c6:	f300 812f 	bgt.w	801d928 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801d6ca:	4b81      	ldr	r3, [pc, #516]	@ (801d8d0 <ip4_reass+0x2b4>)
 801d6cc:	681b      	ldr	r3, [r3, #0]
 801d6ce:	633b      	str	r3, [r7, #48]	@ 0x30
 801d6d0:	e015      	b.n	801d6fe <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801d6d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d6d4:	695a      	ldr	r2, [r3, #20]
 801d6d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d6d8:	68db      	ldr	r3, [r3, #12]
 801d6da:	429a      	cmp	r2, r3
 801d6dc:	d10c      	bne.n	801d6f8 <ip4_reass+0xdc>
 801d6de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d6e0:	699a      	ldr	r2, [r3, #24]
 801d6e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d6e4:	691b      	ldr	r3, [r3, #16]
 801d6e6:	429a      	cmp	r2, r3
 801d6e8:	d106      	bne.n	801d6f8 <ip4_reass+0xdc>
 801d6ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d6ec:	899a      	ldrh	r2, [r3, #12]
 801d6ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d6f0:	889b      	ldrh	r3, [r3, #4]
 801d6f2:	b29b      	uxth	r3, r3
 801d6f4:	429a      	cmp	r2, r3
 801d6f6:	d006      	beq.n	801d706 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801d6f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d6fa:	681b      	ldr	r3, [r3, #0]
 801d6fc:	633b      	str	r3, [r7, #48]	@ 0x30
 801d6fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d700:	2b00      	cmp	r3, #0
 801d702:	d1e6      	bne.n	801d6d2 <ip4_reass+0xb6>
 801d704:	e000      	b.n	801d708 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801d706:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801d708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d70a:	2b00      	cmp	r3, #0
 801d70c:	d109      	bne.n	801d722 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801d70e:	8c3b      	ldrh	r3, [r7, #32]
 801d710:	4619      	mov	r1, r3
 801d712:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d714:	f7ff fdb0 	bl	801d278 <ip_reass_enqueue_new_datagram>
 801d718:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801d71a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d71c:	2b00      	cmp	r3, #0
 801d71e:	d11c      	bne.n	801d75a <ip4_reass+0x13e>
      goto nullreturn;
 801d720:	e105      	b.n	801d92e <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801d722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d724:	88db      	ldrh	r3, [r3, #6]
 801d726:	b29b      	uxth	r3, r3
 801d728:	4618      	mov	r0, r3
 801d72a:	f7f3 fda1 	bl	8011270 <lwip_htons>
 801d72e:	4603      	mov	r3, r0
 801d730:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d734:	2b00      	cmp	r3, #0
 801d736:	d110      	bne.n	801d75a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801d738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d73a:	89db      	ldrh	r3, [r3, #14]
 801d73c:	4618      	mov	r0, r3
 801d73e:	f7f3 fd97 	bl	8011270 <lwip_htons>
 801d742:	4603      	mov	r3, r0
 801d744:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801d748:	2b00      	cmp	r3, #0
 801d74a:	d006      	beq.n	801d75a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801d74c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d74e:	3308      	adds	r3, #8
 801d750:	2214      	movs	r2, #20
 801d752:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801d754:	4618      	mov	r0, r3
 801d756:	f002 f91a 	bl	801f98e <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801d75a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d75c:	88db      	ldrh	r3, [r3, #6]
 801d75e:	b29b      	uxth	r3, r3
 801d760:	f003 0320 	and.w	r3, r3, #32
 801d764:	2b00      	cmp	r3, #0
 801d766:	bf0c      	ite	eq
 801d768:	2301      	moveq	r3, #1
 801d76a:	2300      	movne	r3, #0
 801d76c:	b2db      	uxtb	r3, r3
 801d76e:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801d770:	69fb      	ldr	r3, [r7, #28]
 801d772:	2b00      	cmp	r3, #0
 801d774:	d00e      	beq.n	801d794 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801d776:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801d778:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801d77a:	4413      	add	r3, r2
 801d77c:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801d77e:	8b7a      	ldrh	r2, [r7, #26]
 801d780:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801d782:	429a      	cmp	r2, r3
 801d784:	f0c0 80a0 	bcc.w	801d8c8 <ip4_reass+0x2ac>
 801d788:	8b7b      	ldrh	r3, [r7, #26]
 801d78a:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801d78e:	4293      	cmp	r3, r2
 801d790:	f200 809a 	bhi.w	801d8c8 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801d794:	69fa      	ldr	r2, [r7, #28]
 801d796:	6879      	ldr	r1, [r7, #4]
 801d798:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d79a:	f7ff fdd5 	bl	801d348 <ip_reass_chain_frag_into_datagram_and_validate>
 801d79e:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801d7a0:	697b      	ldr	r3, [r7, #20]
 801d7a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d7a6:	f000 809b 	beq.w	801d8e0 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801d7aa:	4b48      	ldr	r3, [pc, #288]	@ (801d8cc <ip4_reass+0x2b0>)
 801d7ac:	881a      	ldrh	r2, [r3, #0]
 801d7ae:	8c3b      	ldrh	r3, [r7, #32]
 801d7b0:	4413      	add	r3, r2
 801d7b2:	b29a      	uxth	r2, r3
 801d7b4:	4b45      	ldr	r3, [pc, #276]	@ (801d8cc <ip4_reass+0x2b0>)
 801d7b6:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801d7b8:	69fb      	ldr	r3, [r7, #28]
 801d7ba:	2b00      	cmp	r3, #0
 801d7bc:	d00d      	beq.n	801d7da <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801d7be:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801d7c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801d7c2:	4413      	add	r3, r2
 801d7c4:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801d7c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7c8:	8a7a      	ldrh	r2, [r7, #18]
 801d7ca:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801d7cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7ce:	7f9b      	ldrb	r3, [r3, #30]
 801d7d0:	f043 0301 	orr.w	r3, r3, #1
 801d7d4:	b2da      	uxtb	r2, r3
 801d7d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7d8:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801d7da:	697b      	ldr	r3, [r7, #20]
 801d7dc:	2b01      	cmp	r3, #1
 801d7de:	d171      	bne.n	801d8c4 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801d7e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7e2:	8b9b      	ldrh	r3, [r3, #28]
 801d7e4:	3314      	adds	r3, #20
 801d7e6:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801d7e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7ea:	685b      	ldr	r3, [r3, #4]
 801d7ec:	685b      	ldr	r3, [r3, #4]
 801d7ee:	681b      	ldr	r3, [r3, #0]
 801d7f0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801d7f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7f4:	685b      	ldr	r3, [r3, #4]
 801d7f6:	685b      	ldr	r3, [r3, #4]
 801d7f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801d7fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d7fc:	3308      	adds	r3, #8
 801d7fe:	2214      	movs	r2, #20
 801d800:	4619      	mov	r1, r3
 801d802:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d804:	f002 f8c3 	bl	801f98e <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801d808:	8a3b      	ldrh	r3, [r7, #16]
 801d80a:	4618      	mov	r0, r3
 801d80c:	f7f3 fd30 	bl	8011270 <lwip_htons>
 801d810:	4603      	mov	r3, r0
 801d812:	461a      	mov	r2, r3
 801d814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d816:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801d818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d81a:	2200      	movs	r2, #0
 801d81c:	719a      	strb	r2, [r3, #6]
 801d81e:	2200      	movs	r2, #0
 801d820:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801d822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d824:	2200      	movs	r2, #0
 801d826:	729a      	strb	r2, [r3, #10]
 801d828:	2200      	movs	r2, #0
 801d82a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801d82c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d82e:	685b      	ldr	r3, [r3, #4]
 801d830:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801d832:	e00d      	b.n	801d850 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801d834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d836:	685b      	ldr	r3, [r3, #4]
 801d838:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801d83a:	2114      	movs	r1, #20
 801d83c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801d83e:	f7f6 f86b 	bl	8013918 <pbuf_remove_header>
      pbuf_cat(p, r);
 801d842:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801d844:	6878      	ldr	r0, [r7, #4]
 801d846:	f7f6 f9bb 	bl	8013bc0 <pbuf_cat>
      r = iprh->next_pbuf;
 801d84a:	68fb      	ldr	r3, [r7, #12]
 801d84c:	681b      	ldr	r3, [r3, #0]
 801d84e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801d850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d852:	2b00      	cmp	r3, #0
 801d854:	d1ee      	bne.n	801d834 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801d856:	4b1e      	ldr	r3, [pc, #120]	@ (801d8d0 <ip4_reass+0x2b4>)
 801d858:	681b      	ldr	r3, [r3, #0]
 801d85a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d85c:	429a      	cmp	r2, r3
 801d85e:	d102      	bne.n	801d866 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801d860:	2300      	movs	r3, #0
 801d862:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d864:	e010      	b.n	801d888 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801d866:	4b1a      	ldr	r3, [pc, #104]	@ (801d8d0 <ip4_reass+0x2b4>)
 801d868:	681b      	ldr	r3, [r3, #0]
 801d86a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d86c:	e007      	b.n	801d87e <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801d86e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d870:	681b      	ldr	r3, [r3, #0]
 801d872:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d874:	429a      	cmp	r2, r3
 801d876:	d006      	beq.n	801d886 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801d878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d87a:	681b      	ldr	r3, [r3, #0]
 801d87c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d87e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d880:	2b00      	cmp	r3, #0
 801d882:	d1f4      	bne.n	801d86e <ip4_reass+0x252>
 801d884:	e000      	b.n	801d888 <ip4_reass+0x26c>
          break;
 801d886:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801d888:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801d88a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d88c:	f7ff fd2e 	bl	801d2ec <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801d890:	6878      	ldr	r0, [r7, #4]
 801d892:	f7f6 f955 	bl	8013b40 <pbuf_clen>
 801d896:	4603      	mov	r3, r0
 801d898:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801d89a:	4b0c      	ldr	r3, [pc, #48]	@ (801d8cc <ip4_reass+0x2b0>)
 801d89c:	881b      	ldrh	r3, [r3, #0]
 801d89e:	8c3a      	ldrh	r2, [r7, #32]
 801d8a0:	429a      	cmp	r2, r3
 801d8a2:	d906      	bls.n	801d8b2 <ip4_reass+0x296>
 801d8a4:	4b0b      	ldr	r3, [pc, #44]	@ (801d8d4 <ip4_reass+0x2b8>)
 801d8a6:	f240 229b 	movw	r2, #667	@ 0x29b
 801d8aa:	490b      	ldr	r1, [pc, #44]	@ (801d8d8 <ip4_reass+0x2bc>)
 801d8ac:	480b      	ldr	r0, [pc, #44]	@ (801d8dc <ip4_reass+0x2c0>)
 801d8ae:	f001 fc5d 	bl	801f16c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801d8b2:	4b06      	ldr	r3, [pc, #24]	@ (801d8cc <ip4_reass+0x2b0>)
 801d8b4:	881a      	ldrh	r2, [r3, #0]
 801d8b6:	8c3b      	ldrh	r3, [r7, #32]
 801d8b8:	1ad3      	subs	r3, r2, r3
 801d8ba:	b29a      	uxth	r2, r3
 801d8bc:	4b03      	ldr	r3, [pc, #12]	@ (801d8cc <ip4_reass+0x2b0>)
 801d8be:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801d8c0:	687b      	ldr	r3, [r7, #4]
 801d8c2:	e038      	b.n	801d936 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801d8c4:	2300      	movs	r3, #0
 801d8c6:	e036      	b.n	801d936 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801d8c8:	bf00      	nop
 801d8ca:	e00a      	b.n	801d8e2 <ip4_reass+0x2c6>
 801d8cc:	200689d8 	.word	0x200689d8
 801d8d0:	200689d4 	.word	0x200689d4
 801d8d4:	0802729c 	.word	0x0802729c
 801d8d8:	0802740c 	.word	0x0802740c
 801d8dc:	080272e4 	.word	0x080272e4
    goto nullreturn_ipr;
 801d8e0:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801d8e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d8e4:	2b00      	cmp	r3, #0
 801d8e6:	d106      	bne.n	801d8f6 <ip4_reass+0x2da>
 801d8e8:	4b15      	ldr	r3, [pc, #84]	@ (801d940 <ip4_reass+0x324>)
 801d8ea:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801d8ee:	4915      	ldr	r1, [pc, #84]	@ (801d944 <ip4_reass+0x328>)
 801d8f0:	4815      	ldr	r0, [pc, #84]	@ (801d948 <ip4_reass+0x32c>)
 801d8f2:	f001 fc3b 	bl	801f16c <iprintf>
  if (ipr->p == NULL) {
 801d8f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d8f8:	685b      	ldr	r3, [r3, #4]
 801d8fa:	2b00      	cmp	r3, #0
 801d8fc:	d116      	bne.n	801d92c <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801d8fe:	4b13      	ldr	r3, [pc, #76]	@ (801d94c <ip4_reass+0x330>)
 801d900:	681b      	ldr	r3, [r3, #0]
 801d902:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d904:	429a      	cmp	r2, r3
 801d906:	d006      	beq.n	801d916 <ip4_reass+0x2fa>
 801d908:	4b0d      	ldr	r3, [pc, #52]	@ (801d940 <ip4_reass+0x324>)
 801d90a:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801d90e:	4910      	ldr	r1, [pc, #64]	@ (801d950 <ip4_reass+0x334>)
 801d910:	480d      	ldr	r0, [pc, #52]	@ (801d948 <ip4_reass+0x32c>)
 801d912:	f001 fc2b 	bl	801f16c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801d916:	2100      	movs	r1, #0
 801d918:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801d91a:	f7ff fce7 	bl	801d2ec <ip_reass_dequeue_datagram>
 801d91e:	e006      	b.n	801d92e <ip4_reass+0x312>
    goto nullreturn;
 801d920:	bf00      	nop
 801d922:	e004      	b.n	801d92e <ip4_reass+0x312>
    goto nullreturn;
 801d924:	bf00      	nop
 801d926:	e002      	b.n	801d92e <ip4_reass+0x312>
      goto nullreturn;
 801d928:	bf00      	nop
 801d92a:	e000      	b.n	801d92e <ip4_reass+0x312>
  }

nullreturn:
 801d92c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801d92e:	6878      	ldr	r0, [r7, #4]
 801d930:	f7f6 f878 	bl	8013a24 <pbuf_free>
  return NULL;
 801d934:	2300      	movs	r3, #0
}
 801d936:	4618      	mov	r0, r3
 801d938:	3738      	adds	r7, #56	@ 0x38
 801d93a:	46bd      	mov	sp, r7
 801d93c:	bd80      	pop	{r7, pc}
 801d93e:	bf00      	nop
 801d940:	0802729c 	.word	0x0802729c
 801d944:	08027428 	.word	0x08027428
 801d948:	080272e4 	.word	0x080272e4
 801d94c:	200689d4 	.word	0x200689d4
 801d950:	08027434 	.word	0x08027434

0801d954 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801d954:	b580      	push	{r7, lr}
 801d956:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801d958:	2005      	movs	r0, #5
 801d95a:	f7f5 f949 	bl	8012bf0 <memp_malloc>
 801d95e:	4603      	mov	r3, r0
}
 801d960:	4618      	mov	r0, r3
 801d962:	bd80      	pop	{r7, pc}

0801d964 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801d964:	b580      	push	{r7, lr}
 801d966:	b082      	sub	sp, #8
 801d968:	af00      	add	r7, sp, #0
 801d96a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801d96c:	687b      	ldr	r3, [r7, #4]
 801d96e:	2b00      	cmp	r3, #0
 801d970:	d106      	bne.n	801d980 <ip_frag_free_pbuf_custom_ref+0x1c>
 801d972:	4b07      	ldr	r3, [pc, #28]	@ (801d990 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801d974:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801d978:	4906      	ldr	r1, [pc, #24]	@ (801d994 <ip_frag_free_pbuf_custom_ref+0x30>)
 801d97a:	4807      	ldr	r0, [pc, #28]	@ (801d998 <ip_frag_free_pbuf_custom_ref+0x34>)
 801d97c:	f001 fbf6 	bl	801f16c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801d980:	6879      	ldr	r1, [r7, #4]
 801d982:	2005      	movs	r0, #5
 801d984:	f7f5 f9aa 	bl	8012cdc <memp_free>
}
 801d988:	bf00      	nop
 801d98a:	3708      	adds	r7, #8
 801d98c:	46bd      	mov	sp, r7
 801d98e:	bd80      	pop	{r7, pc}
 801d990:	0802729c 	.word	0x0802729c
 801d994:	08027454 	.word	0x08027454
 801d998:	080272e4 	.word	0x080272e4

0801d99c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801d99c:	b580      	push	{r7, lr}
 801d99e:	b084      	sub	sp, #16
 801d9a0:	af00      	add	r7, sp, #0
 801d9a2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801d9a4:	687b      	ldr	r3, [r7, #4]
 801d9a6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801d9a8:	68fb      	ldr	r3, [r7, #12]
 801d9aa:	2b00      	cmp	r3, #0
 801d9ac:	d106      	bne.n	801d9bc <ipfrag_free_pbuf_custom+0x20>
 801d9ae:	4b11      	ldr	r3, [pc, #68]	@ (801d9f4 <ipfrag_free_pbuf_custom+0x58>)
 801d9b0:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801d9b4:	4910      	ldr	r1, [pc, #64]	@ (801d9f8 <ipfrag_free_pbuf_custom+0x5c>)
 801d9b6:	4811      	ldr	r0, [pc, #68]	@ (801d9fc <ipfrag_free_pbuf_custom+0x60>)
 801d9b8:	f001 fbd8 	bl	801f16c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801d9bc:	68fa      	ldr	r2, [r7, #12]
 801d9be:	687b      	ldr	r3, [r7, #4]
 801d9c0:	429a      	cmp	r2, r3
 801d9c2:	d006      	beq.n	801d9d2 <ipfrag_free_pbuf_custom+0x36>
 801d9c4:	4b0b      	ldr	r3, [pc, #44]	@ (801d9f4 <ipfrag_free_pbuf_custom+0x58>)
 801d9c6:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801d9ca:	490d      	ldr	r1, [pc, #52]	@ (801da00 <ipfrag_free_pbuf_custom+0x64>)
 801d9cc:	480b      	ldr	r0, [pc, #44]	@ (801d9fc <ipfrag_free_pbuf_custom+0x60>)
 801d9ce:	f001 fbcd 	bl	801f16c <iprintf>
  if (pcr->original != NULL) {
 801d9d2:	68fb      	ldr	r3, [r7, #12]
 801d9d4:	695b      	ldr	r3, [r3, #20]
 801d9d6:	2b00      	cmp	r3, #0
 801d9d8:	d004      	beq.n	801d9e4 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801d9da:	68fb      	ldr	r3, [r7, #12]
 801d9dc:	695b      	ldr	r3, [r3, #20]
 801d9de:	4618      	mov	r0, r3
 801d9e0:	f7f6 f820 	bl	8013a24 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801d9e4:	68f8      	ldr	r0, [r7, #12]
 801d9e6:	f7ff ffbd 	bl	801d964 <ip_frag_free_pbuf_custom_ref>
}
 801d9ea:	bf00      	nop
 801d9ec:	3710      	adds	r7, #16
 801d9ee:	46bd      	mov	sp, r7
 801d9f0:	bd80      	pop	{r7, pc}
 801d9f2:	bf00      	nop
 801d9f4:	0802729c 	.word	0x0802729c
 801d9f8:	08027460 	.word	0x08027460
 801d9fc:	080272e4 	.word	0x080272e4
 801da00:	0802746c 	.word	0x0802746c

0801da04 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801da04:	b580      	push	{r7, lr}
 801da06:	b094      	sub	sp, #80	@ 0x50
 801da08:	af02      	add	r7, sp, #8
 801da0a:	60f8      	str	r0, [r7, #12]
 801da0c:	60b9      	str	r1, [r7, #8]
 801da0e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801da10:	2300      	movs	r3, #0
 801da12:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801da16:	68bb      	ldr	r3, [r7, #8]
 801da18:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801da1a:	3b14      	subs	r3, #20
 801da1c:	2b00      	cmp	r3, #0
 801da1e:	da00      	bge.n	801da22 <ip4_frag+0x1e>
 801da20:	3307      	adds	r3, #7
 801da22:	10db      	asrs	r3, r3, #3
 801da24:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801da26:	2314      	movs	r3, #20
 801da28:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801da2a:	68fb      	ldr	r3, [r7, #12]
 801da2c:	685b      	ldr	r3, [r3, #4]
 801da2e:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801da30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801da32:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801da34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801da36:	781b      	ldrb	r3, [r3, #0]
 801da38:	f003 030f 	and.w	r3, r3, #15
 801da3c:	b2db      	uxtb	r3, r3
 801da3e:	009b      	lsls	r3, r3, #2
 801da40:	b2db      	uxtb	r3, r3
 801da42:	2b14      	cmp	r3, #20
 801da44:	d002      	beq.n	801da4c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801da46:	f06f 0305 	mvn.w	r3, #5
 801da4a:	e110      	b.n	801dc6e <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801da4c:	68fb      	ldr	r3, [r7, #12]
 801da4e:	895b      	ldrh	r3, [r3, #10]
 801da50:	2b13      	cmp	r3, #19
 801da52:	d809      	bhi.n	801da68 <ip4_frag+0x64>
 801da54:	4b88      	ldr	r3, [pc, #544]	@ (801dc78 <ip4_frag+0x274>)
 801da56:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801da5a:	4988      	ldr	r1, [pc, #544]	@ (801dc7c <ip4_frag+0x278>)
 801da5c:	4888      	ldr	r0, [pc, #544]	@ (801dc80 <ip4_frag+0x27c>)
 801da5e:	f001 fb85 	bl	801f16c <iprintf>
 801da62:	f06f 0305 	mvn.w	r3, #5
 801da66:	e102      	b.n	801dc6e <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801da68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801da6a:	88db      	ldrh	r3, [r3, #6]
 801da6c:	b29b      	uxth	r3, r3
 801da6e:	4618      	mov	r0, r3
 801da70:	f7f3 fbfe 	bl	8011270 <lwip_htons>
 801da74:	4603      	mov	r3, r0
 801da76:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801da78:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801da7a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801da7e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801da82:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801da84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801da88:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801da8a:	68fb      	ldr	r3, [r7, #12]
 801da8c:	891b      	ldrh	r3, [r3, #8]
 801da8e:	3b14      	subs	r3, #20
 801da90:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801da94:	e0e1      	b.n	801dc5a <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801da96:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801da98:	00db      	lsls	r3, r3, #3
 801da9a:	b29b      	uxth	r3, r3
 801da9c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801daa0:	4293      	cmp	r3, r2
 801daa2:	bf28      	it	cs
 801daa4:	4613      	movcs	r3, r2
 801daa6:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801daa8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801daac:	2114      	movs	r1, #20
 801daae:	200e      	movs	r0, #14
 801dab0:	f7f5 fcd4 	bl	801345c <pbuf_alloc>
 801dab4:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801dab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dab8:	2b00      	cmp	r3, #0
 801daba:	f000 80d5 	beq.w	801dc68 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801dabe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dac0:	895b      	ldrh	r3, [r3, #10]
 801dac2:	2b13      	cmp	r3, #19
 801dac4:	d806      	bhi.n	801dad4 <ip4_frag+0xd0>
 801dac6:	4b6c      	ldr	r3, [pc, #432]	@ (801dc78 <ip4_frag+0x274>)
 801dac8:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801dacc:	496d      	ldr	r1, [pc, #436]	@ (801dc84 <ip4_frag+0x280>)
 801dace:	486c      	ldr	r0, [pc, #432]	@ (801dc80 <ip4_frag+0x27c>)
 801dad0:	f001 fb4c 	bl	801f16c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801dad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dad6:	685b      	ldr	r3, [r3, #4]
 801dad8:	2214      	movs	r2, #20
 801dada:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801dadc:	4618      	mov	r0, r3
 801dade:	f001 ff56 	bl	801f98e <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801dae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dae4:	685b      	ldr	r3, [r3, #4]
 801dae6:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801dae8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801daea:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801daee:	e064      	b.n	801dbba <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801daf0:	68fb      	ldr	r3, [r7, #12]
 801daf2:	895a      	ldrh	r2, [r3, #10]
 801daf4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801daf6:	1ad3      	subs	r3, r2, r3
 801daf8:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801dafa:	68fb      	ldr	r3, [r7, #12]
 801dafc:	895b      	ldrh	r3, [r3, #10]
 801dafe:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801db00:	429a      	cmp	r2, r3
 801db02:	d906      	bls.n	801db12 <ip4_frag+0x10e>
 801db04:	4b5c      	ldr	r3, [pc, #368]	@ (801dc78 <ip4_frag+0x274>)
 801db06:	f240 322d 	movw	r2, #813	@ 0x32d
 801db0a:	495f      	ldr	r1, [pc, #380]	@ (801dc88 <ip4_frag+0x284>)
 801db0c:	485c      	ldr	r0, [pc, #368]	@ (801dc80 <ip4_frag+0x27c>)
 801db0e:	f001 fb2d 	bl	801f16c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801db12:	8bfa      	ldrh	r2, [r7, #30]
 801db14:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801db18:	4293      	cmp	r3, r2
 801db1a:	bf28      	it	cs
 801db1c:	4613      	movcs	r3, r2
 801db1e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801db22:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801db26:	2b00      	cmp	r3, #0
 801db28:	d105      	bne.n	801db36 <ip4_frag+0x132>
        poff = 0;
 801db2a:	2300      	movs	r3, #0
 801db2c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801db2e:	68fb      	ldr	r3, [r7, #12]
 801db30:	681b      	ldr	r3, [r3, #0]
 801db32:	60fb      	str	r3, [r7, #12]
        continue;
 801db34:	e041      	b.n	801dbba <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801db36:	f7ff ff0d 	bl	801d954 <ip_frag_alloc_pbuf_custom_ref>
 801db3a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801db3c:	69bb      	ldr	r3, [r7, #24]
 801db3e:	2b00      	cmp	r3, #0
 801db40:	d103      	bne.n	801db4a <ip4_frag+0x146>
        pbuf_free(rambuf);
 801db42:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801db44:	f7f5 ff6e 	bl	8013a24 <pbuf_free>
        goto memerr;
 801db48:	e08f      	b.n	801dc6a <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801db4a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801db4c:	68fb      	ldr	r3, [r7, #12]
 801db4e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801db50:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801db52:	4413      	add	r3, r2
 801db54:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801db58:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801db5c:	9201      	str	r2, [sp, #4]
 801db5e:	9300      	str	r3, [sp, #0]
 801db60:	4603      	mov	r3, r0
 801db62:	2241      	movs	r2, #65	@ 0x41
 801db64:	2000      	movs	r0, #0
 801db66:	f7f5 fda3 	bl	80136b0 <pbuf_alloced_custom>
 801db6a:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801db6c:	697b      	ldr	r3, [r7, #20]
 801db6e:	2b00      	cmp	r3, #0
 801db70:	d106      	bne.n	801db80 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801db72:	69b8      	ldr	r0, [r7, #24]
 801db74:	f7ff fef6 	bl	801d964 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801db78:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801db7a:	f7f5 ff53 	bl	8013a24 <pbuf_free>
        goto memerr;
 801db7e:	e074      	b.n	801dc6a <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801db80:	68f8      	ldr	r0, [r7, #12]
 801db82:	f7f5 fff5 	bl	8013b70 <pbuf_ref>
      pcr->original = p;
 801db86:	69bb      	ldr	r3, [r7, #24]
 801db88:	68fa      	ldr	r2, [r7, #12]
 801db8a:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801db8c:	69bb      	ldr	r3, [r7, #24]
 801db8e:	4a3f      	ldr	r2, [pc, #252]	@ (801dc8c <ip4_frag+0x288>)
 801db90:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801db92:	6979      	ldr	r1, [r7, #20]
 801db94:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801db96:	f7f6 f813 	bl	8013bc0 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801db9a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801db9e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801dba2:	1ad3      	subs	r3, r2, r3
 801dba4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801dba8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801dbac:	2b00      	cmp	r3, #0
 801dbae:	d004      	beq.n	801dbba <ip4_frag+0x1b6>
        poff = 0;
 801dbb0:	2300      	movs	r3, #0
 801dbb2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801dbb4:	68fb      	ldr	r3, [r7, #12]
 801dbb6:	681b      	ldr	r3, [r3, #0]
 801dbb8:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801dbba:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801dbbe:	2b00      	cmp	r3, #0
 801dbc0:	d196      	bne.n	801daf0 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801dbc2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801dbc4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801dbc8:	4413      	add	r3, r2
 801dbca:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801dbcc:	68bb      	ldr	r3, [r7, #8]
 801dbce:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801dbd0:	f1a3 0213 	sub.w	r2, r3, #19
 801dbd4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801dbd8:	429a      	cmp	r2, r3
 801dbda:	bfcc      	ite	gt
 801dbdc:	2301      	movgt	r3, #1
 801dbde:	2300      	movle	r3, #0
 801dbe0:	b2db      	uxtb	r3, r3
 801dbe2:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801dbe4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801dbe8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801dbec:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801dbee:	6a3b      	ldr	r3, [r7, #32]
 801dbf0:	2b00      	cmp	r3, #0
 801dbf2:	d002      	beq.n	801dbfa <ip4_frag+0x1f6>
 801dbf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dbf6:	2b00      	cmp	r3, #0
 801dbf8:	d003      	beq.n	801dc02 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801dbfa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801dbfc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801dc00:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801dc02:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801dc04:	4618      	mov	r0, r3
 801dc06:	f7f3 fb33 	bl	8011270 <lwip_htons>
 801dc0a:	4603      	mov	r3, r0
 801dc0c:	461a      	mov	r2, r3
 801dc0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dc10:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801dc12:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801dc14:	3314      	adds	r3, #20
 801dc16:	b29b      	uxth	r3, r3
 801dc18:	4618      	mov	r0, r3
 801dc1a:	f7f3 fb29 	bl	8011270 <lwip_htons>
 801dc1e:	4603      	mov	r3, r0
 801dc20:	461a      	mov	r2, r3
 801dc22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dc24:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801dc26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dc28:	2200      	movs	r2, #0
 801dc2a:	729a      	strb	r2, [r3, #10]
 801dc2c:	2200      	movs	r2, #0
 801dc2e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801dc30:	68bb      	ldr	r3, [r7, #8]
 801dc32:	695b      	ldr	r3, [r3, #20]
 801dc34:	687a      	ldr	r2, [r7, #4]
 801dc36:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801dc38:	68b8      	ldr	r0, [r7, #8]
 801dc3a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801dc3c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801dc3e:	f7f5 fef1 	bl	8013a24 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801dc42:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801dc46:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801dc48:	1ad3      	subs	r3, r2, r3
 801dc4a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801dc4e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801dc52:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801dc54:	4413      	add	r3, r2
 801dc56:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801dc5a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801dc5e:	2b00      	cmp	r3, #0
 801dc60:	f47f af19 	bne.w	801da96 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801dc64:	2300      	movs	r3, #0
 801dc66:	e002      	b.n	801dc6e <ip4_frag+0x26a>
      goto memerr;
 801dc68:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801dc6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801dc6e:	4618      	mov	r0, r3
 801dc70:	3748      	adds	r7, #72	@ 0x48
 801dc72:	46bd      	mov	sp, r7
 801dc74:	bd80      	pop	{r7, pc}
 801dc76:	bf00      	nop
 801dc78:	0802729c 	.word	0x0802729c
 801dc7c:	08027478 	.word	0x08027478
 801dc80:	080272e4 	.word	0x080272e4
 801dc84:	08027494 	.word	0x08027494
 801dc88:	080274b4 	.word	0x080274b4
 801dc8c:	0801d99d 	.word	0x0801d99d

0801dc90 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801dc90:	b580      	push	{r7, lr}
 801dc92:	b086      	sub	sp, #24
 801dc94:	af00      	add	r7, sp, #0
 801dc96:	6078      	str	r0, [r7, #4]
 801dc98:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801dc9a:	230e      	movs	r3, #14
 801dc9c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801dc9e:	687b      	ldr	r3, [r7, #4]
 801dca0:	895b      	ldrh	r3, [r3, #10]
 801dca2:	2b0e      	cmp	r3, #14
 801dca4:	d96e      	bls.n	801dd84 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801dca6:	687b      	ldr	r3, [r7, #4]
 801dca8:	7bdb      	ldrb	r3, [r3, #15]
 801dcaa:	2b00      	cmp	r3, #0
 801dcac:	d106      	bne.n	801dcbc <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801dcae:	683b      	ldr	r3, [r7, #0]
 801dcb0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801dcb4:	3301      	adds	r3, #1
 801dcb6:	b2da      	uxtb	r2, r3
 801dcb8:	687b      	ldr	r3, [r7, #4]
 801dcba:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801dcbc:	687b      	ldr	r3, [r7, #4]
 801dcbe:	685b      	ldr	r3, [r3, #4]
 801dcc0:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801dcc2:	693b      	ldr	r3, [r7, #16]
 801dcc4:	7b1a      	ldrb	r2, [r3, #12]
 801dcc6:	7b5b      	ldrb	r3, [r3, #13]
 801dcc8:	021b      	lsls	r3, r3, #8
 801dcca:	4313      	orrs	r3, r2
 801dccc:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801dcce:	693b      	ldr	r3, [r7, #16]
 801dcd0:	781b      	ldrb	r3, [r3, #0]
 801dcd2:	f003 0301 	and.w	r3, r3, #1
 801dcd6:	2b00      	cmp	r3, #0
 801dcd8:	d023      	beq.n	801dd22 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801dcda:	693b      	ldr	r3, [r7, #16]
 801dcdc:	781b      	ldrb	r3, [r3, #0]
 801dcde:	2b01      	cmp	r3, #1
 801dce0:	d10f      	bne.n	801dd02 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801dce2:	693b      	ldr	r3, [r7, #16]
 801dce4:	785b      	ldrb	r3, [r3, #1]
 801dce6:	2b00      	cmp	r3, #0
 801dce8:	d11b      	bne.n	801dd22 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801dcea:	693b      	ldr	r3, [r7, #16]
 801dcec:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801dcee:	2b5e      	cmp	r3, #94	@ 0x5e
 801dcf0:	d117      	bne.n	801dd22 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801dcf2:	687b      	ldr	r3, [r7, #4]
 801dcf4:	7b5b      	ldrb	r3, [r3, #13]
 801dcf6:	f043 0310 	orr.w	r3, r3, #16
 801dcfa:	b2da      	uxtb	r2, r3
 801dcfc:	687b      	ldr	r3, [r7, #4]
 801dcfe:	735a      	strb	r2, [r3, #13]
 801dd00:	e00f      	b.n	801dd22 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801dd02:	693b      	ldr	r3, [r7, #16]
 801dd04:	2206      	movs	r2, #6
 801dd06:	4928      	ldr	r1, [pc, #160]	@ (801dda8 <ethernet_input+0x118>)
 801dd08:	4618      	mov	r0, r3
 801dd0a:	f001 fc39 	bl	801f580 <memcmp>
 801dd0e:	4603      	mov	r3, r0
 801dd10:	2b00      	cmp	r3, #0
 801dd12:	d106      	bne.n	801dd22 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801dd14:	687b      	ldr	r3, [r7, #4]
 801dd16:	7b5b      	ldrb	r3, [r3, #13]
 801dd18:	f043 0308 	orr.w	r3, r3, #8
 801dd1c:	b2da      	uxtb	r2, r3
 801dd1e:	687b      	ldr	r3, [r7, #4]
 801dd20:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801dd22:	89fb      	ldrh	r3, [r7, #14]
 801dd24:	2b08      	cmp	r3, #8
 801dd26:	d003      	beq.n	801dd30 <ethernet_input+0xa0>
 801dd28:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801dd2c:	d014      	beq.n	801dd58 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801dd2e:	e032      	b.n	801dd96 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801dd30:	683b      	ldr	r3, [r7, #0]
 801dd32:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801dd36:	f003 0308 	and.w	r3, r3, #8
 801dd3a:	2b00      	cmp	r3, #0
 801dd3c:	d024      	beq.n	801dd88 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801dd3e:	8afb      	ldrh	r3, [r7, #22]
 801dd40:	4619      	mov	r1, r3
 801dd42:	6878      	ldr	r0, [r7, #4]
 801dd44:	f7f5 fde8 	bl	8013918 <pbuf_remove_header>
 801dd48:	4603      	mov	r3, r0
 801dd4a:	2b00      	cmp	r3, #0
 801dd4c:	d11e      	bne.n	801dd8c <ethernet_input+0xfc>
        ip4_input(p, netif);
 801dd4e:	6839      	ldr	r1, [r7, #0]
 801dd50:	6878      	ldr	r0, [r7, #4]
 801dd52:	f7fe fd57 	bl	801c804 <ip4_input>
      break;
 801dd56:	e013      	b.n	801dd80 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801dd58:	683b      	ldr	r3, [r7, #0]
 801dd5a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801dd5e:	f003 0308 	and.w	r3, r3, #8
 801dd62:	2b00      	cmp	r3, #0
 801dd64:	d014      	beq.n	801dd90 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801dd66:	8afb      	ldrh	r3, [r7, #22]
 801dd68:	4619      	mov	r1, r3
 801dd6a:	6878      	ldr	r0, [r7, #4]
 801dd6c:	f7f5 fdd4 	bl	8013918 <pbuf_remove_header>
 801dd70:	4603      	mov	r3, r0
 801dd72:	2b00      	cmp	r3, #0
 801dd74:	d10e      	bne.n	801dd94 <ethernet_input+0x104>
        etharp_input(p, netif);
 801dd76:	6839      	ldr	r1, [r7, #0]
 801dd78:	6878      	ldr	r0, [r7, #4]
 801dd7a:	f7fd fe45 	bl	801ba08 <etharp_input>
      break;
 801dd7e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801dd80:	2300      	movs	r3, #0
 801dd82:	e00c      	b.n	801dd9e <ethernet_input+0x10e>
    goto free_and_return;
 801dd84:	bf00      	nop
 801dd86:	e006      	b.n	801dd96 <ethernet_input+0x106>
        goto free_and_return;
 801dd88:	bf00      	nop
 801dd8a:	e004      	b.n	801dd96 <ethernet_input+0x106>
        goto free_and_return;
 801dd8c:	bf00      	nop
 801dd8e:	e002      	b.n	801dd96 <ethernet_input+0x106>
        goto free_and_return;
 801dd90:	bf00      	nop
 801dd92:	e000      	b.n	801dd96 <ethernet_input+0x106>
        goto free_and_return;
 801dd94:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801dd96:	6878      	ldr	r0, [r7, #4]
 801dd98:	f7f5 fe44 	bl	8013a24 <pbuf_free>
  return ERR_OK;
 801dd9c:	2300      	movs	r3, #0
}
 801dd9e:	4618      	mov	r0, r3
 801dda0:	3718      	adds	r7, #24
 801dda2:	46bd      	mov	sp, r7
 801dda4:	bd80      	pop	{r7, pc}
 801dda6:	bf00      	nop
 801dda8:	080276c0 	.word	0x080276c0

0801ddac <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801ddac:	b580      	push	{r7, lr}
 801ddae:	b086      	sub	sp, #24
 801ddb0:	af00      	add	r7, sp, #0
 801ddb2:	60f8      	str	r0, [r7, #12]
 801ddb4:	60b9      	str	r1, [r7, #8]
 801ddb6:	607a      	str	r2, [r7, #4]
 801ddb8:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801ddba:	8c3b      	ldrh	r3, [r7, #32]
 801ddbc:	4618      	mov	r0, r3
 801ddbe:	f7f3 fa57 	bl	8011270 <lwip_htons>
 801ddc2:	4603      	mov	r3, r0
 801ddc4:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801ddc6:	210e      	movs	r1, #14
 801ddc8:	68b8      	ldr	r0, [r7, #8]
 801ddca:	f7f5 fd95 	bl	80138f8 <pbuf_add_header>
 801ddce:	4603      	mov	r3, r0
 801ddd0:	2b00      	cmp	r3, #0
 801ddd2:	d125      	bne.n	801de20 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801ddd4:	68bb      	ldr	r3, [r7, #8]
 801ddd6:	685b      	ldr	r3, [r3, #4]
 801ddd8:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801ddda:	693b      	ldr	r3, [r7, #16]
 801dddc:	8afa      	ldrh	r2, [r7, #22]
 801ddde:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801dde0:	693b      	ldr	r3, [r7, #16]
 801dde2:	2206      	movs	r2, #6
 801dde4:	6839      	ldr	r1, [r7, #0]
 801dde6:	4618      	mov	r0, r3
 801dde8:	f001 fdd1 	bl	801f98e <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801ddec:	693b      	ldr	r3, [r7, #16]
 801ddee:	3306      	adds	r3, #6
 801ddf0:	2206      	movs	r2, #6
 801ddf2:	6879      	ldr	r1, [r7, #4]
 801ddf4:	4618      	mov	r0, r3
 801ddf6:	f001 fdca 	bl	801f98e <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801ddfa:	68fb      	ldr	r3, [r7, #12]
 801ddfc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801de00:	2b06      	cmp	r3, #6
 801de02:	d006      	beq.n	801de12 <ethernet_output+0x66>
 801de04:	4b0a      	ldr	r3, [pc, #40]	@ (801de30 <ethernet_output+0x84>)
 801de06:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801de0a:	490a      	ldr	r1, [pc, #40]	@ (801de34 <ethernet_output+0x88>)
 801de0c:	480a      	ldr	r0, [pc, #40]	@ (801de38 <ethernet_output+0x8c>)
 801de0e:	f001 f9ad 	bl	801f16c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801de12:	68fb      	ldr	r3, [r7, #12]
 801de14:	699b      	ldr	r3, [r3, #24]
 801de16:	68b9      	ldr	r1, [r7, #8]
 801de18:	68f8      	ldr	r0, [r7, #12]
 801de1a:	4798      	blx	r3
 801de1c:	4603      	mov	r3, r0
 801de1e:	e002      	b.n	801de26 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801de20:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801de22:	f06f 0301 	mvn.w	r3, #1
}
 801de26:	4618      	mov	r0, r3
 801de28:	3718      	adds	r7, #24
 801de2a:	46bd      	mov	sp, r7
 801de2c:	bd80      	pop	{r7, pc}
 801de2e:	bf00      	nop
 801de30:	080274c4 	.word	0x080274c4
 801de34:	080274fc 	.word	0x080274fc
 801de38:	08027530 	.word	0x08027530

0801de3c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801de3c:	b580      	push	{r7, lr}
 801de3e:	b086      	sub	sp, #24
 801de40:	af00      	add	r7, sp, #0
 801de42:	6078      	str	r0, [r7, #4]
 801de44:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801de46:	683b      	ldr	r3, [r7, #0]
 801de48:	60bb      	str	r3, [r7, #8]
 801de4a:	2304      	movs	r3, #4
 801de4c:	60fb      	str	r3, [r7, #12]
 801de4e:	2300      	movs	r3, #0
 801de50:	613b      	str	r3, [r7, #16]
 801de52:	2300      	movs	r3, #0
 801de54:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801de56:	f107 0308 	add.w	r3, r7, #8
 801de5a:	2100      	movs	r1, #0
 801de5c:	4618      	mov	r0, r3
 801de5e:	f7ed fe0e 	bl	800ba7e <osMessageCreate>
 801de62:	4602      	mov	r2, r0
 801de64:	687b      	ldr	r3, [r7, #4]
 801de66:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801de68:	687b      	ldr	r3, [r7, #4]
 801de6a:	681b      	ldr	r3, [r3, #0]
 801de6c:	2b00      	cmp	r3, #0
 801de6e:	d102      	bne.n	801de76 <sys_mbox_new+0x3a>
    return ERR_MEM;
 801de70:	f04f 33ff 	mov.w	r3, #4294967295
 801de74:	e000      	b.n	801de78 <sys_mbox_new+0x3c>

  return ERR_OK;
 801de76:	2300      	movs	r3, #0
}
 801de78:	4618      	mov	r0, r3
 801de7a:	3718      	adds	r7, #24
 801de7c:	46bd      	mov	sp, r7
 801de7e:	bd80      	pop	{r7, pc}

0801de80 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801de80:	b580      	push	{r7, lr}
 801de82:	b082      	sub	sp, #8
 801de84:	af00      	add	r7, sp, #0
 801de86:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 801de88:	687b      	ldr	r3, [r7, #4]
 801de8a:	681b      	ldr	r3, [r3, #0]
 801de8c:	4618      	mov	r0, r3
 801de8e:	f7ed fed3 	bl	800bc38 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 801de92:	687b      	ldr	r3, [r7, #4]
 801de94:	681b      	ldr	r3, [r3, #0]
 801de96:	4618      	mov	r0, r3
 801de98:	f7ed fee4 	bl	800bc64 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801de9c:	bf00      	nop
 801de9e:	3708      	adds	r7, #8
 801dea0:	46bd      	mov	sp, r7
 801dea2:	bd80      	pop	{r7, pc}

0801dea4 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801dea4:	b580      	push	{r7, lr}
 801dea6:	b084      	sub	sp, #16
 801dea8:	af00      	add	r7, sp, #0
 801deaa:	6078      	str	r0, [r7, #4]
 801deac:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801deae:	687b      	ldr	r3, [r7, #4]
 801deb0:	681b      	ldr	r3, [r3, #0]
 801deb2:	6839      	ldr	r1, [r7, #0]
 801deb4:	2200      	movs	r2, #0
 801deb6:	4618      	mov	r0, r3
 801deb8:	f7ed fe0a 	bl	800bad0 <osMessagePut>
 801debc:	4603      	mov	r3, r0
 801debe:	2b00      	cmp	r3, #0
 801dec0:	d102      	bne.n	801dec8 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801dec2:	2300      	movs	r3, #0
 801dec4:	73fb      	strb	r3, [r7, #15]
 801dec6:	e001      	b.n	801decc <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801dec8:	23ff      	movs	r3, #255	@ 0xff
 801deca:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801decc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801ded0:	4618      	mov	r0, r3
 801ded2:	3710      	adds	r7, #16
 801ded4:	46bd      	mov	sp, r7
 801ded6:	bd80      	pop	{r7, pc}

0801ded8 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801ded8:	b580      	push	{r7, lr}
 801deda:	b08c      	sub	sp, #48	@ 0x30
 801dedc:	af00      	add	r7, sp, #0
 801dede:	61f8      	str	r0, [r7, #28]
 801dee0:	61b9      	str	r1, [r7, #24]
 801dee2:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801dee4:	f7ed fbe9 	bl	800b6ba <osKernelSysTick>
 801dee8:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801deea:	697b      	ldr	r3, [r7, #20]
 801deec:	2b00      	cmp	r3, #0
 801deee:	d017      	beq.n	801df20 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801def0:	69fb      	ldr	r3, [r7, #28]
 801def2:	6819      	ldr	r1, [r3, #0]
 801def4:	f107 0320 	add.w	r3, r7, #32
 801def8:	697a      	ldr	r2, [r7, #20]
 801defa:	4618      	mov	r0, r3
 801defc:	f7ed fe28 	bl	800bb50 <osMessageGet>

    if(event.status == osEventMessage)
 801df00:	6a3b      	ldr	r3, [r7, #32]
 801df02:	2b10      	cmp	r3, #16
 801df04:	d109      	bne.n	801df1a <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801df06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801df08:	461a      	mov	r2, r3
 801df0a:	69bb      	ldr	r3, [r7, #24]
 801df0c:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801df0e:	f7ed fbd4 	bl	800b6ba <osKernelSysTick>
 801df12:	4602      	mov	r2, r0
 801df14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801df16:	1ad3      	subs	r3, r2, r3
 801df18:	e019      	b.n	801df4e <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801df1a:	f04f 33ff 	mov.w	r3, #4294967295
 801df1e:	e016      	b.n	801df4e <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801df20:	69fb      	ldr	r3, [r7, #28]
 801df22:	6819      	ldr	r1, [r3, #0]
 801df24:	463b      	mov	r3, r7
 801df26:	f04f 32ff 	mov.w	r2, #4294967295
 801df2a:	4618      	mov	r0, r3
 801df2c:	f7ed fe10 	bl	800bb50 <osMessageGet>
 801df30:	f107 0320 	add.w	r3, r7, #32
 801df34:	463a      	mov	r2, r7
 801df36:	ca07      	ldmia	r2, {r0, r1, r2}
 801df38:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801df3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801df3e:	461a      	mov	r2, r3
 801df40:	69bb      	ldr	r3, [r7, #24]
 801df42:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801df44:	f7ed fbb9 	bl	800b6ba <osKernelSysTick>
 801df48:	4602      	mov	r2, r0
 801df4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801df4c:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801df4e:	4618      	mov	r0, r3
 801df50:	3730      	adds	r7, #48	@ 0x30
 801df52:	46bd      	mov	sp, r7
 801df54:	bd80      	pop	{r7, pc}

0801df56 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801df56:	b580      	push	{r7, lr}
 801df58:	b086      	sub	sp, #24
 801df5a:	af00      	add	r7, sp, #0
 801df5c:	6078      	str	r0, [r7, #4]
 801df5e:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 801df60:	687b      	ldr	r3, [r7, #4]
 801df62:	6819      	ldr	r1, [r3, #0]
 801df64:	f107 030c 	add.w	r3, r7, #12
 801df68:	2200      	movs	r2, #0
 801df6a:	4618      	mov	r0, r3
 801df6c:	f7ed fdf0 	bl	800bb50 <osMessageGet>

  if(event.status == osEventMessage)
 801df70:	68fb      	ldr	r3, [r7, #12]
 801df72:	2b10      	cmp	r3, #16
 801df74:	d105      	bne.n	801df82 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 801df76:	693b      	ldr	r3, [r7, #16]
 801df78:	461a      	mov	r2, r3
 801df7a:	683b      	ldr	r3, [r7, #0]
 801df7c:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 801df7e:	2300      	movs	r3, #0
 801df80:	e001      	b.n	801df86 <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801df82:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 801df86:	4618      	mov	r0, r3
 801df88:	3718      	adds	r7, #24
 801df8a:	46bd      	mov	sp, r7
 801df8c:	bd80      	pop	{r7, pc}

0801df8e <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801df8e:	b480      	push	{r7}
 801df90:	b083      	sub	sp, #12
 801df92:	af00      	add	r7, sp, #0
 801df94:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801df96:	687b      	ldr	r3, [r7, #4]
 801df98:	681b      	ldr	r3, [r3, #0]
 801df9a:	2b00      	cmp	r3, #0
 801df9c:	d101      	bne.n	801dfa2 <sys_mbox_valid+0x14>
    return 0;
 801df9e:	2300      	movs	r3, #0
 801dfa0:	e000      	b.n	801dfa4 <sys_mbox_valid+0x16>
  else
    return 1;
 801dfa2:	2301      	movs	r3, #1
}
 801dfa4:	4618      	mov	r0, r3
 801dfa6:	370c      	adds	r7, #12
 801dfa8:	46bd      	mov	sp, r7
 801dfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dfae:	4770      	bx	lr

0801dfb0 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801dfb0:	b480      	push	{r7}
 801dfb2:	b083      	sub	sp, #12
 801dfb4:	af00      	add	r7, sp, #0
 801dfb6:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801dfb8:	687b      	ldr	r3, [r7, #4]
 801dfba:	2200      	movs	r2, #0
 801dfbc:	601a      	str	r2, [r3, #0]
}
 801dfbe:	bf00      	nop
 801dfc0:	370c      	adds	r7, #12
 801dfc2:	46bd      	mov	sp, r7
 801dfc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dfc8:	4770      	bx	lr

0801dfca <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801dfca:	b580      	push	{r7, lr}
 801dfcc:	b084      	sub	sp, #16
 801dfce:	af00      	add	r7, sp, #0
 801dfd0:	6078      	str	r0, [r7, #4]
 801dfd2:	460b      	mov	r3, r1
 801dfd4:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 801dfd6:	2300      	movs	r3, #0
 801dfd8:	60bb      	str	r3, [r7, #8]
 801dfda:	2300      	movs	r3, #0
 801dfdc:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 801dfde:	f107 0308 	add.w	r3, r7, #8
 801dfe2:	2101      	movs	r1, #1
 801dfe4:	4618      	mov	r0, r3
 801dfe6:	f7ed fc81 	bl	800b8ec <osSemaphoreCreate>
 801dfea:	4602      	mov	r2, r0
 801dfec:	687b      	ldr	r3, [r7, #4]
 801dfee:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 801dff0:	687b      	ldr	r3, [r7, #4]
 801dff2:	681b      	ldr	r3, [r3, #0]
 801dff4:	2b00      	cmp	r3, #0
 801dff6:	d102      	bne.n	801dffe <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801dff8:	f04f 33ff 	mov.w	r3, #4294967295
 801dffc:	e009      	b.n	801e012 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 801dffe:	78fb      	ldrb	r3, [r7, #3]
 801e000:	2b00      	cmp	r3, #0
 801e002:	d105      	bne.n	801e010 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 801e004:	687b      	ldr	r3, [r7, #4]
 801e006:	681b      	ldr	r3, [r3, #0]
 801e008:	2100      	movs	r1, #0
 801e00a:	4618      	mov	r0, r3
 801e00c:	f7ed fca0 	bl	800b950 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801e010:	2300      	movs	r3, #0
}
 801e012:	4618      	mov	r0, r3
 801e014:	3710      	adds	r7, #16
 801e016:	46bd      	mov	sp, r7
 801e018:	bd80      	pop	{r7, pc}

0801e01a <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801e01a:	b580      	push	{r7, lr}
 801e01c:	b084      	sub	sp, #16
 801e01e:	af00      	add	r7, sp, #0
 801e020:	6078      	str	r0, [r7, #4]
 801e022:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 801e024:	f7ed fb49 	bl	800b6ba <osKernelSysTick>
 801e028:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801e02a:	683b      	ldr	r3, [r7, #0]
 801e02c:	2b00      	cmp	r3, #0
 801e02e:	d011      	beq.n	801e054 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 801e030:	687b      	ldr	r3, [r7, #4]
 801e032:	681b      	ldr	r3, [r3, #0]
 801e034:	6839      	ldr	r1, [r7, #0]
 801e036:	4618      	mov	r0, r3
 801e038:	f7ed fc8a 	bl	800b950 <osSemaphoreWait>
 801e03c:	4603      	mov	r3, r0
 801e03e:	2b00      	cmp	r3, #0
 801e040:	d105      	bne.n	801e04e <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 801e042:	f7ed fb3a 	bl	800b6ba <osKernelSysTick>
 801e046:	4602      	mov	r2, r0
 801e048:	68fb      	ldr	r3, [r7, #12]
 801e04a:	1ad3      	subs	r3, r2, r3
 801e04c:	e012      	b.n	801e074 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801e04e:	f04f 33ff 	mov.w	r3, #4294967295
 801e052:	e00f      	b.n	801e074 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 801e054:	bf00      	nop
 801e056:	687b      	ldr	r3, [r7, #4]
 801e058:	681b      	ldr	r3, [r3, #0]
 801e05a:	f04f 31ff 	mov.w	r1, #4294967295
 801e05e:	4618      	mov	r0, r3
 801e060:	f7ed fc76 	bl	800b950 <osSemaphoreWait>
 801e064:	4603      	mov	r3, r0
 801e066:	2b00      	cmp	r3, #0
 801e068:	d1f5      	bne.n	801e056 <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 801e06a:	f7ed fb26 	bl	800b6ba <osKernelSysTick>
 801e06e:	4602      	mov	r2, r0
 801e070:	68fb      	ldr	r3, [r7, #12]
 801e072:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801e074:	4618      	mov	r0, r3
 801e076:	3710      	adds	r7, #16
 801e078:	46bd      	mov	sp, r7
 801e07a:	bd80      	pop	{r7, pc}

0801e07c <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801e07c:	b580      	push	{r7, lr}
 801e07e:	b082      	sub	sp, #8
 801e080:	af00      	add	r7, sp, #0
 801e082:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801e084:	687b      	ldr	r3, [r7, #4]
 801e086:	681b      	ldr	r3, [r3, #0]
 801e088:	4618      	mov	r0, r3
 801e08a:	f7ed fcaf 	bl	800b9ec <osSemaphoreRelease>
}
 801e08e:	bf00      	nop
 801e090:	3708      	adds	r7, #8
 801e092:	46bd      	mov	sp, r7
 801e094:	bd80      	pop	{r7, pc}

0801e096 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801e096:	b580      	push	{r7, lr}
 801e098:	b082      	sub	sp, #8
 801e09a:	af00      	add	r7, sp, #0
 801e09c:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801e09e:	687b      	ldr	r3, [r7, #4]
 801e0a0:	681b      	ldr	r3, [r3, #0]
 801e0a2:	4618      	mov	r0, r3
 801e0a4:	f7ed fcd8 	bl	800ba58 <osSemaphoreDelete>
}
 801e0a8:	bf00      	nop
 801e0aa:	3708      	adds	r7, #8
 801e0ac:	46bd      	mov	sp, r7
 801e0ae:	bd80      	pop	{r7, pc}

0801e0b0 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801e0b0:	b480      	push	{r7}
 801e0b2:	b083      	sub	sp, #12
 801e0b4:	af00      	add	r7, sp, #0
 801e0b6:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801e0b8:	687b      	ldr	r3, [r7, #4]
 801e0ba:	681b      	ldr	r3, [r3, #0]
 801e0bc:	2b00      	cmp	r3, #0
 801e0be:	d101      	bne.n	801e0c4 <sys_sem_valid+0x14>
    return 0;
 801e0c0:	2300      	movs	r3, #0
 801e0c2:	e000      	b.n	801e0c6 <sys_sem_valid+0x16>
  else
    return 1;
 801e0c4:	2301      	movs	r3, #1
}
 801e0c6:	4618      	mov	r0, r3
 801e0c8:	370c      	adds	r7, #12
 801e0ca:	46bd      	mov	sp, r7
 801e0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e0d0:	4770      	bx	lr

0801e0d2 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801e0d2:	b480      	push	{r7}
 801e0d4:	b083      	sub	sp, #12
 801e0d6:	af00      	add	r7, sp, #0
 801e0d8:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801e0da:	687b      	ldr	r3, [r7, #4]
 801e0dc:	2200      	movs	r2, #0
 801e0de:	601a      	str	r2, [r3, #0]
}
 801e0e0:	bf00      	nop
 801e0e2:	370c      	adds	r7, #12
 801e0e4:	46bd      	mov	sp, r7
 801e0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e0ea:	4770      	bx	lr

0801e0ec <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801e0ec:	b580      	push	{r7, lr}
 801e0ee:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801e0f0:	4803      	ldr	r0, [pc, #12]	@ (801e100 <sys_init+0x14>)
 801e0f2:	f7ed fb5e 	bl	800b7b2 <osMutexCreate>
 801e0f6:	4603      	mov	r3, r0
 801e0f8:	4a02      	ldr	r2, [pc, #8]	@ (801e104 <sys_init+0x18>)
 801e0fa:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801e0fc:	bf00      	nop
 801e0fe:	bd80      	pop	{r7, pc}
 801e100:	080276d0 	.word	0x080276d0
 801e104:	200689dc 	.word	0x200689dc

0801e108 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801e108:	b580      	push	{r7, lr}
 801e10a:	b084      	sub	sp, #16
 801e10c:	af00      	add	r7, sp, #0
 801e10e:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801e110:	2300      	movs	r3, #0
 801e112:	60bb      	str	r3, [r7, #8]
 801e114:	2300      	movs	r3, #0
 801e116:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801e118:	f107 0308 	add.w	r3, r7, #8
 801e11c:	4618      	mov	r0, r3
 801e11e:	f7ed fb48 	bl	800b7b2 <osMutexCreate>
 801e122:	4602      	mov	r2, r0
 801e124:	687b      	ldr	r3, [r7, #4]
 801e126:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801e128:	687b      	ldr	r3, [r7, #4]
 801e12a:	681b      	ldr	r3, [r3, #0]
 801e12c:	2b00      	cmp	r3, #0
 801e12e:	d102      	bne.n	801e136 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801e130:	f04f 33ff 	mov.w	r3, #4294967295
 801e134:	e000      	b.n	801e138 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801e136:	2300      	movs	r3, #0
}
 801e138:	4618      	mov	r0, r3
 801e13a:	3710      	adds	r7, #16
 801e13c:	46bd      	mov	sp, r7
 801e13e:	bd80      	pop	{r7, pc}

0801e140 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801e140:	b580      	push	{r7, lr}
 801e142:	b082      	sub	sp, #8
 801e144:	af00      	add	r7, sp, #0
 801e146:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801e148:	687b      	ldr	r3, [r7, #4]
 801e14a:	681b      	ldr	r3, [r3, #0]
 801e14c:	f04f 31ff 	mov.w	r1, #4294967295
 801e150:	4618      	mov	r0, r3
 801e152:	f7ed fb47 	bl	800b7e4 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801e156:	bf00      	nop
 801e158:	3708      	adds	r7, #8
 801e15a:	46bd      	mov	sp, r7
 801e15c:	bd80      	pop	{r7, pc}

0801e15e <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801e15e:	b580      	push	{r7, lr}
 801e160:	b082      	sub	sp, #8
 801e162:	af00      	add	r7, sp, #0
 801e164:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801e166:	687b      	ldr	r3, [r7, #4]
 801e168:	681b      	ldr	r3, [r3, #0]
 801e16a:	4618      	mov	r0, r3
 801e16c:	f7ed fb88 	bl	800b880 <osMutexRelease>
}
 801e170:	bf00      	nop
 801e172:	3708      	adds	r7, #8
 801e174:	46bd      	mov	sp, r7
 801e176:	bd80      	pop	{r7, pc}

0801e178 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801e178:	b580      	push	{r7, lr}
 801e17a:	b08c      	sub	sp, #48	@ 0x30
 801e17c:	af00      	add	r7, sp, #0
 801e17e:	60f8      	str	r0, [r7, #12]
 801e180:	60b9      	str	r1, [r7, #8]
 801e182:	607a      	str	r2, [r7, #4]
 801e184:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801e186:	f107 0314 	add.w	r3, r7, #20
 801e18a:	2200      	movs	r2, #0
 801e18c:	601a      	str	r2, [r3, #0]
 801e18e:	605a      	str	r2, [r3, #4]
 801e190:	609a      	str	r2, [r3, #8]
 801e192:	60da      	str	r2, [r3, #12]
 801e194:	611a      	str	r2, [r3, #16]
 801e196:	615a      	str	r2, [r3, #20]
 801e198:	619a      	str	r2, [r3, #24]
 801e19a:	68fb      	ldr	r3, [r7, #12]
 801e19c:	617b      	str	r3, [r7, #20]
 801e19e:	68bb      	ldr	r3, [r7, #8]
 801e1a0:	61bb      	str	r3, [r7, #24]
 801e1a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801e1a4:	b21b      	sxth	r3, r3
 801e1a6:	83bb      	strh	r3, [r7, #28]
 801e1a8:	683b      	ldr	r3, [r7, #0]
 801e1aa:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 801e1ac:	f107 0314 	add.w	r3, r7, #20
 801e1b0:	6879      	ldr	r1, [r7, #4]
 801e1b2:	4618      	mov	r0, r3
 801e1b4:	f7ed fa91 	bl	800b6da <osThreadCreate>
 801e1b8:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801e1ba:	4618      	mov	r0, r3
 801e1bc:	3730      	adds	r7, #48	@ 0x30
 801e1be:	46bd      	mov	sp, r7
 801e1c0:	bd80      	pop	{r7, pc}
	...

0801e1c4 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801e1c4:	b580      	push	{r7, lr}
 801e1c6:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801e1c8:	4b04      	ldr	r3, [pc, #16]	@ (801e1dc <sys_arch_protect+0x18>)
 801e1ca:	681b      	ldr	r3, [r3, #0]
 801e1cc:	f04f 31ff 	mov.w	r1, #4294967295
 801e1d0:	4618      	mov	r0, r3
 801e1d2:	f7ed fb07 	bl	800b7e4 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801e1d6:	2301      	movs	r3, #1
}
 801e1d8:	4618      	mov	r0, r3
 801e1da:	bd80      	pop	{r7, pc}
 801e1dc:	200689dc 	.word	0x200689dc

0801e1e0 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801e1e0:	b580      	push	{r7, lr}
 801e1e2:	b082      	sub	sp, #8
 801e1e4:	af00      	add	r7, sp, #0
 801e1e6:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801e1e8:	4b04      	ldr	r3, [pc, #16]	@ (801e1fc <sys_arch_unprotect+0x1c>)
 801e1ea:	681b      	ldr	r3, [r3, #0]
 801e1ec:	4618      	mov	r0, r3
 801e1ee:	f7ed fb47 	bl	800b880 <osMutexRelease>
}
 801e1f2:	bf00      	nop
 801e1f4:	3708      	adds	r7, #8
 801e1f6:	46bd      	mov	sp, r7
 801e1f8:	bd80      	pop	{r7, pc}
 801e1fa:	bf00      	nop
 801e1fc:	200689dc 	.word	0x200689dc

0801e200 <rand>:
 801e200:	4b16      	ldr	r3, [pc, #88]	@ (801e25c <rand+0x5c>)
 801e202:	b510      	push	{r4, lr}
 801e204:	681c      	ldr	r4, [r3, #0]
 801e206:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801e208:	b9b3      	cbnz	r3, 801e238 <rand+0x38>
 801e20a:	2018      	movs	r0, #24
 801e20c:	f002 fa24 	bl	8020658 <malloc>
 801e210:	4602      	mov	r2, r0
 801e212:	6320      	str	r0, [r4, #48]	@ 0x30
 801e214:	b920      	cbnz	r0, 801e220 <rand+0x20>
 801e216:	4b12      	ldr	r3, [pc, #72]	@ (801e260 <rand+0x60>)
 801e218:	4812      	ldr	r0, [pc, #72]	@ (801e264 <rand+0x64>)
 801e21a:	2152      	movs	r1, #82	@ 0x52
 801e21c:	f001 fbcc 	bl	801f9b8 <__assert_func>
 801e220:	4911      	ldr	r1, [pc, #68]	@ (801e268 <rand+0x68>)
 801e222:	4b12      	ldr	r3, [pc, #72]	@ (801e26c <rand+0x6c>)
 801e224:	e9c0 1300 	strd	r1, r3, [r0]
 801e228:	4b11      	ldr	r3, [pc, #68]	@ (801e270 <rand+0x70>)
 801e22a:	6083      	str	r3, [r0, #8]
 801e22c:	230b      	movs	r3, #11
 801e22e:	8183      	strh	r3, [r0, #12]
 801e230:	2100      	movs	r1, #0
 801e232:	2001      	movs	r0, #1
 801e234:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801e238:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e23a:	480e      	ldr	r0, [pc, #56]	@ (801e274 <rand+0x74>)
 801e23c:	690b      	ldr	r3, [r1, #16]
 801e23e:	694c      	ldr	r4, [r1, #20]
 801e240:	4a0d      	ldr	r2, [pc, #52]	@ (801e278 <rand+0x78>)
 801e242:	4358      	muls	r0, r3
 801e244:	fb02 0004 	mla	r0, r2, r4, r0
 801e248:	fba3 3202 	umull	r3, r2, r3, r2
 801e24c:	3301      	adds	r3, #1
 801e24e:	eb40 0002 	adc.w	r0, r0, r2
 801e252:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801e256:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801e25a:	bd10      	pop	{r4, pc}
 801e25c:	2000004c 	.word	0x2000004c
 801e260:	080276d8 	.word	0x080276d8
 801e264:	080276ef 	.word	0x080276ef
 801e268:	abcd330e 	.word	0xabcd330e
 801e26c:	e66d1234 	.word	0xe66d1234
 801e270:	0005deec 	.word	0x0005deec
 801e274:	5851f42d 	.word	0x5851f42d
 801e278:	4c957f2d 	.word	0x4c957f2d

0801e27c <_strtol_l.isra.0>:
 801e27c:	2b24      	cmp	r3, #36	@ 0x24
 801e27e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e282:	4686      	mov	lr, r0
 801e284:	4690      	mov	r8, r2
 801e286:	d801      	bhi.n	801e28c <_strtol_l.isra.0+0x10>
 801e288:	2b01      	cmp	r3, #1
 801e28a:	d106      	bne.n	801e29a <_strtol_l.isra.0+0x1e>
 801e28c:	f001 fb52 	bl	801f934 <__errno>
 801e290:	2316      	movs	r3, #22
 801e292:	6003      	str	r3, [r0, #0]
 801e294:	2000      	movs	r0, #0
 801e296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e29a:	4834      	ldr	r0, [pc, #208]	@ (801e36c <_strtol_l.isra.0+0xf0>)
 801e29c:	460d      	mov	r5, r1
 801e29e:	462a      	mov	r2, r5
 801e2a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e2a4:	5d06      	ldrb	r6, [r0, r4]
 801e2a6:	f016 0608 	ands.w	r6, r6, #8
 801e2aa:	d1f8      	bne.n	801e29e <_strtol_l.isra.0+0x22>
 801e2ac:	2c2d      	cmp	r4, #45	@ 0x2d
 801e2ae:	d110      	bne.n	801e2d2 <_strtol_l.isra.0+0x56>
 801e2b0:	782c      	ldrb	r4, [r5, #0]
 801e2b2:	2601      	movs	r6, #1
 801e2b4:	1c95      	adds	r5, r2, #2
 801e2b6:	f033 0210 	bics.w	r2, r3, #16
 801e2ba:	d115      	bne.n	801e2e8 <_strtol_l.isra.0+0x6c>
 801e2bc:	2c30      	cmp	r4, #48	@ 0x30
 801e2be:	d10d      	bne.n	801e2dc <_strtol_l.isra.0+0x60>
 801e2c0:	782a      	ldrb	r2, [r5, #0]
 801e2c2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801e2c6:	2a58      	cmp	r2, #88	@ 0x58
 801e2c8:	d108      	bne.n	801e2dc <_strtol_l.isra.0+0x60>
 801e2ca:	786c      	ldrb	r4, [r5, #1]
 801e2cc:	3502      	adds	r5, #2
 801e2ce:	2310      	movs	r3, #16
 801e2d0:	e00a      	b.n	801e2e8 <_strtol_l.isra.0+0x6c>
 801e2d2:	2c2b      	cmp	r4, #43	@ 0x2b
 801e2d4:	bf04      	itt	eq
 801e2d6:	782c      	ldrbeq	r4, [r5, #0]
 801e2d8:	1c95      	addeq	r5, r2, #2
 801e2da:	e7ec      	b.n	801e2b6 <_strtol_l.isra.0+0x3a>
 801e2dc:	2b00      	cmp	r3, #0
 801e2de:	d1f6      	bne.n	801e2ce <_strtol_l.isra.0+0x52>
 801e2e0:	2c30      	cmp	r4, #48	@ 0x30
 801e2e2:	bf14      	ite	ne
 801e2e4:	230a      	movne	r3, #10
 801e2e6:	2308      	moveq	r3, #8
 801e2e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801e2ec:	f10c 3cff 	add.w	ip, ip, #4294967295
 801e2f0:	2200      	movs	r2, #0
 801e2f2:	fbbc f9f3 	udiv	r9, ip, r3
 801e2f6:	4610      	mov	r0, r2
 801e2f8:	fb03 ca19 	mls	sl, r3, r9, ip
 801e2fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801e300:	2f09      	cmp	r7, #9
 801e302:	d80f      	bhi.n	801e324 <_strtol_l.isra.0+0xa8>
 801e304:	463c      	mov	r4, r7
 801e306:	42a3      	cmp	r3, r4
 801e308:	dd1b      	ble.n	801e342 <_strtol_l.isra.0+0xc6>
 801e30a:	1c57      	adds	r7, r2, #1
 801e30c:	d007      	beq.n	801e31e <_strtol_l.isra.0+0xa2>
 801e30e:	4581      	cmp	r9, r0
 801e310:	d314      	bcc.n	801e33c <_strtol_l.isra.0+0xc0>
 801e312:	d101      	bne.n	801e318 <_strtol_l.isra.0+0x9c>
 801e314:	45a2      	cmp	sl, r4
 801e316:	db11      	blt.n	801e33c <_strtol_l.isra.0+0xc0>
 801e318:	fb00 4003 	mla	r0, r0, r3, r4
 801e31c:	2201      	movs	r2, #1
 801e31e:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e322:	e7eb      	b.n	801e2fc <_strtol_l.isra.0+0x80>
 801e324:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801e328:	2f19      	cmp	r7, #25
 801e32a:	d801      	bhi.n	801e330 <_strtol_l.isra.0+0xb4>
 801e32c:	3c37      	subs	r4, #55	@ 0x37
 801e32e:	e7ea      	b.n	801e306 <_strtol_l.isra.0+0x8a>
 801e330:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801e334:	2f19      	cmp	r7, #25
 801e336:	d804      	bhi.n	801e342 <_strtol_l.isra.0+0xc6>
 801e338:	3c57      	subs	r4, #87	@ 0x57
 801e33a:	e7e4      	b.n	801e306 <_strtol_l.isra.0+0x8a>
 801e33c:	f04f 32ff 	mov.w	r2, #4294967295
 801e340:	e7ed      	b.n	801e31e <_strtol_l.isra.0+0xa2>
 801e342:	1c53      	adds	r3, r2, #1
 801e344:	d108      	bne.n	801e358 <_strtol_l.isra.0+0xdc>
 801e346:	2322      	movs	r3, #34	@ 0x22
 801e348:	f8ce 3000 	str.w	r3, [lr]
 801e34c:	4660      	mov	r0, ip
 801e34e:	f1b8 0f00 	cmp.w	r8, #0
 801e352:	d0a0      	beq.n	801e296 <_strtol_l.isra.0+0x1a>
 801e354:	1e69      	subs	r1, r5, #1
 801e356:	e006      	b.n	801e366 <_strtol_l.isra.0+0xea>
 801e358:	b106      	cbz	r6, 801e35c <_strtol_l.isra.0+0xe0>
 801e35a:	4240      	negs	r0, r0
 801e35c:	f1b8 0f00 	cmp.w	r8, #0
 801e360:	d099      	beq.n	801e296 <_strtol_l.isra.0+0x1a>
 801e362:	2a00      	cmp	r2, #0
 801e364:	d1f6      	bne.n	801e354 <_strtol_l.isra.0+0xd8>
 801e366:	f8c8 1000 	str.w	r1, [r8]
 801e36a:	e794      	b.n	801e296 <_strtol_l.isra.0+0x1a>
 801e36c:	08027978 	.word	0x08027978

0801e370 <_strtol_r>:
 801e370:	f7ff bf84 	b.w	801e27c <_strtol_l.isra.0>

0801e374 <__cvt>:
 801e374:	b5f0      	push	{r4, r5, r6, r7, lr}
 801e376:	ed2d 8b02 	vpush	{d8}
 801e37a:	eeb0 8b40 	vmov.f64	d8, d0
 801e37e:	b085      	sub	sp, #20
 801e380:	4617      	mov	r7, r2
 801e382:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801e384:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801e386:	ee18 2a90 	vmov	r2, s17
 801e38a:	f025 0520 	bic.w	r5, r5, #32
 801e38e:	2a00      	cmp	r2, #0
 801e390:	bfb6      	itet	lt
 801e392:	222d      	movlt	r2, #45	@ 0x2d
 801e394:	2200      	movge	r2, #0
 801e396:	eeb1 8b40 	vneglt.f64	d8, d0
 801e39a:	2d46      	cmp	r5, #70	@ 0x46
 801e39c:	460c      	mov	r4, r1
 801e39e:	701a      	strb	r2, [r3, #0]
 801e3a0:	d004      	beq.n	801e3ac <__cvt+0x38>
 801e3a2:	2d45      	cmp	r5, #69	@ 0x45
 801e3a4:	d100      	bne.n	801e3a8 <__cvt+0x34>
 801e3a6:	3401      	adds	r4, #1
 801e3a8:	2102      	movs	r1, #2
 801e3aa:	e000      	b.n	801e3ae <__cvt+0x3a>
 801e3ac:	2103      	movs	r1, #3
 801e3ae:	ab03      	add	r3, sp, #12
 801e3b0:	9301      	str	r3, [sp, #4]
 801e3b2:	ab02      	add	r3, sp, #8
 801e3b4:	9300      	str	r3, [sp, #0]
 801e3b6:	4622      	mov	r2, r4
 801e3b8:	4633      	mov	r3, r6
 801e3ba:	eeb0 0b48 	vmov.f64	d0, d8
 801e3be:	f001 fba3 	bl	801fb08 <_dtoa_r>
 801e3c2:	2d47      	cmp	r5, #71	@ 0x47
 801e3c4:	d114      	bne.n	801e3f0 <__cvt+0x7c>
 801e3c6:	07fb      	lsls	r3, r7, #31
 801e3c8:	d50a      	bpl.n	801e3e0 <__cvt+0x6c>
 801e3ca:	1902      	adds	r2, r0, r4
 801e3cc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801e3d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e3d4:	bf08      	it	eq
 801e3d6:	9203      	streq	r2, [sp, #12]
 801e3d8:	2130      	movs	r1, #48	@ 0x30
 801e3da:	9b03      	ldr	r3, [sp, #12]
 801e3dc:	4293      	cmp	r3, r2
 801e3de:	d319      	bcc.n	801e414 <__cvt+0xa0>
 801e3e0:	9b03      	ldr	r3, [sp, #12]
 801e3e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801e3e4:	1a1b      	subs	r3, r3, r0
 801e3e6:	6013      	str	r3, [r2, #0]
 801e3e8:	b005      	add	sp, #20
 801e3ea:	ecbd 8b02 	vpop	{d8}
 801e3ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e3f0:	2d46      	cmp	r5, #70	@ 0x46
 801e3f2:	eb00 0204 	add.w	r2, r0, r4
 801e3f6:	d1e9      	bne.n	801e3cc <__cvt+0x58>
 801e3f8:	7803      	ldrb	r3, [r0, #0]
 801e3fa:	2b30      	cmp	r3, #48	@ 0x30
 801e3fc:	d107      	bne.n	801e40e <__cvt+0x9a>
 801e3fe:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801e402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e406:	bf1c      	itt	ne
 801e408:	f1c4 0401 	rsbne	r4, r4, #1
 801e40c:	6034      	strne	r4, [r6, #0]
 801e40e:	6833      	ldr	r3, [r6, #0]
 801e410:	441a      	add	r2, r3
 801e412:	e7db      	b.n	801e3cc <__cvt+0x58>
 801e414:	1c5c      	adds	r4, r3, #1
 801e416:	9403      	str	r4, [sp, #12]
 801e418:	7019      	strb	r1, [r3, #0]
 801e41a:	e7de      	b.n	801e3da <__cvt+0x66>

0801e41c <__exponent>:
 801e41c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801e41e:	2900      	cmp	r1, #0
 801e420:	bfba      	itte	lt
 801e422:	4249      	neglt	r1, r1
 801e424:	232d      	movlt	r3, #45	@ 0x2d
 801e426:	232b      	movge	r3, #43	@ 0x2b
 801e428:	2909      	cmp	r1, #9
 801e42a:	7002      	strb	r2, [r0, #0]
 801e42c:	7043      	strb	r3, [r0, #1]
 801e42e:	dd29      	ble.n	801e484 <__exponent+0x68>
 801e430:	f10d 0307 	add.w	r3, sp, #7
 801e434:	461d      	mov	r5, r3
 801e436:	270a      	movs	r7, #10
 801e438:	461a      	mov	r2, r3
 801e43a:	fbb1 f6f7 	udiv	r6, r1, r7
 801e43e:	fb07 1416 	mls	r4, r7, r6, r1
 801e442:	3430      	adds	r4, #48	@ 0x30
 801e444:	f802 4c01 	strb.w	r4, [r2, #-1]
 801e448:	460c      	mov	r4, r1
 801e44a:	2c63      	cmp	r4, #99	@ 0x63
 801e44c:	f103 33ff 	add.w	r3, r3, #4294967295
 801e450:	4631      	mov	r1, r6
 801e452:	dcf1      	bgt.n	801e438 <__exponent+0x1c>
 801e454:	3130      	adds	r1, #48	@ 0x30
 801e456:	1e94      	subs	r4, r2, #2
 801e458:	f803 1c01 	strb.w	r1, [r3, #-1]
 801e45c:	1c41      	adds	r1, r0, #1
 801e45e:	4623      	mov	r3, r4
 801e460:	42ab      	cmp	r3, r5
 801e462:	d30a      	bcc.n	801e47a <__exponent+0x5e>
 801e464:	f10d 0309 	add.w	r3, sp, #9
 801e468:	1a9b      	subs	r3, r3, r2
 801e46a:	42ac      	cmp	r4, r5
 801e46c:	bf88      	it	hi
 801e46e:	2300      	movhi	r3, #0
 801e470:	3302      	adds	r3, #2
 801e472:	4403      	add	r3, r0
 801e474:	1a18      	subs	r0, r3, r0
 801e476:	b003      	add	sp, #12
 801e478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e47a:	f813 6b01 	ldrb.w	r6, [r3], #1
 801e47e:	f801 6f01 	strb.w	r6, [r1, #1]!
 801e482:	e7ed      	b.n	801e460 <__exponent+0x44>
 801e484:	2330      	movs	r3, #48	@ 0x30
 801e486:	3130      	adds	r1, #48	@ 0x30
 801e488:	7083      	strb	r3, [r0, #2]
 801e48a:	70c1      	strb	r1, [r0, #3]
 801e48c:	1d03      	adds	r3, r0, #4
 801e48e:	e7f1      	b.n	801e474 <__exponent+0x58>

0801e490 <_printf_float>:
 801e490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e494:	b08d      	sub	sp, #52	@ 0x34
 801e496:	460c      	mov	r4, r1
 801e498:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801e49c:	4616      	mov	r6, r2
 801e49e:	461f      	mov	r7, r3
 801e4a0:	4605      	mov	r5, r0
 801e4a2:	f001 f99f 	bl	801f7e4 <_localeconv_r>
 801e4a6:	f8d0 b000 	ldr.w	fp, [r0]
 801e4aa:	4658      	mov	r0, fp
 801e4ac:	f7e1 ff28 	bl	8000300 <strlen>
 801e4b0:	2300      	movs	r3, #0
 801e4b2:	930a      	str	r3, [sp, #40]	@ 0x28
 801e4b4:	f8d8 3000 	ldr.w	r3, [r8]
 801e4b8:	f894 9018 	ldrb.w	r9, [r4, #24]
 801e4bc:	6822      	ldr	r2, [r4, #0]
 801e4be:	9005      	str	r0, [sp, #20]
 801e4c0:	3307      	adds	r3, #7
 801e4c2:	f023 0307 	bic.w	r3, r3, #7
 801e4c6:	f103 0108 	add.w	r1, r3, #8
 801e4ca:	f8c8 1000 	str.w	r1, [r8]
 801e4ce:	ed93 0b00 	vldr	d0, [r3]
 801e4d2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 801e730 <_printf_float+0x2a0>
 801e4d6:	eeb0 7bc0 	vabs.f64	d7, d0
 801e4da:	eeb4 7b46 	vcmp.f64	d7, d6
 801e4de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e4e2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801e4e6:	dd24      	ble.n	801e532 <_printf_float+0xa2>
 801e4e8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801e4ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e4f0:	d502      	bpl.n	801e4f8 <_printf_float+0x68>
 801e4f2:	232d      	movs	r3, #45	@ 0x2d
 801e4f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e4f8:	498f      	ldr	r1, [pc, #572]	@ (801e738 <_printf_float+0x2a8>)
 801e4fa:	4b90      	ldr	r3, [pc, #576]	@ (801e73c <_printf_float+0x2ac>)
 801e4fc:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 801e500:	bf8c      	ite	hi
 801e502:	4688      	movhi	r8, r1
 801e504:	4698      	movls	r8, r3
 801e506:	f022 0204 	bic.w	r2, r2, #4
 801e50a:	2303      	movs	r3, #3
 801e50c:	6123      	str	r3, [r4, #16]
 801e50e:	6022      	str	r2, [r4, #0]
 801e510:	f04f 0a00 	mov.w	sl, #0
 801e514:	9700      	str	r7, [sp, #0]
 801e516:	4633      	mov	r3, r6
 801e518:	aa0b      	add	r2, sp, #44	@ 0x2c
 801e51a:	4621      	mov	r1, r4
 801e51c:	4628      	mov	r0, r5
 801e51e:	f000 f9d1 	bl	801e8c4 <_printf_common>
 801e522:	3001      	adds	r0, #1
 801e524:	f040 8089 	bne.w	801e63a <_printf_float+0x1aa>
 801e528:	f04f 30ff 	mov.w	r0, #4294967295
 801e52c:	b00d      	add	sp, #52	@ 0x34
 801e52e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e532:	eeb4 0b40 	vcmp.f64	d0, d0
 801e536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e53a:	d709      	bvc.n	801e550 <_printf_float+0xc0>
 801e53c:	ee10 3a90 	vmov	r3, s1
 801e540:	2b00      	cmp	r3, #0
 801e542:	bfbc      	itt	lt
 801e544:	232d      	movlt	r3, #45	@ 0x2d
 801e546:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801e54a:	497d      	ldr	r1, [pc, #500]	@ (801e740 <_printf_float+0x2b0>)
 801e54c:	4b7d      	ldr	r3, [pc, #500]	@ (801e744 <_printf_float+0x2b4>)
 801e54e:	e7d5      	b.n	801e4fc <_printf_float+0x6c>
 801e550:	6863      	ldr	r3, [r4, #4]
 801e552:	1c59      	adds	r1, r3, #1
 801e554:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 801e558:	d139      	bne.n	801e5ce <_printf_float+0x13e>
 801e55a:	2306      	movs	r3, #6
 801e55c:	6063      	str	r3, [r4, #4]
 801e55e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801e562:	2300      	movs	r3, #0
 801e564:	6022      	str	r2, [r4, #0]
 801e566:	9303      	str	r3, [sp, #12]
 801e568:	ab0a      	add	r3, sp, #40	@ 0x28
 801e56a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801e56e:	ab09      	add	r3, sp, #36	@ 0x24
 801e570:	9300      	str	r3, [sp, #0]
 801e572:	6861      	ldr	r1, [r4, #4]
 801e574:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801e578:	4628      	mov	r0, r5
 801e57a:	f7ff fefb 	bl	801e374 <__cvt>
 801e57e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801e582:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801e584:	4680      	mov	r8, r0
 801e586:	d129      	bne.n	801e5dc <_printf_float+0x14c>
 801e588:	1cc8      	adds	r0, r1, #3
 801e58a:	db02      	blt.n	801e592 <_printf_float+0x102>
 801e58c:	6863      	ldr	r3, [r4, #4]
 801e58e:	4299      	cmp	r1, r3
 801e590:	dd41      	ble.n	801e616 <_printf_float+0x186>
 801e592:	f1a9 0902 	sub.w	r9, r9, #2
 801e596:	fa5f f989 	uxtb.w	r9, r9
 801e59a:	3901      	subs	r1, #1
 801e59c:	464a      	mov	r2, r9
 801e59e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801e5a2:	9109      	str	r1, [sp, #36]	@ 0x24
 801e5a4:	f7ff ff3a 	bl	801e41c <__exponent>
 801e5a8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801e5aa:	1813      	adds	r3, r2, r0
 801e5ac:	2a01      	cmp	r2, #1
 801e5ae:	4682      	mov	sl, r0
 801e5b0:	6123      	str	r3, [r4, #16]
 801e5b2:	dc02      	bgt.n	801e5ba <_printf_float+0x12a>
 801e5b4:	6822      	ldr	r2, [r4, #0]
 801e5b6:	07d2      	lsls	r2, r2, #31
 801e5b8:	d501      	bpl.n	801e5be <_printf_float+0x12e>
 801e5ba:	3301      	adds	r3, #1
 801e5bc:	6123      	str	r3, [r4, #16]
 801e5be:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801e5c2:	2b00      	cmp	r3, #0
 801e5c4:	d0a6      	beq.n	801e514 <_printf_float+0x84>
 801e5c6:	232d      	movs	r3, #45	@ 0x2d
 801e5c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e5cc:	e7a2      	b.n	801e514 <_printf_float+0x84>
 801e5ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801e5d2:	d1c4      	bne.n	801e55e <_printf_float+0xce>
 801e5d4:	2b00      	cmp	r3, #0
 801e5d6:	d1c2      	bne.n	801e55e <_printf_float+0xce>
 801e5d8:	2301      	movs	r3, #1
 801e5da:	e7bf      	b.n	801e55c <_printf_float+0xcc>
 801e5dc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801e5e0:	d9db      	bls.n	801e59a <_printf_float+0x10a>
 801e5e2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801e5e6:	d118      	bne.n	801e61a <_printf_float+0x18a>
 801e5e8:	2900      	cmp	r1, #0
 801e5ea:	6863      	ldr	r3, [r4, #4]
 801e5ec:	dd0b      	ble.n	801e606 <_printf_float+0x176>
 801e5ee:	6121      	str	r1, [r4, #16]
 801e5f0:	b913      	cbnz	r3, 801e5f8 <_printf_float+0x168>
 801e5f2:	6822      	ldr	r2, [r4, #0]
 801e5f4:	07d0      	lsls	r0, r2, #31
 801e5f6:	d502      	bpl.n	801e5fe <_printf_float+0x16e>
 801e5f8:	3301      	adds	r3, #1
 801e5fa:	440b      	add	r3, r1
 801e5fc:	6123      	str	r3, [r4, #16]
 801e5fe:	65a1      	str	r1, [r4, #88]	@ 0x58
 801e600:	f04f 0a00 	mov.w	sl, #0
 801e604:	e7db      	b.n	801e5be <_printf_float+0x12e>
 801e606:	b913      	cbnz	r3, 801e60e <_printf_float+0x17e>
 801e608:	6822      	ldr	r2, [r4, #0]
 801e60a:	07d2      	lsls	r2, r2, #31
 801e60c:	d501      	bpl.n	801e612 <_printf_float+0x182>
 801e60e:	3302      	adds	r3, #2
 801e610:	e7f4      	b.n	801e5fc <_printf_float+0x16c>
 801e612:	2301      	movs	r3, #1
 801e614:	e7f2      	b.n	801e5fc <_printf_float+0x16c>
 801e616:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801e61a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e61c:	4299      	cmp	r1, r3
 801e61e:	db05      	blt.n	801e62c <_printf_float+0x19c>
 801e620:	6823      	ldr	r3, [r4, #0]
 801e622:	6121      	str	r1, [r4, #16]
 801e624:	07d8      	lsls	r0, r3, #31
 801e626:	d5ea      	bpl.n	801e5fe <_printf_float+0x16e>
 801e628:	1c4b      	adds	r3, r1, #1
 801e62a:	e7e7      	b.n	801e5fc <_printf_float+0x16c>
 801e62c:	2900      	cmp	r1, #0
 801e62e:	bfd4      	ite	le
 801e630:	f1c1 0202 	rsble	r2, r1, #2
 801e634:	2201      	movgt	r2, #1
 801e636:	4413      	add	r3, r2
 801e638:	e7e0      	b.n	801e5fc <_printf_float+0x16c>
 801e63a:	6823      	ldr	r3, [r4, #0]
 801e63c:	055a      	lsls	r2, r3, #21
 801e63e:	d407      	bmi.n	801e650 <_printf_float+0x1c0>
 801e640:	6923      	ldr	r3, [r4, #16]
 801e642:	4642      	mov	r2, r8
 801e644:	4631      	mov	r1, r6
 801e646:	4628      	mov	r0, r5
 801e648:	47b8      	blx	r7
 801e64a:	3001      	adds	r0, #1
 801e64c:	d12a      	bne.n	801e6a4 <_printf_float+0x214>
 801e64e:	e76b      	b.n	801e528 <_printf_float+0x98>
 801e650:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801e654:	f240 80e0 	bls.w	801e818 <_printf_float+0x388>
 801e658:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801e65c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801e660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e664:	d133      	bne.n	801e6ce <_printf_float+0x23e>
 801e666:	4a38      	ldr	r2, [pc, #224]	@ (801e748 <_printf_float+0x2b8>)
 801e668:	2301      	movs	r3, #1
 801e66a:	4631      	mov	r1, r6
 801e66c:	4628      	mov	r0, r5
 801e66e:	47b8      	blx	r7
 801e670:	3001      	adds	r0, #1
 801e672:	f43f af59 	beq.w	801e528 <_printf_float+0x98>
 801e676:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801e67a:	4543      	cmp	r3, r8
 801e67c:	db02      	blt.n	801e684 <_printf_float+0x1f4>
 801e67e:	6823      	ldr	r3, [r4, #0]
 801e680:	07d8      	lsls	r0, r3, #31
 801e682:	d50f      	bpl.n	801e6a4 <_printf_float+0x214>
 801e684:	9b05      	ldr	r3, [sp, #20]
 801e686:	465a      	mov	r2, fp
 801e688:	4631      	mov	r1, r6
 801e68a:	4628      	mov	r0, r5
 801e68c:	47b8      	blx	r7
 801e68e:	3001      	adds	r0, #1
 801e690:	f43f af4a 	beq.w	801e528 <_printf_float+0x98>
 801e694:	f04f 0900 	mov.w	r9, #0
 801e698:	f108 38ff 	add.w	r8, r8, #4294967295
 801e69c:	f104 0a1a 	add.w	sl, r4, #26
 801e6a0:	45c8      	cmp	r8, r9
 801e6a2:	dc09      	bgt.n	801e6b8 <_printf_float+0x228>
 801e6a4:	6823      	ldr	r3, [r4, #0]
 801e6a6:	079b      	lsls	r3, r3, #30
 801e6a8:	f100 8107 	bmi.w	801e8ba <_printf_float+0x42a>
 801e6ac:	68e0      	ldr	r0, [r4, #12]
 801e6ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e6b0:	4298      	cmp	r0, r3
 801e6b2:	bfb8      	it	lt
 801e6b4:	4618      	movlt	r0, r3
 801e6b6:	e739      	b.n	801e52c <_printf_float+0x9c>
 801e6b8:	2301      	movs	r3, #1
 801e6ba:	4652      	mov	r2, sl
 801e6bc:	4631      	mov	r1, r6
 801e6be:	4628      	mov	r0, r5
 801e6c0:	47b8      	blx	r7
 801e6c2:	3001      	adds	r0, #1
 801e6c4:	f43f af30 	beq.w	801e528 <_printf_float+0x98>
 801e6c8:	f109 0901 	add.w	r9, r9, #1
 801e6cc:	e7e8      	b.n	801e6a0 <_printf_float+0x210>
 801e6ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e6d0:	2b00      	cmp	r3, #0
 801e6d2:	dc3b      	bgt.n	801e74c <_printf_float+0x2bc>
 801e6d4:	4a1c      	ldr	r2, [pc, #112]	@ (801e748 <_printf_float+0x2b8>)
 801e6d6:	2301      	movs	r3, #1
 801e6d8:	4631      	mov	r1, r6
 801e6da:	4628      	mov	r0, r5
 801e6dc:	47b8      	blx	r7
 801e6de:	3001      	adds	r0, #1
 801e6e0:	f43f af22 	beq.w	801e528 <_printf_float+0x98>
 801e6e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801e6e8:	ea59 0303 	orrs.w	r3, r9, r3
 801e6ec:	d102      	bne.n	801e6f4 <_printf_float+0x264>
 801e6ee:	6823      	ldr	r3, [r4, #0]
 801e6f0:	07d9      	lsls	r1, r3, #31
 801e6f2:	d5d7      	bpl.n	801e6a4 <_printf_float+0x214>
 801e6f4:	9b05      	ldr	r3, [sp, #20]
 801e6f6:	465a      	mov	r2, fp
 801e6f8:	4631      	mov	r1, r6
 801e6fa:	4628      	mov	r0, r5
 801e6fc:	47b8      	blx	r7
 801e6fe:	3001      	adds	r0, #1
 801e700:	f43f af12 	beq.w	801e528 <_printf_float+0x98>
 801e704:	f04f 0a00 	mov.w	sl, #0
 801e708:	f104 0b1a 	add.w	fp, r4, #26
 801e70c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e70e:	425b      	negs	r3, r3
 801e710:	4553      	cmp	r3, sl
 801e712:	dc01      	bgt.n	801e718 <_printf_float+0x288>
 801e714:	464b      	mov	r3, r9
 801e716:	e794      	b.n	801e642 <_printf_float+0x1b2>
 801e718:	2301      	movs	r3, #1
 801e71a:	465a      	mov	r2, fp
 801e71c:	4631      	mov	r1, r6
 801e71e:	4628      	mov	r0, r5
 801e720:	47b8      	blx	r7
 801e722:	3001      	adds	r0, #1
 801e724:	f43f af00 	beq.w	801e528 <_printf_float+0x98>
 801e728:	f10a 0a01 	add.w	sl, sl, #1
 801e72c:	e7ee      	b.n	801e70c <_printf_float+0x27c>
 801e72e:	bf00      	nop
 801e730:	ffffffff 	.word	0xffffffff
 801e734:	7fefffff 	.word	0x7fefffff
 801e738:	0802774b 	.word	0x0802774b
 801e73c:	08027747 	.word	0x08027747
 801e740:	08027753 	.word	0x08027753
 801e744:	0802774f 	.word	0x0802774f
 801e748:	0802790a 	.word	0x0802790a
 801e74c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801e74e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801e752:	4553      	cmp	r3, sl
 801e754:	bfa8      	it	ge
 801e756:	4653      	movge	r3, sl
 801e758:	2b00      	cmp	r3, #0
 801e75a:	4699      	mov	r9, r3
 801e75c:	dc37      	bgt.n	801e7ce <_printf_float+0x33e>
 801e75e:	2300      	movs	r3, #0
 801e760:	9307      	str	r3, [sp, #28]
 801e762:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801e766:	f104 021a 	add.w	r2, r4, #26
 801e76a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801e76c:	9907      	ldr	r1, [sp, #28]
 801e76e:	9306      	str	r3, [sp, #24]
 801e770:	eba3 0309 	sub.w	r3, r3, r9
 801e774:	428b      	cmp	r3, r1
 801e776:	dc31      	bgt.n	801e7dc <_printf_float+0x34c>
 801e778:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e77a:	459a      	cmp	sl, r3
 801e77c:	dc3b      	bgt.n	801e7f6 <_printf_float+0x366>
 801e77e:	6823      	ldr	r3, [r4, #0]
 801e780:	07da      	lsls	r2, r3, #31
 801e782:	d438      	bmi.n	801e7f6 <_printf_float+0x366>
 801e784:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e786:	ebaa 0903 	sub.w	r9, sl, r3
 801e78a:	9b06      	ldr	r3, [sp, #24]
 801e78c:	ebaa 0303 	sub.w	r3, sl, r3
 801e790:	4599      	cmp	r9, r3
 801e792:	bfa8      	it	ge
 801e794:	4699      	movge	r9, r3
 801e796:	f1b9 0f00 	cmp.w	r9, #0
 801e79a:	dc34      	bgt.n	801e806 <_printf_float+0x376>
 801e79c:	f04f 0800 	mov.w	r8, #0
 801e7a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801e7a4:	f104 0b1a 	add.w	fp, r4, #26
 801e7a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e7aa:	ebaa 0303 	sub.w	r3, sl, r3
 801e7ae:	eba3 0309 	sub.w	r3, r3, r9
 801e7b2:	4543      	cmp	r3, r8
 801e7b4:	f77f af76 	ble.w	801e6a4 <_printf_float+0x214>
 801e7b8:	2301      	movs	r3, #1
 801e7ba:	465a      	mov	r2, fp
 801e7bc:	4631      	mov	r1, r6
 801e7be:	4628      	mov	r0, r5
 801e7c0:	47b8      	blx	r7
 801e7c2:	3001      	adds	r0, #1
 801e7c4:	f43f aeb0 	beq.w	801e528 <_printf_float+0x98>
 801e7c8:	f108 0801 	add.w	r8, r8, #1
 801e7cc:	e7ec      	b.n	801e7a8 <_printf_float+0x318>
 801e7ce:	4642      	mov	r2, r8
 801e7d0:	4631      	mov	r1, r6
 801e7d2:	4628      	mov	r0, r5
 801e7d4:	47b8      	blx	r7
 801e7d6:	3001      	adds	r0, #1
 801e7d8:	d1c1      	bne.n	801e75e <_printf_float+0x2ce>
 801e7da:	e6a5      	b.n	801e528 <_printf_float+0x98>
 801e7dc:	2301      	movs	r3, #1
 801e7de:	4631      	mov	r1, r6
 801e7e0:	4628      	mov	r0, r5
 801e7e2:	9206      	str	r2, [sp, #24]
 801e7e4:	47b8      	blx	r7
 801e7e6:	3001      	adds	r0, #1
 801e7e8:	f43f ae9e 	beq.w	801e528 <_printf_float+0x98>
 801e7ec:	9b07      	ldr	r3, [sp, #28]
 801e7ee:	9a06      	ldr	r2, [sp, #24]
 801e7f0:	3301      	adds	r3, #1
 801e7f2:	9307      	str	r3, [sp, #28]
 801e7f4:	e7b9      	b.n	801e76a <_printf_float+0x2da>
 801e7f6:	9b05      	ldr	r3, [sp, #20]
 801e7f8:	465a      	mov	r2, fp
 801e7fa:	4631      	mov	r1, r6
 801e7fc:	4628      	mov	r0, r5
 801e7fe:	47b8      	blx	r7
 801e800:	3001      	adds	r0, #1
 801e802:	d1bf      	bne.n	801e784 <_printf_float+0x2f4>
 801e804:	e690      	b.n	801e528 <_printf_float+0x98>
 801e806:	9a06      	ldr	r2, [sp, #24]
 801e808:	464b      	mov	r3, r9
 801e80a:	4442      	add	r2, r8
 801e80c:	4631      	mov	r1, r6
 801e80e:	4628      	mov	r0, r5
 801e810:	47b8      	blx	r7
 801e812:	3001      	adds	r0, #1
 801e814:	d1c2      	bne.n	801e79c <_printf_float+0x30c>
 801e816:	e687      	b.n	801e528 <_printf_float+0x98>
 801e818:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801e81c:	f1b9 0f01 	cmp.w	r9, #1
 801e820:	dc01      	bgt.n	801e826 <_printf_float+0x396>
 801e822:	07db      	lsls	r3, r3, #31
 801e824:	d536      	bpl.n	801e894 <_printf_float+0x404>
 801e826:	2301      	movs	r3, #1
 801e828:	4642      	mov	r2, r8
 801e82a:	4631      	mov	r1, r6
 801e82c:	4628      	mov	r0, r5
 801e82e:	47b8      	blx	r7
 801e830:	3001      	adds	r0, #1
 801e832:	f43f ae79 	beq.w	801e528 <_printf_float+0x98>
 801e836:	9b05      	ldr	r3, [sp, #20]
 801e838:	465a      	mov	r2, fp
 801e83a:	4631      	mov	r1, r6
 801e83c:	4628      	mov	r0, r5
 801e83e:	47b8      	blx	r7
 801e840:	3001      	adds	r0, #1
 801e842:	f43f ae71 	beq.w	801e528 <_printf_float+0x98>
 801e846:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801e84a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801e84e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e852:	f109 39ff 	add.w	r9, r9, #4294967295
 801e856:	d018      	beq.n	801e88a <_printf_float+0x3fa>
 801e858:	464b      	mov	r3, r9
 801e85a:	f108 0201 	add.w	r2, r8, #1
 801e85e:	4631      	mov	r1, r6
 801e860:	4628      	mov	r0, r5
 801e862:	47b8      	blx	r7
 801e864:	3001      	adds	r0, #1
 801e866:	d10c      	bne.n	801e882 <_printf_float+0x3f2>
 801e868:	e65e      	b.n	801e528 <_printf_float+0x98>
 801e86a:	2301      	movs	r3, #1
 801e86c:	465a      	mov	r2, fp
 801e86e:	4631      	mov	r1, r6
 801e870:	4628      	mov	r0, r5
 801e872:	47b8      	blx	r7
 801e874:	3001      	adds	r0, #1
 801e876:	f43f ae57 	beq.w	801e528 <_printf_float+0x98>
 801e87a:	f108 0801 	add.w	r8, r8, #1
 801e87e:	45c8      	cmp	r8, r9
 801e880:	dbf3      	blt.n	801e86a <_printf_float+0x3da>
 801e882:	4653      	mov	r3, sl
 801e884:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801e888:	e6dc      	b.n	801e644 <_printf_float+0x1b4>
 801e88a:	f04f 0800 	mov.w	r8, #0
 801e88e:	f104 0b1a 	add.w	fp, r4, #26
 801e892:	e7f4      	b.n	801e87e <_printf_float+0x3ee>
 801e894:	2301      	movs	r3, #1
 801e896:	4642      	mov	r2, r8
 801e898:	e7e1      	b.n	801e85e <_printf_float+0x3ce>
 801e89a:	2301      	movs	r3, #1
 801e89c:	464a      	mov	r2, r9
 801e89e:	4631      	mov	r1, r6
 801e8a0:	4628      	mov	r0, r5
 801e8a2:	47b8      	blx	r7
 801e8a4:	3001      	adds	r0, #1
 801e8a6:	f43f ae3f 	beq.w	801e528 <_printf_float+0x98>
 801e8aa:	f108 0801 	add.w	r8, r8, #1
 801e8ae:	68e3      	ldr	r3, [r4, #12]
 801e8b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801e8b2:	1a5b      	subs	r3, r3, r1
 801e8b4:	4543      	cmp	r3, r8
 801e8b6:	dcf0      	bgt.n	801e89a <_printf_float+0x40a>
 801e8b8:	e6f8      	b.n	801e6ac <_printf_float+0x21c>
 801e8ba:	f04f 0800 	mov.w	r8, #0
 801e8be:	f104 0919 	add.w	r9, r4, #25
 801e8c2:	e7f4      	b.n	801e8ae <_printf_float+0x41e>

0801e8c4 <_printf_common>:
 801e8c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e8c8:	4616      	mov	r6, r2
 801e8ca:	4698      	mov	r8, r3
 801e8cc:	688a      	ldr	r2, [r1, #8]
 801e8ce:	690b      	ldr	r3, [r1, #16]
 801e8d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e8d4:	4293      	cmp	r3, r2
 801e8d6:	bfb8      	it	lt
 801e8d8:	4613      	movlt	r3, r2
 801e8da:	6033      	str	r3, [r6, #0]
 801e8dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801e8e0:	4607      	mov	r7, r0
 801e8e2:	460c      	mov	r4, r1
 801e8e4:	b10a      	cbz	r2, 801e8ea <_printf_common+0x26>
 801e8e6:	3301      	adds	r3, #1
 801e8e8:	6033      	str	r3, [r6, #0]
 801e8ea:	6823      	ldr	r3, [r4, #0]
 801e8ec:	0699      	lsls	r1, r3, #26
 801e8ee:	bf42      	ittt	mi
 801e8f0:	6833      	ldrmi	r3, [r6, #0]
 801e8f2:	3302      	addmi	r3, #2
 801e8f4:	6033      	strmi	r3, [r6, #0]
 801e8f6:	6825      	ldr	r5, [r4, #0]
 801e8f8:	f015 0506 	ands.w	r5, r5, #6
 801e8fc:	d106      	bne.n	801e90c <_printf_common+0x48>
 801e8fe:	f104 0a19 	add.w	sl, r4, #25
 801e902:	68e3      	ldr	r3, [r4, #12]
 801e904:	6832      	ldr	r2, [r6, #0]
 801e906:	1a9b      	subs	r3, r3, r2
 801e908:	42ab      	cmp	r3, r5
 801e90a:	dc26      	bgt.n	801e95a <_printf_common+0x96>
 801e90c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801e910:	6822      	ldr	r2, [r4, #0]
 801e912:	3b00      	subs	r3, #0
 801e914:	bf18      	it	ne
 801e916:	2301      	movne	r3, #1
 801e918:	0692      	lsls	r2, r2, #26
 801e91a:	d42b      	bmi.n	801e974 <_printf_common+0xb0>
 801e91c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801e920:	4641      	mov	r1, r8
 801e922:	4638      	mov	r0, r7
 801e924:	47c8      	blx	r9
 801e926:	3001      	adds	r0, #1
 801e928:	d01e      	beq.n	801e968 <_printf_common+0xa4>
 801e92a:	6823      	ldr	r3, [r4, #0]
 801e92c:	6922      	ldr	r2, [r4, #16]
 801e92e:	f003 0306 	and.w	r3, r3, #6
 801e932:	2b04      	cmp	r3, #4
 801e934:	bf02      	ittt	eq
 801e936:	68e5      	ldreq	r5, [r4, #12]
 801e938:	6833      	ldreq	r3, [r6, #0]
 801e93a:	1aed      	subeq	r5, r5, r3
 801e93c:	68a3      	ldr	r3, [r4, #8]
 801e93e:	bf0c      	ite	eq
 801e940:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801e944:	2500      	movne	r5, #0
 801e946:	4293      	cmp	r3, r2
 801e948:	bfc4      	itt	gt
 801e94a:	1a9b      	subgt	r3, r3, r2
 801e94c:	18ed      	addgt	r5, r5, r3
 801e94e:	2600      	movs	r6, #0
 801e950:	341a      	adds	r4, #26
 801e952:	42b5      	cmp	r5, r6
 801e954:	d11a      	bne.n	801e98c <_printf_common+0xc8>
 801e956:	2000      	movs	r0, #0
 801e958:	e008      	b.n	801e96c <_printf_common+0xa8>
 801e95a:	2301      	movs	r3, #1
 801e95c:	4652      	mov	r2, sl
 801e95e:	4641      	mov	r1, r8
 801e960:	4638      	mov	r0, r7
 801e962:	47c8      	blx	r9
 801e964:	3001      	adds	r0, #1
 801e966:	d103      	bne.n	801e970 <_printf_common+0xac>
 801e968:	f04f 30ff 	mov.w	r0, #4294967295
 801e96c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e970:	3501      	adds	r5, #1
 801e972:	e7c6      	b.n	801e902 <_printf_common+0x3e>
 801e974:	18e1      	adds	r1, r4, r3
 801e976:	1c5a      	adds	r2, r3, #1
 801e978:	2030      	movs	r0, #48	@ 0x30
 801e97a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801e97e:	4422      	add	r2, r4
 801e980:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801e984:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801e988:	3302      	adds	r3, #2
 801e98a:	e7c7      	b.n	801e91c <_printf_common+0x58>
 801e98c:	2301      	movs	r3, #1
 801e98e:	4622      	mov	r2, r4
 801e990:	4641      	mov	r1, r8
 801e992:	4638      	mov	r0, r7
 801e994:	47c8      	blx	r9
 801e996:	3001      	adds	r0, #1
 801e998:	d0e6      	beq.n	801e968 <_printf_common+0xa4>
 801e99a:	3601      	adds	r6, #1
 801e99c:	e7d9      	b.n	801e952 <_printf_common+0x8e>
	...

0801e9a0 <_printf_i>:
 801e9a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801e9a4:	7e0f      	ldrb	r7, [r1, #24]
 801e9a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801e9a8:	2f78      	cmp	r7, #120	@ 0x78
 801e9aa:	4691      	mov	r9, r2
 801e9ac:	4680      	mov	r8, r0
 801e9ae:	460c      	mov	r4, r1
 801e9b0:	469a      	mov	sl, r3
 801e9b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801e9b6:	d807      	bhi.n	801e9c8 <_printf_i+0x28>
 801e9b8:	2f62      	cmp	r7, #98	@ 0x62
 801e9ba:	d80a      	bhi.n	801e9d2 <_printf_i+0x32>
 801e9bc:	2f00      	cmp	r7, #0
 801e9be:	f000 80d1 	beq.w	801eb64 <_printf_i+0x1c4>
 801e9c2:	2f58      	cmp	r7, #88	@ 0x58
 801e9c4:	f000 80b8 	beq.w	801eb38 <_printf_i+0x198>
 801e9c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801e9cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801e9d0:	e03a      	b.n	801ea48 <_printf_i+0xa8>
 801e9d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801e9d6:	2b15      	cmp	r3, #21
 801e9d8:	d8f6      	bhi.n	801e9c8 <_printf_i+0x28>
 801e9da:	a101      	add	r1, pc, #4	@ (adr r1, 801e9e0 <_printf_i+0x40>)
 801e9dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801e9e0:	0801ea39 	.word	0x0801ea39
 801e9e4:	0801ea4d 	.word	0x0801ea4d
 801e9e8:	0801e9c9 	.word	0x0801e9c9
 801e9ec:	0801e9c9 	.word	0x0801e9c9
 801e9f0:	0801e9c9 	.word	0x0801e9c9
 801e9f4:	0801e9c9 	.word	0x0801e9c9
 801e9f8:	0801ea4d 	.word	0x0801ea4d
 801e9fc:	0801e9c9 	.word	0x0801e9c9
 801ea00:	0801e9c9 	.word	0x0801e9c9
 801ea04:	0801e9c9 	.word	0x0801e9c9
 801ea08:	0801e9c9 	.word	0x0801e9c9
 801ea0c:	0801eb4b 	.word	0x0801eb4b
 801ea10:	0801ea77 	.word	0x0801ea77
 801ea14:	0801eb05 	.word	0x0801eb05
 801ea18:	0801e9c9 	.word	0x0801e9c9
 801ea1c:	0801e9c9 	.word	0x0801e9c9
 801ea20:	0801eb6d 	.word	0x0801eb6d
 801ea24:	0801e9c9 	.word	0x0801e9c9
 801ea28:	0801ea77 	.word	0x0801ea77
 801ea2c:	0801e9c9 	.word	0x0801e9c9
 801ea30:	0801e9c9 	.word	0x0801e9c9
 801ea34:	0801eb0d 	.word	0x0801eb0d
 801ea38:	6833      	ldr	r3, [r6, #0]
 801ea3a:	1d1a      	adds	r2, r3, #4
 801ea3c:	681b      	ldr	r3, [r3, #0]
 801ea3e:	6032      	str	r2, [r6, #0]
 801ea40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ea44:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801ea48:	2301      	movs	r3, #1
 801ea4a:	e09c      	b.n	801eb86 <_printf_i+0x1e6>
 801ea4c:	6833      	ldr	r3, [r6, #0]
 801ea4e:	6820      	ldr	r0, [r4, #0]
 801ea50:	1d19      	adds	r1, r3, #4
 801ea52:	6031      	str	r1, [r6, #0]
 801ea54:	0606      	lsls	r6, r0, #24
 801ea56:	d501      	bpl.n	801ea5c <_printf_i+0xbc>
 801ea58:	681d      	ldr	r5, [r3, #0]
 801ea5a:	e003      	b.n	801ea64 <_printf_i+0xc4>
 801ea5c:	0645      	lsls	r5, r0, #25
 801ea5e:	d5fb      	bpl.n	801ea58 <_printf_i+0xb8>
 801ea60:	f9b3 5000 	ldrsh.w	r5, [r3]
 801ea64:	2d00      	cmp	r5, #0
 801ea66:	da03      	bge.n	801ea70 <_printf_i+0xd0>
 801ea68:	232d      	movs	r3, #45	@ 0x2d
 801ea6a:	426d      	negs	r5, r5
 801ea6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ea70:	4858      	ldr	r0, [pc, #352]	@ (801ebd4 <_printf_i+0x234>)
 801ea72:	230a      	movs	r3, #10
 801ea74:	e011      	b.n	801ea9a <_printf_i+0xfa>
 801ea76:	6821      	ldr	r1, [r4, #0]
 801ea78:	6833      	ldr	r3, [r6, #0]
 801ea7a:	0608      	lsls	r0, r1, #24
 801ea7c:	f853 5b04 	ldr.w	r5, [r3], #4
 801ea80:	d402      	bmi.n	801ea88 <_printf_i+0xe8>
 801ea82:	0649      	lsls	r1, r1, #25
 801ea84:	bf48      	it	mi
 801ea86:	b2ad      	uxthmi	r5, r5
 801ea88:	2f6f      	cmp	r7, #111	@ 0x6f
 801ea8a:	4852      	ldr	r0, [pc, #328]	@ (801ebd4 <_printf_i+0x234>)
 801ea8c:	6033      	str	r3, [r6, #0]
 801ea8e:	bf14      	ite	ne
 801ea90:	230a      	movne	r3, #10
 801ea92:	2308      	moveq	r3, #8
 801ea94:	2100      	movs	r1, #0
 801ea96:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801ea9a:	6866      	ldr	r6, [r4, #4]
 801ea9c:	60a6      	str	r6, [r4, #8]
 801ea9e:	2e00      	cmp	r6, #0
 801eaa0:	db05      	blt.n	801eaae <_printf_i+0x10e>
 801eaa2:	6821      	ldr	r1, [r4, #0]
 801eaa4:	432e      	orrs	r6, r5
 801eaa6:	f021 0104 	bic.w	r1, r1, #4
 801eaaa:	6021      	str	r1, [r4, #0]
 801eaac:	d04b      	beq.n	801eb46 <_printf_i+0x1a6>
 801eaae:	4616      	mov	r6, r2
 801eab0:	fbb5 f1f3 	udiv	r1, r5, r3
 801eab4:	fb03 5711 	mls	r7, r3, r1, r5
 801eab8:	5dc7      	ldrb	r7, [r0, r7]
 801eaba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801eabe:	462f      	mov	r7, r5
 801eac0:	42bb      	cmp	r3, r7
 801eac2:	460d      	mov	r5, r1
 801eac4:	d9f4      	bls.n	801eab0 <_printf_i+0x110>
 801eac6:	2b08      	cmp	r3, #8
 801eac8:	d10b      	bne.n	801eae2 <_printf_i+0x142>
 801eaca:	6823      	ldr	r3, [r4, #0]
 801eacc:	07df      	lsls	r7, r3, #31
 801eace:	d508      	bpl.n	801eae2 <_printf_i+0x142>
 801ead0:	6923      	ldr	r3, [r4, #16]
 801ead2:	6861      	ldr	r1, [r4, #4]
 801ead4:	4299      	cmp	r1, r3
 801ead6:	bfde      	ittt	le
 801ead8:	2330      	movle	r3, #48	@ 0x30
 801eada:	f806 3c01 	strble.w	r3, [r6, #-1]
 801eade:	f106 36ff 	addle.w	r6, r6, #4294967295
 801eae2:	1b92      	subs	r2, r2, r6
 801eae4:	6122      	str	r2, [r4, #16]
 801eae6:	f8cd a000 	str.w	sl, [sp]
 801eaea:	464b      	mov	r3, r9
 801eaec:	aa03      	add	r2, sp, #12
 801eaee:	4621      	mov	r1, r4
 801eaf0:	4640      	mov	r0, r8
 801eaf2:	f7ff fee7 	bl	801e8c4 <_printf_common>
 801eaf6:	3001      	adds	r0, #1
 801eaf8:	d14a      	bne.n	801eb90 <_printf_i+0x1f0>
 801eafa:	f04f 30ff 	mov.w	r0, #4294967295
 801eafe:	b004      	add	sp, #16
 801eb00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801eb04:	6823      	ldr	r3, [r4, #0]
 801eb06:	f043 0320 	orr.w	r3, r3, #32
 801eb0a:	6023      	str	r3, [r4, #0]
 801eb0c:	4832      	ldr	r0, [pc, #200]	@ (801ebd8 <_printf_i+0x238>)
 801eb0e:	2778      	movs	r7, #120	@ 0x78
 801eb10:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801eb14:	6823      	ldr	r3, [r4, #0]
 801eb16:	6831      	ldr	r1, [r6, #0]
 801eb18:	061f      	lsls	r7, r3, #24
 801eb1a:	f851 5b04 	ldr.w	r5, [r1], #4
 801eb1e:	d402      	bmi.n	801eb26 <_printf_i+0x186>
 801eb20:	065f      	lsls	r7, r3, #25
 801eb22:	bf48      	it	mi
 801eb24:	b2ad      	uxthmi	r5, r5
 801eb26:	6031      	str	r1, [r6, #0]
 801eb28:	07d9      	lsls	r1, r3, #31
 801eb2a:	bf44      	itt	mi
 801eb2c:	f043 0320 	orrmi.w	r3, r3, #32
 801eb30:	6023      	strmi	r3, [r4, #0]
 801eb32:	b11d      	cbz	r5, 801eb3c <_printf_i+0x19c>
 801eb34:	2310      	movs	r3, #16
 801eb36:	e7ad      	b.n	801ea94 <_printf_i+0xf4>
 801eb38:	4826      	ldr	r0, [pc, #152]	@ (801ebd4 <_printf_i+0x234>)
 801eb3a:	e7e9      	b.n	801eb10 <_printf_i+0x170>
 801eb3c:	6823      	ldr	r3, [r4, #0]
 801eb3e:	f023 0320 	bic.w	r3, r3, #32
 801eb42:	6023      	str	r3, [r4, #0]
 801eb44:	e7f6      	b.n	801eb34 <_printf_i+0x194>
 801eb46:	4616      	mov	r6, r2
 801eb48:	e7bd      	b.n	801eac6 <_printf_i+0x126>
 801eb4a:	6833      	ldr	r3, [r6, #0]
 801eb4c:	6825      	ldr	r5, [r4, #0]
 801eb4e:	6961      	ldr	r1, [r4, #20]
 801eb50:	1d18      	adds	r0, r3, #4
 801eb52:	6030      	str	r0, [r6, #0]
 801eb54:	062e      	lsls	r6, r5, #24
 801eb56:	681b      	ldr	r3, [r3, #0]
 801eb58:	d501      	bpl.n	801eb5e <_printf_i+0x1be>
 801eb5a:	6019      	str	r1, [r3, #0]
 801eb5c:	e002      	b.n	801eb64 <_printf_i+0x1c4>
 801eb5e:	0668      	lsls	r0, r5, #25
 801eb60:	d5fb      	bpl.n	801eb5a <_printf_i+0x1ba>
 801eb62:	8019      	strh	r1, [r3, #0]
 801eb64:	2300      	movs	r3, #0
 801eb66:	6123      	str	r3, [r4, #16]
 801eb68:	4616      	mov	r6, r2
 801eb6a:	e7bc      	b.n	801eae6 <_printf_i+0x146>
 801eb6c:	6833      	ldr	r3, [r6, #0]
 801eb6e:	1d1a      	adds	r2, r3, #4
 801eb70:	6032      	str	r2, [r6, #0]
 801eb72:	681e      	ldr	r6, [r3, #0]
 801eb74:	6862      	ldr	r2, [r4, #4]
 801eb76:	2100      	movs	r1, #0
 801eb78:	4630      	mov	r0, r6
 801eb7a:	f7e1 fb71 	bl	8000260 <memchr>
 801eb7e:	b108      	cbz	r0, 801eb84 <_printf_i+0x1e4>
 801eb80:	1b80      	subs	r0, r0, r6
 801eb82:	6060      	str	r0, [r4, #4]
 801eb84:	6863      	ldr	r3, [r4, #4]
 801eb86:	6123      	str	r3, [r4, #16]
 801eb88:	2300      	movs	r3, #0
 801eb8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801eb8e:	e7aa      	b.n	801eae6 <_printf_i+0x146>
 801eb90:	6923      	ldr	r3, [r4, #16]
 801eb92:	4632      	mov	r2, r6
 801eb94:	4649      	mov	r1, r9
 801eb96:	4640      	mov	r0, r8
 801eb98:	47d0      	blx	sl
 801eb9a:	3001      	adds	r0, #1
 801eb9c:	d0ad      	beq.n	801eafa <_printf_i+0x15a>
 801eb9e:	6823      	ldr	r3, [r4, #0]
 801eba0:	079b      	lsls	r3, r3, #30
 801eba2:	d413      	bmi.n	801ebcc <_printf_i+0x22c>
 801eba4:	68e0      	ldr	r0, [r4, #12]
 801eba6:	9b03      	ldr	r3, [sp, #12]
 801eba8:	4298      	cmp	r0, r3
 801ebaa:	bfb8      	it	lt
 801ebac:	4618      	movlt	r0, r3
 801ebae:	e7a6      	b.n	801eafe <_printf_i+0x15e>
 801ebb0:	2301      	movs	r3, #1
 801ebb2:	4632      	mov	r2, r6
 801ebb4:	4649      	mov	r1, r9
 801ebb6:	4640      	mov	r0, r8
 801ebb8:	47d0      	blx	sl
 801ebba:	3001      	adds	r0, #1
 801ebbc:	d09d      	beq.n	801eafa <_printf_i+0x15a>
 801ebbe:	3501      	adds	r5, #1
 801ebc0:	68e3      	ldr	r3, [r4, #12]
 801ebc2:	9903      	ldr	r1, [sp, #12]
 801ebc4:	1a5b      	subs	r3, r3, r1
 801ebc6:	42ab      	cmp	r3, r5
 801ebc8:	dcf2      	bgt.n	801ebb0 <_printf_i+0x210>
 801ebca:	e7eb      	b.n	801eba4 <_printf_i+0x204>
 801ebcc:	2500      	movs	r5, #0
 801ebce:	f104 0619 	add.w	r6, r4, #25
 801ebd2:	e7f5      	b.n	801ebc0 <_printf_i+0x220>
 801ebd4:	08027757 	.word	0x08027757
 801ebd8:	08027768 	.word	0x08027768

0801ebdc <_scanf_float>:
 801ebdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ebe0:	b087      	sub	sp, #28
 801ebe2:	4691      	mov	r9, r2
 801ebe4:	9303      	str	r3, [sp, #12]
 801ebe6:	688b      	ldr	r3, [r1, #8]
 801ebe8:	1e5a      	subs	r2, r3, #1
 801ebea:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801ebee:	bf81      	itttt	hi
 801ebf0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801ebf4:	eb03 0b05 	addhi.w	fp, r3, r5
 801ebf8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801ebfc:	608b      	strhi	r3, [r1, #8]
 801ebfe:	680b      	ldr	r3, [r1, #0]
 801ec00:	460a      	mov	r2, r1
 801ec02:	f04f 0500 	mov.w	r5, #0
 801ec06:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801ec0a:	f842 3b1c 	str.w	r3, [r2], #28
 801ec0e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801ec12:	4680      	mov	r8, r0
 801ec14:	460c      	mov	r4, r1
 801ec16:	bf98      	it	ls
 801ec18:	f04f 0b00 	movls.w	fp, #0
 801ec1c:	9201      	str	r2, [sp, #4]
 801ec1e:	4616      	mov	r6, r2
 801ec20:	46aa      	mov	sl, r5
 801ec22:	462f      	mov	r7, r5
 801ec24:	9502      	str	r5, [sp, #8]
 801ec26:	68a2      	ldr	r2, [r4, #8]
 801ec28:	b15a      	cbz	r2, 801ec42 <_scanf_float+0x66>
 801ec2a:	f8d9 3000 	ldr.w	r3, [r9]
 801ec2e:	781b      	ldrb	r3, [r3, #0]
 801ec30:	2b4e      	cmp	r3, #78	@ 0x4e
 801ec32:	d863      	bhi.n	801ecfc <_scanf_float+0x120>
 801ec34:	2b40      	cmp	r3, #64	@ 0x40
 801ec36:	d83b      	bhi.n	801ecb0 <_scanf_float+0xd4>
 801ec38:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801ec3c:	b2c8      	uxtb	r0, r1
 801ec3e:	280e      	cmp	r0, #14
 801ec40:	d939      	bls.n	801ecb6 <_scanf_float+0xda>
 801ec42:	b11f      	cbz	r7, 801ec4c <_scanf_float+0x70>
 801ec44:	6823      	ldr	r3, [r4, #0]
 801ec46:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801ec4a:	6023      	str	r3, [r4, #0]
 801ec4c:	f10a 3aff 	add.w	sl, sl, #4294967295
 801ec50:	f1ba 0f01 	cmp.w	sl, #1
 801ec54:	f200 8114 	bhi.w	801ee80 <_scanf_float+0x2a4>
 801ec58:	9b01      	ldr	r3, [sp, #4]
 801ec5a:	429e      	cmp	r6, r3
 801ec5c:	f200 8105 	bhi.w	801ee6a <_scanf_float+0x28e>
 801ec60:	2001      	movs	r0, #1
 801ec62:	b007      	add	sp, #28
 801ec64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ec68:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801ec6c:	2a0d      	cmp	r2, #13
 801ec6e:	d8e8      	bhi.n	801ec42 <_scanf_float+0x66>
 801ec70:	a101      	add	r1, pc, #4	@ (adr r1, 801ec78 <_scanf_float+0x9c>)
 801ec72:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801ec76:	bf00      	nop
 801ec78:	0801edc1 	.word	0x0801edc1
 801ec7c:	0801ec43 	.word	0x0801ec43
 801ec80:	0801ec43 	.word	0x0801ec43
 801ec84:	0801ec43 	.word	0x0801ec43
 801ec88:	0801ee1d 	.word	0x0801ee1d
 801ec8c:	0801edf7 	.word	0x0801edf7
 801ec90:	0801ec43 	.word	0x0801ec43
 801ec94:	0801ec43 	.word	0x0801ec43
 801ec98:	0801edcf 	.word	0x0801edcf
 801ec9c:	0801ec43 	.word	0x0801ec43
 801eca0:	0801ec43 	.word	0x0801ec43
 801eca4:	0801ec43 	.word	0x0801ec43
 801eca8:	0801ec43 	.word	0x0801ec43
 801ecac:	0801ed8b 	.word	0x0801ed8b
 801ecb0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801ecb4:	e7da      	b.n	801ec6c <_scanf_float+0x90>
 801ecb6:	290e      	cmp	r1, #14
 801ecb8:	d8c3      	bhi.n	801ec42 <_scanf_float+0x66>
 801ecba:	a001      	add	r0, pc, #4	@ (adr r0, 801ecc0 <_scanf_float+0xe4>)
 801ecbc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801ecc0:	0801ed7b 	.word	0x0801ed7b
 801ecc4:	0801ec43 	.word	0x0801ec43
 801ecc8:	0801ed7b 	.word	0x0801ed7b
 801eccc:	0801ee0b 	.word	0x0801ee0b
 801ecd0:	0801ec43 	.word	0x0801ec43
 801ecd4:	0801ed1d 	.word	0x0801ed1d
 801ecd8:	0801ed61 	.word	0x0801ed61
 801ecdc:	0801ed61 	.word	0x0801ed61
 801ece0:	0801ed61 	.word	0x0801ed61
 801ece4:	0801ed61 	.word	0x0801ed61
 801ece8:	0801ed61 	.word	0x0801ed61
 801ecec:	0801ed61 	.word	0x0801ed61
 801ecf0:	0801ed61 	.word	0x0801ed61
 801ecf4:	0801ed61 	.word	0x0801ed61
 801ecf8:	0801ed61 	.word	0x0801ed61
 801ecfc:	2b6e      	cmp	r3, #110	@ 0x6e
 801ecfe:	d809      	bhi.n	801ed14 <_scanf_float+0x138>
 801ed00:	2b60      	cmp	r3, #96	@ 0x60
 801ed02:	d8b1      	bhi.n	801ec68 <_scanf_float+0x8c>
 801ed04:	2b54      	cmp	r3, #84	@ 0x54
 801ed06:	d07b      	beq.n	801ee00 <_scanf_float+0x224>
 801ed08:	2b59      	cmp	r3, #89	@ 0x59
 801ed0a:	d19a      	bne.n	801ec42 <_scanf_float+0x66>
 801ed0c:	2d07      	cmp	r5, #7
 801ed0e:	d198      	bne.n	801ec42 <_scanf_float+0x66>
 801ed10:	2508      	movs	r5, #8
 801ed12:	e02f      	b.n	801ed74 <_scanf_float+0x198>
 801ed14:	2b74      	cmp	r3, #116	@ 0x74
 801ed16:	d073      	beq.n	801ee00 <_scanf_float+0x224>
 801ed18:	2b79      	cmp	r3, #121	@ 0x79
 801ed1a:	e7f6      	b.n	801ed0a <_scanf_float+0x12e>
 801ed1c:	6821      	ldr	r1, [r4, #0]
 801ed1e:	05c8      	lsls	r0, r1, #23
 801ed20:	d51e      	bpl.n	801ed60 <_scanf_float+0x184>
 801ed22:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801ed26:	6021      	str	r1, [r4, #0]
 801ed28:	3701      	adds	r7, #1
 801ed2a:	f1bb 0f00 	cmp.w	fp, #0
 801ed2e:	d003      	beq.n	801ed38 <_scanf_float+0x15c>
 801ed30:	3201      	adds	r2, #1
 801ed32:	f10b 3bff 	add.w	fp, fp, #4294967295
 801ed36:	60a2      	str	r2, [r4, #8]
 801ed38:	68a3      	ldr	r3, [r4, #8]
 801ed3a:	3b01      	subs	r3, #1
 801ed3c:	60a3      	str	r3, [r4, #8]
 801ed3e:	6923      	ldr	r3, [r4, #16]
 801ed40:	3301      	adds	r3, #1
 801ed42:	6123      	str	r3, [r4, #16]
 801ed44:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801ed48:	3b01      	subs	r3, #1
 801ed4a:	2b00      	cmp	r3, #0
 801ed4c:	f8c9 3004 	str.w	r3, [r9, #4]
 801ed50:	f340 8082 	ble.w	801ee58 <_scanf_float+0x27c>
 801ed54:	f8d9 3000 	ldr.w	r3, [r9]
 801ed58:	3301      	adds	r3, #1
 801ed5a:	f8c9 3000 	str.w	r3, [r9]
 801ed5e:	e762      	b.n	801ec26 <_scanf_float+0x4a>
 801ed60:	eb1a 0105 	adds.w	r1, sl, r5
 801ed64:	f47f af6d 	bne.w	801ec42 <_scanf_float+0x66>
 801ed68:	6822      	ldr	r2, [r4, #0]
 801ed6a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801ed6e:	6022      	str	r2, [r4, #0]
 801ed70:	460d      	mov	r5, r1
 801ed72:	468a      	mov	sl, r1
 801ed74:	f806 3b01 	strb.w	r3, [r6], #1
 801ed78:	e7de      	b.n	801ed38 <_scanf_float+0x15c>
 801ed7a:	6822      	ldr	r2, [r4, #0]
 801ed7c:	0610      	lsls	r0, r2, #24
 801ed7e:	f57f af60 	bpl.w	801ec42 <_scanf_float+0x66>
 801ed82:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801ed86:	6022      	str	r2, [r4, #0]
 801ed88:	e7f4      	b.n	801ed74 <_scanf_float+0x198>
 801ed8a:	f1ba 0f00 	cmp.w	sl, #0
 801ed8e:	d10c      	bne.n	801edaa <_scanf_float+0x1ce>
 801ed90:	b977      	cbnz	r7, 801edb0 <_scanf_float+0x1d4>
 801ed92:	6822      	ldr	r2, [r4, #0]
 801ed94:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801ed98:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801ed9c:	d108      	bne.n	801edb0 <_scanf_float+0x1d4>
 801ed9e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801eda2:	6022      	str	r2, [r4, #0]
 801eda4:	f04f 0a01 	mov.w	sl, #1
 801eda8:	e7e4      	b.n	801ed74 <_scanf_float+0x198>
 801edaa:	f1ba 0f02 	cmp.w	sl, #2
 801edae:	d050      	beq.n	801ee52 <_scanf_float+0x276>
 801edb0:	2d01      	cmp	r5, #1
 801edb2:	d002      	beq.n	801edba <_scanf_float+0x1de>
 801edb4:	2d04      	cmp	r5, #4
 801edb6:	f47f af44 	bne.w	801ec42 <_scanf_float+0x66>
 801edba:	3501      	adds	r5, #1
 801edbc:	b2ed      	uxtb	r5, r5
 801edbe:	e7d9      	b.n	801ed74 <_scanf_float+0x198>
 801edc0:	f1ba 0f01 	cmp.w	sl, #1
 801edc4:	f47f af3d 	bne.w	801ec42 <_scanf_float+0x66>
 801edc8:	f04f 0a02 	mov.w	sl, #2
 801edcc:	e7d2      	b.n	801ed74 <_scanf_float+0x198>
 801edce:	b975      	cbnz	r5, 801edee <_scanf_float+0x212>
 801edd0:	2f00      	cmp	r7, #0
 801edd2:	f47f af37 	bne.w	801ec44 <_scanf_float+0x68>
 801edd6:	6822      	ldr	r2, [r4, #0]
 801edd8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801eddc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801ede0:	f040 80fc 	bne.w	801efdc <_scanf_float+0x400>
 801ede4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801ede8:	6022      	str	r2, [r4, #0]
 801edea:	2501      	movs	r5, #1
 801edec:	e7c2      	b.n	801ed74 <_scanf_float+0x198>
 801edee:	2d03      	cmp	r5, #3
 801edf0:	d0e3      	beq.n	801edba <_scanf_float+0x1de>
 801edf2:	2d05      	cmp	r5, #5
 801edf4:	e7df      	b.n	801edb6 <_scanf_float+0x1da>
 801edf6:	2d02      	cmp	r5, #2
 801edf8:	f47f af23 	bne.w	801ec42 <_scanf_float+0x66>
 801edfc:	2503      	movs	r5, #3
 801edfe:	e7b9      	b.n	801ed74 <_scanf_float+0x198>
 801ee00:	2d06      	cmp	r5, #6
 801ee02:	f47f af1e 	bne.w	801ec42 <_scanf_float+0x66>
 801ee06:	2507      	movs	r5, #7
 801ee08:	e7b4      	b.n	801ed74 <_scanf_float+0x198>
 801ee0a:	6822      	ldr	r2, [r4, #0]
 801ee0c:	0591      	lsls	r1, r2, #22
 801ee0e:	f57f af18 	bpl.w	801ec42 <_scanf_float+0x66>
 801ee12:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801ee16:	6022      	str	r2, [r4, #0]
 801ee18:	9702      	str	r7, [sp, #8]
 801ee1a:	e7ab      	b.n	801ed74 <_scanf_float+0x198>
 801ee1c:	6822      	ldr	r2, [r4, #0]
 801ee1e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801ee22:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801ee26:	d005      	beq.n	801ee34 <_scanf_float+0x258>
 801ee28:	0550      	lsls	r0, r2, #21
 801ee2a:	f57f af0a 	bpl.w	801ec42 <_scanf_float+0x66>
 801ee2e:	2f00      	cmp	r7, #0
 801ee30:	f000 80d4 	beq.w	801efdc <_scanf_float+0x400>
 801ee34:	0591      	lsls	r1, r2, #22
 801ee36:	bf58      	it	pl
 801ee38:	9902      	ldrpl	r1, [sp, #8]
 801ee3a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801ee3e:	bf58      	it	pl
 801ee40:	1a79      	subpl	r1, r7, r1
 801ee42:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801ee46:	bf58      	it	pl
 801ee48:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801ee4c:	6022      	str	r2, [r4, #0]
 801ee4e:	2700      	movs	r7, #0
 801ee50:	e790      	b.n	801ed74 <_scanf_float+0x198>
 801ee52:	f04f 0a03 	mov.w	sl, #3
 801ee56:	e78d      	b.n	801ed74 <_scanf_float+0x198>
 801ee58:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801ee5c:	4649      	mov	r1, r9
 801ee5e:	4640      	mov	r0, r8
 801ee60:	4798      	blx	r3
 801ee62:	2800      	cmp	r0, #0
 801ee64:	f43f aedf 	beq.w	801ec26 <_scanf_float+0x4a>
 801ee68:	e6eb      	b.n	801ec42 <_scanf_float+0x66>
 801ee6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801ee6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801ee72:	464a      	mov	r2, r9
 801ee74:	4640      	mov	r0, r8
 801ee76:	4798      	blx	r3
 801ee78:	6923      	ldr	r3, [r4, #16]
 801ee7a:	3b01      	subs	r3, #1
 801ee7c:	6123      	str	r3, [r4, #16]
 801ee7e:	e6eb      	b.n	801ec58 <_scanf_float+0x7c>
 801ee80:	1e6b      	subs	r3, r5, #1
 801ee82:	2b06      	cmp	r3, #6
 801ee84:	d824      	bhi.n	801eed0 <_scanf_float+0x2f4>
 801ee86:	2d02      	cmp	r5, #2
 801ee88:	d836      	bhi.n	801eef8 <_scanf_float+0x31c>
 801ee8a:	9b01      	ldr	r3, [sp, #4]
 801ee8c:	429e      	cmp	r6, r3
 801ee8e:	f67f aee7 	bls.w	801ec60 <_scanf_float+0x84>
 801ee92:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801ee96:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801ee9a:	464a      	mov	r2, r9
 801ee9c:	4640      	mov	r0, r8
 801ee9e:	4798      	blx	r3
 801eea0:	6923      	ldr	r3, [r4, #16]
 801eea2:	3b01      	subs	r3, #1
 801eea4:	6123      	str	r3, [r4, #16]
 801eea6:	e7f0      	b.n	801ee8a <_scanf_float+0x2ae>
 801eea8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801eeac:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801eeb0:	464a      	mov	r2, r9
 801eeb2:	4640      	mov	r0, r8
 801eeb4:	4798      	blx	r3
 801eeb6:	6923      	ldr	r3, [r4, #16]
 801eeb8:	3b01      	subs	r3, #1
 801eeba:	6123      	str	r3, [r4, #16]
 801eebc:	f10a 3aff 	add.w	sl, sl, #4294967295
 801eec0:	fa5f fa8a 	uxtb.w	sl, sl
 801eec4:	f1ba 0f02 	cmp.w	sl, #2
 801eec8:	d1ee      	bne.n	801eea8 <_scanf_float+0x2cc>
 801eeca:	3d03      	subs	r5, #3
 801eecc:	b2ed      	uxtb	r5, r5
 801eece:	1b76      	subs	r6, r6, r5
 801eed0:	6823      	ldr	r3, [r4, #0]
 801eed2:	05da      	lsls	r2, r3, #23
 801eed4:	d530      	bpl.n	801ef38 <_scanf_float+0x35c>
 801eed6:	055b      	lsls	r3, r3, #21
 801eed8:	d511      	bpl.n	801eefe <_scanf_float+0x322>
 801eeda:	9b01      	ldr	r3, [sp, #4]
 801eedc:	429e      	cmp	r6, r3
 801eede:	f67f aebf 	bls.w	801ec60 <_scanf_float+0x84>
 801eee2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801eee6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801eeea:	464a      	mov	r2, r9
 801eeec:	4640      	mov	r0, r8
 801eeee:	4798      	blx	r3
 801eef0:	6923      	ldr	r3, [r4, #16]
 801eef2:	3b01      	subs	r3, #1
 801eef4:	6123      	str	r3, [r4, #16]
 801eef6:	e7f0      	b.n	801eeda <_scanf_float+0x2fe>
 801eef8:	46aa      	mov	sl, r5
 801eefa:	46b3      	mov	fp, r6
 801eefc:	e7de      	b.n	801eebc <_scanf_float+0x2e0>
 801eefe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801ef02:	6923      	ldr	r3, [r4, #16]
 801ef04:	2965      	cmp	r1, #101	@ 0x65
 801ef06:	f103 33ff 	add.w	r3, r3, #4294967295
 801ef0a:	f106 35ff 	add.w	r5, r6, #4294967295
 801ef0e:	6123      	str	r3, [r4, #16]
 801ef10:	d00c      	beq.n	801ef2c <_scanf_float+0x350>
 801ef12:	2945      	cmp	r1, #69	@ 0x45
 801ef14:	d00a      	beq.n	801ef2c <_scanf_float+0x350>
 801ef16:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801ef1a:	464a      	mov	r2, r9
 801ef1c:	4640      	mov	r0, r8
 801ef1e:	4798      	blx	r3
 801ef20:	6923      	ldr	r3, [r4, #16]
 801ef22:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801ef26:	3b01      	subs	r3, #1
 801ef28:	1eb5      	subs	r5, r6, #2
 801ef2a:	6123      	str	r3, [r4, #16]
 801ef2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801ef30:	464a      	mov	r2, r9
 801ef32:	4640      	mov	r0, r8
 801ef34:	4798      	blx	r3
 801ef36:	462e      	mov	r6, r5
 801ef38:	6822      	ldr	r2, [r4, #0]
 801ef3a:	f012 0210 	ands.w	r2, r2, #16
 801ef3e:	d001      	beq.n	801ef44 <_scanf_float+0x368>
 801ef40:	2000      	movs	r0, #0
 801ef42:	e68e      	b.n	801ec62 <_scanf_float+0x86>
 801ef44:	7032      	strb	r2, [r6, #0]
 801ef46:	6823      	ldr	r3, [r4, #0]
 801ef48:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801ef4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801ef50:	d123      	bne.n	801ef9a <_scanf_float+0x3be>
 801ef52:	9b02      	ldr	r3, [sp, #8]
 801ef54:	429f      	cmp	r7, r3
 801ef56:	d00a      	beq.n	801ef6e <_scanf_float+0x392>
 801ef58:	1bda      	subs	r2, r3, r7
 801ef5a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801ef5e:	429e      	cmp	r6, r3
 801ef60:	bf28      	it	cs
 801ef62:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801ef66:	491e      	ldr	r1, [pc, #120]	@ (801efe0 <_scanf_float+0x404>)
 801ef68:	4630      	mov	r0, r6
 801ef6a:	f000 f9a5 	bl	801f2b8 <siprintf>
 801ef6e:	9901      	ldr	r1, [sp, #4]
 801ef70:	2200      	movs	r2, #0
 801ef72:	4640      	mov	r0, r8
 801ef74:	f002 fe82 	bl	8021c7c <_strtod_r>
 801ef78:	9b03      	ldr	r3, [sp, #12]
 801ef7a:	6821      	ldr	r1, [r4, #0]
 801ef7c:	681b      	ldr	r3, [r3, #0]
 801ef7e:	f011 0f02 	tst.w	r1, #2
 801ef82:	f103 0204 	add.w	r2, r3, #4
 801ef86:	d015      	beq.n	801efb4 <_scanf_float+0x3d8>
 801ef88:	9903      	ldr	r1, [sp, #12]
 801ef8a:	600a      	str	r2, [r1, #0]
 801ef8c:	681b      	ldr	r3, [r3, #0]
 801ef8e:	ed83 0b00 	vstr	d0, [r3]
 801ef92:	68e3      	ldr	r3, [r4, #12]
 801ef94:	3301      	adds	r3, #1
 801ef96:	60e3      	str	r3, [r4, #12]
 801ef98:	e7d2      	b.n	801ef40 <_scanf_float+0x364>
 801ef9a:	9b04      	ldr	r3, [sp, #16]
 801ef9c:	2b00      	cmp	r3, #0
 801ef9e:	d0e6      	beq.n	801ef6e <_scanf_float+0x392>
 801efa0:	9905      	ldr	r1, [sp, #20]
 801efa2:	230a      	movs	r3, #10
 801efa4:	3101      	adds	r1, #1
 801efa6:	4640      	mov	r0, r8
 801efa8:	f7ff f9e2 	bl	801e370 <_strtol_r>
 801efac:	9b04      	ldr	r3, [sp, #16]
 801efae:	9e05      	ldr	r6, [sp, #20]
 801efb0:	1ac2      	subs	r2, r0, r3
 801efb2:	e7d2      	b.n	801ef5a <_scanf_float+0x37e>
 801efb4:	f011 0f04 	tst.w	r1, #4
 801efb8:	9903      	ldr	r1, [sp, #12]
 801efba:	600a      	str	r2, [r1, #0]
 801efbc:	d1e6      	bne.n	801ef8c <_scanf_float+0x3b0>
 801efbe:	eeb4 0b40 	vcmp.f64	d0, d0
 801efc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801efc6:	681d      	ldr	r5, [r3, #0]
 801efc8:	d705      	bvc.n	801efd6 <_scanf_float+0x3fa>
 801efca:	4806      	ldr	r0, [pc, #24]	@ (801efe4 <_scanf_float+0x408>)
 801efcc:	f000 fcee 	bl	801f9ac <nanf>
 801efd0:	ed85 0a00 	vstr	s0, [r5]
 801efd4:	e7dd      	b.n	801ef92 <_scanf_float+0x3b6>
 801efd6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801efda:	e7f9      	b.n	801efd0 <_scanf_float+0x3f4>
 801efdc:	2700      	movs	r7, #0
 801efde:	e635      	b.n	801ec4c <_scanf_float+0x70>
 801efe0:	08027779 	.word	0x08027779
 801efe4:	08027811 	.word	0x08027811

0801efe8 <std>:
 801efe8:	2300      	movs	r3, #0
 801efea:	b510      	push	{r4, lr}
 801efec:	4604      	mov	r4, r0
 801efee:	e9c0 3300 	strd	r3, r3, [r0]
 801eff2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801eff6:	6083      	str	r3, [r0, #8]
 801eff8:	8181      	strh	r1, [r0, #12]
 801effa:	6643      	str	r3, [r0, #100]	@ 0x64
 801effc:	81c2      	strh	r2, [r0, #14]
 801effe:	6183      	str	r3, [r0, #24]
 801f000:	4619      	mov	r1, r3
 801f002:	2208      	movs	r2, #8
 801f004:	305c      	adds	r0, #92	@ 0x5c
 801f006:	f000 fae5 	bl	801f5d4 <memset>
 801f00a:	4b0d      	ldr	r3, [pc, #52]	@ (801f040 <std+0x58>)
 801f00c:	6263      	str	r3, [r4, #36]	@ 0x24
 801f00e:	4b0d      	ldr	r3, [pc, #52]	@ (801f044 <std+0x5c>)
 801f010:	62a3      	str	r3, [r4, #40]	@ 0x28
 801f012:	4b0d      	ldr	r3, [pc, #52]	@ (801f048 <std+0x60>)
 801f014:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801f016:	4b0d      	ldr	r3, [pc, #52]	@ (801f04c <std+0x64>)
 801f018:	6323      	str	r3, [r4, #48]	@ 0x30
 801f01a:	4b0d      	ldr	r3, [pc, #52]	@ (801f050 <std+0x68>)
 801f01c:	6224      	str	r4, [r4, #32]
 801f01e:	429c      	cmp	r4, r3
 801f020:	d006      	beq.n	801f030 <std+0x48>
 801f022:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801f026:	4294      	cmp	r4, r2
 801f028:	d002      	beq.n	801f030 <std+0x48>
 801f02a:	33d0      	adds	r3, #208	@ 0xd0
 801f02c:	429c      	cmp	r4, r3
 801f02e:	d105      	bne.n	801f03c <std+0x54>
 801f030:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801f034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f038:	f000 bca6 	b.w	801f988 <__retarget_lock_init_recursive>
 801f03c:	bd10      	pop	{r4, pc}
 801f03e:	bf00      	nop
 801f040:	0801f355 	.word	0x0801f355
 801f044:	0801f37b 	.word	0x0801f37b
 801f048:	0801f3b3 	.word	0x0801f3b3
 801f04c:	0801f3d7 	.word	0x0801f3d7
 801f050:	200689e0 	.word	0x200689e0

0801f054 <stdio_exit_handler>:
 801f054:	4a02      	ldr	r2, [pc, #8]	@ (801f060 <stdio_exit_handler+0xc>)
 801f056:	4903      	ldr	r1, [pc, #12]	@ (801f064 <stdio_exit_handler+0x10>)
 801f058:	4803      	ldr	r0, [pc, #12]	@ (801f068 <stdio_exit_handler+0x14>)
 801f05a:	f000 b869 	b.w	801f130 <_fwalk_sglue>
 801f05e:	bf00      	nop
 801f060:	20000040 	.word	0x20000040
 801f064:	08022901 	.word	0x08022901
 801f068:	20000050 	.word	0x20000050

0801f06c <cleanup_stdio>:
 801f06c:	6841      	ldr	r1, [r0, #4]
 801f06e:	4b0c      	ldr	r3, [pc, #48]	@ (801f0a0 <cleanup_stdio+0x34>)
 801f070:	4299      	cmp	r1, r3
 801f072:	b510      	push	{r4, lr}
 801f074:	4604      	mov	r4, r0
 801f076:	d001      	beq.n	801f07c <cleanup_stdio+0x10>
 801f078:	f003 fc42 	bl	8022900 <_fflush_r>
 801f07c:	68a1      	ldr	r1, [r4, #8]
 801f07e:	4b09      	ldr	r3, [pc, #36]	@ (801f0a4 <cleanup_stdio+0x38>)
 801f080:	4299      	cmp	r1, r3
 801f082:	d002      	beq.n	801f08a <cleanup_stdio+0x1e>
 801f084:	4620      	mov	r0, r4
 801f086:	f003 fc3b 	bl	8022900 <_fflush_r>
 801f08a:	68e1      	ldr	r1, [r4, #12]
 801f08c:	4b06      	ldr	r3, [pc, #24]	@ (801f0a8 <cleanup_stdio+0x3c>)
 801f08e:	4299      	cmp	r1, r3
 801f090:	d004      	beq.n	801f09c <cleanup_stdio+0x30>
 801f092:	4620      	mov	r0, r4
 801f094:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f098:	f003 bc32 	b.w	8022900 <_fflush_r>
 801f09c:	bd10      	pop	{r4, pc}
 801f09e:	bf00      	nop
 801f0a0:	200689e0 	.word	0x200689e0
 801f0a4:	20068a48 	.word	0x20068a48
 801f0a8:	20068ab0 	.word	0x20068ab0

0801f0ac <global_stdio_init.part.0>:
 801f0ac:	b510      	push	{r4, lr}
 801f0ae:	4b0b      	ldr	r3, [pc, #44]	@ (801f0dc <global_stdio_init.part.0+0x30>)
 801f0b0:	4c0b      	ldr	r4, [pc, #44]	@ (801f0e0 <global_stdio_init.part.0+0x34>)
 801f0b2:	4a0c      	ldr	r2, [pc, #48]	@ (801f0e4 <global_stdio_init.part.0+0x38>)
 801f0b4:	601a      	str	r2, [r3, #0]
 801f0b6:	4620      	mov	r0, r4
 801f0b8:	2200      	movs	r2, #0
 801f0ba:	2104      	movs	r1, #4
 801f0bc:	f7ff ff94 	bl	801efe8 <std>
 801f0c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801f0c4:	2201      	movs	r2, #1
 801f0c6:	2109      	movs	r1, #9
 801f0c8:	f7ff ff8e 	bl	801efe8 <std>
 801f0cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801f0d0:	2202      	movs	r2, #2
 801f0d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f0d6:	2112      	movs	r1, #18
 801f0d8:	f7ff bf86 	b.w	801efe8 <std>
 801f0dc:	20068b18 	.word	0x20068b18
 801f0e0:	200689e0 	.word	0x200689e0
 801f0e4:	0801f055 	.word	0x0801f055

0801f0e8 <__sfp_lock_acquire>:
 801f0e8:	4801      	ldr	r0, [pc, #4]	@ (801f0f0 <__sfp_lock_acquire+0x8>)
 801f0ea:	f000 bc4e 	b.w	801f98a <__retarget_lock_acquire_recursive>
 801f0ee:	bf00      	nop
 801f0f0:	20068b21 	.word	0x20068b21

0801f0f4 <__sfp_lock_release>:
 801f0f4:	4801      	ldr	r0, [pc, #4]	@ (801f0fc <__sfp_lock_release+0x8>)
 801f0f6:	f000 bc49 	b.w	801f98c <__retarget_lock_release_recursive>
 801f0fa:	bf00      	nop
 801f0fc:	20068b21 	.word	0x20068b21

0801f100 <__sinit>:
 801f100:	b510      	push	{r4, lr}
 801f102:	4604      	mov	r4, r0
 801f104:	f7ff fff0 	bl	801f0e8 <__sfp_lock_acquire>
 801f108:	6a23      	ldr	r3, [r4, #32]
 801f10a:	b11b      	cbz	r3, 801f114 <__sinit+0x14>
 801f10c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f110:	f7ff bff0 	b.w	801f0f4 <__sfp_lock_release>
 801f114:	4b04      	ldr	r3, [pc, #16]	@ (801f128 <__sinit+0x28>)
 801f116:	6223      	str	r3, [r4, #32]
 801f118:	4b04      	ldr	r3, [pc, #16]	@ (801f12c <__sinit+0x2c>)
 801f11a:	681b      	ldr	r3, [r3, #0]
 801f11c:	2b00      	cmp	r3, #0
 801f11e:	d1f5      	bne.n	801f10c <__sinit+0xc>
 801f120:	f7ff ffc4 	bl	801f0ac <global_stdio_init.part.0>
 801f124:	e7f2      	b.n	801f10c <__sinit+0xc>
 801f126:	bf00      	nop
 801f128:	0801f06d 	.word	0x0801f06d
 801f12c:	20068b18 	.word	0x20068b18

0801f130 <_fwalk_sglue>:
 801f130:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f134:	4607      	mov	r7, r0
 801f136:	4688      	mov	r8, r1
 801f138:	4614      	mov	r4, r2
 801f13a:	2600      	movs	r6, #0
 801f13c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801f140:	f1b9 0901 	subs.w	r9, r9, #1
 801f144:	d505      	bpl.n	801f152 <_fwalk_sglue+0x22>
 801f146:	6824      	ldr	r4, [r4, #0]
 801f148:	2c00      	cmp	r4, #0
 801f14a:	d1f7      	bne.n	801f13c <_fwalk_sglue+0xc>
 801f14c:	4630      	mov	r0, r6
 801f14e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f152:	89ab      	ldrh	r3, [r5, #12]
 801f154:	2b01      	cmp	r3, #1
 801f156:	d907      	bls.n	801f168 <_fwalk_sglue+0x38>
 801f158:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801f15c:	3301      	adds	r3, #1
 801f15e:	d003      	beq.n	801f168 <_fwalk_sglue+0x38>
 801f160:	4629      	mov	r1, r5
 801f162:	4638      	mov	r0, r7
 801f164:	47c0      	blx	r8
 801f166:	4306      	orrs	r6, r0
 801f168:	3568      	adds	r5, #104	@ 0x68
 801f16a:	e7e9      	b.n	801f140 <_fwalk_sglue+0x10>

0801f16c <iprintf>:
 801f16c:	b40f      	push	{r0, r1, r2, r3}
 801f16e:	b507      	push	{r0, r1, r2, lr}
 801f170:	4906      	ldr	r1, [pc, #24]	@ (801f18c <iprintf+0x20>)
 801f172:	ab04      	add	r3, sp, #16
 801f174:	6808      	ldr	r0, [r1, #0]
 801f176:	f853 2b04 	ldr.w	r2, [r3], #4
 801f17a:	6881      	ldr	r1, [r0, #8]
 801f17c:	9301      	str	r3, [sp, #4]
 801f17e:	f003 f8d5 	bl	802232c <_vfiprintf_r>
 801f182:	b003      	add	sp, #12
 801f184:	f85d eb04 	ldr.w	lr, [sp], #4
 801f188:	b004      	add	sp, #16
 801f18a:	4770      	bx	lr
 801f18c:	2000004c 	.word	0x2000004c

0801f190 <_puts_r>:
 801f190:	6a03      	ldr	r3, [r0, #32]
 801f192:	b570      	push	{r4, r5, r6, lr}
 801f194:	6884      	ldr	r4, [r0, #8]
 801f196:	4605      	mov	r5, r0
 801f198:	460e      	mov	r6, r1
 801f19a:	b90b      	cbnz	r3, 801f1a0 <_puts_r+0x10>
 801f19c:	f7ff ffb0 	bl	801f100 <__sinit>
 801f1a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801f1a2:	07db      	lsls	r3, r3, #31
 801f1a4:	d405      	bmi.n	801f1b2 <_puts_r+0x22>
 801f1a6:	89a3      	ldrh	r3, [r4, #12]
 801f1a8:	0598      	lsls	r0, r3, #22
 801f1aa:	d402      	bmi.n	801f1b2 <_puts_r+0x22>
 801f1ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f1ae:	f000 fbec 	bl	801f98a <__retarget_lock_acquire_recursive>
 801f1b2:	89a3      	ldrh	r3, [r4, #12]
 801f1b4:	0719      	lsls	r1, r3, #28
 801f1b6:	d502      	bpl.n	801f1be <_puts_r+0x2e>
 801f1b8:	6923      	ldr	r3, [r4, #16]
 801f1ba:	2b00      	cmp	r3, #0
 801f1bc:	d135      	bne.n	801f22a <_puts_r+0x9a>
 801f1be:	4621      	mov	r1, r4
 801f1c0:	4628      	mov	r0, r5
 801f1c2:	f000 f987 	bl	801f4d4 <__swsetup_r>
 801f1c6:	b380      	cbz	r0, 801f22a <_puts_r+0x9a>
 801f1c8:	f04f 35ff 	mov.w	r5, #4294967295
 801f1cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801f1ce:	07da      	lsls	r2, r3, #31
 801f1d0:	d405      	bmi.n	801f1de <_puts_r+0x4e>
 801f1d2:	89a3      	ldrh	r3, [r4, #12]
 801f1d4:	059b      	lsls	r3, r3, #22
 801f1d6:	d402      	bmi.n	801f1de <_puts_r+0x4e>
 801f1d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f1da:	f000 fbd7 	bl	801f98c <__retarget_lock_release_recursive>
 801f1de:	4628      	mov	r0, r5
 801f1e0:	bd70      	pop	{r4, r5, r6, pc}
 801f1e2:	2b00      	cmp	r3, #0
 801f1e4:	da04      	bge.n	801f1f0 <_puts_r+0x60>
 801f1e6:	69a2      	ldr	r2, [r4, #24]
 801f1e8:	429a      	cmp	r2, r3
 801f1ea:	dc17      	bgt.n	801f21c <_puts_r+0x8c>
 801f1ec:	290a      	cmp	r1, #10
 801f1ee:	d015      	beq.n	801f21c <_puts_r+0x8c>
 801f1f0:	6823      	ldr	r3, [r4, #0]
 801f1f2:	1c5a      	adds	r2, r3, #1
 801f1f4:	6022      	str	r2, [r4, #0]
 801f1f6:	7019      	strb	r1, [r3, #0]
 801f1f8:	68a3      	ldr	r3, [r4, #8]
 801f1fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801f1fe:	3b01      	subs	r3, #1
 801f200:	60a3      	str	r3, [r4, #8]
 801f202:	2900      	cmp	r1, #0
 801f204:	d1ed      	bne.n	801f1e2 <_puts_r+0x52>
 801f206:	2b00      	cmp	r3, #0
 801f208:	da11      	bge.n	801f22e <_puts_r+0x9e>
 801f20a:	4622      	mov	r2, r4
 801f20c:	210a      	movs	r1, #10
 801f20e:	4628      	mov	r0, r5
 801f210:	f000 f922 	bl	801f458 <__swbuf_r>
 801f214:	3001      	adds	r0, #1
 801f216:	d0d7      	beq.n	801f1c8 <_puts_r+0x38>
 801f218:	250a      	movs	r5, #10
 801f21a:	e7d7      	b.n	801f1cc <_puts_r+0x3c>
 801f21c:	4622      	mov	r2, r4
 801f21e:	4628      	mov	r0, r5
 801f220:	f000 f91a 	bl	801f458 <__swbuf_r>
 801f224:	3001      	adds	r0, #1
 801f226:	d1e7      	bne.n	801f1f8 <_puts_r+0x68>
 801f228:	e7ce      	b.n	801f1c8 <_puts_r+0x38>
 801f22a:	3e01      	subs	r6, #1
 801f22c:	e7e4      	b.n	801f1f8 <_puts_r+0x68>
 801f22e:	6823      	ldr	r3, [r4, #0]
 801f230:	1c5a      	adds	r2, r3, #1
 801f232:	6022      	str	r2, [r4, #0]
 801f234:	220a      	movs	r2, #10
 801f236:	701a      	strb	r2, [r3, #0]
 801f238:	e7ee      	b.n	801f218 <_puts_r+0x88>
	...

0801f23c <puts>:
 801f23c:	4b02      	ldr	r3, [pc, #8]	@ (801f248 <puts+0xc>)
 801f23e:	4601      	mov	r1, r0
 801f240:	6818      	ldr	r0, [r3, #0]
 801f242:	f7ff bfa5 	b.w	801f190 <_puts_r>
 801f246:	bf00      	nop
 801f248:	2000004c 	.word	0x2000004c

0801f24c <sniprintf>:
 801f24c:	b40c      	push	{r2, r3}
 801f24e:	b530      	push	{r4, r5, lr}
 801f250:	4b18      	ldr	r3, [pc, #96]	@ (801f2b4 <sniprintf+0x68>)
 801f252:	1e0c      	subs	r4, r1, #0
 801f254:	681d      	ldr	r5, [r3, #0]
 801f256:	b09d      	sub	sp, #116	@ 0x74
 801f258:	da08      	bge.n	801f26c <sniprintf+0x20>
 801f25a:	238b      	movs	r3, #139	@ 0x8b
 801f25c:	602b      	str	r3, [r5, #0]
 801f25e:	f04f 30ff 	mov.w	r0, #4294967295
 801f262:	b01d      	add	sp, #116	@ 0x74
 801f264:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801f268:	b002      	add	sp, #8
 801f26a:	4770      	bx	lr
 801f26c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801f270:	f8ad 3014 	strh.w	r3, [sp, #20]
 801f274:	f04f 0300 	mov.w	r3, #0
 801f278:	931b      	str	r3, [sp, #108]	@ 0x6c
 801f27a:	bf14      	ite	ne
 801f27c:	f104 33ff 	addne.w	r3, r4, #4294967295
 801f280:	4623      	moveq	r3, r4
 801f282:	9304      	str	r3, [sp, #16]
 801f284:	9307      	str	r3, [sp, #28]
 801f286:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801f28a:	9002      	str	r0, [sp, #8]
 801f28c:	9006      	str	r0, [sp, #24]
 801f28e:	f8ad 3016 	strh.w	r3, [sp, #22]
 801f292:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801f294:	ab21      	add	r3, sp, #132	@ 0x84
 801f296:	a902      	add	r1, sp, #8
 801f298:	4628      	mov	r0, r5
 801f29a:	9301      	str	r3, [sp, #4]
 801f29c:	f002 fd50 	bl	8021d40 <_svfiprintf_r>
 801f2a0:	1c43      	adds	r3, r0, #1
 801f2a2:	bfbc      	itt	lt
 801f2a4:	238b      	movlt	r3, #139	@ 0x8b
 801f2a6:	602b      	strlt	r3, [r5, #0]
 801f2a8:	2c00      	cmp	r4, #0
 801f2aa:	d0da      	beq.n	801f262 <sniprintf+0x16>
 801f2ac:	9b02      	ldr	r3, [sp, #8]
 801f2ae:	2200      	movs	r2, #0
 801f2b0:	701a      	strb	r2, [r3, #0]
 801f2b2:	e7d6      	b.n	801f262 <sniprintf+0x16>
 801f2b4:	2000004c 	.word	0x2000004c

0801f2b8 <siprintf>:
 801f2b8:	b40e      	push	{r1, r2, r3}
 801f2ba:	b510      	push	{r4, lr}
 801f2bc:	b09d      	sub	sp, #116	@ 0x74
 801f2be:	ab1f      	add	r3, sp, #124	@ 0x7c
 801f2c0:	9002      	str	r0, [sp, #8]
 801f2c2:	9006      	str	r0, [sp, #24]
 801f2c4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801f2c8:	480a      	ldr	r0, [pc, #40]	@ (801f2f4 <siprintf+0x3c>)
 801f2ca:	9107      	str	r1, [sp, #28]
 801f2cc:	9104      	str	r1, [sp, #16]
 801f2ce:	490a      	ldr	r1, [pc, #40]	@ (801f2f8 <siprintf+0x40>)
 801f2d0:	f853 2b04 	ldr.w	r2, [r3], #4
 801f2d4:	9105      	str	r1, [sp, #20]
 801f2d6:	2400      	movs	r4, #0
 801f2d8:	a902      	add	r1, sp, #8
 801f2da:	6800      	ldr	r0, [r0, #0]
 801f2dc:	9301      	str	r3, [sp, #4]
 801f2de:	941b      	str	r4, [sp, #108]	@ 0x6c
 801f2e0:	f002 fd2e 	bl	8021d40 <_svfiprintf_r>
 801f2e4:	9b02      	ldr	r3, [sp, #8]
 801f2e6:	701c      	strb	r4, [r3, #0]
 801f2e8:	b01d      	add	sp, #116	@ 0x74
 801f2ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f2ee:	b003      	add	sp, #12
 801f2f0:	4770      	bx	lr
 801f2f2:	bf00      	nop
 801f2f4:	2000004c 	.word	0x2000004c
 801f2f8:	ffff0208 	.word	0xffff0208

0801f2fc <siscanf>:
 801f2fc:	b40e      	push	{r1, r2, r3}
 801f2fe:	b570      	push	{r4, r5, r6, lr}
 801f300:	b09d      	sub	sp, #116	@ 0x74
 801f302:	ac21      	add	r4, sp, #132	@ 0x84
 801f304:	2500      	movs	r5, #0
 801f306:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801f30a:	f854 6b04 	ldr.w	r6, [r4], #4
 801f30e:	f8ad 2014 	strh.w	r2, [sp, #20]
 801f312:	951b      	str	r5, [sp, #108]	@ 0x6c
 801f314:	9002      	str	r0, [sp, #8]
 801f316:	9006      	str	r0, [sp, #24]
 801f318:	f7e0 fff2 	bl	8000300 <strlen>
 801f31c:	4b0b      	ldr	r3, [pc, #44]	@ (801f34c <siscanf+0x50>)
 801f31e:	9003      	str	r0, [sp, #12]
 801f320:	9007      	str	r0, [sp, #28]
 801f322:	480b      	ldr	r0, [pc, #44]	@ (801f350 <siscanf+0x54>)
 801f324:	930b      	str	r3, [sp, #44]	@ 0x2c
 801f326:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801f32a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801f32e:	4632      	mov	r2, r6
 801f330:	4623      	mov	r3, r4
 801f332:	a902      	add	r1, sp, #8
 801f334:	6800      	ldr	r0, [r0, #0]
 801f336:	950f      	str	r5, [sp, #60]	@ 0x3c
 801f338:	9514      	str	r5, [sp, #80]	@ 0x50
 801f33a:	9401      	str	r4, [sp, #4]
 801f33c:	f002 fe56 	bl	8021fec <__ssvfiscanf_r>
 801f340:	b01d      	add	sp, #116	@ 0x74
 801f342:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801f346:	b003      	add	sp, #12
 801f348:	4770      	bx	lr
 801f34a:	bf00      	nop
 801f34c:	0801f377 	.word	0x0801f377
 801f350:	2000004c 	.word	0x2000004c

0801f354 <__sread>:
 801f354:	b510      	push	{r4, lr}
 801f356:	460c      	mov	r4, r1
 801f358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f35c:	f000 fac6 	bl	801f8ec <_read_r>
 801f360:	2800      	cmp	r0, #0
 801f362:	bfab      	itete	ge
 801f364:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801f366:	89a3      	ldrhlt	r3, [r4, #12]
 801f368:	181b      	addge	r3, r3, r0
 801f36a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801f36e:	bfac      	ite	ge
 801f370:	6563      	strge	r3, [r4, #84]	@ 0x54
 801f372:	81a3      	strhlt	r3, [r4, #12]
 801f374:	bd10      	pop	{r4, pc}

0801f376 <__seofread>:
 801f376:	2000      	movs	r0, #0
 801f378:	4770      	bx	lr

0801f37a <__swrite>:
 801f37a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f37e:	461f      	mov	r7, r3
 801f380:	898b      	ldrh	r3, [r1, #12]
 801f382:	05db      	lsls	r3, r3, #23
 801f384:	4605      	mov	r5, r0
 801f386:	460c      	mov	r4, r1
 801f388:	4616      	mov	r6, r2
 801f38a:	d505      	bpl.n	801f398 <__swrite+0x1e>
 801f38c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f390:	2302      	movs	r3, #2
 801f392:	2200      	movs	r2, #0
 801f394:	f000 fa98 	bl	801f8c8 <_lseek_r>
 801f398:	89a3      	ldrh	r3, [r4, #12]
 801f39a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f39e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801f3a2:	81a3      	strh	r3, [r4, #12]
 801f3a4:	4632      	mov	r2, r6
 801f3a6:	463b      	mov	r3, r7
 801f3a8:	4628      	mov	r0, r5
 801f3aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f3ae:	f000 baaf 	b.w	801f910 <_write_r>

0801f3b2 <__sseek>:
 801f3b2:	b510      	push	{r4, lr}
 801f3b4:	460c      	mov	r4, r1
 801f3b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f3ba:	f000 fa85 	bl	801f8c8 <_lseek_r>
 801f3be:	1c43      	adds	r3, r0, #1
 801f3c0:	89a3      	ldrh	r3, [r4, #12]
 801f3c2:	bf15      	itete	ne
 801f3c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 801f3c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801f3ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801f3ce:	81a3      	strheq	r3, [r4, #12]
 801f3d0:	bf18      	it	ne
 801f3d2:	81a3      	strhne	r3, [r4, #12]
 801f3d4:	bd10      	pop	{r4, pc}

0801f3d6 <__sclose>:
 801f3d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f3da:	f000 ba07 	b.w	801f7ec <_close_r>

0801f3de <_vsniprintf_r>:
 801f3de:	b530      	push	{r4, r5, lr}
 801f3e0:	4614      	mov	r4, r2
 801f3e2:	2c00      	cmp	r4, #0
 801f3e4:	b09b      	sub	sp, #108	@ 0x6c
 801f3e6:	4605      	mov	r5, r0
 801f3e8:	461a      	mov	r2, r3
 801f3ea:	da05      	bge.n	801f3f8 <_vsniprintf_r+0x1a>
 801f3ec:	238b      	movs	r3, #139	@ 0x8b
 801f3ee:	6003      	str	r3, [r0, #0]
 801f3f0:	f04f 30ff 	mov.w	r0, #4294967295
 801f3f4:	b01b      	add	sp, #108	@ 0x6c
 801f3f6:	bd30      	pop	{r4, r5, pc}
 801f3f8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801f3fc:	f8ad 300c 	strh.w	r3, [sp, #12]
 801f400:	f04f 0300 	mov.w	r3, #0
 801f404:	9319      	str	r3, [sp, #100]	@ 0x64
 801f406:	bf14      	ite	ne
 801f408:	f104 33ff 	addne.w	r3, r4, #4294967295
 801f40c:	4623      	moveq	r3, r4
 801f40e:	9302      	str	r3, [sp, #8]
 801f410:	9305      	str	r3, [sp, #20]
 801f412:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801f416:	9100      	str	r1, [sp, #0]
 801f418:	9104      	str	r1, [sp, #16]
 801f41a:	f8ad 300e 	strh.w	r3, [sp, #14]
 801f41e:	4669      	mov	r1, sp
 801f420:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801f422:	f002 fc8d 	bl	8021d40 <_svfiprintf_r>
 801f426:	1c43      	adds	r3, r0, #1
 801f428:	bfbc      	itt	lt
 801f42a:	238b      	movlt	r3, #139	@ 0x8b
 801f42c:	602b      	strlt	r3, [r5, #0]
 801f42e:	2c00      	cmp	r4, #0
 801f430:	d0e0      	beq.n	801f3f4 <_vsniprintf_r+0x16>
 801f432:	9b00      	ldr	r3, [sp, #0]
 801f434:	2200      	movs	r2, #0
 801f436:	701a      	strb	r2, [r3, #0]
 801f438:	e7dc      	b.n	801f3f4 <_vsniprintf_r+0x16>
	...

0801f43c <vsniprintf>:
 801f43c:	b507      	push	{r0, r1, r2, lr}
 801f43e:	9300      	str	r3, [sp, #0]
 801f440:	4613      	mov	r3, r2
 801f442:	460a      	mov	r2, r1
 801f444:	4601      	mov	r1, r0
 801f446:	4803      	ldr	r0, [pc, #12]	@ (801f454 <vsniprintf+0x18>)
 801f448:	6800      	ldr	r0, [r0, #0]
 801f44a:	f7ff ffc8 	bl	801f3de <_vsniprintf_r>
 801f44e:	b003      	add	sp, #12
 801f450:	f85d fb04 	ldr.w	pc, [sp], #4
 801f454:	2000004c 	.word	0x2000004c

0801f458 <__swbuf_r>:
 801f458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f45a:	460e      	mov	r6, r1
 801f45c:	4614      	mov	r4, r2
 801f45e:	4605      	mov	r5, r0
 801f460:	b118      	cbz	r0, 801f46a <__swbuf_r+0x12>
 801f462:	6a03      	ldr	r3, [r0, #32]
 801f464:	b90b      	cbnz	r3, 801f46a <__swbuf_r+0x12>
 801f466:	f7ff fe4b 	bl	801f100 <__sinit>
 801f46a:	69a3      	ldr	r3, [r4, #24]
 801f46c:	60a3      	str	r3, [r4, #8]
 801f46e:	89a3      	ldrh	r3, [r4, #12]
 801f470:	071a      	lsls	r2, r3, #28
 801f472:	d501      	bpl.n	801f478 <__swbuf_r+0x20>
 801f474:	6923      	ldr	r3, [r4, #16]
 801f476:	b943      	cbnz	r3, 801f48a <__swbuf_r+0x32>
 801f478:	4621      	mov	r1, r4
 801f47a:	4628      	mov	r0, r5
 801f47c:	f000 f82a 	bl	801f4d4 <__swsetup_r>
 801f480:	b118      	cbz	r0, 801f48a <__swbuf_r+0x32>
 801f482:	f04f 37ff 	mov.w	r7, #4294967295
 801f486:	4638      	mov	r0, r7
 801f488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f48a:	6823      	ldr	r3, [r4, #0]
 801f48c:	6922      	ldr	r2, [r4, #16]
 801f48e:	1a98      	subs	r0, r3, r2
 801f490:	6963      	ldr	r3, [r4, #20]
 801f492:	b2f6      	uxtb	r6, r6
 801f494:	4283      	cmp	r3, r0
 801f496:	4637      	mov	r7, r6
 801f498:	dc05      	bgt.n	801f4a6 <__swbuf_r+0x4e>
 801f49a:	4621      	mov	r1, r4
 801f49c:	4628      	mov	r0, r5
 801f49e:	f003 fa2f 	bl	8022900 <_fflush_r>
 801f4a2:	2800      	cmp	r0, #0
 801f4a4:	d1ed      	bne.n	801f482 <__swbuf_r+0x2a>
 801f4a6:	68a3      	ldr	r3, [r4, #8]
 801f4a8:	3b01      	subs	r3, #1
 801f4aa:	60a3      	str	r3, [r4, #8]
 801f4ac:	6823      	ldr	r3, [r4, #0]
 801f4ae:	1c5a      	adds	r2, r3, #1
 801f4b0:	6022      	str	r2, [r4, #0]
 801f4b2:	701e      	strb	r6, [r3, #0]
 801f4b4:	6962      	ldr	r2, [r4, #20]
 801f4b6:	1c43      	adds	r3, r0, #1
 801f4b8:	429a      	cmp	r2, r3
 801f4ba:	d004      	beq.n	801f4c6 <__swbuf_r+0x6e>
 801f4bc:	89a3      	ldrh	r3, [r4, #12]
 801f4be:	07db      	lsls	r3, r3, #31
 801f4c0:	d5e1      	bpl.n	801f486 <__swbuf_r+0x2e>
 801f4c2:	2e0a      	cmp	r6, #10
 801f4c4:	d1df      	bne.n	801f486 <__swbuf_r+0x2e>
 801f4c6:	4621      	mov	r1, r4
 801f4c8:	4628      	mov	r0, r5
 801f4ca:	f003 fa19 	bl	8022900 <_fflush_r>
 801f4ce:	2800      	cmp	r0, #0
 801f4d0:	d0d9      	beq.n	801f486 <__swbuf_r+0x2e>
 801f4d2:	e7d6      	b.n	801f482 <__swbuf_r+0x2a>

0801f4d4 <__swsetup_r>:
 801f4d4:	b538      	push	{r3, r4, r5, lr}
 801f4d6:	4b29      	ldr	r3, [pc, #164]	@ (801f57c <__swsetup_r+0xa8>)
 801f4d8:	4605      	mov	r5, r0
 801f4da:	6818      	ldr	r0, [r3, #0]
 801f4dc:	460c      	mov	r4, r1
 801f4de:	b118      	cbz	r0, 801f4e8 <__swsetup_r+0x14>
 801f4e0:	6a03      	ldr	r3, [r0, #32]
 801f4e2:	b90b      	cbnz	r3, 801f4e8 <__swsetup_r+0x14>
 801f4e4:	f7ff fe0c 	bl	801f100 <__sinit>
 801f4e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f4ec:	0719      	lsls	r1, r3, #28
 801f4ee:	d422      	bmi.n	801f536 <__swsetup_r+0x62>
 801f4f0:	06da      	lsls	r2, r3, #27
 801f4f2:	d407      	bmi.n	801f504 <__swsetup_r+0x30>
 801f4f4:	2209      	movs	r2, #9
 801f4f6:	602a      	str	r2, [r5, #0]
 801f4f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f4fc:	81a3      	strh	r3, [r4, #12]
 801f4fe:	f04f 30ff 	mov.w	r0, #4294967295
 801f502:	e033      	b.n	801f56c <__swsetup_r+0x98>
 801f504:	0758      	lsls	r0, r3, #29
 801f506:	d512      	bpl.n	801f52e <__swsetup_r+0x5a>
 801f508:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f50a:	b141      	cbz	r1, 801f51e <__swsetup_r+0x4a>
 801f50c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f510:	4299      	cmp	r1, r3
 801f512:	d002      	beq.n	801f51a <__swsetup_r+0x46>
 801f514:	4628      	mov	r0, r5
 801f516:	f001 f855 	bl	80205c4 <_free_r>
 801f51a:	2300      	movs	r3, #0
 801f51c:	6363      	str	r3, [r4, #52]	@ 0x34
 801f51e:	89a3      	ldrh	r3, [r4, #12]
 801f520:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801f524:	81a3      	strh	r3, [r4, #12]
 801f526:	2300      	movs	r3, #0
 801f528:	6063      	str	r3, [r4, #4]
 801f52a:	6923      	ldr	r3, [r4, #16]
 801f52c:	6023      	str	r3, [r4, #0]
 801f52e:	89a3      	ldrh	r3, [r4, #12]
 801f530:	f043 0308 	orr.w	r3, r3, #8
 801f534:	81a3      	strh	r3, [r4, #12]
 801f536:	6923      	ldr	r3, [r4, #16]
 801f538:	b94b      	cbnz	r3, 801f54e <__swsetup_r+0x7a>
 801f53a:	89a3      	ldrh	r3, [r4, #12]
 801f53c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801f540:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801f544:	d003      	beq.n	801f54e <__swsetup_r+0x7a>
 801f546:	4621      	mov	r1, r4
 801f548:	4628      	mov	r0, r5
 801f54a:	f003 fa39 	bl	80229c0 <__smakebuf_r>
 801f54e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f552:	f013 0201 	ands.w	r2, r3, #1
 801f556:	d00a      	beq.n	801f56e <__swsetup_r+0x9a>
 801f558:	2200      	movs	r2, #0
 801f55a:	60a2      	str	r2, [r4, #8]
 801f55c:	6962      	ldr	r2, [r4, #20]
 801f55e:	4252      	negs	r2, r2
 801f560:	61a2      	str	r2, [r4, #24]
 801f562:	6922      	ldr	r2, [r4, #16]
 801f564:	b942      	cbnz	r2, 801f578 <__swsetup_r+0xa4>
 801f566:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801f56a:	d1c5      	bne.n	801f4f8 <__swsetup_r+0x24>
 801f56c:	bd38      	pop	{r3, r4, r5, pc}
 801f56e:	0799      	lsls	r1, r3, #30
 801f570:	bf58      	it	pl
 801f572:	6962      	ldrpl	r2, [r4, #20]
 801f574:	60a2      	str	r2, [r4, #8]
 801f576:	e7f4      	b.n	801f562 <__swsetup_r+0x8e>
 801f578:	2000      	movs	r0, #0
 801f57a:	e7f7      	b.n	801f56c <__swsetup_r+0x98>
 801f57c:	2000004c 	.word	0x2000004c

0801f580 <memcmp>:
 801f580:	b510      	push	{r4, lr}
 801f582:	3901      	subs	r1, #1
 801f584:	4402      	add	r2, r0
 801f586:	4290      	cmp	r0, r2
 801f588:	d101      	bne.n	801f58e <memcmp+0xe>
 801f58a:	2000      	movs	r0, #0
 801f58c:	e005      	b.n	801f59a <memcmp+0x1a>
 801f58e:	7803      	ldrb	r3, [r0, #0]
 801f590:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801f594:	42a3      	cmp	r3, r4
 801f596:	d001      	beq.n	801f59c <memcmp+0x1c>
 801f598:	1b18      	subs	r0, r3, r4
 801f59a:	bd10      	pop	{r4, pc}
 801f59c:	3001      	adds	r0, #1
 801f59e:	e7f2      	b.n	801f586 <memcmp+0x6>

0801f5a0 <memmove>:
 801f5a0:	4288      	cmp	r0, r1
 801f5a2:	b510      	push	{r4, lr}
 801f5a4:	eb01 0402 	add.w	r4, r1, r2
 801f5a8:	d902      	bls.n	801f5b0 <memmove+0x10>
 801f5aa:	4284      	cmp	r4, r0
 801f5ac:	4623      	mov	r3, r4
 801f5ae:	d807      	bhi.n	801f5c0 <memmove+0x20>
 801f5b0:	1e43      	subs	r3, r0, #1
 801f5b2:	42a1      	cmp	r1, r4
 801f5b4:	d008      	beq.n	801f5c8 <memmove+0x28>
 801f5b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801f5ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 801f5be:	e7f8      	b.n	801f5b2 <memmove+0x12>
 801f5c0:	4402      	add	r2, r0
 801f5c2:	4601      	mov	r1, r0
 801f5c4:	428a      	cmp	r2, r1
 801f5c6:	d100      	bne.n	801f5ca <memmove+0x2a>
 801f5c8:	bd10      	pop	{r4, pc}
 801f5ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801f5ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801f5d2:	e7f7      	b.n	801f5c4 <memmove+0x24>

0801f5d4 <memset>:
 801f5d4:	4402      	add	r2, r0
 801f5d6:	4603      	mov	r3, r0
 801f5d8:	4293      	cmp	r3, r2
 801f5da:	d100      	bne.n	801f5de <memset+0xa>
 801f5dc:	4770      	bx	lr
 801f5de:	f803 1b01 	strb.w	r1, [r3], #1
 801f5e2:	e7f9      	b.n	801f5d8 <memset+0x4>

0801f5e4 <strncmp>:
 801f5e4:	b510      	push	{r4, lr}
 801f5e6:	b16a      	cbz	r2, 801f604 <strncmp+0x20>
 801f5e8:	3901      	subs	r1, #1
 801f5ea:	1884      	adds	r4, r0, r2
 801f5ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f5f0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801f5f4:	429a      	cmp	r2, r3
 801f5f6:	d103      	bne.n	801f600 <strncmp+0x1c>
 801f5f8:	42a0      	cmp	r0, r4
 801f5fa:	d001      	beq.n	801f600 <strncmp+0x1c>
 801f5fc:	2a00      	cmp	r2, #0
 801f5fe:	d1f5      	bne.n	801f5ec <strncmp+0x8>
 801f600:	1ad0      	subs	r0, r2, r3
 801f602:	bd10      	pop	{r4, pc}
 801f604:	4610      	mov	r0, r2
 801f606:	e7fc      	b.n	801f602 <strncmp+0x1e>

0801f608 <strncpy>:
 801f608:	b510      	push	{r4, lr}
 801f60a:	3901      	subs	r1, #1
 801f60c:	4603      	mov	r3, r0
 801f60e:	b132      	cbz	r2, 801f61e <strncpy+0x16>
 801f610:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801f614:	f803 4b01 	strb.w	r4, [r3], #1
 801f618:	3a01      	subs	r2, #1
 801f61a:	2c00      	cmp	r4, #0
 801f61c:	d1f7      	bne.n	801f60e <strncpy+0x6>
 801f61e:	441a      	add	r2, r3
 801f620:	2100      	movs	r1, #0
 801f622:	4293      	cmp	r3, r2
 801f624:	d100      	bne.n	801f628 <strncpy+0x20>
 801f626:	bd10      	pop	{r4, pc}
 801f628:	f803 1b01 	strb.w	r1, [r3], #1
 801f62c:	e7f9      	b.n	801f622 <strncpy+0x1a>

0801f62e <strstr>:
 801f62e:	780a      	ldrb	r2, [r1, #0]
 801f630:	b570      	push	{r4, r5, r6, lr}
 801f632:	b96a      	cbnz	r2, 801f650 <strstr+0x22>
 801f634:	bd70      	pop	{r4, r5, r6, pc}
 801f636:	429a      	cmp	r2, r3
 801f638:	d109      	bne.n	801f64e <strstr+0x20>
 801f63a:	460c      	mov	r4, r1
 801f63c:	4605      	mov	r5, r0
 801f63e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801f642:	2b00      	cmp	r3, #0
 801f644:	d0f6      	beq.n	801f634 <strstr+0x6>
 801f646:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801f64a:	429e      	cmp	r6, r3
 801f64c:	d0f7      	beq.n	801f63e <strstr+0x10>
 801f64e:	3001      	adds	r0, #1
 801f650:	7803      	ldrb	r3, [r0, #0]
 801f652:	2b00      	cmp	r3, #0
 801f654:	d1ef      	bne.n	801f636 <strstr+0x8>
 801f656:	4618      	mov	r0, r3
 801f658:	e7ec      	b.n	801f634 <strstr+0x6>
	...

0801f65c <gmtime>:
 801f65c:	b538      	push	{r3, r4, r5, lr}
 801f65e:	4b0b      	ldr	r3, [pc, #44]	@ (801f68c <gmtime+0x30>)
 801f660:	681d      	ldr	r5, [r3, #0]
 801f662:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 801f664:	4604      	mov	r4, r0
 801f666:	b953      	cbnz	r3, 801f67e <gmtime+0x22>
 801f668:	2024      	movs	r0, #36	@ 0x24
 801f66a:	f000 fff5 	bl	8020658 <malloc>
 801f66e:	4602      	mov	r2, r0
 801f670:	6368      	str	r0, [r5, #52]	@ 0x34
 801f672:	b920      	cbnz	r0, 801f67e <gmtime+0x22>
 801f674:	4b06      	ldr	r3, [pc, #24]	@ (801f690 <gmtime+0x34>)
 801f676:	4807      	ldr	r0, [pc, #28]	@ (801f694 <gmtime+0x38>)
 801f678:	213d      	movs	r1, #61	@ 0x3d
 801f67a:	f000 f99d 	bl	801f9b8 <__assert_func>
 801f67e:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 801f680:	4620      	mov	r0, r4
 801f682:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f686:	f000 b807 	b.w	801f698 <gmtime_r>
 801f68a:	bf00      	nop
 801f68c:	2000004c 	.word	0x2000004c
 801f690:	080276d8 	.word	0x080276d8
 801f694:	0802777e 	.word	0x0802777e

0801f698 <gmtime_r>:
 801f698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f69c:	4a4d      	ldr	r2, [pc, #308]	@ (801f7d4 <gmtime_r+0x13c>)
 801f69e:	460c      	mov	r4, r1
 801f6a0:	2300      	movs	r3, #0
 801f6a2:	e9d0 0100 	ldrd	r0, r1, [r0]
 801f6a6:	f7e0 ffef 	bl	8000688 <__aeabi_ldivmod>
 801f6aa:	2a00      	cmp	r2, #0
 801f6ac:	bfbc      	itt	lt
 801f6ae:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 801f6b2:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 801f6b6:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 801f6ba:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 801f6be:	fbb2 f3f1 	udiv	r3, r2, r1
 801f6c2:	fb01 2213 	mls	r2, r1, r3, r2
 801f6c6:	f04f 013c 	mov.w	r1, #60	@ 0x3c
 801f6ca:	bfac      	ite	ge
 801f6cc:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 801f6d0:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 801f6d4:	60a3      	str	r3, [r4, #8]
 801f6d6:	fbb2 f3f1 	udiv	r3, r2, r1
 801f6da:	fb01 2213 	mls	r2, r1, r3, r2
 801f6de:	6063      	str	r3, [r4, #4]
 801f6e0:	6022      	str	r2, [r4, #0]
 801f6e2:	1cc3      	adds	r3, r0, #3
 801f6e4:	2207      	movs	r2, #7
 801f6e6:	fb93 f2f2 	sdiv	r2, r3, r2
 801f6ea:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 801f6ee:	1a9b      	subs	r3, r3, r2
 801f6f0:	4939      	ldr	r1, [pc, #228]	@ (801f7d8 <gmtime_r+0x140>)
 801f6f2:	d555      	bpl.n	801f7a0 <gmtime_r+0x108>
 801f6f4:	3307      	adds	r3, #7
 801f6f6:	61a3      	str	r3, [r4, #24]
 801f6f8:	f5a0 330e 	sub.w	r3, r0, #145408	@ 0x23800
 801f6fc:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 801f700:	fb93 f1f1 	sdiv	r1, r3, r1
 801f704:	4b35      	ldr	r3, [pc, #212]	@ (801f7dc <gmtime_r+0x144>)
 801f706:	fb03 0001 	mla	r0, r3, r1, r0
 801f70a:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 801f70e:	fbb0 f3f3 	udiv	r3, r0, r3
 801f712:	4403      	add	r3, r0
 801f714:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 801f718:	fbb0 f2fc 	udiv	r2, r0, ip
 801f71c:	1a9b      	subs	r3, r3, r2
 801f71e:	f240 176d 	movw	r7, #365	@ 0x16d
 801f722:	4a2f      	ldr	r2, [pc, #188]	@ (801f7e0 <gmtime_r+0x148>)
 801f724:	fbb0 f2f2 	udiv	r2, r0, r2
 801f728:	2664      	movs	r6, #100	@ 0x64
 801f72a:	1a9b      	subs	r3, r3, r2
 801f72c:	fbb3 f2f7 	udiv	r2, r3, r7
 801f730:	fbb3 f3fc 	udiv	r3, r3, ip
 801f734:	fbb2 f5f6 	udiv	r5, r2, r6
 801f738:	1aeb      	subs	r3, r5, r3
 801f73a:	4403      	add	r3, r0
 801f73c:	fb07 3312 	mls	r3, r7, r2, r3
 801f740:	2099      	movs	r0, #153	@ 0x99
 801f742:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 801f746:	3702      	adds	r7, #2
 801f748:	f103 0e01 	add.w	lr, r3, #1
 801f74c:	fbb7 fcf0 	udiv	ip, r7, r0
 801f750:	fb00 f00c 	mul.w	r0, r0, ip
 801f754:	3002      	adds	r0, #2
 801f756:	f04f 0805 	mov.w	r8, #5
 801f75a:	fbb0 f0f8 	udiv	r0, r0, r8
 801f75e:	ebae 0000 	sub.w	r0, lr, r0
 801f762:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 801f766:	4577      	cmp	r7, lr
 801f768:	bf8c      	ite	hi
 801f76a:	f06f 0709 	mvnhi.w	r7, #9
 801f76e:	2702      	movls	r7, #2
 801f770:	4467      	add	r7, ip
 801f772:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 801f776:	fb0c 2101 	mla	r1, ip, r1, r2
 801f77a:	2f01      	cmp	r7, #1
 801f77c:	bf98      	it	ls
 801f77e:	3101      	addls	r1, #1
 801f780:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 801f784:	d312      	bcc.n	801f7ac <gmtime_r+0x114>
 801f786:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 801f78a:	61e3      	str	r3, [r4, #28]
 801f78c:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 801f790:	2300      	movs	r3, #0
 801f792:	60e0      	str	r0, [r4, #12]
 801f794:	e9c4 7104 	strd	r7, r1, [r4, #16]
 801f798:	6223      	str	r3, [r4, #32]
 801f79a:	4620      	mov	r0, r4
 801f79c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f7a0:	2800      	cmp	r0, #0
 801f7a2:	61a3      	str	r3, [r4, #24]
 801f7a4:	dba8      	blt.n	801f6f8 <gmtime_r+0x60>
 801f7a6:	fb90 f1f1 	sdiv	r1, r0, r1
 801f7aa:	e7ab      	b.n	801f704 <gmtime_r+0x6c>
 801f7ac:	f012 0f03 	tst.w	r2, #3
 801f7b0:	d102      	bne.n	801f7b8 <gmtime_r+0x120>
 801f7b2:	fb06 2515 	mls	r5, r6, r5, r2
 801f7b6:	b95d      	cbnz	r5, 801f7d0 <gmtime_r+0x138>
 801f7b8:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 801f7bc:	fbb2 f6f5 	udiv	r6, r2, r5
 801f7c0:	fb05 2216 	mls	r2, r5, r6, r2
 801f7c4:	fab2 f282 	clz	r2, r2
 801f7c8:	0952      	lsrs	r2, r2, #5
 801f7ca:	333b      	adds	r3, #59	@ 0x3b
 801f7cc:	4413      	add	r3, r2
 801f7ce:	e7dc      	b.n	801f78a <gmtime_r+0xf2>
 801f7d0:	2201      	movs	r2, #1
 801f7d2:	e7fa      	b.n	801f7ca <gmtime_r+0x132>
 801f7d4:	00015180 	.word	0x00015180
 801f7d8:	00023ab1 	.word	0x00023ab1
 801f7dc:	fffdc54f 	.word	0xfffdc54f
 801f7e0:	00023ab0 	.word	0x00023ab0

0801f7e4 <_localeconv_r>:
 801f7e4:	4800      	ldr	r0, [pc, #0]	@ (801f7e8 <_localeconv_r+0x4>)
 801f7e6:	4770      	bx	lr
 801f7e8:	2000018c 	.word	0x2000018c

0801f7ec <_close_r>:
 801f7ec:	b538      	push	{r3, r4, r5, lr}
 801f7ee:	4d06      	ldr	r5, [pc, #24]	@ (801f808 <_close_r+0x1c>)
 801f7f0:	2300      	movs	r3, #0
 801f7f2:	4604      	mov	r4, r0
 801f7f4:	4608      	mov	r0, r1
 801f7f6:	602b      	str	r3, [r5, #0]
 801f7f8:	f7e3 fd52 	bl	80032a0 <_close>
 801f7fc:	1c43      	adds	r3, r0, #1
 801f7fe:	d102      	bne.n	801f806 <_close_r+0x1a>
 801f800:	682b      	ldr	r3, [r5, #0]
 801f802:	b103      	cbz	r3, 801f806 <_close_r+0x1a>
 801f804:	6023      	str	r3, [r4, #0]
 801f806:	bd38      	pop	{r3, r4, r5, pc}
 801f808:	20068b1c 	.word	0x20068b1c

0801f80c <_reclaim_reent>:
 801f80c:	4b2d      	ldr	r3, [pc, #180]	@ (801f8c4 <_reclaim_reent+0xb8>)
 801f80e:	681b      	ldr	r3, [r3, #0]
 801f810:	4283      	cmp	r3, r0
 801f812:	b570      	push	{r4, r5, r6, lr}
 801f814:	4604      	mov	r4, r0
 801f816:	d053      	beq.n	801f8c0 <_reclaim_reent+0xb4>
 801f818:	69c3      	ldr	r3, [r0, #28]
 801f81a:	b31b      	cbz	r3, 801f864 <_reclaim_reent+0x58>
 801f81c:	68db      	ldr	r3, [r3, #12]
 801f81e:	b163      	cbz	r3, 801f83a <_reclaim_reent+0x2e>
 801f820:	2500      	movs	r5, #0
 801f822:	69e3      	ldr	r3, [r4, #28]
 801f824:	68db      	ldr	r3, [r3, #12]
 801f826:	5959      	ldr	r1, [r3, r5]
 801f828:	b9b1      	cbnz	r1, 801f858 <_reclaim_reent+0x4c>
 801f82a:	3504      	adds	r5, #4
 801f82c:	2d80      	cmp	r5, #128	@ 0x80
 801f82e:	d1f8      	bne.n	801f822 <_reclaim_reent+0x16>
 801f830:	69e3      	ldr	r3, [r4, #28]
 801f832:	4620      	mov	r0, r4
 801f834:	68d9      	ldr	r1, [r3, #12]
 801f836:	f000 fec5 	bl	80205c4 <_free_r>
 801f83a:	69e3      	ldr	r3, [r4, #28]
 801f83c:	6819      	ldr	r1, [r3, #0]
 801f83e:	b111      	cbz	r1, 801f846 <_reclaim_reent+0x3a>
 801f840:	4620      	mov	r0, r4
 801f842:	f000 febf 	bl	80205c4 <_free_r>
 801f846:	69e3      	ldr	r3, [r4, #28]
 801f848:	689d      	ldr	r5, [r3, #8]
 801f84a:	b15d      	cbz	r5, 801f864 <_reclaim_reent+0x58>
 801f84c:	4629      	mov	r1, r5
 801f84e:	4620      	mov	r0, r4
 801f850:	682d      	ldr	r5, [r5, #0]
 801f852:	f000 feb7 	bl	80205c4 <_free_r>
 801f856:	e7f8      	b.n	801f84a <_reclaim_reent+0x3e>
 801f858:	680e      	ldr	r6, [r1, #0]
 801f85a:	4620      	mov	r0, r4
 801f85c:	f000 feb2 	bl	80205c4 <_free_r>
 801f860:	4631      	mov	r1, r6
 801f862:	e7e1      	b.n	801f828 <_reclaim_reent+0x1c>
 801f864:	6961      	ldr	r1, [r4, #20]
 801f866:	b111      	cbz	r1, 801f86e <_reclaim_reent+0x62>
 801f868:	4620      	mov	r0, r4
 801f86a:	f000 feab 	bl	80205c4 <_free_r>
 801f86e:	69e1      	ldr	r1, [r4, #28]
 801f870:	b111      	cbz	r1, 801f878 <_reclaim_reent+0x6c>
 801f872:	4620      	mov	r0, r4
 801f874:	f000 fea6 	bl	80205c4 <_free_r>
 801f878:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801f87a:	b111      	cbz	r1, 801f882 <_reclaim_reent+0x76>
 801f87c:	4620      	mov	r0, r4
 801f87e:	f000 fea1 	bl	80205c4 <_free_r>
 801f882:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f884:	b111      	cbz	r1, 801f88c <_reclaim_reent+0x80>
 801f886:	4620      	mov	r0, r4
 801f888:	f000 fe9c 	bl	80205c4 <_free_r>
 801f88c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801f88e:	b111      	cbz	r1, 801f896 <_reclaim_reent+0x8a>
 801f890:	4620      	mov	r0, r4
 801f892:	f000 fe97 	bl	80205c4 <_free_r>
 801f896:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801f898:	b111      	cbz	r1, 801f8a0 <_reclaim_reent+0x94>
 801f89a:	4620      	mov	r0, r4
 801f89c:	f000 fe92 	bl	80205c4 <_free_r>
 801f8a0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801f8a2:	b111      	cbz	r1, 801f8aa <_reclaim_reent+0x9e>
 801f8a4:	4620      	mov	r0, r4
 801f8a6:	f000 fe8d 	bl	80205c4 <_free_r>
 801f8aa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801f8ac:	b111      	cbz	r1, 801f8b4 <_reclaim_reent+0xa8>
 801f8ae:	4620      	mov	r0, r4
 801f8b0:	f000 fe88 	bl	80205c4 <_free_r>
 801f8b4:	6a23      	ldr	r3, [r4, #32]
 801f8b6:	b11b      	cbz	r3, 801f8c0 <_reclaim_reent+0xb4>
 801f8b8:	4620      	mov	r0, r4
 801f8ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801f8be:	4718      	bx	r3
 801f8c0:	bd70      	pop	{r4, r5, r6, pc}
 801f8c2:	bf00      	nop
 801f8c4:	2000004c 	.word	0x2000004c

0801f8c8 <_lseek_r>:
 801f8c8:	b538      	push	{r3, r4, r5, lr}
 801f8ca:	4d07      	ldr	r5, [pc, #28]	@ (801f8e8 <_lseek_r+0x20>)
 801f8cc:	4604      	mov	r4, r0
 801f8ce:	4608      	mov	r0, r1
 801f8d0:	4611      	mov	r1, r2
 801f8d2:	2200      	movs	r2, #0
 801f8d4:	602a      	str	r2, [r5, #0]
 801f8d6:	461a      	mov	r2, r3
 801f8d8:	f7e3 fd09 	bl	80032ee <_lseek>
 801f8dc:	1c43      	adds	r3, r0, #1
 801f8de:	d102      	bne.n	801f8e6 <_lseek_r+0x1e>
 801f8e0:	682b      	ldr	r3, [r5, #0]
 801f8e2:	b103      	cbz	r3, 801f8e6 <_lseek_r+0x1e>
 801f8e4:	6023      	str	r3, [r4, #0]
 801f8e6:	bd38      	pop	{r3, r4, r5, pc}
 801f8e8:	20068b1c 	.word	0x20068b1c

0801f8ec <_read_r>:
 801f8ec:	b538      	push	{r3, r4, r5, lr}
 801f8ee:	4d07      	ldr	r5, [pc, #28]	@ (801f90c <_read_r+0x20>)
 801f8f0:	4604      	mov	r4, r0
 801f8f2:	4608      	mov	r0, r1
 801f8f4:	4611      	mov	r1, r2
 801f8f6:	2200      	movs	r2, #0
 801f8f8:	602a      	str	r2, [r5, #0]
 801f8fa:	461a      	mov	r2, r3
 801f8fc:	f7e3 fc97 	bl	800322e <_read>
 801f900:	1c43      	adds	r3, r0, #1
 801f902:	d102      	bne.n	801f90a <_read_r+0x1e>
 801f904:	682b      	ldr	r3, [r5, #0]
 801f906:	b103      	cbz	r3, 801f90a <_read_r+0x1e>
 801f908:	6023      	str	r3, [r4, #0]
 801f90a:	bd38      	pop	{r3, r4, r5, pc}
 801f90c:	20068b1c 	.word	0x20068b1c

0801f910 <_write_r>:
 801f910:	b538      	push	{r3, r4, r5, lr}
 801f912:	4d07      	ldr	r5, [pc, #28]	@ (801f930 <_write_r+0x20>)
 801f914:	4604      	mov	r4, r0
 801f916:	4608      	mov	r0, r1
 801f918:	4611      	mov	r1, r2
 801f91a:	2200      	movs	r2, #0
 801f91c:	602a      	str	r2, [r5, #0]
 801f91e:	461a      	mov	r2, r3
 801f920:	f7e3 fca2 	bl	8003268 <_write>
 801f924:	1c43      	adds	r3, r0, #1
 801f926:	d102      	bne.n	801f92e <_write_r+0x1e>
 801f928:	682b      	ldr	r3, [r5, #0]
 801f92a:	b103      	cbz	r3, 801f92e <_write_r+0x1e>
 801f92c:	6023      	str	r3, [r4, #0]
 801f92e:	bd38      	pop	{r3, r4, r5, pc}
 801f930:	20068b1c 	.word	0x20068b1c

0801f934 <__errno>:
 801f934:	4b01      	ldr	r3, [pc, #4]	@ (801f93c <__errno+0x8>)
 801f936:	6818      	ldr	r0, [r3, #0]
 801f938:	4770      	bx	lr
 801f93a:	bf00      	nop
 801f93c:	2000004c 	.word	0x2000004c

0801f940 <__libc_init_array>:
 801f940:	b570      	push	{r4, r5, r6, lr}
 801f942:	4d0d      	ldr	r5, [pc, #52]	@ (801f978 <__libc_init_array+0x38>)
 801f944:	4c0d      	ldr	r4, [pc, #52]	@ (801f97c <__libc_init_array+0x3c>)
 801f946:	1b64      	subs	r4, r4, r5
 801f948:	10a4      	asrs	r4, r4, #2
 801f94a:	2600      	movs	r6, #0
 801f94c:	42a6      	cmp	r6, r4
 801f94e:	d109      	bne.n	801f964 <__libc_init_array+0x24>
 801f950:	4d0b      	ldr	r5, [pc, #44]	@ (801f980 <__libc_init_array+0x40>)
 801f952:	4c0c      	ldr	r4, [pc, #48]	@ (801f984 <__libc_init_array+0x44>)
 801f954:	f003 fdda 	bl	802350c <_init>
 801f958:	1b64      	subs	r4, r4, r5
 801f95a:	10a4      	asrs	r4, r4, #2
 801f95c:	2600      	movs	r6, #0
 801f95e:	42a6      	cmp	r6, r4
 801f960:	d105      	bne.n	801f96e <__libc_init_array+0x2e>
 801f962:	bd70      	pop	{r4, r5, r6, pc}
 801f964:	f855 3b04 	ldr.w	r3, [r5], #4
 801f968:	4798      	blx	r3
 801f96a:	3601      	adds	r6, #1
 801f96c:	e7ee      	b.n	801f94c <__libc_init_array+0xc>
 801f96e:	f855 3b04 	ldr.w	r3, [r5], #4
 801f972:	4798      	blx	r3
 801f974:	3601      	adds	r6, #1
 801f976:	e7f2      	b.n	801f95e <__libc_init_array+0x1e>
 801f978:	08027bd0 	.word	0x08027bd0
 801f97c:	08027bd0 	.word	0x08027bd0
 801f980:	08027bd0 	.word	0x08027bd0
 801f984:	08027bd4 	.word	0x08027bd4

0801f988 <__retarget_lock_init_recursive>:
 801f988:	4770      	bx	lr

0801f98a <__retarget_lock_acquire_recursive>:
 801f98a:	4770      	bx	lr

0801f98c <__retarget_lock_release_recursive>:
 801f98c:	4770      	bx	lr

0801f98e <memcpy>:
 801f98e:	440a      	add	r2, r1
 801f990:	4291      	cmp	r1, r2
 801f992:	f100 33ff 	add.w	r3, r0, #4294967295
 801f996:	d100      	bne.n	801f99a <memcpy+0xc>
 801f998:	4770      	bx	lr
 801f99a:	b510      	push	{r4, lr}
 801f99c:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f9a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 801f9a4:	4291      	cmp	r1, r2
 801f9a6:	d1f9      	bne.n	801f99c <memcpy+0xe>
 801f9a8:	bd10      	pop	{r4, pc}
	...

0801f9ac <nanf>:
 801f9ac:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801f9b4 <nanf+0x8>
 801f9b0:	4770      	bx	lr
 801f9b2:	bf00      	nop
 801f9b4:	7fc00000 	.word	0x7fc00000

0801f9b8 <__assert_func>:
 801f9b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801f9ba:	4614      	mov	r4, r2
 801f9bc:	461a      	mov	r2, r3
 801f9be:	4b09      	ldr	r3, [pc, #36]	@ (801f9e4 <__assert_func+0x2c>)
 801f9c0:	681b      	ldr	r3, [r3, #0]
 801f9c2:	4605      	mov	r5, r0
 801f9c4:	68d8      	ldr	r0, [r3, #12]
 801f9c6:	b14c      	cbz	r4, 801f9dc <__assert_func+0x24>
 801f9c8:	4b07      	ldr	r3, [pc, #28]	@ (801f9e8 <__assert_func+0x30>)
 801f9ca:	9100      	str	r1, [sp, #0]
 801f9cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801f9d0:	4906      	ldr	r1, [pc, #24]	@ (801f9ec <__assert_func+0x34>)
 801f9d2:	462b      	mov	r3, r5
 801f9d4:	f002 ffbc 	bl	8022950 <fiprintf>
 801f9d8:	f003 f8de 	bl	8022b98 <abort>
 801f9dc:	4b04      	ldr	r3, [pc, #16]	@ (801f9f0 <__assert_func+0x38>)
 801f9de:	461c      	mov	r4, r3
 801f9e0:	e7f3      	b.n	801f9ca <__assert_func+0x12>
 801f9e2:	bf00      	nop
 801f9e4:	2000004c 	.word	0x2000004c
 801f9e8:	080277d6 	.word	0x080277d6
 801f9ec:	080277e3 	.word	0x080277e3
 801f9f0:	08027811 	.word	0x08027811

0801f9f4 <quorem>:
 801f9f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f9f8:	6903      	ldr	r3, [r0, #16]
 801f9fa:	690c      	ldr	r4, [r1, #16]
 801f9fc:	42a3      	cmp	r3, r4
 801f9fe:	4607      	mov	r7, r0
 801fa00:	db7e      	blt.n	801fb00 <quorem+0x10c>
 801fa02:	3c01      	subs	r4, #1
 801fa04:	f101 0814 	add.w	r8, r1, #20
 801fa08:	00a3      	lsls	r3, r4, #2
 801fa0a:	f100 0514 	add.w	r5, r0, #20
 801fa0e:	9300      	str	r3, [sp, #0]
 801fa10:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801fa14:	9301      	str	r3, [sp, #4]
 801fa16:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801fa1a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801fa1e:	3301      	adds	r3, #1
 801fa20:	429a      	cmp	r2, r3
 801fa22:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801fa26:	fbb2 f6f3 	udiv	r6, r2, r3
 801fa2a:	d32e      	bcc.n	801fa8a <quorem+0x96>
 801fa2c:	f04f 0a00 	mov.w	sl, #0
 801fa30:	46c4      	mov	ip, r8
 801fa32:	46ae      	mov	lr, r5
 801fa34:	46d3      	mov	fp, sl
 801fa36:	f85c 3b04 	ldr.w	r3, [ip], #4
 801fa3a:	b298      	uxth	r0, r3
 801fa3c:	fb06 a000 	mla	r0, r6, r0, sl
 801fa40:	0c02      	lsrs	r2, r0, #16
 801fa42:	0c1b      	lsrs	r3, r3, #16
 801fa44:	fb06 2303 	mla	r3, r6, r3, r2
 801fa48:	f8de 2000 	ldr.w	r2, [lr]
 801fa4c:	b280      	uxth	r0, r0
 801fa4e:	b292      	uxth	r2, r2
 801fa50:	1a12      	subs	r2, r2, r0
 801fa52:	445a      	add	r2, fp
 801fa54:	f8de 0000 	ldr.w	r0, [lr]
 801fa58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801fa5c:	b29b      	uxth	r3, r3
 801fa5e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801fa62:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801fa66:	b292      	uxth	r2, r2
 801fa68:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801fa6c:	45e1      	cmp	r9, ip
 801fa6e:	f84e 2b04 	str.w	r2, [lr], #4
 801fa72:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801fa76:	d2de      	bcs.n	801fa36 <quorem+0x42>
 801fa78:	9b00      	ldr	r3, [sp, #0]
 801fa7a:	58eb      	ldr	r3, [r5, r3]
 801fa7c:	b92b      	cbnz	r3, 801fa8a <quorem+0x96>
 801fa7e:	9b01      	ldr	r3, [sp, #4]
 801fa80:	3b04      	subs	r3, #4
 801fa82:	429d      	cmp	r5, r3
 801fa84:	461a      	mov	r2, r3
 801fa86:	d32f      	bcc.n	801fae8 <quorem+0xf4>
 801fa88:	613c      	str	r4, [r7, #16]
 801fa8a:	4638      	mov	r0, r7
 801fa8c:	f001 f956 	bl	8020d3c <__mcmp>
 801fa90:	2800      	cmp	r0, #0
 801fa92:	db25      	blt.n	801fae0 <quorem+0xec>
 801fa94:	4629      	mov	r1, r5
 801fa96:	2000      	movs	r0, #0
 801fa98:	f858 2b04 	ldr.w	r2, [r8], #4
 801fa9c:	f8d1 c000 	ldr.w	ip, [r1]
 801faa0:	fa1f fe82 	uxth.w	lr, r2
 801faa4:	fa1f f38c 	uxth.w	r3, ip
 801faa8:	eba3 030e 	sub.w	r3, r3, lr
 801faac:	4403      	add	r3, r0
 801faae:	0c12      	lsrs	r2, r2, #16
 801fab0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801fab4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801fab8:	b29b      	uxth	r3, r3
 801faba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801fabe:	45c1      	cmp	r9, r8
 801fac0:	f841 3b04 	str.w	r3, [r1], #4
 801fac4:	ea4f 4022 	mov.w	r0, r2, asr #16
 801fac8:	d2e6      	bcs.n	801fa98 <quorem+0xa4>
 801faca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801face:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801fad2:	b922      	cbnz	r2, 801fade <quorem+0xea>
 801fad4:	3b04      	subs	r3, #4
 801fad6:	429d      	cmp	r5, r3
 801fad8:	461a      	mov	r2, r3
 801fada:	d30b      	bcc.n	801faf4 <quorem+0x100>
 801fadc:	613c      	str	r4, [r7, #16]
 801fade:	3601      	adds	r6, #1
 801fae0:	4630      	mov	r0, r6
 801fae2:	b003      	add	sp, #12
 801fae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fae8:	6812      	ldr	r2, [r2, #0]
 801faea:	3b04      	subs	r3, #4
 801faec:	2a00      	cmp	r2, #0
 801faee:	d1cb      	bne.n	801fa88 <quorem+0x94>
 801faf0:	3c01      	subs	r4, #1
 801faf2:	e7c6      	b.n	801fa82 <quorem+0x8e>
 801faf4:	6812      	ldr	r2, [r2, #0]
 801faf6:	3b04      	subs	r3, #4
 801faf8:	2a00      	cmp	r2, #0
 801fafa:	d1ef      	bne.n	801fadc <quorem+0xe8>
 801fafc:	3c01      	subs	r4, #1
 801fafe:	e7ea      	b.n	801fad6 <quorem+0xe2>
 801fb00:	2000      	movs	r0, #0
 801fb02:	e7ee      	b.n	801fae2 <quorem+0xee>
 801fb04:	0000      	movs	r0, r0
	...

0801fb08 <_dtoa_r>:
 801fb08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fb0c:	ed2d 8b02 	vpush	{d8}
 801fb10:	69c7      	ldr	r7, [r0, #28]
 801fb12:	b091      	sub	sp, #68	@ 0x44
 801fb14:	ed8d 0b02 	vstr	d0, [sp, #8]
 801fb18:	ec55 4b10 	vmov	r4, r5, d0
 801fb1c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801fb1e:	9107      	str	r1, [sp, #28]
 801fb20:	4681      	mov	r9, r0
 801fb22:	9209      	str	r2, [sp, #36]	@ 0x24
 801fb24:	930d      	str	r3, [sp, #52]	@ 0x34
 801fb26:	b97f      	cbnz	r7, 801fb48 <_dtoa_r+0x40>
 801fb28:	2010      	movs	r0, #16
 801fb2a:	f000 fd95 	bl	8020658 <malloc>
 801fb2e:	4602      	mov	r2, r0
 801fb30:	f8c9 001c 	str.w	r0, [r9, #28]
 801fb34:	b920      	cbnz	r0, 801fb40 <_dtoa_r+0x38>
 801fb36:	4ba0      	ldr	r3, [pc, #640]	@ (801fdb8 <_dtoa_r+0x2b0>)
 801fb38:	21ef      	movs	r1, #239	@ 0xef
 801fb3a:	48a0      	ldr	r0, [pc, #640]	@ (801fdbc <_dtoa_r+0x2b4>)
 801fb3c:	f7ff ff3c 	bl	801f9b8 <__assert_func>
 801fb40:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801fb44:	6007      	str	r7, [r0, #0]
 801fb46:	60c7      	str	r7, [r0, #12]
 801fb48:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801fb4c:	6819      	ldr	r1, [r3, #0]
 801fb4e:	b159      	cbz	r1, 801fb68 <_dtoa_r+0x60>
 801fb50:	685a      	ldr	r2, [r3, #4]
 801fb52:	604a      	str	r2, [r1, #4]
 801fb54:	2301      	movs	r3, #1
 801fb56:	4093      	lsls	r3, r2
 801fb58:	608b      	str	r3, [r1, #8]
 801fb5a:	4648      	mov	r0, r9
 801fb5c:	f000 fe72 	bl	8020844 <_Bfree>
 801fb60:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801fb64:	2200      	movs	r2, #0
 801fb66:	601a      	str	r2, [r3, #0]
 801fb68:	1e2b      	subs	r3, r5, #0
 801fb6a:	bfbb      	ittet	lt
 801fb6c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801fb70:	9303      	strlt	r3, [sp, #12]
 801fb72:	2300      	movge	r3, #0
 801fb74:	2201      	movlt	r2, #1
 801fb76:	bfac      	ite	ge
 801fb78:	6033      	strge	r3, [r6, #0]
 801fb7a:	6032      	strlt	r2, [r6, #0]
 801fb7c:	4b90      	ldr	r3, [pc, #576]	@ (801fdc0 <_dtoa_r+0x2b8>)
 801fb7e:	9e03      	ldr	r6, [sp, #12]
 801fb80:	43b3      	bics	r3, r6
 801fb82:	d110      	bne.n	801fba6 <_dtoa_r+0x9e>
 801fb84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801fb86:	f242 730f 	movw	r3, #9999	@ 0x270f
 801fb8a:	6013      	str	r3, [r2, #0]
 801fb8c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801fb90:	4323      	orrs	r3, r4
 801fb92:	f000 84e6 	beq.w	8020562 <_dtoa_r+0xa5a>
 801fb96:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801fb98:	4f8a      	ldr	r7, [pc, #552]	@ (801fdc4 <_dtoa_r+0x2bc>)
 801fb9a:	2b00      	cmp	r3, #0
 801fb9c:	f000 84e8 	beq.w	8020570 <_dtoa_r+0xa68>
 801fba0:	1cfb      	adds	r3, r7, #3
 801fba2:	f000 bce3 	b.w	802056c <_dtoa_r+0xa64>
 801fba6:	ed9d 8b02 	vldr	d8, [sp, #8]
 801fbaa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801fbae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fbb2:	d10a      	bne.n	801fbca <_dtoa_r+0xc2>
 801fbb4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801fbb6:	2301      	movs	r3, #1
 801fbb8:	6013      	str	r3, [r2, #0]
 801fbba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801fbbc:	b113      	cbz	r3, 801fbc4 <_dtoa_r+0xbc>
 801fbbe:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801fbc0:	4b81      	ldr	r3, [pc, #516]	@ (801fdc8 <_dtoa_r+0x2c0>)
 801fbc2:	6013      	str	r3, [r2, #0]
 801fbc4:	4f81      	ldr	r7, [pc, #516]	@ (801fdcc <_dtoa_r+0x2c4>)
 801fbc6:	f000 bcd3 	b.w	8020570 <_dtoa_r+0xa68>
 801fbca:	aa0e      	add	r2, sp, #56	@ 0x38
 801fbcc:	a90f      	add	r1, sp, #60	@ 0x3c
 801fbce:	4648      	mov	r0, r9
 801fbd0:	eeb0 0b48 	vmov.f64	d0, d8
 801fbd4:	f001 f9d2 	bl	8020f7c <__d2b>
 801fbd8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801fbdc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801fbde:	9001      	str	r0, [sp, #4]
 801fbe0:	2b00      	cmp	r3, #0
 801fbe2:	d045      	beq.n	801fc70 <_dtoa_r+0x168>
 801fbe4:	eeb0 7b48 	vmov.f64	d7, d8
 801fbe8:	ee18 1a90 	vmov	r1, s17
 801fbec:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801fbf0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801fbf4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801fbf8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801fbfc:	2500      	movs	r5, #0
 801fbfe:	ee07 1a90 	vmov	s15, r1
 801fc02:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801fc06:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801fda0 <_dtoa_r+0x298>
 801fc0a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801fc0e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801fda8 <_dtoa_r+0x2a0>
 801fc12:	eea7 6b05 	vfma.f64	d6, d7, d5
 801fc16:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801fdb0 <_dtoa_r+0x2a8>
 801fc1a:	ee07 3a90 	vmov	s15, r3
 801fc1e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801fc22:	eeb0 7b46 	vmov.f64	d7, d6
 801fc26:	eea4 7b05 	vfma.f64	d7, d4, d5
 801fc2a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801fc2e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801fc32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fc36:	ee16 8a90 	vmov	r8, s13
 801fc3a:	d508      	bpl.n	801fc4e <_dtoa_r+0x146>
 801fc3c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801fc40:	eeb4 6b47 	vcmp.f64	d6, d7
 801fc44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fc48:	bf18      	it	ne
 801fc4a:	f108 38ff 	addne.w	r8, r8, #4294967295
 801fc4e:	f1b8 0f16 	cmp.w	r8, #22
 801fc52:	d82b      	bhi.n	801fcac <_dtoa_r+0x1a4>
 801fc54:	495e      	ldr	r1, [pc, #376]	@ (801fdd0 <_dtoa_r+0x2c8>)
 801fc56:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801fc5a:	ed91 7b00 	vldr	d7, [r1]
 801fc5e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801fc62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fc66:	d501      	bpl.n	801fc6c <_dtoa_r+0x164>
 801fc68:	f108 38ff 	add.w	r8, r8, #4294967295
 801fc6c:	2100      	movs	r1, #0
 801fc6e:	e01e      	b.n	801fcae <_dtoa_r+0x1a6>
 801fc70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801fc72:	4413      	add	r3, r2
 801fc74:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801fc78:	2920      	cmp	r1, #32
 801fc7a:	bfc1      	itttt	gt
 801fc7c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801fc80:	408e      	lslgt	r6, r1
 801fc82:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801fc86:	fa24 f101 	lsrgt.w	r1, r4, r1
 801fc8a:	bfd6      	itet	le
 801fc8c:	f1c1 0120 	rsble	r1, r1, #32
 801fc90:	4331      	orrgt	r1, r6
 801fc92:	fa04 f101 	lslle.w	r1, r4, r1
 801fc96:	ee07 1a90 	vmov	s15, r1
 801fc9a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801fc9e:	3b01      	subs	r3, #1
 801fca0:	ee17 1a90 	vmov	r1, s15
 801fca4:	2501      	movs	r5, #1
 801fca6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801fcaa:	e7a8      	b.n	801fbfe <_dtoa_r+0xf6>
 801fcac:	2101      	movs	r1, #1
 801fcae:	1ad2      	subs	r2, r2, r3
 801fcb0:	1e53      	subs	r3, r2, #1
 801fcb2:	9306      	str	r3, [sp, #24]
 801fcb4:	bf45      	ittet	mi
 801fcb6:	f1c2 0301 	rsbmi	r3, r2, #1
 801fcba:	9304      	strmi	r3, [sp, #16]
 801fcbc:	2300      	movpl	r3, #0
 801fcbe:	2300      	movmi	r3, #0
 801fcc0:	bf4c      	ite	mi
 801fcc2:	9306      	strmi	r3, [sp, #24]
 801fcc4:	9304      	strpl	r3, [sp, #16]
 801fcc6:	f1b8 0f00 	cmp.w	r8, #0
 801fcca:	910c      	str	r1, [sp, #48]	@ 0x30
 801fccc:	db18      	blt.n	801fd00 <_dtoa_r+0x1f8>
 801fcce:	9b06      	ldr	r3, [sp, #24]
 801fcd0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801fcd4:	4443      	add	r3, r8
 801fcd6:	9306      	str	r3, [sp, #24]
 801fcd8:	2300      	movs	r3, #0
 801fcda:	9a07      	ldr	r2, [sp, #28]
 801fcdc:	2a09      	cmp	r2, #9
 801fcde:	d845      	bhi.n	801fd6c <_dtoa_r+0x264>
 801fce0:	2a05      	cmp	r2, #5
 801fce2:	bfc4      	itt	gt
 801fce4:	3a04      	subgt	r2, #4
 801fce6:	9207      	strgt	r2, [sp, #28]
 801fce8:	9a07      	ldr	r2, [sp, #28]
 801fcea:	f1a2 0202 	sub.w	r2, r2, #2
 801fcee:	bfcc      	ite	gt
 801fcf0:	2400      	movgt	r4, #0
 801fcf2:	2401      	movle	r4, #1
 801fcf4:	2a03      	cmp	r2, #3
 801fcf6:	d844      	bhi.n	801fd82 <_dtoa_r+0x27a>
 801fcf8:	e8df f002 	tbb	[pc, r2]
 801fcfc:	0b173634 	.word	0x0b173634
 801fd00:	9b04      	ldr	r3, [sp, #16]
 801fd02:	2200      	movs	r2, #0
 801fd04:	eba3 0308 	sub.w	r3, r3, r8
 801fd08:	9304      	str	r3, [sp, #16]
 801fd0a:	920a      	str	r2, [sp, #40]	@ 0x28
 801fd0c:	f1c8 0300 	rsb	r3, r8, #0
 801fd10:	e7e3      	b.n	801fcda <_dtoa_r+0x1d2>
 801fd12:	2201      	movs	r2, #1
 801fd14:	9208      	str	r2, [sp, #32]
 801fd16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fd18:	eb08 0b02 	add.w	fp, r8, r2
 801fd1c:	f10b 0a01 	add.w	sl, fp, #1
 801fd20:	4652      	mov	r2, sl
 801fd22:	2a01      	cmp	r2, #1
 801fd24:	bfb8      	it	lt
 801fd26:	2201      	movlt	r2, #1
 801fd28:	e006      	b.n	801fd38 <_dtoa_r+0x230>
 801fd2a:	2201      	movs	r2, #1
 801fd2c:	9208      	str	r2, [sp, #32]
 801fd2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fd30:	2a00      	cmp	r2, #0
 801fd32:	dd29      	ble.n	801fd88 <_dtoa_r+0x280>
 801fd34:	4693      	mov	fp, r2
 801fd36:	4692      	mov	sl, r2
 801fd38:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801fd3c:	2100      	movs	r1, #0
 801fd3e:	2004      	movs	r0, #4
 801fd40:	f100 0614 	add.w	r6, r0, #20
 801fd44:	4296      	cmp	r6, r2
 801fd46:	d926      	bls.n	801fd96 <_dtoa_r+0x28e>
 801fd48:	6079      	str	r1, [r7, #4]
 801fd4a:	4648      	mov	r0, r9
 801fd4c:	9305      	str	r3, [sp, #20]
 801fd4e:	f000 fd39 	bl	80207c4 <_Balloc>
 801fd52:	9b05      	ldr	r3, [sp, #20]
 801fd54:	4607      	mov	r7, r0
 801fd56:	2800      	cmp	r0, #0
 801fd58:	d13e      	bne.n	801fdd8 <_dtoa_r+0x2d0>
 801fd5a:	4b1e      	ldr	r3, [pc, #120]	@ (801fdd4 <_dtoa_r+0x2cc>)
 801fd5c:	4602      	mov	r2, r0
 801fd5e:	f240 11af 	movw	r1, #431	@ 0x1af
 801fd62:	e6ea      	b.n	801fb3a <_dtoa_r+0x32>
 801fd64:	2200      	movs	r2, #0
 801fd66:	e7e1      	b.n	801fd2c <_dtoa_r+0x224>
 801fd68:	2200      	movs	r2, #0
 801fd6a:	e7d3      	b.n	801fd14 <_dtoa_r+0x20c>
 801fd6c:	2401      	movs	r4, #1
 801fd6e:	2200      	movs	r2, #0
 801fd70:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801fd74:	f04f 3bff 	mov.w	fp, #4294967295
 801fd78:	2100      	movs	r1, #0
 801fd7a:	46da      	mov	sl, fp
 801fd7c:	2212      	movs	r2, #18
 801fd7e:	9109      	str	r1, [sp, #36]	@ 0x24
 801fd80:	e7da      	b.n	801fd38 <_dtoa_r+0x230>
 801fd82:	2201      	movs	r2, #1
 801fd84:	9208      	str	r2, [sp, #32]
 801fd86:	e7f5      	b.n	801fd74 <_dtoa_r+0x26c>
 801fd88:	f04f 0b01 	mov.w	fp, #1
 801fd8c:	46da      	mov	sl, fp
 801fd8e:	465a      	mov	r2, fp
 801fd90:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801fd94:	e7d0      	b.n	801fd38 <_dtoa_r+0x230>
 801fd96:	3101      	adds	r1, #1
 801fd98:	0040      	lsls	r0, r0, #1
 801fd9a:	e7d1      	b.n	801fd40 <_dtoa_r+0x238>
 801fd9c:	f3af 8000 	nop.w
 801fda0:	636f4361 	.word	0x636f4361
 801fda4:	3fd287a7 	.word	0x3fd287a7
 801fda8:	8b60c8b3 	.word	0x8b60c8b3
 801fdac:	3fc68a28 	.word	0x3fc68a28
 801fdb0:	509f79fb 	.word	0x509f79fb
 801fdb4:	3fd34413 	.word	0x3fd34413
 801fdb8:	080276d8 	.word	0x080276d8
 801fdbc:	0802781f 	.word	0x0802781f
 801fdc0:	7ff00000 	.word	0x7ff00000
 801fdc4:	0802781b 	.word	0x0802781b
 801fdc8:	0802790b 	.word	0x0802790b
 801fdcc:	0802790a 	.word	0x0802790a
 801fdd0:	08027ab0 	.word	0x08027ab0
 801fdd4:	08027877 	.word	0x08027877
 801fdd8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801fddc:	f1ba 0f0e 	cmp.w	sl, #14
 801fde0:	6010      	str	r0, [r2, #0]
 801fde2:	d86e      	bhi.n	801fec2 <_dtoa_r+0x3ba>
 801fde4:	2c00      	cmp	r4, #0
 801fde6:	d06c      	beq.n	801fec2 <_dtoa_r+0x3ba>
 801fde8:	f1b8 0f00 	cmp.w	r8, #0
 801fdec:	f340 80b4 	ble.w	801ff58 <_dtoa_r+0x450>
 801fdf0:	4ac8      	ldr	r2, [pc, #800]	@ (8020114 <_dtoa_r+0x60c>)
 801fdf2:	f008 010f 	and.w	r1, r8, #15
 801fdf6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801fdfa:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801fdfe:	ed92 7b00 	vldr	d7, [r2]
 801fe02:	ea4f 1128 	mov.w	r1, r8, asr #4
 801fe06:	f000 809b 	beq.w	801ff40 <_dtoa_r+0x438>
 801fe0a:	4ac3      	ldr	r2, [pc, #780]	@ (8020118 <_dtoa_r+0x610>)
 801fe0c:	ed92 6b08 	vldr	d6, [r2, #32]
 801fe10:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801fe14:	ed8d 6b02 	vstr	d6, [sp, #8]
 801fe18:	f001 010f 	and.w	r1, r1, #15
 801fe1c:	2203      	movs	r2, #3
 801fe1e:	48be      	ldr	r0, [pc, #760]	@ (8020118 <_dtoa_r+0x610>)
 801fe20:	2900      	cmp	r1, #0
 801fe22:	f040 808f 	bne.w	801ff44 <_dtoa_r+0x43c>
 801fe26:	ed9d 6b02 	vldr	d6, [sp, #8]
 801fe2a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801fe2e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801fe32:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801fe34:	ed9d 7b02 	vldr	d7, [sp, #8]
 801fe38:	2900      	cmp	r1, #0
 801fe3a:	f000 80b3 	beq.w	801ffa4 <_dtoa_r+0x49c>
 801fe3e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801fe42:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801fe46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fe4a:	f140 80ab 	bpl.w	801ffa4 <_dtoa_r+0x49c>
 801fe4e:	f1ba 0f00 	cmp.w	sl, #0
 801fe52:	f000 80a7 	beq.w	801ffa4 <_dtoa_r+0x49c>
 801fe56:	f1bb 0f00 	cmp.w	fp, #0
 801fe5a:	dd30      	ble.n	801febe <_dtoa_r+0x3b6>
 801fe5c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801fe60:	ee27 7b06 	vmul.f64	d7, d7, d6
 801fe64:	ed8d 7b02 	vstr	d7, [sp, #8]
 801fe68:	f108 31ff 	add.w	r1, r8, #4294967295
 801fe6c:	9105      	str	r1, [sp, #20]
 801fe6e:	3201      	adds	r2, #1
 801fe70:	465c      	mov	r4, fp
 801fe72:	ed9d 6b02 	vldr	d6, [sp, #8]
 801fe76:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801fe7a:	ee07 2a90 	vmov	s15, r2
 801fe7e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801fe82:	eea7 5b06 	vfma.f64	d5, d7, d6
 801fe86:	ee15 2a90 	vmov	r2, s11
 801fe8a:	ec51 0b15 	vmov	r0, r1, d5
 801fe8e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801fe92:	2c00      	cmp	r4, #0
 801fe94:	f040 808a 	bne.w	801ffac <_dtoa_r+0x4a4>
 801fe98:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801fe9c:	ee36 6b47 	vsub.f64	d6, d6, d7
 801fea0:	ec41 0b17 	vmov	d7, r0, r1
 801fea4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801fea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801feac:	f300 826a 	bgt.w	8020384 <_dtoa_r+0x87c>
 801feb0:	eeb1 7b47 	vneg.f64	d7, d7
 801feb4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801feb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801febc:	d423      	bmi.n	801ff06 <_dtoa_r+0x3fe>
 801febe:	ed8d 8b02 	vstr	d8, [sp, #8]
 801fec2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801fec4:	2a00      	cmp	r2, #0
 801fec6:	f2c0 8129 	blt.w	802011c <_dtoa_r+0x614>
 801feca:	f1b8 0f0e 	cmp.w	r8, #14
 801fece:	f300 8125 	bgt.w	802011c <_dtoa_r+0x614>
 801fed2:	4b90      	ldr	r3, [pc, #576]	@ (8020114 <_dtoa_r+0x60c>)
 801fed4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801fed8:	ed93 6b00 	vldr	d6, [r3]
 801fedc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fede:	2b00      	cmp	r3, #0
 801fee0:	f280 80c8 	bge.w	8020074 <_dtoa_r+0x56c>
 801fee4:	f1ba 0f00 	cmp.w	sl, #0
 801fee8:	f300 80c4 	bgt.w	8020074 <_dtoa_r+0x56c>
 801feec:	d10b      	bne.n	801ff06 <_dtoa_r+0x3fe>
 801feee:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801fef2:	ee26 6b07 	vmul.f64	d6, d6, d7
 801fef6:	ed9d 7b02 	vldr	d7, [sp, #8]
 801fefa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801fefe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ff02:	f2c0 823c 	blt.w	802037e <_dtoa_r+0x876>
 801ff06:	2400      	movs	r4, #0
 801ff08:	4625      	mov	r5, r4
 801ff0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ff0c:	43db      	mvns	r3, r3
 801ff0e:	9305      	str	r3, [sp, #20]
 801ff10:	463e      	mov	r6, r7
 801ff12:	f04f 0800 	mov.w	r8, #0
 801ff16:	4621      	mov	r1, r4
 801ff18:	4648      	mov	r0, r9
 801ff1a:	f000 fc93 	bl	8020844 <_Bfree>
 801ff1e:	2d00      	cmp	r5, #0
 801ff20:	f000 80a2 	beq.w	8020068 <_dtoa_r+0x560>
 801ff24:	f1b8 0f00 	cmp.w	r8, #0
 801ff28:	d005      	beq.n	801ff36 <_dtoa_r+0x42e>
 801ff2a:	45a8      	cmp	r8, r5
 801ff2c:	d003      	beq.n	801ff36 <_dtoa_r+0x42e>
 801ff2e:	4641      	mov	r1, r8
 801ff30:	4648      	mov	r0, r9
 801ff32:	f000 fc87 	bl	8020844 <_Bfree>
 801ff36:	4629      	mov	r1, r5
 801ff38:	4648      	mov	r0, r9
 801ff3a:	f000 fc83 	bl	8020844 <_Bfree>
 801ff3e:	e093      	b.n	8020068 <_dtoa_r+0x560>
 801ff40:	2202      	movs	r2, #2
 801ff42:	e76c      	b.n	801fe1e <_dtoa_r+0x316>
 801ff44:	07cc      	lsls	r4, r1, #31
 801ff46:	d504      	bpl.n	801ff52 <_dtoa_r+0x44a>
 801ff48:	ed90 6b00 	vldr	d6, [r0]
 801ff4c:	3201      	adds	r2, #1
 801ff4e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ff52:	1049      	asrs	r1, r1, #1
 801ff54:	3008      	adds	r0, #8
 801ff56:	e763      	b.n	801fe20 <_dtoa_r+0x318>
 801ff58:	d022      	beq.n	801ffa0 <_dtoa_r+0x498>
 801ff5a:	f1c8 0100 	rsb	r1, r8, #0
 801ff5e:	4a6d      	ldr	r2, [pc, #436]	@ (8020114 <_dtoa_r+0x60c>)
 801ff60:	f001 000f 	and.w	r0, r1, #15
 801ff64:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801ff68:	ed92 7b00 	vldr	d7, [r2]
 801ff6c:	ee28 7b07 	vmul.f64	d7, d8, d7
 801ff70:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ff74:	4868      	ldr	r0, [pc, #416]	@ (8020118 <_dtoa_r+0x610>)
 801ff76:	1109      	asrs	r1, r1, #4
 801ff78:	2400      	movs	r4, #0
 801ff7a:	2202      	movs	r2, #2
 801ff7c:	b929      	cbnz	r1, 801ff8a <_dtoa_r+0x482>
 801ff7e:	2c00      	cmp	r4, #0
 801ff80:	f43f af57 	beq.w	801fe32 <_dtoa_r+0x32a>
 801ff84:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ff88:	e753      	b.n	801fe32 <_dtoa_r+0x32a>
 801ff8a:	07ce      	lsls	r6, r1, #31
 801ff8c:	d505      	bpl.n	801ff9a <_dtoa_r+0x492>
 801ff8e:	ed90 6b00 	vldr	d6, [r0]
 801ff92:	3201      	adds	r2, #1
 801ff94:	2401      	movs	r4, #1
 801ff96:	ee27 7b06 	vmul.f64	d7, d7, d6
 801ff9a:	1049      	asrs	r1, r1, #1
 801ff9c:	3008      	adds	r0, #8
 801ff9e:	e7ed      	b.n	801ff7c <_dtoa_r+0x474>
 801ffa0:	2202      	movs	r2, #2
 801ffa2:	e746      	b.n	801fe32 <_dtoa_r+0x32a>
 801ffa4:	f8cd 8014 	str.w	r8, [sp, #20]
 801ffa8:	4654      	mov	r4, sl
 801ffaa:	e762      	b.n	801fe72 <_dtoa_r+0x36a>
 801ffac:	4a59      	ldr	r2, [pc, #356]	@ (8020114 <_dtoa_r+0x60c>)
 801ffae:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801ffb2:	ed12 4b02 	vldr	d4, [r2, #-8]
 801ffb6:	9a08      	ldr	r2, [sp, #32]
 801ffb8:	ec41 0b17 	vmov	d7, r0, r1
 801ffbc:	443c      	add	r4, r7
 801ffbe:	b34a      	cbz	r2, 8020014 <_dtoa_r+0x50c>
 801ffc0:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801ffc4:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801ffc8:	463e      	mov	r6, r7
 801ffca:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801ffce:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801ffd2:	ee35 7b47 	vsub.f64	d7, d5, d7
 801ffd6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801ffda:	ee14 2a90 	vmov	r2, s9
 801ffde:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801ffe2:	3230      	adds	r2, #48	@ 0x30
 801ffe4:	ee36 6b45 	vsub.f64	d6, d6, d5
 801ffe8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801ffec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fff0:	f806 2b01 	strb.w	r2, [r6], #1
 801fff4:	d438      	bmi.n	8020068 <_dtoa_r+0x560>
 801fff6:	ee32 5b46 	vsub.f64	d5, d2, d6
 801fffa:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801fffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020002:	d46e      	bmi.n	80200e2 <_dtoa_r+0x5da>
 8020004:	42a6      	cmp	r6, r4
 8020006:	f43f af5a 	beq.w	801febe <_dtoa_r+0x3b6>
 802000a:	ee27 7b03 	vmul.f64	d7, d7, d3
 802000e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8020012:	e7e0      	b.n	801ffd6 <_dtoa_r+0x4ce>
 8020014:	4621      	mov	r1, r4
 8020016:	463e      	mov	r6, r7
 8020018:	ee27 7b04 	vmul.f64	d7, d7, d4
 802001c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8020020:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8020024:	ee14 2a90 	vmov	r2, s9
 8020028:	3230      	adds	r2, #48	@ 0x30
 802002a:	f806 2b01 	strb.w	r2, [r6], #1
 802002e:	42a6      	cmp	r6, r4
 8020030:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8020034:	ee36 6b45 	vsub.f64	d6, d6, d5
 8020038:	d119      	bne.n	802006e <_dtoa_r+0x566>
 802003a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 802003e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8020042:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8020046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802004a:	dc4a      	bgt.n	80200e2 <_dtoa_r+0x5da>
 802004c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8020050:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8020054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020058:	f57f af31 	bpl.w	801febe <_dtoa_r+0x3b6>
 802005c:	460e      	mov	r6, r1
 802005e:	3901      	subs	r1, #1
 8020060:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8020064:	2b30      	cmp	r3, #48	@ 0x30
 8020066:	d0f9      	beq.n	802005c <_dtoa_r+0x554>
 8020068:	f8dd 8014 	ldr.w	r8, [sp, #20]
 802006c:	e027      	b.n	80200be <_dtoa_r+0x5b6>
 802006e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8020072:	e7d5      	b.n	8020020 <_dtoa_r+0x518>
 8020074:	ed9d 7b02 	vldr	d7, [sp, #8]
 8020078:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 802007c:	463e      	mov	r6, r7
 802007e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8020082:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8020086:	ee15 3a10 	vmov	r3, s10
 802008a:	3330      	adds	r3, #48	@ 0x30
 802008c:	f806 3b01 	strb.w	r3, [r6], #1
 8020090:	1bf3      	subs	r3, r6, r7
 8020092:	459a      	cmp	sl, r3
 8020094:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8020098:	eea3 7b46 	vfms.f64	d7, d3, d6
 802009c:	d132      	bne.n	8020104 <_dtoa_r+0x5fc>
 802009e:	ee37 7b07 	vadd.f64	d7, d7, d7
 80200a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80200a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80200aa:	dc18      	bgt.n	80200de <_dtoa_r+0x5d6>
 80200ac:	eeb4 7b46 	vcmp.f64	d7, d6
 80200b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80200b4:	d103      	bne.n	80200be <_dtoa_r+0x5b6>
 80200b6:	ee15 3a10 	vmov	r3, s10
 80200ba:	07db      	lsls	r3, r3, #31
 80200bc:	d40f      	bmi.n	80200de <_dtoa_r+0x5d6>
 80200be:	9901      	ldr	r1, [sp, #4]
 80200c0:	4648      	mov	r0, r9
 80200c2:	f000 fbbf 	bl	8020844 <_Bfree>
 80200c6:	2300      	movs	r3, #0
 80200c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80200ca:	7033      	strb	r3, [r6, #0]
 80200cc:	f108 0301 	add.w	r3, r8, #1
 80200d0:	6013      	str	r3, [r2, #0]
 80200d2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80200d4:	2b00      	cmp	r3, #0
 80200d6:	f000 824b 	beq.w	8020570 <_dtoa_r+0xa68>
 80200da:	601e      	str	r6, [r3, #0]
 80200dc:	e248      	b.n	8020570 <_dtoa_r+0xa68>
 80200de:	f8cd 8014 	str.w	r8, [sp, #20]
 80200e2:	4633      	mov	r3, r6
 80200e4:	461e      	mov	r6, r3
 80200e6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80200ea:	2a39      	cmp	r2, #57	@ 0x39
 80200ec:	d106      	bne.n	80200fc <_dtoa_r+0x5f4>
 80200ee:	429f      	cmp	r7, r3
 80200f0:	d1f8      	bne.n	80200e4 <_dtoa_r+0x5dc>
 80200f2:	9a05      	ldr	r2, [sp, #20]
 80200f4:	3201      	adds	r2, #1
 80200f6:	9205      	str	r2, [sp, #20]
 80200f8:	2230      	movs	r2, #48	@ 0x30
 80200fa:	703a      	strb	r2, [r7, #0]
 80200fc:	781a      	ldrb	r2, [r3, #0]
 80200fe:	3201      	adds	r2, #1
 8020100:	701a      	strb	r2, [r3, #0]
 8020102:	e7b1      	b.n	8020068 <_dtoa_r+0x560>
 8020104:	ee27 7b04 	vmul.f64	d7, d7, d4
 8020108:	eeb5 7b40 	vcmp.f64	d7, #0.0
 802010c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020110:	d1b5      	bne.n	802007e <_dtoa_r+0x576>
 8020112:	e7d4      	b.n	80200be <_dtoa_r+0x5b6>
 8020114:	08027ab0 	.word	0x08027ab0
 8020118:	08027a88 	.word	0x08027a88
 802011c:	9908      	ldr	r1, [sp, #32]
 802011e:	2900      	cmp	r1, #0
 8020120:	f000 80e9 	beq.w	80202f6 <_dtoa_r+0x7ee>
 8020124:	9907      	ldr	r1, [sp, #28]
 8020126:	2901      	cmp	r1, #1
 8020128:	f300 80cb 	bgt.w	80202c2 <_dtoa_r+0x7ba>
 802012c:	2d00      	cmp	r5, #0
 802012e:	f000 80c4 	beq.w	80202ba <_dtoa_r+0x7b2>
 8020132:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8020136:	9e04      	ldr	r6, [sp, #16]
 8020138:	461c      	mov	r4, r3
 802013a:	9305      	str	r3, [sp, #20]
 802013c:	9b04      	ldr	r3, [sp, #16]
 802013e:	4413      	add	r3, r2
 8020140:	9304      	str	r3, [sp, #16]
 8020142:	9b06      	ldr	r3, [sp, #24]
 8020144:	2101      	movs	r1, #1
 8020146:	4413      	add	r3, r2
 8020148:	4648      	mov	r0, r9
 802014a:	9306      	str	r3, [sp, #24]
 802014c:	f000 fc78 	bl	8020a40 <__i2b>
 8020150:	9b05      	ldr	r3, [sp, #20]
 8020152:	4605      	mov	r5, r0
 8020154:	b166      	cbz	r6, 8020170 <_dtoa_r+0x668>
 8020156:	9a06      	ldr	r2, [sp, #24]
 8020158:	2a00      	cmp	r2, #0
 802015a:	dd09      	ble.n	8020170 <_dtoa_r+0x668>
 802015c:	42b2      	cmp	r2, r6
 802015e:	9904      	ldr	r1, [sp, #16]
 8020160:	bfa8      	it	ge
 8020162:	4632      	movge	r2, r6
 8020164:	1a89      	subs	r1, r1, r2
 8020166:	9104      	str	r1, [sp, #16]
 8020168:	9906      	ldr	r1, [sp, #24]
 802016a:	1ab6      	subs	r6, r6, r2
 802016c:	1a8a      	subs	r2, r1, r2
 802016e:	9206      	str	r2, [sp, #24]
 8020170:	b30b      	cbz	r3, 80201b6 <_dtoa_r+0x6ae>
 8020172:	9a08      	ldr	r2, [sp, #32]
 8020174:	2a00      	cmp	r2, #0
 8020176:	f000 80c5 	beq.w	8020304 <_dtoa_r+0x7fc>
 802017a:	2c00      	cmp	r4, #0
 802017c:	f000 80bf 	beq.w	80202fe <_dtoa_r+0x7f6>
 8020180:	4629      	mov	r1, r5
 8020182:	4622      	mov	r2, r4
 8020184:	4648      	mov	r0, r9
 8020186:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020188:	f000 fd12 	bl	8020bb0 <__pow5mult>
 802018c:	9a01      	ldr	r2, [sp, #4]
 802018e:	4601      	mov	r1, r0
 8020190:	4605      	mov	r5, r0
 8020192:	4648      	mov	r0, r9
 8020194:	f000 fc6a 	bl	8020a6c <__multiply>
 8020198:	9901      	ldr	r1, [sp, #4]
 802019a:	9005      	str	r0, [sp, #20]
 802019c:	4648      	mov	r0, r9
 802019e:	f000 fb51 	bl	8020844 <_Bfree>
 80201a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80201a4:	1b1b      	subs	r3, r3, r4
 80201a6:	f000 80b0 	beq.w	802030a <_dtoa_r+0x802>
 80201aa:	9905      	ldr	r1, [sp, #20]
 80201ac:	461a      	mov	r2, r3
 80201ae:	4648      	mov	r0, r9
 80201b0:	f000 fcfe 	bl	8020bb0 <__pow5mult>
 80201b4:	9001      	str	r0, [sp, #4]
 80201b6:	2101      	movs	r1, #1
 80201b8:	4648      	mov	r0, r9
 80201ba:	f000 fc41 	bl	8020a40 <__i2b>
 80201be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80201c0:	4604      	mov	r4, r0
 80201c2:	2b00      	cmp	r3, #0
 80201c4:	f000 81da 	beq.w	802057c <_dtoa_r+0xa74>
 80201c8:	461a      	mov	r2, r3
 80201ca:	4601      	mov	r1, r0
 80201cc:	4648      	mov	r0, r9
 80201ce:	f000 fcef 	bl	8020bb0 <__pow5mult>
 80201d2:	9b07      	ldr	r3, [sp, #28]
 80201d4:	2b01      	cmp	r3, #1
 80201d6:	4604      	mov	r4, r0
 80201d8:	f300 80a0 	bgt.w	802031c <_dtoa_r+0x814>
 80201dc:	9b02      	ldr	r3, [sp, #8]
 80201de:	2b00      	cmp	r3, #0
 80201e0:	f040 8096 	bne.w	8020310 <_dtoa_r+0x808>
 80201e4:	9b03      	ldr	r3, [sp, #12]
 80201e6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80201ea:	2a00      	cmp	r2, #0
 80201ec:	f040 8092 	bne.w	8020314 <_dtoa_r+0x80c>
 80201f0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80201f4:	0d12      	lsrs	r2, r2, #20
 80201f6:	0512      	lsls	r2, r2, #20
 80201f8:	2a00      	cmp	r2, #0
 80201fa:	f000 808d 	beq.w	8020318 <_dtoa_r+0x810>
 80201fe:	9b04      	ldr	r3, [sp, #16]
 8020200:	3301      	adds	r3, #1
 8020202:	9304      	str	r3, [sp, #16]
 8020204:	9b06      	ldr	r3, [sp, #24]
 8020206:	3301      	adds	r3, #1
 8020208:	9306      	str	r3, [sp, #24]
 802020a:	2301      	movs	r3, #1
 802020c:	930b      	str	r3, [sp, #44]	@ 0x2c
 802020e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8020210:	2b00      	cmp	r3, #0
 8020212:	f000 81b9 	beq.w	8020588 <_dtoa_r+0xa80>
 8020216:	6922      	ldr	r2, [r4, #16]
 8020218:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 802021c:	6910      	ldr	r0, [r2, #16]
 802021e:	f000 fbc3 	bl	80209a8 <__hi0bits>
 8020222:	f1c0 0020 	rsb	r0, r0, #32
 8020226:	9b06      	ldr	r3, [sp, #24]
 8020228:	4418      	add	r0, r3
 802022a:	f010 001f 	ands.w	r0, r0, #31
 802022e:	f000 8081 	beq.w	8020334 <_dtoa_r+0x82c>
 8020232:	f1c0 0220 	rsb	r2, r0, #32
 8020236:	2a04      	cmp	r2, #4
 8020238:	dd73      	ble.n	8020322 <_dtoa_r+0x81a>
 802023a:	9b04      	ldr	r3, [sp, #16]
 802023c:	f1c0 001c 	rsb	r0, r0, #28
 8020240:	4403      	add	r3, r0
 8020242:	9304      	str	r3, [sp, #16]
 8020244:	9b06      	ldr	r3, [sp, #24]
 8020246:	4406      	add	r6, r0
 8020248:	4403      	add	r3, r0
 802024a:	9306      	str	r3, [sp, #24]
 802024c:	9b04      	ldr	r3, [sp, #16]
 802024e:	2b00      	cmp	r3, #0
 8020250:	dd05      	ble.n	802025e <_dtoa_r+0x756>
 8020252:	9901      	ldr	r1, [sp, #4]
 8020254:	461a      	mov	r2, r3
 8020256:	4648      	mov	r0, r9
 8020258:	f000 fd04 	bl	8020c64 <__lshift>
 802025c:	9001      	str	r0, [sp, #4]
 802025e:	9b06      	ldr	r3, [sp, #24]
 8020260:	2b00      	cmp	r3, #0
 8020262:	dd05      	ble.n	8020270 <_dtoa_r+0x768>
 8020264:	4621      	mov	r1, r4
 8020266:	461a      	mov	r2, r3
 8020268:	4648      	mov	r0, r9
 802026a:	f000 fcfb 	bl	8020c64 <__lshift>
 802026e:	4604      	mov	r4, r0
 8020270:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020272:	2b00      	cmp	r3, #0
 8020274:	d060      	beq.n	8020338 <_dtoa_r+0x830>
 8020276:	9801      	ldr	r0, [sp, #4]
 8020278:	4621      	mov	r1, r4
 802027a:	f000 fd5f 	bl	8020d3c <__mcmp>
 802027e:	2800      	cmp	r0, #0
 8020280:	da5a      	bge.n	8020338 <_dtoa_r+0x830>
 8020282:	f108 33ff 	add.w	r3, r8, #4294967295
 8020286:	9305      	str	r3, [sp, #20]
 8020288:	9901      	ldr	r1, [sp, #4]
 802028a:	2300      	movs	r3, #0
 802028c:	220a      	movs	r2, #10
 802028e:	4648      	mov	r0, r9
 8020290:	f000 fafa 	bl	8020888 <__multadd>
 8020294:	9b08      	ldr	r3, [sp, #32]
 8020296:	9001      	str	r0, [sp, #4]
 8020298:	2b00      	cmp	r3, #0
 802029a:	f000 8177 	beq.w	802058c <_dtoa_r+0xa84>
 802029e:	4629      	mov	r1, r5
 80202a0:	2300      	movs	r3, #0
 80202a2:	220a      	movs	r2, #10
 80202a4:	4648      	mov	r0, r9
 80202a6:	f000 faef 	bl	8020888 <__multadd>
 80202aa:	f1bb 0f00 	cmp.w	fp, #0
 80202ae:	4605      	mov	r5, r0
 80202b0:	dc6e      	bgt.n	8020390 <_dtoa_r+0x888>
 80202b2:	9b07      	ldr	r3, [sp, #28]
 80202b4:	2b02      	cmp	r3, #2
 80202b6:	dc48      	bgt.n	802034a <_dtoa_r+0x842>
 80202b8:	e06a      	b.n	8020390 <_dtoa_r+0x888>
 80202ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80202bc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80202c0:	e739      	b.n	8020136 <_dtoa_r+0x62e>
 80202c2:	f10a 34ff 	add.w	r4, sl, #4294967295
 80202c6:	42a3      	cmp	r3, r4
 80202c8:	db07      	blt.n	80202da <_dtoa_r+0x7d2>
 80202ca:	f1ba 0f00 	cmp.w	sl, #0
 80202ce:	eba3 0404 	sub.w	r4, r3, r4
 80202d2:	db0b      	blt.n	80202ec <_dtoa_r+0x7e4>
 80202d4:	9e04      	ldr	r6, [sp, #16]
 80202d6:	4652      	mov	r2, sl
 80202d8:	e72f      	b.n	802013a <_dtoa_r+0x632>
 80202da:	1ae2      	subs	r2, r4, r3
 80202dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80202de:	9e04      	ldr	r6, [sp, #16]
 80202e0:	4413      	add	r3, r2
 80202e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80202e4:	4652      	mov	r2, sl
 80202e6:	4623      	mov	r3, r4
 80202e8:	2400      	movs	r4, #0
 80202ea:	e726      	b.n	802013a <_dtoa_r+0x632>
 80202ec:	9a04      	ldr	r2, [sp, #16]
 80202ee:	eba2 060a 	sub.w	r6, r2, sl
 80202f2:	2200      	movs	r2, #0
 80202f4:	e721      	b.n	802013a <_dtoa_r+0x632>
 80202f6:	9e04      	ldr	r6, [sp, #16]
 80202f8:	9d08      	ldr	r5, [sp, #32]
 80202fa:	461c      	mov	r4, r3
 80202fc:	e72a      	b.n	8020154 <_dtoa_r+0x64c>
 80202fe:	9a01      	ldr	r2, [sp, #4]
 8020300:	9205      	str	r2, [sp, #20]
 8020302:	e752      	b.n	80201aa <_dtoa_r+0x6a2>
 8020304:	9901      	ldr	r1, [sp, #4]
 8020306:	461a      	mov	r2, r3
 8020308:	e751      	b.n	80201ae <_dtoa_r+0x6a6>
 802030a:	9b05      	ldr	r3, [sp, #20]
 802030c:	9301      	str	r3, [sp, #4]
 802030e:	e752      	b.n	80201b6 <_dtoa_r+0x6ae>
 8020310:	2300      	movs	r3, #0
 8020312:	e77b      	b.n	802020c <_dtoa_r+0x704>
 8020314:	9b02      	ldr	r3, [sp, #8]
 8020316:	e779      	b.n	802020c <_dtoa_r+0x704>
 8020318:	920b      	str	r2, [sp, #44]	@ 0x2c
 802031a:	e778      	b.n	802020e <_dtoa_r+0x706>
 802031c:	2300      	movs	r3, #0
 802031e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020320:	e779      	b.n	8020216 <_dtoa_r+0x70e>
 8020322:	d093      	beq.n	802024c <_dtoa_r+0x744>
 8020324:	9b04      	ldr	r3, [sp, #16]
 8020326:	321c      	adds	r2, #28
 8020328:	4413      	add	r3, r2
 802032a:	9304      	str	r3, [sp, #16]
 802032c:	9b06      	ldr	r3, [sp, #24]
 802032e:	4416      	add	r6, r2
 8020330:	4413      	add	r3, r2
 8020332:	e78a      	b.n	802024a <_dtoa_r+0x742>
 8020334:	4602      	mov	r2, r0
 8020336:	e7f5      	b.n	8020324 <_dtoa_r+0x81c>
 8020338:	f1ba 0f00 	cmp.w	sl, #0
 802033c:	f8cd 8014 	str.w	r8, [sp, #20]
 8020340:	46d3      	mov	fp, sl
 8020342:	dc21      	bgt.n	8020388 <_dtoa_r+0x880>
 8020344:	9b07      	ldr	r3, [sp, #28]
 8020346:	2b02      	cmp	r3, #2
 8020348:	dd1e      	ble.n	8020388 <_dtoa_r+0x880>
 802034a:	f1bb 0f00 	cmp.w	fp, #0
 802034e:	f47f addc 	bne.w	801ff0a <_dtoa_r+0x402>
 8020352:	4621      	mov	r1, r4
 8020354:	465b      	mov	r3, fp
 8020356:	2205      	movs	r2, #5
 8020358:	4648      	mov	r0, r9
 802035a:	f000 fa95 	bl	8020888 <__multadd>
 802035e:	4601      	mov	r1, r0
 8020360:	4604      	mov	r4, r0
 8020362:	9801      	ldr	r0, [sp, #4]
 8020364:	f000 fcea 	bl	8020d3c <__mcmp>
 8020368:	2800      	cmp	r0, #0
 802036a:	f77f adce 	ble.w	801ff0a <_dtoa_r+0x402>
 802036e:	463e      	mov	r6, r7
 8020370:	2331      	movs	r3, #49	@ 0x31
 8020372:	f806 3b01 	strb.w	r3, [r6], #1
 8020376:	9b05      	ldr	r3, [sp, #20]
 8020378:	3301      	adds	r3, #1
 802037a:	9305      	str	r3, [sp, #20]
 802037c:	e5c9      	b.n	801ff12 <_dtoa_r+0x40a>
 802037e:	f8cd 8014 	str.w	r8, [sp, #20]
 8020382:	4654      	mov	r4, sl
 8020384:	4625      	mov	r5, r4
 8020386:	e7f2      	b.n	802036e <_dtoa_r+0x866>
 8020388:	9b08      	ldr	r3, [sp, #32]
 802038a:	2b00      	cmp	r3, #0
 802038c:	f000 8102 	beq.w	8020594 <_dtoa_r+0xa8c>
 8020390:	2e00      	cmp	r6, #0
 8020392:	dd05      	ble.n	80203a0 <_dtoa_r+0x898>
 8020394:	4629      	mov	r1, r5
 8020396:	4632      	mov	r2, r6
 8020398:	4648      	mov	r0, r9
 802039a:	f000 fc63 	bl	8020c64 <__lshift>
 802039e:	4605      	mov	r5, r0
 80203a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80203a2:	2b00      	cmp	r3, #0
 80203a4:	d058      	beq.n	8020458 <_dtoa_r+0x950>
 80203a6:	6869      	ldr	r1, [r5, #4]
 80203a8:	4648      	mov	r0, r9
 80203aa:	f000 fa0b 	bl	80207c4 <_Balloc>
 80203ae:	4606      	mov	r6, r0
 80203b0:	b928      	cbnz	r0, 80203be <_dtoa_r+0x8b6>
 80203b2:	4b82      	ldr	r3, [pc, #520]	@ (80205bc <_dtoa_r+0xab4>)
 80203b4:	4602      	mov	r2, r0
 80203b6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80203ba:	f7ff bbbe 	b.w	801fb3a <_dtoa_r+0x32>
 80203be:	692a      	ldr	r2, [r5, #16]
 80203c0:	3202      	adds	r2, #2
 80203c2:	0092      	lsls	r2, r2, #2
 80203c4:	f105 010c 	add.w	r1, r5, #12
 80203c8:	300c      	adds	r0, #12
 80203ca:	f7ff fae0 	bl	801f98e <memcpy>
 80203ce:	2201      	movs	r2, #1
 80203d0:	4631      	mov	r1, r6
 80203d2:	4648      	mov	r0, r9
 80203d4:	f000 fc46 	bl	8020c64 <__lshift>
 80203d8:	1c7b      	adds	r3, r7, #1
 80203da:	9304      	str	r3, [sp, #16]
 80203dc:	eb07 030b 	add.w	r3, r7, fp
 80203e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80203e2:	9b02      	ldr	r3, [sp, #8]
 80203e4:	f003 0301 	and.w	r3, r3, #1
 80203e8:	46a8      	mov	r8, r5
 80203ea:	9308      	str	r3, [sp, #32]
 80203ec:	4605      	mov	r5, r0
 80203ee:	9b04      	ldr	r3, [sp, #16]
 80203f0:	9801      	ldr	r0, [sp, #4]
 80203f2:	4621      	mov	r1, r4
 80203f4:	f103 3bff 	add.w	fp, r3, #4294967295
 80203f8:	f7ff fafc 	bl	801f9f4 <quorem>
 80203fc:	4641      	mov	r1, r8
 80203fe:	9002      	str	r0, [sp, #8]
 8020400:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8020404:	9801      	ldr	r0, [sp, #4]
 8020406:	f000 fc99 	bl	8020d3c <__mcmp>
 802040a:	462a      	mov	r2, r5
 802040c:	9006      	str	r0, [sp, #24]
 802040e:	4621      	mov	r1, r4
 8020410:	4648      	mov	r0, r9
 8020412:	f000 fcaf 	bl	8020d74 <__mdiff>
 8020416:	68c2      	ldr	r2, [r0, #12]
 8020418:	4606      	mov	r6, r0
 802041a:	b9fa      	cbnz	r2, 802045c <_dtoa_r+0x954>
 802041c:	4601      	mov	r1, r0
 802041e:	9801      	ldr	r0, [sp, #4]
 8020420:	f000 fc8c 	bl	8020d3c <__mcmp>
 8020424:	4602      	mov	r2, r0
 8020426:	4631      	mov	r1, r6
 8020428:	4648      	mov	r0, r9
 802042a:	920a      	str	r2, [sp, #40]	@ 0x28
 802042c:	f000 fa0a 	bl	8020844 <_Bfree>
 8020430:	9b07      	ldr	r3, [sp, #28]
 8020432:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8020434:	9e04      	ldr	r6, [sp, #16]
 8020436:	ea42 0103 	orr.w	r1, r2, r3
 802043a:	9b08      	ldr	r3, [sp, #32]
 802043c:	4319      	orrs	r1, r3
 802043e:	d10f      	bne.n	8020460 <_dtoa_r+0x958>
 8020440:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8020444:	d028      	beq.n	8020498 <_dtoa_r+0x990>
 8020446:	9b06      	ldr	r3, [sp, #24]
 8020448:	2b00      	cmp	r3, #0
 802044a:	dd02      	ble.n	8020452 <_dtoa_r+0x94a>
 802044c:	9b02      	ldr	r3, [sp, #8]
 802044e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8020452:	f88b a000 	strb.w	sl, [fp]
 8020456:	e55e      	b.n	801ff16 <_dtoa_r+0x40e>
 8020458:	4628      	mov	r0, r5
 802045a:	e7bd      	b.n	80203d8 <_dtoa_r+0x8d0>
 802045c:	2201      	movs	r2, #1
 802045e:	e7e2      	b.n	8020426 <_dtoa_r+0x91e>
 8020460:	9b06      	ldr	r3, [sp, #24]
 8020462:	2b00      	cmp	r3, #0
 8020464:	db04      	blt.n	8020470 <_dtoa_r+0x968>
 8020466:	9907      	ldr	r1, [sp, #28]
 8020468:	430b      	orrs	r3, r1
 802046a:	9908      	ldr	r1, [sp, #32]
 802046c:	430b      	orrs	r3, r1
 802046e:	d120      	bne.n	80204b2 <_dtoa_r+0x9aa>
 8020470:	2a00      	cmp	r2, #0
 8020472:	ddee      	ble.n	8020452 <_dtoa_r+0x94a>
 8020474:	9901      	ldr	r1, [sp, #4]
 8020476:	2201      	movs	r2, #1
 8020478:	4648      	mov	r0, r9
 802047a:	f000 fbf3 	bl	8020c64 <__lshift>
 802047e:	4621      	mov	r1, r4
 8020480:	9001      	str	r0, [sp, #4]
 8020482:	f000 fc5b 	bl	8020d3c <__mcmp>
 8020486:	2800      	cmp	r0, #0
 8020488:	dc03      	bgt.n	8020492 <_dtoa_r+0x98a>
 802048a:	d1e2      	bne.n	8020452 <_dtoa_r+0x94a>
 802048c:	f01a 0f01 	tst.w	sl, #1
 8020490:	d0df      	beq.n	8020452 <_dtoa_r+0x94a>
 8020492:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8020496:	d1d9      	bne.n	802044c <_dtoa_r+0x944>
 8020498:	2339      	movs	r3, #57	@ 0x39
 802049a:	f88b 3000 	strb.w	r3, [fp]
 802049e:	4633      	mov	r3, r6
 80204a0:	461e      	mov	r6, r3
 80204a2:	3b01      	subs	r3, #1
 80204a4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80204a8:	2a39      	cmp	r2, #57	@ 0x39
 80204aa:	d052      	beq.n	8020552 <_dtoa_r+0xa4a>
 80204ac:	3201      	adds	r2, #1
 80204ae:	701a      	strb	r2, [r3, #0]
 80204b0:	e531      	b.n	801ff16 <_dtoa_r+0x40e>
 80204b2:	2a00      	cmp	r2, #0
 80204b4:	dd07      	ble.n	80204c6 <_dtoa_r+0x9be>
 80204b6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80204ba:	d0ed      	beq.n	8020498 <_dtoa_r+0x990>
 80204bc:	f10a 0301 	add.w	r3, sl, #1
 80204c0:	f88b 3000 	strb.w	r3, [fp]
 80204c4:	e527      	b.n	801ff16 <_dtoa_r+0x40e>
 80204c6:	9b04      	ldr	r3, [sp, #16]
 80204c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80204ca:	f803 ac01 	strb.w	sl, [r3, #-1]
 80204ce:	4293      	cmp	r3, r2
 80204d0:	d029      	beq.n	8020526 <_dtoa_r+0xa1e>
 80204d2:	9901      	ldr	r1, [sp, #4]
 80204d4:	2300      	movs	r3, #0
 80204d6:	220a      	movs	r2, #10
 80204d8:	4648      	mov	r0, r9
 80204da:	f000 f9d5 	bl	8020888 <__multadd>
 80204de:	45a8      	cmp	r8, r5
 80204e0:	9001      	str	r0, [sp, #4]
 80204e2:	f04f 0300 	mov.w	r3, #0
 80204e6:	f04f 020a 	mov.w	r2, #10
 80204ea:	4641      	mov	r1, r8
 80204ec:	4648      	mov	r0, r9
 80204ee:	d107      	bne.n	8020500 <_dtoa_r+0x9f8>
 80204f0:	f000 f9ca 	bl	8020888 <__multadd>
 80204f4:	4680      	mov	r8, r0
 80204f6:	4605      	mov	r5, r0
 80204f8:	9b04      	ldr	r3, [sp, #16]
 80204fa:	3301      	adds	r3, #1
 80204fc:	9304      	str	r3, [sp, #16]
 80204fe:	e776      	b.n	80203ee <_dtoa_r+0x8e6>
 8020500:	f000 f9c2 	bl	8020888 <__multadd>
 8020504:	4629      	mov	r1, r5
 8020506:	4680      	mov	r8, r0
 8020508:	2300      	movs	r3, #0
 802050a:	220a      	movs	r2, #10
 802050c:	4648      	mov	r0, r9
 802050e:	f000 f9bb 	bl	8020888 <__multadd>
 8020512:	4605      	mov	r5, r0
 8020514:	e7f0      	b.n	80204f8 <_dtoa_r+0x9f0>
 8020516:	f1bb 0f00 	cmp.w	fp, #0
 802051a:	bfcc      	ite	gt
 802051c:	465e      	movgt	r6, fp
 802051e:	2601      	movle	r6, #1
 8020520:	443e      	add	r6, r7
 8020522:	f04f 0800 	mov.w	r8, #0
 8020526:	9901      	ldr	r1, [sp, #4]
 8020528:	2201      	movs	r2, #1
 802052a:	4648      	mov	r0, r9
 802052c:	f000 fb9a 	bl	8020c64 <__lshift>
 8020530:	4621      	mov	r1, r4
 8020532:	9001      	str	r0, [sp, #4]
 8020534:	f000 fc02 	bl	8020d3c <__mcmp>
 8020538:	2800      	cmp	r0, #0
 802053a:	dcb0      	bgt.n	802049e <_dtoa_r+0x996>
 802053c:	d102      	bne.n	8020544 <_dtoa_r+0xa3c>
 802053e:	f01a 0f01 	tst.w	sl, #1
 8020542:	d1ac      	bne.n	802049e <_dtoa_r+0x996>
 8020544:	4633      	mov	r3, r6
 8020546:	461e      	mov	r6, r3
 8020548:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 802054c:	2a30      	cmp	r2, #48	@ 0x30
 802054e:	d0fa      	beq.n	8020546 <_dtoa_r+0xa3e>
 8020550:	e4e1      	b.n	801ff16 <_dtoa_r+0x40e>
 8020552:	429f      	cmp	r7, r3
 8020554:	d1a4      	bne.n	80204a0 <_dtoa_r+0x998>
 8020556:	9b05      	ldr	r3, [sp, #20]
 8020558:	3301      	adds	r3, #1
 802055a:	9305      	str	r3, [sp, #20]
 802055c:	2331      	movs	r3, #49	@ 0x31
 802055e:	703b      	strb	r3, [r7, #0]
 8020560:	e4d9      	b.n	801ff16 <_dtoa_r+0x40e>
 8020562:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8020564:	4f16      	ldr	r7, [pc, #88]	@ (80205c0 <_dtoa_r+0xab8>)
 8020566:	b11b      	cbz	r3, 8020570 <_dtoa_r+0xa68>
 8020568:	f107 0308 	add.w	r3, r7, #8
 802056c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 802056e:	6013      	str	r3, [r2, #0]
 8020570:	4638      	mov	r0, r7
 8020572:	b011      	add	sp, #68	@ 0x44
 8020574:	ecbd 8b02 	vpop	{d8}
 8020578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802057c:	9b07      	ldr	r3, [sp, #28]
 802057e:	2b01      	cmp	r3, #1
 8020580:	f77f ae2c 	ble.w	80201dc <_dtoa_r+0x6d4>
 8020584:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8020586:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020588:	2001      	movs	r0, #1
 802058a:	e64c      	b.n	8020226 <_dtoa_r+0x71e>
 802058c:	f1bb 0f00 	cmp.w	fp, #0
 8020590:	f77f aed8 	ble.w	8020344 <_dtoa_r+0x83c>
 8020594:	463e      	mov	r6, r7
 8020596:	9801      	ldr	r0, [sp, #4]
 8020598:	4621      	mov	r1, r4
 802059a:	f7ff fa2b 	bl	801f9f4 <quorem>
 802059e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80205a2:	f806 ab01 	strb.w	sl, [r6], #1
 80205a6:	1bf2      	subs	r2, r6, r7
 80205a8:	4593      	cmp	fp, r2
 80205aa:	ddb4      	ble.n	8020516 <_dtoa_r+0xa0e>
 80205ac:	9901      	ldr	r1, [sp, #4]
 80205ae:	2300      	movs	r3, #0
 80205b0:	220a      	movs	r2, #10
 80205b2:	4648      	mov	r0, r9
 80205b4:	f000 f968 	bl	8020888 <__multadd>
 80205b8:	9001      	str	r0, [sp, #4]
 80205ba:	e7ec      	b.n	8020596 <_dtoa_r+0xa8e>
 80205bc:	08027877 	.word	0x08027877
 80205c0:	08027812 	.word	0x08027812

080205c4 <_free_r>:
 80205c4:	b538      	push	{r3, r4, r5, lr}
 80205c6:	4605      	mov	r5, r0
 80205c8:	2900      	cmp	r1, #0
 80205ca:	d041      	beq.n	8020650 <_free_r+0x8c>
 80205cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80205d0:	1f0c      	subs	r4, r1, #4
 80205d2:	2b00      	cmp	r3, #0
 80205d4:	bfb8      	it	lt
 80205d6:	18e4      	addlt	r4, r4, r3
 80205d8:	f000 f8e8 	bl	80207ac <__malloc_lock>
 80205dc:	4a1d      	ldr	r2, [pc, #116]	@ (8020654 <_free_r+0x90>)
 80205de:	6813      	ldr	r3, [r2, #0]
 80205e0:	b933      	cbnz	r3, 80205f0 <_free_r+0x2c>
 80205e2:	6063      	str	r3, [r4, #4]
 80205e4:	6014      	str	r4, [r2, #0]
 80205e6:	4628      	mov	r0, r5
 80205e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80205ec:	f000 b8e4 	b.w	80207b8 <__malloc_unlock>
 80205f0:	42a3      	cmp	r3, r4
 80205f2:	d908      	bls.n	8020606 <_free_r+0x42>
 80205f4:	6820      	ldr	r0, [r4, #0]
 80205f6:	1821      	adds	r1, r4, r0
 80205f8:	428b      	cmp	r3, r1
 80205fa:	bf01      	itttt	eq
 80205fc:	6819      	ldreq	r1, [r3, #0]
 80205fe:	685b      	ldreq	r3, [r3, #4]
 8020600:	1809      	addeq	r1, r1, r0
 8020602:	6021      	streq	r1, [r4, #0]
 8020604:	e7ed      	b.n	80205e2 <_free_r+0x1e>
 8020606:	461a      	mov	r2, r3
 8020608:	685b      	ldr	r3, [r3, #4]
 802060a:	b10b      	cbz	r3, 8020610 <_free_r+0x4c>
 802060c:	42a3      	cmp	r3, r4
 802060e:	d9fa      	bls.n	8020606 <_free_r+0x42>
 8020610:	6811      	ldr	r1, [r2, #0]
 8020612:	1850      	adds	r0, r2, r1
 8020614:	42a0      	cmp	r0, r4
 8020616:	d10b      	bne.n	8020630 <_free_r+0x6c>
 8020618:	6820      	ldr	r0, [r4, #0]
 802061a:	4401      	add	r1, r0
 802061c:	1850      	adds	r0, r2, r1
 802061e:	4283      	cmp	r3, r0
 8020620:	6011      	str	r1, [r2, #0]
 8020622:	d1e0      	bne.n	80205e6 <_free_r+0x22>
 8020624:	6818      	ldr	r0, [r3, #0]
 8020626:	685b      	ldr	r3, [r3, #4]
 8020628:	6053      	str	r3, [r2, #4]
 802062a:	4408      	add	r0, r1
 802062c:	6010      	str	r0, [r2, #0]
 802062e:	e7da      	b.n	80205e6 <_free_r+0x22>
 8020630:	d902      	bls.n	8020638 <_free_r+0x74>
 8020632:	230c      	movs	r3, #12
 8020634:	602b      	str	r3, [r5, #0]
 8020636:	e7d6      	b.n	80205e6 <_free_r+0x22>
 8020638:	6820      	ldr	r0, [r4, #0]
 802063a:	1821      	adds	r1, r4, r0
 802063c:	428b      	cmp	r3, r1
 802063e:	bf04      	itt	eq
 8020640:	6819      	ldreq	r1, [r3, #0]
 8020642:	685b      	ldreq	r3, [r3, #4]
 8020644:	6063      	str	r3, [r4, #4]
 8020646:	bf04      	itt	eq
 8020648:	1809      	addeq	r1, r1, r0
 802064a:	6021      	streq	r1, [r4, #0]
 802064c:	6054      	str	r4, [r2, #4]
 802064e:	e7ca      	b.n	80205e6 <_free_r+0x22>
 8020650:	bd38      	pop	{r3, r4, r5, pc}
 8020652:	bf00      	nop
 8020654:	20068b28 	.word	0x20068b28

08020658 <malloc>:
 8020658:	4b02      	ldr	r3, [pc, #8]	@ (8020664 <malloc+0xc>)
 802065a:	4601      	mov	r1, r0
 802065c:	6818      	ldr	r0, [r3, #0]
 802065e:	f000 b825 	b.w	80206ac <_malloc_r>
 8020662:	bf00      	nop
 8020664:	2000004c 	.word	0x2000004c

08020668 <sbrk_aligned>:
 8020668:	b570      	push	{r4, r5, r6, lr}
 802066a:	4e0f      	ldr	r6, [pc, #60]	@ (80206a8 <sbrk_aligned+0x40>)
 802066c:	460c      	mov	r4, r1
 802066e:	6831      	ldr	r1, [r6, #0]
 8020670:	4605      	mov	r5, r0
 8020672:	b911      	cbnz	r1, 802067a <sbrk_aligned+0x12>
 8020674:	f002 fa76 	bl	8022b64 <_sbrk_r>
 8020678:	6030      	str	r0, [r6, #0]
 802067a:	4621      	mov	r1, r4
 802067c:	4628      	mov	r0, r5
 802067e:	f002 fa71 	bl	8022b64 <_sbrk_r>
 8020682:	1c43      	adds	r3, r0, #1
 8020684:	d103      	bne.n	802068e <sbrk_aligned+0x26>
 8020686:	f04f 34ff 	mov.w	r4, #4294967295
 802068a:	4620      	mov	r0, r4
 802068c:	bd70      	pop	{r4, r5, r6, pc}
 802068e:	1cc4      	adds	r4, r0, #3
 8020690:	f024 0403 	bic.w	r4, r4, #3
 8020694:	42a0      	cmp	r0, r4
 8020696:	d0f8      	beq.n	802068a <sbrk_aligned+0x22>
 8020698:	1a21      	subs	r1, r4, r0
 802069a:	4628      	mov	r0, r5
 802069c:	f002 fa62 	bl	8022b64 <_sbrk_r>
 80206a0:	3001      	adds	r0, #1
 80206a2:	d1f2      	bne.n	802068a <sbrk_aligned+0x22>
 80206a4:	e7ef      	b.n	8020686 <sbrk_aligned+0x1e>
 80206a6:	bf00      	nop
 80206a8:	20068b24 	.word	0x20068b24

080206ac <_malloc_r>:
 80206ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80206b0:	1ccd      	adds	r5, r1, #3
 80206b2:	f025 0503 	bic.w	r5, r5, #3
 80206b6:	3508      	adds	r5, #8
 80206b8:	2d0c      	cmp	r5, #12
 80206ba:	bf38      	it	cc
 80206bc:	250c      	movcc	r5, #12
 80206be:	2d00      	cmp	r5, #0
 80206c0:	4606      	mov	r6, r0
 80206c2:	db01      	blt.n	80206c8 <_malloc_r+0x1c>
 80206c4:	42a9      	cmp	r1, r5
 80206c6:	d904      	bls.n	80206d2 <_malloc_r+0x26>
 80206c8:	230c      	movs	r3, #12
 80206ca:	6033      	str	r3, [r6, #0]
 80206cc:	2000      	movs	r0, #0
 80206ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80206d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80207a8 <_malloc_r+0xfc>
 80206d6:	f000 f869 	bl	80207ac <__malloc_lock>
 80206da:	f8d8 3000 	ldr.w	r3, [r8]
 80206de:	461c      	mov	r4, r3
 80206e0:	bb44      	cbnz	r4, 8020734 <_malloc_r+0x88>
 80206e2:	4629      	mov	r1, r5
 80206e4:	4630      	mov	r0, r6
 80206e6:	f7ff ffbf 	bl	8020668 <sbrk_aligned>
 80206ea:	1c43      	adds	r3, r0, #1
 80206ec:	4604      	mov	r4, r0
 80206ee:	d158      	bne.n	80207a2 <_malloc_r+0xf6>
 80206f0:	f8d8 4000 	ldr.w	r4, [r8]
 80206f4:	4627      	mov	r7, r4
 80206f6:	2f00      	cmp	r7, #0
 80206f8:	d143      	bne.n	8020782 <_malloc_r+0xd6>
 80206fa:	2c00      	cmp	r4, #0
 80206fc:	d04b      	beq.n	8020796 <_malloc_r+0xea>
 80206fe:	6823      	ldr	r3, [r4, #0]
 8020700:	4639      	mov	r1, r7
 8020702:	4630      	mov	r0, r6
 8020704:	eb04 0903 	add.w	r9, r4, r3
 8020708:	f002 fa2c 	bl	8022b64 <_sbrk_r>
 802070c:	4581      	cmp	r9, r0
 802070e:	d142      	bne.n	8020796 <_malloc_r+0xea>
 8020710:	6821      	ldr	r1, [r4, #0]
 8020712:	1a6d      	subs	r5, r5, r1
 8020714:	4629      	mov	r1, r5
 8020716:	4630      	mov	r0, r6
 8020718:	f7ff ffa6 	bl	8020668 <sbrk_aligned>
 802071c:	3001      	adds	r0, #1
 802071e:	d03a      	beq.n	8020796 <_malloc_r+0xea>
 8020720:	6823      	ldr	r3, [r4, #0]
 8020722:	442b      	add	r3, r5
 8020724:	6023      	str	r3, [r4, #0]
 8020726:	f8d8 3000 	ldr.w	r3, [r8]
 802072a:	685a      	ldr	r2, [r3, #4]
 802072c:	bb62      	cbnz	r2, 8020788 <_malloc_r+0xdc>
 802072e:	f8c8 7000 	str.w	r7, [r8]
 8020732:	e00f      	b.n	8020754 <_malloc_r+0xa8>
 8020734:	6822      	ldr	r2, [r4, #0]
 8020736:	1b52      	subs	r2, r2, r5
 8020738:	d420      	bmi.n	802077c <_malloc_r+0xd0>
 802073a:	2a0b      	cmp	r2, #11
 802073c:	d917      	bls.n	802076e <_malloc_r+0xc2>
 802073e:	1961      	adds	r1, r4, r5
 8020740:	42a3      	cmp	r3, r4
 8020742:	6025      	str	r5, [r4, #0]
 8020744:	bf18      	it	ne
 8020746:	6059      	strne	r1, [r3, #4]
 8020748:	6863      	ldr	r3, [r4, #4]
 802074a:	bf08      	it	eq
 802074c:	f8c8 1000 	streq.w	r1, [r8]
 8020750:	5162      	str	r2, [r4, r5]
 8020752:	604b      	str	r3, [r1, #4]
 8020754:	4630      	mov	r0, r6
 8020756:	f000 f82f 	bl	80207b8 <__malloc_unlock>
 802075a:	f104 000b 	add.w	r0, r4, #11
 802075e:	1d23      	adds	r3, r4, #4
 8020760:	f020 0007 	bic.w	r0, r0, #7
 8020764:	1ac2      	subs	r2, r0, r3
 8020766:	bf1c      	itt	ne
 8020768:	1a1b      	subne	r3, r3, r0
 802076a:	50a3      	strne	r3, [r4, r2]
 802076c:	e7af      	b.n	80206ce <_malloc_r+0x22>
 802076e:	6862      	ldr	r2, [r4, #4]
 8020770:	42a3      	cmp	r3, r4
 8020772:	bf0c      	ite	eq
 8020774:	f8c8 2000 	streq.w	r2, [r8]
 8020778:	605a      	strne	r2, [r3, #4]
 802077a:	e7eb      	b.n	8020754 <_malloc_r+0xa8>
 802077c:	4623      	mov	r3, r4
 802077e:	6864      	ldr	r4, [r4, #4]
 8020780:	e7ae      	b.n	80206e0 <_malloc_r+0x34>
 8020782:	463c      	mov	r4, r7
 8020784:	687f      	ldr	r7, [r7, #4]
 8020786:	e7b6      	b.n	80206f6 <_malloc_r+0x4a>
 8020788:	461a      	mov	r2, r3
 802078a:	685b      	ldr	r3, [r3, #4]
 802078c:	42a3      	cmp	r3, r4
 802078e:	d1fb      	bne.n	8020788 <_malloc_r+0xdc>
 8020790:	2300      	movs	r3, #0
 8020792:	6053      	str	r3, [r2, #4]
 8020794:	e7de      	b.n	8020754 <_malloc_r+0xa8>
 8020796:	230c      	movs	r3, #12
 8020798:	6033      	str	r3, [r6, #0]
 802079a:	4630      	mov	r0, r6
 802079c:	f000 f80c 	bl	80207b8 <__malloc_unlock>
 80207a0:	e794      	b.n	80206cc <_malloc_r+0x20>
 80207a2:	6005      	str	r5, [r0, #0]
 80207a4:	e7d6      	b.n	8020754 <_malloc_r+0xa8>
 80207a6:	bf00      	nop
 80207a8:	20068b28 	.word	0x20068b28

080207ac <__malloc_lock>:
 80207ac:	4801      	ldr	r0, [pc, #4]	@ (80207b4 <__malloc_lock+0x8>)
 80207ae:	f7ff b8ec 	b.w	801f98a <__retarget_lock_acquire_recursive>
 80207b2:	bf00      	nop
 80207b4:	20068b20 	.word	0x20068b20

080207b8 <__malloc_unlock>:
 80207b8:	4801      	ldr	r0, [pc, #4]	@ (80207c0 <__malloc_unlock+0x8>)
 80207ba:	f7ff b8e7 	b.w	801f98c <__retarget_lock_release_recursive>
 80207be:	bf00      	nop
 80207c0:	20068b20 	.word	0x20068b20

080207c4 <_Balloc>:
 80207c4:	b570      	push	{r4, r5, r6, lr}
 80207c6:	69c6      	ldr	r6, [r0, #28]
 80207c8:	4604      	mov	r4, r0
 80207ca:	460d      	mov	r5, r1
 80207cc:	b976      	cbnz	r6, 80207ec <_Balloc+0x28>
 80207ce:	2010      	movs	r0, #16
 80207d0:	f7ff ff42 	bl	8020658 <malloc>
 80207d4:	4602      	mov	r2, r0
 80207d6:	61e0      	str	r0, [r4, #28]
 80207d8:	b920      	cbnz	r0, 80207e4 <_Balloc+0x20>
 80207da:	4b18      	ldr	r3, [pc, #96]	@ (802083c <_Balloc+0x78>)
 80207dc:	4818      	ldr	r0, [pc, #96]	@ (8020840 <_Balloc+0x7c>)
 80207de:	216b      	movs	r1, #107	@ 0x6b
 80207e0:	f7ff f8ea 	bl	801f9b8 <__assert_func>
 80207e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80207e8:	6006      	str	r6, [r0, #0]
 80207ea:	60c6      	str	r6, [r0, #12]
 80207ec:	69e6      	ldr	r6, [r4, #28]
 80207ee:	68f3      	ldr	r3, [r6, #12]
 80207f0:	b183      	cbz	r3, 8020814 <_Balloc+0x50>
 80207f2:	69e3      	ldr	r3, [r4, #28]
 80207f4:	68db      	ldr	r3, [r3, #12]
 80207f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80207fa:	b9b8      	cbnz	r0, 802082c <_Balloc+0x68>
 80207fc:	2101      	movs	r1, #1
 80207fe:	fa01 f605 	lsl.w	r6, r1, r5
 8020802:	1d72      	adds	r2, r6, #5
 8020804:	0092      	lsls	r2, r2, #2
 8020806:	4620      	mov	r0, r4
 8020808:	f002 f9cd 	bl	8022ba6 <_calloc_r>
 802080c:	b160      	cbz	r0, 8020828 <_Balloc+0x64>
 802080e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8020812:	e00e      	b.n	8020832 <_Balloc+0x6e>
 8020814:	2221      	movs	r2, #33	@ 0x21
 8020816:	2104      	movs	r1, #4
 8020818:	4620      	mov	r0, r4
 802081a:	f002 f9c4 	bl	8022ba6 <_calloc_r>
 802081e:	69e3      	ldr	r3, [r4, #28]
 8020820:	60f0      	str	r0, [r6, #12]
 8020822:	68db      	ldr	r3, [r3, #12]
 8020824:	2b00      	cmp	r3, #0
 8020826:	d1e4      	bne.n	80207f2 <_Balloc+0x2e>
 8020828:	2000      	movs	r0, #0
 802082a:	bd70      	pop	{r4, r5, r6, pc}
 802082c:	6802      	ldr	r2, [r0, #0]
 802082e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8020832:	2300      	movs	r3, #0
 8020834:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8020838:	e7f7      	b.n	802082a <_Balloc+0x66>
 802083a:	bf00      	nop
 802083c:	080276d8 	.word	0x080276d8
 8020840:	08027888 	.word	0x08027888

08020844 <_Bfree>:
 8020844:	b570      	push	{r4, r5, r6, lr}
 8020846:	69c6      	ldr	r6, [r0, #28]
 8020848:	4605      	mov	r5, r0
 802084a:	460c      	mov	r4, r1
 802084c:	b976      	cbnz	r6, 802086c <_Bfree+0x28>
 802084e:	2010      	movs	r0, #16
 8020850:	f7ff ff02 	bl	8020658 <malloc>
 8020854:	4602      	mov	r2, r0
 8020856:	61e8      	str	r0, [r5, #28]
 8020858:	b920      	cbnz	r0, 8020864 <_Bfree+0x20>
 802085a:	4b09      	ldr	r3, [pc, #36]	@ (8020880 <_Bfree+0x3c>)
 802085c:	4809      	ldr	r0, [pc, #36]	@ (8020884 <_Bfree+0x40>)
 802085e:	218f      	movs	r1, #143	@ 0x8f
 8020860:	f7ff f8aa 	bl	801f9b8 <__assert_func>
 8020864:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8020868:	6006      	str	r6, [r0, #0]
 802086a:	60c6      	str	r6, [r0, #12]
 802086c:	b13c      	cbz	r4, 802087e <_Bfree+0x3a>
 802086e:	69eb      	ldr	r3, [r5, #28]
 8020870:	6862      	ldr	r2, [r4, #4]
 8020872:	68db      	ldr	r3, [r3, #12]
 8020874:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8020878:	6021      	str	r1, [r4, #0]
 802087a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 802087e:	bd70      	pop	{r4, r5, r6, pc}
 8020880:	080276d8 	.word	0x080276d8
 8020884:	08027888 	.word	0x08027888

08020888 <__multadd>:
 8020888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802088c:	690d      	ldr	r5, [r1, #16]
 802088e:	4607      	mov	r7, r0
 8020890:	460c      	mov	r4, r1
 8020892:	461e      	mov	r6, r3
 8020894:	f101 0c14 	add.w	ip, r1, #20
 8020898:	2000      	movs	r0, #0
 802089a:	f8dc 3000 	ldr.w	r3, [ip]
 802089e:	b299      	uxth	r1, r3
 80208a0:	fb02 6101 	mla	r1, r2, r1, r6
 80208a4:	0c1e      	lsrs	r6, r3, #16
 80208a6:	0c0b      	lsrs	r3, r1, #16
 80208a8:	fb02 3306 	mla	r3, r2, r6, r3
 80208ac:	b289      	uxth	r1, r1
 80208ae:	3001      	adds	r0, #1
 80208b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80208b4:	4285      	cmp	r5, r0
 80208b6:	f84c 1b04 	str.w	r1, [ip], #4
 80208ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80208be:	dcec      	bgt.n	802089a <__multadd+0x12>
 80208c0:	b30e      	cbz	r6, 8020906 <__multadd+0x7e>
 80208c2:	68a3      	ldr	r3, [r4, #8]
 80208c4:	42ab      	cmp	r3, r5
 80208c6:	dc19      	bgt.n	80208fc <__multadd+0x74>
 80208c8:	6861      	ldr	r1, [r4, #4]
 80208ca:	4638      	mov	r0, r7
 80208cc:	3101      	adds	r1, #1
 80208ce:	f7ff ff79 	bl	80207c4 <_Balloc>
 80208d2:	4680      	mov	r8, r0
 80208d4:	b928      	cbnz	r0, 80208e2 <__multadd+0x5a>
 80208d6:	4602      	mov	r2, r0
 80208d8:	4b0c      	ldr	r3, [pc, #48]	@ (802090c <__multadd+0x84>)
 80208da:	480d      	ldr	r0, [pc, #52]	@ (8020910 <__multadd+0x88>)
 80208dc:	21ba      	movs	r1, #186	@ 0xba
 80208de:	f7ff f86b 	bl	801f9b8 <__assert_func>
 80208e2:	6922      	ldr	r2, [r4, #16]
 80208e4:	3202      	adds	r2, #2
 80208e6:	f104 010c 	add.w	r1, r4, #12
 80208ea:	0092      	lsls	r2, r2, #2
 80208ec:	300c      	adds	r0, #12
 80208ee:	f7ff f84e 	bl	801f98e <memcpy>
 80208f2:	4621      	mov	r1, r4
 80208f4:	4638      	mov	r0, r7
 80208f6:	f7ff ffa5 	bl	8020844 <_Bfree>
 80208fa:	4644      	mov	r4, r8
 80208fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8020900:	3501      	adds	r5, #1
 8020902:	615e      	str	r6, [r3, #20]
 8020904:	6125      	str	r5, [r4, #16]
 8020906:	4620      	mov	r0, r4
 8020908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802090c:	08027877 	.word	0x08027877
 8020910:	08027888 	.word	0x08027888

08020914 <__s2b>:
 8020914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020918:	460c      	mov	r4, r1
 802091a:	4615      	mov	r5, r2
 802091c:	461f      	mov	r7, r3
 802091e:	2209      	movs	r2, #9
 8020920:	3308      	adds	r3, #8
 8020922:	4606      	mov	r6, r0
 8020924:	fb93 f3f2 	sdiv	r3, r3, r2
 8020928:	2100      	movs	r1, #0
 802092a:	2201      	movs	r2, #1
 802092c:	429a      	cmp	r2, r3
 802092e:	db09      	blt.n	8020944 <__s2b+0x30>
 8020930:	4630      	mov	r0, r6
 8020932:	f7ff ff47 	bl	80207c4 <_Balloc>
 8020936:	b940      	cbnz	r0, 802094a <__s2b+0x36>
 8020938:	4602      	mov	r2, r0
 802093a:	4b19      	ldr	r3, [pc, #100]	@ (80209a0 <__s2b+0x8c>)
 802093c:	4819      	ldr	r0, [pc, #100]	@ (80209a4 <__s2b+0x90>)
 802093e:	21d3      	movs	r1, #211	@ 0xd3
 8020940:	f7ff f83a 	bl	801f9b8 <__assert_func>
 8020944:	0052      	lsls	r2, r2, #1
 8020946:	3101      	adds	r1, #1
 8020948:	e7f0      	b.n	802092c <__s2b+0x18>
 802094a:	9b08      	ldr	r3, [sp, #32]
 802094c:	6143      	str	r3, [r0, #20]
 802094e:	2d09      	cmp	r5, #9
 8020950:	f04f 0301 	mov.w	r3, #1
 8020954:	6103      	str	r3, [r0, #16]
 8020956:	dd16      	ble.n	8020986 <__s2b+0x72>
 8020958:	f104 0909 	add.w	r9, r4, #9
 802095c:	46c8      	mov	r8, r9
 802095e:	442c      	add	r4, r5
 8020960:	f818 3b01 	ldrb.w	r3, [r8], #1
 8020964:	4601      	mov	r1, r0
 8020966:	3b30      	subs	r3, #48	@ 0x30
 8020968:	220a      	movs	r2, #10
 802096a:	4630      	mov	r0, r6
 802096c:	f7ff ff8c 	bl	8020888 <__multadd>
 8020970:	45a0      	cmp	r8, r4
 8020972:	d1f5      	bne.n	8020960 <__s2b+0x4c>
 8020974:	f1a5 0408 	sub.w	r4, r5, #8
 8020978:	444c      	add	r4, r9
 802097a:	1b2d      	subs	r5, r5, r4
 802097c:	1963      	adds	r3, r4, r5
 802097e:	42bb      	cmp	r3, r7
 8020980:	db04      	blt.n	802098c <__s2b+0x78>
 8020982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020986:	340a      	adds	r4, #10
 8020988:	2509      	movs	r5, #9
 802098a:	e7f6      	b.n	802097a <__s2b+0x66>
 802098c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8020990:	4601      	mov	r1, r0
 8020992:	3b30      	subs	r3, #48	@ 0x30
 8020994:	220a      	movs	r2, #10
 8020996:	4630      	mov	r0, r6
 8020998:	f7ff ff76 	bl	8020888 <__multadd>
 802099c:	e7ee      	b.n	802097c <__s2b+0x68>
 802099e:	bf00      	nop
 80209a0:	08027877 	.word	0x08027877
 80209a4:	08027888 	.word	0x08027888

080209a8 <__hi0bits>:
 80209a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80209ac:	4603      	mov	r3, r0
 80209ae:	bf36      	itet	cc
 80209b0:	0403      	lslcc	r3, r0, #16
 80209b2:	2000      	movcs	r0, #0
 80209b4:	2010      	movcc	r0, #16
 80209b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80209ba:	bf3c      	itt	cc
 80209bc:	021b      	lslcc	r3, r3, #8
 80209be:	3008      	addcc	r0, #8
 80209c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80209c4:	bf3c      	itt	cc
 80209c6:	011b      	lslcc	r3, r3, #4
 80209c8:	3004      	addcc	r0, #4
 80209ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80209ce:	bf3c      	itt	cc
 80209d0:	009b      	lslcc	r3, r3, #2
 80209d2:	3002      	addcc	r0, #2
 80209d4:	2b00      	cmp	r3, #0
 80209d6:	db05      	blt.n	80209e4 <__hi0bits+0x3c>
 80209d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80209dc:	f100 0001 	add.w	r0, r0, #1
 80209e0:	bf08      	it	eq
 80209e2:	2020      	moveq	r0, #32
 80209e4:	4770      	bx	lr

080209e6 <__lo0bits>:
 80209e6:	6803      	ldr	r3, [r0, #0]
 80209e8:	4602      	mov	r2, r0
 80209ea:	f013 0007 	ands.w	r0, r3, #7
 80209ee:	d00b      	beq.n	8020a08 <__lo0bits+0x22>
 80209f0:	07d9      	lsls	r1, r3, #31
 80209f2:	d421      	bmi.n	8020a38 <__lo0bits+0x52>
 80209f4:	0798      	lsls	r0, r3, #30
 80209f6:	bf49      	itett	mi
 80209f8:	085b      	lsrmi	r3, r3, #1
 80209fa:	089b      	lsrpl	r3, r3, #2
 80209fc:	2001      	movmi	r0, #1
 80209fe:	6013      	strmi	r3, [r2, #0]
 8020a00:	bf5c      	itt	pl
 8020a02:	6013      	strpl	r3, [r2, #0]
 8020a04:	2002      	movpl	r0, #2
 8020a06:	4770      	bx	lr
 8020a08:	b299      	uxth	r1, r3
 8020a0a:	b909      	cbnz	r1, 8020a10 <__lo0bits+0x2a>
 8020a0c:	0c1b      	lsrs	r3, r3, #16
 8020a0e:	2010      	movs	r0, #16
 8020a10:	b2d9      	uxtb	r1, r3
 8020a12:	b909      	cbnz	r1, 8020a18 <__lo0bits+0x32>
 8020a14:	3008      	adds	r0, #8
 8020a16:	0a1b      	lsrs	r3, r3, #8
 8020a18:	0719      	lsls	r1, r3, #28
 8020a1a:	bf04      	itt	eq
 8020a1c:	091b      	lsreq	r3, r3, #4
 8020a1e:	3004      	addeq	r0, #4
 8020a20:	0799      	lsls	r1, r3, #30
 8020a22:	bf04      	itt	eq
 8020a24:	089b      	lsreq	r3, r3, #2
 8020a26:	3002      	addeq	r0, #2
 8020a28:	07d9      	lsls	r1, r3, #31
 8020a2a:	d403      	bmi.n	8020a34 <__lo0bits+0x4e>
 8020a2c:	085b      	lsrs	r3, r3, #1
 8020a2e:	f100 0001 	add.w	r0, r0, #1
 8020a32:	d003      	beq.n	8020a3c <__lo0bits+0x56>
 8020a34:	6013      	str	r3, [r2, #0]
 8020a36:	4770      	bx	lr
 8020a38:	2000      	movs	r0, #0
 8020a3a:	4770      	bx	lr
 8020a3c:	2020      	movs	r0, #32
 8020a3e:	4770      	bx	lr

08020a40 <__i2b>:
 8020a40:	b510      	push	{r4, lr}
 8020a42:	460c      	mov	r4, r1
 8020a44:	2101      	movs	r1, #1
 8020a46:	f7ff febd 	bl	80207c4 <_Balloc>
 8020a4a:	4602      	mov	r2, r0
 8020a4c:	b928      	cbnz	r0, 8020a5a <__i2b+0x1a>
 8020a4e:	4b05      	ldr	r3, [pc, #20]	@ (8020a64 <__i2b+0x24>)
 8020a50:	4805      	ldr	r0, [pc, #20]	@ (8020a68 <__i2b+0x28>)
 8020a52:	f240 1145 	movw	r1, #325	@ 0x145
 8020a56:	f7fe ffaf 	bl	801f9b8 <__assert_func>
 8020a5a:	2301      	movs	r3, #1
 8020a5c:	6144      	str	r4, [r0, #20]
 8020a5e:	6103      	str	r3, [r0, #16]
 8020a60:	bd10      	pop	{r4, pc}
 8020a62:	bf00      	nop
 8020a64:	08027877 	.word	0x08027877
 8020a68:	08027888 	.word	0x08027888

08020a6c <__multiply>:
 8020a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020a70:	4617      	mov	r7, r2
 8020a72:	690a      	ldr	r2, [r1, #16]
 8020a74:	693b      	ldr	r3, [r7, #16]
 8020a76:	429a      	cmp	r2, r3
 8020a78:	bfa8      	it	ge
 8020a7a:	463b      	movge	r3, r7
 8020a7c:	4689      	mov	r9, r1
 8020a7e:	bfa4      	itt	ge
 8020a80:	460f      	movge	r7, r1
 8020a82:	4699      	movge	r9, r3
 8020a84:	693d      	ldr	r5, [r7, #16]
 8020a86:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8020a8a:	68bb      	ldr	r3, [r7, #8]
 8020a8c:	6879      	ldr	r1, [r7, #4]
 8020a8e:	eb05 060a 	add.w	r6, r5, sl
 8020a92:	42b3      	cmp	r3, r6
 8020a94:	b085      	sub	sp, #20
 8020a96:	bfb8      	it	lt
 8020a98:	3101      	addlt	r1, #1
 8020a9a:	f7ff fe93 	bl	80207c4 <_Balloc>
 8020a9e:	b930      	cbnz	r0, 8020aae <__multiply+0x42>
 8020aa0:	4602      	mov	r2, r0
 8020aa2:	4b41      	ldr	r3, [pc, #260]	@ (8020ba8 <__multiply+0x13c>)
 8020aa4:	4841      	ldr	r0, [pc, #260]	@ (8020bac <__multiply+0x140>)
 8020aa6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8020aaa:	f7fe ff85 	bl	801f9b8 <__assert_func>
 8020aae:	f100 0414 	add.w	r4, r0, #20
 8020ab2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8020ab6:	4623      	mov	r3, r4
 8020ab8:	2200      	movs	r2, #0
 8020aba:	4573      	cmp	r3, lr
 8020abc:	d320      	bcc.n	8020b00 <__multiply+0x94>
 8020abe:	f107 0814 	add.w	r8, r7, #20
 8020ac2:	f109 0114 	add.w	r1, r9, #20
 8020ac6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8020aca:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8020ace:	9302      	str	r3, [sp, #8]
 8020ad0:	1beb      	subs	r3, r5, r7
 8020ad2:	3b15      	subs	r3, #21
 8020ad4:	f023 0303 	bic.w	r3, r3, #3
 8020ad8:	3304      	adds	r3, #4
 8020ada:	3715      	adds	r7, #21
 8020adc:	42bd      	cmp	r5, r7
 8020ade:	bf38      	it	cc
 8020ae0:	2304      	movcc	r3, #4
 8020ae2:	9301      	str	r3, [sp, #4]
 8020ae4:	9b02      	ldr	r3, [sp, #8]
 8020ae6:	9103      	str	r1, [sp, #12]
 8020ae8:	428b      	cmp	r3, r1
 8020aea:	d80c      	bhi.n	8020b06 <__multiply+0x9a>
 8020aec:	2e00      	cmp	r6, #0
 8020aee:	dd03      	ble.n	8020af8 <__multiply+0x8c>
 8020af0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8020af4:	2b00      	cmp	r3, #0
 8020af6:	d055      	beq.n	8020ba4 <__multiply+0x138>
 8020af8:	6106      	str	r6, [r0, #16]
 8020afa:	b005      	add	sp, #20
 8020afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020b00:	f843 2b04 	str.w	r2, [r3], #4
 8020b04:	e7d9      	b.n	8020aba <__multiply+0x4e>
 8020b06:	f8b1 a000 	ldrh.w	sl, [r1]
 8020b0a:	f1ba 0f00 	cmp.w	sl, #0
 8020b0e:	d01f      	beq.n	8020b50 <__multiply+0xe4>
 8020b10:	46c4      	mov	ip, r8
 8020b12:	46a1      	mov	r9, r4
 8020b14:	2700      	movs	r7, #0
 8020b16:	f85c 2b04 	ldr.w	r2, [ip], #4
 8020b1a:	f8d9 3000 	ldr.w	r3, [r9]
 8020b1e:	fa1f fb82 	uxth.w	fp, r2
 8020b22:	b29b      	uxth	r3, r3
 8020b24:	fb0a 330b 	mla	r3, sl, fp, r3
 8020b28:	443b      	add	r3, r7
 8020b2a:	f8d9 7000 	ldr.w	r7, [r9]
 8020b2e:	0c12      	lsrs	r2, r2, #16
 8020b30:	0c3f      	lsrs	r7, r7, #16
 8020b32:	fb0a 7202 	mla	r2, sl, r2, r7
 8020b36:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8020b3a:	b29b      	uxth	r3, r3
 8020b3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020b40:	4565      	cmp	r5, ip
 8020b42:	f849 3b04 	str.w	r3, [r9], #4
 8020b46:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8020b4a:	d8e4      	bhi.n	8020b16 <__multiply+0xaa>
 8020b4c:	9b01      	ldr	r3, [sp, #4]
 8020b4e:	50e7      	str	r7, [r4, r3]
 8020b50:	9b03      	ldr	r3, [sp, #12]
 8020b52:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8020b56:	3104      	adds	r1, #4
 8020b58:	f1b9 0f00 	cmp.w	r9, #0
 8020b5c:	d020      	beq.n	8020ba0 <__multiply+0x134>
 8020b5e:	6823      	ldr	r3, [r4, #0]
 8020b60:	4647      	mov	r7, r8
 8020b62:	46a4      	mov	ip, r4
 8020b64:	f04f 0a00 	mov.w	sl, #0
 8020b68:	f8b7 b000 	ldrh.w	fp, [r7]
 8020b6c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8020b70:	fb09 220b 	mla	r2, r9, fp, r2
 8020b74:	4452      	add	r2, sl
 8020b76:	b29b      	uxth	r3, r3
 8020b78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020b7c:	f84c 3b04 	str.w	r3, [ip], #4
 8020b80:	f857 3b04 	ldr.w	r3, [r7], #4
 8020b84:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8020b88:	f8bc 3000 	ldrh.w	r3, [ip]
 8020b8c:	fb09 330a 	mla	r3, r9, sl, r3
 8020b90:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8020b94:	42bd      	cmp	r5, r7
 8020b96:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8020b9a:	d8e5      	bhi.n	8020b68 <__multiply+0xfc>
 8020b9c:	9a01      	ldr	r2, [sp, #4]
 8020b9e:	50a3      	str	r3, [r4, r2]
 8020ba0:	3404      	adds	r4, #4
 8020ba2:	e79f      	b.n	8020ae4 <__multiply+0x78>
 8020ba4:	3e01      	subs	r6, #1
 8020ba6:	e7a1      	b.n	8020aec <__multiply+0x80>
 8020ba8:	08027877 	.word	0x08027877
 8020bac:	08027888 	.word	0x08027888

08020bb0 <__pow5mult>:
 8020bb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020bb4:	4615      	mov	r5, r2
 8020bb6:	f012 0203 	ands.w	r2, r2, #3
 8020bba:	4607      	mov	r7, r0
 8020bbc:	460e      	mov	r6, r1
 8020bbe:	d007      	beq.n	8020bd0 <__pow5mult+0x20>
 8020bc0:	4c25      	ldr	r4, [pc, #148]	@ (8020c58 <__pow5mult+0xa8>)
 8020bc2:	3a01      	subs	r2, #1
 8020bc4:	2300      	movs	r3, #0
 8020bc6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8020bca:	f7ff fe5d 	bl	8020888 <__multadd>
 8020bce:	4606      	mov	r6, r0
 8020bd0:	10ad      	asrs	r5, r5, #2
 8020bd2:	d03d      	beq.n	8020c50 <__pow5mult+0xa0>
 8020bd4:	69fc      	ldr	r4, [r7, #28]
 8020bd6:	b97c      	cbnz	r4, 8020bf8 <__pow5mult+0x48>
 8020bd8:	2010      	movs	r0, #16
 8020bda:	f7ff fd3d 	bl	8020658 <malloc>
 8020bde:	4602      	mov	r2, r0
 8020be0:	61f8      	str	r0, [r7, #28]
 8020be2:	b928      	cbnz	r0, 8020bf0 <__pow5mult+0x40>
 8020be4:	4b1d      	ldr	r3, [pc, #116]	@ (8020c5c <__pow5mult+0xac>)
 8020be6:	481e      	ldr	r0, [pc, #120]	@ (8020c60 <__pow5mult+0xb0>)
 8020be8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8020bec:	f7fe fee4 	bl	801f9b8 <__assert_func>
 8020bf0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8020bf4:	6004      	str	r4, [r0, #0]
 8020bf6:	60c4      	str	r4, [r0, #12]
 8020bf8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8020bfc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8020c00:	b94c      	cbnz	r4, 8020c16 <__pow5mult+0x66>
 8020c02:	f240 2171 	movw	r1, #625	@ 0x271
 8020c06:	4638      	mov	r0, r7
 8020c08:	f7ff ff1a 	bl	8020a40 <__i2b>
 8020c0c:	2300      	movs	r3, #0
 8020c0e:	f8c8 0008 	str.w	r0, [r8, #8]
 8020c12:	4604      	mov	r4, r0
 8020c14:	6003      	str	r3, [r0, #0]
 8020c16:	f04f 0900 	mov.w	r9, #0
 8020c1a:	07eb      	lsls	r3, r5, #31
 8020c1c:	d50a      	bpl.n	8020c34 <__pow5mult+0x84>
 8020c1e:	4631      	mov	r1, r6
 8020c20:	4622      	mov	r2, r4
 8020c22:	4638      	mov	r0, r7
 8020c24:	f7ff ff22 	bl	8020a6c <__multiply>
 8020c28:	4631      	mov	r1, r6
 8020c2a:	4680      	mov	r8, r0
 8020c2c:	4638      	mov	r0, r7
 8020c2e:	f7ff fe09 	bl	8020844 <_Bfree>
 8020c32:	4646      	mov	r6, r8
 8020c34:	106d      	asrs	r5, r5, #1
 8020c36:	d00b      	beq.n	8020c50 <__pow5mult+0xa0>
 8020c38:	6820      	ldr	r0, [r4, #0]
 8020c3a:	b938      	cbnz	r0, 8020c4c <__pow5mult+0x9c>
 8020c3c:	4622      	mov	r2, r4
 8020c3e:	4621      	mov	r1, r4
 8020c40:	4638      	mov	r0, r7
 8020c42:	f7ff ff13 	bl	8020a6c <__multiply>
 8020c46:	6020      	str	r0, [r4, #0]
 8020c48:	f8c0 9000 	str.w	r9, [r0]
 8020c4c:	4604      	mov	r4, r0
 8020c4e:	e7e4      	b.n	8020c1a <__pow5mult+0x6a>
 8020c50:	4630      	mov	r0, r6
 8020c52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020c56:	bf00      	nop
 8020c58:	08027a78 	.word	0x08027a78
 8020c5c:	080276d8 	.word	0x080276d8
 8020c60:	08027888 	.word	0x08027888

08020c64 <__lshift>:
 8020c64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020c68:	460c      	mov	r4, r1
 8020c6a:	6849      	ldr	r1, [r1, #4]
 8020c6c:	6923      	ldr	r3, [r4, #16]
 8020c6e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8020c72:	68a3      	ldr	r3, [r4, #8]
 8020c74:	4607      	mov	r7, r0
 8020c76:	4691      	mov	r9, r2
 8020c78:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8020c7c:	f108 0601 	add.w	r6, r8, #1
 8020c80:	42b3      	cmp	r3, r6
 8020c82:	db0b      	blt.n	8020c9c <__lshift+0x38>
 8020c84:	4638      	mov	r0, r7
 8020c86:	f7ff fd9d 	bl	80207c4 <_Balloc>
 8020c8a:	4605      	mov	r5, r0
 8020c8c:	b948      	cbnz	r0, 8020ca2 <__lshift+0x3e>
 8020c8e:	4602      	mov	r2, r0
 8020c90:	4b28      	ldr	r3, [pc, #160]	@ (8020d34 <__lshift+0xd0>)
 8020c92:	4829      	ldr	r0, [pc, #164]	@ (8020d38 <__lshift+0xd4>)
 8020c94:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8020c98:	f7fe fe8e 	bl	801f9b8 <__assert_func>
 8020c9c:	3101      	adds	r1, #1
 8020c9e:	005b      	lsls	r3, r3, #1
 8020ca0:	e7ee      	b.n	8020c80 <__lshift+0x1c>
 8020ca2:	2300      	movs	r3, #0
 8020ca4:	f100 0114 	add.w	r1, r0, #20
 8020ca8:	f100 0210 	add.w	r2, r0, #16
 8020cac:	4618      	mov	r0, r3
 8020cae:	4553      	cmp	r3, sl
 8020cb0:	db33      	blt.n	8020d1a <__lshift+0xb6>
 8020cb2:	6920      	ldr	r0, [r4, #16]
 8020cb4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8020cb8:	f104 0314 	add.w	r3, r4, #20
 8020cbc:	f019 091f 	ands.w	r9, r9, #31
 8020cc0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8020cc4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8020cc8:	d02b      	beq.n	8020d22 <__lshift+0xbe>
 8020cca:	f1c9 0e20 	rsb	lr, r9, #32
 8020cce:	468a      	mov	sl, r1
 8020cd0:	2200      	movs	r2, #0
 8020cd2:	6818      	ldr	r0, [r3, #0]
 8020cd4:	fa00 f009 	lsl.w	r0, r0, r9
 8020cd8:	4310      	orrs	r0, r2
 8020cda:	f84a 0b04 	str.w	r0, [sl], #4
 8020cde:	f853 2b04 	ldr.w	r2, [r3], #4
 8020ce2:	459c      	cmp	ip, r3
 8020ce4:	fa22 f20e 	lsr.w	r2, r2, lr
 8020ce8:	d8f3      	bhi.n	8020cd2 <__lshift+0x6e>
 8020cea:	ebac 0304 	sub.w	r3, ip, r4
 8020cee:	3b15      	subs	r3, #21
 8020cf0:	f023 0303 	bic.w	r3, r3, #3
 8020cf4:	3304      	adds	r3, #4
 8020cf6:	f104 0015 	add.w	r0, r4, #21
 8020cfa:	4560      	cmp	r0, ip
 8020cfc:	bf88      	it	hi
 8020cfe:	2304      	movhi	r3, #4
 8020d00:	50ca      	str	r2, [r1, r3]
 8020d02:	b10a      	cbz	r2, 8020d08 <__lshift+0xa4>
 8020d04:	f108 0602 	add.w	r6, r8, #2
 8020d08:	3e01      	subs	r6, #1
 8020d0a:	4638      	mov	r0, r7
 8020d0c:	612e      	str	r6, [r5, #16]
 8020d0e:	4621      	mov	r1, r4
 8020d10:	f7ff fd98 	bl	8020844 <_Bfree>
 8020d14:	4628      	mov	r0, r5
 8020d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020d1a:	f842 0f04 	str.w	r0, [r2, #4]!
 8020d1e:	3301      	adds	r3, #1
 8020d20:	e7c5      	b.n	8020cae <__lshift+0x4a>
 8020d22:	3904      	subs	r1, #4
 8020d24:	f853 2b04 	ldr.w	r2, [r3], #4
 8020d28:	f841 2f04 	str.w	r2, [r1, #4]!
 8020d2c:	459c      	cmp	ip, r3
 8020d2e:	d8f9      	bhi.n	8020d24 <__lshift+0xc0>
 8020d30:	e7ea      	b.n	8020d08 <__lshift+0xa4>
 8020d32:	bf00      	nop
 8020d34:	08027877 	.word	0x08027877
 8020d38:	08027888 	.word	0x08027888

08020d3c <__mcmp>:
 8020d3c:	690a      	ldr	r2, [r1, #16]
 8020d3e:	4603      	mov	r3, r0
 8020d40:	6900      	ldr	r0, [r0, #16]
 8020d42:	1a80      	subs	r0, r0, r2
 8020d44:	b530      	push	{r4, r5, lr}
 8020d46:	d10e      	bne.n	8020d66 <__mcmp+0x2a>
 8020d48:	3314      	adds	r3, #20
 8020d4a:	3114      	adds	r1, #20
 8020d4c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8020d50:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8020d54:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8020d58:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8020d5c:	4295      	cmp	r5, r2
 8020d5e:	d003      	beq.n	8020d68 <__mcmp+0x2c>
 8020d60:	d205      	bcs.n	8020d6e <__mcmp+0x32>
 8020d62:	f04f 30ff 	mov.w	r0, #4294967295
 8020d66:	bd30      	pop	{r4, r5, pc}
 8020d68:	42a3      	cmp	r3, r4
 8020d6a:	d3f3      	bcc.n	8020d54 <__mcmp+0x18>
 8020d6c:	e7fb      	b.n	8020d66 <__mcmp+0x2a>
 8020d6e:	2001      	movs	r0, #1
 8020d70:	e7f9      	b.n	8020d66 <__mcmp+0x2a>
	...

08020d74 <__mdiff>:
 8020d74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020d78:	4689      	mov	r9, r1
 8020d7a:	4606      	mov	r6, r0
 8020d7c:	4611      	mov	r1, r2
 8020d7e:	4648      	mov	r0, r9
 8020d80:	4614      	mov	r4, r2
 8020d82:	f7ff ffdb 	bl	8020d3c <__mcmp>
 8020d86:	1e05      	subs	r5, r0, #0
 8020d88:	d112      	bne.n	8020db0 <__mdiff+0x3c>
 8020d8a:	4629      	mov	r1, r5
 8020d8c:	4630      	mov	r0, r6
 8020d8e:	f7ff fd19 	bl	80207c4 <_Balloc>
 8020d92:	4602      	mov	r2, r0
 8020d94:	b928      	cbnz	r0, 8020da2 <__mdiff+0x2e>
 8020d96:	4b3f      	ldr	r3, [pc, #252]	@ (8020e94 <__mdiff+0x120>)
 8020d98:	f240 2137 	movw	r1, #567	@ 0x237
 8020d9c:	483e      	ldr	r0, [pc, #248]	@ (8020e98 <__mdiff+0x124>)
 8020d9e:	f7fe fe0b 	bl	801f9b8 <__assert_func>
 8020da2:	2301      	movs	r3, #1
 8020da4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8020da8:	4610      	mov	r0, r2
 8020daa:	b003      	add	sp, #12
 8020dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020db0:	bfbc      	itt	lt
 8020db2:	464b      	movlt	r3, r9
 8020db4:	46a1      	movlt	r9, r4
 8020db6:	4630      	mov	r0, r6
 8020db8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8020dbc:	bfba      	itte	lt
 8020dbe:	461c      	movlt	r4, r3
 8020dc0:	2501      	movlt	r5, #1
 8020dc2:	2500      	movge	r5, #0
 8020dc4:	f7ff fcfe 	bl	80207c4 <_Balloc>
 8020dc8:	4602      	mov	r2, r0
 8020dca:	b918      	cbnz	r0, 8020dd4 <__mdiff+0x60>
 8020dcc:	4b31      	ldr	r3, [pc, #196]	@ (8020e94 <__mdiff+0x120>)
 8020dce:	f240 2145 	movw	r1, #581	@ 0x245
 8020dd2:	e7e3      	b.n	8020d9c <__mdiff+0x28>
 8020dd4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8020dd8:	6926      	ldr	r6, [r4, #16]
 8020dda:	60c5      	str	r5, [r0, #12]
 8020ddc:	f109 0310 	add.w	r3, r9, #16
 8020de0:	f109 0514 	add.w	r5, r9, #20
 8020de4:	f104 0e14 	add.w	lr, r4, #20
 8020de8:	f100 0b14 	add.w	fp, r0, #20
 8020dec:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8020df0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8020df4:	9301      	str	r3, [sp, #4]
 8020df6:	46d9      	mov	r9, fp
 8020df8:	f04f 0c00 	mov.w	ip, #0
 8020dfc:	9b01      	ldr	r3, [sp, #4]
 8020dfe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8020e02:	f853 af04 	ldr.w	sl, [r3, #4]!
 8020e06:	9301      	str	r3, [sp, #4]
 8020e08:	fa1f f38a 	uxth.w	r3, sl
 8020e0c:	4619      	mov	r1, r3
 8020e0e:	b283      	uxth	r3, r0
 8020e10:	1acb      	subs	r3, r1, r3
 8020e12:	0c00      	lsrs	r0, r0, #16
 8020e14:	4463      	add	r3, ip
 8020e16:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8020e1a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8020e1e:	b29b      	uxth	r3, r3
 8020e20:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8020e24:	4576      	cmp	r6, lr
 8020e26:	f849 3b04 	str.w	r3, [r9], #4
 8020e2a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8020e2e:	d8e5      	bhi.n	8020dfc <__mdiff+0x88>
 8020e30:	1b33      	subs	r3, r6, r4
 8020e32:	3b15      	subs	r3, #21
 8020e34:	f023 0303 	bic.w	r3, r3, #3
 8020e38:	3415      	adds	r4, #21
 8020e3a:	3304      	adds	r3, #4
 8020e3c:	42a6      	cmp	r6, r4
 8020e3e:	bf38      	it	cc
 8020e40:	2304      	movcc	r3, #4
 8020e42:	441d      	add	r5, r3
 8020e44:	445b      	add	r3, fp
 8020e46:	461e      	mov	r6, r3
 8020e48:	462c      	mov	r4, r5
 8020e4a:	4544      	cmp	r4, r8
 8020e4c:	d30e      	bcc.n	8020e6c <__mdiff+0xf8>
 8020e4e:	f108 0103 	add.w	r1, r8, #3
 8020e52:	1b49      	subs	r1, r1, r5
 8020e54:	f021 0103 	bic.w	r1, r1, #3
 8020e58:	3d03      	subs	r5, #3
 8020e5a:	45a8      	cmp	r8, r5
 8020e5c:	bf38      	it	cc
 8020e5e:	2100      	movcc	r1, #0
 8020e60:	440b      	add	r3, r1
 8020e62:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8020e66:	b191      	cbz	r1, 8020e8e <__mdiff+0x11a>
 8020e68:	6117      	str	r7, [r2, #16]
 8020e6a:	e79d      	b.n	8020da8 <__mdiff+0x34>
 8020e6c:	f854 1b04 	ldr.w	r1, [r4], #4
 8020e70:	46e6      	mov	lr, ip
 8020e72:	0c08      	lsrs	r0, r1, #16
 8020e74:	fa1c fc81 	uxtah	ip, ip, r1
 8020e78:	4471      	add	r1, lr
 8020e7a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8020e7e:	b289      	uxth	r1, r1
 8020e80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8020e84:	f846 1b04 	str.w	r1, [r6], #4
 8020e88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8020e8c:	e7dd      	b.n	8020e4a <__mdiff+0xd6>
 8020e8e:	3f01      	subs	r7, #1
 8020e90:	e7e7      	b.n	8020e62 <__mdiff+0xee>
 8020e92:	bf00      	nop
 8020e94:	08027877 	.word	0x08027877
 8020e98:	08027888 	.word	0x08027888

08020e9c <__ulp>:
 8020e9c:	b082      	sub	sp, #8
 8020e9e:	ed8d 0b00 	vstr	d0, [sp]
 8020ea2:	9a01      	ldr	r2, [sp, #4]
 8020ea4:	4b0f      	ldr	r3, [pc, #60]	@ (8020ee4 <__ulp+0x48>)
 8020ea6:	4013      	ands	r3, r2
 8020ea8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8020eac:	2b00      	cmp	r3, #0
 8020eae:	dc08      	bgt.n	8020ec2 <__ulp+0x26>
 8020eb0:	425b      	negs	r3, r3
 8020eb2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8020eb6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8020eba:	da04      	bge.n	8020ec6 <__ulp+0x2a>
 8020ebc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8020ec0:	4113      	asrs	r3, r2
 8020ec2:	2200      	movs	r2, #0
 8020ec4:	e008      	b.n	8020ed8 <__ulp+0x3c>
 8020ec6:	f1a2 0314 	sub.w	r3, r2, #20
 8020eca:	2b1e      	cmp	r3, #30
 8020ecc:	bfda      	itte	le
 8020ece:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8020ed2:	40da      	lsrle	r2, r3
 8020ed4:	2201      	movgt	r2, #1
 8020ed6:	2300      	movs	r3, #0
 8020ed8:	4619      	mov	r1, r3
 8020eda:	4610      	mov	r0, r2
 8020edc:	ec41 0b10 	vmov	d0, r0, r1
 8020ee0:	b002      	add	sp, #8
 8020ee2:	4770      	bx	lr
 8020ee4:	7ff00000 	.word	0x7ff00000

08020ee8 <__b2d>:
 8020ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020eec:	6906      	ldr	r6, [r0, #16]
 8020eee:	f100 0814 	add.w	r8, r0, #20
 8020ef2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8020ef6:	1f37      	subs	r7, r6, #4
 8020ef8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8020efc:	4610      	mov	r0, r2
 8020efe:	f7ff fd53 	bl	80209a8 <__hi0bits>
 8020f02:	f1c0 0320 	rsb	r3, r0, #32
 8020f06:	280a      	cmp	r0, #10
 8020f08:	600b      	str	r3, [r1, #0]
 8020f0a:	491b      	ldr	r1, [pc, #108]	@ (8020f78 <__b2d+0x90>)
 8020f0c:	dc15      	bgt.n	8020f3a <__b2d+0x52>
 8020f0e:	f1c0 0c0b 	rsb	ip, r0, #11
 8020f12:	fa22 f30c 	lsr.w	r3, r2, ip
 8020f16:	45b8      	cmp	r8, r7
 8020f18:	ea43 0501 	orr.w	r5, r3, r1
 8020f1c:	bf34      	ite	cc
 8020f1e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8020f22:	2300      	movcs	r3, #0
 8020f24:	3015      	adds	r0, #21
 8020f26:	fa02 f000 	lsl.w	r0, r2, r0
 8020f2a:	fa23 f30c 	lsr.w	r3, r3, ip
 8020f2e:	4303      	orrs	r3, r0
 8020f30:	461c      	mov	r4, r3
 8020f32:	ec45 4b10 	vmov	d0, r4, r5
 8020f36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020f3a:	45b8      	cmp	r8, r7
 8020f3c:	bf3a      	itte	cc
 8020f3e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8020f42:	f1a6 0708 	subcc.w	r7, r6, #8
 8020f46:	2300      	movcs	r3, #0
 8020f48:	380b      	subs	r0, #11
 8020f4a:	d012      	beq.n	8020f72 <__b2d+0x8a>
 8020f4c:	f1c0 0120 	rsb	r1, r0, #32
 8020f50:	fa23 f401 	lsr.w	r4, r3, r1
 8020f54:	4082      	lsls	r2, r0
 8020f56:	4322      	orrs	r2, r4
 8020f58:	4547      	cmp	r7, r8
 8020f5a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8020f5e:	bf8c      	ite	hi
 8020f60:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8020f64:	2200      	movls	r2, #0
 8020f66:	4083      	lsls	r3, r0
 8020f68:	40ca      	lsrs	r2, r1
 8020f6a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8020f6e:	4313      	orrs	r3, r2
 8020f70:	e7de      	b.n	8020f30 <__b2d+0x48>
 8020f72:	ea42 0501 	orr.w	r5, r2, r1
 8020f76:	e7db      	b.n	8020f30 <__b2d+0x48>
 8020f78:	3ff00000 	.word	0x3ff00000

08020f7c <__d2b>:
 8020f7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8020f80:	460f      	mov	r7, r1
 8020f82:	2101      	movs	r1, #1
 8020f84:	ec59 8b10 	vmov	r8, r9, d0
 8020f88:	4616      	mov	r6, r2
 8020f8a:	f7ff fc1b 	bl	80207c4 <_Balloc>
 8020f8e:	4604      	mov	r4, r0
 8020f90:	b930      	cbnz	r0, 8020fa0 <__d2b+0x24>
 8020f92:	4602      	mov	r2, r0
 8020f94:	4b23      	ldr	r3, [pc, #140]	@ (8021024 <__d2b+0xa8>)
 8020f96:	4824      	ldr	r0, [pc, #144]	@ (8021028 <__d2b+0xac>)
 8020f98:	f240 310f 	movw	r1, #783	@ 0x30f
 8020f9c:	f7fe fd0c 	bl	801f9b8 <__assert_func>
 8020fa0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8020fa4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8020fa8:	b10d      	cbz	r5, 8020fae <__d2b+0x32>
 8020faa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8020fae:	9301      	str	r3, [sp, #4]
 8020fb0:	f1b8 0300 	subs.w	r3, r8, #0
 8020fb4:	d023      	beq.n	8020ffe <__d2b+0x82>
 8020fb6:	4668      	mov	r0, sp
 8020fb8:	9300      	str	r3, [sp, #0]
 8020fba:	f7ff fd14 	bl	80209e6 <__lo0bits>
 8020fbe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8020fc2:	b1d0      	cbz	r0, 8020ffa <__d2b+0x7e>
 8020fc4:	f1c0 0320 	rsb	r3, r0, #32
 8020fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8020fcc:	430b      	orrs	r3, r1
 8020fce:	40c2      	lsrs	r2, r0
 8020fd0:	6163      	str	r3, [r4, #20]
 8020fd2:	9201      	str	r2, [sp, #4]
 8020fd4:	9b01      	ldr	r3, [sp, #4]
 8020fd6:	61a3      	str	r3, [r4, #24]
 8020fd8:	2b00      	cmp	r3, #0
 8020fda:	bf0c      	ite	eq
 8020fdc:	2201      	moveq	r2, #1
 8020fde:	2202      	movne	r2, #2
 8020fe0:	6122      	str	r2, [r4, #16]
 8020fe2:	b1a5      	cbz	r5, 802100e <__d2b+0x92>
 8020fe4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8020fe8:	4405      	add	r5, r0
 8020fea:	603d      	str	r5, [r7, #0]
 8020fec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8020ff0:	6030      	str	r0, [r6, #0]
 8020ff2:	4620      	mov	r0, r4
 8020ff4:	b003      	add	sp, #12
 8020ff6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020ffa:	6161      	str	r1, [r4, #20]
 8020ffc:	e7ea      	b.n	8020fd4 <__d2b+0x58>
 8020ffe:	a801      	add	r0, sp, #4
 8021000:	f7ff fcf1 	bl	80209e6 <__lo0bits>
 8021004:	9b01      	ldr	r3, [sp, #4]
 8021006:	6163      	str	r3, [r4, #20]
 8021008:	3020      	adds	r0, #32
 802100a:	2201      	movs	r2, #1
 802100c:	e7e8      	b.n	8020fe0 <__d2b+0x64>
 802100e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8021012:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8021016:	6038      	str	r0, [r7, #0]
 8021018:	6918      	ldr	r0, [r3, #16]
 802101a:	f7ff fcc5 	bl	80209a8 <__hi0bits>
 802101e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8021022:	e7e5      	b.n	8020ff0 <__d2b+0x74>
 8021024:	08027877 	.word	0x08027877
 8021028:	08027888 	.word	0x08027888

0802102c <__ratio>:
 802102c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021030:	4688      	mov	r8, r1
 8021032:	4669      	mov	r1, sp
 8021034:	4681      	mov	r9, r0
 8021036:	f7ff ff57 	bl	8020ee8 <__b2d>
 802103a:	a901      	add	r1, sp, #4
 802103c:	4640      	mov	r0, r8
 802103e:	ec55 4b10 	vmov	r4, r5, d0
 8021042:	f7ff ff51 	bl	8020ee8 <__b2d>
 8021046:	f8d8 3010 	ldr.w	r3, [r8, #16]
 802104a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 802104e:	1ad2      	subs	r2, r2, r3
 8021050:	e9dd 3100 	ldrd	r3, r1, [sp]
 8021054:	1a5b      	subs	r3, r3, r1
 8021056:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 802105a:	ec57 6b10 	vmov	r6, r7, d0
 802105e:	2b00      	cmp	r3, #0
 8021060:	bfd6      	itet	le
 8021062:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8021066:	462a      	movgt	r2, r5
 8021068:	463a      	movle	r2, r7
 802106a:	46ab      	mov	fp, r5
 802106c:	46a2      	mov	sl, r4
 802106e:	bfce      	itee	gt
 8021070:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8021074:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8021078:	ee00 3a90 	vmovle	s1, r3
 802107c:	ec4b ab17 	vmov	d7, sl, fp
 8021080:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8021084:	b003      	add	sp, #12
 8021086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0802108a <__copybits>:
 802108a:	3901      	subs	r1, #1
 802108c:	b570      	push	{r4, r5, r6, lr}
 802108e:	1149      	asrs	r1, r1, #5
 8021090:	6914      	ldr	r4, [r2, #16]
 8021092:	3101      	adds	r1, #1
 8021094:	f102 0314 	add.w	r3, r2, #20
 8021098:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 802109c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80210a0:	1f05      	subs	r5, r0, #4
 80210a2:	42a3      	cmp	r3, r4
 80210a4:	d30c      	bcc.n	80210c0 <__copybits+0x36>
 80210a6:	1aa3      	subs	r3, r4, r2
 80210a8:	3b11      	subs	r3, #17
 80210aa:	f023 0303 	bic.w	r3, r3, #3
 80210ae:	3211      	adds	r2, #17
 80210b0:	42a2      	cmp	r2, r4
 80210b2:	bf88      	it	hi
 80210b4:	2300      	movhi	r3, #0
 80210b6:	4418      	add	r0, r3
 80210b8:	2300      	movs	r3, #0
 80210ba:	4288      	cmp	r0, r1
 80210bc:	d305      	bcc.n	80210ca <__copybits+0x40>
 80210be:	bd70      	pop	{r4, r5, r6, pc}
 80210c0:	f853 6b04 	ldr.w	r6, [r3], #4
 80210c4:	f845 6f04 	str.w	r6, [r5, #4]!
 80210c8:	e7eb      	b.n	80210a2 <__copybits+0x18>
 80210ca:	f840 3b04 	str.w	r3, [r0], #4
 80210ce:	e7f4      	b.n	80210ba <__copybits+0x30>

080210d0 <__any_on>:
 80210d0:	f100 0214 	add.w	r2, r0, #20
 80210d4:	6900      	ldr	r0, [r0, #16]
 80210d6:	114b      	asrs	r3, r1, #5
 80210d8:	4298      	cmp	r0, r3
 80210da:	b510      	push	{r4, lr}
 80210dc:	db11      	blt.n	8021102 <__any_on+0x32>
 80210de:	dd0a      	ble.n	80210f6 <__any_on+0x26>
 80210e0:	f011 011f 	ands.w	r1, r1, #31
 80210e4:	d007      	beq.n	80210f6 <__any_on+0x26>
 80210e6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80210ea:	fa24 f001 	lsr.w	r0, r4, r1
 80210ee:	fa00 f101 	lsl.w	r1, r0, r1
 80210f2:	428c      	cmp	r4, r1
 80210f4:	d10b      	bne.n	802110e <__any_on+0x3e>
 80210f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80210fa:	4293      	cmp	r3, r2
 80210fc:	d803      	bhi.n	8021106 <__any_on+0x36>
 80210fe:	2000      	movs	r0, #0
 8021100:	bd10      	pop	{r4, pc}
 8021102:	4603      	mov	r3, r0
 8021104:	e7f7      	b.n	80210f6 <__any_on+0x26>
 8021106:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 802110a:	2900      	cmp	r1, #0
 802110c:	d0f5      	beq.n	80210fa <__any_on+0x2a>
 802110e:	2001      	movs	r0, #1
 8021110:	e7f6      	b.n	8021100 <__any_on+0x30>

08021112 <sulp>:
 8021112:	b570      	push	{r4, r5, r6, lr}
 8021114:	4604      	mov	r4, r0
 8021116:	460d      	mov	r5, r1
 8021118:	4616      	mov	r6, r2
 802111a:	ec45 4b10 	vmov	d0, r4, r5
 802111e:	f7ff febd 	bl	8020e9c <__ulp>
 8021122:	b17e      	cbz	r6, 8021144 <sulp+0x32>
 8021124:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8021128:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 802112c:	2b00      	cmp	r3, #0
 802112e:	dd09      	ble.n	8021144 <sulp+0x32>
 8021130:	051b      	lsls	r3, r3, #20
 8021132:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8021136:	2000      	movs	r0, #0
 8021138:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 802113c:	ec41 0b17 	vmov	d7, r0, r1
 8021140:	ee20 0b07 	vmul.f64	d0, d0, d7
 8021144:	bd70      	pop	{r4, r5, r6, pc}
	...

08021148 <_strtod_l>:
 8021148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802114c:	ed2d 8b0a 	vpush	{d8-d12}
 8021150:	b097      	sub	sp, #92	@ 0x5c
 8021152:	4688      	mov	r8, r1
 8021154:	920e      	str	r2, [sp, #56]	@ 0x38
 8021156:	2200      	movs	r2, #0
 8021158:	9212      	str	r2, [sp, #72]	@ 0x48
 802115a:	9005      	str	r0, [sp, #20]
 802115c:	f04f 0a00 	mov.w	sl, #0
 8021160:	f04f 0b00 	mov.w	fp, #0
 8021164:	460a      	mov	r2, r1
 8021166:	9211      	str	r2, [sp, #68]	@ 0x44
 8021168:	7811      	ldrb	r1, [r2, #0]
 802116a:	292b      	cmp	r1, #43	@ 0x2b
 802116c:	d04c      	beq.n	8021208 <_strtod_l+0xc0>
 802116e:	d839      	bhi.n	80211e4 <_strtod_l+0x9c>
 8021170:	290d      	cmp	r1, #13
 8021172:	d833      	bhi.n	80211dc <_strtod_l+0x94>
 8021174:	2908      	cmp	r1, #8
 8021176:	d833      	bhi.n	80211e0 <_strtod_l+0x98>
 8021178:	2900      	cmp	r1, #0
 802117a:	d03c      	beq.n	80211f6 <_strtod_l+0xae>
 802117c:	2200      	movs	r2, #0
 802117e:	9208      	str	r2, [sp, #32]
 8021180:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8021182:	782a      	ldrb	r2, [r5, #0]
 8021184:	2a30      	cmp	r2, #48	@ 0x30
 8021186:	f040 80b7 	bne.w	80212f8 <_strtod_l+0x1b0>
 802118a:	786a      	ldrb	r2, [r5, #1]
 802118c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8021190:	2a58      	cmp	r2, #88	@ 0x58
 8021192:	d170      	bne.n	8021276 <_strtod_l+0x12e>
 8021194:	9302      	str	r3, [sp, #8]
 8021196:	9b08      	ldr	r3, [sp, #32]
 8021198:	9301      	str	r3, [sp, #4]
 802119a:	ab12      	add	r3, sp, #72	@ 0x48
 802119c:	9300      	str	r3, [sp, #0]
 802119e:	4a90      	ldr	r2, [pc, #576]	@ (80213e0 <_strtod_l+0x298>)
 80211a0:	9805      	ldr	r0, [sp, #20]
 80211a2:	ab13      	add	r3, sp, #76	@ 0x4c
 80211a4:	a911      	add	r1, sp, #68	@ 0x44
 80211a6:	f001 fd79 	bl	8022c9c <__gethex>
 80211aa:	f010 060f 	ands.w	r6, r0, #15
 80211ae:	4604      	mov	r4, r0
 80211b0:	d005      	beq.n	80211be <_strtod_l+0x76>
 80211b2:	2e06      	cmp	r6, #6
 80211b4:	d12a      	bne.n	802120c <_strtod_l+0xc4>
 80211b6:	3501      	adds	r5, #1
 80211b8:	2300      	movs	r3, #0
 80211ba:	9511      	str	r5, [sp, #68]	@ 0x44
 80211bc:	9308      	str	r3, [sp, #32]
 80211be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80211c0:	2b00      	cmp	r3, #0
 80211c2:	f040 8537 	bne.w	8021c34 <_strtod_l+0xaec>
 80211c6:	9b08      	ldr	r3, [sp, #32]
 80211c8:	ec4b ab10 	vmov	d0, sl, fp
 80211cc:	b1cb      	cbz	r3, 8021202 <_strtod_l+0xba>
 80211ce:	eeb1 0b40 	vneg.f64	d0, d0
 80211d2:	b017      	add	sp, #92	@ 0x5c
 80211d4:	ecbd 8b0a 	vpop	{d8-d12}
 80211d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80211dc:	2920      	cmp	r1, #32
 80211de:	d1cd      	bne.n	802117c <_strtod_l+0x34>
 80211e0:	3201      	adds	r2, #1
 80211e2:	e7c0      	b.n	8021166 <_strtod_l+0x1e>
 80211e4:	292d      	cmp	r1, #45	@ 0x2d
 80211e6:	d1c9      	bne.n	802117c <_strtod_l+0x34>
 80211e8:	2101      	movs	r1, #1
 80211ea:	9108      	str	r1, [sp, #32]
 80211ec:	1c51      	adds	r1, r2, #1
 80211ee:	9111      	str	r1, [sp, #68]	@ 0x44
 80211f0:	7852      	ldrb	r2, [r2, #1]
 80211f2:	2a00      	cmp	r2, #0
 80211f4:	d1c4      	bne.n	8021180 <_strtod_l+0x38>
 80211f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80211f8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80211fc:	2b00      	cmp	r3, #0
 80211fe:	f040 8517 	bne.w	8021c30 <_strtod_l+0xae8>
 8021202:	ec4b ab10 	vmov	d0, sl, fp
 8021206:	e7e4      	b.n	80211d2 <_strtod_l+0x8a>
 8021208:	2100      	movs	r1, #0
 802120a:	e7ee      	b.n	80211ea <_strtod_l+0xa2>
 802120c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 802120e:	b13a      	cbz	r2, 8021220 <_strtod_l+0xd8>
 8021210:	2135      	movs	r1, #53	@ 0x35
 8021212:	a814      	add	r0, sp, #80	@ 0x50
 8021214:	f7ff ff39 	bl	802108a <__copybits>
 8021218:	9912      	ldr	r1, [sp, #72]	@ 0x48
 802121a:	9805      	ldr	r0, [sp, #20]
 802121c:	f7ff fb12 	bl	8020844 <_Bfree>
 8021220:	1e73      	subs	r3, r6, #1
 8021222:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8021224:	2b04      	cmp	r3, #4
 8021226:	d806      	bhi.n	8021236 <_strtod_l+0xee>
 8021228:	e8df f003 	tbb	[pc, r3]
 802122c:	201d0314 	.word	0x201d0314
 8021230:	14          	.byte	0x14
 8021231:	00          	.byte	0x00
 8021232:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8021236:	05e3      	lsls	r3, r4, #23
 8021238:	bf48      	it	mi
 802123a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 802123e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8021242:	0d1b      	lsrs	r3, r3, #20
 8021244:	051b      	lsls	r3, r3, #20
 8021246:	2b00      	cmp	r3, #0
 8021248:	d1b9      	bne.n	80211be <_strtod_l+0x76>
 802124a:	f7fe fb73 	bl	801f934 <__errno>
 802124e:	2322      	movs	r3, #34	@ 0x22
 8021250:	6003      	str	r3, [r0, #0]
 8021252:	e7b4      	b.n	80211be <_strtod_l+0x76>
 8021254:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8021258:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 802125c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8021260:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8021264:	e7e7      	b.n	8021236 <_strtod_l+0xee>
 8021266:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80213e8 <_strtod_l+0x2a0>
 802126a:	e7e4      	b.n	8021236 <_strtod_l+0xee>
 802126c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8021270:	f04f 3aff 	mov.w	sl, #4294967295
 8021274:	e7df      	b.n	8021236 <_strtod_l+0xee>
 8021276:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021278:	1c5a      	adds	r2, r3, #1
 802127a:	9211      	str	r2, [sp, #68]	@ 0x44
 802127c:	785b      	ldrb	r3, [r3, #1]
 802127e:	2b30      	cmp	r3, #48	@ 0x30
 8021280:	d0f9      	beq.n	8021276 <_strtod_l+0x12e>
 8021282:	2b00      	cmp	r3, #0
 8021284:	d09b      	beq.n	80211be <_strtod_l+0x76>
 8021286:	2301      	movs	r3, #1
 8021288:	9307      	str	r3, [sp, #28]
 802128a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802128c:	930a      	str	r3, [sp, #40]	@ 0x28
 802128e:	2300      	movs	r3, #0
 8021290:	9306      	str	r3, [sp, #24]
 8021292:	4699      	mov	r9, r3
 8021294:	461d      	mov	r5, r3
 8021296:	220a      	movs	r2, #10
 8021298:	9811      	ldr	r0, [sp, #68]	@ 0x44
 802129a:	7804      	ldrb	r4, [r0, #0]
 802129c:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 80212a0:	b2d9      	uxtb	r1, r3
 80212a2:	2909      	cmp	r1, #9
 80212a4:	d92a      	bls.n	80212fc <_strtod_l+0x1b4>
 80212a6:	494f      	ldr	r1, [pc, #316]	@ (80213e4 <_strtod_l+0x29c>)
 80212a8:	2201      	movs	r2, #1
 80212aa:	f7fe f99b 	bl	801f5e4 <strncmp>
 80212ae:	b398      	cbz	r0, 8021318 <_strtod_l+0x1d0>
 80212b0:	2000      	movs	r0, #0
 80212b2:	4622      	mov	r2, r4
 80212b4:	462b      	mov	r3, r5
 80212b6:	4607      	mov	r7, r0
 80212b8:	4601      	mov	r1, r0
 80212ba:	2a65      	cmp	r2, #101	@ 0x65
 80212bc:	d001      	beq.n	80212c2 <_strtod_l+0x17a>
 80212be:	2a45      	cmp	r2, #69	@ 0x45
 80212c0:	d118      	bne.n	80212f4 <_strtod_l+0x1ac>
 80212c2:	b91b      	cbnz	r3, 80212cc <_strtod_l+0x184>
 80212c4:	9b07      	ldr	r3, [sp, #28]
 80212c6:	4303      	orrs	r3, r0
 80212c8:	d095      	beq.n	80211f6 <_strtod_l+0xae>
 80212ca:	2300      	movs	r3, #0
 80212cc:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 80212d0:	f108 0201 	add.w	r2, r8, #1
 80212d4:	9211      	str	r2, [sp, #68]	@ 0x44
 80212d6:	f898 2001 	ldrb.w	r2, [r8, #1]
 80212da:	2a2b      	cmp	r2, #43	@ 0x2b
 80212dc:	d074      	beq.n	80213c8 <_strtod_l+0x280>
 80212de:	2a2d      	cmp	r2, #45	@ 0x2d
 80212e0:	d07a      	beq.n	80213d8 <_strtod_l+0x290>
 80212e2:	f04f 0e00 	mov.w	lr, #0
 80212e6:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 80212ea:	2c09      	cmp	r4, #9
 80212ec:	f240 8082 	bls.w	80213f4 <_strtod_l+0x2ac>
 80212f0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80212f4:	2400      	movs	r4, #0
 80212f6:	e09d      	b.n	8021434 <_strtod_l+0x2ec>
 80212f8:	2300      	movs	r3, #0
 80212fa:	e7c5      	b.n	8021288 <_strtod_l+0x140>
 80212fc:	2d08      	cmp	r5, #8
 80212fe:	bfc8      	it	gt
 8021300:	9906      	ldrgt	r1, [sp, #24]
 8021302:	f100 0001 	add.w	r0, r0, #1
 8021306:	bfca      	itet	gt
 8021308:	fb02 3301 	mlagt	r3, r2, r1, r3
 802130c:	fb02 3909 	mlale	r9, r2, r9, r3
 8021310:	9306      	strgt	r3, [sp, #24]
 8021312:	3501      	adds	r5, #1
 8021314:	9011      	str	r0, [sp, #68]	@ 0x44
 8021316:	e7bf      	b.n	8021298 <_strtod_l+0x150>
 8021318:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802131a:	1c5a      	adds	r2, r3, #1
 802131c:	9211      	str	r2, [sp, #68]	@ 0x44
 802131e:	785a      	ldrb	r2, [r3, #1]
 8021320:	b3bd      	cbz	r5, 8021392 <_strtod_l+0x24a>
 8021322:	4607      	mov	r7, r0
 8021324:	462b      	mov	r3, r5
 8021326:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 802132a:	2909      	cmp	r1, #9
 802132c:	d912      	bls.n	8021354 <_strtod_l+0x20c>
 802132e:	2101      	movs	r1, #1
 8021330:	e7c3      	b.n	80212ba <_strtod_l+0x172>
 8021332:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021334:	1c5a      	adds	r2, r3, #1
 8021336:	9211      	str	r2, [sp, #68]	@ 0x44
 8021338:	785a      	ldrb	r2, [r3, #1]
 802133a:	3001      	adds	r0, #1
 802133c:	2a30      	cmp	r2, #48	@ 0x30
 802133e:	d0f8      	beq.n	8021332 <_strtod_l+0x1ea>
 8021340:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8021344:	2b08      	cmp	r3, #8
 8021346:	f200 847a 	bhi.w	8021c3e <_strtod_l+0xaf6>
 802134a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802134c:	930a      	str	r3, [sp, #40]	@ 0x28
 802134e:	4607      	mov	r7, r0
 8021350:	2000      	movs	r0, #0
 8021352:	4603      	mov	r3, r0
 8021354:	3a30      	subs	r2, #48	@ 0x30
 8021356:	f100 0101 	add.w	r1, r0, #1
 802135a:	d014      	beq.n	8021386 <_strtod_l+0x23e>
 802135c:	440f      	add	r7, r1
 802135e:	469c      	mov	ip, r3
 8021360:	f04f 0e0a 	mov.w	lr, #10
 8021364:	f10c 0401 	add.w	r4, ip, #1
 8021368:	1ae6      	subs	r6, r4, r3
 802136a:	42b1      	cmp	r1, r6
 802136c:	dc13      	bgt.n	8021396 <_strtod_l+0x24e>
 802136e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8021372:	1819      	adds	r1, r3, r0
 8021374:	2908      	cmp	r1, #8
 8021376:	f103 0301 	add.w	r3, r3, #1
 802137a:	4403      	add	r3, r0
 802137c:	dc19      	bgt.n	80213b2 <_strtod_l+0x26a>
 802137e:	210a      	movs	r1, #10
 8021380:	fb01 2909 	mla	r9, r1, r9, r2
 8021384:	2100      	movs	r1, #0
 8021386:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8021388:	1c50      	adds	r0, r2, #1
 802138a:	9011      	str	r0, [sp, #68]	@ 0x44
 802138c:	7852      	ldrb	r2, [r2, #1]
 802138e:	4608      	mov	r0, r1
 8021390:	e7c9      	b.n	8021326 <_strtod_l+0x1de>
 8021392:	4628      	mov	r0, r5
 8021394:	e7d2      	b.n	802133c <_strtod_l+0x1f4>
 8021396:	f1bc 0f08 	cmp.w	ip, #8
 802139a:	dc03      	bgt.n	80213a4 <_strtod_l+0x25c>
 802139c:	fb0e f909 	mul.w	r9, lr, r9
 80213a0:	46a4      	mov	ip, r4
 80213a2:	e7df      	b.n	8021364 <_strtod_l+0x21c>
 80213a4:	2c10      	cmp	r4, #16
 80213a6:	bfde      	ittt	le
 80213a8:	9e06      	ldrle	r6, [sp, #24]
 80213aa:	fb0e f606 	mulle.w	r6, lr, r6
 80213ae:	9606      	strle	r6, [sp, #24]
 80213b0:	e7f6      	b.n	80213a0 <_strtod_l+0x258>
 80213b2:	290f      	cmp	r1, #15
 80213b4:	bfdf      	itttt	le
 80213b6:	9806      	ldrle	r0, [sp, #24]
 80213b8:	210a      	movle	r1, #10
 80213ba:	fb01 2200 	mlale	r2, r1, r0, r2
 80213be:	9206      	strle	r2, [sp, #24]
 80213c0:	e7e0      	b.n	8021384 <_strtod_l+0x23c>
 80213c2:	2700      	movs	r7, #0
 80213c4:	2101      	movs	r1, #1
 80213c6:	e77d      	b.n	80212c4 <_strtod_l+0x17c>
 80213c8:	f04f 0e00 	mov.w	lr, #0
 80213cc:	f108 0202 	add.w	r2, r8, #2
 80213d0:	9211      	str	r2, [sp, #68]	@ 0x44
 80213d2:	f898 2002 	ldrb.w	r2, [r8, #2]
 80213d6:	e786      	b.n	80212e6 <_strtod_l+0x19e>
 80213d8:	f04f 0e01 	mov.w	lr, #1
 80213dc:	e7f6      	b.n	80213cc <_strtod_l+0x284>
 80213de:	bf00      	nop
 80213e0:	08027b8c 	.word	0x08027b8c
 80213e4:	080278e1 	.word	0x080278e1
 80213e8:	7ff00000 	.word	0x7ff00000
 80213ec:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80213ee:	1c54      	adds	r4, r2, #1
 80213f0:	9411      	str	r4, [sp, #68]	@ 0x44
 80213f2:	7852      	ldrb	r2, [r2, #1]
 80213f4:	2a30      	cmp	r2, #48	@ 0x30
 80213f6:	d0f9      	beq.n	80213ec <_strtod_l+0x2a4>
 80213f8:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 80213fc:	2c08      	cmp	r4, #8
 80213fe:	f63f af79 	bhi.w	80212f4 <_strtod_l+0x1ac>
 8021402:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8021406:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8021408:	9209      	str	r2, [sp, #36]	@ 0x24
 802140a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 802140c:	1c54      	adds	r4, r2, #1
 802140e:	9411      	str	r4, [sp, #68]	@ 0x44
 8021410:	7852      	ldrb	r2, [r2, #1]
 8021412:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8021416:	2e09      	cmp	r6, #9
 8021418:	d937      	bls.n	802148a <_strtod_l+0x342>
 802141a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 802141c:	1ba4      	subs	r4, r4, r6
 802141e:	2c08      	cmp	r4, #8
 8021420:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8021424:	dc02      	bgt.n	802142c <_strtod_l+0x2e4>
 8021426:	4564      	cmp	r4, ip
 8021428:	bfa8      	it	ge
 802142a:	4664      	movge	r4, ip
 802142c:	f1be 0f00 	cmp.w	lr, #0
 8021430:	d000      	beq.n	8021434 <_strtod_l+0x2ec>
 8021432:	4264      	negs	r4, r4
 8021434:	2b00      	cmp	r3, #0
 8021436:	d14d      	bne.n	80214d4 <_strtod_l+0x38c>
 8021438:	9b07      	ldr	r3, [sp, #28]
 802143a:	4318      	orrs	r0, r3
 802143c:	f47f aebf 	bne.w	80211be <_strtod_l+0x76>
 8021440:	2900      	cmp	r1, #0
 8021442:	f47f aed8 	bne.w	80211f6 <_strtod_l+0xae>
 8021446:	2a69      	cmp	r2, #105	@ 0x69
 8021448:	d027      	beq.n	802149a <_strtod_l+0x352>
 802144a:	dc24      	bgt.n	8021496 <_strtod_l+0x34e>
 802144c:	2a49      	cmp	r2, #73	@ 0x49
 802144e:	d024      	beq.n	802149a <_strtod_l+0x352>
 8021450:	2a4e      	cmp	r2, #78	@ 0x4e
 8021452:	f47f aed0 	bne.w	80211f6 <_strtod_l+0xae>
 8021456:	4997      	ldr	r1, [pc, #604]	@ (80216b4 <_strtod_l+0x56c>)
 8021458:	a811      	add	r0, sp, #68	@ 0x44
 802145a:	f001 fe41 	bl	80230e0 <__match>
 802145e:	2800      	cmp	r0, #0
 8021460:	f43f aec9 	beq.w	80211f6 <_strtod_l+0xae>
 8021464:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021466:	781b      	ldrb	r3, [r3, #0]
 8021468:	2b28      	cmp	r3, #40	@ 0x28
 802146a:	d12d      	bne.n	80214c8 <_strtod_l+0x380>
 802146c:	4992      	ldr	r1, [pc, #584]	@ (80216b8 <_strtod_l+0x570>)
 802146e:	aa14      	add	r2, sp, #80	@ 0x50
 8021470:	a811      	add	r0, sp, #68	@ 0x44
 8021472:	f001 fe49 	bl	8023108 <__hexnan>
 8021476:	2805      	cmp	r0, #5
 8021478:	d126      	bne.n	80214c8 <_strtod_l+0x380>
 802147a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 802147c:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8021480:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8021484:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8021488:	e699      	b.n	80211be <_strtod_l+0x76>
 802148a:	240a      	movs	r4, #10
 802148c:	fb04 2c0c 	mla	ip, r4, ip, r2
 8021490:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8021494:	e7b9      	b.n	802140a <_strtod_l+0x2c2>
 8021496:	2a6e      	cmp	r2, #110	@ 0x6e
 8021498:	e7db      	b.n	8021452 <_strtod_l+0x30a>
 802149a:	4988      	ldr	r1, [pc, #544]	@ (80216bc <_strtod_l+0x574>)
 802149c:	a811      	add	r0, sp, #68	@ 0x44
 802149e:	f001 fe1f 	bl	80230e0 <__match>
 80214a2:	2800      	cmp	r0, #0
 80214a4:	f43f aea7 	beq.w	80211f6 <_strtod_l+0xae>
 80214a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80214aa:	4985      	ldr	r1, [pc, #532]	@ (80216c0 <_strtod_l+0x578>)
 80214ac:	3b01      	subs	r3, #1
 80214ae:	a811      	add	r0, sp, #68	@ 0x44
 80214b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80214b2:	f001 fe15 	bl	80230e0 <__match>
 80214b6:	b910      	cbnz	r0, 80214be <_strtod_l+0x376>
 80214b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80214ba:	3301      	adds	r3, #1
 80214bc:	9311      	str	r3, [sp, #68]	@ 0x44
 80214be:	f8df b214 	ldr.w	fp, [pc, #532]	@ 80216d4 <_strtod_l+0x58c>
 80214c2:	f04f 0a00 	mov.w	sl, #0
 80214c6:	e67a      	b.n	80211be <_strtod_l+0x76>
 80214c8:	487e      	ldr	r0, [pc, #504]	@ (80216c4 <_strtod_l+0x57c>)
 80214ca:	f001 fb5d 	bl	8022b88 <nan>
 80214ce:	ec5b ab10 	vmov	sl, fp, d0
 80214d2:	e674      	b.n	80211be <_strtod_l+0x76>
 80214d4:	ee07 9a90 	vmov	s15, r9
 80214d8:	1be2      	subs	r2, r4, r7
 80214da:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80214de:	2d00      	cmp	r5, #0
 80214e0:	bf08      	it	eq
 80214e2:	461d      	moveq	r5, r3
 80214e4:	2b10      	cmp	r3, #16
 80214e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80214e8:	461a      	mov	r2, r3
 80214ea:	bfa8      	it	ge
 80214ec:	2210      	movge	r2, #16
 80214ee:	2b09      	cmp	r3, #9
 80214f0:	ec5b ab17 	vmov	sl, fp, d7
 80214f4:	dc15      	bgt.n	8021522 <_strtod_l+0x3da>
 80214f6:	1be1      	subs	r1, r4, r7
 80214f8:	2900      	cmp	r1, #0
 80214fa:	f43f ae60 	beq.w	80211be <_strtod_l+0x76>
 80214fe:	eba4 0107 	sub.w	r1, r4, r7
 8021502:	dd72      	ble.n	80215ea <_strtod_l+0x4a2>
 8021504:	2916      	cmp	r1, #22
 8021506:	dc59      	bgt.n	80215bc <_strtod_l+0x474>
 8021508:	4b6f      	ldr	r3, [pc, #444]	@ (80216c8 <_strtod_l+0x580>)
 802150a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802150c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8021510:	ed93 7b00 	vldr	d7, [r3]
 8021514:	ec4b ab16 	vmov	d6, sl, fp
 8021518:	ee27 7b06 	vmul.f64	d7, d7, d6
 802151c:	ec5b ab17 	vmov	sl, fp, d7
 8021520:	e64d      	b.n	80211be <_strtod_l+0x76>
 8021522:	4969      	ldr	r1, [pc, #420]	@ (80216c8 <_strtod_l+0x580>)
 8021524:	eddd 6a06 	vldr	s13, [sp, #24]
 8021528:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 802152c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8021530:	2b0f      	cmp	r3, #15
 8021532:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8021536:	eea7 6b05 	vfma.f64	d6, d7, d5
 802153a:	ec5b ab16 	vmov	sl, fp, d6
 802153e:	ddda      	ble.n	80214f6 <_strtod_l+0x3ae>
 8021540:	1a9a      	subs	r2, r3, r2
 8021542:	1be1      	subs	r1, r4, r7
 8021544:	440a      	add	r2, r1
 8021546:	2a00      	cmp	r2, #0
 8021548:	f340 8094 	ble.w	8021674 <_strtod_l+0x52c>
 802154c:	f012 000f 	ands.w	r0, r2, #15
 8021550:	d00a      	beq.n	8021568 <_strtod_l+0x420>
 8021552:	495d      	ldr	r1, [pc, #372]	@ (80216c8 <_strtod_l+0x580>)
 8021554:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8021558:	ed91 7b00 	vldr	d7, [r1]
 802155c:	ec4b ab16 	vmov	d6, sl, fp
 8021560:	ee27 7b06 	vmul.f64	d7, d7, d6
 8021564:	ec5b ab17 	vmov	sl, fp, d7
 8021568:	f032 020f 	bics.w	r2, r2, #15
 802156c:	d073      	beq.n	8021656 <_strtod_l+0x50e>
 802156e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8021572:	dd47      	ble.n	8021604 <_strtod_l+0x4bc>
 8021574:	2400      	movs	r4, #0
 8021576:	4625      	mov	r5, r4
 8021578:	9407      	str	r4, [sp, #28]
 802157a:	4626      	mov	r6, r4
 802157c:	9a05      	ldr	r2, [sp, #20]
 802157e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80216d4 <_strtod_l+0x58c>
 8021582:	2322      	movs	r3, #34	@ 0x22
 8021584:	6013      	str	r3, [r2, #0]
 8021586:	f04f 0a00 	mov.w	sl, #0
 802158a:	9b07      	ldr	r3, [sp, #28]
 802158c:	2b00      	cmp	r3, #0
 802158e:	f43f ae16 	beq.w	80211be <_strtod_l+0x76>
 8021592:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8021594:	9805      	ldr	r0, [sp, #20]
 8021596:	f7ff f955 	bl	8020844 <_Bfree>
 802159a:	9805      	ldr	r0, [sp, #20]
 802159c:	4631      	mov	r1, r6
 802159e:	f7ff f951 	bl	8020844 <_Bfree>
 80215a2:	9805      	ldr	r0, [sp, #20]
 80215a4:	4629      	mov	r1, r5
 80215a6:	f7ff f94d 	bl	8020844 <_Bfree>
 80215aa:	9907      	ldr	r1, [sp, #28]
 80215ac:	9805      	ldr	r0, [sp, #20]
 80215ae:	f7ff f949 	bl	8020844 <_Bfree>
 80215b2:	9805      	ldr	r0, [sp, #20]
 80215b4:	4621      	mov	r1, r4
 80215b6:	f7ff f945 	bl	8020844 <_Bfree>
 80215ba:	e600      	b.n	80211be <_strtod_l+0x76>
 80215bc:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 80215c0:	1be0      	subs	r0, r4, r7
 80215c2:	4281      	cmp	r1, r0
 80215c4:	dbbc      	blt.n	8021540 <_strtod_l+0x3f8>
 80215c6:	4a40      	ldr	r2, [pc, #256]	@ (80216c8 <_strtod_l+0x580>)
 80215c8:	f1c3 030f 	rsb	r3, r3, #15
 80215cc:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 80215d0:	ed91 7b00 	vldr	d7, [r1]
 80215d4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80215d6:	ec4b ab16 	vmov	d6, sl, fp
 80215da:	1acb      	subs	r3, r1, r3
 80215dc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80215e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80215e4:	ed92 6b00 	vldr	d6, [r2]
 80215e8:	e796      	b.n	8021518 <_strtod_l+0x3d0>
 80215ea:	3116      	adds	r1, #22
 80215ec:	dba8      	blt.n	8021540 <_strtod_l+0x3f8>
 80215ee:	4b36      	ldr	r3, [pc, #216]	@ (80216c8 <_strtod_l+0x580>)
 80215f0:	1b3c      	subs	r4, r7, r4
 80215f2:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80215f6:	ed94 7b00 	vldr	d7, [r4]
 80215fa:	ec4b ab16 	vmov	d6, sl, fp
 80215fe:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8021602:	e78b      	b.n	802151c <_strtod_l+0x3d4>
 8021604:	2000      	movs	r0, #0
 8021606:	ec4b ab17 	vmov	d7, sl, fp
 802160a:	4e30      	ldr	r6, [pc, #192]	@ (80216cc <_strtod_l+0x584>)
 802160c:	1112      	asrs	r2, r2, #4
 802160e:	4601      	mov	r1, r0
 8021610:	2a01      	cmp	r2, #1
 8021612:	dc23      	bgt.n	802165c <_strtod_l+0x514>
 8021614:	b108      	cbz	r0, 802161a <_strtod_l+0x4d2>
 8021616:	ec5b ab17 	vmov	sl, fp, d7
 802161a:	4a2c      	ldr	r2, [pc, #176]	@ (80216cc <_strtod_l+0x584>)
 802161c:	482c      	ldr	r0, [pc, #176]	@ (80216d0 <_strtod_l+0x588>)
 802161e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8021622:	ed92 7b00 	vldr	d7, [r2]
 8021626:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 802162a:	ec4b ab16 	vmov	d6, sl, fp
 802162e:	4a29      	ldr	r2, [pc, #164]	@ (80216d4 <_strtod_l+0x58c>)
 8021630:	ee27 7b06 	vmul.f64	d7, d7, d6
 8021634:	ee17 1a90 	vmov	r1, s15
 8021638:	400a      	ands	r2, r1
 802163a:	4282      	cmp	r2, r0
 802163c:	ec5b ab17 	vmov	sl, fp, d7
 8021640:	d898      	bhi.n	8021574 <_strtod_l+0x42c>
 8021642:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8021646:	4282      	cmp	r2, r0
 8021648:	bf86      	itte	hi
 802164a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 80216d8 <_strtod_l+0x590>
 802164e:	f04f 3aff 	movhi.w	sl, #4294967295
 8021652:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8021656:	2200      	movs	r2, #0
 8021658:	9206      	str	r2, [sp, #24]
 802165a:	e076      	b.n	802174a <_strtod_l+0x602>
 802165c:	f012 0f01 	tst.w	r2, #1
 8021660:	d004      	beq.n	802166c <_strtod_l+0x524>
 8021662:	ed96 6b00 	vldr	d6, [r6]
 8021666:	2001      	movs	r0, #1
 8021668:	ee27 7b06 	vmul.f64	d7, d7, d6
 802166c:	3101      	adds	r1, #1
 802166e:	1052      	asrs	r2, r2, #1
 8021670:	3608      	adds	r6, #8
 8021672:	e7cd      	b.n	8021610 <_strtod_l+0x4c8>
 8021674:	d0ef      	beq.n	8021656 <_strtod_l+0x50e>
 8021676:	4252      	negs	r2, r2
 8021678:	f012 000f 	ands.w	r0, r2, #15
 802167c:	d00a      	beq.n	8021694 <_strtod_l+0x54c>
 802167e:	4912      	ldr	r1, [pc, #72]	@ (80216c8 <_strtod_l+0x580>)
 8021680:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8021684:	ed91 7b00 	vldr	d7, [r1]
 8021688:	ec4b ab16 	vmov	d6, sl, fp
 802168c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8021690:	ec5b ab17 	vmov	sl, fp, d7
 8021694:	1112      	asrs	r2, r2, #4
 8021696:	d0de      	beq.n	8021656 <_strtod_l+0x50e>
 8021698:	2a1f      	cmp	r2, #31
 802169a:	dd1f      	ble.n	80216dc <_strtod_l+0x594>
 802169c:	2400      	movs	r4, #0
 802169e:	4625      	mov	r5, r4
 80216a0:	9407      	str	r4, [sp, #28]
 80216a2:	4626      	mov	r6, r4
 80216a4:	9a05      	ldr	r2, [sp, #20]
 80216a6:	2322      	movs	r3, #34	@ 0x22
 80216a8:	f04f 0a00 	mov.w	sl, #0
 80216ac:	f04f 0b00 	mov.w	fp, #0
 80216b0:	6013      	str	r3, [r2, #0]
 80216b2:	e76a      	b.n	802158a <_strtod_l+0x442>
 80216b4:	08027754 	.word	0x08027754
 80216b8:	08027b78 	.word	0x08027b78
 80216bc:	0802774c 	.word	0x0802774c
 80216c0:	08027815 	.word	0x08027815
 80216c4:	08027811 	.word	0x08027811
 80216c8:	08027ab0 	.word	0x08027ab0
 80216cc:	08027a88 	.word	0x08027a88
 80216d0:	7ca00000 	.word	0x7ca00000
 80216d4:	7ff00000 	.word	0x7ff00000
 80216d8:	7fefffff 	.word	0x7fefffff
 80216dc:	f012 0110 	ands.w	r1, r2, #16
 80216e0:	bf18      	it	ne
 80216e2:	216a      	movne	r1, #106	@ 0x6a
 80216e4:	9106      	str	r1, [sp, #24]
 80216e6:	ec4b ab17 	vmov	d7, sl, fp
 80216ea:	49af      	ldr	r1, [pc, #700]	@ (80219a8 <_strtod_l+0x860>)
 80216ec:	2000      	movs	r0, #0
 80216ee:	07d6      	lsls	r6, r2, #31
 80216f0:	d504      	bpl.n	80216fc <_strtod_l+0x5b4>
 80216f2:	ed91 6b00 	vldr	d6, [r1]
 80216f6:	2001      	movs	r0, #1
 80216f8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80216fc:	1052      	asrs	r2, r2, #1
 80216fe:	f101 0108 	add.w	r1, r1, #8
 8021702:	d1f4      	bne.n	80216ee <_strtod_l+0x5a6>
 8021704:	b108      	cbz	r0, 802170a <_strtod_l+0x5c2>
 8021706:	ec5b ab17 	vmov	sl, fp, d7
 802170a:	9a06      	ldr	r2, [sp, #24]
 802170c:	b1b2      	cbz	r2, 802173c <_strtod_l+0x5f4>
 802170e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8021712:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8021716:	2a00      	cmp	r2, #0
 8021718:	4658      	mov	r0, fp
 802171a:	dd0f      	ble.n	802173c <_strtod_l+0x5f4>
 802171c:	2a1f      	cmp	r2, #31
 802171e:	dd55      	ble.n	80217cc <_strtod_l+0x684>
 8021720:	2a34      	cmp	r2, #52	@ 0x34
 8021722:	bfde      	ittt	le
 8021724:	f04f 32ff 	movle.w	r2, #4294967295
 8021728:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 802172c:	408a      	lslle	r2, r1
 802172e:	f04f 0a00 	mov.w	sl, #0
 8021732:	bfcc      	ite	gt
 8021734:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8021738:	ea02 0b00 	andle.w	fp, r2, r0
 802173c:	ec4b ab17 	vmov	d7, sl, fp
 8021740:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8021744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021748:	d0a8      	beq.n	802169c <_strtod_l+0x554>
 802174a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802174c:	9805      	ldr	r0, [sp, #20]
 802174e:	f8cd 9000 	str.w	r9, [sp]
 8021752:	462a      	mov	r2, r5
 8021754:	f7ff f8de 	bl	8020914 <__s2b>
 8021758:	9007      	str	r0, [sp, #28]
 802175a:	2800      	cmp	r0, #0
 802175c:	f43f af0a 	beq.w	8021574 <_strtod_l+0x42c>
 8021760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021762:	1b3f      	subs	r7, r7, r4
 8021764:	2b00      	cmp	r3, #0
 8021766:	bfb4      	ite	lt
 8021768:	463b      	movlt	r3, r7
 802176a:	2300      	movge	r3, #0
 802176c:	930a      	str	r3, [sp, #40]	@ 0x28
 802176e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021770:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8021998 <_strtod_l+0x850>
 8021774:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8021778:	2400      	movs	r4, #0
 802177a:	930d      	str	r3, [sp, #52]	@ 0x34
 802177c:	4625      	mov	r5, r4
 802177e:	9b07      	ldr	r3, [sp, #28]
 8021780:	9805      	ldr	r0, [sp, #20]
 8021782:	6859      	ldr	r1, [r3, #4]
 8021784:	f7ff f81e 	bl	80207c4 <_Balloc>
 8021788:	4606      	mov	r6, r0
 802178a:	2800      	cmp	r0, #0
 802178c:	f43f aef6 	beq.w	802157c <_strtod_l+0x434>
 8021790:	9b07      	ldr	r3, [sp, #28]
 8021792:	691a      	ldr	r2, [r3, #16]
 8021794:	ec4b ab19 	vmov	d9, sl, fp
 8021798:	3202      	adds	r2, #2
 802179a:	f103 010c 	add.w	r1, r3, #12
 802179e:	0092      	lsls	r2, r2, #2
 80217a0:	300c      	adds	r0, #12
 80217a2:	f7fe f8f4 	bl	801f98e <memcpy>
 80217a6:	eeb0 0b49 	vmov.f64	d0, d9
 80217aa:	9805      	ldr	r0, [sp, #20]
 80217ac:	aa14      	add	r2, sp, #80	@ 0x50
 80217ae:	a913      	add	r1, sp, #76	@ 0x4c
 80217b0:	f7ff fbe4 	bl	8020f7c <__d2b>
 80217b4:	9012      	str	r0, [sp, #72]	@ 0x48
 80217b6:	2800      	cmp	r0, #0
 80217b8:	f43f aee0 	beq.w	802157c <_strtod_l+0x434>
 80217bc:	9805      	ldr	r0, [sp, #20]
 80217be:	2101      	movs	r1, #1
 80217c0:	f7ff f93e 	bl	8020a40 <__i2b>
 80217c4:	4605      	mov	r5, r0
 80217c6:	b940      	cbnz	r0, 80217da <_strtod_l+0x692>
 80217c8:	2500      	movs	r5, #0
 80217ca:	e6d7      	b.n	802157c <_strtod_l+0x434>
 80217cc:	f04f 31ff 	mov.w	r1, #4294967295
 80217d0:	fa01 f202 	lsl.w	r2, r1, r2
 80217d4:	ea02 0a0a 	and.w	sl, r2, sl
 80217d8:	e7b0      	b.n	802173c <_strtod_l+0x5f4>
 80217da:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 80217dc:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80217de:	2f00      	cmp	r7, #0
 80217e0:	bfab      	itete	ge
 80217e2:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 80217e4:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 80217e6:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 80217ea:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 80217ee:	bfac      	ite	ge
 80217f0:	eb07 0903 	addge.w	r9, r7, r3
 80217f4:	eba3 0807 	sublt.w	r8, r3, r7
 80217f8:	9b06      	ldr	r3, [sp, #24]
 80217fa:	1aff      	subs	r7, r7, r3
 80217fc:	4417      	add	r7, r2
 80217fe:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8021802:	4a6a      	ldr	r2, [pc, #424]	@ (80219ac <_strtod_l+0x864>)
 8021804:	3f01      	subs	r7, #1
 8021806:	4297      	cmp	r7, r2
 8021808:	da51      	bge.n	80218ae <_strtod_l+0x766>
 802180a:	1bd1      	subs	r1, r2, r7
 802180c:	291f      	cmp	r1, #31
 802180e:	eba3 0301 	sub.w	r3, r3, r1
 8021812:	f04f 0201 	mov.w	r2, #1
 8021816:	dc3e      	bgt.n	8021896 <_strtod_l+0x74e>
 8021818:	408a      	lsls	r2, r1
 802181a:	920c      	str	r2, [sp, #48]	@ 0x30
 802181c:	2200      	movs	r2, #0
 802181e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8021820:	eb09 0703 	add.w	r7, r9, r3
 8021824:	4498      	add	r8, r3
 8021826:	9b06      	ldr	r3, [sp, #24]
 8021828:	45b9      	cmp	r9, r7
 802182a:	4498      	add	r8, r3
 802182c:	464b      	mov	r3, r9
 802182e:	bfa8      	it	ge
 8021830:	463b      	movge	r3, r7
 8021832:	4543      	cmp	r3, r8
 8021834:	bfa8      	it	ge
 8021836:	4643      	movge	r3, r8
 8021838:	2b00      	cmp	r3, #0
 802183a:	bfc2      	ittt	gt
 802183c:	1aff      	subgt	r7, r7, r3
 802183e:	eba8 0803 	subgt.w	r8, r8, r3
 8021842:	eba9 0903 	subgt.w	r9, r9, r3
 8021846:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8021848:	2b00      	cmp	r3, #0
 802184a:	dd16      	ble.n	802187a <_strtod_l+0x732>
 802184c:	4629      	mov	r1, r5
 802184e:	9805      	ldr	r0, [sp, #20]
 8021850:	461a      	mov	r2, r3
 8021852:	f7ff f9ad 	bl	8020bb0 <__pow5mult>
 8021856:	4605      	mov	r5, r0
 8021858:	2800      	cmp	r0, #0
 802185a:	d0b5      	beq.n	80217c8 <_strtod_l+0x680>
 802185c:	4601      	mov	r1, r0
 802185e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8021860:	9805      	ldr	r0, [sp, #20]
 8021862:	f7ff f903 	bl	8020a6c <__multiply>
 8021866:	900f      	str	r0, [sp, #60]	@ 0x3c
 8021868:	2800      	cmp	r0, #0
 802186a:	f43f ae87 	beq.w	802157c <_strtod_l+0x434>
 802186e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8021870:	9805      	ldr	r0, [sp, #20]
 8021872:	f7fe ffe7 	bl	8020844 <_Bfree>
 8021876:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021878:	9312      	str	r3, [sp, #72]	@ 0x48
 802187a:	2f00      	cmp	r7, #0
 802187c:	dc1b      	bgt.n	80218b6 <_strtod_l+0x76e>
 802187e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021880:	2b00      	cmp	r3, #0
 8021882:	dd21      	ble.n	80218c8 <_strtod_l+0x780>
 8021884:	4631      	mov	r1, r6
 8021886:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8021888:	9805      	ldr	r0, [sp, #20]
 802188a:	f7ff f991 	bl	8020bb0 <__pow5mult>
 802188e:	4606      	mov	r6, r0
 8021890:	b9d0      	cbnz	r0, 80218c8 <_strtod_l+0x780>
 8021892:	2600      	movs	r6, #0
 8021894:	e672      	b.n	802157c <_strtod_l+0x434>
 8021896:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 802189a:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 802189e:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 80218a2:	37e2      	adds	r7, #226	@ 0xe2
 80218a4:	fa02 f107 	lsl.w	r1, r2, r7
 80218a8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80218aa:	920c      	str	r2, [sp, #48]	@ 0x30
 80218ac:	e7b8      	b.n	8021820 <_strtod_l+0x6d8>
 80218ae:	2200      	movs	r2, #0
 80218b0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80218b2:	2201      	movs	r2, #1
 80218b4:	e7f9      	b.n	80218aa <_strtod_l+0x762>
 80218b6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80218b8:	9805      	ldr	r0, [sp, #20]
 80218ba:	463a      	mov	r2, r7
 80218bc:	f7ff f9d2 	bl	8020c64 <__lshift>
 80218c0:	9012      	str	r0, [sp, #72]	@ 0x48
 80218c2:	2800      	cmp	r0, #0
 80218c4:	d1db      	bne.n	802187e <_strtod_l+0x736>
 80218c6:	e659      	b.n	802157c <_strtod_l+0x434>
 80218c8:	f1b8 0f00 	cmp.w	r8, #0
 80218cc:	dd07      	ble.n	80218de <_strtod_l+0x796>
 80218ce:	4631      	mov	r1, r6
 80218d0:	9805      	ldr	r0, [sp, #20]
 80218d2:	4642      	mov	r2, r8
 80218d4:	f7ff f9c6 	bl	8020c64 <__lshift>
 80218d8:	4606      	mov	r6, r0
 80218da:	2800      	cmp	r0, #0
 80218dc:	d0d9      	beq.n	8021892 <_strtod_l+0x74a>
 80218de:	f1b9 0f00 	cmp.w	r9, #0
 80218e2:	dd08      	ble.n	80218f6 <_strtod_l+0x7ae>
 80218e4:	4629      	mov	r1, r5
 80218e6:	9805      	ldr	r0, [sp, #20]
 80218e8:	464a      	mov	r2, r9
 80218ea:	f7ff f9bb 	bl	8020c64 <__lshift>
 80218ee:	4605      	mov	r5, r0
 80218f0:	2800      	cmp	r0, #0
 80218f2:	f43f ae43 	beq.w	802157c <_strtod_l+0x434>
 80218f6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80218f8:	9805      	ldr	r0, [sp, #20]
 80218fa:	4632      	mov	r2, r6
 80218fc:	f7ff fa3a 	bl	8020d74 <__mdiff>
 8021900:	4604      	mov	r4, r0
 8021902:	2800      	cmp	r0, #0
 8021904:	f43f ae3a 	beq.w	802157c <_strtod_l+0x434>
 8021908:	2300      	movs	r3, #0
 802190a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 802190e:	60c3      	str	r3, [r0, #12]
 8021910:	4629      	mov	r1, r5
 8021912:	f7ff fa13 	bl	8020d3c <__mcmp>
 8021916:	2800      	cmp	r0, #0
 8021918:	da4c      	bge.n	80219b4 <_strtod_l+0x86c>
 802191a:	ea58 080a 	orrs.w	r8, r8, sl
 802191e:	d172      	bne.n	8021a06 <_strtod_l+0x8be>
 8021920:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8021924:	2b00      	cmp	r3, #0
 8021926:	d16e      	bne.n	8021a06 <_strtod_l+0x8be>
 8021928:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802192c:	0d1b      	lsrs	r3, r3, #20
 802192e:	051b      	lsls	r3, r3, #20
 8021930:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8021934:	d967      	bls.n	8021a06 <_strtod_l+0x8be>
 8021936:	6963      	ldr	r3, [r4, #20]
 8021938:	b913      	cbnz	r3, 8021940 <_strtod_l+0x7f8>
 802193a:	6923      	ldr	r3, [r4, #16]
 802193c:	2b01      	cmp	r3, #1
 802193e:	dd62      	ble.n	8021a06 <_strtod_l+0x8be>
 8021940:	4621      	mov	r1, r4
 8021942:	2201      	movs	r2, #1
 8021944:	9805      	ldr	r0, [sp, #20]
 8021946:	f7ff f98d 	bl	8020c64 <__lshift>
 802194a:	4629      	mov	r1, r5
 802194c:	4604      	mov	r4, r0
 802194e:	f7ff f9f5 	bl	8020d3c <__mcmp>
 8021952:	2800      	cmp	r0, #0
 8021954:	dd57      	ble.n	8021a06 <_strtod_l+0x8be>
 8021956:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802195a:	9a06      	ldr	r2, [sp, #24]
 802195c:	0d1b      	lsrs	r3, r3, #20
 802195e:	051b      	lsls	r3, r3, #20
 8021960:	2a00      	cmp	r2, #0
 8021962:	d06e      	beq.n	8021a42 <_strtod_l+0x8fa>
 8021964:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8021968:	d86b      	bhi.n	8021a42 <_strtod_l+0x8fa>
 802196a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 802196e:	f67f ae99 	bls.w	80216a4 <_strtod_l+0x55c>
 8021972:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80219a0 <_strtod_l+0x858>
 8021976:	ec4b ab16 	vmov	d6, sl, fp
 802197a:	4b0d      	ldr	r3, [pc, #52]	@ (80219b0 <_strtod_l+0x868>)
 802197c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8021980:	ee17 2a90 	vmov	r2, s15
 8021984:	4013      	ands	r3, r2
 8021986:	ec5b ab17 	vmov	sl, fp, d7
 802198a:	2b00      	cmp	r3, #0
 802198c:	f47f ae01 	bne.w	8021592 <_strtod_l+0x44a>
 8021990:	9a05      	ldr	r2, [sp, #20]
 8021992:	2322      	movs	r3, #34	@ 0x22
 8021994:	6013      	str	r3, [r2, #0]
 8021996:	e5fc      	b.n	8021592 <_strtod_l+0x44a>
 8021998:	ffc00000 	.word	0xffc00000
 802199c:	41dfffff 	.word	0x41dfffff
 80219a0:	00000000 	.word	0x00000000
 80219a4:	39500000 	.word	0x39500000
 80219a8:	08027ba0 	.word	0x08027ba0
 80219ac:	fffffc02 	.word	0xfffffc02
 80219b0:	7ff00000 	.word	0x7ff00000
 80219b4:	46d9      	mov	r9, fp
 80219b6:	d15d      	bne.n	8021a74 <_strtod_l+0x92c>
 80219b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80219bc:	f1b8 0f00 	cmp.w	r8, #0
 80219c0:	d02a      	beq.n	8021a18 <_strtod_l+0x8d0>
 80219c2:	4aa9      	ldr	r2, [pc, #676]	@ (8021c68 <_strtod_l+0xb20>)
 80219c4:	4293      	cmp	r3, r2
 80219c6:	d12a      	bne.n	8021a1e <_strtod_l+0x8d6>
 80219c8:	9b06      	ldr	r3, [sp, #24]
 80219ca:	4652      	mov	r2, sl
 80219cc:	b1fb      	cbz	r3, 8021a0e <_strtod_l+0x8c6>
 80219ce:	4ba7      	ldr	r3, [pc, #668]	@ (8021c6c <_strtod_l+0xb24>)
 80219d0:	ea0b 0303 	and.w	r3, fp, r3
 80219d4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80219d8:	f04f 31ff 	mov.w	r1, #4294967295
 80219dc:	d81a      	bhi.n	8021a14 <_strtod_l+0x8cc>
 80219de:	0d1b      	lsrs	r3, r3, #20
 80219e0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80219e4:	fa01 f303 	lsl.w	r3, r1, r3
 80219e8:	429a      	cmp	r2, r3
 80219ea:	d118      	bne.n	8021a1e <_strtod_l+0x8d6>
 80219ec:	4ba0      	ldr	r3, [pc, #640]	@ (8021c70 <_strtod_l+0xb28>)
 80219ee:	4599      	cmp	r9, r3
 80219f0:	d102      	bne.n	80219f8 <_strtod_l+0x8b0>
 80219f2:	3201      	adds	r2, #1
 80219f4:	f43f adc2 	beq.w	802157c <_strtod_l+0x434>
 80219f8:	4b9c      	ldr	r3, [pc, #624]	@ (8021c6c <_strtod_l+0xb24>)
 80219fa:	ea09 0303 	and.w	r3, r9, r3
 80219fe:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8021a02:	f04f 0a00 	mov.w	sl, #0
 8021a06:	9b06      	ldr	r3, [sp, #24]
 8021a08:	2b00      	cmp	r3, #0
 8021a0a:	d1b2      	bne.n	8021972 <_strtod_l+0x82a>
 8021a0c:	e5c1      	b.n	8021592 <_strtod_l+0x44a>
 8021a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8021a12:	e7e9      	b.n	80219e8 <_strtod_l+0x8a0>
 8021a14:	460b      	mov	r3, r1
 8021a16:	e7e7      	b.n	80219e8 <_strtod_l+0x8a0>
 8021a18:	ea53 030a 	orrs.w	r3, r3, sl
 8021a1c:	d09b      	beq.n	8021956 <_strtod_l+0x80e>
 8021a1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8021a20:	b1c3      	cbz	r3, 8021a54 <_strtod_l+0x90c>
 8021a22:	ea13 0f09 	tst.w	r3, r9
 8021a26:	d0ee      	beq.n	8021a06 <_strtod_l+0x8be>
 8021a28:	9a06      	ldr	r2, [sp, #24]
 8021a2a:	4650      	mov	r0, sl
 8021a2c:	4659      	mov	r1, fp
 8021a2e:	f1b8 0f00 	cmp.w	r8, #0
 8021a32:	d013      	beq.n	8021a5c <_strtod_l+0x914>
 8021a34:	f7ff fb6d 	bl	8021112 <sulp>
 8021a38:	ee39 7b00 	vadd.f64	d7, d9, d0
 8021a3c:	ec5b ab17 	vmov	sl, fp, d7
 8021a40:	e7e1      	b.n	8021a06 <_strtod_l+0x8be>
 8021a42:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8021a46:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8021a4a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8021a4e:	f04f 3aff 	mov.w	sl, #4294967295
 8021a52:	e7d8      	b.n	8021a06 <_strtod_l+0x8be>
 8021a54:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021a56:	ea13 0f0a 	tst.w	r3, sl
 8021a5a:	e7e4      	b.n	8021a26 <_strtod_l+0x8de>
 8021a5c:	f7ff fb59 	bl	8021112 <sulp>
 8021a60:	ee39 0b40 	vsub.f64	d0, d9, d0
 8021a64:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8021a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021a6c:	ec5b ab10 	vmov	sl, fp, d0
 8021a70:	d1c9      	bne.n	8021a06 <_strtod_l+0x8be>
 8021a72:	e617      	b.n	80216a4 <_strtod_l+0x55c>
 8021a74:	4629      	mov	r1, r5
 8021a76:	4620      	mov	r0, r4
 8021a78:	f7ff fad8 	bl	802102c <__ratio>
 8021a7c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8021a80:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8021a84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021a88:	d85d      	bhi.n	8021b46 <_strtod_l+0x9fe>
 8021a8a:	f1b8 0f00 	cmp.w	r8, #0
 8021a8e:	d164      	bne.n	8021b5a <_strtod_l+0xa12>
 8021a90:	f1ba 0f00 	cmp.w	sl, #0
 8021a94:	d14b      	bne.n	8021b2e <_strtod_l+0x9e6>
 8021a96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8021a9a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8021a9e:	2b00      	cmp	r3, #0
 8021aa0:	d160      	bne.n	8021b64 <_strtod_l+0xa1c>
 8021aa2:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8021aa6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8021aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021aae:	d401      	bmi.n	8021ab4 <_strtod_l+0x96c>
 8021ab0:	ee20 8b08 	vmul.f64	d8, d0, d8
 8021ab4:	eeb1 ab48 	vneg.f64	d10, d8
 8021ab8:	486c      	ldr	r0, [pc, #432]	@ (8021c6c <_strtod_l+0xb24>)
 8021aba:	496e      	ldr	r1, [pc, #440]	@ (8021c74 <_strtod_l+0xb2c>)
 8021abc:	ea09 0700 	and.w	r7, r9, r0
 8021ac0:	428f      	cmp	r7, r1
 8021ac2:	ec53 2b1a 	vmov	r2, r3, d10
 8021ac6:	d17d      	bne.n	8021bc4 <_strtod_l+0xa7c>
 8021ac8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8021acc:	ec4b ab1c 	vmov	d12, sl, fp
 8021ad0:	eeb0 0b4c 	vmov.f64	d0, d12
 8021ad4:	f7ff f9e2 	bl	8020e9c <__ulp>
 8021ad8:	4864      	ldr	r0, [pc, #400]	@ (8021c6c <_strtod_l+0xb24>)
 8021ada:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8021ade:	ee1c 3a90 	vmov	r3, s25
 8021ae2:	4a65      	ldr	r2, [pc, #404]	@ (8021c78 <_strtod_l+0xb30>)
 8021ae4:	ea03 0100 	and.w	r1, r3, r0
 8021ae8:	4291      	cmp	r1, r2
 8021aea:	ec5b ab1c 	vmov	sl, fp, d12
 8021aee:	d93c      	bls.n	8021b6a <_strtod_l+0xa22>
 8021af0:	ee19 2a90 	vmov	r2, s19
 8021af4:	4b5e      	ldr	r3, [pc, #376]	@ (8021c70 <_strtod_l+0xb28>)
 8021af6:	429a      	cmp	r2, r3
 8021af8:	d104      	bne.n	8021b04 <_strtod_l+0x9bc>
 8021afa:	ee19 3a10 	vmov	r3, s18
 8021afe:	3301      	adds	r3, #1
 8021b00:	f43f ad3c 	beq.w	802157c <_strtod_l+0x434>
 8021b04:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8021c70 <_strtod_l+0xb28>
 8021b08:	f04f 3aff 	mov.w	sl, #4294967295
 8021b0c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8021b0e:	9805      	ldr	r0, [sp, #20]
 8021b10:	f7fe fe98 	bl	8020844 <_Bfree>
 8021b14:	9805      	ldr	r0, [sp, #20]
 8021b16:	4631      	mov	r1, r6
 8021b18:	f7fe fe94 	bl	8020844 <_Bfree>
 8021b1c:	9805      	ldr	r0, [sp, #20]
 8021b1e:	4629      	mov	r1, r5
 8021b20:	f7fe fe90 	bl	8020844 <_Bfree>
 8021b24:	9805      	ldr	r0, [sp, #20]
 8021b26:	4621      	mov	r1, r4
 8021b28:	f7fe fe8c 	bl	8020844 <_Bfree>
 8021b2c:	e627      	b.n	802177e <_strtod_l+0x636>
 8021b2e:	f1ba 0f01 	cmp.w	sl, #1
 8021b32:	d103      	bne.n	8021b3c <_strtod_l+0x9f4>
 8021b34:	f1bb 0f00 	cmp.w	fp, #0
 8021b38:	f43f adb4 	beq.w	80216a4 <_strtod_l+0x55c>
 8021b3c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8021b40:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8021b44:	e7b8      	b.n	8021ab8 <_strtod_l+0x970>
 8021b46:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8021b4a:	ee20 8b08 	vmul.f64	d8, d0, d8
 8021b4e:	f1b8 0f00 	cmp.w	r8, #0
 8021b52:	d0af      	beq.n	8021ab4 <_strtod_l+0x96c>
 8021b54:	eeb0 ab48 	vmov.f64	d10, d8
 8021b58:	e7ae      	b.n	8021ab8 <_strtod_l+0x970>
 8021b5a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8021b5e:	eeb0 8b4a 	vmov.f64	d8, d10
 8021b62:	e7a9      	b.n	8021ab8 <_strtod_l+0x970>
 8021b64:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8021b68:	e7a6      	b.n	8021ab8 <_strtod_l+0x970>
 8021b6a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8021b6e:	9b06      	ldr	r3, [sp, #24]
 8021b70:	46d9      	mov	r9, fp
 8021b72:	2b00      	cmp	r3, #0
 8021b74:	d1ca      	bne.n	8021b0c <_strtod_l+0x9c4>
 8021b76:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8021b7a:	0d1b      	lsrs	r3, r3, #20
 8021b7c:	051b      	lsls	r3, r3, #20
 8021b7e:	429f      	cmp	r7, r3
 8021b80:	d1c4      	bne.n	8021b0c <_strtod_l+0x9c4>
 8021b82:	ec51 0b18 	vmov	r0, r1, d8
 8021b86:	f7de fde7 	bl	8000758 <__aeabi_d2lz>
 8021b8a:	f7de fd4f 	bl	800062c <__aeabi_l2d>
 8021b8e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8021b92:	ec41 0b17 	vmov	d7, r0, r1
 8021b96:	ea49 090a 	orr.w	r9, r9, sl
 8021b9a:	ea59 0908 	orrs.w	r9, r9, r8
 8021b9e:	ee38 8b47 	vsub.f64	d8, d8, d7
 8021ba2:	d03c      	beq.n	8021c1e <_strtod_l+0xad6>
 8021ba4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8021c50 <_strtod_l+0xb08>
 8021ba8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8021bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021bb0:	f53f acef 	bmi.w	8021592 <_strtod_l+0x44a>
 8021bb4:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8021c58 <_strtod_l+0xb10>
 8021bb8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8021bbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021bc0:	dda4      	ble.n	8021b0c <_strtod_l+0x9c4>
 8021bc2:	e4e6      	b.n	8021592 <_strtod_l+0x44a>
 8021bc4:	9906      	ldr	r1, [sp, #24]
 8021bc6:	b1e1      	cbz	r1, 8021c02 <_strtod_l+0xaba>
 8021bc8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8021bcc:	d819      	bhi.n	8021c02 <_strtod_l+0xaba>
 8021bce:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8021bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021bd6:	d811      	bhi.n	8021bfc <_strtod_l+0xab4>
 8021bd8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8021bdc:	ee18 3a10 	vmov	r3, s16
 8021be0:	2b01      	cmp	r3, #1
 8021be2:	bf38      	it	cc
 8021be4:	2301      	movcc	r3, #1
 8021be6:	ee08 3a10 	vmov	s16, r3
 8021bea:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8021bee:	f1b8 0f00 	cmp.w	r8, #0
 8021bf2:	d111      	bne.n	8021c18 <_strtod_l+0xad0>
 8021bf4:	eeb1 7b48 	vneg.f64	d7, d8
 8021bf8:	ec53 2b17 	vmov	r2, r3, d7
 8021bfc:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8021c00:	1bcb      	subs	r3, r1, r7
 8021c02:	eeb0 0b49 	vmov.f64	d0, d9
 8021c06:	ec43 2b1a 	vmov	d10, r2, r3
 8021c0a:	f7ff f947 	bl	8020e9c <__ulp>
 8021c0e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8021c12:	ec5b ab19 	vmov	sl, fp, d9
 8021c16:	e7aa      	b.n	8021b6e <_strtod_l+0xa26>
 8021c18:	eeb0 7b48 	vmov.f64	d7, d8
 8021c1c:	e7ec      	b.n	8021bf8 <_strtod_l+0xab0>
 8021c1e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8021c60 <_strtod_l+0xb18>
 8021c22:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8021c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021c2a:	f57f af6f 	bpl.w	8021b0c <_strtod_l+0x9c4>
 8021c2e:	e4b0      	b.n	8021592 <_strtod_l+0x44a>
 8021c30:	2300      	movs	r3, #0
 8021c32:	9308      	str	r3, [sp, #32]
 8021c34:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021c36:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021c38:	6013      	str	r3, [r2, #0]
 8021c3a:	f7ff bac4 	b.w	80211c6 <_strtod_l+0x7e>
 8021c3e:	2a65      	cmp	r2, #101	@ 0x65
 8021c40:	f43f abbf 	beq.w	80213c2 <_strtod_l+0x27a>
 8021c44:	2a45      	cmp	r2, #69	@ 0x45
 8021c46:	f43f abbc 	beq.w	80213c2 <_strtod_l+0x27a>
 8021c4a:	2101      	movs	r1, #1
 8021c4c:	f7ff bbf4 	b.w	8021438 <_strtod_l+0x2f0>
 8021c50:	94a03595 	.word	0x94a03595
 8021c54:	3fdfffff 	.word	0x3fdfffff
 8021c58:	35afe535 	.word	0x35afe535
 8021c5c:	3fe00000 	.word	0x3fe00000
 8021c60:	94a03595 	.word	0x94a03595
 8021c64:	3fcfffff 	.word	0x3fcfffff
 8021c68:	000fffff 	.word	0x000fffff
 8021c6c:	7ff00000 	.word	0x7ff00000
 8021c70:	7fefffff 	.word	0x7fefffff
 8021c74:	7fe00000 	.word	0x7fe00000
 8021c78:	7c9fffff 	.word	0x7c9fffff

08021c7c <_strtod_r>:
 8021c7c:	4b01      	ldr	r3, [pc, #4]	@ (8021c84 <_strtod_r+0x8>)
 8021c7e:	f7ff ba63 	b.w	8021148 <_strtod_l>
 8021c82:	bf00      	nop
 8021c84:	2000009c 	.word	0x2000009c

08021c88 <__ssputs_r>:
 8021c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021c8c:	688e      	ldr	r6, [r1, #8]
 8021c8e:	461f      	mov	r7, r3
 8021c90:	42be      	cmp	r6, r7
 8021c92:	680b      	ldr	r3, [r1, #0]
 8021c94:	4682      	mov	sl, r0
 8021c96:	460c      	mov	r4, r1
 8021c98:	4690      	mov	r8, r2
 8021c9a:	d82d      	bhi.n	8021cf8 <__ssputs_r+0x70>
 8021c9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8021ca0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8021ca4:	d026      	beq.n	8021cf4 <__ssputs_r+0x6c>
 8021ca6:	6965      	ldr	r5, [r4, #20]
 8021ca8:	6909      	ldr	r1, [r1, #16]
 8021caa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8021cae:	eba3 0901 	sub.w	r9, r3, r1
 8021cb2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8021cb6:	1c7b      	adds	r3, r7, #1
 8021cb8:	444b      	add	r3, r9
 8021cba:	106d      	asrs	r5, r5, #1
 8021cbc:	429d      	cmp	r5, r3
 8021cbe:	bf38      	it	cc
 8021cc0:	461d      	movcc	r5, r3
 8021cc2:	0553      	lsls	r3, r2, #21
 8021cc4:	d527      	bpl.n	8021d16 <__ssputs_r+0x8e>
 8021cc6:	4629      	mov	r1, r5
 8021cc8:	f7fe fcf0 	bl	80206ac <_malloc_r>
 8021ccc:	4606      	mov	r6, r0
 8021cce:	b360      	cbz	r0, 8021d2a <__ssputs_r+0xa2>
 8021cd0:	6921      	ldr	r1, [r4, #16]
 8021cd2:	464a      	mov	r2, r9
 8021cd4:	f7fd fe5b 	bl	801f98e <memcpy>
 8021cd8:	89a3      	ldrh	r3, [r4, #12]
 8021cda:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8021cde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8021ce2:	81a3      	strh	r3, [r4, #12]
 8021ce4:	6126      	str	r6, [r4, #16]
 8021ce6:	6165      	str	r5, [r4, #20]
 8021ce8:	444e      	add	r6, r9
 8021cea:	eba5 0509 	sub.w	r5, r5, r9
 8021cee:	6026      	str	r6, [r4, #0]
 8021cf0:	60a5      	str	r5, [r4, #8]
 8021cf2:	463e      	mov	r6, r7
 8021cf4:	42be      	cmp	r6, r7
 8021cf6:	d900      	bls.n	8021cfa <__ssputs_r+0x72>
 8021cf8:	463e      	mov	r6, r7
 8021cfa:	6820      	ldr	r0, [r4, #0]
 8021cfc:	4632      	mov	r2, r6
 8021cfe:	4641      	mov	r1, r8
 8021d00:	f7fd fc4e 	bl	801f5a0 <memmove>
 8021d04:	68a3      	ldr	r3, [r4, #8]
 8021d06:	1b9b      	subs	r3, r3, r6
 8021d08:	60a3      	str	r3, [r4, #8]
 8021d0a:	6823      	ldr	r3, [r4, #0]
 8021d0c:	4433      	add	r3, r6
 8021d0e:	6023      	str	r3, [r4, #0]
 8021d10:	2000      	movs	r0, #0
 8021d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021d16:	462a      	mov	r2, r5
 8021d18:	f001 faa3 	bl	8023262 <_realloc_r>
 8021d1c:	4606      	mov	r6, r0
 8021d1e:	2800      	cmp	r0, #0
 8021d20:	d1e0      	bne.n	8021ce4 <__ssputs_r+0x5c>
 8021d22:	6921      	ldr	r1, [r4, #16]
 8021d24:	4650      	mov	r0, sl
 8021d26:	f7fe fc4d 	bl	80205c4 <_free_r>
 8021d2a:	230c      	movs	r3, #12
 8021d2c:	f8ca 3000 	str.w	r3, [sl]
 8021d30:	89a3      	ldrh	r3, [r4, #12]
 8021d32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8021d36:	81a3      	strh	r3, [r4, #12]
 8021d38:	f04f 30ff 	mov.w	r0, #4294967295
 8021d3c:	e7e9      	b.n	8021d12 <__ssputs_r+0x8a>
	...

08021d40 <_svfiprintf_r>:
 8021d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021d44:	4698      	mov	r8, r3
 8021d46:	898b      	ldrh	r3, [r1, #12]
 8021d48:	061b      	lsls	r3, r3, #24
 8021d4a:	b09d      	sub	sp, #116	@ 0x74
 8021d4c:	4607      	mov	r7, r0
 8021d4e:	460d      	mov	r5, r1
 8021d50:	4614      	mov	r4, r2
 8021d52:	d510      	bpl.n	8021d76 <_svfiprintf_r+0x36>
 8021d54:	690b      	ldr	r3, [r1, #16]
 8021d56:	b973      	cbnz	r3, 8021d76 <_svfiprintf_r+0x36>
 8021d58:	2140      	movs	r1, #64	@ 0x40
 8021d5a:	f7fe fca7 	bl	80206ac <_malloc_r>
 8021d5e:	6028      	str	r0, [r5, #0]
 8021d60:	6128      	str	r0, [r5, #16]
 8021d62:	b930      	cbnz	r0, 8021d72 <_svfiprintf_r+0x32>
 8021d64:	230c      	movs	r3, #12
 8021d66:	603b      	str	r3, [r7, #0]
 8021d68:	f04f 30ff 	mov.w	r0, #4294967295
 8021d6c:	b01d      	add	sp, #116	@ 0x74
 8021d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021d72:	2340      	movs	r3, #64	@ 0x40
 8021d74:	616b      	str	r3, [r5, #20]
 8021d76:	2300      	movs	r3, #0
 8021d78:	9309      	str	r3, [sp, #36]	@ 0x24
 8021d7a:	2320      	movs	r3, #32
 8021d7c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8021d80:	f8cd 800c 	str.w	r8, [sp, #12]
 8021d84:	2330      	movs	r3, #48	@ 0x30
 8021d86:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8021f24 <_svfiprintf_r+0x1e4>
 8021d8a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8021d8e:	f04f 0901 	mov.w	r9, #1
 8021d92:	4623      	mov	r3, r4
 8021d94:	469a      	mov	sl, r3
 8021d96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8021d9a:	b10a      	cbz	r2, 8021da0 <_svfiprintf_r+0x60>
 8021d9c:	2a25      	cmp	r2, #37	@ 0x25
 8021d9e:	d1f9      	bne.n	8021d94 <_svfiprintf_r+0x54>
 8021da0:	ebba 0b04 	subs.w	fp, sl, r4
 8021da4:	d00b      	beq.n	8021dbe <_svfiprintf_r+0x7e>
 8021da6:	465b      	mov	r3, fp
 8021da8:	4622      	mov	r2, r4
 8021daa:	4629      	mov	r1, r5
 8021dac:	4638      	mov	r0, r7
 8021dae:	f7ff ff6b 	bl	8021c88 <__ssputs_r>
 8021db2:	3001      	adds	r0, #1
 8021db4:	f000 80a7 	beq.w	8021f06 <_svfiprintf_r+0x1c6>
 8021db8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8021dba:	445a      	add	r2, fp
 8021dbc:	9209      	str	r2, [sp, #36]	@ 0x24
 8021dbe:	f89a 3000 	ldrb.w	r3, [sl]
 8021dc2:	2b00      	cmp	r3, #0
 8021dc4:	f000 809f 	beq.w	8021f06 <_svfiprintf_r+0x1c6>
 8021dc8:	2300      	movs	r3, #0
 8021dca:	f04f 32ff 	mov.w	r2, #4294967295
 8021dce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8021dd2:	f10a 0a01 	add.w	sl, sl, #1
 8021dd6:	9304      	str	r3, [sp, #16]
 8021dd8:	9307      	str	r3, [sp, #28]
 8021dda:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8021dde:	931a      	str	r3, [sp, #104]	@ 0x68
 8021de0:	4654      	mov	r4, sl
 8021de2:	2205      	movs	r2, #5
 8021de4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8021de8:	484e      	ldr	r0, [pc, #312]	@ (8021f24 <_svfiprintf_r+0x1e4>)
 8021dea:	f7de fa39 	bl	8000260 <memchr>
 8021dee:	9a04      	ldr	r2, [sp, #16]
 8021df0:	b9d8      	cbnz	r0, 8021e2a <_svfiprintf_r+0xea>
 8021df2:	06d0      	lsls	r0, r2, #27
 8021df4:	bf44      	itt	mi
 8021df6:	2320      	movmi	r3, #32
 8021df8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8021dfc:	0711      	lsls	r1, r2, #28
 8021dfe:	bf44      	itt	mi
 8021e00:	232b      	movmi	r3, #43	@ 0x2b
 8021e02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8021e06:	f89a 3000 	ldrb.w	r3, [sl]
 8021e0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8021e0c:	d015      	beq.n	8021e3a <_svfiprintf_r+0xfa>
 8021e0e:	9a07      	ldr	r2, [sp, #28]
 8021e10:	4654      	mov	r4, sl
 8021e12:	2000      	movs	r0, #0
 8021e14:	f04f 0c0a 	mov.w	ip, #10
 8021e18:	4621      	mov	r1, r4
 8021e1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8021e1e:	3b30      	subs	r3, #48	@ 0x30
 8021e20:	2b09      	cmp	r3, #9
 8021e22:	d94b      	bls.n	8021ebc <_svfiprintf_r+0x17c>
 8021e24:	b1b0      	cbz	r0, 8021e54 <_svfiprintf_r+0x114>
 8021e26:	9207      	str	r2, [sp, #28]
 8021e28:	e014      	b.n	8021e54 <_svfiprintf_r+0x114>
 8021e2a:	eba0 0308 	sub.w	r3, r0, r8
 8021e2e:	fa09 f303 	lsl.w	r3, r9, r3
 8021e32:	4313      	orrs	r3, r2
 8021e34:	9304      	str	r3, [sp, #16]
 8021e36:	46a2      	mov	sl, r4
 8021e38:	e7d2      	b.n	8021de0 <_svfiprintf_r+0xa0>
 8021e3a:	9b03      	ldr	r3, [sp, #12]
 8021e3c:	1d19      	adds	r1, r3, #4
 8021e3e:	681b      	ldr	r3, [r3, #0]
 8021e40:	9103      	str	r1, [sp, #12]
 8021e42:	2b00      	cmp	r3, #0
 8021e44:	bfbb      	ittet	lt
 8021e46:	425b      	neglt	r3, r3
 8021e48:	f042 0202 	orrlt.w	r2, r2, #2
 8021e4c:	9307      	strge	r3, [sp, #28]
 8021e4e:	9307      	strlt	r3, [sp, #28]
 8021e50:	bfb8      	it	lt
 8021e52:	9204      	strlt	r2, [sp, #16]
 8021e54:	7823      	ldrb	r3, [r4, #0]
 8021e56:	2b2e      	cmp	r3, #46	@ 0x2e
 8021e58:	d10a      	bne.n	8021e70 <_svfiprintf_r+0x130>
 8021e5a:	7863      	ldrb	r3, [r4, #1]
 8021e5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8021e5e:	d132      	bne.n	8021ec6 <_svfiprintf_r+0x186>
 8021e60:	9b03      	ldr	r3, [sp, #12]
 8021e62:	1d1a      	adds	r2, r3, #4
 8021e64:	681b      	ldr	r3, [r3, #0]
 8021e66:	9203      	str	r2, [sp, #12]
 8021e68:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8021e6c:	3402      	adds	r4, #2
 8021e6e:	9305      	str	r3, [sp, #20]
 8021e70:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8021f34 <_svfiprintf_r+0x1f4>
 8021e74:	7821      	ldrb	r1, [r4, #0]
 8021e76:	2203      	movs	r2, #3
 8021e78:	4650      	mov	r0, sl
 8021e7a:	f7de f9f1 	bl	8000260 <memchr>
 8021e7e:	b138      	cbz	r0, 8021e90 <_svfiprintf_r+0x150>
 8021e80:	9b04      	ldr	r3, [sp, #16]
 8021e82:	eba0 000a 	sub.w	r0, r0, sl
 8021e86:	2240      	movs	r2, #64	@ 0x40
 8021e88:	4082      	lsls	r2, r0
 8021e8a:	4313      	orrs	r3, r2
 8021e8c:	3401      	adds	r4, #1
 8021e8e:	9304      	str	r3, [sp, #16]
 8021e90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8021e94:	4824      	ldr	r0, [pc, #144]	@ (8021f28 <_svfiprintf_r+0x1e8>)
 8021e96:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8021e9a:	2206      	movs	r2, #6
 8021e9c:	f7de f9e0 	bl	8000260 <memchr>
 8021ea0:	2800      	cmp	r0, #0
 8021ea2:	d036      	beq.n	8021f12 <_svfiprintf_r+0x1d2>
 8021ea4:	4b21      	ldr	r3, [pc, #132]	@ (8021f2c <_svfiprintf_r+0x1ec>)
 8021ea6:	bb1b      	cbnz	r3, 8021ef0 <_svfiprintf_r+0x1b0>
 8021ea8:	9b03      	ldr	r3, [sp, #12]
 8021eaa:	3307      	adds	r3, #7
 8021eac:	f023 0307 	bic.w	r3, r3, #7
 8021eb0:	3308      	adds	r3, #8
 8021eb2:	9303      	str	r3, [sp, #12]
 8021eb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021eb6:	4433      	add	r3, r6
 8021eb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8021eba:	e76a      	b.n	8021d92 <_svfiprintf_r+0x52>
 8021ebc:	fb0c 3202 	mla	r2, ip, r2, r3
 8021ec0:	460c      	mov	r4, r1
 8021ec2:	2001      	movs	r0, #1
 8021ec4:	e7a8      	b.n	8021e18 <_svfiprintf_r+0xd8>
 8021ec6:	2300      	movs	r3, #0
 8021ec8:	3401      	adds	r4, #1
 8021eca:	9305      	str	r3, [sp, #20]
 8021ecc:	4619      	mov	r1, r3
 8021ece:	f04f 0c0a 	mov.w	ip, #10
 8021ed2:	4620      	mov	r0, r4
 8021ed4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8021ed8:	3a30      	subs	r2, #48	@ 0x30
 8021eda:	2a09      	cmp	r2, #9
 8021edc:	d903      	bls.n	8021ee6 <_svfiprintf_r+0x1a6>
 8021ede:	2b00      	cmp	r3, #0
 8021ee0:	d0c6      	beq.n	8021e70 <_svfiprintf_r+0x130>
 8021ee2:	9105      	str	r1, [sp, #20]
 8021ee4:	e7c4      	b.n	8021e70 <_svfiprintf_r+0x130>
 8021ee6:	fb0c 2101 	mla	r1, ip, r1, r2
 8021eea:	4604      	mov	r4, r0
 8021eec:	2301      	movs	r3, #1
 8021eee:	e7f0      	b.n	8021ed2 <_svfiprintf_r+0x192>
 8021ef0:	ab03      	add	r3, sp, #12
 8021ef2:	9300      	str	r3, [sp, #0]
 8021ef4:	462a      	mov	r2, r5
 8021ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8021f30 <_svfiprintf_r+0x1f0>)
 8021ef8:	a904      	add	r1, sp, #16
 8021efa:	4638      	mov	r0, r7
 8021efc:	f7fc fac8 	bl	801e490 <_printf_float>
 8021f00:	1c42      	adds	r2, r0, #1
 8021f02:	4606      	mov	r6, r0
 8021f04:	d1d6      	bne.n	8021eb4 <_svfiprintf_r+0x174>
 8021f06:	89ab      	ldrh	r3, [r5, #12]
 8021f08:	065b      	lsls	r3, r3, #25
 8021f0a:	f53f af2d 	bmi.w	8021d68 <_svfiprintf_r+0x28>
 8021f0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8021f10:	e72c      	b.n	8021d6c <_svfiprintf_r+0x2c>
 8021f12:	ab03      	add	r3, sp, #12
 8021f14:	9300      	str	r3, [sp, #0]
 8021f16:	462a      	mov	r2, r5
 8021f18:	4b05      	ldr	r3, [pc, #20]	@ (8021f30 <_svfiprintf_r+0x1f0>)
 8021f1a:	a904      	add	r1, sp, #16
 8021f1c:	4638      	mov	r0, r7
 8021f1e:	f7fc fd3f 	bl	801e9a0 <_printf_i>
 8021f22:	e7ed      	b.n	8021f00 <_svfiprintf_r+0x1c0>
 8021f24:	080278e3 	.word	0x080278e3
 8021f28:	080278ed 	.word	0x080278ed
 8021f2c:	0801e491 	.word	0x0801e491
 8021f30:	08021c89 	.word	0x08021c89
 8021f34:	080278e9 	.word	0x080278e9

08021f38 <_sungetc_r>:
 8021f38:	b538      	push	{r3, r4, r5, lr}
 8021f3a:	1c4b      	adds	r3, r1, #1
 8021f3c:	4614      	mov	r4, r2
 8021f3e:	d103      	bne.n	8021f48 <_sungetc_r+0x10>
 8021f40:	f04f 35ff 	mov.w	r5, #4294967295
 8021f44:	4628      	mov	r0, r5
 8021f46:	bd38      	pop	{r3, r4, r5, pc}
 8021f48:	8993      	ldrh	r3, [r2, #12]
 8021f4a:	f023 0320 	bic.w	r3, r3, #32
 8021f4e:	8193      	strh	r3, [r2, #12]
 8021f50:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8021f52:	6852      	ldr	r2, [r2, #4]
 8021f54:	b2cd      	uxtb	r5, r1
 8021f56:	b18b      	cbz	r3, 8021f7c <_sungetc_r+0x44>
 8021f58:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8021f5a:	4293      	cmp	r3, r2
 8021f5c:	dd08      	ble.n	8021f70 <_sungetc_r+0x38>
 8021f5e:	6823      	ldr	r3, [r4, #0]
 8021f60:	1e5a      	subs	r2, r3, #1
 8021f62:	6022      	str	r2, [r4, #0]
 8021f64:	f803 5c01 	strb.w	r5, [r3, #-1]
 8021f68:	6863      	ldr	r3, [r4, #4]
 8021f6a:	3301      	adds	r3, #1
 8021f6c:	6063      	str	r3, [r4, #4]
 8021f6e:	e7e9      	b.n	8021f44 <_sungetc_r+0xc>
 8021f70:	4621      	mov	r1, r4
 8021f72:	f000 fd9a 	bl	8022aaa <__submore>
 8021f76:	2800      	cmp	r0, #0
 8021f78:	d0f1      	beq.n	8021f5e <_sungetc_r+0x26>
 8021f7a:	e7e1      	b.n	8021f40 <_sungetc_r+0x8>
 8021f7c:	6921      	ldr	r1, [r4, #16]
 8021f7e:	6823      	ldr	r3, [r4, #0]
 8021f80:	b151      	cbz	r1, 8021f98 <_sungetc_r+0x60>
 8021f82:	4299      	cmp	r1, r3
 8021f84:	d208      	bcs.n	8021f98 <_sungetc_r+0x60>
 8021f86:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8021f8a:	42a9      	cmp	r1, r5
 8021f8c:	d104      	bne.n	8021f98 <_sungetc_r+0x60>
 8021f8e:	3b01      	subs	r3, #1
 8021f90:	3201      	adds	r2, #1
 8021f92:	6023      	str	r3, [r4, #0]
 8021f94:	6062      	str	r2, [r4, #4]
 8021f96:	e7d5      	b.n	8021f44 <_sungetc_r+0xc>
 8021f98:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8021f9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8021fa0:	6363      	str	r3, [r4, #52]	@ 0x34
 8021fa2:	2303      	movs	r3, #3
 8021fa4:	63a3      	str	r3, [r4, #56]	@ 0x38
 8021fa6:	4623      	mov	r3, r4
 8021fa8:	f803 5f46 	strb.w	r5, [r3, #70]!
 8021fac:	6023      	str	r3, [r4, #0]
 8021fae:	2301      	movs	r3, #1
 8021fb0:	e7dc      	b.n	8021f6c <_sungetc_r+0x34>

08021fb2 <__ssrefill_r>:
 8021fb2:	b510      	push	{r4, lr}
 8021fb4:	460c      	mov	r4, r1
 8021fb6:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8021fb8:	b169      	cbz	r1, 8021fd6 <__ssrefill_r+0x24>
 8021fba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8021fbe:	4299      	cmp	r1, r3
 8021fc0:	d001      	beq.n	8021fc6 <__ssrefill_r+0x14>
 8021fc2:	f7fe faff 	bl	80205c4 <_free_r>
 8021fc6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8021fc8:	6063      	str	r3, [r4, #4]
 8021fca:	2000      	movs	r0, #0
 8021fcc:	6360      	str	r0, [r4, #52]	@ 0x34
 8021fce:	b113      	cbz	r3, 8021fd6 <__ssrefill_r+0x24>
 8021fd0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8021fd2:	6023      	str	r3, [r4, #0]
 8021fd4:	bd10      	pop	{r4, pc}
 8021fd6:	6923      	ldr	r3, [r4, #16]
 8021fd8:	6023      	str	r3, [r4, #0]
 8021fda:	2300      	movs	r3, #0
 8021fdc:	6063      	str	r3, [r4, #4]
 8021fde:	89a3      	ldrh	r3, [r4, #12]
 8021fe0:	f043 0320 	orr.w	r3, r3, #32
 8021fe4:	81a3      	strh	r3, [r4, #12]
 8021fe6:	f04f 30ff 	mov.w	r0, #4294967295
 8021fea:	e7f3      	b.n	8021fd4 <__ssrefill_r+0x22>

08021fec <__ssvfiscanf_r>:
 8021fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021ff0:	460c      	mov	r4, r1
 8021ff2:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8021ff6:	2100      	movs	r1, #0
 8021ff8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8021ffc:	49a6      	ldr	r1, [pc, #664]	@ (8022298 <__ssvfiscanf_r+0x2ac>)
 8021ffe:	91a0      	str	r1, [sp, #640]	@ 0x280
 8022000:	f10d 0804 	add.w	r8, sp, #4
 8022004:	49a5      	ldr	r1, [pc, #660]	@ (802229c <__ssvfiscanf_r+0x2b0>)
 8022006:	4fa6      	ldr	r7, [pc, #664]	@ (80222a0 <__ssvfiscanf_r+0x2b4>)
 8022008:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 802200c:	4606      	mov	r6, r0
 802200e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8022010:	9300      	str	r3, [sp, #0]
 8022012:	f892 9000 	ldrb.w	r9, [r2]
 8022016:	f1b9 0f00 	cmp.w	r9, #0
 802201a:	f000 8158 	beq.w	80222ce <__ssvfiscanf_r+0x2e2>
 802201e:	f817 3009 	ldrb.w	r3, [r7, r9]
 8022022:	f013 0308 	ands.w	r3, r3, #8
 8022026:	f102 0501 	add.w	r5, r2, #1
 802202a:	d019      	beq.n	8022060 <__ssvfiscanf_r+0x74>
 802202c:	6863      	ldr	r3, [r4, #4]
 802202e:	2b00      	cmp	r3, #0
 8022030:	dd0f      	ble.n	8022052 <__ssvfiscanf_r+0x66>
 8022032:	6823      	ldr	r3, [r4, #0]
 8022034:	781a      	ldrb	r2, [r3, #0]
 8022036:	5cba      	ldrb	r2, [r7, r2]
 8022038:	0712      	lsls	r2, r2, #28
 802203a:	d401      	bmi.n	8022040 <__ssvfiscanf_r+0x54>
 802203c:	462a      	mov	r2, r5
 802203e:	e7e8      	b.n	8022012 <__ssvfiscanf_r+0x26>
 8022040:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8022042:	3201      	adds	r2, #1
 8022044:	9245      	str	r2, [sp, #276]	@ 0x114
 8022046:	6862      	ldr	r2, [r4, #4]
 8022048:	3301      	adds	r3, #1
 802204a:	3a01      	subs	r2, #1
 802204c:	6062      	str	r2, [r4, #4]
 802204e:	6023      	str	r3, [r4, #0]
 8022050:	e7ec      	b.n	802202c <__ssvfiscanf_r+0x40>
 8022052:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8022054:	4621      	mov	r1, r4
 8022056:	4630      	mov	r0, r6
 8022058:	4798      	blx	r3
 802205a:	2800      	cmp	r0, #0
 802205c:	d0e9      	beq.n	8022032 <__ssvfiscanf_r+0x46>
 802205e:	e7ed      	b.n	802203c <__ssvfiscanf_r+0x50>
 8022060:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8022064:	f040 8085 	bne.w	8022172 <__ssvfiscanf_r+0x186>
 8022068:	9341      	str	r3, [sp, #260]	@ 0x104
 802206a:	9343      	str	r3, [sp, #268]	@ 0x10c
 802206c:	7853      	ldrb	r3, [r2, #1]
 802206e:	2b2a      	cmp	r3, #42	@ 0x2a
 8022070:	bf02      	ittt	eq
 8022072:	2310      	moveq	r3, #16
 8022074:	1c95      	addeq	r5, r2, #2
 8022076:	9341      	streq	r3, [sp, #260]	@ 0x104
 8022078:	220a      	movs	r2, #10
 802207a:	46aa      	mov	sl, r5
 802207c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8022080:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8022084:	2b09      	cmp	r3, #9
 8022086:	d91e      	bls.n	80220c6 <__ssvfiscanf_r+0xda>
 8022088:	f8df b218 	ldr.w	fp, [pc, #536]	@ 80222a4 <__ssvfiscanf_r+0x2b8>
 802208c:	2203      	movs	r2, #3
 802208e:	4658      	mov	r0, fp
 8022090:	f7de f8e6 	bl	8000260 <memchr>
 8022094:	b138      	cbz	r0, 80220a6 <__ssvfiscanf_r+0xba>
 8022096:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8022098:	eba0 000b 	sub.w	r0, r0, fp
 802209c:	2301      	movs	r3, #1
 802209e:	4083      	lsls	r3, r0
 80220a0:	4313      	orrs	r3, r2
 80220a2:	9341      	str	r3, [sp, #260]	@ 0x104
 80220a4:	4655      	mov	r5, sl
 80220a6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80220aa:	2b78      	cmp	r3, #120	@ 0x78
 80220ac:	d806      	bhi.n	80220bc <__ssvfiscanf_r+0xd0>
 80220ae:	2b57      	cmp	r3, #87	@ 0x57
 80220b0:	d810      	bhi.n	80220d4 <__ssvfiscanf_r+0xe8>
 80220b2:	2b25      	cmp	r3, #37	@ 0x25
 80220b4:	d05d      	beq.n	8022172 <__ssvfiscanf_r+0x186>
 80220b6:	d857      	bhi.n	8022168 <__ssvfiscanf_r+0x17c>
 80220b8:	2b00      	cmp	r3, #0
 80220ba:	d075      	beq.n	80221a8 <__ssvfiscanf_r+0x1bc>
 80220bc:	2303      	movs	r3, #3
 80220be:	9347      	str	r3, [sp, #284]	@ 0x11c
 80220c0:	230a      	movs	r3, #10
 80220c2:	9342      	str	r3, [sp, #264]	@ 0x108
 80220c4:	e088      	b.n	80221d8 <__ssvfiscanf_r+0x1ec>
 80220c6:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80220c8:	fb02 1103 	mla	r1, r2, r3, r1
 80220cc:	3930      	subs	r1, #48	@ 0x30
 80220ce:	9143      	str	r1, [sp, #268]	@ 0x10c
 80220d0:	4655      	mov	r5, sl
 80220d2:	e7d2      	b.n	802207a <__ssvfiscanf_r+0x8e>
 80220d4:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80220d8:	2a20      	cmp	r2, #32
 80220da:	d8ef      	bhi.n	80220bc <__ssvfiscanf_r+0xd0>
 80220dc:	a101      	add	r1, pc, #4	@ (adr r1, 80220e4 <__ssvfiscanf_r+0xf8>)
 80220de:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80220e2:	bf00      	nop
 80220e4:	080221b7 	.word	0x080221b7
 80220e8:	080220bd 	.word	0x080220bd
 80220ec:	080220bd 	.word	0x080220bd
 80220f0:	08022211 	.word	0x08022211
 80220f4:	080220bd 	.word	0x080220bd
 80220f8:	080220bd 	.word	0x080220bd
 80220fc:	080220bd 	.word	0x080220bd
 8022100:	080220bd 	.word	0x080220bd
 8022104:	080220bd 	.word	0x080220bd
 8022108:	080220bd 	.word	0x080220bd
 802210c:	080220bd 	.word	0x080220bd
 8022110:	08022227 	.word	0x08022227
 8022114:	0802220d 	.word	0x0802220d
 8022118:	0802216f 	.word	0x0802216f
 802211c:	0802216f 	.word	0x0802216f
 8022120:	0802216f 	.word	0x0802216f
 8022124:	080220bd 	.word	0x080220bd
 8022128:	080221c9 	.word	0x080221c9
 802212c:	080220bd 	.word	0x080220bd
 8022130:	080220bd 	.word	0x080220bd
 8022134:	080220bd 	.word	0x080220bd
 8022138:	080220bd 	.word	0x080220bd
 802213c:	08022237 	.word	0x08022237
 8022140:	080221d1 	.word	0x080221d1
 8022144:	080221af 	.word	0x080221af
 8022148:	080220bd 	.word	0x080220bd
 802214c:	080220bd 	.word	0x080220bd
 8022150:	08022233 	.word	0x08022233
 8022154:	080220bd 	.word	0x080220bd
 8022158:	0802220d 	.word	0x0802220d
 802215c:	080220bd 	.word	0x080220bd
 8022160:	080220bd 	.word	0x080220bd
 8022164:	080221b7 	.word	0x080221b7
 8022168:	3b45      	subs	r3, #69	@ 0x45
 802216a:	2b02      	cmp	r3, #2
 802216c:	d8a6      	bhi.n	80220bc <__ssvfiscanf_r+0xd0>
 802216e:	2305      	movs	r3, #5
 8022170:	e031      	b.n	80221d6 <__ssvfiscanf_r+0x1ea>
 8022172:	6863      	ldr	r3, [r4, #4]
 8022174:	2b00      	cmp	r3, #0
 8022176:	dd0d      	ble.n	8022194 <__ssvfiscanf_r+0x1a8>
 8022178:	6823      	ldr	r3, [r4, #0]
 802217a:	781a      	ldrb	r2, [r3, #0]
 802217c:	454a      	cmp	r2, r9
 802217e:	f040 80a6 	bne.w	80222ce <__ssvfiscanf_r+0x2e2>
 8022182:	3301      	adds	r3, #1
 8022184:	6862      	ldr	r2, [r4, #4]
 8022186:	6023      	str	r3, [r4, #0]
 8022188:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 802218a:	3a01      	subs	r2, #1
 802218c:	3301      	adds	r3, #1
 802218e:	6062      	str	r2, [r4, #4]
 8022190:	9345      	str	r3, [sp, #276]	@ 0x114
 8022192:	e753      	b.n	802203c <__ssvfiscanf_r+0x50>
 8022194:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8022196:	4621      	mov	r1, r4
 8022198:	4630      	mov	r0, r6
 802219a:	4798      	blx	r3
 802219c:	2800      	cmp	r0, #0
 802219e:	d0eb      	beq.n	8022178 <__ssvfiscanf_r+0x18c>
 80221a0:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80221a2:	2800      	cmp	r0, #0
 80221a4:	f040 808b 	bne.w	80222be <__ssvfiscanf_r+0x2d2>
 80221a8:	f04f 30ff 	mov.w	r0, #4294967295
 80221ac:	e08b      	b.n	80222c6 <__ssvfiscanf_r+0x2da>
 80221ae:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80221b0:	f042 0220 	orr.w	r2, r2, #32
 80221b4:	9241      	str	r2, [sp, #260]	@ 0x104
 80221b6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80221b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80221bc:	9241      	str	r2, [sp, #260]	@ 0x104
 80221be:	2210      	movs	r2, #16
 80221c0:	2b6e      	cmp	r3, #110	@ 0x6e
 80221c2:	9242      	str	r2, [sp, #264]	@ 0x108
 80221c4:	d902      	bls.n	80221cc <__ssvfiscanf_r+0x1e0>
 80221c6:	e005      	b.n	80221d4 <__ssvfiscanf_r+0x1e8>
 80221c8:	2300      	movs	r3, #0
 80221ca:	9342      	str	r3, [sp, #264]	@ 0x108
 80221cc:	2303      	movs	r3, #3
 80221ce:	e002      	b.n	80221d6 <__ssvfiscanf_r+0x1ea>
 80221d0:	2308      	movs	r3, #8
 80221d2:	9342      	str	r3, [sp, #264]	@ 0x108
 80221d4:	2304      	movs	r3, #4
 80221d6:	9347      	str	r3, [sp, #284]	@ 0x11c
 80221d8:	6863      	ldr	r3, [r4, #4]
 80221da:	2b00      	cmp	r3, #0
 80221dc:	dd39      	ble.n	8022252 <__ssvfiscanf_r+0x266>
 80221de:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80221e0:	0659      	lsls	r1, r3, #25
 80221e2:	d404      	bmi.n	80221ee <__ssvfiscanf_r+0x202>
 80221e4:	6823      	ldr	r3, [r4, #0]
 80221e6:	781a      	ldrb	r2, [r3, #0]
 80221e8:	5cba      	ldrb	r2, [r7, r2]
 80221ea:	0712      	lsls	r2, r2, #28
 80221ec:	d438      	bmi.n	8022260 <__ssvfiscanf_r+0x274>
 80221ee:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80221f0:	2b02      	cmp	r3, #2
 80221f2:	dc47      	bgt.n	8022284 <__ssvfiscanf_r+0x298>
 80221f4:	466b      	mov	r3, sp
 80221f6:	4622      	mov	r2, r4
 80221f8:	a941      	add	r1, sp, #260	@ 0x104
 80221fa:	4630      	mov	r0, r6
 80221fc:	f000 f9ae 	bl	802255c <_scanf_chars>
 8022200:	2801      	cmp	r0, #1
 8022202:	d064      	beq.n	80222ce <__ssvfiscanf_r+0x2e2>
 8022204:	2802      	cmp	r0, #2
 8022206:	f47f af19 	bne.w	802203c <__ssvfiscanf_r+0x50>
 802220a:	e7c9      	b.n	80221a0 <__ssvfiscanf_r+0x1b4>
 802220c:	220a      	movs	r2, #10
 802220e:	e7d7      	b.n	80221c0 <__ssvfiscanf_r+0x1d4>
 8022210:	4629      	mov	r1, r5
 8022212:	4640      	mov	r0, r8
 8022214:	f000 fc10 	bl	8022a38 <__sccl>
 8022218:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 802221a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802221e:	9341      	str	r3, [sp, #260]	@ 0x104
 8022220:	4605      	mov	r5, r0
 8022222:	2301      	movs	r3, #1
 8022224:	e7d7      	b.n	80221d6 <__ssvfiscanf_r+0x1ea>
 8022226:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8022228:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802222c:	9341      	str	r3, [sp, #260]	@ 0x104
 802222e:	2300      	movs	r3, #0
 8022230:	e7d1      	b.n	80221d6 <__ssvfiscanf_r+0x1ea>
 8022232:	2302      	movs	r3, #2
 8022234:	e7cf      	b.n	80221d6 <__ssvfiscanf_r+0x1ea>
 8022236:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8022238:	06c3      	lsls	r3, r0, #27
 802223a:	f53f aeff 	bmi.w	802203c <__ssvfiscanf_r+0x50>
 802223e:	9b00      	ldr	r3, [sp, #0]
 8022240:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8022242:	1d19      	adds	r1, r3, #4
 8022244:	9100      	str	r1, [sp, #0]
 8022246:	681b      	ldr	r3, [r3, #0]
 8022248:	07c0      	lsls	r0, r0, #31
 802224a:	bf4c      	ite	mi
 802224c:	801a      	strhmi	r2, [r3, #0]
 802224e:	601a      	strpl	r2, [r3, #0]
 8022250:	e6f4      	b.n	802203c <__ssvfiscanf_r+0x50>
 8022252:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8022254:	4621      	mov	r1, r4
 8022256:	4630      	mov	r0, r6
 8022258:	4798      	blx	r3
 802225a:	2800      	cmp	r0, #0
 802225c:	d0bf      	beq.n	80221de <__ssvfiscanf_r+0x1f2>
 802225e:	e79f      	b.n	80221a0 <__ssvfiscanf_r+0x1b4>
 8022260:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8022262:	3201      	adds	r2, #1
 8022264:	9245      	str	r2, [sp, #276]	@ 0x114
 8022266:	6862      	ldr	r2, [r4, #4]
 8022268:	3a01      	subs	r2, #1
 802226a:	2a00      	cmp	r2, #0
 802226c:	6062      	str	r2, [r4, #4]
 802226e:	dd02      	ble.n	8022276 <__ssvfiscanf_r+0x28a>
 8022270:	3301      	adds	r3, #1
 8022272:	6023      	str	r3, [r4, #0]
 8022274:	e7b6      	b.n	80221e4 <__ssvfiscanf_r+0x1f8>
 8022276:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8022278:	4621      	mov	r1, r4
 802227a:	4630      	mov	r0, r6
 802227c:	4798      	blx	r3
 802227e:	2800      	cmp	r0, #0
 8022280:	d0b0      	beq.n	80221e4 <__ssvfiscanf_r+0x1f8>
 8022282:	e78d      	b.n	80221a0 <__ssvfiscanf_r+0x1b4>
 8022284:	2b04      	cmp	r3, #4
 8022286:	dc0f      	bgt.n	80222a8 <__ssvfiscanf_r+0x2bc>
 8022288:	466b      	mov	r3, sp
 802228a:	4622      	mov	r2, r4
 802228c:	a941      	add	r1, sp, #260	@ 0x104
 802228e:	4630      	mov	r0, r6
 8022290:	f000 f9be 	bl	8022610 <_scanf_i>
 8022294:	e7b4      	b.n	8022200 <__ssvfiscanf_r+0x214>
 8022296:	bf00      	nop
 8022298:	08021f39 	.word	0x08021f39
 802229c:	08021fb3 	.word	0x08021fb3
 80222a0:	08027978 	.word	0x08027978
 80222a4:	080278e9 	.word	0x080278e9
 80222a8:	4b0a      	ldr	r3, [pc, #40]	@ (80222d4 <__ssvfiscanf_r+0x2e8>)
 80222aa:	2b00      	cmp	r3, #0
 80222ac:	f43f aec6 	beq.w	802203c <__ssvfiscanf_r+0x50>
 80222b0:	466b      	mov	r3, sp
 80222b2:	4622      	mov	r2, r4
 80222b4:	a941      	add	r1, sp, #260	@ 0x104
 80222b6:	4630      	mov	r0, r6
 80222b8:	f7fc fc90 	bl	801ebdc <_scanf_float>
 80222bc:	e7a0      	b.n	8022200 <__ssvfiscanf_r+0x214>
 80222be:	89a3      	ldrh	r3, [r4, #12]
 80222c0:	065b      	lsls	r3, r3, #25
 80222c2:	f53f af71 	bmi.w	80221a8 <__ssvfiscanf_r+0x1bc>
 80222c6:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80222ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80222ce:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80222d0:	e7f9      	b.n	80222c6 <__ssvfiscanf_r+0x2da>
 80222d2:	bf00      	nop
 80222d4:	0801ebdd 	.word	0x0801ebdd

080222d8 <__sfputc_r>:
 80222d8:	6893      	ldr	r3, [r2, #8]
 80222da:	3b01      	subs	r3, #1
 80222dc:	2b00      	cmp	r3, #0
 80222de:	b410      	push	{r4}
 80222e0:	6093      	str	r3, [r2, #8]
 80222e2:	da08      	bge.n	80222f6 <__sfputc_r+0x1e>
 80222e4:	6994      	ldr	r4, [r2, #24]
 80222e6:	42a3      	cmp	r3, r4
 80222e8:	db01      	blt.n	80222ee <__sfputc_r+0x16>
 80222ea:	290a      	cmp	r1, #10
 80222ec:	d103      	bne.n	80222f6 <__sfputc_r+0x1e>
 80222ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80222f2:	f7fd b8b1 	b.w	801f458 <__swbuf_r>
 80222f6:	6813      	ldr	r3, [r2, #0]
 80222f8:	1c58      	adds	r0, r3, #1
 80222fa:	6010      	str	r0, [r2, #0]
 80222fc:	7019      	strb	r1, [r3, #0]
 80222fe:	4608      	mov	r0, r1
 8022300:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022304:	4770      	bx	lr

08022306 <__sfputs_r>:
 8022306:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022308:	4606      	mov	r6, r0
 802230a:	460f      	mov	r7, r1
 802230c:	4614      	mov	r4, r2
 802230e:	18d5      	adds	r5, r2, r3
 8022310:	42ac      	cmp	r4, r5
 8022312:	d101      	bne.n	8022318 <__sfputs_r+0x12>
 8022314:	2000      	movs	r0, #0
 8022316:	e007      	b.n	8022328 <__sfputs_r+0x22>
 8022318:	f814 1b01 	ldrb.w	r1, [r4], #1
 802231c:	463a      	mov	r2, r7
 802231e:	4630      	mov	r0, r6
 8022320:	f7ff ffda 	bl	80222d8 <__sfputc_r>
 8022324:	1c43      	adds	r3, r0, #1
 8022326:	d1f3      	bne.n	8022310 <__sfputs_r+0xa>
 8022328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0802232c <_vfiprintf_r>:
 802232c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022330:	460d      	mov	r5, r1
 8022332:	b09d      	sub	sp, #116	@ 0x74
 8022334:	4614      	mov	r4, r2
 8022336:	4698      	mov	r8, r3
 8022338:	4606      	mov	r6, r0
 802233a:	b118      	cbz	r0, 8022344 <_vfiprintf_r+0x18>
 802233c:	6a03      	ldr	r3, [r0, #32]
 802233e:	b90b      	cbnz	r3, 8022344 <_vfiprintf_r+0x18>
 8022340:	f7fc fede 	bl	801f100 <__sinit>
 8022344:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8022346:	07d9      	lsls	r1, r3, #31
 8022348:	d405      	bmi.n	8022356 <_vfiprintf_r+0x2a>
 802234a:	89ab      	ldrh	r3, [r5, #12]
 802234c:	059a      	lsls	r2, r3, #22
 802234e:	d402      	bmi.n	8022356 <_vfiprintf_r+0x2a>
 8022350:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022352:	f7fd fb1a 	bl	801f98a <__retarget_lock_acquire_recursive>
 8022356:	89ab      	ldrh	r3, [r5, #12]
 8022358:	071b      	lsls	r3, r3, #28
 802235a:	d501      	bpl.n	8022360 <_vfiprintf_r+0x34>
 802235c:	692b      	ldr	r3, [r5, #16]
 802235e:	b99b      	cbnz	r3, 8022388 <_vfiprintf_r+0x5c>
 8022360:	4629      	mov	r1, r5
 8022362:	4630      	mov	r0, r6
 8022364:	f7fd f8b6 	bl	801f4d4 <__swsetup_r>
 8022368:	b170      	cbz	r0, 8022388 <_vfiprintf_r+0x5c>
 802236a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802236c:	07dc      	lsls	r4, r3, #31
 802236e:	d504      	bpl.n	802237a <_vfiprintf_r+0x4e>
 8022370:	f04f 30ff 	mov.w	r0, #4294967295
 8022374:	b01d      	add	sp, #116	@ 0x74
 8022376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802237a:	89ab      	ldrh	r3, [r5, #12]
 802237c:	0598      	lsls	r0, r3, #22
 802237e:	d4f7      	bmi.n	8022370 <_vfiprintf_r+0x44>
 8022380:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022382:	f7fd fb03 	bl	801f98c <__retarget_lock_release_recursive>
 8022386:	e7f3      	b.n	8022370 <_vfiprintf_r+0x44>
 8022388:	2300      	movs	r3, #0
 802238a:	9309      	str	r3, [sp, #36]	@ 0x24
 802238c:	2320      	movs	r3, #32
 802238e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8022392:	f8cd 800c 	str.w	r8, [sp, #12]
 8022396:	2330      	movs	r3, #48	@ 0x30
 8022398:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8022548 <_vfiprintf_r+0x21c>
 802239c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80223a0:	f04f 0901 	mov.w	r9, #1
 80223a4:	4623      	mov	r3, r4
 80223a6:	469a      	mov	sl, r3
 80223a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80223ac:	b10a      	cbz	r2, 80223b2 <_vfiprintf_r+0x86>
 80223ae:	2a25      	cmp	r2, #37	@ 0x25
 80223b0:	d1f9      	bne.n	80223a6 <_vfiprintf_r+0x7a>
 80223b2:	ebba 0b04 	subs.w	fp, sl, r4
 80223b6:	d00b      	beq.n	80223d0 <_vfiprintf_r+0xa4>
 80223b8:	465b      	mov	r3, fp
 80223ba:	4622      	mov	r2, r4
 80223bc:	4629      	mov	r1, r5
 80223be:	4630      	mov	r0, r6
 80223c0:	f7ff ffa1 	bl	8022306 <__sfputs_r>
 80223c4:	3001      	adds	r0, #1
 80223c6:	f000 80a7 	beq.w	8022518 <_vfiprintf_r+0x1ec>
 80223ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80223cc:	445a      	add	r2, fp
 80223ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80223d0:	f89a 3000 	ldrb.w	r3, [sl]
 80223d4:	2b00      	cmp	r3, #0
 80223d6:	f000 809f 	beq.w	8022518 <_vfiprintf_r+0x1ec>
 80223da:	2300      	movs	r3, #0
 80223dc:	f04f 32ff 	mov.w	r2, #4294967295
 80223e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80223e4:	f10a 0a01 	add.w	sl, sl, #1
 80223e8:	9304      	str	r3, [sp, #16]
 80223ea:	9307      	str	r3, [sp, #28]
 80223ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80223f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80223f2:	4654      	mov	r4, sl
 80223f4:	2205      	movs	r2, #5
 80223f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80223fa:	4853      	ldr	r0, [pc, #332]	@ (8022548 <_vfiprintf_r+0x21c>)
 80223fc:	f7dd ff30 	bl	8000260 <memchr>
 8022400:	9a04      	ldr	r2, [sp, #16]
 8022402:	b9d8      	cbnz	r0, 802243c <_vfiprintf_r+0x110>
 8022404:	06d1      	lsls	r1, r2, #27
 8022406:	bf44      	itt	mi
 8022408:	2320      	movmi	r3, #32
 802240a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802240e:	0713      	lsls	r3, r2, #28
 8022410:	bf44      	itt	mi
 8022412:	232b      	movmi	r3, #43	@ 0x2b
 8022414:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8022418:	f89a 3000 	ldrb.w	r3, [sl]
 802241c:	2b2a      	cmp	r3, #42	@ 0x2a
 802241e:	d015      	beq.n	802244c <_vfiprintf_r+0x120>
 8022420:	9a07      	ldr	r2, [sp, #28]
 8022422:	4654      	mov	r4, sl
 8022424:	2000      	movs	r0, #0
 8022426:	f04f 0c0a 	mov.w	ip, #10
 802242a:	4621      	mov	r1, r4
 802242c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8022430:	3b30      	subs	r3, #48	@ 0x30
 8022432:	2b09      	cmp	r3, #9
 8022434:	d94b      	bls.n	80224ce <_vfiprintf_r+0x1a2>
 8022436:	b1b0      	cbz	r0, 8022466 <_vfiprintf_r+0x13a>
 8022438:	9207      	str	r2, [sp, #28]
 802243a:	e014      	b.n	8022466 <_vfiprintf_r+0x13a>
 802243c:	eba0 0308 	sub.w	r3, r0, r8
 8022440:	fa09 f303 	lsl.w	r3, r9, r3
 8022444:	4313      	orrs	r3, r2
 8022446:	9304      	str	r3, [sp, #16]
 8022448:	46a2      	mov	sl, r4
 802244a:	e7d2      	b.n	80223f2 <_vfiprintf_r+0xc6>
 802244c:	9b03      	ldr	r3, [sp, #12]
 802244e:	1d19      	adds	r1, r3, #4
 8022450:	681b      	ldr	r3, [r3, #0]
 8022452:	9103      	str	r1, [sp, #12]
 8022454:	2b00      	cmp	r3, #0
 8022456:	bfbb      	ittet	lt
 8022458:	425b      	neglt	r3, r3
 802245a:	f042 0202 	orrlt.w	r2, r2, #2
 802245e:	9307      	strge	r3, [sp, #28]
 8022460:	9307      	strlt	r3, [sp, #28]
 8022462:	bfb8      	it	lt
 8022464:	9204      	strlt	r2, [sp, #16]
 8022466:	7823      	ldrb	r3, [r4, #0]
 8022468:	2b2e      	cmp	r3, #46	@ 0x2e
 802246a:	d10a      	bne.n	8022482 <_vfiprintf_r+0x156>
 802246c:	7863      	ldrb	r3, [r4, #1]
 802246e:	2b2a      	cmp	r3, #42	@ 0x2a
 8022470:	d132      	bne.n	80224d8 <_vfiprintf_r+0x1ac>
 8022472:	9b03      	ldr	r3, [sp, #12]
 8022474:	1d1a      	adds	r2, r3, #4
 8022476:	681b      	ldr	r3, [r3, #0]
 8022478:	9203      	str	r2, [sp, #12]
 802247a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 802247e:	3402      	adds	r4, #2
 8022480:	9305      	str	r3, [sp, #20]
 8022482:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8022558 <_vfiprintf_r+0x22c>
 8022486:	7821      	ldrb	r1, [r4, #0]
 8022488:	2203      	movs	r2, #3
 802248a:	4650      	mov	r0, sl
 802248c:	f7dd fee8 	bl	8000260 <memchr>
 8022490:	b138      	cbz	r0, 80224a2 <_vfiprintf_r+0x176>
 8022492:	9b04      	ldr	r3, [sp, #16]
 8022494:	eba0 000a 	sub.w	r0, r0, sl
 8022498:	2240      	movs	r2, #64	@ 0x40
 802249a:	4082      	lsls	r2, r0
 802249c:	4313      	orrs	r3, r2
 802249e:	3401      	adds	r4, #1
 80224a0:	9304      	str	r3, [sp, #16]
 80224a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80224a6:	4829      	ldr	r0, [pc, #164]	@ (802254c <_vfiprintf_r+0x220>)
 80224a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80224ac:	2206      	movs	r2, #6
 80224ae:	f7dd fed7 	bl	8000260 <memchr>
 80224b2:	2800      	cmp	r0, #0
 80224b4:	d03f      	beq.n	8022536 <_vfiprintf_r+0x20a>
 80224b6:	4b26      	ldr	r3, [pc, #152]	@ (8022550 <_vfiprintf_r+0x224>)
 80224b8:	bb1b      	cbnz	r3, 8022502 <_vfiprintf_r+0x1d6>
 80224ba:	9b03      	ldr	r3, [sp, #12]
 80224bc:	3307      	adds	r3, #7
 80224be:	f023 0307 	bic.w	r3, r3, #7
 80224c2:	3308      	adds	r3, #8
 80224c4:	9303      	str	r3, [sp, #12]
 80224c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80224c8:	443b      	add	r3, r7
 80224ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80224cc:	e76a      	b.n	80223a4 <_vfiprintf_r+0x78>
 80224ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80224d2:	460c      	mov	r4, r1
 80224d4:	2001      	movs	r0, #1
 80224d6:	e7a8      	b.n	802242a <_vfiprintf_r+0xfe>
 80224d8:	2300      	movs	r3, #0
 80224da:	3401      	adds	r4, #1
 80224dc:	9305      	str	r3, [sp, #20]
 80224de:	4619      	mov	r1, r3
 80224e0:	f04f 0c0a 	mov.w	ip, #10
 80224e4:	4620      	mov	r0, r4
 80224e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80224ea:	3a30      	subs	r2, #48	@ 0x30
 80224ec:	2a09      	cmp	r2, #9
 80224ee:	d903      	bls.n	80224f8 <_vfiprintf_r+0x1cc>
 80224f0:	2b00      	cmp	r3, #0
 80224f2:	d0c6      	beq.n	8022482 <_vfiprintf_r+0x156>
 80224f4:	9105      	str	r1, [sp, #20]
 80224f6:	e7c4      	b.n	8022482 <_vfiprintf_r+0x156>
 80224f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80224fc:	4604      	mov	r4, r0
 80224fe:	2301      	movs	r3, #1
 8022500:	e7f0      	b.n	80224e4 <_vfiprintf_r+0x1b8>
 8022502:	ab03      	add	r3, sp, #12
 8022504:	9300      	str	r3, [sp, #0]
 8022506:	462a      	mov	r2, r5
 8022508:	4b12      	ldr	r3, [pc, #72]	@ (8022554 <_vfiprintf_r+0x228>)
 802250a:	a904      	add	r1, sp, #16
 802250c:	4630      	mov	r0, r6
 802250e:	f7fb ffbf 	bl	801e490 <_printf_float>
 8022512:	4607      	mov	r7, r0
 8022514:	1c78      	adds	r0, r7, #1
 8022516:	d1d6      	bne.n	80224c6 <_vfiprintf_r+0x19a>
 8022518:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802251a:	07d9      	lsls	r1, r3, #31
 802251c:	d405      	bmi.n	802252a <_vfiprintf_r+0x1fe>
 802251e:	89ab      	ldrh	r3, [r5, #12]
 8022520:	059a      	lsls	r2, r3, #22
 8022522:	d402      	bmi.n	802252a <_vfiprintf_r+0x1fe>
 8022524:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022526:	f7fd fa31 	bl	801f98c <__retarget_lock_release_recursive>
 802252a:	89ab      	ldrh	r3, [r5, #12]
 802252c:	065b      	lsls	r3, r3, #25
 802252e:	f53f af1f 	bmi.w	8022370 <_vfiprintf_r+0x44>
 8022532:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8022534:	e71e      	b.n	8022374 <_vfiprintf_r+0x48>
 8022536:	ab03      	add	r3, sp, #12
 8022538:	9300      	str	r3, [sp, #0]
 802253a:	462a      	mov	r2, r5
 802253c:	4b05      	ldr	r3, [pc, #20]	@ (8022554 <_vfiprintf_r+0x228>)
 802253e:	a904      	add	r1, sp, #16
 8022540:	4630      	mov	r0, r6
 8022542:	f7fc fa2d 	bl	801e9a0 <_printf_i>
 8022546:	e7e4      	b.n	8022512 <_vfiprintf_r+0x1e6>
 8022548:	080278e3 	.word	0x080278e3
 802254c:	080278ed 	.word	0x080278ed
 8022550:	0801e491 	.word	0x0801e491
 8022554:	08022307 	.word	0x08022307
 8022558:	080278e9 	.word	0x080278e9

0802255c <_scanf_chars>:
 802255c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8022560:	4615      	mov	r5, r2
 8022562:	688a      	ldr	r2, [r1, #8]
 8022564:	4680      	mov	r8, r0
 8022566:	460c      	mov	r4, r1
 8022568:	b932      	cbnz	r2, 8022578 <_scanf_chars+0x1c>
 802256a:	698a      	ldr	r2, [r1, #24]
 802256c:	2a00      	cmp	r2, #0
 802256e:	bf14      	ite	ne
 8022570:	f04f 32ff 	movne.w	r2, #4294967295
 8022574:	2201      	moveq	r2, #1
 8022576:	608a      	str	r2, [r1, #8]
 8022578:	6822      	ldr	r2, [r4, #0]
 802257a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 802260c <_scanf_chars+0xb0>
 802257e:	06d1      	lsls	r1, r2, #27
 8022580:	bf5f      	itttt	pl
 8022582:	681a      	ldrpl	r2, [r3, #0]
 8022584:	1d11      	addpl	r1, r2, #4
 8022586:	6019      	strpl	r1, [r3, #0]
 8022588:	6816      	ldrpl	r6, [r2, #0]
 802258a:	2700      	movs	r7, #0
 802258c:	69a0      	ldr	r0, [r4, #24]
 802258e:	b188      	cbz	r0, 80225b4 <_scanf_chars+0x58>
 8022590:	2801      	cmp	r0, #1
 8022592:	d107      	bne.n	80225a4 <_scanf_chars+0x48>
 8022594:	682b      	ldr	r3, [r5, #0]
 8022596:	781a      	ldrb	r2, [r3, #0]
 8022598:	6963      	ldr	r3, [r4, #20]
 802259a:	5c9b      	ldrb	r3, [r3, r2]
 802259c:	b953      	cbnz	r3, 80225b4 <_scanf_chars+0x58>
 802259e:	2f00      	cmp	r7, #0
 80225a0:	d031      	beq.n	8022606 <_scanf_chars+0xaa>
 80225a2:	e022      	b.n	80225ea <_scanf_chars+0x8e>
 80225a4:	2802      	cmp	r0, #2
 80225a6:	d120      	bne.n	80225ea <_scanf_chars+0x8e>
 80225a8:	682b      	ldr	r3, [r5, #0]
 80225aa:	781b      	ldrb	r3, [r3, #0]
 80225ac:	f819 3003 	ldrb.w	r3, [r9, r3]
 80225b0:	071b      	lsls	r3, r3, #28
 80225b2:	d41a      	bmi.n	80225ea <_scanf_chars+0x8e>
 80225b4:	6823      	ldr	r3, [r4, #0]
 80225b6:	06da      	lsls	r2, r3, #27
 80225b8:	bf5e      	ittt	pl
 80225ba:	682b      	ldrpl	r3, [r5, #0]
 80225bc:	781b      	ldrbpl	r3, [r3, #0]
 80225be:	f806 3b01 	strbpl.w	r3, [r6], #1
 80225c2:	682a      	ldr	r2, [r5, #0]
 80225c4:	686b      	ldr	r3, [r5, #4]
 80225c6:	3201      	adds	r2, #1
 80225c8:	602a      	str	r2, [r5, #0]
 80225ca:	68a2      	ldr	r2, [r4, #8]
 80225cc:	3b01      	subs	r3, #1
 80225ce:	3a01      	subs	r2, #1
 80225d0:	606b      	str	r3, [r5, #4]
 80225d2:	3701      	adds	r7, #1
 80225d4:	60a2      	str	r2, [r4, #8]
 80225d6:	b142      	cbz	r2, 80225ea <_scanf_chars+0x8e>
 80225d8:	2b00      	cmp	r3, #0
 80225da:	dcd7      	bgt.n	802258c <_scanf_chars+0x30>
 80225dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80225e0:	4629      	mov	r1, r5
 80225e2:	4640      	mov	r0, r8
 80225e4:	4798      	blx	r3
 80225e6:	2800      	cmp	r0, #0
 80225e8:	d0d0      	beq.n	802258c <_scanf_chars+0x30>
 80225ea:	6823      	ldr	r3, [r4, #0]
 80225ec:	f013 0310 	ands.w	r3, r3, #16
 80225f0:	d105      	bne.n	80225fe <_scanf_chars+0xa2>
 80225f2:	68e2      	ldr	r2, [r4, #12]
 80225f4:	3201      	adds	r2, #1
 80225f6:	60e2      	str	r2, [r4, #12]
 80225f8:	69a2      	ldr	r2, [r4, #24]
 80225fa:	b102      	cbz	r2, 80225fe <_scanf_chars+0xa2>
 80225fc:	7033      	strb	r3, [r6, #0]
 80225fe:	6923      	ldr	r3, [r4, #16]
 8022600:	443b      	add	r3, r7
 8022602:	6123      	str	r3, [r4, #16]
 8022604:	2000      	movs	r0, #0
 8022606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802260a:	bf00      	nop
 802260c:	08027978 	.word	0x08027978

08022610 <_scanf_i>:
 8022610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022614:	4698      	mov	r8, r3
 8022616:	4b74      	ldr	r3, [pc, #464]	@ (80227e8 <_scanf_i+0x1d8>)
 8022618:	460c      	mov	r4, r1
 802261a:	4682      	mov	sl, r0
 802261c:	4616      	mov	r6, r2
 802261e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8022622:	b087      	sub	sp, #28
 8022624:	ab03      	add	r3, sp, #12
 8022626:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 802262a:	4b70      	ldr	r3, [pc, #448]	@ (80227ec <_scanf_i+0x1dc>)
 802262c:	69a1      	ldr	r1, [r4, #24]
 802262e:	4a70      	ldr	r2, [pc, #448]	@ (80227f0 <_scanf_i+0x1e0>)
 8022630:	2903      	cmp	r1, #3
 8022632:	bf08      	it	eq
 8022634:	461a      	moveq	r2, r3
 8022636:	68a3      	ldr	r3, [r4, #8]
 8022638:	9201      	str	r2, [sp, #4]
 802263a:	1e5a      	subs	r2, r3, #1
 802263c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8022640:	bf88      	it	hi
 8022642:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8022646:	4627      	mov	r7, r4
 8022648:	bf82      	ittt	hi
 802264a:	eb03 0905 	addhi.w	r9, r3, r5
 802264e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8022652:	60a3      	strhi	r3, [r4, #8]
 8022654:	f857 3b1c 	ldr.w	r3, [r7], #28
 8022658:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 802265c:	bf98      	it	ls
 802265e:	f04f 0900 	movls.w	r9, #0
 8022662:	6023      	str	r3, [r4, #0]
 8022664:	463d      	mov	r5, r7
 8022666:	f04f 0b00 	mov.w	fp, #0
 802266a:	6831      	ldr	r1, [r6, #0]
 802266c:	ab03      	add	r3, sp, #12
 802266e:	7809      	ldrb	r1, [r1, #0]
 8022670:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8022674:	2202      	movs	r2, #2
 8022676:	f7dd fdf3 	bl	8000260 <memchr>
 802267a:	b328      	cbz	r0, 80226c8 <_scanf_i+0xb8>
 802267c:	f1bb 0f01 	cmp.w	fp, #1
 8022680:	d159      	bne.n	8022736 <_scanf_i+0x126>
 8022682:	6862      	ldr	r2, [r4, #4]
 8022684:	b92a      	cbnz	r2, 8022692 <_scanf_i+0x82>
 8022686:	6822      	ldr	r2, [r4, #0]
 8022688:	2108      	movs	r1, #8
 802268a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 802268e:	6061      	str	r1, [r4, #4]
 8022690:	6022      	str	r2, [r4, #0]
 8022692:	6822      	ldr	r2, [r4, #0]
 8022694:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8022698:	6022      	str	r2, [r4, #0]
 802269a:	68a2      	ldr	r2, [r4, #8]
 802269c:	1e51      	subs	r1, r2, #1
 802269e:	60a1      	str	r1, [r4, #8]
 80226a0:	b192      	cbz	r2, 80226c8 <_scanf_i+0xb8>
 80226a2:	6832      	ldr	r2, [r6, #0]
 80226a4:	1c51      	adds	r1, r2, #1
 80226a6:	6031      	str	r1, [r6, #0]
 80226a8:	7812      	ldrb	r2, [r2, #0]
 80226aa:	f805 2b01 	strb.w	r2, [r5], #1
 80226ae:	6872      	ldr	r2, [r6, #4]
 80226b0:	3a01      	subs	r2, #1
 80226b2:	2a00      	cmp	r2, #0
 80226b4:	6072      	str	r2, [r6, #4]
 80226b6:	dc07      	bgt.n	80226c8 <_scanf_i+0xb8>
 80226b8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80226bc:	4631      	mov	r1, r6
 80226be:	4650      	mov	r0, sl
 80226c0:	4790      	blx	r2
 80226c2:	2800      	cmp	r0, #0
 80226c4:	f040 8085 	bne.w	80227d2 <_scanf_i+0x1c2>
 80226c8:	f10b 0b01 	add.w	fp, fp, #1
 80226cc:	f1bb 0f03 	cmp.w	fp, #3
 80226d0:	d1cb      	bne.n	802266a <_scanf_i+0x5a>
 80226d2:	6863      	ldr	r3, [r4, #4]
 80226d4:	b90b      	cbnz	r3, 80226da <_scanf_i+0xca>
 80226d6:	230a      	movs	r3, #10
 80226d8:	6063      	str	r3, [r4, #4]
 80226da:	6863      	ldr	r3, [r4, #4]
 80226dc:	4945      	ldr	r1, [pc, #276]	@ (80227f4 <_scanf_i+0x1e4>)
 80226de:	6960      	ldr	r0, [r4, #20]
 80226e0:	1ac9      	subs	r1, r1, r3
 80226e2:	f000 f9a9 	bl	8022a38 <__sccl>
 80226e6:	f04f 0b00 	mov.w	fp, #0
 80226ea:	68a3      	ldr	r3, [r4, #8]
 80226ec:	6822      	ldr	r2, [r4, #0]
 80226ee:	2b00      	cmp	r3, #0
 80226f0:	d03d      	beq.n	802276e <_scanf_i+0x15e>
 80226f2:	6831      	ldr	r1, [r6, #0]
 80226f4:	6960      	ldr	r0, [r4, #20]
 80226f6:	f891 c000 	ldrb.w	ip, [r1]
 80226fa:	f810 000c 	ldrb.w	r0, [r0, ip]
 80226fe:	2800      	cmp	r0, #0
 8022700:	d035      	beq.n	802276e <_scanf_i+0x15e>
 8022702:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8022706:	d124      	bne.n	8022752 <_scanf_i+0x142>
 8022708:	0510      	lsls	r0, r2, #20
 802270a:	d522      	bpl.n	8022752 <_scanf_i+0x142>
 802270c:	f10b 0b01 	add.w	fp, fp, #1
 8022710:	f1b9 0f00 	cmp.w	r9, #0
 8022714:	d003      	beq.n	802271e <_scanf_i+0x10e>
 8022716:	3301      	adds	r3, #1
 8022718:	f109 39ff 	add.w	r9, r9, #4294967295
 802271c:	60a3      	str	r3, [r4, #8]
 802271e:	6873      	ldr	r3, [r6, #4]
 8022720:	3b01      	subs	r3, #1
 8022722:	2b00      	cmp	r3, #0
 8022724:	6073      	str	r3, [r6, #4]
 8022726:	dd1b      	ble.n	8022760 <_scanf_i+0x150>
 8022728:	6833      	ldr	r3, [r6, #0]
 802272a:	3301      	adds	r3, #1
 802272c:	6033      	str	r3, [r6, #0]
 802272e:	68a3      	ldr	r3, [r4, #8]
 8022730:	3b01      	subs	r3, #1
 8022732:	60a3      	str	r3, [r4, #8]
 8022734:	e7d9      	b.n	80226ea <_scanf_i+0xda>
 8022736:	f1bb 0f02 	cmp.w	fp, #2
 802273a:	d1ae      	bne.n	802269a <_scanf_i+0x8a>
 802273c:	6822      	ldr	r2, [r4, #0]
 802273e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8022742:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8022746:	d1c4      	bne.n	80226d2 <_scanf_i+0xc2>
 8022748:	2110      	movs	r1, #16
 802274a:	6061      	str	r1, [r4, #4]
 802274c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8022750:	e7a2      	b.n	8022698 <_scanf_i+0x88>
 8022752:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8022756:	6022      	str	r2, [r4, #0]
 8022758:	780b      	ldrb	r3, [r1, #0]
 802275a:	f805 3b01 	strb.w	r3, [r5], #1
 802275e:	e7de      	b.n	802271e <_scanf_i+0x10e>
 8022760:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8022764:	4631      	mov	r1, r6
 8022766:	4650      	mov	r0, sl
 8022768:	4798      	blx	r3
 802276a:	2800      	cmp	r0, #0
 802276c:	d0df      	beq.n	802272e <_scanf_i+0x11e>
 802276e:	6823      	ldr	r3, [r4, #0]
 8022770:	05d9      	lsls	r1, r3, #23
 8022772:	d50d      	bpl.n	8022790 <_scanf_i+0x180>
 8022774:	42bd      	cmp	r5, r7
 8022776:	d909      	bls.n	802278c <_scanf_i+0x17c>
 8022778:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 802277c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8022780:	4632      	mov	r2, r6
 8022782:	4650      	mov	r0, sl
 8022784:	4798      	blx	r3
 8022786:	f105 39ff 	add.w	r9, r5, #4294967295
 802278a:	464d      	mov	r5, r9
 802278c:	42bd      	cmp	r5, r7
 802278e:	d028      	beq.n	80227e2 <_scanf_i+0x1d2>
 8022790:	6822      	ldr	r2, [r4, #0]
 8022792:	f012 0210 	ands.w	r2, r2, #16
 8022796:	d113      	bne.n	80227c0 <_scanf_i+0x1b0>
 8022798:	702a      	strb	r2, [r5, #0]
 802279a:	6863      	ldr	r3, [r4, #4]
 802279c:	9e01      	ldr	r6, [sp, #4]
 802279e:	4639      	mov	r1, r7
 80227a0:	4650      	mov	r0, sl
 80227a2:	47b0      	blx	r6
 80227a4:	f8d8 3000 	ldr.w	r3, [r8]
 80227a8:	6821      	ldr	r1, [r4, #0]
 80227aa:	1d1a      	adds	r2, r3, #4
 80227ac:	f8c8 2000 	str.w	r2, [r8]
 80227b0:	f011 0f20 	tst.w	r1, #32
 80227b4:	681b      	ldr	r3, [r3, #0]
 80227b6:	d00f      	beq.n	80227d8 <_scanf_i+0x1c8>
 80227b8:	6018      	str	r0, [r3, #0]
 80227ba:	68e3      	ldr	r3, [r4, #12]
 80227bc:	3301      	adds	r3, #1
 80227be:	60e3      	str	r3, [r4, #12]
 80227c0:	6923      	ldr	r3, [r4, #16]
 80227c2:	1bed      	subs	r5, r5, r7
 80227c4:	445d      	add	r5, fp
 80227c6:	442b      	add	r3, r5
 80227c8:	6123      	str	r3, [r4, #16]
 80227ca:	2000      	movs	r0, #0
 80227cc:	b007      	add	sp, #28
 80227ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80227d2:	f04f 0b00 	mov.w	fp, #0
 80227d6:	e7ca      	b.n	802276e <_scanf_i+0x15e>
 80227d8:	07ca      	lsls	r2, r1, #31
 80227da:	bf4c      	ite	mi
 80227dc:	8018      	strhmi	r0, [r3, #0]
 80227de:	6018      	strpl	r0, [r3, #0]
 80227e0:	e7eb      	b.n	80227ba <_scanf_i+0x1aa>
 80227e2:	2001      	movs	r0, #1
 80227e4:	e7f2      	b.n	80227cc <_scanf_i+0x1bc>
 80227e6:	bf00      	nop
 80227e8:	08027558 	.word	0x08027558
 80227ec:	0801e371 	.word	0x0801e371
 80227f0:	0802339d 	.word	0x0802339d
 80227f4:	08027904 	.word	0x08027904

080227f8 <__sflush_r>:
 80227f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80227fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022800:	0716      	lsls	r6, r2, #28
 8022802:	4605      	mov	r5, r0
 8022804:	460c      	mov	r4, r1
 8022806:	d454      	bmi.n	80228b2 <__sflush_r+0xba>
 8022808:	684b      	ldr	r3, [r1, #4]
 802280a:	2b00      	cmp	r3, #0
 802280c:	dc02      	bgt.n	8022814 <__sflush_r+0x1c>
 802280e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8022810:	2b00      	cmp	r3, #0
 8022812:	dd48      	ble.n	80228a6 <__sflush_r+0xae>
 8022814:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8022816:	2e00      	cmp	r6, #0
 8022818:	d045      	beq.n	80228a6 <__sflush_r+0xae>
 802281a:	2300      	movs	r3, #0
 802281c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8022820:	682f      	ldr	r7, [r5, #0]
 8022822:	6a21      	ldr	r1, [r4, #32]
 8022824:	602b      	str	r3, [r5, #0]
 8022826:	d030      	beq.n	802288a <__sflush_r+0x92>
 8022828:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 802282a:	89a3      	ldrh	r3, [r4, #12]
 802282c:	0759      	lsls	r1, r3, #29
 802282e:	d505      	bpl.n	802283c <__sflush_r+0x44>
 8022830:	6863      	ldr	r3, [r4, #4]
 8022832:	1ad2      	subs	r2, r2, r3
 8022834:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8022836:	b10b      	cbz	r3, 802283c <__sflush_r+0x44>
 8022838:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 802283a:	1ad2      	subs	r2, r2, r3
 802283c:	2300      	movs	r3, #0
 802283e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8022840:	6a21      	ldr	r1, [r4, #32]
 8022842:	4628      	mov	r0, r5
 8022844:	47b0      	blx	r6
 8022846:	1c43      	adds	r3, r0, #1
 8022848:	89a3      	ldrh	r3, [r4, #12]
 802284a:	d106      	bne.n	802285a <__sflush_r+0x62>
 802284c:	6829      	ldr	r1, [r5, #0]
 802284e:	291d      	cmp	r1, #29
 8022850:	d82b      	bhi.n	80228aa <__sflush_r+0xb2>
 8022852:	4a2a      	ldr	r2, [pc, #168]	@ (80228fc <__sflush_r+0x104>)
 8022854:	40ca      	lsrs	r2, r1
 8022856:	07d6      	lsls	r6, r2, #31
 8022858:	d527      	bpl.n	80228aa <__sflush_r+0xb2>
 802285a:	2200      	movs	r2, #0
 802285c:	6062      	str	r2, [r4, #4]
 802285e:	04d9      	lsls	r1, r3, #19
 8022860:	6922      	ldr	r2, [r4, #16]
 8022862:	6022      	str	r2, [r4, #0]
 8022864:	d504      	bpl.n	8022870 <__sflush_r+0x78>
 8022866:	1c42      	adds	r2, r0, #1
 8022868:	d101      	bne.n	802286e <__sflush_r+0x76>
 802286a:	682b      	ldr	r3, [r5, #0]
 802286c:	b903      	cbnz	r3, 8022870 <__sflush_r+0x78>
 802286e:	6560      	str	r0, [r4, #84]	@ 0x54
 8022870:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8022872:	602f      	str	r7, [r5, #0]
 8022874:	b1b9      	cbz	r1, 80228a6 <__sflush_r+0xae>
 8022876:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802287a:	4299      	cmp	r1, r3
 802287c:	d002      	beq.n	8022884 <__sflush_r+0x8c>
 802287e:	4628      	mov	r0, r5
 8022880:	f7fd fea0 	bl	80205c4 <_free_r>
 8022884:	2300      	movs	r3, #0
 8022886:	6363      	str	r3, [r4, #52]	@ 0x34
 8022888:	e00d      	b.n	80228a6 <__sflush_r+0xae>
 802288a:	2301      	movs	r3, #1
 802288c:	4628      	mov	r0, r5
 802288e:	47b0      	blx	r6
 8022890:	4602      	mov	r2, r0
 8022892:	1c50      	adds	r0, r2, #1
 8022894:	d1c9      	bne.n	802282a <__sflush_r+0x32>
 8022896:	682b      	ldr	r3, [r5, #0]
 8022898:	2b00      	cmp	r3, #0
 802289a:	d0c6      	beq.n	802282a <__sflush_r+0x32>
 802289c:	2b1d      	cmp	r3, #29
 802289e:	d001      	beq.n	80228a4 <__sflush_r+0xac>
 80228a0:	2b16      	cmp	r3, #22
 80228a2:	d11e      	bne.n	80228e2 <__sflush_r+0xea>
 80228a4:	602f      	str	r7, [r5, #0]
 80228a6:	2000      	movs	r0, #0
 80228a8:	e022      	b.n	80228f0 <__sflush_r+0xf8>
 80228aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80228ae:	b21b      	sxth	r3, r3
 80228b0:	e01b      	b.n	80228ea <__sflush_r+0xf2>
 80228b2:	690f      	ldr	r7, [r1, #16]
 80228b4:	2f00      	cmp	r7, #0
 80228b6:	d0f6      	beq.n	80228a6 <__sflush_r+0xae>
 80228b8:	0793      	lsls	r3, r2, #30
 80228ba:	680e      	ldr	r6, [r1, #0]
 80228bc:	bf08      	it	eq
 80228be:	694b      	ldreq	r3, [r1, #20]
 80228c0:	600f      	str	r7, [r1, #0]
 80228c2:	bf18      	it	ne
 80228c4:	2300      	movne	r3, #0
 80228c6:	eba6 0807 	sub.w	r8, r6, r7
 80228ca:	608b      	str	r3, [r1, #8]
 80228cc:	f1b8 0f00 	cmp.w	r8, #0
 80228d0:	dde9      	ble.n	80228a6 <__sflush_r+0xae>
 80228d2:	6a21      	ldr	r1, [r4, #32]
 80228d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80228d6:	4643      	mov	r3, r8
 80228d8:	463a      	mov	r2, r7
 80228da:	4628      	mov	r0, r5
 80228dc:	47b0      	blx	r6
 80228de:	2800      	cmp	r0, #0
 80228e0:	dc08      	bgt.n	80228f4 <__sflush_r+0xfc>
 80228e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80228e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80228ea:	81a3      	strh	r3, [r4, #12]
 80228ec:	f04f 30ff 	mov.w	r0, #4294967295
 80228f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80228f4:	4407      	add	r7, r0
 80228f6:	eba8 0800 	sub.w	r8, r8, r0
 80228fa:	e7e7      	b.n	80228cc <__sflush_r+0xd4>
 80228fc:	20400001 	.word	0x20400001

08022900 <_fflush_r>:
 8022900:	b538      	push	{r3, r4, r5, lr}
 8022902:	690b      	ldr	r3, [r1, #16]
 8022904:	4605      	mov	r5, r0
 8022906:	460c      	mov	r4, r1
 8022908:	b913      	cbnz	r3, 8022910 <_fflush_r+0x10>
 802290a:	2500      	movs	r5, #0
 802290c:	4628      	mov	r0, r5
 802290e:	bd38      	pop	{r3, r4, r5, pc}
 8022910:	b118      	cbz	r0, 802291a <_fflush_r+0x1a>
 8022912:	6a03      	ldr	r3, [r0, #32]
 8022914:	b90b      	cbnz	r3, 802291a <_fflush_r+0x1a>
 8022916:	f7fc fbf3 	bl	801f100 <__sinit>
 802291a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802291e:	2b00      	cmp	r3, #0
 8022920:	d0f3      	beq.n	802290a <_fflush_r+0xa>
 8022922:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8022924:	07d0      	lsls	r0, r2, #31
 8022926:	d404      	bmi.n	8022932 <_fflush_r+0x32>
 8022928:	0599      	lsls	r1, r3, #22
 802292a:	d402      	bmi.n	8022932 <_fflush_r+0x32>
 802292c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802292e:	f7fd f82c 	bl	801f98a <__retarget_lock_acquire_recursive>
 8022932:	4628      	mov	r0, r5
 8022934:	4621      	mov	r1, r4
 8022936:	f7ff ff5f 	bl	80227f8 <__sflush_r>
 802293a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802293c:	07da      	lsls	r2, r3, #31
 802293e:	4605      	mov	r5, r0
 8022940:	d4e4      	bmi.n	802290c <_fflush_r+0xc>
 8022942:	89a3      	ldrh	r3, [r4, #12]
 8022944:	059b      	lsls	r3, r3, #22
 8022946:	d4e1      	bmi.n	802290c <_fflush_r+0xc>
 8022948:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802294a:	f7fd f81f 	bl	801f98c <__retarget_lock_release_recursive>
 802294e:	e7dd      	b.n	802290c <_fflush_r+0xc>

08022950 <fiprintf>:
 8022950:	b40e      	push	{r1, r2, r3}
 8022952:	b503      	push	{r0, r1, lr}
 8022954:	4601      	mov	r1, r0
 8022956:	ab03      	add	r3, sp, #12
 8022958:	4805      	ldr	r0, [pc, #20]	@ (8022970 <fiprintf+0x20>)
 802295a:	f853 2b04 	ldr.w	r2, [r3], #4
 802295e:	6800      	ldr	r0, [r0, #0]
 8022960:	9301      	str	r3, [sp, #4]
 8022962:	f7ff fce3 	bl	802232c <_vfiprintf_r>
 8022966:	b002      	add	sp, #8
 8022968:	f85d eb04 	ldr.w	lr, [sp], #4
 802296c:	b003      	add	sp, #12
 802296e:	4770      	bx	lr
 8022970:	2000004c 	.word	0x2000004c

08022974 <__swhatbuf_r>:
 8022974:	b570      	push	{r4, r5, r6, lr}
 8022976:	460c      	mov	r4, r1
 8022978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802297c:	2900      	cmp	r1, #0
 802297e:	b096      	sub	sp, #88	@ 0x58
 8022980:	4615      	mov	r5, r2
 8022982:	461e      	mov	r6, r3
 8022984:	da0d      	bge.n	80229a2 <__swhatbuf_r+0x2e>
 8022986:	89a3      	ldrh	r3, [r4, #12]
 8022988:	f013 0f80 	tst.w	r3, #128	@ 0x80
 802298c:	f04f 0100 	mov.w	r1, #0
 8022990:	bf14      	ite	ne
 8022992:	2340      	movne	r3, #64	@ 0x40
 8022994:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8022998:	2000      	movs	r0, #0
 802299a:	6031      	str	r1, [r6, #0]
 802299c:	602b      	str	r3, [r5, #0]
 802299e:	b016      	add	sp, #88	@ 0x58
 80229a0:	bd70      	pop	{r4, r5, r6, pc}
 80229a2:	466a      	mov	r2, sp
 80229a4:	f000 f8bc 	bl	8022b20 <_fstat_r>
 80229a8:	2800      	cmp	r0, #0
 80229aa:	dbec      	blt.n	8022986 <__swhatbuf_r+0x12>
 80229ac:	9901      	ldr	r1, [sp, #4]
 80229ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80229b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80229b6:	4259      	negs	r1, r3
 80229b8:	4159      	adcs	r1, r3
 80229ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80229be:	e7eb      	b.n	8022998 <__swhatbuf_r+0x24>

080229c0 <__smakebuf_r>:
 80229c0:	898b      	ldrh	r3, [r1, #12]
 80229c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80229c4:	079d      	lsls	r5, r3, #30
 80229c6:	4606      	mov	r6, r0
 80229c8:	460c      	mov	r4, r1
 80229ca:	d507      	bpl.n	80229dc <__smakebuf_r+0x1c>
 80229cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80229d0:	6023      	str	r3, [r4, #0]
 80229d2:	6123      	str	r3, [r4, #16]
 80229d4:	2301      	movs	r3, #1
 80229d6:	6163      	str	r3, [r4, #20]
 80229d8:	b003      	add	sp, #12
 80229da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80229dc:	ab01      	add	r3, sp, #4
 80229de:	466a      	mov	r2, sp
 80229e0:	f7ff ffc8 	bl	8022974 <__swhatbuf_r>
 80229e4:	9f00      	ldr	r7, [sp, #0]
 80229e6:	4605      	mov	r5, r0
 80229e8:	4639      	mov	r1, r7
 80229ea:	4630      	mov	r0, r6
 80229ec:	f7fd fe5e 	bl	80206ac <_malloc_r>
 80229f0:	b948      	cbnz	r0, 8022a06 <__smakebuf_r+0x46>
 80229f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80229f6:	059a      	lsls	r2, r3, #22
 80229f8:	d4ee      	bmi.n	80229d8 <__smakebuf_r+0x18>
 80229fa:	f023 0303 	bic.w	r3, r3, #3
 80229fe:	f043 0302 	orr.w	r3, r3, #2
 8022a02:	81a3      	strh	r3, [r4, #12]
 8022a04:	e7e2      	b.n	80229cc <__smakebuf_r+0xc>
 8022a06:	89a3      	ldrh	r3, [r4, #12]
 8022a08:	6020      	str	r0, [r4, #0]
 8022a0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8022a0e:	81a3      	strh	r3, [r4, #12]
 8022a10:	9b01      	ldr	r3, [sp, #4]
 8022a12:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8022a16:	b15b      	cbz	r3, 8022a30 <__smakebuf_r+0x70>
 8022a18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8022a1c:	4630      	mov	r0, r6
 8022a1e:	f000 f891 	bl	8022b44 <_isatty_r>
 8022a22:	b128      	cbz	r0, 8022a30 <__smakebuf_r+0x70>
 8022a24:	89a3      	ldrh	r3, [r4, #12]
 8022a26:	f023 0303 	bic.w	r3, r3, #3
 8022a2a:	f043 0301 	orr.w	r3, r3, #1
 8022a2e:	81a3      	strh	r3, [r4, #12]
 8022a30:	89a3      	ldrh	r3, [r4, #12]
 8022a32:	431d      	orrs	r5, r3
 8022a34:	81a5      	strh	r5, [r4, #12]
 8022a36:	e7cf      	b.n	80229d8 <__smakebuf_r+0x18>

08022a38 <__sccl>:
 8022a38:	b570      	push	{r4, r5, r6, lr}
 8022a3a:	780b      	ldrb	r3, [r1, #0]
 8022a3c:	4604      	mov	r4, r0
 8022a3e:	2b5e      	cmp	r3, #94	@ 0x5e
 8022a40:	bf0b      	itete	eq
 8022a42:	784b      	ldrbeq	r3, [r1, #1]
 8022a44:	1c4a      	addne	r2, r1, #1
 8022a46:	1c8a      	addeq	r2, r1, #2
 8022a48:	2100      	movne	r1, #0
 8022a4a:	bf08      	it	eq
 8022a4c:	2101      	moveq	r1, #1
 8022a4e:	3801      	subs	r0, #1
 8022a50:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8022a54:	f800 1f01 	strb.w	r1, [r0, #1]!
 8022a58:	42a8      	cmp	r0, r5
 8022a5a:	d1fb      	bne.n	8022a54 <__sccl+0x1c>
 8022a5c:	b90b      	cbnz	r3, 8022a62 <__sccl+0x2a>
 8022a5e:	1e50      	subs	r0, r2, #1
 8022a60:	bd70      	pop	{r4, r5, r6, pc}
 8022a62:	f081 0101 	eor.w	r1, r1, #1
 8022a66:	54e1      	strb	r1, [r4, r3]
 8022a68:	4610      	mov	r0, r2
 8022a6a:	4602      	mov	r2, r0
 8022a6c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8022a70:	2d2d      	cmp	r5, #45	@ 0x2d
 8022a72:	d005      	beq.n	8022a80 <__sccl+0x48>
 8022a74:	2d5d      	cmp	r5, #93	@ 0x5d
 8022a76:	d016      	beq.n	8022aa6 <__sccl+0x6e>
 8022a78:	2d00      	cmp	r5, #0
 8022a7a:	d0f1      	beq.n	8022a60 <__sccl+0x28>
 8022a7c:	462b      	mov	r3, r5
 8022a7e:	e7f2      	b.n	8022a66 <__sccl+0x2e>
 8022a80:	7846      	ldrb	r6, [r0, #1]
 8022a82:	2e5d      	cmp	r6, #93	@ 0x5d
 8022a84:	d0fa      	beq.n	8022a7c <__sccl+0x44>
 8022a86:	42b3      	cmp	r3, r6
 8022a88:	dcf8      	bgt.n	8022a7c <__sccl+0x44>
 8022a8a:	3002      	adds	r0, #2
 8022a8c:	461a      	mov	r2, r3
 8022a8e:	3201      	adds	r2, #1
 8022a90:	4296      	cmp	r6, r2
 8022a92:	54a1      	strb	r1, [r4, r2]
 8022a94:	dcfb      	bgt.n	8022a8e <__sccl+0x56>
 8022a96:	1af2      	subs	r2, r6, r3
 8022a98:	3a01      	subs	r2, #1
 8022a9a:	1c5d      	adds	r5, r3, #1
 8022a9c:	42b3      	cmp	r3, r6
 8022a9e:	bfa8      	it	ge
 8022aa0:	2200      	movge	r2, #0
 8022aa2:	18ab      	adds	r3, r5, r2
 8022aa4:	e7e1      	b.n	8022a6a <__sccl+0x32>
 8022aa6:	4610      	mov	r0, r2
 8022aa8:	e7da      	b.n	8022a60 <__sccl+0x28>

08022aaa <__submore>:
 8022aaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022aae:	460c      	mov	r4, r1
 8022ab0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8022ab2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8022ab6:	4299      	cmp	r1, r3
 8022ab8:	d11d      	bne.n	8022af6 <__submore+0x4c>
 8022aba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8022abe:	f7fd fdf5 	bl	80206ac <_malloc_r>
 8022ac2:	b918      	cbnz	r0, 8022acc <__submore+0x22>
 8022ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8022ac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022acc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8022ad0:	63a3      	str	r3, [r4, #56]	@ 0x38
 8022ad2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8022ad6:	6360      	str	r0, [r4, #52]	@ 0x34
 8022ad8:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8022adc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8022ae0:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8022ae4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8022ae8:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8022aec:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8022af0:	6020      	str	r0, [r4, #0]
 8022af2:	2000      	movs	r0, #0
 8022af4:	e7e8      	b.n	8022ac8 <__submore+0x1e>
 8022af6:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8022af8:	0077      	lsls	r7, r6, #1
 8022afa:	463a      	mov	r2, r7
 8022afc:	f000 fbb1 	bl	8023262 <_realloc_r>
 8022b00:	4605      	mov	r5, r0
 8022b02:	2800      	cmp	r0, #0
 8022b04:	d0de      	beq.n	8022ac4 <__submore+0x1a>
 8022b06:	eb00 0806 	add.w	r8, r0, r6
 8022b0a:	4601      	mov	r1, r0
 8022b0c:	4632      	mov	r2, r6
 8022b0e:	4640      	mov	r0, r8
 8022b10:	f7fc ff3d 	bl	801f98e <memcpy>
 8022b14:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8022b18:	f8c4 8000 	str.w	r8, [r4]
 8022b1c:	e7e9      	b.n	8022af2 <__submore+0x48>
	...

08022b20 <_fstat_r>:
 8022b20:	b538      	push	{r3, r4, r5, lr}
 8022b22:	4d07      	ldr	r5, [pc, #28]	@ (8022b40 <_fstat_r+0x20>)
 8022b24:	2300      	movs	r3, #0
 8022b26:	4604      	mov	r4, r0
 8022b28:	4608      	mov	r0, r1
 8022b2a:	4611      	mov	r1, r2
 8022b2c:	602b      	str	r3, [r5, #0]
 8022b2e:	f7e0 fbc3 	bl	80032b8 <_fstat>
 8022b32:	1c43      	adds	r3, r0, #1
 8022b34:	d102      	bne.n	8022b3c <_fstat_r+0x1c>
 8022b36:	682b      	ldr	r3, [r5, #0]
 8022b38:	b103      	cbz	r3, 8022b3c <_fstat_r+0x1c>
 8022b3a:	6023      	str	r3, [r4, #0]
 8022b3c:	bd38      	pop	{r3, r4, r5, pc}
 8022b3e:	bf00      	nop
 8022b40:	20068b1c 	.word	0x20068b1c

08022b44 <_isatty_r>:
 8022b44:	b538      	push	{r3, r4, r5, lr}
 8022b46:	4d06      	ldr	r5, [pc, #24]	@ (8022b60 <_isatty_r+0x1c>)
 8022b48:	2300      	movs	r3, #0
 8022b4a:	4604      	mov	r4, r0
 8022b4c:	4608      	mov	r0, r1
 8022b4e:	602b      	str	r3, [r5, #0]
 8022b50:	f7e0 fbc2 	bl	80032d8 <_isatty>
 8022b54:	1c43      	adds	r3, r0, #1
 8022b56:	d102      	bne.n	8022b5e <_isatty_r+0x1a>
 8022b58:	682b      	ldr	r3, [r5, #0]
 8022b5a:	b103      	cbz	r3, 8022b5e <_isatty_r+0x1a>
 8022b5c:	6023      	str	r3, [r4, #0]
 8022b5e:	bd38      	pop	{r3, r4, r5, pc}
 8022b60:	20068b1c 	.word	0x20068b1c

08022b64 <_sbrk_r>:
 8022b64:	b538      	push	{r3, r4, r5, lr}
 8022b66:	4d06      	ldr	r5, [pc, #24]	@ (8022b80 <_sbrk_r+0x1c>)
 8022b68:	2300      	movs	r3, #0
 8022b6a:	4604      	mov	r4, r0
 8022b6c:	4608      	mov	r0, r1
 8022b6e:	602b      	str	r3, [r5, #0]
 8022b70:	f7e0 fbca 	bl	8003308 <_sbrk>
 8022b74:	1c43      	adds	r3, r0, #1
 8022b76:	d102      	bne.n	8022b7e <_sbrk_r+0x1a>
 8022b78:	682b      	ldr	r3, [r5, #0]
 8022b7a:	b103      	cbz	r3, 8022b7e <_sbrk_r+0x1a>
 8022b7c:	6023      	str	r3, [r4, #0]
 8022b7e:	bd38      	pop	{r3, r4, r5, pc}
 8022b80:	20068b1c 	.word	0x20068b1c
 8022b84:	00000000 	.word	0x00000000

08022b88 <nan>:
 8022b88:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8022b90 <nan+0x8>
 8022b8c:	4770      	bx	lr
 8022b8e:	bf00      	nop
 8022b90:	00000000 	.word	0x00000000
 8022b94:	7ff80000 	.word	0x7ff80000

08022b98 <abort>:
 8022b98:	b508      	push	{r3, lr}
 8022b9a:	2006      	movs	r0, #6
 8022b9c:	f000 fc36 	bl	802340c <raise>
 8022ba0:	2001      	movs	r0, #1
 8022ba2:	f7e0 fb39 	bl	8003218 <_exit>

08022ba6 <_calloc_r>:
 8022ba6:	b570      	push	{r4, r5, r6, lr}
 8022ba8:	fba1 5402 	umull	r5, r4, r1, r2
 8022bac:	b934      	cbnz	r4, 8022bbc <_calloc_r+0x16>
 8022bae:	4629      	mov	r1, r5
 8022bb0:	f7fd fd7c 	bl	80206ac <_malloc_r>
 8022bb4:	4606      	mov	r6, r0
 8022bb6:	b928      	cbnz	r0, 8022bc4 <_calloc_r+0x1e>
 8022bb8:	4630      	mov	r0, r6
 8022bba:	bd70      	pop	{r4, r5, r6, pc}
 8022bbc:	220c      	movs	r2, #12
 8022bbe:	6002      	str	r2, [r0, #0]
 8022bc0:	2600      	movs	r6, #0
 8022bc2:	e7f9      	b.n	8022bb8 <_calloc_r+0x12>
 8022bc4:	462a      	mov	r2, r5
 8022bc6:	4621      	mov	r1, r4
 8022bc8:	f7fc fd04 	bl	801f5d4 <memset>
 8022bcc:	e7f4      	b.n	8022bb8 <_calloc_r+0x12>

08022bce <rshift>:
 8022bce:	6903      	ldr	r3, [r0, #16]
 8022bd0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8022bd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8022bd8:	ea4f 1261 	mov.w	r2, r1, asr #5
 8022bdc:	f100 0414 	add.w	r4, r0, #20
 8022be0:	dd45      	ble.n	8022c6e <rshift+0xa0>
 8022be2:	f011 011f 	ands.w	r1, r1, #31
 8022be6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8022bea:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8022bee:	d10c      	bne.n	8022c0a <rshift+0x3c>
 8022bf0:	f100 0710 	add.w	r7, r0, #16
 8022bf4:	4629      	mov	r1, r5
 8022bf6:	42b1      	cmp	r1, r6
 8022bf8:	d334      	bcc.n	8022c64 <rshift+0x96>
 8022bfa:	1a9b      	subs	r3, r3, r2
 8022bfc:	009b      	lsls	r3, r3, #2
 8022bfe:	1eea      	subs	r2, r5, #3
 8022c00:	4296      	cmp	r6, r2
 8022c02:	bf38      	it	cc
 8022c04:	2300      	movcc	r3, #0
 8022c06:	4423      	add	r3, r4
 8022c08:	e015      	b.n	8022c36 <rshift+0x68>
 8022c0a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8022c0e:	f1c1 0820 	rsb	r8, r1, #32
 8022c12:	40cf      	lsrs	r7, r1
 8022c14:	f105 0e04 	add.w	lr, r5, #4
 8022c18:	46a1      	mov	r9, r4
 8022c1a:	4576      	cmp	r6, lr
 8022c1c:	46f4      	mov	ip, lr
 8022c1e:	d815      	bhi.n	8022c4c <rshift+0x7e>
 8022c20:	1a9a      	subs	r2, r3, r2
 8022c22:	0092      	lsls	r2, r2, #2
 8022c24:	3a04      	subs	r2, #4
 8022c26:	3501      	adds	r5, #1
 8022c28:	42ae      	cmp	r6, r5
 8022c2a:	bf38      	it	cc
 8022c2c:	2200      	movcc	r2, #0
 8022c2e:	18a3      	adds	r3, r4, r2
 8022c30:	50a7      	str	r7, [r4, r2]
 8022c32:	b107      	cbz	r7, 8022c36 <rshift+0x68>
 8022c34:	3304      	adds	r3, #4
 8022c36:	1b1a      	subs	r2, r3, r4
 8022c38:	42a3      	cmp	r3, r4
 8022c3a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8022c3e:	bf08      	it	eq
 8022c40:	2300      	moveq	r3, #0
 8022c42:	6102      	str	r2, [r0, #16]
 8022c44:	bf08      	it	eq
 8022c46:	6143      	streq	r3, [r0, #20]
 8022c48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8022c4c:	f8dc c000 	ldr.w	ip, [ip]
 8022c50:	fa0c fc08 	lsl.w	ip, ip, r8
 8022c54:	ea4c 0707 	orr.w	r7, ip, r7
 8022c58:	f849 7b04 	str.w	r7, [r9], #4
 8022c5c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8022c60:	40cf      	lsrs	r7, r1
 8022c62:	e7da      	b.n	8022c1a <rshift+0x4c>
 8022c64:	f851 cb04 	ldr.w	ip, [r1], #4
 8022c68:	f847 cf04 	str.w	ip, [r7, #4]!
 8022c6c:	e7c3      	b.n	8022bf6 <rshift+0x28>
 8022c6e:	4623      	mov	r3, r4
 8022c70:	e7e1      	b.n	8022c36 <rshift+0x68>

08022c72 <__hexdig_fun>:
 8022c72:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8022c76:	2b09      	cmp	r3, #9
 8022c78:	d802      	bhi.n	8022c80 <__hexdig_fun+0xe>
 8022c7a:	3820      	subs	r0, #32
 8022c7c:	b2c0      	uxtb	r0, r0
 8022c7e:	4770      	bx	lr
 8022c80:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8022c84:	2b05      	cmp	r3, #5
 8022c86:	d801      	bhi.n	8022c8c <__hexdig_fun+0x1a>
 8022c88:	3847      	subs	r0, #71	@ 0x47
 8022c8a:	e7f7      	b.n	8022c7c <__hexdig_fun+0xa>
 8022c8c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8022c90:	2b05      	cmp	r3, #5
 8022c92:	d801      	bhi.n	8022c98 <__hexdig_fun+0x26>
 8022c94:	3827      	subs	r0, #39	@ 0x27
 8022c96:	e7f1      	b.n	8022c7c <__hexdig_fun+0xa>
 8022c98:	2000      	movs	r0, #0
 8022c9a:	4770      	bx	lr

08022c9c <__gethex>:
 8022c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022ca0:	b085      	sub	sp, #20
 8022ca2:	468a      	mov	sl, r1
 8022ca4:	9302      	str	r3, [sp, #8]
 8022ca6:	680b      	ldr	r3, [r1, #0]
 8022ca8:	9001      	str	r0, [sp, #4]
 8022caa:	4690      	mov	r8, r2
 8022cac:	1c9c      	adds	r4, r3, #2
 8022cae:	46a1      	mov	r9, r4
 8022cb0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8022cb4:	2830      	cmp	r0, #48	@ 0x30
 8022cb6:	d0fa      	beq.n	8022cae <__gethex+0x12>
 8022cb8:	eba9 0303 	sub.w	r3, r9, r3
 8022cbc:	f1a3 0b02 	sub.w	fp, r3, #2
 8022cc0:	f7ff ffd7 	bl	8022c72 <__hexdig_fun>
 8022cc4:	4605      	mov	r5, r0
 8022cc6:	2800      	cmp	r0, #0
 8022cc8:	d168      	bne.n	8022d9c <__gethex+0x100>
 8022cca:	49a0      	ldr	r1, [pc, #640]	@ (8022f4c <__gethex+0x2b0>)
 8022ccc:	2201      	movs	r2, #1
 8022cce:	4648      	mov	r0, r9
 8022cd0:	f7fc fc88 	bl	801f5e4 <strncmp>
 8022cd4:	4607      	mov	r7, r0
 8022cd6:	2800      	cmp	r0, #0
 8022cd8:	d167      	bne.n	8022daa <__gethex+0x10e>
 8022cda:	f899 0001 	ldrb.w	r0, [r9, #1]
 8022cde:	4626      	mov	r6, r4
 8022ce0:	f7ff ffc7 	bl	8022c72 <__hexdig_fun>
 8022ce4:	2800      	cmp	r0, #0
 8022ce6:	d062      	beq.n	8022dae <__gethex+0x112>
 8022ce8:	4623      	mov	r3, r4
 8022cea:	7818      	ldrb	r0, [r3, #0]
 8022cec:	2830      	cmp	r0, #48	@ 0x30
 8022cee:	4699      	mov	r9, r3
 8022cf0:	f103 0301 	add.w	r3, r3, #1
 8022cf4:	d0f9      	beq.n	8022cea <__gethex+0x4e>
 8022cf6:	f7ff ffbc 	bl	8022c72 <__hexdig_fun>
 8022cfa:	fab0 f580 	clz	r5, r0
 8022cfe:	096d      	lsrs	r5, r5, #5
 8022d00:	f04f 0b01 	mov.w	fp, #1
 8022d04:	464a      	mov	r2, r9
 8022d06:	4616      	mov	r6, r2
 8022d08:	3201      	adds	r2, #1
 8022d0a:	7830      	ldrb	r0, [r6, #0]
 8022d0c:	f7ff ffb1 	bl	8022c72 <__hexdig_fun>
 8022d10:	2800      	cmp	r0, #0
 8022d12:	d1f8      	bne.n	8022d06 <__gethex+0x6a>
 8022d14:	498d      	ldr	r1, [pc, #564]	@ (8022f4c <__gethex+0x2b0>)
 8022d16:	2201      	movs	r2, #1
 8022d18:	4630      	mov	r0, r6
 8022d1a:	f7fc fc63 	bl	801f5e4 <strncmp>
 8022d1e:	2800      	cmp	r0, #0
 8022d20:	d13f      	bne.n	8022da2 <__gethex+0x106>
 8022d22:	b944      	cbnz	r4, 8022d36 <__gethex+0x9a>
 8022d24:	1c74      	adds	r4, r6, #1
 8022d26:	4622      	mov	r2, r4
 8022d28:	4616      	mov	r6, r2
 8022d2a:	3201      	adds	r2, #1
 8022d2c:	7830      	ldrb	r0, [r6, #0]
 8022d2e:	f7ff ffa0 	bl	8022c72 <__hexdig_fun>
 8022d32:	2800      	cmp	r0, #0
 8022d34:	d1f8      	bne.n	8022d28 <__gethex+0x8c>
 8022d36:	1ba4      	subs	r4, r4, r6
 8022d38:	00a7      	lsls	r7, r4, #2
 8022d3a:	7833      	ldrb	r3, [r6, #0]
 8022d3c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8022d40:	2b50      	cmp	r3, #80	@ 0x50
 8022d42:	d13e      	bne.n	8022dc2 <__gethex+0x126>
 8022d44:	7873      	ldrb	r3, [r6, #1]
 8022d46:	2b2b      	cmp	r3, #43	@ 0x2b
 8022d48:	d033      	beq.n	8022db2 <__gethex+0x116>
 8022d4a:	2b2d      	cmp	r3, #45	@ 0x2d
 8022d4c:	d034      	beq.n	8022db8 <__gethex+0x11c>
 8022d4e:	1c71      	adds	r1, r6, #1
 8022d50:	2400      	movs	r4, #0
 8022d52:	7808      	ldrb	r0, [r1, #0]
 8022d54:	f7ff ff8d 	bl	8022c72 <__hexdig_fun>
 8022d58:	1e43      	subs	r3, r0, #1
 8022d5a:	b2db      	uxtb	r3, r3
 8022d5c:	2b18      	cmp	r3, #24
 8022d5e:	d830      	bhi.n	8022dc2 <__gethex+0x126>
 8022d60:	f1a0 0210 	sub.w	r2, r0, #16
 8022d64:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8022d68:	f7ff ff83 	bl	8022c72 <__hexdig_fun>
 8022d6c:	f100 3cff 	add.w	ip, r0, #4294967295
 8022d70:	fa5f fc8c 	uxtb.w	ip, ip
 8022d74:	f1bc 0f18 	cmp.w	ip, #24
 8022d78:	f04f 030a 	mov.w	r3, #10
 8022d7c:	d91e      	bls.n	8022dbc <__gethex+0x120>
 8022d7e:	b104      	cbz	r4, 8022d82 <__gethex+0xe6>
 8022d80:	4252      	negs	r2, r2
 8022d82:	4417      	add	r7, r2
 8022d84:	f8ca 1000 	str.w	r1, [sl]
 8022d88:	b1ed      	cbz	r5, 8022dc6 <__gethex+0x12a>
 8022d8a:	f1bb 0f00 	cmp.w	fp, #0
 8022d8e:	bf0c      	ite	eq
 8022d90:	2506      	moveq	r5, #6
 8022d92:	2500      	movne	r5, #0
 8022d94:	4628      	mov	r0, r5
 8022d96:	b005      	add	sp, #20
 8022d98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022d9c:	2500      	movs	r5, #0
 8022d9e:	462c      	mov	r4, r5
 8022da0:	e7b0      	b.n	8022d04 <__gethex+0x68>
 8022da2:	2c00      	cmp	r4, #0
 8022da4:	d1c7      	bne.n	8022d36 <__gethex+0x9a>
 8022da6:	4627      	mov	r7, r4
 8022da8:	e7c7      	b.n	8022d3a <__gethex+0x9e>
 8022daa:	464e      	mov	r6, r9
 8022dac:	462f      	mov	r7, r5
 8022dae:	2501      	movs	r5, #1
 8022db0:	e7c3      	b.n	8022d3a <__gethex+0x9e>
 8022db2:	2400      	movs	r4, #0
 8022db4:	1cb1      	adds	r1, r6, #2
 8022db6:	e7cc      	b.n	8022d52 <__gethex+0xb6>
 8022db8:	2401      	movs	r4, #1
 8022dba:	e7fb      	b.n	8022db4 <__gethex+0x118>
 8022dbc:	fb03 0002 	mla	r0, r3, r2, r0
 8022dc0:	e7ce      	b.n	8022d60 <__gethex+0xc4>
 8022dc2:	4631      	mov	r1, r6
 8022dc4:	e7de      	b.n	8022d84 <__gethex+0xe8>
 8022dc6:	eba6 0309 	sub.w	r3, r6, r9
 8022dca:	3b01      	subs	r3, #1
 8022dcc:	4629      	mov	r1, r5
 8022dce:	2b07      	cmp	r3, #7
 8022dd0:	dc0a      	bgt.n	8022de8 <__gethex+0x14c>
 8022dd2:	9801      	ldr	r0, [sp, #4]
 8022dd4:	f7fd fcf6 	bl	80207c4 <_Balloc>
 8022dd8:	4604      	mov	r4, r0
 8022dda:	b940      	cbnz	r0, 8022dee <__gethex+0x152>
 8022ddc:	4b5c      	ldr	r3, [pc, #368]	@ (8022f50 <__gethex+0x2b4>)
 8022dde:	4602      	mov	r2, r0
 8022de0:	21e4      	movs	r1, #228	@ 0xe4
 8022de2:	485c      	ldr	r0, [pc, #368]	@ (8022f54 <__gethex+0x2b8>)
 8022de4:	f7fc fde8 	bl	801f9b8 <__assert_func>
 8022de8:	3101      	adds	r1, #1
 8022dea:	105b      	asrs	r3, r3, #1
 8022dec:	e7ef      	b.n	8022dce <__gethex+0x132>
 8022dee:	f100 0a14 	add.w	sl, r0, #20
 8022df2:	2300      	movs	r3, #0
 8022df4:	4655      	mov	r5, sl
 8022df6:	469b      	mov	fp, r3
 8022df8:	45b1      	cmp	r9, r6
 8022dfa:	d337      	bcc.n	8022e6c <__gethex+0x1d0>
 8022dfc:	f845 bb04 	str.w	fp, [r5], #4
 8022e00:	eba5 050a 	sub.w	r5, r5, sl
 8022e04:	10ad      	asrs	r5, r5, #2
 8022e06:	6125      	str	r5, [r4, #16]
 8022e08:	4658      	mov	r0, fp
 8022e0a:	f7fd fdcd 	bl	80209a8 <__hi0bits>
 8022e0e:	016d      	lsls	r5, r5, #5
 8022e10:	f8d8 6000 	ldr.w	r6, [r8]
 8022e14:	1a2d      	subs	r5, r5, r0
 8022e16:	42b5      	cmp	r5, r6
 8022e18:	dd54      	ble.n	8022ec4 <__gethex+0x228>
 8022e1a:	1bad      	subs	r5, r5, r6
 8022e1c:	4629      	mov	r1, r5
 8022e1e:	4620      	mov	r0, r4
 8022e20:	f7fe f956 	bl	80210d0 <__any_on>
 8022e24:	4681      	mov	r9, r0
 8022e26:	b178      	cbz	r0, 8022e48 <__gethex+0x1ac>
 8022e28:	1e6b      	subs	r3, r5, #1
 8022e2a:	1159      	asrs	r1, r3, #5
 8022e2c:	f003 021f 	and.w	r2, r3, #31
 8022e30:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8022e34:	f04f 0901 	mov.w	r9, #1
 8022e38:	fa09 f202 	lsl.w	r2, r9, r2
 8022e3c:	420a      	tst	r2, r1
 8022e3e:	d003      	beq.n	8022e48 <__gethex+0x1ac>
 8022e40:	454b      	cmp	r3, r9
 8022e42:	dc36      	bgt.n	8022eb2 <__gethex+0x216>
 8022e44:	f04f 0902 	mov.w	r9, #2
 8022e48:	4629      	mov	r1, r5
 8022e4a:	4620      	mov	r0, r4
 8022e4c:	f7ff febf 	bl	8022bce <rshift>
 8022e50:	442f      	add	r7, r5
 8022e52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8022e56:	42bb      	cmp	r3, r7
 8022e58:	da42      	bge.n	8022ee0 <__gethex+0x244>
 8022e5a:	9801      	ldr	r0, [sp, #4]
 8022e5c:	4621      	mov	r1, r4
 8022e5e:	f7fd fcf1 	bl	8020844 <_Bfree>
 8022e62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8022e64:	2300      	movs	r3, #0
 8022e66:	6013      	str	r3, [r2, #0]
 8022e68:	25a3      	movs	r5, #163	@ 0xa3
 8022e6a:	e793      	b.n	8022d94 <__gethex+0xf8>
 8022e6c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8022e70:	2a2e      	cmp	r2, #46	@ 0x2e
 8022e72:	d012      	beq.n	8022e9a <__gethex+0x1fe>
 8022e74:	2b20      	cmp	r3, #32
 8022e76:	d104      	bne.n	8022e82 <__gethex+0x1e6>
 8022e78:	f845 bb04 	str.w	fp, [r5], #4
 8022e7c:	f04f 0b00 	mov.w	fp, #0
 8022e80:	465b      	mov	r3, fp
 8022e82:	7830      	ldrb	r0, [r6, #0]
 8022e84:	9303      	str	r3, [sp, #12]
 8022e86:	f7ff fef4 	bl	8022c72 <__hexdig_fun>
 8022e8a:	9b03      	ldr	r3, [sp, #12]
 8022e8c:	f000 000f 	and.w	r0, r0, #15
 8022e90:	4098      	lsls	r0, r3
 8022e92:	ea4b 0b00 	orr.w	fp, fp, r0
 8022e96:	3304      	adds	r3, #4
 8022e98:	e7ae      	b.n	8022df8 <__gethex+0x15c>
 8022e9a:	45b1      	cmp	r9, r6
 8022e9c:	d8ea      	bhi.n	8022e74 <__gethex+0x1d8>
 8022e9e:	492b      	ldr	r1, [pc, #172]	@ (8022f4c <__gethex+0x2b0>)
 8022ea0:	9303      	str	r3, [sp, #12]
 8022ea2:	2201      	movs	r2, #1
 8022ea4:	4630      	mov	r0, r6
 8022ea6:	f7fc fb9d 	bl	801f5e4 <strncmp>
 8022eaa:	9b03      	ldr	r3, [sp, #12]
 8022eac:	2800      	cmp	r0, #0
 8022eae:	d1e1      	bne.n	8022e74 <__gethex+0x1d8>
 8022eb0:	e7a2      	b.n	8022df8 <__gethex+0x15c>
 8022eb2:	1ea9      	subs	r1, r5, #2
 8022eb4:	4620      	mov	r0, r4
 8022eb6:	f7fe f90b 	bl	80210d0 <__any_on>
 8022eba:	2800      	cmp	r0, #0
 8022ebc:	d0c2      	beq.n	8022e44 <__gethex+0x1a8>
 8022ebe:	f04f 0903 	mov.w	r9, #3
 8022ec2:	e7c1      	b.n	8022e48 <__gethex+0x1ac>
 8022ec4:	da09      	bge.n	8022eda <__gethex+0x23e>
 8022ec6:	1b75      	subs	r5, r6, r5
 8022ec8:	4621      	mov	r1, r4
 8022eca:	9801      	ldr	r0, [sp, #4]
 8022ecc:	462a      	mov	r2, r5
 8022ece:	f7fd fec9 	bl	8020c64 <__lshift>
 8022ed2:	1b7f      	subs	r7, r7, r5
 8022ed4:	4604      	mov	r4, r0
 8022ed6:	f100 0a14 	add.w	sl, r0, #20
 8022eda:	f04f 0900 	mov.w	r9, #0
 8022ede:	e7b8      	b.n	8022e52 <__gethex+0x1b6>
 8022ee0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8022ee4:	42bd      	cmp	r5, r7
 8022ee6:	dd6f      	ble.n	8022fc8 <__gethex+0x32c>
 8022ee8:	1bed      	subs	r5, r5, r7
 8022eea:	42ae      	cmp	r6, r5
 8022eec:	dc34      	bgt.n	8022f58 <__gethex+0x2bc>
 8022eee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8022ef2:	2b02      	cmp	r3, #2
 8022ef4:	d022      	beq.n	8022f3c <__gethex+0x2a0>
 8022ef6:	2b03      	cmp	r3, #3
 8022ef8:	d024      	beq.n	8022f44 <__gethex+0x2a8>
 8022efa:	2b01      	cmp	r3, #1
 8022efc:	d115      	bne.n	8022f2a <__gethex+0x28e>
 8022efe:	42ae      	cmp	r6, r5
 8022f00:	d113      	bne.n	8022f2a <__gethex+0x28e>
 8022f02:	2e01      	cmp	r6, #1
 8022f04:	d10b      	bne.n	8022f1e <__gethex+0x282>
 8022f06:	9a02      	ldr	r2, [sp, #8]
 8022f08:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8022f0c:	6013      	str	r3, [r2, #0]
 8022f0e:	2301      	movs	r3, #1
 8022f10:	6123      	str	r3, [r4, #16]
 8022f12:	f8ca 3000 	str.w	r3, [sl]
 8022f16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8022f18:	2562      	movs	r5, #98	@ 0x62
 8022f1a:	601c      	str	r4, [r3, #0]
 8022f1c:	e73a      	b.n	8022d94 <__gethex+0xf8>
 8022f1e:	1e71      	subs	r1, r6, #1
 8022f20:	4620      	mov	r0, r4
 8022f22:	f7fe f8d5 	bl	80210d0 <__any_on>
 8022f26:	2800      	cmp	r0, #0
 8022f28:	d1ed      	bne.n	8022f06 <__gethex+0x26a>
 8022f2a:	9801      	ldr	r0, [sp, #4]
 8022f2c:	4621      	mov	r1, r4
 8022f2e:	f7fd fc89 	bl	8020844 <_Bfree>
 8022f32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8022f34:	2300      	movs	r3, #0
 8022f36:	6013      	str	r3, [r2, #0]
 8022f38:	2550      	movs	r5, #80	@ 0x50
 8022f3a:	e72b      	b.n	8022d94 <__gethex+0xf8>
 8022f3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8022f3e:	2b00      	cmp	r3, #0
 8022f40:	d1f3      	bne.n	8022f2a <__gethex+0x28e>
 8022f42:	e7e0      	b.n	8022f06 <__gethex+0x26a>
 8022f44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8022f46:	2b00      	cmp	r3, #0
 8022f48:	d1dd      	bne.n	8022f06 <__gethex+0x26a>
 8022f4a:	e7ee      	b.n	8022f2a <__gethex+0x28e>
 8022f4c:	080278e1 	.word	0x080278e1
 8022f50:	08027877 	.word	0x08027877
 8022f54:	08027917 	.word	0x08027917
 8022f58:	1e6f      	subs	r7, r5, #1
 8022f5a:	f1b9 0f00 	cmp.w	r9, #0
 8022f5e:	d130      	bne.n	8022fc2 <__gethex+0x326>
 8022f60:	b127      	cbz	r7, 8022f6c <__gethex+0x2d0>
 8022f62:	4639      	mov	r1, r7
 8022f64:	4620      	mov	r0, r4
 8022f66:	f7fe f8b3 	bl	80210d0 <__any_on>
 8022f6a:	4681      	mov	r9, r0
 8022f6c:	117a      	asrs	r2, r7, #5
 8022f6e:	2301      	movs	r3, #1
 8022f70:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8022f74:	f007 071f 	and.w	r7, r7, #31
 8022f78:	40bb      	lsls	r3, r7
 8022f7a:	4213      	tst	r3, r2
 8022f7c:	4629      	mov	r1, r5
 8022f7e:	4620      	mov	r0, r4
 8022f80:	bf18      	it	ne
 8022f82:	f049 0902 	orrne.w	r9, r9, #2
 8022f86:	f7ff fe22 	bl	8022bce <rshift>
 8022f8a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8022f8e:	1b76      	subs	r6, r6, r5
 8022f90:	2502      	movs	r5, #2
 8022f92:	f1b9 0f00 	cmp.w	r9, #0
 8022f96:	d047      	beq.n	8023028 <__gethex+0x38c>
 8022f98:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8022f9c:	2b02      	cmp	r3, #2
 8022f9e:	d015      	beq.n	8022fcc <__gethex+0x330>
 8022fa0:	2b03      	cmp	r3, #3
 8022fa2:	d017      	beq.n	8022fd4 <__gethex+0x338>
 8022fa4:	2b01      	cmp	r3, #1
 8022fa6:	d109      	bne.n	8022fbc <__gethex+0x320>
 8022fa8:	f019 0f02 	tst.w	r9, #2
 8022fac:	d006      	beq.n	8022fbc <__gethex+0x320>
 8022fae:	f8da 3000 	ldr.w	r3, [sl]
 8022fb2:	ea49 0903 	orr.w	r9, r9, r3
 8022fb6:	f019 0f01 	tst.w	r9, #1
 8022fba:	d10e      	bne.n	8022fda <__gethex+0x33e>
 8022fbc:	f045 0510 	orr.w	r5, r5, #16
 8022fc0:	e032      	b.n	8023028 <__gethex+0x38c>
 8022fc2:	f04f 0901 	mov.w	r9, #1
 8022fc6:	e7d1      	b.n	8022f6c <__gethex+0x2d0>
 8022fc8:	2501      	movs	r5, #1
 8022fca:	e7e2      	b.n	8022f92 <__gethex+0x2f6>
 8022fcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8022fce:	f1c3 0301 	rsb	r3, r3, #1
 8022fd2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8022fd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8022fd6:	2b00      	cmp	r3, #0
 8022fd8:	d0f0      	beq.n	8022fbc <__gethex+0x320>
 8022fda:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8022fde:	f104 0314 	add.w	r3, r4, #20
 8022fe2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8022fe6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8022fea:	f04f 0c00 	mov.w	ip, #0
 8022fee:	4618      	mov	r0, r3
 8022ff0:	f853 2b04 	ldr.w	r2, [r3], #4
 8022ff4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8022ff8:	d01b      	beq.n	8023032 <__gethex+0x396>
 8022ffa:	3201      	adds	r2, #1
 8022ffc:	6002      	str	r2, [r0, #0]
 8022ffe:	2d02      	cmp	r5, #2
 8023000:	f104 0314 	add.w	r3, r4, #20
 8023004:	d13c      	bne.n	8023080 <__gethex+0x3e4>
 8023006:	f8d8 2000 	ldr.w	r2, [r8]
 802300a:	3a01      	subs	r2, #1
 802300c:	42b2      	cmp	r2, r6
 802300e:	d109      	bne.n	8023024 <__gethex+0x388>
 8023010:	1171      	asrs	r1, r6, #5
 8023012:	2201      	movs	r2, #1
 8023014:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8023018:	f006 061f 	and.w	r6, r6, #31
 802301c:	fa02 f606 	lsl.w	r6, r2, r6
 8023020:	421e      	tst	r6, r3
 8023022:	d13a      	bne.n	802309a <__gethex+0x3fe>
 8023024:	f045 0520 	orr.w	r5, r5, #32
 8023028:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802302a:	601c      	str	r4, [r3, #0]
 802302c:	9b02      	ldr	r3, [sp, #8]
 802302e:	601f      	str	r7, [r3, #0]
 8023030:	e6b0      	b.n	8022d94 <__gethex+0xf8>
 8023032:	4299      	cmp	r1, r3
 8023034:	f843 cc04 	str.w	ip, [r3, #-4]
 8023038:	d8d9      	bhi.n	8022fee <__gethex+0x352>
 802303a:	68a3      	ldr	r3, [r4, #8]
 802303c:	459b      	cmp	fp, r3
 802303e:	db17      	blt.n	8023070 <__gethex+0x3d4>
 8023040:	6861      	ldr	r1, [r4, #4]
 8023042:	9801      	ldr	r0, [sp, #4]
 8023044:	3101      	adds	r1, #1
 8023046:	f7fd fbbd 	bl	80207c4 <_Balloc>
 802304a:	4681      	mov	r9, r0
 802304c:	b918      	cbnz	r0, 8023056 <__gethex+0x3ba>
 802304e:	4b1a      	ldr	r3, [pc, #104]	@ (80230b8 <__gethex+0x41c>)
 8023050:	4602      	mov	r2, r0
 8023052:	2184      	movs	r1, #132	@ 0x84
 8023054:	e6c5      	b.n	8022de2 <__gethex+0x146>
 8023056:	6922      	ldr	r2, [r4, #16]
 8023058:	3202      	adds	r2, #2
 802305a:	f104 010c 	add.w	r1, r4, #12
 802305e:	0092      	lsls	r2, r2, #2
 8023060:	300c      	adds	r0, #12
 8023062:	f7fc fc94 	bl	801f98e <memcpy>
 8023066:	4621      	mov	r1, r4
 8023068:	9801      	ldr	r0, [sp, #4]
 802306a:	f7fd fbeb 	bl	8020844 <_Bfree>
 802306e:	464c      	mov	r4, r9
 8023070:	6923      	ldr	r3, [r4, #16]
 8023072:	1c5a      	adds	r2, r3, #1
 8023074:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8023078:	6122      	str	r2, [r4, #16]
 802307a:	2201      	movs	r2, #1
 802307c:	615a      	str	r2, [r3, #20]
 802307e:	e7be      	b.n	8022ffe <__gethex+0x362>
 8023080:	6922      	ldr	r2, [r4, #16]
 8023082:	455a      	cmp	r2, fp
 8023084:	dd0b      	ble.n	802309e <__gethex+0x402>
 8023086:	2101      	movs	r1, #1
 8023088:	4620      	mov	r0, r4
 802308a:	f7ff fda0 	bl	8022bce <rshift>
 802308e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8023092:	3701      	adds	r7, #1
 8023094:	42bb      	cmp	r3, r7
 8023096:	f6ff aee0 	blt.w	8022e5a <__gethex+0x1be>
 802309a:	2501      	movs	r5, #1
 802309c:	e7c2      	b.n	8023024 <__gethex+0x388>
 802309e:	f016 061f 	ands.w	r6, r6, #31
 80230a2:	d0fa      	beq.n	802309a <__gethex+0x3fe>
 80230a4:	4453      	add	r3, sl
 80230a6:	f1c6 0620 	rsb	r6, r6, #32
 80230aa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80230ae:	f7fd fc7b 	bl	80209a8 <__hi0bits>
 80230b2:	42b0      	cmp	r0, r6
 80230b4:	dbe7      	blt.n	8023086 <__gethex+0x3ea>
 80230b6:	e7f0      	b.n	802309a <__gethex+0x3fe>
 80230b8:	08027877 	.word	0x08027877

080230bc <L_shift>:
 80230bc:	f1c2 0208 	rsb	r2, r2, #8
 80230c0:	0092      	lsls	r2, r2, #2
 80230c2:	b570      	push	{r4, r5, r6, lr}
 80230c4:	f1c2 0620 	rsb	r6, r2, #32
 80230c8:	6843      	ldr	r3, [r0, #4]
 80230ca:	6804      	ldr	r4, [r0, #0]
 80230cc:	fa03 f506 	lsl.w	r5, r3, r6
 80230d0:	432c      	orrs	r4, r5
 80230d2:	40d3      	lsrs	r3, r2
 80230d4:	6004      	str	r4, [r0, #0]
 80230d6:	f840 3f04 	str.w	r3, [r0, #4]!
 80230da:	4288      	cmp	r0, r1
 80230dc:	d3f4      	bcc.n	80230c8 <L_shift+0xc>
 80230de:	bd70      	pop	{r4, r5, r6, pc}

080230e0 <__match>:
 80230e0:	b530      	push	{r4, r5, lr}
 80230e2:	6803      	ldr	r3, [r0, #0]
 80230e4:	3301      	adds	r3, #1
 80230e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80230ea:	b914      	cbnz	r4, 80230f2 <__match+0x12>
 80230ec:	6003      	str	r3, [r0, #0]
 80230ee:	2001      	movs	r0, #1
 80230f0:	bd30      	pop	{r4, r5, pc}
 80230f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80230f6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80230fa:	2d19      	cmp	r5, #25
 80230fc:	bf98      	it	ls
 80230fe:	3220      	addls	r2, #32
 8023100:	42a2      	cmp	r2, r4
 8023102:	d0f0      	beq.n	80230e6 <__match+0x6>
 8023104:	2000      	movs	r0, #0
 8023106:	e7f3      	b.n	80230f0 <__match+0x10>

08023108 <__hexnan>:
 8023108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802310c:	680b      	ldr	r3, [r1, #0]
 802310e:	6801      	ldr	r1, [r0, #0]
 8023110:	115e      	asrs	r6, r3, #5
 8023112:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8023116:	f013 031f 	ands.w	r3, r3, #31
 802311a:	b087      	sub	sp, #28
 802311c:	bf18      	it	ne
 802311e:	3604      	addne	r6, #4
 8023120:	2500      	movs	r5, #0
 8023122:	1f37      	subs	r7, r6, #4
 8023124:	4682      	mov	sl, r0
 8023126:	4690      	mov	r8, r2
 8023128:	9301      	str	r3, [sp, #4]
 802312a:	f846 5c04 	str.w	r5, [r6, #-4]
 802312e:	46b9      	mov	r9, r7
 8023130:	463c      	mov	r4, r7
 8023132:	9502      	str	r5, [sp, #8]
 8023134:	46ab      	mov	fp, r5
 8023136:	784a      	ldrb	r2, [r1, #1]
 8023138:	1c4b      	adds	r3, r1, #1
 802313a:	9303      	str	r3, [sp, #12]
 802313c:	b342      	cbz	r2, 8023190 <__hexnan+0x88>
 802313e:	4610      	mov	r0, r2
 8023140:	9105      	str	r1, [sp, #20]
 8023142:	9204      	str	r2, [sp, #16]
 8023144:	f7ff fd95 	bl	8022c72 <__hexdig_fun>
 8023148:	2800      	cmp	r0, #0
 802314a:	d151      	bne.n	80231f0 <__hexnan+0xe8>
 802314c:	9a04      	ldr	r2, [sp, #16]
 802314e:	9905      	ldr	r1, [sp, #20]
 8023150:	2a20      	cmp	r2, #32
 8023152:	d818      	bhi.n	8023186 <__hexnan+0x7e>
 8023154:	9b02      	ldr	r3, [sp, #8]
 8023156:	459b      	cmp	fp, r3
 8023158:	dd13      	ble.n	8023182 <__hexnan+0x7a>
 802315a:	454c      	cmp	r4, r9
 802315c:	d206      	bcs.n	802316c <__hexnan+0x64>
 802315e:	2d07      	cmp	r5, #7
 8023160:	dc04      	bgt.n	802316c <__hexnan+0x64>
 8023162:	462a      	mov	r2, r5
 8023164:	4649      	mov	r1, r9
 8023166:	4620      	mov	r0, r4
 8023168:	f7ff ffa8 	bl	80230bc <L_shift>
 802316c:	4544      	cmp	r4, r8
 802316e:	d952      	bls.n	8023216 <__hexnan+0x10e>
 8023170:	2300      	movs	r3, #0
 8023172:	f1a4 0904 	sub.w	r9, r4, #4
 8023176:	f844 3c04 	str.w	r3, [r4, #-4]
 802317a:	f8cd b008 	str.w	fp, [sp, #8]
 802317e:	464c      	mov	r4, r9
 8023180:	461d      	mov	r5, r3
 8023182:	9903      	ldr	r1, [sp, #12]
 8023184:	e7d7      	b.n	8023136 <__hexnan+0x2e>
 8023186:	2a29      	cmp	r2, #41	@ 0x29
 8023188:	d157      	bne.n	802323a <__hexnan+0x132>
 802318a:	3102      	adds	r1, #2
 802318c:	f8ca 1000 	str.w	r1, [sl]
 8023190:	f1bb 0f00 	cmp.w	fp, #0
 8023194:	d051      	beq.n	802323a <__hexnan+0x132>
 8023196:	454c      	cmp	r4, r9
 8023198:	d206      	bcs.n	80231a8 <__hexnan+0xa0>
 802319a:	2d07      	cmp	r5, #7
 802319c:	dc04      	bgt.n	80231a8 <__hexnan+0xa0>
 802319e:	462a      	mov	r2, r5
 80231a0:	4649      	mov	r1, r9
 80231a2:	4620      	mov	r0, r4
 80231a4:	f7ff ff8a 	bl	80230bc <L_shift>
 80231a8:	4544      	cmp	r4, r8
 80231aa:	d936      	bls.n	802321a <__hexnan+0x112>
 80231ac:	f1a8 0204 	sub.w	r2, r8, #4
 80231b0:	4623      	mov	r3, r4
 80231b2:	f853 1b04 	ldr.w	r1, [r3], #4
 80231b6:	f842 1f04 	str.w	r1, [r2, #4]!
 80231ba:	429f      	cmp	r7, r3
 80231bc:	d2f9      	bcs.n	80231b2 <__hexnan+0xaa>
 80231be:	1b3b      	subs	r3, r7, r4
 80231c0:	f023 0303 	bic.w	r3, r3, #3
 80231c4:	3304      	adds	r3, #4
 80231c6:	3401      	adds	r4, #1
 80231c8:	3e03      	subs	r6, #3
 80231ca:	42b4      	cmp	r4, r6
 80231cc:	bf88      	it	hi
 80231ce:	2304      	movhi	r3, #4
 80231d0:	4443      	add	r3, r8
 80231d2:	2200      	movs	r2, #0
 80231d4:	f843 2b04 	str.w	r2, [r3], #4
 80231d8:	429f      	cmp	r7, r3
 80231da:	d2fb      	bcs.n	80231d4 <__hexnan+0xcc>
 80231dc:	683b      	ldr	r3, [r7, #0]
 80231de:	b91b      	cbnz	r3, 80231e8 <__hexnan+0xe0>
 80231e0:	4547      	cmp	r7, r8
 80231e2:	d128      	bne.n	8023236 <__hexnan+0x12e>
 80231e4:	2301      	movs	r3, #1
 80231e6:	603b      	str	r3, [r7, #0]
 80231e8:	2005      	movs	r0, #5
 80231ea:	b007      	add	sp, #28
 80231ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80231f0:	3501      	adds	r5, #1
 80231f2:	2d08      	cmp	r5, #8
 80231f4:	f10b 0b01 	add.w	fp, fp, #1
 80231f8:	dd06      	ble.n	8023208 <__hexnan+0x100>
 80231fa:	4544      	cmp	r4, r8
 80231fc:	d9c1      	bls.n	8023182 <__hexnan+0x7a>
 80231fe:	2300      	movs	r3, #0
 8023200:	f844 3c04 	str.w	r3, [r4, #-4]
 8023204:	2501      	movs	r5, #1
 8023206:	3c04      	subs	r4, #4
 8023208:	6822      	ldr	r2, [r4, #0]
 802320a:	f000 000f 	and.w	r0, r0, #15
 802320e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8023212:	6020      	str	r0, [r4, #0]
 8023214:	e7b5      	b.n	8023182 <__hexnan+0x7a>
 8023216:	2508      	movs	r5, #8
 8023218:	e7b3      	b.n	8023182 <__hexnan+0x7a>
 802321a:	9b01      	ldr	r3, [sp, #4]
 802321c:	2b00      	cmp	r3, #0
 802321e:	d0dd      	beq.n	80231dc <__hexnan+0xd4>
 8023220:	f1c3 0320 	rsb	r3, r3, #32
 8023224:	f04f 32ff 	mov.w	r2, #4294967295
 8023228:	40da      	lsrs	r2, r3
 802322a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 802322e:	4013      	ands	r3, r2
 8023230:	f846 3c04 	str.w	r3, [r6, #-4]
 8023234:	e7d2      	b.n	80231dc <__hexnan+0xd4>
 8023236:	3f04      	subs	r7, #4
 8023238:	e7d0      	b.n	80231dc <__hexnan+0xd4>
 802323a:	2004      	movs	r0, #4
 802323c:	e7d5      	b.n	80231ea <__hexnan+0xe2>

0802323e <__ascii_mbtowc>:
 802323e:	b082      	sub	sp, #8
 8023240:	b901      	cbnz	r1, 8023244 <__ascii_mbtowc+0x6>
 8023242:	a901      	add	r1, sp, #4
 8023244:	b142      	cbz	r2, 8023258 <__ascii_mbtowc+0x1a>
 8023246:	b14b      	cbz	r3, 802325c <__ascii_mbtowc+0x1e>
 8023248:	7813      	ldrb	r3, [r2, #0]
 802324a:	600b      	str	r3, [r1, #0]
 802324c:	7812      	ldrb	r2, [r2, #0]
 802324e:	1e10      	subs	r0, r2, #0
 8023250:	bf18      	it	ne
 8023252:	2001      	movne	r0, #1
 8023254:	b002      	add	sp, #8
 8023256:	4770      	bx	lr
 8023258:	4610      	mov	r0, r2
 802325a:	e7fb      	b.n	8023254 <__ascii_mbtowc+0x16>
 802325c:	f06f 0001 	mvn.w	r0, #1
 8023260:	e7f8      	b.n	8023254 <__ascii_mbtowc+0x16>

08023262 <_realloc_r>:
 8023262:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023266:	4607      	mov	r7, r0
 8023268:	4614      	mov	r4, r2
 802326a:	460d      	mov	r5, r1
 802326c:	b921      	cbnz	r1, 8023278 <_realloc_r+0x16>
 802326e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8023272:	4611      	mov	r1, r2
 8023274:	f7fd ba1a 	b.w	80206ac <_malloc_r>
 8023278:	b92a      	cbnz	r2, 8023286 <_realloc_r+0x24>
 802327a:	f7fd f9a3 	bl	80205c4 <_free_r>
 802327e:	4625      	mov	r5, r4
 8023280:	4628      	mov	r0, r5
 8023282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8023286:	f000 f8dd 	bl	8023444 <_malloc_usable_size_r>
 802328a:	4284      	cmp	r4, r0
 802328c:	4606      	mov	r6, r0
 802328e:	d802      	bhi.n	8023296 <_realloc_r+0x34>
 8023290:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8023294:	d8f4      	bhi.n	8023280 <_realloc_r+0x1e>
 8023296:	4621      	mov	r1, r4
 8023298:	4638      	mov	r0, r7
 802329a:	f7fd fa07 	bl	80206ac <_malloc_r>
 802329e:	4680      	mov	r8, r0
 80232a0:	b908      	cbnz	r0, 80232a6 <_realloc_r+0x44>
 80232a2:	4645      	mov	r5, r8
 80232a4:	e7ec      	b.n	8023280 <_realloc_r+0x1e>
 80232a6:	42b4      	cmp	r4, r6
 80232a8:	4622      	mov	r2, r4
 80232aa:	4629      	mov	r1, r5
 80232ac:	bf28      	it	cs
 80232ae:	4632      	movcs	r2, r6
 80232b0:	f7fc fb6d 	bl	801f98e <memcpy>
 80232b4:	4629      	mov	r1, r5
 80232b6:	4638      	mov	r0, r7
 80232b8:	f7fd f984 	bl	80205c4 <_free_r>
 80232bc:	e7f1      	b.n	80232a2 <_realloc_r+0x40>
	...

080232c0 <_strtoul_l.isra.0>:
 80232c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80232c4:	4e34      	ldr	r6, [pc, #208]	@ (8023398 <_strtoul_l.isra.0+0xd8>)
 80232c6:	4686      	mov	lr, r0
 80232c8:	460d      	mov	r5, r1
 80232ca:	4628      	mov	r0, r5
 80232cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80232d0:	5d37      	ldrb	r7, [r6, r4]
 80232d2:	f017 0708 	ands.w	r7, r7, #8
 80232d6:	d1f8      	bne.n	80232ca <_strtoul_l.isra.0+0xa>
 80232d8:	2c2d      	cmp	r4, #45	@ 0x2d
 80232da:	d110      	bne.n	80232fe <_strtoul_l.isra.0+0x3e>
 80232dc:	782c      	ldrb	r4, [r5, #0]
 80232de:	2701      	movs	r7, #1
 80232e0:	1c85      	adds	r5, r0, #2
 80232e2:	f033 0010 	bics.w	r0, r3, #16
 80232e6:	d115      	bne.n	8023314 <_strtoul_l.isra.0+0x54>
 80232e8:	2c30      	cmp	r4, #48	@ 0x30
 80232ea:	d10d      	bne.n	8023308 <_strtoul_l.isra.0+0x48>
 80232ec:	7828      	ldrb	r0, [r5, #0]
 80232ee:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80232f2:	2858      	cmp	r0, #88	@ 0x58
 80232f4:	d108      	bne.n	8023308 <_strtoul_l.isra.0+0x48>
 80232f6:	786c      	ldrb	r4, [r5, #1]
 80232f8:	3502      	adds	r5, #2
 80232fa:	2310      	movs	r3, #16
 80232fc:	e00a      	b.n	8023314 <_strtoul_l.isra.0+0x54>
 80232fe:	2c2b      	cmp	r4, #43	@ 0x2b
 8023300:	bf04      	itt	eq
 8023302:	782c      	ldrbeq	r4, [r5, #0]
 8023304:	1c85      	addeq	r5, r0, #2
 8023306:	e7ec      	b.n	80232e2 <_strtoul_l.isra.0+0x22>
 8023308:	2b00      	cmp	r3, #0
 802330a:	d1f6      	bne.n	80232fa <_strtoul_l.isra.0+0x3a>
 802330c:	2c30      	cmp	r4, #48	@ 0x30
 802330e:	bf14      	ite	ne
 8023310:	230a      	movne	r3, #10
 8023312:	2308      	moveq	r3, #8
 8023314:	f04f 38ff 	mov.w	r8, #4294967295
 8023318:	2600      	movs	r6, #0
 802331a:	fbb8 f8f3 	udiv	r8, r8, r3
 802331e:	fb03 f908 	mul.w	r9, r3, r8
 8023322:	ea6f 0909 	mvn.w	r9, r9
 8023326:	4630      	mov	r0, r6
 8023328:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 802332c:	f1bc 0f09 	cmp.w	ip, #9
 8023330:	d810      	bhi.n	8023354 <_strtoul_l.isra.0+0x94>
 8023332:	4664      	mov	r4, ip
 8023334:	42a3      	cmp	r3, r4
 8023336:	dd1e      	ble.n	8023376 <_strtoul_l.isra.0+0xb6>
 8023338:	f1b6 3fff 	cmp.w	r6, #4294967295
 802333c:	d007      	beq.n	802334e <_strtoul_l.isra.0+0x8e>
 802333e:	4580      	cmp	r8, r0
 8023340:	d316      	bcc.n	8023370 <_strtoul_l.isra.0+0xb0>
 8023342:	d101      	bne.n	8023348 <_strtoul_l.isra.0+0x88>
 8023344:	45a1      	cmp	r9, r4
 8023346:	db13      	blt.n	8023370 <_strtoul_l.isra.0+0xb0>
 8023348:	fb00 4003 	mla	r0, r0, r3, r4
 802334c:	2601      	movs	r6, #1
 802334e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8023352:	e7e9      	b.n	8023328 <_strtoul_l.isra.0+0x68>
 8023354:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8023358:	f1bc 0f19 	cmp.w	ip, #25
 802335c:	d801      	bhi.n	8023362 <_strtoul_l.isra.0+0xa2>
 802335e:	3c37      	subs	r4, #55	@ 0x37
 8023360:	e7e8      	b.n	8023334 <_strtoul_l.isra.0+0x74>
 8023362:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8023366:	f1bc 0f19 	cmp.w	ip, #25
 802336a:	d804      	bhi.n	8023376 <_strtoul_l.isra.0+0xb6>
 802336c:	3c57      	subs	r4, #87	@ 0x57
 802336e:	e7e1      	b.n	8023334 <_strtoul_l.isra.0+0x74>
 8023370:	f04f 36ff 	mov.w	r6, #4294967295
 8023374:	e7eb      	b.n	802334e <_strtoul_l.isra.0+0x8e>
 8023376:	1c73      	adds	r3, r6, #1
 8023378:	d106      	bne.n	8023388 <_strtoul_l.isra.0+0xc8>
 802337a:	2322      	movs	r3, #34	@ 0x22
 802337c:	f8ce 3000 	str.w	r3, [lr]
 8023380:	4630      	mov	r0, r6
 8023382:	b932      	cbnz	r2, 8023392 <_strtoul_l.isra.0+0xd2>
 8023384:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8023388:	b107      	cbz	r7, 802338c <_strtoul_l.isra.0+0xcc>
 802338a:	4240      	negs	r0, r0
 802338c:	2a00      	cmp	r2, #0
 802338e:	d0f9      	beq.n	8023384 <_strtoul_l.isra.0+0xc4>
 8023390:	b106      	cbz	r6, 8023394 <_strtoul_l.isra.0+0xd4>
 8023392:	1e69      	subs	r1, r5, #1
 8023394:	6011      	str	r1, [r2, #0]
 8023396:	e7f5      	b.n	8023384 <_strtoul_l.isra.0+0xc4>
 8023398:	08027978 	.word	0x08027978

0802339c <_strtoul_r>:
 802339c:	f7ff bf90 	b.w	80232c0 <_strtoul_l.isra.0>

080233a0 <__ascii_wctomb>:
 80233a0:	4603      	mov	r3, r0
 80233a2:	4608      	mov	r0, r1
 80233a4:	b141      	cbz	r1, 80233b8 <__ascii_wctomb+0x18>
 80233a6:	2aff      	cmp	r2, #255	@ 0xff
 80233a8:	d904      	bls.n	80233b4 <__ascii_wctomb+0x14>
 80233aa:	228a      	movs	r2, #138	@ 0x8a
 80233ac:	601a      	str	r2, [r3, #0]
 80233ae:	f04f 30ff 	mov.w	r0, #4294967295
 80233b2:	4770      	bx	lr
 80233b4:	700a      	strb	r2, [r1, #0]
 80233b6:	2001      	movs	r0, #1
 80233b8:	4770      	bx	lr

080233ba <_raise_r>:
 80233ba:	291f      	cmp	r1, #31
 80233bc:	b538      	push	{r3, r4, r5, lr}
 80233be:	4605      	mov	r5, r0
 80233c0:	460c      	mov	r4, r1
 80233c2:	d904      	bls.n	80233ce <_raise_r+0x14>
 80233c4:	2316      	movs	r3, #22
 80233c6:	6003      	str	r3, [r0, #0]
 80233c8:	f04f 30ff 	mov.w	r0, #4294967295
 80233cc:	bd38      	pop	{r3, r4, r5, pc}
 80233ce:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80233d0:	b112      	cbz	r2, 80233d8 <_raise_r+0x1e>
 80233d2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80233d6:	b94b      	cbnz	r3, 80233ec <_raise_r+0x32>
 80233d8:	4628      	mov	r0, r5
 80233da:	f000 f831 	bl	8023440 <_getpid_r>
 80233de:	4622      	mov	r2, r4
 80233e0:	4601      	mov	r1, r0
 80233e2:	4628      	mov	r0, r5
 80233e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80233e8:	f000 b818 	b.w	802341c <_kill_r>
 80233ec:	2b01      	cmp	r3, #1
 80233ee:	d00a      	beq.n	8023406 <_raise_r+0x4c>
 80233f0:	1c59      	adds	r1, r3, #1
 80233f2:	d103      	bne.n	80233fc <_raise_r+0x42>
 80233f4:	2316      	movs	r3, #22
 80233f6:	6003      	str	r3, [r0, #0]
 80233f8:	2001      	movs	r0, #1
 80233fa:	e7e7      	b.n	80233cc <_raise_r+0x12>
 80233fc:	2100      	movs	r1, #0
 80233fe:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8023402:	4620      	mov	r0, r4
 8023404:	4798      	blx	r3
 8023406:	2000      	movs	r0, #0
 8023408:	e7e0      	b.n	80233cc <_raise_r+0x12>
	...

0802340c <raise>:
 802340c:	4b02      	ldr	r3, [pc, #8]	@ (8023418 <raise+0xc>)
 802340e:	4601      	mov	r1, r0
 8023410:	6818      	ldr	r0, [r3, #0]
 8023412:	f7ff bfd2 	b.w	80233ba <_raise_r>
 8023416:	bf00      	nop
 8023418:	2000004c 	.word	0x2000004c

0802341c <_kill_r>:
 802341c:	b538      	push	{r3, r4, r5, lr}
 802341e:	4d07      	ldr	r5, [pc, #28]	@ (802343c <_kill_r+0x20>)
 8023420:	2300      	movs	r3, #0
 8023422:	4604      	mov	r4, r0
 8023424:	4608      	mov	r0, r1
 8023426:	4611      	mov	r1, r2
 8023428:	602b      	str	r3, [r5, #0]
 802342a:	f7df fee3 	bl	80031f4 <_kill>
 802342e:	1c43      	adds	r3, r0, #1
 8023430:	d102      	bne.n	8023438 <_kill_r+0x1c>
 8023432:	682b      	ldr	r3, [r5, #0]
 8023434:	b103      	cbz	r3, 8023438 <_kill_r+0x1c>
 8023436:	6023      	str	r3, [r4, #0]
 8023438:	bd38      	pop	{r3, r4, r5, pc}
 802343a:	bf00      	nop
 802343c:	20068b1c 	.word	0x20068b1c

08023440 <_getpid_r>:
 8023440:	f7df bed0 	b.w	80031e4 <_getpid>

08023444 <_malloc_usable_size_r>:
 8023444:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8023448:	1f18      	subs	r0, r3, #4
 802344a:	2b00      	cmp	r3, #0
 802344c:	bfbc      	itt	lt
 802344e:	580b      	ldrlt	r3, [r1, r0]
 8023450:	18c0      	addlt	r0, r0, r3
 8023452:	4770      	bx	lr

08023454 <sqrtf>:
 8023454:	b508      	push	{r3, lr}
 8023456:	ed2d 8b02 	vpush	{d8}
 802345a:	eeb0 8a40 	vmov.f32	s16, s0
 802345e:	f000 f851 	bl	8023504 <__ieee754_sqrtf>
 8023462:	eeb4 8a48 	vcmp.f32	s16, s16
 8023466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802346a:	d60c      	bvs.n	8023486 <sqrtf+0x32>
 802346c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 802348c <sqrtf+0x38>
 8023470:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8023474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023478:	d505      	bpl.n	8023486 <sqrtf+0x32>
 802347a:	f7fc fa5b 	bl	801f934 <__errno>
 802347e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8023482:	2321      	movs	r3, #33	@ 0x21
 8023484:	6003      	str	r3, [r0, #0]
 8023486:	ecbd 8b02 	vpop	{d8}
 802348a:	bd08      	pop	{r3, pc}
 802348c:	00000000 	.word	0x00000000

08023490 <fmaxf>:
 8023490:	b508      	push	{r3, lr}
 8023492:	ed2d 8b02 	vpush	{d8}
 8023496:	eeb0 8a40 	vmov.f32	s16, s0
 802349a:	eef0 8a60 	vmov.f32	s17, s1
 802349e:	f000 f815 	bl	80234cc <__fpclassifyf>
 80234a2:	b930      	cbnz	r0, 80234b2 <fmaxf+0x22>
 80234a4:	eeb0 8a68 	vmov.f32	s16, s17
 80234a8:	eeb0 0a48 	vmov.f32	s0, s16
 80234ac:	ecbd 8b02 	vpop	{d8}
 80234b0:	bd08      	pop	{r3, pc}
 80234b2:	eeb0 0a68 	vmov.f32	s0, s17
 80234b6:	f000 f809 	bl	80234cc <__fpclassifyf>
 80234ba:	2800      	cmp	r0, #0
 80234bc:	d0f4      	beq.n	80234a8 <fmaxf+0x18>
 80234be:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80234c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80234c6:	dded      	ble.n	80234a4 <fmaxf+0x14>
 80234c8:	e7ee      	b.n	80234a8 <fmaxf+0x18>
	...

080234cc <__fpclassifyf>:
 80234cc:	ee10 3a10 	vmov	r3, s0
 80234d0:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 80234d4:	d00d      	beq.n	80234f2 <__fpclassifyf+0x26>
 80234d6:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 80234da:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 80234de:	d30a      	bcc.n	80234f6 <__fpclassifyf+0x2a>
 80234e0:	4b07      	ldr	r3, [pc, #28]	@ (8023500 <__fpclassifyf+0x34>)
 80234e2:	1e42      	subs	r2, r0, #1
 80234e4:	429a      	cmp	r2, r3
 80234e6:	d908      	bls.n	80234fa <__fpclassifyf+0x2e>
 80234e8:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 80234ec:	4258      	negs	r0, r3
 80234ee:	4158      	adcs	r0, r3
 80234f0:	4770      	bx	lr
 80234f2:	2002      	movs	r0, #2
 80234f4:	4770      	bx	lr
 80234f6:	2004      	movs	r0, #4
 80234f8:	4770      	bx	lr
 80234fa:	2003      	movs	r0, #3
 80234fc:	4770      	bx	lr
 80234fe:	bf00      	nop
 8023500:	007ffffe 	.word	0x007ffffe

08023504 <__ieee754_sqrtf>:
 8023504:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8023508:	4770      	bx	lr
	...

0802350c <_init>:
 802350c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802350e:	bf00      	nop
 8023510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8023512:	bc08      	pop	{r3}
 8023514:	469e      	mov	lr, r3
 8023516:	4770      	bx	lr

08023518 <_fini>:
 8023518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802351a:	bf00      	nop
 802351c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802351e:	bc08      	pop	{r3}
 8023520:	469e      	mov	lr, r3
 8023522:	4770      	bx	lr
