[
 {
  "InstFile" : "/home/lrw04/ddca/lab2/adder4/src/top.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "/home/lrw04/ddca/lab2/adder4/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "/home/lrw04/ddca/lab2/adder4/src/top.v",
    "InstLine" : 4,
    "InstName" : "adder",
    "ModuleFile" : "/home/lrw04/ddca/lab2/adder4/src/adder4.v",
    "ModuleLine" : 1,
    "ModuleName" : "adder4",
    "SubInsts" : [
     {
      "InstFile" : "/home/lrw04/ddca/lab2/adder4/src/adder4.v",
      "InstLine" : 3,
      "InstName" : "a1",
      "ModuleFile" : "/home/lrw04/ddca/lab2/adder4/src/full_adder.v",
      "ModuleLine" : 1,
      "ModuleName" : "full_adder"
     },
     {
      "InstFile" : "/home/lrw04/ddca/lab2/adder4/src/adder4.v",
      "InstLine" : 4,
      "InstName" : "a2",
      "ModuleFile" : "/home/lrw04/ddca/lab2/adder4/src/full_adder.v",
      "ModuleLine" : 1,
      "ModuleName" : "full_adder"
     },
     {
      "InstFile" : "/home/lrw04/ddca/lab2/adder4/src/adder4.v",
      "InstLine" : 5,
      "InstName" : "a3",
      "ModuleFile" : "/home/lrw04/ddca/lab2/adder4/src/full_adder.v",
      "ModuleLine" : 1,
      "ModuleName" : "full_adder"
     },
     {
      "InstFile" : "/home/lrw04/ddca/lab2/adder4/src/adder4.v",
      "InstLine" : 6,
      "InstName" : "a4",
      "ModuleFile" : "/home/lrw04/ddca/lab2/adder4/src/full_adder.v",
      "ModuleLine" : 1,
      "ModuleName" : "full_adder"
     }
    ]
   }
  ]
 }
]