Analysis & Synthesis report for TSL2561_test
Sun Sep 20 10:06:04 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |TSL2561_test|TSL2561:U1|IICState
  9. State Machine - |TSL2561_test|TSL2561:U1|i2c_master:u0|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: TSL2561:U1|i2c_master:u0
 16. Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Mod5
 17. Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Div3
 18. Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Mod4
 19. Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Div2
 20. Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Mod3
 21. Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Div1
 22. Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Mod2
 23. Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Mod0
 24. Port Connectivity Checks: "TSL2561:U1|i2c_master:u0"
 25. Port Connectivity Checks: "TSL2561:U1"
 26. Port Connectivity Checks: "seven_seg_display:U0"
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Sep 20 10:06:04 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; TSL2561_test                                    ;
; Top-level Entity Name              ; TSL2561_test                                    ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 1,464                                           ;
;     Total combinational functions  ; 1,415                                           ;
;     Dedicated logic registers      ; 183                                             ;
; Total registers                    ; 183                                             ;
; Total pins                         ; 31                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16Q240C8       ;                    ;
; Top-level entity name                                                      ; TSL2561_test       ; TSL2561_test       ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; TSL2561_test.vhd                 ; yes             ; User VHDL File               ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/TSL2561_test.vhd           ;         ;
; seven_seg_display.vhd            ; yes             ; Auto-Found VHDL File         ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/seven_seg_display.vhd      ;         ;
; tsl2561.vhd                      ; yes             ; Auto-Found VHDL File         ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/tsl2561.vhd                ;         ;
; i2c_master.vhd                   ; yes             ; Auto-Found VHDL File         ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/i2c_master.vhd             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc               ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc           ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                ;         ;
; db/lpm_divide_bbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/lpm_divide_bbm.tdf      ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/sign_div_unsign_9nh.tdf ;         ;
; db/alt_u_div_t8f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_t8f.tdf       ;         ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/add_sub_unc.tdf         ;         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/add_sub_vnc.tdf         ;         ;
; db/lpm_divide_nhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/lpm_divide_nhm.tdf      ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/sign_div_unsign_olh.tdf ;         ;
; db/alt_u_div_r5f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_r5f.tdf       ;         ;
; db/lpm_divide_qhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/lpm_divide_qhm.tdf      ;         ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/sign_div_unsign_rlh.tdf ;         ;
; db/alt_u_div_16f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_16f.tdf       ;         ;
; db/lpm_divide_4jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/lpm_divide_4jm.tdf      ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/sign_div_unsign_5nh.tdf ;         ;
; db/alt_u_div_l8f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_l8f.tdf       ;         ;
; db/lpm_divide_dbm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/lpm_divide_dbm.tdf      ;         ;
; db/sign_div_unsign_bnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/sign_div_unsign_bnh.tdf ;         ;
; db/alt_u_div_19f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/willy7086/Desktop/Quartus/VHDL/TSL2561_test/db/alt_u_div_19f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,464     ;
;                                             ;           ;
; Total combinational functions               ; 1415      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 371       ;
;     -- 3 input functions                    ; 381       ;
;     -- <=2 input functions                  ; 663       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 988       ;
;     -- arithmetic mode                      ; 427       ;
;                                             ;           ;
; Total registers                             ; 183       ;
;     -- Dedicated logic registers            ; 183       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 31        ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 170       ;
; Total fan-out                               ; 4422      ;
; Average fan-out                             ; 2.66      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; |TSL2561_test                             ; 1415 (0)          ; 183 (0)      ; 0           ; 0            ; 0       ; 0         ; 31   ; 0            ; |TSL2561_test                                                                                                            ; work         ;
;    |TSL2561:U1|                           ; 1385 (115)        ; 159 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1                                                                                                 ; work         ;
;       |i2c_master:u0|                     ; 106 (106)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|i2c_master:u0                                                                                   ; work         ;
;       |lpm_divide:Div1|                   ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_4jm:auto_generated|  ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Div1|lpm_divide_4jm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_5nh:divider| ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Div1|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider                       ; work         ;
;                |alt_u_div_l8f:divider|    ; 123 (123)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Div1|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider ; work         ;
;       |lpm_divide:Div2|                   ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Div2                                                                                 ; work         ;
;          |lpm_divide_qhm:auto_generated|  ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Div2|lpm_divide_qhm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_rlh:divider| ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Div2|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider                       ; work         ;
;                |alt_u_div_16f:divider|    ; 157 (157)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Div2|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_16f:divider ; work         ;
;       |lpm_divide:Div3|                   ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Div3                                                                                 ; work         ;
;          |lpm_divide_nhm:auto_generated|  ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Div3|lpm_divide_nhm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_olh:divider| ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Div3|lpm_divide_nhm:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                |alt_u_div_r5f:divider|    ; 134 (134)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Div3|lpm_divide_nhm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_r5f:divider ; work         ;
;       |lpm_divide:Mod0|                   ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_dbm:auto_generated|  ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod0|lpm_divide_dbm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bnh:divider| ; 67 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod0|lpm_divide_dbm:auto_generated|sign_div_unsign_bnh:divider                       ; work         ;
;                |alt_u_div_19f:divider|    ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod0|lpm_divide_dbm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_19f:divider ; work         ;
;       |lpm_divide:Mod2|                   ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod2                                                                                 ; work         ;
;          |lpm_divide_bbm:auto_generated|  ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod2|lpm_divide_bbm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_9nh:divider| ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod2|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;                |alt_u_div_t8f:divider|    ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod2|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ; work         ;
;       |lpm_divide:Mod3|                   ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod3                                                                                 ; work         ;
;          |lpm_divide_bbm:auto_generated|  ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod3|lpm_divide_bbm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_9nh:divider| ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod3|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;                |alt_u_div_t8f:divider|    ; 150 (150)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod3|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ; work         ;
;       |lpm_divide:Mod4|                   ; 224 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod4                                                                                 ; work         ;
;          |lpm_divide_bbm:auto_generated|  ; 224 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod4|lpm_divide_bbm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_9nh:divider| ; 224 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod4|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;                |alt_u_div_t8f:divider|    ; 224 (224)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod4|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ; work         ;
;       |lpm_divide:Mod5|                   ; 272 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod5                                                                                 ; work         ;
;          |lpm_divide_bbm:auto_generated|  ; 272 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod5|lpm_divide_bbm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_9nh:divider| ; 272 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod5|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;                |alt_u_div_t8f:divider|    ; 272 (272)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|TSL2561:U1|lpm_divide:Mod5|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ; work         ;
;    |seven_seg_display:U0|                 ; 30 (30)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TSL2561_test|seven_seg_display:U0                                                                                       ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TSL2561_test|TSL2561:U1|IICState                                                                                                                                                                                                                                                           ;
+---------------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; IICState.s11 ; IICState.s10 ; IICState.s9 ; IICState.s8 ; IICState.s7 ; IICState.s6 ; IICState.s5 ; IICState.s4 ; IICState.s3 ; IICState.s2 ; IICState.s1 ; IICState.s0 ; IICState.POWER_ON_5 ; IICState.POWER_ON_4 ; IICState.POWER_ON_3 ; IICState.POWER_ON_2 ; IICState.POWER_ON_1 ;
+---------------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; IICState.POWER_ON_1 ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; IICState.POWER_ON_2 ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
; IICState.POWER_ON_3 ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ;
; IICState.POWER_ON_4 ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ;
; IICState.POWER_ON_5 ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s0         ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s1         ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s2         ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s3         ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s4         ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s5         ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s6         ; 0            ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s7         ; 0            ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s8         ; 0            ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s9         ; 0            ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s10        ; 0            ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; IICState.s11        ; 1            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
+---------------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TSL2561_test|TSL2561:U1|i2c_master:u0|state                                                                                     ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; Name           ; state.stop ; state.mstr_ack ; state.slv_ack2 ; state.rd ; state.wr ; state.slv_ack1 ; state.command ; state.start ; state.ready ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; state.ready    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 0           ;
; state.start    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 1           ; 1           ;
; state.command  ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 1             ; 0           ; 1           ;
; state.slv_ack1 ; 0          ; 0              ; 0              ; 0        ; 0        ; 1              ; 0             ; 0           ; 1           ;
; state.wr       ; 0          ; 0              ; 0              ; 0        ; 1        ; 0              ; 0             ; 0           ; 1           ;
; state.rd       ; 0          ; 0              ; 0              ; 1        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack2 ; 0          ; 0              ; 1              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.mstr_ack ; 0          ; 1              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.stop     ; 1          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+----------------------------------------+-------------------------------------------------+
; Register name                          ; Reason for Removal                              ;
+----------------------------------------+-------------------------------------------------+
; TSL2561:U1|data_wr[3]                  ; Merged with TSL2561:U1|data_wr[2]               ;
; TSL2561:U1|data_wr[5,6]                ; Merged with TSL2561:U1|data_wr[4]               ;
; TSL2561:U1|addr[3..5]                  ; Merged with TSL2561:U1|addr[0]                  ;
; TSL2561:U1|addr[2,6]                   ; Merged with TSL2561:U1|addr[1]                  ;
; TSL2561:U1|i2c_master:u0|addr_rw[3,7]  ; Merged with TSL2561:U1|i2c_master:u0|addr_rw[2] ;
; TSL2561:U1|i2c_master:u0|addr_rw[4..6] ; Merged with TSL2561:U1|i2c_master:u0|addr_rw[1] ;
; TSL2561:U1|i2c_master:u0|data_tx[5,6]  ; Merged with TSL2561:U1|i2c_master:u0|data_tx[4] ;
; TSL2561:U1|i2c_master:u0|data_tx[3]    ; Merged with TSL2561:U1|i2c_master:u0|data_tx[2] ;
; TSL2561:U1|addr[0]                     ; Stuck at VCC due to stuck port data_in          ;
; TSL2561:U1|i2c_master:u0|addr_rw[1]    ; Stuck at VCC due to stuck port data_in          ;
; TSL2561:U1|addr[1]                     ; Stuck at GND due to stuck port data_in          ;
; TSL2561:U1|i2c_master:u0|addr_rw[2]    ; Stuck at GND due to stuck port data_in          ;
; TSL2561:U1|data_wr[4]                  ; Stuck at GND due to stuck port data_in          ;
; TSL2561:U1|i2c_master:u0|data_tx[4]    ; Stuck at GND due to stuck port data_in          ;
; seven_seg_display:U0|FD[11..50]        ; Lost fanout                                     ;
; Total Number of Removed Registers = 62 ;                                                 ;
+----------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                ;
+-----------------------+---------------------------+----------------------------------------+
; Register name         ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------------+---------------------------+----------------------------------------+
; TSL2561:U1|data_wr[4] ; Stuck at GND              ; TSL2561:U1|i2c_master:u0|data_tx[4]    ;
;                       ; due to stuck port data_in ;                                        ;
+-----------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 183   ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 129   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; seven_seg_display:U0|digit[1]          ; 2       ;
; seven_seg_display:U0|digit[2]          ; 2       ;
; seven_seg_display:U0|digit[3]          ; 2       ;
; TSL2561:U1|i2c_master:u0|busy          ; 18      ;
; TSL2561:U1|i2c_master:u0|sda_int       ; 2       ;
; TSL2561:U1|i2c_master:u0|bit_cnt[0]    ; 21      ;
; TSL2561:U1|i2c_master:u0|bit_cnt[2]    ; 21      ;
; TSL2561:U1|i2c_master:u0|bit_cnt[1]    ; 22      ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TSL2561_test|TSL2561:U1|i2c_master:u0|addr_rw[1] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |TSL2561_test|TSL2561:U1|addr[1]                  ;
; 9:1                ; 26 bits   ; 156 LEs       ; 26 LEs               ; 130 LEs                ; Yes        ; |TSL2561_test|TSL2561:U1|cnt_delay[12]            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TSL2561_test|TSL2561:U1|i2c_master:u0|bit_cnt[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TSL2561_test|seven_seg_display:U0|Mux3           ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |TSL2561_test|TSL2561:U1|IICState                 ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |TSL2561_test|TSL2561:U1|IICState                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TSL2561:U1|i2c_master:u0 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk      ; 50000000 ; Signed Integer                            ;
; bus_clk        ; 150000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                           ;
; LPM_WIDTHD             ; 14             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_bbm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                           ;
; LPM_WIDTHD             ; 14             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_bbm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                           ;
; LPM_WIDTHD             ; 7              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_qhm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                           ;
; LPM_WIDTHD             ; 14             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_bbm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_4jm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                           ;
; LPM_WIDTHD             ; 14             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_bbm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TSL2561:U1|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                           ;
; LPM_WIDTHD             ; 15             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_dbm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TSL2561:U1|i2c_master:u0"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TSL2561:U1"                                                                                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; tsl2561_data[19..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "seven_seg_display:U0" ;
+--------+-------+----------+----------------------+
; Port   ; Type  ; Severity ; Details              ;
+--------+-------+----------+----------------------+
; cathed ; Input ; Info     ; Stuck at GND         ;
+--------+-------+----------+----------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Sep 20 10:05:59 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TSL2561_test -c TSL2561_test
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file tsl2561_test.vhd
    Info (12022): Found design unit 1: TSL2561_test-main
    Info (12023): Found entity 1: TSL2561_test
Info (12127): Elaborating entity "TSL2561_test" for the top level hierarchy
Warning (12125): Using design file seven_seg_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: seven_seg_display-main
    Info (12023): Found entity 1: seven_seg_display
Info (12128): Elaborating entity "seven_seg_display" for hierarchy "seven_seg_display:U0"
Warning (10492): VHDL Process Statement warning at seven_seg_display.vhd(33): signal "cathed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at seven_seg_display.vhd(26): inferring latch(es) for signal or variable "number", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "number[9][1]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[9][2]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[9][3]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[9][4]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[9][5]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[9][6]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[9][7]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[8][1]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[8][2]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[8][3]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[8][4]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[8][5]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[8][6]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[8][7]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[7][1]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[7][2]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[7][3]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[7][4]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[7][5]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[7][6]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[7][7]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[6][1]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[6][2]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[6][3]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[6][4]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[6][5]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[6][6]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[6][7]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[5][1]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[5][2]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[5][3]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[5][4]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[5][5]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[5][6]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[5][7]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[4][1]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[4][2]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[4][3]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[4][4]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[4][5]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[4][6]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[4][7]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[3][1]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[3][2]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[3][3]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[3][4]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[3][5]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[3][6]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[3][7]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[2][1]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[2][2]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[2][3]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[2][4]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[2][5]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[2][6]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[2][7]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[1][1]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[1][2]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[1][3]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[1][4]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[1][5]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[1][6]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[1][7]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[0][1]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[0][2]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[0][3]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[0][4]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[0][5]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[0][6]" at seven_seg_display.vhd(26)
Info (10041): Inferred latch for "number[0][7]" at seven_seg_display.vhd(26)
Warning (12125): Using design file tsl2561.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: TSL2561-beh
    Info (12023): Found entity 1: TSL2561
Info (12128): Elaborating entity "TSL2561" for hierarchy "TSL2561:U1"
Warning (10036): Verilog HDL or VHDL warning at tsl2561.vhd(45): object "ack_error" assigned a value but never read
Warning (12125): Using design file i2c_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: i2c_master-logic
    Info (12023): Found entity 1: i2c_master
Info (12128): Elaborating entity "i2c_master" for hierarchy "TSL2561:U1|i2c_master:u0"
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TSL2561:U1|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TSL2561:U1|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TSL2561:U1|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TSL2561:U1|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TSL2561:U1|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TSL2561:U1|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TSL2561:U1|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TSL2561:U1|Mod0"
Info (12130): Elaborated megafunction instantiation "TSL2561:U1|lpm_divide:Mod5"
Info (12133): Instantiated megafunction "TSL2561:U1|lpm_divide:Mod5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf
    Info (12023): Found entity 1: lpm_divide_bbm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf
    Info (12023): Found entity 1: alt_u_div_t8f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12130): Elaborated megafunction instantiation "TSL2561:U1|lpm_divide:Div3"
Info (12133): Instantiated megafunction "TSL2561:U1|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf
    Info (12023): Found entity 1: lpm_divide_nhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf
    Info (12023): Found entity 1: alt_u_div_r5f
Info (12130): Elaborated megafunction instantiation "TSL2561:U1|lpm_divide:Div2"
Info (12133): Instantiated megafunction "TSL2561:U1|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf
    Info (12023): Found entity 1: lpm_divide_qhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf
    Info (12023): Found entity 1: alt_u_div_16f
Info (12130): Elaborated megafunction instantiation "TSL2561:U1|lpm_divide:Div1"
Info (12133): Instantiated megafunction "TSL2561:U1|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf
    Info (12023): Found entity 1: lpm_divide_4jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf
    Info (12023): Found entity 1: alt_u_div_l8f
Info (12130): Elaborated megafunction instantiation "TSL2561:U1|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "TSL2561:U1|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf
    Info (12023): Found entity 1: lpm_divide_dbm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_19f.tdf
    Info (12023): Found entity 1: alt_u_div_19f
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "TSLSCL" and its non-tri-state driver.
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "TSLSCL" is moved to its source
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "TSLSCL~synth"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 40 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "TSL2561:U1|lpm_divide:Mod3|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_13_result_int[0]~0"
    Info (17048): Logic cell "TSL2561:U1|lpm_divide:Mod3|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_12~18"
    Info (17048): Logic cell "TSL2561:U1|lpm_divide:Mod3|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "TSL2561:U1|lpm_divide:Mod3|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_11_result_int[0]~24"
    Info (17048): Logic cell "TSL2561:U1|lpm_divide:Mod3|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_12_result_int[0]~26"
    Info (17048): Logic cell "TSL2561:U1|lpm_divide:Mod2|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_4~0"
    Info (17048): Logic cell "TSL2561:U1|lpm_divide:Mod2|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|op_3~18"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1507 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 27 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1476 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4695 megabytes
    Info: Processing ended: Sun Sep 20 10:06:04 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


