# jie_MAX_7219(非同步設計)

```verilog
module jie_MAX_7219(clk_sys, rst, CS, SCLK, SDA);
	/*-------in/output------*/
	input       clk_sys, rst;
	output wire SDA, CS, SCLK;
	/*-------variables------*/
	reg [3:0]counter = 4'd0;
	wire ready;
	wire countEN, rstcount, SHEN, LDEN, finish;
	reg [15:0]Q;
	reg [15:0]regdata;
	reg [3:0]index = 4'd0;
	reg clk_1M = 1'b0;
	reg [4:0]cnt = 5'd0;
	/*-------assign wire------*/
	assign SDA = (SHEN)?(Q[15]):(1'b0);
	assign ready = 1'b1;
	/*-------div------*/
	always@(posedge clk_sys or negedge rst)begin
		if(!rst)begin
			clk_1M <= 1'b0;
			cnt    <= 5'd0;
		end
		else begin
			if(cnt>=5'd25)begin
				clk_1M <= ~clk_1M;
				cnt    <= 5'd0;
			end
			else cnt <= cnt + 5'd1;
		end
	end
	/*-------ctrl counter------*/
	always@(posedge clk_1M or negedge rst)begin
		if(~rst)begin
			counter <= 4'd0;
		end
		else begin
			if(rstcount)    counter <= 4'd0;
			else if(countEN)counter <= counter + 4'd1;
			else              counter <= 4'd0;
		end
	end
	/*-------send data------*/
	always@(posedge clk_1M or negedge rst)begin
		if(!rst)begin
			Q <= 16'd0;
		end
		else begin
			if(LDEN)     Q <= regdata;
			else if(SHEN)Q[15:0] <= {Q[14:0], 1'b0};
			else         Q <= 16'd0;
		end
	end
	/*-------instruction/data------*/
	always@(posedge SCLK or negedge rst)begin
		if(!rst)begin
			regdata <= {8'h00, 8'h00};
		end
		else begin
			case(index)
				4'h0:regdata <= {8'h00, 8'h00};
				4'h1:regdata <= {8'h01, 8'b00000000};
				4'h2:regdata <= {8'h02, 8'b01100110};
				4'h3:regdata <= {8'h03, 8'b11111111};
				4'h4:regdata <= {8'h04, 8'b11111111};
				4'h5:regdata <= {8'h05, 8'b11111111};
				4'h6:regdata <= {8'h06, 8'b01111110};
				4'h7:regdata <= {8'h07, 8'b00111100};
				4'h8:regdata <= {8'h08, 8'b00011000};
				4'h9:regdata <= {8'h09, 8'h00};//decode
				4'hA:regdata <= {8'h0A, 8'h00};//light
				4'hB:regdata <= {8'h0B, 8'h07};//scanline
				4'hC:regdata <= {8'h0C, 8'h01};//shutdown
				//4'hD:regdata <= {8'h0D, 8'h00};
				//4'hE:regdata <= {8'h0E, 8'h00};
				4'hF:regdata <= {8'h0F, 8'h00};
				default:regdata <= {8'h00, 8'h00};
			endcase			
		end
	end
	/*-------instruction/data's index------*/
	always@(posedge finish or negedge rst)begin
		if(!rst)index <= 4'd0;
		else index <= index + 4'd1;
	end
	SPI U0(
		.clk_sys(clk_1M), 
		.rst(rst),
		.SCLK(SCLK),
		.CS(CS),
		.count(counter),
		.countEN(countEN),
		.rstcount(rstcount),
		.ready(ready),
		.finish(finish),
		.SHEN(SHEN),
		.LDEN(LDEN)
	);
	endmodule
```

## TestBench

```verilog
`timescale 10ns/1ns
	module tb_jie_MAX_7219();
	reg  clk_sys, rst;
	wire SDA, CS, SCLK;
	jie_MAX_7219 UUT(
		.clk_sys(clk_sys),
		.rst(rst),
		.CS(CS),
		.SCLK(SCLK),
		.SDA(SDA)
	);
	initial begin
		clk_sys <= 1'b0;
		rst <= 1'b0;
		repeat(5)@(posedge clk_sys)rst <= 1'b0;
		rst <= 1'b1;
	end
	always begin
		#5 clk_sys <= ~clk_sys;
	end
	endmodule
```

![jie_MAX_7219(%E9%9D%9E%E5%90%8C%E6%AD%A5%E8%A8%AD%E8%A8%88)%20537f9e5b555b4c8b9c93d8cbe2ae4a52/Untitled.png](jie_MAX_7219(%E9%9D%9E%E5%90%8C%E6%AD%A5%E8%A8%AD%E8%A8%88)%20537f9e5b555b4c8b9c93d8cbe2ae4a52/Untitled.png)