<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 44</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:8px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:16px;font-family:Times;color:#0860a8;}
	.ft07{font-size:8px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page44-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a044.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">2-14&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INTEL</p>
<p style="position:absolute;top:45px;left:101px;white-space:nowrap" class="ft02">®</p>
<p style="position:absolute;top:47px;left:112px;white-space:nowrap" class="ft01">&#160;64&#160;AND IA-32&#160;ARCHITECTURES</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft09">—&#160;Enhanced loop&#160;streaming&#160;to improve front end&#160;performance&#160;and reduce power&#160;consumption.<br/>—&#160;Deeper&#160;buffering in out-of-order&#160;engine&#160;to&#160;extract parallelism.<br/>—&#160;Enhanced execution&#160;units to&#160;provide acceleration&#160;in&#160;CRC, string/text&#160;processing and&#160;data&#160;shuffling.</p>
<p style="position:absolute;top:170px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:171px;left:93px;white-space:nowrap" class="ft010"><b>Smart Memory Access<br/></b>—&#160;Integrated memory controller&#160;provides&#160;low-latency access&#160;to system&#160;memory and scalable memory&#160;</p>
<p style="position:absolute;top:211px;left:119px;white-space:nowrap" class="ft03">bandwidth</p>
<p style="position:absolute;top:235px;left:93px;white-space:nowrap" class="ft09">—&#160;New cache hierarchy&#160;organization&#160;with&#160;shared, inclusive L3 to&#160;reduce&#160;snoop traffic<br/>—&#160;Two level TLBs and increased TLB size.<br/>—&#160;Fast unaligned memory access.</p>
<p style="position:absolute;top:305px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:306px;left:93px;white-space:nowrap" class="ft08"><b>HyperThreading Technology<br/></b>—&#160;Provides&#160;two hardware threads (logical processors) per core.<br/>—&#160;Takes advantage of 4-wide&#160;execution engine,&#160;large L3,&#160;and massive&#160;memory bandwidth.</p>
<p style="position:absolute;top:376px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:376px;left:93px;white-space:nowrap" class="ft08"><b>Dedicated Power management Innovations<br/></b>—&#160;Integrated microcontroller&#160;with optimized embedded&#160;firmware to&#160;manage power&#160;consumption.<br/>—&#160;Embedded&#160;real-time&#160;sensors for temperature, current, and&#160;power.<br/>—&#160;Integrated power&#160;gate to turn off/on per-core&#160;power consumption<br/>—&#160;Versatility to&#160;reduce&#160;power consumption of&#160;memory,&#160;link&#160;subsystems.</p>
<p style="position:absolute;top:523px;left:68px;white-space:nowrap" class="ft06">2.2.6 Intel</p>
<p style="position:absolute;top:526px;left:185px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:523px;left:194px;white-space:nowrap" class="ft06">&#160;Microarchitecture&#160;Code Name Sandy Bridge</p>
<p style="position:absolute;top:553px;left:68px;white-space:nowrap" class="ft03">Intel</p>
<p style="position:absolute;top:551px;left:99px;white-space:nowrap" class="ft07">®</p>
<p style="position:absolute;top:553px;left:110px;white-space:nowrap" class="ft03">&#160;microarchitecture code name&#160;Sandy Bridge&#160;builds on the&#160;successes of Intel</p>
<p style="position:absolute;top:551px;left:620px;white-space:nowrap" class="ft07">®</p>
<p style="position:absolute;top:553px;left:631px;white-space:nowrap" class="ft03">&#160;Core™&#160;microarchitecture and&#160;</p>
<p style="position:absolute;top:570px;left:68px;white-space:nowrap" class="ft03">Intel&#160;microarchitecture code name Nehalem.&#160;It&#160;offers the&#160;following&#160;innovative&#160;features:</p>
<p style="position:absolute;top:592px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:592px;left:93px;white-space:nowrap" class="ft08">Intel Advanced&#160;Vector&#160;Extensions&#160;(Intel AVX)<br/>—&#160;256-bit floating-point instruction set extensions to&#160;the 128-bit Intel Streaming&#160;SIMD&#160;Extensions,&#160;providing&#160;</p>
<p style="position:absolute;top:633px;left:119px;white-space:nowrap" class="ft03">up&#160;to&#160;2X&#160;performance benefits relative&#160;to 128-bit&#160;code.</p>
<p style="position:absolute;top:657px;left:93px;white-space:nowrap" class="ft09">—&#160;Non-destructive&#160;destination&#160;encoding offers&#160;more flexible coding&#160;techniques.<br/>—&#160;Supports&#160;flexible migration and co-existence between 256-bit AVX&#160;code,&#160;128-bit AVX code&#160;and legacy 128-</p>
<p style="position:absolute;top:697px;left:119px;white-space:nowrap" class="ft03">bit SSE&#160;code.</p>
<p style="position:absolute;top:719px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:720px;left:93px;white-space:nowrap" class="ft09">Enhanced front-end&#160;and execution engine<br/>—&#160;New decoded Icache component that&#160;improves&#160;front-end&#160;bandwidth and reduces branch&#160;misprediction&#160;</p>
<p style="position:absolute;top:760px;left:119px;white-space:nowrap" class="ft03">penalty.</p>
<p style="position:absolute;top:784px;left:93px;white-space:nowrap" class="ft09">—&#160;Advanced branch prediction.<br/>—&#160;Additional macro-fusion&#160;support.<br/>—&#160;Larger dynamic execution&#160;window.<br/>—&#160;Multi-precision integer arithmetic&#160;enhancements (ADC/SBB, MUL/IMUL).<br/>—&#160;LEA bandwidth&#160;improvement.<br/>—&#160;Reduction of general&#160;execution&#160;stalls (read ports,&#160;writeback&#160;conflicts,&#160;bypass latency,&#160;partial&#160;stalls).<br/>—&#160;Fast&#160;floating-point&#160;exception handling.<br/>—&#160;XSAVE/XRSTORE performance&#160;improvements&#160;and XSAVEOPT new instruction.</p>
<p style="position:absolute;top:974px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:975px;left:93px;white-space:nowrap" class="ft09">Cache hierarchy improvements for wider&#160;data&#160;path<br/>—&#160;Doubling of bandwidth enabled&#160;by&#160;two&#160;symmetric ports for memory&#160;operation.<br/>—&#160;Simultaneous&#160;handling of more&#160;in-flight loads and stores&#160;enabled by increased&#160;buffers.<br/>—&#160;Internal&#160;bandwidth of two loads and&#160;one store&#160;each&#160;cycle.</p>
</div>
</body>
</html>
