// memory data file (do not edit the following line - required for mem load use)
// instance=/Processor_tb/processor/registers/general_regester
// format=mti addressradix=d dataradix=u version=1.0 wordsperline=1
 0:     1
 1:     0
 2:     2
 3:     0
 4:     8
 5:    39
 6:    30
 7:     0
 8:   112
 9:     0
10:     0
