#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* CR1 */
CR1_Sync_ctrl_reg__0__MASK EQU 0x01
CR1_Sync_ctrl_reg__0__POS EQU 0
CR1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
CR1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
CR1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
CR1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
CR1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
CR1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
CR1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
CR1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
CR1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
CR1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
CR1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
CR1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
CR1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB14_CTL
CR1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
CR1_Sync_ctrl_reg__MASK EQU 0x01
CR1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
CR1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
CR1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

/* CR3 */
CR3_Sync_ctrl_reg__0__MASK EQU 0x01
CR3_Sync_ctrl_reg__0__POS EQU 0
CR3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
CR3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
CR3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
CR3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
CR3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
CR3_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
CR3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
CR3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
CR3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
CR3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
CR3_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
CR3_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
CR3_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB01_CTL
CR3_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
CR3_Sync_ctrl_reg__MASK EQU 0x01
CR3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
CR3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
CR3_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB01_MSK

/* CR4 */
CR4_Sync_ctrl_reg__0__MASK EQU 0x01
CR4_Sync_ctrl_reg__0__POS EQU 0
CR4_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
CR4_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
CR4_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
CR4_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
CR4_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
CR4_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
CR4_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
CR4_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
CR4_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
CR4_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
CR4_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
CR4_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
CR4_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
CR4_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
CR4_Sync_ctrl_reg__MASK EQU 0x01
CR4_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CR4_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
CR4_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Rx_1__0__MASK EQU 0x08
Rx_1__0__PC EQU CYREG_IO_PC_PRT15_PC3
Rx_1__0__PORT EQU 15
Rx_1__0__SHIFT EQU 3
Rx_1__AG EQU CYREG_PRT15_AG
Rx_1__AMUX EQU CYREG_PRT15_AMUX
Rx_1__BIE EQU CYREG_PRT15_BIE
Rx_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rx_1__BYP EQU CYREG_PRT15_BYP
Rx_1__CTL EQU CYREG_PRT15_CTL
Rx_1__DM0 EQU CYREG_PRT15_DM0
Rx_1__DM1 EQU CYREG_PRT15_DM1
Rx_1__DM2 EQU CYREG_PRT15_DM2
Rx_1__DR EQU CYREG_PRT15_DR
Rx_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Rx_1__MASK EQU 0x08
Rx_1__PORT EQU 15
Rx_1__PRT EQU CYREG_PRT15_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rx_1__PS EQU CYREG_PRT15_PS
Rx_1__SHIFT EQU 3
Rx_1__SLW EQU CYREG_PRT15_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Tx_1__0__MASK EQU 0x04
Tx_1__0__PC EQU CYREG_IO_PC_PRT15_PC2
Tx_1__0__PORT EQU 15
Tx_1__0__SHIFT EQU 2
Tx_1__AG EQU CYREG_PRT15_AG
Tx_1__AMUX EQU CYREG_PRT15_AMUX
Tx_1__BIE EQU CYREG_PRT15_BIE
Tx_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Tx_1__BYP EQU CYREG_PRT15_BYP
Tx_1__CTL EQU CYREG_PRT15_CTL
Tx_1__DM0 EQU CYREG_PRT15_DM0
Tx_1__DM1 EQU CYREG_PRT15_DM1
Tx_1__DM2 EQU CYREG_PRT15_DM2
Tx_1__DR EQU CYREG_PRT15_DR
Tx_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Tx_1__MASK EQU 0x04
Tx_1__PORT EQU 15
Tx_1__PRT EQU CYREG_PRT15_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Tx_1__PS EQU CYREG_PRT15_PS
Tx_1__SHIFT EQU 2
Tx_1__SLW EQU CYREG_PRT15_SLW

/* CAN_1_CanIP */
CAN_1_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_1_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_1_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_1_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_1_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_1_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_1_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_1_CanIP__PM_ACT_MSK EQU 0x01
CAN_1_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_1_CanIP__PM_STBY_MSK EQU 0x01
CAN_1_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_1_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_1_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_1_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_1_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_1_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_1_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_1_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_1_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_1_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_1_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_1_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_1_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_1_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_1_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_1_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_1_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_1_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_1_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_1_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_1_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_1_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_1_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_1_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_1_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_1_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_1_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_1_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_1_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_1_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_1_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_1_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_1_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_1_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_1_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_1_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_1_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_1_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_1_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_1_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_1_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_1_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_1_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_1_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_1_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_1_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_1_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_1_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_1_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_1_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_1_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_1_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_1_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_1_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_1_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_1_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_1_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_1_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_1_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_1_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_1_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_1_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_1_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_1_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_1_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_1_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_1_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_1_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_1_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_1_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_1_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_1_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_1_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_1_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_1_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_1_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_1_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_1_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_1_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_1_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_1_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_1_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_1_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_1_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_1_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_1_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_1_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_1_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_1_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_1_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_1_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_1_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_1_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_1_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_1_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_1_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_1_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_1_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_1_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_1_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_1_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_1_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_1_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_1_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_1_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_1_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_1_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_1_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_1_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_1_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_1_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_1_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_1_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_1_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_1_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_1_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_1_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_1_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_1_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_1_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_1_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_1_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_1_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_1_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_1_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_1_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_1_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_1_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_1_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_1_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_1_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_1_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_1_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_1_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_1_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_1_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_1_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_1_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_1_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_1_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_1_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_1_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_1_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_1_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_1_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_1_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_1_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_1_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_1_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_1_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_1_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_1_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_1_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_1_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_1_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_1_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_1_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_1_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_1_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_1_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID

/* CAN_1_isr */
CAN_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_1_isr__INTC_MASK EQU 0x10000
CAN_1_isr__INTC_NUMBER EQU 16
CAN_1_isr__INTC_PRIOR_NUM EQU 7
CAN_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PGA_1_SC */
PGA_1_SC__BST EQU CYREG_SC0_BST
PGA_1_SC__CLK EQU CYREG_SC0_CLK
PGA_1_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_1_SC__CMPINV_MASK EQU 0x01
PGA_1_SC__CPTR EQU CYREG_SC_CPTR
PGA_1_SC__CPTR_MASK EQU 0x01
PGA_1_SC__CR0 EQU CYREG_SC0_CR0
PGA_1_SC__CR1 EQU CYREG_SC0_CR1
PGA_1_SC__CR2 EQU CYREG_SC0_CR2
PGA_1_SC__MSK EQU CYREG_SC_MSK
PGA_1_SC__MSK_MASK EQU 0x01
PGA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_1_SC__PM_ACT_MSK EQU 0x01
PGA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_1_SC__PM_STBY_MSK EQU 0x01
PGA_1_SC__SR EQU CYREG_SC_SR
PGA_1_SC__SR_MASK EQU 0x01
PGA_1_SC__SW0 EQU CYREG_SC0_SW0
PGA_1_SC__SW10 EQU CYREG_SC0_SW10
PGA_1_SC__SW2 EQU CYREG_SC0_SW2
PGA_1_SC__SW3 EQU CYREG_SC0_SW3
PGA_1_SC__SW4 EQU CYREG_SC0_SW4
PGA_1_SC__SW6 EQU CYREG_SC0_SW6
PGA_1_SC__SW7 EQU CYREG_SC0_SW7
PGA_1_SC__SW8 EQU CYREG_SC0_SW8
PGA_1_SC__WRK1 EQU CYREG_SC_WRK1
PGA_1_SC__WRK1_MASK EQU 0x01

/* PGA_3_SC */
PGA_3_SC__BST EQU CYREG_SC1_BST
PGA_3_SC__CLK EQU CYREG_SC1_CLK
PGA_3_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_3_SC__CMPINV_MASK EQU 0x02
PGA_3_SC__CPTR EQU CYREG_SC_CPTR
PGA_3_SC__CPTR_MASK EQU 0x02
PGA_3_SC__CR0 EQU CYREG_SC1_CR0
PGA_3_SC__CR1 EQU CYREG_SC1_CR1
PGA_3_SC__CR2 EQU CYREG_SC1_CR2
PGA_3_SC__MSK EQU CYREG_SC_MSK
PGA_3_SC__MSK_MASK EQU 0x02
PGA_3_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_3_SC__PM_ACT_MSK EQU 0x02
PGA_3_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_3_SC__PM_STBY_MSK EQU 0x02
PGA_3_SC__SR EQU CYREG_SC_SR
PGA_3_SC__SR_MASK EQU 0x02
PGA_3_SC__SW0 EQU CYREG_SC1_SW0
PGA_3_SC__SW10 EQU CYREG_SC1_SW10
PGA_3_SC__SW2 EQU CYREG_SC1_SW2
PGA_3_SC__SW3 EQU CYREG_SC1_SW3
PGA_3_SC__SW4 EQU CYREG_SC1_SW4
PGA_3_SC__SW6 EQU CYREG_SC1_SW6
PGA_3_SC__SW7 EQU CYREG_SC1_SW7
PGA_3_SC__SW8 EQU CYREG_SC1_SW8
PGA_3_SC__WRK1 EQU CYREG_SC_WRK1
PGA_3_SC__WRK1_MASK EQU 0x02

/* PGA_4_SC */
PGA_4_SC__BST EQU CYREG_SC2_BST
PGA_4_SC__CLK EQU CYREG_SC2_CLK
PGA_4_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_4_SC__CMPINV_MASK EQU 0x04
PGA_4_SC__CPTR EQU CYREG_SC_CPTR
PGA_4_SC__CPTR_MASK EQU 0x04
PGA_4_SC__CR0 EQU CYREG_SC2_CR0
PGA_4_SC__CR1 EQU CYREG_SC2_CR1
PGA_4_SC__CR2 EQU CYREG_SC2_CR2
PGA_4_SC__MSK EQU CYREG_SC_MSK
PGA_4_SC__MSK_MASK EQU 0x04
PGA_4_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_4_SC__PM_ACT_MSK EQU 0x04
PGA_4_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_4_SC__PM_STBY_MSK EQU 0x04
PGA_4_SC__SR EQU CYREG_SC_SR
PGA_4_SC__SR_MASK EQU 0x04
PGA_4_SC__SW0 EQU CYREG_SC2_SW0
PGA_4_SC__SW10 EQU CYREG_SC2_SW10
PGA_4_SC__SW2 EQU CYREG_SC2_SW2
PGA_4_SC__SW3 EQU CYREG_SC2_SW3
PGA_4_SC__SW4 EQU CYREG_SC2_SW4
PGA_4_SC__SW6 EQU CYREG_SC2_SW6
PGA_4_SC__SW7 EQU CYREG_SC2_SW7
PGA_4_SC__SW8 EQU CYREG_SC2_SW8
PGA_4_SC__WRK1 EQU CYREG_SC_WRK1
PGA_4_SC__WRK1_MASK EQU 0x04

/* power */
power__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
power__0__MASK EQU 0x40
power__0__PC EQU CYREG_PRT1_PC6
power__0__PORT EQU 1
power__0__SHIFT EQU 6
power__AG EQU CYREG_PRT1_AG
power__AMUX EQU CYREG_PRT1_AMUX
power__BIE EQU CYREG_PRT1_BIE
power__BIT_MASK EQU CYREG_PRT1_BIT_MASK
power__BYP EQU CYREG_PRT1_BYP
power__CTL EQU CYREG_PRT1_CTL
power__DM0 EQU CYREG_PRT1_DM0
power__DM1 EQU CYREG_PRT1_DM1
power__DM2 EQU CYREG_PRT1_DM2
power__DR EQU CYREG_PRT1_DR
power__INP_DIS EQU CYREG_PRT1_INP_DIS
power__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
power__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
power__LCD_EN EQU CYREG_PRT1_LCD_EN
power__MASK EQU 0x40
power__PORT EQU 1
power__PRT EQU CYREG_PRT1_PRT
power__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
power__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
power__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
power__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
power__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
power__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
power__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
power__PS EQU CYREG_PRT1_PS
power__SHIFT EQU 6
power__SLW EQU CYREG_PRT1_SLW

/* power_comp_ctComp */
power_comp_ctComp__CLK EQU CYREG_CMP1_CLK
power_comp_ctComp__CMP_MASK EQU 0x02
power_comp_ctComp__CMP_NUMBER EQU 1
power_comp_ctComp__CR EQU CYREG_CMP1_CR
power_comp_ctComp__LUT__CR EQU CYREG_LUT1_CR
power_comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
power_comp_ctComp__LUT__MSK_MASK EQU 0x02
power_comp_ctComp__LUT__MSK_SHIFT EQU 1
power_comp_ctComp__LUT__MX EQU CYREG_LUT1_MX
power_comp_ctComp__LUT__SR EQU CYREG_LUT_SR
power_comp_ctComp__LUT__SR_MASK EQU 0x02
power_comp_ctComp__LUT__SR_SHIFT EQU 1
power_comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
power_comp_ctComp__PM_ACT_MSK EQU 0x02
power_comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
power_comp_ctComp__PM_STBY_MSK EQU 0x02
power_comp_ctComp__SW0 EQU CYREG_CMP1_SW0
power_comp_ctComp__SW2 EQU CYREG_CMP1_SW2
power_comp_ctComp__SW3 EQU CYREG_CMP1_SW3
power_comp_ctComp__SW4 EQU CYREG_CMP1_SW4
power_comp_ctComp__SW6 EQU CYREG_CMP1_SW6
power_comp_ctComp__TR0 EQU CYREG_CMP1_TR0
power_comp_ctComp__TR1 EQU CYREG_CMP1_TR1
power_comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
power_comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
power_comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
power_comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
power_comp_ctComp__WRK EQU CYREG_CMP_WRK
power_comp_ctComp__WRK_MASK EQU 0x02
power_comp_ctComp__WRK_SHIFT EQU 1

/* power_isr */
power_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
power_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
power_isr__INTC_MASK EQU 0x40
power_isr__INTC_NUMBER EQU 6
power_isr__INTC_PRIOR_NUM EQU 7
power_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
power_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
power_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Comp_1_ctComp */
Comp_1_ctComp__CLK EQU CYREG_CMP2_CLK
Comp_1_ctComp__CMP_MASK EQU 0x04
Comp_1_ctComp__CMP_NUMBER EQU 2
Comp_1_ctComp__CR EQU CYREG_CMP2_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT2_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x04
Comp_1_ctComp__LUT__MSK_SHIFT EQU 2
Comp_1_ctComp__LUT__MX EQU CYREG_LUT2_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x04
Comp_1_ctComp__LUT__SR_SHIFT EQU 2
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x04
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x04
Comp_1_ctComp__SW0 EQU CYREG_CMP2_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP2_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP2_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP2_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP2_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP2_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP2_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x04
Comp_1_ctComp__WRK_SHIFT EQU 2

/* Comp_3_ctComp */
Comp_3_ctComp__CLK EQU CYREG_CMP3_CLK
Comp_3_ctComp__CMP_MASK EQU 0x08
Comp_3_ctComp__CMP_NUMBER EQU 3
Comp_3_ctComp__CR EQU CYREG_CMP3_CR
Comp_3_ctComp__LUT__CR EQU CYREG_LUT3_CR
Comp_3_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_3_ctComp__LUT__MSK_MASK EQU 0x08
Comp_3_ctComp__LUT__MSK_SHIFT EQU 3
Comp_3_ctComp__LUT__MX EQU CYREG_LUT3_MX
Comp_3_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_3_ctComp__LUT__SR_MASK EQU 0x08
Comp_3_ctComp__LUT__SR_SHIFT EQU 3
Comp_3_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_3_ctComp__PM_ACT_MSK EQU 0x08
Comp_3_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_3_ctComp__PM_STBY_MSK EQU 0x08
Comp_3_ctComp__SW0 EQU CYREG_CMP3_SW0
Comp_3_ctComp__SW2 EQU CYREG_CMP3_SW2
Comp_3_ctComp__SW3 EQU CYREG_CMP3_SW3
Comp_3_ctComp__SW4 EQU CYREG_CMP3_SW4
Comp_3_ctComp__SW6 EQU CYREG_CMP3_SW6
Comp_3_ctComp__TR0 EQU CYREG_CMP3_TR0
Comp_3_ctComp__TR1 EQU CYREG_CMP3_TR1
Comp_3_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
Comp_3_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
Comp_3_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
Comp_3_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
Comp_3_ctComp__WRK EQU CYREG_CMP_WRK
Comp_3_ctComp__WRK_MASK EQU 0x08
Comp_3_ctComp__WRK_SHIFT EQU 3

/* Comp_4_ctComp */
Comp_4_ctComp__CLK EQU CYREG_CMP0_CLK
Comp_4_ctComp__CMP_MASK EQU 0x01
Comp_4_ctComp__CMP_NUMBER EQU 0
Comp_4_ctComp__CR EQU CYREG_CMP0_CR
Comp_4_ctComp__LUT__CR EQU CYREG_LUT0_CR
Comp_4_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_4_ctComp__LUT__MSK_MASK EQU 0x01
Comp_4_ctComp__LUT__MSK_SHIFT EQU 0
Comp_4_ctComp__LUT__MX EQU CYREG_LUT0_MX
Comp_4_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_4_ctComp__LUT__SR_MASK EQU 0x01
Comp_4_ctComp__LUT__SR_SHIFT EQU 0
Comp_4_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_4_ctComp__PM_ACT_MSK EQU 0x01
Comp_4_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_4_ctComp__PM_STBY_MSK EQU 0x01
Comp_4_ctComp__SW0 EQU CYREG_CMP0_SW0
Comp_4_ctComp__SW2 EQU CYREG_CMP0_SW2
Comp_4_ctComp__SW3 EQU CYREG_CMP0_SW3
Comp_4_ctComp__SW4 EQU CYREG_CMP0_SW4
Comp_4_ctComp__SW6 EQU CYREG_CMP0_SW6
Comp_4_ctComp__TR0 EQU CYREG_CMP0_TR0
Comp_4_ctComp__TR1 EQU CYREG_CMP0_TR1
Comp_4_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Comp_4_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Comp_4_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Comp_4_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Comp_4_ctComp__WRK EQU CYREG_CMP_WRK
Comp_4_ctComp__WRK_MASK EQU 0x01
Comp_4_ctComp__WRK_SHIFT EQU 0

/* sd_isr */
sd_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
sd_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
sd_isr__INTC_MASK EQU 0x80
sd_isr__INTC_NUMBER EQU 7
sd_isr__INTC_PRIOR_NUM EQU 7
sd_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
sd_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
sd_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DVDAC_1_DMA */
DVDAC_1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DVDAC_1_DMA__DRQ_NUMBER EQU 0
DVDAC_1_DMA__NUMBEROF_TDS EQU 0
DVDAC_1_DMA__PRIORITY EQU 2
DVDAC_1_DMA__TERMIN_EN EQU 0
DVDAC_1_DMA__TERMIN_SEL EQU 0
DVDAC_1_DMA__TERMOUT0_EN EQU 0
DVDAC_1_DMA__TERMOUT0_SEL EQU 0
DVDAC_1_DMA__TERMOUT1_EN EQU 0
DVDAC_1_DMA__TERMOUT1_SEL EQU 0

/* DVDAC_1_IntClock */
DVDAC_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
DVDAC_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
DVDAC_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
DVDAC_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DVDAC_1_IntClock__INDEX EQU 0x02
DVDAC_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DVDAC_1_IntClock__PM_ACT_MSK EQU 0x04
DVDAC_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DVDAC_1_IntClock__PM_STBY_MSK EQU 0x04

/* DVDAC_1_VDAC8_viDAC8 */
DVDAC_1_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
DVDAC_1_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
DVDAC_1_VDAC8_viDAC8__D EQU CYREG_DAC2_D
DVDAC_1_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DVDAC_1_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
DVDAC_1_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DVDAC_1_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
DVDAC_1_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
DVDAC_1_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
DVDAC_1_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
DVDAC_1_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
DVDAC_1_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
DVDAC_1_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
DVDAC_1_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
DVDAC_1_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
DVDAC_1_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
DVDAC_1_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
DVDAC_1_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
DVDAC_1_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
DVDAC_1_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
DVDAC_1_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
DVDAC_1_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

/* DVDAC_3_DMA */
DVDAC_3_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DVDAC_3_DMA__DRQ_NUMBER EQU 1
DVDAC_3_DMA__NUMBEROF_TDS EQU 0
DVDAC_3_DMA__PRIORITY EQU 2
DVDAC_3_DMA__TERMIN_EN EQU 0
DVDAC_3_DMA__TERMIN_SEL EQU 0
DVDAC_3_DMA__TERMOUT0_EN EQU 0
DVDAC_3_DMA__TERMOUT0_SEL EQU 0
DVDAC_3_DMA__TERMOUT1_EN EQU 0
DVDAC_3_DMA__TERMOUT1_SEL EQU 0

/* DVDAC_3_IntClock */
DVDAC_3_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
DVDAC_3_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
DVDAC_3_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
DVDAC_3_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DVDAC_3_IntClock__INDEX EQU 0x01
DVDAC_3_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DVDAC_3_IntClock__PM_ACT_MSK EQU 0x02
DVDAC_3_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DVDAC_3_IntClock__PM_STBY_MSK EQU 0x02

/* DVDAC_3_VDAC8_viDAC8 */
DVDAC_3_VDAC8_viDAC8__CR0 EQU CYREG_DAC1_CR0
DVDAC_3_VDAC8_viDAC8__CR1 EQU CYREG_DAC1_CR1
DVDAC_3_VDAC8_viDAC8__D EQU CYREG_DAC1_D
DVDAC_3_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DVDAC_3_VDAC8_viDAC8__PM_ACT_MSK EQU 0x02
DVDAC_3_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DVDAC_3_VDAC8_viDAC8__PM_STBY_MSK EQU 0x02
DVDAC_3_VDAC8_viDAC8__STROBE EQU CYREG_DAC1_STROBE
DVDAC_3_VDAC8_viDAC8__SW0 EQU CYREG_DAC1_SW0
DVDAC_3_VDAC8_viDAC8__SW2 EQU CYREG_DAC1_SW2
DVDAC_3_VDAC8_viDAC8__SW3 EQU CYREG_DAC1_SW3
DVDAC_3_VDAC8_viDAC8__SW4 EQU CYREG_DAC1_SW4
DVDAC_3_VDAC8_viDAC8__TR EQU CYREG_DAC1_TR
DVDAC_3_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
DVDAC_3_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
DVDAC_3_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
DVDAC_3_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
DVDAC_3_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
DVDAC_3_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
DVDAC_3_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
DVDAC_3_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
DVDAC_3_VDAC8_viDAC8__TST EQU CYREG_DAC1_TST

/* DVDAC_4_DMA */
DVDAC_4_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DVDAC_4_DMA__DRQ_NUMBER EQU 2
DVDAC_4_DMA__NUMBEROF_TDS EQU 0
DVDAC_4_DMA__PRIORITY EQU 2
DVDAC_4_DMA__TERMIN_EN EQU 0
DVDAC_4_DMA__TERMIN_SEL EQU 0
DVDAC_4_DMA__TERMOUT0_EN EQU 0
DVDAC_4_DMA__TERMOUT0_SEL EQU 0
DVDAC_4_DMA__TERMOUT1_EN EQU 0
DVDAC_4_DMA__TERMOUT1_SEL EQU 0

/* DVDAC_4_IntClock */
DVDAC_4_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
DVDAC_4_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
DVDAC_4_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
DVDAC_4_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
DVDAC_4_IntClock__INDEX EQU 0x03
DVDAC_4_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DVDAC_4_IntClock__PM_ACT_MSK EQU 0x08
DVDAC_4_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DVDAC_4_IntClock__PM_STBY_MSK EQU 0x08

/* DVDAC_4_VDAC8_viDAC8 */
DVDAC_4_VDAC8_viDAC8__CR0 EQU CYREG_DAC0_CR0
DVDAC_4_VDAC8_viDAC8__CR1 EQU CYREG_DAC0_CR1
DVDAC_4_VDAC8_viDAC8__D EQU CYREG_DAC0_D
DVDAC_4_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DVDAC_4_VDAC8_viDAC8__PM_ACT_MSK EQU 0x01
DVDAC_4_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DVDAC_4_VDAC8_viDAC8__PM_STBY_MSK EQU 0x01
DVDAC_4_VDAC8_viDAC8__STROBE EQU CYREG_DAC0_STROBE
DVDAC_4_VDAC8_viDAC8__SW0 EQU CYREG_DAC0_SW0
DVDAC_4_VDAC8_viDAC8__SW2 EQU CYREG_DAC0_SW2
DVDAC_4_VDAC8_viDAC8__SW3 EQU CYREG_DAC0_SW3
DVDAC_4_VDAC8_viDAC8__SW4 EQU CYREG_DAC0_SW4
DVDAC_4_VDAC8_viDAC8__TR EQU CYREG_DAC0_TR
DVDAC_4_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
DVDAC_4_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
DVDAC_4_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
DVDAC_4_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
DVDAC_4_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
DVDAC_4_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
DVDAC_4_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
DVDAC_4_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
DVDAC_4_VDAC8_viDAC8__TST EQU CYREG_DAC0_TST

/* rtc_i2c_I2C_FF */
rtc_i2c_I2C_FF__ADR EQU CYREG_I2C_ADR
rtc_i2c_I2C_FF__CFG EQU CYREG_I2C_CFG
rtc_i2c_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
rtc_i2c_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
rtc_i2c_I2C_FF__CSR EQU CYREG_I2C_CSR
rtc_i2c_I2C_FF__D EQU CYREG_I2C_D
rtc_i2c_I2C_FF__MCSR EQU CYREG_I2C_MCSR
rtc_i2c_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
rtc_i2c_I2C_FF__PM_ACT_MSK EQU 0x04
rtc_i2c_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
rtc_i2c_I2C_FF__PM_STBY_MSK EQU 0x04
rtc_i2c_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
rtc_i2c_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
rtc_i2c_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
rtc_i2c_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
rtc_i2c_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* rtc_i2c_I2C_IRQ */
rtc_i2c_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
rtc_i2c_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
rtc_i2c_I2C_IRQ__INTC_MASK EQU 0x8000
rtc_i2c_I2C_IRQ__INTC_NUMBER EQU 15
rtc_i2c_I2C_IRQ__INTC_PRIOR_NUM EQU 7
rtc_i2c_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
rtc_i2c_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
rtc_i2c_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* emFile_1_Clock_1 */
emFile_1_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
emFile_1_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
emFile_1_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
emFile_1_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
emFile_1_Clock_1__INDEX EQU 0x00
emFile_1_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
emFile_1_Clock_1__PM_ACT_MSK EQU 0x01
emFile_1_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
emFile_1_Clock_1__PM_STBY_MSK EQU 0x01

/* emFile_1_miso0 */
emFile_1_miso0__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
emFile_1_miso0__0__MASK EQU 0x10
emFile_1_miso0__0__PC EQU CYREG_PRT6_PC4
emFile_1_miso0__0__PORT EQU 6
emFile_1_miso0__0__SHIFT EQU 4
emFile_1_miso0__AG EQU CYREG_PRT6_AG
emFile_1_miso0__AMUX EQU CYREG_PRT6_AMUX
emFile_1_miso0__BIE EQU CYREG_PRT6_BIE
emFile_1_miso0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
emFile_1_miso0__BYP EQU CYREG_PRT6_BYP
emFile_1_miso0__CTL EQU CYREG_PRT6_CTL
emFile_1_miso0__DM0 EQU CYREG_PRT6_DM0
emFile_1_miso0__DM1 EQU CYREG_PRT6_DM1
emFile_1_miso0__DM2 EQU CYREG_PRT6_DM2
emFile_1_miso0__DR EQU CYREG_PRT6_DR
emFile_1_miso0__INP_DIS EQU CYREG_PRT6_INP_DIS
emFile_1_miso0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
emFile_1_miso0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
emFile_1_miso0__LCD_EN EQU CYREG_PRT6_LCD_EN
emFile_1_miso0__MASK EQU 0x10
emFile_1_miso0__PORT EQU 6
emFile_1_miso0__PRT EQU CYREG_PRT6_PRT
emFile_1_miso0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
emFile_1_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
emFile_1_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
emFile_1_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
emFile_1_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
emFile_1_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
emFile_1_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
emFile_1_miso0__PS EQU CYREG_PRT6_PS
emFile_1_miso0__SHIFT EQU 4
emFile_1_miso0__SLW EQU CYREG_PRT6_SLW

/* emFile_1_mosi0 */
emFile_1_mosi0__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
emFile_1_mosi0__0__MASK EQU 0x40
emFile_1_mosi0__0__PC EQU CYREG_PRT6_PC6
emFile_1_mosi0__0__PORT EQU 6
emFile_1_mosi0__0__SHIFT EQU 6
emFile_1_mosi0__AG EQU CYREG_PRT6_AG
emFile_1_mosi0__AMUX EQU CYREG_PRT6_AMUX
emFile_1_mosi0__BIE EQU CYREG_PRT6_BIE
emFile_1_mosi0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
emFile_1_mosi0__BYP EQU CYREG_PRT6_BYP
emFile_1_mosi0__CTL EQU CYREG_PRT6_CTL
emFile_1_mosi0__DM0 EQU CYREG_PRT6_DM0
emFile_1_mosi0__DM1 EQU CYREG_PRT6_DM1
emFile_1_mosi0__DM2 EQU CYREG_PRT6_DM2
emFile_1_mosi0__DR EQU CYREG_PRT6_DR
emFile_1_mosi0__INP_DIS EQU CYREG_PRT6_INP_DIS
emFile_1_mosi0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
emFile_1_mosi0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
emFile_1_mosi0__LCD_EN EQU CYREG_PRT6_LCD_EN
emFile_1_mosi0__MASK EQU 0x40
emFile_1_mosi0__PORT EQU 6
emFile_1_mosi0__PRT EQU CYREG_PRT6_PRT
emFile_1_mosi0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
emFile_1_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
emFile_1_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
emFile_1_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
emFile_1_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
emFile_1_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
emFile_1_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
emFile_1_mosi0__PS EQU CYREG_PRT6_PS
emFile_1_mosi0__SHIFT EQU 6
emFile_1_mosi0__SLW EQU CYREG_PRT6_SLW

/* emFile_1_sclk0 */
emFile_1_sclk0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
emFile_1_sclk0__0__MASK EQU 0x01
emFile_1_sclk0__0__PC EQU CYREG_PRT3_PC0
emFile_1_sclk0__0__PORT EQU 3
emFile_1_sclk0__0__SHIFT EQU 0
emFile_1_sclk0__AG EQU CYREG_PRT3_AG
emFile_1_sclk0__AMUX EQU CYREG_PRT3_AMUX
emFile_1_sclk0__BIE EQU CYREG_PRT3_BIE
emFile_1_sclk0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
emFile_1_sclk0__BYP EQU CYREG_PRT3_BYP
emFile_1_sclk0__CTL EQU CYREG_PRT3_CTL
emFile_1_sclk0__DM0 EQU CYREG_PRT3_DM0
emFile_1_sclk0__DM1 EQU CYREG_PRT3_DM1
emFile_1_sclk0__DM2 EQU CYREG_PRT3_DM2
emFile_1_sclk0__DR EQU CYREG_PRT3_DR
emFile_1_sclk0__INP_DIS EQU CYREG_PRT3_INP_DIS
emFile_1_sclk0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
emFile_1_sclk0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
emFile_1_sclk0__LCD_EN EQU CYREG_PRT3_LCD_EN
emFile_1_sclk0__MASK EQU 0x01
emFile_1_sclk0__PORT EQU 3
emFile_1_sclk0__PRT EQU CYREG_PRT3_PRT
emFile_1_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
emFile_1_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
emFile_1_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
emFile_1_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
emFile_1_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
emFile_1_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
emFile_1_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
emFile_1_sclk0__PS EQU CYREG_PRT3_PS
emFile_1_sclk0__SHIFT EQU 0
emFile_1_sclk0__SLW EQU CYREG_PRT3_SLW

/* emFile_1_SPI0_BSPIM */
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
emFile_1_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
emFile_1_SPI0_BSPIM_RxStsReg__4__POS EQU 4
emFile_1_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
emFile_1_SPI0_BSPIM_RxStsReg__5__POS EQU 5
emFile_1_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
emFile_1_SPI0_BSPIM_RxStsReg__6__POS EQU 6
emFile_1_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB12_MSK
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB12_ST
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB15_A0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB15_A1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB15_D0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB15_D1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB15_F0
emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB15_F1
emFile_1_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
emFile_1_SPI0_BSPIM_TxStsReg__0__POS EQU 0
emFile_1_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
emFile_1_SPI0_BSPIM_TxStsReg__1__POS EQU 1
emFile_1_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
emFile_1_SPI0_BSPIM_TxStsReg__2__POS EQU 2
emFile_1_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
emFile_1_SPI0_BSPIM_TxStsReg__3__POS EQU 3
emFile_1_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
emFile_1_SPI0_BSPIM_TxStsReg__4__POS EQU 4
emFile_1_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB15_ST

/* emFile_1_SPI0_CS */
emFile_1_SPI0_CS__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
emFile_1_SPI0_CS__0__MASK EQU 0x80
emFile_1_SPI0_CS__0__PC EQU CYREG_PRT6_PC7
emFile_1_SPI0_CS__0__PORT EQU 6
emFile_1_SPI0_CS__0__SHIFT EQU 7
emFile_1_SPI0_CS__AG EQU CYREG_PRT6_AG
emFile_1_SPI0_CS__AMUX EQU CYREG_PRT6_AMUX
emFile_1_SPI0_CS__BIE EQU CYREG_PRT6_BIE
emFile_1_SPI0_CS__BIT_MASK EQU CYREG_PRT6_BIT_MASK
emFile_1_SPI0_CS__BYP EQU CYREG_PRT6_BYP
emFile_1_SPI0_CS__CTL EQU CYREG_PRT6_CTL
emFile_1_SPI0_CS__DM0 EQU CYREG_PRT6_DM0
emFile_1_SPI0_CS__DM1 EQU CYREG_PRT6_DM1
emFile_1_SPI0_CS__DM2 EQU CYREG_PRT6_DM2
emFile_1_SPI0_CS__DR EQU CYREG_PRT6_DR
emFile_1_SPI0_CS__INP_DIS EQU CYREG_PRT6_INP_DIS
emFile_1_SPI0_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
emFile_1_SPI0_CS__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
emFile_1_SPI0_CS__LCD_EN EQU CYREG_PRT6_LCD_EN
emFile_1_SPI0_CS__MASK EQU 0x80
emFile_1_SPI0_CS__PORT EQU 6
emFile_1_SPI0_CS__PRT EQU CYREG_PRT6_PRT
emFile_1_SPI0_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
emFile_1_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
emFile_1_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
emFile_1_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
emFile_1_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
emFile_1_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
emFile_1_SPI0_CS__PS EQU CYREG_PRT6_PS
emFile_1_SPI0_CS__SHIFT EQU 7
emFile_1_SPI0_CS__SLW EQU CYREG_PRT6_SLW

/* sd_timer_TimerUDB */
sd_timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
sd_timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
sd_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
sd_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
sd_timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
sd_timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
sd_timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
sd_timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
sd_timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
sd_timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
sd_timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
sd_timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
sd_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
sd_timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
sd_timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
sd_timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
sd_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
sd_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
sd_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
sd_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
sd_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
sd_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
sd_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
sd_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
sd_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
sd_timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
sd_timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
sd_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
sd_timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
sd_timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
sd_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
sd_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
sd_timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
sd_timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
sd_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
sd_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
sd_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
sd_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
sd_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
sd_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
sd_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
sd_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
sd_timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
sd_timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
sd_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
sd_timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
sd_timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
sd_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
sd_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
sd_timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
sd_timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
sd_timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
sd_timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

/* RTC_SCL_1 */
RTC_SCL_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
RTC_SCL_1__0__MASK EQU 0x20
RTC_SCL_1__0__PC EQU CYREG_PRT2_PC5
RTC_SCL_1__0__PORT EQU 2
RTC_SCL_1__0__SHIFT EQU 5
RTC_SCL_1__AG EQU CYREG_PRT2_AG
RTC_SCL_1__AMUX EQU CYREG_PRT2_AMUX
RTC_SCL_1__BIE EQU CYREG_PRT2_BIE
RTC_SCL_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RTC_SCL_1__BYP EQU CYREG_PRT2_BYP
RTC_SCL_1__CTL EQU CYREG_PRT2_CTL
RTC_SCL_1__DM0 EQU CYREG_PRT2_DM0
RTC_SCL_1__DM1 EQU CYREG_PRT2_DM1
RTC_SCL_1__DM2 EQU CYREG_PRT2_DM2
RTC_SCL_1__DR EQU CYREG_PRT2_DR
RTC_SCL_1__INP_DIS EQU CYREG_PRT2_INP_DIS
RTC_SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RTC_SCL_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RTC_SCL_1__LCD_EN EQU CYREG_PRT2_LCD_EN
RTC_SCL_1__MASK EQU 0x20
RTC_SCL_1__PORT EQU 2
RTC_SCL_1__PRT EQU CYREG_PRT2_PRT
RTC_SCL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RTC_SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RTC_SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RTC_SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RTC_SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RTC_SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RTC_SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RTC_SCL_1__PS EQU CYREG_PRT2_PS
RTC_SCL_1__SHIFT EQU 5
RTC_SCL_1__SLW EQU CYREG_PRT2_SLW

/* RTC_SDA_1 */
RTC_SDA_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
RTC_SDA_1__0__MASK EQU 0x40
RTC_SDA_1__0__PC EQU CYREG_PRT2_PC6
RTC_SDA_1__0__PORT EQU 2
RTC_SDA_1__0__SHIFT EQU 6
RTC_SDA_1__AG EQU CYREG_PRT2_AG
RTC_SDA_1__AMUX EQU CYREG_PRT2_AMUX
RTC_SDA_1__BIE EQU CYREG_PRT2_BIE
RTC_SDA_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RTC_SDA_1__BYP EQU CYREG_PRT2_BYP
RTC_SDA_1__CTL EQU CYREG_PRT2_CTL
RTC_SDA_1__DM0 EQU CYREG_PRT2_DM0
RTC_SDA_1__DM1 EQU CYREG_PRT2_DM1
RTC_SDA_1__DM2 EQU CYREG_PRT2_DM2
RTC_SDA_1__DR EQU CYREG_PRT2_DR
RTC_SDA_1__INP_DIS EQU CYREG_PRT2_INP_DIS
RTC_SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RTC_SDA_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RTC_SDA_1__LCD_EN EQU CYREG_PRT2_LCD_EN
RTC_SDA_1__MASK EQU 0x40
RTC_SDA_1__PORT EQU 2
RTC_SDA_1__PRT EQU CYREG_PRT2_PRT
RTC_SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RTC_SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RTC_SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RTC_SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RTC_SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RTC_SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RTC_SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RTC_SDA_1__PS EQU CYREG_PRT2_PS
RTC_SDA_1__SHIFT EQU 6
RTC_SDA_1__SLW EQU CYREG_PRT2_SLW

/* USBUART_1_arb_int */
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW

/* USBUART_1_Dp */
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x08
USBUART_1_ep_1__INTC_NUMBER EQU 3
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x10
USBUART_1_ep_2__INTC_NUMBER EQU 4
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x20
USBUART_1_ep_3__INTC_NUMBER EQU 5
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x200000
USBUART_1_sof_int__INTC_NUMBER EQU 21
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* status_isr */
status_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
status_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
status_isr__INTC_MASK EQU 0x100
status_isr__INTC_NUMBER EQU 8
status_isr__INTC_PRIOR_NUM EQU 7
status_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
status_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
status_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x04
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x10
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x10

/* millis_timer_TimerUDB */
millis_timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
millis_timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
millis_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
millis_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
millis_timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
millis_timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
millis_timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
millis_timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
millis_timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
millis_timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
millis_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
millis_timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
millis_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
millis_timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
millis_timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
millis_timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
millis_timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
millis_timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
millis_timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
millis_timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
millis_timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
millis_timer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
millis_timer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
millis_timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
millis_timer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
millis_timer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
millis_timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
millis_timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
millis_timer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
millis_timer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
millis_timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
millis_timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
millis_timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
millis_timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
millis_timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
millis_timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
millis_timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
millis_timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
millis_timer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
millis_timer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
millis_timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
millis_timer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
millis_timer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
millis_timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
millis_timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
millis_timer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
millis_timer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
millis_timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
millis_timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
millis_timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
millis_timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
millis_timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
millis_timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
millis_timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
millis_timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
millis_timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
millis_timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
millis_timer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
millis_timer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
millis_timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
millis_timer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
millis_timer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
millis_timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
millis_timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
millis_timer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
millis_timer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
millis_timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
millis_timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
millis_timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
millis_timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
millis_timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
millis_timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
millis_timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
millis_timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
millis_timer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
millis_timer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
millis_timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
millis_timer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
millis_timer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
millis_timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
millis_timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
millis_timer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
millis_timer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B1_UDB07_F1

/* status_timer_TimerUDB */
status_timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
status_timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
status_timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
status_timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
status_timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
status_timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
status_timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
status_timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
status_timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
status_timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
status_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
status_timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
status_timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
status_timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
status_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
status_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
status_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
status_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
status_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
status_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
status_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
status_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
status_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
status_timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
status_timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
status_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
status_timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
status_timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
status_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
status_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
status_timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
status_timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
status_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
status_timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
status_timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
status_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
status_timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
status_timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
status_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
status_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
status_timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
status_timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
status_timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
status_timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

/* Channel_1_isr */
Channel_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Channel_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Channel_1_isr__INTC_MASK EQU 0x01
Channel_1_isr__INTC_NUMBER EQU 0
Channel_1_isr__INTC_PRIOR_NUM EQU 7
Channel_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Channel_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Channel_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Channel_3_isr */
Channel_3_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Channel_3_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Channel_3_isr__INTC_MASK EQU 0x02
Channel_3_isr__INTC_NUMBER EQU 1
Channel_3_isr__INTC_PRIOR_NUM EQU 7
Channel_3_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Channel_3_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Channel_3_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Channel_4_isr */
Channel_4_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Channel_4_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Channel_4_isr__INTC_MASK EQU 0x04
Channel_4_isr__INTC_NUMBER EQU 2
Channel_4_isr__INTC_PRIOR_NUM EQU 7
Channel_4_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Channel_4_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Channel_4_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Channel_1_Timer_TimerUDB */
Channel_1_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Channel_1_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Channel_1_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Channel_1_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Channel_1_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Channel_1_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
Channel_1_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Channel_1_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Channel_1_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Channel_1_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Channel_1_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Channel_1_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
Channel_1_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Channel_1_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x93
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Channel_1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Channel_1_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Channel_1_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1

/* Channel_3_Timer_TimerUDB */
Channel_3_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Channel_3_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Channel_3_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Channel_3_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Channel_3_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Channel_3_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
Channel_3_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Channel_3_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Channel_3_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Channel_3_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Channel_3_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Channel_3_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
Channel_3_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Channel_3_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Channel_3_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Channel_3_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
Channel_3_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
Channel_3_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x93
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Channel_3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Channel_3_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Channel_3_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB03_F1

/* Channel_4_Timer_TimerUDB */
Channel_4_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Channel_4_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Channel_4_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Channel_4_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Channel_4_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Channel_4_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Channel_4_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Channel_4_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Channel_4_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Channel_4_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Channel_4_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Channel_4_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Channel_4_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Channel_4_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Channel_4_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Channel_4_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Channel_4_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Channel_4_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x93
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Channel_4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Channel_4_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Channel_4_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

/* Tachometer_pin_1 */
Tachometer_pin_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Tachometer_pin_1__0__MASK EQU 0x08
Tachometer_pin_1__0__PC EQU CYREG_PRT2_PC3
Tachometer_pin_1__0__PORT EQU 2
Tachometer_pin_1__0__SHIFT EQU 3
Tachometer_pin_1__AG EQU CYREG_PRT2_AG
Tachometer_pin_1__AMUX EQU CYREG_PRT2_AMUX
Tachometer_pin_1__BIE EQU CYREG_PRT2_BIE
Tachometer_pin_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tachometer_pin_1__BYP EQU CYREG_PRT2_BYP
Tachometer_pin_1__CTL EQU CYREG_PRT2_CTL
Tachometer_pin_1__DM0 EQU CYREG_PRT2_DM0
Tachometer_pin_1__DM1 EQU CYREG_PRT2_DM1
Tachometer_pin_1__DM2 EQU CYREG_PRT2_DM2
Tachometer_pin_1__DR EQU CYREG_PRT2_DR
Tachometer_pin_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Tachometer_pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Tachometer_pin_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tachometer_pin_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Tachometer_pin_1__MASK EQU 0x08
Tachometer_pin_1__PORT EQU 2
Tachometer_pin_1__PRT EQU CYREG_PRT2_PRT
Tachometer_pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tachometer_pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tachometer_pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tachometer_pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tachometer_pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tachometer_pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tachometer_pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tachometer_pin_1__PS EQU CYREG_PRT2_PS
Tachometer_pin_1__SHIFT EQU 3
Tachometer_pin_1__SLW EQU CYREG_PRT2_SLW

/* Tachometer_pin_3 */
Tachometer_pin_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Tachometer_pin_3__0__MASK EQU 0x08
Tachometer_pin_3__0__PC EQU CYREG_PRT3_PC3
Tachometer_pin_3__0__PORT EQU 3
Tachometer_pin_3__0__SHIFT EQU 3
Tachometer_pin_3__AG EQU CYREG_PRT3_AG
Tachometer_pin_3__AMUX EQU CYREG_PRT3_AMUX
Tachometer_pin_3__BIE EQU CYREG_PRT3_BIE
Tachometer_pin_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tachometer_pin_3__BYP EQU CYREG_PRT3_BYP
Tachometer_pin_3__CTL EQU CYREG_PRT3_CTL
Tachometer_pin_3__DM0 EQU CYREG_PRT3_DM0
Tachometer_pin_3__DM1 EQU CYREG_PRT3_DM1
Tachometer_pin_3__DM2 EQU CYREG_PRT3_DM2
Tachometer_pin_3__DR EQU CYREG_PRT3_DR
Tachometer_pin_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Tachometer_pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tachometer_pin_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tachometer_pin_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Tachometer_pin_3__MASK EQU 0x08
Tachometer_pin_3__PORT EQU 3
Tachometer_pin_3__PRT EQU CYREG_PRT3_PRT
Tachometer_pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tachometer_pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tachometer_pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tachometer_pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tachometer_pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tachometer_pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tachometer_pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tachometer_pin_3__PS EQU CYREG_PRT3_PS
Tachometer_pin_3__SHIFT EQU 3
Tachometer_pin_3__SLW EQU CYREG_PRT3_SLW

/* Tachometer_pin_4 */
Tachometer_pin_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Tachometer_pin_4__0__MASK EQU 0x01
Tachometer_pin_4__0__PC EQU CYREG_PRT0_PC0
Tachometer_pin_4__0__PORT EQU 0
Tachometer_pin_4__0__SHIFT EQU 0
Tachometer_pin_4__AG EQU CYREG_PRT0_AG
Tachometer_pin_4__AMUX EQU CYREG_PRT0_AMUX
Tachometer_pin_4__BIE EQU CYREG_PRT0_BIE
Tachometer_pin_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tachometer_pin_4__BYP EQU CYREG_PRT0_BYP
Tachometer_pin_4__CTL EQU CYREG_PRT0_CTL
Tachometer_pin_4__DM0 EQU CYREG_PRT0_DM0
Tachometer_pin_4__DM1 EQU CYREG_PRT0_DM1
Tachometer_pin_4__DM2 EQU CYREG_PRT0_DM2
Tachometer_pin_4__DR EQU CYREG_PRT0_DR
Tachometer_pin_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Tachometer_pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Tachometer_pin_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tachometer_pin_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Tachometer_pin_4__MASK EQU 0x01
Tachometer_pin_4__PORT EQU 0
Tachometer_pin_4__PRT EQU CYREG_PRT0_PRT
Tachometer_pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tachometer_pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tachometer_pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tachometer_pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tachometer_pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tachometer_pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tachometer_pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tachometer_pin_4__PS EQU CYREG_PRT0_PS
Tachometer_pin_4__SHIFT EQU 0
Tachometer_pin_4__SLW EQU CYREG_PRT0_SLW

/* comparator_out_1 */
comparator_out_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
comparator_out_1__0__MASK EQU 0x02
comparator_out_1__0__PC EQU CYREG_PRT4_PC1
comparator_out_1__0__PORT EQU 4
comparator_out_1__0__SHIFT EQU 1
comparator_out_1__AG EQU CYREG_PRT4_AG
comparator_out_1__AMUX EQU CYREG_PRT4_AMUX
comparator_out_1__BIE EQU CYREG_PRT4_BIE
comparator_out_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
comparator_out_1__BYP EQU CYREG_PRT4_BYP
comparator_out_1__CTL EQU CYREG_PRT4_CTL
comparator_out_1__DM0 EQU CYREG_PRT4_DM0
comparator_out_1__DM1 EQU CYREG_PRT4_DM1
comparator_out_1__DM2 EQU CYREG_PRT4_DM2
comparator_out_1__DR EQU CYREG_PRT4_DR
comparator_out_1__INP_DIS EQU CYREG_PRT4_INP_DIS
comparator_out_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
comparator_out_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
comparator_out_1__LCD_EN EQU CYREG_PRT4_LCD_EN
comparator_out_1__MASK EQU 0x02
comparator_out_1__PORT EQU 4
comparator_out_1__PRT EQU CYREG_PRT4_PRT
comparator_out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
comparator_out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
comparator_out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
comparator_out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
comparator_out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
comparator_out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
comparator_out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
comparator_out_1__PS EQU CYREG_PRT4_PS
comparator_out_1__SHIFT EQU 1
comparator_out_1__SLW EQU CYREG_PRT4_SLW

/* comparator_out_3 */
comparator_out_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
comparator_out_3__0__MASK EQU 0x02
comparator_out_3__0__PC EQU CYREG_PRT0_PC1
comparator_out_3__0__PORT EQU 0
comparator_out_3__0__SHIFT EQU 1
comparator_out_3__AG EQU CYREG_PRT0_AG
comparator_out_3__AMUX EQU CYREG_PRT0_AMUX
comparator_out_3__BIE EQU CYREG_PRT0_BIE
comparator_out_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
comparator_out_3__BYP EQU CYREG_PRT0_BYP
comparator_out_3__CTL EQU CYREG_PRT0_CTL
comparator_out_3__DM0 EQU CYREG_PRT0_DM0
comparator_out_3__DM1 EQU CYREG_PRT0_DM1
comparator_out_3__DM2 EQU CYREG_PRT0_DM2
comparator_out_3__DR EQU CYREG_PRT0_DR
comparator_out_3__INP_DIS EQU CYREG_PRT0_INP_DIS
comparator_out_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
comparator_out_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
comparator_out_3__LCD_EN EQU CYREG_PRT0_LCD_EN
comparator_out_3__MASK EQU 0x02
comparator_out_3__PORT EQU 0
comparator_out_3__PRT EQU CYREG_PRT0_PRT
comparator_out_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
comparator_out_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
comparator_out_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
comparator_out_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
comparator_out_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
comparator_out_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
comparator_out_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
comparator_out_3__PS EQU CYREG_PRT0_PS
comparator_out_3__SHIFT EQU 1
comparator_out_3__SLW EQU CYREG_PRT0_SLW

/* comparator_out_4 */
comparator_out_4__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
comparator_out_4__0__MASK EQU 0x04
comparator_out_4__0__PC EQU CYREG_PRT12_PC2
comparator_out_4__0__PORT EQU 12
comparator_out_4__0__SHIFT EQU 2
comparator_out_4__AG EQU CYREG_PRT12_AG
comparator_out_4__BIE EQU CYREG_PRT12_BIE
comparator_out_4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
comparator_out_4__BYP EQU CYREG_PRT12_BYP
comparator_out_4__DM0 EQU CYREG_PRT12_DM0
comparator_out_4__DM1 EQU CYREG_PRT12_DM1
comparator_out_4__DM2 EQU CYREG_PRT12_DM2
comparator_out_4__DR EQU CYREG_PRT12_DR
comparator_out_4__INP_DIS EQU CYREG_PRT12_INP_DIS
comparator_out_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
comparator_out_4__MASK EQU 0x04
comparator_out_4__PORT EQU 12
comparator_out_4__PRT EQU CYREG_PRT12_PRT
comparator_out_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
comparator_out_4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
comparator_out_4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
comparator_out_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
comparator_out_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
comparator_out_4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
comparator_out_4__PS EQU CYREG_PRT12_PS
comparator_out_4__SHIFT EQU 2
comparator_out_4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
comparator_out_4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
comparator_out_4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
comparator_out_4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
comparator_out_4__SLW EQU CYREG_PRT12_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000081C7
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000007
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
