<dec f='llvm/build/lib/Target/X86/X86GenGlobalISel.inc' l='15' type='llvm::InstructionSelector::MatcherState'/>
<use f='llvm/build/lib/Target/X86/X86GenGlobalISel.inc' l='851' u='m' c='_ZNK12_GLOBAL__N_122X86InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/X86/X86GenGlobalISel.inc' l='852' u='m' c='_ZNK12_GLOBAL__N_122X86InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/X86/X86GenGlobalISel.inc' l='854' u='a' c='_ZNK12_GLOBAL__N_122X86InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/X86/X86GenGlobalISel.inc' l='29' u='w' c='_ZN12_GLOBAL__N_122X86InstructionSelectorC1ERKN4llvm16X86TargetMachineERKNS1_12X86SubtargetERKNS1_19X86RegisterBankInfoE'/>
<offset>832</offset>
