#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb  3 08:37:26 2020
# Process ID: 16168
# Current directory: E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18808 E:\Exercise\FPGA\v3edu\test04_ddr_wr_rd_fifo\design\ddr3_hdmi.xpr
# Log file: E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.xpr
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name wr_data_fifo -dir e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {wr_data_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {144} CONFIG.Input_Depth {64} CONFIG.Output_Data_Width {144} CONFIG.Output_Depth {64} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {6} CONFIG.Write_Data_Count {true} CONFIG.Write_Data_Count_Width {7} CONFIG.Read_Data_Count_Width {7} CONFIG.Full_Threshold_Assert_Value {63} CONFIG.Full_Threshold_Negate_Value {62} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {false}] [get_ips wr_data_fifo]
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xci]
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/wr_data_fifo/wr_data_fifo.xci] -directory E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/../Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/new/wr_cmd_fifo_ctrl.v w ]
add_files E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/new/wr_cmd_fifo_ctrl.v
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name cmd_fifo -dir e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {cmd_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {38} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {38} CONFIG.Output_Depth {16} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Use_Extra_Logic {false} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {15} CONFIG.Full_Threshold_Negate_Value {14} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {false}] [get_ips cmd_fifo]
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci]
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/cmd_fifo/cmd_fifo.xci] -directory E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/../Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/new/rd_cmd_fifo_ctrl.v w ]
add_files E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/new/rd_cmd_fifo_ctrl.v
update_compile_order -fileset sources_1
close [ open E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/new/rd_data_fifo_ctrl.v w ]
add_files E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/new/rd_data_fifo_ctrl.v
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name rd_data_fifo -dir e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rd_data_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {128} CONFIG.Input_Depth {64} CONFIG.Output_Data_Width {128} CONFIG.Output_Depth {64} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {6} CONFIG.Write_Data_Count_Width {7} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {7} CONFIG.Full_Threshold_Assert_Value {63} CONFIG.Full_Threshold_Negate_Value {62} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {false}] [get_ips rd_data_fifo]
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xci]
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xci]
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/rd_data_fifo/rd_data_fifo.xci] -directory E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/../Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/fifo_ctrl/fifo_ctrl.xci] -no_script -reset -force -quiet
remove_files  E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/fifo_ctrl/fifo_ctrl.xci
file delete -force E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/fifo_ctrl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target Simulation [get_files E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci]
export_ip_user_files -of_objects [get_files E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl.xci] -directory E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/../Material/FPGA/Xilinx/Xlib10.7} {questa=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test04_ddr_wr_rd_fifo/design/ddr3_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
set_property compxlib.modelsim_compiled_library_dir D:/ProgramData/Xilinx/XLib10.7 [current_project]
update_ip_catalog
update_ip_catalog
launch_simulation -install_path D:/ProgramData/modeltech64_10.7/win64
