INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL PROJECTS/VIVADO/SUCESSFUL PROJECTS/PROJETO_SIN_GENERATOR_VERILOG/PROJETO_SIN_GENERATOR_VERILOG.srcs/sources_1/new/SinGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SinGenerator
