{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668001748965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  9 22:49:08 2022 " "Processing started: Wed Nov  9 22:49:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668001748970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668001748970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --family=\"Cyclone V\" risc16b_top " "Command: quartus_map --family=\"Cyclone V\" risc16b_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668001748972 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1668001750393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc16b_top.sv 7 7 " "Found 7 design units, including 7 entities, in source file risc16b_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risc16b_top " "Found entity 1: risc16b_top" {  } { { "risc16b_top.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668001758858 ""} { "Info" "ISGN_ENTITY_NAME" "2 double_ff " "Found entity 2: double_ff" {  } { { "risc16b_top.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668001758858 ""} { "Info" "ISGN_ENTITY_NAME" "3 decode_7seg " "Found entity 3: decode_7seg" {  } { { "risc16b_top.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 398 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668001758858 ""} { "Info" "ISGN_ENTITY_NAME" "4 rs232c_endpoint " "Found entity 4: rs232c_endpoint" {  } { { "risc16b_top.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668001758858 ""} { "Info" "ISGN_ENTITY_NAME" "5 rs232c_rx " "Found entity 5: rs232c_rx" {  } { { "risc16b_top.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 747 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668001758858 ""} { "Info" "ISGN_ENTITY_NAME" "6 rs232c_tx " "Found entity 6: rs232c_tx" {  } { { "risc16b_top.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 888 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668001758858 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_reg_file " "Found entity 7: uart_reg_file" {  } { { "risc16b_top.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 1008 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668001758858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668001758858 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "risc16b.sv(531) " "Verilog HDL information at risc16b.sv(531): always construct contains both blocking and non-blocking assignments" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 531 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668001758864 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style risc16b.sv(558) " "Unrecognized synthesis attribute \"ram_style\" at risc16b.sv(558)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 558 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668001758865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc16b.sv 4 4 " "Found 4 design units, including 4 entities, in source file risc16b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risc16b " "Found entity 1: risc16b" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668001758866 ""} { "Info" "ISGN_ENTITY_NAME" "2 stencil_patch " "Found entity 2: stencil_patch" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668001758866 ""} { "Info" "ISGN_ENTITY_NAME" "3 delay " "Found entity 3: delay" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668001758866 ""} { "Info" "ISGN_ENTITY_NAME" "4 dpram " "Found entity 4: dpram" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668001758866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668001758866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc16b_top " "Elaborating entity \"risc16b_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668001759979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_ff double_ff:double_ff_n_rst_sys " "Elaborating entity \"double_ff\" for hierarchy \"double_ff:double_ff_n_rst_sys\"" {  } { { "risc16b_top.sv" "double_ff_n_rst_sys" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001760260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_ff double_ff:double_ff_key " "Elaborating entity \"double_ff\" for hierarchy \"double_ff:double_ff_key\"" {  } { { "risc16b_top.sv" "double_ff_key" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001760322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc16b risc16b:risc16b_inst " "Elaborating entity \"risc16b\" for hierarchy \"risc16b:risc16b_inst\"" {  } { { "risc16b_top.sv" "risc16b_inst" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001760357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(34) " "Verilog HDL assignment warning at risc16b.sv(34): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760363 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 risc16b.sv(87) " "Verilog HDL assignment warning at risc16b.sv(87): truncated value with size 32 to match size of target (1)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760367 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(99) " "Verilog HDL assignment warning at risc16b.sv(99): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760367 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(105) " "Verilog HDL assignment warning at risc16b.sv(105): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760368 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(129) " "Verilog HDL assignment warning at risc16b.sv(129): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760370 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(130) " "Verilog HDL assignment warning at risc16b.sv(130): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760370 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(131) " "Verilog HDL assignment warning at risc16b.sv(131): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760371 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(132) " "Verilog HDL assignment warning at risc16b.sv(132): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760371 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(133) " "Verilog HDL assignment warning at risc16b.sv(133): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760371 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(134) " "Verilog HDL assignment warning at risc16b.sv(134): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760372 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(135) " "Verilog HDL assignment warning at risc16b.sv(135): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760372 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(136) " "Verilog HDL assignment warning at risc16b.sv(136): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760373 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(137) " "Verilog HDL assignment warning at risc16b.sv(137): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760373 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(141) " "Verilog HDL assignment warning at risc16b.sv(141): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760374 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(142) " "Verilog HDL assignment warning at risc16b.sv(142): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760375 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(143) " "Verilog HDL assignment warning at risc16b.sv(143): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760375 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(144) " "Verilog HDL assignment warning at risc16b.sv(144): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760376 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(145) " "Verilog HDL assignment warning at risc16b.sv(145): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760376 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(146) " "Verilog HDL assignment warning at risc16b.sv(146): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760376 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(147) " "Verilog HDL assignment warning at risc16b.sv(147): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760377 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(148) " "Verilog HDL assignment warning at risc16b.sv(148): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760377 "|risc16b_top|risc16b:risc16b_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 risc16b.sv(149) " "Verilog HDL assignment warning at risc16b.sv(149): truncated value with size 32 to match size of target (16)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760378 "|risc16b_top|risc16b:risc16b_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stencil_patch risc16b:risc16b_inst\|stencil_patch:stancil_inst " "Elaborating entity \"stencil_patch\" for hierarchy \"risc16b:risc16b_inst\|stencil_patch:stancil_inst\"" {  } { { "risc16b.sv" "stancil_inst" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001760459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst1 " "Elaborating entity \"delay\" for hierarchy \"risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst1\"" {  } { { "risc16b.sv" "delay_inst1" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001760499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 risc16b.sv(525) " "Verilog HDL assignment warning at risc16b.sv(525): truncated value with size 32 to match size of target (6)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760500 "|risc16b_top|risc16b:risc16b_inst|stencil_patch:stancil_inst|delay:delay_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst1\|dpram:dpram_inst " "Elaborating entity \"dpram\" for hierarchy \"risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst1\|dpram:dpram_inst\"" {  } { { "risc16b.sv" "dpram_inst" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001760596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay risc16b:risc16b_inst\|delay:delay_inst0 " "Elaborating entity \"delay\" for hierarchy \"risc16b:risc16b_inst\|delay:delay_inst0\"" {  } { { "risc16b.sv" "delay_inst0" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001760659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 risc16b.sv(525) " "Verilog HDL assignment warning at risc16b.sv(525): truncated value with size 32 to match size of target (7)" {  } { { "risc16b.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668001760662 "|risc16b_top|risc16b:risc16b_inst|delay:delay_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram risc16b:risc16b_inst\|delay:delay_inst0\|dpram:dpram_inst " "Elaborating entity \"dpram\" for hierarchy \"risc16b:risc16b_inst\|delay:delay_inst0\|dpram:dpram_inst\"" {  } { { "risc16b.sv" "dpram_inst" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b.sv" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001760709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7seg decode_7seg:decode_7seg_0 " "Elaborating entity \"decode_7seg\" for hierarchy \"decode_7seg:decode_7seg_0\"" {  } { { "risc16b_top.sv" "decode_7seg_0" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001760767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_ff double_ff:double_ff_uart_rx " "Elaborating entity \"double_ff\" for hierarchy \"double_ff:double_ff_uart_rx\"" {  } { { "risc16b_top.sv" "double_ff_uart_rx" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001761004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_reg_file uart_reg_file:uart_reg_file_0 " "Elaborating entity \"uart_reg_file\" for hierarchy \"uart_reg_file:uart_reg_file_0\"" {  } { { "risc16b_top.sv" "uart_reg_file_0" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001761025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232c_endpoint uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0 " "Elaborating entity \"rs232c_endpoint\" for hierarchy \"uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\"" {  } { { "risc16b_top.sv" "rs232c_endpoint_0" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001761203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232c_rx uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_rx:rs232c_rx_0 " "Elaborating entity \"rs232c_rx\" for hierarchy \"uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_rx:rs232c_rx_0\"" {  } { { "risc16b_top.sv" "rs232c_rx_0" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001761349 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "risc16b_top.sv(808) " "Verilog HDL Case Statement information at risc16b_top.sv(808): all case item expressions in this case statement are onehot" {  } { { "risc16b_top.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 808 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1668001761530 "|risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232c_tx uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0 " "Elaborating entity \"rs232c_tx\" for hierarchy \"uart_reg_file:uart_reg_file_0\|rs232c_endpoint:rs232c_endpoint_0\|rs232c_tx:rs232c_tx_0\"" {  } { { "risc16b_top.sv" "rs232c_tx_0" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001761532 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "risc16b_top.sv(952) " "Verilog HDL Case Statement information at risc16b_top.sv(952): all case item expressions in this case statement are onehot" {  } { { "risc16b_top.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 952 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1668001761635 "|risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 69 /home/users/kengo/work/B4/zikken4_2022/db/risc16b_top.ram0_dpram_1ad46bb.hdl.mif " "Memory depth (128) in the design file differs from memory depth (69) in the Memory Initialization File \"/home/users/kengo/work/B4/zikken4_2022/db/risc16b_top.ram0_dpram_1ad46bb.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1668001762492 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "risc16b:risc16b_inst\|delay:delay_inst0\|dpram:dpram_inst\|mem_rtl_0 " "Inferred RAM node \"risc16b:risc16b_inst\|delay:delay_inst0\|dpram:dpram_inst\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1668001762492 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 61 /home/users/kengo/work/B4/zikken4_2022/db/risc16b_top.ram0_dpram_f62dcbd4.hdl.mif " "Memory depth (64) in the design file differs from memory depth (61) in the Memory Initialization File \"/home/users/kengo/work/B4/zikken4_2022/db/risc16b_top.ram0_dpram_f62dcbd4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1668001762494 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst2\|dpram:dpram_inst\|mem_rtl_0 " "Inferred RAM node \"risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst2\|dpram:dpram_inst\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1668001762494 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst1\|dpram:dpram_inst\|mem_rtl_0 " "Inferred RAM node \"risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst1\|dpram:dpram_inst\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1668001762496 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "risc16b:risc16b_inst\|delay:delay_inst0\|dpram:dpram_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"risc16b:risc16b_inst\|delay:delay_inst0\|dpram:dpram_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 69 " "Parameter NUMWORDS_A set to 69" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 69 " "Parameter NUMWORDS_B set to 69" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/risc16b_top.ram0_dpram_1ad46bb.hdl.mif " "Parameter INIT_FILE set to db/risc16b_top.ram0_dpram_1ad46bb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst2\|dpram:dpram_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst2\|dpram:dpram_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 61 " "Parameter NUMWORDS_A set to 61" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 61 " "Parameter NUMWORDS_B set to 61" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/risc16b_top.ram0_dpram_f62dcbd4.hdl.mif " "Parameter INIT_FILE set to db/risc16b_top.ram0_dpram_f62dcbd4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst1\|dpram:dpram_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst1\|dpram:dpram_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 61 " "Parameter NUMWORDS_A set to 61" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 61 " "Parameter NUMWORDS_B set to 61" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/risc16b_top.ram0_dpram_f62dcbd4.hdl.mif " "Parameter INIT_FILE set to db/risc16b_top.ram0_dpram_f62dcbd4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668001762749 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668001762749 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668001762749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "risc16b:risc16b_inst\|delay:delay_inst0\|dpram:dpram_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"risc16b:risc16b_inst\|delay:delay_inst0\|dpram:dpram_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001762881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "risc16b:risc16b_inst\|delay:delay_inst0\|dpram:dpram_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"risc16b:risc16b_inst\|delay:delay_inst0\|dpram:dpram_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 69 " "Parameter \"NUMWORDS_A\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 69 " "Parameter \"NUMWORDS_B\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/risc16b_top.ram0_dpram_1ad46bb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/risc16b_top.ram0_dpram_1ad46bb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001762881 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668001762881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jqr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jqr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jqr1 " "Found entity 1: altsyncram_jqr1" {  } { { "db/altsyncram_jqr1.tdf" "" { Text "/home/users/kengo/work/B4/zikken4_2022/db/altsyncram_jqr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668001762930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668001762930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst2\|dpram:dpram_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst2\|dpram:dpram_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001763040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst2\|dpram:dpram_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"risc16b:risc16b_inst\|stencil_patch:stancil_inst\|delay:delay_inst2\|dpram:dpram_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 61 " "Parameter \"NUMWORDS_A\" = \"61\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 61 " "Parameter \"NUMWORDS_B\" = \"61\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/risc16b_top.ram0_dpram_f62dcbd4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/risc16b_top.ram0_dpram_f62dcbd4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668001763040 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668001763040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ctr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ctr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ctr1 " "Found entity 1: altsyncram_ctr1" {  } { { "db/altsyncram_ctr1.tdf" "" { Text "/home/users/kengo/work/B4/zikken4_2022/db/altsyncram_ctr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668001763110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668001763110 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_n GND " "Pin \"SRAM_LB_n\" is stuck at GND" {  } { { "risc16b_top.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668001763584 "|risc16b_top|SRAM_LB_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_n GND " "Pin \"SRAM_UB_n\" is stuck at GND" {  } { { "risc16b_top.sv" "" { Text "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668001763584 "|risc16b_top|SRAM_UB_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668001763584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668001763681 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "130 " "130 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668001764046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/users/kengo/work/B4/zikken4_2022/risc16b_top.map.smsg " "Generated suppressed messages file /home/users/kengo/work/B4/zikken4_2022/risc16b_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668001764128 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668001764520 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668001764520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1654 " "Implemented 1654 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668001764868 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668001764868 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1668001764868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1505 " "Implemented 1505 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668001764868 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1668001764868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668001764868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668001764950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  9 22:49:24 2022 " "Processing ended: Wed Nov  9 22:49:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668001764950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668001764950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668001764950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668001764950 ""}
