<stg><name>qspline</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %a) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %b) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %c) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %d) nounwind, !map !21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %e) nounwind, !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %f) nounwind, !map !29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %g) nounwind, !map !33

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !37

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !41

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @qspline_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:1  %icmp_ln9 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln9, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="7">
<![CDATA[
:0  %v = load i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %k_0 = phi i7 [ %k, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln11 = icmp eq i7 %k_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %k = add i7 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln11, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln12 = zext i7 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %b_addr = getelementptr [100 x i16]* %b, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="7">
<![CDATA[
:2  %b_load = load i16* %b_addr, align 2

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %a_addr = getelementptr [100 x i16]* %a, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="7">
<![CDATA[
:5  %a_load = load i16* %a_addr, align 2

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %f_addr = getelementptr [100 x i16]* %f, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="f_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="7">
<![CDATA[
:11  %f_load = load i16* %f_addr, align 2

]]></Node>
<StgValue><ssdm name="f_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %c_addr = getelementptr [100 x i16]* %c, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="7">
<![CDATA[
:14  %c_load = load i16* %c_addr, align 2

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %e_addr = getelementptr [100 x i16]* %e, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="e_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="7">
<![CDATA[
:21  %e_load = load i16* %e_addr, align 2

]]></Node>
<StgValue><ssdm name="e_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %g_addr = getelementptr [100 x i16]* %g, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="g_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="7">
<![CDATA[
:24  %g_load = load i16* %g_addr, align 2

]]></Node>
<StgValue><ssdm name="g_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="7">
<![CDATA[
:2  %b_load = load i16* %b_addr, align 2

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="16">
<![CDATA[
:3  %sext_ln12 = sext i16 %b_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln12"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="7">
<![CDATA[
:5  %a_load = load i16* %a_addr, align 2

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="16">
<![CDATA[
:6  %sext_ln12_1 = sext i16 %a_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %mul_ln12 = mul i32 %sext_ln12, %sext_ln12

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %mul_ln12_1 = mul i32 %sext_ln12, %sext_ln12_1

]]></Node>
<StgValue><ssdm name="mul_ln12_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %mul_ln12_2 = mul i32 %mul_ln12_1, %mul_ln12

]]></Node>
<StgValue><ssdm name="mul_ln12_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="7">
<![CDATA[
:11  %f_load = load i16* %f_addr, align 2

]]></Node>
<StgValue><ssdm name="f_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="16">
<![CDATA[
:12  %sext_ln12_2 = sext i16 %f_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="7">
<![CDATA[
:14  %c_load = load i16* %c_addr, align 2

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="16">
<![CDATA[
:15  %sext_ln12_3 = sext i16 %c_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %mul_ln12_3 = mul i32 %mul_ln12, %sext_ln12_3

]]></Node>
<StgValue><ssdm name="mul_ln12_3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %shl_ln12 = shl i32 %mul_ln12_3, 3

]]></Node>
<StgValue><ssdm name="shl_ln12"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %shl_ln12_1 = shl i32 %mul_ln12_3, 1

]]></Node>
<StgValue><ssdm name="shl_ln12_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %sub_ln12 = sub i32 %shl_ln12, %shl_ln12_1

]]></Node>
<StgValue><ssdm name="sub_ln12"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="7">
<![CDATA[
:21  %e_load = load i16* %e_addr, align 2

]]></Node>
<StgValue><ssdm name="e_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="16">
<![CDATA[
:22  %sext_ln12_4 = sext i16 %e_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln12_4"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="7">
<![CDATA[
:24  %g_load = load i16* %g_addr, align 2

]]></Node>
<StgValue><ssdm name="g_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="30" op_0_bw="16">
<![CDATA[
:25  %sext_ln12_5 = sext i16 %b_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln12_5"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="16">
<![CDATA[
:26  %sext_ln12_6 = sext i16 %g_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln12_6"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:27  %mul_ln12_4 = mul i30 %sext_ln12_6, %sext_ln12_5

]]></Node>
<StgValue><ssdm name="mul_ln12_4"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
:28  %shl_ln12_2 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %mul_ln12_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln12_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp4 = add i32 %shl_ln12_2, %sext_ln12_4

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp5 = mul i32 %tmp4, %sext_ln12_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp3 = add i32 %sub_ln12, %tmp5

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %add_ln12 = add i32 %mul_ln12_2, %sext_ln12

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %mul_ln12_5 = mul i32 %add_ln12, %sext_ln12

]]></Node>
<StgValue><ssdm name="mul_ln12_5"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp8 = mul i32 %sext_ln12_2, %sext_ln12_2

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp7 = mul i32 %tmp8, %tmp3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %add_ln12_1 = add i32 %mul_ln12_5, %tmp7

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %out_addr_1 = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="out_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:38  store i32 %add_ln12_1, i32* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="78" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="7">
<![CDATA[
:0  %v = load i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %v

]]></Node>
<StgValue><ssdm name="ret_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="89" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="c" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="d" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="d"/></StgValue>
</port>
<port id="93" name="e" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="e"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="f" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="f"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="g" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="g"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="out_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="98" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="7">
</dataflow>
<dataflow id="99" from="a" to="specbitsmap_ln0" fromId="89" toId="7">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="8">
</dataflow>
<dataflow id="101" from="b" to="specbitsmap_ln0" fromId="90" toId="8">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="9">
</dataflow>
<dataflow id="103" from="c" to="specbitsmap_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="10">
</dataflow>
<dataflow id="105" from="d" to="specbitsmap_ln0" fromId="92" toId="10">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="11">
</dataflow>
<dataflow id="107" from="e" to="specbitsmap_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="109" from="f" to="specbitsmap_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="13">
</dataflow>
<dataflow id="111" from="g" to="specbitsmap_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="14">
</dataflow>
<dataflow id="113" from="out_r" to="specbitsmap_ln0" fromId="96" toId="14">
</dataflow>
<dataflow id="114" from="out_r" to="out_addr" fromId="96" toId="15">
</dataflow>
<dataflow id="116" from="StgValue_115" to="out_addr" fromId="115" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_115" to="out_addr" fromId="115" toId="15">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="16">
</dataflow>
<dataflow id="120" from="StgValue_119" to="specbitsmap_ln0" fromId="119" toId="16">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="121" toId="17">
</dataflow>
<dataflow id="124" from="qspline_str" to="spectopmodule_ln0" fromId="123" toId="17">
</dataflow>
<dataflow id="126" from="StgValue_125" to="i_0" fromId="125" toId="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="br_ln9" to="i_0" fromId="18" toId="19">
</dataflow>
<dataflow id="128" from="i" to="i_0" fromId="22" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="129" from="br_ln0" to="i_0" fromId="44" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="130" from="i_0" to="icmp_ln9" fromId="19" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_131" to="icmp_ln9" fromId="131" toId="20">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="133" toId="21">
</dataflow>
<dataflow id="136" from="StgValue_135" to="empty" fromId="135" toId="21">
</dataflow>
<dataflow id="137" from="StgValue_135" to="empty" fromId="135" toId="21">
</dataflow>
<dataflow id="138" from="StgValue_135" to="empty" fromId="135" toId="21">
</dataflow>
<dataflow id="139" from="i_0" to="i" fromId="19" toId="22">
</dataflow>
<dataflow id="141" from="StgValue_140" to="i" fromId="140" toId="22">
</dataflow>
<dataflow id="142" from="icmp_ln9" to="br_ln9" fromId="20" toId="23">
</dataflow>
<dataflow id="143" from="out_addr" to="v" fromId="15" toId="25">
</dataflow>
<dataflow id="144" from="k" to="k_0" fromId="29" toId="26">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="145" from="br_ln11" to="k_0" fromId="77" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="146" from="StgValue_125" to="k_0" fromId="125" toId="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="147" from="br_ln11" to="k_0" fromId="24" toId="26">
</dataflow>
<dataflow id="148" from="k_0" to="icmp_ln11" fromId="26" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_131" to="icmp_ln11" fromId="131" toId="27">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="133" toId="28">
</dataflow>
<dataflow id="151" from="StgValue_135" to="empty_2" fromId="135" toId="28">
</dataflow>
<dataflow id="152" from="StgValue_135" to="empty_2" fromId="135" toId="28">
</dataflow>
<dataflow id="153" from="StgValue_135" to="empty_2" fromId="135" toId="28">
</dataflow>
<dataflow id="154" from="k_0" to="k" fromId="26" toId="29">
</dataflow>
<dataflow id="155" from="StgValue_140" to="k" fromId="140" toId="29">
</dataflow>
<dataflow id="156" from="icmp_ln11" to="br_ln11" fromId="27" toId="30">
</dataflow>
<dataflow id="157" from="k_0" to="zext_ln12" fromId="26" toId="31">
</dataflow>
<dataflow id="158" from="b" to="b_addr" fromId="90" toId="32">
</dataflow>
<dataflow id="159" from="StgValue_115" to="b_addr" fromId="115" toId="32">
</dataflow>
<dataflow id="160" from="zext_ln12" to="b_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="161" from="b_addr" to="b_load" fromId="32" toId="33">
</dataflow>
<dataflow id="162" from="a" to="a_addr" fromId="89" toId="34">
</dataflow>
<dataflow id="163" from="StgValue_115" to="a_addr" fromId="115" toId="34">
</dataflow>
<dataflow id="164" from="zext_ln12" to="a_addr" fromId="31" toId="34">
</dataflow>
<dataflow id="165" from="a_addr" to="a_load" fromId="34" toId="35">
</dataflow>
<dataflow id="166" from="f" to="f_addr" fromId="94" toId="36">
</dataflow>
<dataflow id="167" from="StgValue_115" to="f_addr" fromId="115" toId="36">
</dataflow>
<dataflow id="168" from="zext_ln12" to="f_addr" fromId="31" toId="36">
</dataflow>
<dataflow id="169" from="f_addr" to="f_load" fromId="36" toId="37">
</dataflow>
<dataflow id="170" from="c" to="c_addr" fromId="91" toId="38">
</dataflow>
<dataflow id="171" from="StgValue_115" to="c_addr" fromId="115" toId="38">
</dataflow>
<dataflow id="172" from="zext_ln12" to="c_addr" fromId="31" toId="38">
</dataflow>
<dataflow id="173" from="c_addr" to="c_load" fromId="38" toId="39">
</dataflow>
<dataflow id="174" from="e" to="e_addr" fromId="93" toId="40">
</dataflow>
<dataflow id="175" from="StgValue_115" to="e_addr" fromId="115" toId="40">
</dataflow>
<dataflow id="176" from="zext_ln12" to="e_addr" fromId="31" toId="40">
</dataflow>
<dataflow id="177" from="e_addr" to="e_load" fromId="40" toId="41">
</dataflow>
<dataflow id="178" from="g" to="g_addr" fromId="95" toId="42">
</dataflow>
<dataflow id="179" from="StgValue_115" to="g_addr" fromId="115" toId="42">
</dataflow>
<dataflow id="180" from="zext_ln12" to="g_addr" fromId="31" toId="42">
</dataflow>
<dataflow id="181" from="g_addr" to="g_load" fromId="42" toId="43">
</dataflow>
<dataflow id="182" from="b_addr" to="b_load" fromId="32" toId="45">
</dataflow>
<dataflow id="183" from="b_load" to="sext_ln12" fromId="45" toId="46">
</dataflow>
<dataflow id="184" from="a_addr" to="a_load" fromId="34" toId="47">
</dataflow>
<dataflow id="185" from="a_load" to="sext_ln12_1" fromId="47" toId="48">
</dataflow>
<dataflow id="186" from="sext_ln12" to="mul_ln12" fromId="46" toId="49">
</dataflow>
<dataflow id="187" from="sext_ln12" to="mul_ln12" fromId="46" toId="49">
</dataflow>
<dataflow id="188" from="sext_ln12" to="mul_ln12_1" fromId="46" toId="50">
</dataflow>
<dataflow id="189" from="sext_ln12_1" to="mul_ln12_1" fromId="48" toId="50">
</dataflow>
<dataflow id="190" from="mul_ln12_1" to="mul_ln12_2" fromId="50" toId="51">
</dataflow>
<dataflow id="191" from="mul_ln12" to="mul_ln12_2" fromId="49" toId="51">
</dataflow>
<dataflow id="192" from="f_addr" to="f_load" fromId="36" toId="52">
</dataflow>
<dataflow id="193" from="f_load" to="sext_ln12_2" fromId="52" toId="53">
</dataflow>
<dataflow id="194" from="c_addr" to="c_load" fromId="38" toId="54">
</dataflow>
<dataflow id="195" from="c_load" to="sext_ln12_3" fromId="54" toId="55">
</dataflow>
<dataflow id="196" from="mul_ln12" to="mul_ln12_3" fromId="49" toId="56">
</dataflow>
<dataflow id="197" from="sext_ln12_3" to="mul_ln12_3" fromId="55" toId="56">
</dataflow>
<dataflow id="198" from="mul_ln12_3" to="shl_ln12" fromId="56" toId="57">
</dataflow>
<dataflow id="200" from="StgValue_199" to="shl_ln12" fromId="199" toId="57">
</dataflow>
<dataflow id="201" from="mul_ln12_3" to="shl_ln12_1" fromId="56" toId="58">
</dataflow>
<dataflow id="203" from="StgValue_202" to="shl_ln12_1" fromId="202" toId="58">
</dataflow>
<dataflow id="204" from="shl_ln12" to="sub_ln12" fromId="57" toId="59">
</dataflow>
<dataflow id="205" from="shl_ln12_1" to="sub_ln12" fromId="58" toId="59">
</dataflow>
<dataflow id="206" from="e_addr" to="e_load" fromId="40" toId="60">
</dataflow>
<dataflow id="207" from="e_load" to="sext_ln12_4" fromId="60" toId="61">
</dataflow>
<dataflow id="208" from="g_addr" to="g_load" fromId="42" toId="62">
</dataflow>
<dataflow id="209" from="b_load" to="sext_ln12_5" fromId="45" toId="63">
</dataflow>
<dataflow id="210" from="g_load" to="sext_ln12_6" fromId="62" toId="64">
</dataflow>
<dataflow id="211" from="sext_ln12_6" to="mul_ln12_4" fromId="64" toId="65">
</dataflow>
<dataflow id="212" from="sext_ln12_5" to="mul_ln12_4" fromId="63" toId="65">
</dataflow>
<dataflow id="214" from="_ssdm_op_BitConcatenate.i32.i30.i2" to="shl_ln12_2" fromId="213" toId="66">
</dataflow>
<dataflow id="215" from="mul_ln12_4" to="shl_ln12_2" fromId="65" toId="66">
</dataflow>
<dataflow id="217" from="StgValue_216" to="shl_ln12_2" fromId="216" toId="66">
</dataflow>
<dataflow id="218" from="shl_ln12_2" to="tmp4" fromId="66" toId="67">
</dataflow>
<dataflow id="219" from="sext_ln12_4" to="tmp4" fromId="61" toId="67">
</dataflow>
<dataflow id="220" from="tmp4" to="tmp5" fromId="67" toId="68">
</dataflow>
<dataflow id="221" from="sext_ln12_2" to="tmp5" fromId="53" toId="68">
</dataflow>
<dataflow id="222" from="sub_ln12" to="tmp3" fromId="59" toId="69">
</dataflow>
<dataflow id="223" from="tmp5" to="tmp3" fromId="68" toId="69">
</dataflow>
<dataflow id="224" from="mul_ln12_2" to="add_ln12" fromId="51" toId="70">
</dataflow>
<dataflow id="225" from="sext_ln12" to="add_ln12" fromId="46" toId="70">
</dataflow>
<dataflow id="226" from="add_ln12" to="mul_ln12_5" fromId="70" toId="71">
</dataflow>
<dataflow id="227" from="sext_ln12" to="mul_ln12_5" fromId="46" toId="71">
</dataflow>
<dataflow id="228" from="sext_ln12_2" to="tmp8" fromId="53" toId="72">
</dataflow>
<dataflow id="229" from="sext_ln12_2" to="tmp8" fromId="53" toId="72">
</dataflow>
<dataflow id="230" from="tmp8" to="tmp7" fromId="72" toId="73">
</dataflow>
<dataflow id="231" from="tmp3" to="tmp7" fromId="69" toId="73">
</dataflow>
<dataflow id="232" from="mul_ln12_5" to="add_ln12_1" fromId="71" toId="74">
</dataflow>
<dataflow id="233" from="tmp7" to="add_ln12_1" fromId="73" toId="74">
</dataflow>
<dataflow id="234" from="out_r" to="out_addr_1" fromId="96" toId="75">
</dataflow>
<dataflow id="235" from="StgValue_115" to="out_addr_1" fromId="115" toId="75">
</dataflow>
<dataflow id="236" from="zext_ln12" to="out_addr_1" fromId="31" toId="75">
</dataflow>
<dataflow id="237" from="add_ln12_1" to="store_ln12" fromId="74" toId="76">
</dataflow>
<dataflow id="238" from="out_addr_1" to="store_ln12" fromId="75" toId="76">
</dataflow>
<dataflow id="239" from="out_addr" to="v" fromId="15" toId="78">
</dataflow>
<dataflow id="240" from="v" to="ret_ln32" fromId="78" toId="79">
</dataflow>
<dataflow id="241" from="icmp_ln9" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="242" from="icmp_ln11" to="StgValue_3" fromId="27" toId="3">
</dataflow>
</dataflows>


</stg>
