#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Jul 28 14:59:17 2022
# Process ID: 428059
# Current directory: /home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.runs/impl_1/vivado.jou
# Running On: goossens-Precision-5530, OS: Linux, CPU Frequency: 2700.000 MHz, CPU Physical cores: 6, Host memory: 33291 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.gen/sources_1/bd/design_1/ip/design_1_simple_pipeline_ip_0_0/design_1_simple_pipeline_ip_0_0.dcp' for cell 'design_1_i/simple_pipeline_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2910.891 ; gain = 0.000 ; free physical = 8538 ; free virtual = 18564
INFO: [Netlist 29-17] Analyzing 905 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.969 ; gain = 0.000 ; free physical = 8454 ; free virtual = 18464
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3070.969 ; gain = 160.078 ; free physical = 8454 ; free virtual = 18464
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3070.969 ; gain = 0.000 ; free physical = 8442 ; free virtual = 18451

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11058d959

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3070.969 ; gain = 0.000 ; free physical = 8036 ; free virtual = 18068

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[0]_i_1 into driver instance design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/result_23_reg_6702[0]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c58d2d59

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3311.840 ; gain = 0.000 ; free physical = 7794 ; free virtual = 17824
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 30 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c29e3713

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3311.840 ; gain = 0.000 ; free physical = 7794 ; free virtual = 17824
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15f2733ff

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3311.840 ; gain = 0.000 ; free physical = 7794 ; free virtual = 17824
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 101 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15f2733ff

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3343.855 ; gain = 32.016 ; free physical = 7794 ; free virtual = 17824
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15f2733ff

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3343.855 ; gain = 32.016 ; free physical = 7794 ; free virtual = 17824
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15f2733ff

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3343.855 ; gain = 32.016 ; free physical = 7794 ; free virtual = 17824
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              30  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             101  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3343.855 ; gain = 0.000 ; free physical = 7793 ; free virtual = 17824
Ending Logic Optimization Task | Checksum: 188f4da4f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3343.855 ; gain = 32.016 ; free physical = 7793 ; free virtual = 17824

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 98 newly gated: 0 Total Ports: 256
Number of Flops added for Enable Generation: 67

Ending PowerOpt Patch Enables Task | Checksum: 18aef81aa

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3717.801 ; gain = 0.000 ; free physical = 7740 ; free virtual = 17779
Ending Power Optimization Task | Checksum: 18aef81aa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3717.801 ; gain = 373.945 ; free physical = 7756 ; free virtual = 17795

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 14de6a64e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3717.801 ; gain = 0.000 ; free physical = 7659 ; free virtual = 17753
Ending Final Cleanup Task | Checksum: 14de6a64e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3717.801 ; gain = 0.000 ; free physical = 7649 ; free virtual = 17748

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3717.801 ; gain = 0.000 ; free physical = 7649 ; free virtual = 17748
Ending Netlist Obfuscation Task | Checksum: 14de6a64e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3717.801 ; gain = 0.000 ; free physical = 7657 ; free virtual = 17750
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3717.801 ; gain = 646.832 ; free physical = 7659 ; free virtual = 17749
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3717.801 ; gain = 0.000 ; free physical = 7640 ; free virtual = 17738
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7558 ; free virtual = 17615
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fd98f5a7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7558 ; free virtual = 17615
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7558 ; free virtual = 17615

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0d851e8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7590 ; free virtual = 17644

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 125a44d51

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7611 ; free virtual = 17661

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 125a44d51

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7611 ; free virtual = 17661
Phase 1 Placer Initialization | Checksum: 125a44d51

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7611 ; free virtual = 17661

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: dd3cf7d5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7591 ; free virtual = 17638

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f09d23e3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7613 ; free virtual = 17660

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f09d23e3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7613 ; free virtual = 17660

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2331 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1076 nets or LUTs. Breaked 0 LUT, combined 1076 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7611 ; free virtual = 17636

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1076  |                  1076  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1076  |                  1076  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 159330230

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7614 ; free virtual = 17639
Phase 2.4 Global Placement Core | Checksum: 16284cfb9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7636 ; free virtual = 17649
Phase 2 Global Placement | Checksum: 16284cfb9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7636 ; free virtual = 17649

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ee7a857c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7636 ; free virtual = 17649

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 130ff660a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7663 ; free virtual = 17695

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1281c232b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7651 ; free virtual = 17685

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bcb84cee

Time (s): cpu = 00:00:40 ; elapsed = 00:00:12 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7645 ; free virtual = 17678

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: bb5b6e5b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7593 ; free virtual = 17617

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1881c1040

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7593 ; free virtual = 17617

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1360ddc7a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7593 ; free virtual = 17617
Phase 3 Detail Placement | Checksum: 1360ddc7a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7593 ; free virtual = 17617

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c1e40e38

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.382 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 138ac9a9b

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7607 ; free virtual = 17628
INFO: [Place 46-33] Processed net design_1_i/simple_pipeline_ip_0/inst/grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239/ap_phi_reg_pp0_iter0_reg_file_0_3_reg_46810, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14fc0fff2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7606 ; free virtual = 17628
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c1e40e38

Time (s): cpu = 00:00:49 ; elapsed = 00:00:16 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7606 ; free virtual = 17628

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.604. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13a3acd45

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7610 ; free virtual = 17631

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7610 ; free virtual = 17631
Phase 4.1 Post Commit Optimization | Checksum: 13a3acd45

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7610 ; free virtual = 17631

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13a3acd45

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7610 ; free virtual = 17631

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13a3acd45

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7610 ; free virtual = 17631
Phase 4.3 Placer Reporting | Checksum: 13a3acd45

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7610 ; free virtual = 17633

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7613 ; free virtual = 17634

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7613 ; free virtual = 17634
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e2a7eb5c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7613 ; free virtual = 17634
Ending Placer Task | Checksum: f8340032

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7613 ; free virtual = 17634
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7644 ; free virtual = 17665
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7624 ; free virtual = 17661
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7621 ; free virtual = 17646
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7631 ; free virtual = 17657
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7608 ; free virtual = 17639
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 29d8b714 ConstDB: 0 ShapeSum: ce5b491e RouteDB: 0
Post Restoration Checksum: NetGraph: 49343e72 NumContArr: d1a01e2a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 11ad45c9c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7595 ; free virtual = 17580

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11ad45c9c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7562 ; free virtual = 17547

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11ad45c9c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7562 ; free virtual = 17547
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1324b1dcf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7527 ; free virtual = 17528
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.744  | TNS=0.000  | WHS=-0.190 | THS=-62.028|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8817
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8817
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 12242d7f7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7522 ; free virtual = 17529

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12242d7f7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3728.844 ; gain = 0.000 ; free physical = 7521 ; free virtual = 17529
Phase 3 Initial Routing | Checksum: 14c3d964e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:31 . Memory (MB): peak = 3880.805 ; gain = 151.961 ; free physical = 7524 ; free virtual = 17519

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1432
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.621  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2177900f6

Time (s): cpu = 00:01:45 ; elapsed = 00:00:48 . Memory (MB): peak = 3880.805 ; gain = 151.961 ; free physical = 7544 ; free virtual = 17534

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.621  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 235dd69be

Time (s): cpu = 00:01:45 ; elapsed = 00:00:49 . Memory (MB): peak = 3880.805 ; gain = 151.961 ; free physical = 7543 ; free virtual = 17533
Phase 4 Rip-up And Reroute | Checksum: 235dd69be

Time (s): cpu = 00:01:45 ; elapsed = 00:00:49 . Memory (MB): peak = 3880.805 ; gain = 151.961 ; free physical = 7543 ; free virtual = 17533

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 235dd69be

Time (s): cpu = 00:01:45 ; elapsed = 00:00:49 . Memory (MB): peak = 3880.805 ; gain = 151.961 ; free physical = 7543 ; free virtual = 17533

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 235dd69be

Time (s): cpu = 00:01:45 ; elapsed = 00:00:49 . Memory (MB): peak = 3880.805 ; gain = 151.961 ; free physical = 7543 ; free virtual = 17533
Phase 5 Delay and Skew Optimization | Checksum: 235dd69be

Time (s): cpu = 00:01:45 ; elapsed = 00:00:49 . Memory (MB): peak = 3880.805 ; gain = 151.961 ; free physical = 7543 ; free virtual = 17533

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 244ec438a

Time (s): cpu = 00:01:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3880.805 ; gain = 151.961 ; free physical = 7543 ; free virtual = 17533
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.621  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24d3ecf98

Time (s): cpu = 00:01:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3880.805 ; gain = 151.961 ; free physical = 7543 ; free virtual = 17533
Phase 6 Post Hold Fix | Checksum: 24d3ecf98

Time (s): cpu = 00:01:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3880.805 ; gain = 151.961 ; free physical = 7543 ; free virtual = 17533

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.53738 %
  Global Horizontal Routing Utilization  = 5.76623 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 255001809

Time (s): cpu = 00:01:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3880.805 ; gain = 151.961 ; free physical = 7542 ; free virtual = 17532

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 255001809

Time (s): cpu = 00:01:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3880.805 ; gain = 151.961 ; free physical = 7540 ; free virtual = 17530

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a84ce93d

Time (s): cpu = 00:01:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3896.812 ; gain = 167.969 ; free physical = 7540 ; free virtual = 17530

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.621  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2a84ce93d

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3896.812 ; gain = 167.969 ; free physical = 7540 ; free virtual = 17530
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3896.812 ; gain = 167.969 ; free physical = 7586 ; free virtual = 17576

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:54 ; elapsed = 00:00:52 . Memory (MB): peak = 3896.812 ; gain = 167.969 ; free physical = 7586 ; free virtual = 17576
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3896.812 ; gain = 0.000 ; free physical = 7572 ; free virtual = 17581
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/goossens/goossens-springer-book/2022.1/book_experiments/simple_pipeline_ip/z1_simple_pipeline_ip.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 4030.125 ; gain = 93.293 ; free physical = 7524 ; free virtual = 17535
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 15:01:33 2022...
