$date
	Mon Sep 22 21:48:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_top_design $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 3 # x [2:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 3 $ in [2:0] $end
$var wire 1 ! y $end
$var wire 1 % and2_out $end
$var wire 1 & and1_out $end
$scope module AND1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c $end
$var wire 1 " clk $end
$var reg 1 & y $end
$upscope $end
$scope module AND2 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 , c $end
$var wire 1 " clk $end
$var reg 1 % y $end
$upscope $end
$scope module OR1 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 " clk $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x,
x+
x*
x)
x(
x'
x&
x%
bx $
bx #
0"
x!
$end
#5
1"
#10
0"
#15
0%
0&
1'
1)
1+
0(
0*
0,
1"
b0 #
b0 $
#20
0"
#25
0!
1"
#26
0)
1,
b1 #
b1 $
#30
0"
#35
1"
#39
1)
0+
1(
0,
b10 #
b10 $
#40
0"
#45
1&
1"
#50
0"
#55
1!
1"
#56
0)
1,
b11 #
b11 $
#60
0"
#65
0&
1"
#70
0'
1)
1+
0(
1*
0,
0"
b100 #
b100 $
#75
0!
1"
#80
0)
1,
0"
b101 #
b101 $
#85
1%
1"
#90
0"
#95
1!
1"
#99
1)
0+
1(
0,
b110 #
b110 $
#100
0"
#105
0%
1"
#110
0)
1,
0"
b111 #
b111 $
#115
0!
1"
#120
0"
#125
1"
#126
1'
1)
1+
0(
0*
0,
b0 #
b0 $
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#226
