/* Generated by Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3) */

module BlockRAM_1KB(vccd1, vssd1, clk, rd_addr, rd_data, wr_addr, wr_data, C0, C1, C2, C3, C4, C5);
  input C0;
  wire C0;
  input C1;
  wire C1;
  input C2;
  wire C2;
  input C3;
  wire C3;
  input C4;
  wire C4;
  input C5;
  wire C5;
  input clk;
  wire clk;
  input [7:0] rd_addr;
  wire [7:0] rd_addr;
  output [31:0] rd_data;
  wire [31:0] rd_data;
  inout vccd1;
  wire vccd1;
  inout vssd1;
  wire vssd1;
  input [7:0] wr_addr;
  wire [7:0] wr_addr;
  input [31:0] wr_data;
  wire [31:0] wr_data;
endmodule

module DSP(VPWR, VGND, Tile_X0Y0_N1BEG, Tile_X0Y0_N2BEG, Tile_X0Y0_N2BEGb, Tile_X0Y0_N4BEG, Tile_X0Y0_NN4BEG, Tile_X0Y0_S1END, Tile_X0Y0_S2MID, Tile_X0Y0_S2END, Tile_X0Y0_S4END, Tile_X0Y0_SS4END, Tile_X0Y0_E1BEG, Tile_X0Y0_E2BEG, Tile_X0Y0_E2BEGb, Tile_X0Y0_EE4BEG, Tile_X0Y0_E6BEG, Tile_X0Y0_W1END, Tile_X0Y0_W2MID, Tile_X0Y0_W2END, Tile_X0Y0_WW4END
, Tile_X0Y0_W6END, Tile_X0Y0_E1END, Tile_X0Y0_E2MID, Tile_X0Y0_E2END, Tile_X0Y0_EE4END, Tile_X0Y0_E6END, Tile_X0Y0_W1BEG, Tile_X0Y0_W2BEG, Tile_X0Y0_W2BEGb, Tile_X0Y0_WW4BEG, Tile_X0Y0_W6BEG, Tile_X0Y1_E1BEG, Tile_X0Y1_E2BEG, Tile_X0Y1_E2BEGb, Tile_X0Y1_EE4BEG, Tile_X0Y1_E6BEG, Tile_X0Y1_W1END, Tile_X0Y1_W2MID, Tile_X0Y1_W2END, Tile_X0Y1_WW4END, Tile_X0Y1_W6END
, Tile_X0Y1_N1END, Tile_X0Y1_N2MID, Tile_X0Y1_N2END, Tile_X0Y1_N4END, Tile_X0Y1_NN4END, Tile_X0Y1_S1BEG, Tile_X0Y1_S2BEG, Tile_X0Y1_S2BEGb, Tile_X0Y1_S4BEG, Tile_X0Y1_SS4BEG, Tile_X0Y1_E1END, Tile_X0Y1_E2MID, Tile_X0Y1_E2END, Tile_X0Y1_EE4END, Tile_X0Y1_E6END, Tile_X0Y1_W1BEG, Tile_X0Y1_W2BEG, Tile_X0Y1_W2BEGb, Tile_X0Y1_WW4BEG, Tile_X0Y1_W6BEG, Tile_X0Y0_FrameStrobe_O
, Tile_X0Y0_FrameData, Tile_X0Y0_FrameData_O, Tile_X0Y1_FrameData, Tile_X0Y1_FrameStrobe, Tile_X0Y1_FrameData_O, Tile_X0Y0_UserCLKo, Tile_X0Y1_UserCLK);
  output [3:0] Tile_X0Y0_E1BEG;
  wire [3:0] Tile_X0Y0_E1BEG;
  input [3:0] Tile_X0Y0_E1END;
  wire [3:0] Tile_X0Y0_E1END;
  output [7:0] Tile_X0Y0_E2BEG;
  wire [7:0] Tile_X0Y0_E2BEG;
  output [7:0] Tile_X0Y0_E2BEGb;
  wire [7:0] Tile_X0Y0_E2BEGb;
  input [7:0] Tile_X0Y0_E2END;
  wire [7:0] Tile_X0Y0_E2END;
  input [7:0] Tile_X0Y0_E2MID;
  wire [7:0] Tile_X0Y0_E2MID;
  output [11:0] Tile_X0Y0_E6BEG;
  wire [11:0] Tile_X0Y0_E6BEG;
  input [11:0] Tile_X0Y0_E6END;
  wire [11:0] Tile_X0Y0_E6END;
  output [15:0] Tile_X0Y0_EE4BEG;
  wire [15:0] Tile_X0Y0_EE4BEG;
  input [15:0] Tile_X0Y0_EE4END;
  wire [15:0] Tile_X0Y0_EE4END;
  input [31:0] Tile_X0Y0_FrameData;
  wire [31:0] Tile_X0Y0_FrameData;
  output [31:0] Tile_X0Y0_FrameData_O;
  wire [31:0] Tile_X0Y0_FrameData_O;
  output [19:0] Tile_X0Y0_FrameStrobe_O;
  wire [19:0] Tile_X0Y0_FrameStrobe_O;
  output [3:0] Tile_X0Y0_N1BEG;
  wire [3:0] Tile_X0Y0_N1BEG;
  output [7:0] Tile_X0Y0_N2BEG;
  wire [7:0] Tile_X0Y0_N2BEG;
  output [7:0] Tile_X0Y0_N2BEGb;
  wire [7:0] Tile_X0Y0_N2BEGb;
  output [15:0] Tile_X0Y0_N4BEG;
  wire [15:0] Tile_X0Y0_N4BEG;
  output [15:0] Tile_X0Y0_NN4BEG;
  wire [15:0] Tile_X0Y0_NN4BEG;
  input [3:0] Tile_X0Y0_S1END;
  wire [3:0] Tile_X0Y0_S1END;
  input [7:0] Tile_X0Y0_S2END;
  wire [7:0] Tile_X0Y0_S2END;
  input [7:0] Tile_X0Y0_S2MID;
  wire [7:0] Tile_X0Y0_S2MID;
  input [15:0] Tile_X0Y0_S4END;
  wire [15:0] Tile_X0Y0_S4END;
  input [15:0] Tile_X0Y0_SS4END;
  wire [15:0] Tile_X0Y0_SS4END;
  output Tile_X0Y0_UserCLKo;
  wire Tile_X0Y0_UserCLKo;
  output [3:0] Tile_X0Y0_W1BEG;
  wire [3:0] Tile_X0Y0_W1BEG;
  input [3:0] Tile_X0Y0_W1END;
  wire [3:0] Tile_X0Y0_W1END;
  output [7:0] Tile_X0Y0_W2BEG;
  wire [7:0] Tile_X0Y0_W2BEG;
  output [7:0] Tile_X0Y0_W2BEGb;
  wire [7:0] Tile_X0Y0_W2BEGb;
  input [7:0] Tile_X0Y0_W2END;
  wire [7:0] Tile_X0Y0_W2END;
  input [7:0] Tile_X0Y0_W2MID;
  wire [7:0] Tile_X0Y0_W2MID;
  output [11:0] Tile_X0Y0_W6BEG;
  wire [11:0] Tile_X0Y0_W6BEG;
  input [11:0] Tile_X0Y0_W6END;
  wire [11:0] Tile_X0Y0_W6END;
  output [15:0] Tile_X0Y0_WW4BEG;
  wire [15:0] Tile_X0Y0_WW4BEG;
  input [15:0] Tile_X0Y0_WW4END;
  wire [15:0] Tile_X0Y0_WW4END;
  output [3:0] Tile_X0Y1_E1BEG;
  wire [3:0] Tile_X0Y1_E1BEG;
  input [3:0] Tile_X0Y1_E1END;
  wire [3:0] Tile_X0Y1_E1END;
  output [7:0] Tile_X0Y1_E2BEG;
  wire [7:0] Tile_X0Y1_E2BEG;
  output [7:0] Tile_X0Y1_E2BEGb;
  wire [7:0] Tile_X0Y1_E2BEGb;
  input [7:0] Tile_X0Y1_E2END;
  wire [7:0] Tile_X0Y1_E2END;
  input [7:0] Tile_X0Y1_E2MID;
  wire [7:0] Tile_X0Y1_E2MID;
  output [11:0] Tile_X0Y1_E6BEG;
  wire [11:0] Tile_X0Y1_E6BEG;
  input [11:0] Tile_X0Y1_E6END;
  wire [11:0] Tile_X0Y1_E6END;
  output [15:0] Tile_X0Y1_EE4BEG;
  wire [15:0] Tile_X0Y1_EE4BEG;
  input [15:0] Tile_X0Y1_EE4END;
  wire [15:0] Tile_X0Y1_EE4END;
  input [31:0] Tile_X0Y1_FrameData;
  wire [31:0] Tile_X0Y1_FrameData;
  output [31:0] Tile_X0Y1_FrameData_O;
  wire [31:0] Tile_X0Y1_FrameData_O;
  input [19:0] Tile_X0Y1_FrameStrobe;
  wire [19:0] Tile_X0Y1_FrameStrobe;
  input [3:0] Tile_X0Y1_N1END;
  wire [3:0] Tile_X0Y1_N1END;
  input [7:0] Tile_X0Y1_N2END;
  wire [7:0] Tile_X0Y1_N2END;
  input [7:0] Tile_X0Y1_N2MID;
  wire [7:0] Tile_X0Y1_N2MID;
  input [15:0] Tile_X0Y1_N4END;
  wire [15:0] Tile_X0Y1_N4END;
  input [15:0] Tile_X0Y1_NN4END;
  wire [15:0] Tile_X0Y1_NN4END;
  output [3:0] Tile_X0Y1_S1BEG;
  wire [3:0] Tile_X0Y1_S1BEG;
  output [7:0] Tile_X0Y1_S2BEG;
  wire [7:0] Tile_X0Y1_S2BEG;
  output [7:0] Tile_X0Y1_S2BEGb;
  wire [7:0] Tile_X0Y1_S2BEGb;
  output [15:0] Tile_X0Y1_S4BEG;
  wire [15:0] Tile_X0Y1_S4BEG;
  output [15:0] Tile_X0Y1_SS4BEG;
  wire [15:0] Tile_X0Y1_SS4BEG;
  input Tile_X0Y1_UserCLK;
  wire Tile_X0Y1_UserCLK;
  output [3:0] Tile_X0Y1_W1BEG;
  wire [3:0] Tile_X0Y1_W1BEG;
  input [3:0] Tile_X0Y1_W1END;
  wire [3:0] Tile_X0Y1_W1END;
  output [7:0] Tile_X0Y1_W2BEG;
  wire [7:0] Tile_X0Y1_W2BEG;
  output [7:0] Tile_X0Y1_W2BEGb;
  wire [7:0] Tile_X0Y1_W2BEGb;
  input [7:0] Tile_X0Y1_W2END;
  wire [7:0] Tile_X0Y1_W2END;
  input [7:0] Tile_X0Y1_W2MID;
  wire [7:0] Tile_X0Y1_W2MID;
  output [11:0] Tile_X0Y1_W6BEG;
  wire [11:0] Tile_X0Y1_W6BEG;
  input [11:0] Tile_X0Y1_W6END;
  wire [11:0] Tile_X0Y1_W6END;
  output [15:0] Tile_X0Y1_WW4BEG;
  wire [15:0] Tile_X0Y1_WW4BEG;
  input [15:0] Tile_X0Y1_WW4END;
  wire [15:0] Tile_X0Y1_WW4END;
  inout VGND;
  wire VGND;
  inout VPWR;
  wire VPWR;
endmodule

module LUT4AB(vccd1, vssd1, N1BEG, N2BEG, N2BEGb, N4BEG, NN4BEG, S1END, S2MID, S2END, S4END, SS4END, Co, E1BEG, E2BEG, E2BEGb, EE4BEG, E6BEG, W1END, W2MID, W2END
, WW4END, W6END, E1END, E2MID, E2END, EE4END, E6END, W1BEG, W2BEG, W2BEGb, WW4BEG, W6BEG, N1END, N2MID, N2END, N4END, NN4END, S1BEG, S2BEG, S2BEGb, S4BEG
, SS4BEG, Ci, UserCLK, UserCLKo, FrameData, FrameData_O, FrameStrobe, FrameStrobe_O);
  input Ci;
  wire Ci;
  output Co;
  wire Co;
  output [3:0] E1BEG;
  wire [3:0] E1BEG;
  input [3:0] E1END;
  wire [3:0] E1END;
  output [7:0] E2BEG;
  wire [7:0] E2BEG;
  output [7:0] E2BEGb;
  wire [7:0] E2BEGb;
  input [7:0] E2END;
  wire [7:0] E2END;
  input [7:0] E2MID;
  wire [7:0] E2MID;
  output [11:0] E6BEG;
  wire [11:0] E6BEG;
  input [11:0] E6END;
  wire [11:0] E6END;
  output [15:0] EE4BEG;
  wire [15:0] EE4BEG;
  input [15:0] EE4END;
  wire [15:0] EE4END;
  input [31:0] FrameData;
  wire [31:0] FrameData;
  output [31:0] FrameData_O;
  wire [31:0] FrameData_O;
  input [19:0] FrameStrobe;
  wire [19:0] FrameStrobe;
  output [19:0] FrameStrobe_O;
  wire [19:0] FrameStrobe_O;
  output [3:0] N1BEG;
  wire [3:0] N1BEG;
  input [3:0] N1END;
  wire [3:0] N1END;
  output [7:0] N2BEG;
  wire [7:0] N2BEG;
  output [7:0] N2BEGb;
  wire [7:0] N2BEGb;
  input [7:0] N2END;
  wire [7:0] N2END;
  input [7:0] N2MID;
  wire [7:0] N2MID;
  output [15:0] N4BEG;
  wire [15:0] N4BEG;
  input [15:0] N4END;
  wire [15:0] N4END;
  output [15:0] NN4BEG;
  wire [15:0] NN4BEG;
  input [15:0] NN4END;
  wire [15:0] NN4END;
  output [3:0] S1BEG;
  wire [3:0] S1BEG;
  input [3:0] S1END;
  wire [3:0] S1END;
  output [7:0] S2BEG;
  wire [7:0] S2BEG;
  output [7:0] S2BEGb;
  wire [7:0] S2BEGb;
  input [7:0] S2END;
  wire [7:0] S2END;
  input [7:0] S2MID;
  wire [7:0] S2MID;
  output [15:0] S4BEG;
  wire [15:0] S4BEG;
  input [15:0] S4END;
  wire [15:0] S4END;
  output [15:0] SS4BEG;
  wire [15:0] SS4BEG;
  input [15:0] SS4END;
  wire [15:0] SS4END;
  input UserCLK;
  wire UserCLK;
  output UserCLKo;
  wire UserCLKo;
  output [3:0] W1BEG;
  wire [3:0] W1BEG;
  input [3:0] W1END;
  wire [3:0] W1END;
  output [7:0] W2BEG;
  wire [7:0] W2BEG;
  output [7:0] W2BEGb;
  wire [7:0] W2BEGb;
  input [7:0] W2END;
  wire [7:0] W2END;
  input [7:0] W2MID;
  wire [7:0] W2MID;
  output [11:0] W6BEG;
  wire [11:0] W6BEG;
  input [11:0] W6END;
  wire [11:0] W6END;
  output [15:0] WW4BEG;
  wire [15:0] WW4BEG;
  input [15:0] WW4END;
  wire [15:0] WW4END;
  inout vccd1;
  wire vccd1;
  inout vssd1;
  wire vssd1;
endmodule

module N_term_DSP(vccd1, vssd1, N1END, N2MID, N2END, N4END, NN4END, S1BEG, S2BEG, S2BEGb, S4BEG, SS4BEG, UserCLK, UserCLKo, FrameStrobe, FrameStrobe_O);
  input [19:0] FrameStrobe;
  wire [19:0] FrameStrobe;
  output [19:0] FrameStrobe_O;
  wire [19:0] FrameStrobe_O;
  input [3:0] N1END;
  wire [3:0] N1END;
  input [7:0] N2END;
  wire [7:0] N2END;
  input [7:0] N2MID;
  wire [7:0] N2MID;
  input [15:0] N4END;
  wire [15:0] N4END;
  input [15:0] NN4END;
  wire [15:0] NN4END;
  output [3:0] S1BEG;
  wire [3:0] S1BEG;
  output [7:0] S2BEG;
  wire [7:0] S2BEG;
  output [7:0] S2BEGb;
  wire [7:0] S2BEGb;
  output [15:0] S4BEG;
  wire [15:0] S4BEG;
  output [15:0] SS4BEG;
  wire [15:0] SS4BEG;
  input UserCLK;
  wire UserCLK;
  output UserCLKo;
  wire UserCLKo;
  inout vccd1;
  wire vccd1;
  inout vssd1;
  wire vssd1;
endmodule

module N_term_RAM_IO(VPWR, VGND, N1END, N2MID, N2END, N4END, S1BEG, S2BEG, S2BEGb, S4BEG, UserCLK, UserCLKo, FrameStrobe, FrameStrobe_O);
  input [19:0] FrameStrobe;
  wire [19:0] FrameStrobe;
  output [19:0] FrameStrobe_O;
  wire [19:0] FrameStrobe_O;
  input [3:0] N1END;
  wire [3:0] N1END;
  input [7:0] N2END;
  wire [7:0] N2END;
  input [7:0] N2MID;
  wire [7:0] N2MID;
  input [15:0] N4END;
  wire [15:0] N4END;
  output [3:0] S1BEG;
  wire [3:0] S1BEG;
  output [7:0] S2BEG;
  wire [7:0] S2BEG;
  output [7:0] S2BEGb;
  wire [7:0] S2BEGb;
  output [15:0] S4BEG;
  wire [15:0] S4BEG;
  input UserCLK;
  wire UserCLK;
  output UserCLKo;
  wire UserCLKo;
  inout VGND;
  wire VGND;
  inout VPWR;
  wire VPWR;
endmodule

module N_term_single(vccd1, vssd1, N1END, N2MID, N2END, N4END, NN4END, Ci, S1BEG, S2BEG, S2BEGb, S4BEG, SS4BEG, UserCLK, UserCLKo, FrameStrobe, FrameStrobe_O);
  input Ci;
  wire Ci;
  input [19:0] FrameStrobe;
  wire [19:0] FrameStrobe;
  output [19:0] FrameStrobe_O;
  wire [19:0] FrameStrobe_O;
  input [3:0] N1END;
  wire [3:0] N1END;
  input [7:0] N2END;
  wire [7:0] N2END;
  input [7:0] N2MID;
  wire [7:0] N2MID;
  input [15:0] N4END;
  wire [15:0] N4END;
  input [15:0] NN4END;
  wire [15:0] NN4END;
  output [3:0] S1BEG;
  wire [3:0] S1BEG;
  output [7:0] S2BEG;
  wire [7:0] S2BEG;
  output [7:0] S2BEGb;
  wire [7:0] S2BEGb;
  output [15:0] S4BEG;
  wire [15:0] S4BEG;
  output [15:0] SS4BEG;
  wire [15:0] SS4BEG;
  input UserCLK;
  wire UserCLK;
  output UserCLKo;
  wire UserCLKo;
  inout vccd1;
  wire vccd1;
  inout vssd1;
  wire vssd1;
endmodule

module N_term_single2(vccd1, vssd1, N1END, N2MID, N2END, N4END, NN4END, S1BEG, S2BEG, S2BEGb, S4BEG, SS4BEG, UserCLK, UserCLKo, FrameStrobe, FrameStrobe_O);
  input [19:0] FrameStrobe;
  wire [19:0] FrameStrobe;
  output [19:0] FrameStrobe_O;
  wire [19:0] FrameStrobe_O;
  input [3:0] N1END;
  wire [3:0] N1END;
  input [7:0] N2END;
  wire [7:0] N2END;
  input [7:0] N2MID;
  wire [7:0] N2MID;
  input [15:0] N4END;
  wire [15:0] N4END;
  input [15:0] NN4END;
  wire [15:0] NN4END;
  output [3:0] S1BEG;
  wire [3:0] S1BEG;
  output [7:0] S2BEG;
  wire [7:0] S2BEG;
  output [7:0] S2BEGb;
  wire [7:0] S2BEGb;
  output [15:0] S4BEG;
  wire [15:0] S4BEG;
  output [15:0] SS4BEG;
  wire [15:0] SS4BEG;
  input UserCLK;
  wire UserCLK;
  output UserCLKo;
  wire UserCLKo;
  inout vccd1;
  wire vccd1;
  inout vssd1;
  wire vssd1;
endmodule

module RAM_IO(VPWR, VGND, N1BEG, N2BEG, N2BEGb, N4BEG, S1END, S2MID, S2END, S4END, E1END, E2MID, E2END, EE4END, E6END, W1BEG, W2BEG, W2BEGb, WW4BEG, W6BEG, N1END
, N2MID, N2END, N4END, S1BEG, S2BEG, S2BEGb, S4BEG, RAM2FAB_D0_I0, RAM2FAB_D0_I1, RAM2FAB_D0_I2, RAM2FAB_D0_I3, RAM2FAB_D1_I0, RAM2FAB_D1_I1, RAM2FAB_D1_I2, RAM2FAB_D1_I3, RAM2FAB_D2_I0, RAM2FAB_D2_I1, RAM2FAB_D2_I2, RAM2FAB_D2_I3, RAM2FAB_D3_I0, RAM2FAB_D3_I1
, RAM2FAB_D3_I2, RAM2FAB_D3_I3, FAB2RAM_D0_O0, FAB2RAM_D0_O1, FAB2RAM_D0_O2, FAB2RAM_D0_O3, FAB2RAM_D1_O0, FAB2RAM_D1_O1, FAB2RAM_D1_O2, FAB2RAM_D1_O3, FAB2RAM_D2_O0, FAB2RAM_D2_O1, FAB2RAM_D2_O2, FAB2RAM_D2_O3, FAB2RAM_D3_O0, FAB2RAM_D3_O1, FAB2RAM_D3_O2, FAB2RAM_D3_O3, FAB2RAM_A0_O0, FAB2RAM_A0_O1, FAB2RAM_A0_O2
, FAB2RAM_A0_O3, FAB2RAM_A1_O0, FAB2RAM_A1_O1, FAB2RAM_A1_O2, FAB2RAM_A1_O3, FAB2RAM_C_O0, FAB2RAM_C_O1, FAB2RAM_C_O2, FAB2RAM_C_O3, Config_accessC_bit0, Config_accessC_bit1, Config_accessC_bit2, Config_accessC_bit3, UserCLK, UserCLKo, FrameData, FrameData_O, FrameStrobe, FrameStrobe_O);
  output Config_accessC_bit0;
  wire Config_accessC_bit0;
  output Config_accessC_bit1;
  wire Config_accessC_bit1;
  output Config_accessC_bit2;
  wire Config_accessC_bit2;
  output Config_accessC_bit3;
  wire Config_accessC_bit3;
  input [3:0] E1END;
  wire [3:0] E1END;
  input [7:0] E2END;
  wire [7:0] E2END;
  input [7:0] E2MID;
  wire [7:0] E2MID;
  input [11:0] E6END;
  wire [11:0] E6END;
  input [15:0] EE4END;
  wire [15:0] EE4END;
  output FAB2RAM_A0_O0;
  wire FAB2RAM_A0_O0;
  output FAB2RAM_A0_O1;
  wire FAB2RAM_A0_O1;
  output FAB2RAM_A0_O2;
  wire FAB2RAM_A0_O2;
  output FAB2RAM_A0_O3;
  wire FAB2RAM_A0_O3;
  output FAB2RAM_A1_O0;
  wire FAB2RAM_A1_O0;
  output FAB2RAM_A1_O1;
  wire FAB2RAM_A1_O1;
  output FAB2RAM_A1_O2;
  wire FAB2RAM_A1_O2;
  output FAB2RAM_A1_O3;
  wire FAB2RAM_A1_O3;
  output FAB2RAM_C_O0;
  wire FAB2RAM_C_O0;
  output FAB2RAM_C_O1;
  wire FAB2RAM_C_O1;
  output FAB2RAM_C_O2;
  wire FAB2RAM_C_O2;
  output FAB2RAM_C_O3;
  wire FAB2RAM_C_O3;
  output FAB2RAM_D0_O0;
  wire FAB2RAM_D0_O0;
  output FAB2RAM_D0_O1;
  wire FAB2RAM_D0_O1;
  output FAB2RAM_D0_O2;
  wire FAB2RAM_D0_O2;
  output FAB2RAM_D0_O3;
  wire FAB2RAM_D0_O3;
  output FAB2RAM_D1_O0;
  wire FAB2RAM_D1_O0;
  output FAB2RAM_D1_O1;
  wire FAB2RAM_D1_O1;
  output FAB2RAM_D1_O2;
  wire FAB2RAM_D1_O2;
  output FAB2RAM_D1_O3;
  wire FAB2RAM_D1_O3;
  output FAB2RAM_D2_O0;
  wire FAB2RAM_D2_O0;
  output FAB2RAM_D2_O1;
  wire FAB2RAM_D2_O1;
  output FAB2RAM_D2_O2;
  wire FAB2RAM_D2_O2;
  output FAB2RAM_D2_O3;
  wire FAB2RAM_D2_O3;
  output FAB2RAM_D3_O0;
  wire FAB2RAM_D3_O0;
  output FAB2RAM_D3_O1;
  wire FAB2RAM_D3_O1;
  output FAB2RAM_D3_O2;
  wire FAB2RAM_D3_O2;
  output FAB2RAM_D3_O3;
  wire FAB2RAM_D3_O3;
  input [31:0] FrameData;
  wire [31:0] FrameData;
  output [31:0] FrameData_O;
  wire [31:0] FrameData_O;
  input [19:0] FrameStrobe;
  wire [19:0] FrameStrobe;
  output [19:0] FrameStrobe_O;
  wire [19:0] FrameStrobe_O;
  output [3:0] N1BEG;
  wire [3:0] N1BEG;
  input [3:0] N1END;
  wire [3:0] N1END;
  output [7:0] N2BEG;
  wire [7:0] N2BEG;
  output [7:0] N2BEGb;
  wire [7:0] N2BEGb;
  input [7:0] N2END;
  wire [7:0] N2END;
  input [7:0] N2MID;
  wire [7:0] N2MID;
  output [15:0] N4BEG;
  wire [15:0] N4BEG;
  input [15:0] N4END;
  wire [15:0] N4END;
  input RAM2FAB_D0_I0;
  wire RAM2FAB_D0_I0;
  input RAM2FAB_D0_I1;
  wire RAM2FAB_D0_I1;
  input RAM2FAB_D0_I2;
  wire RAM2FAB_D0_I2;
  input RAM2FAB_D0_I3;
  wire RAM2FAB_D0_I3;
  input RAM2FAB_D1_I0;
  wire RAM2FAB_D1_I0;
  input RAM2FAB_D1_I1;
  wire RAM2FAB_D1_I1;
  input RAM2FAB_D1_I2;
  wire RAM2FAB_D1_I2;
  input RAM2FAB_D1_I3;
  wire RAM2FAB_D1_I3;
  input RAM2FAB_D2_I0;
  wire RAM2FAB_D2_I0;
  input RAM2FAB_D2_I1;
  wire RAM2FAB_D2_I1;
  input RAM2FAB_D2_I2;
  wire RAM2FAB_D2_I2;
  input RAM2FAB_D2_I3;
  wire RAM2FAB_D2_I3;
  input RAM2FAB_D3_I0;
  wire RAM2FAB_D3_I0;
  input RAM2FAB_D3_I1;
  wire RAM2FAB_D3_I1;
  input RAM2FAB_D3_I2;
  wire RAM2FAB_D3_I2;
  input RAM2FAB_D3_I3;
  wire RAM2FAB_D3_I3;
  output [3:0] S1BEG;
  wire [3:0] S1BEG;
  input [3:0] S1END;
  wire [3:0] S1END;
  output [7:0] S2BEG;
  wire [7:0] S2BEG;
  output [7:0] S2BEGb;
  wire [7:0] S2BEGb;
  input [7:0] S2END;
  wire [7:0] S2END;
  input [7:0] S2MID;
  wire [7:0] S2MID;
  output [15:0] S4BEG;
  wire [15:0] S4BEG;
  input [15:0] S4END;
  wire [15:0] S4END;
  input UserCLK;
  wire UserCLK;
  output UserCLKo;
  wire UserCLKo;
  inout VGND;
  wire VGND;
  inout VPWR;
  wire VPWR;
  output [3:0] W1BEG;
  wire [3:0] W1BEG;
  output [7:0] W2BEG;
  wire [7:0] W2BEG;
  output [7:0] W2BEGb;
  wire [7:0] W2BEGb;
  output [11:0] W6BEG;
  wire [11:0] W6BEG;
  output [15:0] WW4BEG;
  wire [15:0] WW4BEG;
endmodule

module RegFile(VPWR, VGND, N1BEG, N2BEG, N2BEGb, N4BEG, NN4BEG, S1END, S2MID, S2END, S4END, SS4END, E1BEG, E2BEG, E2BEGb, EE4BEG, E6BEG, W1END, W2MID, W2END, WW4END
, W6END, E1END, E2MID, E2END, EE4END, E6END, W1BEG, W2BEG, W2BEGb, WW4BEG, W6BEG, N1END, N2MID, N2END, N4END, NN4END, S1BEG, S2BEG, S2BEGb, S4BEG, SS4BEG
, UserCLK, UserCLKo, FrameData, FrameData_O, FrameStrobe, FrameStrobe_O);
  output [3:0] E1BEG;
  wire [3:0] E1BEG;
  input [3:0] E1END;
  wire [3:0] E1END;
  output [7:0] E2BEG;
  wire [7:0] E2BEG;
  output [7:0] E2BEGb;
  wire [7:0] E2BEGb;
  input [7:0] E2END;
  wire [7:0] E2END;
  input [7:0] E2MID;
  wire [7:0] E2MID;
  output [11:0] E6BEG;
  wire [11:0] E6BEG;
  input [11:0] E6END;
  wire [11:0] E6END;
  output [15:0] EE4BEG;
  wire [15:0] EE4BEG;
  input [15:0] EE4END;
  wire [15:0] EE4END;
  input [31:0] FrameData;
  wire [31:0] FrameData;
  output [31:0] FrameData_O;
  wire [31:0] FrameData_O;
  input [19:0] FrameStrobe;
  wire [19:0] FrameStrobe;
  output [19:0] FrameStrobe_O;
  wire [19:0] FrameStrobe_O;
  output [3:0] N1BEG;
  wire [3:0] N1BEG;
  input [3:0] N1END;
  wire [3:0] N1END;
  output [7:0] N2BEG;
  wire [7:0] N2BEG;
  output [7:0] N2BEGb;
  wire [7:0] N2BEGb;
  input [7:0] N2END;
  wire [7:0] N2END;
  input [7:0] N2MID;
  wire [7:0] N2MID;
  output [15:0] N4BEG;
  wire [15:0] N4BEG;
  input [15:0] N4END;
  wire [15:0] N4END;
  output [15:0] NN4BEG;
  wire [15:0] NN4BEG;
  input [15:0] NN4END;
  wire [15:0] NN4END;
  output [3:0] S1BEG;
  wire [3:0] S1BEG;
  input [3:0] S1END;
  wire [3:0] S1END;
  output [7:0] S2BEG;
  wire [7:0] S2BEG;
  output [7:0] S2BEGb;
  wire [7:0] S2BEGb;
  input [7:0] S2END;
  wire [7:0] S2END;
  input [7:0] S2MID;
  wire [7:0] S2MID;
  output [15:0] S4BEG;
  wire [15:0] S4BEG;
  input [15:0] S4END;
  wire [15:0] S4END;
  output [15:0] SS4BEG;
  wire [15:0] SS4BEG;
  input [15:0] SS4END;
  wire [15:0] SS4END;
  input UserCLK;
  wire UserCLK;
  output UserCLKo;
  wire UserCLKo;
  inout VGND;
  wire VGND;
  inout VPWR;
  wire VPWR;
  output [3:0] W1BEG;
  wire [3:0] W1BEG;
  input [3:0] W1END;
  wire [3:0] W1END;
  output [7:0] W2BEG;
  wire [7:0] W2BEG;
  output [7:0] W2BEGb;
  wire [7:0] W2BEGb;
  input [7:0] W2END;
  wire [7:0] W2END;
  input [7:0] W2MID;
  wire [7:0] W2MID;
  output [11:0] W6BEG;
  wire [11:0] W6BEG;
  input [11:0] W6END;
  wire [11:0] W6END;
  output [15:0] WW4BEG;
  wire [15:0] WW4BEG;
  input [15:0] WW4END;
  wire [15:0] WW4END;
endmodule

module S_term_DSP(vccd1, vssd1, N1BEG, N2BEG, N2BEGb, N4BEG, NN4BEG, S1END, S2MID, S2END, S4END, SS4END, UserCLK, UserCLKo, FrameStrobe, FrameStrobe_O);
  input [19:0] FrameStrobe;
  wire [19:0] FrameStrobe;
  output [19:0] FrameStrobe_O;
  wire [19:0] FrameStrobe_O;
  output [3:0] N1BEG;
  wire [3:0] N1BEG;
  output [7:0] N2BEG;
  wire [7:0] N2BEG;
  output [7:0] N2BEGb;
  wire [7:0] N2BEGb;
  output [15:0] N4BEG;
  wire [15:0] N4BEG;
  output [15:0] NN4BEG;
  wire [15:0] NN4BEG;
  input [3:0] S1END;
  wire [3:0] S1END;
  input [7:0] S2END;
  wire [7:0] S2END;
  input [7:0] S2MID;
  wire [7:0] S2MID;
  input [15:0] S4END;
  wire [15:0] S4END;
  input [15:0] SS4END;
  wire [15:0] SS4END;
  input UserCLK;
  wire UserCLK;
  output UserCLKo;
  wire UserCLKo;
  inout vccd1;
  wire vccd1;
  inout vssd1;
  wire vssd1;
endmodule

module S_term_RAM_IO(VPWR, VGND, N1BEG, N2BEG, N2BEGb, N4BEG, S1END, S2MID, S2END, S4END, UserCLK, UserCLKo, FrameStrobe, FrameStrobe_O);
  input [19:0] FrameStrobe;
  wire [19:0] FrameStrobe;
  output [19:0] FrameStrobe_O;
  wire [19:0] FrameStrobe_O;
  output [3:0] N1BEG;
  wire [3:0] N1BEG;
  output [7:0] N2BEG;
  wire [7:0] N2BEG;
  output [7:0] N2BEGb;
  wire [7:0] N2BEGb;
  output [15:0] N4BEG;
  wire [15:0] N4BEG;
  input [3:0] S1END;
  wire [3:0] S1END;
  input [7:0] S2END;
  wire [7:0] S2END;
  input [7:0] S2MID;
  wire [7:0] S2MID;
  input [15:0] S4END;
  wire [15:0] S4END;
  input UserCLK;
  wire UserCLK;
  output UserCLKo;
  wire UserCLKo;
  inout VGND;
  wire VGND;
  inout VPWR;
  wire VPWR;
endmodule

module S_term_single(vccd1, vssd1, N1BEG, N2BEG, N2BEGb, N4BEG, NN4BEG, Co, S1END, S2MID, S2END, S4END, SS4END, UserCLK, UserCLKo, FrameStrobe, FrameStrobe_O);
  output Co;
  wire Co;
  input [19:0] FrameStrobe;
  wire [19:0] FrameStrobe;
  output [19:0] FrameStrobe_O;
  wire [19:0] FrameStrobe_O;
  output [3:0] N1BEG;
  wire [3:0] N1BEG;
  output [7:0] N2BEG;
  wire [7:0] N2BEG;
  output [7:0] N2BEGb;
  wire [7:0] N2BEGb;
  output [15:0] N4BEG;
  wire [15:0] N4BEG;
  output [15:0] NN4BEG;
  wire [15:0] NN4BEG;
  input [3:0] S1END;
  wire [3:0] S1END;
  input [7:0] S2END;
  wire [7:0] S2END;
  input [7:0] S2MID;
  wire [7:0] S2MID;
  input [15:0] S4END;
  wire [15:0] S4END;
  input [15:0] SS4END;
  wire [15:0] SS4END;
  input UserCLK;
  wire UserCLK;
  output UserCLKo;
  wire UserCLKo;
  inout vccd1;
  wire vccd1;
  inout vssd1;
  wire vssd1;
endmodule

module S_term_single2(vccd1, vssd1, N1BEG, N2BEG, N2BEGb, N4BEG, NN4BEG, S1END, S2MID, S2END, S4END, SS4END, UserCLK, UserCLKo, FrameStrobe, FrameStrobe_O);
  input [19:0] FrameStrobe;
  wire [19:0] FrameStrobe;
  output [19:0] FrameStrobe_O;
  wire [19:0] FrameStrobe_O;
  output [3:0] N1BEG;
  wire [3:0] N1BEG;
  output [7:0] N2BEG;
  wire [7:0] N2BEG;
  output [7:0] N2BEGb;
  wire [7:0] N2BEGb;
  output [15:0] N4BEG;
  wire [15:0] N4BEG;
  output [15:0] NN4BEG;
  wire [15:0] NN4BEG;
  input [3:0] S1END;
  wire [3:0] S1END;
  input [7:0] S2END;
  wire [7:0] S2END;
  input [7:0] S2MID;
  wire [7:0] S2MID;
  input [15:0] S4END;
  wire [15:0] S4END;
  input [15:0] SS4END;
  wire [15:0] SS4END;
  input UserCLK;
  wire UserCLK;
  output UserCLKo;
  wire UserCLKo;
  inout vccd1;
  wire vccd1;
  inout vssd1;
  wire vssd1;
endmodule

module W_IO(VPWR, VGND, E1BEG, E2BEG, E2BEGb, EE4BEG, E6BEG, W1END, W2MID, W2END, WW4END, W6END, A_O_top, A_I_top, A_T_top, B_O_top, B_I_top, B_T_top, A_config_C_bit0, A_config_C_bit1, A_config_C_bit2
, A_config_C_bit3, B_config_C_bit0, B_config_C_bit1, B_config_C_bit2, B_config_C_bit3, UserCLK, UserCLKo, FrameData, FrameData_O, FrameStrobe, FrameStrobe_O);
  output A_I_top;
  wire A_I_top;
  input A_O_top;
  wire A_O_top;
  output A_T_top;
  wire A_T_top;
  output A_config_C_bit0;
  wire A_config_C_bit0;
  output A_config_C_bit1;
  wire A_config_C_bit1;
  output A_config_C_bit2;
  wire A_config_C_bit2;
  output A_config_C_bit3;
  wire A_config_C_bit3;
  output B_I_top;
  wire B_I_top;
  input B_O_top;
  wire B_O_top;
  output B_T_top;
  wire B_T_top;
  output B_config_C_bit0;
  wire B_config_C_bit0;
  output B_config_C_bit1;
  wire B_config_C_bit1;
  output B_config_C_bit2;
  wire B_config_C_bit2;
  output B_config_C_bit3;
  wire B_config_C_bit3;
  output [3:0] E1BEG;
  wire [3:0] E1BEG;
  output [7:0] E2BEG;
  wire [7:0] E2BEG;
  output [7:0] E2BEGb;
  wire [7:0] E2BEGb;
  output [11:0] E6BEG;
  wire [11:0] E6BEG;
  output [15:0] EE4BEG;
  wire [15:0] EE4BEG;
  input [31:0] FrameData;
  wire [31:0] FrameData;
  output [31:0] FrameData_O;
  wire [31:0] FrameData_O;
  input [19:0] FrameStrobe;
  wire [19:0] FrameStrobe;
  output [19:0] FrameStrobe_O;
  wire [19:0] FrameStrobe_O;
  input UserCLK;
  wire UserCLK;
  output UserCLKo;
  wire UserCLKo;
  inout VGND;
  wire VGND;
  inout VPWR;
  wire VPWR;
  input [3:0] W1END;
  wire [3:0] W1END;
  input [7:0] W2END;
  wire [7:0] W2END;
  input [7:0] W2MID;
  wire [7:0] W2MID;
  input [11:0] W6END;
  wire [11:0] W6END;
  input [15:0] WW4END;
  wire [15:0] WW4END;
endmodule

module eFPGA_Config(vccd1, vssd1, CLK, resetn, Rx, ComActive, ReceiveLED, s_clk, s_data, SelfWriteData, SelfWriteStrobe, ConfigWriteData, ConfigWriteStrobe, FrameAddressRegister, LongFrameStrobe, RowSelect);
  input CLK;
  wire CLK;
  output ComActive;
  wire ComActive;
  output [31:0] ConfigWriteData;
  wire [31:0] ConfigWriteData;
  output ConfigWriteStrobe;
  wire ConfigWriteStrobe;
  output [31:0] FrameAddressRegister;
  wire [31:0] FrameAddressRegister;
  output LongFrameStrobe;
  wire LongFrameStrobe;
  output ReceiveLED;
  wire ReceiveLED;
  output [4:0] RowSelect;
  wire [4:0] RowSelect;
  input Rx;
  wire Rx;
  input [31:0] SelfWriteData;
  wire [31:0] SelfWriteData;
  input SelfWriteStrobe;
  wire SelfWriteStrobe;
  input resetn;
  wire resetn;
  input s_clk;
  wire s_clk;
  input s_data;
  wire s_data;
  inout vccd1;
  wire vccd1;
  inout vssd1;
  wire vssd1;
endmodule

module sky130_sram_1kbyte_1rw1r_32x256_8(vccd1, vssd1, clk0, csb0, web0, wmask0, addr0, din0, dout0, clk1, csb1, addr1, dout1);
  input [7:0] addr0;
  wire [7:0] addr0;
  input [7:0] addr1;
  wire [7:0] addr1;
  input clk0;
  wire clk0;
  input clk1;
  wire clk1;
  input csb0;
  wire csb0;
  input csb1;
  wire csb1;
  input [31:0] din0;
  wire [31:0] din0;
  output [31:0] dout0;
  wire [31:0] dout0;
  output [31:0] dout1;
  wire [31:0] dout1;
  inout vccd1;
  wire vccd1;
  inout vssd1;
  wire vssd1;
  input web0;
  wire web0;
  input [3:0] wmask0;
  wire [3:0] wmask0;
endmodule
