// Seed: 255927317
module module_0 (
    output wand id_0,
    output wire id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri id_4,
    input supply0 id_5
    , id_11,
    input supply1 id_6,
    input supply0 id_7,
    output uwire id_8,
    input wire id_9
);
  assign id_8 = -1;
  assign module_1.id_13 = 0;
  localparam id_12 = -1;
  wire id_13;
endmodule
module module_1 #(
    parameter id_0 = 32'd96,
    parameter id_5 = 32'd23
) (
    input tri _id_0[1 : 1],
    input supply1 id_1,
    input wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply0 _id_5,
    input wor id_6,
    input supply1 id_7,
    input tri id_8,
    output supply0 id_9[1 'h0 : {  id_0  }],
    input uwire id_10,
    output supply0 id_11,
    output wor id_12,
    output wand id_13,
    input uwire id_14,
    output supply1 id_15,
    input uwire id_16,
    output tri0 id_17,
    output tri id_18,
    output supply1 id_19
);
  wire [id_5 : 1] id_21, id_22, id_23, id_24;
  logic id_25, id_26 = id_23;
  module_0 modCall_1 (
      id_15,
      id_19,
      id_14,
      id_14,
      id_2,
      id_8,
      id_1,
      id_16,
      id_13,
      id_16
  );
  logic id_27;
endmodule
