#12345678901234567890123456789012345678901234567890123456789012345678901234567890
# Any line that begins with a '#' character is a comment and is disregarded by
# the auto-router program. Blank lines are allowed. Use them to add clarity to 
# the input file.
#
# You can add additional comments following two consecutive slash characters:
# grid_resolution = 5  // 5 micron grid is fine enough for 20um line/space
#


# Specify the dimension in microns of the grid that the auto-router will use.
# Use a dimension that is less than one half to one quarter of the smallest
# linewidth or spacing in the design.
grid_resolution = 20  // in microns

# Specify the dimensions in millimeters of the grid:
width  = 12.5  // in millimeters
height = 12.5  // in millimeters

# Specify the number of routing layers. Typical values are 1, 2, 4, 6, and 8.
number_layers = 8

# Specify the name of each routing layer and (for multiple layers) the name
# of each intervening via layer. Examples:
# 
#   layer_names = M1 V1-2 M2 V2-3 M3 V3-4 M4  // For 4-layer substrate
#   layer_names = M   // for single-layer
#
layer_names = Pkg_M1 V1-2 Pkg_M2 V2-3 Pkg_M3 V3-4 Pkg_M4 V4-5 Pkg_M5 BGA PCB_M1 VPCB1-2 PCB_M2 VPCB2-3 PCB_M3

#
# Specify the origin that the start/end-locations are relative to. Allowed 
# values are: center, lower_left, upper_left, lower_right, upper_right
#
origin = lower_left


#
# Specify the pin-swappable zone on the PCB layers. A thin square swap-zone is
# created far enough away from the map's perimeter so that pseudo-terminals are
# located at least half a pseudo-net's linewidth from the map's edge. (If we
# placed the swap-zone closer to the map's perimeter, routing would be disallowed
# because of the close proximity to the map's edge.)
#
pin_swap      PCB_M1   RECT    0 200      12300  12500
pin_swap      PCB_M2   RECT    0 200      12300  12500
pin_swap      PCB_M3   RECT    0 200      12300  12500
no_pin_swap   PCB_M1   RECT    0 240      12280  12500
no_pin_swap   PCB_M2   RECT    0 240      12280  12500
no_pin_swap   PCB_M3   RECT    0 240      12280  12500
#
# End of statements for defining swap-zones on PCB layers
#


#
# Specify the start- and end-locations of the paths to be routed. Dimensions are
# in microns, relative to the origin specified with the 'origin' statement.
# Start- and End-Layers are specified using the names from the 'layer_names'
# statement.
#
start_nets
# Net                Start   Start    Start        End     End    End    Net-specific     Diff Pair Partner
# Name               Layer     X        Y         Layer     X      Y     Rule (optional)  (optional)
# ----------------- ------- -------- --------    -------  -----  -----   ---------------  -----------------
Net_5               Pkg_M1   1107.9   8917.82    PCB_M1    220    220    PWR_GND 
Net_13              Pkg_M1   2964.78 11479.49    PCB_M1    220    220  
Net_23              Pkg_M1   2386.44 11336.3     PCB_M1    220    220  
Net_26              Pkg_M1   2138.58  9221.39    PCB_M1    220    220  
Net_30              Pkg_M1   1890.72 11622.68    PCB_M1    220    220  
Net_31              Pkg_M1   1890.72 11336.3     PCB_M1    220    220  
Net_32              Pkg_M1   2221.2  11336.3     PCB_M1    220    220  
Net_34              Pkg_M1   1890.72  9364.58    PCB_M1    220    220  
Net_37_P            Pkg_M1   2882.16 12360.68    PCB_M1    220    220    50_ohm            Net_38_N
Net_38_N            Pkg_M1   3047.4  12360.68    PCB_M1    220    220    50_ohm            Net_37_P
Net_41              Pkg_M1   2386.44  9364.58    PCB_M1    220    220  
Net_42              Pkg_M1   2882.16  9078.2     PCB_M1    220    220  
Net_43              Pkg_M1   2055.96  9364.58    PCB_M1    220    220  
Net_44              Pkg_M1   2386.44  9078.2     PCB_M1    220    220  
Net_46              Pkg_M1   2882.16 11787.92    PCB_M1    220    220  
Net_51              Pkg_M1   3047.4  10884.68    PCB_M1    220    220  
Net_52              Pkg_M1   3047.4  10433.06    PCB_M1    220    220  
Net_53              Pkg_M1   3047.4   9981.44    PCB_M1    220    220  
Net_54              Pkg_M1   3047.4   9529.82    PCB_M1    220    220  
Net_88              Pkg_M1   2386.44 11171.06    PCB_M1    220    220  
Net_89              Pkg_M1   2055.96 11171.06    PCB_M1    220    220  
Net_90              Pkg_M1   1890.72 11171.06    PCB_M1    220    220  
Net_91              Pkg_M1   2964.78 11027.87    PCB_M1    220    220  
Net_93              Pkg_M1   2386.44 10884.68    PCB_M1    220    220  
Net_94              Pkg_M1   2221.2  10884.68    PCB_M1    220    220  
Net_95              Pkg_M1   1890.72 10884.68    PCB_M1    220    220  
Net_96              Pkg_M1   2386.44 10719.44    PCB_M1    220    220  
Net_97              Pkg_M1   2055.96 10719.44    PCB_M1    220    220  
Net_98              Pkg_M1   1890.72 10719.44    PCB_M1    220    220  
Net_99              Pkg_M1   2964.78 10576.25    PCB_M1    220    220  
Net_100             Pkg_M1   2138.58 10576.25    PCB_M1    220    220  
Net_101             Pkg_M1   2386.44 10433.06    PCB_M1    220    220  
Net_102             Pkg_M1   2221.2  10433.06    PCB_M1    220    220  
Net_103             Pkg_M1   1890.72 10433.06    PCB_M1    220    220  
Net_104             Pkg_M1   2386.44 10267.82    PCB_M1    220    220  
Net_105             Pkg_M1   2055.96 10267.82    PCB_M1    220    220  
Net_106             Pkg_M1   1890.72 10267.82    PCB_M1    220    220  
Net_107             Pkg_M1   2964.78 10124.63    PCB_M1    220    220  
Net_108             Pkg_M1   2138.58 10124.63    PCB_M1    220    220  
Net_109             Pkg_M1   2386.44  9981.44    PCB_M1    220    220  
Net_110             Pkg_M1   2221.2   9981.44    PCB_M1    220    220  
Net_111             Pkg_M1   1890.72  9981.44    PCB_M1    220    220  
Net_112             Pkg_M1   2386.44  9816.2     PCB_M1    220    220  
Net_113             Pkg_M1   2055.96  9816.2     PCB_M1    220    220  
Net_114             Pkg_M1   1890.72  9816.2     PCB_M1    220    220  
Net_115             Pkg_M1   2964.78  9673.01    PCB_M1    220    220  
Net_116             Pkg_M1   2138.58  9673.01    PCB_M1    220    220  
Net_117             Pkg_M1   2386.44  9529.82    PCB_M1    220    220  
Net_118             Pkg_M1   2221.2   9529.82    PCB_M1    220    220  
Net_119             Pkg_M1   1890.72  9529.82    PCB_M1    220    220  
Net_128_P           Pkg_M1   3047.4  11171.06    PCB_M1    220    220    50_ohm            Net_129_N
Net_129_N           Pkg_M1   2882.16 11171.06    PCB_M1    220    220    50_ohm            Net_128_P
Net_130_P           Pkg_M1   3047.4  10719.44    PCB_M1    220    220    50_ohm            Net_131_N
Net_131_N           Pkg_M1   2882.16 10719.44    PCB_M1    220    220    50_ohm            Net_130_P
Net_132_P           Pkg_M1   3047.4  10267.82    PCB_M1    220    220    50_ohm            Net_133_N
Net_133_N           Pkg_M1   2882.16 10267.82    PCB_M1    220    220    50_ohm            Net_132_P
Net_134_P           Pkg_M1   3047.4   9816.2     PCB_M1    220    220    50_ohm            Net_135_N
Net_135_N           Pkg_M1   2882.16  9816.2     PCB_M1    220    220    50_ohm            Net_134_P
Net_146             Pkg_M1   2964.78  9221.39    PCB_M1    220    220  
Net_147             Pkg_M1   2221.2   9078.2     PCB_M1    220    220  
Net_148             Pkg_M1   3047.4   9364.58    PCB_M1    220    220  
Net_150             Pkg_M1   2882.16  9364.58    PCB_M1    220    220  
Net_260             Pkg_M1   1273.5   9083.42    PCB_M1    220    220  
Net_263             Pkg_M1   1025.1   9226.97    PCB_M1    220    220  
Net_264             Pkg_M1   859.5    9226.97    PCB_M1    220    220  
Net_267_N           Pkg_M1   776.7    9083.42    PCB_M1    220    220    100_ohm           Net_268_P
Net_268_P           Pkg_M1   776.7    8917.82    PCB_M1    220    220    100_ohm           Net_267_N
Net_273_N           Pkg_M1   75.6     8917.82    PCB_M1    220    220    100_ohm           Net_274_P
Net_274_P           Pkg_M1   75.6     9083.42    PCB_M1    220    220    100_ohm           Net_273_N
Net_275_N           Pkg_M1   572.4    8917.82    PCB_M1    220    220    100_ohm           Net_276_P
Net_276_P           Pkg_M1   572.4    9083.42    PCB_M1    220    220    100_ohm           Net_275_N
Net_281_N           Pkg_M1   241.2    8917.82    PCB_M1    220    220    100_ohm           Net_282_P
Net_282_P           Pkg_M1   241.2    9083.42    PCB_M1    220    220    100_ohm           Net_281_N
Net_283_N           Pkg_M1   406.8    8917.82    PCB_M1    220    220    100_ohm           Net_284_P
Net_284_P           Pkg_M1   406.8    9083.42    PCB_M1    220    220    100_ohm           Net_283_N
end_nets

# 
# Specify which areas on each layer to block from routing. By default, all areas
# are routable. Use the following BLOCK or UNBLOCK statements to define 
# unroutable areas. All coordinates are in microns.
#
#  BLOCK RECT <layer name> X1 Y1 X2 Y2 // Block the rectangle defined by 
#                                      // (x1, y1) and (x2, y2)
#
#  BLOCK TRI  <layer name> X1 Y1 X2 Y2 X2 Y3 // Block triangle defined by 
#                                            // 3 x/y coordinates
#
#  BLOCK CIR  <layer name> X Y R  // Block circle defined by center (x,y) and 
#                                 // radius R
#
#  BLOCK ALL <layer name>         // Block all cells on layer <layer name>
#
#  UNBLOCK RECT <layer name> X1 Y1 X2 Y2 // Unblock the rectangle defined by 
#                                        // (x1, y1) and (x2, y2)
#
#  UNBLOCK TRI  <layer name> X1 Y1 X2 Y2 X2 Y3 // Unblock triangle defined 
#                                              // by 3 x/y coordinates
#
#  UNBLOCK CIR  <layer name> X Y R  // Unblock circle defined by center (x,y) 
#                                   // and radius R
#
#  UNBLOCK ALL <layer name>         // Unblock all cells on layer <layer name> 
#
# As an example, to create a keep-out zone on the perimeter of layer M1,
# use the folowing two commands:
#
#    BLOCK ALL M1                    // Block all of M1
#    UNBLOCK RECT M1 20 20 16.8 16.8 // Unblock a large rectangle in middle of M1
#

#
# Block all routing layers in package outside of 23x23mm package outline:
#
BLOCK ALL Pkg_M1
BLOCK ALL Pkg_M2
BLOCK ALL Pkg_M3
BLOCK ALL Pkg_M4
BLOCK ALL Pkg_M5
UNBLOCK RECT Pkg_M1    0 300   12200 12500    // Allow routing within pkg, with 300um keep-out zone on perimeter
UNBLOCK RECT Pkg_M2    0 300   12200 12500    // Allow routing within pkg, with 300um keep-out zone on perimeter
UNBLOCK RECT Pkg_M3    0 300   12200 12500    // Allow routing within pkg, with 300um keep-out zone on perimeter
UNBLOCK RECT Pkg_M4    0 300   12200 12500    // Allow routing within pkg, with 300um keep-out zone on perimeter
UNBLOCK RECT Pkg_M5    0 300   12200 12500    // Allow routing within pkg, with 300um keep-out zone on perimeter
#
# End of package outline definition
#



#
# Create the BGA pattern on layer 'BGA':
#
BLOCK ALL   BGA // Block entire BGA layer, and then unblock circles for for BGAs
UNBLOCK CIR BGA   4400 6500   240   // For net Net_5
UNBLOCK CIR BGA   10800 9700   240   // For net Net_13
UNBLOCK CIR BGA   10000 8100   240   // For net Net_23
UNBLOCK CIR BGA   10800 4100   240   // For net Net_26
UNBLOCK CIR BGA   10000 9700   240   // For net Net_30
UNBLOCK CIR BGA   10800 8100   240   // For net Net_31
UNBLOCK CIR BGA   10800 8900   240   // For net Net_32
UNBLOCK CIR BGA   10800 5700   240   // For net Net_34
#
## UNBLOCK CIR BGA   10000 12100   240   // For net Net_37_P
## UNBLOCK CIR BGA   10800 12100   240   // For net Net_38_N
UNBLOCK CIR BGA   10400 11300   660   // Wide opening for nets Net_37_P & Net_38_N lowered by 800um
#
UNBLOCK CIR BGA   10800 6500   240   // For net Net_41
UNBLOCK CIR BGA   10000 5700   240   // For net Net_42
UNBLOCK CIR BGA   10000 2500   240   // For net Net_43
UNBLOCK CIR BGA   10800 3300   240   // For net Net_44
UNBLOCK CIR BGA   10800 10500   240   // For net Net_46
UNBLOCK CIR BGA   9200 10500   240   // For net Net_51
UNBLOCK CIR BGA   7600 8100   240   // For net Net_52
UNBLOCK CIR BGA   7600 4900   240   // For net Net_53
UNBLOCK CIR BGA   7600 3300   240   // For net Net_54
UNBLOCK CIR BGA   8400 11300   240   // For net Net_88
UNBLOCK CIR BGA   8400 10500   240   // For net Net_89
UNBLOCK CIR BGA   9200 7300   240   // For net Net_90
UNBLOCK CIR BGA   8400 7300   240   // For net Net_91
UNBLOCK CIR BGA   8400 12100   240   // For net Net_93
UNBLOCK CIR BGA   9200 8900   240   // For net Net_94
UNBLOCK CIR BGA   8400 8100   240   // For net Net_95
UNBLOCK CIR BGA   7600 9700   240   // For net Net_96
UNBLOCK CIR BGA   6800 8900   240   // For net Net_97
UNBLOCK CIR BGA   6000 7300   240   // For net Net_98
UNBLOCK CIR BGA   6000 5700   240   // For net Net_99
UNBLOCK CIR BGA   6000 8900   240   // For net Net_100
UNBLOCK CIR BGA   6800 9700   240   // For net Net_101
UNBLOCK CIR BGA   7600 6500   240   // For net Net_102
UNBLOCK CIR BGA   6800 6500   240   // For net Net_103
UNBLOCK CIR BGA   9200 4900   240   // For net Net_104
UNBLOCK CIR BGA   8400 4900   240   // For net Net_105
UNBLOCK CIR BGA   6800 4900   240   // For net Net_106
UNBLOCK CIR BGA   6000 4100   240   // For net Net_107
UNBLOCK CIR BGA   8400 6500   240   // For net Net_108
UNBLOCK CIR BGA   8400 5700   240   // For net Net_109
UNBLOCK CIR BGA   6800 5700   240   // For net Net_110
UNBLOCK CIR BGA   6800 4100   240   // For net Net_111
UNBLOCK CIR BGA   8400 2500   240   // For net Net_112
UNBLOCK CIR BGA   8400 1700   240   // For net Net_113
UNBLOCK CIR BGA   6000 1700   240   // For net Net_114
UNBLOCK CIR BGA   6000 3300   240   // For net Net_115
UNBLOCK CIR BGA   9200 3300   240   // For net Net_116
UNBLOCK CIR BGA   9200 1700   240   // For net Net_117
UNBLOCK CIR BGA   6800 1700   240   // For net Net_118
UNBLOCK CIR BGA   6800 3300   240   // For net Net_119
#
## UNBLOCK CIR BGA   8400 8900   240   // For net Net_128_P
## UNBLOCK CIR BGA   8400 9700   240   // For net Net_129_N
UNBLOCK CIR BGA   8400 9300   660   // Wide opening for nets Net_128_P & Net_129_N
#
## UNBLOCK CIR BGA   6800 7300   240   // For net Net_130_P
## UNBLOCK CIR BGA   6800 8100   240   // For net Net_131_N
UNBLOCK CIR BGA   6800 7700   660   // Wide opening for nets Net_130_P & Net_131_N
#
## UNBLOCK CIR BGA   8400 4100   240   // For net Net_132_P
## UNBLOCK CIR BGA   8400 3300   240   // For net Net_133_N
UNBLOCK CIR BGA   8400 3700   660   // Wide opening for nets Net_132_P & Net_133_N
#
## UNBLOCK CIR BGA   7600 2500   240   // For net Net_134_P
## UNBLOCK CIR BGA   7600 1700   240   // For net Net_135_N
UNBLOCK CIR BGA   7600 2100   660   // Wide opening for nets Net_134_P & Net_135_N
#
UNBLOCK CIR BGA   10800 4900   240   // For net Net_146
UNBLOCK CIR BGA   10000 4100   240   // For net Net_147
UNBLOCK CIR BGA   10800 7300   240   // For net Net_148
UNBLOCK CIR BGA   10000 6500   240   // For net Net_150
UNBLOCK CIR BGA   4400 8100   240   // For net Net_260
UNBLOCK CIR BGA   3600 8100   240   // For net Net_263
UNBLOCK CIR BGA   3600 6500   240   // For net Net_264
#
## UNBLOCK CIR BGA   2800 7300   240   // For net Net_267_N
## UNBLOCK CIR BGA   2800 6500   240   // For net Net_268_P
UNBLOCK CIR BGA   2800 6900   660   // Wide opening for nets Net_267_N & Net_268_P
#
## UNBLOCK CIR BGA   3600 2500   240   // For net Net_273_N
## UNBLOCK CIR BGA   3600 1700   240   // For net Net_274_P
UNBLOCK CIR BGA   3600 2100   660   // Wide opening for nets Net_273_N & Net_274_P
#
## UNBLOCK CIR BGA   4400 2500   240   // For net Net_275_N
## UNBLOCK CIR BGA   4400 1700   240   // For net Net_276_P
UNBLOCK CIR BGA   4400 2100   660   // Wide opening for nets Net_275_N & Net_276_P
#
## UNBLOCK CIR BGA   3600 4100   240   // For net Net_281_N
## UNBLOCK CIR BGA   3600 4900   240   // For net Net_282_P
UNBLOCK CIR BGA   3600 4500   660   // Wide opening for nets Net_281_N & Net_282_P
#
## UNBLOCK CIR BGA   4400 4100   240   // For net Net_283_N
## UNBLOCK CIR BGA   4400 4900   240   // For net Net_284_P
UNBLOCK CIR BGA   4400 4500   660   // Wide opening for nets Net_283_N & Net_284_P
#
# End of BGA pattern definition for layer BGA
#

#
# Create pattern for blocking vias directly above BGA balls (preventing via-in-pad)
#
BLOCK CIR V4-5   4400 6500   240   // For net Net_5
BLOCK CIR V4-5   10800 9700   240   // For net Net_13
BLOCK CIR V4-5   10000 8100   240   // For net Net_23
BLOCK CIR V4-5   10800 4100   240   // For net Net_26
BLOCK CIR V4-5   10000 9700   240   // For net Net_30
BLOCK CIR V4-5   10800 8100   240   // For net Net_31
BLOCK CIR V4-5   10800 8900   240   // For net Net_32
BLOCK CIR V4-5   10800 5700   240   // For net Net_34
#
## BLOCK CIR V4-5   10000 12100   240   // For net Net_37_P
## BLOCK CIR V4-5   10800 12100   240   // For net Net_38_N
BLOCK CIR V4-5   10400 11300   660   // Wide circle for nets Net_37_P & Net_38_N lowered by 800um
#
BLOCK CIR V4-5   10800 6500   240   // For net Net_41
BLOCK CIR V4-5   10000 5700   240   // For net Net_42
BLOCK CIR V4-5   10000 2500   240   // For net Net_43
BLOCK CIR V4-5   10800 3300   240   // For net Net_44
BLOCK CIR V4-5   10800 10500   240   // For net Net_46
BLOCK CIR V4-5   9200 10500   240   // For net Net_51
BLOCK CIR V4-5   7600 8100   240   // For net Net_52
BLOCK CIR V4-5   7600 4900   240   // For net Net_53
BLOCK CIR V4-5   7600 3300   240   // For net Net_54
BLOCK CIR V4-5   8400 11300   240   // For net Net_88
BLOCK CIR V4-5   8400 10500   240   // For net Net_89
BLOCK CIR V4-5   9200 7300   240   // For net Net_90
BLOCK CIR V4-5   8400 7300   240   // For net Net_91
BLOCK CIR V4-5   8400 12100   240   // For net Net_93
BLOCK CIR V4-5   9200 8900   240   // For net Net_94
BLOCK CIR V4-5   8400 8100   240   // For net Net_95
BLOCK CIR V4-5   7600 9700   240   // For net Net_96
BLOCK CIR V4-5   6800 8900   240   // For net Net_97
BLOCK CIR V4-5   6000 7300   240   // For net Net_98
BLOCK CIR V4-5   6000 5700   240   // For net Net_99
BLOCK CIR V4-5   6000 8900   240   // For net Net_100
BLOCK CIR V4-5   6800 9700   240   // For net Net_101
BLOCK CIR V4-5   7600 6500   240   // For net Net_102
BLOCK CIR V4-5   6800 6500   240   // For net Net_103
BLOCK CIR V4-5   9200 4900   240   // For net Net_104
BLOCK CIR V4-5   8400 4900   240   // For net Net_105
BLOCK CIR V4-5   6800 4900   240   // For net Net_106
BLOCK CIR V4-5   6000 4100   240   // For net Net_107
BLOCK CIR V4-5   8400 6500   240   // For net Net_108
BLOCK CIR V4-5   8400 5700   240   // For net Net_109
BLOCK CIR V4-5   6800 5700   240   // For net Net_110
BLOCK CIR V4-5   6800 4100   240   // For net Net_111
BLOCK CIR V4-5   8400 2500   240   // For net Net_112
BLOCK CIR V4-5   8400 1700   240   // For net Net_113
BLOCK CIR V4-5   6000 1700   240   // For net Net_114
BLOCK CIR V4-5   6000 3300   240   // For net Net_115
BLOCK CIR V4-5   9200 3300   240   // For net Net_116
BLOCK CIR V4-5   9200 1700   240   // For net Net_117
BLOCK CIR V4-5   6800 1700   240   // For net Net_118
BLOCK CIR V4-5   6800 3300   240   // For net Net_119
#
## BLOCK CIR V4-5   8400 8900   240   // For net Net_128_P
## BLOCK CIR V4-5   8400 9700   240   // For net Net_129_N
BLOCK CIR V4-5   8400 9300   660   // Wide circle for nets Net_128_P & Net_129_N
#
## BLOCK CIR V4-5   6800 7300   240   // For net Net_130_P
## BLOCK CIR V4-5   6800 8100   240   // For net Net_131_N
BLOCK CIR V4-5   6800 7700   660   // Wide circle for nets Net_130_P & Net_131_N
#
## BLOCK CIR V4-5   8400 4100   240   // For net Net_132_P
## BLOCK CIR V4-5   8400 3300   240   // For net Net_133_N
BLOCK CIR V4-5   8400 3700   660   // Wide circle for nets Net_132_P & Net_133_N
#
## BLOCK CIR V4-5   7600 2500   240   // For net Net_134_P
## BLOCK CIR V4-5   7600 1700   240   // For net Net_135_N
BLOCK CIR V4-5   7600 2100   660   // Wide circle for nets Net_134_P & Net_135_N
#
BLOCK CIR V4-5   10800 4900   240   // For net Net_146
BLOCK CIR V4-5   10000 4100   240   // For net Net_147
BLOCK CIR V4-5   10800 7300   240   // For net Net_148
BLOCK CIR V4-5   10000 6500   240   // For net Net_150
BLOCK CIR V4-5   4400 8100   240   // For net Net_260
BLOCK CIR V4-5   3600 8100   240   // For net Net_263
BLOCK CIR V4-5   3600 6500   240   // For net Net_264
#
## BLOCK CIR V4-5   2800 7300   240   // For net Net_267_N
## BLOCK CIR V4-5   2800 6500   240   // For net Net_268_P
BLOCK CIR V4-5   2800 6900   660   // Wide circle for nets Net_267_N & Net_268_P
#
## BLOCK CIR V4-5   3600 2500   240   // For net Net_273_N
## BLOCK CIR V4-5   3600 1700   240   // For net Net_274_P
BLOCK CIR V4-5   3600 2100   660   // Wide circle for nets Net_273_N & Net_274_P
#
## BLOCK CIR V4-5   4400 2500   240   // For net Net_275_N
## BLOCK CIR V4-5   4400 1700   240   // For net Net_276_P
BLOCK CIR V4-5   4400 2100   660   // Wide circle for nets Net_275_N & Net_276_P
#
## BLOCK CIR V4-5   3600 4100   240   // For net Net_281_N
## BLOCK CIR V4-5   3600 4900   240   // For net Net_282_P
BLOCK CIR V4-5   3600 4500   660   // Wide circle for nets Net_281_N & Net_282_P
#
## BLOCK CIR V4-5   4400 4100   240   // For net Net_283_N
## BLOCK CIR V4-5   4400 4900   240   // For net Net_284_P
BLOCK CIR V4-5   4400 4500   660   // Wide circle for nets Net_283_N & Net_284_P
#
# End of pattern for blocking vias directly above BGA balls (no via-in-pad)
#

#
# Define cost-multipliers for traces and vias;
#
#  trace_cost_multipliter  <multiplier index>     <multiplier value>
#    via_cost_multipliter  <multiplier index>     <multiplier value>
trace_cost_multiplier             1                      2
trace_cost_multiplier             2                      4
trace_cost_multiplier             3                      5

#
# Define cost-zones for traces and vias:
#
# trace_cost_zone   <trace mult. index>     <rout. layer name>   <ALL|RECT|CIR|TRI>
#   via_cost_zone     <via mult. index>       <via layer name>   <ALL|RECT|CIR|TRI>

# Use Pkg_M4 as an 'overflow' layer:
trace_cost_zone              2                  Pkg_M4           ALL

# Minimize routing on package BGA layer:
trace_cost_zone              3                  Pkg_M5           ALL


#
# Design rules: #########################################
#
design_rule_set Break_Out   Design Rules for break-out area on Pkg_M1 layer near die // Break-out rules
  line_width        = 17   // Minimum linewidth is 17 um in breakout area
  line_spacing      = 20   // Minimum trace-to-trace spacing is ~20um
  via_up_diameter   = 100  // Pad diameter is 100um
  via_down_diameter = 100  // Pad diameter is 100um

  via_up_to_trace_spacing      = 20  // Trace-to-pad spacing is 20um
  via_down_to_trace_spacing    = 20  // Trace-to-pad spacing is 20um
  via_up_to_via_up_spacing     = 40  // Via pad-to-pad spacing is 40-50um
  via_down_to_via_down_spacing = 40  // Via pad-to-pad spacing is 40-50um
  via_up_to_via_down_spacing   = 40  // Via pad-to-pad spacing is 40-50um

  exception = 50_ohm   // Exception design rules for 50-ohm differential pairs 
    diff_pair_pitch = 37  // Center-to-center pitch in break-out zone
  end_exception  // End of exception for 50-ohm differential pairs 

  exception = 100_ohm   // Exception design rules for 100-ohm differential pairs 
    diff_pair_pitch = 37  // Center-to-center pitch in break-out zone
  end_exception  // End of exception for 100-ohm differential pairs
  
end_design_rule_set   // End of design rule set


design_rule_set Non_Bottom   Design Rules for all package layers except bottom layer and breakout area // Rules for routing layers
  line_width        = 20   // Minimum linewidth is ~20 um
  line_spacing      = 20   // Minimum trace-to-trace spacing is ~20um
  via_up_diameter   = 100  // Pad diameter is 100um
  via_down_diameter = 100  // Pad diameter is 100um

  via_up_to_trace_spacing      = 20  // Trace-to-pad spacing is 20um
  via_down_to_trace_spacing    = 20  // Trace-to-pad spacing is 20um
  via_up_to_via_up_spacing     = 40  // Via pad-to-pad spacing is 40-50um
  via_down_to_via_down_spacing = 40  // Via pad-to-pad spacing is 40-50um
  via_up_to_via_down_spacing   = 40  // Via pad-to-pad spacing is 40-50um

  exception = PWR_GND   // Exception design rules power and ground nets 
    line_width        = 40   // Minimum linewidth is ~20 um
  end_exception  // End of exception power and ground nets
  
  exception = 50_ohm   // Exception design rules for 50-ohm differential pairs 
    line_width        = 25   //Linewidth is ~25 um on M1
    line_spacing      = 32   //Line spacing is ~32um on M1

    via_up_to_trace_spacing      = 30  // Trace-to-pad spacing is 20um
    via_down_to_trace_spacing    = 30  // Trace-to-pad spacing is 20um
    via_up_to_via_up_spacing     = 50  // Via pad-to-pad spacing is 40-50um
    via_down_to_via_down_spacing = 50  // Via pad-to-pad spacing is 40-50um
    via_up_to_via_down_spacing   = 50  // Via pad-to-pad spacing is 40-50um
    
    diff_pair_pitch = 58  // Center-to-center pitch forDiff pairs
  end_exception  // End of exception for 50-ohm differential pairs 

  exception = 100_ohm   // Exception design rules for 100-ohm differential pairs 
    line_width        = 35   //Linewidth is ~35 um on M1
    line_spacing      = 50   //Line spacing is ~50 um on M1

    via_up_to_trace_spacing      = 40  // Trace-to-pad spacing is 20um
    via_down_to_trace_spacing    = 50  // Trace-to-pad spacing is 20um
    via_up_to_via_up_spacing     = 50  // Via pad-to-pad spacing is 40-50um
    via_down_to_via_down_spacing = 50  // Via pad-to-pad spacing is 40-50um
    via_up_to_via_down_spacing   = 50  // Via pad-to-pad spacing is 40-50um
    
    diff_pair_pitch = 85  // Center-to-center pitch forDiff pairs
  end_exception  // End of exception for 100-ohm differential pairs
  
end_design_rule_set   // End of design rule set


design_rule_set Pkg_Bottom   Design Rules for bottom package layer  // Rules for bottom pkg layer
  line_width        = 100  // Typical linewidth on bottom is ~100 um
  line_spacing      = 100  // Don't make minimum line spacing too large, or else we get DRC violations
  via_up_diameter   = 500  // BGA pad diameter is 500um
  via_down_diameter = 100  // Via pad diameter is 100um

  via_up_to_trace_spacing      = 140 // Trace-to-pad spacing is 200-300um
  via_down_to_trace_spacing    =  20 // Trace-to-pad spacing is 20um   
  via_up_to_via_up_spacing     = 280 // BGA pad-to-pad spacing is 300 um. Reduced by equivalent of 1 cell (20um).
  via_down_to_via_down_spacing =  40 // Via pad-to-pad spacing is 40-50um

  via_up_to_via_down_spacing   =  20 // BGA pad-to-via pad spacing is <10 um
  
  exception = PWR_GND   // Exception design rules power and ground nets 
    line_width        = 150
  end_exception  // End of exception power and ground nets
  
  exception = 50_ohm   // Exception design rules for 50-ohm differential pairs 
    diff_pair_pitch = 200  
  end_exception  // End of exception for 50-ohm differential pairs 

  exception = 100_ohm   // Exception design rules for 100-ohm differential pairs 
    diff_pair_pitch = 200
  end_exception  // End of exception for 100-ohm differential pairs
    
end_design_rule_set   // End of design rule set


design_rule_set   No_NonDiffPair_Vias   Design Rules for diff-pair BGA vias

  line_width        = 100  // Typical linewidth on bottom is ~100 um
  line_spacing      = 100  // Don't make minimum line spacing too large, or else we get DRC violations
  via_up_diameter   = 500  // BGA pad diameter is 500um
  via_down_diameter = 100  // Via pad diameter is 100um

  via_up_to_trace_spacing      = 140 // Trace-to-pad spacing is 200-300um
  via_down_to_trace_spacing    =  20 // Trace-to-pad spacing is 20um
  via_up_to_via_up_spacing     = 280 // BGA pad-to-pad spacing is 300 um. Reduced by equivalent of 1 cell (20um).
  via_down_to_via_down_spacing =  40 // Via pad-to-pad spacing is 40-50um
  via_up_to_via_down_spacing   =  20 // BGA pad-to-via pad spacing is <10 um

  allowed_directions = ANY_LATERAL  // Prevent non-diff-pair nets from having vias in this area

  exception = 50_ohm
    diff_pair_pitch = 200
    allowed_directions = ANY  // Allow diff-pair nets in this region
  end_exception

  exception = 100_ohm
    diff_pair_pitch = 200
    allowed_directions = ANY  // Allow diff-pair nets in this region
  end_exception
end_design_rule_set


design_rule_set  No_DiffPair_Vias     Design Rules for non-diff-pair BGA vias

  line_width        = 100  // Typical linewidth on bottom is ~100 um
  line_spacing      = 100  // Don't make minimum line spacing too large, or else we get DRC violations
  via_up_diameter   = 500  // BGA pad diameter is 500um
  via_down_diameter = 100  // Via pad diameter is 100um

  via_up_to_trace_spacing      = 140 // Trace-to-pad spacing is 200-300um
  via_down_to_trace_spacing    =  20 // Trace-to-pad spacing is 20um
  via_up_to_via_up_spacing     = 280 // BGA pad-to-pad spacing is 300 um. Reduced by equivalent of 1 cell (20um).
  via_down_to_via_down_spacing =  40 // Via pad-to-pad spacing is 40-50um
  via_up_to_via_down_spacing   =  20 // BGA pad-to-via pad spacing is <10 um

  allowed_directions = ANY // Allow all non-diff-pair nets

  exception = 50_ohm
    diff_pair_pitch = 200
    allowed_directions = ANY_LATERAL  // Prevent diff-pair vias in this region
  end_exception

  exception = 100_ohm
    diff_pair_pitch = 200
    allowed_directions = ANY_LATERAL // Prevent diff-pair vias in this region
  end_exception
end_design_rule_set


design_rule_set  No_Vias     Design Rules prohibiting all vias

  line_width        = 100  // Typical linewidth on bottom is ~100 um
  line_spacing      = 100  // Don't make minimum line spacing too large, or else we get DRC violations
  via_up_diameter   = 500  // BGA pad diameter is 500um
  via_down_diameter = 100  // Via pad diameter is 100um

  via_up_to_trace_spacing      = 140 // Trace-to-pad spacing is 200-300um
  via_down_to_trace_spacing    =  20 // Trace-to-pad spacing is 20um
  via_up_to_via_up_spacing     = 280 // BGA pad-to-pad spacing is 300 um. Reduced by equivalent of 1 cell (20um).
  via_down_to_via_down_spacing =  40 // Via pad-to-pad spacing is 40-50um
  via_up_to_via_down_spacing   =  20 // BGA pad-to-via pad spacing is <10 um

  allowed_directions = ANY_LATERAL // Prevent non-diff-pair vias in this region

  exception = 50_ohm
    diff_pair_pitch = 200
    allowed_directions = ANY_LATERAL  // Prevent diff-pair vias in this region
  end_exception

  exception = 100_ohm
    diff_pair_pitch = 200
    allowed_directions = ANY_LATERAL // Prevent diff-pair vias in this region
  end_exception
end_design_rule_set


design_rule_set PCB_Top    Design Rules for top PCB layer  // Rules for top PCB layer
  line_width        = 127  // 5 mils, based on example evaluation board from industry
  line_spacing      = 102  // 4 mils, based on example evaluation board from industry
  via_up_diameter   = 508  // 20-mil via pad diameter, based on example evaluation board
  via_down_diameter = 500  // BGA pad diameter is 500um

  via_up_to_trace_spacing      = 102 // 4 mils, based on example evaluation board from industry
  via_down_to_trace_spacing    = 102 // 4 mils, based on example evaluation board from industry
  via_up_to_via_up_spacing     = 102 // 4 mils (assumption)
  via_down_to_via_down_spacing = 290 // BGA pad-to-pad spacing is 300 um
  via_up_to_via_down_spacing   = 102 // 4 mils (assumption)

  allowed_directions = MANHATTAN_X

  exception = 50_ohm   // Exception design rules for 50-ohm differential pairs
    diff_pair_pitch = 260
  end_exception  // End of exception for 50-ohm differential pairs

  exception = 100_ohm   // Exception design rules for 100-ohm differential pairs
    diff_pair_pitch = 320
  end_exception  // End of exception for 100-ohm differential pairs

end_design_rule_set   // End of design rule set


design_rule_set PCB_Non-Top    Design Rules for non-top PCB layers  // Rules for non-top PCB layers
  line_width        = 127  // 5 mils, based on example evaluation board from industry
  line_spacing      = 102  // 4 mils, based on example evaluation board from industry
  via_up_diameter   = 508  // 20-mil via pad diameter, based on example evaluation board
  via_down_diameter = 508  // 20-mil via pad diameter, based on example evaluation board

  via_up_to_trace_spacing      = 102 // 4 mils, based on example evaluation board from industry
  via_down_to_trace_spacing    = 102 // 4 mils, based on example evaluation board from industry
  via_up_to_via_up_spacing     = 102 // 4 mils (assumption)
  via_down_to_via_down_spacing = 102 // 4 mils (assumption)
  via_up_to_via_down_spacing   = 102 // 4 mils (assumption)

  allowed_directions = MANHATTAN_X

  exception = 50_ohm   // Exception design rules for 50-ohm differential pairs
    diff_pair_pitch = 260
  end_exception  // End of exception for 50-ohm differential pairs

  exception = 100_ohm   // Exception design rules for 100-ohm differential pairs
    diff_pair_pitch = 320
  end_exception  // End of exception for 100-ohm differential pairs

end_design_rule_set   // End of design rule set


############ Define design-rule zones: #####################
##
## Specify which areas on each layer will use each design-rule set.
## All coordinates are in microns.
##
##  DR_zone <DR name> <layer name>  RECT  X1 Y1 X2 Y2 // Use DR set 'DR name' in
##                                                    // rectangle defined by
##                                                    // (x1, y1) and (x2, y2)
##                                                    // on layer 'layer name'.
##
##  DR_zone <DR name> <layer name> TRI  X1 Y1 X2 Y2 X2 Y3 // User DR set 'DR name'
##                                                        // in triangle defined by
##                                                        // 3 x/y coordinates on
##                                                        // layer 'layer name'.
##
##  DR_zone <DR name> <layer name> CIR  X Y R  // Use DR set 'DR name' in circle
##                                             // defined by center (x,y) and radius
##                                             // R on layer 'layer name'.
##
##  DR_zone <DR name> <layer name> ALL      // Use DR set 'DR name' on all cells
##                                          // on layer <layer name>.
##
DR_zone   Non_Bottom      Pkg_M1    ALL
DR_zone   Break_Out       Pkg_M1    RECT        0  8817.82      3147.4  12500    // Area within 100 um of C4 bump array
DR_zone   Non_Bottom      Pkg_M2    ALL
DR_zone   Non_Bottom      Pkg_M3    ALL
DR_zone   Non_Bottom      Pkg_M4    ALL
DR_zone   Pkg_Bottom      Pkg_M5    ALL
DR_zone   PCB_Top         PCB_M1    ALL
DR_zone   PCB_Non-Top     PCB_M2    ALL
DR_zone   PCB_Non-Top     PCB_M3    ALL

#
# Create circular design-rule zones on Pkg_M5 above each BGA via for diff-pairs, to prevent non-diff-pair nets
# routing through these extra-large BGA via holes. Each diff-pair requires 4 DR_zone statements:
#   (1) Large circle that prevents *all* vias
#   (2) Small circle that allows only diff-pair vias at center of BGA via-hole (for pseudo-path's centerline)
#   (3) Small circle that allows only diff-pair vias where first diff-pair centerline via should be located
#   (4) Small circle that allows only diff-pair vias where second diff-pair centerline via should be located
#
DR_zone  No_Vias             Pkg_M5     CIR  10400.00 11300.00  660   // Wide opening for Net_37_P/Net_38_N diff pair, lowered by 800um
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR  10400.00 11300.00   20   // Small opening for Net_37_P/Net_38_N pseudo-path centerline, lowered by 800um
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR  10000.00 11300.00   20   // Small opening for Net_37_P centerline, lowered by 800um
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR  10800.00 11300.00   20   // Small opening for Net_38_N centerline, lowered by 800um
#
DR_zone  No_Vias             Pkg_M5     CIR   8400.00 9300.00   660   // Wide opening for Net_128_P/Net_129_N diff pair
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   8400.00 9300.00    20   // Small opening for Net_128_P/Net_129_N pseudo-path centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   8400.00 8900.00    20   // Small opening for Net_128_P centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   8400.00 9700.00    20   // Small opening for Net_129_N centerline
#
DR_zone  No_Vias             Pkg_M5     CIR   6800.00 7700.00   660   // Wide opening for Net_130_P/Net_131_N diff pair
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   6800.00 7700.00    20   // Small opening for Net_130_P/Net_131_N pseudo-path centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   6800.00 7300.00    20   // Small opening for Net_130_P centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   6800.00 8100.00    20   // Small opening for Net_131_N centerline
#
DR_zone  No_Vias             Pkg_M5     CIR   8400.00 3700.00   660   // Wide opening for Net_132_P/Net_133_N diff pair
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   8400.00 3700.00    20   // Small opening for Net_132_P/Net_133_N pseudo-path centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   8400.00 4100.00    20   // Small opening for Net_132_P centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   8400.00 3300.00    20   // Small opening for Net_133_N centerline
#
DR_zone  No_Vias             Pkg_M5     CIR   7600.00 2100.00   660   // Wide opening for Net_134_P/Net_135_N diff pair
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   7600.00 2100.00    20   // Small opening for Net_134_P/Net_135_N pseudo-path centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   7600.00 2500.00    20   // Small opening for Net_134_P centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   7600.00 1700.00    20   // Small opening for Net_135_N centerline
#
DR_zone  No_Vias             Pkg_M5     CIR   2800.00 6900.00  660   // Wide opening for Net_267_N/Net_268_P diff pair
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   2800.00 6900.00   20   // Small opening for Net_267_N/Net_268_P pseudo-path centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   2800.00 7300.00   20   // Small opening for Net_267_N centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   2800.00 6500.00   20   // Small opening for Net_268_P centerline
#
DR_zone  No_Vias             Pkg_M5     CIR   3600.00 2100.00  660   // Wide opening for Net_273_N/Net_274_P diff pair
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   3600.00 2100.00   20   // Small opening for Net_273_N/Net_274_P pseudo-path centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   3600.00 2500.00   20   // Small opening for Net_273_N centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   3600.00 1700.00   20   // Small opening for Net_274_P centerline
#
DR_zone  No_Vias             Pkg_M5     CIR   4400.00 2100.00  660   // Wide opening for Net_275_N/Net_276_P diff pair
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   4400.00 2100.00   20   // Small opening for Net_275_N/Net_276_P pseudo-path centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   4400.00 2500.00   20   // Small opening for Net_275_N centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   4400.00 1700.00   20   // Small opening for Net_276_P centerline
#
DR_zone  No_Vias             Pkg_M5     CIR   3600.00 4500.00  660   // Wide opening for Net_281_N/Net_282_P diff pair
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   3600.00 4500.00   20   // Small opening for Net_281_N/Net_282_P pseudo-path centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   3600.00 4100.00   20   // Small opening for Net_281_N centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   3600.00 4900.00   20   // Small opening for Net_282_P centerline
#
DR_zone  No_Vias             Pkg_M5     CIR   4400.00 4500.00  660   // Wide opening for Net_283_N/Net_284_P diff pair
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   4400.00 4500.00   20   // Small opening for Net_283_N/Net_284_P pseudo-path centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   4400.00 4100.00   20   // Small opening for Net_283_N centerline
DR_zone  No_NonDiffPair_Vias Pkg_M5     CIR   4400.00 4900.00   20   // Small opening for Net_284_P centerline
#
# End of design-rule zones for diff-pair vias
#


#
# Create circular design-rule zones on Pkg_M5 above each BGA via for non-diff-pairs,
# to prevent diff-pair nets routing through these smaller BGA via holes:
#
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     4400  6500    40   // For net Net_5
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10800  9700    40   // For net Net_13
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10000  8100    40   // For net Net_23
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10800  4100    40   // For net Net_26
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10000  9700    40   // For net Net_30
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10800  8100    40   // For net Net_31
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10800  8900    40   // For net Net_32
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10800  5700    40   // For net Net_34
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10800  6500    40   // For net Net_41
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10000  5700    40   // For net Net_42
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10000  2500    40   // For net Net_43
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10800  3300    40   // For net Net_44
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10800  10500    40   // For net Net_46
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     9200  10500    40   // For net Net_51
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     7600  8100    40   // For net Net_52
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     7600  4900    40   // For net Net_53
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     7600  3300    40   // For net Net_54
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     8400  11300    40   // For net Net_88
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     8400  10500    40   // For net Net_89
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     9200  7300    40   // For net Net_90
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     8400  7300    40   // For net Net_91
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     8400  12100    40   // For net Net_93
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     9200  8900    40   // For net Net_94
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     8400  8100    40   // For net Net_95
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     7600  9700    40   // For net Net_96
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     6800  8900    40   // For net Net_97
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     6000  7300    40   // For net Net_98
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     6000  5700    40   // For net Net_99
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     6000  8900    40   // For net Net_100
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     6800  9700    40   // For net Net_101
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     7600  6500    40   // For net Net_102
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     6800  6500    40   // For net Net_103
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     9200  4900    40   // For net Net_104
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     8400  4900    40   // For net Net_105
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     6800  4900    40   // For net Net_106
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     6000  4100    40   // For net Net_107
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     8400  6500    40   // For net Net_108
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     8400  5700    40   // For net Net_109
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     6800  5700    40   // For net Net_110
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     6800  4100    40   // For net Net_111
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     8400  2500    40   // For net Net_112
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     8400  1700    40   // For net Net_113
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     6000  1700    40   // For net Net_114
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     6000  3300    40   // For net Net_115
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     9200  3300    40   // For net Net_116
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     9200  1700    40   // For net Net_117
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     6800  1700    40   // For net Net_118
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     6800  3300    40   // For net Net_119
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10800  4900    40   // For net Net_146
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10000  4100    40   // For net Net_147
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10800  7300    40   // For net Net_148
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     10000  6500    40   // For net Net_150
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     4400  8100    40   // For net Net_260
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     3600  8100    40   // For net Net_263
DR_zone  No_DiffPair_Vias  Pkg_M5     CIR     3600  6500    40   // For net Net_264
#
# End of design-rule zones for non-diff-pair vias
#


#################################################################################
#################################################################################
#################################################################################
#
# The following parameters affect the final routed solution and run-time, but
# should not be modified without extreme caution:
#
#

# The parameter 'maxIterations' is the maximum number of iterations the program
# will make to find a crossing-free solution.
maxIterations = 2000

# The parameter 'violationFreeThreshold' is the minimum number of crossing-free
# solutions that program will find before deciding that it has found the
# optimal solution.
violationFreeThreshold = 50

# The parameter 'vertCost' is the cost of routing up or down to a different
# routing layer, i.e., the cost of a layer-to-layer via. The value is in
# microns, and should be interpreted as half the trace-length that could be
# avoided by adding a via to a different layer.
# vertCost  = 5000   // in microns of equivalent trace length
vertCost  = 500   // in microns of equivalent trace length

# The parameter 'runsPerPngMap' is the number of iterations to run between
# writing PNG versions of the routing maps.
runsPerPngMap =  1
