Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /usr/userfs/d/drm511/embs/embs-summer/bsp/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_ethernet_mac_wrapper_xst.prj"
Verilog Include Directory          : {"/usr/userfs/d/drm511/embs/embs-summer/bsp/pcores/" "/usr/userfs/d/drm511/embs/embs-summer/hls/tiler/solution1/impl/pcores/" "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc3s500efg320-4
Output File Name                   : "system_ethernet_mac_wrapper.ngc"

---- Source Options
Top Module Name                    : system_ethernet_mac_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {./}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/mac_pkg.vhd" in Library xps_ethernetlite_v4_00_a.
Package <mac_pkg> compiled.
Package body <mac_pkg> compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
Package body <Common_Types> compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <basic_sfifo_fg> compiled.
Entity <basic_sfifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <flex_addr_cntr> compiled.
Entity <flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/lfsr16.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <lfsr16> compiled.
Entity <lfsr16> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/cntr5bit.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <cntr5bit> compiled.
Entity <cntr5bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/defer_state.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <defer_state> compiled.
Entity <defer_state> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/crcnibshiftreg.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <crcnibshiftreg> compiled.
Entity <crcnibshiftreg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/be_reset_gen.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <be_reset_gen> compiled.
Entity <be_reset_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/wr_buffer.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <wr_buffer> compiled.
Entity <wr_buffer> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <burst_support> compiled.
Entity <burst_support> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <addr_reg_cntr_brst_flex> compiled.
Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/ram16x4.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <ram16x4> compiled.
Entity <ram16x4> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/crcgentx.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <crcgentx> compiled.
Entity <crcgentx> (Architecture <arch1>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <tx_intrfce> compiled.
Entity <tx_intrfce> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <tx_statemachine> compiled.
Entity <tx_statemachine> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/deferral.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <deferral> compiled.
Entity <deferral> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/msh_cnt.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <msh_cnt> compiled.
Entity <msh_cnt> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/bocntr.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <bocntr> compiled.
Entity <bocntr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <rx_statemachine> compiled.
Entity <rx_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <rx_intrfce> compiled.
Entity <rx_intrfce> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/crcgenrx.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <crcgenrx> compiled.
Entity <crcgenrx> (Architecture <arch1>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <data_mirror_128> compiled.
Entity <data_mirror_128> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/receive.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <receive> compiled.
Entity <receive> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/transmit.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <transmit> compiled.
Entity <transmit> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/macaddrram.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <MacAddrRAM> compiled.
Entity <MacAddrRAM> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plbv46_slave_burst.vhd" in Library plbv46_slave_burst_v1_01_a.
Entity <plbv46_slave_burst> compiled.
Entity <plbv46_slave_burst> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ipif_ssp1.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <xps_ipif_ssp1> compiled.
Entity <xps_ipif_ssp1> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/emac.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <emac> compiled.
Entity <emac> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/emac_dpram.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <emac_dpram> compiled.
Entity <emac_dpram> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/mdio_if.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <mdio_if> compiled.
Entity <mdio_if> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xemac.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <xemac> compiled.
Entity <xemac> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd" in Library xps_ethernetlite_v4_00_a.
Entity <xps_ethernetlite> compiled.
Entity <xps_ethernetlite> (Architecture <imp>) compiled.
Compiling vhdl file "/usr/userfs/d/drm511/embs/embs-summer/bsp/synthesis/parallel_run/hdl/system_ethernet_mac_wrapper.vhd" in Library work.
Entity <system_ethernet_mac_wrapper> compiled.
Entity <system_ethernet_mac_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system_ethernet_mac_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <xps_ethernetlite> in library <xps_ethernetlite_v4_00_a> (architecture <imp>) with generics.
	C_BASEADDR = "10000001000000000000000000000000"
	C_DUPLEX = 1
	C_FAMILY = "spartan3e"
	C_HIGHADDR = "10000001000000001111111111111111"
	C_INCLUDE_GLOBAL_BUFFERS = 0
	C_INCLUDE_INTERNAL_LOOPBACK = 0
	C_INCLUDE_MDIO = 1
	C_RX_PING_PONG = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 20000
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 1
	C_TX_PING_PONG = 0

Analyzing hierarchy for entity <xemac> in library <xps_ethernetlite_v4_00_a> (architecture <imp>) with generics.
	C_BASEADDR = "10000001000000000000000000000000"
	C_DUPLEX = 1
	C_FAMILY = "spartan3e"
	C_HIGHADDR = "10000001000000001111111111111111"
	C_INCLUDE_MDIO = 1
	C_RX_PING_PONG = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 20000
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 1
	C_TX_PING_PONG = 0
	NODE_MAC = "000000000000000001011110000000001111101011001110"

Analyzing hierarchy for entity <xps_ipif_ssp1> in library <xps_ethernetlite_v4_00_a> (architecture <imp>) with generics.
	C_BASEADDR = "10000001000000000000000000000000"
	C_FAMILY = "spartan3e"
	C_HIGHADDR = "10000001000000001111111111111111"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 1

Analyzing hierarchy for entity <emac> in library <xps_ethernetlite_v4_00_a> (architecture <imp>) with generics.
	C_DUPLEX = 1
	C_FAMILY = "spartan3e"
	NODE_MAC = "000000000000000001011110000000001111101011001110"

Analyzing hierarchy for entity <emac_dpram> in library <xps_ethernetlite_v4_00_a> (architecture <imp>) with generics.
	C_FAMILY = "spartan3e"

Analyzing hierarchy for entity <mdio_if> in library <xps_ethernetlite_v4_00_a> (architecture <imp>).

Analyzing hierarchy for entity <plbv46_slave_burst> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001000000000000000000000000",
	                          "0000000000000000000000000000000010000001000000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BURSTLENGTH_TYPE = 1
	C_CACHLINE_ADDR_MODE = 0
	C_FAMILY = "spartan3e"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_WR_BUFFER_DEPTH = 16

Analyzing hierarchy for entity <receive> in library <xps_ethernetlite_v4_00_a> (architecture <imp>) with generics.
	C_DUPLEX = 1
	C_FAMILY = "spartan3e"

Analyzing hierarchy for entity <transmit> in library <xps_ethernetlite_v4_00_a> (architecture <imp>) with generics.
	C_DUPLEX = 1
	C_FAMILY = "spartan3e"

Analyzing hierarchy for entity <MacAddrRAM> in library <xps_ethernetlite_v4_00_a> (architecture <imp>) with generics.
	Filler = "0000000000000000"
	MACAddr = "000000000000000001011110000000001111101011001110"

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001000000000000000000000000",
	                          "0000000000000000000000000000000010000001000000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BURSTLENGTH_TYPE = 1
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_MAX_BURST_SIZE = 128
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "spartan3e"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 3
	C_PLB_SMALLEST_MASTER = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_P2P = 0
	C_STEER_ADDR_SIZE = 10
	C_WR_BUFFER_DEPTH = 16

Analyzing hierarchy for entity <data_mirror_128> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_IPIF_DWIDTH = 32
	C_PLB_AWIDTH = 10
	C_PLB_DWIDTH = 64
	C_SMALLEST = 32

Analyzing hierarchy for entity <rx_statemachine> in library <xps_ethernetlite_v4_00_a> (architecture <imp>) with generics.
	C_DUPLEX = 1

Analyzing hierarchy for entity <rx_intrfce> in library <xps_ethernetlite_v4_00_a> (architecture <implementation>) with generics.
	C_FAMILY = "spartan3e"

Analyzing hierarchy for entity <crcgenrx> in library <xps_ethernetlite_v4_00_a> (architecture <arch1>).

Analyzing hierarchy for entity <crcgentx> in library <xps_ethernetlite_v4_00_a> (architecture <arch1>).

Analyzing hierarchy for entity <tx_intrfce> in library <xps_ethernetlite_v4_00_a> (architecture <implementation>) with generics.
	C_FAMILY = "spartan3e"

Analyzing hierarchy for entity <mux_onehot_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_DW = 4
	C_FAMILY = "spartan3e"
	C_NB = 6

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 12
	C_LD_OFFSET = 0
	C_LD_WIDTH = 12
	C_REG_WIDTH = 12
	C_RESET_VALUE = "000000000000"

Analyzing hierarchy for entity <tx_statemachine> in library <xps_ethernetlite_v4_00_a> (architecture <implementation>) with generics.
	C_DUPLEX = 1

Analyzing hierarchy for entity <deferral> in library <xps_ethernetlite_v4_00_a> (architecture <implementation>).

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 12
	C_LD_OFFSET = 0
	C_LD_WIDTH = 12
	C_REG_WIDTH = 12
	C_RESET_VALUE = "000000000000"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 4
	C_LD_OFFSET = 0
	C_LD_WIDTH = 4
	C_REG_WIDTH = 4
	C_RESET_VALUE = "1000"

Analyzing hierarchy for entity <ram16x4> in library <xps_ethernetlite_v4_00_a> (architecture <imp>) with generics.
	INIT_00 = "0000000000000000"
	INIT_01 = "1110010100000000"
	INIT_02 = "1010111111101100"
	INIT_03 = "0000000000000000"

Analyzing hierarchy for entity <be_reset_gen> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_burst_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001000000000000000000000000",
	                          "0000000000000000000000000000000010000001000000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SIPIF_DWIDTH = 32
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <wr_buffer> in library <plbv46_slave_burst_v1_01_a> (architecture <imp>) with generics.
	C_AWIDTH = 4
	C_DEPTH = 16
	C_DWIDTH = 32
	C_FAMILY = "spartan3e"

Analyzing hierarchy for entity <burst_support> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_FAMILY = "spartan3e"
	C_MAX_DBEAT_CNT = 32

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <addr_reg_cntr_brst_flex> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 10
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <counter_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8

Analyzing hierarchy for entity <async_fifo_fg> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_ALLOW_2N_DEPTH = 0
	C_DATA_WIDTH = 6
	C_ENABLE_RLOCS = 0
	C_FAMILY = "spartan3e"
	C_FIFO_DEPTH = 15
	C_HAS_ALMOST_EMPTY = 0
	C_HAS_ALMOST_FULL = 0
	C_HAS_RD_ACK = 1
	C_HAS_RD_COUNT = 0
	C_HAS_RD_ERR = 0
	C_HAS_WR_ACK = 0
	C_HAS_WR_COUNT = 0
	C_HAS_WR_ERR = 0
	C_PRELOAD_LATENCY = 1
	C_PRELOAD_REGS = 0
	C_RD_ACK_LOW = 0
	C_RD_COUNT_WIDTH = 2
	C_RD_ERR_LOW = 0
	C_USE_BLOCKMEM = 0
	C_USE_EMBEDDED_REG = 0
	C_WR_ACK_LOW = 0
	C_WR_COUNT_WIDTH = 2
	C_WR_ERR_LOW = 0

Analyzing hierarchy for entity <crcnibshiftreg> in library <xps_ethernetlite_v4_00_a> (architecture <implementation>).

Analyzing hierarchy for entity <cntr5bit> in library <xps_ethernetlite_v4_00_a> (architecture <implementation>).

Analyzing hierarchy for entity <defer_state> in library <xps_ethernetlite_v4_00_a> (architecture <implementation>).

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 16
	C_AW = 32
	C_BAR = "10000001000000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <counter_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "spartan3e"
	C_NUM_BITS = 6

Analyzing hierarchy for entity <flex_addr_cntr> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32

Analyzing hierarchy for entity <flex_addr_cntr> in library <plbv46_slave_burst_v1_01_a> (architecture <implementation>) with generics.
	C_AWIDTH = 10
	C_DWIDTH = 32


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system_ethernet_mac_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "ALERT". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "HDL". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IMP_NETLIST". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "STYLE". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <PHY_tx_clk> in unit <xps_ethernetlite>.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <PHY_rx_clk> in unit <xps_ethernetlite>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 10000" for signal <SPLB_Clk> in unit <xps_ethernetlite>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 10000" for signal <SPLB_Rst> in unit <xps_ethernetlite>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "ALERT". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "HDL". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IMP_NETLIST". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "STYLE". This constraint/property is not supported by the current software release and will be ignored.
Entity <system_ethernet_mac_wrapper> analyzed. Unit <system_ethernet_mac_wrapper> generated.

Analyzing generic Entity <xps_ethernetlite> in library <xps_ethernetlite_v4_00_a> (Architecture <imp>).
	C_BASEADDR = "10000001000000000000000000000000"
	C_DUPLEX = 1
	C_FAMILY = "spartan3e"
	C_HIGHADDR = "10000001000000001111111111111111"
	C_INCLUDE_GLOBAL_BUFFERS = 0
	C_INCLUDE_INTERNAL_LOOPBACK = 0
	C_INCLUDE_MDIO = 1
	C_RX_PING_PONG = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 20000
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 1
	C_TX_PING_PONG = 0
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 10000" for signal <SPLB_Clk> in unit <xps_ethernetlite>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 10000" for signal <SPLB_Rst> in unit <xps_ethernetlite>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd" line 659: Instantiating black box module <FDRE>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[3].RX_FF_I> in unit <xps_ethernetlite>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd" line 667: Instantiating black box module <FDRE>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[3].TX_FF_I> in unit <xps_ethernetlite>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd" line 659: Instantiating black box module <FDRE>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[2].RX_FF_I> in unit <xps_ethernetlite>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd" line 667: Instantiating black box module <FDRE>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[2].TX_FF_I> in unit <xps_ethernetlite>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd" line 659: Instantiating black box module <FDRE>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[1].RX_FF_I> in unit <xps_ethernetlite>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd" line 667: Instantiating black box module <FDRE>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[1].TX_FF_I> in unit <xps_ethernetlite>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd" line 659: Instantiating black box module <FDRE>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[0].RX_FF_I> in unit <xps_ethernetlite>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd" line 667: Instantiating black box module <FDRE>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[0].TX_FF_I> in unit <xps_ethernetlite>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd" line 686: Instantiating black box module <FDRE>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN2.DVD_FF> in unit <xps_ethernetlite>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd" line 694: Instantiating black box module <FDRE>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN2.RER_FF> in unit <xps_ethernetlite>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd" line 702: Instantiating black box module <FDRE>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN2.TEN_FF> in unit <xps_ethernetlite>.
Entity <xps_ethernetlite> analyzed. Unit <xps_ethernetlite> generated.

Analyzing generic Entity <xemac> in library <xps_ethernetlite_v4_00_a> (Architecture <imp>).
	C_BASEADDR = "10000001000000000000000000000000"
	C_DUPLEX = 1
	C_FAMILY = "spartan3e"
	C_HIGHADDR = "10000001000000001111111111111111"
	C_INCLUDE_MDIO = 1
	C_RX_PING_PONG = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 20000
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 1
	C_TX_PING_PONG = 0
	NODE_MAC = "000000000000000001011110000000001111101011001110"
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xemac.vhd" line 541: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xemac.vhd" line 877: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xemac.vhd" line 885: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xemac.vhd" line 967: Instantiating black box module <FDR>.
INFO:Xst:2679 - Register <reg_data_out<1>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg_data_out<2>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg_data_out<3>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg_data_out<4>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg_data_out<5>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg_data_out<6>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg_data_out<7>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg_data_out<8>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg_data_out<9>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg_data_out<10>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg_data_out<11>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg_data_out<12>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg_data_out<13>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg_data_out<14>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg_data_out<15>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<0>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<1>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<2>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<3>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<4>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<5>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<6>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<7>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<8>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<9>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<10>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<11>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<12>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<13>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<14>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mdio_data_out<15>> in unit <xemac> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <xemac> analyzed. Unit <xemac> generated.

Analyzing generic Entity <xps_ipif_ssp1> in library <xps_ethernetlite_v4_00_a> (Architecture <imp>).
	C_BASEADDR = "10000001000000000000000000000000"
	C_FAMILY = "spartan3e"
	C_HIGHADDR = "10000001000000001111111111111111"
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 1
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ipif_ssp1.vhd" line 380: Unconnected output port 'Bus2IP_RNW' of component 'plbv46_slave_burst'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ipif_ssp1.vhd" line 380: Unconnected output port 'Bus2IP_BurstLength' of component 'plbv46_slave_burst'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ipif_ssp1.vhd" line 380: Unconnected output port 'Bus2IP_CS' of component 'plbv46_slave_burst'.
Entity <xps_ipif_ssp1> analyzed. Unit <xps_ipif_ssp1> generated.

Analyzing generic Entity <plbv46_slave_burst> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001000000000000000000000000",
	                          "0000000000000000000000000000000010000001000000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BURSTLENGTH_TYPE = 1
	C_CACHLINE_ADDR_MODE = 0
	C_FAMILY = "spartan3e"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_MID_WIDTH = 2
	C_SPLB_NUM_MASTERS = 3
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_WR_BUFFER_DEPTH = 16
Entity <plbv46_slave_burst> analyzed. Unit <plbv46_slave_burst> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001000000000000000000000000",
	                          "0000000000000000000000000000000010000001000000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BURSTLENGTH_TYPE = 1
	C_CACHLINE_ADDR_MODE = 0
	C_DEV_MAX_BURST_SIZE = 128
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "spartan3e"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 3
	C_PLB_SMALLEST_MASTER = 32
	C_SPLB_DWIDTH = 64
	C_SPLB_P2P = 0
	C_STEER_ADDR_SIZE = 10
	C_WR_BUFFER_DEPTH = 16
    Set user-defined property "INIT =  0" for instance <I_RDREQ_FDRSE> in unit <plb_slave_attachment>.
    Set user-defined property "INIT =  0" for instance <GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in unit <plb_slave_attachment>.
    Set user-defined property "INIT =  0" for instance <GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in unit <plb_slave_attachment>.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 2040: Unconnected output port 'Data_Exists' of component 'wr_buffer'.
    Set user-defined property "INIT =  0" for instance <I_WRREQ_FDRSE> in unit <plb_slave_attachment>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_32.DPHASE_REG1> in unit <plb_slave_attachment>.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 3380: Unconnected output port 'BE_out' of component 'addr_reg_cntr_brst_flex'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 3538: Unconnected output port 'Count_Out' of component 'counter_f'.
INFO:Xst:2679 - Register <Sl_SSize> in unit <plb_slave_attachment> has a constant value of 00 during circuit operation. The register is replaced by logic.
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <be_reset_gen> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32
Entity <be_reset_gen> analyzed. Unit <be_reset_gen> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_burst_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000001000000000000000000000000",
	                          "0000000000000000000000000000000010000001000000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SIPIF_DWIDTH = 32
	C_SPLB_P2P = 0
    Set user-defined property "INIT =  0" for instance <I_RNW_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_CS_S_H_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <I_ADDR_MATCH_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG> in unit <plb_address_decoder>.
    Set user-defined property "INIT =  0" for instance <GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG> in unit <plb_address_decoder>.
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 16
	C_AW = 32
	C_BAR = "10000001000000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f> analyzed. Unit <pselect_f> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = true
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <wr_buffer> in library <plbv46_slave_burst_v1_01_a> (Architecture <imp>).
	C_AWIDTH = 4
	C_DEPTH = 16
	C_DWIDTH = 32
	C_FAMILY = "spartan3e"
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.DATA_EXISTS_DFF> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[0].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[1].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[2].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[3].FDRE_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[0].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[1].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[2].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[3].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[4].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[5].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[6].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[7].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[8].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[9].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[10].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[11].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[12].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[13].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[14].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[15].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[16].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[17].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[18].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[19].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[20].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[21].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[22].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[23].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[24].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[25].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[26].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[27].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[28].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[29].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[30].SRL16E_I> in unit <wr_buffer>.
    Set user-defined property "INIT =  0000" for instance <GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[31].SRL16E_I> in unit <wr_buffer>.
Entity <wr_buffer> analyzed. Unit <wr_buffer> generated.

Analyzing generic Entity <burst_support> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_FAMILY = "spartan3e"
	C_MAX_DBEAT_CNT = 32
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd" line 260: Unconnected output port 'Carry_Out' of component 'counter_f'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd" line 323: Unconnected output port 'Carry_Out' of component 'counter_f'.
Entity <burst_support> analyzed. Unit <burst_support> generated.

Analyzing generic Entity <counter_f.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_FAMILY = "spartan3e"
	C_NUM_BITS = 6
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 214: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 237: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 244: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 250: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 237: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 244: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 250: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 237: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 244: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 250: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 237: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 244: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 250: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 237: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 244: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 250: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 237: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 244: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 250: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 237: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 244: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" line 250: Instantiating black box module <FDRE>.
Entity <counter_f.2> analyzed. Unit <counter_f.2> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.1> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_SNGL_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_CACHLN_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_BURST_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.1>.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 628: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.1> analyzed. Unit <addr_reg_cntr_brst_flex.1> generated.

Analyzing generic Entity <flex_addr_cntr.1> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 32
	C_DWIDTH = 32
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[7].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[8].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[9].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[10].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[10].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[11].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[11].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[12].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[12].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[13].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[13].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[14].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[14].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[15].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[15].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[16].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[16].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[17].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[17].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[18].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[18].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[19].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[19].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[20].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[20].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[21].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[21].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[22].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[22].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[23].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[23].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[24].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[24].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[25].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[25].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[26].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[26].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[27].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[27].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[28].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[28].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[29].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[29].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[30].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[30].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[31].I_LUT_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[31].I_FDRE_N> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE6> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE5> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32_64.I_FDRE3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32.I_FDRE2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <I_FDRE0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.1>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3> in unit <flex_addr_cntr.1>.
Entity <flex_addr_cntr.1> analyzed. Unit <flex_addr_cntr.1> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.2> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_CACHLINE_ADDR_MODE = 0
	C_NUM_ADDR_BITS = 10
	C_PLB_DWIDTH = 32
	C_SPLB_P2P = 0
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_SNGL_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_CACHLN_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.I_BURST_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
    Set user-defined property "INIT =  0" for instance <GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in unit <addr_reg_cntr_brst_flex.2>.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 628: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.2> analyzed. Unit <addr_reg_cntr_brst_flex.2> generated.

Analyzing generic Entity <flex_addr_cntr.2> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_AWIDTH = 10
	C_DWIDTH = 32
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[7].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[7].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[8].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[8].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <GEN_ADDR_MSB[9].I_LUT_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_MSB[9].I_FDRE_N> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT6> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE6> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT5> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE5> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32_64.I_FDRE3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <GEN_ADDR_FOR_32.I_FDRE2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F202" for instance <I_LUT0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <I_FDRE0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FF31" for instance <I_BE_GEN_LUT0> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FF32" for instance <I_BE_GEN_LUT1> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FFC4" for instance <I_BE_GEN_LUT2> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  FFC8" for instance <I_BE_GEN_LUT4> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[0].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[1].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[2].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  F088" for instance <LDMUX_FDRSE_0to3[3].I_BE_LDMUX_0to3> in unit <flex_addr_cntr.2>.
    Set user-defined property "INIT =  0" for instance <LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3> in unit <flex_addr_cntr.2>.
Entity <flex_addr_cntr.2> analyzed. Unit <flex_addr_cntr.2> generated.

Analyzing generic Entity <counter_f.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8
Entity <counter_f.1> analyzed. Unit <counter_f.1> generated.

Analyzing generic Entity <data_mirror_128> in library <plbv46_slave_burst_v1_01_a> (Architecture <implementation>).
	C_IPIF_DWIDTH = 32
	C_PLB_AWIDTH = 10
	C_PLB_DWIDTH = 64
	C_SMALLEST = 32
Entity <data_mirror_128> analyzed. Unit <data_mirror_128> generated.

Analyzing generic Entity <emac> in library <xps_ethernetlite_v4_00_a> (Architecture <imp>).
	C_DUPLEX = 1
	C_FAMILY = "spartan3e"
	NODE_MAC = "000000000000000001011110000000001111101011001110"
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/emac.vhd" line 344: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/emac.vhd" line 356: Instantiating black box module <FDR>.
Entity <emac> analyzed. Unit <emac> generated.

Analyzing generic Entity <receive> in library <xps_ethernetlite_v4_00_a> (Architecture <imp>).
	C_DUPLEX = 1
	C_FAMILY = "spartan3e"
Entity <receive> analyzed. Unit <receive> generated.

Analyzing generic Entity <rx_statemachine> in library <xps_ethernetlite_v4_00_a> (Architecture <imp>).
	C_DUPLEX = 1
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" line 354: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" line 407: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" line 423: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" line 448: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" line 465: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" line 489: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" line 698: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" line 723: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" line 740: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" line 764: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" line 790: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd" line 1039: Instantiating black box module <FDR>.
Entity <rx_statemachine> analyzed. Unit <rx_statemachine> generated.

Analyzing generic Entity <rx_intrfce> in library <xps_ethernetlite_v4_00_a> (Architecture <implementation>).
	C_FAMILY = "spartan3e"
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" line 221: Unconnected output port 'Almost_full' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" line 221: Unconnected output port 'Almost_empty' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" line 221: Unconnected output port 'Wr_count' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" line 221: Unconnected output port 'Rd_count' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" line 221: Unconnected output port 'Rd_err' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" line 221: Unconnected output port 'Wr_ack' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd" line 221: Unconnected output port 'Wr_err' of component 'async_fifo_fg'.
Entity <rx_intrfce> analyzed. Unit <rx_intrfce> generated.

Analyzing generic Entity <async_fifo_fg> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_ALLOW_2N_DEPTH = 0
	C_DATA_WIDTH = 6
	C_ENABLE_RLOCS = 0
	C_FAMILY = "spartan3e"
	C_FIFO_DEPTH = 15
	C_HAS_ALMOST_EMPTY = 0
	C_HAS_ALMOST_FULL = 0
	C_HAS_RD_ACK = 1
	C_HAS_RD_COUNT = 0
	C_HAS_RD_ERR = 0
	C_HAS_WR_ACK = 0
	C_HAS_WR_COUNT = 0
	C_HAS_WR_ERR = 0
	C_PRELOAD_LATENCY = 1
	C_PRELOAD_REGS = 0
	C_RD_ACK_LOW = 0
	C_RD_COUNT_WIDTH = 2
	C_RD_ERR_LOW = 0
	C_USE_BLOCKMEM = 0
	C_USE_EMBEDDED_REG = 0
	C_WR_ACK_LOW = 0
	C_WR_COUNT_WIDTH = 2
	C_WR_ERR_LOW = 0
    Set property "GENERATOR_FOR_XST = generatecore com.xilinx.ip.fifo_generator_v4_3.fifo_generator_v4_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for unit <system_ethernet_mac_wrapper_fifo_generator_v4_3>.
Entity <async_fifo_fg> analyzed. Unit <async_fifo_fg> generated.

Analyzing Entity <crcgenrx> in library <xps_ethernetlite_v4_00_a> (Architecture <arch1>).
Entity <crcgenrx> analyzed. Unit <crcgenrx> generated.

Analyzing generic Entity <transmit> in library <xps_ethernetlite_v4_00_a> (Architecture <imp>).
	C_DUPLEX = 1
	C_FAMILY = "spartan3e"
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/transmit.vhd" line 358: Unconnected output port 'Fifo_rd_ack' of component 'tx_intrfce'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/transmit.vhd" line 358: Unconnected output port 'Fifo_almost_empty' of component 'tx_intrfce'.
Entity <transmit> analyzed. Unit <transmit> generated.

Analyzing Entity <crcgentx> in library <xps_ethernetlite_v4_00_a> (Architecture <arch1>).
Entity <crcgentx> analyzed. Unit <crcgentx> generated.

Analyzing Entity <crcnibshiftreg> in library <xps_ethernetlite_v4_00_a> (Architecture <implementation>).
Entity <crcnibshiftreg> analyzed. Unit <crcnibshiftreg> generated.

Analyzing generic Entity <tx_intrfce> in library <xps_ethernetlite_v4_00_a> (Architecture <implementation>).
	C_FAMILY = "spartan3e"
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Unconnected output port 'Almost_full' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Unconnected output port 'Almost_empty' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Unconnected output port 'Wr_count' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Unconnected output port 'Rd_count' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Unconnected output port 'Rd_ack' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Unconnected output port 'Rd_err' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Unconnected output port 'Wr_ack' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 224: Unconnected output port 'Wr_err' of component 'async_fifo_fg'.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd" line 268: Instantiating black box module <FDR>.
Entity <tx_intrfce> analyzed. Unit <tx_intrfce> generated.

Analyzing generic Entity <mux_onehot_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_DW = 4
	C_FAMILY = "spartan3e"
	C_NB = 6
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" line 265: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" line 265: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" line 265: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" line 265: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" line 265: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" line 265: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" line 265: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" line 265: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" line 265: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" line 265: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" line 265: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" line 265: Instantiating black box module <MUXCY>.
Entity <mux_onehot_f> analyzed. Unit <mux_onehot_f> generated.

Analyzing generic Entity <ld_arith_reg.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 12
	C_LD_OFFSET = 0
	C_LD_WIDTH = 12
	C_REG_WIDTH = 12
	C_RESET_VALUE = "000000000000"
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.1> analyzed. Unit <ld_arith_reg.1> generated.

Analyzing generic Entity <tx_statemachine> in library <xps_ethernetlite_v4_00_a> (Architecture <implementation>).
	C_DUPLEX = 1
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 523: Unconnected output port 'Cntout' of component 'cntr5bit'.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 609: Instantiating black box module <FDS>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 641: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 656: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 674: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 692: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 709: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 726: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 749: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 765: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 781: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 804: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 820: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 840: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 858: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 882: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 899: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 920: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 939: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 957: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 973: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 989: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 1005: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 1021: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 1037: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 1053: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 1069: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 1085: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 1101: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 1117: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 1133: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 1149: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 1165: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 1181: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 1197: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 1213: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd" line 1229: Instantiating black box module <FDR>.
Entity <tx_statemachine> analyzed. Unit <tx_statemachine> generated.

Analyzing Entity <cntr5bit> in library <xps_ethernetlite_v4_00_a> (Architecture <implementation>).
Entity <cntr5bit> analyzed. Unit <cntr5bit> generated.

Analyzing Entity <deferral> in library <xps_ethernetlite_v4_00_a> (Architecture <implementation>).
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/deferral.vhd" line 196: Unconnected output port 'Cntout' of component 'cntr5bit'.
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/deferral.vhd" line 210: Unconnected output port 'Cntout' of component 'cntr5bit'.
Entity <deferral> analyzed. Unit <deferral> generated.

Analyzing Entity <defer_state> in library <xps_ethernetlite_v4_00_a> (Architecture <implementation>).
Entity <defer_state> analyzed. Unit <defer_state> generated.

Analyzing generic Entity <ld_arith_reg.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 12
	C_LD_OFFSET = 0
	C_LD_WIDTH = 12
	C_REG_WIDTH = 12
	C_RESET_VALUE = "000000000000"
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.2> analyzed. Unit <ld_arith_reg.2> generated.

Analyzing generic Entity <ld_arith_reg.3> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 4
	C_LD_OFFSET = 0
	C_LD_WIDTH = 4
	C_REG_WIDTH = 4
	C_RESET_VALUE = "1000"
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 321: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 284: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 305: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 331: Instantiating black box module <FDSE>.
Entity <ld_arith_reg.3> analyzed. Unit <ld_arith_reg.3> generated.

Analyzing generic Entity <MacAddrRAM> in library <xps_ethernetlite_v4_00_a> (Architecture <imp>).
	Filler = "0000000000000000"
	MACAddr = "000000000000000001011110000000001111101011001110"
Entity <MacAddrRAM> analyzed. Unit <MacAddrRAM> generated.

Analyzing generic Entity <ram16x4> in library <xps_ethernetlite_v4_00_a> (Architecture <imp>).
	INIT_00 = "0000000000000000"
	INIT_01 = "1110010100000000"
	INIT_02 = "1010111111101100"
	INIT_03 = "0000000000000000"
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/ram16x4.vhd" line 216: Instantiating black box module <ram16x1s>.
    Set user-defined property "INIT =  0220" for instance <ram16x1_0> in unit <ram16x4>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/ram16x4.vhd" line 229: Instantiating black box module <ram16x1s>.
    Set user-defined property "INIT =  0710" for instance <ram16x1_1> in unit <ram16x4>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/ram16x4.vhd" line 242: Instantiating black box module <ram16x1s>.
    Set user-defined property "INIT =  0e30" for instance <ram16x1_2> in unit <ram16x4>.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/ram16x4.vhd" line 255: Instantiating black box module <ram16x1s>.
    Set user-defined property "INIT =  0f10" for instance <ram16x1_3> in unit <ram16x4>.
Entity <ram16x4> analyzed. Unit <ram16x4> generated.

Analyzing generic Entity <emac_dpram> in library <xps_ethernetlite_v4_00_a> (Architecture <imp>).
	C_FAMILY = "spartan3e"
WARNING:Xst:753 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/emac_dpram.vhd" line 321: Unconnected output port 'DOPB' of component 'RAMB16_S4_S36'.
WARNING:Xst:2211 - "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/emac_dpram.vhd" line 321: Instantiating black box module <RAMB16_S4_S36>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <I_DPB16_4_9> in unit <emac_dpram>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <I_DPB16_4_9> in unit <emac_dpram>.
Entity <emac_dpram> analyzed. Unit <emac_dpram> generated.

Analyzing Entity <mdio_if> in library <xps_ethernetlite_v4_00_a> (Architecture <imp>).
Entity <mdio_if> analyzed. Unit <mdio_if> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mdio_if>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/mdio_if.vhd".
    Found finite state machine <FSM_0> for signal <mdio_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 20                                             |
    | Inputs             | 3                                              |
    | Outputs            | 12                                             |
    | Clock              | Clk                       (rising_edge)        |
    | Clock enable       | mdc_rising                (positive)           |
    | Reset              | Rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <MDIO_RD_DATA>.
    Found 1-bit register for signal <PHY_MDIO_O>.
    Found 1-bit register for signal <PHY_MDIO_T>.
    Found 6-bit down counter for signal <clk_cnt>.
    Found 5-bit register for signal <ld_cnt_data_reg>.
    Found 1-bit register for signal <ld_cnt_en_reg>.
    Found 1-bit register for signal <mdio_clk_reg>.
    Found 1-bit register for signal <mdio_en_reg>.
    Found 1-bit register for signal <mdio_idle>.
    Found 1-bit register for signal <mdio_in_reg1>.
    Found 1-bit register for signal <mdio_in_reg2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  29 D-type flip-flop(s).
Unit <mdio_if> synthesized.


Synthesizing Unit <data_mirror_128>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd".
WARNING:Xst:647 - Input <Addr_In<0:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_In<8:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sig_addr_bits_A28_A29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_addr_bit_A29> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_addr_bit_A28> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <data_mirror_128> synthesized.


Synthesizing Unit <be_reset_gen>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/be_reset_gen.vhd".
WARNING:Xst:647 - Input <Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <be_reset_gen> synthesized.


Synthesizing Unit <counter_f_1>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
    Found 9-bit register for signal <icount_out>.
    Found 9-bit subtractor for signal <icount_out$sub0000> created at line 297.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_f_1> synthesized.


Synthesizing Unit <pselect_f>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <crcgenrx>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/crcgenrx.vhd".
    Found 32-bit register for signal <crc_local>.
    Found 1-bit xor2 for signal <crc_out$xor0000> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0001> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0002> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0003> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0004> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0005> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0006> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0007> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0008> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0009> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0010> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0011> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0012> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0013> created at line 241.
    Found 1-bit xor3 for signal <crc_out$xor0014> created at line 241.
    Found 1-bit xor3 for signal <crc_out$xor0015> created at line 241.
    Found 1-bit xor3 for signal <crc_out$xor0016> created at line 241.
    Found 1-bit xor3 for signal <crc_out$xor0017> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0018> created at line 241.
    Found 1-bit xor3 for signal <crc_out$xor0019> created at line 241.
    Found 1-bit xor3 for signal <crc_out$xor0020> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0021> created at line 241.
    Found 1-bit xor3 for signal <crc_out$xor0022> created at line 241.
    Found 1-bit xor3 for signal <crc_out$xor0023> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0024> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0025> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0026> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0027> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0028> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0029> created at line 241.
    Found 1-bit xor2 for signal <crc_out$xor0034> created at line 241.
    Found 1-bit xor2 for signal <x$xor0000> created at line 237.
    Found 1-bit xor2 for signal <x$xor0001> created at line 237.
    Found 1-bit xor2 for signal <x$xor0002> created at line 237.
    Found 1-bit xor2 for signal <x$xor0003> created at line 237.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   8 Xor(s).
Unit <crcgenrx> synthesized.


Synthesizing Unit <crcnibshiftreg>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/crcnibshiftreg.vhd".
    Found 32-bit register for signal <nibData>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <crcnibshiftreg> synthesized.


Synthesizing Unit <cntr5bit>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/cntr5bit.vhd".
    Found 5-bit down counter for signal <count>.
    Found 1-bit register for signal <zero_i>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <cntr5bit> synthesized.


Synthesizing Unit <defer_state>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/defer_state.vhd".
    Found finite state machine <FSM_1> for signal <thisState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | thisState$or0000          (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | loadcntr                                       |
    | Power Up State     | loadcntr                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <defer_state> synthesized.


Synthesizing Unit <emac_dpram>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/emac_dpram.vhd".
Unit <emac_dpram> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <addr_out_s_h> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <wr_buffer>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/wr_buffer.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 281.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 281.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 281.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 281.
Unit <wr_buffer> synthesized.


Synthesizing Unit <counter_f_2>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
WARNING:Xst:646 - Signal <alu_cy<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <count_AddSub_0$xor0000> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_0$xor0001> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_1$xor0000> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_1$xor0001> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_2$xor0000> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_2$xor0001> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_3$xor0000> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_3$xor0001> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_4$xor0000> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_4$xor0001> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_5$xor0000> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_5$xor0001> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_6$xor0000> created at line 233.
    Found 1-bit xor2 for signal <count_AddSub_6$xor0001> created at line 233.
Unit <counter_f_2> synthesized.


Synthesizing Unit <flex_addr_cntr_1>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <xfer_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <be_extended> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <flex_addr_cntr_1> synthesized.


Synthesizing Unit <flex_addr_cntr_2>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <xfer_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <be_extended> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <flex_addr_cntr_2> synthesized.


Synthesizing Unit <rx_statemachine>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_statemachine.vhd".
WARNING:Xst:647 - Input <Emac_rx_rd_data_d1<4:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rx_pong_ping_l> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Collision> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rx_DPM_rd_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <busFifoData_is_5_d3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <rdDestAddrNib_D_t_q>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 76                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | rdDestAddrNib_D_t_q$or0000 (positive)          |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <Mac_addr_ram_addr_rd>.
    Found 1-bit register for signal <busFifoData_is_5_d1>.
    Found 1-bit register for signal <checkingBroadcastAdr_reg>.
    Found 7-bit down counter for signal <pkt_length_cnt>.
    Found 4-bit comparator equal for signal <ucastAddrGood$cmp_eq0000> created at line 984.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <rx_statemachine> synthesized.


Synthesizing Unit <async_fifo_fg>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd".
Unit <async_fifo_fg> synthesized.


Synthesizing Unit <crcgentx>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/crcgentx.vhd".
    Found 1-bit xor2 for signal <crc_out$xor0000> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0001> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0002> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0003> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0004> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0005> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0006> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0007> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0008> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0009> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0010> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0011> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0012> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0013> created at line 255.
    Found 1-bit xor3 for signal <crc_out$xor0014> created at line 255.
    Found 1-bit xor3 for signal <crc_out$xor0015> created at line 255.
    Found 1-bit xor3 for signal <crc_out$xor0016> created at line 255.
    Found 1-bit xor3 for signal <crc_out$xor0017> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0018> created at line 255.
    Found 1-bit xor3 for signal <crc_out$xor0019> created at line 255.
    Found 1-bit xor3 for signal <crc_out$xor0020> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0021> created at line 255.
    Found 1-bit xor3 for signal <crc_out$xor0022> created at line 255.
    Found 1-bit xor3 for signal <crc_out$xor0023> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0024> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0025> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0026> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0027> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0028> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0029> created at line 255.
    Found 1-bit xor2 for signal <crc_out$xor0034> created at line 255.
    Found 1-bit xor2 for signal <x$xor0000> created at line 251.
    Found 1-bit xor2 for signal <x$xor0001> created at line 251.
    Found 1-bit xor2 for signal <x$xor0002> created at line 251.
    Found 1-bit xor2 for signal <x$xor0003> created at line 251.
    Summary:
	inferred   8 Xor(s).
Unit <crcgentx> synthesized.


Synthesizing Unit <mux_onehot_f>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd".
Unit <mux_onehot_f> synthesized.


Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ld_arith_reg_1> synthesized.


Synthesizing Unit <tx_statemachine>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_statemachine.vhd".
WARNING:Xst:647 - Input <PhyCollision> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Tx_DPM_wr_data> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <TxRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BusFifoWrNibbleCnt<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tx_pong_ping_l> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <waitdone_pre_sfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Mac_addr_ram_we>.
    Found 4-bit register for signal <Mac_addr_ram_addr_wr>.
    Found 1-bit register for signal <busFifoWrCntRst_reg>.
    Found 1-bit register for signal <mac_program_start_reg>.
    Found 1-bit register for signal <phytx_en_reg>.
    Found 1-bit register for signal <retrying_reg>.
    Found 1-bit register for signal <transmit_start_reg>.
    Found 1-bit register for signal <txCrcEn_reg>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <tx_statemachine> synthesized.


Synthesizing Unit <deferral>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/deferral.vhd".
Unit <deferral> synthesized.


Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ld_arith_reg_2> synthesized.


Synthesizing Unit <ld_arith_reg_3>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ld_arith_reg_3> synthesized.


Synthesizing Unit <ram16x4>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/ram16x4.vhd".
Unit <ram16x4> synthesized.


Synthesizing Unit <burst_support>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd".
WARNING:Xst:647 - Input <WrBuf_wen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cntl_done_reg>.
    Found 32-bit comparator less for signal <resp_db_load_value$cmp_gt0000> created at line 249.
    Found 1-bit register for signal <resp_done_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <burst_support> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_1>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:647 - Input <Addr_Cnt_Size_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <s_h_size<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_128> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cacheln_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <addr_reg_cntr_brst_flex_1> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_2>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:647 - Input <Addr_Cnt_Size_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <s_h_size<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_64> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_128> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cacheln_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <addr_reg_cntr_brst_flex_2> synthesized.


Synthesizing Unit <MacAddrRAM>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/macaddrram.vhd".
Unit <MacAddrRAM> synthesized.


Synthesizing Unit <rx_intrfce>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/rx_intrfce.vhd".
WARNING:Xst:647 - Input <InternalWrapEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <rx_intrfce> synthesized.


Synthesizing Unit <tx_intrfce>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/tx_intrfce.vhd".
WARNING:Xst:1305 - Output <Fifo_rd_ack> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Fifo_almost_empty> is never assigned. Tied to value 0.
Unit <tx_intrfce> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wrreq_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <write_cntrl_burst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrbuf_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_dphase_active_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buffer_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_buf_rden_ns> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_rden> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_buf_done_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_i_dly1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_addrack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <response_ack_dly1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_wrprim_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_wrdbus_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_wrburst_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_size_sh_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_savalid_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_rdprim_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plb_buslock_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <msize_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fixed_dbeat_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbeat_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control_done_strb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control_done_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_wrburst_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <brstlength_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cntr_load_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CS_Early_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <addr_cntl_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | Bus_Reset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <plb_read_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | Bus_Reset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbrd_idle                                      |
    | Power Up State     | pbrd_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <plb_write_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | Bus_Reset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbwr_idle                                      |
    | Power Up State     | pbwr_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <ipif_wr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus_Clk                   (rising_edge)        |
    | Reset              | Bus_Reset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | iwr_idle                                       |
    | Power Up State     | iwr_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 8-bit register for signal <burstlength_i>.
    Found 32-bit register for signal <bus2ip_data_i>.
    Found 1-bit register for signal <bus2ip_rdburst_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 1-bit register for signal <bus2ip_wrburst_i>.
    Found 1-bit register for signal <cacheln_burst_reg>.
    Found 1-bit register for signal <clear_sl_rd_busy>.
    Found 5-bit down counter for signal <data_cycle_count>.
    Found 1-bit register for signal <data_timeout>.
    Found 1-bit register for signal <extend_wr_busy>.
    Found 5-bit comparator lessequal for signal <line_count_done$cmp_le0000> created at line 2300.
    Found 2-bit register for signal <master_id_vector>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 2-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rdburst_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <rd_burst_done>.
    Found 1-bit register for signal <rd_data_ack>.
    Found 10-bit register for signal <sa2mirror_rdaddr_i>.
    Found 2-bit register for signal <sa2mirror_sh_size_i>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_addrack_i>.
    Found 1-bit register for signal <sl_busy>.
    Found 3-bit register for signal <sl_mbusy_i>.
    Found 3-bit register for signal <sl_mrderr_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 32-bit register for signal <sl_rddbus1_i>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrbterm_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Found 4-bit comparator less for signal <wrbuf_goingfull$cmp_lt0000> created at line 2072.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 164 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <receive>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/receive.vhd".
WARNING:Xst:646 - Signal <fifo_full_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit register for signal <emac_rx_rd_data_d1>.
    Found 1-bit register for signal <rxCrcEn_d1>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <receive> synthesized.


Synthesizing Unit <transmit>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/transmit.vhd".
WARNING:Xst:646 - Signal <txLateColnRst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txExcessDefrlRst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <txComboColRetryCntRst_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <txComboColRetryCntRst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txColRetryCntRst_n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txColRetryCntEnbl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txCntEnbl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pre_sfd_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_tx_en_i_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <jam_rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <jamTxComboNibCntEnbl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <initBackoff> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus_combo<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <emac_tx_wr_d1>.
    Found 4-bit register for signal <emac_tx_wr_data_d1>.
    Found 1-bit register for signal <fifo_tx_en>.
    Found 1-bit register for signal <phy_tx_en_i>.
    Found 1-bit register for signal <txcrcen_d1>.
    Found 12-bit down counter for signal <txNibbleCnt_pad>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
Unit <transmit> synthesized.


Synthesizing Unit <emac>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/emac.vhd".
    Found 16-bit comparator greater for signal <nibbleLength$cmp_gt0000> created at line 452.
    Found 12-bit up counter for signal <rxbuffer_addr>.
    Found 1-bit register for signal <tx_clk_reg_d1>.
    Found 1-bit register for signal <tx_clk_reg_d2>.
    Found 12-bit up counter for signal <txbuffer_addr>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <emac> synthesized.


Synthesizing Unit <plbv46_slave_burst>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plbv46_slave_burst.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_burst> synthesized.


Synthesizing Unit <xps_ipif_ssp1>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ipif_ssp1.vhd".
WARNING:Xst:1780 - Signal <ssp1_Bus2IP_CE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xps_ipif_ssp1> synthesized.


Synthesizing Unit <xemac>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xemac.vhd".
WARNING:Xst:1780 - Signal <tx_pong_reg_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tx_pong_rd_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tx_pong_data_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp_Bus2IP_Addr<0:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_pong_reg_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_pong_rd_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_pong_data_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_idle> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pong_soft_status> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pong_rx_status> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pong_pkt_lenth> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ping_tx_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ping_mac_prog_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2ip_addr_d1<0:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2ip_addr_d1<11:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit register for signal <bus2ip_addr_d1>.
    Found 1-bit register for signal <bus2ip_ce_d1>.
    Found 1-bit register for signal <bus2ip_rdreq_d1>.
    Found 6-bit down counter for signal <clk_cnt>.
    Found 1-bit register for signal <dpm_rd_ack>.
    Found 1-bit register for signal <dpm_wr_ack>.
    Found 1-bit register for signal <gie_enable>.
    Found 1-bit register for signal <loopback_en>.
    Found 1-bit register for signal <mdio_clk_i>.
    Found 16-bit register for signal <mdio_data_out<16:31>>.
    Found 1-bit register for signal <mdio_en_i>.
    Found 1-bit register for signal <mdio_op_i>.
    Found 5-bit register for signal <mdio_phy_addr>.
    Found 5-bit register for signal <mdio_reg_addr>.
    Found 1-bit register for signal <mdio_req_i>.
    Found 16-bit register for signal <mdio_wr_data_reg>.
    Found 1-bit register for signal <ping_mac_program>.
    Found 16-bit register for signal <ping_pkt_lenth>.
    Found 1-bit register for signal <ping_rx_status>.
    Found 1-bit register for signal <ping_soft_status>.
    Found 1-bit register for signal <ping_tx_status>.
    Found 1-bit register for signal <reg_access>.
    Found 1-bit register for signal <reg_access_d1>.
    Found 1-bit register for signal <reg_data_out<0>>.
    Found 16-bit register for signal <reg_data_out<16:31>>.
    Found 1-bit register for signal <rx_intr_en>.
    Found 6-bit register for signal <status_reg>.
    Found 1-bit register for signal <tx_intr_en>.
    Found 16-bit register for signal <tx_packet_length>.
    Summary:
	inferred   1 Counter(s).
	inferred 128 D-type flip-flop(s).
Unit <xemac> synthesized.


Synthesizing Unit <xps_ethernetlite>.
    Related source file is "/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v4_00_a/hdl/vhdl/xps_ethernetlite.vhd".
WARNING:Xst:1780 - Signal <phy_rx_data_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_dv_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Loopback> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xps_ethernetlite> synthesized.


Synthesizing Unit <system_ethernet_mac_wrapper>.
    Related source file is "/usr/userfs/d/drm511/embs/embs-summer/bsp/synthesis/parallel_run/hdl/system_ethernet_mac_wrapper.vhd".
Unit <system_ethernet_mac_wrapper> synthesized.

Release 14.3 - generatecore $Revision: 1.69 $ (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   '/opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/coregen'
   is not a valid directory
INFO:encore:404 - Generating cell
   'system_ethernet_mac_wrapper_fifo_generator_v4_3' of component
   'system_ethernet_mac_wrapper_fifo_generator_v4_3' using Java generatecore
   flow.
WARNING:coreutil - Warning: EDIF Netlist being generated
XSTHandler: XST: HDL Compilation
XSTHandler: XST: Design Hierarchy Analysis
XSTHandler: XST: HDL Analysis
XSTHandler: XST: HDL Synthesis
XSTHandler: XST: Advanced HDL Synthesis
XSTHandler: XST: Low Level Synthesis
Successfully generated unit 'system_ethernet_mac_wrapper_fifo_generator_v4_3'.

End of process call...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 9-bit subtractor                                      : 1
# Counters                                             : 10
 12-bit down counter                                   : 1
 12-bit up counter                                     : 2
 5-bit down counter                                    : 4
 6-bit down counter                                    : 2
 7-bit down counter                                    : 1
# Registers                                            : 214
 1-bit register                                        : 189
 10-bit register                                       : 1
 13-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 3
 3-bit register                                        : 1
 32-bit register                                       : 3
 4-bit register                                        : 6
 5-bit register                                        : 3
 6-bit register                                        : 2
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 5
 16-bit comparator greater                             : 1
 32-bit comparator less                                : 1
 4-bit comparator equal                                : 1
 4-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 1
# Xors                                                 : 102
 1-bit xor2                                            : 86
 1-bit xor3                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state/FSM> on signal <ipif_wr_cntl_state[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 iwr_idle         | 00
 iwr_init         | 01
 iwr_burst_fixed1 | 10
 iwr_single1      | 11
------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_write_cntl_state/FSM> on signal <plb_write_cntl_state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 pbwr_idle        | 00
 pbwr_burst_fixed | 01
 pbwrite_flush    | 11
------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state/FSM> on signal <plb_read_cntl_state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 pbrd_idle        | 00
 pbrd_single      | 11
 pbrd_burst_fixed | 01
 pbread_flush     | 10
------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/addr_cntl_cs/FSM> on signal <addr_cntl_cs[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 validate_req | 00
 rearbitrate  | 01
 gen_addrack  | 11
--------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q/FSM> on signal <rdDestAddrNib_D_t_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/thisState/FSM> on signal <thisState[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 loadcntr      | 00
 startifgp1cnt | 01
 startifgp2cnt | 11
 cntdone       | 10
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state/FSM> on signal <mdio_state[1:13]> with one-hot encoding.
---------------------------
 State    | Encoding
---------------------------
 idle     | 0000000000001
 preamble | 0000000000010
 st1      | 0000000000100
 st2      | 0000000001000
 op1      | 0000000010000
 op2      | 0000000100000
 ta1      | 0000100000000
 ta2      | 0001000000000
 phy_addr | 0000001000000
 reg_addr | 0000010000000
 write    | 0010000000000
 read     | 0100000000000
 done     | 1000000000000
---------------------------
Executing edif2ngd -noa "system_ethernet_mac_wrapper_fifo_generator_v4_3.edn" "system_ethernet_mac_wrapper_fifo_generator_v4_3.ngo"
Release 14.3 - edif2ngd P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 14.3 edif2ngd P.40xd (lin64)
INFO:NgdBuild - Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/EDK/data/edif2ng
d.pfd> with local file
</opt/york/cs/net/xilinx-design-suite-14.3-x86_64-1/14.3/ISE_DS/ISE/data/edif2ng
d.pfd>
Writing module to "system_ethernet_mac_wrapper_fifo_generator_v4_3.ngo"...
Reading core <system_ethernet_mac_wrapper_fifo_generator_v4_3_fifo_generator_v4_3_xst_1.ngc>.
Loading core <system_ethernet_mac_wrapper_fifo_generator_v4_3_fifo_generator_v4_3_xst_1> for timing and area information for instance <BU3>.
Loading core <system_ethernet_mac_wrapper_fifo_generator_v4_3> for timing and area information for instance <LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM>.
WARNING:Xst:2404 -  FFs/Latches <burstlength_i<0:4>> (without init value) have a constant value of 0 in block <plb_slave_attachment>.
WARNING:Xst:2404 -  FFs/Latches <status_reg<0:4>> (without init value) have a constant value of 0 in block <xemac>.
WARNING:Xst:2677 - Node <bus2ip_addr_d1_12> of sequential type is unconnected in block <xemac>.
WARNING:Xst:2677 - Node <bus2ip_addr_d1_11> of sequential type is unconnected in block <xemac>.
WARNING:Xst:2677 - Node <bus2ip_addr_d1_1> of sequential type is unconnected in block <xemac>.
WARNING:Xst:2677 - Node <bus2ip_addr_d1_0> of sequential type is unconnected in block <xemac>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 7
# Adders/Subtractors                                   : 1
 9-bit subtractor                                      : 1
# Counters                                             : 10
 12-bit down counter                                   : 1
 12-bit up counter                                     : 2
 5-bit down counter                                    : 4
 6-bit down counter                                    : 2
 7-bit down counter                                    : 1
# Registers                                            : 613
 Flip-Flops                                            : 613
# Comparators                                          : 5
 16-bit comparator greater                             : 1
 32-bit comparator less                                : 1
 4-bit comparator equal                                : 1
 4-bit comparator less                                 : 1
 5-bit comparator lessequal                            : 1
# Xors                                                 : 102
 1-bit xor2                                            : 86
 1-bit xor3                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_0> (without init value) has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sl_mrderr_i_1> (without init value) has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sl_mrderr_i_2> (without init value) has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <extend_wr_busy> (without init value) has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <status_reg_3> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <status_reg_1> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ld_cnt_data_reg_0> in Unit <mdio_if> is equivalent to the following 2 FFs/Latches, which will be removed : <ld_cnt_data_reg_1> <ld_cnt_data_reg_3> 
INFO:Xst:2261 - The FF/Latch <clear_sl_rd_busy> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_rdcomp_i> 
INFO:Xst:2261 - The FF/Latch <set_sl_busy> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_addrack_i> 
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_FSM_FFd2> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 

Optimizing unit <system_ethernet_mac_wrapper> ...

Optimizing unit <mdio_if> ...

Optimizing unit <counter_f_1> ...

Optimizing unit <crcgenrx> ...

Optimizing unit <crcnibshiftreg> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <wr_buffer> ...

Optimizing unit <counter_f_2> ...

Optimizing unit <flex_addr_cntr_1> ...

Optimizing unit <flex_addr_cntr_2> ...

Optimizing unit <rx_statemachine> ...

Optimizing unit <mux_onehot_f> ...

Optimizing unit <ld_arith_reg_1> ...

Optimizing unit <ld_arith_reg_2> ...

Optimizing unit <ld_arith_reg_3> ...

Optimizing unit <crcgentx> ...

Optimizing unit <tx_statemachine> ...

Optimizing unit <burst_support> ...

Optimizing unit <addr_reg_cntr_brst_flex_1> ...

Optimizing unit <addr_reg_cntr_brst_flex_2> ...

Optimizing unit <plb_slave_attachment> ...
INFO:Xst:2261 - The FF/Latch <plb_write_cntl_state_FSM_FFd1> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_wrcomp_i> 
INFO:Xst:2261 - The FF/Latch <plb_write_cntl_state_FSM_FFd1> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <sl_wrcomp_i> 

Optimizing unit <receive> ...

Optimizing unit <transmit> ...

Optimizing unit <emac> ...

Optimizing unit <plbv46_slave_burst> ...

Optimizing unit <xemac> ...
WARNING:Xst:1293 - FF/Latch <clk_cnt_5> has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_cnt_4> has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_cnt_5> has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_cnt_4> has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <xps_ethernetlite> ...
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_5> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_4> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_sh_size_i_1> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_sh_size_i_0> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_4> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_3> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_2> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_1> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_0> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_9> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_8> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_7> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_6> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_5> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_4> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_3> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_2> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_1> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/sa2mirror_rdaddr_i_0> of sequential type is unconnected in block <system_ethernet_mac_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <system_ethernet_mac_wrapper> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <system_ethernet_mac_wrapper> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> in Unit <system_ethernet_mac_wrapper> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <system_ethernet_mac_wrapper> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> in Unit <system_ethernet_mac_wrapper> is equivalent to the following 2 FFs/Latches : <Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> <Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <system_ethernet_mac_wrapper> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <system_ethernet_mac_wrapper> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <system_ethernet_mac_wrapper> is equivalent to the following FF/Latch : <Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU3> is equivalent to the following 2 FFs/Latches : <U0/grf.rf/rstblk/rd_rst_reg_1> <U0/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_size_reg_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 681
 Flip-Flops                                            : 681

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : system_ethernet_mac_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 295

Cell Usage :
# BELS                             : 1357
#      GND                         : 3
#      INV                         : 15
#      LUT1                        : 24
#      LUT2                        : 145
#      LUT2_D                      : 3
#      LUT2_L                      : 7
#      LUT3                        : 178
#      LUT3_D                      : 12
#      LUT3_L                      : 14
#      LUT4                        : 558
#      LUT4_D                      : 33
#      LUT4_L                      : 11
#      MULT_AND                    : 28
#      MUXCY                       : 135
#      MUXCY_L                     : 20
#      MUXF5                       : 46
#      VCC                         : 1
#      XORCY                       : 124
# FlipFlops/Latches                : 829
#      FD                          : 9
#      FDC                         : 70
#      FDCE                        : 46
#      FDP                         : 14
#      FDPE                        : 10
#      FDR                         : 233
#      FDRE                        : 330
#      FDRS                        : 30
#      FDRSE                       : 21
#      FDS                         : 15
#      FDSE                        : 51
# RAMS                             : 18
#      RAM16X1D                    : 12
#      RAM16X1S                    : 4
#      RAMB16_S4_S36               : 2
# Shift Registers                  : 32
#      SRL16E                      : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      684  out of   4656    14%  
 Number of Slice Flip Flops:            818  out of   9312     8%  
 Number of 4 input LUTs:               1060  out of   9312    11%  
    Number used as logic:              1000
    Number used as Shift registers:      32
    Number used as RAMs:                 28
 Number of IOs:                         295
 Number of bonded IOBs:                   0  out of    232     0%  
    IOB Flip Flops:                      11
 Number of BRAMs:                         2  out of     20    10%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                                         | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
SPLB_Clk                           | NONE(Ethernet_MAC/XEMAC_I/dpm_rd_ack)                                                                                                                         | 786   |
PHY_tx_clk                         | NONE(Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i)                                                                                                              | 46    |
PHY_rx_clk                         | NONE(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i)| 47    |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                       | Buffer(FF name)                                                                                                                                                   | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<1>(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)          | 16    |
Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<0>(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)         | 16    |
Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<1>(Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)          | 16    |
Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<0>(Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)         | 16    |
Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<1>(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i) | 14    |
Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg<1>(Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i) | 14    |
Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<2>(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i)| 11    |
Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<2>(Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i)| 11    |
Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<0>(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_0:Q)| NONE(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_0)            | 6     |
Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg<0>(Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_0:Q)| NONE(Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/dout_i_0)            | 6     |
Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_0)            | 3     |
Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb(Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_reg_0)            | 3     |
Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0)            | 2     |
Ethernet_MAC/XEMAC_I/EMAC_I/RX/fifo_reset(Ethernet_MAC/XEMAC_I/EMAC_I/RX/fifo_reset1:O)                                                                                                                                                                                                              | NONE(Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg)            | 2     |
Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb(Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/wr_rst_reg_0)            | 2     |
Ethernet_MAC/XEMAC_I/EMAC_I/TX/txComboBusFifoRst(Ethernet_MAC/XEMAC_I/EMAC_I/TX/txComboBusFifoRst1:O)                                                                                                                                                                                                | NONE(Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/rstblk/rd_rst_asreg)            | 2     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.424ns (Maximum Frequency: 106.112MHz)
   Minimum input arrival time before clock: 4.940ns
   Maximum output required time after clock: 2.178ns
   Maximum combinational path delay: 0.704ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 9.424ns (frequency: 106.112MHz)
  Total number of paths / destination ports: 20971 / 1716
-------------------------------------------------------------------------
Delay:               9.424ns (Levels of Logic = 6)
  Source:            Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_we (FF)
  Destination:       Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_1 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_we to Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.591   0.792  Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_we (Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_we)
     LUT3:I2->O            8   0.704   0.757  Ethernet_MAC/XEMAC_I/EMAC_I/mac_addr_ram_addr<3>1 (Ethernet_MAC/XEMAC_I/EMAC_I/mac_addr_ram_addr<3>)
     RAM16X1S:A0->O        1   1.225   0.455  Ethernet_MAC/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_3 (Ethernet_MAC/XEMAC_I/EMAC_I/mac_addr_ram_data<0>)
     LUT4:I2->O            4   0.704   0.591  Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/ucastAddrGood_cmp_eq0000426 (Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/ucastAddrGood_cmp_eq0000426)
     LUT4:I3->O            8   0.704   0.761  Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q_FSM_FFd2-In110 (Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/N0)
     LUT4:I3->O            1   0.704   0.424  Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/mac_addr_ram_addr_rd_D<1>_SW0 (N257)
     LUT4:I3->O            1   0.704   0.000  Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/mac_addr_ram_addr_rd_D<1> (Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/mac_addr_ram_addr_rd_D<1>)
     FDR:D                     0.308          Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_1
    ----------------------------------------
    Total                      9.424ns (5.644ns logic, 3.780ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PHY_tx_clk'
  Clock period: 4.894ns (frequency: 204.332MHz)
  Total number of paths / destination ports: 139 / 52
-------------------------------------------------------------------------
Delay:               2.447ns (Levels of Logic = 1)
  Source:            Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:       Ethernet_MAC/IOFFS_GEN2.TEN_FF (FF)
  Source Clock:      PHY_tx_clk falling
  Destination Clock: PHY_tx_clk rising

  Data Path: Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i to Ethernet_MAC/IOFFS_GEN2.TEN_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.844  Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i (Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i)
     LUT2:I0->O            1   0.704   0.000  Ethernet_MAC/XEMAC_I/EMAC_I/TX/Phy_tx_en1 (Ethernet_MAC/phy_tx_en_i)
     FDRE:D                    0.308          Ethernet_MAC/IOFFS_GEN2.TEN_FF
    ----------------------------------------
    Total                      2.447ns (1.603ns logic, 0.844ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PHY_rx_clk'
  Clock period: 4.105ns (frequency: 243.605MHz)
  Total number of paths / destination ports: 124 / 77
-------------------------------------------------------------------------
Delay:               4.105ns (Levels of Logic = 3)
  Source:            Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/count_3 (FF)
  Destination:       Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i (FF)
  Source Clock:      PHY_rx_clk falling
  Destination Clock: PHY_rx_clk falling

  Data Path: Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/wpntr/count_3 to Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V5_AND_EARLIER.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.535  U0/grf.rf/gl0.wr/wpntr/count_3 (U0/grf.rf/gl0.wr/wpntr/count<3>)
     LUT4:I3->O            1   0.704   0.455  U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000121 (U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000121)
     LUT3_L:I2->LO         1   0.704   0.104  U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000122 (U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000122)
     LUT4:I3->O            2   0.704   0.000  U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000148 (U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or0000)
     FDC:D                     0.308          U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i
    ----------------------------------------
    Total                      4.105ns (3.011ns logic, 1.094ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 831 / 755
-------------------------------------------------------------------------
Offset:              4.940ns (Levels of Logic = 4)
  Source:            PLB_MSize<0> (PAD)
  Destination:       Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_3 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: PLB_MSize<0> to Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            1   0.704   0.424  Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/plb_be_muxed<0>120_SW0 (N355)
     LUT4:I3->O            1   0.704   0.455  Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/plb_be_muxed<0>120 (Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/plb_be_muxed<0>120)
     LUT4:I2->O            4   0.704   0.762  Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/plb_be_muxed<0>162 (Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/N0)
     LUT4:I0->O            1   0.704   0.000  Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/plb_be_muxed<3>1 (Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/plb_be_muxed<3>)
     FDR:D                     0.308          Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_3
    ----------------------------------------
    Total                      4.940ns (3.299ns logic, 1.641ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PHY_tx_clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.911ns (Levels of Logic = 0)
  Source:            SPLB_Rst (PAD)
  Destination:       Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination Clock: PHY_tx_clk falling

  Data Path: SPLB_Rst to Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:R                     0.911          Ethernet_MAC/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    ----------------------------------------
    Total                      0.911ns (0.911ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PHY_rx_clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.911ns (Levels of Logic = 0)
  Source:            SPLB_Rst (PAD)
  Destination:       Ethernet_MAC/IOFFS_GEN2.RER_FF (FF)
  Destination Clock: PHY_rx_clk rising

  Data Path: SPLB_Rst to Ethernet_MAC/IOFFS_GEN2.RER_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:R                    0.911          Ethernet_MAC/IOFFS_GEN[3].RX_FF_I
    ----------------------------------------
    Total                      0.911ns (0.911ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 85 / 83
-------------------------------------------------------------------------
Offset:              2.178ns (Levels of Logic = 1)
  Source:            Ethernet_MAC/XEMAC_I/mdio_clk_i (FF)
  Destination:       PHY_MDC (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: Ethernet_MAC/XEMAC_I/mdio_clk_i to PHY_MDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.591   0.883  Ethernet_MAC/XEMAC_I/mdio_clk_i (Ethernet_MAC/XEMAC_I/mdio_clk_i)
     LUT2:I0->O            0   0.704   0.000  Ethernet_MAC/XEMAC_I/MDIO_GEN.MDIO_IF_I/PHY_MDC1 (PHY_MDC)
    ----------------------------------------
    Total                      2.178ns (1.295ns logic, 0.883ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PHY_tx_clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.591ns (Levels of Logic = 0)
  Source:            Ethernet_MAC/IOFFS_GEN2.TEN_FF (FF)
  Destination:       PHY_tx_en (PAD)
  Source Clock:      PHY_tx_clk rising

  Data Path: Ethernet_MAC/IOFFS_GEN2.TEN_FF to PHY_tx_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.591   0.000  Ethernet_MAC/IOFFS_GEN2.TEN_FF (PHY_tx_en)
    ----------------------------------------
    Total                      0.591ns (0.591ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.704ns (Levels of Logic = 1)
  Source:            SPLB_Rst (PAD)
  Destination:       PHY_rst_n (PAD)

  Data Path: SPLB_Rst to PHY_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              0   0.704   0.000  Ethernet_MAC/PHY_rst_n1_INV_0 (PHY_rst_n)
    ----------------------------------------
    Total                      0.704ns (0.704ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 95.00 secs
Total CPU time to Xst completion: 67.59 secs
 
--> 


Total memory usage is 885752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  432 (   0 filtered)
Number of infos    :   63 (   0 filtered)

