INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root07/Desktop/Final year/EEE4120F/Assignments/Project/Yoda/Yoda.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root07/Desktop/Final year/EEE4120F/Assignments/Project/Yoda/Yoda.srcs/sources_1/new/Delay_Reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_Reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root07/Desktop/Final year/EEE4120F/Assignments/Project/Yoda/Yoda.srcs/sources_1/new/SmoothingFilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SmoothingFilter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root07/Desktop/Final year/EEE4120F/Assignments/Project/Yoda/Yoda.srcs/sources_1/new/filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root07/Desktop/Final year/EEE4120F/Assignments/Project/Yoda/Yoda.srcs/sim_1/new/tlm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlm_tb
