
blink_relocated.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08004000  08004000  00004000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000306c  080041a0  080041a0  000041a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  0800720c  0800720c  0000720c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800728c  0800728c  00010068  2**0
                  CONTENTS
  4 .ARM          00000008  0800728c  0800728c  0000728c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007294  08007294  00010068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007294  08007294  00007294  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007298  08007298  00007298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800729c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  20000068  08007304  00010068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000228  08007304  00010228  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007ba9  00000000  00000000  000100db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000015eb  00000000  00000000  00017c84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006e8  00000000  00000000  00019270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000547  00000000  00000000  00019958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016231  00000000  00000000  00019e9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008207  00000000  00000000  000300d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000870eb  00000000  00000000  000382d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000022b4  00000000  00000000  000bf3c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000c1678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080041a0 <__do_global_dtors_aux>:
 80041a0:	b510      	push	{r4, lr}
 80041a2:	4c05      	ldr	r4, [pc, #20]	; (80041b8 <__do_global_dtors_aux+0x18>)
 80041a4:	7823      	ldrb	r3, [r4, #0]
 80041a6:	b933      	cbnz	r3, 80041b6 <__do_global_dtors_aux+0x16>
 80041a8:	4b04      	ldr	r3, [pc, #16]	; (80041bc <__do_global_dtors_aux+0x1c>)
 80041aa:	b113      	cbz	r3, 80041b2 <__do_global_dtors_aux+0x12>
 80041ac:	4804      	ldr	r0, [pc, #16]	; (80041c0 <__do_global_dtors_aux+0x20>)
 80041ae:	f3af 8000 	nop.w
 80041b2:	2301      	movs	r3, #1
 80041b4:	7023      	strb	r3, [r4, #0]
 80041b6:	bd10      	pop	{r4, pc}
 80041b8:	20000068 	.word	0x20000068
 80041bc:	00000000 	.word	0x00000000
 80041c0:	080071f4 	.word	0x080071f4

080041c4 <frame_dummy>:
 80041c4:	b508      	push	{r3, lr}
 80041c6:	4b03      	ldr	r3, [pc, #12]	; (80041d4 <frame_dummy+0x10>)
 80041c8:	b11b      	cbz	r3, 80041d2 <frame_dummy+0xe>
 80041ca:	4903      	ldr	r1, [pc, #12]	; (80041d8 <frame_dummy+0x14>)
 80041cc:	4803      	ldr	r0, [pc, #12]	; (80041dc <frame_dummy+0x18>)
 80041ce:	f3af 8000 	nop.w
 80041d2:	bd08      	pop	{r3, pc}
 80041d4:	00000000 	.word	0x00000000
 80041d8:	2000006c 	.word	0x2000006c
 80041dc:	080071f4 	.word	0x080071f4

080041e0 <memchr>:
 80041e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80041e4:	2a10      	cmp	r2, #16
 80041e6:	db2b      	blt.n	8004240 <memchr+0x60>
 80041e8:	f010 0f07 	tst.w	r0, #7
 80041ec:	d008      	beq.n	8004200 <memchr+0x20>
 80041ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80041f2:	3a01      	subs	r2, #1
 80041f4:	428b      	cmp	r3, r1
 80041f6:	d02d      	beq.n	8004254 <memchr+0x74>
 80041f8:	f010 0f07 	tst.w	r0, #7
 80041fc:	b342      	cbz	r2, 8004250 <memchr+0x70>
 80041fe:	d1f6      	bne.n	80041ee <memchr+0xe>
 8004200:	b4f0      	push	{r4, r5, r6, r7}
 8004202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8004206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800420a:	f022 0407 	bic.w	r4, r2, #7
 800420e:	f07f 0700 	mvns.w	r7, #0
 8004212:	2300      	movs	r3, #0
 8004214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8004218:	3c08      	subs	r4, #8
 800421a:	ea85 0501 	eor.w	r5, r5, r1
 800421e:	ea86 0601 	eor.w	r6, r6, r1
 8004222:	fa85 f547 	uadd8	r5, r5, r7
 8004226:	faa3 f587 	sel	r5, r3, r7
 800422a:	fa86 f647 	uadd8	r6, r6, r7
 800422e:	faa5 f687 	sel	r6, r5, r7
 8004232:	b98e      	cbnz	r6, 8004258 <memchr+0x78>
 8004234:	d1ee      	bne.n	8004214 <memchr+0x34>
 8004236:	bcf0      	pop	{r4, r5, r6, r7}
 8004238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800423c:	f002 0207 	and.w	r2, r2, #7
 8004240:	b132      	cbz	r2, 8004250 <memchr+0x70>
 8004242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004246:	3a01      	subs	r2, #1
 8004248:	ea83 0301 	eor.w	r3, r3, r1
 800424c:	b113      	cbz	r3, 8004254 <memchr+0x74>
 800424e:	d1f8      	bne.n	8004242 <memchr+0x62>
 8004250:	2000      	movs	r0, #0
 8004252:	4770      	bx	lr
 8004254:	3801      	subs	r0, #1
 8004256:	4770      	bx	lr
 8004258:	2d00      	cmp	r5, #0
 800425a:	bf06      	itte	eq
 800425c:	4635      	moveq	r5, r6
 800425e:	3803      	subeq	r0, #3
 8004260:	3807      	subne	r0, #7
 8004262:	f015 0f01 	tst.w	r5, #1
 8004266:	d107      	bne.n	8004278 <memchr+0x98>
 8004268:	3001      	adds	r0, #1
 800426a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800426e:	bf02      	ittt	eq
 8004270:	3001      	addeq	r0, #1
 8004272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8004276:	3001      	addeq	r0, #1
 8004278:	bcf0      	pop	{r4, r5, r6, r7}
 800427a:	3801      	subs	r0, #1
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop

08004280 <__aeabi_uldivmod>:
 8004280:	b953      	cbnz	r3, 8004298 <__aeabi_uldivmod+0x18>
 8004282:	b94a      	cbnz	r2, 8004298 <__aeabi_uldivmod+0x18>
 8004284:	2900      	cmp	r1, #0
 8004286:	bf08      	it	eq
 8004288:	2800      	cmpeq	r0, #0
 800428a:	bf1c      	itt	ne
 800428c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8004290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8004294:	f000 b970 	b.w	8004578 <__aeabi_idiv0>
 8004298:	f1ad 0c08 	sub.w	ip, sp, #8
 800429c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80042a0:	f000 f806 	bl	80042b0 <__udivmoddi4>
 80042a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80042a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80042ac:	b004      	add	sp, #16
 80042ae:	4770      	bx	lr

080042b0 <__udivmoddi4>:
 80042b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042b4:	9e08      	ldr	r6, [sp, #32]
 80042b6:	460d      	mov	r5, r1
 80042b8:	4604      	mov	r4, r0
 80042ba:	460f      	mov	r7, r1
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d14a      	bne.n	8004356 <__udivmoddi4+0xa6>
 80042c0:	428a      	cmp	r2, r1
 80042c2:	4694      	mov	ip, r2
 80042c4:	d965      	bls.n	8004392 <__udivmoddi4+0xe2>
 80042c6:	fab2 f382 	clz	r3, r2
 80042ca:	b143      	cbz	r3, 80042de <__udivmoddi4+0x2e>
 80042cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80042d0:	f1c3 0220 	rsb	r2, r3, #32
 80042d4:	409f      	lsls	r7, r3
 80042d6:	fa20 f202 	lsr.w	r2, r0, r2
 80042da:	4317      	orrs	r7, r2
 80042dc:	409c      	lsls	r4, r3
 80042de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80042e2:	fa1f f58c 	uxth.w	r5, ip
 80042e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80042ea:	0c22      	lsrs	r2, r4, #16
 80042ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80042f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80042f4:	fb01 f005 	mul.w	r0, r1, r5
 80042f8:	4290      	cmp	r0, r2
 80042fa:	d90a      	bls.n	8004312 <__udivmoddi4+0x62>
 80042fc:	eb1c 0202 	adds.w	r2, ip, r2
 8004300:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8004304:	f080 811c 	bcs.w	8004540 <__udivmoddi4+0x290>
 8004308:	4290      	cmp	r0, r2
 800430a:	f240 8119 	bls.w	8004540 <__udivmoddi4+0x290>
 800430e:	3902      	subs	r1, #2
 8004310:	4462      	add	r2, ip
 8004312:	1a12      	subs	r2, r2, r0
 8004314:	b2a4      	uxth	r4, r4
 8004316:	fbb2 f0fe 	udiv	r0, r2, lr
 800431a:	fb0e 2210 	mls	r2, lr, r0, r2
 800431e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8004322:	fb00 f505 	mul.w	r5, r0, r5
 8004326:	42a5      	cmp	r5, r4
 8004328:	d90a      	bls.n	8004340 <__udivmoddi4+0x90>
 800432a:	eb1c 0404 	adds.w	r4, ip, r4
 800432e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8004332:	f080 8107 	bcs.w	8004544 <__udivmoddi4+0x294>
 8004336:	42a5      	cmp	r5, r4
 8004338:	f240 8104 	bls.w	8004544 <__udivmoddi4+0x294>
 800433c:	4464      	add	r4, ip
 800433e:	3802      	subs	r0, #2
 8004340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8004344:	1b64      	subs	r4, r4, r5
 8004346:	2100      	movs	r1, #0
 8004348:	b11e      	cbz	r6, 8004352 <__udivmoddi4+0xa2>
 800434a:	40dc      	lsrs	r4, r3
 800434c:	2300      	movs	r3, #0
 800434e:	e9c6 4300 	strd	r4, r3, [r6]
 8004352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004356:	428b      	cmp	r3, r1
 8004358:	d908      	bls.n	800436c <__udivmoddi4+0xbc>
 800435a:	2e00      	cmp	r6, #0
 800435c:	f000 80ed 	beq.w	800453a <__udivmoddi4+0x28a>
 8004360:	2100      	movs	r1, #0
 8004362:	e9c6 0500 	strd	r0, r5, [r6]
 8004366:	4608      	mov	r0, r1
 8004368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800436c:	fab3 f183 	clz	r1, r3
 8004370:	2900      	cmp	r1, #0
 8004372:	d149      	bne.n	8004408 <__udivmoddi4+0x158>
 8004374:	42ab      	cmp	r3, r5
 8004376:	d302      	bcc.n	800437e <__udivmoddi4+0xce>
 8004378:	4282      	cmp	r2, r0
 800437a:	f200 80f8 	bhi.w	800456e <__udivmoddi4+0x2be>
 800437e:	1a84      	subs	r4, r0, r2
 8004380:	eb65 0203 	sbc.w	r2, r5, r3
 8004384:	2001      	movs	r0, #1
 8004386:	4617      	mov	r7, r2
 8004388:	2e00      	cmp	r6, #0
 800438a:	d0e2      	beq.n	8004352 <__udivmoddi4+0xa2>
 800438c:	e9c6 4700 	strd	r4, r7, [r6]
 8004390:	e7df      	b.n	8004352 <__udivmoddi4+0xa2>
 8004392:	b902      	cbnz	r2, 8004396 <__udivmoddi4+0xe6>
 8004394:	deff      	udf	#255	; 0xff
 8004396:	fab2 f382 	clz	r3, r2
 800439a:	2b00      	cmp	r3, #0
 800439c:	f040 8090 	bne.w	80044c0 <__udivmoddi4+0x210>
 80043a0:	1a8a      	subs	r2, r1, r2
 80043a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80043a6:	fa1f fe8c 	uxth.w	lr, ip
 80043aa:	2101      	movs	r1, #1
 80043ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80043b0:	fb07 2015 	mls	r0, r7, r5, r2
 80043b4:	0c22      	lsrs	r2, r4, #16
 80043b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80043ba:	fb0e f005 	mul.w	r0, lr, r5
 80043be:	4290      	cmp	r0, r2
 80043c0:	d908      	bls.n	80043d4 <__udivmoddi4+0x124>
 80043c2:	eb1c 0202 	adds.w	r2, ip, r2
 80043c6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80043ca:	d202      	bcs.n	80043d2 <__udivmoddi4+0x122>
 80043cc:	4290      	cmp	r0, r2
 80043ce:	f200 80cb 	bhi.w	8004568 <__udivmoddi4+0x2b8>
 80043d2:	4645      	mov	r5, r8
 80043d4:	1a12      	subs	r2, r2, r0
 80043d6:	b2a4      	uxth	r4, r4
 80043d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80043dc:	fb07 2210 	mls	r2, r7, r0, r2
 80043e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80043e4:	fb0e fe00 	mul.w	lr, lr, r0
 80043e8:	45a6      	cmp	lr, r4
 80043ea:	d908      	bls.n	80043fe <__udivmoddi4+0x14e>
 80043ec:	eb1c 0404 	adds.w	r4, ip, r4
 80043f0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80043f4:	d202      	bcs.n	80043fc <__udivmoddi4+0x14c>
 80043f6:	45a6      	cmp	lr, r4
 80043f8:	f200 80bb 	bhi.w	8004572 <__udivmoddi4+0x2c2>
 80043fc:	4610      	mov	r0, r2
 80043fe:	eba4 040e 	sub.w	r4, r4, lr
 8004402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8004406:	e79f      	b.n	8004348 <__udivmoddi4+0x98>
 8004408:	f1c1 0720 	rsb	r7, r1, #32
 800440c:	408b      	lsls	r3, r1
 800440e:	fa22 fc07 	lsr.w	ip, r2, r7
 8004412:	ea4c 0c03 	orr.w	ip, ip, r3
 8004416:	fa05 f401 	lsl.w	r4, r5, r1
 800441a:	fa20 f307 	lsr.w	r3, r0, r7
 800441e:	40fd      	lsrs	r5, r7
 8004420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8004424:	4323      	orrs	r3, r4
 8004426:	fbb5 f8f9 	udiv	r8, r5, r9
 800442a:	fa1f fe8c 	uxth.w	lr, ip
 800442e:	fb09 5518 	mls	r5, r9, r8, r5
 8004432:	0c1c      	lsrs	r4, r3, #16
 8004434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8004438:	fb08 f50e 	mul.w	r5, r8, lr
 800443c:	42a5      	cmp	r5, r4
 800443e:	fa02 f201 	lsl.w	r2, r2, r1
 8004442:	fa00 f001 	lsl.w	r0, r0, r1
 8004446:	d90b      	bls.n	8004460 <__udivmoddi4+0x1b0>
 8004448:	eb1c 0404 	adds.w	r4, ip, r4
 800444c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8004450:	f080 8088 	bcs.w	8004564 <__udivmoddi4+0x2b4>
 8004454:	42a5      	cmp	r5, r4
 8004456:	f240 8085 	bls.w	8004564 <__udivmoddi4+0x2b4>
 800445a:	f1a8 0802 	sub.w	r8, r8, #2
 800445e:	4464      	add	r4, ip
 8004460:	1b64      	subs	r4, r4, r5
 8004462:	b29d      	uxth	r5, r3
 8004464:	fbb4 f3f9 	udiv	r3, r4, r9
 8004468:	fb09 4413 	mls	r4, r9, r3, r4
 800446c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8004470:	fb03 fe0e 	mul.w	lr, r3, lr
 8004474:	45a6      	cmp	lr, r4
 8004476:	d908      	bls.n	800448a <__udivmoddi4+0x1da>
 8004478:	eb1c 0404 	adds.w	r4, ip, r4
 800447c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8004480:	d26c      	bcs.n	800455c <__udivmoddi4+0x2ac>
 8004482:	45a6      	cmp	lr, r4
 8004484:	d96a      	bls.n	800455c <__udivmoddi4+0x2ac>
 8004486:	3b02      	subs	r3, #2
 8004488:	4464      	add	r4, ip
 800448a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800448e:	fba3 9502 	umull	r9, r5, r3, r2
 8004492:	eba4 040e 	sub.w	r4, r4, lr
 8004496:	42ac      	cmp	r4, r5
 8004498:	46c8      	mov	r8, r9
 800449a:	46ae      	mov	lr, r5
 800449c:	d356      	bcc.n	800454c <__udivmoddi4+0x29c>
 800449e:	d053      	beq.n	8004548 <__udivmoddi4+0x298>
 80044a0:	b156      	cbz	r6, 80044b8 <__udivmoddi4+0x208>
 80044a2:	ebb0 0208 	subs.w	r2, r0, r8
 80044a6:	eb64 040e 	sbc.w	r4, r4, lr
 80044aa:	fa04 f707 	lsl.w	r7, r4, r7
 80044ae:	40ca      	lsrs	r2, r1
 80044b0:	40cc      	lsrs	r4, r1
 80044b2:	4317      	orrs	r7, r2
 80044b4:	e9c6 7400 	strd	r7, r4, [r6]
 80044b8:	4618      	mov	r0, r3
 80044ba:	2100      	movs	r1, #0
 80044bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044c0:	f1c3 0120 	rsb	r1, r3, #32
 80044c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80044c8:	fa20 f201 	lsr.w	r2, r0, r1
 80044cc:	fa25 f101 	lsr.w	r1, r5, r1
 80044d0:	409d      	lsls	r5, r3
 80044d2:	432a      	orrs	r2, r5
 80044d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80044d8:	fa1f fe8c 	uxth.w	lr, ip
 80044dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80044e0:	fb07 1510 	mls	r5, r7, r0, r1
 80044e4:	0c11      	lsrs	r1, r2, #16
 80044e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80044ea:	fb00 f50e 	mul.w	r5, r0, lr
 80044ee:	428d      	cmp	r5, r1
 80044f0:	fa04 f403 	lsl.w	r4, r4, r3
 80044f4:	d908      	bls.n	8004508 <__udivmoddi4+0x258>
 80044f6:	eb1c 0101 	adds.w	r1, ip, r1
 80044fa:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80044fe:	d22f      	bcs.n	8004560 <__udivmoddi4+0x2b0>
 8004500:	428d      	cmp	r5, r1
 8004502:	d92d      	bls.n	8004560 <__udivmoddi4+0x2b0>
 8004504:	3802      	subs	r0, #2
 8004506:	4461      	add	r1, ip
 8004508:	1b49      	subs	r1, r1, r5
 800450a:	b292      	uxth	r2, r2
 800450c:	fbb1 f5f7 	udiv	r5, r1, r7
 8004510:	fb07 1115 	mls	r1, r7, r5, r1
 8004514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004518:	fb05 f10e 	mul.w	r1, r5, lr
 800451c:	4291      	cmp	r1, r2
 800451e:	d908      	bls.n	8004532 <__udivmoddi4+0x282>
 8004520:	eb1c 0202 	adds.w	r2, ip, r2
 8004524:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8004528:	d216      	bcs.n	8004558 <__udivmoddi4+0x2a8>
 800452a:	4291      	cmp	r1, r2
 800452c:	d914      	bls.n	8004558 <__udivmoddi4+0x2a8>
 800452e:	3d02      	subs	r5, #2
 8004530:	4462      	add	r2, ip
 8004532:	1a52      	subs	r2, r2, r1
 8004534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8004538:	e738      	b.n	80043ac <__udivmoddi4+0xfc>
 800453a:	4631      	mov	r1, r6
 800453c:	4630      	mov	r0, r6
 800453e:	e708      	b.n	8004352 <__udivmoddi4+0xa2>
 8004540:	4639      	mov	r1, r7
 8004542:	e6e6      	b.n	8004312 <__udivmoddi4+0x62>
 8004544:	4610      	mov	r0, r2
 8004546:	e6fb      	b.n	8004340 <__udivmoddi4+0x90>
 8004548:	4548      	cmp	r0, r9
 800454a:	d2a9      	bcs.n	80044a0 <__udivmoddi4+0x1f0>
 800454c:	ebb9 0802 	subs.w	r8, r9, r2
 8004550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8004554:	3b01      	subs	r3, #1
 8004556:	e7a3      	b.n	80044a0 <__udivmoddi4+0x1f0>
 8004558:	4645      	mov	r5, r8
 800455a:	e7ea      	b.n	8004532 <__udivmoddi4+0x282>
 800455c:	462b      	mov	r3, r5
 800455e:	e794      	b.n	800448a <__udivmoddi4+0x1da>
 8004560:	4640      	mov	r0, r8
 8004562:	e7d1      	b.n	8004508 <__udivmoddi4+0x258>
 8004564:	46d0      	mov	r8, sl
 8004566:	e77b      	b.n	8004460 <__udivmoddi4+0x1b0>
 8004568:	3d02      	subs	r5, #2
 800456a:	4462      	add	r2, ip
 800456c:	e732      	b.n	80043d4 <__udivmoddi4+0x124>
 800456e:	4608      	mov	r0, r1
 8004570:	e70a      	b.n	8004388 <__udivmoddi4+0xd8>
 8004572:	4464      	add	r4, ip
 8004574:	3802      	subs	r0, #2
 8004576:	e742      	b.n	80043fe <__udivmoddi4+0x14e>

08004578 <__aeabi_idiv0>:
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop

0800457c <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Send printf to uart1
int _write(int fd, char *ptr, int len) {
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	60f8      	str	r0, [r7, #12]
 8004584:	60b9      	str	r1, [r7, #8]
 8004586:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2b01      	cmp	r3, #1
 800458c:	d002      	beq.n	8004594 <_write+0x18>
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2b02      	cmp	r3, #2
 8004592:	d111      	bne.n	80045b8 <_write+0x3c>
        hstatus = HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len,
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	b29a      	uxth	r2, r3
 8004598:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800459c:	68b9      	ldr	r1, [r7, #8]
 800459e:	4809      	ldr	r0, [pc, #36]	; (80045c4 <_write+0x48>)
 80045a0:	f001 fb21 	bl	8005be6 <HAL_UART_Transmit>
 80045a4:	4603      	mov	r3, r0
 80045a6:	75fb      	strb	r3, [r7, #23]
        HAL_MAX_DELAY);
        if (hstatus == HAL_OK)
 80045a8:	7dfb      	ldrb	r3, [r7, #23]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <_write+0x36>
            return len;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	e004      	b.n	80045bc <_write+0x40>
        else
            return -1;
 80045b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80045b6:	e001      	b.n	80045bc <_write+0x40>
    }
    return -1;
 80045b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3718      	adds	r7, #24
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	20000084 	.word	0x20000084

080045c8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	4603      	mov	r3, r0
 80045d0:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == BTN_Pin) { // If the button
 80045d2:	88fb      	ldrh	r3, [r7, #6]
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d126      	bne.n	8004626 <HAL_GPIO_EXTI_Callback+0x5e>
        printf("Button pressed\n");
 80045d8:	4815      	ldr	r0, [pc, #84]	; (8004630 <HAL_GPIO_EXTI_Callback+0x68>)
 80045da:	f001 ffa1 	bl	8006520 <puts>
        GPIO_PinState pinState = HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin);
 80045de:	2101      	movs	r1, #1
 80045e0:	4814      	ldr	r0, [pc, #80]	; (8004634 <HAL_GPIO_EXTI_Callback+0x6c>)
 80045e2:	f000 fdf7 	bl	80051d4 <HAL_GPIO_ReadPin>
 80045e6:	4603      	mov	r3, r0
 80045e8:	73fb      	strb	r3, [r7, #15]
        if (pinState == GPIO_PIN_RESET) {
 80045ea:	7bfb      	ldrb	r3, [r7, #15]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d105      	bne.n	80045fc <HAL_GPIO_EXTI_Callback+0x34>
            push_count = HAL_GetTick();
 80045f0:	f000 fb34 	bl	8004c5c <HAL_GetTick>
 80045f4:	4603      	mov	r3, r0
 80045f6:	4a10      	ldr	r2, [pc, #64]	; (8004638 <HAL_GPIO_EXTI_Callback+0x70>)
 80045f8:	6013      	str	r3, [r2, #0]
            }
            push_count = 0;
        }

    }
}
 80045fa:	e014      	b.n	8004626 <HAL_GPIO_EXTI_Callback+0x5e>
            printf("Button released\n");
 80045fc:	480f      	ldr	r0, [pc, #60]	; (800463c <HAL_GPIO_EXTI_Callback+0x74>)
 80045fe:	f001 ff8f 	bl	8006520 <puts>
            if (HAL_GetTick() - push_count > 1000) {
 8004602:	f000 fb2b 	bl	8004c5c <HAL_GetTick>
 8004606:	4602      	mov	r2, r0
 8004608:	4b0b      	ldr	r3, [pc, #44]	; (8004638 <HAL_GPIO_EXTI_Callback+0x70>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004612:	d905      	bls.n	8004620 <HAL_GPIO_EXTI_Callback+0x58>
                *dfu_boot_flag = DFU_BOOT_FLAG;
 8004614:	4b0a      	ldr	r3, [pc, #40]	; (8004640 <HAL_GPIO_EXTI_Callback+0x78>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a0a      	ldr	r2, [pc, #40]	; (8004644 <HAL_GPIO_EXTI_Callback+0x7c>)
 800461a:	601a      	str	r2, [r3, #0]
                HAL_NVIC_SystemReset();
 800461c:	f000 fc45 	bl	8004eaa <HAL_NVIC_SystemReset>
            push_count = 0;
 8004620:	4b05      	ldr	r3, [pc, #20]	; (8004638 <HAL_GPIO_EXTI_Callback+0x70>)
 8004622:	2200      	movs	r2, #0
 8004624:	601a      	str	r2, [r3, #0]
}
 8004626:	bf00      	nop
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	0800720c 	.word	0x0800720c
 8004634:	40020000 	.word	0x40020000
 8004638:	200000cc 	.word	0x200000cc
 800463c:	0800721c 	.word	0x0800721c
 8004640:	200000c8 	.word	0x200000c8
 8004644:	deadbeef 	.word	0xdeadbeef

08004648 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 800464e:	f000 fa9f 	bl	8004b90 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8004652:	f000 f833 	bl	80046bc <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8004656:	f000 f8c3 	bl	80047e0 <MX_GPIO_Init>
    MX_USART1_UART_Init();
 800465a:	f000 f897 	bl	800478c <MX_USART1_UART_Init>
    /* USER CODE END 2 */

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */

    uint32_t now = 0, last_blink = 0, last_print = 0;
 800465e:	2300      	movs	r3, #0
 8004660:	607b      	str	r3, [r7, #4]
 8004662:	2300      	movs	r3, #0
 8004664:	60fb      	str	r3, [r7, #12]
 8004666:	2300      	movs	r3, #0
 8004668:	60bb      	str	r3, [r7, #8]

    while (1) {

        now = HAL_GetTick();
 800466a:	f000 faf7 	bl	8004c5c <HAL_GetTick>
 800466e:	6078      	str	r0, [r7, #4]

        if (now - last_blink >= 500) {
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800467a:	d306      	bcc.n	800468a <main+0x42>
            HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800467c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004680:	480b      	ldr	r0, [pc, #44]	; (80046b0 <main+0x68>)
 8004682:	f000 fdd8 	bl	8005236 <HAL_GPIO_TogglePin>
            last_blink = now;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	60fb      	str	r3, [r7, #12]
        }

        if (now - last_print >= 1000) {
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004694:	d3e9      	bcc.n	800466a <main+0x22>

            printf("Tick, now = %lu\n", now);
 8004696:	6879      	ldr	r1, [r7, #4]
 8004698:	4806      	ldr	r0, [pc, #24]	; (80046b4 <main+0x6c>)
 800469a:	f001 fedb 	bl	8006454 <iprintf>
            ++cnt;
 800469e:	4b06      	ldr	r3, [pc, #24]	; (80046b8 <main+0x70>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	3301      	adds	r3, #1
 80046a4:	4a04      	ldr	r2, [pc, #16]	; (80046b8 <main+0x70>)
 80046a6:	6013      	str	r3, [r2, #0]

            last_print = now;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	60bb      	str	r3, [r7, #8]
        now = HAL_GetTick();
 80046ac:	e7dd      	b.n	800466a <main+0x22>
 80046ae:	bf00      	nop
 80046b0:	40020800 	.word	0x40020800
 80046b4:	0800722c 	.word	0x0800722c
 80046b8:	200000d0 	.word	0x200000d0

080046bc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80046bc:	b580      	push	{r7, lr}
 80046be:	b094      	sub	sp, #80	; 0x50
 80046c0:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80046c2:	f107 0320 	add.w	r3, r7, #32
 80046c6:	2230      	movs	r2, #48	; 0x30
 80046c8:	2100      	movs	r1, #0
 80046ca:	4618      	mov	r0, r3
 80046cc:	f002 f808 	bl	80066e0 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80046d0:	f107 030c 	add.w	r3, r7, #12
 80046d4:	2200      	movs	r2, #0
 80046d6:	601a      	str	r2, [r3, #0]
 80046d8:	605a      	str	r2, [r3, #4]
 80046da:	609a      	str	r2, [r3, #8]
 80046dc:	60da      	str	r2, [r3, #12]
 80046de:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 80046e0:	2300      	movs	r3, #0
 80046e2:	60bb      	str	r3, [r7, #8]
 80046e4:	4b27      	ldr	r3, [pc, #156]	; (8004784 <SystemClock_Config+0xc8>)
 80046e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e8:	4a26      	ldr	r2, [pc, #152]	; (8004784 <SystemClock_Config+0xc8>)
 80046ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046ee:	6413      	str	r3, [r2, #64]	; 0x40
 80046f0:	4b24      	ldr	r3, [pc, #144]	; (8004784 <SystemClock_Config+0xc8>)
 80046f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046f8:	60bb      	str	r3, [r7, #8]
 80046fa:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80046fc:	2300      	movs	r3, #0
 80046fe:	607b      	str	r3, [r7, #4]
 8004700:	4b21      	ldr	r3, [pc, #132]	; (8004788 <SystemClock_Config+0xcc>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a20      	ldr	r2, [pc, #128]	; (8004788 <SystemClock_Config+0xcc>)
 8004706:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800470a:	6013      	str	r3, [r2, #0]
 800470c:	4b1e      	ldr	r3, [pc, #120]	; (8004788 <SystemClock_Config+0xcc>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004714:	607b      	str	r3, [r7, #4]
 8004716:	687b      	ldr	r3, [r7, #4]

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004718:	2301      	movs	r3, #1
 800471a:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800471c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004720:	627b      	str	r3, [r7, #36]	; 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004722:	2302      	movs	r3, #2
 8004724:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004726:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800472a:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLM = 12;
 800472c:	230c      	movs	r3, #12
 800472e:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLN = 96;
 8004730:	2360      	movs	r3, #96	; 0x60
 8004732:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004734:	2302      	movs	r3, #2
 8004736:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLQ = 4;
 8004738:	2304      	movs	r3, #4
 800473a:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800473c:	f107 0320 	add.w	r3, r7, #32
 8004740:	4618      	mov	r0, r3
 8004742:	f000 fdab 	bl	800529c <HAL_RCC_OscConfig>
 8004746:	4603      	mov	r3, r0
 8004748:	2b00      	cmp	r3, #0
 800474a:	d001      	beq.n	8004750 <SystemClock_Config+0x94>
        Error_Handler();
 800474c:	f000 f8b2 	bl	80048b4 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004750:	230f      	movs	r3, #15
 8004752:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004754:	2302      	movs	r3, #2
 8004756:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004758:	2300      	movs	r3, #0
 800475a:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800475c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004760:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004762:	2300      	movs	r3, #0
 8004764:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 8004766:	f107 030c 	add.w	r3, r7, #12
 800476a:	2103      	movs	r1, #3
 800476c:	4618      	mov	r0, r3
 800476e:	f001 f80d 	bl	800578c <HAL_RCC_ClockConfig>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d001      	beq.n	800477c <SystemClock_Config+0xc0>
        Error_Handler();
 8004778:	f000 f89c 	bl	80048b4 <Error_Handler>
    }
}
 800477c:	bf00      	nop
 800477e:	3750      	adds	r7, #80	; 0x50
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	40023800 	.word	0x40023800
 8004788:	40007000 	.word	0x40007000

0800478c <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 800478c:	b580      	push	{r7, lr}
 800478e:	af00      	add	r7, sp, #0
    /* USER CODE END USART1_Init 0 */

    /* USER CODE BEGIN USART1_Init 1 */

    /* USER CODE END USART1_Init 1 */
    huart1.Instance = USART1;
 8004790:	4b11      	ldr	r3, [pc, #68]	; (80047d8 <MX_USART1_UART_Init+0x4c>)
 8004792:	4a12      	ldr	r2, [pc, #72]	; (80047dc <MX_USART1_UART_Init+0x50>)
 8004794:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 921600;
 8004796:	4b10      	ldr	r3, [pc, #64]	; (80047d8 <MX_USART1_UART_Init+0x4c>)
 8004798:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 800479c:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800479e:	4b0e      	ldr	r3, [pc, #56]	; (80047d8 <MX_USART1_UART_Init+0x4c>)
 80047a0:	2200      	movs	r2, #0
 80047a2:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 80047a4:	4b0c      	ldr	r3, [pc, #48]	; (80047d8 <MX_USART1_UART_Init+0x4c>)
 80047a6:	2200      	movs	r2, #0
 80047a8:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 80047aa:	4b0b      	ldr	r3, [pc, #44]	; (80047d8 <MX_USART1_UART_Init+0x4c>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 80047b0:	4b09      	ldr	r3, [pc, #36]	; (80047d8 <MX_USART1_UART_Init+0x4c>)
 80047b2:	220c      	movs	r2, #12
 80047b4:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80047b6:	4b08      	ldr	r3, [pc, #32]	; (80047d8 <MX_USART1_UART_Init+0x4c>)
 80047b8:	2200      	movs	r2, #0
 80047ba:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80047bc:	4b06      	ldr	r3, [pc, #24]	; (80047d8 <MX_USART1_UART_Init+0x4c>)
 80047be:	2200      	movs	r2, #0
 80047c0:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK) {
 80047c2:	4805      	ldr	r0, [pc, #20]	; (80047d8 <MX_USART1_UART_Init+0x4c>)
 80047c4:	f001 f9c2 	bl	8005b4c <HAL_UART_Init>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d001      	beq.n	80047d2 <MX_USART1_UART_Init+0x46>
        Error_Handler();
 80047ce:	f000 f871 	bl	80048b4 <Error_Handler>
    }
    /* USER CODE BEGIN USART1_Init 2 */

    /* USER CODE END USART1_Init 2 */

}
 80047d2:	bf00      	nop
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	20000084 	.word	0x20000084
 80047dc:	40011000 	.word	0x40011000

080047e0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b088      	sub	sp, #32
 80047e4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80047e6:	f107 030c 	add.w	r3, r7, #12
 80047ea:	2200      	movs	r2, #0
 80047ec:	601a      	str	r2, [r3, #0]
 80047ee:	605a      	str	r2, [r3, #4]
 80047f0:	609a      	str	r2, [r3, #8]
 80047f2:	60da      	str	r2, [r3, #12]
 80047f4:	611a      	str	r2, [r3, #16]
    /* USER CODE BEGIN MX_GPIO_Init_1 */
    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047f6:	2300      	movs	r3, #0
 80047f8:	60bb      	str	r3, [r7, #8]
 80047fa:	4b2b      	ldr	r3, [pc, #172]	; (80048a8 <MX_GPIO_Init+0xc8>)
 80047fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047fe:	4a2a      	ldr	r2, [pc, #168]	; (80048a8 <MX_GPIO_Init+0xc8>)
 8004800:	f043 0304 	orr.w	r3, r3, #4
 8004804:	6313      	str	r3, [r2, #48]	; 0x30
 8004806:	4b28      	ldr	r3, [pc, #160]	; (80048a8 <MX_GPIO_Init+0xc8>)
 8004808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480a:	f003 0304 	and.w	r3, r3, #4
 800480e:	60bb      	str	r3, [r7, #8]
 8004810:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004812:	2300      	movs	r3, #0
 8004814:	607b      	str	r3, [r7, #4]
 8004816:	4b24      	ldr	r3, [pc, #144]	; (80048a8 <MX_GPIO_Init+0xc8>)
 8004818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800481a:	4a23      	ldr	r2, [pc, #140]	; (80048a8 <MX_GPIO_Init+0xc8>)
 800481c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004820:	6313      	str	r3, [r2, #48]	; 0x30
 8004822:	4b21      	ldr	r3, [pc, #132]	; (80048a8 <MX_GPIO_Init+0xc8>)
 8004824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800482a:	607b      	str	r3, [r7, #4]
 800482c:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800482e:	2300      	movs	r3, #0
 8004830:	603b      	str	r3, [r7, #0]
 8004832:	4b1d      	ldr	r3, [pc, #116]	; (80048a8 <MX_GPIO_Init+0xc8>)
 8004834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004836:	4a1c      	ldr	r2, [pc, #112]	; (80048a8 <MX_GPIO_Init+0xc8>)
 8004838:	f043 0301 	orr.w	r3, r3, #1
 800483c:	6313      	str	r3, [r2, #48]	; 0x30
 800483e:	4b1a      	ldr	r3, [pc, #104]	; (80048a8 <MX_GPIO_Init+0xc8>)
 8004840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004842:	f003 0301 	and.w	r3, r3, #1
 8004846:	603b      	str	r3, [r7, #0]
 8004848:	683b      	ldr	r3, [r7, #0]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800484a:	2200      	movs	r2, #0
 800484c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004850:	4816      	ldr	r0, [pc, #88]	; (80048ac <MX_GPIO_Init+0xcc>)
 8004852:	f000 fcd7 	bl	8005204 <HAL_GPIO_WritePin>

    /*Configure GPIO pin : LED_Pin */
    GPIO_InitStruct.Pin = LED_Pin;
 8004856:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800485a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800485c:	2311      	movs	r3, #17
 800485e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004860:	2300      	movs	r3, #0
 8004862:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004864:	2300      	movs	r3, #0
 8004866:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8004868:	f107 030c 	add.w	r3, r7, #12
 800486c:	4619      	mov	r1, r3
 800486e:	480f      	ldr	r0, [pc, #60]	; (80048ac <MX_GPIO_Init+0xcc>)
 8004870:	f000 fb2c 	bl	8004ecc <HAL_GPIO_Init>

    /*Configure GPIO pin : BTN_Pin */
    GPIO_InitStruct.Pin = BTN_Pin;
 8004874:	2301      	movs	r3, #1
 8004876:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8004878:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800487c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800487e:	2301      	movs	r3, #1
 8004880:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8004882:	f107 030c 	add.w	r3, r7, #12
 8004886:	4619      	mov	r1, r3
 8004888:	4809      	ldr	r0, [pc, #36]	; (80048b0 <MX_GPIO_Init+0xd0>)
 800488a:	f000 fb1f 	bl	8004ecc <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800488e:	2200      	movs	r2, #0
 8004890:	2100      	movs	r1, #0
 8004892:	2006      	movs	r0, #6
 8004894:	f000 fadf 	bl	8004e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004898:	2006      	movs	r0, #6
 800489a:	f000 faf8 	bl	8004e8e <HAL_NVIC_EnableIRQ>

    /* USER CODE BEGIN MX_GPIO_Init_2 */
    /* USER CODE END MX_GPIO_Init_2 */
}
 800489e:	bf00      	nop
 80048a0:	3720      	adds	r7, #32
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	40023800 	.word	0x40023800
 80048ac:	40020800 	.word	0x40020800
 80048b0:	40020000 	.word	0x40020000

080048b4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80048b4:	b480      	push	{r7}
 80048b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80048b8:	b672      	cpsid	i
}
 80048ba:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 80048bc:	e7fe      	b.n	80048bc <Error_Handler+0x8>
	...

080048c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048c6:	2300      	movs	r3, #0
 80048c8:	607b      	str	r3, [r7, #4]
 80048ca:	4b10      	ldr	r3, [pc, #64]	; (800490c <HAL_MspInit+0x4c>)
 80048cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ce:	4a0f      	ldr	r2, [pc, #60]	; (800490c <HAL_MspInit+0x4c>)
 80048d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048d4:	6453      	str	r3, [r2, #68]	; 0x44
 80048d6:	4b0d      	ldr	r3, [pc, #52]	; (800490c <HAL_MspInit+0x4c>)
 80048d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048de:	607b      	str	r3, [r7, #4]
 80048e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80048e2:	2300      	movs	r3, #0
 80048e4:	603b      	str	r3, [r7, #0]
 80048e6:	4b09      	ldr	r3, [pc, #36]	; (800490c <HAL_MspInit+0x4c>)
 80048e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ea:	4a08      	ldr	r2, [pc, #32]	; (800490c <HAL_MspInit+0x4c>)
 80048ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048f0:	6413      	str	r3, [r2, #64]	; 0x40
 80048f2:	4b06      	ldr	r3, [pc, #24]	; (800490c <HAL_MspInit+0x4c>)
 80048f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048fa:	603b      	str	r3, [r7, #0]
 80048fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048fe:	bf00      	nop
 8004900:	370c      	adds	r7, #12
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	40023800 	.word	0x40023800

08004910 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b08a      	sub	sp, #40	; 0x28
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004918:	f107 0314 	add.w	r3, r7, #20
 800491c:	2200      	movs	r2, #0
 800491e:	601a      	str	r2, [r3, #0]
 8004920:	605a      	str	r2, [r3, #4]
 8004922:	609a      	str	r2, [r3, #8]
 8004924:	60da      	str	r2, [r3, #12]
 8004926:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a19      	ldr	r2, [pc, #100]	; (8004994 <HAL_UART_MspInit+0x84>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d12c      	bne.n	800498c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004932:	2300      	movs	r3, #0
 8004934:	613b      	str	r3, [r7, #16]
 8004936:	4b18      	ldr	r3, [pc, #96]	; (8004998 <HAL_UART_MspInit+0x88>)
 8004938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800493a:	4a17      	ldr	r2, [pc, #92]	; (8004998 <HAL_UART_MspInit+0x88>)
 800493c:	f043 0310 	orr.w	r3, r3, #16
 8004940:	6453      	str	r3, [r2, #68]	; 0x44
 8004942:	4b15      	ldr	r3, [pc, #84]	; (8004998 <HAL_UART_MspInit+0x88>)
 8004944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004946:	f003 0310 	and.w	r3, r3, #16
 800494a:	613b      	str	r3, [r7, #16]
 800494c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800494e:	2300      	movs	r3, #0
 8004950:	60fb      	str	r3, [r7, #12]
 8004952:	4b11      	ldr	r3, [pc, #68]	; (8004998 <HAL_UART_MspInit+0x88>)
 8004954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004956:	4a10      	ldr	r2, [pc, #64]	; (8004998 <HAL_UART_MspInit+0x88>)
 8004958:	f043 0301 	orr.w	r3, r3, #1
 800495c:	6313      	str	r3, [r2, #48]	; 0x30
 800495e:	4b0e      	ldr	r3, [pc, #56]	; (8004998 <HAL_UART_MspInit+0x88>)
 8004960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004962:	f003 0301 	and.w	r3, r3, #1
 8004966:	60fb      	str	r3, [r7, #12]
 8004968:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800496a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800496e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004970:	2302      	movs	r3, #2
 8004972:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004974:	2300      	movs	r3, #0
 8004976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004978:	2303      	movs	r3, #3
 800497a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800497c:	2307      	movs	r3, #7
 800497e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004980:	f107 0314 	add.w	r3, r7, #20
 8004984:	4619      	mov	r1, r3
 8004986:	4805      	ldr	r0, [pc, #20]	; (800499c <HAL_UART_MspInit+0x8c>)
 8004988:	f000 faa0 	bl	8004ecc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800498c:	bf00      	nop
 800498e:	3728      	adds	r7, #40	; 0x28
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}
 8004994:	40011000 	.word	0x40011000
 8004998:	40023800 	.word	0x40023800
 800499c:	40020000 	.word	0x40020000

080049a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80049a0:	b480      	push	{r7}
 80049a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80049a4:	e7fe      	b.n	80049a4 <NMI_Handler+0x4>

080049a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80049a6:	b480      	push	{r7}
 80049a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80049aa:	e7fe      	b.n	80049aa <HardFault_Handler+0x4>

080049ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80049ac:	b480      	push	{r7}
 80049ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80049b0:	e7fe      	b.n	80049b0 <MemManage_Handler+0x4>

080049b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80049b2:	b480      	push	{r7}
 80049b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80049b6:	e7fe      	b.n	80049b6 <BusFault_Handler+0x4>

080049b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80049b8:	b480      	push	{r7}
 80049ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80049bc:	e7fe      	b.n	80049bc <UsageFault_Handler+0x4>

080049be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80049be:	b480      	push	{r7}
 80049c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80049c2:	bf00      	nop
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80049cc:	b480      	push	{r7}
 80049ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80049d0:	bf00      	nop
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr

080049da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80049da:	b480      	push	{r7}
 80049dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80049de:	bf00      	nop
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80049ec:	f000 f922 	bl	8004c34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80049f0:	bf00      	nop
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 80049f8:	2001      	movs	r0, #1
 80049fa:	f000 fc37 	bl	800526c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80049fe:	bf00      	nop
 8004a00:	bd80      	pop	{r7, pc}

08004a02 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b086      	sub	sp, #24
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	60f8      	str	r0, [r7, #12]
 8004a0a:	60b9      	str	r1, [r7, #8]
 8004a0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a0e:	2300      	movs	r3, #0
 8004a10:	617b      	str	r3, [r7, #20]
 8004a12:	e00a      	b.n	8004a2a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004a14:	f3af 8000 	nop.w
 8004a18:	4601      	mov	r1, r0
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	1c5a      	adds	r2, r3, #1
 8004a1e:	60ba      	str	r2, [r7, #8]
 8004a20:	b2ca      	uxtb	r2, r1
 8004a22:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	3301      	adds	r3, #1
 8004a28:	617b      	str	r3, [r7, #20]
 8004a2a:	697a      	ldr	r2, [r7, #20]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	dbf0      	blt.n	8004a14 <_read+0x12>
  }

  return len;
 8004a32:	687b      	ldr	r3, [r7, #4]
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3718      	adds	r7, #24
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <_close>:
  }
  return len;
}

int _close(int file)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004a44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	370c      	adds	r7, #12
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr

08004a54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004a64:	605a      	str	r2, [r3, #4]
  return 0;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	370c      	adds	r7, #12
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr

08004a74 <_isatty>:

int _isatty(int file)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004a7c:	2301      	movs	r3, #1
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	370c      	adds	r7, #12
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr

08004a8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b085      	sub	sp, #20
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	60f8      	str	r0, [r7, #12]
 8004a92:	60b9      	str	r1, [r7, #8]
 8004a94:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3714      	adds	r7, #20
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b086      	sub	sp, #24
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004aac:	4a14      	ldr	r2, [pc, #80]	; (8004b00 <_sbrk+0x5c>)
 8004aae:	4b15      	ldr	r3, [pc, #84]	; (8004b04 <_sbrk+0x60>)
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ab8:	4b13      	ldr	r3, [pc, #76]	; (8004b08 <_sbrk+0x64>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d102      	bne.n	8004ac6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ac0:	4b11      	ldr	r3, [pc, #68]	; (8004b08 <_sbrk+0x64>)
 8004ac2:	4a12      	ldr	r2, [pc, #72]	; (8004b0c <_sbrk+0x68>)
 8004ac4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ac6:	4b10      	ldr	r3, [pc, #64]	; (8004b08 <_sbrk+0x64>)
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4413      	add	r3, r2
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d207      	bcs.n	8004ae4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ad4:	f001 fe52 	bl	800677c <__errno>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	220c      	movs	r2, #12
 8004adc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004ade:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004ae2:	e009      	b.n	8004af8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ae4:	4b08      	ldr	r3, [pc, #32]	; (8004b08 <_sbrk+0x64>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004aea:	4b07      	ldr	r3, [pc, #28]	; (8004b08 <_sbrk+0x64>)
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4413      	add	r3, r2
 8004af2:	4a05      	ldr	r2, [pc, #20]	; (8004b08 <_sbrk+0x64>)
 8004af4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004af6:	68fb      	ldr	r3, [r7, #12]
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3718      	adds	r7, #24
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	20020000 	.word	0x20020000
 8004b04:	00000400 	.word	0x00000400
 8004b08:	200000d4 	.word	0x200000d4
 8004b0c:	20000228 	.word	0x20000228

08004b10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004b10:	b480      	push	{r7}
 8004b12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004b14:	4b07      	ldr	r3, [pc, #28]	; (8004b34 <SystemInit+0x24>)
 8004b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b1a:	4a06      	ldr	r2, [pc, #24]	; (8004b34 <SystemInit+0x24>)
 8004b1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8004b24:	4b03      	ldr	r3, [pc, #12]	; (8004b34 <SystemInit+0x24>)
 8004b26:	4a04      	ldr	r2, [pc, #16]	; (8004b38 <SystemInit+0x28>)
 8004b28:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004b2a:	bf00      	nop
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr
 8004b34:	e000ed00 	.word	0xe000ed00
 8004b38:	08004000 	.word	0x08004000

08004b3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004b3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004b74 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004b40:	480d      	ldr	r0, [pc, #52]	; (8004b78 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004b42:	490e      	ldr	r1, [pc, #56]	; (8004b7c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004b44:	4a0e      	ldr	r2, [pc, #56]	; (8004b80 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004b46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004b48:	e002      	b.n	8004b50 <LoopCopyDataInit>

08004b4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004b4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004b4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004b4e:	3304      	adds	r3, #4

08004b50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004b50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004b52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004b54:	d3f9      	bcc.n	8004b4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004b56:	4a0b      	ldr	r2, [pc, #44]	; (8004b84 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004b58:	4c0b      	ldr	r4, [pc, #44]	; (8004b88 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004b5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004b5c:	e001      	b.n	8004b62 <LoopFillZerobss>

08004b5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004b5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b60:	3204      	adds	r2, #4

08004b62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004b62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004b64:	d3fb      	bcc.n	8004b5e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004b66:	f7ff ffd3 	bl	8004b10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004b6a:	f001 fe0d 	bl	8006788 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004b6e:	f7ff fd6b 	bl	8004648 <main>
  bx  lr    
 8004b72:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004b74:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004b78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004b7c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8004b80:	0800729c 	.word	0x0800729c
  ldr r2, =_sbss
 8004b84:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8004b88:	20000228 	.word	0x20000228

08004b8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004b8c:	e7fe      	b.n	8004b8c <ADC_IRQHandler>
	...

08004b90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004b94:	4b0e      	ldr	r3, [pc, #56]	; (8004bd0 <HAL_Init+0x40>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a0d      	ldr	r2, [pc, #52]	; (8004bd0 <HAL_Init+0x40>)
 8004b9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ba0:	4b0b      	ldr	r3, [pc, #44]	; (8004bd0 <HAL_Init+0x40>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a0a      	ldr	r2, [pc, #40]	; (8004bd0 <HAL_Init+0x40>)
 8004ba6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004baa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004bac:	4b08      	ldr	r3, [pc, #32]	; (8004bd0 <HAL_Init+0x40>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a07      	ldr	r2, [pc, #28]	; (8004bd0 <HAL_Init+0x40>)
 8004bb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bb6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004bb8:	2003      	movs	r0, #3
 8004bba:	f000 f941 	bl	8004e40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004bbe:	200f      	movs	r0, #15
 8004bc0:	f000 f808 	bl	8004bd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004bc4:	f7ff fe7c 	bl	80048c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	40023c00 	.word	0x40023c00

08004bd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004bdc:	4b12      	ldr	r3, [pc, #72]	; (8004c28 <HAL_InitTick+0x54>)
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	4b12      	ldr	r3, [pc, #72]	; (8004c2c <HAL_InitTick+0x58>)
 8004be2:	781b      	ldrb	r3, [r3, #0]
 8004be4:	4619      	mov	r1, r3
 8004be6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004bea:	fbb3 f3f1 	udiv	r3, r3, r1
 8004bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f000 f95d 	bl	8004eb2 <HAL_SYSTICK_Config>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e00e      	b.n	8004c20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2b0f      	cmp	r3, #15
 8004c06:	d80a      	bhi.n	8004c1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004c08:	2200      	movs	r2, #0
 8004c0a:	6879      	ldr	r1, [r7, #4]
 8004c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c10:	f000 f921 	bl	8004e56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004c14:	4a06      	ldr	r2, [pc, #24]	; (8004c30 <HAL_InitTick+0x5c>)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	e000      	b.n	8004c20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3708      	adds	r7, #8
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	20000000 	.word	0x20000000
 8004c2c:	20000008 	.word	0x20000008
 8004c30:	20000004 	.word	0x20000004

08004c34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c34:	b480      	push	{r7}
 8004c36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004c38:	4b06      	ldr	r3, [pc, #24]	; (8004c54 <HAL_IncTick+0x20>)
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	4b06      	ldr	r3, [pc, #24]	; (8004c58 <HAL_IncTick+0x24>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4413      	add	r3, r2
 8004c44:	4a04      	ldr	r2, [pc, #16]	; (8004c58 <HAL_IncTick+0x24>)
 8004c46:	6013      	str	r3, [r2, #0]
}
 8004c48:	bf00      	nop
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr
 8004c52:	bf00      	nop
 8004c54:	20000008 	.word	0x20000008
 8004c58:	200000d8 	.word	0x200000d8

08004c5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	af00      	add	r7, sp, #0
  return uwTick;
 8004c60:	4b03      	ldr	r3, [pc, #12]	; (8004c70 <HAL_GetTick+0x14>)
 8004c62:	681b      	ldr	r3, [r3, #0]
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	200000d8 	.word	0x200000d8

08004c74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b085      	sub	sp, #20
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f003 0307 	and.w	r3, r3, #7
 8004c82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c84:	4b0c      	ldr	r3, [pc, #48]	; (8004cb8 <__NVIC_SetPriorityGrouping+0x44>)
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c8a:	68ba      	ldr	r2, [r7, #8]
 8004c8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c90:	4013      	ands	r3, r2
 8004c92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004ca0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ca4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ca6:	4a04      	ldr	r2, [pc, #16]	; (8004cb8 <__NVIC_SetPriorityGrouping+0x44>)
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	60d3      	str	r3, [r2, #12]
}
 8004cac:	bf00      	nop
 8004cae:	3714      	adds	r7, #20
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr
 8004cb8:	e000ed00 	.word	0xe000ed00

08004cbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004cc0:	4b04      	ldr	r3, [pc, #16]	; (8004cd4 <__NVIC_GetPriorityGrouping+0x18>)
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	0a1b      	lsrs	r3, r3, #8
 8004cc6:	f003 0307 	and.w	r3, r3, #7
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr
 8004cd4:	e000ed00 	.word	0xe000ed00

08004cd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	4603      	mov	r3, r0
 8004ce0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	db0b      	blt.n	8004d02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cea:	79fb      	ldrb	r3, [r7, #7]
 8004cec:	f003 021f 	and.w	r2, r3, #31
 8004cf0:	4907      	ldr	r1, [pc, #28]	; (8004d10 <__NVIC_EnableIRQ+0x38>)
 8004cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cf6:	095b      	lsrs	r3, r3, #5
 8004cf8:	2001      	movs	r0, #1
 8004cfa:	fa00 f202 	lsl.w	r2, r0, r2
 8004cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004d02:	bf00      	nop
 8004d04:	370c      	adds	r7, #12
 8004d06:	46bd      	mov	sp, r7
 8004d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	e000e100 	.word	0xe000e100

08004d14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	6039      	str	r1, [r7, #0]
 8004d1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	db0a      	blt.n	8004d3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	b2da      	uxtb	r2, r3
 8004d2c:	490c      	ldr	r1, [pc, #48]	; (8004d60 <__NVIC_SetPriority+0x4c>)
 8004d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d32:	0112      	lsls	r2, r2, #4
 8004d34:	b2d2      	uxtb	r2, r2
 8004d36:	440b      	add	r3, r1
 8004d38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d3c:	e00a      	b.n	8004d54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	b2da      	uxtb	r2, r3
 8004d42:	4908      	ldr	r1, [pc, #32]	; (8004d64 <__NVIC_SetPriority+0x50>)
 8004d44:	79fb      	ldrb	r3, [r7, #7]
 8004d46:	f003 030f 	and.w	r3, r3, #15
 8004d4a:	3b04      	subs	r3, #4
 8004d4c:	0112      	lsls	r2, r2, #4
 8004d4e:	b2d2      	uxtb	r2, r2
 8004d50:	440b      	add	r3, r1
 8004d52:	761a      	strb	r2, [r3, #24]
}
 8004d54:	bf00      	nop
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr
 8004d60:	e000e100 	.word	0xe000e100
 8004d64:	e000ed00 	.word	0xe000ed00

08004d68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b089      	sub	sp, #36	; 0x24
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f003 0307 	and.w	r3, r3, #7
 8004d7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	f1c3 0307 	rsb	r3, r3, #7
 8004d82:	2b04      	cmp	r3, #4
 8004d84:	bf28      	it	cs
 8004d86:	2304      	movcs	r3, #4
 8004d88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	3304      	adds	r3, #4
 8004d8e:	2b06      	cmp	r3, #6
 8004d90:	d902      	bls.n	8004d98 <NVIC_EncodePriority+0x30>
 8004d92:	69fb      	ldr	r3, [r7, #28]
 8004d94:	3b03      	subs	r3, #3
 8004d96:	e000      	b.n	8004d9a <NVIC_EncodePriority+0x32>
 8004d98:	2300      	movs	r3, #0
 8004d9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004da0:	69bb      	ldr	r3, [r7, #24]
 8004da2:	fa02 f303 	lsl.w	r3, r2, r3
 8004da6:	43da      	mvns	r2, r3
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	401a      	ands	r2, r3
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004db0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dba:	43d9      	mvns	r1, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004dc0:	4313      	orrs	r3, r2
         );
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3724      	adds	r7, #36	; 0x24
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
	...

08004dd0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004dd4:	f3bf 8f4f 	dsb	sy
}
 8004dd8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004dda:	4b06      	ldr	r3, [pc, #24]	; (8004df4 <__NVIC_SystemReset+0x24>)
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004de2:	4904      	ldr	r1, [pc, #16]	; (8004df4 <__NVIC_SystemReset+0x24>)
 8004de4:	4b04      	ldr	r3, [pc, #16]	; (8004df8 <__NVIC_SystemReset+0x28>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004dea:	f3bf 8f4f 	dsb	sy
}
 8004dee:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004df0:	bf00      	nop
 8004df2:	e7fd      	b.n	8004df0 <__NVIC_SystemReset+0x20>
 8004df4:	e000ed00 	.word	0xe000ed00
 8004df8:	05fa0004 	.word	0x05fa0004

08004dfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	3b01      	subs	r3, #1
 8004e08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e0c:	d301      	bcc.n	8004e12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e00f      	b.n	8004e32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e12:	4a0a      	ldr	r2, [pc, #40]	; (8004e3c <SysTick_Config+0x40>)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	3b01      	subs	r3, #1
 8004e18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e1a:	210f      	movs	r1, #15
 8004e1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e20:	f7ff ff78 	bl	8004d14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e24:	4b05      	ldr	r3, [pc, #20]	; (8004e3c <SysTick_Config+0x40>)
 8004e26:	2200      	movs	r2, #0
 8004e28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e2a:	4b04      	ldr	r3, [pc, #16]	; (8004e3c <SysTick_Config+0x40>)
 8004e2c:	2207      	movs	r2, #7
 8004e2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3708      	adds	r7, #8
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	e000e010 	.word	0xe000e010

08004e40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f7ff ff13 	bl	8004c74 <__NVIC_SetPriorityGrouping>
}
 8004e4e:	bf00      	nop
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b086      	sub	sp, #24
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	60b9      	str	r1, [r7, #8]
 8004e60:	607a      	str	r2, [r7, #4]
 8004e62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004e64:	2300      	movs	r3, #0
 8004e66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e68:	f7ff ff28 	bl	8004cbc <__NVIC_GetPriorityGrouping>
 8004e6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e6e:	687a      	ldr	r2, [r7, #4]
 8004e70:	68b9      	ldr	r1, [r7, #8]
 8004e72:	6978      	ldr	r0, [r7, #20]
 8004e74:	f7ff ff78 	bl	8004d68 <NVIC_EncodePriority>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e7e:	4611      	mov	r1, r2
 8004e80:	4618      	mov	r0, r3
 8004e82:	f7ff ff47 	bl	8004d14 <__NVIC_SetPriority>
}
 8004e86:	bf00      	nop
 8004e88:	3718      	adds	r7, #24
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}

08004e8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e8e:	b580      	push	{r7, lr}
 8004e90:	b082      	sub	sp, #8
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	4603      	mov	r3, r0
 8004e96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f7ff ff1b 	bl	8004cd8 <__NVIC_EnableIRQ>
}
 8004ea2:	bf00      	nop
 8004ea4:	3708      	adds	r7, #8
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}

08004eaa <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8004eaa:	b580      	push	{r7, lr}
 8004eac:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8004eae:	f7ff ff8f 	bl	8004dd0 <__NVIC_SystemReset>

08004eb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004eb2:	b580      	push	{r7, lr}
 8004eb4:	b082      	sub	sp, #8
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7ff ff9e 	bl	8004dfc <SysTick_Config>
 8004ec0:	4603      	mov	r3, r0
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3708      	adds	r7, #8
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
	...

08004ecc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b089      	sub	sp, #36	; 0x24
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004eda:	2300      	movs	r3, #0
 8004edc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	61fb      	str	r3, [r7, #28]
 8004ee6:	e159      	b.n	800519c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004ee8:	2201      	movs	r2, #1
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	4013      	ands	r3, r2
 8004efa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004efc:	693a      	ldr	r2, [r7, #16]
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	f040 8148 	bne.w	8005196 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f003 0303 	and.w	r3, r3, #3
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d005      	beq.n	8004f1e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f1a:	2b02      	cmp	r3, #2
 8004f1c:	d130      	bne.n	8004f80 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	005b      	lsls	r3, r3, #1
 8004f28:	2203      	movs	r2, #3
 8004f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f2e:	43db      	mvns	r3, r3
 8004f30:	69ba      	ldr	r2, [r7, #24]
 8004f32:	4013      	ands	r3, r2
 8004f34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	68da      	ldr	r2, [r3, #12]
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	005b      	lsls	r3, r3, #1
 8004f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f42:	69ba      	ldr	r2, [r7, #24]
 8004f44:	4313      	orrs	r3, r2
 8004f46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	69ba      	ldr	r2, [r7, #24]
 8004f4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004f54:	2201      	movs	r2, #1
 8004f56:	69fb      	ldr	r3, [r7, #28]
 8004f58:	fa02 f303 	lsl.w	r3, r2, r3
 8004f5c:	43db      	mvns	r3, r3
 8004f5e:	69ba      	ldr	r2, [r7, #24]
 8004f60:	4013      	ands	r3, r2
 8004f62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	091b      	lsrs	r3, r3, #4
 8004f6a:	f003 0201 	and.w	r2, r3, #1
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	fa02 f303 	lsl.w	r3, r2, r3
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	69ba      	ldr	r2, [r7, #24]
 8004f7e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f003 0303 	and.w	r3, r3, #3
 8004f88:	2b03      	cmp	r3, #3
 8004f8a:	d017      	beq.n	8004fbc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	005b      	lsls	r3, r3, #1
 8004f96:	2203      	movs	r2, #3
 8004f98:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9c:	43db      	mvns	r3, r3
 8004f9e:	69ba      	ldr	r2, [r7, #24]
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	689a      	ldr	r2, [r3, #8]
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb0:	69ba      	ldr	r2, [r7, #24]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	69ba      	ldr	r2, [r7, #24]
 8004fba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	f003 0303 	and.w	r3, r3, #3
 8004fc4:	2b02      	cmp	r3, #2
 8004fc6:	d123      	bne.n	8005010 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	08da      	lsrs	r2, r3, #3
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	3208      	adds	r2, #8
 8004fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004fd6:	69fb      	ldr	r3, [r7, #28]
 8004fd8:	f003 0307 	and.w	r3, r3, #7
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	220f      	movs	r2, #15
 8004fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe4:	43db      	mvns	r3, r3
 8004fe6:	69ba      	ldr	r2, [r7, #24]
 8004fe8:	4013      	ands	r3, r2
 8004fea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	691a      	ldr	r2, [r3, #16]
 8004ff0:	69fb      	ldr	r3, [r7, #28]
 8004ff2:	f003 0307 	and.w	r3, r3, #7
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffc:	69ba      	ldr	r2, [r7, #24]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	08da      	lsrs	r2, r3, #3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	3208      	adds	r2, #8
 800500a:	69b9      	ldr	r1, [r7, #24]
 800500c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	005b      	lsls	r3, r3, #1
 800501a:	2203      	movs	r2, #3
 800501c:	fa02 f303 	lsl.w	r3, r2, r3
 8005020:	43db      	mvns	r3, r3
 8005022:	69ba      	ldr	r2, [r7, #24]
 8005024:	4013      	ands	r3, r2
 8005026:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f003 0203 	and.w	r2, r3, #3
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	005b      	lsls	r3, r3, #1
 8005034:	fa02 f303 	lsl.w	r3, r2, r3
 8005038:	69ba      	ldr	r2, [r7, #24]
 800503a:	4313      	orrs	r3, r2
 800503c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	69ba      	ldr	r2, [r7, #24]
 8005042:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800504c:	2b00      	cmp	r3, #0
 800504e:	f000 80a2 	beq.w	8005196 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005052:	2300      	movs	r3, #0
 8005054:	60fb      	str	r3, [r7, #12]
 8005056:	4b57      	ldr	r3, [pc, #348]	; (80051b4 <HAL_GPIO_Init+0x2e8>)
 8005058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800505a:	4a56      	ldr	r2, [pc, #344]	; (80051b4 <HAL_GPIO_Init+0x2e8>)
 800505c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005060:	6453      	str	r3, [r2, #68]	; 0x44
 8005062:	4b54      	ldr	r3, [pc, #336]	; (80051b4 <HAL_GPIO_Init+0x2e8>)
 8005064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005066:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800506a:	60fb      	str	r3, [r7, #12]
 800506c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800506e:	4a52      	ldr	r2, [pc, #328]	; (80051b8 <HAL_GPIO_Init+0x2ec>)
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	089b      	lsrs	r3, r3, #2
 8005074:	3302      	adds	r3, #2
 8005076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800507a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	f003 0303 	and.w	r3, r3, #3
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	220f      	movs	r2, #15
 8005086:	fa02 f303 	lsl.w	r3, r2, r3
 800508a:	43db      	mvns	r3, r3
 800508c:	69ba      	ldr	r2, [r7, #24]
 800508e:	4013      	ands	r3, r2
 8005090:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a49      	ldr	r2, [pc, #292]	; (80051bc <HAL_GPIO_Init+0x2f0>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d019      	beq.n	80050ce <HAL_GPIO_Init+0x202>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a48      	ldr	r2, [pc, #288]	; (80051c0 <HAL_GPIO_Init+0x2f4>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d013      	beq.n	80050ca <HAL_GPIO_Init+0x1fe>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a47      	ldr	r2, [pc, #284]	; (80051c4 <HAL_GPIO_Init+0x2f8>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d00d      	beq.n	80050c6 <HAL_GPIO_Init+0x1fa>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a46      	ldr	r2, [pc, #280]	; (80051c8 <HAL_GPIO_Init+0x2fc>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d007      	beq.n	80050c2 <HAL_GPIO_Init+0x1f6>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a45      	ldr	r2, [pc, #276]	; (80051cc <HAL_GPIO_Init+0x300>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d101      	bne.n	80050be <HAL_GPIO_Init+0x1f2>
 80050ba:	2304      	movs	r3, #4
 80050bc:	e008      	b.n	80050d0 <HAL_GPIO_Init+0x204>
 80050be:	2307      	movs	r3, #7
 80050c0:	e006      	b.n	80050d0 <HAL_GPIO_Init+0x204>
 80050c2:	2303      	movs	r3, #3
 80050c4:	e004      	b.n	80050d0 <HAL_GPIO_Init+0x204>
 80050c6:	2302      	movs	r3, #2
 80050c8:	e002      	b.n	80050d0 <HAL_GPIO_Init+0x204>
 80050ca:	2301      	movs	r3, #1
 80050cc:	e000      	b.n	80050d0 <HAL_GPIO_Init+0x204>
 80050ce:	2300      	movs	r3, #0
 80050d0:	69fa      	ldr	r2, [r7, #28]
 80050d2:	f002 0203 	and.w	r2, r2, #3
 80050d6:	0092      	lsls	r2, r2, #2
 80050d8:	4093      	lsls	r3, r2
 80050da:	69ba      	ldr	r2, [r7, #24]
 80050dc:	4313      	orrs	r3, r2
 80050de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80050e0:	4935      	ldr	r1, [pc, #212]	; (80051b8 <HAL_GPIO_Init+0x2ec>)
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	089b      	lsrs	r3, r3, #2
 80050e6:	3302      	adds	r3, #2
 80050e8:	69ba      	ldr	r2, [r7, #24]
 80050ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80050ee:	4b38      	ldr	r3, [pc, #224]	; (80051d0 <HAL_GPIO_Init+0x304>)
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	43db      	mvns	r3, r3
 80050f8:	69ba      	ldr	r2, [r7, #24]
 80050fa:	4013      	ands	r3, r2
 80050fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d003      	beq.n	8005112 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800510a:	69ba      	ldr	r2, [r7, #24]
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	4313      	orrs	r3, r2
 8005110:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005112:	4a2f      	ldr	r2, [pc, #188]	; (80051d0 <HAL_GPIO_Init+0x304>)
 8005114:	69bb      	ldr	r3, [r7, #24]
 8005116:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005118:	4b2d      	ldr	r3, [pc, #180]	; (80051d0 <HAL_GPIO_Init+0x304>)
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	43db      	mvns	r3, r3
 8005122:	69ba      	ldr	r2, [r7, #24]
 8005124:	4013      	ands	r3, r2
 8005126:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005130:	2b00      	cmp	r3, #0
 8005132:	d003      	beq.n	800513c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005134:	69ba      	ldr	r2, [r7, #24]
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	4313      	orrs	r3, r2
 800513a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800513c:	4a24      	ldr	r2, [pc, #144]	; (80051d0 <HAL_GPIO_Init+0x304>)
 800513e:	69bb      	ldr	r3, [r7, #24]
 8005140:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005142:	4b23      	ldr	r3, [pc, #140]	; (80051d0 <HAL_GPIO_Init+0x304>)
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	43db      	mvns	r3, r3
 800514c:	69ba      	ldr	r2, [r7, #24]
 800514e:	4013      	ands	r3, r2
 8005150:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d003      	beq.n	8005166 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800515e:	69ba      	ldr	r2, [r7, #24]
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	4313      	orrs	r3, r2
 8005164:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005166:	4a1a      	ldr	r2, [pc, #104]	; (80051d0 <HAL_GPIO_Init+0x304>)
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800516c:	4b18      	ldr	r3, [pc, #96]	; (80051d0 <HAL_GPIO_Init+0x304>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	43db      	mvns	r3, r3
 8005176:	69ba      	ldr	r2, [r7, #24]
 8005178:	4013      	ands	r3, r2
 800517a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d003      	beq.n	8005190 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005188:	69ba      	ldr	r2, [r7, #24]
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	4313      	orrs	r3, r2
 800518e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005190:	4a0f      	ldr	r2, [pc, #60]	; (80051d0 <HAL_GPIO_Init+0x304>)
 8005192:	69bb      	ldr	r3, [r7, #24]
 8005194:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005196:	69fb      	ldr	r3, [r7, #28]
 8005198:	3301      	adds	r3, #1
 800519a:	61fb      	str	r3, [r7, #28]
 800519c:	69fb      	ldr	r3, [r7, #28]
 800519e:	2b0f      	cmp	r3, #15
 80051a0:	f67f aea2 	bls.w	8004ee8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80051a4:	bf00      	nop
 80051a6:	bf00      	nop
 80051a8:	3724      	adds	r7, #36	; 0x24
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	40023800 	.word	0x40023800
 80051b8:	40013800 	.word	0x40013800
 80051bc:	40020000 	.word	0x40020000
 80051c0:	40020400 	.word	0x40020400
 80051c4:	40020800 	.word	0x40020800
 80051c8:	40020c00 	.word	0x40020c00
 80051cc:	40021000 	.word	0x40021000
 80051d0:	40013c00 	.word	0x40013c00

080051d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b085      	sub	sp, #20
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
 80051dc:	460b      	mov	r3, r1
 80051de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	691a      	ldr	r2, [r3, #16]
 80051e4:	887b      	ldrh	r3, [r7, #2]
 80051e6:	4013      	ands	r3, r2
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d002      	beq.n	80051f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80051ec:	2301      	movs	r3, #1
 80051ee:	73fb      	strb	r3, [r7, #15]
 80051f0:	e001      	b.n	80051f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80051f2:	2300      	movs	r3, #0
 80051f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80051f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3714      	adds	r7, #20
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	460b      	mov	r3, r1
 800520e:	807b      	strh	r3, [r7, #2]
 8005210:	4613      	mov	r3, r2
 8005212:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005214:	787b      	ldrb	r3, [r7, #1]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d003      	beq.n	8005222 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800521a:	887a      	ldrh	r2, [r7, #2]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005220:	e003      	b.n	800522a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005222:	887b      	ldrh	r3, [r7, #2]
 8005224:	041a      	lsls	r2, r3, #16
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	619a      	str	r2, [r3, #24]
}
 800522a:	bf00      	nop
 800522c:	370c      	adds	r7, #12
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr

08005236 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005236:	b480      	push	{r7}
 8005238:	b085      	sub	sp, #20
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
 800523e:	460b      	mov	r3, r1
 8005240:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005248:	887a      	ldrh	r2, [r7, #2]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	4013      	ands	r3, r2
 800524e:	041a      	lsls	r2, r3, #16
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	43d9      	mvns	r1, r3
 8005254:	887b      	ldrh	r3, [r7, #2]
 8005256:	400b      	ands	r3, r1
 8005258:	431a      	orrs	r2, r3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	619a      	str	r2, [r3, #24]
}
 800525e:	bf00      	nop
 8005260:	3714      	adds	r7, #20
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr
	...

0800526c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
 8005272:	4603      	mov	r3, r0
 8005274:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005276:	4b08      	ldr	r3, [pc, #32]	; (8005298 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005278:	695a      	ldr	r2, [r3, #20]
 800527a:	88fb      	ldrh	r3, [r7, #6]
 800527c:	4013      	ands	r3, r2
 800527e:	2b00      	cmp	r3, #0
 8005280:	d006      	beq.n	8005290 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005282:	4a05      	ldr	r2, [pc, #20]	; (8005298 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005284:	88fb      	ldrh	r3, [r7, #6]
 8005286:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005288:	88fb      	ldrh	r3, [r7, #6]
 800528a:	4618      	mov	r0, r3
 800528c:	f7ff f99c 	bl	80045c8 <HAL_GPIO_EXTI_Callback>
  }
}
 8005290:	bf00      	nop
 8005292:	3708      	adds	r7, #8
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}
 8005298:	40013c00 	.word	0x40013c00

0800529c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b086      	sub	sp, #24
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d101      	bne.n	80052ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e267      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 0301 	and.w	r3, r3, #1
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d075      	beq.n	80053a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052ba:	4b88      	ldr	r3, [pc, #544]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f003 030c 	and.w	r3, r3, #12
 80052c2:	2b04      	cmp	r3, #4
 80052c4:	d00c      	beq.n	80052e0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052c6:	4b85      	ldr	r3, [pc, #532]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052ce:	2b08      	cmp	r3, #8
 80052d0:	d112      	bne.n	80052f8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052d2:	4b82      	ldr	r3, [pc, #520]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052de:	d10b      	bne.n	80052f8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052e0:	4b7e      	ldr	r3, [pc, #504]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d05b      	beq.n	80053a4 <HAL_RCC_OscConfig+0x108>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d157      	bne.n	80053a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e242      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005300:	d106      	bne.n	8005310 <HAL_RCC_OscConfig+0x74>
 8005302:	4b76      	ldr	r3, [pc, #472]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a75      	ldr	r2, [pc, #468]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 8005308:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800530c:	6013      	str	r3, [r2, #0]
 800530e:	e01d      	b.n	800534c <HAL_RCC_OscConfig+0xb0>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005318:	d10c      	bne.n	8005334 <HAL_RCC_OscConfig+0x98>
 800531a:	4b70      	ldr	r3, [pc, #448]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a6f      	ldr	r2, [pc, #444]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 8005320:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005324:	6013      	str	r3, [r2, #0]
 8005326:	4b6d      	ldr	r3, [pc, #436]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a6c      	ldr	r2, [pc, #432]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 800532c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005330:	6013      	str	r3, [r2, #0]
 8005332:	e00b      	b.n	800534c <HAL_RCC_OscConfig+0xb0>
 8005334:	4b69      	ldr	r3, [pc, #420]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a68      	ldr	r2, [pc, #416]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 800533a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800533e:	6013      	str	r3, [r2, #0]
 8005340:	4b66      	ldr	r3, [pc, #408]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a65      	ldr	r2, [pc, #404]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 8005346:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800534a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d013      	beq.n	800537c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005354:	f7ff fc82 	bl	8004c5c <HAL_GetTick>
 8005358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800535a:	e008      	b.n	800536e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800535c:	f7ff fc7e 	bl	8004c5c <HAL_GetTick>
 8005360:	4602      	mov	r2, r0
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	2b64      	cmp	r3, #100	; 0x64
 8005368:	d901      	bls.n	800536e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	e207      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800536e:	4b5b      	ldr	r3, [pc, #364]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005376:	2b00      	cmp	r3, #0
 8005378:	d0f0      	beq.n	800535c <HAL_RCC_OscConfig+0xc0>
 800537a:	e014      	b.n	80053a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800537c:	f7ff fc6e 	bl	8004c5c <HAL_GetTick>
 8005380:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005382:	e008      	b.n	8005396 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005384:	f7ff fc6a 	bl	8004c5c <HAL_GetTick>
 8005388:	4602      	mov	r2, r0
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	2b64      	cmp	r3, #100	; 0x64
 8005390:	d901      	bls.n	8005396 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e1f3      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005396:	4b51      	ldr	r3, [pc, #324]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d1f0      	bne.n	8005384 <HAL_RCC_OscConfig+0xe8>
 80053a2:	e000      	b.n	80053a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0302 	and.w	r3, r3, #2
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d063      	beq.n	800547a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053b2:	4b4a      	ldr	r3, [pc, #296]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	f003 030c 	and.w	r3, r3, #12
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d00b      	beq.n	80053d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053be:	4b47      	ldr	r3, [pc, #284]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053c6:	2b08      	cmp	r3, #8
 80053c8:	d11c      	bne.n	8005404 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053ca:	4b44      	ldr	r3, [pc, #272]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d116      	bne.n	8005404 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053d6:	4b41      	ldr	r3, [pc, #260]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0302 	and.w	r3, r3, #2
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d005      	beq.n	80053ee <HAL_RCC_OscConfig+0x152>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d001      	beq.n	80053ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e1c7      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053ee:	4b3b      	ldr	r3, [pc, #236]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	691b      	ldr	r3, [r3, #16]
 80053fa:	00db      	lsls	r3, r3, #3
 80053fc:	4937      	ldr	r1, [pc, #220]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005402:	e03a      	b.n	800547a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d020      	beq.n	800544e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800540c:	4b34      	ldr	r3, [pc, #208]	; (80054e0 <HAL_RCC_OscConfig+0x244>)
 800540e:	2201      	movs	r2, #1
 8005410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005412:	f7ff fc23 	bl	8004c5c <HAL_GetTick>
 8005416:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005418:	e008      	b.n	800542c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800541a:	f7ff fc1f 	bl	8004c5c <HAL_GetTick>
 800541e:	4602      	mov	r2, r0
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	1ad3      	subs	r3, r2, r3
 8005424:	2b02      	cmp	r3, #2
 8005426:	d901      	bls.n	800542c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	e1a8      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800542c:	4b2b      	ldr	r3, [pc, #172]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0302 	and.w	r3, r3, #2
 8005434:	2b00      	cmp	r3, #0
 8005436:	d0f0      	beq.n	800541a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005438:	4b28      	ldr	r3, [pc, #160]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	691b      	ldr	r3, [r3, #16]
 8005444:	00db      	lsls	r3, r3, #3
 8005446:	4925      	ldr	r1, [pc, #148]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 8005448:	4313      	orrs	r3, r2
 800544a:	600b      	str	r3, [r1, #0]
 800544c:	e015      	b.n	800547a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800544e:	4b24      	ldr	r3, [pc, #144]	; (80054e0 <HAL_RCC_OscConfig+0x244>)
 8005450:	2200      	movs	r2, #0
 8005452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005454:	f7ff fc02 	bl	8004c5c <HAL_GetTick>
 8005458:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800545a:	e008      	b.n	800546e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800545c:	f7ff fbfe 	bl	8004c5c <HAL_GetTick>
 8005460:	4602      	mov	r2, r0
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	1ad3      	subs	r3, r2, r3
 8005466:	2b02      	cmp	r3, #2
 8005468:	d901      	bls.n	800546e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e187      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800546e:	4b1b      	ldr	r3, [pc, #108]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0302 	and.w	r3, r3, #2
 8005476:	2b00      	cmp	r3, #0
 8005478:	d1f0      	bne.n	800545c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 0308 	and.w	r3, r3, #8
 8005482:	2b00      	cmp	r3, #0
 8005484:	d036      	beq.n	80054f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d016      	beq.n	80054bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800548e:	4b15      	ldr	r3, [pc, #84]	; (80054e4 <HAL_RCC_OscConfig+0x248>)
 8005490:	2201      	movs	r2, #1
 8005492:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005494:	f7ff fbe2 	bl	8004c5c <HAL_GetTick>
 8005498:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800549a:	e008      	b.n	80054ae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800549c:	f7ff fbde 	bl	8004c5c <HAL_GetTick>
 80054a0:	4602      	mov	r2, r0
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	d901      	bls.n	80054ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80054aa:	2303      	movs	r3, #3
 80054ac:	e167      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054ae:	4b0b      	ldr	r3, [pc, #44]	; (80054dc <HAL_RCC_OscConfig+0x240>)
 80054b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054b2:	f003 0302 	and.w	r3, r3, #2
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d0f0      	beq.n	800549c <HAL_RCC_OscConfig+0x200>
 80054ba:	e01b      	b.n	80054f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054bc:	4b09      	ldr	r3, [pc, #36]	; (80054e4 <HAL_RCC_OscConfig+0x248>)
 80054be:	2200      	movs	r2, #0
 80054c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054c2:	f7ff fbcb 	bl	8004c5c <HAL_GetTick>
 80054c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054c8:	e00e      	b.n	80054e8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054ca:	f7ff fbc7 	bl	8004c5c <HAL_GetTick>
 80054ce:	4602      	mov	r2, r0
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	1ad3      	subs	r3, r2, r3
 80054d4:	2b02      	cmp	r3, #2
 80054d6:	d907      	bls.n	80054e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80054d8:	2303      	movs	r3, #3
 80054da:	e150      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
 80054dc:	40023800 	.word	0x40023800
 80054e0:	42470000 	.word	0x42470000
 80054e4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054e8:	4b88      	ldr	r3, [pc, #544]	; (800570c <HAL_RCC_OscConfig+0x470>)
 80054ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054ec:	f003 0302 	and.w	r3, r3, #2
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d1ea      	bne.n	80054ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f003 0304 	and.w	r3, r3, #4
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	f000 8097 	beq.w	8005630 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005502:	2300      	movs	r3, #0
 8005504:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005506:	4b81      	ldr	r3, [pc, #516]	; (800570c <HAL_RCC_OscConfig+0x470>)
 8005508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800550a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d10f      	bne.n	8005532 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005512:	2300      	movs	r3, #0
 8005514:	60bb      	str	r3, [r7, #8]
 8005516:	4b7d      	ldr	r3, [pc, #500]	; (800570c <HAL_RCC_OscConfig+0x470>)
 8005518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551a:	4a7c      	ldr	r2, [pc, #496]	; (800570c <HAL_RCC_OscConfig+0x470>)
 800551c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005520:	6413      	str	r3, [r2, #64]	; 0x40
 8005522:	4b7a      	ldr	r3, [pc, #488]	; (800570c <HAL_RCC_OscConfig+0x470>)
 8005524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800552a:	60bb      	str	r3, [r7, #8]
 800552c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800552e:	2301      	movs	r3, #1
 8005530:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005532:	4b77      	ldr	r3, [pc, #476]	; (8005710 <HAL_RCC_OscConfig+0x474>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800553a:	2b00      	cmp	r3, #0
 800553c:	d118      	bne.n	8005570 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800553e:	4b74      	ldr	r3, [pc, #464]	; (8005710 <HAL_RCC_OscConfig+0x474>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a73      	ldr	r2, [pc, #460]	; (8005710 <HAL_RCC_OscConfig+0x474>)
 8005544:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005548:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800554a:	f7ff fb87 	bl	8004c5c <HAL_GetTick>
 800554e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005550:	e008      	b.n	8005564 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005552:	f7ff fb83 	bl	8004c5c <HAL_GetTick>
 8005556:	4602      	mov	r2, r0
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	2b02      	cmp	r3, #2
 800555e:	d901      	bls.n	8005564 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e10c      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005564:	4b6a      	ldr	r3, [pc, #424]	; (8005710 <HAL_RCC_OscConfig+0x474>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800556c:	2b00      	cmp	r3, #0
 800556e:	d0f0      	beq.n	8005552 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	2b01      	cmp	r3, #1
 8005576:	d106      	bne.n	8005586 <HAL_RCC_OscConfig+0x2ea>
 8005578:	4b64      	ldr	r3, [pc, #400]	; (800570c <HAL_RCC_OscConfig+0x470>)
 800557a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800557c:	4a63      	ldr	r2, [pc, #396]	; (800570c <HAL_RCC_OscConfig+0x470>)
 800557e:	f043 0301 	orr.w	r3, r3, #1
 8005582:	6713      	str	r3, [r2, #112]	; 0x70
 8005584:	e01c      	b.n	80055c0 <HAL_RCC_OscConfig+0x324>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	2b05      	cmp	r3, #5
 800558c:	d10c      	bne.n	80055a8 <HAL_RCC_OscConfig+0x30c>
 800558e:	4b5f      	ldr	r3, [pc, #380]	; (800570c <HAL_RCC_OscConfig+0x470>)
 8005590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005592:	4a5e      	ldr	r2, [pc, #376]	; (800570c <HAL_RCC_OscConfig+0x470>)
 8005594:	f043 0304 	orr.w	r3, r3, #4
 8005598:	6713      	str	r3, [r2, #112]	; 0x70
 800559a:	4b5c      	ldr	r3, [pc, #368]	; (800570c <HAL_RCC_OscConfig+0x470>)
 800559c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800559e:	4a5b      	ldr	r2, [pc, #364]	; (800570c <HAL_RCC_OscConfig+0x470>)
 80055a0:	f043 0301 	orr.w	r3, r3, #1
 80055a4:	6713      	str	r3, [r2, #112]	; 0x70
 80055a6:	e00b      	b.n	80055c0 <HAL_RCC_OscConfig+0x324>
 80055a8:	4b58      	ldr	r3, [pc, #352]	; (800570c <HAL_RCC_OscConfig+0x470>)
 80055aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ac:	4a57      	ldr	r2, [pc, #348]	; (800570c <HAL_RCC_OscConfig+0x470>)
 80055ae:	f023 0301 	bic.w	r3, r3, #1
 80055b2:	6713      	str	r3, [r2, #112]	; 0x70
 80055b4:	4b55      	ldr	r3, [pc, #340]	; (800570c <HAL_RCC_OscConfig+0x470>)
 80055b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055b8:	4a54      	ldr	r2, [pc, #336]	; (800570c <HAL_RCC_OscConfig+0x470>)
 80055ba:	f023 0304 	bic.w	r3, r3, #4
 80055be:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d015      	beq.n	80055f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055c8:	f7ff fb48 	bl	8004c5c <HAL_GetTick>
 80055cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055ce:	e00a      	b.n	80055e6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055d0:	f7ff fb44 	bl	8004c5c <HAL_GetTick>
 80055d4:	4602      	mov	r2, r0
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	1ad3      	subs	r3, r2, r3
 80055da:	f241 3288 	movw	r2, #5000	; 0x1388
 80055de:	4293      	cmp	r3, r2
 80055e0:	d901      	bls.n	80055e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80055e2:	2303      	movs	r3, #3
 80055e4:	e0cb      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055e6:	4b49      	ldr	r3, [pc, #292]	; (800570c <HAL_RCC_OscConfig+0x470>)
 80055e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ea:	f003 0302 	and.w	r3, r3, #2
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d0ee      	beq.n	80055d0 <HAL_RCC_OscConfig+0x334>
 80055f2:	e014      	b.n	800561e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055f4:	f7ff fb32 	bl	8004c5c <HAL_GetTick>
 80055f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055fa:	e00a      	b.n	8005612 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055fc:	f7ff fb2e 	bl	8004c5c <HAL_GetTick>
 8005600:	4602      	mov	r2, r0
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	f241 3288 	movw	r2, #5000	; 0x1388
 800560a:	4293      	cmp	r3, r2
 800560c:	d901      	bls.n	8005612 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e0b5      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005612:	4b3e      	ldr	r3, [pc, #248]	; (800570c <HAL_RCC_OscConfig+0x470>)
 8005614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005616:	f003 0302 	and.w	r3, r3, #2
 800561a:	2b00      	cmp	r3, #0
 800561c:	d1ee      	bne.n	80055fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800561e:	7dfb      	ldrb	r3, [r7, #23]
 8005620:	2b01      	cmp	r3, #1
 8005622:	d105      	bne.n	8005630 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005624:	4b39      	ldr	r3, [pc, #228]	; (800570c <HAL_RCC_OscConfig+0x470>)
 8005626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005628:	4a38      	ldr	r2, [pc, #224]	; (800570c <HAL_RCC_OscConfig+0x470>)
 800562a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800562e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	699b      	ldr	r3, [r3, #24]
 8005634:	2b00      	cmp	r3, #0
 8005636:	f000 80a1 	beq.w	800577c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800563a:	4b34      	ldr	r3, [pc, #208]	; (800570c <HAL_RCC_OscConfig+0x470>)
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	f003 030c 	and.w	r3, r3, #12
 8005642:	2b08      	cmp	r3, #8
 8005644:	d05c      	beq.n	8005700 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	699b      	ldr	r3, [r3, #24]
 800564a:	2b02      	cmp	r3, #2
 800564c:	d141      	bne.n	80056d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800564e:	4b31      	ldr	r3, [pc, #196]	; (8005714 <HAL_RCC_OscConfig+0x478>)
 8005650:	2200      	movs	r2, #0
 8005652:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005654:	f7ff fb02 	bl	8004c5c <HAL_GetTick>
 8005658:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800565a:	e008      	b.n	800566e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800565c:	f7ff fafe 	bl	8004c5c <HAL_GetTick>
 8005660:	4602      	mov	r2, r0
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	1ad3      	subs	r3, r2, r3
 8005666:	2b02      	cmp	r3, #2
 8005668:	d901      	bls.n	800566e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800566a:	2303      	movs	r3, #3
 800566c:	e087      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800566e:	4b27      	ldr	r3, [pc, #156]	; (800570c <HAL_RCC_OscConfig+0x470>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005676:	2b00      	cmp	r3, #0
 8005678:	d1f0      	bne.n	800565c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	69da      	ldr	r2, [r3, #28]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a1b      	ldr	r3, [r3, #32]
 8005682:	431a      	orrs	r2, r3
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005688:	019b      	lsls	r3, r3, #6
 800568a:	431a      	orrs	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005690:	085b      	lsrs	r3, r3, #1
 8005692:	3b01      	subs	r3, #1
 8005694:	041b      	lsls	r3, r3, #16
 8005696:	431a      	orrs	r2, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800569c:	061b      	lsls	r3, r3, #24
 800569e:	491b      	ldr	r1, [pc, #108]	; (800570c <HAL_RCC_OscConfig+0x470>)
 80056a0:	4313      	orrs	r3, r2
 80056a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056a4:	4b1b      	ldr	r3, [pc, #108]	; (8005714 <HAL_RCC_OscConfig+0x478>)
 80056a6:	2201      	movs	r2, #1
 80056a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056aa:	f7ff fad7 	bl	8004c5c <HAL_GetTick>
 80056ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056b0:	e008      	b.n	80056c4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056b2:	f7ff fad3 	bl	8004c5c <HAL_GetTick>
 80056b6:	4602      	mov	r2, r0
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	2b02      	cmp	r3, #2
 80056be:	d901      	bls.n	80056c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80056c0:	2303      	movs	r3, #3
 80056c2:	e05c      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056c4:	4b11      	ldr	r3, [pc, #68]	; (800570c <HAL_RCC_OscConfig+0x470>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d0f0      	beq.n	80056b2 <HAL_RCC_OscConfig+0x416>
 80056d0:	e054      	b.n	800577c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056d2:	4b10      	ldr	r3, [pc, #64]	; (8005714 <HAL_RCC_OscConfig+0x478>)
 80056d4:	2200      	movs	r2, #0
 80056d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056d8:	f7ff fac0 	bl	8004c5c <HAL_GetTick>
 80056dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056de:	e008      	b.n	80056f2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056e0:	f7ff fabc 	bl	8004c5c <HAL_GetTick>
 80056e4:	4602      	mov	r2, r0
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	2b02      	cmp	r3, #2
 80056ec:	d901      	bls.n	80056f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80056ee:	2303      	movs	r3, #3
 80056f0:	e045      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056f2:	4b06      	ldr	r3, [pc, #24]	; (800570c <HAL_RCC_OscConfig+0x470>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d1f0      	bne.n	80056e0 <HAL_RCC_OscConfig+0x444>
 80056fe:	e03d      	b.n	800577c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	699b      	ldr	r3, [r3, #24]
 8005704:	2b01      	cmp	r3, #1
 8005706:	d107      	bne.n	8005718 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e038      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
 800570c:	40023800 	.word	0x40023800
 8005710:	40007000 	.word	0x40007000
 8005714:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005718:	4b1b      	ldr	r3, [pc, #108]	; (8005788 <HAL_RCC_OscConfig+0x4ec>)
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	2b01      	cmp	r3, #1
 8005724:	d028      	beq.n	8005778 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005730:	429a      	cmp	r2, r3
 8005732:	d121      	bne.n	8005778 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800573e:	429a      	cmp	r2, r3
 8005740:	d11a      	bne.n	8005778 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005742:	68fa      	ldr	r2, [r7, #12]
 8005744:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005748:	4013      	ands	r3, r2
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800574e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005750:	4293      	cmp	r3, r2
 8005752:	d111      	bne.n	8005778 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800575e:	085b      	lsrs	r3, r3, #1
 8005760:	3b01      	subs	r3, #1
 8005762:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005764:	429a      	cmp	r2, r3
 8005766:	d107      	bne.n	8005778 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005772:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005774:	429a      	cmp	r2, r3
 8005776:	d001      	beq.n	800577c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e000      	b.n	800577e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800577c:	2300      	movs	r3, #0
}
 800577e:	4618      	mov	r0, r3
 8005780:	3718      	adds	r7, #24
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	40023800 	.word	0x40023800

0800578c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d101      	bne.n	80057a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800579c:	2301      	movs	r3, #1
 800579e:	e0cc      	b.n	800593a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057a0:	4b68      	ldr	r3, [pc, #416]	; (8005944 <HAL_RCC_ClockConfig+0x1b8>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 0307 	and.w	r3, r3, #7
 80057a8:	683a      	ldr	r2, [r7, #0]
 80057aa:	429a      	cmp	r2, r3
 80057ac:	d90c      	bls.n	80057c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057ae:	4b65      	ldr	r3, [pc, #404]	; (8005944 <HAL_RCC_ClockConfig+0x1b8>)
 80057b0:	683a      	ldr	r2, [r7, #0]
 80057b2:	b2d2      	uxtb	r2, r2
 80057b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057b6:	4b63      	ldr	r3, [pc, #396]	; (8005944 <HAL_RCC_ClockConfig+0x1b8>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 0307 	and.w	r3, r3, #7
 80057be:	683a      	ldr	r2, [r7, #0]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d001      	beq.n	80057c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e0b8      	b.n	800593a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0302 	and.w	r3, r3, #2
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d020      	beq.n	8005816 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0304 	and.w	r3, r3, #4
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d005      	beq.n	80057ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057e0:	4b59      	ldr	r3, [pc, #356]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	4a58      	ldr	r2, [pc, #352]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 80057e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80057ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f003 0308 	and.w	r3, r3, #8
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d005      	beq.n	8005804 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057f8:	4b53      	ldr	r3, [pc, #332]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	4a52      	ldr	r2, [pc, #328]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 80057fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005802:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005804:	4b50      	ldr	r3, [pc, #320]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	494d      	ldr	r1, [pc, #308]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 8005812:	4313      	orrs	r3, r2
 8005814:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0301 	and.w	r3, r3, #1
 800581e:	2b00      	cmp	r3, #0
 8005820:	d044      	beq.n	80058ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	2b01      	cmp	r3, #1
 8005828:	d107      	bne.n	800583a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800582a:	4b47      	ldr	r3, [pc, #284]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005832:	2b00      	cmp	r3, #0
 8005834:	d119      	bne.n	800586a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e07f      	b.n	800593a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	2b02      	cmp	r3, #2
 8005840:	d003      	beq.n	800584a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005846:	2b03      	cmp	r3, #3
 8005848:	d107      	bne.n	800585a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800584a:	4b3f      	ldr	r3, [pc, #252]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d109      	bne.n	800586a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e06f      	b.n	800593a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800585a:	4b3b      	ldr	r3, [pc, #236]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 0302 	and.w	r3, r3, #2
 8005862:	2b00      	cmp	r3, #0
 8005864:	d101      	bne.n	800586a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	e067      	b.n	800593a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800586a:	4b37      	ldr	r3, [pc, #220]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	f023 0203 	bic.w	r2, r3, #3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	4934      	ldr	r1, [pc, #208]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 8005878:	4313      	orrs	r3, r2
 800587a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800587c:	f7ff f9ee 	bl	8004c5c <HAL_GetTick>
 8005880:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005882:	e00a      	b.n	800589a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005884:	f7ff f9ea 	bl	8004c5c <HAL_GetTick>
 8005888:	4602      	mov	r2, r0
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	1ad3      	subs	r3, r2, r3
 800588e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005892:	4293      	cmp	r3, r2
 8005894:	d901      	bls.n	800589a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e04f      	b.n	800593a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800589a:	4b2b      	ldr	r3, [pc, #172]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	f003 020c 	and.w	r2, r3, #12
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	009b      	lsls	r3, r3, #2
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d1eb      	bne.n	8005884 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80058ac:	4b25      	ldr	r3, [pc, #148]	; (8005944 <HAL_RCC_ClockConfig+0x1b8>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 0307 	and.w	r3, r3, #7
 80058b4:	683a      	ldr	r2, [r7, #0]
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d20c      	bcs.n	80058d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058ba:	4b22      	ldr	r3, [pc, #136]	; (8005944 <HAL_RCC_ClockConfig+0x1b8>)
 80058bc:	683a      	ldr	r2, [r7, #0]
 80058be:	b2d2      	uxtb	r2, r2
 80058c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058c2:	4b20      	ldr	r3, [pc, #128]	; (8005944 <HAL_RCC_ClockConfig+0x1b8>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f003 0307 	and.w	r3, r3, #7
 80058ca:	683a      	ldr	r2, [r7, #0]
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d001      	beq.n	80058d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e032      	b.n	800593a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 0304 	and.w	r3, r3, #4
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d008      	beq.n	80058f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058e0:	4b19      	ldr	r3, [pc, #100]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	4916      	ldr	r1, [pc, #88]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 80058ee:	4313      	orrs	r3, r2
 80058f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 0308 	and.w	r3, r3, #8
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d009      	beq.n	8005912 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058fe:	4b12      	ldr	r3, [pc, #72]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	00db      	lsls	r3, r3, #3
 800590c:	490e      	ldr	r1, [pc, #56]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 800590e:	4313      	orrs	r3, r2
 8005910:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005912:	f000 f821 	bl	8005958 <HAL_RCC_GetSysClockFreq>
 8005916:	4602      	mov	r2, r0
 8005918:	4b0b      	ldr	r3, [pc, #44]	; (8005948 <HAL_RCC_ClockConfig+0x1bc>)
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	091b      	lsrs	r3, r3, #4
 800591e:	f003 030f 	and.w	r3, r3, #15
 8005922:	490a      	ldr	r1, [pc, #40]	; (800594c <HAL_RCC_ClockConfig+0x1c0>)
 8005924:	5ccb      	ldrb	r3, [r1, r3]
 8005926:	fa22 f303 	lsr.w	r3, r2, r3
 800592a:	4a09      	ldr	r2, [pc, #36]	; (8005950 <HAL_RCC_ClockConfig+0x1c4>)
 800592c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800592e:	4b09      	ldr	r3, [pc, #36]	; (8005954 <HAL_RCC_ClockConfig+0x1c8>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4618      	mov	r0, r3
 8005934:	f7ff f94e 	bl	8004bd4 <HAL_InitTick>

  return HAL_OK;
 8005938:	2300      	movs	r3, #0
}
 800593a:	4618      	mov	r0, r3
 800593c:	3710      	adds	r7, #16
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	40023c00 	.word	0x40023c00
 8005948:	40023800 	.word	0x40023800
 800594c:	08007240 	.word	0x08007240
 8005950:	20000000 	.word	0x20000000
 8005954:	20000004 	.word	0x20000004

08005958 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005958:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800595c:	b090      	sub	sp, #64	; 0x40
 800595e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005960:	2300      	movs	r3, #0
 8005962:	637b      	str	r3, [r7, #52]	; 0x34
 8005964:	2300      	movs	r3, #0
 8005966:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005968:	2300      	movs	r3, #0
 800596a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800596c:	2300      	movs	r3, #0
 800596e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005970:	4b59      	ldr	r3, [pc, #356]	; (8005ad8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f003 030c 	and.w	r3, r3, #12
 8005978:	2b08      	cmp	r3, #8
 800597a:	d00d      	beq.n	8005998 <HAL_RCC_GetSysClockFreq+0x40>
 800597c:	2b08      	cmp	r3, #8
 800597e:	f200 80a1 	bhi.w	8005ac4 <HAL_RCC_GetSysClockFreq+0x16c>
 8005982:	2b00      	cmp	r3, #0
 8005984:	d002      	beq.n	800598c <HAL_RCC_GetSysClockFreq+0x34>
 8005986:	2b04      	cmp	r3, #4
 8005988:	d003      	beq.n	8005992 <HAL_RCC_GetSysClockFreq+0x3a>
 800598a:	e09b      	b.n	8005ac4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800598c:	4b53      	ldr	r3, [pc, #332]	; (8005adc <HAL_RCC_GetSysClockFreq+0x184>)
 800598e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005990:	e09b      	b.n	8005aca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005992:	4b53      	ldr	r3, [pc, #332]	; (8005ae0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005994:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005996:	e098      	b.n	8005aca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005998:	4b4f      	ldr	r3, [pc, #316]	; (8005ad8 <HAL_RCC_GetSysClockFreq+0x180>)
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80059a0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80059a2:	4b4d      	ldr	r3, [pc, #308]	; (8005ad8 <HAL_RCC_GetSysClockFreq+0x180>)
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d028      	beq.n	8005a00 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059ae:	4b4a      	ldr	r3, [pc, #296]	; (8005ad8 <HAL_RCC_GetSysClockFreq+0x180>)
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	099b      	lsrs	r3, r3, #6
 80059b4:	2200      	movs	r2, #0
 80059b6:	623b      	str	r3, [r7, #32]
 80059b8:	627a      	str	r2, [r7, #36]	; 0x24
 80059ba:	6a3b      	ldr	r3, [r7, #32]
 80059bc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80059c0:	2100      	movs	r1, #0
 80059c2:	4b47      	ldr	r3, [pc, #284]	; (8005ae0 <HAL_RCC_GetSysClockFreq+0x188>)
 80059c4:	fb03 f201 	mul.w	r2, r3, r1
 80059c8:	2300      	movs	r3, #0
 80059ca:	fb00 f303 	mul.w	r3, r0, r3
 80059ce:	4413      	add	r3, r2
 80059d0:	4a43      	ldr	r2, [pc, #268]	; (8005ae0 <HAL_RCC_GetSysClockFreq+0x188>)
 80059d2:	fba0 1202 	umull	r1, r2, r0, r2
 80059d6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059d8:	460a      	mov	r2, r1
 80059da:	62ba      	str	r2, [r7, #40]	; 0x28
 80059dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059de:	4413      	add	r3, r2
 80059e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059e4:	2200      	movs	r2, #0
 80059e6:	61bb      	str	r3, [r7, #24]
 80059e8:	61fa      	str	r2, [r7, #28]
 80059ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80059f2:	f7fe fc45 	bl	8004280 <__aeabi_uldivmod>
 80059f6:	4602      	mov	r2, r0
 80059f8:	460b      	mov	r3, r1
 80059fa:	4613      	mov	r3, r2
 80059fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059fe:	e053      	b.n	8005aa8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a00:	4b35      	ldr	r3, [pc, #212]	; (8005ad8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	099b      	lsrs	r3, r3, #6
 8005a06:	2200      	movs	r2, #0
 8005a08:	613b      	str	r3, [r7, #16]
 8005a0a:	617a      	str	r2, [r7, #20]
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005a12:	f04f 0b00 	mov.w	fp, #0
 8005a16:	4652      	mov	r2, sl
 8005a18:	465b      	mov	r3, fp
 8005a1a:	f04f 0000 	mov.w	r0, #0
 8005a1e:	f04f 0100 	mov.w	r1, #0
 8005a22:	0159      	lsls	r1, r3, #5
 8005a24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a28:	0150      	lsls	r0, r2, #5
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	460b      	mov	r3, r1
 8005a2e:	ebb2 080a 	subs.w	r8, r2, sl
 8005a32:	eb63 090b 	sbc.w	r9, r3, fp
 8005a36:	f04f 0200 	mov.w	r2, #0
 8005a3a:	f04f 0300 	mov.w	r3, #0
 8005a3e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005a42:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005a46:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005a4a:	ebb2 0408 	subs.w	r4, r2, r8
 8005a4e:	eb63 0509 	sbc.w	r5, r3, r9
 8005a52:	f04f 0200 	mov.w	r2, #0
 8005a56:	f04f 0300 	mov.w	r3, #0
 8005a5a:	00eb      	lsls	r3, r5, #3
 8005a5c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a60:	00e2      	lsls	r2, r4, #3
 8005a62:	4614      	mov	r4, r2
 8005a64:	461d      	mov	r5, r3
 8005a66:	eb14 030a 	adds.w	r3, r4, sl
 8005a6a:	603b      	str	r3, [r7, #0]
 8005a6c:	eb45 030b 	adc.w	r3, r5, fp
 8005a70:	607b      	str	r3, [r7, #4]
 8005a72:	f04f 0200 	mov.w	r2, #0
 8005a76:	f04f 0300 	mov.w	r3, #0
 8005a7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a7e:	4629      	mov	r1, r5
 8005a80:	028b      	lsls	r3, r1, #10
 8005a82:	4621      	mov	r1, r4
 8005a84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a88:	4621      	mov	r1, r4
 8005a8a:	028a      	lsls	r2, r1, #10
 8005a8c:	4610      	mov	r0, r2
 8005a8e:	4619      	mov	r1, r3
 8005a90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a92:	2200      	movs	r2, #0
 8005a94:	60bb      	str	r3, [r7, #8]
 8005a96:	60fa      	str	r2, [r7, #12]
 8005a98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a9c:	f7fe fbf0 	bl	8004280 <__aeabi_uldivmod>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	460b      	mov	r3, r1
 8005aa4:	4613      	mov	r3, r2
 8005aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005aa8:	4b0b      	ldr	r3, [pc, #44]	; (8005ad8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	0c1b      	lsrs	r3, r3, #16
 8005aae:	f003 0303 	and.w	r3, r3, #3
 8005ab2:	3301      	adds	r3, #1
 8005ab4:	005b      	lsls	r3, r3, #1
 8005ab6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005ab8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ac0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005ac2:	e002      	b.n	8005aca <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ac4:	4b05      	ldr	r3, [pc, #20]	; (8005adc <HAL_RCC_GetSysClockFreq+0x184>)
 8005ac6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005ac8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3740      	adds	r7, #64	; 0x40
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ad6:	bf00      	nop
 8005ad8:	40023800 	.word	0x40023800
 8005adc:	00f42400 	.word	0x00f42400
 8005ae0:	017d7840 	.word	0x017d7840

08005ae4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ae8:	4b03      	ldr	r3, [pc, #12]	; (8005af8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005aea:	681b      	ldr	r3, [r3, #0]
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	20000000 	.word	0x20000000

08005afc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005b00:	f7ff fff0 	bl	8005ae4 <HAL_RCC_GetHCLKFreq>
 8005b04:	4602      	mov	r2, r0
 8005b06:	4b05      	ldr	r3, [pc, #20]	; (8005b1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	0a9b      	lsrs	r3, r3, #10
 8005b0c:	f003 0307 	and.w	r3, r3, #7
 8005b10:	4903      	ldr	r1, [pc, #12]	; (8005b20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b12:	5ccb      	ldrb	r3, [r1, r3]
 8005b14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	bd80      	pop	{r7, pc}
 8005b1c:	40023800 	.word	0x40023800
 8005b20:	08007250 	.word	0x08007250

08005b24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005b28:	f7ff ffdc 	bl	8005ae4 <HAL_RCC_GetHCLKFreq>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	4b05      	ldr	r3, [pc, #20]	; (8005b44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	0b5b      	lsrs	r3, r3, #13
 8005b34:	f003 0307 	and.w	r3, r3, #7
 8005b38:	4903      	ldr	r1, [pc, #12]	; (8005b48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b3a:	5ccb      	ldrb	r3, [r1, r3]
 8005b3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	bd80      	pop	{r7, pc}
 8005b44:	40023800 	.word	0x40023800
 8005b48:	08007250 	.word	0x08007250

08005b4c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b082      	sub	sp, #8
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d101      	bne.n	8005b5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e03f      	b.n	8005bde <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d106      	bne.n	8005b78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f7fe fecc 	bl	8004910 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2224      	movs	r2, #36	; 0x24
 8005b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68da      	ldr	r2, [r3, #12]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b8e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 f929 	bl	8005de8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	691a      	ldr	r2, [r3, #16]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ba4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	695a      	ldr	r2, [r3, #20]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005bb4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	68da      	ldr	r2, [r3, #12]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005bc4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2220      	movs	r2, #32
 8005bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2220      	movs	r2, #32
 8005bd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005bdc:	2300      	movs	r3, #0
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3708      	adds	r7, #8
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}

08005be6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005be6:	b580      	push	{r7, lr}
 8005be8:	b08a      	sub	sp, #40	; 0x28
 8005bea:	af02      	add	r7, sp, #8
 8005bec:	60f8      	str	r0, [r7, #12]
 8005bee:	60b9      	str	r1, [r7, #8]
 8005bf0:	603b      	str	r3, [r7, #0]
 8005bf2:	4613      	mov	r3, r2
 8005bf4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	2b20      	cmp	r3, #32
 8005c04:	d17c      	bne.n	8005d00 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d002      	beq.n	8005c12 <HAL_UART_Transmit+0x2c>
 8005c0c:	88fb      	ldrh	r3, [r7, #6]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d101      	bne.n	8005c16 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e075      	b.n	8005d02 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d101      	bne.n	8005c24 <HAL_UART_Transmit+0x3e>
 8005c20:	2302      	movs	r3, #2
 8005c22:	e06e      	b.n	8005d02 <HAL_UART_Transmit+0x11c>
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2221      	movs	r2, #33	; 0x21
 8005c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c3a:	f7ff f80f 	bl	8004c5c <HAL_GetTick>
 8005c3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	88fa      	ldrh	r2, [r7, #6]
 8005c44:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	88fa      	ldrh	r2, [r7, #6]
 8005c4a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c54:	d108      	bne.n	8005c68 <HAL_UART_Transmit+0x82>
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d104      	bne.n	8005c68 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	61bb      	str	r3, [r7, #24]
 8005c66:	e003      	b.n	8005c70 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005c78:	e02a      	b.n	8005cd0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	9300      	str	r3, [sp, #0]
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	2200      	movs	r2, #0
 8005c82:	2180      	movs	r1, #128	; 0x80
 8005c84:	68f8      	ldr	r0, [r7, #12]
 8005c86:	f000 f840 	bl	8005d0a <UART_WaitOnFlagUntilTimeout>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d001      	beq.n	8005c94 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e036      	b.n	8005d02 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d10b      	bne.n	8005cb2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c9a:	69bb      	ldr	r3, [r7, #24]
 8005c9c:	881b      	ldrh	r3, [r3, #0]
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ca8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	3302      	adds	r3, #2
 8005cae:	61bb      	str	r3, [r7, #24]
 8005cb0:	e007      	b.n	8005cc2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	781a      	ldrb	r2, [r3, #0]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	3b01      	subs	r3, #1
 8005cca:	b29a      	uxth	r2, r3
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d1cf      	bne.n	8005c7a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	9300      	str	r3, [sp, #0]
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	2140      	movs	r1, #64	; 0x40
 8005ce4:	68f8      	ldr	r0, [r7, #12]
 8005ce6:	f000 f810 	bl	8005d0a <UART_WaitOnFlagUntilTimeout>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d001      	beq.n	8005cf4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005cf0:	2303      	movs	r3, #3
 8005cf2:	e006      	b.n	8005d02 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2220      	movs	r2, #32
 8005cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	e000      	b.n	8005d02 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005d00:	2302      	movs	r3, #2
  }
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3720      	adds	r7, #32
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}

08005d0a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005d0a:	b580      	push	{r7, lr}
 8005d0c:	b090      	sub	sp, #64	; 0x40
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	60f8      	str	r0, [r7, #12]
 8005d12:	60b9      	str	r1, [r7, #8]
 8005d14:	603b      	str	r3, [r7, #0]
 8005d16:	4613      	mov	r3, r2
 8005d18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d1a:	e050      	b.n	8005dbe <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d22:	d04c      	beq.n	8005dbe <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005d24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d007      	beq.n	8005d3a <UART_WaitOnFlagUntilTimeout+0x30>
 8005d2a:	f7fe ff97 	bl	8004c5c <HAL_GetTick>
 8005d2e:	4602      	mov	r2, r0
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	1ad3      	subs	r3, r2, r3
 8005d34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d241      	bcs.n	8005dbe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	330c      	adds	r3, #12
 8005d40:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d44:	e853 3f00 	ldrex	r3, [r3]
 8005d48:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d4c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005d50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	330c      	adds	r3, #12
 8005d58:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005d5a:	637a      	str	r2, [r7, #52]	; 0x34
 8005d5c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d5e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005d60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d62:	e841 2300 	strex	r3, r2, [r1]
 8005d66:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005d68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d1e5      	bne.n	8005d3a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	3314      	adds	r3, #20
 8005d74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	e853 3f00 	ldrex	r3, [r3]
 8005d7c:	613b      	str	r3, [r7, #16]
   return(result);
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	f023 0301 	bic.w	r3, r3, #1
 8005d84:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	3314      	adds	r3, #20
 8005d8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d8e:	623a      	str	r2, [r7, #32]
 8005d90:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d92:	69f9      	ldr	r1, [r7, #28]
 8005d94:	6a3a      	ldr	r2, [r7, #32]
 8005d96:	e841 2300 	strex	r3, r2, [r1]
 8005d9a:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d9c:	69bb      	ldr	r3, [r7, #24]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1e5      	bne.n	8005d6e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2220      	movs	r2, #32
 8005da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2220      	movs	r2, #32
 8005dae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005dba:	2303      	movs	r3, #3
 8005dbc:	e00f      	b.n	8005dde <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	4013      	ands	r3, r2
 8005dc8:	68ba      	ldr	r2, [r7, #8]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	bf0c      	ite	eq
 8005dce:	2301      	moveq	r3, #1
 8005dd0:	2300      	movne	r3, #0
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	79fb      	ldrb	r3, [r7, #7]
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d09f      	beq.n	8005d1c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ddc:	2300      	movs	r3, #0
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3740      	adds	r7, #64	; 0x40
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
	...

08005de8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005de8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005dec:	b0c0      	sub	sp, #256	; 0x100
 8005dee:	af00      	add	r7, sp, #0
 8005df0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e04:	68d9      	ldr	r1, [r3, #12]
 8005e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	ea40 0301 	orr.w	r3, r0, r1
 8005e10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e16:	689a      	ldr	r2, [r3, #8]
 8005e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e1c:	691b      	ldr	r3, [r3, #16]
 8005e1e:	431a      	orrs	r2, r3
 8005e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e24:	695b      	ldr	r3, [r3, #20]
 8005e26:	431a      	orrs	r2, r3
 8005e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e2c:	69db      	ldr	r3, [r3, #28]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005e40:	f021 010c 	bic.w	r1, r1, #12
 8005e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005e4e:	430b      	orrs	r3, r1
 8005e50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	695b      	ldr	r3, [r3, #20]
 8005e5a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e62:	6999      	ldr	r1, [r3, #24]
 8005e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	ea40 0301 	orr.w	r3, r0, r1
 8005e6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	4b8f      	ldr	r3, [pc, #572]	; (80060b4 <UART_SetConfig+0x2cc>)
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d005      	beq.n	8005e88 <UART_SetConfig+0xa0>
 8005e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	4b8d      	ldr	r3, [pc, #564]	; (80060b8 <UART_SetConfig+0x2d0>)
 8005e84:	429a      	cmp	r2, r3
 8005e86:	d104      	bne.n	8005e92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e88:	f7ff fe4c 	bl	8005b24 <HAL_RCC_GetPCLK2Freq>
 8005e8c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005e90:	e003      	b.n	8005e9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e92:	f7ff fe33 	bl	8005afc <HAL_RCC_GetPCLK1Freq>
 8005e96:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e9e:	69db      	ldr	r3, [r3, #28]
 8005ea0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ea4:	f040 810c 	bne.w	80060c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ea8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005eac:	2200      	movs	r2, #0
 8005eae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005eb2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005eb6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005eba:	4622      	mov	r2, r4
 8005ebc:	462b      	mov	r3, r5
 8005ebe:	1891      	adds	r1, r2, r2
 8005ec0:	65b9      	str	r1, [r7, #88]	; 0x58
 8005ec2:	415b      	adcs	r3, r3
 8005ec4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ec6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005eca:	4621      	mov	r1, r4
 8005ecc:	eb12 0801 	adds.w	r8, r2, r1
 8005ed0:	4629      	mov	r1, r5
 8005ed2:	eb43 0901 	adc.w	r9, r3, r1
 8005ed6:	f04f 0200 	mov.w	r2, #0
 8005eda:	f04f 0300 	mov.w	r3, #0
 8005ede:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ee2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ee6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005eea:	4690      	mov	r8, r2
 8005eec:	4699      	mov	r9, r3
 8005eee:	4623      	mov	r3, r4
 8005ef0:	eb18 0303 	adds.w	r3, r8, r3
 8005ef4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005ef8:	462b      	mov	r3, r5
 8005efa:	eb49 0303 	adc.w	r3, r9, r3
 8005efe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005f02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005f0e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005f12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005f16:	460b      	mov	r3, r1
 8005f18:	18db      	adds	r3, r3, r3
 8005f1a:	653b      	str	r3, [r7, #80]	; 0x50
 8005f1c:	4613      	mov	r3, r2
 8005f1e:	eb42 0303 	adc.w	r3, r2, r3
 8005f22:	657b      	str	r3, [r7, #84]	; 0x54
 8005f24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005f28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005f2c:	f7fe f9a8 	bl	8004280 <__aeabi_uldivmod>
 8005f30:	4602      	mov	r2, r0
 8005f32:	460b      	mov	r3, r1
 8005f34:	4b61      	ldr	r3, [pc, #388]	; (80060bc <UART_SetConfig+0x2d4>)
 8005f36:	fba3 2302 	umull	r2, r3, r3, r2
 8005f3a:	095b      	lsrs	r3, r3, #5
 8005f3c:	011c      	lsls	r4, r3, #4
 8005f3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f42:	2200      	movs	r2, #0
 8005f44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005f48:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005f4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005f50:	4642      	mov	r2, r8
 8005f52:	464b      	mov	r3, r9
 8005f54:	1891      	adds	r1, r2, r2
 8005f56:	64b9      	str	r1, [r7, #72]	; 0x48
 8005f58:	415b      	adcs	r3, r3
 8005f5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005f60:	4641      	mov	r1, r8
 8005f62:	eb12 0a01 	adds.w	sl, r2, r1
 8005f66:	4649      	mov	r1, r9
 8005f68:	eb43 0b01 	adc.w	fp, r3, r1
 8005f6c:	f04f 0200 	mov.w	r2, #0
 8005f70:	f04f 0300 	mov.w	r3, #0
 8005f74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f80:	4692      	mov	sl, r2
 8005f82:	469b      	mov	fp, r3
 8005f84:	4643      	mov	r3, r8
 8005f86:	eb1a 0303 	adds.w	r3, sl, r3
 8005f8a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005f8e:	464b      	mov	r3, r9
 8005f90:	eb4b 0303 	adc.w	r3, fp, r3
 8005f94:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005fa4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005fa8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005fac:	460b      	mov	r3, r1
 8005fae:	18db      	adds	r3, r3, r3
 8005fb0:	643b      	str	r3, [r7, #64]	; 0x40
 8005fb2:	4613      	mov	r3, r2
 8005fb4:	eb42 0303 	adc.w	r3, r2, r3
 8005fb8:	647b      	str	r3, [r7, #68]	; 0x44
 8005fba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005fbe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005fc2:	f7fe f95d 	bl	8004280 <__aeabi_uldivmod>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	460b      	mov	r3, r1
 8005fca:	4611      	mov	r1, r2
 8005fcc:	4b3b      	ldr	r3, [pc, #236]	; (80060bc <UART_SetConfig+0x2d4>)
 8005fce:	fba3 2301 	umull	r2, r3, r3, r1
 8005fd2:	095b      	lsrs	r3, r3, #5
 8005fd4:	2264      	movs	r2, #100	; 0x64
 8005fd6:	fb02 f303 	mul.w	r3, r2, r3
 8005fda:	1acb      	subs	r3, r1, r3
 8005fdc:	00db      	lsls	r3, r3, #3
 8005fde:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005fe2:	4b36      	ldr	r3, [pc, #216]	; (80060bc <UART_SetConfig+0x2d4>)
 8005fe4:	fba3 2302 	umull	r2, r3, r3, r2
 8005fe8:	095b      	lsrs	r3, r3, #5
 8005fea:	005b      	lsls	r3, r3, #1
 8005fec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005ff0:	441c      	add	r4, r3
 8005ff2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ffc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006000:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006004:	4642      	mov	r2, r8
 8006006:	464b      	mov	r3, r9
 8006008:	1891      	adds	r1, r2, r2
 800600a:	63b9      	str	r1, [r7, #56]	; 0x38
 800600c:	415b      	adcs	r3, r3
 800600e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006010:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006014:	4641      	mov	r1, r8
 8006016:	1851      	adds	r1, r2, r1
 8006018:	6339      	str	r1, [r7, #48]	; 0x30
 800601a:	4649      	mov	r1, r9
 800601c:	414b      	adcs	r3, r1
 800601e:	637b      	str	r3, [r7, #52]	; 0x34
 8006020:	f04f 0200 	mov.w	r2, #0
 8006024:	f04f 0300 	mov.w	r3, #0
 8006028:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800602c:	4659      	mov	r1, fp
 800602e:	00cb      	lsls	r3, r1, #3
 8006030:	4651      	mov	r1, sl
 8006032:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006036:	4651      	mov	r1, sl
 8006038:	00ca      	lsls	r2, r1, #3
 800603a:	4610      	mov	r0, r2
 800603c:	4619      	mov	r1, r3
 800603e:	4603      	mov	r3, r0
 8006040:	4642      	mov	r2, r8
 8006042:	189b      	adds	r3, r3, r2
 8006044:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006048:	464b      	mov	r3, r9
 800604a:	460a      	mov	r2, r1
 800604c:	eb42 0303 	adc.w	r3, r2, r3
 8006050:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006060:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006064:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006068:	460b      	mov	r3, r1
 800606a:	18db      	adds	r3, r3, r3
 800606c:	62bb      	str	r3, [r7, #40]	; 0x28
 800606e:	4613      	mov	r3, r2
 8006070:	eb42 0303 	adc.w	r3, r2, r3
 8006074:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006076:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800607a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800607e:	f7fe f8ff 	bl	8004280 <__aeabi_uldivmod>
 8006082:	4602      	mov	r2, r0
 8006084:	460b      	mov	r3, r1
 8006086:	4b0d      	ldr	r3, [pc, #52]	; (80060bc <UART_SetConfig+0x2d4>)
 8006088:	fba3 1302 	umull	r1, r3, r3, r2
 800608c:	095b      	lsrs	r3, r3, #5
 800608e:	2164      	movs	r1, #100	; 0x64
 8006090:	fb01 f303 	mul.w	r3, r1, r3
 8006094:	1ad3      	subs	r3, r2, r3
 8006096:	00db      	lsls	r3, r3, #3
 8006098:	3332      	adds	r3, #50	; 0x32
 800609a:	4a08      	ldr	r2, [pc, #32]	; (80060bc <UART_SetConfig+0x2d4>)
 800609c:	fba2 2303 	umull	r2, r3, r2, r3
 80060a0:	095b      	lsrs	r3, r3, #5
 80060a2:	f003 0207 	and.w	r2, r3, #7
 80060a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4422      	add	r2, r4
 80060ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80060b0:	e106      	b.n	80062c0 <UART_SetConfig+0x4d8>
 80060b2:	bf00      	nop
 80060b4:	40011000 	.word	0x40011000
 80060b8:	40011400 	.word	0x40011400
 80060bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060c4:	2200      	movs	r2, #0
 80060c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80060ca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80060ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80060d2:	4642      	mov	r2, r8
 80060d4:	464b      	mov	r3, r9
 80060d6:	1891      	adds	r1, r2, r2
 80060d8:	6239      	str	r1, [r7, #32]
 80060da:	415b      	adcs	r3, r3
 80060dc:	627b      	str	r3, [r7, #36]	; 0x24
 80060de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060e2:	4641      	mov	r1, r8
 80060e4:	1854      	adds	r4, r2, r1
 80060e6:	4649      	mov	r1, r9
 80060e8:	eb43 0501 	adc.w	r5, r3, r1
 80060ec:	f04f 0200 	mov.w	r2, #0
 80060f0:	f04f 0300 	mov.w	r3, #0
 80060f4:	00eb      	lsls	r3, r5, #3
 80060f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060fa:	00e2      	lsls	r2, r4, #3
 80060fc:	4614      	mov	r4, r2
 80060fe:	461d      	mov	r5, r3
 8006100:	4643      	mov	r3, r8
 8006102:	18e3      	adds	r3, r4, r3
 8006104:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006108:	464b      	mov	r3, r9
 800610a:	eb45 0303 	adc.w	r3, r5, r3
 800610e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	2200      	movs	r2, #0
 800611a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800611e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006122:	f04f 0200 	mov.w	r2, #0
 8006126:	f04f 0300 	mov.w	r3, #0
 800612a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800612e:	4629      	mov	r1, r5
 8006130:	008b      	lsls	r3, r1, #2
 8006132:	4621      	mov	r1, r4
 8006134:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006138:	4621      	mov	r1, r4
 800613a:	008a      	lsls	r2, r1, #2
 800613c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006140:	f7fe f89e 	bl	8004280 <__aeabi_uldivmod>
 8006144:	4602      	mov	r2, r0
 8006146:	460b      	mov	r3, r1
 8006148:	4b60      	ldr	r3, [pc, #384]	; (80062cc <UART_SetConfig+0x4e4>)
 800614a:	fba3 2302 	umull	r2, r3, r3, r2
 800614e:	095b      	lsrs	r3, r3, #5
 8006150:	011c      	lsls	r4, r3, #4
 8006152:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006156:	2200      	movs	r2, #0
 8006158:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800615c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006160:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006164:	4642      	mov	r2, r8
 8006166:	464b      	mov	r3, r9
 8006168:	1891      	adds	r1, r2, r2
 800616a:	61b9      	str	r1, [r7, #24]
 800616c:	415b      	adcs	r3, r3
 800616e:	61fb      	str	r3, [r7, #28]
 8006170:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006174:	4641      	mov	r1, r8
 8006176:	1851      	adds	r1, r2, r1
 8006178:	6139      	str	r1, [r7, #16]
 800617a:	4649      	mov	r1, r9
 800617c:	414b      	adcs	r3, r1
 800617e:	617b      	str	r3, [r7, #20]
 8006180:	f04f 0200 	mov.w	r2, #0
 8006184:	f04f 0300 	mov.w	r3, #0
 8006188:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800618c:	4659      	mov	r1, fp
 800618e:	00cb      	lsls	r3, r1, #3
 8006190:	4651      	mov	r1, sl
 8006192:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006196:	4651      	mov	r1, sl
 8006198:	00ca      	lsls	r2, r1, #3
 800619a:	4610      	mov	r0, r2
 800619c:	4619      	mov	r1, r3
 800619e:	4603      	mov	r3, r0
 80061a0:	4642      	mov	r2, r8
 80061a2:	189b      	adds	r3, r3, r2
 80061a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80061a8:	464b      	mov	r3, r9
 80061aa:	460a      	mov	r2, r1
 80061ac:	eb42 0303 	adc.w	r3, r2, r3
 80061b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80061b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	67bb      	str	r3, [r7, #120]	; 0x78
 80061be:	67fa      	str	r2, [r7, #124]	; 0x7c
 80061c0:	f04f 0200 	mov.w	r2, #0
 80061c4:	f04f 0300 	mov.w	r3, #0
 80061c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80061cc:	4649      	mov	r1, r9
 80061ce:	008b      	lsls	r3, r1, #2
 80061d0:	4641      	mov	r1, r8
 80061d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061d6:	4641      	mov	r1, r8
 80061d8:	008a      	lsls	r2, r1, #2
 80061da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80061de:	f7fe f84f 	bl	8004280 <__aeabi_uldivmod>
 80061e2:	4602      	mov	r2, r0
 80061e4:	460b      	mov	r3, r1
 80061e6:	4611      	mov	r1, r2
 80061e8:	4b38      	ldr	r3, [pc, #224]	; (80062cc <UART_SetConfig+0x4e4>)
 80061ea:	fba3 2301 	umull	r2, r3, r3, r1
 80061ee:	095b      	lsrs	r3, r3, #5
 80061f0:	2264      	movs	r2, #100	; 0x64
 80061f2:	fb02 f303 	mul.w	r3, r2, r3
 80061f6:	1acb      	subs	r3, r1, r3
 80061f8:	011b      	lsls	r3, r3, #4
 80061fa:	3332      	adds	r3, #50	; 0x32
 80061fc:	4a33      	ldr	r2, [pc, #204]	; (80062cc <UART_SetConfig+0x4e4>)
 80061fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006202:	095b      	lsrs	r3, r3, #5
 8006204:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006208:	441c      	add	r4, r3
 800620a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800620e:	2200      	movs	r2, #0
 8006210:	673b      	str	r3, [r7, #112]	; 0x70
 8006212:	677a      	str	r2, [r7, #116]	; 0x74
 8006214:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006218:	4642      	mov	r2, r8
 800621a:	464b      	mov	r3, r9
 800621c:	1891      	adds	r1, r2, r2
 800621e:	60b9      	str	r1, [r7, #8]
 8006220:	415b      	adcs	r3, r3
 8006222:	60fb      	str	r3, [r7, #12]
 8006224:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006228:	4641      	mov	r1, r8
 800622a:	1851      	adds	r1, r2, r1
 800622c:	6039      	str	r1, [r7, #0]
 800622e:	4649      	mov	r1, r9
 8006230:	414b      	adcs	r3, r1
 8006232:	607b      	str	r3, [r7, #4]
 8006234:	f04f 0200 	mov.w	r2, #0
 8006238:	f04f 0300 	mov.w	r3, #0
 800623c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006240:	4659      	mov	r1, fp
 8006242:	00cb      	lsls	r3, r1, #3
 8006244:	4651      	mov	r1, sl
 8006246:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800624a:	4651      	mov	r1, sl
 800624c:	00ca      	lsls	r2, r1, #3
 800624e:	4610      	mov	r0, r2
 8006250:	4619      	mov	r1, r3
 8006252:	4603      	mov	r3, r0
 8006254:	4642      	mov	r2, r8
 8006256:	189b      	adds	r3, r3, r2
 8006258:	66bb      	str	r3, [r7, #104]	; 0x68
 800625a:	464b      	mov	r3, r9
 800625c:	460a      	mov	r2, r1
 800625e:	eb42 0303 	adc.w	r3, r2, r3
 8006262:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	2200      	movs	r2, #0
 800626c:	663b      	str	r3, [r7, #96]	; 0x60
 800626e:	667a      	str	r2, [r7, #100]	; 0x64
 8006270:	f04f 0200 	mov.w	r2, #0
 8006274:	f04f 0300 	mov.w	r3, #0
 8006278:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800627c:	4649      	mov	r1, r9
 800627e:	008b      	lsls	r3, r1, #2
 8006280:	4641      	mov	r1, r8
 8006282:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006286:	4641      	mov	r1, r8
 8006288:	008a      	lsls	r2, r1, #2
 800628a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800628e:	f7fd fff7 	bl	8004280 <__aeabi_uldivmod>
 8006292:	4602      	mov	r2, r0
 8006294:	460b      	mov	r3, r1
 8006296:	4b0d      	ldr	r3, [pc, #52]	; (80062cc <UART_SetConfig+0x4e4>)
 8006298:	fba3 1302 	umull	r1, r3, r3, r2
 800629c:	095b      	lsrs	r3, r3, #5
 800629e:	2164      	movs	r1, #100	; 0x64
 80062a0:	fb01 f303 	mul.w	r3, r1, r3
 80062a4:	1ad3      	subs	r3, r2, r3
 80062a6:	011b      	lsls	r3, r3, #4
 80062a8:	3332      	adds	r3, #50	; 0x32
 80062aa:	4a08      	ldr	r2, [pc, #32]	; (80062cc <UART_SetConfig+0x4e4>)
 80062ac:	fba2 2303 	umull	r2, r3, r2, r3
 80062b0:	095b      	lsrs	r3, r3, #5
 80062b2:	f003 020f 	and.w	r2, r3, #15
 80062b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4422      	add	r2, r4
 80062be:	609a      	str	r2, [r3, #8]
}
 80062c0:	bf00      	nop
 80062c2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80062c6:	46bd      	mov	sp, r7
 80062c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062cc:	51eb851f 	.word	0x51eb851f

080062d0 <std>:
 80062d0:	2300      	movs	r3, #0
 80062d2:	b510      	push	{r4, lr}
 80062d4:	4604      	mov	r4, r0
 80062d6:	e9c0 3300 	strd	r3, r3, [r0]
 80062da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80062de:	6083      	str	r3, [r0, #8]
 80062e0:	8181      	strh	r1, [r0, #12]
 80062e2:	6643      	str	r3, [r0, #100]	; 0x64
 80062e4:	81c2      	strh	r2, [r0, #14]
 80062e6:	6183      	str	r3, [r0, #24]
 80062e8:	4619      	mov	r1, r3
 80062ea:	2208      	movs	r2, #8
 80062ec:	305c      	adds	r0, #92	; 0x5c
 80062ee:	f000 f9f7 	bl	80066e0 <memset>
 80062f2:	4b0d      	ldr	r3, [pc, #52]	; (8006328 <std+0x58>)
 80062f4:	6263      	str	r3, [r4, #36]	; 0x24
 80062f6:	4b0d      	ldr	r3, [pc, #52]	; (800632c <std+0x5c>)
 80062f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80062fa:	4b0d      	ldr	r3, [pc, #52]	; (8006330 <std+0x60>)
 80062fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80062fe:	4b0d      	ldr	r3, [pc, #52]	; (8006334 <std+0x64>)
 8006300:	6323      	str	r3, [r4, #48]	; 0x30
 8006302:	4b0d      	ldr	r3, [pc, #52]	; (8006338 <std+0x68>)
 8006304:	6224      	str	r4, [r4, #32]
 8006306:	429c      	cmp	r4, r3
 8006308:	d006      	beq.n	8006318 <std+0x48>
 800630a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800630e:	4294      	cmp	r4, r2
 8006310:	d002      	beq.n	8006318 <std+0x48>
 8006312:	33d0      	adds	r3, #208	; 0xd0
 8006314:	429c      	cmp	r4, r3
 8006316:	d105      	bne.n	8006324 <std+0x54>
 8006318:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800631c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006320:	f000 ba56 	b.w	80067d0 <__retarget_lock_init_recursive>
 8006324:	bd10      	pop	{r4, pc}
 8006326:	bf00      	nop
 8006328:	08006531 	.word	0x08006531
 800632c:	08006553 	.word	0x08006553
 8006330:	0800658b 	.word	0x0800658b
 8006334:	080065af 	.word	0x080065af
 8006338:	200000dc 	.word	0x200000dc

0800633c <stdio_exit_handler>:
 800633c:	4a02      	ldr	r2, [pc, #8]	; (8006348 <stdio_exit_handler+0xc>)
 800633e:	4903      	ldr	r1, [pc, #12]	; (800634c <stdio_exit_handler+0x10>)
 8006340:	4803      	ldr	r0, [pc, #12]	; (8006350 <stdio_exit_handler+0x14>)
 8006342:	f000 b869 	b.w	8006418 <_fwalk_sglue>
 8006346:	bf00      	nop
 8006348:	2000000c 	.word	0x2000000c
 800634c:	0800707d 	.word	0x0800707d
 8006350:	20000018 	.word	0x20000018

08006354 <cleanup_stdio>:
 8006354:	6841      	ldr	r1, [r0, #4]
 8006356:	4b0c      	ldr	r3, [pc, #48]	; (8006388 <cleanup_stdio+0x34>)
 8006358:	4299      	cmp	r1, r3
 800635a:	b510      	push	{r4, lr}
 800635c:	4604      	mov	r4, r0
 800635e:	d001      	beq.n	8006364 <cleanup_stdio+0x10>
 8006360:	f000 fe8c 	bl	800707c <_fflush_r>
 8006364:	68a1      	ldr	r1, [r4, #8]
 8006366:	4b09      	ldr	r3, [pc, #36]	; (800638c <cleanup_stdio+0x38>)
 8006368:	4299      	cmp	r1, r3
 800636a:	d002      	beq.n	8006372 <cleanup_stdio+0x1e>
 800636c:	4620      	mov	r0, r4
 800636e:	f000 fe85 	bl	800707c <_fflush_r>
 8006372:	68e1      	ldr	r1, [r4, #12]
 8006374:	4b06      	ldr	r3, [pc, #24]	; (8006390 <cleanup_stdio+0x3c>)
 8006376:	4299      	cmp	r1, r3
 8006378:	d004      	beq.n	8006384 <cleanup_stdio+0x30>
 800637a:	4620      	mov	r0, r4
 800637c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006380:	f000 be7c 	b.w	800707c <_fflush_r>
 8006384:	bd10      	pop	{r4, pc}
 8006386:	bf00      	nop
 8006388:	200000dc 	.word	0x200000dc
 800638c:	20000144 	.word	0x20000144
 8006390:	200001ac 	.word	0x200001ac

08006394 <global_stdio_init.part.0>:
 8006394:	b510      	push	{r4, lr}
 8006396:	4b0b      	ldr	r3, [pc, #44]	; (80063c4 <global_stdio_init.part.0+0x30>)
 8006398:	4c0b      	ldr	r4, [pc, #44]	; (80063c8 <global_stdio_init.part.0+0x34>)
 800639a:	4a0c      	ldr	r2, [pc, #48]	; (80063cc <global_stdio_init.part.0+0x38>)
 800639c:	601a      	str	r2, [r3, #0]
 800639e:	4620      	mov	r0, r4
 80063a0:	2200      	movs	r2, #0
 80063a2:	2104      	movs	r1, #4
 80063a4:	f7ff ff94 	bl	80062d0 <std>
 80063a8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80063ac:	2201      	movs	r2, #1
 80063ae:	2109      	movs	r1, #9
 80063b0:	f7ff ff8e 	bl	80062d0 <std>
 80063b4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80063b8:	2202      	movs	r2, #2
 80063ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063be:	2112      	movs	r1, #18
 80063c0:	f7ff bf86 	b.w	80062d0 <std>
 80063c4:	20000214 	.word	0x20000214
 80063c8:	200000dc 	.word	0x200000dc
 80063cc:	0800633d 	.word	0x0800633d

080063d0 <__sfp_lock_acquire>:
 80063d0:	4801      	ldr	r0, [pc, #4]	; (80063d8 <__sfp_lock_acquire+0x8>)
 80063d2:	f000 b9fe 	b.w	80067d2 <__retarget_lock_acquire_recursive>
 80063d6:	bf00      	nop
 80063d8:	2000021d 	.word	0x2000021d

080063dc <__sfp_lock_release>:
 80063dc:	4801      	ldr	r0, [pc, #4]	; (80063e4 <__sfp_lock_release+0x8>)
 80063de:	f000 b9f9 	b.w	80067d4 <__retarget_lock_release_recursive>
 80063e2:	bf00      	nop
 80063e4:	2000021d 	.word	0x2000021d

080063e8 <__sinit>:
 80063e8:	b510      	push	{r4, lr}
 80063ea:	4604      	mov	r4, r0
 80063ec:	f7ff fff0 	bl	80063d0 <__sfp_lock_acquire>
 80063f0:	6a23      	ldr	r3, [r4, #32]
 80063f2:	b11b      	cbz	r3, 80063fc <__sinit+0x14>
 80063f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063f8:	f7ff bff0 	b.w	80063dc <__sfp_lock_release>
 80063fc:	4b04      	ldr	r3, [pc, #16]	; (8006410 <__sinit+0x28>)
 80063fe:	6223      	str	r3, [r4, #32]
 8006400:	4b04      	ldr	r3, [pc, #16]	; (8006414 <__sinit+0x2c>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1f5      	bne.n	80063f4 <__sinit+0xc>
 8006408:	f7ff ffc4 	bl	8006394 <global_stdio_init.part.0>
 800640c:	e7f2      	b.n	80063f4 <__sinit+0xc>
 800640e:	bf00      	nop
 8006410:	08006355 	.word	0x08006355
 8006414:	20000214 	.word	0x20000214

08006418 <_fwalk_sglue>:
 8006418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800641c:	4607      	mov	r7, r0
 800641e:	4688      	mov	r8, r1
 8006420:	4614      	mov	r4, r2
 8006422:	2600      	movs	r6, #0
 8006424:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006428:	f1b9 0901 	subs.w	r9, r9, #1
 800642c:	d505      	bpl.n	800643a <_fwalk_sglue+0x22>
 800642e:	6824      	ldr	r4, [r4, #0]
 8006430:	2c00      	cmp	r4, #0
 8006432:	d1f7      	bne.n	8006424 <_fwalk_sglue+0xc>
 8006434:	4630      	mov	r0, r6
 8006436:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800643a:	89ab      	ldrh	r3, [r5, #12]
 800643c:	2b01      	cmp	r3, #1
 800643e:	d907      	bls.n	8006450 <_fwalk_sglue+0x38>
 8006440:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006444:	3301      	adds	r3, #1
 8006446:	d003      	beq.n	8006450 <_fwalk_sglue+0x38>
 8006448:	4629      	mov	r1, r5
 800644a:	4638      	mov	r0, r7
 800644c:	47c0      	blx	r8
 800644e:	4306      	orrs	r6, r0
 8006450:	3568      	adds	r5, #104	; 0x68
 8006452:	e7e9      	b.n	8006428 <_fwalk_sglue+0x10>

08006454 <iprintf>:
 8006454:	b40f      	push	{r0, r1, r2, r3}
 8006456:	b507      	push	{r0, r1, r2, lr}
 8006458:	4906      	ldr	r1, [pc, #24]	; (8006474 <iprintf+0x20>)
 800645a:	ab04      	add	r3, sp, #16
 800645c:	6808      	ldr	r0, [r1, #0]
 800645e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006462:	6881      	ldr	r1, [r0, #8]
 8006464:	9301      	str	r3, [sp, #4]
 8006466:	f000 fad9 	bl	8006a1c <_vfiprintf_r>
 800646a:	b003      	add	sp, #12
 800646c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006470:	b004      	add	sp, #16
 8006472:	4770      	bx	lr
 8006474:	20000064 	.word	0x20000064

08006478 <_puts_r>:
 8006478:	6a03      	ldr	r3, [r0, #32]
 800647a:	b570      	push	{r4, r5, r6, lr}
 800647c:	6884      	ldr	r4, [r0, #8]
 800647e:	4605      	mov	r5, r0
 8006480:	460e      	mov	r6, r1
 8006482:	b90b      	cbnz	r3, 8006488 <_puts_r+0x10>
 8006484:	f7ff ffb0 	bl	80063e8 <__sinit>
 8006488:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800648a:	07db      	lsls	r3, r3, #31
 800648c:	d405      	bmi.n	800649a <_puts_r+0x22>
 800648e:	89a3      	ldrh	r3, [r4, #12]
 8006490:	0598      	lsls	r0, r3, #22
 8006492:	d402      	bmi.n	800649a <_puts_r+0x22>
 8006494:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006496:	f000 f99c 	bl	80067d2 <__retarget_lock_acquire_recursive>
 800649a:	89a3      	ldrh	r3, [r4, #12]
 800649c:	0719      	lsls	r1, r3, #28
 800649e:	d513      	bpl.n	80064c8 <_puts_r+0x50>
 80064a0:	6923      	ldr	r3, [r4, #16]
 80064a2:	b18b      	cbz	r3, 80064c8 <_puts_r+0x50>
 80064a4:	3e01      	subs	r6, #1
 80064a6:	68a3      	ldr	r3, [r4, #8]
 80064a8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80064ac:	3b01      	subs	r3, #1
 80064ae:	60a3      	str	r3, [r4, #8]
 80064b0:	b9e9      	cbnz	r1, 80064ee <_puts_r+0x76>
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	da2e      	bge.n	8006514 <_puts_r+0x9c>
 80064b6:	4622      	mov	r2, r4
 80064b8:	210a      	movs	r1, #10
 80064ba:	4628      	mov	r0, r5
 80064bc:	f000 f87b 	bl	80065b6 <__swbuf_r>
 80064c0:	3001      	adds	r0, #1
 80064c2:	d007      	beq.n	80064d4 <_puts_r+0x5c>
 80064c4:	250a      	movs	r5, #10
 80064c6:	e007      	b.n	80064d8 <_puts_r+0x60>
 80064c8:	4621      	mov	r1, r4
 80064ca:	4628      	mov	r0, r5
 80064cc:	f000 f8b0 	bl	8006630 <__swsetup_r>
 80064d0:	2800      	cmp	r0, #0
 80064d2:	d0e7      	beq.n	80064a4 <_puts_r+0x2c>
 80064d4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80064d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064da:	07da      	lsls	r2, r3, #31
 80064dc:	d405      	bmi.n	80064ea <_puts_r+0x72>
 80064de:	89a3      	ldrh	r3, [r4, #12]
 80064e0:	059b      	lsls	r3, r3, #22
 80064e2:	d402      	bmi.n	80064ea <_puts_r+0x72>
 80064e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064e6:	f000 f975 	bl	80067d4 <__retarget_lock_release_recursive>
 80064ea:	4628      	mov	r0, r5
 80064ec:	bd70      	pop	{r4, r5, r6, pc}
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	da04      	bge.n	80064fc <_puts_r+0x84>
 80064f2:	69a2      	ldr	r2, [r4, #24]
 80064f4:	429a      	cmp	r2, r3
 80064f6:	dc06      	bgt.n	8006506 <_puts_r+0x8e>
 80064f8:	290a      	cmp	r1, #10
 80064fa:	d004      	beq.n	8006506 <_puts_r+0x8e>
 80064fc:	6823      	ldr	r3, [r4, #0]
 80064fe:	1c5a      	adds	r2, r3, #1
 8006500:	6022      	str	r2, [r4, #0]
 8006502:	7019      	strb	r1, [r3, #0]
 8006504:	e7cf      	b.n	80064a6 <_puts_r+0x2e>
 8006506:	4622      	mov	r2, r4
 8006508:	4628      	mov	r0, r5
 800650a:	f000 f854 	bl	80065b6 <__swbuf_r>
 800650e:	3001      	adds	r0, #1
 8006510:	d1c9      	bne.n	80064a6 <_puts_r+0x2e>
 8006512:	e7df      	b.n	80064d4 <_puts_r+0x5c>
 8006514:	6823      	ldr	r3, [r4, #0]
 8006516:	250a      	movs	r5, #10
 8006518:	1c5a      	adds	r2, r3, #1
 800651a:	6022      	str	r2, [r4, #0]
 800651c:	701d      	strb	r5, [r3, #0]
 800651e:	e7db      	b.n	80064d8 <_puts_r+0x60>

08006520 <puts>:
 8006520:	4b02      	ldr	r3, [pc, #8]	; (800652c <puts+0xc>)
 8006522:	4601      	mov	r1, r0
 8006524:	6818      	ldr	r0, [r3, #0]
 8006526:	f7ff bfa7 	b.w	8006478 <_puts_r>
 800652a:	bf00      	nop
 800652c:	20000064 	.word	0x20000064

08006530 <__sread>:
 8006530:	b510      	push	{r4, lr}
 8006532:	460c      	mov	r4, r1
 8006534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006538:	f000 f8fc 	bl	8006734 <_read_r>
 800653c:	2800      	cmp	r0, #0
 800653e:	bfab      	itete	ge
 8006540:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006542:	89a3      	ldrhlt	r3, [r4, #12]
 8006544:	181b      	addge	r3, r3, r0
 8006546:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800654a:	bfac      	ite	ge
 800654c:	6563      	strge	r3, [r4, #84]	; 0x54
 800654e:	81a3      	strhlt	r3, [r4, #12]
 8006550:	bd10      	pop	{r4, pc}

08006552 <__swrite>:
 8006552:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006556:	461f      	mov	r7, r3
 8006558:	898b      	ldrh	r3, [r1, #12]
 800655a:	05db      	lsls	r3, r3, #23
 800655c:	4605      	mov	r5, r0
 800655e:	460c      	mov	r4, r1
 8006560:	4616      	mov	r6, r2
 8006562:	d505      	bpl.n	8006570 <__swrite+0x1e>
 8006564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006568:	2302      	movs	r3, #2
 800656a:	2200      	movs	r2, #0
 800656c:	f000 f8d0 	bl	8006710 <_lseek_r>
 8006570:	89a3      	ldrh	r3, [r4, #12]
 8006572:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006576:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800657a:	81a3      	strh	r3, [r4, #12]
 800657c:	4632      	mov	r2, r6
 800657e:	463b      	mov	r3, r7
 8006580:	4628      	mov	r0, r5
 8006582:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006586:	f000 b8e7 	b.w	8006758 <_write_r>

0800658a <__sseek>:
 800658a:	b510      	push	{r4, lr}
 800658c:	460c      	mov	r4, r1
 800658e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006592:	f000 f8bd 	bl	8006710 <_lseek_r>
 8006596:	1c43      	adds	r3, r0, #1
 8006598:	89a3      	ldrh	r3, [r4, #12]
 800659a:	bf15      	itete	ne
 800659c:	6560      	strne	r0, [r4, #84]	; 0x54
 800659e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80065a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80065a6:	81a3      	strheq	r3, [r4, #12]
 80065a8:	bf18      	it	ne
 80065aa:	81a3      	strhne	r3, [r4, #12]
 80065ac:	bd10      	pop	{r4, pc}

080065ae <__sclose>:
 80065ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065b2:	f000 b89d 	b.w	80066f0 <_close_r>

080065b6 <__swbuf_r>:
 80065b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065b8:	460e      	mov	r6, r1
 80065ba:	4614      	mov	r4, r2
 80065bc:	4605      	mov	r5, r0
 80065be:	b118      	cbz	r0, 80065c8 <__swbuf_r+0x12>
 80065c0:	6a03      	ldr	r3, [r0, #32]
 80065c2:	b90b      	cbnz	r3, 80065c8 <__swbuf_r+0x12>
 80065c4:	f7ff ff10 	bl	80063e8 <__sinit>
 80065c8:	69a3      	ldr	r3, [r4, #24]
 80065ca:	60a3      	str	r3, [r4, #8]
 80065cc:	89a3      	ldrh	r3, [r4, #12]
 80065ce:	071a      	lsls	r2, r3, #28
 80065d0:	d525      	bpl.n	800661e <__swbuf_r+0x68>
 80065d2:	6923      	ldr	r3, [r4, #16]
 80065d4:	b31b      	cbz	r3, 800661e <__swbuf_r+0x68>
 80065d6:	6823      	ldr	r3, [r4, #0]
 80065d8:	6922      	ldr	r2, [r4, #16]
 80065da:	1a98      	subs	r0, r3, r2
 80065dc:	6963      	ldr	r3, [r4, #20]
 80065de:	b2f6      	uxtb	r6, r6
 80065e0:	4283      	cmp	r3, r0
 80065e2:	4637      	mov	r7, r6
 80065e4:	dc04      	bgt.n	80065f0 <__swbuf_r+0x3a>
 80065e6:	4621      	mov	r1, r4
 80065e8:	4628      	mov	r0, r5
 80065ea:	f000 fd47 	bl	800707c <_fflush_r>
 80065ee:	b9e0      	cbnz	r0, 800662a <__swbuf_r+0x74>
 80065f0:	68a3      	ldr	r3, [r4, #8]
 80065f2:	3b01      	subs	r3, #1
 80065f4:	60a3      	str	r3, [r4, #8]
 80065f6:	6823      	ldr	r3, [r4, #0]
 80065f8:	1c5a      	adds	r2, r3, #1
 80065fa:	6022      	str	r2, [r4, #0]
 80065fc:	701e      	strb	r6, [r3, #0]
 80065fe:	6962      	ldr	r2, [r4, #20]
 8006600:	1c43      	adds	r3, r0, #1
 8006602:	429a      	cmp	r2, r3
 8006604:	d004      	beq.n	8006610 <__swbuf_r+0x5a>
 8006606:	89a3      	ldrh	r3, [r4, #12]
 8006608:	07db      	lsls	r3, r3, #31
 800660a:	d506      	bpl.n	800661a <__swbuf_r+0x64>
 800660c:	2e0a      	cmp	r6, #10
 800660e:	d104      	bne.n	800661a <__swbuf_r+0x64>
 8006610:	4621      	mov	r1, r4
 8006612:	4628      	mov	r0, r5
 8006614:	f000 fd32 	bl	800707c <_fflush_r>
 8006618:	b938      	cbnz	r0, 800662a <__swbuf_r+0x74>
 800661a:	4638      	mov	r0, r7
 800661c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800661e:	4621      	mov	r1, r4
 8006620:	4628      	mov	r0, r5
 8006622:	f000 f805 	bl	8006630 <__swsetup_r>
 8006626:	2800      	cmp	r0, #0
 8006628:	d0d5      	beq.n	80065d6 <__swbuf_r+0x20>
 800662a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800662e:	e7f4      	b.n	800661a <__swbuf_r+0x64>

08006630 <__swsetup_r>:
 8006630:	b538      	push	{r3, r4, r5, lr}
 8006632:	4b2a      	ldr	r3, [pc, #168]	; (80066dc <__swsetup_r+0xac>)
 8006634:	4605      	mov	r5, r0
 8006636:	6818      	ldr	r0, [r3, #0]
 8006638:	460c      	mov	r4, r1
 800663a:	b118      	cbz	r0, 8006644 <__swsetup_r+0x14>
 800663c:	6a03      	ldr	r3, [r0, #32]
 800663e:	b90b      	cbnz	r3, 8006644 <__swsetup_r+0x14>
 8006640:	f7ff fed2 	bl	80063e8 <__sinit>
 8006644:	89a3      	ldrh	r3, [r4, #12]
 8006646:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800664a:	0718      	lsls	r0, r3, #28
 800664c:	d422      	bmi.n	8006694 <__swsetup_r+0x64>
 800664e:	06d9      	lsls	r1, r3, #27
 8006650:	d407      	bmi.n	8006662 <__swsetup_r+0x32>
 8006652:	2309      	movs	r3, #9
 8006654:	602b      	str	r3, [r5, #0]
 8006656:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800665a:	81a3      	strh	r3, [r4, #12]
 800665c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006660:	e034      	b.n	80066cc <__swsetup_r+0x9c>
 8006662:	0758      	lsls	r0, r3, #29
 8006664:	d512      	bpl.n	800668c <__swsetup_r+0x5c>
 8006666:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006668:	b141      	cbz	r1, 800667c <__swsetup_r+0x4c>
 800666a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800666e:	4299      	cmp	r1, r3
 8006670:	d002      	beq.n	8006678 <__swsetup_r+0x48>
 8006672:	4628      	mov	r0, r5
 8006674:	f000 f8b0 	bl	80067d8 <_free_r>
 8006678:	2300      	movs	r3, #0
 800667a:	6363      	str	r3, [r4, #52]	; 0x34
 800667c:	89a3      	ldrh	r3, [r4, #12]
 800667e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006682:	81a3      	strh	r3, [r4, #12]
 8006684:	2300      	movs	r3, #0
 8006686:	6063      	str	r3, [r4, #4]
 8006688:	6923      	ldr	r3, [r4, #16]
 800668a:	6023      	str	r3, [r4, #0]
 800668c:	89a3      	ldrh	r3, [r4, #12]
 800668e:	f043 0308 	orr.w	r3, r3, #8
 8006692:	81a3      	strh	r3, [r4, #12]
 8006694:	6923      	ldr	r3, [r4, #16]
 8006696:	b94b      	cbnz	r3, 80066ac <__swsetup_r+0x7c>
 8006698:	89a3      	ldrh	r3, [r4, #12]
 800669a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800669e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066a2:	d003      	beq.n	80066ac <__swsetup_r+0x7c>
 80066a4:	4621      	mov	r1, r4
 80066a6:	4628      	mov	r0, r5
 80066a8:	f000 fd36 	bl	8007118 <__smakebuf_r>
 80066ac:	89a0      	ldrh	r0, [r4, #12]
 80066ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80066b2:	f010 0301 	ands.w	r3, r0, #1
 80066b6:	d00a      	beq.n	80066ce <__swsetup_r+0x9e>
 80066b8:	2300      	movs	r3, #0
 80066ba:	60a3      	str	r3, [r4, #8]
 80066bc:	6963      	ldr	r3, [r4, #20]
 80066be:	425b      	negs	r3, r3
 80066c0:	61a3      	str	r3, [r4, #24]
 80066c2:	6923      	ldr	r3, [r4, #16]
 80066c4:	b943      	cbnz	r3, 80066d8 <__swsetup_r+0xa8>
 80066c6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80066ca:	d1c4      	bne.n	8006656 <__swsetup_r+0x26>
 80066cc:	bd38      	pop	{r3, r4, r5, pc}
 80066ce:	0781      	lsls	r1, r0, #30
 80066d0:	bf58      	it	pl
 80066d2:	6963      	ldrpl	r3, [r4, #20]
 80066d4:	60a3      	str	r3, [r4, #8]
 80066d6:	e7f4      	b.n	80066c2 <__swsetup_r+0x92>
 80066d8:	2000      	movs	r0, #0
 80066da:	e7f7      	b.n	80066cc <__swsetup_r+0x9c>
 80066dc:	20000064 	.word	0x20000064

080066e0 <memset>:
 80066e0:	4402      	add	r2, r0
 80066e2:	4603      	mov	r3, r0
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d100      	bne.n	80066ea <memset+0xa>
 80066e8:	4770      	bx	lr
 80066ea:	f803 1b01 	strb.w	r1, [r3], #1
 80066ee:	e7f9      	b.n	80066e4 <memset+0x4>

080066f0 <_close_r>:
 80066f0:	b538      	push	{r3, r4, r5, lr}
 80066f2:	4d06      	ldr	r5, [pc, #24]	; (800670c <_close_r+0x1c>)
 80066f4:	2300      	movs	r3, #0
 80066f6:	4604      	mov	r4, r0
 80066f8:	4608      	mov	r0, r1
 80066fa:	602b      	str	r3, [r5, #0]
 80066fc:	f7fe f99e 	bl	8004a3c <_close>
 8006700:	1c43      	adds	r3, r0, #1
 8006702:	d102      	bne.n	800670a <_close_r+0x1a>
 8006704:	682b      	ldr	r3, [r5, #0]
 8006706:	b103      	cbz	r3, 800670a <_close_r+0x1a>
 8006708:	6023      	str	r3, [r4, #0]
 800670a:	bd38      	pop	{r3, r4, r5, pc}
 800670c:	20000218 	.word	0x20000218

08006710 <_lseek_r>:
 8006710:	b538      	push	{r3, r4, r5, lr}
 8006712:	4d07      	ldr	r5, [pc, #28]	; (8006730 <_lseek_r+0x20>)
 8006714:	4604      	mov	r4, r0
 8006716:	4608      	mov	r0, r1
 8006718:	4611      	mov	r1, r2
 800671a:	2200      	movs	r2, #0
 800671c:	602a      	str	r2, [r5, #0]
 800671e:	461a      	mov	r2, r3
 8006720:	f7fe f9b3 	bl	8004a8a <_lseek>
 8006724:	1c43      	adds	r3, r0, #1
 8006726:	d102      	bne.n	800672e <_lseek_r+0x1e>
 8006728:	682b      	ldr	r3, [r5, #0]
 800672a:	b103      	cbz	r3, 800672e <_lseek_r+0x1e>
 800672c:	6023      	str	r3, [r4, #0]
 800672e:	bd38      	pop	{r3, r4, r5, pc}
 8006730:	20000218 	.word	0x20000218

08006734 <_read_r>:
 8006734:	b538      	push	{r3, r4, r5, lr}
 8006736:	4d07      	ldr	r5, [pc, #28]	; (8006754 <_read_r+0x20>)
 8006738:	4604      	mov	r4, r0
 800673a:	4608      	mov	r0, r1
 800673c:	4611      	mov	r1, r2
 800673e:	2200      	movs	r2, #0
 8006740:	602a      	str	r2, [r5, #0]
 8006742:	461a      	mov	r2, r3
 8006744:	f7fe f95d 	bl	8004a02 <_read>
 8006748:	1c43      	adds	r3, r0, #1
 800674a:	d102      	bne.n	8006752 <_read_r+0x1e>
 800674c:	682b      	ldr	r3, [r5, #0]
 800674e:	b103      	cbz	r3, 8006752 <_read_r+0x1e>
 8006750:	6023      	str	r3, [r4, #0]
 8006752:	bd38      	pop	{r3, r4, r5, pc}
 8006754:	20000218 	.word	0x20000218

08006758 <_write_r>:
 8006758:	b538      	push	{r3, r4, r5, lr}
 800675a:	4d07      	ldr	r5, [pc, #28]	; (8006778 <_write_r+0x20>)
 800675c:	4604      	mov	r4, r0
 800675e:	4608      	mov	r0, r1
 8006760:	4611      	mov	r1, r2
 8006762:	2200      	movs	r2, #0
 8006764:	602a      	str	r2, [r5, #0]
 8006766:	461a      	mov	r2, r3
 8006768:	f7fd ff08 	bl	800457c <_write>
 800676c:	1c43      	adds	r3, r0, #1
 800676e:	d102      	bne.n	8006776 <_write_r+0x1e>
 8006770:	682b      	ldr	r3, [r5, #0]
 8006772:	b103      	cbz	r3, 8006776 <_write_r+0x1e>
 8006774:	6023      	str	r3, [r4, #0]
 8006776:	bd38      	pop	{r3, r4, r5, pc}
 8006778:	20000218 	.word	0x20000218

0800677c <__errno>:
 800677c:	4b01      	ldr	r3, [pc, #4]	; (8006784 <__errno+0x8>)
 800677e:	6818      	ldr	r0, [r3, #0]
 8006780:	4770      	bx	lr
 8006782:	bf00      	nop
 8006784:	20000064 	.word	0x20000064

08006788 <__libc_init_array>:
 8006788:	b570      	push	{r4, r5, r6, lr}
 800678a:	4d0d      	ldr	r5, [pc, #52]	; (80067c0 <__libc_init_array+0x38>)
 800678c:	4c0d      	ldr	r4, [pc, #52]	; (80067c4 <__libc_init_array+0x3c>)
 800678e:	1b64      	subs	r4, r4, r5
 8006790:	10a4      	asrs	r4, r4, #2
 8006792:	2600      	movs	r6, #0
 8006794:	42a6      	cmp	r6, r4
 8006796:	d109      	bne.n	80067ac <__libc_init_array+0x24>
 8006798:	4d0b      	ldr	r5, [pc, #44]	; (80067c8 <__libc_init_array+0x40>)
 800679a:	4c0c      	ldr	r4, [pc, #48]	; (80067cc <__libc_init_array+0x44>)
 800679c:	f000 fd2a 	bl	80071f4 <_init>
 80067a0:	1b64      	subs	r4, r4, r5
 80067a2:	10a4      	asrs	r4, r4, #2
 80067a4:	2600      	movs	r6, #0
 80067a6:	42a6      	cmp	r6, r4
 80067a8:	d105      	bne.n	80067b6 <__libc_init_array+0x2e>
 80067aa:	bd70      	pop	{r4, r5, r6, pc}
 80067ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80067b0:	4798      	blx	r3
 80067b2:	3601      	adds	r6, #1
 80067b4:	e7ee      	b.n	8006794 <__libc_init_array+0xc>
 80067b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80067ba:	4798      	blx	r3
 80067bc:	3601      	adds	r6, #1
 80067be:	e7f2      	b.n	80067a6 <__libc_init_array+0x1e>
 80067c0:	08007294 	.word	0x08007294
 80067c4:	08007294 	.word	0x08007294
 80067c8:	08007294 	.word	0x08007294
 80067cc:	08007298 	.word	0x08007298

080067d0 <__retarget_lock_init_recursive>:
 80067d0:	4770      	bx	lr

080067d2 <__retarget_lock_acquire_recursive>:
 80067d2:	4770      	bx	lr

080067d4 <__retarget_lock_release_recursive>:
 80067d4:	4770      	bx	lr
	...

080067d8 <_free_r>:
 80067d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80067da:	2900      	cmp	r1, #0
 80067dc:	d044      	beq.n	8006868 <_free_r+0x90>
 80067de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067e2:	9001      	str	r0, [sp, #4]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	f1a1 0404 	sub.w	r4, r1, #4
 80067ea:	bfb8      	it	lt
 80067ec:	18e4      	addlt	r4, r4, r3
 80067ee:	f000 f8df 	bl	80069b0 <__malloc_lock>
 80067f2:	4a1e      	ldr	r2, [pc, #120]	; (800686c <_free_r+0x94>)
 80067f4:	9801      	ldr	r0, [sp, #4]
 80067f6:	6813      	ldr	r3, [r2, #0]
 80067f8:	b933      	cbnz	r3, 8006808 <_free_r+0x30>
 80067fa:	6063      	str	r3, [r4, #4]
 80067fc:	6014      	str	r4, [r2, #0]
 80067fe:	b003      	add	sp, #12
 8006800:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006804:	f000 b8da 	b.w	80069bc <__malloc_unlock>
 8006808:	42a3      	cmp	r3, r4
 800680a:	d908      	bls.n	800681e <_free_r+0x46>
 800680c:	6825      	ldr	r5, [r4, #0]
 800680e:	1961      	adds	r1, r4, r5
 8006810:	428b      	cmp	r3, r1
 8006812:	bf01      	itttt	eq
 8006814:	6819      	ldreq	r1, [r3, #0]
 8006816:	685b      	ldreq	r3, [r3, #4]
 8006818:	1949      	addeq	r1, r1, r5
 800681a:	6021      	streq	r1, [r4, #0]
 800681c:	e7ed      	b.n	80067fa <_free_r+0x22>
 800681e:	461a      	mov	r2, r3
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	b10b      	cbz	r3, 8006828 <_free_r+0x50>
 8006824:	42a3      	cmp	r3, r4
 8006826:	d9fa      	bls.n	800681e <_free_r+0x46>
 8006828:	6811      	ldr	r1, [r2, #0]
 800682a:	1855      	adds	r5, r2, r1
 800682c:	42a5      	cmp	r5, r4
 800682e:	d10b      	bne.n	8006848 <_free_r+0x70>
 8006830:	6824      	ldr	r4, [r4, #0]
 8006832:	4421      	add	r1, r4
 8006834:	1854      	adds	r4, r2, r1
 8006836:	42a3      	cmp	r3, r4
 8006838:	6011      	str	r1, [r2, #0]
 800683a:	d1e0      	bne.n	80067fe <_free_r+0x26>
 800683c:	681c      	ldr	r4, [r3, #0]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	6053      	str	r3, [r2, #4]
 8006842:	440c      	add	r4, r1
 8006844:	6014      	str	r4, [r2, #0]
 8006846:	e7da      	b.n	80067fe <_free_r+0x26>
 8006848:	d902      	bls.n	8006850 <_free_r+0x78>
 800684a:	230c      	movs	r3, #12
 800684c:	6003      	str	r3, [r0, #0]
 800684e:	e7d6      	b.n	80067fe <_free_r+0x26>
 8006850:	6825      	ldr	r5, [r4, #0]
 8006852:	1961      	adds	r1, r4, r5
 8006854:	428b      	cmp	r3, r1
 8006856:	bf04      	itt	eq
 8006858:	6819      	ldreq	r1, [r3, #0]
 800685a:	685b      	ldreq	r3, [r3, #4]
 800685c:	6063      	str	r3, [r4, #4]
 800685e:	bf04      	itt	eq
 8006860:	1949      	addeq	r1, r1, r5
 8006862:	6021      	streq	r1, [r4, #0]
 8006864:	6054      	str	r4, [r2, #4]
 8006866:	e7ca      	b.n	80067fe <_free_r+0x26>
 8006868:	b003      	add	sp, #12
 800686a:	bd30      	pop	{r4, r5, pc}
 800686c:	20000220 	.word	0x20000220

08006870 <sbrk_aligned>:
 8006870:	b570      	push	{r4, r5, r6, lr}
 8006872:	4e0e      	ldr	r6, [pc, #56]	; (80068ac <sbrk_aligned+0x3c>)
 8006874:	460c      	mov	r4, r1
 8006876:	6831      	ldr	r1, [r6, #0]
 8006878:	4605      	mov	r5, r0
 800687a:	b911      	cbnz	r1, 8006882 <sbrk_aligned+0x12>
 800687c:	f000 fcaa 	bl	80071d4 <_sbrk_r>
 8006880:	6030      	str	r0, [r6, #0]
 8006882:	4621      	mov	r1, r4
 8006884:	4628      	mov	r0, r5
 8006886:	f000 fca5 	bl	80071d4 <_sbrk_r>
 800688a:	1c43      	adds	r3, r0, #1
 800688c:	d00a      	beq.n	80068a4 <sbrk_aligned+0x34>
 800688e:	1cc4      	adds	r4, r0, #3
 8006890:	f024 0403 	bic.w	r4, r4, #3
 8006894:	42a0      	cmp	r0, r4
 8006896:	d007      	beq.n	80068a8 <sbrk_aligned+0x38>
 8006898:	1a21      	subs	r1, r4, r0
 800689a:	4628      	mov	r0, r5
 800689c:	f000 fc9a 	bl	80071d4 <_sbrk_r>
 80068a0:	3001      	adds	r0, #1
 80068a2:	d101      	bne.n	80068a8 <sbrk_aligned+0x38>
 80068a4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80068a8:	4620      	mov	r0, r4
 80068aa:	bd70      	pop	{r4, r5, r6, pc}
 80068ac:	20000224 	.word	0x20000224

080068b0 <_malloc_r>:
 80068b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068b4:	1ccd      	adds	r5, r1, #3
 80068b6:	f025 0503 	bic.w	r5, r5, #3
 80068ba:	3508      	adds	r5, #8
 80068bc:	2d0c      	cmp	r5, #12
 80068be:	bf38      	it	cc
 80068c0:	250c      	movcc	r5, #12
 80068c2:	2d00      	cmp	r5, #0
 80068c4:	4607      	mov	r7, r0
 80068c6:	db01      	blt.n	80068cc <_malloc_r+0x1c>
 80068c8:	42a9      	cmp	r1, r5
 80068ca:	d905      	bls.n	80068d8 <_malloc_r+0x28>
 80068cc:	230c      	movs	r3, #12
 80068ce:	603b      	str	r3, [r7, #0]
 80068d0:	2600      	movs	r6, #0
 80068d2:	4630      	mov	r0, r6
 80068d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068d8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80069ac <_malloc_r+0xfc>
 80068dc:	f000 f868 	bl	80069b0 <__malloc_lock>
 80068e0:	f8d8 3000 	ldr.w	r3, [r8]
 80068e4:	461c      	mov	r4, r3
 80068e6:	bb5c      	cbnz	r4, 8006940 <_malloc_r+0x90>
 80068e8:	4629      	mov	r1, r5
 80068ea:	4638      	mov	r0, r7
 80068ec:	f7ff ffc0 	bl	8006870 <sbrk_aligned>
 80068f0:	1c43      	adds	r3, r0, #1
 80068f2:	4604      	mov	r4, r0
 80068f4:	d155      	bne.n	80069a2 <_malloc_r+0xf2>
 80068f6:	f8d8 4000 	ldr.w	r4, [r8]
 80068fa:	4626      	mov	r6, r4
 80068fc:	2e00      	cmp	r6, #0
 80068fe:	d145      	bne.n	800698c <_malloc_r+0xdc>
 8006900:	2c00      	cmp	r4, #0
 8006902:	d048      	beq.n	8006996 <_malloc_r+0xe6>
 8006904:	6823      	ldr	r3, [r4, #0]
 8006906:	4631      	mov	r1, r6
 8006908:	4638      	mov	r0, r7
 800690a:	eb04 0903 	add.w	r9, r4, r3
 800690e:	f000 fc61 	bl	80071d4 <_sbrk_r>
 8006912:	4581      	cmp	r9, r0
 8006914:	d13f      	bne.n	8006996 <_malloc_r+0xe6>
 8006916:	6821      	ldr	r1, [r4, #0]
 8006918:	1a6d      	subs	r5, r5, r1
 800691a:	4629      	mov	r1, r5
 800691c:	4638      	mov	r0, r7
 800691e:	f7ff ffa7 	bl	8006870 <sbrk_aligned>
 8006922:	3001      	adds	r0, #1
 8006924:	d037      	beq.n	8006996 <_malloc_r+0xe6>
 8006926:	6823      	ldr	r3, [r4, #0]
 8006928:	442b      	add	r3, r5
 800692a:	6023      	str	r3, [r4, #0]
 800692c:	f8d8 3000 	ldr.w	r3, [r8]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d038      	beq.n	80069a6 <_malloc_r+0xf6>
 8006934:	685a      	ldr	r2, [r3, #4]
 8006936:	42a2      	cmp	r2, r4
 8006938:	d12b      	bne.n	8006992 <_malloc_r+0xe2>
 800693a:	2200      	movs	r2, #0
 800693c:	605a      	str	r2, [r3, #4]
 800693e:	e00f      	b.n	8006960 <_malloc_r+0xb0>
 8006940:	6822      	ldr	r2, [r4, #0]
 8006942:	1b52      	subs	r2, r2, r5
 8006944:	d41f      	bmi.n	8006986 <_malloc_r+0xd6>
 8006946:	2a0b      	cmp	r2, #11
 8006948:	d917      	bls.n	800697a <_malloc_r+0xca>
 800694a:	1961      	adds	r1, r4, r5
 800694c:	42a3      	cmp	r3, r4
 800694e:	6025      	str	r5, [r4, #0]
 8006950:	bf18      	it	ne
 8006952:	6059      	strne	r1, [r3, #4]
 8006954:	6863      	ldr	r3, [r4, #4]
 8006956:	bf08      	it	eq
 8006958:	f8c8 1000 	streq.w	r1, [r8]
 800695c:	5162      	str	r2, [r4, r5]
 800695e:	604b      	str	r3, [r1, #4]
 8006960:	4638      	mov	r0, r7
 8006962:	f104 060b 	add.w	r6, r4, #11
 8006966:	f000 f829 	bl	80069bc <__malloc_unlock>
 800696a:	f026 0607 	bic.w	r6, r6, #7
 800696e:	1d23      	adds	r3, r4, #4
 8006970:	1af2      	subs	r2, r6, r3
 8006972:	d0ae      	beq.n	80068d2 <_malloc_r+0x22>
 8006974:	1b9b      	subs	r3, r3, r6
 8006976:	50a3      	str	r3, [r4, r2]
 8006978:	e7ab      	b.n	80068d2 <_malloc_r+0x22>
 800697a:	42a3      	cmp	r3, r4
 800697c:	6862      	ldr	r2, [r4, #4]
 800697e:	d1dd      	bne.n	800693c <_malloc_r+0x8c>
 8006980:	f8c8 2000 	str.w	r2, [r8]
 8006984:	e7ec      	b.n	8006960 <_malloc_r+0xb0>
 8006986:	4623      	mov	r3, r4
 8006988:	6864      	ldr	r4, [r4, #4]
 800698a:	e7ac      	b.n	80068e6 <_malloc_r+0x36>
 800698c:	4634      	mov	r4, r6
 800698e:	6876      	ldr	r6, [r6, #4]
 8006990:	e7b4      	b.n	80068fc <_malloc_r+0x4c>
 8006992:	4613      	mov	r3, r2
 8006994:	e7cc      	b.n	8006930 <_malloc_r+0x80>
 8006996:	230c      	movs	r3, #12
 8006998:	603b      	str	r3, [r7, #0]
 800699a:	4638      	mov	r0, r7
 800699c:	f000 f80e 	bl	80069bc <__malloc_unlock>
 80069a0:	e797      	b.n	80068d2 <_malloc_r+0x22>
 80069a2:	6025      	str	r5, [r4, #0]
 80069a4:	e7dc      	b.n	8006960 <_malloc_r+0xb0>
 80069a6:	605b      	str	r3, [r3, #4]
 80069a8:	deff      	udf	#255	; 0xff
 80069aa:	bf00      	nop
 80069ac:	20000220 	.word	0x20000220

080069b0 <__malloc_lock>:
 80069b0:	4801      	ldr	r0, [pc, #4]	; (80069b8 <__malloc_lock+0x8>)
 80069b2:	f7ff bf0e 	b.w	80067d2 <__retarget_lock_acquire_recursive>
 80069b6:	bf00      	nop
 80069b8:	2000021c 	.word	0x2000021c

080069bc <__malloc_unlock>:
 80069bc:	4801      	ldr	r0, [pc, #4]	; (80069c4 <__malloc_unlock+0x8>)
 80069be:	f7ff bf09 	b.w	80067d4 <__retarget_lock_release_recursive>
 80069c2:	bf00      	nop
 80069c4:	2000021c 	.word	0x2000021c

080069c8 <__sfputc_r>:
 80069c8:	6893      	ldr	r3, [r2, #8]
 80069ca:	3b01      	subs	r3, #1
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	b410      	push	{r4}
 80069d0:	6093      	str	r3, [r2, #8]
 80069d2:	da08      	bge.n	80069e6 <__sfputc_r+0x1e>
 80069d4:	6994      	ldr	r4, [r2, #24]
 80069d6:	42a3      	cmp	r3, r4
 80069d8:	db01      	blt.n	80069de <__sfputc_r+0x16>
 80069da:	290a      	cmp	r1, #10
 80069dc:	d103      	bne.n	80069e6 <__sfputc_r+0x1e>
 80069de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069e2:	f7ff bde8 	b.w	80065b6 <__swbuf_r>
 80069e6:	6813      	ldr	r3, [r2, #0]
 80069e8:	1c58      	adds	r0, r3, #1
 80069ea:	6010      	str	r0, [r2, #0]
 80069ec:	7019      	strb	r1, [r3, #0]
 80069ee:	4608      	mov	r0, r1
 80069f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069f4:	4770      	bx	lr

080069f6 <__sfputs_r>:
 80069f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069f8:	4606      	mov	r6, r0
 80069fa:	460f      	mov	r7, r1
 80069fc:	4614      	mov	r4, r2
 80069fe:	18d5      	adds	r5, r2, r3
 8006a00:	42ac      	cmp	r4, r5
 8006a02:	d101      	bne.n	8006a08 <__sfputs_r+0x12>
 8006a04:	2000      	movs	r0, #0
 8006a06:	e007      	b.n	8006a18 <__sfputs_r+0x22>
 8006a08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a0c:	463a      	mov	r2, r7
 8006a0e:	4630      	mov	r0, r6
 8006a10:	f7ff ffda 	bl	80069c8 <__sfputc_r>
 8006a14:	1c43      	adds	r3, r0, #1
 8006a16:	d1f3      	bne.n	8006a00 <__sfputs_r+0xa>
 8006a18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006a1c <_vfiprintf_r>:
 8006a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a20:	460d      	mov	r5, r1
 8006a22:	b09d      	sub	sp, #116	; 0x74
 8006a24:	4614      	mov	r4, r2
 8006a26:	4698      	mov	r8, r3
 8006a28:	4606      	mov	r6, r0
 8006a2a:	b118      	cbz	r0, 8006a34 <_vfiprintf_r+0x18>
 8006a2c:	6a03      	ldr	r3, [r0, #32]
 8006a2e:	b90b      	cbnz	r3, 8006a34 <_vfiprintf_r+0x18>
 8006a30:	f7ff fcda 	bl	80063e8 <__sinit>
 8006a34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a36:	07d9      	lsls	r1, r3, #31
 8006a38:	d405      	bmi.n	8006a46 <_vfiprintf_r+0x2a>
 8006a3a:	89ab      	ldrh	r3, [r5, #12]
 8006a3c:	059a      	lsls	r2, r3, #22
 8006a3e:	d402      	bmi.n	8006a46 <_vfiprintf_r+0x2a>
 8006a40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a42:	f7ff fec6 	bl	80067d2 <__retarget_lock_acquire_recursive>
 8006a46:	89ab      	ldrh	r3, [r5, #12]
 8006a48:	071b      	lsls	r3, r3, #28
 8006a4a:	d501      	bpl.n	8006a50 <_vfiprintf_r+0x34>
 8006a4c:	692b      	ldr	r3, [r5, #16]
 8006a4e:	b99b      	cbnz	r3, 8006a78 <_vfiprintf_r+0x5c>
 8006a50:	4629      	mov	r1, r5
 8006a52:	4630      	mov	r0, r6
 8006a54:	f7ff fdec 	bl	8006630 <__swsetup_r>
 8006a58:	b170      	cbz	r0, 8006a78 <_vfiprintf_r+0x5c>
 8006a5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a5c:	07dc      	lsls	r4, r3, #31
 8006a5e:	d504      	bpl.n	8006a6a <_vfiprintf_r+0x4e>
 8006a60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a64:	b01d      	add	sp, #116	; 0x74
 8006a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a6a:	89ab      	ldrh	r3, [r5, #12]
 8006a6c:	0598      	lsls	r0, r3, #22
 8006a6e:	d4f7      	bmi.n	8006a60 <_vfiprintf_r+0x44>
 8006a70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a72:	f7ff feaf 	bl	80067d4 <__retarget_lock_release_recursive>
 8006a76:	e7f3      	b.n	8006a60 <_vfiprintf_r+0x44>
 8006a78:	2300      	movs	r3, #0
 8006a7a:	9309      	str	r3, [sp, #36]	; 0x24
 8006a7c:	2320      	movs	r3, #32
 8006a7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006a82:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a86:	2330      	movs	r3, #48	; 0x30
 8006a88:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006c3c <_vfiprintf_r+0x220>
 8006a8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006a90:	f04f 0901 	mov.w	r9, #1
 8006a94:	4623      	mov	r3, r4
 8006a96:	469a      	mov	sl, r3
 8006a98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a9c:	b10a      	cbz	r2, 8006aa2 <_vfiprintf_r+0x86>
 8006a9e:	2a25      	cmp	r2, #37	; 0x25
 8006aa0:	d1f9      	bne.n	8006a96 <_vfiprintf_r+0x7a>
 8006aa2:	ebba 0b04 	subs.w	fp, sl, r4
 8006aa6:	d00b      	beq.n	8006ac0 <_vfiprintf_r+0xa4>
 8006aa8:	465b      	mov	r3, fp
 8006aaa:	4622      	mov	r2, r4
 8006aac:	4629      	mov	r1, r5
 8006aae:	4630      	mov	r0, r6
 8006ab0:	f7ff ffa1 	bl	80069f6 <__sfputs_r>
 8006ab4:	3001      	adds	r0, #1
 8006ab6:	f000 80a9 	beq.w	8006c0c <_vfiprintf_r+0x1f0>
 8006aba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006abc:	445a      	add	r2, fp
 8006abe:	9209      	str	r2, [sp, #36]	; 0x24
 8006ac0:	f89a 3000 	ldrb.w	r3, [sl]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f000 80a1 	beq.w	8006c0c <_vfiprintf_r+0x1f0>
 8006aca:	2300      	movs	r3, #0
 8006acc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006ad0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ad4:	f10a 0a01 	add.w	sl, sl, #1
 8006ad8:	9304      	str	r3, [sp, #16]
 8006ada:	9307      	str	r3, [sp, #28]
 8006adc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ae0:	931a      	str	r3, [sp, #104]	; 0x68
 8006ae2:	4654      	mov	r4, sl
 8006ae4:	2205      	movs	r2, #5
 8006ae6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aea:	4854      	ldr	r0, [pc, #336]	; (8006c3c <_vfiprintf_r+0x220>)
 8006aec:	f7fd fb78 	bl	80041e0 <memchr>
 8006af0:	9a04      	ldr	r2, [sp, #16]
 8006af2:	b9d8      	cbnz	r0, 8006b2c <_vfiprintf_r+0x110>
 8006af4:	06d1      	lsls	r1, r2, #27
 8006af6:	bf44      	itt	mi
 8006af8:	2320      	movmi	r3, #32
 8006afa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006afe:	0713      	lsls	r3, r2, #28
 8006b00:	bf44      	itt	mi
 8006b02:	232b      	movmi	r3, #43	; 0x2b
 8006b04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b08:	f89a 3000 	ldrb.w	r3, [sl]
 8006b0c:	2b2a      	cmp	r3, #42	; 0x2a
 8006b0e:	d015      	beq.n	8006b3c <_vfiprintf_r+0x120>
 8006b10:	9a07      	ldr	r2, [sp, #28]
 8006b12:	4654      	mov	r4, sl
 8006b14:	2000      	movs	r0, #0
 8006b16:	f04f 0c0a 	mov.w	ip, #10
 8006b1a:	4621      	mov	r1, r4
 8006b1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b20:	3b30      	subs	r3, #48	; 0x30
 8006b22:	2b09      	cmp	r3, #9
 8006b24:	d94d      	bls.n	8006bc2 <_vfiprintf_r+0x1a6>
 8006b26:	b1b0      	cbz	r0, 8006b56 <_vfiprintf_r+0x13a>
 8006b28:	9207      	str	r2, [sp, #28]
 8006b2a:	e014      	b.n	8006b56 <_vfiprintf_r+0x13a>
 8006b2c:	eba0 0308 	sub.w	r3, r0, r8
 8006b30:	fa09 f303 	lsl.w	r3, r9, r3
 8006b34:	4313      	orrs	r3, r2
 8006b36:	9304      	str	r3, [sp, #16]
 8006b38:	46a2      	mov	sl, r4
 8006b3a:	e7d2      	b.n	8006ae2 <_vfiprintf_r+0xc6>
 8006b3c:	9b03      	ldr	r3, [sp, #12]
 8006b3e:	1d19      	adds	r1, r3, #4
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	9103      	str	r1, [sp, #12]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	bfbb      	ittet	lt
 8006b48:	425b      	neglt	r3, r3
 8006b4a:	f042 0202 	orrlt.w	r2, r2, #2
 8006b4e:	9307      	strge	r3, [sp, #28]
 8006b50:	9307      	strlt	r3, [sp, #28]
 8006b52:	bfb8      	it	lt
 8006b54:	9204      	strlt	r2, [sp, #16]
 8006b56:	7823      	ldrb	r3, [r4, #0]
 8006b58:	2b2e      	cmp	r3, #46	; 0x2e
 8006b5a:	d10c      	bne.n	8006b76 <_vfiprintf_r+0x15a>
 8006b5c:	7863      	ldrb	r3, [r4, #1]
 8006b5e:	2b2a      	cmp	r3, #42	; 0x2a
 8006b60:	d134      	bne.n	8006bcc <_vfiprintf_r+0x1b0>
 8006b62:	9b03      	ldr	r3, [sp, #12]
 8006b64:	1d1a      	adds	r2, r3, #4
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	9203      	str	r2, [sp, #12]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	bfb8      	it	lt
 8006b6e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006b72:	3402      	adds	r4, #2
 8006b74:	9305      	str	r3, [sp, #20]
 8006b76:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006c4c <_vfiprintf_r+0x230>
 8006b7a:	7821      	ldrb	r1, [r4, #0]
 8006b7c:	2203      	movs	r2, #3
 8006b7e:	4650      	mov	r0, sl
 8006b80:	f7fd fb2e 	bl	80041e0 <memchr>
 8006b84:	b138      	cbz	r0, 8006b96 <_vfiprintf_r+0x17a>
 8006b86:	9b04      	ldr	r3, [sp, #16]
 8006b88:	eba0 000a 	sub.w	r0, r0, sl
 8006b8c:	2240      	movs	r2, #64	; 0x40
 8006b8e:	4082      	lsls	r2, r0
 8006b90:	4313      	orrs	r3, r2
 8006b92:	3401      	adds	r4, #1
 8006b94:	9304      	str	r3, [sp, #16]
 8006b96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b9a:	4829      	ldr	r0, [pc, #164]	; (8006c40 <_vfiprintf_r+0x224>)
 8006b9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ba0:	2206      	movs	r2, #6
 8006ba2:	f7fd fb1d 	bl	80041e0 <memchr>
 8006ba6:	2800      	cmp	r0, #0
 8006ba8:	d03f      	beq.n	8006c2a <_vfiprintf_r+0x20e>
 8006baa:	4b26      	ldr	r3, [pc, #152]	; (8006c44 <_vfiprintf_r+0x228>)
 8006bac:	bb1b      	cbnz	r3, 8006bf6 <_vfiprintf_r+0x1da>
 8006bae:	9b03      	ldr	r3, [sp, #12]
 8006bb0:	3307      	adds	r3, #7
 8006bb2:	f023 0307 	bic.w	r3, r3, #7
 8006bb6:	3308      	adds	r3, #8
 8006bb8:	9303      	str	r3, [sp, #12]
 8006bba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bbc:	443b      	add	r3, r7
 8006bbe:	9309      	str	r3, [sp, #36]	; 0x24
 8006bc0:	e768      	b.n	8006a94 <_vfiprintf_r+0x78>
 8006bc2:	fb0c 3202 	mla	r2, ip, r2, r3
 8006bc6:	460c      	mov	r4, r1
 8006bc8:	2001      	movs	r0, #1
 8006bca:	e7a6      	b.n	8006b1a <_vfiprintf_r+0xfe>
 8006bcc:	2300      	movs	r3, #0
 8006bce:	3401      	adds	r4, #1
 8006bd0:	9305      	str	r3, [sp, #20]
 8006bd2:	4619      	mov	r1, r3
 8006bd4:	f04f 0c0a 	mov.w	ip, #10
 8006bd8:	4620      	mov	r0, r4
 8006bda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006bde:	3a30      	subs	r2, #48	; 0x30
 8006be0:	2a09      	cmp	r2, #9
 8006be2:	d903      	bls.n	8006bec <_vfiprintf_r+0x1d0>
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d0c6      	beq.n	8006b76 <_vfiprintf_r+0x15a>
 8006be8:	9105      	str	r1, [sp, #20]
 8006bea:	e7c4      	b.n	8006b76 <_vfiprintf_r+0x15a>
 8006bec:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bf0:	4604      	mov	r4, r0
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e7f0      	b.n	8006bd8 <_vfiprintf_r+0x1bc>
 8006bf6:	ab03      	add	r3, sp, #12
 8006bf8:	9300      	str	r3, [sp, #0]
 8006bfa:	462a      	mov	r2, r5
 8006bfc:	4b12      	ldr	r3, [pc, #72]	; (8006c48 <_vfiprintf_r+0x22c>)
 8006bfe:	a904      	add	r1, sp, #16
 8006c00:	4630      	mov	r0, r6
 8006c02:	f3af 8000 	nop.w
 8006c06:	4607      	mov	r7, r0
 8006c08:	1c78      	adds	r0, r7, #1
 8006c0a:	d1d6      	bne.n	8006bba <_vfiprintf_r+0x19e>
 8006c0c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c0e:	07d9      	lsls	r1, r3, #31
 8006c10:	d405      	bmi.n	8006c1e <_vfiprintf_r+0x202>
 8006c12:	89ab      	ldrh	r3, [r5, #12]
 8006c14:	059a      	lsls	r2, r3, #22
 8006c16:	d402      	bmi.n	8006c1e <_vfiprintf_r+0x202>
 8006c18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c1a:	f7ff fddb 	bl	80067d4 <__retarget_lock_release_recursive>
 8006c1e:	89ab      	ldrh	r3, [r5, #12]
 8006c20:	065b      	lsls	r3, r3, #25
 8006c22:	f53f af1d 	bmi.w	8006a60 <_vfiprintf_r+0x44>
 8006c26:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c28:	e71c      	b.n	8006a64 <_vfiprintf_r+0x48>
 8006c2a:	ab03      	add	r3, sp, #12
 8006c2c:	9300      	str	r3, [sp, #0]
 8006c2e:	462a      	mov	r2, r5
 8006c30:	4b05      	ldr	r3, [pc, #20]	; (8006c48 <_vfiprintf_r+0x22c>)
 8006c32:	a904      	add	r1, sp, #16
 8006c34:	4630      	mov	r0, r6
 8006c36:	f000 f879 	bl	8006d2c <_printf_i>
 8006c3a:	e7e4      	b.n	8006c06 <_vfiprintf_r+0x1ea>
 8006c3c:	08007258 	.word	0x08007258
 8006c40:	08007262 	.word	0x08007262
 8006c44:	00000000 	.word	0x00000000
 8006c48:	080069f7 	.word	0x080069f7
 8006c4c:	0800725e 	.word	0x0800725e

08006c50 <_printf_common>:
 8006c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c54:	4616      	mov	r6, r2
 8006c56:	4699      	mov	r9, r3
 8006c58:	688a      	ldr	r2, [r1, #8]
 8006c5a:	690b      	ldr	r3, [r1, #16]
 8006c5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c60:	4293      	cmp	r3, r2
 8006c62:	bfb8      	it	lt
 8006c64:	4613      	movlt	r3, r2
 8006c66:	6033      	str	r3, [r6, #0]
 8006c68:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c6c:	4607      	mov	r7, r0
 8006c6e:	460c      	mov	r4, r1
 8006c70:	b10a      	cbz	r2, 8006c76 <_printf_common+0x26>
 8006c72:	3301      	adds	r3, #1
 8006c74:	6033      	str	r3, [r6, #0]
 8006c76:	6823      	ldr	r3, [r4, #0]
 8006c78:	0699      	lsls	r1, r3, #26
 8006c7a:	bf42      	ittt	mi
 8006c7c:	6833      	ldrmi	r3, [r6, #0]
 8006c7e:	3302      	addmi	r3, #2
 8006c80:	6033      	strmi	r3, [r6, #0]
 8006c82:	6825      	ldr	r5, [r4, #0]
 8006c84:	f015 0506 	ands.w	r5, r5, #6
 8006c88:	d106      	bne.n	8006c98 <_printf_common+0x48>
 8006c8a:	f104 0a19 	add.w	sl, r4, #25
 8006c8e:	68e3      	ldr	r3, [r4, #12]
 8006c90:	6832      	ldr	r2, [r6, #0]
 8006c92:	1a9b      	subs	r3, r3, r2
 8006c94:	42ab      	cmp	r3, r5
 8006c96:	dc26      	bgt.n	8006ce6 <_printf_common+0x96>
 8006c98:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c9c:	1e13      	subs	r3, r2, #0
 8006c9e:	6822      	ldr	r2, [r4, #0]
 8006ca0:	bf18      	it	ne
 8006ca2:	2301      	movne	r3, #1
 8006ca4:	0692      	lsls	r2, r2, #26
 8006ca6:	d42b      	bmi.n	8006d00 <_printf_common+0xb0>
 8006ca8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006cac:	4649      	mov	r1, r9
 8006cae:	4638      	mov	r0, r7
 8006cb0:	47c0      	blx	r8
 8006cb2:	3001      	adds	r0, #1
 8006cb4:	d01e      	beq.n	8006cf4 <_printf_common+0xa4>
 8006cb6:	6823      	ldr	r3, [r4, #0]
 8006cb8:	6922      	ldr	r2, [r4, #16]
 8006cba:	f003 0306 	and.w	r3, r3, #6
 8006cbe:	2b04      	cmp	r3, #4
 8006cc0:	bf02      	ittt	eq
 8006cc2:	68e5      	ldreq	r5, [r4, #12]
 8006cc4:	6833      	ldreq	r3, [r6, #0]
 8006cc6:	1aed      	subeq	r5, r5, r3
 8006cc8:	68a3      	ldr	r3, [r4, #8]
 8006cca:	bf0c      	ite	eq
 8006ccc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006cd0:	2500      	movne	r5, #0
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	bfc4      	itt	gt
 8006cd6:	1a9b      	subgt	r3, r3, r2
 8006cd8:	18ed      	addgt	r5, r5, r3
 8006cda:	2600      	movs	r6, #0
 8006cdc:	341a      	adds	r4, #26
 8006cde:	42b5      	cmp	r5, r6
 8006ce0:	d11a      	bne.n	8006d18 <_printf_common+0xc8>
 8006ce2:	2000      	movs	r0, #0
 8006ce4:	e008      	b.n	8006cf8 <_printf_common+0xa8>
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	4652      	mov	r2, sl
 8006cea:	4649      	mov	r1, r9
 8006cec:	4638      	mov	r0, r7
 8006cee:	47c0      	blx	r8
 8006cf0:	3001      	adds	r0, #1
 8006cf2:	d103      	bne.n	8006cfc <_printf_common+0xac>
 8006cf4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cfc:	3501      	adds	r5, #1
 8006cfe:	e7c6      	b.n	8006c8e <_printf_common+0x3e>
 8006d00:	18e1      	adds	r1, r4, r3
 8006d02:	1c5a      	adds	r2, r3, #1
 8006d04:	2030      	movs	r0, #48	; 0x30
 8006d06:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d0a:	4422      	add	r2, r4
 8006d0c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d10:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d14:	3302      	adds	r3, #2
 8006d16:	e7c7      	b.n	8006ca8 <_printf_common+0x58>
 8006d18:	2301      	movs	r3, #1
 8006d1a:	4622      	mov	r2, r4
 8006d1c:	4649      	mov	r1, r9
 8006d1e:	4638      	mov	r0, r7
 8006d20:	47c0      	blx	r8
 8006d22:	3001      	adds	r0, #1
 8006d24:	d0e6      	beq.n	8006cf4 <_printf_common+0xa4>
 8006d26:	3601      	adds	r6, #1
 8006d28:	e7d9      	b.n	8006cde <_printf_common+0x8e>
	...

08006d2c <_printf_i>:
 8006d2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d30:	7e0f      	ldrb	r7, [r1, #24]
 8006d32:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006d34:	2f78      	cmp	r7, #120	; 0x78
 8006d36:	4691      	mov	r9, r2
 8006d38:	4680      	mov	r8, r0
 8006d3a:	460c      	mov	r4, r1
 8006d3c:	469a      	mov	sl, r3
 8006d3e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006d42:	d807      	bhi.n	8006d54 <_printf_i+0x28>
 8006d44:	2f62      	cmp	r7, #98	; 0x62
 8006d46:	d80a      	bhi.n	8006d5e <_printf_i+0x32>
 8006d48:	2f00      	cmp	r7, #0
 8006d4a:	f000 80d4 	beq.w	8006ef6 <_printf_i+0x1ca>
 8006d4e:	2f58      	cmp	r7, #88	; 0x58
 8006d50:	f000 80c0 	beq.w	8006ed4 <_printf_i+0x1a8>
 8006d54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d58:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006d5c:	e03a      	b.n	8006dd4 <_printf_i+0xa8>
 8006d5e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d62:	2b15      	cmp	r3, #21
 8006d64:	d8f6      	bhi.n	8006d54 <_printf_i+0x28>
 8006d66:	a101      	add	r1, pc, #4	; (adr r1, 8006d6c <_printf_i+0x40>)
 8006d68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d6c:	08006dc5 	.word	0x08006dc5
 8006d70:	08006dd9 	.word	0x08006dd9
 8006d74:	08006d55 	.word	0x08006d55
 8006d78:	08006d55 	.word	0x08006d55
 8006d7c:	08006d55 	.word	0x08006d55
 8006d80:	08006d55 	.word	0x08006d55
 8006d84:	08006dd9 	.word	0x08006dd9
 8006d88:	08006d55 	.word	0x08006d55
 8006d8c:	08006d55 	.word	0x08006d55
 8006d90:	08006d55 	.word	0x08006d55
 8006d94:	08006d55 	.word	0x08006d55
 8006d98:	08006edd 	.word	0x08006edd
 8006d9c:	08006e05 	.word	0x08006e05
 8006da0:	08006e97 	.word	0x08006e97
 8006da4:	08006d55 	.word	0x08006d55
 8006da8:	08006d55 	.word	0x08006d55
 8006dac:	08006eff 	.word	0x08006eff
 8006db0:	08006d55 	.word	0x08006d55
 8006db4:	08006e05 	.word	0x08006e05
 8006db8:	08006d55 	.word	0x08006d55
 8006dbc:	08006d55 	.word	0x08006d55
 8006dc0:	08006e9f 	.word	0x08006e9f
 8006dc4:	682b      	ldr	r3, [r5, #0]
 8006dc6:	1d1a      	adds	r2, r3, #4
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	602a      	str	r2, [r5, #0]
 8006dcc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006dd0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e09f      	b.n	8006f18 <_printf_i+0x1ec>
 8006dd8:	6820      	ldr	r0, [r4, #0]
 8006dda:	682b      	ldr	r3, [r5, #0]
 8006ddc:	0607      	lsls	r7, r0, #24
 8006dde:	f103 0104 	add.w	r1, r3, #4
 8006de2:	6029      	str	r1, [r5, #0]
 8006de4:	d501      	bpl.n	8006dea <_printf_i+0xbe>
 8006de6:	681e      	ldr	r6, [r3, #0]
 8006de8:	e003      	b.n	8006df2 <_printf_i+0xc6>
 8006dea:	0646      	lsls	r6, r0, #25
 8006dec:	d5fb      	bpl.n	8006de6 <_printf_i+0xba>
 8006dee:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006df2:	2e00      	cmp	r6, #0
 8006df4:	da03      	bge.n	8006dfe <_printf_i+0xd2>
 8006df6:	232d      	movs	r3, #45	; 0x2d
 8006df8:	4276      	negs	r6, r6
 8006dfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dfe:	485a      	ldr	r0, [pc, #360]	; (8006f68 <_printf_i+0x23c>)
 8006e00:	230a      	movs	r3, #10
 8006e02:	e012      	b.n	8006e2a <_printf_i+0xfe>
 8006e04:	682b      	ldr	r3, [r5, #0]
 8006e06:	6820      	ldr	r0, [r4, #0]
 8006e08:	1d19      	adds	r1, r3, #4
 8006e0a:	6029      	str	r1, [r5, #0]
 8006e0c:	0605      	lsls	r5, r0, #24
 8006e0e:	d501      	bpl.n	8006e14 <_printf_i+0xe8>
 8006e10:	681e      	ldr	r6, [r3, #0]
 8006e12:	e002      	b.n	8006e1a <_printf_i+0xee>
 8006e14:	0641      	lsls	r1, r0, #25
 8006e16:	d5fb      	bpl.n	8006e10 <_printf_i+0xe4>
 8006e18:	881e      	ldrh	r6, [r3, #0]
 8006e1a:	4853      	ldr	r0, [pc, #332]	; (8006f68 <_printf_i+0x23c>)
 8006e1c:	2f6f      	cmp	r7, #111	; 0x6f
 8006e1e:	bf0c      	ite	eq
 8006e20:	2308      	moveq	r3, #8
 8006e22:	230a      	movne	r3, #10
 8006e24:	2100      	movs	r1, #0
 8006e26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006e2a:	6865      	ldr	r5, [r4, #4]
 8006e2c:	60a5      	str	r5, [r4, #8]
 8006e2e:	2d00      	cmp	r5, #0
 8006e30:	bfa2      	ittt	ge
 8006e32:	6821      	ldrge	r1, [r4, #0]
 8006e34:	f021 0104 	bicge.w	r1, r1, #4
 8006e38:	6021      	strge	r1, [r4, #0]
 8006e3a:	b90e      	cbnz	r6, 8006e40 <_printf_i+0x114>
 8006e3c:	2d00      	cmp	r5, #0
 8006e3e:	d04b      	beq.n	8006ed8 <_printf_i+0x1ac>
 8006e40:	4615      	mov	r5, r2
 8006e42:	fbb6 f1f3 	udiv	r1, r6, r3
 8006e46:	fb03 6711 	mls	r7, r3, r1, r6
 8006e4a:	5dc7      	ldrb	r7, [r0, r7]
 8006e4c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006e50:	4637      	mov	r7, r6
 8006e52:	42bb      	cmp	r3, r7
 8006e54:	460e      	mov	r6, r1
 8006e56:	d9f4      	bls.n	8006e42 <_printf_i+0x116>
 8006e58:	2b08      	cmp	r3, #8
 8006e5a:	d10b      	bne.n	8006e74 <_printf_i+0x148>
 8006e5c:	6823      	ldr	r3, [r4, #0]
 8006e5e:	07de      	lsls	r6, r3, #31
 8006e60:	d508      	bpl.n	8006e74 <_printf_i+0x148>
 8006e62:	6923      	ldr	r3, [r4, #16]
 8006e64:	6861      	ldr	r1, [r4, #4]
 8006e66:	4299      	cmp	r1, r3
 8006e68:	bfde      	ittt	le
 8006e6a:	2330      	movle	r3, #48	; 0x30
 8006e6c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e70:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006e74:	1b52      	subs	r2, r2, r5
 8006e76:	6122      	str	r2, [r4, #16]
 8006e78:	f8cd a000 	str.w	sl, [sp]
 8006e7c:	464b      	mov	r3, r9
 8006e7e:	aa03      	add	r2, sp, #12
 8006e80:	4621      	mov	r1, r4
 8006e82:	4640      	mov	r0, r8
 8006e84:	f7ff fee4 	bl	8006c50 <_printf_common>
 8006e88:	3001      	adds	r0, #1
 8006e8a:	d14a      	bne.n	8006f22 <_printf_i+0x1f6>
 8006e8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e90:	b004      	add	sp, #16
 8006e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e96:	6823      	ldr	r3, [r4, #0]
 8006e98:	f043 0320 	orr.w	r3, r3, #32
 8006e9c:	6023      	str	r3, [r4, #0]
 8006e9e:	4833      	ldr	r0, [pc, #204]	; (8006f6c <_printf_i+0x240>)
 8006ea0:	2778      	movs	r7, #120	; 0x78
 8006ea2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006ea6:	6823      	ldr	r3, [r4, #0]
 8006ea8:	6829      	ldr	r1, [r5, #0]
 8006eaa:	061f      	lsls	r7, r3, #24
 8006eac:	f851 6b04 	ldr.w	r6, [r1], #4
 8006eb0:	d402      	bmi.n	8006eb8 <_printf_i+0x18c>
 8006eb2:	065f      	lsls	r7, r3, #25
 8006eb4:	bf48      	it	mi
 8006eb6:	b2b6      	uxthmi	r6, r6
 8006eb8:	07df      	lsls	r7, r3, #31
 8006eba:	bf48      	it	mi
 8006ebc:	f043 0320 	orrmi.w	r3, r3, #32
 8006ec0:	6029      	str	r1, [r5, #0]
 8006ec2:	bf48      	it	mi
 8006ec4:	6023      	strmi	r3, [r4, #0]
 8006ec6:	b91e      	cbnz	r6, 8006ed0 <_printf_i+0x1a4>
 8006ec8:	6823      	ldr	r3, [r4, #0]
 8006eca:	f023 0320 	bic.w	r3, r3, #32
 8006ece:	6023      	str	r3, [r4, #0]
 8006ed0:	2310      	movs	r3, #16
 8006ed2:	e7a7      	b.n	8006e24 <_printf_i+0xf8>
 8006ed4:	4824      	ldr	r0, [pc, #144]	; (8006f68 <_printf_i+0x23c>)
 8006ed6:	e7e4      	b.n	8006ea2 <_printf_i+0x176>
 8006ed8:	4615      	mov	r5, r2
 8006eda:	e7bd      	b.n	8006e58 <_printf_i+0x12c>
 8006edc:	682b      	ldr	r3, [r5, #0]
 8006ede:	6826      	ldr	r6, [r4, #0]
 8006ee0:	6961      	ldr	r1, [r4, #20]
 8006ee2:	1d18      	adds	r0, r3, #4
 8006ee4:	6028      	str	r0, [r5, #0]
 8006ee6:	0635      	lsls	r5, r6, #24
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	d501      	bpl.n	8006ef0 <_printf_i+0x1c4>
 8006eec:	6019      	str	r1, [r3, #0]
 8006eee:	e002      	b.n	8006ef6 <_printf_i+0x1ca>
 8006ef0:	0670      	lsls	r0, r6, #25
 8006ef2:	d5fb      	bpl.n	8006eec <_printf_i+0x1c0>
 8006ef4:	8019      	strh	r1, [r3, #0]
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	6123      	str	r3, [r4, #16]
 8006efa:	4615      	mov	r5, r2
 8006efc:	e7bc      	b.n	8006e78 <_printf_i+0x14c>
 8006efe:	682b      	ldr	r3, [r5, #0]
 8006f00:	1d1a      	adds	r2, r3, #4
 8006f02:	602a      	str	r2, [r5, #0]
 8006f04:	681d      	ldr	r5, [r3, #0]
 8006f06:	6862      	ldr	r2, [r4, #4]
 8006f08:	2100      	movs	r1, #0
 8006f0a:	4628      	mov	r0, r5
 8006f0c:	f7fd f968 	bl	80041e0 <memchr>
 8006f10:	b108      	cbz	r0, 8006f16 <_printf_i+0x1ea>
 8006f12:	1b40      	subs	r0, r0, r5
 8006f14:	6060      	str	r0, [r4, #4]
 8006f16:	6863      	ldr	r3, [r4, #4]
 8006f18:	6123      	str	r3, [r4, #16]
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f20:	e7aa      	b.n	8006e78 <_printf_i+0x14c>
 8006f22:	6923      	ldr	r3, [r4, #16]
 8006f24:	462a      	mov	r2, r5
 8006f26:	4649      	mov	r1, r9
 8006f28:	4640      	mov	r0, r8
 8006f2a:	47d0      	blx	sl
 8006f2c:	3001      	adds	r0, #1
 8006f2e:	d0ad      	beq.n	8006e8c <_printf_i+0x160>
 8006f30:	6823      	ldr	r3, [r4, #0]
 8006f32:	079b      	lsls	r3, r3, #30
 8006f34:	d413      	bmi.n	8006f5e <_printf_i+0x232>
 8006f36:	68e0      	ldr	r0, [r4, #12]
 8006f38:	9b03      	ldr	r3, [sp, #12]
 8006f3a:	4298      	cmp	r0, r3
 8006f3c:	bfb8      	it	lt
 8006f3e:	4618      	movlt	r0, r3
 8006f40:	e7a6      	b.n	8006e90 <_printf_i+0x164>
 8006f42:	2301      	movs	r3, #1
 8006f44:	4632      	mov	r2, r6
 8006f46:	4649      	mov	r1, r9
 8006f48:	4640      	mov	r0, r8
 8006f4a:	47d0      	blx	sl
 8006f4c:	3001      	adds	r0, #1
 8006f4e:	d09d      	beq.n	8006e8c <_printf_i+0x160>
 8006f50:	3501      	adds	r5, #1
 8006f52:	68e3      	ldr	r3, [r4, #12]
 8006f54:	9903      	ldr	r1, [sp, #12]
 8006f56:	1a5b      	subs	r3, r3, r1
 8006f58:	42ab      	cmp	r3, r5
 8006f5a:	dcf2      	bgt.n	8006f42 <_printf_i+0x216>
 8006f5c:	e7eb      	b.n	8006f36 <_printf_i+0x20a>
 8006f5e:	2500      	movs	r5, #0
 8006f60:	f104 0619 	add.w	r6, r4, #25
 8006f64:	e7f5      	b.n	8006f52 <_printf_i+0x226>
 8006f66:	bf00      	nop
 8006f68:	08007269 	.word	0x08007269
 8006f6c:	0800727a 	.word	0x0800727a

08006f70 <__sflush_r>:
 8006f70:	898a      	ldrh	r2, [r1, #12]
 8006f72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f76:	4605      	mov	r5, r0
 8006f78:	0710      	lsls	r0, r2, #28
 8006f7a:	460c      	mov	r4, r1
 8006f7c:	d458      	bmi.n	8007030 <__sflush_r+0xc0>
 8006f7e:	684b      	ldr	r3, [r1, #4]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	dc05      	bgt.n	8006f90 <__sflush_r+0x20>
 8006f84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	dc02      	bgt.n	8006f90 <__sflush_r+0x20>
 8006f8a:	2000      	movs	r0, #0
 8006f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f92:	2e00      	cmp	r6, #0
 8006f94:	d0f9      	beq.n	8006f8a <__sflush_r+0x1a>
 8006f96:	2300      	movs	r3, #0
 8006f98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006f9c:	682f      	ldr	r7, [r5, #0]
 8006f9e:	6a21      	ldr	r1, [r4, #32]
 8006fa0:	602b      	str	r3, [r5, #0]
 8006fa2:	d032      	beq.n	800700a <__sflush_r+0x9a>
 8006fa4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006fa6:	89a3      	ldrh	r3, [r4, #12]
 8006fa8:	075a      	lsls	r2, r3, #29
 8006faa:	d505      	bpl.n	8006fb8 <__sflush_r+0x48>
 8006fac:	6863      	ldr	r3, [r4, #4]
 8006fae:	1ac0      	subs	r0, r0, r3
 8006fb0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006fb2:	b10b      	cbz	r3, 8006fb8 <__sflush_r+0x48>
 8006fb4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006fb6:	1ac0      	subs	r0, r0, r3
 8006fb8:	2300      	movs	r3, #0
 8006fba:	4602      	mov	r2, r0
 8006fbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006fbe:	6a21      	ldr	r1, [r4, #32]
 8006fc0:	4628      	mov	r0, r5
 8006fc2:	47b0      	blx	r6
 8006fc4:	1c43      	adds	r3, r0, #1
 8006fc6:	89a3      	ldrh	r3, [r4, #12]
 8006fc8:	d106      	bne.n	8006fd8 <__sflush_r+0x68>
 8006fca:	6829      	ldr	r1, [r5, #0]
 8006fcc:	291d      	cmp	r1, #29
 8006fce:	d82b      	bhi.n	8007028 <__sflush_r+0xb8>
 8006fd0:	4a29      	ldr	r2, [pc, #164]	; (8007078 <__sflush_r+0x108>)
 8006fd2:	410a      	asrs	r2, r1
 8006fd4:	07d6      	lsls	r6, r2, #31
 8006fd6:	d427      	bmi.n	8007028 <__sflush_r+0xb8>
 8006fd8:	2200      	movs	r2, #0
 8006fda:	6062      	str	r2, [r4, #4]
 8006fdc:	04d9      	lsls	r1, r3, #19
 8006fde:	6922      	ldr	r2, [r4, #16]
 8006fe0:	6022      	str	r2, [r4, #0]
 8006fe2:	d504      	bpl.n	8006fee <__sflush_r+0x7e>
 8006fe4:	1c42      	adds	r2, r0, #1
 8006fe6:	d101      	bne.n	8006fec <__sflush_r+0x7c>
 8006fe8:	682b      	ldr	r3, [r5, #0]
 8006fea:	b903      	cbnz	r3, 8006fee <__sflush_r+0x7e>
 8006fec:	6560      	str	r0, [r4, #84]	; 0x54
 8006fee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ff0:	602f      	str	r7, [r5, #0]
 8006ff2:	2900      	cmp	r1, #0
 8006ff4:	d0c9      	beq.n	8006f8a <__sflush_r+0x1a>
 8006ff6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ffa:	4299      	cmp	r1, r3
 8006ffc:	d002      	beq.n	8007004 <__sflush_r+0x94>
 8006ffe:	4628      	mov	r0, r5
 8007000:	f7ff fbea 	bl	80067d8 <_free_r>
 8007004:	2000      	movs	r0, #0
 8007006:	6360      	str	r0, [r4, #52]	; 0x34
 8007008:	e7c0      	b.n	8006f8c <__sflush_r+0x1c>
 800700a:	2301      	movs	r3, #1
 800700c:	4628      	mov	r0, r5
 800700e:	47b0      	blx	r6
 8007010:	1c41      	adds	r1, r0, #1
 8007012:	d1c8      	bne.n	8006fa6 <__sflush_r+0x36>
 8007014:	682b      	ldr	r3, [r5, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d0c5      	beq.n	8006fa6 <__sflush_r+0x36>
 800701a:	2b1d      	cmp	r3, #29
 800701c:	d001      	beq.n	8007022 <__sflush_r+0xb2>
 800701e:	2b16      	cmp	r3, #22
 8007020:	d101      	bne.n	8007026 <__sflush_r+0xb6>
 8007022:	602f      	str	r7, [r5, #0]
 8007024:	e7b1      	b.n	8006f8a <__sflush_r+0x1a>
 8007026:	89a3      	ldrh	r3, [r4, #12]
 8007028:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800702c:	81a3      	strh	r3, [r4, #12]
 800702e:	e7ad      	b.n	8006f8c <__sflush_r+0x1c>
 8007030:	690f      	ldr	r7, [r1, #16]
 8007032:	2f00      	cmp	r7, #0
 8007034:	d0a9      	beq.n	8006f8a <__sflush_r+0x1a>
 8007036:	0793      	lsls	r3, r2, #30
 8007038:	680e      	ldr	r6, [r1, #0]
 800703a:	bf08      	it	eq
 800703c:	694b      	ldreq	r3, [r1, #20]
 800703e:	600f      	str	r7, [r1, #0]
 8007040:	bf18      	it	ne
 8007042:	2300      	movne	r3, #0
 8007044:	eba6 0807 	sub.w	r8, r6, r7
 8007048:	608b      	str	r3, [r1, #8]
 800704a:	f1b8 0f00 	cmp.w	r8, #0
 800704e:	dd9c      	ble.n	8006f8a <__sflush_r+0x1a>
 8007050:	6a21      	ldr	r1, [r4, #32]
 8007052:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007054:	4643      	mov	r3, r8
 8007056:	463a      	mov	r2, r7
 8007058:	4628      	mov	r0, r5
 800705a:	47b0      	blx	r6
 800705c:	2800      	cmp	r0, #0
 800705e:	dc06      	bgt.n	800706e <__sflush_r+0xfe>
 8007060:	89a3      	ldrh	r3, [r4, #12]
 8007062:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007066:	81a3      	strh	r3, [r4, #12]
 8007068:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800706c:	e78e      	b.n	8006f8c <__sflush_r+0x1c>
 800706e:	4407      	add	r7, r0
 8007070:	eba8 0800 	sub.w	r8, r8, r0
 8007074:	e7e9      	b.n	800704a <__sflush_r+0xda>
 8007076:	bf00      	nop
 8007078:	dfbffffe 	.word	0xdfbffffe

0800707c <_fflush_r>:
 800707c:	b538      	push	{r3, r4, r5, lr}
 800707e:	690b      	ldr	r3, [r1, #16]
 8007080:	4605      	mov	r5, r0
 8007082:	460c      	mov	r4, r1
 8007084:	b913      	cbnz	r3, 800708c <_fflush_r+0x10>
 8007086:	2500      	movs	r5, #0
 8007088:	4628      	mov	r0, r5
 800708a:	bd38      	pop	{r3, r4, r5, pc}
 800708c:	b118      	cbz	r0, 8007096 <_fflush_r+0x1a>
 800708e:	6a03      	ldr	r3, [r0, #32]
 8007090:	b90b      	cbnz	r3, 8007096 <_fflush_r+0x1a>
 8007092:	f7ff f9a9 	bl	80063e8 <__sinit>
 8007096:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d0f3      	beq.n	8007086 <_fflush_r+0xa>
 800709e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80070a0:	07d0      	lsls	r0, r2, #31
 80070a2:	d404      	bmi.n	80070ae <_fflush_r+0x32>
 80070a4:	0599      	lsls	r1, r3, #22
 80070a6:	d402      	bmi.n	80070ae <_fflush_r+0x32>
 80070a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070aa:	f7ff fb92 	bl	80067d2 <__retarget_lock_acquire_recursive>
 80070ae:	4628      	mov	r0, r5
 80070b0:	4621      	mov	r1, r4
 80070b2:	f7ff ff5d 	bl	8006f70 <__sflush_r>
 80070b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80070b8:	07da      	lsls	r2, r3, #31
 80070ba:	4605      	mov	r5, r0
 80070bc:	d4e4      	bmi.n	8007088 <_fflush_r+0xc>
 80070be:	89a3      	ldrh	r3, [r4, #12]
 80070c0:	059b      	lsls	r3, r3, #22
 80070c2:	d4e1      	bmi.n	8007088 <_fflush_r+0xc>
 80070c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070c6:	f7ff fb85 	bl	80067d4 <__retarget_lock_release_recursive>
 80070ca:	e7dd      	b.n	8007088 <_fflush_r+0xc>

080070cc <__swhatbuf_r>:
 80070cc:	b570      	push	{r4, r5, r6, lr}
 80070ce:	460c      	mov	r4, r1
 80070d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070d4:	2900      	cmp	r1, #0
 80070d6:	b096      	sub	sp, #88	; 0x58
 80070d8:	4615      	mov	r5, r2
 80070da:	461e      	mov	r6, r3
 80070dc:	da0d      	bge.n	80070fa <__swhatbuf_r+0x2e>
 80070de:	89a3      	ldrh	r3, [r4, #12]
 80070e0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80070e4:	f04f 0100 	mov.w	r1, #0
 80070e8:	bf0c      	ite	eq
 80070ea:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80070ee:	2340      	movne	r3, #64	; 0x40
 80070f0:	2000      	movs	r0, #0
 80070f2:	6031      	str	r1, [r6, #0]
 80070f4:	602b      	str	r3, [r5, #0]
 80070f6:	b016      	add	sp, #88	; 0x58
 80070f8:	bd70      	pop	{r4, r5, r6, pc}
 80070fa:	466a      	mov	r2, sp
 80070fc:	f000 f848 	bl	8007190 <_fstat_r>
 8007100:	2800      	cmp	r0, #0
 8007102:	dbec      	blt.n	80070de <__swhatbuf_r+0x12>
 8007104:	9901      	ldr	r1, [sp, #4]
 8007106:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800710a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800710e:	4259      	negs	r1, r3
 8007110:	4159      	adcs	r1, r3
 8007112:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007116:	e7eb      	b.n	80070f0 <__swhatbuf_r+0x24>

08007118 <__smakebuf_r>:
 8007118:	898b      	ldrh	r3, [r1, #12]
 800711a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800711c:	079d      	lsls	r5, r3, #30
 800711e:	4606      	mov	r6, r0
 8007120:	460c      	mov	r4, r1
 8007122:	d507      	bpl.n	8007134 <__smakebuf_r+0x1c>
 8007124:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007128:	6023      	str	r3, [r4, #0]
 800712a:	6123      	str	r3, [r4, #16]
 800712c:	2301      	movs	r3, #1
 800712e:	6163      	str	r3, [r4, #20]
 8007130:	b002      	add	sp, #8
 8007132:	bd70      	pop	{r4, r5, r6, pc}
 8007134:	ab01      	add	r3, sp, #4
 8007136:	466a      	mov	r2, sp
 8007138:	f7ff ffc8 	bl	80070cc <__swhatbuf_r>
 800713c:	9900      	ldr	r1, [sp, #0]
 800713e:	4605      	mov	r5, r0
 8007140:	4630      	mov	r0, r6
 8007142:	f7ff fbb5 	bl	80068b0 <_malloc_r>
 8007146:	b948      	cbnz	r0, 800715c <__smakebuf_r+0x44>
 8007148:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800714c:	059a      	lsls	r2, r3, #22
 800714e:	d4ef      	bmi.n	8007130 <__smakebuf_r+0x18>
 8007150:	f023 0303 	bic.w	r3, r3, #3
 8007154:	f043 0302 	orr.w	r3, r3, #2
 8007158:	81a3      	strh	r3, [r4, #12]
 800715a:	e7e3      	b.n	8007124 <__smakebuf_r+0xc>
 800715c:	89a3      	ldrh	r3, [r4, #12]
 800715e:	6020      	str	r0, [r4, #0]
 8007160:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007164:	81a3      	strh	r3, [r4, #12]
 8007166:	9b00      	ldr	r3, [sp, #0]
 8007168:	6163      	str	r3, [r4, #20]
 800716a:	9b01      	ldr	r3, [sp, #4]
 800716c:	6120      	str	r0, [r4, #16]
 800716e:	b15b      	cbz	r3, 8007188 <__smakebuf_r+0x70>
 8007170:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007174:	4630      	mov	r0, r6
 8007176:	f000 f81d 	bl	80071b4 <_isatty_r>
 800717a:	b128      	cbz	r0, 8007188 <__smakebuf_r+0x70>
 800717c:	89a3      	ldrh	r3, [r4, #12]
 800717e:	f023 0303 	bic.w	r3, r3, #3
 8007182:	f043 0301 	orr.w	r3, r3, #1
 8007186:	81a3      	strh	r3, [r4, #12]
 8007188:	89a3      	ldrh	r3, [r4, #12]
 800718a:	431d      	orrs	r5, r3
 800718c:	81a5      	strh	r5, [r4, #12]
 800718e:	e7cf      	b.n	8007130 <__smakebuf_r+0x18>

08007190 <_fstat_r>:
 8007190:	b538      	push	{r3, r4, r5, lr}
 8007192:	4d07      	ldr	r5, [pc, #28]	; (80071b0 <_fstat_r+0x20>)
 8007194:	2300      	movs	r3, #0
 8007196:	4604      	mov	r4, r0
 8007198:	4608      	mov	r0, r1
 800719a:	4611      	mov	r1, r2
 800719c:	602b      	str	r3, [r5, #0]
 800719e:	f7fd fc59 	bl	8004a54 <_fstat>
 80071a2:	1c43      	adds	r3, r0, #1
 80071a4:	d102      	bne.n	80071ac <_fstat_r+0x1c>
 80071a6:	682b      	ldr	r3, [r5, #0]
 80071a8:	b103      	cbz	r3, 80071ac <_fstat_r+0x1c>
 80071aa:	6023      	str	r3, [r4, #0]
 80071ac:	bd38      	pop	{r3, r4, r5, pc}
 80071ae:	bf00      	nop
 80071b0:	20000218 	.word	0x20000218

080071b4 <_isatty_r>:
 80071b4:	b538      	push	{r3, r4, r5, lr}
 80071b6:	4d06      	ldr	r5, [pc, #24]	; (80071d0 <_isatty_r+0x1c>)
 80071b8:	2300      	movs	r3, #0
 80071ba:	4604      	mov	r4, r0
 80071bc:	4608      	mov	r0, r1
 80071be:	602b      	str	r3, [r5, #0]
 80071c0:	f7fd fc58 	bl	8004a74 <_isatty>
 80071c4:	1c43      	adds	r3, r0, #1
 80071c6:	d102      	bne.n	80071ce <_isatty_r+0x1a>
 80071c8:	682b      	ldr	r3, [r5, #0]
 80071ca:	b103      	cbz	r3, 80071ce <_isatty_r+0x1a>
 80071cc:	6023      	str	r3, [r4, #0]
 80071ce:	bd38      	pop	{r3, r4, r5, pc}
 80071d0:	20000218 	.word	0x20000218

080071d4 <_sbrk_r>:
 80071d4:	b538      	push	{r3, r4, r5, lr}
 80071d6:	4d06      	ldr	r5, [pc, #24]	; (80071f0 <_sbrk_r+0x1c>)
 80071d8:	2300      	movs	r3, #0
 80071da:	4604      	mov	r4, r0
 80071dc:	4608      	mov	r0, r1
 80071de:	602b      	str	r3, [r5, #0]
 80071e0:	f7fd fc60 	bl	8004aa4 <_sbrk>
 80071e4:	1c43      	adds	r3, r0, #1
 80071e6:	d102      	bne.n	80071ee <_sbrk_r+0x1a>
 80071e8:	682b      	ldr	r3, [r5, #0]
 80071ea:	b103      	cbz	r3, 80071ee <_sbrk_r+0x1a>
 80071ec:	6023      	str	r3, [r4, #0]
 80071ee:	bd38      	pop	{r3, r4, r5, pc}
 80071f0:	20000218 	.word	0x20000218

080071f4 <_init>:
 80071f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071f6:	bf00      	nop
 80071f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071fa:	bc08      	pop	{r3}
 80071fc:	469e      	mov	lr, r3
 80071fe:	4770      	bx	lr

08007200 <_fini>:
 8007200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007202:	bf00      	nop
 8007204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007206:	bc08      	pop	{r3}
 8007208:	469e      	mov	lr, r3
 800720a:	4770      	bx	lr
