<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\3_Examples\3_5_comparator_4bit\run\impl\gwsynthesis\fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\boards\tang_nano_9k_lcd_480_272_tm1638_hackathon\board_specific.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\SUSHEMER\OneDrive\Documentos\GitHub\systemverilog-basic\boards\tang_nano_9k_lcd_480_272_tm1638_hackathon\board_specific.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 17 09:11:18 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>433</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>342</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>CLK </td>
</tr>
<tr>
<td>2</td>
<td>LARGE_LCD_CK</td>
<td>Base</td>
<td>111.110</td>
<td>9.000
<td>0.000</td>
<td>55.555</td>
<td></td>
<td></td>
<td>LARGE_LCD_CK LARGE_LCD_CK_d </td>
</tr>
<tr>
<td>3</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000
<td>0.000</td>
<td>55.555</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>333.333</td>
<td>3.000
<td>0.000</td>
<td>166.666</td>
<td>CLK_ibuf/I</td>
<td>CLK</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>27.000(MHz)</td>
<td>133.654(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>LARGE_LCD_CK</td>
<td>9.000(MHz)</td>
<td>115.120(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of i_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of i_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of i_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LARGE_LCD_CK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LARGE_LCD_CK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>29.555</td>
<td>i_tm1638/instruction_step_3_s0/Q</td>
<td>i_tm1638/sio_stb_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>7.082</td>
</tr>
<tr>
<td>2</td>
<td>29.712</td>
<td>i_tm1638/counter_10_s0/Q</td>
<td>i_tm1638/instruction_step_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.925</td>
</tr>
<tr>
<td>3</td>
<td>29.773</td>
<td>i_tm1638/tm1638_sio/sclk_q_3_s3/Q</td>
<td>i_tm1638/tm1638_sio/dio_out_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.864</td>
</tr>
<tr>
<td>4</td>
<td>29.790</td>
<td>i_tm1638/counter_3_s0/Q</td>
<td>i_tm1638/counter_12_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.847</td>
</tr>
<tr>
<td>5</td>
<td>29.815</td>
<td>i_tm1638/counter_3_s0/Q</td>
<td>i_tm1638/counter_13_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.822</td>
</tr>
<tr>
<td>6</td>
<td>29.892</td>
<td>i_tm1638/counter_3_s0/Q</td>
<td>i_tm1638/counter_14_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.745</td>
</tr>
<tr>
<td>7</td>
<td>29.892</td>
<td>i_tm1638/counter_3_s0/Q</td>
<td>i_tm1638/counter_15_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.745</td>
</tr>
<tr>
<td>8</td>
<td>29.902</td>
<td>i_tm1638/counter_3_s0/Q</td>
<td>i_tm1638/counter_17_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.735</td>
</tr>
<tr>
<td>9</td>
<td>30.008</td>
<td>i_tm1638/counter_10_s0/Q</td>
<td>i_tm1638/instruction_step_5_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.986</td>
</tr>
<tr>
<td>10</td>
<td>30.083</td>
<td>i_tm1638/tm1638_sio/cur_state_1_s1/Q</td>
<td>i_tm1638/sio_stb_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.911</td>
</tr>
<tr>
<td>11</td>
<td>30.094</td>
<td>i_tm1638/counter_10_s0/Q</td>
<td>i_tm1638/instruction_step_3_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.899</td>
</tr>
<tr>
<td>12</td>
<td>30.187</td>
<td>i_tm1638/counter_3_s0/Q</td>
<td>i_tm1638/counter_10_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.450</td>
</tr>
<tr>
<td>13</td>
<td>30.255</td>
<td>i_tm1638/instruction_step_3_s0/Q</td>
<td>i_tm1638/keys_0_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.739</td>
</tr>
<tr>
<td>14</td>
<td>30.255</td>
<td>i_tm1638/instruction_step_3_s0/Q</td>
<td>i_tm1638/keys_1_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.739</td>
</tr>
<tr>
<td>15</td>
<td>30.255</td>
<td>i_tm1638/instruction_step_3_s0/Q</td>
<td>i_tm1638/keys_4_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.739</td>
</tr>
<tr>
<td>16</td>
<td>30.255</td>
<td>i_tm1638/instruction_step_3_s0/Q</td>
<td>i_tm1638/keys_5_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.739</td>
</tr>
<tr>
<td>17</td>
<td>30.345</td>
<td>i_tm1638/keys_4_s0/Q</td>
<td>i_tm1638/led_on_5_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.292</td>
</tr>
<tr>
<td>18</td>
<td>30.401</td>
<td>i_tm1638/counter_3_s0/Q</td>
<td>i_tm1638/counter_16_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.236</td>
</tr>
<tr>
<td>19</td>
<td>30.401</td>
<td>i_tm1638/counter_3_s0/Q</td>
<td>i_tm1638/counter_18_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.236</td>
</tr>
<tr>
<td>20</td>
<td>30.405</td>
<td>i_tm1638/counter_3_s0/Q</td>
<td>i_tm1638/counter_19_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.232</td>
</tr>
<tr>
<td>21</td>
<td>30.429</td>
<td>i_tm1638/instruction_step_0_s0/Q</td>
<td>i_tm1638/tm_in_1_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.565</td>
</tr>
<tr>
<td>22</td>
<td>30.429</td>
<td>i_tm1638/instruction_step_0_s0/Q</td>
<td>i_tm1638/tm_in_3_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.565</td>
</tr>
<tr>
<td>23</td>
<td>30.499</td>
<td>i_tm1638/tm1638_sio/cur_state_1_s1/Q</td>
<td>i_tm1638/counter_9_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.138</td>
</tr>
<tr>
<td>24</td>
<td>30.504</td>
<td>i_tm1638/instruction_step_0_s0/Q</td>
<td>i_tm1638/tm_in_0_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.490</td>
</tr>
<tr>
<td>25</td>
<td>30.504</td>
<td>i_tm1638/instruction_step_0_s0/Q</td>
<td>i_tm1638/tm_in_6_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.490</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.563</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_tm1638/reset_syn1_s0/SET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>i_microphone/ws_s2/Q</td>
<td>i_microphone/ws_s2/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>i_tm1638/tm1638_sio/ctr_q_2_s0/Q</td>
<td>i_tm1638/tm1638_sio/ctr_q_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>i_tm1638/counter_7_s0/Q</td>
<td>i_tm1638/counter_7_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>i_lcd/V_PixelCount_15_s1/Q</td>
<td>i_lcd/V_PixelCount_15_s1/D</td>
<td>LARGE_LCD_CK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>i_lcd/V_PixelCount_9_s1/Q</td>
<td>i_lcd/V_PixelCount_9_s1/D</td>
<td>LARGE_LCD_CK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>i_lcd/V_PixelCount_11_s1/Q</td>
<td>i_lcd/V_PixelCount_11_s1/D</td>
<td>LARGE_LCD_CK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>i_lcd/H_PixelCount_2_s0/Q</td>
<td>i_lcd/H_PixelCount_2_s0/D</td>
<td>LARGE_LCD_CK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>i_microphone/cnt_0_s0/Q</td>
<td>i_microphone/cnt_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>i_lcd/H_PixelCount_12_s0/Q</td>
<td>i_lcd/H_PixelCount_12_s0/D</td>
<td>LARGE_LCD_CK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>i_lcd/H_PixelCount_14_s0/Q</td>
<td>i_lcd/H_PixelCount_14_s0/D</td>
<td>LARGE_LCD_CK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>i_tm1638/counter_9_s0/Q</td>
<td>i_tm1638/counter_9_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>i_tm1638/counter_10_s0/Q</td>
<td>i_tm1638/counter_10_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>i_lcd/V_PixelCount_4_s1/Q</td>
<td>i_lcd/V_PixelCount_4_s1/D</td>
<td>LARGE_LCD_CK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>i_lcd/H_PixelCount_0_s0/Q</td>
<td>i_lcd/H_PixelCount_0_s0/D</td>
<td>LARGE_LCD_CK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>i_tm1638/tm1638_sio/sclk_q_4_s4/Q</td>
<td>i_tm1638/tm1638_sio/sclk_q_4_s4/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>i_tm1638/counter_1_s0/Q</td>
<td>i_tm1638/counter_1_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>i_tm1638/counter_13_s0/Q</td>
<td>i_tm1638/counter_13_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>i_tm1638/counter_16_s0/Q</td>
<td>i_tm1638/counter_16_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.711</td>
<td>i_lcd/V_PixelCount_3_s1/Q</td>
<td>i_lcd/V_PixelCount_3_s1/D</td>
<td>LARGE_LCD_CK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>21</td>
<td>0.711</td>
<td>i_tm1638/tm1638_sio/cur_state_1_s1/Q</td>
<td>i_tm1638/tm1638_sio/cur_state_1_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>22</td>
<td>0.712</td>
<td>i_lcd/V_PixelCount_1_s1/Q</td>
<td>i_lcd/V_PixelCount_1_s1/D</td>
<td>LARGE_LCD_CK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>23</td>
<td>0.714</td>
<td>i_tm1638/counter_0_s0/Q</td>
<td>i_tm1638/counter_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>24</td>
<td>0.714</td>
<td>i_tm1638/instruction_step_3_s0/Q</td>
<td>i_tm1638/instruction_step_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>25</td>
<td>0.729</td>
<td>inst_audio_out_alt/clk_div_3_s0/Q</td>
<td>inst_audio_out_alt/clk_div_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>27.237</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_15_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>5.496</td>
</tr>
<tr>
<td>2</td>
<td>27.237</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_5_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>5.496</td>
</tr>
<tr>
<td>3</td>
<td>27.237</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_6_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>5.496</td>
</tr>
<tr>
<td>4</td>
<td>27.237</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_7_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>5.496</td>
</tr>
<tr>
<td>5</td>
<td>27.237</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_8_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>5.496</td>
</tr>
<tr>
<td>6</td>
<td>27.237</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_9_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>5.496</td>
</tr>
<tr>
<td>7</td>
<td>27.237</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_3_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>5.496</td>
</tr>
<tr>
<td>8</td>
<td>27.237</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_4_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>5.496</td>
</tr>
<tr>
<td>9</td>
<td>27.237</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_5_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>5.496</td>
</tr>
<tr>
<td>10</td>
<td>27.237</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_6_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>5.496</td>
</tr>
<tr>
<td>11</td>
<td>27.237</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_7_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>5.496</td>
</tr>
<tr>
<td>12</td>
<td>27.237</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_8_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>5.496</td>
</tr>
<tr>
<td>13</td>
<td>27.237</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_9_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>5.496</td>
</tr>
<tr>
<td>14</td>
<td>28.537</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_0_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>4.196</td>
</tr>
<tr>
<td>15</td>
<td>28.537</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_1_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>4.196</td>
</tr>
<tr>
<td>16</td>
<td>28.537</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_2_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>4.196</td>
</tr>
<tr>
<td>17</td>
<td>28.537</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_3_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>4.196</td>
</tr>
<tr>
<td>18</td>
<td>28.537</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_4_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>4.196</td>
</tr>
<tr>
<td>19</td>
<td>28.537</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_10_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>4.196</td>
</tr>
<tr>
<td>20</td>
<td>28.537</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_11_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>4.196</td>
</tr>
<tr>
<td>21</td>
<td>28.537</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_12_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>4.196</td>
</tr>
<tr>
<td>22</td>
<td>28.537</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_13_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>4.196</td>
</tr>
<tr>
<td>23</td>
<td>28.537</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/V_PixelCount_14_s1/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>4.196</td>
</tr>
<tr>
<td>24</td>
<td>28.537</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_0_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>4.196</td>
</tr>
<tr>
<td>25</td>
<td>28.537</td>
<td>i_reset_on_power_up/rst_r_s1/Q</td>
<td>i_lcd/H_PixelCount_1_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>LARGE_LCD_CK:[R]</td>
<td>37.036</td>
<td>4.230</td>
<td>4.196</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.568</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_17_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.581</td>
</tr>
<tr>
<td>2</td>
<td>0.568</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_19_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.581</td>
</tr>
<tr>
<td>3</td>
<td>0.833</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_0_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.846</td>
</tr>
<tr>
<td>4</td>
<td>0.833</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_4_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.846</td>
</tr>
<tr>
<td>5</td>
<td>0.842</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_7_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>6</td>
<td>0.842</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_9_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>7</td>
<td>0.842</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_11_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>8</td>
<td>0.842</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_14_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>9</td>
<td>0.842</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_15_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>10</td>
<td>1.093</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_6_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.106</td>
</tr>
<tr>
<td>11</td>
<td>1.093</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_13_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.106</td>
</tr>
<tr>
<td>12</td>
<td>1.099</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/instruction_step_1_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.112</td>
</tr>
<tr>
<td>13</td>
<td>1.099</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/instruction_step_5_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.112</td>
</tr>
<tr>
<td>14</td>
<td>1.103</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_1_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.116</td>
</tr>
<tr>
<td>15</td>
<td>1.103</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_2_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.116</td>
</tr>
<tr>
<td>16</td>
<td>1.103</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_8_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.116</td>
</tr>
<tr>
<td>17</td>
<td>1.103</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_10_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.116</td>
</tr>
<tr>
<td>18</td>
<td>1.109</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_3_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
<tr>
<td>19</td>
<td>1.109</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_5_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
<tr>
<td>20</td>
<td>1.109</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_12_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
<tr>
<td>21</td>
<td>1.109</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_16_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
<tr>
<td>22</td>
<td>1.109</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/counter_18_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.122</td>
</tr>
<tr>
<td>23</td>
<td>1.371</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/instruction_step_3_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.383</td>
</tr>
<tr>
<td>24</td>
<td>1.517</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/instruction_step_2_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.530</td>
</tr>
<tr>
<td>25</td>
<td>1.517</td>
<td>i_tm1638/reset_syn2_s0/Q</td>
<td>i_tm1638/instruction_step_4_s0/CLEAR</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.530</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td>2</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_tm1638/instruction_step_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_tm1638/instruction_step_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_tm1638/counter_13_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_tm1638/keys_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_tm1638/tm1638_sio/data_q_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_tm1638/tm1638_sio/data_q_3_s1</td>
</tr>
<tr>
<td>9</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_tm1638/keys_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>i_tm1638/tm1638_sio/data_q_4_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/instruction_step_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/sio_stb_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>i_tm1638/instruction_step_3_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_3_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>i_tm1638/n129_s90/I1</td>
</tr>
<tr>
<td>7.520</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n129_s90/F</td>
</tr>
<tr>
<td>7.942</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>i_tm1638/n129_s92/I0</td>
</tr>
<tr>
<td>8.974</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n129_s92/F</td>
</tr>
<tr>
<td>11.556</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">i_tm1638/sio_stb_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>i_tm1638/sio_stb_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB11[A]</td>
<td>i_tm1638/sio_stb_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.093, 29.554%; route: 4.531, 63.974%; tC2Q: 0.458, 6.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>i_tm1638/counter_10_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_10_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>i_tm1638/n128_s84/I3</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n128_s84/F</td>
</tr>
<tr>
<td>6.792</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>i_tm1638/n128_s81/I3</td>
</tr>
<tr>
<td>7.594</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n128_s81/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>i_tm1638/n128_s77/I3</td>
</tr>
<tr>
<td>9.112</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n128_s77/F</td>
</tr>
<tr>
<td>10.576</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>i_tm1638/n128_s76/I0</td>
</tr>
<tr>
<td>11.398</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n128_s76/F</td>
</tr>
<tr>
<td>11.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>i_tm1638/instruction_step_0_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>i_tm1638/instruction_step_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.755, 54.227%; route: 2.711, 39.154%; tC2Q: 0.458, 6.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/tm1638_sio/sclk_q_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/tm1638_sio/dio_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>i_tm1638/tm1638_sio/sclk_q_3_s3/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">i_tm1638/tm1638_sio/sclk_q_3_s3/Q</td>
</tr>
<tr>
<td>5.354</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>i_tm1638/tm1638_sio/dio_out_s3/I3</td>
</tr>
<tr>
<td>6.415</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/tm1638_sio/dio_out_s3/F</td>
</tr>
<tr>
<td>6.838</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>i_tm1638/tm1638_sio/n110_s1/I2</td>
</tr>
<tr>
<td>7.937</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">i_tm1638/tm1638_sio/n110_s1/F</td>
</tr>
<tr>
<td>11.337</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">i_tm1638/tm1638_sio/dio_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>i_tm1638/tm1638_sio/dio_out_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB8[A]</td>
<td>i_tm1638/tm1638_sio/dio_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 31.470%; route: 4.245, 61.852%; tC2Q: 0.458, 6.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C26[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_3_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>i_tm1638/n190_s4/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n190_s4/F</td>
</tr>
<tr>
<td>7.391</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>i_tm1638/n187_s4/I1</td>
</tr>
<tr>
<td>8.417</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n187_s4/F</td>
</tr>
<tr>
<td>8.842</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>i_tm1638/n185_s4/I2</td>
</tr>
<tr>
<td>9.468</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n185_s4/F</td>
</tr>
<tr>
<td>10.289</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>i_tm1638/n183_s3/I0</td>
</tr>
<tr>
<td>11.321</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n183_s3/F</td>
</tr>
<tr>
<td>11.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>i_tm1638/counter_12_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>i_tm1638/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.506, 51.205%; route: 2.883, 42.101%; tC2Q: 0.458, 6.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C26[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_3_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>i_tm1638/n190_s4/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n190_s4/F</td>
</tr>
<tr>
<td>7.391</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>i_tm1638/n187_s4/I1</td>
</tr>
<tr>
<td>8.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n187_s4/F</td>
</tr>
<tr>
<td>8.445</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>i_tm1638/n182_s4/I1</td>
</tr>
<tr>
<td>9.267</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n182_s4/F</td>
</tr>
<tr>
<td>10.263</td>
<td>0.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>i_tm1638/n182_s3/I2</td>
</tr>
<tr>
<td>11.295</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n182_s3/F</td>
</tr>
<tr>
<td>11.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>i_tm1638/counter_13_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>i_tm1638/counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.708, 54.356%; route: 2.655, 38.925%; tC2Q: 0.458, 6.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C26[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_3_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>i_tm1638/n190_s4/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n190_s4/F</td>
</tr>
<tr>
<td>7.391</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>i_tm1638/n187_s4/I1</td>
</tr>
<tr>
<td>8.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n187_s4/F</td>
</tr>
<tr>
<td>8.445</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>i_tm1638/n182_s4/I1</td>
</tr>
<tr>
<td>9.267</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n182_s4/F</td>
</tr>
<tr>
<td>10.120</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>i_tm1638/n181_s3/I1</td>
</tr>
<tr>
<td>11.219</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n181_s3/F</td>
</tr>
<tr>
<td>11.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>i_tm1638/counter_14_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>i_tm1638/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 55.970%; route: 2.511, 37.235%; tC2Q: 0.458, 6.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C26[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_3_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>i_tm1638/n190_s4/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n190_s4/F</td>
</tr>
<tr>
<td>7.391</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>i_tm1638/n187_s4/I1</td>
</tr>
<tr>
<td>8.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n187_s4/F</td>
</tr>
<tr>
<td>8.445</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>i_tm1638/n182_s4/I1</td>
</tr>
<tr>
<td>9.267</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n182_s4/F</td>
</tr>
<tr>
<td>10.120</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>i_tm1638/n180_s3/I0</td>
</tr>
<tr>
<td>11.219</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n180_s3/F</td>
</tr>
<tr>
<td>11.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>i_tm1638/counter_15_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>i_tm1638/counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 55.970%; route: 2.511, 37.235%; tC2Q: 0.458, 6.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C26[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_3_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>i_tm1638/n190_s4/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n190_s4/F</td>
</tr>
<tr>
<td>7.391</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>i_tm1638/n187_s4/I1</td>
</tr>
<tr>
<td>8.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n187_s4/F</td>
</tr>
<tr>
<td>8.445</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>i_tm1638/n182_s4/I1</td>
</tr>
<tr>
<td>9.267</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n182_s4/F</td>
</tr>
<tr>
<td>10.110</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>i_tm1638/n178_s3/I0</td>
</tr>
<tr>
<td>11.209</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n178_s3/F</td>
</tr>
<tr>
<td>11.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>i_tm1638/counter_17_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>i_tm1638/counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 56.051%; route: 2.502, 37.143%; tC2Q: 0.458, 6.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>i_tm1638/counter_10_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_10_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>i_tm1638/n128_s84/I3</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n128_s84/F</td>
</tr>
<tr>
<td>6.792</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>i_tm1638/n128_s81/I3</td>
</tr>
<tr>
<td>7.594</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n128_s81/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>i_tm1638/n128_s77/I3</td>
</tr>
<tr>
<td>9.112</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n128_s77/F</td>
</tr>
<tr>
<td>10.098</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>i_tm1638/instruction_step_5_s2/I0</td>
</tr>
<tr>
<td>11.124</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">i_tm1638/instruction_step_5_s2/F</td>
</tr>
<tr>
<td>11.460</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>i_tm1638/instruction_step_5_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>i_tm1638/instruction_step_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.959, 56.670%; route: 2.569, 36.769%; tC2Q: 0.458, 6.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/tm1638_sio/cur_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/sio_stb_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>i_tm1638/tm1638_sio/cur_state_1_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/tm1638_sio/cur_state_1_s1/Q</td>
</tr>
<tr>
<td>5.768</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>i_tm1638/n110_s1/I2</td>
</tr>
<tr>
<td>6.800</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n110_s1/F</td>
</tr>
<tr>
<td>8.326</td>
<td>1.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td>i_tm1638/sio_stb_s5/I1</td>
</tr>
<tr>
<td>9.352</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C16[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/sio_stb_s5/F</td>
</tr>
<tr>
<td>11.385</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td style=" font-weight:bold;">i_tm1638/sio_stb_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>i_tm1638/sio_stb_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB11[A]</td>
<td>i_tm1638/sio_stb_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 29.779%; route: 4.395, 63.590%; tC2Q: 0.458, 6.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>i_tm1638/counter_10_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_10_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>i_tm1638/n128_s84/I3</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n128_s84/F</td>
</tr>
<tr>
<td>6.792</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>i_tm1638/n128_s81/I3</td>
</tr>
<tr>
<td>7.594</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n128_s81/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>i_tm1638/n128_s77/I3</td>
</tr>
<tr>
<td>9.112</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n128_s77/F</td>
</tr>
<tr>
<td>10.412</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][A]</td>
<td>i_tm1638/instruction_step_3_s2/I1</td>
</tr>
<tr>
<td>11.037</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C21[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/instruction_step_3_s2/F</td>
</tr>
<tr>
<td>11.373</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>i_tm1638/instruction_step_3_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>i_tm1638/instruction_step_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.558, 51.570%; route: 2.883, 41.787%; tC2Q: 0.458, 6.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C26[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_3_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>i_tm1638/n190_s4/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n190_s4/F</td>
</tr>
<tr>
<td>7.391</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>i_tm1638/n187_s4/I1</td>
</tr>
<tr>
<td>8.417</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n187_s4/F</td>
</tr>
<tr>
<td>8.842</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>i_tm1638/n185_s4/I2</td>
</tr>
<tr>
<td>9.467</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n185_s4/F</td>
</tr>
<tr>
<td>9.891</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>i_tm1638/n185_s3/I2</td>
</tr>
<tr>
<td>10.923</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n185_s3/F</td>
</tr>
<tr>
<td>10.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>i_tm1638/counter_10_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>i_tm1638/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.505, 54.344%; route: 2.486, 38.550%; tC2Q: 0.458, 7.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/instruction_step_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/keys_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>i_tm1638/instruction_step_3_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_3_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>i_tm1638/n129_s90/I1</td>
</tr>
<tr>
<td>7.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n129_s90/F</td>
</tr>
<tr>
<td>8.373</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>i_tm1638/n208_s2/I3</td>
</tr>
<tr>
<td>9.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n208_s2/F</td>
</tr>
<tr>
<td>9.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>i_tm1638/n209_s2/I2</td>
</tr>
<tr>
<td>10.509</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n209_s2/F</td>
</tr>
<tr>
<td>11.213</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/keys_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>i_tm1638/keys_0_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>i_tm1638/keys_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 47.841%; route: 3.057, 45.357%; tC2Q: 0.458, 6.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/instruction_step_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/keys_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>i_tm1638/instruction_step_3_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_3_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>i_tm1638/n129_s90/I1</td>
</tr>
<tr>
<td>7.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n129_s90/F</td>
</tr>
<tr>
<td>8.373</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>i_tm1638/n208_s2/I3</td>
</tr>
<tr>
<td>9.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n208_s2/F</td>
</tr>
<tr>
<td>9.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>i_tm1638/n208_s3/I2</td>
</tr>
<tr>
<td>10.509</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C17[2][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n208_s3/F</td>
</tr>
<tr>
<td>11.213</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/keys_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>i_tm1638/keys_1_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>i_tm1638/keys_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 47.841%; route: 3.057, 45.357%; tC2Q: 0.458, 6.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/instruction_step_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/keys_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>i_tm1638/instruction_step_3_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_3_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>i_tm1638/n129_s90/I1</td>
</tr>
<tr>
<td>7.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n129_s90/F</td>
</tr>
<tr>
<td>8.373</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>i_tm1638/n208_s2/I3</td>
</tr>
<tr>
<td>9.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n208_s2/F</td>
</tr>
<tr>
<td>9.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][B]</td>
<td>i_tm1638/n209_s2/I2</td>
</tr>
<tr>
<td>10.509</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C17[1][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n209_s2/F</td>
</tr>
<tr>
<td>11.213</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/keys_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>i_tm1638/keys_4_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>i_tm1638/keys_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 47.841%; route: 3.057, 45.357%; tC2Q: 0.458, 6.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/instruction_step_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/keys_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>i_tm1638/instruction_step_3_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_3_s0/Q</td>
</tr>
<tr>
<td>6.459</td>
<td>1.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>i_tm1638/n129_s90/I1</td>
</tr>
<tr>
<td>7.558</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n129_s90/F</td>
</tr>
<tr>
<td>8.373</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>i_tm1638/n208_s2/I3</td>
</tr>
<tr>
<td>9.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n208_s2/F</td>
</tr>
<tr>
<td>9.483</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>i_tm1638/n208_s3/I2</td>
</tr>
<tr>
<td>10.509</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C17[2][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n208_s3/F</td>
</tr>
<tr>
<td>11.213</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][B]</td>
<td style=" font-weight:bold;">i_tm1638/keys_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][B]</td>
<td>i_tm1638/keys_5_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[1][B]</td>
<td>i_tm1638/keys_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 47.841%; route: 3.057, 45.357%; tC2Q: 0.458, 6.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/keys_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/led_on_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>i_tm1638/keys_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R16C18[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/keys_4_s0/Q</td>
</tr>
<tr>
<td>6.740</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>LED_d_5_s1/I3</td>
</tr>
<tr>
<td>7.766</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" background: #97FFFF;">LED_d_5_s1/F</td>
</tr>
<tr>
<td>8.184</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>LED_d_5_s0/I2</td>
</tr>
<tr>
<td>9.245</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">LED_d_5_s0/F</td>
</tr>
<tr>
<td>9.666</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>i_hackathon_top/lab_led_5_s0/I2</td>
</tr>
<tr>
<td>10.765</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">i_hackathon_top/lab_led_5_s0/F</td>
</tr>
<tr>
<td>10.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/led_on_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>i_tm1638/led_on_5_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>i_tm1638/led_on_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.186, 50.640%; route: 2.647, 42.075%; tC2Q: 0.458, 7.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C26[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_3_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>i_tm1638/n190_s4/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n190_s4/F</td>
</tr>
<tr>
<td>7.391</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>i_tm1638/n187_s4/I1</td>
</tr>
<tr>
<td>8.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n187_s4/F</td>
</tr>
<tr>
<td>8.445</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>i_tm1638/n182_s4/I1</td>
</tr>
<tr>
<td>9.247</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n182_s4/F</td>
</tr>
<tr>
<td>9.678</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>i_tm1638/n179_s3/I0</td>
</tr>
<tr>
<td>10.710</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n179_s3/F</td>
</tr>
<tr>
<td>10.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>i_tm1638/counter_16_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>i_tm1638/counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.688, 59.143%; route: 2.089, 33.507%; tC2Q: 0.458, 7.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C26[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_3_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>i_tm1638/n190_s4/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n190_s4/F</td>
</tr>
<tr>
<td>7.391</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>i_tm1638/n187_s4/I1</td>
</tr>
<tr>
<td>8.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n187_s4/F</td>
</tr>
<tr>
<td>8.445</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>i_tm1638/n182_s4/I1</td>
</tr>
<tr>
<td>9.247</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n182_s4/F</td>
</tr>
<tr>
<td>9.678</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>i_tm1638/n177_s3/I0</td>
</tr>
<tr>
<td>10.710</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n177_s3/F</td>
</tr>
<tr>
<td>10.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>i_tm1638/counter_18_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>i_tm1638/counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.688, 59.143%; route: 2.089, 33.507%; tC2Q: 0.458, 7.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C26[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_3_s0/Q</td>
</tr>
<tr>
<td>5.743</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>i_tm1638/n190_s4/I0</td>
</tr>
<tr>
<td>6.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n190_s4/F</td>
</tr>
<tr>
<td>7.391</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>i_tm1638/n187_s4/I1</td>
</tr>
<tr>
<td>8.423</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n187_s4/F</td>
</tr>
<tr>
<td>8.445</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>i_tm1638/n182_s4/I1</td>
</tr>
<tr>
<td>9.247</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n182_s4/F</td>
</tr>
<tr>
<td>9.674</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>i_tm1638/n176_s3/I0</td>
</tr>
<tr>
<td>10.706</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n176_s3/F</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>i_tm1638/counter_19_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>i_tm1638/counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.688, 59.181%; route: 2.085, 33.465%; tC2Q: 0.458, 7.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/instruction_step_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/tm_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>i_tm1638/instruction_step_0_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C20[1][B]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_0_s0/Q</td>
</tr>
<tr>
<td>6.249</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>i_tm1638/n207_s2/I0</td>
</tr>
<tr>
<td>7.281</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n207_s2/F</td>
</tr>
<tr>
<td>7.292</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>i_tm1638/tm_in_6_s10/I0</td>
</tr>
<tr>
<td>8.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">i_tm1638/tm_in_6_s10/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>i_tm1638/tm_in_6_s7/I3</td>
</tr>
<tr>
<td>9.219</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">i_tm1638/tm_in_6_s7/F</td>
</tr>
<tr>
<td>9.224</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>i_tm1638/tm_in_6_s5/I2</td>
</tr>
<tr>
<td>10.250</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">i_tm1638/tm_in_6_s5/F</td>
</tr>
<tr>
<td>11.039</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/tm_in_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][A]</td>
<td>i_tm1638/tm_in_1_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[2][A]</td>
<td>i_tm1638/tm_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 60.611%; route: 2.127, 32.407%; tC2Q: 0.458, 6.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/instruction_step_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/tm_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>i_tm1638/instruction_step_0_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C20[1][B]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_0_s0/Q</td>
</tr>
<tr>
<td>6.249</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>i_tm1638/n207_s2/I0</td>
</tr>
<tr>
<td>7.281</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n207_s2/F</td>
</tr>
<tr>
<td>7.292</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>i_tm1638/tm_in_6_s10/I0</td>
</tr>
<tr>
<td>8.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">i_tm1638/tm_in_6_s10/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>i_tm1638/tm_in_6_s7/I3</td>
</tr>
<tr>
<td>9.219</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">i_tm1638/tm_in_6_s7/F</td>
</tr>
<tr>
<td>9.224</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>i_tm1638/tm_in_6_s5/I2</td>
</tr>
<tr>
<td>10.250</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">i_tm1638/tm_in_6_s5/F</td>
</tr>
<tr>
<td>11.039</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td style=" font-weight:bold;">i_tm1638/tm_in_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>i_tm1638/tm_in_3_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>i_tm1638/tm_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 60.611%; route: 2.127, 32.407%; tC2Q: 0.458, 6.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/tm1638_sio/cur_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>i_tm1638/tm1638_sio/cur_state_1_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/tm1638_sio/cur_state_1_s1/Q</td>
</tr>
<tr>
<td>5.768</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>i_tm1638/n110_s1/I2</td>
</tr>
<tr>
<td>6.800</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n110_s1/F</td>
</tr>
<tr>
<td>7.643</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[3][B]</td>
<td>i_tm1638/n194_s4/I1</td>
</tr>
<tr>
<td>8.269</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R16C20[3][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n194_s4/F</td>
</tr>
<tr>
<td>9.580</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>i_tm1638/n186_s3/I2</td>
</tr>
<tr>
<td>10.612</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n186_s3/F</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>i_tm1638/counter_9_s0/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>i_tm1638/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.690, 43.824%; route: 2.990, 48.710%; tC2Q: 0.458, 7.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/instruction_step_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/tm_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>i_tm1638/instruction_step_0_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C20[1][B]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_0_s0/Q</td>
</tr>
<tr>
<td>6.249</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>i_tm1638/n207_s2/I0</td>
</tr>
<tr>
<td>7.281</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n207_s2/F</td>
</tr>
<tr>
<td>7.292</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>i_tm1638/tm_in_6_s10/I0</td>
</tr>
<tr>
<td>8.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">i_tm1638/tm_in_6_s10/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>i_tm1638/tm_in_6_s7/I3</td>
</tr>
<tr>
<td>9.219</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">i_tm1638/tm_in_6_s7/F</td>
</tr>
<tr>
<td>9.224</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>i_tm1638/tm_in_6_s5/I2</td>
</tr>
<tr>
<td>10.250</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">i_tm1638/tm_in_6_s5/F</td>
</tr>
<tr>
<td>10.963</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/tm_in_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>i_tm1638/tm_in_0_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>i_tm1638/tm_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 61.314%; route: 2.052, 31.623%; tC2Q: 0.458, 7.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/instruction_step_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/tm_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>i_tm1638/instruction_step_0_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R16C20[1][B]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_0_s0/Q</td>
</tr>
<tr>
<td>6.249</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>i_tm1638/n207_s2/I0</td>
</tr>
<tr>
<td>7.281</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">i_tm1638/n207_s2/F</td>
</tr>
<tr>
<td>7.292</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>i_tm1638/tm_in_6_s10/I0</td>
</tr>
<tr>
<td>8.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">i_tm1638/tm_in_6_s10/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>i_tm1638/tm_in_6_s7/I3</td>
</tr>
<tr>
<td>9.219</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">i_tm1638/tm_in_6_s7/F</td>
</tr>
<tr>
<td>9.224</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>i_tm1638/tm_in_6_s5/I2</td>
</tr>
<tr>
<td>10.250</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">i_tm1638/tm_in_6_s5/F</td>
</tr>
<tr>
<td>10.963</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/tm_in_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>i_tm1638/tm_in_6_s0/CLK</td>
</tr>
<tr>
<td>41.467</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>i_tm1638/tm_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 61.314%; route: 2.052, 31.623%; tC2Q: 0.458, 7.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/reset_syn1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>3.887</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn1_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>i_tm1638/reset_syn1_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>i_tm1638/reset_syn1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_microphone/ws_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_microphone/ws_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>i_microphone/ws_s2/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">i_microphone/ws_s2/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>i_microphone/n44_s3/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">i_microphone/n44_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">i_microphone/ws_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>i_microphone/ws_s2/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>i_microphone/ws_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/tm1638_sio/ctr_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/tm1638_sio/ctr_q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>i_tm1638/tm1638_sio/ctr_q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/tm1638_sio/ctr_q_2_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>i_tm1638/tm1638_sio/n60_s0/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">i_tm1638/tm1638_sio/n60_s0/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/tm1638_sio/ctr_q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>i_tm1638/tm1638_sio/ctr_q_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>i_tm1638/tm1638_sio/ctr_q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>i_tm1638/counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_7_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>i_tm1638/n188_s3/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n188_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>i_tm1638/counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>i_tm1638/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lcd/V_PixelCount_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>i_lcd/V_PixelCount_15_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_15_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>i_lcd/n50_s1/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">i_lcd/n50_s1/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>i_lcd/V_PixelCount_15_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>i_lcd/V_PixelCount_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lcd/V_PixelCount_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>i_lcd/V_PixelCount_9_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_9_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>i_lcd/n56_s1/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">i_lcd/n56_s1/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>i_lcd/V_PixelCount_9_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>i_lcd/V_PixelCount_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lcd/V_PixelCount_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>i_lcd/V_PixelCount_11_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_11_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>i_lcd/n54_s1/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">i_lcd/n54_s1/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>i_lcd/V_PixelCount_11_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>i_lcd/V_PixelCount_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lcd/H_PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>i_lcd/H_PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>i_lcd/n111_s4/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">i_lcd/n111_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>i_lcd/H_PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>i_lcd/H_PixelCount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_microphone/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_microphone/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>i_microphone/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">i_microphone/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>i_microphone/n16_s2/I0</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">i_microphone/n16_s2/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">i_microphone/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>i_microphone/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>i_microphone/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lcd/H_PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>i_lcd/H_PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_12_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>i_lcd/n101_s2/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" background: #97FFFF;">i_lcd/n101_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>i_lcd/H_PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>i_lcd/H_PixelCount_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lcd/H_PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>i_lcd/H_PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_14_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>i_lcd/n99_s5/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">i_lcd/n99_s5/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>i_lcd/H_PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>i_lcd/H_PixelCount_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>i_tm1638/counter_9_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_9_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>i_tm1638/n186_s3/I3</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n186_s3/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>i_tm1638/counter_9_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>i_tm1638/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>i_tm1638/counter_10_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_10_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>i_tm1638/n185_s3/I1</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n185_s3/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>i_tm1638/counter_10_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>i_tm1638/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lcd/V_PixelCount_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>i_lcd/V_PixelCount_4_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_4_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>i_lcd/n61_s1/I0</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">i_lcd/n61_s1/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>i_lcd/V_PixelCount_4_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>i_lcd/V_PixelCount_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lcd/H_PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>i_lcd/H_PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>i_lcd/n113_s3/I0</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">i_lcd/n113_s3/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>i_lcd/H_PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>i_lcd/H_PixelCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/tm1638_sio/sclk_q_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/tm1638_sio/sclk_q_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>i_tm1638/tm1638_sio/sclk_q_4_s4/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/tm1638_sio/sclk_q_4_s4/Q</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>i_tm1638/tm1638_sio/sclk_d_4_s8/I0</td>
</tr>
<tr>
<td>4.021</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">i_tm1638/tm1638_sio/sclk_d_4_s8/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/tm1638_sio/sclk_q_4_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>i_tm1638/tm1638_sio/sclk_q_4_s4/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>i_tm1638/tm1638_sio/sclk_q_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>i_tm1638/counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_1_s0/Q</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>i_tm1638/n194_s3/I2</td>
</tr>
<tr>
<td>4.021</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n194_s3/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>i_tm1638/counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>i_tm1638/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>i_tm1638/counter_13_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_13_s0/Q</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>i_tm1638/n182_s3/I1</td>
</tr>
<tr>
<td>4.021</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n182_s3/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>i_tm1638/counter_13_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>i_tm1638/counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>i_tm1638/counter_16_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_16_s0/Q</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>i_tm1638/n179_s3/I3</td>
</tr>
<tr>
<td>4.021</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n179_s3/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>i_tm1638/counter_16_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>i_tm1638/counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lcd/V_PixelCount_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>i_lcd/V_PixelCount_3_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_3_s1/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>i_lcd/n62_s1/I0</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">i_lcd/n62_s1/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>i_lcd/V_PixelCount_3_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>i_lcd/V_PixelCount_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/tm1638_sio/cur_state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/tm1638_sio/cur_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>i_tm1638/tm1638_sio/cur_state_1_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/tm1638_sio/cur_state_1_s1/Q</td>
</tr>
<tr>
<td>3.650</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>i_tm1638/tm1638_sio/next_state_1_s10/I0</td>
</tr>
<tr>
<td>4.022</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">i_tm1638/tm1638_sio/next_state_1_s10/F</td>
</tr>
<tr>
<td>4.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/tm1638_sio/cur_state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>i_tm1638/tm1638_sio/cur_state_1_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>i_tm1638/tm1638_sio/cur_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_lcd/V_PixelCount_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>i_lcd/V_PixelCount_1_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_1_s1/Q</td>
</tr>
<tr>
<td>0.525</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>i_lcd/n64_s1/I1</td>
</tr>
<tr>
<td>0.897</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">i_lcd/n64_s1/F</td>
</tr>
<tr>
<td>0.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>i_lcd/V_PixelCount_1_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>i_lcd/V_PixelCount_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>i_tm1638/counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_0_s0/Q</td>
</tr>
<tr>
<td>3.653</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>i_tm1638/n195_s4/I0</td>
</tr>
<tr>
<td>4.025</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n195_s4/F</td>
</tr>
<tr>
<td>4.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>i_tm1638/counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>i_tm1638/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/instruction_step_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>i_tm1638/instruction_step_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_3_s0/Q</td>
</tr>
<tr>
<td>3.653</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>i_tm1638/n125_s83/I1</td>
</tr>
<tr>
<td>4.025</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">i_tm1638/n125_s83/F</td>
</tr>
<tr>
<td>4.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>i_tm1638/instruction_step_3_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>i_tm1638/instruction_step_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_audio_out_alt/clk_div_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_audio_out_alt/clk_div_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>inst_audio_out_alt/clk_div_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">inst_audio_out_alt/clk_div_3_s0/Q</td>
</tr>
<tr>
<td>3.646</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[1][A]</td>
<td>inst_audio_out_alt/n65_s/I1</td>
</tr>
<tr>
<td>4.040</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">inst_audio_out_alt/n65_s/SUM</td>
</tr>
<tr>
<td>4.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">inst_audio_out_alt/clk_div_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>inst_audio_out_alt/clk_div_3_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>inst_audio_out_alt/clk_div_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>84.044</td>
<td>3.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>i_lcd/V_PixelCount_15_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_15_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>i_lcd/V_PixelCount_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.997%; route: 3.938, 71.663%; tC2Q: 0.458, 8.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>84.044</td>
<td>3.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>i_lcd/V_PixelCount_5_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_5_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>i_lcd/V_PixelCount_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.997%; route: 3.938, 71.663%; tC2Q: 0.458, 8.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>84.044</td>
<td>3.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>i_lcd/V_PixelCount_6_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_6_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>i_lcd/V_PixelCount_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.997%; route: 3.938, 71.663%; tC2Q: 0.458, 8.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>84.044</td>
<td>3.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>i_lcd/V_PixelCount_7_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_7_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>i_lcd/V_PixelCount_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.997%; route: 3.938, 71.663%; tC2Q: 0.458, 8.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>84.044</td>
<td>3.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>i_lcd/V_PixelCount_8_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_8_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>i_lcd/V_PixelCount_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.997%; route: 3.938, 71.663%; tC2Q: 0.458, 8.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>84.044</td>
<td>3.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>i_lcd/V_PixelCount_9_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_9_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>i_lcd/V_PixelCount_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.997%; route: 3.938, 71.663%; tC2Q: 0.458, 8.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>84.044</td>
<td>3.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>i_lcd/H_PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_3_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>i_lcd/H_PixelCount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.997%; route: 3.938, 71.663%; tC2Q: 0.458, 8.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>84.044</td>
<td>3.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>i_lcd/H_PixelCount_4_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_4_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>i_lcd/H_PixelCount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.997%; route: 3.938, 71.663%; tC2Q: 0.458, 8.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>84.044</td>
<td>3.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>i_lcd/H_PixelCount_5_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_5_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>i_lcd/H_PixelCount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.997%; route: 3.938, 71.663%; tC2Q: 0.458, 8.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>84.044</td>
<td>3.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>i_lcd/H_PixelCount_6_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_6_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>i_lcd/H_PixelCount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.997%; route: 3.938, 71.663%; tC2Q: 0.458, 8.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>84.044</td>
<td>3.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>i_lcd/H_PixelCount_7_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_7_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>i_lcd/H_PixelCount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.997%; route: 3.938, 71.663%; tC2Q: 0.458, 8.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>84.044</td>
<td>3.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td>i_lcd/H_PixelCount_8_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_8_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[2][A]</td>
<td>i_lcd/H_PixelCount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.997%; route: 3.938, 71.663%; tC2Q: 0.458, 8.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>84.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>84.044</td>
<td>3.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>i_lcd/H_PixelCount_9_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_9_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>i_lcd/H_PixelCount_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.997%; route: 3.938, 71.663%; tC2Q: 0.458, 8.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>82.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>82.744</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>i_lcd/V_PixelCount_0_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_0_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>i_lcd/V_PixelCount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.192%; route: 2.639, 62.884%; tC2Q: 0.458, 10.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>82.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>82.744</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>i_lcd/V_PixelCount_1_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_1_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>i_lcd/V_PixelCount_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.192%; route: 2.639, 62.884%; tC2Q: 0.458, 10.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>82.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>82.744</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>i_lcd/V_PixelCount_2_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_2_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>i_lcd/V_PixelCount_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.192%; route: 2.639, 62.884%; tC2Q: 0.458, 10.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>82.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>82.744</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>i_lcd/V_PixelCount_3_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_3_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>i_lcd/V_PixelCount_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.192%; route: 2.639, 62.884%; tC2Q: 0.458, 10.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>82.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>82.744</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>i_lcd/V_PixelCount_4_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_4_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>i_lcd/V_PixelCount_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.192%; route: 2.639, 62.884%; tC2Q: 0.458, 10.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>82.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>82.744</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>i_lcd/V_PixelCount_10_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_10_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>i_lcd/V_PixelCount_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.192%; route: 2.639, 62.884%; tC2Q: 0.458, 10.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>82.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>82.744</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>i_lcd/V_PixelCount_11_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_11_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>i_lcd/V_PixelCount_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.192%; route: 2.639, 62.884%; tC2Q: 0.458, 10.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>82.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>82.744</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>i_lcd/V_PixelCount_12_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_12_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>i_lcd/V_PixelCount_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.192%; route: 2.639, 62.884%; tC2Q: 0.458, 10.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>82.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>82.744</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>i_lcd/V_PixelCount_13_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_13_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>i_lcd/V_PixelCount_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.192%; route: 2.639, 62.884%; tC2Q: 0.458, 10.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>82.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/V_PixelCount_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>82.744</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">i_lcd/V_PixelCount_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>i_lcd/V_PixelCount_14_s1/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/V_PixelCount_14_s1</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>i_lcd/V_PixelCount_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.192%; route: 2.639, 62.884%; tC2Q: 0.458, 10.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>82.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>82.744</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>i_lcd/H_PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_0_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>i_lcd/H_PixelCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.192%; route: 2.639, 62.884%; tC2Q: 0.458, 10.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>82.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>111.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_lcd/H_PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LARGE_LCD_CK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>78.304</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>78.548</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
<tr>
<td>79.006</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">i_reset_on_power_up/rst_r_s1/Q</td>
</tr>
<tr>
<td>79.351</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>rst_s1/I0</td>
</tr>
<tr>
<td>80.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">rst_s1/F</td>
</tr>
<tr>
<td>82.744</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" font-weight:bold;">i_lcd/H_PixelCount_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.110</td>
<td>111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LARGE_LCD_CK</td>
</tr>
<tr>
<td>111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>i_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>111.354</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td>i_lcd/H_PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>111.324</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_lcd/H_PixelCount_1_s0</td>
</tr>
<tr>
<td>111.281</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[0][B]</td>
<td>i_lcd/H_PixelCount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.230</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.036</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 26.192%; route: 2.639, 62.884%; tC2Q: 0.458, 10.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>3.892</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>i_tm1638/counter_17_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>i_tm1638/counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 42.594%; tC2Q: 0.333, 57.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>3.892</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>i_tm1638/counter_19_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>i_tm1638/counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 42.594%; tC2Q: 0.333, 57.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>i_tm1638/counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>i_tm1638/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 60.585%; tC2Q: 0.333, 39.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.157</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td>i_tm1638/counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[0][B]</td>
<td>i_tm1638/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 60.585%; tC2Q: 0.333, 39.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>i_tm1638/counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>i_tm1638/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.985%; tC2Q: 0.333, 39.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>i_tm1638/counter_9_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>i_tm1638/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.985%; tC2Q: 0.333, 39.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>i_tm1638/counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>i_tm1638/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.985%; tC2Q: 0.333, 39.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>i_tm1638/counter_14_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>i_tm1638/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.985%; tC2Q: 0.333, 39.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.165</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>i_tm1638/counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>i_tm1638/counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 60.985%; tC2Q: 0.333, 39.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.417</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>i_tm1638/counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>i_tm1638/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.772, 69.853%; tC2Q: 0.333, 30.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.417</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>i_tm1638/counter_13_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>i_tm1638/counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.772, 69.853%; tC2Q: 0.333, 30.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.423</td>
<td>0.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>i_tm1638/instruction_step_1_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>i_tm1638/instruction_step_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.779, 70.022%; tC2Q: 0.333, 29.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.423</td>
<td>0.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>i_tm1638/instruction_step_5_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>i_tm1638/instruction_step_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.779, 70.022%; tC2Q: 0.333, 29.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>i_tm1638/counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>i_tm1638/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 70.122%; tC2Q: 0.333, 29.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>i_tm1638/counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>i_tm1638/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 70.122%; tC2Q: 0.333, 29.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>i_tm1638/counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>i_tm1638/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 70.122%; tC2Q: 0.333, 29.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.427</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>i_tm1638/counter_10_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>i_tm1638/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.782, 70.122%; tC2Q: 0.333, 29.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.433</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>i_tm1638/counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>i_tm1638/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 70.288%; tC2Q: 0.333, 29.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.433</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>i_tm1638/counter_5_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>i_tm1638/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 70.288%; tC2Q: 0.333, 29.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.433</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>i_tm1638/counter_12_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[1][B]</td>
<td>i_tm1638/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 70.288%; tC2Q: 0.333, 29.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.433</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/counter_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>i_tm1638/counter_16_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>i_tm1638/counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 70.288%; tC2Q: 0.333, 29.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.433</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" font-weight:bold;">i_tm1638/counter_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>i_tm1638/counter_18_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>i_tm1638/counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 70.288%; tC2Q: 0.333, 29.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.694</td>
<td>1.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>i_tm1638/instruction_step_3_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>i_tm1638/instruction_step_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.050, 75.901%; tC2Q: 0.333, 24.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.841</td>
<td>1.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>i_tm1638/instruction_step_2_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>i_tm1638/instruction_step_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.196, 78.211%; tC2Q: 0.333, 21.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_tm1638/instruction_step_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">i_tm1638/reset_syn2_s0/Q</td>
</tr>
<tr>
<td>4.841</td>
<td>1.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">i_tm1638/instruction_step_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>91</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>i_tm1638/instruction_step_4_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>i_tm1638/instruction_step_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.196, 78.211%; tC2Q: 0.333, 21.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_reset_on_power_up/rst_r_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_reset_on_power_up/rst_r_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_tm1638/reset_syn2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_tm1638/reset_syn2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_tm1638/instruction_step_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_tm1638/instruction_step_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_tm1638/instruction_step_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_tm1638/instruction_step_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_tm1638/instruction_step_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_tm1638/instruction_step_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_tm1638/counter_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_tm1638/counter_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_tm1638/counter_13_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_tm1638/keys_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_tm1638/keys_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_tm1638/keys_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_tm1638/tm1638_sio/data_q_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_tm1638/tm1638_sio/data_q_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_tm1638/tm1638_sio/data_q_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_tm1638/tm1638_sio/data_q_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_tm1638/tm1638_sio/data_q_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_tm1638/tm1638_sio/data_q_3_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_tm1638/keys_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_tm1638/keys_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_tm1638/keys_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_tm1638/tm1638_sio/data_q_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>i_tm1638/tm1638_sio/data_q_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>20.853</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>i_tm1638/tm1638_sio/data_q_4_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>91</td>
<td>CLK_d</td>
<td>27.237</td>
<td>0.262</td>
</tr>
<tr>
<td>65</td>
<td>reset_syn2</td>
<td>32.371</td>
<td>4.560</td>
</tr>
<tr>
<td>50</td>
<td>rst</td>
<td>27.237</td>
<td>3.594</td>
</tr>
<tr>
<td>34</td>
<td>LARGE_LCD_CK_d</td>
<td>102.423</td>
<td>0.661</td>
</tr>
<tr>
<td>32</td>
<td>V_PixelCount_14_8</td>
<td>102.423</td>
<td>1.402</td>
</tr>
<tr>
<td>25</td>
<td>instruction_step[2]</td>
<td>30.306</td>
<td>1.844</td>
</tr>
<tr>
<td>23</td>
<td>instruction_step[5]</td>
<td>30.701</td>
<td>1.671</td>
</tr>
<tr>
<td>23</td>
<td>instruction_step[1]</td>
<td>30.109</td>
<td>1.964</td>
</tr>
<tr>
<td>22</td>
<td>cur_state[1]</td>
<td>30.083</td>
<td>0.990</td>
</tr>
<tr>
<td>21</td>
<td>instruction_step[0]</td>
<td>30.429</td>
<td>1.374</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C27</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C18</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C30</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C28</td>
<td>77.78%</td>
</tr>
<tr>
<td>R16C26</td>
<td>76.39%</td>
</tr>
<tr>
<td>R15C32</td>
<td>73.61%</td>
</tr>
<tr>
<td>R14C30</td>
<td>70.83%</td>
</tr>
<tr>
<td>R16C23</td>
<td>69.44%</td>
</tr>
<tr>
<td>R16C31</td>
<td>68.06%</td>
</tr>
<tr>
<td>R15C31</td>
<td>66.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK -period 37.037 -waveform {0 18.518} [get_ports {CLK}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name LARGE_LCD_CK -period 111.11 -waveform {0 55.555} [get_ports {LARGE_LCD_CK}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
