--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml lab7_top_module.twx lab7_top_module.ncd -o
lab7_top_module.twr lab7_top_module.pcf -ucf lab7_UCF.ucf

Design file:              lab7_top_module.ncd
Physical constraint file: lab7_top_module.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk100MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW<4>       |    3.176(R)|      SLOW  |    1.214(R)|      SLOW  |clk100MHz_BUFGP   |   0.000|
SW<5>       |    0.593(R)|      FAST  |    1.744(R)|      SLOW  |clk100MHz_BUFGP   |   0.000|
reset       |    1.338(R)|      FAST  |    1.658(R)|      SLOW  |clk100MHz_BUFGP   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk100MHz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
C           |        14.152(R)|      SLOW  |         4.930(R)|      FAST  |clk100MHz_BUFGP   |   0.000|
N           |        14.151(R)|      SLOW  |         5.063(R)|      FAST  |clk100MHz_BUFGP   |   0.000|
Z           |        15.512(R)|      SLOW  |         4.869(R)|      FAST  |clk100MHz_BUFGP   |   0.000|
a           |        17.554(R)|      SLOW  |         5.867(R)|      FAST  |clk100MHz_BUFGP   |   0.000|
b           |        17.174(R)|      SLOW  |         5.735(R)|      FAST  |clk100MHz_BUFGP   |   0.000|
c           |        17.120(R)|      SLOW  |         5.464(R)|      FAST  |clk100MHz_BUFGP   |   0.000|
d           |        17.279(R)|      SLOW  |         5.713(R)|      FAST  |clk100MHz_BUFGP   |   0.000|
e           |        16.843(R)|      SLOW  |         5.392(R)|      FAST  |clk100MHz_BUFGP   |   0.000|
f           |        17.231(R)|      SLOW  |         5.575(R)|      FAST  |clk100MHz_BUFGP   |   0.000|
g           |        16.653(R)|      SLOW  |         5.292(R)|      FAST  |clk100MHz_BUFGP   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100MHz      |    6.472|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<4>          |C              |   10.890|
SW<4>          |N              |   10.893|
SW<4>          |Z              |   12.254|
SW<4>          |a              |   13.695|
SW<4>          |b              |   13.360|
SW<4>          |c              |   13.261|
SW<4>          |d              |   13.420|
SW<4>          |e              |   12.984|
SW<4>          |f              |   13.372|
SW<4>          |g              |   12.794|
SW<5>          |a              |   11.183|
SW<5>          |b              |   10.836|
SW<5>          |c              |   10.749|
SW<5>          |d              |   10.908|
SW<5>          |e              |   10.472|
SW<5>          |f              |   10.860|
SW<5>          |g              |   10.282|
---------------+---------------+---------+


Analysis completed Sat Apr 29 13:04:03 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 668 MB



