// Seed: 3396033400
module module_0 ();
endmodule
module module_1 #(
    parameter id_0 = 32'd31,
    parameter id_1 = 32'd17,
    parameter id_5 = 32'd97,
    parameter id_6 = 32'd71
) (
    input tri1 _id_0,
    input wand _id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wire id_4,
    input tri0 _id_5,
    input tri1 _id_6
);
  module_0 modCall_1 ();
  logic [id_0 : id_6] id_8 = -1;
  wire  [id_6 : id_5] id_9;
  wire  [  id_1 : -1] id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3[1] = -1 & -1'b0;
  module_0 modCall_1 ();
  wire id_7;
  assign id_7 = id_2;
  assign id_3[-1] = id_7;
endmodule
