# vsim top
# vsim top 
# Start time: 21:10:28 on Mar 18,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../tb/monitor.sv(49): (vopt-2240) Treating stand-alone use of function 'begin_tr' as an implicit VOID cast.
# ** Warning: ../tb/monitor_out.sv(48): (vopt-2240) Treating stand-alone use of function 'begin_tr' as an implicit VOID cast.
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.DUT(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.dut_if(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.fpmul(pipeline)#1
# Loading work.fpmul_stage1(struct)#1
# Loading work.unpackfp(unpackfp)#1
# Loading work.fpmul_stage2(struct)#1
# Loading ieee.std_logic_unsigned(body)
# Loading work.fpmul_stage3(struct)#1
# Loading work.fpnormalize(fpnormalize)#1
# Loading work.fpround(fpround)#1
# Loading work.fpmul_stage4(struct)#1
# Loading work.packfp(packfp)#1
# ** Error: (vsim-3567) ../tb/refmod.sv(25): No field named 'clk'.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../tb/top.sv
# Error loading design
# End time: 21:10:39 on Mar 18,2021, Elapsed time: 0:00:11
# Errors: 1, Warnings: 2
