
Lora_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a234  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000334  0800a374  0800a374  0001a374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6a8  0800a6a8  00020178  2**0
                  CONTENTS
  4 .ARM          00000008  0800a6a8  0800a6a8  0001a6a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6b0  0800a6b0  00020178  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6b0  0800a6b0  0001a6b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a6b4  0800a6b4  0001a6b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000178  20000000  0800a6b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007ec  20000178  0800a830  00020178  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000964  0800a830  00020964  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020178  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020e54  00000000  00000000  000201a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004427  00000000  00000000  00040ff6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e70  00000000  00000000  00045420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001cb8  00000000  00000000  00047290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022587  00000000  00000000  00048f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000231cf  00000000  00000000  0006b4cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c46eb  00000000  00000000  0008e69e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00152d89  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008938  00000000  00000000  00152ddc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000178 	.word	0x20000178
 800015c:	00000000 	.word	0x00000000
 8000160:	0800a35c 	.word	0x0800a35c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000017c 	.word	0x2000017c
 800017c:	0800a35c 	.word	0x0800a35c

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295
 8000240:	f04f 30ff 	movne.w	r0, #4294967295
 8000244:	f000 b974 	b.w	8000530 <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9e08      	ldr	r6, [sp, #32]
 8000266:	460d      	mov	r5, r1
 8000268:	4604      	mov	r4, r0
 800026a:	4688      	mov	r8, r1
 800026c:	2b00      	cmp	r3, #0
 800026e:	d14d      	bne.n	800030c <__udivmoddi4+0xac>
 8000270:	428a      	cmp	r2, r1
 8000272:	4694      	mov	ip, r2
 8000274:	d968      	bls.n	8000348 <__udivmoddi4+0xe8>
 8000276:	fab2 f282 	clz	r2, r2
 800027a:	b152      	cbz	r2, 8000292 <__udivmoddi4+0x32>
 800027c:	fa01 f302 	lsl.w	r3, r1, r2
 8000280:	f1c2 0120 	rsb	r1, r2, #32
 8000284:	fa20 f101 	lsr.w	r1, r0, r1
 8000288:	fa0c fc02 	lsl.w	ip, ip, r2
 800028c:	ea41 0803 	orr.w	r8, r1, r3
 8000290:	4094      	lsls	r4, r2
 8000292:	ea4f 451c 	mov.w	r5, ip, lsr #16
 8000296:	0c21      	lsrs	r1, r4, #16
 8000298:	fbb8 fef5 	udiv	lr, r8, r5
 800029c:	fa1f f78c 	uxth.w	r7, ip
 80002a0:	fb05 831e 	mls	r3, r5, lr, r8
 80002a4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002a8:	fb0e f107 	mul.w	r1, lr, r7
 80002ac:	4299      	cmp	r1, r3
 80002ae:	d90b      	bls.n	80002c8 <__udivmoddi4+0x68>
 80002b0:	eb1c 0303 	adds.w	r3, ip, r3
 80002b4:	f10e 30ff 	add.w	r0, lr, #4294967295
 80002b8:	f080 811e 	bcs.w	80004f8 <__udivmoddi4+0x298>
 80002bc:	4299      	cmp	r1, r3
 80002be:	f240 811b 	bls.w	80004f8 <__udivmoddi4+0x298>
 80002c2:	f1ae 0e02 	sub.w	lr, lr, #2
 80002c6:	4463      	add	r3, ip
 80002c8:	1a5b      	subs	r3, r3, r1
 80002ca:	b2a4      	uxth	r4, r4
 80002cc:	fbb3 f0f5 	udiv	r0, r3, r5
 80002d0:	fb05 3310 	mls	r3, r5, r0, r3
 80002d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002d8:	fb00 f707 	mul.w	r7, r0, r7
 80002dc:	42a7      	cmp	r7, r4
 80002de:	d90a      	bls.n	80002f6 <__udivmoddi4+0x96>
 80002e0:	eb1c 0404 	adds.w	r4, ip, r4
 80002e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80002e8:	f080 8108 	bcs.w	80004fc <__udivmoddi4+0x29c>
 80002ec:	42a7      	cmp	r7, r4
 80002ee:	f240 8105 	bls.w	80004fc <__udivmoddi4+0x29c>
 80002f2:	4464      	add	r4, ip
 80002f4:	3802      	subs	r0, #2
 80002f6:	1be4      	subs	r4, r4, r7
 80002f8:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80002fc:	2100      	movs	r1, #0
 80002fe:	b11e      	cbz	r6, 8000308 <__udivmoddi4+0xa8>
 8000300:	40d4      	lsrs	r4, r2
 8000302:	2300      	movs	r3, #0
 8000304:	e9c6 4300 	strd	r4, r3, [r6]
 8000308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030c:	428b      	cmp	r3, r1
 800030e:	d908      	bls.n	8000322 <__udivmoddi4+0xc2>
 8000310:	2e00      	cmp	r6, #0
 8000312:	f000 80ee 	beq.w	80004f2 <__udivmoddi4+0x292>
 8000316:	2100      	movs	r1, #0
 8000318:	e9c6 0500 	strd	r0, r5, [r6]
 800031c:	4608      	mov	r0, r1
 800031e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000322:	fab3 f183 	clz	r1, r3
 8000326:	2900      	cmp	r1, #0
 8000328:	d14a      	bne.n	80003c0 <__udivmoddi4+0x160>
 800032a:	42ab      	cmp	r3, r5
 800032c:	d302      	bcc.n	8000334 <__udivmoddi4+0xd4>
 800032e:	4282      	cmp	r2, r0
 8000330:	f200 80f9 	bhi.w	8000526 <__udivmoddi4+0x2c6>
 8000334:	1a84      	subs	r4, r0, r2
 8000336:	eb65 0303 	sbc.w	r3, r5, r3
 800033a:	2001      	movs	r0, #1
 800033c:	4698      	mov	r8, r3
 800033e:	2e00      	cmp	r6, #0
 8000340:	d0e2      	beq.n	8000308 <__udivmoddi4+0xa8>
 8000342:	e9c6 4800 	strd	r4, r8, [r6]
 8000346:	e7df      	b.n	8000308 <__udivmoddi4+0xa8>
 8000348:	b902      	cbnz	r2, 800034c <__udivmoddi4+0xec>
 800034a:	deff      	udf	#255	; 0xff
 800034c:	fab2 f282 	clz	r2, r2
 8000350:	2a00      	cmp	r2, #0
 8000352:	f040 8091 	bne.w	8000478 <__udivmoddi4+0x218>
 8000356:	eba1 050c 	sub.w	r5, r1, ip
 800035a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800035e:	fa1f fe8c 	uxth.w	lr, ip
 8000362:	2101      	movs	r1, #1
 8000364:	fbb5 f3f7 	udiv	r3, r5, r7
 8000368:	fb07 5013 	mls	r0, r7, r3, r5
 800036c:	0c25      	lsrs	r5, r4, #16
 800036e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000372:	fb0e f003 	mul.w	r0, lr, r3
 8000376:	42a8      	cmp	r0, r5
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0x12c>
 800037a:	eb1c 0505 	adds.w	r5, ip, r5
 800037e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x12a>
 8000384:	42a8      	cmp	r0, r5
 8000386:	f200 80cb 	bhi.w	8000520 <__udivmoddi4+0x2c0>
 800038a:	4643      	mov	r3, r8
 800038c:	1a2d      	subs	r5, r5, r0
 800038e:	b2a4      	uxth	r4, r4
 8000390:	fbb5 f0f7 	udiv	r0, r5, r7
 8000394:	fb07 5510 	mls	r5, r7, r0, r5
 8000398:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800039c:	fb0e fe00 	mul.w	lr, lr, r0
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	d908      	bls.n	80003b6 <__udivmoddi4+0x156>
 80003a4:	eb1c 0404 	adds.w	r4, ip, r4
 80003a8:	f100 35ff 	add.w	r5, r0, #4294967295
 80003ac:	d202      	bcs.n	80003b4 <__udivmoddi4+0x154>
 80003ae:	45a6      	cmp	lr, r4
 80003b0:	f200 80bb 	bhi.w	800052a <__udivmoddi4+0x2ca>
 80003b4:	4628      	mov	r0, r5
 80003b6:	eba4 040e 	sub.w	r4, r4, lr
 80003ba:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003be:	e79e      	b.n	80002fe <__udivmoddi4+0x9e>
 80003c0:	f1c1 0720 	rsb	r7, r1, #32
 80003c4:	408b      	lsls	r3, r1
 80003c6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ca:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ce:	fa20 f407 	lsr.w	r4, r0, r7
 80003d2:	fa05 f301 	lsl.w	r3, r5, r1
 80003d6:	431c      	orrs	r4, r3
 80003d8:	40fd      	lsrs	r5, r7
 80003da:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003de:	fa00 f301 	lsl.w	r3, r0, r1
 80003e2:	fbb5 f8f9 	udiv	r8, r5, r9
 80003e6:	0c20      	lsrs	r0, r4, #16
 80003e8:	fa1f fe8c 	uxth.w	lr, ip
 80003ec:	fb09 5518 	mls	r5, r9, r8, r5
 80003f0:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 80003f4:	fb08 f00e 	mul.w	r0, r8, lr
 80003f8:	42a8      	cmp	r0, r5
 80003fa:	fa02 f201 	lsl.w	r2, r2, r1
 80003fe:	d90b      	bls.n	8000418 <__udivmoddi4+0x1b8>
 8000400:	eb1c 0505 	adds.w	r5, ip, r5
 8000404:	f108 3aff 	add.w	sl, r8, #4294967295
 8000408:	f080 8088 	bcs.w	800051c <__udivmoddi4+0x2bc>
 800040c:	42a8      	cmp	r0, r5
 800040e:	f240 8085 	bls.w	800051c <__udivmoddi4+0x2bc>
 8000412:	f1a8 0802 	sub.w	r8, r8, #2
 8000416:	4465      	add	r5, ip
 8000418:	1a2d      	subs	r5, r5, r0
 800041a:	b2a4      	uxth	r4, r4
 800041c:	fbb5 f0f9 	udiv	r0, r5, r9
 8000420:	fb09 5510 	mls	r5, r9, r0, r5
 8000424:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000428:	fb00 fe0e 	mul.w	lr, r0, lr
 800042c:	45ae      	cmp	lr, r5
 800042e:	d908      	bls.n	8000442 <__udivmoddi4+0x1e2>
 8000430:	eb1c 0505 	adds.w	r5, ip, r5
 8000434:	f100 34ff 	add.w	r4, r0, #4294967295
 8000438:	d26c      	bcs.n	8000514 <__udivmoddi4+0x2b4>
 800043a:	45ae      	cmp	lr, r5
 800043c:	d96a      	bls.n	8000514 <__udivmoddi4+0x2b4>
 800043e:	3802      	subs	r0, #2
 8000440:	4465      	add	r5, ip
 8000442:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000446:	fba0 9402 	umull	r9, r4, r0, r2
 800044a:	eba5 050e 	sub.w	r5, r5, lr
 800044e:	42a5      	cmp	r5, r4
 8000450:	46c8      	mov	r8, r9
 8000452:	46a6      	mov	lr, r4
 8000454:	d356      	bcc.n	8000504 <__udivmoddi4+0x2a4>
 8000456:	d053      	beq.n	8000500 <__udivmoddi4+0x2a0>
 8000458:	b15e      	cbz	r6, 8000472 <__udivmoddi4+0x212>
 800045a:	ebb3 0208 	subs.w	r2, r3, r8
 800045e:	eb65 050e 	sbc.w	r5, r5, lr
 8000462:	fa05 f707 	lsl.w	r7, r5, r7
 8000466:	fa22 f301 	lsr.w	r3, r2, r1
 800046a:	40cd      	lsrs	r5, r1
 800046c:	431f      	orrs	r7, r3
 800046e:	e9c6 7500 	strd	r7, r5, [r6]
 8000472:	2100      	movs	r1, #0
 8000474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000478:	f1c2 0320 	rsb	r3, r2, #32
 800047c:	fa20 f103 	lsr.w	r1, r0, r3
 8000480:	fa0c fc02 	lsl.w	ip, ip, r2
 8000484:	fa25 f303 	lsr.w	r3, r5, r3
 8000488:	4095      	lsls	r5, r2
 800048a:	430d      	orrs	r5, r1
 800048c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000490:	fa1f fe8c 	uxth.w	lr, ip
 8000494:	fbb3 f1f7 	udiv	r1, r3, r7
 8000498:	fb07 3011 	mls	r0, r7, r1, r3
 800049c:	0c2b      	lsrs	r3, r5, #16
 800049e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80004a2:	fb01 f00e 	mul.w	r0, r1, lr
 80004a6:	4298      	cmp	r0, r3
 80004a8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x260>
 80004ae:	eb1c 0303 	adds.w	r3, ip, r3
 80004b2:	f101 38ff 	add.w	r8, r1, #4294967295
 80004b6:	d22f      	bcs.n	8000518 <__udivmoddi4+0x2b8>
 80004b8:	4298      	cmp	r0, r3
 80004ba:	d92d      	bls.n	8000518 <__udivmoddi4+0x2b8>
 80004bc:	3902      	subs	r1, #2
 80004be:	4463      	add	r3, ip
 80004c0:	1a1b      	subs	r3, r3, r0
 80004c2:	b2ad      	uxth	r5, r5
 80004c4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004c8:	fb07 3310 	mls	r3, r7, r0, r3
 80004cc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004d0:	fb00 f30e 	mul.w	r3, r0, lr
 80004d4:	42ab      	cmp	r3, r5
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x28a>
 80004d8:	eb1c 0505 	adds.w	r5, ip, r5
 80004dc:	f100 38ff 	add.w	r8, r0, #4294967295
 80004e0:	d216      	bcs.n	8000510 <__udivmoddi4+0x2b0>
 80004e2:	42ab      	cmp	r3, r5
 80004e4:	d914      	bls.n	8000510 <__udivmoddi4+0x2b0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4465      	add	r5, ip
 80004ea:	1aed      	subs	r5, r5, r3
 80004ec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004f0:	e738      	b.n	8000364 <__udivmoddi4+0x104>
 80004f2:	4631      	mov	r1, r6
 80004f4:	4630      	mov	r0, r6
 80004f6:	e707      	b.n	8000308 <__udivmoddi4+0xa8>
 80004f8:	4686      	mov	lr, r0
 80004fa:	e6e5      	b.n	80002c8 <__udivmoddi4+0x68>
 80004fc:	4618      	mov	r0, r3
 80004fe:	e6fa      	b.n	80002f6 <__udivmoddi4+0x96>
 8000500:	454b      	cmp	r3, r9
 8000502:	d2a9      	bcs.n	8000458 <__udivmoddi4+0x1f8>
 8000504:	ebb9 0802 	subs.w	r8, r9, r2
 8000508:	eb64 0e0c 	sbc.w	lr, r4, ip
 800050c:	3801      	subs	r0, #1
 800050e:	e7a3      	b.n	8000458 <__udivmoddi4+0x1f8>
 8000510:	4640      	mov	r0, r8
 8000512:	e7ea      	b.n	80004ea <__udivmoddi4+0x28a>
 8000514:	4620      	mov	r0, r4
 8000516:	e794      	b.n	8000442 <__udivmoddi4+0x1e2>
 8000518:	4641      	mov	r1, r8
 800051a:	e7d1      	b.n	80004c0 <__udivmoddi4+0x260>
 800051c:	46d0      	mov	r8, sl
 800051e:	e77b      	b.n	8000418 <__udivmoddi4+0x1b8>
 8000520:	3b02      	subs	r3, #2
 8000522:	4465      	add	r5, ip
 8000524:	e732      	b.n	800038c <__udivmoddi4+0x12c>
 8000526:	4608      	mov	r0, r1
 8000528:	e709      	b.n	800033e <__udivmoddi4+0xde>
 800052a:	4464      	add	r4, ip
 800052c:	3802      	subs	r0, #2
 800052e:	e742      	b.n	80003b6 <__udivmoddi4+0x156>

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
#endif /* DUAL_CORE */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000534:	b480      	push	{r7}
 8000536:	b085      	sub	sp, #20
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 800053c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000540:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000542:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	4313      	orrs	r3, r2
 800054a:	650b      	str	r3, [r1, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800054c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000550:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	4013      	ands	r3, r2
 8000556:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000558:	68fb      	ldr	r3, [r7, #12]
}
 800055a:	bf00      	nop
 800055c:	3714      	adds	r7, #20
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr

08000564 <LL_AHB3_GRP1_DisableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
#endif /* DUAL_CORE */
__STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
{
 8000564:	b480      	push	{r7}
 8000566:	b083      	sub	sp, #12
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB3ENR, Periphs);
 800056c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000570:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	43db      	mvns	r3, r3
 8000576:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800057a:	4013      	ands	r3, r2
 800057c:	650b      	str	r3, [r1, #80]	; 0x50
}
 800057e:	bf00      	nop
 8000580:	370c      	adds	r7, #12
 8000582:	46bd      	mov	sp, r7
 8000584:	bc80      	pop	{r7}
 8000586:	4770      	bx	lr

08000588 <_write>:
extern volatile uint8_t txBuffer_encypt[TXBUFF_SIZE];
extern volatile uint8_t count_id;
//extern bool flag_node[4];

#if defined(__GNUC__)
int _write(int fd, char *ptr, int len) {
 8000588:	b580      	push	{r7, lr}
 800058a:	b084      	sub	sp, #16
 800058c:	af00      	add	r7, sp, #0
 800058e:	60f8      	str	r0, [r7, #12]
 8000590:	60b9      	str	r1, [r7, #8]
 8000592:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	b29a      	uxth	r2, r3
 8000598:	f04f 33ff 	mov.w	r3, #4294967295
 800059c:	68b9      	ldr	r1, [r7, #8]
 800059e:	4804      	ldr	r0, [pc, #16]	; (80005b0 <_write+0x28>)
 80005a0:	f007 f8a0 	bl	80076e4 <HAL_UART_Transmit>
	return len;
 80005a4:	687b      	ldr	r3, [r7, #4]
}
 80005a6:	4618      	mov	r0, r3
 80005a8:	3710      	adds	r7, #16
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	20000758 	.word	0x20000758

080005b4 <MX_AES_Init>:
__ALIGN_BEGIN static const uint32_t pKeyAES[8] __ALIGN_END = { 0x603DEB10,
		0x15CA71BE, 0x2B73AEF0, 0x857D7781, 0x1F352C07, 0x3B6108D7, 0x2D9810A3,
		0x0914DFF4 };

/* AES init function */
void MX_AES_Init(void) {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
	/* USER CODE END AES_Init 0 */

	/* USER CODE BEGIN AES_Init 1 */

	/* USER CODE END AES_Init 1 */
	hcryp.Instance = AES;
 80005b8:	4b11      	ldr	r3, [pc, #68]	; (8000600 <MX_AES_Init+0x4c>)
 80005ba:	4a12      	ldr	r2, [pc, #72]	; (8000604 <MX_AES_Init+0x50>)
 80005bc:	601a      	str	r2, [r3, #0]
	hcryp.Init.DataType = CRYP_DATATYPE_32B;
 80005be:	4b10      	ldr	r3, [pc, #64]	; (8000600 <MX_AES_Init+0x4c>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	605a      	str	r2, [r3, #4]
	hcryp.Init.KeySize = CRYP_KEYSIZE_256B;
 80005c4:	4b0e      	ldr	r3, [pc, #56]	; (8000600 <MX_AES_Init+0x4c>)
 80005c6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80005ca:	609a      	str	r2, [r3, #8]
	hcryp.Init.pKey = (uint32_t*) pKeyAES;
 80005cc:	4b0c      	ldr	r3, [pc, #48]	; (8000600 <MX_AES_Init+0x4c>)
 80005ce:	4a0e      	ldr	r2, [pc, #56]	; (8000608 <MX_AES_Init+0x54>)
 80005d0:	60da      	str	r2, [r3, #12]
	hcryp.Init.Algorithm = CRYP_AES_ECB;
 80005d2:	4b0b      	ldr	r3, [pc, #44]	; (8000600 <MX_AES_Init+0x4c>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	615a      	str	r2, [r3, #20]
	hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 80005d8:	4b09      	ldr	r3, [pc, #36]	; (8000600 <MX_AES_Init+0x4c>)
 80005da:	2201      	movs	r2, #1
 80005dc:	625a      	str	r2, [r3, #36]	; 0x24
	hcryp.Init.HeaderWidthUnit = CRYP_HEADERWIDTHUNIT_BYTE;
 80005de:	4b08      	ldr	r3, [pc, #32]	; (8000600 <MX_AES_Init+0x4c>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	629a      	str	r2, [r3, #40]	; 0x28
	hcryp.Init.KeyIVConfigSkip = CRYP_KEYIVCONFIG_ALWAYS;
 80005e4:	4b06      	ldr	r3, [pc, #24]	; (8000600 <MX_AES_Init+0x4c>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_CRYP_Init(&hcryp) != HAL_OK) {
 80005ea:	4805      	ldr	r0, [pc, #20]	; (8000600 <MX_AES_Init+0x4c>)
 80005ec:	f002 fe67 	bl	80032be <HAL_CRYP_Init>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <MX_AES_Init+0x46>
		Error_Handler();
 80005f6:	f000 fca9 	bl	8000f4c <Error_Handler>
	}
	/* USER CODE BEGIN AES_Init 2 */

	/* USER CODE END AES_Init 2 */

}
 80005fa:	bf00      	nop
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	20000194 	.word	0x20000194
 8000604:	58001800 	.word	0x58001800
 8000608:	0800a528 	.word	0x0800a528

0800060c <HAL_CRYP_MspInit>:

void HAL_CRYP_MspInit(CRYP_HandleTypeDef *crypHandle) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]

	if (crypHandle->Instance == AES) {
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4a05      	ldr	r2, [pc, #20]	; (8000630 <HAL_CRYP_MspInit+0x24>)
 800061a:	4293      	cmp	r3, r2
 800061c:	d103      	bne.n	8000626 <HAL_CRYP_MspInit+0x1a>
		/* USER CODE BEGIN AES_MspInit 0 */

		/* USER CODE END AES_MspInit 0 */
		/* AES clock enable */
		__HAL_RCC_AES_CLK_ENABLE();
 800061e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000622:	f7ff ff87 	bl	8000534 <LL_AHB3_GRP1_EnableClock>
		/* USER CODE BEGIN AES_MspInit 1 */

		/* USER CODE END AES_MspInit 1 */
	}
}
 8000626:	bf00      	nop
 8000628:	3708      	adds	r7, #8
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	58001800 	.word	0x58001800

08000634 <HAL_CRYP_MspDeInit>:

void HAL_CRYP_MspDeInit(CRYP_HandleTypeDef *crypHandle) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]

	if (crypHandle->Instance == AES) {
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a05      	ldr	r2, [pc, #20]	; (8000658 <HAL_CRYP_MspDeInit+0x24>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d103      	bne.n	800064e <HAL_CRYP_MspDeInit+0x1a>
		/* USER CODE BEGIN AES_MspDeInit 0 */

		/* USER CODE END AES_MspDeInit 0 */
		/* Peripheral clock disable */
		__HAL_RCC_AES_CLK_DISABLE();
 8000646:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800064a:	f7ff ff8b 	bl	8000564 <LL_AHB3_GRP1_DisableClock>
		/* USER CODE BEGIN AES_MspDeInit 1 */

		/* USER CODE END AES_MspDeInit 1 */
	}
}
 800064e:	bf00      	nop
 8000650:	3708      	adds	r7, #8
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	58001800 	.word	0x58001800

0800065c <AES_Encrypt_MasterPacket>:
	memset(rxBuffer_decypt, 0, sizeof(rxBuffer_decypt));
	memset(rxBuffer_encypt, 0, sizeof(rxBuffer_encypt));

}

void AES_Encrypt_MasterPacket(void) {
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
	memset(txBuffer_encypt, 0, sizeof(txBuffer_encypt));
 8000660:	220f      	movs	r2, #15
 8000662:	2100      	movs	r1, #0
 8000664:	480e      	ldr	r0, [pc, #56]	; (80006a0 <AES_Encrypt_MasterPacket+0x44>)
 8000666:	f008 fc7b 	bl	8008f60 <memset>
	memset(txBuffer, 0, sizeof(txBuffer));
 800066a:	220f      	movs	r2, #15
 800066c:	2100      	movs	r1, #0
 800066e:	480d      	ldr	r0, [pc, #52]	; (80006a4 <AES_Encrypt_MasterPacket+0x48>)
 8000670:	f008 fc76 	bl	8008f60 <memset>
	memset(Node_id, 0, sizeof(Node_id));
 8000674:	2206      	movs	r2, #6
 8000676:	2100      	movs	r1, #0
 8000678:	480b      	ldr	r0, [pc, #44]	; (80006a8 <AES_Encrypt_MasterPacket+0x4c>)
 800067a:	f008 fc71 	bl	8008f60 <memset>
	setNodeId();
 800067e:	f000 f8bd 	bl	80007fc <setNodeId>
	strcat(txBuffer, Node_id);
 8000682:	4909      	ldr	r1, [pc, #36]	; (80006a8 <AES_Encrypt_MasterPacket+0x4c>)
 8000684:	4807      	ldr	r0, [pc, #28]	; (80006a4 <AES_Encrypt_MasterPacket+0x48>)
 8000686:	f008 fd21 	bl	80090cc <strcat>
	printf("tx Master data: %s \r\n ", txBuffer);
 800068a:	4906      	ldr	r1, [pc, #24]	; (80006a4 <AES_Encrypt_MasterPacket+0x48>)
 800068c:	4807      	ldr	r0, [pc, #28]	; (80006ac <AES_Encrypt_MasterPacket+0x50>)
 800068e:	f008 fc6f 	bl	8008f70 <iprintf>
	AES_Encrypt(txBuffer, txBuffer_encypt, sizeof(txBuffer));
 8000692:	220f      	movs	r2, #15
 8000694:	4902      	ldr	r1, [pc, #8]	; (80006a0 <AES_Encrypt_MasterPacket+0x44>)
 8000696:	4803      	ldr	r0, [pc, #12]	; (80006a4 <AES_Encrypt_MasterPacket+0x48>)
 8000698:	f000 f828 	bl	80006ec <AES_Encrypt>

	//printf("Encrypted data: ");
	//print_array(txBuffer_encypt, strlen(txBuffer_encypt));
}
 800069c:	bf00      	nop
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	200002b8 	.word	0x200002b8
 80006a4:	200002a8 	.word	0x200002a8
 80006a8:	200002a0 	.word	0x200002a0
 80006ac:	0800a388 	.word	0x0800a388

080006b0 <AES_decrypt_MasterPacket>:
void AES_decrypt_MasterPacket(void) {
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
	if (rxBuffer_encypt[0] == '\0') {
 80006b4:	4b0a      	ldr	r3, [pc, #40]	; (80006e0 <AES_decrypt_MasterPacket+0x30>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d105      	bne.n	80006c8 <AES_decrypt_MasterPacket+0x18>
		memset(rxBuffer_decypt, 0, sizeof(rxBuffer_decypt));
 80006bc:	22ff      	movs	r2, #255	; 0xff
 80006be:	2100      	movs	r1, #0
 80006c0:	4808      	ldr	r0, [pc, #32]	; (80006e4 <AES_decrypt_MasterPacket+0x34>)
 80006c2:	f008 fc4d 	bl	8008f60 <memset>
 80006c6:	e004      	b.n	80006d2 <AES_decrypt_MasterPacket+0x22>
	} else
		AES_Decrypt(rxBuffer_encypt, rxBuffer_decypt, sizeof(rxBuffer_encypt));
 80006c8:	22ff      	movs	r2, #255	; 0xff
 80006ca:	4906      	ldr	r1, [pc, #24]	; (80006e4 <AES_decrypt_MasterPacket+0x34>)
 80006cc:	4804      	ldr	r0, [pc, #16]	; (80006e0 <AES_decrypt_MasterPacket+0x30>)
 80006ce:	f000 f851 	bl	8000774 <AES_Decrypt>

	printf("Decrypted data: %s\n", rxBuffer_decypt);
 80006d2:	4904      	ldr	r1, [pc, #16]	; (80006e4 <AES_decrypt_MasterPacket+0x34>)
 80006d4:	4804      	ldr	r0, [pc, #16]	; (80006e8 <AES_decrypt_MasterPacket+0x38>)
 80006d6:	f008 fc4b 	bl	8008f70 <iprintf>
	//memset(rxBuffer_decypt, 0, sizeof(rxBuffer_decypt));
	//memset(rxBuffer_encypt, 0, sizeof(rxBuffer_encypt));
}
 80006da:	bf00      	nop
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	200002c8 	.word	0x200002c8
 80006e4:	200003c8 	.word	0x200003c8
 80006e8:	0800a374 	.word	0x0800a374

080006ec <AES_Encrypt>:

	}
	printf("\n");

}
void AES_Encrypt(uint8_t *input_data, uint8_t *output_data, uint32_t data_size) {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b08a      	sub	sp, #40	; 0x28
 80006f0:	af02      	add	r7, sp, #8
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	60b9      	str	r1, [r7, #8]
 80006f6:	607a      	str	r2, [r7, #4]
	MX_AES_Init();
 80006f8:	f7ff ff5c 	bl	80005b4 <MX_AES_Init>
	uint8_t *input_block = input_data;
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	61fb      	str	r3, [r7, #28]
	uint8_t *output_block = output_data;
 8000700:	68bb      	ldr	r3, [r7, #8]
 8000702:	61bb      	str	r3, [r7, #24]
	uint32_t remaining_data = data_size;
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	617b      	str	r3, [r7, #20]

	while (remaining_data >= BLOCK_SIZE) {
 8000708:	e014      	b.n	8000734 <AES_Encrypt+0x48>
		if (HAL_CRYP_Encrypt(&hcryp, input_block, BLOCK_SIZE, output_block,
 800070a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800070e:	9300      	str	r3, [sp, #0]
 8000710:	69bb      	ldr	r3, [r7, #24]
 8000712:	2220      	movs	r2, #32
 8000714:	69f9      	ldr	r1, [r7, #28]
 8000716:	4816      	ldr	r0, [pc, #88]	; (8000770 <AES_Encrypt+0x84>)
 8000718:	f002 fe3a 	bl	8003390 <HAL_CRYP_Encrypt>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d11f      	bne.n	8000762 <AES_Encrypt+0x76>
				1000) != HAL_OK) {
			// Xử lý lỗi khi mã hóa AES
			return;
		}
		input_block += BLOCK_SIZE;
 8000722:	69fb      	ldr	r3, [r7, #28]
 8000724:	3320      	adds	r3, #32
 8000726:	61fb      	str	r3, [r7, #28]
		output_block += BLOCK_SIZE;
 8000728:	69bb      	ldr	r3, [r7, #24]
 800072a:	3320      	adds	r3, #32
 800072c:	61bb      	str	r3, [r7, #24]
		remaining_data -= BLOCK_SIZE;
 800072e:	697b      	ldr	r3, [r7, #20]
 8000730:	3b20      	subs	r3, #32
 8000732:	617b      	str	r3, [r7, #20]
	while (remaining_data >= BLOCK_SIZE) {
 8000734:	697b      	ldr	r3, [r7, #20]
 8000736:	2b1f      	cmp	r3, #31
 8000738:	d8e7      	bhi.n	800070a <AES_Encrypt+0x1e>
	}

	// Mã hóa block cuối cùng
	if (remaining_data > 0) {
 800073a:	697b      	ldr	r3, [r7, #20]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d00c      	beq.n	800075a <AES_Encrypt+0x6e>
		if (HAL_CRYP_Encrypt(&hcryp, input_block, remaining_data, output_block,
 8000740:	697b      	ldr	r3, [r7, #20]
 8000742:	b29a      	uxth	r2, r3
 8000744:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000748:	9300      	str	r3, [sp, #0]
 800074a:	69bb      	ldr	r3, [r7, #24]
 800074c:	69f9      	ldr	r1, [r7, #28]
 800074e:	4808      	ldr	r0, [pc, #32]	; (8000770 <AES_Encrypt+0x84>)
 8000750:	f002 fe1e 	bl	8003390 <HAL_CRYP_Encrypt>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d105      	bne.n	8000766 <AES_Encrypt+0x7a>
			// Xử lý lỗi khi mã hóa AES
			return;
		}
	}

	HAL_CRYP_DeInit(&hcryp);
 800075a:	4805      	ldr	r0, [pc, #20]	; (8000770 <AES_Encrypt+0x84>)
 800075c:	f002 fdea 	bl	8003334 <HAL_CRYP_DeInit>
 8000760:	e002      	b.n	8000768 <AES_Encrypt+0x7c>
			return;
 8000762:	bf00      	nop
 8000764:	e000      	b.n	8000768 <AES_Encrypt+0x7c>
			return;
 8000766:	bf00      	nop
}
 8000768:	3720      	adds	r7, #32
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	20000194 	.word	0x20000194

08000774 <AES_Decrypt>:
void AES_Decrypt(uint8_t *input_data, uint8_t *output_data, uint32_t data_size) {
 8000774:	b580      	push	{r7, lr}
 8000776:	b08a      	sub	sp, #40	; 0x28
 8000778:	af02      	add	r7, sp, #8
 800077a:	60f8      	str	r0, [r7, #12]
 800077c:	60b9      	str	r1, [r7, #8]
 800077e:	607a      	str	r2, [r7, #4]

	MX_AES_Init();
 8000780:	f7ff ff18 	bl	80005b4 <MX_AES_Init>
	uint8_t *input_block = input_data;
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	61fb      	str	r3, [r7, #28]
	uint8_t *output_block = output_data;
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	61bb      	str	r3, [r7, #24]
	uint32_t remaining_data = data_size;
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	617b      	str	r3, [r7, #20]

	while (remaining_data >= BLOCK_SIZE) {
 8000790:	e014      	b.n	80007bc <AES_Decrypt+0x48>
		if (HAL_CRYP_Decrypt(&hcryp, input_block, BLOCK_SIZE, output_block,
 8000792:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000796:	9300      	str	r3, [sp, #0]
 8000798:	69bb      	ldr	r3, [r7, #24]
 800079a:	2220      	movs	r2, #32
 800079c:	69f9      	ldr	r1, [r7, #28]
 800079e:	4816      	ldr	r0, [pc, #88]	; (80007f8 <AES_Decrypt+0x84>)
 80007a0:	f002 fe90 	bl	80034c4 <HAL_CRYP_Decrypt>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d11f      	bne.n	80007ea <AES_Decrypt+0x76>
				1000) != HAL_OK) {
			// Xử lý lỗi khi giải mã AES
			return;
		}
		input_block += BLOCK_SIZE;
 80007aa:	69fb      	ldr	r3, [r7, #28]
 80007ac:	3320      	adds	r3, #32
 80007ae:	61fb      	str	r3, [r7, #28]
		output_block += BLOCK_SIZE;
 80007b0:	69bb      	ldr	r3, [r7, #24]
 80007b2:	3320      	adds	r3, #32
 80007b4:	61bb      	str	r3, [r7, #24]
		remaining_data -= BLOCK_SIZE;
 80007b6:	697b      	ldr	r3, [r7, #20]
 80007b8:	3b20      	subs	r3, #32
 80007ba:	617b      	str	r3, [r7, #20]
	while (remaining_data >= BLOCK_SIZE) {
 80007bc:	697b      	ldr	r3, [r7, #20]
 80007be:	2b1f      	cmp	r3, #31
 80007c0:	d8e7      	bhi.n	8000792 <AES_Decrypt+0x1e>
	}

	// Giải mã block cuối cùng
	if (remaining_data > 0) {
 80007c2:	697b      	ldr	r3, [r7, #20]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d00c      	beq.n	80007e2 <AES_Decrypt+0x6e>
		if (HAL_CRYP_Decrypt(&hcryp, input_block, remaining_data, output_block,
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	b29a      	uxth	r2, r3
 80007cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007d0:	9300      	str	r3, [sp, #0]
 80007d2:	69bb      	ldr	r3, [r7, #24]
 80007d4:	69f9      	ldr	r1, [r7, #28]
 80007d6:	4808      	ldr	r0, [pc, #32]	; (80007f8 <AES_Decrypt+0x84>)
 80007d8:	f002 fe74 	bl	80034c4 <HAL_CRYP_Decrypt>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d105      	bne.n	80007ee <AES_Decrypt+0x7a>
			// Xử lý lỗi khi giải mã AES
			return;
		}
	}

	HAL_CRYP_DeInit(&hcryp);
 80007e2:	4805      	ldr	r0, [pc, #20]	; (80007f8 <AES_Decrypt+0x84>)
 80007e4:	f002 fda6 	bl	8003334 <HAL_CRYP_DeInit>
 80007e8:	e002      	b.n	80007f0 <AES_Decrypt+0x7c>
			return;
 80007ea:	bf00      	nop
 80007ec:	e000      	b.n	80007f0 <AES_Decrypt+0x7c>
			return;
 80007ee:	bf00      	nop
}
 80007f0:	3720      	adds	r7, #32
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	20000194 	.word	0x20000194

080007fc <setNodeId>:
void setNodeId() {
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
//		} else
//			flag_node[i] = false;
//
//	}

	sprintf(Node_id, "Node%d,", count_id);
 8000800:	4b0e      	ldr	r3, [pc, #56]	; (800083c <setNodeId+0x40>)
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	b2db      	uxtb	r3, r3
 8000806:	461a      	mov	r2, r3
 8000808:	490d      	ldr	r1, [pc, #52]	; (8000840 <setNodeId+0x44>)
 800080a:	480e      	ldr	r0, [pc, #56]	; (8000844 <setNodeId+0x48>)
 800080c:	f008 fc3e 	bl	800908c <siprintf>
	count_id++;
 8000810:	4b0a      	ldr	r3, [pc, #40]	; (800083c <setNodeId+0x40>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	b2db      	uxtb	r3, r3
 8000816:	3301      	adds	r3, #1
 8000818:	b2da      	uxtb	r2, r3
 800081a:	4b08      	ldr	r3, [pc, #32]	; (800083c <setNodeId+0x40>)
 800081c:	701a      	strb	r2, [r3, #0]
	if (count_id == COUNT_ID_END) {
 800081e:	4b07      	ldr	r3, [pc, #28]	; (800083c <setNodeId+0x40>)
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	b2db      	uxtb	r3, r3
 8000824:	2b04      	cmp	r3, #4
 8000826:	d102      	bne.n	800082e <setNodeId+0x32>
		count_id = COUNT_ID_START;
 8000828:	4b04      	ldr	r3, [pc, #16]	; (800083c <setNodeId+0x40>)
 800082a:	2201      	movs	r2, #1
 800082c:	701a      	strb	r2, [r3, #0]
	}
	printf("Node ID: %s\r\n", Node_id);
 800082e:	4905      	ldr	r1, [pc, #20]	; (8000844 <setNodeId+0x48>)
 8000830:	4805      	ldr	r0, [pc, #20]	; (8000848 <setNodeId+0x4c>)
 8000832:	f008 fb9d 	bl	8008f70 <iprintf>

}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	20000000 	.word	0x20000000
 8000840:	0800a3a8 	.word	0x0800a3a8
 8000844:	200002a0 	.word	0x200002a0
 8000848:	0800a3b0 	.word	0x0800a3b0

0800084c <Uart_Indicate>:
//	default:
//		break;
//
//	}
//}
void Uart_Indicate() {
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
	switch (count_id - 1) {
 8000850:	4b42      	ldr	r3, [pc, #264]	; (800095c <Uart_Indicate+0x110>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	b2db      	uxtb	r3, r3
 8000856:	3b01      	subs	r3, #1
 8000858:	2b03      	cmp	r3, #3
 800085a:	d054      	beq.n	8000906 <Uart_Indicate+0xba>
 800085c:	2b03      	cmp	r3, #3
 800085e:	dc79      	bgt.n	8000954 <Uart_Indicate+0x108>
 8000860:	2b01      	cmp	r3, #1
 8000862:	d002      	beq.n	800086a <Uart_Indicate+0x1e>
 8000864:	2b02      	cmp	r3, #2
 8000866:	d027      	beq.n	80008b8 <Uart_Indicate+0x6c>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
		printf("Node ID enable uart: %s\r\n", Node_id);
//		printf("Count ID enable uart: %d\r\n", count_id);
		break;
	default:
		break;
 8000868:	e074      	b.n	8000954 <Uart_Indicate+0x108>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800086a:	2201      	movs	r2, #1
 800086c:	2120      	movs	r1, #32
 800086e:	483c      	ldr	r0, [pc, #240]	; (8000960 <Uart_Indicate+0x114>)
 8000870:	f004 fbf0 	bl	8005054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000874:	2200      	movs	r2, #0
 8000876:	2108      	movs	r1, #8
 8000878:	4839      	ldr	r0, [pc, #228]	; (8000960 <Uart_Indicate+0x114>)
 800087a:	f004 fbeb 	bl	8005054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 800087e:	2200      	movs	r2, #0
 8000880:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000884:	4836      	ldr	r0, [pc, #216]	; (8000960 <Uart_Indicate+0x114>)
 8000886:	f004 fbe5 	bl	8005054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800088a:	2201      	movs	r2, #1
 800088c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000890:	4833      	ldr	r0, [pc, #204]	; (8000960 <Uart_Indicate+0x114>)
 8000892:	f004 fbdf 	bl	8005054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000896:	2200      	movs	r2, #0
 8000898:	f44f 7100 	mov.w	r1, #512	; 0x200
 800089c:	4830      	ldr	r0, [pc, #192]	; (8000960 <Uart_Indicate+0x114>)
 800089e:	f004 fbd9 	bl	8005054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80008a2:	2200      	movs	r2, #0
 80008a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008a8:	482d      	ldr	r0, [pc, #180]	; (8000960 <Uart_Indicate+0x114>)
 80008aa:	f004 fbd3 	bl	8005054 <HAL_GPIO_WritePin>
		printf("Node ID enable uart: %s\r\n", Node_id);
 80008ae:	492d      	ldr	r1, [pc, #180]	; (8000964 <Uart_Indicate+0x118>)
 80008b0:	482d      	ldr	r0, [pc, #180]	; (8000968 <Uart_Indicate+0x11c>)
 80008b2:	f008 fb5d 	bl	8008f70 <iprintf>
		break;
 80008b6:	e04e      	b.n	8000956 <Uart_Indicate+0x10a>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80008b8:	2200      	movs	r2, #0
 80008ba:	2120      	movs	r1, #32
 80008bc:	4828      	ldr	r0, [pc, #160]	; (8000960 <Uart_Indicate+0x114>)
 80008be:	f004 fbc9 	bl	8005054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80008c2:	2201      	movs	r2, #1
 80008c4:	2108      	movs	r1, #8
 80008c6:	4826      	ldr	r0, [pc, #152]	; (8000960 <Uart_Indicate+0x114>)
 80008c8:	f004 fbc4 	bl	8005054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 80008cc:	2200      	movs	r2, #0
 80008ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008d2:	4823      	ldr	r0, [pc, #140]	; (8000960 <Uart_Indicate+0x114>)
 80008d4:	f004 fbbe 	bl	8005054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80008d8:	2200      	movs	r2, #0
 80008da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008de:	4820      	ldr	r0, [pc, #128]	; (8000960 <Uart_Indicate+0x114>)
 80008e0:	f004 fbb8 	bl	8005054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80008e4:	2201      	movs	r2, #1
 80008e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008ea:	481d      	ldr	r0, [pc, #116]	; (8000960 <Uart_Indicate+0x114>)
 80008ec:	f004 fbb2 	bl	8005054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80008f0:	2200      	movs	r2, #0
 80008f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008f6:	481a      	ldr	r0, [pc, #104]	; (8000960 <Uart_Indicate+0x114>)
 80008f8:	f004 fbac 	bl	8005054 <HAL_GPIO_WritePin>
		printf("Node ID enable uart: %s\r\n", Node_id);
 80008fc:	4919      	ldr	r1, [pc, #100]	; (8000964 <Uart_Indicate+0x118>)
 80008fe:	481a      	ldr	r0, [pc, #104]	; (8000968 <Uart_Indicate+0x11c>)
 8000900:	f008 fb36 	bl	8008f70 <iprintf>
		break;
 8000904:	e027      	b.n	8000956 <Uart_Indicate+0x10a>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000906:	2200      	movs	r2, #0
 8000908:	2120      	movs	r1, #32
 800090a:	4815      	ldr	r0, [pc, #84]	; (8000960 <Uart_Indicate+0x114>)
 800090c:	f004 fba2 	bl	8005054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000910:	2200      	movs	r2, #0
 8000912:	2108      	movs	r1, #8
 8000914:	4812      	ldr	r0, [pc, #72]	; (8000960 <Uart_Indicate+0x114>)
 8000916:	f004 fb9d 	bl	8005054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800091a:	2201      	movs	r2, #1
 800091c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000920:	480f      	ldr	r0, [pc, #60]	; (8000960 <Uart_Indicate+0x114>)
 8000922:	f004 fb97 	bl	8005054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800092c:	480c      	ldr	r0, [pc, #48]	; (8000960 <Uart_Indicate+0x114>)
 800092e:	f004 fb91 	bl	8005054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000932:	2200      	movs	r2, #0
 8000934:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000938:	4809      	ldr	r0, [pc, #36]	; (8000960 <Uart_Indicate+0x114>)
 800093a:	f004 fb8b 	bl	8005054 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET);
 800093e:	2201      	movs	r2, #1
 8000940:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000944:	4806      	ldr	r0, [pc, #24]	; (8000960 <Uart_Indicate+0x114>)
 8000946:	f004 fb85 	bl	8005054 <HAL_GPIO_WritePin>
		printf("Node ID enable uart: %s\r\n", Node_id);
 800094a:	4906      	ldr	r1, [pc, #24]	; (8000964 <Uart_Indicate+0x118>)
 800094c:	4806      	ldr	r0, [pc, #24]	; (8000968 <Uart_Indicate+0x11c>)
 800094e:	f008 fb0f 	bl	8008f70 <iprintf>
		break;
 8000952:	e000      	b.n	8000956 <Uart_Indicate+0x10a>
		break;
 8000954:	bf00      	nop
	}
}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	20000000 	.word	0x20000000
 8000960:	48000400 	.word	0x48000400
 8000964:	200002a0 	.word	0x200002a0
 8000968:	0800a3c0 	.word	0x0800a3c0

0800096c <Uart_Indicate_Reset>:
void Uart_Indicate_Reset() {
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000970:	2200      	movs	r2, #0
 8000972:	2120      	movs	r1, #32
 8000974:	4810      	ldr	r0, [pc, #64]	; (80009b8 <Uart_Indicate_Reset+0x4c>)
 8000976:	f004 fb6d 	bl	8005054 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 800097a:	2200      	movs	r2, #0
 800097c:	2108      	movs	r1, #8
 800097e:	480e      	ldr	r0, [pc, #56]	; (80009b8 <Uart_Indicate_Reset+0x4c>)
 8000980:	f004 fb68 	bl	8005054 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000984:	2200      	movs	r2, #0
 8000986:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800098a:	480b      	ldr	r0, [pc, #44]	; (80009b8 <Uart_Indicate_Reset+0x4c>)
 800098c:	f004 fb62 	bl	8005054 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000990:	2200      	movs	r2, #0
 8000992:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000996:	4808      	ldr	r0, [pc, #32]	; (80009b8 <Uart_Indicate_Reset+0x4c>)
 8000998:	f004 fb5c 	bl	8005054 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800099c:	2200      	movs	r2, #0
 800099e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009a2:	4805      	ldr	r0, [pc, #20]	; (80009b8 <Uart_Indicate_Reset+0x4c>)
 80009a4:	f004 fb56 	bl	8005054 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80009a8:	2200      	movs	r2, #0
 80009aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009ae:	4802      	ldr	r0, [pc, #8]	; (80009b8 <Uart_Indicate_Reset+0x4c>)
 80009b0:	f004 fb50 	bl	8005054 <HAL_GPIO_WritePin>

}
 80009b4:	bf00      	nop
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	48000400 	.word	0x48000400

080009bc <LL_AHB1_GRP1_EnableClock>:
{
 80009bc:	b480      	push	{r7}
 80009be:	b085      	sub	sp, #20
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80009c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80009c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80009ca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	4313      	orrs	r3, r2
 80009d2:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80009d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80009d8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4013      	ands	r3, r2
 80009de:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009e0:	68fb      	ldr	r3, [r7, #12]
}
 80009e2:	bf00      	nop
 80009e4:	3714      	adds	r7, #20
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr

080009ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80009f0:	2004      	movs	r0, #4
 80009f2:	f7ff ffe3 	bl	80009bc <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009f6:	2001      	movs	r0, #1
 80009f8:	f7ff ffe0 	bl	80009bc <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80009fc:	2200      	movs	r2, #0
 80009fe:	2100      	movs	r1, #0
 8000a00:	200b      	movs	r0, #11
 8000a02:	f002 fc34 	bl	800326e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000a06:	200b      	movs	r0, #11
 8000a08:	f002 fc4b 	bl	80032a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	2100      	movs	r1, #0
 8000a10:	200c      	movs	r0, #12
 8000a12:	f002 fc2c 	bl	800326e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000a16:	200c      	movs	r0, #12
 8000a18:	f002 fc43 	bl	80032a2 <HAL_NVIC_EnableIRQ>

}
 8000a1c:	bf00      	nop
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <LL_AHB2_GRP1_EnableClock>:
{
 8000a20:	b480      	push	{r7}
 8000a22:	b085      	sub	sp, #20
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000a28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000a2c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000a38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000a3c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	4013      	ands	r3, r2
 8000a42:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a44:	68fb      	ldr	r3, [r7, #12]
}
 8000a46:	bf00      	nop
 8000a48:	3714      	adds	r7, #20
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bc80      	pop	{r7}
 8000a4e:	4770      	bx	lr

08000a50 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b086      	sub	sp, #24
 8000a54:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a56:	1d3b      	adds	r3, r7, #4
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
 8000a60:	60da      	str	r2, [r3, #12]
 8000a62:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a64:	2001      	movs	r0, #1
 8000a66:	f7ff ffdb 	bl	8000a20 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a6a:	2002      	movs	r0, #2
 8000a6c:	f7ff ffd8 	bl	8000a20 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a70:	2004      	movs	r0, #4
 8000a72:	f7ff ffd5 	bl	8000a20 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|GPIO_PIN_3|LED2_Pin|GPIO_PIN_5
 8000a76:	2200      	movs	r2, #0
 8000a78:	f649 2128 	movw	r1, #39464	; 0x9a28
 8000a7c:	483d      	ldr	r0, [pc, #244]	; (8000b74 <MX_GPIO_Init+0x124>)
 8000a7e:	f004 fae9 	bl	8005054 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7
 8000a82:	2200      	movs	r2, #0
 8000a84:	f44f 612f 	mov.w	r1, #2800	; 0xaf0
 8000a88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a8c:	f004 fae2 	bl	8005054 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin, GPIO_PIN_RESET);
 8000a90:	2200      	movs	r2, #0
 8000a92:	213c      	movs	r1, #60	; 0x3c
 8000a94:	4838      	ldr	r0, [pc, #224]	; (8000b78 <MX_GPIO_Init+0x128>)
 8000a96:	f004 fadd 	bl	8005054 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PB3 PBPin PB5
                           PB12 PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|GPIO_PIN_3|LED2_Pin|GPIO_PIN_5
 8000a9a:	f649 2328 	movw	r3, #39464	; 0x9a28
 8000a9e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aac:	1d3b      	adds	r3, r7, #4
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4830      	ldr	r0, [pc, #192]	; (8000b74 <MX_GPIO_Init+0x124>)
 8000ab2:	f004 f96f 	bl	8004d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA9 PA6 PA7
                           PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_9|GPIO_PIN_6|GPIO_PIN_7
 8000ab6:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000aba:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000abc:	2301      	movs	r3, #1
 8000abe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	4619      	mov	r1, r3
 8000acc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ad0:	f004 f960 	bl	8004d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ad4:	2304      	movs	r3, #4
 8000ad6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	2300      	movs	r3, #0
 8000ade:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	4823      	ldr	r0, [pc, #140]	; (8000b78 <MX_GPIO_Init+0x128>)
 8000aea:	f004 f953 	bl	8004d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin;
 8000aee:	2338      	movs	r3, #56	; 0x38
 8000af0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af2:	2301      	movs	r3, #1
 8000af4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	2300      	movs	r3, #0
 8000af8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000afa:	2303      	movs	r3, #3
 8000afc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000afe:	1d3b      	adds	r3, r7, #4
 8000b00:	4619      	mov	r1, r3
 8000b02:	481d      	ldr	r0, [pc, #116]	; (8000b78 <MX_GPIO_Init+0x128>)
 8000b04:	f004 f946 	bl	8004d94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b0c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000b10:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b12:	2301      	movs	r3, #1
 8000b14:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b16:	1d3b      	adds	r3, r7, #4
 8000b18:	4619      	mov	r1, r3
 8000b1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b1e:	f004 f939 	bl	8004d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|B3_Pin;
 8000b22:	2342      	movs	r3, #66	; 0x42
 8000b24:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b26:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000b2a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b30:	1d3b      	adds	r3, r7, #4
 8000b32:	4619      	mov	r1, r3
 8000b34:	4810      	ldr	r0, [pc, #64]	; (8000b78 <MX_GPIO_Init+0x128>)
 8000b36:	f004 f92d 	bl	8004d94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	2006      	movs	r0, #6
 8000b40:	f002 fb95 	bl	800326e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000b44:	2006      	movs	r0, #6
 8000b46:	f002 fbac 	bl	80032a2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	2007      	movs	r0, #7
 8000b50:	f002 fb8d 	bl	800326e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000b54:	2007      	movs	r0, #7
 8000b56:	f002 fba4 	bl	80032a2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	2016      	movs	r0, #22
 8000b60:	f002 fb85 	bl	800326e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000b64:	2016      	movs	r0, #22
 8000b66:	f002 fb9c 	bl	80032a2 <HAL_NVIC_EnableIRQ>

}
 8000b6a:	bf00      	nop
 8000b6c:	3718      	adds	r7, #24
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	48000400 	.word	0x48000400
 8000b78:	48000800 	.word	0x48000800

08000b7c <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000b84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000b8c:	f023 0218 	bic.w	r2, r3, #24
 8000b90:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	4313      	orrs	r3, r2
 8000b98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000b9c:	bf00      	nop
 8000b9e:	370c      	adds	r7, #12
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bc80      	pop	{r7}
 8000ba4:	4770      	bx	lr

08000ba6 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000baa:	f002 fa4b 	bl	8003044 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bae:	f000 f815 	bl	8000bdc <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bb2:	f7ff ff4d 	bl	8000a50 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bb6:	f7ff ff19 	bl	80009ec <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000bba:	f000 ff93 	bl	8001ae4 <MX_USART2_UART_Init>
  MX_SUBGHZ_Init();
 8000bbe:	f000 fae1 	bl	8001184 <MX_SUBGHZ_Init>
  MX_AES_Init();
 8000bc2:	f7ff fcf7 	bl	80005b4 <MX_AES_Init>
  MX_USART1_UART_Init();
 8000bc6:	f000 ff41 	bl	8001a4c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  radioInit();
 8000bca:	f000 fb01 	bl	80011d0 <radioInit>
  fsmInit();
 8000bce:	f000 fe03 	bl	80017d8 <fsmInit>
  UartDmaStart();
 8000bd2:	f001 f8e1 	bl	8001d98 <UartDmaStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	SUBGHZ();
 8000bd6:	f000 fe51 	bl	800187c <SUBGHZ>
 8000bda:	e7fc      	b.n	8000bd6 <main+0x30>

08000bdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b09a      	sub	sp, #104	; 0x68
 8000be0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000be2:	f107 0320 	add.w	r3, r7, #32
 8000be6:	2248      	movs	r2, #72	; 0x48
 8000be8:	2100      	movs	r1, #0
 8000bea:	4618      	mov	r0, r3
 8000bec:	f008 f9b8 	bl	8008f60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bf0:	1d3b      	adds	r3, r7, #4
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	601a      	str	r2, [r3, #0]
 8000bf6:	605a      	str	r2, [r3, #4]
 8000bf8:	609a      	str	r2, [r3, #8]
 8000bfa:	60da      	str	r2, [r3, #12]
 8000bfc:	611a      	str	r2, [r3, #16]
 8000bfe:	615a      	str	r2, [r3, #20]
 8000c00:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c02:	f004 fa57 	bl	80050b4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000c06:	2000      	movs	r0, #0
 8000c08:	f7ff ffb8 	bl	8000b7c <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c0c:	4b1e      	ldr	r3, [pc, #120]	; (8000c88 <SystemClock_Config+0xac>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000c14:	4a1c      	ldr	r2, [pc, #112]	; (8000c88 <SystemClock_Config+0xac>)
 8000c16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c1a:	6013      	str	r3, [r2, #0]
 8000c1c:	4b1a      	ldr	r3, [pc, #104]	; (8000c88 <SystemClock_Config+0xac>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000c24:	603b      	str	r3, [r7, #0]
 8000c26:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000c28:	2324      	movs	r3, #36	; 0x24
 8000c2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c2c:	2381      	movs	r3, #129	; 0x81
 8000c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c30:	2301      	movs	r3, #1
 8000c32:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000c34:	2300      	movs	r3, #0
 8000c36:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000c38:	23b0      	movs	r3, #176	; 0xb0
 8000c3a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c40:	f107 0320 	add.w	r3, r7, #32
 8000c44:	4618      	mov	r0, r3
 8000c46:	f004 fd07 	bl	8005658 <HAL_RCC_OscConfig>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000c50:	f000 f97c 	bl	8000f4c <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8000c54:	234f      	movs	r3, #79	; 0x4f
 8000c56:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c60:	2300      	movs	r3, #0
 8000c62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c6c:	1d3b      	adds	r3, r7, #4
 8000c6e:	2102      	movs	r1, #2
 8000c70:	4618      	mov	r0, r3
 8000c72:	f005 f873 	bl	8005d5c <HAL_RCC_ClockConfig>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000c7c:	f000 f966 	bl	8000f4c <Error_Handler>
  }
}
 8000c80:	bf00      	nop
 8000c82:	3768      	adds	r7, #104	; 0x68
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	58000400 	.word	0x58000400

08000c8c <HAL_GPIO_EXTI_Callback>:
  * @param  radioIrq  interrupt pending status information
  * @retval None
  */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_1) {
 8000c96:	88fb      	ldrh	r3, [r7, #6]
 8000c98:	2b02      	cmp	r3, #2
 8000c9a:	f040 812c 	bne.w	8000ef6 <HAL_GPIO_EXTI_Callback+0x26a>

				switch (freChannel) {
 8000c9e:	4b98      	ldr	r3, [pc, #608]	; (8000f00 <HAL_GPIO_EXTI_Callback+0x274>)
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	2b07      	cmp	r3, #7
 8000ca6:	f200 80fb 	bhi.w	8000ea0 <HAL_GPIO_EXTI_Callback+0x214>
 8000caa:	a201      	add	r2, pc, #4	; (adr r2, 8000cb0 <HAL_GPIO_EXTI_Callback+0x24>)
 8000cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cb0:	08000cd1 	.word	0x08000cd1
 8000cb4:	08000d0b 	.word	0x08000d0b
 8000cb8:	08000d45 	.word	0x08000d45
 8000cbc:	08000d7f 	.word	0x08000d7f
 8000cc0:	08000db9 	.word	0x08000db9
 8000cc4:	08000df3 	.word	0x08000df3
 8000cc8:	08000e2d 	.word	0x08000e2d
 8000ccc:	08000e67 	.word	0x08000e67
				case 0:
					RF_FREQUENCY = RF_FREQUENCY0
 8000cd0:	4b8c      	ldr	r3, [pc, #560]	; (8000f04 <HAL_GPIO_EXTI_Callback+0x278>)
 8000cd2:	4a8d      	ldr	r2, [pc, #564]	; (8000f08 <HAL_GPIO_EXTI_Callback+0x27c>)
 8000cd4:	601a      	str	r2, [r3, #0]
					;
					HAL_GPIO_WritePin(LEDD4_GPIO_Port, LEDD4_Pin, GPIO_PIN_RESET);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	2180      	movs	r1, #128	; 0x80
 8000cda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cde:	f004 f9b9 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD5_GPIO_Port, LEDD5_Pin, GPIO_PIN_RESET);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2140      	movs	r1, #64	; 0x40
 8000ce6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cea:	f004 f9b3 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD6_GPIO_Port, LEDD6_Pin, GPIO_PIN_RESET);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2140      	movs	r1, #64	; 0x40
 8000cf2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cf6:	f004 f9ad 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD7_GPIO_Port, LEDD7_Pin, GPIO_PIN_SET);
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d04:	f004 f9a6 	bl	8005054 <HAL_GPIO_WritePin>
					break;
 8000d08:	e0e6      	b.n	8000ed8 <HAL_GPIO_EXTI_Callback+0x24c>
				case 1:
					RF_FREQUENCY = RF_FREQUENCY1
 8000d0a:	4b7e      	ldr	r3, [pc, #504]	; (8000f04 <HAL_GPIO_EXTI_Callback+0x278>)
 8000d0c:	4a7f      	ldr	r2, [pc, #508]	; (8000f0c <HAL_GPIO_EXTI_Callback+0x280>)
 8000d0e:	601a      	str	r2, [r3, #0]
					;
					HAL_GPIO_WritePin(LEDD4_GPIO_Port, LEDD4_Pin, GPIO_PIN_RESET);
 8000d10:	2200      	movs	r2, #0
 8000d12:	2180      	movs	r1, #128	; 0x80
 8000d14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d18:	f004 f99c 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD5_GPIO_Port, LEDD5_Pin, GPIO_PIN_RESET);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2140      	movs	r1, #64	; 0x40
 8000d20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d24:	f004 f996 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD6_GPIO_Port, LEDD6_Pin, GPIO_PIN_SET);
 8000d28:	2201      	movs	r2, #1
 8000d2a:	2140      	movs	r1, #64	; 0x40
 8000d2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d30:	f004 f990 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD7_GPIO_Port, LEDD7_Pin, GPIO_PIN_RESET);
 8000d34:	2200      	movs	r2, #0
 8000d36:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d3e:	f004 f989 	bl	8005054 <HAL_GPIO_WritePin>
					break;
 8000d42:	e0c9      	b.n	8000ed8 <HAL_GPIO_EXTI_Callback+0x24c>
				case 2:
					RF_FREQUENCY = RF_FREQUENCY2
 8000d44:	4b6f      	ldr	r3, [pc, #444]	; (8000f04 <HAL_GPIO_EXTI_Callback+0x278>)
 8000d46:	4a72      	ldr	r2, [pc, #456]	; (8000f10 <HAL_GPIO_EXTI_Callback+0x284>)
 8000d48:	601a      	str	r2, [r3, #0]
					;
					HAL_GPIO_WritePin(LEDD4_GPIO_Port, LEDD4_Pin, GPIO_PIN_RESET);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	2180      	movs	r1, #128	; 0x80
 8000d4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d52:	f004 f97f 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD5_GPIO_Port, LEDD5_Pin, GPIO_PIN_RESET);
 8000d56:	2200      	movs	r2, #0
 8000d58:	2140      	movs	r1, #64	; 0x40
 8000d5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d5e:	f004 f979 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD6_GPIO_Port, LEDD6_Pin, GPIO_PIN_SET);
 8000d62:	2201      	movs	r2, #1
 8000d64:	2140      	movs	r1, #64	; 0x40
 8000d66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d6a:	f004 f973 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD7_GPIO_Port, LEDD7_Pin, GPIO_PIN_SET);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d78:	f004 f96c 	bl	8005054 <HAL_GPIO_WritePin>
					break;
 8000d7c:	e0ac      	b.n	8000ed8 <HAL_GPIO_EXTI_Callback+0x24c>
				case 3:
					RF_FREQUENCY = RF_FREQUENCY3
 8000d7e:	4b61      	ldr	r3, [pc, #388]	; (8000f04 <HAL_GPIO_EXTI_Callback+0x278>)
 8000d80:	4a64      	ldr	r2, [pc, #400]	; (8000f14 <HAL_GPIO_EXTI_Callback+0x288>)
 8000d82:	601a      	str	r2, [r3, #0]
					;
					HAL_GPIO_WritePin(LEDD4_GPIO_Port, LEDD4_Pin, GPIO_PIN_RESET);
 8000d84:	2200      	movs	r2, #0
 8000d86:	2180      	movs	r1, #128	; 0x80
 8000d88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d8c:	f004 f962 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD5_GPIO_Port, LEDD5_Pin, GPIO_PIN_SET);
 8000d90:	2201      	movs	r2, #1
 8000d92:	2140      	movs	r1, #64	; 0x40
 8000d94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d98:	f004 f95c 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD6_GPIO_Port, LEDD6_Pin, GPIO_PIN_RESET);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2140      	movs	r1, #64	; 0x40
 8000da0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000da4:	f004 f956 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD7_GPIO_Port, LEDD7_Pin, GPIO_PIN_RESET);
 8000da8:	2200      	movs	r2, #0
 8000daa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db2:	f004 f94f 	bl	8005054 <HAL_GPIO_WritePin>
					break;
 8000db6:	e08f      	b.n	8000ed8 <HAL_GPIO_EXTI_Callback+0x24c>
				case 4:
					RF_FREQUENCY = RF_FREQUENCY4
 8000db8:	4b52      	ldr	r3, [pc, #328]	; (8000f04 <HAL_GPIO_EXTI_Callback+0x278>)
 8000dba:	4a57      	ldr	r2, [pc, #348]	; (8000f18 <HAL_GPIO_EXTI_Callback+0x28c>)
 8000dbc:	601a      	str	r2, [r3, #0]
					;
					HAL_GPIO_WritePin(LEDD4_GPIO_Port, LEDD4_Pin, GPIO_PIN_RESET);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2180      	movs	r1, #128	; 0x80
 8000dc2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dc6:	f004 f945 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD5_GPIO_Port, LEDD5_Pin, GPIO_PIN_SET);
 8000dca:	2201      	movs	r2, #1
 8000dcc:	2140      	movs	r1, #64	; 0x40
 8000dce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dd2:	f004 f93f 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD6_GPIO_Port, LEDD6_Pin, GPIO_PIN_RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2140      	movs	r1, #64	; 0x40
 8000dda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dde:	f004 f939 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD7_GPIO_Port, LEDD7_Pin, GPIO_PIN_SET);
 8000de2:	2201      	movs	r2, #1
 8000de4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000de8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dec:	f004 f932 	bl	8005054 <HAL_GPIO_WritePin>
					break;
 8000df0:	e072      	b.n	8000ed8 <HAL_GPIO_EXTI_Callback+0x24c>
				case 5:
					RF_FREQUENCY = RF_FREQUENCY5
 8000df2:	4b44      	ldr	r3, [pc, #272]	; (8000f04 <HAL_GPIO_EXTI_Callback+0x278>)
 8000df4:	4a49      	ldr	r2, [pc, #292]	; (8000f1c <HAL_GPIO_EXTI_Callback+0x290>)
 8000df6:	601a      	str	r2, [r3, #0]
					;
					HAL_GPIO_WritePin(LEDD4_GPIO_Port, LEDD4_Pin, GPIO_PIN_RESET);
 8000df8:	2200      	movs	r2, #0
 8000dfa:	2180      	movs	r1, #128	; 0x80
 8000dfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e00:	f004 f928 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD5_GPIO_Port, LEDD5_Pin, GPIO_PIN_SET);
 8000e04:	2201      	movs	r2, #1
 8000e06:	2140      	movs	r1, #64	; 0x40
 8000e08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e0c:	f004 f922 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD6_GPIO_Port, LEDD6_Pin, GPIO_PIN_SET);
 8000e10:	2201      	movs	r2, #1
 8000e12:	2140      	movs	r1, #64	; 0x40
 8000e14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e18:	f004 f91c 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD7_GPIO_Port, LEDD7_Pin, GPIO_PIN_RESET);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e26:	f004 f915 	bl	8005054 <HAL_GPIO_WritePin>
					break;
 8000e2a:	e055      	b.n	8000ed8 <HAL_GPIO_EXTI_Callback+0x24c>
				case 6:
					RF_FREQUENCY = RF_FREQUENCY6
 8000e2c:	4b35      	ldr	r3, [pc, #212]	; (8000f04 <HAL_GPIO_EXTI_Callback+0x278>)
 8000e2e:	4a3c      	ldr	r2, [pc, #240]	; (8000f20 <HAL_GPIO_EXTI_Callback+0x294>)
 8000e30:	601a      	str	r2, [r3, #0]
					;
					HAL_GPIO_WritePin(LEDD4_GPIO_Port, LEDD4_Pin, GPIO_PIN_RESET);
 8000e32:	2200      	movs	r2, #0
 8000e34:	2180      	movs	r1, #128	; 0x80
 8000e36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e3a:	f004 f90b 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD5_GPIO_Port, LEDD5_Pin, GPIO_PIN_SET);
 8000e3e:	2201      	movs	r2, #1
 8000e40:	2140      	movs	r1, #64	; 0x40
 8000e42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e46:	f004 f905 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD6_GPIO_Port, LEDD6_Pin, GPIO_PIN_SET);
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	2140      	movs	r1, #64	; 0x40
 8000e4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e52:	f004 f8ff 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD7_GPIO_Port, LEDD7_Pin, GPIO_PIN_SET);
 8000e56:	2201      	movs	r2, #1
 8000e58:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e60:	f004 f8f8 	bl	8005054 <HAL_GPIO_WritePin>
					break;
 8000e64:	e038      	b.n	8000ed8 <HAL_GPIO_EXTI_Callback+0x24c>
				case 7:
					RF_FREQUENCY = RF_FREQUENCY7
 8000e66:	4b27      	ldr	r3, [pc, #156]	; (8000f04 <HAL_GPIO_EXTI_Callback+0x278>)
 8000e68:	4a2e      	ldr	r2, [pc, #184]	; (8000f24 <HAL_GPIO_EXTI_Callback+0x298>)
 8000e6a:	601a      	str	r2, [r3, #0]
					;
					HAL_GPIO_WritePin(LEDD4_GPIO_Port, LEDD4_Pin, GPIO_PIN_SET);
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	2180      	movs	r1, #128	; 0x80
 8000e70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e74:	f004 f8ee 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD5_GPIO_Port, LEDD5_Pin, GPIO_PIN_RESET);
 8000e78:	2200      	movs	r2, #0
 8000e7a:	2140      	movs	r1, #64	; 0x40
 8000e7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e80:	f004 f8e8 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD6_GPIO_Port, LEDD6_Pin, GPIO_PIN_RESET);
 8000e84:	2200      	movs	r2, #0
 8000e86:	2140      	movs	r1, #64	; 0x40
 8000e88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e8c:	f004 f8e2 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD7_GPIO_Port, LEDD7_Pin, GPIO_PIN_RESET);
 8000e90:	2200      	movs	r2, #0
 8000e92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e9a:	f004 f8db 	bl	8005054 <HAL_GPIO_WritePin>
					break;
 8000e9e:	e01b      	b.n	8000ed8 <HAL_GPIO_EXTI_Callback+0x24c>

				default:
					RF_FREQUENCY = RF_FREQUENCY0
 8000ea0:	4b18      	ldr	r3, [pc, #96]	; (8000f04 <HAL_GPIO_EXTI_Callback+0x278>)
 8000ea2:	4a19      	ldr	r2, [pc, #100]	; (8000f08 <HAL_GPIO_EXTI_Callback+0x27c>)
 8000ea4:	601a      	str	r2, [r3, #0]
					;
					HAL_GPIO_WritePin(LEDD4_GPIO_Port, LEDD4_Pin, GPIO_PIN_RESET);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	2180      	movs	r1, #128	; 0x80
 8000eaa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eae:	f004 f8d1 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD5_GPIO_Port, LEDD5_Pin, GPIO_PIN_RESET);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2140      	movs	r1, #64	; 0x40
 8000eb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eba:	f004 f8cb 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD6_GPIO_Port, LEDD6_Pin, GPIO_PIN_RESET);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	2140      	movs	r1, #64	; 0x40
 8000ec2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ec6:	f004 f8c5 	bl	8005054 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LEDD7_GPIO_Port, LEDD7_Pin, GPIO_PIN_SET);
 8000eca:	2201      	movs	r2, #1
 8000ecc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ed0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ed4:	f004 f8be 	bl	8005054 <HAL_GPIO_WritePin>

					//break
				}
				freChannel++;
 8000ed8:	4b09      	ldr	r3, [pc, #36]	; (8000f00 <HAL_GPIO_EXTI_Callback+0x274>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	3301      	adds	r3, #1
 8000ee0:	b2da      	uxtb	r2, r3
 8000ee2:	4b07      	ldr	r3, [pc, #28]	; (8000f00 <HAL_GPIO_EXTI_Callback+0x274>)
 8000ee4:	701a      	strb	r2, [r3, #0]
				if (freChannel == FRE_CHANNEL_END)
 8000ee6:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <HAL_GPIO_EXTI_Callback+0x274>)
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	2b07      	cmp	r3, #7
 8000eee:	d102      	bne.n	8000ef6 <HAL_GPIO_EXTI_Callback+0x26a>
					freChannel = FRE_CHANNEL_START;
 8000ef0:	4b03      	ldr	r3, [pc, #12]	; (8000f00 <HAL_GPIO_EXTI_Callback+0x274>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]
			}
}
 8000ef6:	bf00      	nop
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	200005c7 	.word	0x200005c7
 8000f04:	20000104 	.word	0x20000104
 8000f08:	19cf0e40 	.word	0x19cf0e40
 8000f0c:	1a67a4c0 	.word	0x1a67a4c0
 8000f10:	1b003b40 	.word	0x1b003b40
 8000f14:	1b98d1c0 	.word	0x1b98d1c0
 8000f18:	1c316840 	.word	0x1c316840
 8000f1c:	1cc9fec0 	.word	0x1cc9fec0
 8000f20:	1d629540 	.word	0x1d629540
 8000f24:	1dfb2bc0 	.word	0x1dfb2bc0

08000f28 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a04      	ldr	r2, [pc, #16]	; (8000f48 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d101      	bne.n	8000f3e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000f3a:	f002 f8a3 	bl	8003084 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40014800 	.word	0x40014800

08000f4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f50:	b672      	cpsid	i
}
 8000f52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f54:	e7fe      	b.n	8000f54 <Error_Handler+0x8>

08000f56 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f56:	b480      	push	{r7}
 8000f58:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bc80      	pop	{r7}
 8000f60:	4770      	bx	lr

08000f62 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f62:	b480      	push	{r7}
 8000f64:	b085      	sub	sp, #20
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000f6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f6e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f70:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000f7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f7e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4013      	ands	r3, r2
 8000f84:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f86:	68fb      	ldr	r3, [r7, #12]
}
 8000f88:	bf00      	nop
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bc80      	pop	{r7}
 8000f90:	4770      	bx	lr
	...

08000f94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08e      	sub	sp, #56	; 0x38
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t              uwPrescalerValue = 0;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8000faa:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000fae:	f7ff ffd8 	bl	8000f62 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fb2:	f107 020c 	add.w	r2, r7, #12
 8000fb6:	f107 0310 	add.w	r3, r7, #16
 8000fba:	4611      	mov	r1, r2
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f005 f8e7 	bl	8006190 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000fc2:	f005 f8d3 	bl	800616c <HAL_RCC_GetPCLK2Freq>
 8000fc6:	6338      	str	r0, [r7, #48]	; 0x30

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fca:	4a21      	ldr	r2, [pc, #132]	; (8001050 <HAL_InitTick+0xbc>)
 8000fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8000fd0:	0c9b      	lsrs	r3, r3, #18
 8000fd2:	3b01      	subs	r3, #1
 8000fd4:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8000fd6:	4b1f      	ldr	r3, [pc, #124]	; (8001054 <HAL_InitTick+0xc0>)
 8000fd8:	4a1f      	ldr	r2, [pc, #124]	; (8001058 <HAL_InitTick+0xc4>)
 8000fda:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8000fdc:	4b1d      	ldr	r3, [pc, #116]	; (8001054 <HAL_InitTick+0xc0>)
 8000fde:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000fe2:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8000fe4:	4a1b      	ldr	r2, [pc, #108]	; (8001054 <HAL_InitTick+0xc0>)
 8000fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fe8:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8000fea:	4b1a      	ldr	r3, [pc, #104]	; (8001054 <HAL_InitTick+0xc0>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ff0:	4b18      	ldr	r3, [pc, #96]	; (8001054 <HAL_InitTick+0xc0>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 8000ff6:	4817      	ldr	r0, [pc, #92]	; (8001054 <HAL_InitTick+0xc0>)
 8000ff8:	f006 f896 	bl	8007128 <HAL_TIM_Base_Init>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (status == HAL_OK)
 8001002:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001006:	2b00      	cmp	r3, #0
 8001008:	d11b      	bne.n	8001042 <HAL_InitTick+0xae>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 800100a:	4812      	ldr	r0, [pc, #72]	; (8001054 <HAL_InitTick+0xc0>)
 800100c:	f006 f8ec 	bl	80071e8 <HAL_TIM_Base_Start_IT>
 8001010:	4603      	mov	r3, r0
 8001012:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (status == HAL_OK)
 8001016:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800101a:	2b00      	cmp	r3, #0
 800101c:	d111      	bne.n	8001042 <HAL_InitTick+0xae>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM17_IRQn);
 800101e:	201d      	movs	r0, #29
 8001020:	f002 f93f 	bl	80032a2 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b0f      	cmp	r3, #15
 8001028:	d808      	bhi.n	800103c <HAL_InitTick+0xa8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM17_IRQn, TickPriority, 0U);
 800102a:	2200      	movs	r2, #0
 800102c:	6879      	ldr	r1, [r7, #4]
 800102e:	201d      	movs	r0, #29
 8001030:	f002 f91d 	bl	800326e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001034:	4a09      	ldr	r2, [pc, #36]	; (800105c <HAL_InitTick+0xc8>)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6013      	str	r3, [r2, #0]
 800103a:	e002      	b.n	8001042 <HAL_InitTick+0xae>
      }
      else
      {
        status = HAL_ERROR;
 800103c:	2301      	movs	r3, #1
 800103e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      }
    }
  }

 /* Return function status */
  return status;
 8001042:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001046:	4618      	mov	r0, r3
 8001048:	3738      	adds	r7, #56	; 0x38
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	431bde83 	.word	0x431bde83
 8001054:	200005c8 	.word	0x200005c8
 8001058:	40014800 	.word	0x40014800
 800105c:	2000010c 	.word	0x2000010c

08001060 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001064:	e7fe      	b.n	8001064 <NMI_Handler+0x4>

08001066 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001066:	b480      	push	{r7}
 8001068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800106a:	e7fe      	b.n	800106a <HardFault_Handler+0x4>

0800106c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001070:	e7fe      	b.n	8001070 <MemManage_Handler+0x4>

08001072 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001072:	b480      	push	{r7}
 8001074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001076:	e7fe      	b.n	8001076 <BusFault_Handler+0x4>

08001078 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800107c:	e7fe      	b.n	800107c <UsageFault_Handler+0x4>

0800107e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800107e:	b480      	push	{r7}
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001082:	bf00      	nop
 8001084:	46bd      	mov	sp, r7
 8001086:	bc80      	pop	{r7}
 8001088:	4770      	bx	lr

0800108a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800108a:	b480      	push	{r7}
 800108c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800108e:	bf00      	nop
 8001090:	46bd      	mov	sp, r7
 8001092:	bc80      	pop	{r7}
 8001094:	4770      	bx	lr

08001096 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001096:	b480      	push	{r7}
 8001098:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	46bd      	mov	sp, r7
 800109e:	bc80      	pop	{r7}
 80010a0:	4770      	bx	lr

080010a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010a2:	b480      	push	{r7}
 80010a4:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010a6:	bf00      	nop
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bc80      	pop	{r7}
 80010ac:	4770      	bx	lr

080010ae <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80010b2:	2001      	movs	r0, #1
 80010b4:	f003 ffe6 	bl	8005084 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80010b8:	bf00      	nop
 80010ba:	bd80      	pop	{r7, pc}

080010bc <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80010c0:	2002      	movs	r0, #2
 80010c2:	f003 ffdf 	bl	8005084 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80010d0:	4802      	ldr	r0, [pc, #8]	; (80010dc <DMA1_Channel1_IRQHandler+0x10>)
 80010d2:	f003 fcc1 	bl	8004a58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000880 	.word	0x20000880

080010e0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80010e4:	4802      	ldr	r0, [pc, #8]	; (80010f0 <DMA1_Channel2_IRQHandler+0x10>)
 80010e6:	f003 fcb7 	bl	8004a58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	200008e0 	.word	0x200008e0

080010f4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [9:5] Interrupt.
  */
void EXTI9_5_IRQHandler(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B3_Pin);
 80010f8:	2040      	movs	r0, #64	; 0x40
 80010fa:	f003 ffc3 	bl	8005084 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80010fe:	bf00      	nop
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 Global Interrupt.
  */
void TIM17_IRQHandler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001108:	4802      	ldr	r0, [pc, #8]	; (8001114 <TIM17_IRQHandler+0x10>)
 800110a:	f006 f8b9 	bl	8007280 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	200005c8 	.word	0x200005c8

08001118 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800111c:	4802      	ldr	r0, [pc, #8]	; (8001128 <USART1_IRQHandler+0x10>)
 800111e:	f006 fb67 	bl	80077f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20000758 	.word	0x20000758

0800112c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001130:	4802      	ldr	r0, [pc, #8]	; (800113c <USART2_IRQHandler+0x10>)
 8001132:	f006 fb5d 	bl	80077f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	200007ec 	.word	0x200007ec

08001140 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001144:	4802      	ldr	r0, [pc, #8]	; (8001150 <SUBGHZ_Radio_IRQHandler+0x10>)
 8001146:	f005 fe47 	bl	8006dd8 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 800114a:	bf00      	nop
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	20000748 	.word	0x20000748

08001154 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 800115c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001160:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001162:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4313      	orrs	r3, r2
 800116a:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 800116c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001170:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4013      	ands	r3, r2
 8001176:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001178:	68fb      	ldr	r3, [r7, #12]
}
 800117a:	bf00      	nop
 800117c:	3714      	adds	r7, #20
 800117e:	46bd      	mov	sp, r7
 8001180:	bc80      	pop	{r7}
 8001182:	4770      	bx	lr

08001184 <MX_SUBGHZ_Init>:
/* USER CODE END 0 */

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void) {
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
	/* USER CODE END SUBGHZ_Init 0 */

	/* USER CODE BEGIN SUBGHZ_Init 1 */

	/* USER CODE END SUBGHZ_Init 1 */
	hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001188:	4b06      	ldr	r3, [pc, #24]	; (80011a4 <MX_SUBGHZ_Init+0x20>)
 800118a:	2208      	movs	r2, #8
 800118c:	601a      	str	r2, [r3, #0]
	if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK) {
 800118e:	4805      	ldr	r0, [pc, #20]	; (80011a4 <MX_SUBGHZ_Init+0x20>)
 8001190:	f005 fba0 	bl	80068d4 <HAL_SUBGHZ_Init>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_SUBGHZ_Init+0x1a>
		Error_Handler();
 800119a:	f7ff fed7 	bl	8000f4c <Error_Handler>
	}
	/* USER CODE BEGIN SUBGHZ_Init 2 */

	/* USER CODE END SUBGHZ_Init 2 */

}
 800119e:	bf00      	nop
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	20000748 	.word	0x20000748

080011a8 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef *subghzHandle) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]

	/* USER CODE BEGIN SUBGHZ_MspInit 0 */

	/* USER CODE END SUBGHZ_MspInit 0 */
	/* SUBGHZ clock enable */
	__HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 80011b0:	2001      	movs	r0, #1
 80011b2:	f7ff ffcf 	bl	8001154 <LL_APB3_GRP1_EnableClock>

	/* SUBGHZ interrupt Init */
	HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 80011b6:	2200      	movs	r2, #0
 80011b8:	2100      	movs	r1, #0
 80011ba:	2032      	movs	r0, #50	; 0x32
 80011bc:	f002 f857 	bl	800326e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 80011c0:	2032      	movs	r0, #50	; 0x32
 80011c2:	f002 f86e 	bl	80032a2 <HAL_NVIC_EnableIRQ>
	/* USER CODE BEGIN SUBGHZ_MspInit 1 */

	/* USER CODE END SUBGHZ_MspInit 1 */
}
 80011c6:	bf00      	nop
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <radioInit>:

	/* USER CODE END SUBGHZ_MspDeInit 1 */
}

/* USER CODE BEGIN 1 */
void radioInit(void) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b088      	sub	sp, #32
 80011d4:	af00      	add	r7, sp, #0
	// Initialize the hardware (SPI bus, TCXO control, RF switch)
	SUBGRF_Init(RadioOnDioIrq);
 80011d6:	4831      	ldr	r0, [pc, #196]	; (800129c <radioInit+0xcc>)
 80011d8:	f000 ff32 	bl	8002040 <SUBGRF_Init>

	// Use DCDC converter if `DCDC_ENABLE` is defined in radio_conf.h
	// "By default, the SMPS clock detection is disabled and must be enabled before enabling the SMPS." (6.1 in RM0453)
	SUBGRF_WriteRegister(SUBGHZ_SMPSC0R,
			(SUBGRF_ReadRegister(SUBGHZ_SMPSC0R) | SMPS_CLK_DET_ENABLE));
 80011dc:	f640 1016 	movw	r0, #2326	; 0x916
 80011e0:	f001 fd32 	bl	8002c48 <SUBGRF_ReadRegister>
 80011e4:	4603      	mov	r3, r0
	SUBGRF_WriteRegister(SUBGHZ_SMPSC0R,
 80011e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	4619      	mov	r1, r3
 80011ee:	f640 1016 	movw	r0, #2326	; 0x916
 80011f2:	f001 fd15 	bl	8002c20 <SUBGRF_WriteRegister>
	SUBGRF_SetRegulatorMode();
 80011f6:	f001 f8ac 	bl	8002352 <SUBGRF_SetRegulatorMode>

	// Use the whole 256-byte buffer for both TX and RX
	SUBGRF_SetBufferBaseAddress(0x00, 0x00);
 80011fa:	2100      	movs	r1, #0
 80011fc:	2000      	movs	r0, #0
 80011fe:	f001 fc79 	bl	8002af4 <SUBGRF_SetBufferBaseAddress>

	SUBGRF_SetRfFrequency(RF_FREQUENCY);
 8001202:	4b27      	ldr	r3, [pc, #156]	; (80012a0 <radioInit+0xd0>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4618      	mov	r0, r3
 8001208:	f001 f9c8 	bl	800259c <SUBGRF_SetRfFrequency>
	SUBGRF_SetRfTxPower(TX_OUTPUT_POWER);
 800120c:	200e      	movs	r0, #14
 800120e:	f001 fe23 	bl	8002e58 <SUBGRF_SetRfTxPower>
	SUBGRF_SetStopRxTimerOnPreambleDetect(false);
 8001212:	2000      	movs	r0, #0
 8001214:	f001 f88e 	bl	8002334 <SUBGRF_SetStopRxTimerOnPreambleDetect>

	SUBGRF_SetPacketType(PACKET_TYPE_LORA);
 8001218:	2001      	movs	r0, #1
 800121a:	f001 fa05 	bl	8002628 <SUBGRF_SetPacketType>

	SUBGRF_WriteRegister( REG_LR_SYNCWORD,
 800121e:	2114      	movs	r1, #20
 8001220:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8001224:	f001 fcfc 	bl	8002c20 <SUBGRF_WriteRegister>
			( LORA_MAC_PRIVATE_SYNCWORD >> 8) & 0xFF);
	SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1,
 8001228:	2124      	movs	r1, #36	; 0x24
 800122a:	f240 7041 	movw	r0, #1857	; 0x741
 800122e:	f001 fcf7 	bl	8002c20 <SUBGRF_WriteRegister>
	LORA_MAC_PRIVATE_SYNCWORD & 0xFF);

	ModulationParams_t modulationParams;
	modulationParams.PacketType = PACKET_TYPE_LORA;
 8001232:	2301      	movs	r3, #1
 8001234:	713b      	strb	r3, [r7, #4]
	modulationParams.Params.LoRa.Bandwidth = Bandwidths[LORA_BANDWIDTH];
 8001236:	2304      	movs	r3, #4
 8001238:	777b      	strb	r3, [r7, #29]
	modulationParams.Params.LoRa.CodingRate =
 800123a:	2301      	movs	r3, #1
 800123c:	77bb      	strb	r3, [r7, #30]
			(RadioLoRaCodingRates_t) LORA_CODINGRATE;
	modulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800123e:	2300      	movs	r3, #0
 8001240:	77fb      	strb	r3, [r7, #31]
	modulationParams.Params.LoRa.SpreadingFactor =
 8001242:	2307      	movs	r3, #7
 8001244:	773b      	strb	r3, [r7, #28]
			(RadioLoRaSpreadingFactors_t) LORA_SPREADING_FACTOR;
	SUBGRF_SetModulationParams(&modulationParams);
 8001246:	1d3b      	adds	r3, r7, #4
 8001248:	4618      	mov	r0, r3
 800124a:	f001 fae1 	bl	8002810 <SUBGRF_SetModulationParams>

	packetParams.PacketType = PACKET_TYPE_LORA;
 800124e:	4b15      	ldr	r3, [pc, #84]	; (80012a4 <radioInit+0xd4>)
 8001250:	2201      	movs	r2, #1
 8001252:	701a      	strb	r2, [r3, #0]
	packetParams.Params.LoRa.CrcMode = LORA_CRC_ON;
 8001254:	4b13      	ldr	r3, [pc, #76]	; (80012a4 <radioInit+0xd4>)
 8001256:	2201      	movs	r2, #1
 8001258:	761a      	strb	r2, [r3, #24]
	packetParams.Params.LoRa.HeaderType = LORA_PACKET_VARIABLE_LENGTH;
 800125a:	4b12      	ldr	r3, [pc, #72]	; (80012a4 <radioInit+0xd4>)
 800125c:	2200      	movs	r2, #0
 800125e:	749a      	strb	r2, [r3, #18]
	packetParams.Params.LoRa.InvertIQ = LORA_IQ_NORMAL;
 8001260:	4b10      	ldr	r3, [pc, #64]	; (80012a4 <radioInit+0xd4>)
 8001262:	2200      	movs	r2, #0
 8001264:	765a      	strb	r2, [r3, #25]
	packetParams.Params.LoRa.PayloadLength = 0xFF;
 8001266:	4b0f      	ldr	r3, [pc, #60]	; (80012a4 <radioInit+0xd4>)
 8001268:	22ff      	movs	r2, #255	; 0xff
 800126a:	615a      	str	r2, [r3, #20]

	packetParams.Params.LoRa.PreambleLength = LORA_PREAMBLE_LENGTH;
 800126c:	4b0d      	ldr	r3, [pc, #52]	; (80012a4 <radioInit+0xd4>)
 800126e:	2208      	movs	r2, #8
 8001270:	821a      	strh	r2, [r3, #16]
	SUBGRF_SetPacketParams(&packetParams);
 8001272:	480c      	ldr	r0, [pc, #48]	; (80012a4 <radioInit+0xd4>)
 8001274:	f001 fb9e 	bl	80029b4 <SUBGRF_SetPacketParams>

	//SUBGRF_SetLoRaSymbNumTimeout(LORA_SYMBOL_TIMEOUT);

	// WORKAROUND - Optimizing the Inverted IQ Operation, see DS_SX1261-2_V1.2 datasheet chapter 15.4
	// RegIqPolaritySetup @address 0x0736
	SUBGRF_WriteRegister(0x0736, SUBGRF_ReadRegister(0x0736) | (1 << 2));
 8001278:	f240 7036 	movw	r0, #1846	; 0x736
 800127c:	f001 fce4 	bl	8002c48 <SUBGRF_ReadRegister>
 8001280:	4603      	mov	r3, r0
 8001282:	f043 0304 	orr.w	r3, r3, #4
 8001286:	b2db      	uxtb	r3, r3
 8001288:	4619      	mov	r1, r3
 800128a:	f240 7036 	movw	r0, #1846	; 0x736
 800128e:	f001 fcc7 	bl	8002c20 <SUBGRF_WriteRegister>
}
 8001292:	bf00      	nop
 8001294:	3720      	adds	r7, #32
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	080012a9 	.word	0x080012a9
 80012a0:	20000104 	.word	0x20000104
 80012a4:	20000728 	.word	0x20000728

080012a8 <RadioOnDioIrq>:
void RadioOnDioIrq(RadioIrqMasks_t radioIrq) {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	80fb      	strh	r3, [r7, #6]
	switch (radioIrq) {
 80012b2:	88fb      	ldrh	r3, [r7, #6]
 80012b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80012b8:	d013      	beq.n	80012e2 <RadioOnDioIrq+0x3a>
 80012ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80012be:	dc26      	bgt.n	800130e <RadioOnDioIrq+0x66>
 80012c0:	2b40      	cmp	r3, #64	; 0x40
 80012c2:	d020      	beq.n	8001306 <RadioOnDioIrq+0x5e>
 80012c4:	2b40      	cmp	r3, #64	; 0x40
 80012c6:	dc22      	bgt.n	800130e <RadioOnDioIrq+0x66>
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d002      	beq.n	80012d2 <RadioOnDioIrq+0x2a>
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d004      	beq.n	80012da <RadioOnDioIrq+0x32>
		break;
	case IRQ_CRC_ERROR:
		eventReceptor = eventRxError;
		break;
	default:
		break;
 80012d0:	e01d      	b.n	800130e <RadioOnDioIrq+0x66>
		eventReceptor = eventTxDone;
 80012d2:	4b12      	ldr	r3, [pc, #72]	; (800131c <RadioOnDioIrq+0x74>)
 80012d4:	4a12      	ldr	r2, [pc, #72]	; (8001320 <RadioOnDioIrq+0x78>)
 80012d6:	601a      	str	r2, [r3, #0]
		break;
 80012d8:	e01c      	b.n	8001314 <RadioOnDioIrq+0x6c>
		eventReceptor = eventRxDone;
 80012da:	4b10      	ldr	r3, [pc, #64]	; (800131c <RadioOnDioIrq+0x74>)
 80012dc:	4a11      	ldr	r2, [pc, #68]	; (8001324 <RadioOnDioIrq+0x7c>)
 80012de:	601a      	str	r2, [r3, #0]
		break;
 80012e0:	e018      	b.n	8001314 <RadioOnDioIrq+0x6c>
		if (SUBGRF_GetOperatingMode() == MODE_TX) {
 80012e2:	f000 fef5 	bl	80020d0 <SUBGRF_GetOperatingMode>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b04      	cmp	r3, #4
 80012ea:	d103      	bne.n	80012f4 <RadioOnDioIrq+0x4c>
			eventReceptor = eventTxTimeout;
 80012ec:	4b0b      	ldr	r3, [pc, #44]	; (800131c <RadioOnDioIrq+0x74>)
 80012ee:	4a0e      	ldr	r2, [pc, #56]	; (8001328 <RadioOnDioIrq+0x80>)
 80012f0:	601a      	str	r2, [r3, #0]
		break;
 80012f2:	e00e      	b.n	8001312 <RadioOnDioIrq+0x6a>
		} else if (SUBGRF_GetOperatingMode() == MODE_RX) {
 80012f4:	f000 feec 	bl	80020d0 <SUBGRF_GetOperatingMode>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b05      	cmp	r3, #5
 80012fc:	d109      	bne.n	8001312 <RadioOnDioIrq+0x6a>
			eventReceptor = eventRxTimeout;
 80012fe:	4b07      	ldr	r3, [pc, #28]	; (800131c <RadioOnDioIrq+0x74>)
 8001300:	4a0a      	ldr	r2, [pc, #40]	; (800132c <RadioOnDioIrq+0x84>)
 8001302:	601a      	str	r2, [r3, #0]
		break;
 8001304:	e005      	b.n	8001312 <RadioOnDioIrq+0x6a>
		eventReceptor = eventRxError;
 8001306:	4b05      	ldr	r3, [pc, #20]	; (800131c <RadioOnDioIrq+0x74>)
 8001308:	4a09      	ldr	r2, [pc, #36]	; (8001330 <RadioOnDioIrq+0x88>)
 800130a:	601a      	str	r2, [r3, #0]
		break;
 800130c:	e002      	b.n	8001314 <RadioOnDioIrq+0x6c>
		break;
 800130e:	bf00      	nop
 8001310:	e000      	b.n	8001314 <RadioOnDioIrq+0x6c>
		break;
 8001312:	bf00      	nop
	}
}
 8001314:	bf00      	nop
 8001316:	3708      	adds	r7, #8
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	20000744 	.word	0x20000744
 8001320:	08001335 	.word	0x08001335
 8001324:	0800139d 	.word	0x0800139d
 8001328:	080014b9 	.word	0x080014b9
 800132c:	08001521 	.word	0x08001521
 8001330:	0800158d 	.word	0x0800158d

08001334 <eventTxDone>:
/**
 * @brief  Process the TX Done event
 * @param  fsm pointer to FSM context
 * @retval None
 */
void eventTxDone(pingPongFSM_t *const fsm) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) "Event TX Done\r\n", 15,
 800133c:	f04f 33ff 	mov.w	r3, #4294967295
 8001340:	220f      	movs	r2, #15
 8001342:	4914      	ldr	r1, [pc, #80]	; (8001394 <eventTxDone+0x60>)
 8001344:	4814      	ldr	r0, [pc, #80]	; (8001398 <eventTxDone+0x64>)
 8001346:	f006 f9cd 	bl	80076e4 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	switch (fsm->state) {
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	2b01      	cmp	r3, #1
 8001350:	d002      	beq.n	8001358 <eventTxDone+0x24>
 8001352:	2b02      	cmp	r3, #2
 8001354:	d00d      	beq.n	8001372 <eventTxDone+0x3e>
		default:
			break;
		}
		break;
	default:
		break;
 8001356:	e019      	b.n	800138c <eventTxDone+0x58>
		switch (fsm->subState) {
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	785b      	ldrb	r3, [r3, #1]
 800135c:	2b02      	cmp	r3, #2
 800135e:	d106      	bne.n	800136e <eventTxDone+0x3a>
			enterMasterRx(fsm);
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f000 f949 	bl	80015f8 <enterMasterRx>
			fsm->subState = SSTATE_RX;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2201      	movs	r2, #1
 800136a:	705a      	strb	r2, [r3, #1]
			break;
 800136c:	e000      	b.n	8001370 <eventTxDone+0x3c>
			break;
 800136e:	bf00      	nop
		break;
 8001370:	e00c      	b.n	800138c <eventTxDone+0x58>
		switch (fsm->subState) {
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	785b      	ldrb	r3, [r3, #1]
 8001376:	2b02      	cmp	r3, #2
 8001378:	d106      	bne.n	8001388 <eventTxDone+0x54>
			enterSlaveRx(fsm);
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f000 f96a 	bl	8001654 <enterSlaveRx>
			fsm->subState = SSTATE_RX;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2201      	movs	r2, #1
 8001384:	705a      	strb	r2, [r3, #1]
			break;
 8001386:	e000      	b.n	800138a <eventTxDone+0x56>
			break;
 8001388:	bf00      	nop
		break;
 800138a:	bf00      	nop
	}
}
 800138c:	bf00      	nop
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	0800a3dc 	.word	0x0800a3dc
 8001398:	20000758 	.word	0x20000758

0800139c <eventRxDone>:
/**
 * @brief  Process the RX Done event
 * @param  fsm pointer to FSM context
 * @retval None
 */
void eventRxDone(pingPongFSM_t *const fsm) {
 800139c:	b580      	push	{r7, lr}
 800139e:	f5ad 6da1 	sub.w	sp, sp, #1288	; 0x508
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	f507 63a1 	add.w	r3, r7, #1288	; 0x508
 80013a8:	f2a3 5304 	subw	r3, r3, #1284	; 0x504
 80013ac:	6018      	str	r0, [r3, #0]
	char DataREC[1023];
	HAL_UART_Transmit(&huart1, (uint8_t*) "Event RX Done\r\n", 15,
 80013ae:	f04f 33ff 	mov.w	r3, #4294967295
 80013b2:	220f      	movs	r2, #15
 80013b4:	4939      	ldr	r1, [pc, #228]	; (800149c <eventRxDone+0x100>)
 80013b6:	483a      	ldr	r0, [pc, #232]	; (80014a0 <eventRxDone+0x104>)
 80013b8:	f006 f994 	bl	80076e4 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	switch (fsm->state) {
 80013bc:	f507 63a1 	add.w	r3, r7, #1288	; 0x508
 80013c0:	f2a3 5304 	subw	r3, r3, #1284	; 0x504
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d001      	beq.n	80013d0 <eventRxDone+0x34>
 80013cc:	2b02      	cmp	r3, #2
//		default:
//			break;
//		}
//		break;
//	default:
		break;
 80013ce:	e060      	b.n	8001492 <eventRxDone+0xf6>
		switch (fsm->subState) {
 80013d0:	f507 63a1 	add.w	r3, r7, #1288	; 0x508
 80013d4:	f2a3 5304 	subw	r3, r3, #1284	; 0x504
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	785b      	ldrb	r3, [r3, #1]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d156      	bne.n	800148e <eventRxDone+0xf2>
			transitionRxDone(fsm);
 80013e0:	f507 63a1 	add.w	r3, r7, #1288	; 0x508
 80013e4:	f2a3 5304 	subw	r3, r3, #1284	; 0x504
 80013e8:	6818      	ldr	r0, [r3, #0]
 80013ea:	f000 f9af 	bl	800174c <transitionRxDone>
			memcpy(rxBuffer_encypt, fsm->rxBuffer, sizeof(fsm->rxBuffer));
 80013ee:	f507 63a1 	add.w	r3, r7, #1288	; 0x508
 80013f2:	f2a3 5304 	subw	r3, r3, #1284	; 0x504
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	3310      	adds	r3, #16
 80013fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013fe:	4619      	mov	r1, r3
 8001400:	4828      	ldr	r0, [pc, #160]	; (80014a4 <eventRxDone+0x108>)
 8001402:	f007 fd9f 	bl	8008f44 <memcpy>
			AES_decrypt_MasterPacket();
 8001406:	f7ff f953 	bl	80006b0 <AES_decrypt_MasterPacket>
			if (strncmp(rxBuffer_decypt, Node_id, 6) == 0) {
 800140a:	2206      	movs	r2, #6
 800140c:	4926      	ldr	r1, [pc, #152]	; (80014a8 <eventRxDone+0x10c>)
 800140e:	4827      	ldr	r0, [pc, #156]	; (80014ac <eventRxDone+0x110>)
 8001410:	f007 fe73 	bl	80090fa <strncmp>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d131      	bne.n	800147e <eventRxDone+0xe2>
				strcpy(buff_done, &rxBuffer_decypt[6]);
 800141a:	f107 0308 	add.w	r3, r7, #8
 800141e:	4924      	ldr	r1, [pc, #144]	; (80014b0 <eventRxDone+0x114>)
 8001420:	4618      	mov	r0, r3
 8001422:	f007 fe62 	bl	80090ea <strcpy>
				Uart_Indicate();
 8001426:	f7ff fa11 	bl	800084c <Uart_Indicate>
										strlen(buff_done), 1000);
 800142a:	f107 0308 	add.w	r3, r7, #8
 800142e:	4618      	mov	r0, r3
 8001430:	f7fe fea6 	bl	8000180 <strlen>
 8001434:	4603      	mov	r3, r0
				HAL_UART_Transmit(&huart1, (uint8_t*) buff_done,
 8001436:	b29a      	uxth	r2, r3
 8001438:	f107 0108 	add.w	r1, r7, #8
 800143c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001440:	4817      	ldr	r0, [pc, #92]	; (80014a0 <eventRxDone+0x104>)
 8001442:	f006 f94f 	bl	80076e4 <HAL_UART_Transmit>
				printf("\r\n");
 8001446:	481b      	ldr	r0, [pc, #108]	; (80014b4 <eventRxDone+0x118>)
 8001448:	f007 fe18 	bl	800907c <puts>
				memset(buff_done, 0, sizeof(buff_done));
 800144c:	f107 0308 	add.w	r3, r7, #8
 8001450:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001454:	2100      	movs	r1, #0
 8001456:	4618      	mov	r0, r3
 8001458:	f007 fd82 	bl	8008f60 <memset>
				Uart_Indicate_Reset();
 800145c:	f7ff fa86 	bl	800096c <Uart_Indicate_Reset>
				enterMasterTx(fsm);
 8001460:	f507 63a1 	add.w	r3, r7, #1288	; 0x508
 8001464:	f2a3 5304 	subw	r3, r3, #1284	; 0x504
 8001468:	6818      	ldr	r0, [r3, #0]
 800146a:	f000 f921 	bl	80016b0 <enterMasterTx>
				fsm->subState = SSTATE_TX;
 800146e:	f507 63a1 	add.w	r3, r7, #1288	; 0x508
 8001472:	f2a3 5304 	subw	r3, r3, #1284	; 0x504
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2202      	movs	r2, #2
 800147a:	705a      	strb	r2, [r3, #1]
			break;
 800147c:	e008      	b.n	8001490 <eventRxDone+0xf4>
				enterMasterRx(fsm);
 800147e:	f507 63a1 	add.w	r3, r7, #1288	; 0x508
 8001482:	f2a3 5304 	subw	r3, r3, #1284	; 0x504
 8001486:	6818      	ldr	r0, [r3, #0]
 8001488:	f000 f8b6 	bl	80015f8 <enterMasterRx>
			break;
 800148c:	e000      	b.n	8001490 <eventRxDone+0xf4>
			break;
 800148e:	bf00      	nop
		break;
 8001490:	bf00      	nop
	}
}
 8001492:	bf00      	nop
 8001494:	f507 67a1 	add.w	r7, r7, #1288	; 0x508
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	0800a3ec 	.word	0x0800a3ec
 80014a0:	20000758 	.word	0x20000758
 80014a4:	200002c8 	.word	0x200002c8
 80014a8:	200002a0 	.word	0x200002a0
 80014ac:	200003c8 	.word	0x200003c8
 80014b0:	200003ce 	.word	0x200003ce
 80014b4:	0800a3fc 	.word	0x0800a3fc

080014b8 <eventTxTimeout>:
/**
 * @brief  Process the TX Timeout event
 * @param  fsm pointer to FSM context
 * @retval None
 */
void eventTxTimeout(pingPongFSM_t *const fsm) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) "Event TX Timeout\r\n", 18,
 80014c0:	f04f 33ff 	mov.w	r3, #4294967295
 80014c4:	2212      	movs	r2, #18
 80014c6:	4914      	ldr	r1, [pc, #80]	; (8001518 <eventTxTimeout+0x60>)
 80014c8:	4814      	ldr	r0, [pc, #80]	; (800151c <eventTxTimeout+0x64>)
 80014ca:	f006 f90b 	bl	80076e4 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	switch (fsm->state) {
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d002      	beq.n	80014dc <eventTxTimeout+0x24>
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d00d      	beq.n	80014f6 <eventTxTimeout+0x3e>
		default:
			break;
		}
		break;
	default:
		break;
 80014da:	e019      	b.n	8001510 <eventTxTimeout+0x58>
		switch (fsm->subState) {
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	785b      	ldrb	r3, [r3, #1]
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d106      	bne.n	80014f2 <eventTxTimeout+0x3a>
			enterMasterRx(fsm);
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f000 f887 	bl	80015f8 <enterMasterRx>
			fsm->subState = SSTATE_RX;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2201      	movs	r2, #1
 80014ee:	705a      	strb	r2, [r3, #1]
			break;
 80014f0:	e000      	b.n	80014f4 <eventTxTimeout+0x3c>
			break;
 80014f2:	bf00      	nop
		break;
 80014f4:	e00c      	b.n	8001510 <eventTxTimeout+0x58>
		switch (fsm->subState) {
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	785b      	ldrb	r3, [r3, #1]
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d106      	bne.n	800150c <eventTxTimeout+0x54>
			enterSlaveRx(fsm);
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f000 f8a8 	bl	8001654 <enterSlaveRx>
			fsm->subState = SSTATE_RX;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2201      	movs	r2, #1
 8001508:	705a      	strb	r2, [r3, #1]
			break;
 800150a:	e000      	b.n	800150e <eventTxTimeout+0x56>
			break;
 800150c:	bf00      	nop
		break;
 800150e:	bf00      	nop
	}
}
 8001510:	bf00      	nop
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	0800a400 	.word	0x0800a400
 800151c:	20000758 	.word	0x20000758

08001520 <eventRxTimeout>:
/**
 * @brief  Process the RX Timeout event
 * @param  fsm pointer to FSM context
 * @retval None
 */
void eventRxTimeout(pingPongFSM_t *const fsm) {
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) "Event RX Timeout\r\n", 18,
 8001528:	f04f 33ff 	mov.w	r3, #4294967295
 800152c:	2212      	movs	r2, #18
 800152e:	4915      	ldr	r1, [pc, #84]	; (8001584 <eventRxTimeout+0x64>)
 8001530:	4815      	ldr	r0, [pc, #84]	; (8001588 <eventRxTimeout+0x68>)
 8001532:	f006 f8d7 	bl	80076e4 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	switch (fsm->state) {
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d002      	beq.n	8001544 <eventRxTimeout+0x24>
 800153e:	2b02      	cmp	r3, #2
 8001540:	d012      	beq.n	8001568 <eventRxTimeout+0x48>
		default:
			break;
		}
		break;
	default:
		break;
 8001542:	e01b      	b.n	800157c <eventRxTimeout+0x5c>
		switch (fsm->subState) {
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	785b      	ldrb	r3, [r3, #1]
 8001548:	2b01      	cmp	r3, #1
 800154a:	d10b      	bne.n	8001564 <eventRxTimeout+0x44>
			HAL_Delay(fsm->randomDelay);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	4618      	mov	r0, r3
 8001552:	f001 fdb3 	bl	80030bc <HAL_Delay>
			enterMasterTx(fsm);
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f000 f8aa 	bl	80016b0 <enterMasterTx>
			fsm->subState = SSTATE_TX;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2202      	movs	r2, #2
 8001560:	705a      	strb	r2, [r3, #1]
			break;
 8001562:	e000      	b.n	8001566 <eventRxTimeout+0x46>
			break;
 8001564:	bf00      	nop
		break;
 8001566:	e009      	b.n	800157c <eventRxTimeout+0x5c>
		switch (fsm->subState) {
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	785b      	ldrb	r3, [r3, #1]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d103      	bne.n	8001578 <eventRxTimeout+0x58>
			enterSlaveRx(fsm);
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f000 f86f 	bl	8001654 <enterSlaveRx>
			break;
 8001576:	e000      	b.n	800157a <eventRxTimeout+0x5a>
			break;
 8001578:	bf00      	nop
		break;
 800157a:	bf00      	nop
	}
}
 800157c:	bf00      	nop
 800157e:	3708      	adds	r7, #8
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	0800a414 	.word	0x0800a414
 8001588:	20000758 	.word	0x20000758

0800158c <eventRxError>:
/**
 * @brief  Process the RX Error event
 * @param  fsm pointer to FSM context
 * @retval None
 */
void eventRxError(pingPongFSM_t *const fsm) {
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) "Event Rx Error\r\n", 16,
 8001594:	f04f 33ff 	mov.w	r3, #4294967295
 8001598:	2210      	movs	r2, #16
 800159a:	4915      	ldr	r1, [pc, #84]	; (80015f0 <eventRxError+0x64>)
 800159c:	4815      	ldr	r0, [pc, #84]	; (80015f4 <eventRxError+0x68>)
 800159e:	f006 f8a1 	bl	80076e4 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	switch (fsm->state) {
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d002      	beq.n	80015b0 <eventRxError+0x24>
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d012      	beq.n	80015d4 <eventRxError+0x48>
		default:
			break;
		}
		break;
	default:
		break;
 80015ae:	e01b      	b.n	80015e8 <eventRxError+0x5c>
		switch (fsm->subState) {
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	785b      	ldrb	r3, [r3, #1]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d10b      	bne.n	80015d0 <eventRxError+0x44>
			HAL_Delay(fsm->randomDelay);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	4618      	mov	r0, r3
 80015be:	f001 fd7d 	bl	80030bc <HAL_Delay>
			enterMasterTx(fsm);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f000 f874 	bl	80016b0 <enterMasterTx>
			fsm->subState = SSTATE_TX;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2202      	movs	r2, #2
 80015cc:	705a      	strb	r2, [r3, #1]
			break;
 80015ce:	e000      	b.n	80015d2 <eventRxError+0x46>
			break;
 80015d0:	bf00      	nop
		break;
 80015d2:	e009      	b.n	80015e8 <eventRxError+0x5c>
		switch (fsm->subState) {
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	785b      	ldrb	r3, [r3, #1]
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d103      	bne.n	80015e4 <eventRxError+0x58>
			enterSlaveRx(fsm);
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f000 f839 	bl	8001654 <enterSlaveRx>
			break;
 80015e2:	e000      	b.n	80015e6 <eventRxError+0x5a>
			break;
 80015e4:	bf00      	nop
		break;
 80015e6:	bf00      	nop
	}
}
 80015e8:	bf00      	nop
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	0800a428 	.word	0x0800a428
 80015f4:	20000758 	.word	0x20000758

080015f8 <enterMasterRx>:
/**
 * @brief  Entry actions for the RX sub-state of the Master state
 * @param  fsm pointer to FSM context
 * @retval None
 */
void enterMasterRx(pingPongFSM_t *const fsm) {
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) "Master Rx start\r\n", 17,
 8001600:	f04f 33ff 	mov.w	r3, #4294967295
 8001604:	2211      	movs	r2, #17
 8001606:	4910      	ldr	r1, [pc, #64]	; (8001648 <enterMasterRx+0x50>)
 8001608:	4810      	ldr	r0, [pc, #64]	; (800164c <enterMasterRx+0x54>)
 800160a:	f006 f86b 	bl	80076e4 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	SUBGRF_SetDioIrqParams(
 800160e:	2300      	movs	r3, #0
 8001610:	2200      	movs	r2, #0
 8001612:	f240 2162 	movw	r1, #610	; 0x262
 8001616:	f240 2062 	movw	r0, #610	; 0x262
 800161a:	f000 ff63 	bl	80024e4 <SUBGRF_SetDioIrqParams>
			IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR,
			IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR,
			IRQ_RADIO_NONE, IRQ_RADIO_NONE);
	SUBGRF_SetSwitch(RFO_LP, RFSWITCH_RX);
 800161e:	2100      	movs	r1, #0
 8001620:	2001      	movs	r0, #1
 8001622:	f001 fbf1 	bl	8002e08 <SUBGRF_SetSwitch>
	packetParams.Params.LoRa.PayloadLength = 0xFF;
 8001626:	4b0a      	ldr	r3, [pc, #40]	; (8001650 <enterMasterRx+0x58>)
 8001628:	22ff      	movs	r2, #255	; 0xff
 800162a:	615a      	str	r2, [r3, #20]
	SUBGRF_SetPacketParams(&packetParams);
 800162c:	4808      	ldr	r0, [pc, #32]	; (8001650 <enterMasterRx+0x58>)
 800162e:	f001 f9c1 	bl	80029b4 <SUBGRF_SetPacketParams>
	SUBGRF_SetRx(fsm->rxTimeout << 6);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	019b      	lsls	r3, r3, #6
 8001638:	4618      	mov	r0, r3
 800163a:	f000 fe5b 	bl	80022f4 <SUBGRF_SetRx>
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	0800a43c 	.word	0x0800a43c
 800164c:	20000758 	.word	0x20000758
 8001650:	20000728 	.word	0x20000728

08001654 <enterSlaveRx>:
/**
 * @brief  Entry actions for the RX sub-state of the Slave state
 * @param  fsm pointer to FSM context
 * @retval None
 */
void enterSlaveRx(pingPongFSM_t *const fsm) {
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) "Slave Rx start\r\n", 16,
 800165c:	f04f 33ff 	mov.w	r3, #4294967295
 8001660:	2210      	movs	r2, #16
 8001662:	4910      	ldr	r1, [pc, #64]	; (80016a4 <enterSlaveRx+0x50>)
 8001664:	4810      	ldr	r0, [pc, #64]	; (80016a8 <enterSlaveRx+0x54>)
 8001666:	f006 f83d 	bl	80076e4 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	SUBGRF_SetDioIrqParams(
 800166a:	2300      	movs	r3, #0
 800166c:	2200      	movs	r2, #0
 800166e:	f240 2162 	movw	r1, #610	; 0x262
 8001672:	f240 2062 	movw	r0, #610	; 0x262
 8001676:	f000 ff35 	bl	80024e4 <SUBGRF_SetDioIrqParams>
			IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR,
			IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR,
			IRQ_RADIO_NONE, IRQ_RADIO_NONE);
	SUBGRF_SetSwitch(RFO_LP, RFSWITCH_RX);
 800167a:	2100      	movs	r1, #0
 800167c:	2001      	movs	r0, #1
 800167e:	f001 fbc3 	bl	8002e08 <SUBGRF_SetSwitch>
	packetParams.Params.LoRa.PayloadLength = 0xFF;
 8001682:	4b0a      	ldr	r3, [pc, #40]	; (80016ac <enterSlaveRx+0x58>)
 8001684:	22ff      	movs	r2, #255	; 0xff
 8001686:	615a      	str	r2, [r3, #20]
	SUBGRF_SetPacketParams(&packetParams);
 8001688:	4808      	ldr	r0, [pc, #32]	; (80016ac <enterSlaveRx+0x58>)
 800168a:	f001 f993 	bl	80029b4 <SUBGRF_SetPacketParams>
	SUBGRF_SetRx(fsm->rxTimeout << 6);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	019b      	lsls	r3, r3, #6
 8001694:	4618      	mov	r0, r3
 8001696:	f000 fe2d 	bl	80022f4 <SUBGRF_SetRx>
}
 800169a:	bf00      	nop
 800169c:	3708      	adds	r7, #8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	0800a450 	.word	0x0800a450
 80016a8:	20000758 	.word	0x20000758
 80016ac:	20000728 	.word	0x20000728

080016b0 <enterMasterTx>:
/**
 * @brief  Entry actions for the TX sub-state of the Master state
 * @param  fsm pointer to FSM context
 * @retval None
 */
void enterMasterTx(pingPongFSM_t *const fsm) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	HAL_Delay(fsm->rxMargin);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	4618      	mov	r0, r3
 80016be:	f001 fcfd 	bl	80030bc <HAL_Delay>

	HAL_UART_Transmit(&huart1, (uint8_t*) "...PING\r\n", 9, HAL_MAX_DELAY);
 80016c2:	f04f 33ff 	mov.w	r3, #4294967295
 80016c6:	2209      	movs	r2, #9
 80016c8:	491a      	ldr	r1, [pc, #104]	; (8001734 <enterMasterTx+0x84>)
 80016ca:	481b      	ldr	r0, [pc, #108]	; (8001738 <enterMasterTx+0x88>)
 80016cc:	f006 f80a 	bl	80076e4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*) "Master Tx start\r\n", 17,
 80016d0:	f04f 33ff 	mov.w	r3, #4294967295
 80016d4:	2211      	movs	r2, #17
 80016d6:	4919      	ldr	r1, [pc, #100]	; (800173c <enterMasterTx+0x8c>)
 80016d8:	4817      	ldr	r0, [pc, #92]	; (8001738 <enterMasterTx+0x88>)
 80016da:	f006 f803 	bl	80076e4 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	SUBGRF_SetDioIrqParams(IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 80016de:	2300      	movs	r3, #0
 80016e0:	2200      	movs	r2, #0
 80016e2:	f240 2101 	movw	r1, #513	; 0x201
 80016e6:	f240 2001 	movw	r0, #513	; 0x201
 80016ea:	f000 fefb 	bl	80024e4 <SUBGRF_SetDioIrqParams>
			IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT, IRQ_RADIO_NONE, IRQ_RADIO_NONE);
	SUBGRF_SetSwitch(RFO_LP, RFSWITCH_TX);
 80016ee:	2101      	movs	r1, #1
 80016f0:	2001      	movs	r0, #1
 80016f2:	f001 fb89 	bl	8002e08 <SUBGRF_SetSwitch>
	// Workaround 5.1 in DS.SX1261-2.W.APP (before each packet transmission)
	SUBGRF_WriteRegister(0x0889, (SUBGRF_ReadRegister(0x0889) | 255));
 80016f6:	f640 0089 	movw	r0, #2185	; 0x889
 80016fa:	f001 faa5 	bl	8002c48 <SUBGRF_ReadRegister>
 80016fe:	21ff      	movs	r1, #255	; 0xff
 8001700:	f640 0089 	movw	r0, #2185	; 0x889
 8001704:	f001 fa8c 	bl	8002c20 <SUBGRF_WriteRegister>
	packetParams.Params.LoRa.PayloadLength = 0xFF;
 8001708:	4b0d      	ldr	r3, [pc, #52]	; (8001740 <enterMasterTx+0x90>)
 800170a:	22ff      	movs	r2, #255	; 0xff
 800170c:	615a      	str	r2, [r3, #20]
	SUBGRF_SetPacketParams(&packetParams);
 800170e:	480c      	ldr	r0, [pc, #48]	; (8001740 <enterMasterTx+0x90>)
 8001710:	f001 f950 	bl	80029b4 <SUBGRF_SetPacketParams>
	//SUBGRF_SendPayload((uint8_t *)"PINGpppppppppppppppppppppppppppppppppppppppp", 255, 0);
	AES_Encrypt_MasterPacket();
 8001714:	f7fe ffa2 	bl	800065c <AES_Encrypt_MasterPacket>
	SUBGRF_SendPayload(txBuffer_encypt, 255, 0);
 8001718:	2200      	movs	r2, #0
 800171a:	21ff      	movs	r1, #255	; 0xff
 800171c:	4809      	ldr	r0, [pc, #36]	; (8001744 <enterMasterTx+0x94>)
 800171e:	f000 fd13 	bl	8002148 <SUBGRF_SendPayload>
	memset(txBuffer, 0, sizeof(txBuffer));
 8001722:	220f      	movs	r2, #15
 8001724:	2100      	movs	r1, #0
 8001726:	4808      	ldr	r0, [pc, #32]	; (8001748 <enterMasterTx+0x98>)
 8001728:	f007 fc1a 	bl	8008f60 <memset>
}
 800172c:	bf00      	nop
 800172e:	3708      	adds	r7, #8
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	0800a464 	.word	0x0800a464
 8001738:	20000758 	.word	0x20000758
 800173c:	0800a470 	.word	0x0800a470
 8001740:	20000728 	.word	0x20000728
 8001744:	200002b8 	.word	0x200002b8
 8001748:	200002a8 	.word	0x200002a8

0800174c <transitionRxDone>:
/**
 * @brief  Transition actions executed on every RX Done event (helper function)
 * @param  fsm pointer to FSM context
 * @retval None
 */
void transitionRxDone(pingPongFSM_t *const fsm) {
 800174c:	b580      	push	{r7, lr}
 800174e:	b094      	sub	sp, #80	; 0x50
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
	PacketStatus_t packetStatus;
	char uartBuff[50];

	// Workaround 15.3 in DS.SX1261-2.W.APP (because following RX w/ timeout sequence)
	SUBGRF_WriteRegister(0x0920, 0x00);
 8001754:	2100      	movs	r1, #0
 8001756:	f44f 6012 	mov.w	r0, #2336	; 0x920
 800175a:	f001 fa61 	bl	8002c20 <SUBGRF_WriteRegister>
	SUBGRF_WriteRegister(0x0944, (SUBGRF_ReadRegister(0x0944) | 0x02));
 800175e:	f640 1044 	movw	r0, #2372	; 0x944
 8001762:	f001 fa71 	bl	8002c48 <SUBGRF_ReadRegister>
 8001766:	4603      	mov	r3, r0
 8001768:	f043 0302 	orr.w	r3, r3, #2
 800176c:	b2db      	uxtb	r3, r3
 800176e:	4619      	mov	r1, r3
 8001770:	f640 1044 	movw	r0, #2372	; 0x944
 8001774:	f001 fa54 	bl	8002c20 <SUBGRF_WriteRegister>

	SUBGRF_GetPayload((uint8_t*) fsm->rxBuffer, &fsm->rxSize, 0xFF);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f103 0010 	add.w	r0, r3, #16
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8001784:	22ff      	movs	r2, #255	; 0xff
 8001786:	4619      	mov	r1, r3
 8001788:	f000 fcbc 	bl	8002104 <SUBGRF_GetPayload>
	SUBGRF_GetPacketStatus(&packetStatus);
 800178c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001790:	4618      	mov	r0, r3
 8001792:	f001 f9f3 	bl	8002b7c <SUBGRF_GetPacketStatus>

	sprintf(uartBuff, "RssiValue=%d dBm, SnrValue=%d Hz\r\n",
			packetStatus.Params.LoRa.RssiPkt, packetStatus.Params.LoRa.SnrPkt);
 8001796:	f997 3048 	ldrsb.w	r3, [r7, #72]	; 0x48
	sprintf(uartBuff, "RssiValue=%d dBm, SnrValue=%d Hz\r\n",
 800179a:	461a      	mov	r2, r3
			packetStatus.Params.LoRa.RssiPkt, packetStatus.Params.LoRa.SnrPkt);
 800179c:	f997 3049 	ldrsb.w	r3, [r7, #73]	; 0x49
	sprintf(uartBuff, "RssiValue=%d dBm, SnrValue=%d Hz\r\n",
 80017a0:	f107 0008 	add.w	r0, r7, #8
 80017a4:	490a      	ldr	r1, [pc, #40]	; (80017d0 <transitionRxDone+0x84>)
 80017a6:	f007 fc71 	bl	800908c <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) uartBuff, strlen(uartBuff),
 80017aa:	f107 0308 	add.w	r3, r7, #8
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7fe fce6 	bl	8000180 <strlen>
 80017b4:	4603      	mov	r3, r0
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	f107 0108 	add.w	r1, r7, #8
 80017bc:	f04f 33ff 	mov.w	r3, #4294967295
 80017c0:	4804      	ldr	r0, [pc, #16]	; (80017d4 <transitionRxDone+0x88>)
 80017c2:	f005 ff8f 	bl	80076e4 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
}
 80017c6:	bf00      	nop
 80017c8:	3750      	adds	r7, #80	; 0x50
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	0800a4a4 	.word	0x0800a4a4
 80017d4:	20000758 	.word	0x20000758

080017d8 <fsmInit>:
void fsmInit(void) {
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0

	// get random number
	uint32_t rnd = 0;
 80017de:	2300      	movs	r3, #0
 80017e0:	607b      	str	r3, [r7, #4]
	SUBGRF_SetDioIrqParams(IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE,
 80017e2:	2300      	movs	r3, #0
 80017e4:	2200      	movs	r2, #0
 80017e6:	2100      	movs	r1, #0
 80017e8:	2000      	movs	r0, #0
 80017ea:	f000 fe7b 	bl	80024e4 <SUBGRF_SetDioIrqParams>
			IRQ_RADIO_NONE);
	rnd = SUBGRF_GetRandom();
 80017ee:	f000 fcfe 	bl	80021ee <SUBGRF_GetRandom>
 80017f2:	6078      	str	r0, [r7, #4]

	fsm.state = STATE_NULL;
 80017f4:	4b1e      	ldr	r3, [pc, #120]	; (8001870 <fsmInit+0x98>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	701a      	strb	r2, [r3, #0]
	fsm.subState = SSTATE_NULL;
 80017fa:	4b1d      	ldr	r3, [pc, #116]	; (8001870 <fsmInit+0x98>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	705a      	strb	r2, [r3, #1]
	fsm.rxTimeout = 1000; // 3000 ms
 8001800:	4b1b      	ldr	r3, [pc, #108]	; (8001870 <fsmInit+0x98>)
 8001802:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001806:	605a      	str	r2, [r3, #4]
	fsm.rxMargin = 200;   // 200 ms
 8001808:	4b19      	ldr	r3, [pc, #100]	; (8001870 <fsmInit+0x98>)
 800180a:	22c8      	movs	r2, #200	; 0xc8
 800180c:	609a      	str	r2, [r3, #8]
	fsm.randomDelay = rnd >> 22; // [0, 1023] ms
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	0d9b      	lsrs	r3, r3, #22
 8001812:	4a17      	ldr	r2, [pc, #92]	; (8001870 <fsmInit+0x98>)
 8001814:	60d3      	str	r3, [r2, #12]
	//sprintf(uartBuff, "rand=%lu\r\n", fsm.randomDelay);
	HAL_UART_Transmit(&huart1, (uint8_t*) uartBuff, strlen(uartBuff),
 8001816:	4817      	ldr	r0, [pc, #92]	; (8001874 <fsmInit+0x9c>)
 8001818:	f7fe fcb2 	bl	8000180 <strlen>
 800181c:	4603      	mov	r3, r0
 800181e:	b29a      	uxth	r2, r3
 8001820:	f04f 33ff 	mov.w	r3, #4294967295
 8001824:	4913      	ldr	r1, [pc, #76]	; (8001874 <fsmInit+0x9c>)
 8001826:	4814      	ldr	r0, [pc, #80]	; (8001878 <fsmInit+0xa0>)
 8001828:	f005 ff5c 	bl	80076e4 <HAL_UART_Transmit>
	HAL_MAX_DELAY);

	HAL_Delay(fsm.randomDelay);
 800182c:	4b10      	ldr	r3, [pc, #64]	; (8001870 <fsmInit+0x98>)
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	4618      	mov	r0, r3
 8001832:	f001 fc43 	bl	80030bc <HAL_Delay>
	SUBGRF_SetDioIrqParams(IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR,
 8001836:	2300      	movs	r3, #0
 8001838:	2200      	movs	r2, #0
 800183a:	f240 2142 	movw	r1, #578	; 0x242
 800183e:	f240 2042 	movw	r0, #578	; 0x242
 8001842:	f000 fe4f 	bl	80024e4 <SUBGRF_SetDioIrqParams>
			IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR, IRQ_RADIO_NONE,
			IRQ_RADIO_NONE);
	SUBGRF_SetSwitch(RFO_LP, RFSWITCH_RX);
 8001846:	2100      	movs	r1, #0
 8001848:	2001      	movs	r0, #1
 800184a:	f001 fadd 	bl	8002e08 <SUBGRF_SetSwitch>
	SUBGRF_SetRx(fsm.rxTimeout << 6);
 800184e:	4b08      	ldr	r3, [pc, #32]	; (8001870 <fsmInit+0x98>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	019b      	lsls	r3, r3, #6
 8001854:	4618      	mov	r0, r3
 8001856:	f000 fd4d 	bl	80022f4 <SUBGRF_SetRx>
	//fsm.state = STATE_SLAVE;
	//fsm.subState = SSTATE_RX;
	fsm.state = STATE_MASTER;
 800185a:	4b05      	ldr	r3, [pc, #20]	; (8001870 <fsmInit+0x98>)
 800185c:	2201      	movs	r2, #1
 800185e:	701a      	strb	r2, [r3, #0]
	fsm.subState = SSTATE_RX;
 8001860:	4b03      	ldr	r3, [pc, #12]	; (8001870 <fsmInit+0x98>)
 8001862:	2201      	movs	r2, #1
 8001864:	705a      	strb	r2, [r3, #1]
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000614 	.word	0x20000614
 8001874:	200004c8 	.word	0x200004c8
 8001878:	20000758 	.word	0x20000758

0800187c <SUBGHZ>:

	// RF_{IRQ0, IRQ1, IRQ2} pins
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
}
void SUBGHZ(void) {
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
	eventReceptor = NULL;
 8001880:	4b07      	ldr	r3, [pc, #28]	; (80018a0 <SUBGHZ+0x24>)
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]
	while (eventReceptor == NULL)
 8001886:	bf00      	nop
 8001888:	4b05      	ldr	r3, [pc, #20]	; (80018a0 <SUBGHZ+0x24>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d0fb      	beq.n	8001888 <SUBGHZ+0xc>
		;
	{
		radioInit();
 8001890:	f7ff fc9e 	bl	80011d0 <radioInit>
		eventReceptor(&fsm);
 8001894:	4b02      	ldr	r3, [pc, #8]	; (80018a0 <SUBGHZ+0x24>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4802      	ldr	r0, [pc, #8]	; (80018a4 <SUBGHZ+0x28>)
 800189a:	4798      	blx	r3
	}
}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20000744 	.word	0x20000744
 80018a4:	20000614 	.word	0x20000614

080018a8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018b4:	2300      	movs	r3, #0
 80018b6:	617b      	str	r3, [r7, #20]
 80018b8:	e00a      	b.n	80018d0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018ba:	f3af 8000 	nop.w
 80018be:	4601      	mov	r1, r0
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	1c5a      	adds	r2, r3, #1
 80018c4:	60ba      	str	r2, [r7, #8]
 80018c6:	b2ca      	uxtb	r2, r1
 80018c8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	3301      	adds	r3, #1
 80018ce:	617b      	str	r3, [r7, #20]
 80018d0:	697a      	ldr	r2, [r7, #20]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	dbf0      	blt.n	80018ba <_read+0x12>
  }

  return len;
 80018d8:	687b      	ldr	r3, [r7, #4]
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3718      	adds	r7, #24
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80018e2:	b480      	push	{r7}
 80018e4:	b083      	sub	sp, #12
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr

080018f8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001908:	605a      	str	r2, [r3, #4]
  return 0;
 800190a:	2300      	movs	r3, #0
}
 800190c:	4618      	mov	r0, r3
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr

08001916 <_isatty>:

int _isatty(int file)
{
 8001916:	b480      	push	{r7}
 8001918:	b083      	sub	sp, #12
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800191e:	2301      	movs	r3, #1
}
 8001920:	4618      	mov	r0, r3
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr

0800192a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800192a:	b480      	push	{r7}
 800192c:	b085      	sub	sp, #20
 800192e:	af00      	add	r7, sp, #0
 8001930:	60f8      	str	r0, [r7, #12]
 8001932:	60b9      	str	r1, [r7, #8]
 8001934:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001936:	2300      	movs	r3, #0
}
 8001938:	4618      	mov	r0, r3
 800193a:	3714      	adds	r7, #20
 800193c:	46bd      	mov	sp, r7
 800193e:	bc80      	pop	{r7}
 8001940:	4770      	bx	lr
	...

08001944 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b086      	sub	sp, #24
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800194c:	4a14      	ldr	r2, [pc, #80]	; (80019a0 <_sbrk+0x5c>)
 800194e:	4b15      	ldr	r3, [pc, #84]	; (80019a4 <_sbrk+0x60>)
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001958:	4b13      	ldr	r3, [pc, #76]	; (80019a8 <_sbrk+0x64>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d102      	bne.n	8001966 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001960:	4b11      	ldr	r3, [pc, #68]	; (80019a8 <_sbrk+0x64>)
 8001962:	4a12      	ldr	r2, [pc, #72]	; (80019ac <_sbrk+0x68>)
 8001964:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001966:	4b10      	ldr	r3, [pc, #64]	; (80019a8 <_sbrk+0x64>)
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4413      	add	r3, r2
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	429a      	cmp	r2, r3
 8001972:	d207      	bcs.n	8001984 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001974:	f007 fabc 	bl	8008ef0 <__errno>
 8001978:	4603      	mov	r3, r0
 800197a:	220c      	movs	r2, #12
 800197c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800197e:	f04f 33ff 	mov.w	r3, #4294967295
 8001982:	e009      	b.n	8001998 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001984:	4b08      	ldr	r3, [pc, #32]	; (80019a8 <_sbrk+0x64>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800198a:	4b07      	ldr	r3, [pc, #28]	; (80019a8 <_sbrk+0x64>)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4413      	add	r3, r2
 8001992:	4a05      	ldr	r2, [pc, #20]	; (80019a8 <_sbrk+0x64>)
 8001994:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001996:	68fb      	ldr	r3, [r7, #12]
}
 8001998:	4618      	mov	r0, r3
 800199a:	3718      	adds	r7, #24
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20010000 	.word	0x20010000
 80019a4:	00000400 	.word	0x00000400
 80019a8:	20000754 	.word	0x20000754
 80019ac:	20000968 	.word	0x20000968

080019b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 80019b4:	bf00      	nop
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bc80      	pop	{r7}
 80019ba:	4770      	bx	lr

080019bc <LL_AHB2_GRP1_EnableClock>:
{
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80019c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019ca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80019d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4013      	ands	r3, r2
 80019de:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019e0:	68fb      	ldr	r3, [r7, #12]
}
 80019e2:	bf00      	nop
 80019e4:	3714      	adds	r7, #20
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr

080019ec <LL_APB1_GRP1_EnableClock>:
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80019f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019f8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80019fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001a04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a08:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a10:	68fb      	ldr	r3, [r7, #12]
}
 8001a12:	bf00      	nop
 8001a14:	3714      	adds	r7, #20
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr

08001a1c <LL_APB2_GRP1_EnableClock>:
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b085      	sub	sp, #20
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001a24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a28:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a2a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001a34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a38:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a40:	68fb      	ldr	r3, [r7, #12]
}
 8001a42:	bf00      	nop
 8001a44:	3714      	adds	r7, #20
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr

08001a4c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a50:	4b22      	ldr	r3, [pc, #136]	; (8001adc <MX_USART1_UART_Init+0x90>)
 8001a52:	4a23      	ldr	r2, [pc, #140]	; (8001ae0 <MX_USART1_UART_Init+0x94>)
 8001a54:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a56:	4b21      	ldr	r3, [pc, #132]	; (8001adc <MX_USART1_UART_Init+0x90>)
 8001a58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a5c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a5e:	4b1f      	ldr	r3, [pc, #124]	; (8001adc <MX_USART1_UART_Init+0x90>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a64:	4b1d      	ldr	r3, [pc, #116]	; (8001adc <MX_USART1_UART_Init+0x90>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a6a:	4b1c      	ldr	r3, [pc, #112]	; (8001adc <MX_USART1_UART_Init+0x90>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a70:	4b1a      	ldr	r3, [pc, #104]	; (8001adc <MX_USART1_UART_Init+0x90>)
 8001a72:	220c      	movs	r2, #12
 8001a74:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a76:	4b19      	ldr	r3, [pc, #100]	; (8001adc <MX_USART1_UART_Init+0x90>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a7c:	4b17      	ldr	r3, [pc, #92]	; (8001adc <MX_USART1_UART_Init+0x90>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a82:	4b16      	ldr	r3, [pc, #88]	; (8001adc <MX_USART1_UART_Init+0x90>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a88:	4b14      	ldr	r3, [pc, #80]	; (8001adc <MX_USART1_UART_Init+0x90>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a8e:	4b13      	ldr	r3, [pc, #76]	; (8001adc <MX_USART1_UART_Init+0x90>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a94:	4811      	ldr	r0, [pc, #68]	; (8001adc <MX_USART1_UART_Init+0x90>)
 8001a96:	f005 fdd5 	bl	8007644 <HAL_UART_Init>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001aa0:	f7ff fa54 	bl	8000f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	480d      	ldr	r0, [pc, #52]	; (8001adc <MX_USART1_UART_Init+0x90>)
 8001aa8:	f007 f8ea 	bl	8008c80 <HAL_UARTEx_SetTxFifoThreshold>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001ab2:	f7ff fa4b 	bl	8000f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	4808      	ldr	r0, [pc, #32]	; (8001adc <MX_USART1_UART_Init+0x90>)
 8001aba:	f007 f91f 	bl	8008cfc <HAL_UARTEx_SetRxFifoThreshold>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001ac4:	f7ff fa42 	bl	8000f4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001ac8:	4804      	ldr	r0, [pc, #16]	; (8001adc <MX_USART1_UART_Init+0x90>)
 8001aca:	f007 f8a1 	bl	8008c10 <HAL_UARTEx_DisableFifoMode>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001ad4:	f7ff fa3a 	bl	8000f4c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ad8:	bf00      	nop
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	20000758 	.word	0x20000758
 8001ae0:	40013800 	.word	0x40013800

08001ae4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ae8:	4b22      	ldr	r3, [pc, #136]	; (8001b74 <MX_USART2_UART_Init+0x90>)
 8001aea:	4a23      	ldr	r2, [pc, #140]	; (8001b78 <MX_USART2_UART_Init+0x94>)
 8001aec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001aee:	4b21      	ldr	r3, [pc, #132]	; (8001b74 <MX_USART2_UART_Init+0x90>)
 8001af0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001af4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001af6:	4b1f      	ldr	r3, [pc, #124]	; (8001b74 <MX_USART2_UART_Init+0x90>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001afc:	4b1d      	ldr	r3, [pc, #116]	; (8001b74 <MX_USART2_UART_Init+0x90>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b02:	4b1c      	ldr	r3, [pc, #112]	; (8001b74 <MX_USART2_UART_Init+0x90>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b08:	4b1a      	ldr	r3, [pc, #104]	; (8001b74 <MX_USART2_UART_Init+0x90>)
 8001b0a:	220c      	movs	r2, #12
 8001b0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b0e:	4b19      	ldr	r3, [pc, #100]	; (8001b74 <MX_USART2_UART_Init+0x90>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b14:	4b17      	ldr	r3, [pc, #92]	; (8001b74 <MX_USART2_UART_Init+0x90>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b1a:	4b16      	ldr	r3, [pc, #88]	; (8001b74 <MX_USART2_UART_Init+0x90>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b20:	4b14      	ldr	r3, [pc, #80]	; (8001b74 <MX_USART2_UART_Init+0x90>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b26:	4b13      	ldr	r3, [pc, #76]	; (8001b74 <MX_USART2_UART_Init+0x90>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b2c:	4811      	ldr	r0, [pc, #68]	; (8001b74 <MX_USART2_UART_Init+0x90>)
 8001b2e:	f005 fd89 	bl	8007644 <HAL_UART_Init>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001b38:	f7ff fa08 	bl	8000f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	480d      	ldr	r0, [pc, #52]	; (8001b74 <MX_USART2_UART_Init+0x90>)
 8001b40:	f007 f89e 	bl	8008c80 <HAL_UARTEx_SetTxFifoThreshold>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001b4a:	f7ff f9ff 	bl	8000f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b4e:	2100      	movs	r1, #0
 8001b50:	4808      	ldr	r0, [pc, #32]	; (8001b74 <MX_USART2_UART_Init+0x90>)
 8001b52:	f007 f8d3 	bl	8008cfc <HAL_UARTEx_SetRxFifoThreshold>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001b5c:	f7ff f9f6 	bl	8000f4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001b60:	4804      	ldr	r0, [pc, #16]	; (8001b74 <MX_USART2_UART_Init+0x90>)
 8001b62:	f007 f855 	bl	8008c10 <HAL_UARTEx_DisableFifoMode>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001b6c:	f7ff f9ee 	bl	8000f4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b70:	bf00      	nop
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	200007ec 	.word	0x200007ec
 8001b78:	40004400 	.word	0x40004400

08001b7c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b096      	sub	sp, #88	; 0x58
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b84:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
 8001b8e:	609a      	str	r2, [r3, #8]
 8001b90:	60da      	str	r2, [r3, #12]
 8001b92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b94:	f107 030c 	add.w	r3, r7, #12
 8001b98:	2238      	movs	r2, #56	; 0x38
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f007 f9df 	bl	8008f60 <memset>
  if(uartHandle->Instance==USART1)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a68      	ldr	r2, [pc, #416]	; (8001d48 <HAL_UART_MspInit+0x1cc>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d161      	bne.n	8001c70 <HAL_UART_MspInit+0xf4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001bac:	2301      	movs	r3, #1
 8001bae:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001bb0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001bb4:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bb6:	f107 030c 	add.w	r3, r7, #12
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f004 fcd6 	bl	800656c <HAL_RCCEx_PeriphCLKConfig>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001bc6:	f7ff f9c1 	bl	8000f4c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bca:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001bce:	f7ff ff25 	bl	8001a1c <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd2:	2002      	movs	r0, #2
 8001bd4:	f7ff fef2 	bl	80019bc <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8001bd8:	23c0      	movs	r3, #192	; 0xc0
 8001bda:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be0:	2300      	movs	r3, #0
 8001be2:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be4:	2300      	movs	r3, #0
 8001be6:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001be8:	2307      	movs	r3, #7
 8001bea:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bec:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4856      	ldr	r0, [pc, #344]	; (8001d4c <HAL_UART_MspInit+0x1d0>)
 8001bf4:	f003 f8ce 	bl	8004d94 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8001bf8:	4b55      	ldr	r3, [pc, #340]	; (8001d50 <HAL_UART_MspInit+0x1d4>)
 8001bfa:	4a56      	ldr	r2, [pc, #344]	; (8001d54 <HAL_UART_MspInit+0x1d8>)
 8001bfc:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8001bfe:	4b54      	ldr	r3, [pc, #336]	; (8001d50 <HAL_UART_MspInit+0x1d4>)
 8001c00:	2211      	movs	r2, #17
 8001c02:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c04:	4b52      	ldr	r3, [pc, #328]	; (8001d50 <HAL_UART_MspInit+0x1d4>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c0a:	4b51      	ldr	r3, [pc, #324]	; (8001d50 <HAL_UART_MspInit+0x1d4>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c10:	4b4f      	ldr	r3, [pc, #316]	; (8001d50 <HAL_UART_MspInit+0x1d4>)
 8001c12:	2280      	movs	r2, #128	; 0x80
 8001c14:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c16:	4b4e      	ldr	r3, [pc, #312]	; (8001d50 <HAL_UART_MspInit+0x1d4>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c1c:	4b4c      	ldr	r3, [pc, #304]	; (8001d50 <HAL_UART_MspInit+0x1d4>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001c22:	4b4b      	ldr	r3, [pc, #300]	; (8001d50 <HAL_UART_MspInit+0x1d4>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c28:	4b49      	ldr	r3, [pc, #292]	; (8001d50 <HAL_UART_MspInit+0x1d4>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001c2e:	4848      	ldr	r0, [pc, #288]	; (8001d50 <HAL_UART_MspInit+0x1d4>)
 8001c30:	f002 fd2e 	bl	8004690 <HAL_DMA_Init>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8001c3a:	f7ff f987 	bl	8000f4c <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart1_rx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001c3e:	2110      	movs	r1, #16
 8001c40:	4843      	ldr	r0, [pc, #268]	; (8001d50 <HAL_UART_MspInit+0x1d4>)
 8001c42:	f002 ffcf 	bl	8004be4 <HAL_DMA_ConfigChannelAttributes>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 8001c4c:	f7ff f97e 	bl	8000f4c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4a3f      	ldr	r2, [pc, #252]	; (8001d50 <HAL_UART_MspInit+0x1d4>)
 8001c54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8001c58:	4a3d      	ldr	r2, [pc, #244]	; (8001d50 <HAL_UART_MspInit+0x1d4>)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001c5e:	2200      	movs	r2, #0
 8001c60:	2100      	movs	r1, #0
 8001c62:	2024      	movs	r0, #36	; 0x24
 8001c64:	f001 fb03 	bl	800326e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c68:	2024      	movs	r0, #36	; 0x24
 8001c6a:	f001 fb1a 	bl	80032a2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c6e:	e066      	b.n	8001d3e <HAL_UART_MspInit+0x1c2>
  else if(uartHandle->Instance==USART2)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a38      	ldr	r2, [pc, #224]	; (8001d58 <HAL_UART_MspInit+0x1dc>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d161      	bne.n	8001d3e <HAL_UART_MspInit+0x1c2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c7e:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8001c82:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c84:	f107 030c 	add.w	r3, r7, #12
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f004 fc6f 	bl	800656c <HAL_RCCEx_PeriphCLKConfig>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <HAL_UART_MspInit+0x11c>
      Error_Handler();
 8001c94:	f7ff f95a 	bl	8000f4c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c98:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001c9c:	f7ff fea6 	bl	80019ec <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca0:	2001      	movs	r0, #1
 8001ca2:	f7ff fe8b 	bl	80019bc <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8001ca6:	230c      	movs	r3, #12
 8001ca8:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001caa:	2302      	movs	r3, #2
 8001cac:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cb6:	2307      	movs	r3, #7
 8001cb8:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cba:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cc4:	f003 f866 	bl	8004d94 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8001cc8:	4b24      	ldr	r3, [pc, #144]	; (8001d5c <HAL_UART_MspInit+0x1e0>)
 8001cca:	4a25      	ldr	r2, [pc, #148]	; (8001d60 <HAL_UART_MspInit+0x1e4>)
 8001ccc:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8001cce:	4b23      	ldr	r3, [pc, #140]	; (8001d5c <HAL_UART_MspInit+0x1e0>)
 8001cd0:	2213      	movs	r2, #19
 8001cd2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cd4:	4b21      	ldr	r3, [pc, #132]	; (8001d5c <HAL_UART_MspInit+0x1e0>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cda:	4b20      	ldr	r3, [pc, #128]	; (8001d5c <HAL_UART_MspInit+0x1e0>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ce0:	4b1e      	ldr	r3, [pc, #120]	; (8001d5c <HAL_UART_MspInit+0x1e0>)
 8001ce2:	2280      	movs	r2, #128	; 0x80
 8001ce4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ce6:	4b1d      	ldr	r3, [pc, #116]	; (8001d5c <HAL_UART_MspInit+0x1e0>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001cec:	4b1b      	ldr	r3, [pc, #108]	; (8001d5c <HAL_UART_MspInit+0x1e0>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001cf2:	4b1a      	ldr	r3, [pc, #104]	; (8001d5c <HAL_UART_MspInit+0x1e0>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001cf8:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <HAL_UART_MspInit+0x1e0>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001cfe:	4817      	ldr	r0, [pc, #92]	; (8001d5c <HAL_UART_MspInit+0x1e0>)
 8001d00:	f002 fcc6 	bl	8004690 <HAL_DMA_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <HAL_UART_MspInit+0x192>
      Error_Handler();
 8001d0a:	f7ff f91f 	bl	8000f4c <Error_Handler>
    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_rx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8001d0e:	2110      	movs	r1, #16
 8001d10:	4812      	ldr	r0, [pc, #72]	; (8001d5c <HAL_UART_MspInit+0x1e0>)
 8001d12:	f002 ff67 	bl	8004be4 <HAL_DMA_ConfigChannelAttributes>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <HAL_UART_MspInit+0x1a4>
      Error_Handler();
 8001d1c:	f7ff f916 	bl	8000f4c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a0e      	ldr	r2, [pc, #56]	; (8001d5c <HAL_UART_MspInit+0x1e0>)
 8001d24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8001d28:	4a0c      	ldr	r2, [pc, #48]	; (8001d5c <HAL_UART_MspInit+0x1e0>)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001d2e:	2200      	movs	r2, #0
 8001d30:	2100      	movs	r1, #0
 8001d32:	2025      	movs	r0, #37	; 0x25
 8001d34:	f001 fa9b 	bl	800326e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d38:	2025      	movs	r0, #37	; 0x25
 8001d3a:	f001 fab2 	bl	80032a2 <HAL_NVIC_EnableIRQ>
}
 8001d3e:	bf00      	nop
 8001d40:	3758      	adds	r7, #88	; 0x58
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	40013800 	.word	0x40013800
 8001d4c:	48000400 	.word	0x48000400
 8001d50:	20000880 	.word	0x20000880
 8001d54:	40020008 	.word	0x40020008
 8001d58:	40004400 	.word	0x40004400
 8001d5c:	200008e0 	.word	0x200008e0
 8001d60:	4002001c 	.word	0x4002001c

08001d64 <HAL_UARTEx_RxEventCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	807b      	strh	r3, [r7, #2]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rxBuffer, RX_SIZE);
 8001d70:	22ff      	movs	r2, #255	; 0xff
 8001d72:	4906      	ldr	r1, [pc, #24]	; (8001d8c <HAL_UARTEx_RxEventCallback+0x28>)
 8001d74:	4806      	ldr	r0, [pc, #24]	; (8001d90 <HAL_UARTEx_RxEventCallback+0x2c>)
 8001d76:	f006 ffff 	bl	8008d78 <HAL_UARTEx_ReceiveToIdle_DMA>
    size = Size;
 8001d7a:	887b      	ldrh	r3, [r7, #2]
 8001d7c:	b2da      	uxtb	r2, r3
 8001d7e:	4b05      	ldr	r3, [pc, #20]	; (8001d94 <HAL_UARTEx_RxEventCallback+0x30>)
 8001d80:	701a      	strb	r2, [r3, #0]
}
 8001d82:	bf00      	nop
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000004 	.word	0x20000004
 8001d90:	20000758 	.word	0x20000758
 8001d94:	200004c7 	.word	0x200004c7

08001d98 <UartDmaStart>:
void UartDmaStart(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rxBuffer, RX_SIZE);
 8001d9c:	22ff      	movs	r2, #255	; 0xff
 8001d9e:	4907      	ldr	r1, [pc, #28]	; (8001dbc <UartDmaStart+0x24>)
 8001da0:	4807      	ldr	r0, [pc, #28]	; (8001dc0 <UartDmaStart+0x28>)
 8001da2:	f006 ffe9 	bl	8008d78 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001da6:	4b07      	ldr	r3, [pc, #28]	; (8001dc4 <UartDmaStart+0x2c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	4b05      	ldr	r3, [pc, #20]	; (8001dc4 <UartDmaStart+0x2c>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f022 0204 	bic.w	r2, r2, #4
 8001db4:	601a      	str	r2, [r3, #0]
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000004 	.word	0x20000004
 8001dc0:	20000758 	.word	0x20000758
 8001dc4:	20000880 	.word	0x20000880

08001dc8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001dc8:	480d      	ldr	r0, [pc, #52]	; (8001e00 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001dca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001dcc:	f7ff fdf0 	bl	80019b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001dd0:	480c      	ldr	r0, [pc, #48]	; (8001e04 <LoopForever+0x6>)
  ldr r1, =_edata
 8001dd2:	490d      	ldr	r1, [pc, #52]	; (8001e08 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001dd4:	4a0d      	ldr	r2, [pc, #52]	; (8001e0c <LoopForever+0xe>)
  movs r3, #0
 8001dd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dd8:	e002      	b.n	8001de0 <LoopCopyDataInit>

08001dda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ddc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dde:	3304      	adds	r3, #4

08001de0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001de0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001de2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001de4:	d3f9      	bcc.n	8001dda <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001de6:	4a0a      	ldr	r2, [pc, #40]	; (8001e10 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001de8:	4c0a      	ldr	r4, [pc, #40]	; (8001e14 <LoopForever+0x16>)
  movs r3, #0
 8001dea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dec:	e001      	b.n	8001df2 <LoopFillZerobss>

08001dee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001df0:	3204      	adds	r2, #4

08001df2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001df2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001df4:	d3fb      	bcc.n	8001dee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001df6:	f007 f881 	bl	8008efc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001dfa:	f7fe fed4 	bl	8000ba6 <main>

08001dfe <LoopForever>:

LoopForever:
    b LoopForever
 8001dfe:	e7fe      	b.n	8001dfe <LoopForever>
  ldr   r0, =_estack
 8001e00:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001e04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e08:	20000178 	.word	0x20000178
  ldr r2, =_sidata
 8001e0c:	0800a6b8 	.word	0x0800a6b8
  ldr r2, =_sbss
 8001e10:	20000178 	.word	0x20000178
  ldr r4, =_ebss
 8001e14:	20000964 	.word	0x20000964

08001e18 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e18:	e7fe      	b.n	8001e18 <ADC_IRQHandler>

08001e1a <LL_AHB2_GRP1_EnableClock>:
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	b085      	sub	sp, #20
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001e22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001e32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
}
 8001e40:	bf00      	nop
 8001e42:	3714      	adds	r7, #20
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bc80      	pop	{r7}
 8001e48:	4770      	bx	lr
	...

08001e4c <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8001e52:	1d3b      	adds	r3, r7, #4
 8001e54:	2200      	movs	r2, #0
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	605a      	str	r2, [r3, #4]
 8001e5a:	609a      	str	r2, [r3, #8]
 8001e5c:	60da      	str	r2, [r3, #12]
 8001e5e:	611a      	str	r2, [r3, #16]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 8001e60:	2004      	movs	r0, #4
 8001e62:	f7ff ffda 	bl	8001e1a <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8001e66:	2310      	movs	r3, #16
 8001e68:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e72:	2303      	movs	r3, #3
 8001e74:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4812      	ldr	r0, [pc, #72]	; (8001ec4 <BSP_RADIO_Init+0x78>)
 8001e7c:	f002 ff8a 	bl	8004d94 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8001e80:	2320      	movs	r3, #32
 8001e82:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8001e84:	1d3b      	adds	r3, r7, #4
 8001e86:	4619      	mov	r1, r3
 8001e88:	480e      	ldr	r0, [pc, #56]	; (8001ec4 <BSP_RADIO_Init+0x78>)
 8001e8a:	f002 ff83 	bl	8004d94 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8001e8e:	2308      	movs	r3, #8
 8001e90:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8001e92:	1d3b      	adds	r3, r7, #4
 8001e94:	4619      	mov	r1, r3
 8001e96:	480b      	ldr	r0, [pc, #44]	; (8001ec4 <BSP_RADIO_Init+0x78>)
 8001e98:	f002 ff7c 	bl	8004d94 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	2120      	movs	r1, #32
 8001ea0:	4808      	ldr	r0, [pc, #32]	; (8001ec4 <BSP_RADIO_Init+0x78>)
 8001ea2:	f003 f8d7 	bl	8005054 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	2110      	movs	r1, #16
 8001eaa:	4806      	ldr	r0, [pc, #24]	; (8001ec4 <BSP_RADIO_Init+0x78>)
 8001eac:	f003 f8d2 	bl	8005054 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	2108      	movs	r1, #8
 8001eb4:	4803      	ldr	r0, [pc, #12]	; (8001ec4 <BSP_RADIO_Init+0x78>)
 8001eb6:	f003 f8cd 	bl	8005054 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3718      	adds	r7, #24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	48000800 	.word	0x48000800

08001ec8 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	4603      	mov	r3, r0
 8001ed0:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8001ed2:	79fb      	ldrb	r3, [r7, #7]
 8001ed4:	2b03      	cmp	r3, #3
 8001ed6:	d84b      	bhi.n	8001f70 <BSP_RADIO_ConfigRFSwitch+0xa8>
 8001ed8:	a201      	add	r2, pc, #4	; (adr r2, 8001ee0 <BSP_RADIO_ConfigRFSwitch+0x18>)
 8001eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ede:	bf00      	nop
 8001ee0:	08001ef1 	.word	0x08001ef1
 8001ee4:	08001f11 	.word	0x08001f11
 8001ee8:	08001f31 	.word	0x08001f31
 8001eec:	08001f51 	.word	0x08001f51
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	2108      	movs	r1, #8
 8001ef4:	4821      	ldr	r0, [pc, #132]	; (8001f7c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001ef6:	f003 f8ad 	bl	8005054 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8001efa:	2200      	movs	r2, #0
 8001efc:	2110      	movs	r1, #16
 8001efe:	481f      	ldr	r0, [pc, #124]	; (8001f7c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001f00:	f003 f8a8 	bl	8005054 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8001f04:	2200      	movs	r2, #0
 8001f06:	2120      	movs	r1, #32
 8001f08:	481c      	ldr	r0, [pc, #112]	; (8001f7c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001f0a:	f003 f8a3 	bl	8005054 <HAL_GPIO_WritePin>
      break;      
 8001f0e:	e030      	b.n	8001f72 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001f10:	2201      	movs	r2, #1
 8001f12:	2108      	movs	r1, #8
 8001f14:	4819      	ldr	r0, [pc, #100]	; (8001f7c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001f16:	f003 f89d 	bl	8005054 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	2110      	movs	r1, #16
 8001f1e:	4817      	ldr	r0, [pc, #92]	; (8001f7c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001f20:	f003 f898 	bl	8005054 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8001f24:	2200      	movs	r2, #0
 8001f26:	2120      	movs	r1, #32
 8001f28:	4814      	ldr	r0, [pc, #80]	; (8001f7c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001f2a:	f003 f893 	bl	8005054 <HAL_GPIO_WritePin>
      break;
 8001f2e:	e020      	b.n	8001f72 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001f30:	2201      	movs	r2, #1
 8001f32:	2108      	movs	r1, #8
 8001f34:	4811      	ldr	r0, [pc, #68]	; (8001f7c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001f36:	f003 f88d 	bl	8005054 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	2110      	movs	r1, #16
 8001f3e:	480f      	ldr	r0, [pc, #60]	; (8001f7c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001f40:	f003 f888 	bl	8005054 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8001f44:	2201      	movs	r2, #1
 8001f46:	2120      	movs	r1, #32
 8001f48:	480c      	ldr	r0, [pc, #48]	; (8001f7c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001f4a:	f003 f883 	bl	8005054 <HAL_GPIO_WritePin>
      break;
 8001f4e:	e010      	b.n	8001f72 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001f50:	2201      	movs	r2, #1
 8001f52:	2108      	movs	r1, #8
 8001f54:	4809      	ldr	r0, [pc, #36]	; (8001f7c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001f56:	f003 f87d 	bl	8005054 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	2110      	movs	r1, #16
 8001f5e:	4807      	ldr	r0, [pc, #28]	; (8001f7c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001f60:	f003 f878 	bl	8005054 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8001f64:	2201      	movs	r2, #1
 8001f66:	2120      	movs	r1, #32
 8001f68:	4804      	ldr	r0, [pc, #16]	; (8001f7c <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001f6a:	f003 f873 	bl	8005054 <HAL_GPIO_WritePin>
      break;
 8001f6e:	e000      	b.n	8001f72 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    default:
      break;    
 8001f70:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8001f72:	2300      	movs	r3, #0
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3708      	adds	r7, #8
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	48000800 	.word	0x48000800

08001f80 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_LP_HP;
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bc80      	pop	{r7}
 8001f8c:	4770      	bx	lr

08001f8e <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8001f92:	2301      	movs	r3, #1
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr

08001f9c <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8001fa0:	2301      	movs	r3, #1
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bc80      	pop	{r7}
 8001fa8:	4770      	bx	lr

08001faa <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 8001faa:	b480      	push	{r7}
 8001fac:	b085      	sub	sp, #20
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8001fb4:	79fb      	ldrb	r3, [r7, #7]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d102      	bne.n	8001fc0 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8001fba:	230f      	movs	r3, #15
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	e001      	b.n	8001fc4 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8001fc0:	2316      	movs	r3, #22
 8001fc2:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3714      	adds	r7, #20
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr

08001fd0 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 8001fd4:	f7ff ff3a 	bl	8001e4c <BSP_RADIO_Init>
 8001fd8:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	b082      	sub	sp, #8
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 8001fe8:	79fb      	ldrb	r3, [r7, #7]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff ff6c 	bl	8001ec8 <BSP_RADIO_ConfigRFSwitch>
 8001ff0:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 8001ffe:	f7ff ffbf 	bl	8001f80 <BSP_RADIO_GetTxConfig>
 8002002:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8002004:	4618      	mov	r0, r3
 8002006:	bd80      	pop	{r7, pc}

08002008 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800200c:	f7ff ffbf 	bl	8001f8e <BSP_RADIO_IsTCXO>
 8002010:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8002012:	4618      	mov	r0, r3
 8002014:	bd80      	pop	{r7, pc}

08002016 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8002016:	b580      	push	{r7, lr}
 8002018:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800201a:	f7ff ffbf 	bl	8001f9c <BSP_RADIO_IsDCDC>
 800201e:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8002020:	4618      	mov	r0, r3
 8002022:	bd80      	pop	{r7, pc}

08002024 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800202e:	79fb      	ldrb	r3, [r7, #7]
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff ffba 	bl	8001faa <BSP_RADIO_GetRFOMaxPowerConfig>
 8002036:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 8002038:	4618      	mov	r0, r3
 800203a:	3708      	adds	r7, #8
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}

08002040 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d002      	beq.n	8002054 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 800204e:	4a1d      	ldr	r2, [pc, #116]	; (80020c4 <SUBGRF_Init+0x84>)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 8002054:	f7ff f896 	bl	8001184 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8002058:	2002      	movs	r0, #2
 800205a:	f000 ffd1 	bl	8003000 <Radio_SMPS_Set>

    ImageCalibrated = false;
 800205e:	4b1a      	ldr	r3, [pc, #104]	; (80020c8 <SUBGRF_Init+0x88>)
 8002060:	2200      	movs	r2, #0
 8002062:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8002064:	2000      	movs	r0, #0
 8002066:	f000 f909 	bl	800227c <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 800206a:	f7ff ffcd 	bl	8002008 <RBI_IsTCXO>
 800206e:	4603      	mov	r3, r0
 8002070:	2b01      	cmp	r3, #1
 8002072:	d10e      	bne.n	8002092 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8002074:	2140      	movs	r1, #64	; 0x40
 8002076:	2001      	movs	r0, #1
 8002078:	f000 fa6e 	bl	8002558 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 800207c:	2100      	movs	r1, #0
 800207e:	f640 1011 	movw	r0, #2321	; 0x911
 8002082:	f000 fdcd 	bl	8002c20 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 8002086:	237f      	movs	r3, #127	; 0x7f
 8002088:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 800208a:	7b38      	ldrb	r0, [r7, #12]
 800208c:	f000 f978 	bl	8002380 <SUBGRF_Calibrate>
 8002090:	e009      	b.n	80020a6 <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8002092:	2120      	movs	r1, #32
 8002094:	f640 1011 	movw	r0, #2321	; 0x911
 8002098:	f000 fdc2 	bl	8002c20 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800209c:	2120      	movs	r1, #32
 800209e:	f640 1012 	movw	r0, #2322	; 0x912
 80020a2:	f000 fdbd 	bl	8002c20 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80020a6:	210e      	movs	r1, #14
 80020a8:	f640 101f 	movw	r0, #2335	; 0x91f
 80020ac:	f000 fdb8 	bl	8002c20 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 80020b0:	f7ff ff8e 	bl	8001fd0 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 80020b4:	4b05      	ldr	r3, [pc, #20]	; (80020cc <SUBGRF_Init+0x8c>)
 80020b6:	2201      	movs	r2, #1
 80020b8:	701a      	strb	r2, [r3, #0]
}
 80020ba:	bf00      	nop
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	2000094c 	.word	0x2000094c
 80020c8:	20000948 	.word	0x20000948
 80020cc:	20000940 	.word	0x20000940

080020d0 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
    return OperatingMode;
 80020d4:	4b02      	ldr	r3, [pc, #8]	; (80020e0 <SUBGRF_GetOperatingMode+0x10>)
 80020d6:	781b      	ldrb	r3, [r3, #0]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	bc80      	pop	{r7}
 80020de:	4770      	bx	lr
 80020e0:	20000940 	.word	0x20000940

080020e4 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	460b      	mov	r3, r1
 80020ee:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 80020f0:	78fb      	ldrb	r3, [r7, #3]
 80020f2:	461a      	mov	r2, r3
 80020f4:	6879      	ldr	r1, [r7, #4]
 80020f6:	2000      	movs	r0, #0
 80020f8:	f000 fdfe 	bl	8002cf8 <SUBGRF_WriteBuffer>
}
 80020fc:	bf00      	nop
 80020fe:	3708      	adds	r7, #8
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b086      	sub	sp, #24
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	4613      	mov	r3, r2
 8002110:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 8002112:	2300      	movs	r3, #0
 8002114:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 8002116:	f107 0317 	add.w	r3, r7, #23
 800211a:	4619      	mov	r1, r3
 800211c:	68b8      	ldr	r0, [r7, #8]
 800211e:	f000 fd01 	bl	8002b24 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	79fa      	ldrb	r2, [r7, #7]
 8002128:	429a      	cmp	r2, r3
 800212a:	d201      	bcs.n	8002130 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 800212c:	2301      	movs	r3, #1
 800212e:	e007      	b.n	8002140 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8002130:	7df8      	ldrb	r0, [r7, #23]
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	461a      	mov	r2, r3
 8002138:	68f9      	ldr	r1, [r7, #12]
 800213a:	f000 fdff 	bl	8002d3c <SUBGRF_ReadBuffer>

    return 0;
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	3718      	adds	r7, #24
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}

08002148 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b084      	sub	sp, #16
 800214c:	af00      	add	r7, sp, #0
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	460b      	mov	r3, r1
 8002152:	607a      	str	r2, [r7, #4]
 8002154:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 8002156:	7afb      	ldrb	r3, [r7, #11]
 8002158:	4619      	mov	r1, r3
 800215a:	68f8      	ldr	r0, [r7, #12]
 800215c:	f7ff ffc2 	bl	80020e4 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f000 f8a7 	bl	80022b4 <SUBGRF_SetTx>
}
 8002166:	bf00      	nop
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <SUBGRF_SetCrcSeed>:
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
    return 0;
}

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b084      	sub	sp, #16
 8002172:	af00      	add	r7, sp, #0
 8002174:	4603      	mov	r3, r0
 8002176:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8002178:	88fb      	ldrh	r3, [r7, #6]
 800217a:	0a1b      	lsrs	r3, r3, #8
 800217c:	b29b      	uxth	r3, r3
 800217e:	b2db      	uxtb	r3, r3
 8002180:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8002182:	88fb      	ldrh	r3, [r7, #6]
 8002184:	b2db      	uxtb	r3, r3
 8002186:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8002188:	f000 fa6a 	bl	8002660 <SUBGRF_GetPacketType>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d108      	bne.n	80021a4 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8002192:	f107 030c 	add.w	r3, r7, #12
 8002196:	2202      	movs	r2, #2
 8002198:	4619      	mov	r1, r3
 800219a:	f240 60bc 	movw	r0, #1724	; 0x6bc
 800219e:	f000 fd67 	bl	8002c70 <SUBGRF_WriteRegisters>
            break;
 80021a2:	e000      	b.n	80021a6 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 80021a4:	bf00      	nop
    }
}
 80021a6:	bf00      	nop
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b084      	sub	sp, #16
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	4603      	mov	r3, r0
 80021b6:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 80021b8:	88fb      	ldrh	r3, [r7, #6]
 80021ba:	0a1b      	lsrs	r3, r3, #8
 80021bc:	b29b      	uxth	r3, r3
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 80021c2:	88fb      	ldrh	r3, [r7, #6]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 80021c8:	f000 fa4a 	bl	8002660 <SUBGRF_GetPacketType>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d108      	bne.n	80021e4 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 80021d2:	f107 030c 	add.w	r3, r7, #12
 80021d6:	2202      	movs	r2, #2
 80021d8:	4619      	mov	r1, r3
 80021da:	f240 60be 	movw	r0, #1726	; 0x6be
 80021de:	f000 fd47 	bl	8002c70 <SUBGRF_WriteRegisters>
            break;
 80021e2:	e000      	b.n	80021e6 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 80021e4:	bf00      	nop
    }
}
 80021e6:	bf00      	nop
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <SUBGRF_GetRandom>:
            break;
    }
}

uint32_t SUBGRF_GetRandom( void )
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b082      	sub	sp, #8
 80021f2:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 80021f4:	2300      	movs	r3, #0
 80021f6:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 80021f8:	2300      	movs	r3, #0
 80021fa:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 80021fc:	2300      	movs	r3, #0
 80021fe:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8002200:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8002204:	f000 fd20 	bl	8002c48 <SUBGRF_ReadRegister>
 8002208:	4603      	mov	r3, r0
 800220a:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800220c:	79fb      	ldrb	r3, [r7, #7]
 800220e:	f023 0301 	bic.w	r3, r3, #1
 8002212:	b2db      	uxtb	r3, r3
 8002214:	4619      	mov	r1, r3
 8002216:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800221a:	f000 fd01 	bl	8002c20 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800221e:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8002222:	f000 fd11 	bl	8002c48 <SUBGRF_ReadRegister>
 8002226:	4603      	mov	r3, r0
 8002228:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800222a:	79bb      	ldrb	r3, [r7, #6]
 800222c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002230:	b2db      	uxtb	r3, r3
 8002232:	4619      	mov	r1, r3
 8002234:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8002238:	f000 fcf2 	bl	8002c20 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 800223c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8002240:	f000 f858 	bl	80022f4 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8002244:	463b      	mov	r3, r7
 8002246:	2204      	movs	r2, #4
 8002248:	4619      	mov	r1, r3
 800224a:	f640 0019 	movw	r0, #2073	; 0x819
 800224e:	f000 fd31 	bl	8002cb4 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 8002252:	2000      	movs	r0, #0
 8002254:	f000 f812 	bl	800227c <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8002258:	79fb      	ldrb	r3, [r7, #7]
 800225a:	4619      	mov	r1, r3
 800225c:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8002260:	f000 fcde 	bl	8002c20 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8002264:	79bb      	ldrb	r3, [r7, #6]
 8002266:	4619      	mov	r1, r3
 8002268:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800226c:	f000 fcd8 	bl	8002c20 <SUBGRF_WriteRegister>

    return number;
 8002270:	683b      	ldr	r3, [r7, #0]
}
 8002272:	4618      	mov	r0, r3
 8002274:	3708      	adds	r7, #8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
	...

0800227c <SUBGRF_SetStandby>:
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
    OperatingMode = MODE_SLEEP;
}

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8002286:	1dfb      	adds	r3, r7, #7
 8002288:	2201      	movs	r2, #1
 800228a:	4619      	mov	r1, r3
 800228c:	2080      	movs	r0, #128	; 0x80
 800228e:	f000 fd77 	bl	8002d80 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 8002292:	79fb      	ldrb	r3, [r7, #7]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d103      	bne.n	80022a0 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8002298:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <SUBGRF_SetStandby+0x34>)
 800229a:	2201      	movs	r2, #1
 800229c:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 800229e:	e002      	b.n	80022a6 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 80022a0:	4b03      	ldr	r3, [pc, #12]	; (80022b0 <SUBGRF_SetStandby+0x34>)
 80022a2:	2202      	movs	r2, #2
 80022a4:	701a      	strb	r2, [r3, #0]
}
 80022a6:	bf00      	nop
 80022a8:	3708      	adds	r7, #8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20000940 	.word	0x20000940

080022b4 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 80022bc:	4b0c      	ldr	r3, [pc, #48]	; (80022f0 <SUBGRF_SetTx+0x3c>)
 80022be:	2204      	movs	r2, #4
 80022c0:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	0c1b      	lsrs	r3, r3, #16
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	0a1b      	lsrs	r3, r3, #8
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 80022d8:	f107 030c 	add.w	r3, r7, #12
 80022dc:	2203      	movs	r2, #3
 80022de:	4619      	mov	r1, r3
 80022e0:	2083      	movs	r0, #131	; 0x83
 80022e2:	f000 fd4d 	bl	8002d80 <SUBGRF_WriteCommand>
}
 80022e6:	bf00      	nop
 80022e8:	3710      	adds	r7, #16
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	20000940 	.word	0x20000940

080022f4 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 80022fc:	4b0c      	ldr	r3, [pc, #48]	; (8002330 <SUBGRF_SetRx+0x3c>)
 80022fe:	2205      	movs	r2, #5
 8002300:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	0c1b      	lsrs	r3, r3, #16
 8002306:	b2db      	uxtb	r3, r3
 8002308:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	0a1b      	lsrs	r3, r3, #8
 800230e:	b2db      	uxtb	r3, r3
 8002310:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	b2db      	uxtb	r3, r3
 8002316:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8002318:	f107 030c 	add.w	r3, r7, #12
 800231c:	2203      	movs	r2, #3
 800231e:	4619      	mov	r1, r3
 8002320:	2082      	movs	r0, #130	; 0x82
 8002322:	f000 fd2d 	bl	8002d80 <SUBGRF_WriteCommand>
}
 8002326:	bf00      	nop
 8002328:	3710      	adds	r7, #16
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	20000940 	.word	0x20000940

08002334 <SUBGRF_SetStopRxTimerOnPreambleDetect>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
}

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	4603      	mov	r3, r0
 800233c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 800233e:	1dfb      	adds	r3, r7, #7
 8002340:	2201      	movs	r2, #1
 8002342:	4619      	mov	r1, r3
 8002344:	209f      	movs	r0, #159	; 0x9f
 8002346:	f000 fd1b 	bl	8002d80 <SUBGRF_WriteCommand>
}
 800234a:	bf00      	nop
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}

08002352 <SUBGRF_SetRegulatorMode>:
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
    }
}

void SUBGRF_SetRegulatorMode( void )
{
 8002352:	b580      	push	{r7, lr}
 8002354:	b082      	sub	sp, #8
 8002356:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 8002358:	f7ff fe5d 	bl	8002016 <RBI_IsDCDC>
 800235c:	4603      	mov	r3, r0
 800235e:	2b01      	cmp	r3, #1
 8002360:	d102      	bne.n	8002368 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 8002362:	2301      	movs	r3, #1
 8002364:	71fb      	strb	r3, [r7, #7]
 8002366:	e001      	b.n	800236c <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 8002368:	2300      	movs	r3, #0
 800236a:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 800236c:	1dfb      	adds	r3, r7, #7
 800236e:	2201      	movs	r2, #1
 8002370:	4619      	mov	r1, r3
 8002372:	2096      	movs	r0, #150	; 0x96
 8002374:	f000 fd04 	bl	8002d80 <SUBGRF_WriteCommand>
}
 8002378:	bf00      	nop
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8002388:	793b      	ldrb	r3, [r7, #4]
 800238a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800238e:	b2db      	uxtb	r3, r3
 8002390:	019b      	lsls	r3, r3, #6
 8002392:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8002394:	793b      	ldrb	r3, [r7, #4]
 8002396:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800239a:	b2db      	uxtb	r3, r3
 800239c:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800239e:	b25b      	sxtb	r3, r3
 80023a0:	4313      	orrs	r3, r2
 80023a2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 80023a4:	793b      	ldrb	r3, [r7, #4]
 80023a6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80023ae:	b25b      	sxtb	r3, r3
 80023b0:	4313      	orrs	r3, r2
 80023b2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 80023b4:	793b      	ldrb	r3, [r7, #4]
 80023b6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 80023be:	b25b      	sxtb	r3, r3
 80023c0:	4313      	orrs	r3, r2
 80023c2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 80023c4:	793b      	ldrb	r3, [r7, #4]
 80023c6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 80023ce:	b25b      	sxtb	r3, r3
 80023d0:	4313      	orrs	r3, r2
 80023d2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 80023d4:	793b      	ldrb	r3, [r7, #4]
 80023d6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 80023de:	b25b      	sxtb	r3, r3
 80023e0:	4313      	orrs	r3, r2
 80023e2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 80023e4:	793b      	ldrb	r3, [r7, #4]
 80023e6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 80023ee:	4313      	orrs	r3, r2
 80023f0:	b25b      	sxtb	r3, r3
 80023f2:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80023f4:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 80023f6:	f107 030f 	add.w	r3, r7, #15
 80023fa:	2201      	movs	r2, #1
 80023fc:	4619      	mov	r1, r3
 80023fe:	2089      	movs	r0, #137	; 0x89
 8002400:	f000 fcbe 	bl	8002d80 <SUBGRF_WriteCommand>
}
 8002404:	bf00      	nop
 8002406:	3710      	adds	r7, #16
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	4a1d      	ldr	r2, [pc, #116]	; (800248c <SUBGRF_CalibrateImage+0x80>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d904      	bls.n	8002426 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 800241c:	23e1      	movs	r3, #225	; 0xe1
 800241e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8002420:	23e9      	movs	r3, #233	; 0xe9
 8002422:	737b      	strb	r3, [r7, #13]
 8002424:	e027      	b.n	8002476 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a19      	ldr	r2, [pc, #100]	; (8002490 <SUBGRF_CalibrateImage+0x84>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d904      	bls.n	8002438 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 800242e:	23d7      	movs	r3, #215	; 0xd7
 8002430:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8002432:	23db      	movs	r3, #219	; 0xdb
 8002434:	737b      	strb	r3, [r7, #13]
 8002436:	e01e      	b.n	8002476 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4a16      	ldr	r2, [pc, #88]	; (8002494 <SUBGRF_CalibrateImage+0x88>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d904      	bls.n	800244a <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8002440:	23c1      	movs	r3, #193	; 0xc1
 8002442:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8002444:	23c5      	movs	r3, #197	; 0xc5
 8002446:	737b      	strb	r3, [r7, #13]
 8002448:	e015      	b.n	8002476 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a12      	ldr	r2, [pc, #72]	; (8002498 <SUBGRF_CalibrateImage+0x8c>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d904      	bls.n	800245c <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8002452:	2375      	movs	r3, #117	; 0x75
 8002454:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 8002456:	2381      	movs	r3, #129	; 0x81
 8002458:	737b      	strb	r3, [r7, #13]
 800245a:	e00c      	b.n	8002476 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	4a0f      	ldr	r2, [pc, #60]	; (800249c <SUBGRF_CalibrateImage+0x90>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d904      	bls.n	800246e <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 8002464:	236b      	movs	r3, #107	; 0x6b
 8002466:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8002468:	236f      	movs	r3, #111	; 0x6f
 800246a:	737b      	strb	r3, [r7, #13]
 800246c:	e003      	b.n	8002476 <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 800246e:	2329      	movs	r3, #41	; 0x29
 8002470:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 8002472:	232b      	movs	r3, #43	; 0x2b
 8002474:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8002476:	f107 030c 	add.w	r3, r7, #12
 800247a:	2202      	movs	r2, #2
 800247c:	4619      	mov	r1, r3
 800247e:	2098      	movs	r0, #152	; 0x98
 8002480:	f000 fc7e 	bl	8002d80 <SUBGRF_WriteCommand>
}
 8002484:	bf00      	nop
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	35a4e900 	.word	0x35a4e900
 8002490:	32a9f880 	.word	0x32a9f880
 8002494:	2de54480 	.word	0x2de54480
 8002498:	1b6b0b00 	.word	0x1b6b0b00
 800249c:	1954fc40 	.word	0x1954fc40

080024a0 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 80024a0:	b590      	push	{r4, r7, lr}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	4604      	mov	r4, r0
 80024a8:	4608      	mov	r0, r1
 80024aa:	4611      	mov	r1, r2
 80024ac:	461a      	mov	r2, r3
 80024ae:	4623      	mov	r3, r4
 80024b0:	71fb      	strb	r3, [r7, #7]
 80024b2:	4603      	mov	r3, r0
 80024b4:	71bb      	strb	r3, [r7, #6]
 80024b6:	460b      	mov	r3, r1
 80024b8:	717b      	strb	r3, [r7, #5]
 80024ba:	4613      	mov	r3, r2
 80024bc:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 80024c2:	79bb      	ldrb	r3, [r7, #6]
 80024c4:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 80024c6:	797b      	ldrb	r3, [r7, #5]
 80024c8:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 80024ca:	793b      	ldrb	r3, [r7, #4]
 80024cc:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 80024ce:	f107 030c 	add.w	r3, r7, #12
 80024d2:	2204      	movs	r2, #4
 80024d4:	4619      	mov	r1, r3
 80024d6:	2095      	movs	r0, #149	; 0x95
 80024d8:	f000 fc52 	bl	8002d80 <SUBGRF_WriteCommand>
}
 80024dc:	bf00      	nop
 80024de:	3714      	adds	r7, #20
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd90      	pop	{r4, r7, pc}

080024e4 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 80024e4:	b590      	push	{r4, r7, lr}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	4604      	mov	r4, r0
 80024ec:	4608      	mov	r0, r1
 80024ee:	4611      	mov	r1, r2
 80024f0:	461a      	mov	r2, r3
 80024f2:	4623      	mov	r3, r4
 80024f4:	80fb      	strh	r3, [r7, #6]
 80024f6:	4603      	mov	r3, r0
 80024f8:	80bb      	strh	r3, [r7, #4]
 80024fa:	460b      	mov	r3, r1
 80024fc:	807b      	strh	r3, [r7, #2]
 80024fe:	4613      	mov	r3, r2
 8002500:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8002502:	88fb      	ldrh	r3, [r7, #6]
 8002504:	0a1b      	lsrs	r3, r3, #8
 8002506:	b29b      	uxth	r3, r3
 8002508:	b2db      	uxtb	r3, r3
 800250a:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 800250c:	88fb      	ldrh	r3, [r7, #6]
 800250e:	b2db      	uxtb	r3, r3
 8002510:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8002512:	88bb      	ldrh	r3, [r7, #4]
 8002514:	0a1b      	lsrs	r3, r3, #8
 8002516:	b29b      	uxth	r3, r3
 8002518:	b2db      	uxtb	r3, r3
 800251a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 800251c:	88bb      	ldrh	r3, [r7, #4]
 800251e:	b2db      	uxtb	r3, r3
 8002520:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8002522:	887b      	ldrh	r3, [r7, #2]
 8002524:	0a1b      	lsrs	r3, r3, #8
 8002526:	b29b      	uxth	r3, r3
 8002528:	b2db      	uxtb	r3, r3
 800252a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 800252c:	887b      	ldrh	r3, [r7, #2]
 800252e:	b2db      	uxtb	r3, r3
 8002530:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8002532:	883b      	ldrh	r3, [r7, #0]
 8002534:	0a1b      	lsrs	r3, r3, #8
 8002536:	b29b      	uxth	r3, r3
 8002538:	b2db      	uxtb	r3, r3
 800253a:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 800253c:	883b      	ldrh	r3, [r7, #0]
 800253e:	b2db      	uxtb	r3, r3
 8002540:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8002542:	f107 0308 	add.w	r3, r7, #8
 8002546:	2208      	movs	r2, #8
 8002548:	4619      	mov	r1, r3
 800254a:	2008      	movs	r0, #8
 800254c:	f000 fc18 	bl	8002d80 <SUBGRF_WriteCommand>
}
 8002550:	bf00      	nop
 8002552:	3714      	adds	r7, #20
 8002554:	46bd      	mov	sp, r7
 8002556:	bd90      	pop	{r4, r7, pc}

08002558 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b084      	sub	sp, #16
 800255c:	af00      	add	r7, sp, #0
 800255e:	4603      	mov	r3, r0
 8002560:	6039      	str	r1, [r7, #0]
 8002562:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8002564:	79fb      	ldrb	r3, [r7, #7]
 8002566:	f003 0307 	and.w	r3, r3, #7
 800256a:	b2db      	uxtb	r3, r3
 800256c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	0c1b      	lsrs	r3, r3, #16
 8002572:	b2db      	uxtb	r3, r3
 8002574:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	0a1b      	lsrs	r3, r3, #8
 800257a:	b2db      	uxtb	r3, r3
 800257c:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	b2db      	uxtb	r3, r3
 8002582:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8002584:	f107 030c 	add.w	r3, r7, #12
 8002588:	2204      	movs	r2, #4
 800258a:	4619      	mov	r1, r3
 800258c:	2097      	movs	r0, #151	; 0x97
 800258e:	f000 fbf7 	bl	8002d80 <SUBGRF_WriteCommand>
}
 8002592:	bf00      	nop
 8002594:	3710      	adds	r7, #16
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
	...

0800259c <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 800259c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80025a0:	b084      	sub	sp, #16
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 80025a6:	2300      	movs	r3, #0
 80025a8:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 80025aa:	4b1d      	ldr	r3, [pc, #116]	; (8002620 <SUBGRF_SetRfFrequency+0x84>)
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	f083 0301 	eor.w	r3, r3, #1
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d005      	beq.n	80025c4 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f7ff ff27 	bl	800240c <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 80025be:	4b18      	ldr	r3, [pc, #96]	; (8002620 <SUBGRF_SetRfFrequency+0x84>)
 80025c0:	2201      	movs	r2, #1
 80025c2:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	461c      	mov	r4, r3
 80025ca:	4615      	mov	r5, r2
 80025cc:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 80025d0:	ea4f 6844 	mov.w	r8, r4, lsl #25
 80025d4:	4a13      	ldr	r2, [pc, #76]	; (8002624 <SUBGRF_SetRfFrequency+0x88>)
 80025d6:	f04f 0300 	mov.w	r3, #0
 80025da:	4640      	mov	r0, r8
 80025dc:	4649      	mov	r1, r9
 80025de:	f7fd fe27 	bl	8000230 <__aeabi_uldivmod>
 80025e2:	4602      	mov	r2, r0
 80025e4:	460b      	mov	r3, r1
 80025e6:	4613      	mov	r3, r2
 80025e8:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	0e1b      	lsrs	r3, r3, #24
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	0c1b      	lsrs	r3, r3, #16
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	0a1b      	lsrs	r3, r3, #8
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	b2db      	uxtb	r3, r3
 8002606:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8002608:	f107 0308 	add.w	r3, r7, #8
 800260c:	2204      	movs	r2, #4
 800260e:	4619      	mov	r1, r3
 8002610:	2086      	movs	r0, #134	; 0x86
 8002612:	f000 fbb5 	bl	8002d80 <SUBGRF_WriteCommand>
}
 8002616:	bf00      	nop
 8002618:	3710      	adds	r7, #16
 800261a:	46bd      	mov	sp, r7
 800261c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002620:	20000948 	.word	0x20000948
 8002624:	01e84800 	.word	0x01e84800

08002628 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8002632:	79fa      	ldrb	r2, [r7, #7]
 8002634:	4b09      	ldr	r3, [pc, #36]	; (800265c <SUBGRF_SetPacketType+0x34>)
 8002636:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d104      	bne.n	8002648 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 800263e:	2100      	movs	r1, #0
 8002640:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8002644:	f000 faec 	bl	8002c20 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8002648:	1dfb      	adds	r3, r7, #7
 800264a:	2201      	movs	r2, #1
 800264c:	4619      	mov	r1, r3
 800264e:	208a      	movs	r0, #138	; 0x8a
 8002650:	f000 fb96 	bl	8002d80 <SUBGRF_WriteCommand>
}
 8002654:	bf00      	nop
 8002656:	3708      	adds	r7, #8
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	20000941 	.word	0x20000941

08002660 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
    return PacketType;
 8002664:	4b02      	ldr	r3, [pc, #8]	; (8002670 <SUBGRF_GetPacketType+0x10>)
 8002666:	781b      	ldrb	r3, [r3, #0]
}
 8002668:	4618      	mov	r0, r3
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr
 8002670:	20000941 	.word	0x20000941

08002674 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b084      	sub	sp, #16
 8002678:	af00      	add	r7, sp, #0
 800267a:	4603      	mov	r3, r0
 800267c:	71fb      	strb	r3, [r7, #7]
 800267e:	460b      	mov	r3, r1
 8002680:	71bb      	strb	r3, [r7, #6]
 8002682:	4613      	mov	r3, r2
 8002684:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 8002686:	79fb      	ldrb	r3, [r7, #7]
 8002688:	2b01      	cmp	r3, #1
 800268a:	d149      	bne.n	8002720 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 800268c:	2000      	movs	r0, #0
 800268e:	f7ff fcc9 	bl	8002024 <RBI_GetRFOMaxPowerConfig>
 8002692:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 8002694:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002698:	68fa      	ldr	r2, [r7, #12]
 800269a:	429a      	cmp	r2, r3
 800269c:	da01      	bge.n	80026a2 <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2b0e      	cmp	r3, #14
 80026a6:	d10e      	bne.n	80026c6 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 80026a8:	2301      	movs	r3, #1
 80026aa:	2201      	movs	r2, #1
 80026ac:	2100      	movs	r1, #0
 80026ae:	2004      	movs	r0, #4
 80026b0:	f7ff fef6 	bl	80024a0 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 80026b4:	79ba      	ldrb	r2, [r7, #6]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	330e      	adds	r3, #14
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	71bb      	strb	r3, [r7, #6]
 80026c4:	e01f      	b.n	8002706 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2b0a      	cmp	r3, #10
 80026ca:	d10e      	bne.n	80026ea <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 80026cc:	2301      	movs	r3, #1
 80026ce:	2201      	movs	r2, #1
 80026d0:	2100      	movs	r1, #0
 80026d2:	2001      	movs	r0, #1
 80026d4:	f7ff fee4 	bl	80024a0 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 80026d8:	79ba      	ldrb	r2, [r7, #6]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	330d      	adds	r3, #13
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	71bb      	strb	r3, [r7, #6]
 80026e8:	e00d      	b.n	8002706 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 80026ea:	2301      	movs	r3, #1
 80026ec:	2201      	movs	r2, #1
 80026ee:	2100      	movs	r1, #0
 80026f0:	2007      	movs	r0, #7
 80026f2:	f7ff fed5 	bl	80024a0 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 80026f6:	79ba      	ldrb	r2, [r7, #6]
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	330e      	adds	r3, #14
 8002702:	b2db      	uxtb	r3, r3
 8002704:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 8002706:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800270a:	f113 0f11 	cmn.w	r3, #17
 800270e:	da01      	bge.n	8002714 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 8002710:	23ef      	movs	r3, #239	; 0xef
 8002712:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 8002714:	2118      	movs	r1, #24
 8002716:	f640 00e7 	movw	r0, #2279	; 0x8e7
 800271a:	f000 fa81 	bl	8002c20 <SUBGRF_WriteRegister>
 800271e:	e067      	b.n	80027f0 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 8002720:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8002724:	f000 fa90 	bl	8002c48 <SUBGRF_ReadRegister>
 8002728:	4603      	mov	r3, r0
 800272a:	f043 031e 	orr.w	r3, r3, #30
 800272e:	b2db      	uxtb	r3, r3
 8002730:	4619      	mov	r1, r3
 8002732:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8002736:	f000 fa73 	bl	8002c20 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 800273a:	2001      	movs	r0, #1
 800273c:	f7ff fc72 	bl	8002024 <RBI_GetRFOMaxPowerConfig>
 8002740:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 8002742:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	429a      	cmp	r2, r3
 800274a:	da01      	bge.n	8002750 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2b14      	cmp	r3, #20
 8002754:	d10e      	bne.n	8002774 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 8002756:	2301      	movs	r3, #1
 8002758:	2200      	movs	r2, #0
 800275a:	2105      	movs	r1, #5
 800275c:	2003      	movs	r0, #3
 800275e:	f7ff fe9f 	bl	80024a0 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8002762:	79ba      	ldrb	r2, [r7, #6]
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	b2db      	uxtb	r3, r3
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	b2db      	uxtb	r3, r3
 800276c:	3316      	adds	r3, #22
 800276e:	b2db      	uxtb	r3, r3
 8002770:	71bb      	strb	r3, [r7, #6]
 8002772:	e031      	b.n	80027d8 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2b11      	cmp	r3, #17
 8002778:	d10e      	bne.n	8002798 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 800277a:	2301      	movs	r3, #1
 800277c:	2200      	movs	r2, #0
 800277e:	2103      	movs	r1, #3
 8002780:	2002      	movs	r0, #2
 8002782:	f7ff fe8d 	bl	80024a0 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8002786:	79ba      	ldrb	r2, [r7, #6]
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	b2db      	uxtb	r3, r3
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	b2db      	uxtb	r3, r3
 8002790:	3316      	adds	r3, #22
 8002792:	b2db      	uxtb	r3, r3
 8002794:	71bb      	strb	r3, [r7, #6]
 8002796:	e01f      	b.n	80027d8 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2b0e      	cmp	r3, #14
 800279c:	d10e      	bne.n	80027bc <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 800279e:	2301      	movs	r3, #1
 80027a0:	2200      	movs	r2, #0
 80027a2:	2102      	movs	r1, #2
 80027a4:	2002      	movs	r0, #2
 80027a6:	f7ff fe7b 	bl	80024a0 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 80027aa:	79ba      	ldrb	r2, [r7, #6]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	330e      	adds	r3, #14
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	71bb      	strb	r3, [r7, #6]
 80027ba:	e00d      	b.n	80027d8 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 80027bc:	2301      	movs	r3, #1
 80027be:	2200      	movs	r2, #0
 80027c0:	2107      	movs	r1, #7
 80027c2:	2004      	movs	r0, #4
 80027c4:	f7ff fe6c 	bl	80024a0 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 80027c8:	79ba      	ldrb	r2, [r7, #6]
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	3316      	adds	r3, #22
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 80027d8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80027dc:	f113 0f09 	cmn.w	r3, #9
 80027e0:	da01      	bge.n	80027e6 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 80027e2:	23f7      	movs	r3, #247	; 0xf7
 80027e4:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 80027e6:	2138      	movs	r1, #56	; 0x38
 80027e8:	f640 00e7 	movw	r0, #2279	; 0x8e7
 80027ec:	f000 fa18 	bl	8002c20 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 80027f0:	79bb      	ldrb	r3, [r7, #6]
 80027f2:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 80027f4:	797b      	ldrb	r3, [r7, #5]
 80027f6:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 80027f8:	f107 0308 	add.w	r3, r7, #8
 80027fc:	2202      	movs	r2, #2
 80027fe:	4619      	mov	r1, r3
 8002800:	208e      	movs	r0, #142	; 0x8e
 8002802:	f000 fabd 	bl	8002d80 <SUBGRF_WriteCommand>
}
 8002806:	bf00      	nop
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
	...

08002810 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8002810:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002814:	b086      	sub	sp, #24
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 800281a:	2300      	movs	r3, #0
 800281c:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800281e:	4a61      	ldr	r2, [pc, #388]	; (80029a4 <SUBGRF_SetModulationParams+0x194>)
 8002820:	f107 0308 	add.w	r3, r7, #8
 8002824:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002828:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	781a      	ldrb	r2, [r3, #0]
 8002830:	4b5d      	ldr	r3, [pc, #372]	; (80029a8 <SUBGRF_SetModulationParams+0x198>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	429a      	cmp	r2, r3
 8002836:	d004      	beq.n	8002842 <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	4618      	mov	r0, r3
 800283e:	f7ff fef3 	bl	8002628 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	2b03      	cmp	r3, #3
 8002848:	f200 80a5 	bhi.w	8002996 <SUBGRF_SetModulationParams+0x186>
 800284c:	a201      	add	r2, pc, #4	; (adr r2, 8002854 <SUBGRF_SetModulationParams+0x44>)
 800284e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002852:	bf00      	nop
 8002854:	08002865 	.word	0x08002865
 8002858:	08002925 	.word	0x08002925
 800285c:	080028e7 	.word	0x080028e7
 8002860:	08002953 	.word	0x08002953
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8002864:	2308      	movs	r3, #8
 8002866:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	4a4f      	ldr	r2, [pc, #316]	; (80029ac <SUBGRF_SetModulationParams+0x19c>)
 800286e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002872:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	0c1b      	lsrs	r3, r3, #16
 8002878:	b2db      	uxtb	r3, r3
 800287a:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	0a1b      	lsrs	r3, r3, #8
 8002880:	b2db      	uxtb	r3, r3
 8002882:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	b2db      	uxtb	r3, r3
 8002888:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	7b1b      	ldrb	r3, [r3, #12]
 800288e:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	7b5b      	ldrb	r3, [r3, #13]
 8002894:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	2200      	movs	r2, #0
 800289c:	461c      	mov	r4, r3
 800289e:	4615      	mov	r5, r2
 80028a0:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 80028a4:	ea4f 6844 	mov.w	r8, r4, lsl #25
 80028a8:	4a41      	ldr	r2, [pc, #260]	; (80029b0 <SUBGRF_SetModulationParams+0x1a0>)
 80028aa:	f04f 0300 	mov.w	r3, #0
 80028ae:	4640      	mov	r0, r8
 80028b0:	4649      	mov	r1, r9
 80028b2:	f7fd fcbd 	bl	8000230 <__aeabi_uldivmod>
 80028b6:	4602      	mov	r2, r0
 80028b8:	460b      	mov	r3, r1
 80028ba:	4613      	mov	r3, r2
 80028bc:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	0c1b      	lsrs	r3, r3, #16
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	0a1b      	lsrs	r3, r3, #8
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80028d4:	7cfb      	ldrb	r3, [r7, #19]
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	f107 0308 	add.w	r3, r7, #8
 80028dc:	4619      	mov	r1, r3
 80028de:	208b      	movs	r0, #139	; 0x8b
 80028e0:	f000 fa4e 	bl	8002d80 <SUBGRF_WriteCommand>
        break;
 80028e4:	e058      	b.n	8002998 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 80028e6:	2304      	movs	r3, #4
 80028e8:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	691b      	ldr	r3, [r3, #16]
 80028ee:	4a2f      	ldr	r2, [pc, #188]	; (80029ac <SUBGRF_SetModulationParams+0x19c>)
 80028f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80028f4:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	0c1b      	lsrs	r3, r3, #16
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	0a1b      	lsrs	r3, r3, #8
 8002902:	b2db      	uxtb	r3, r3
 8002904:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	b2db      	uxtb	r3, r3
 800290a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	7d1b      	ldrb	r3, [r3, #20]
 8002910:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8002912:	7cfb      	ldrb	r3, [r7, #19]
 8002914:	b29a      	uxth	r2, r3
 8002916:	f107 0308 	add.w	r3, r7, #8
 800291a:	4619      	mov	r1, r3
 800291c:	208b      	movs	r0, #139	; 0x8b
 800291e:	f000 fa2f 	bl	8002d80 <SUBGRF_WriteCommand>
        break;
 8002922:	e039      	b.n	8002998 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 8002924:	2304      	movs	r3, #4
 8002926:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	7e1b      	ldrb	r3, [r3, #24]
 800292c:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	7e5b      	ldrb	r3, [r3, #25]
 8002932:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	7e9b      	ldrb	r3, [r3, #26]
 8002938:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	7edb      	ldrb	r3, [r3, #27]
 800293e:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8002940:	7cfb      	ldrb	r3, [r7, #19]
 8002942:	b29a      	uxth	r2, r3
 8002944:	f107 0308 	add.w	r3, r7, #8
 8002948:	4619      	mov	r1, r3
 800294a:	208b      	movs	r0, #139	; 0x8b
 800294c:	f000 fa18 	bl	8002d80 <SUBGRF_WriteCommand>

        break;
 8002950:	e022      	b.n	8002998 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 8002952:	2305      	movs	r3, #5
 8002954:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	4a14      	ldr	r2, [pc, #80]	; (80029ac <SUBGRF_SetModulationParams+0x19c>)
 800295c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002960:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	0c1b      	lsrs	r3, r3, #16
 8002966:	b2db      	uxtb	r3, r3
 8002968:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	0a1b      	lsrs	r3, r3, #8
 800296e:	b2db      	uxtb	r3, r3
 8002970:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	b2db      	uxtb	r3, r3
 8002976:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	7b1b      	ldrb	r3, [r3, #12]
 800297c:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	7b5b      	ldrb	r3, [r3, #13]
 8002982:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8002984:	7cfb      	ldrb	r3, [r7, #19]
 8002986:	b29a      	uxth	r2, r3
 8002988:	f107 0308 	add.w	r3, r7, #8
 800298c:	4619      	mov	r1, r3
 800298e:	208b      	movs	r0, #139	; 0x8b
 8002990:	f000 f9f6 	bl	8002d80 <SUBGRF_WriteCommand>
        break;
 8002994:	e000      	b.n	8002998 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 8002996:	bf00      	nop
    }
}
 8002998:	bf00      	nop
 800299a:	3718      	adds	r7, #24
 800299c:	46bd      	mov	sp, r7
 800299e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80029a2:	bf00      	nop
 80029a4:	0800a4c8 	.word	0x0800a4c8
 80029a8:	20000941 	.word	0x20000941
 80029ac:	3d090000 	.word	0x3d090000
 80029b0:	01e84800 	.word	0x01e84800

080029b4 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b086      	sub	sp, #24
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 80029bc:	2300      	movs	r3, #0
 80029be:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 80029c0:	4a49      	ldr	r2, [pc, #292]	; (8002ae8 <SUBGRF_SetPacketParams+0x134>)
 80029c2:	f107 030c 	add.w	r3, r7, #12
 80029c6:	ca07      	ldmia	r2, {r0, r1, r2}
 80029c8:	c303      	stmia	r3!, {r0, r1}
 80029ca:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	781a      	ldrb	r2, [r3, #0]
 80029d0:	4b46      	ldr	r3, [pc, #280]	; (8002aec <SUBGRF_SetPacketParams+0x138>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d004      	beq.n	80029e2 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff fe23 	bl	8002628 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	2b03      	cmp	r3, #3
 80029e8:	d879      	bhi.n	8002ade <SUBGRF_SetPacketParams+0x12a>
 80029ea:	a201      	add	r2, pc, #4	; (adr r2, 80029f0 <SUBGRF_SetPacketParams+0x3c>)
 80029ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f0:	08002a01 	.word	0x08002a01
 80029f4:	08002a91 	.word	0x08002a91
 80029f8:	08002a85 	.word	0x08002a85
 80029fc:	08002a01 	.word	0x08002a01
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	7adb      	ldrb	r3, [r3, #11]
 8002a04:	2bf1      	cmp	r3, #241	; 0xf1
 8002a06:	d10a      	bne.n	8002a1e <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8002a08:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002a0c:	f7ff fbaf 	bl	800216e <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8002a10:	f248 0005 	movw	r0, #32773	; 0x8005
 8002a14:	f7ff fbcb 	bl	80021ae <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8002a18:	2302      	movs	r3, #2
 8002a1a:	75bb      	strb	r3, [r7, #22]
 8002a1c:	e011      	b.n	8002a42 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	7adb      	ldrb	r3, [r3, #11]
 8002a22:	2bf2      	cmp	r3, #242	; 0xf2
 8002a24:	d10a      	bne.n	8002a3c <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8002a26:	f641 500f 	movw	r0, #7439	; 0x1d0f
 8002a2a:	f7ff fba0 	bl	800216e <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8002a2e:	f241 0021 	movw	r0, #4129	; 0x1021
 8002a32:	f7ff fbbc 	bl	80021ae <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8002a36:	2306      	movs	r3, #6
 8002a38:	75bb      	strb	r3, [r7, #22]
 8002a3a:	e002      	b.n	8002a42 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	7adb      	ldrb	r3, [r3, #11]
 8002a40:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 8002a42:	2309      	movs	r3, #9
 8002a44:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	889b      	ldrh	r3, [r3, #4]
 8002a4a:	0a1b      	lsrs	r3, r3, #8
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	889b      	ldrh	r3, [r3, #4]
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	799b      	ldrb	r3, [r3, #6]
 8002a5e:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	79db      	ldrb	r3, [r3, #7]
 8002a64:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	7a1b      	ldrb	r3, [r3, #8]
 8002a6a:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	7a5b      	ldrb	r3, [r3, #9]
 8002a70:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	7a9b      	ldrb	r3, [r3, #10]
 8002a76:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8002a78:	7dbb      	ldrb	r3, [r7, #22]
 8002a7a:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	7b1b      	ldrb	r3, [r3, #12]
 8002a80:	753b      	strb	r3, [r7, #20]
        break;
 8002a82:	e023      	b.n	8002acc <SUBGRF_SetPacketParams+0x118>
    case PACKET_TYPE_BPSK:
        n = 1;
 8002a84:	2301      	movs	r3, #1
 8002a86:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	7b9b      	ldrb	r3, [r3, #14]
 8002a8c:	733b      	strb	r3, [r7, #12]
        break;
 8002a8e:	e01d      	b.n	8002acc <SUBGRF_SetPacketParams+0x118>
    case PACKET_TYPE_LORA:
        n = 6;
 8002a90:	2306      	movs	r3, #6
 8002a92:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	8a1b      	ldrh	r3, [r3, #16]
 8002a98:	0a1b      	lsrs	r3, r3, #8
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	8a1b      	ldrh	r3, [r3, #16]
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	7c9a      	ldrb	r2, [r3, #18]
 8002aac:	4b10      	ldr	r3, [pc, #64]	; (8002af0 <SUBGRF_SetPacketParams+0x13c>)
 8002aae:	4611      	mov	r1, r2
 8002ab0:	7019      	strb	r1, [r3, #0]
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	7e1b      	ldrb	r3, [r3, #24]
 8002ac2:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	7e5b      	ldrb	r3, [r3, #25]
 8002ac8:	747b      	strb	r3, [r7, #17]
        break;
 8002aca:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8002acc:	7dfb      	ldrb	r3, [r7, #23]
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	f107 030c 	add.w	r3, r7, #12
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	208c      	movs	r0, #140	; 0x8c
 8002ad8:	f000 f952 	bl	8002d80 <SUBGRF_WriteCommand>
 8002adc:	e000      	b.n	8002ae0 <SUBGRF_SetPacketParams+0x12c>
        return;
 8002ade:	bf00      	nop
}
 8002ae0:	3718      	adds	r7, #24
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	0800a4d0 	.word	0x0800a4d0
 8002aec:	20000941 	.word	0x20000941
 8002af0:	20000942 	.word	0x20000942

08002af4 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	4603      	mov	r3, r0
 8002afc:	460a      	mov	r2, r1
 8002afe:	71fb      	strb	r3, [r7, #7]
 8002b00:	4613      	mov	r3, r2
 8002b02:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8002b04:	79fb      	ldrb	r3, [r7, #7]
 8002b06:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8002b08:	79bb      	ldrb	r3, [r7, #6]
 8002b0a:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8002b0c:	f107 030c 	add.w	r3, r7, #12
 8002b10:	2202      	movs	r2, #2
 8002b12:	4619      	mov	r1, r3
 8002b14:	208f      	movs	r0, #143	; 0x8f
 8002b16:	f000 f933 	bl	8002d80 <SUBGRF_WriteCommand>
}
 8002b1a:	bf00      	nop
 8002b1c:	3710      	adds	r7, #16
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
	...

08002b24 <SUBGRF_GetRxBufferStatus>:
    rssi = -buf[0] >> 1;
    return rssi;
}

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8002b2e:	f107 030c 	add.w	r3, r7, #12
 8002b32:	2202      	movs	r2, #2
 8002b34:	4619      	mov	r1, r3
 8002b36:	2013      	movs	r0, #19
 8002b38:	f000 f944 	bl	8002dc4 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8002b3c:	f7ff fd90 	bl	8002660 <SUBGRF_GetPacketType>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b01      	cmp	r3, #1
 8002b44:	d10d      	bne.n	8002b62 <SUBGRF_GetRxBufferStatus+0x3e>
 8002b46:	4b0c      	ldr	r3, [pc, #48]	; (8002b78 <SUBGRF_GetRxBufferStatus+0x54>)
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d108      	bne.n	8002b62 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8002b50:	f240 7002 	movw	r0, #1794	; 0x702
 8002b54:	f000 f878 	bl	8002c48 <SUBGRF_ReadRegister>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	701a      	strb	r2, [r3, #0]
 8002b60:	e002      	b.n	8002b68 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8002b62:	7b3a      	ldrb	r2, [r7, #12]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8002b68:	7b7a      	ldrb	r2, [r7, #13]
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	701a      	strb	r2, [r3, #0]
}
 8002b6e:	bf00      	nop
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	20000942 	.word	0x20000942

08002b7c <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8002b84:	f107 030c 	add.w	r3, r7, #12
 8002b88:	2203      	movs	r2, #3
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	2014      	movs	r0, #20
 8002b8e:	f000 f919 	bl	8002dc4 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8002b92:	f7ff fd65 	bl	8002660 <SUBGRF_GetPacketType>
 8002b96:	4603      	mov	r3, r0
 8002b98:	461a      	mov	r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d002      	beq.n	8002bac <SUBGRF_GetPacketStatus+0x30>
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d013      	beq.n	8002bd2 <SUBGRF_GetPacketStatus+0x56>
 8002baa:	e02a      	b.n	8002c02 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8002bac:	7b3a      	ldrb	r2, [r7, #12]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8002bb2:	7b7b      	ldrb	r3, [r7, #13]
 8002bb4:	425b      	negs	r3, r3
 8002bb6:	105b      	asrs	r3, r3, #1
 8002bb8:	b25a      	sxtb	r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8002bbe:	7bbb      	ldrb	r3, [r7, #14]
 8002bc0:	425b      	negs	r3, r3
 8002bc2:	105b      	asrs	r3, r3, #1
 8002bc4:	b25a      	sxtb	r2, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	609a      	str	r2, [r3, #8]
            break;
 8002bd0:	e020      	b.n	8002c14 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8002bd2:	7b3b      	ldrb	r3, [r7, #12]
 8002bd4:	425b      	negs	r3, r3
 8002bd6:	105b      	asrs	r3, r3, #1
 8002bd8:	b25a      	sxtb	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8002bde:	7b7b      	ldrb	r3, [r7, #13]
 8002be0:	b25b      	sxtb	r3, r3
 8002be2:	3302      	adds	r3, #2
 8002be4:	109b      	asrs	r3, r3, #2
 8002be6:	b25a      	sxtb	r2, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8002bec:	7bbb      	ldrb	r3, [r7, #14]
 8002bee:	425b      	negs	r3, r3
 8002bf0:	105b      	asrs	r3, r3, #1
 8002bf2:	b25a      	sxtb	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8002bf8:	4b08      	ldr	r3, [pc, #32]	; (8002c1c <SUBGRF_GetPacketStatus+0xa0>)
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	611a      	str	r2, [r3, #16]
            break;
 8002c00:	e008      	b.n	8002c14 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8002c02:	2214      	movs	r2, #20
 8002c04:	2100      	movs	r1, #0
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f006 f956 	bl	8008eb8 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	220f      	movs	r2, #15
 8002c10:	701a      	strb	r2, [r3, #0]
            break;
 8002c12:	bf00      	nop
    }
}
 8002c14:	bf00      	nop
 8002c16:	3710      	adds	r7, #16
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	20000944 	.word	0x20000944

08002c20 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	4603      	mov	r3, r0
 8002c28:	460a      	mov	r2, r1
 8002c2a:	80fb      	strh	r3, [r7, #6]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8002c30:	1d7a      	adds	r2, r7, #5
 8002c32:	88f9      	ldrh	r1, [r7, #6]
 8002c34:	2301      	movs	r3, #1
 8002c36:	4803      	ldr	r0, [pc, #12]	; (8002c44 <SUBGRF_WriteRegister+0x24>)
 8002c38:	f003 feb0 	bl	800699c <HAL_SUBGHZ_WriteRegisters>
}
 8002c3c:	bf00      	nop
 8002c3e:	3708      	adds	r7, #8
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	20000748 	.word	0x20000748

08002c48 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	4603      	mov	r3, r0
 8002c50:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8002c52:	f107 020f 	add.w	r2, r7, #15
 8002c56:	88f9      	ldrh	r1, [r7, #6]
 8002c58:	2301      	movs	r3, #1
 8002c5a:	4804      	ldr	r0, [pc, #16]	; (8002c6c <SUBGRF_ReadRegister+0x24>)
 8002c5c:	f003 fefd 	bl	8006a5a <HAL_SUBGHZ_ReadRegisters>
    return data;
 8002c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3710      	adds	r7, #16
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	20000748 	.word	0x20000748

08002c70 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	4603      	mov	r3, r0
 8002c78:	6039      	str	r1, [r7, #0]
 8002c7a:	80fb      	strh	r3, [r7, #6]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	80bb      	strh	r3, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c80:	f3ef 8310 	mrs	r3, PRIMASK
 8002c84:	60fb      	str	r3, [r7, #12]
  return(result);
 8002c86:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8002c88:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c8a:	b672      	cpsid	i
}
 8002c8c:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8002c8e:	88bb      	ldrh	r3, [r7, #4]
 8002c90:	88f9      	ldrh	r1, [r7, #6]
 8002c92:	683a      	ldr	r2, [r7, #0]
 8002c94:	4806      	ldr	r0, [pc, #24]	; (8002cb0 <SUBGRF_WriteRegisters+0x40>)
 8002c96:	f003 fe81 	bl	800699c <HAL_SUBGHZ_WriteRegisters>
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	f383 8810 	msr	PRIMASK, r3
}
 8002ca4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8002ca6:	bf00      	nop
 8002ca8:	3718      	adds	r7, #24
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	20000748 	.word	0x20000748

08002cb4 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	4603      	mov	r3, r0
 8002cbc:	6039      	str	r1, [r7, #0]
 8002cbe:	80fb      	strh	r3, [r7, #6]
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cc4:	f3ef 8310 	mrs	r3, PRIMASK
 8002cc8:	60fb      	str	r3, [r7, #12]
  return(result);
 8002cca:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8002ccc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002cce:	b672      	cpsid	i
}
 8002cd0:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 8002cd2:	88bb      	ldrh	r3, [r7, #4]
 8002cd4:	88f9      	ldrh	r1, [r7, #6]
 8002cd6:	683a      	ldr	r2, [r7, #0]
 8002cd8:	4806      	ldr	r0, [pc, #24]	; (8002cf4 <SUBGRF_ReadRegisters+0x40>)
 8002cda:	f003 febe 	bl	8006a5a <HAL_SUBGHZ_ReadRegisters>
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	f383 8810 	msr	PRIMASK, r3
}
 8002ce8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8002cea:	bf00      	nop
 8002cec:	3718      	adds	r7, #24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	20000748 	.word	0x20000748

08002cf8 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b086      	sub	sp, #24
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	4603      	mov	r3, r0
 8002d00:	6039      	str	r1, [r7, #0]
 8002d02:	71fb      	strb	r3, [r7, #7]
 8002d04:	4613      	mov	r3, r2
 8002d06:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d08:	f3ef 8310 	mrs	r3, PRIMASK
 8002d0c:	60fb      	str	r3, [r7, #12]
  return(result);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8002d10:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d12:	b672      	cpsid	i
}
 8002d14:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8002d16:	79bb      	ldrb	r3, [r7, #6]
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	79f9      	ldrb	r1, [r7, #7]
 8002d1c:	683a      	ldr	r2, [r7, #0]
 8002d1e:	4806      	ldr	r0, [pc, #24]	; (8002d38 <SUBGRF_WriteBuffer+0x40>)
 8002d20:	f003 ffaf 	bl	8006c82 <HAL_SUBGHZ_WriteBuffer>
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	f383 8810 	msr	PRIMASK, r3
}
 8002d2e:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8002d30:	bf00      	nop
 8002d32:	3718      	adds	r7, #24
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	20000748 	.word	0x20000748

08002d3c <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b086      	sub	sp, #24
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	4603      	mov	r3, r0
 8002d44:	6039      	str	r1, [r7, #0]
 8002d46:	71fb      	strb	r3, [r7, #7]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d4c:	f3ef 8310 	mrs	r3, PRIMASK
 8002d50:	60fb      	str	r3, [r7, #12]
  return(result);
 8002d52:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8002d54:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d56:	b672      	cpsid	i
}
 8002d58:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8002d5a:	79bb      	ldrb	r3, [r7, #6]
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	79f9      	ldrb	r1, [r7, #7]
 8002d60:	683a      	ldr	r2, [r7, #0]
 8002d62:	4806      	ldr	r0, [pc, #24]	; (8002d7c <SUBGRF_ReadBuffer+0x40>)
 8002d64:	f003 ffe0 	bl	8006d28 <HAL_SUBGHZ_ReadBuffer>
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	f383 8810 	msr	PRIMASK, r3
}
 8002d72:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8002d74:	bf00      	nop
 8002d76:	3718      	adds	r7, #24
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	20000748 	.word	0x20000748

08002d80 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	4603      	mov	r3, r0
 8002d88:	6039      	str	r1, [r7, #0]
 8002d8a:	71fb      	strb	r3, [r7, #7]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d90:	f3ef 8310 	mrs	r3, PRIMASK
 8002d94:	60fb      	str	r3, [r7, #12]
  return(result);
 8002d96:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8002d98:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d9a:	b672      	cpsid	i
}
 8002d9c:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 8002d9e:	88bb      	ldrh	r3, [r7, #4]
 8002da0:	79f9      	ldrb	r1, [r7, #7]
 8002da2:	683a      	ldr	r2, [r7, #0]
 8002da4:	4806      	ldr	r0, [pc, #24]	; (8002dc0 <SUBGRF_WriteCommand+0x40>)
 8002da6:	f003 feb9 	bl	8006b1c <HAL_SUBGHZ_ExecSetCmd>
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	f383 8810 	msr	PRIMASK, r3
}
 8002db4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8002db6:	bf00      	nop
 8002db8:	3718      	adds	r7, #24
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	20000748 	.word	0x20000748

08002dc4 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	4603      	mov	r3, r0
 8002dcc:	6039      	str	r1, [r7, #0]
 8002dce:	71fb      	strb	r3, [r7, #7]
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dd4:	f3ef 8310 	mrs	r3, PRIMASK
 8002dd8:	60fb      	str	r3, [r7, #12]
  return(result);
 8002dda:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8002ddc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002dde:	b672      	cpsid	i
}
 8002de0:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 8002de2:	88bb      	ldrh	r3, [r7, #4]
 8002de4:	79f9      	ldrb	r1, [r7, #7]
 8002de6:	683a      	ldr	r2, [r7, #0]
 8002de8:	4806      	ldr	r0, [pc, #24]	; (8002e04 <SUBGRF_ReadCommand+0x40>)
 8002dea:	f003 fef6 	bl	8006bda <HAL_SUBGHZ_ExecGetCmd>
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	f383 8810 	msr	PRIMASK, r3
}
 8002df8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8002dfa:	bf00      	nop
 8002dfc:	3718      	adds	r7, #24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	20000748 	.word	0x20000748

08002e08 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	4603      	mov	r3, r0
 8002e10:	460a      	mov	r2, r1
 8002e12:	71fb      	strb	r3, [r7, #7]
 8002e14:	4613      	mov	r3, r2
 8002e16:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8002e1c:	79bb      	ldrb	r3, [r7, #6]
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d10d      	bne.n	8002e3e <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8002e22:	79fb      	ldrb	r3, [r7, #7]
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d104      	bne.n	8002e32 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8002e28:	2302      	movs	r3, #2
 8002e2a:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8002e2c:	2004      	movs	r0, #4
 8002e2e:	f000 f8e7 	bl	8003000 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 8002e32:	79fb      	ldrb	r3, [r7, #7]
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d107      	bne.n	8002e48 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	73fb      	strb	r3, [r7, #15]
 8002e3c:	e004      	b.n	8002e48 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8002e3e:	79bb      	ldrb	r3, [r7, #6]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d101      	bne.n	8002e48 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8002e44:	2301      	movs	r3, #1
 8002e46:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 8002e48:	7bfb      	ldrb	r3, [r7, #15]
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7ff f8c7 	bl	8001fde <RBI_ConfigRFSwitch>
}
 8002e50:	bf00      	nop
 8002e52:	3710      	adds	r7, #16
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	4603      	mov	r3, r0
 8002e60:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8002e62:	2301      	movs	r3, #1
 8002e64:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 8002e66:	f7ff f8c8 	bl	8001ffa <RBI_GetTxConfig>
 8002e6a:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d016      	beq.n	8002ea0 <SUBGRF_SetRfTxPower+0x48>
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	dc16      	bgt.n	8002ea6 <SUBGRF_SetRfTxPower+0x4e>
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d003      	beq.n	8002e86 <SUBGRF_SetRfTxPower+0x2e>
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d00a      	beq.n	8002e9a <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8002e84:	e00f      	b.n	8002ea6 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 8002e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8a:	2b0f      	cmp	r3, #15
 8002e8c:	dd02      	ble.n	8002e94 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8002e8e:	2302      	movs	r3, #2
 8002e90:	73fb      	strb	r3, [r7, #15]
            break;
 8002e92:	e009      	b.n	8002ea8 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8002e94:	2301      	movs	r3, #1
 8002e96:	73fb      	strb	r3, [r7, #15]
            break;
 8002e98:	e006      	b.n	8002ea8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	73fb      	strb	r3, [r7, #15]
            break;
 8002e9e:	e003      	b.n	8002ea8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	73fb      	strb	r3, [r7, #15]
            break;
 8002ea4:	e000      	b.n	8002ea8 <SUBGRF_SetRfTxPower+0x50>
            break;
 8002ea6:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8002ea8:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8002eac:	7bfb      	ldrb	r3, [r7, #15]
 8002eae:	2202      	movs	r2, #2
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7ff fbdf 	bl	8002674 <SUBGRF_SetTxParams>
    //SUBGRF_SetTxParams( RFO_HP, power, RADIO_RAMP_40_US );
    return paSelect;
 8002eb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3710      	adds	r7, #16
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <HAL_SUBGHZ_TxCpltCallback>:
    return RF_WAKEUP_TIME;
}

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8002ec8:	4b03      	ldr	r3, [pc, #12]	; (8002ed8 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2001      	movs	r0, #1
 8002ece:	4798      	blx	r3
}
 8002ed0:	bf00      	nop
 8002ed2:	3708      	adds	r7, #8
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	2000094c 	.word	0x2000094c

08002edc <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8002ee4:	4b03      	ldr	r3, [pc, #12]	; (8002ef4 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2002      	movs	r0, #2
 8002eea:	4798      	blx	r3
}
 8002eec:	bf00      	nop
 8002eee:	3708      	adds	r7, #8
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	2000094c 	.word	0x2000094c

08002ef8 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8002f00:	4b03      	ldr	r3, [pc, #12]	; (8002f10 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2040      	movs	r0, #64	; 0x40
 8002f06:	4798      	blx	r3
}
 8002f08:	bf00      	nop
 8002f0a:	3708      	adds	r7, #8
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	2000094c 	.word	0x2000094c

08002f14 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 8002f20:	78fb      	ldrb	r3, [r7, #3]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d002      	beq.n	8002f2c <HAL_SUBGHZ_CADStatusCallback+0x18>
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d005      	beq.n	8002f36 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 8002f2a:	e00a      	b.n	8002f42 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8002f2c:	4b07      	ldr	r3, [pc, #28]	; (8002f4c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2080      	movs	r0, #128	; 0x80
 8002f32:	4798      	blx	r3
            break;
 8002f34:	e005      	b.n	8002f42 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8002f36:	4b05      	ldr	r3, [pc, #20]	; (8002f4c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002f3e:	4798      	blx	r3
            break;
 8002f40:	bf00      	nop
    }
}
 8002f42:	bf00      	nop
 8002f44:	3708      	adds	r7, #8
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	2000094c 	.word	0x2000094c

08002f50 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8002f58:	4b04      	ldr	r3, [pc, #16]	; (8002f6c <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002f60:	4798      	blx	r3
}
 8002f62:	bf00      	nop
 8002f64:	3708      	adds	r7, #8
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	2000094c 	.word	0x2000094c

08002f70 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8002f78:	4b03      	ldr	r3, [pc, #12]	; (8002f88 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2020      	movs	r0, #32
 8002f7e:	4798      	blx	r3
}
 8002f80:	bf00      	nop
 8002f82:	3708      	adds	r7, #8
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	2000094c 	.word	0x2000094c

08002f8c <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8002f94:	4b03      	ldr	r3, [pc, #12]	; (8002fa4 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2004      	movs	r0, #4
 8002f9a:	4798      	blx	r3
}
 8002f9c:	bf00      	nop
 8002f9e:	3708      	adds	r7, #8
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	2000094c 	.word	0x2000094c

08002fa8 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8002fb0:	4b03      	ldr	r3, [pc, #12]	; (8002fc0 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2008      	movs	r0, #8
 8002fb6:	4798      	blx	r3
}
 8002fb8:	bf00      	nop
 8002fba:	3708      	adds	r7, #8
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	2000094c 	.word	0x2000094c

08002fc4 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8002fcc:	4b03      	ldr	r3, [pc, #12]	; (8002fdc <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2010      	movs	r0, #16
 8002fd2:	4798      	blx	r3
}
 8002fd4:	bf00      	nop
 8002fd6:	3708      	adds	r7, #8
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	2000094c 	.word	0x2000094c

08002fe0 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 8002fe8:	4b04      	ldr	r3, [pc, #16]	; (8002ffc <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002ff0:	4798      	blx	r3
}
 8002ff2:	bf00      	nop
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	2000094c 	.word	0x2000094c

08003000 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b084      	sub	sp, #16
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 800300a:	f7ff f804 	bl	8002016 <RBI_IsDCDC>
 800300e:	4603      	mov	r3, r0
 8003010:	2b01      	cmp	r3, #1
 8003012:	d112      	bne.n	800303a <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8003014:	f640 1023 	movw	r0, #2339	; 0x923
 8003018:	f7ff fe16 	bl	8002c48 <SUBGRF_ReadRegister>
 800301c:	4603      	mov	r3, r0
 800301e:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8003020:	7bfb      	ldrb	r3, [r7, #15]
 8003022:	f023 0306 	bic.w	r3, r3, #6
 8003026:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8003028:	7bfa      	ldrb	r2, [r7, #15]
 800302a:	79fb      	ldrb	r3, [r7, #7]
 800302c:	4313      	orrs	r3, r2
 800302e:	b2db      	uxtb	r3, r3
 8003030:	4619      	mov	r1, r3
 8003032:	f640 1023 	movw	r0, #2339	; 0x923
 8003036:	f7ff fdf3 	bl	8002c20 <SUBGRF_WriteRegister>
  }
}
 800303a:	bf00      	nop
 800303c:	3710      	adds	r7, #16
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
	...

08003044 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800304a:	2300      	movs	r3, #0
 800304c:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800304e:	2003      	movs	r0, #3
 8003050:	f000 f902 	bl	8003258 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003054:	f003 f864 	bl	8006120 <HAL_RCC_GetHCLKFreq>
 8003058:	4603      	mov	r3, r0
 800305a:	4a09      	ldr	r2, [pc, #36]	; (8003080 <HAL_Init+0x3c>)
 800305c:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800305e:	200f      	movs	r0, #15
 8003060:	f7fd ff98 	bl	8000f94 <HAL_InitTick>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d002      	beq.n	8003070 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	71fb      	strb	r3, [r7, #7]
 800306e:	e001      	b.n	8003074 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003070:	f7fd ff71 	bl	8000f56 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003074:	79fb      	ldrb	r3, [r7, #7]
}
 8003076:	4618      	mov	r0, r3
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	20000108 	.word	0x20000108

08003084 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003088:	4b05      	ldr	r3, [pc, #20]	; (80030a0 <HAL_IncTick+0x1c>)
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	461a      	mov	r2, r3
 800308e:	4b05      	ldr	r3, [pc, #20]	; (80030a4 <HAL_IncTick+0x20>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4413      	add	r3, r2
 8003094:	4a03      	ldr	r2, [pc, #12]	; (80030a4 <HAL_IncTick+0x20>)
 8003096:	6013      	str	r3, [r2, #0]
}
 8003098:	bf00      	nop
 800309a:	46bd      	mov	sp, r7
 800309c:	bc80      	pop	{r7}
 800309e:	4770      	bx	lr
 80030a0:	20000110 	.word	0x20000110
 80030a4:	20000950 	.word	0x20000950

080030a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  return uwTick;
 80030ac:	4b02      	ldr	r3, [pc, #8]	; (80030b8 <HAL_GetTick+0x10>)
 80030ae:	681b      	ldr	r3, [r3, #0]
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bc80      	pop	{r7}
 80030b6:	4770      	bx	lr
 80030b8:	20000950 	.word	0x20000950

080030bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030c4:	f7ff fff0 	bl	80030a8 <HAL_GetTick>
 80030c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030d4:	d005      	beq.n	80030e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030d6:	4b0a      	ldr	r3, [pc, #40]	; (8003100 <HAL_Delay+0x44>)
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	461a      	mov	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	4413      	add	r3, r2
 80030e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030e2:	bf00      	nop
 80030e4:	f7ff ffe0 	bl	80030a8 <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d8f7      	bhi.n	80030e4 <HAL_Delay+0x28>
  {
  }
}
 80030f4:	bf00      	nop
 80030f6:	bf00      	nop
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	20000110 	.word	0x20000110

08003104 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f003 0307 	and.w	r3, r3, #7
 8003112:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003114:	4b0c      	ldr	r3, [pc, #48]	; (8003148 <__NVIC_SetPriorityGrouping+0x44>)
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800311a:	68ba      	ldr	r2, [r7, #8]
 800311c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003120:	4013      	ands	r3, r2
 8003122:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800312c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003130:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003134:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003136:	4a04      	ldr	r2, [pc, #16]	; (8003148 <__NVIC_SetPriorityGrouping+0x44>)
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	60d3      	str	r3, [r2, #12]
}
 800313c:	bf00      	nop
 800313e:	3714      	adds	r7, #20
 8003140:	46bd      	mov	sp, r7
 8003142:	bc80      	pop	{r7}
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	e000ed00 	.word	0xe000ed00

0800314c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003150:	4b04      	ldr	r3, [pc, #16]	; (8003164 <__NVIC_GetPriorityGrouping+0x18>)
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	0a1b      	lsrs	r3, r3, #8
 8003156:	f003 0307 	and.w	r3, r3, #7
}
 800315a:	4618      	mov	r0, r3
 800315c:	46bd      	mov	sp, r7
 800315e:	bc80      	pop	{r7}
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	e000ed00 	.word	0xe000ed00

08003168 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	4603      	mov	r3, r0
 8003170:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003176:	2b00      	cmp	r3, #0
 8003178:	db0b      	blt.n	8003192 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800317a:	79fb      	ldrb	r3, [r7, #7]
 800317c:	f003 021f 	and.w	r2, r3, #31
 8003180:	4906      	ldr	r1, [pc, #24]	; (800319c <__NVIC_EnableIRQ+0x34>)
 8003182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003186:	095b      	lsrs	r3, r3, #5
 8003188:	2001      	movs	r0, #1
 800318a:	fa00 f202 	lsl.w	r2, r0, r2
 800318e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003192:	bf00      	nop
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	bc80      	pop	{r7}
 800319a:	4770      	bx	lr
 800319c:	e000e100 	.word	0xe000e100

080031a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	4603      	mov	r3, r0
 80031a8:	6039      	str	r1, [r7, #0]
 80031aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	db0a      	blt.n	80031ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	b2da      	uxtb	r2, r3
 80031b8:	490c      	ldr	r1, [pc, #48]	; (80031ec <__NVIC_SetPriority+0x4c>)
 80031ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031be:	0112      	lsls	r2, r2, #4
 80031c0:	b2d2      	uxtb	r2, r2
 80031c2:	440b      	add	r3, r1
 80031c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031c8:	e00a      	b.n	80031e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	b2da      	uxtb	r2, r3
 80031ce:	4908      	ldr	r1, [pc, #32]	; (80031f0 <__NVIC_SetPriority+0x50>)
 80031d0:	79fb      	ldrb	r3, [r7, #7]
 80031d2:	f003 030f 	and.w	r3, r3, #15
 80031d6:	3b04      	subs	r3, #4
 80031d8:	0112      	lsls	r2, r2, #4
 80031da:	b2d2      	uxtb	r2, r2
 80031dc:	440b      	add	r3, r1
 80031de:	761a      	strb	r2, [r3, #24]
}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bc80      	pop	{r7}
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	e000e100 	.word	0xe000e100
 80031f0:	e000ed00 	.word	0xe000ed00

080031f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b089      	sub	sp, #36	; 0x24
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	60f8      	str	r0, [r7, #12]
 80031fc:	60b9      	str	r1, [r7, #8]
 80031fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f003 0307 	and.w	r3, r3, #7
 8003206:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	f1c3 0307 	rsb	r3, r3, #7
 800320e:	2b04      	cmp	r3, #4
 8003210:	bf28      	it	cs
 8003212:	2304      	movcs	r3, #4
 8003214:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	3304      	adds	r3, #4
 800321a:	2b06      	cmp	r3, #6
 800321c:	d902      	bls.n	8003224 <NVIC_EncodePriority+0x30>
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	3b03      	subs	r3, #3
 8003222:	e000      	b.n	8003226 <NVIC_EncodePriority+0x32>
 8003224:	2300      	movs	r3, #0
 8003226:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003228:	f04f 32ff 	mov.w	r2, #4294967295
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	fa02 f303 	lsl.w	r3, r2, r3
 8003232:	43da      	mvns	r2, r3
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	401a      	ands	r2, r3
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800323c:	f04f 31ff 	mov.w	r1, #4294967295
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	fa01 f303 	lsl.w	r3, r1, r3
 8003246:	43d9      	mvns	r1, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800324c:	4313      	orrs	r3, r2
         );
}
 800324e:	4618      	mov	r0, r3
 8003250:	3724      	adds	r7, #36	; 0x24
 8003252:	46bd      	mov	sp, r7
 8003254:	bc80      	pop	{r7}
 8003256:	4770      	bx	lr

08003258 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f7ff ff4f 	bl	8003104 <__NVIC_SetPriorityGrouping>
}
 8003266:	bf00      	nop
 8003268:	3708      	adds	r7, #8
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}

0800326e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800326e:	b580      	push	{r7, lr}
 8003270:	b086      	sub	sp, #24
 8003272:	af00      	add	r7, sp, #0
 8003274:	4603      	mov	r3, r0
 8003276:	60b9      	str	r1, [r7, #8]
 8003278:	607a      	str	r2, [r7, #4]
 800327a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800327c:	f7ff ff66 	bl	800314c <__NVIC_GetPriorityGrouping>
 8003280:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	68b9      	ldr	r1, [r7, #8]
 8003286:	6978      	ldr	r0, [r7, #20]
 8003288:	f7ff ffb4 	bl	80031f4 <NVIC_EncodePriority>
 800328c:	4602      	mov	r2, r0
 800328e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003292:	4611      	mov	r1, r2
 8003294:	4618      	mov	r0, r3
 8003296:	f7ff ff83 	bl	80031a0 <__NVIC_SetPriority>
}
 800329a:	bf00      	nop
 800329c:	3718      	adds	r7, #24
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}

080032a2 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032a2:	b580      	push	{r7, lr}
 80032a4:	b082      	sub	sp, #8
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	4603      	mov	r3, r0
 80032aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b0:	4618      	mov	r0, r3
 80032b2:	f7ff ff59 	bl	8003168 <__NVIC_EnableIRQ>
}
 80032b6:	bf00      	nop
 80032b8:	3708      	adds	r7, #8
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <HAL_CRYP_Init>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b082      	sub	sp, #8
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d101      	bne.n	80032d0 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e02d      	b.n	800332c <HAL_CRYP_Init+0x6e>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d106      	bne.n	80032ea <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f7fd f991 	bl	800060c <HAL_CRYP_MspInit>
  }
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size (This bit field is do not care in the DES or TDES modes), data type and Algorithm */
  MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD, hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f423 23a0 	bic.w	r3, r3, #327680	; 0x50000
 80032f4:	f023 0366 	bic.w	r3, r3, #102	; 0x66
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	6851      	ldr	r1, [r2, #4]
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	6892      	ldr	r2, [r2, #8]
 8003300:	4311      	orrs	r1, r2
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	6952      	ldr	r2, [r2, #20]
 8003306:	4311      	orrs	r1, r2
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	6812      	ldr	r2, [r2, #0]
 800330c:	430b      	orrs	r3, r1
 800330e:	6013      	str	r3, [r2, #0]

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset peripheral Key and IV configuration flag */
  hcryp->KeyIVConfig = 0U;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2201      	movs	r2, #1
 8003320:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	645a      	str	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 800332a:	2300      	movs	r3, #0
}
 800332c:	4618      	mov	r0, r3
 800332e:	3708      	adds	r7, #8
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <HAL_CRYP_DeInit>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_CRYP_DeInit(CRYP_HandleTypeDef *hcryp)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d101      	bne.n	8003346 <HAL_CRYP_DeInit+0x12>
  {
    return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e020      	b.n	8003388 <HAL_CRYP_DeInit+0x54>
  }

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2201      	movs	r2, #1
 800334a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset CrypInCount and CrypOutCount */
  hcryp->CrypInCount = 0;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	87da      	strh	r2, [r3, #62]	; 0x3e
  hcryp->CrypOutCount = 0;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  hcryp->CrypHeaderCount = 0;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /* Disable the CRYP peripheral clock */
  __HAL_CRYP_DISABLE(hcryp);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f022 0201 	bic.w	r2, r2, #1
 800336e:	601a      	str	r2, [r3, #0]
  hcryp->MspDeInitCallback(hcryp);

#else

  /* DeInit the low level hardware: CLOCK, NVIC.*/
  HAL_CRYP_MspDeInit(hcryp);
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f7fd f95f 	bl	8000634 <HAL_CRYP_MspDeInit>

#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_RESET;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hcryp);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return HAL_OK;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	3708      	adds	r7, #8
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <HAL_CRYP_Encrypt>:
  * @param  Output Pointer to the output buffer(ciphertext)
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output, uint32_t Timeout)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	603b      	str	r3, [r7, #0]
 800339c:	4613      	mov	r3, r2
 800339e:	80fb      	strh	r3, [r7, #6]

  /* Check input buffer size */
  assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size));
#endif /* USE_FULL_ASSERT */

  if (hcryp->State == HAL_CRYP_STATE_READY)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d17c      	bne.n	80034a6 <HAL_CRYP_Encrypt+0x116>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2202      	movs	r2, #2
 80033b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Process locked */
    __HAL_LOCK(hcryp);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d101      	bne.n	80033c2 <HAL_CRYP_Encrypt+0x32>
 80033be:	2302      	movs	r3, #2
 80033c0:	e07a      	b.n	80034b8 <HAL_CRYP_Encrypt+0x128>
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2201      	movs	r2, #1
 80033c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
    hcryp->CrypInCount = 0U;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2200      	movs	r2, #0
 80033ce:	87da      	strh	r2, [r3, #62]	; 0x3e
    hcryp->CrypOutCount = 0U;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hcryp->pCrypInBuffPtr = Input;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	68ba      	ldr	r2, [r7, #8]
 80033dc:	635a      	str	r2, [r3, #52]	; 0x34
    hcryp->pCrypOutBuffPtr = Output;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	683a      	ldr	r2, [r7, #0]
 80033e2:	639a      	str	r2, [r3, #56]	; 0x38

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d106      	bne.n	80033fa <HAL_CRYP_Encrypt+0x6a>
    {
      hcryp->Size = Size * 4U;
 80033ec:	88fb      	ldrh	r3, [r7, #6]
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
 80033f8:	e003      	b.n	8003402 <HAL_CRYP_Encrypt+0x72>
    }
    else
    {
      hcryp->Size = Size;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	88fa      	ldrh	r2, [r7, #6]
 80033fe:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    }

    /* Set the operating mode*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f022 0218 	bic.w	r2, r2, #24
 8003410:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & AES_CR_CHMOD;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	4b29      	ldr	r3, [pc, #164]	; (80034c0 <HAL_CRYP_Encrypt+0x130>)
 800341a:	4013      	ands	r3, r2
 800341c:	613b      	str	r3, [r7, #16]

    switch (algo)
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003424:	d023      	beq.n	800346e <HAL_CRYP_Encrypt+0xde>
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800342c:	d826      	bhi.n	800347c <HAL_CRYP_Encrypt+0xec>
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	2b60      	cmp	r3, #96	; 0x60
 8003432:	d015      	beq.n	8003460 <HAL_CRYP_Encrypt+0xd0>
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	2b60      	cmp	r3, #96	; 0x60
 8003438:	d820      	bhi.n	800347c <HAL_CRYP_Encrypt+0xec>
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	2b40      	cmp	r3, #64	; 0x40
 800343e:	d008      	beq.n	8003452 <HAL_CRYP_Encrypt+0xc2>
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	2b40      	cmp	r3, #64	; 0x40
 8003444:	d81a      	bhi.n	800347c <HAL_CRYP_Encrypt+0xec>
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d002      	beq.n	8003452 <HAL_CRYP_Encrypt+0xc2>
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	2b20      	cmp	r3, #32
 8003450:	d114      	bne.n	800347c <HAL_CRYP_Encrypt+0xec>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES encryption */
        status = CRYP_AES_Encrypt(hcryp, Timeout);
 8003452:	6a39      	ldr	r1, [r7, #32]
 8003454:	68f8      	ldr	r0, [r7, #12]
 8003456:	f000 f8da 	bl	800360e <CRYP_AES_Encrypt>
 800345a:	4603      	mov	r3, r0
 800345c:	75fb      	strb	r3, [r7, #23]
        break;
 800345e:	e016      	b.n	800348e <HAL_CRYP_Encrypt+0xfe>

      case CRYP_AES_GCM_GMAC:

        /* AES GCM encryption */
        status = CRYP_AESGCM_Process(hcryp, Timeout) ;
 8003460:	6a39      	ldr	r1, [r7, #32]
 8003462:	68f8      	ldr	r0, [r7, #12]
 8003464:	f000 fbc3 	bl	8003bee <CRYP_AESGCM_Process>
 8003468:	4603      	mov	r3, r0
 800346a:	75fb      	strb	r3, [r7, #23]
        break;
 800346c:	e00f      	b.n	800348e <HAL_CRYP_Encrypt+0xfe>

      case CRYP_AES_CCM:

        /* AES CCM encryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
 800346e:	6a39      	ldr	r1, [r7, #32]
 8003470:	68f8      	ldr	r0, [r7, #12]
 8003472:	f000 fd64 	bl	8003f3e <CRYP_AESCCM_Process>
 8003476:	4603      	mov	r3, r0
 8003478:	75fb      	strb	r3, [r7, #23]
        break;
 800347a:	e008      	b.n	800348e <HAL_CRYP_Encrypt+0xfe>

      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003480:	f043 0220 	orr.w	r2, r3, #32
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	655a      	str	r2, [r3, #84]	; 0x54
        status = HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	75fb      	strb	r3, [r7, #23]
        break;
 800348c:	bf00      	nop
    }

    if (status == HAL_OK)
 800348e:	7dfb      	ldrb	r3, [r7, #23]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d110      	bne.n	80034b6 <HAL_CRYP_Encrypt+0x126>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80034a4:	e007      	b.n	80034b6 <HAL_CRYP_Encrypt+0x126>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034aa:	f043 0208 	orr.w	r2, r3, #8
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 80034b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3718      	adds	r7, #24
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	00010060 	.word	0x00010060

080034c4 <HAL_CRYP_Decrypt>:
  * @param  Output Pointer to the output buffer(plaintext)
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output, uint32_t Timeout)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b086      	sub	sp, #24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	603b      	str	r3, [r7, #0]
 80034d0:	4613      	mov	r3, r2
 80034d2:	80fb      	strh	r3, [r7, #6]

  /* Check input buffer size */
  assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size));
#endif /* USE_FULL_ASSERT */

  if (hcryp->State == HAL_CRYP_STATE_READY)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d17e      	bne.n	80035de <HAL_CRYP_Decrypt+0x11a>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2202      	movs	r2, #2
 80034e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Process locked */
    __HAL_LOCK(hcryp);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d101      	bne.n	80034f6 <HAL_CRYP_Decrypt+0x32>
 80034f2:	2302      	movs	r3, #2
 80034f4:	e07c      	b.n	80035f0 <HAL_CRYP_Decrypt+0x12c>
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2201      	movs	r2, #1
 80034fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr  parameters*/
    hcryp->CrypInCount = 0U;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2200      	movs	r2, #0
 8003502:	87da      	strh	r2, [r3, #62]	; 0x3e
    hcryp->CrypOutCount = 0U;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2200      	movs	r2, #0
 8003508:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hcryp->pCrypInBuffPtr = Input;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	635a      	str	r2, [r3, #52]	; 0x34
    hcryp->pCrypOutBuffPtr = Output;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	639a      	str	r2, [r3, #56]	; 0x38

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351c:	2b00      	cmp	r3, #0
 800351e:	d106      	bne.n	800352e <HAL_CRYP_Decrypt+0x6a>
    {
      hcryp->Size = Size * 4U;
 8003520:	88fb      	ldrh	r3, [r7, #6]
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	b29a      	uxth	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
 800352c:	e003      	b.n	8003536 <HAL_CRYP_Decrypt+0x72>
    }
    else
    {
      hcryp->Size = Size;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	88fa      	ldrh	r2, [r7, #6]
 8003532:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    }

    /* Set Decryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f023 0218 	bic.w	r2, r3, #24
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f042 0210 	orr.w	r2, r2, #16
 8003548:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & AES_CR_CHMOD;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	4b29      	ldr	r3, [pc, #164]	; (80035f8 <HAL_CRYP_Decrypt+0x134>)
 8003552:	4013      	ands	r3, r2
 8003554:	613b      	str	r3, [r7, #16]

    switch (algo)
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800355c:	d023      	beq.n	80035a6 <HAL_CRYP_Decrypt+0xe2>
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003564:	d826      	bhi.n	80035b4 <HAL_CRYP_Decrypt+0xf0>
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	2b60      	cmp	r3, #96	; 0x60
 800356a:	d015      	beq.n	8003598 <HAL_CRYP_Decrypt+0xd4>
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	2b60      	cmp	r3, #96	; 0x60
 8003570:	d820      	bhi.n	80035b4 <HAL_CRYP_Decrypt+0xf0>
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	2b40      	cmp	r3, #64	; 0x40
 8003576:	d008      	beq.n	800358a <HAL_CRYP_Decrypt+0xc6>
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	2b40      	cmp	r3, #64	; 0x40
 800357c:	d81a      	bhi.n	80035b4 <HAL_CRYP_Decrypt+0xf0>
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d002      	beq.n	800358a <HAL_CRYP_Decrypt+0xc6>
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	2b20      	cmp	r3, #32
 8003588:	d114      	bne.n	80035b4 <HAL_CRYP_Decrypt+0xf0>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES decryption */
        status = CRYP_AES_Decrypt(hcryp, Timeout);
 800358a:	6a39      	ldr	r1, [r7, #32]
 800358c:	68f8      	ldr	r0, [r7, #12]
 800358e:	f000 f8c6 	bl	800371e <CRYP_AES_Decrypt>
 8003592:	4603      	mov	r3, r0
 8003594:	75fb      	strb	r3, [r7, #23]
        break;
 8003596:	e016      	b.n	80035c6 <HAL_CRYP_Decrypt+0x102>

      case CRYP_AES_GCM_GMAC:

        /* AES GCM decryption */
        status = CRYP_AESGCM_Process(hcryp, Timeout) ;
 8003598:	6a39      	ldr	r1, [r7, #32]
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f000 fb27 	bl	8003bee <CRYP_AESGCM_Process>
 80035a0:	4603      	mov	r3, r0
 80035a2:	75fb      	strb	r3, [r7, #23]
        break;
 80035a4:	e00f      	b.n	80035c6 <HAL_CRYP_Decrypt+0x102>

      case CRYP_AES_CCM:

        /* AES CCM decryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
 80035a6:	6a39      	ldr	r1, [r7, #32]
 80035a8:	68f8      	ldr	r0, [r7, #12]
 80035aa:	f000 fcc8 	bl	8003f3e <CRYP_AESCCM_Process>
 80035ae:	4603      	mov	r3, r0
 80035b0:	75fb      	strb	r3, [r7, #23]
        break;
 80035b2:	e008      	b.n	80035c6 <HAL_CRYP_Decrypt+0x102>

      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035b8:	f043 0220 	orr.w	r2, r3, #32
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	655a      	str	r2, [r3, #84]	; 0x54
        status = HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	75fb      	strb	r3, [r7, #23]
        break;
 80035c4:	bf00      	nop
    }

    if (status == HAL_OK)
 80035c6:	7dfb      	ldrb	r3, [r7, #23]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d110      	bne.n	80035ee <HAL_CRYP_Decrypt+0x12a>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2201      	movs	r2, #1
 80035d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80035dc:	e007      	b.n	80035ee <HAL_CRYP_Decrypt+0x12a>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035e2:	f043 0208 	orr.w	r2, r3, #8
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 80035ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3718      	adds	r7, #24
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	00010060 	.word	0x00010060

080035fc <HAL_CRYP_ErrorCallback>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_CRYP_ErrorCallback can be implemented in the user file
   */
}
 8003604:	bf00      	nop
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	bc80      	pop	{r7}
 800360c:	4770      	bx	lr

0800360e <CRYP_AES_Encrypt>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	b084      	sub	sp, #16
 8003612:	af00      	add	r7, sp, #0
 8003614:	6078      	str	r0, [r7, #4]
 8003616:	6039      	str	r1, [r7, #0]
  uint16_t incount;  /* Temporary CrypInCount Value */
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8003618:	2301      	movs	r3, #1
 800361a:	60bb      	str	r3, [r7, #8]

  if ((hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)|| (hcryp->Init.KeyIVConfigSkip == CRYP_IVCONFIG_ONCE))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003620:	2b01      	cmp	r3, #1
 8003622:	d003      	beq.n	800362c <CRYP_AES_Encrypt+0x1e>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003628:	2b04      	cmp	r3, #4
 800362a:	d109      	bne.n	8003640 <CRYP_AES_Encrypt+0x32>
  {
    if (hcryp->KeyIVConfig == 1U)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003630:	2b01      	cmp	r3, #1
 8003632:	d102      	bne.n	800363a <CRYP_AES_Encrypt+0x2c>
    {
      /* If the Key and IV configuration has to be done only once
         and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 8003634:	2300      	movs	r3, #0
 8003636:	60bb      	str	r3, [r7, #8]
 8003638:	e002      	b.n	8003640 <CRYP_AES_Encrypt+0x32>
    else
    {
      /* If the Key and IV configuration has to be done only once
         and if it has not been done already, do it and set KeyIVConfig
         to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2201      	movs	r2, #1
 800363e:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (DoKeyIVConfig == 1U)
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d122      	bne.n	800368c <CRYP_AES_Encrypt+0x7e>
  {
    /*  Set the Key*/
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	4619      	mov	r1, r3
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 fa6c 	bl	8003b2a <CRYP_SetKey>

    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d022      	beq.n	80036a0 <CRYP_AES_Encrypt+0x92>
    {
      /* Set the Initialization Vector*/
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	691a      	ldr	r2, [r3, #16]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	6812      	ldr	r2, [r2, #0]
 8003664:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	691a      	ldr	r2, [r3, #16]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	6852      	ldr	r2, [r2, #4]
 8003670:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	691a      	ldr	r2, [r3, #16]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	6892      	ldr	r2, [r2, #8]
 800367c:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	691a      	ldr	r2, [r3, #16]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	68d2      	ldr	r2, [r2, #12]
 8003688:	621a      	str	r2, [r3, #32]
 800368a:	e009      	b.n	80036a0 <CRYP_AES_Encrypt+0x92>
    }
  } /* if (DoKeyIVConfig == 1U) */
  else
  {
    /* interleave mode Key configuration  */
    if (hcryp->Init.KeyIVConfigSkip == CRYP_IVCONFIG_ONCE)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003690:	2b04      	cmp	r3, #4
 8003692:	d105      	bne.n	80036a0 <CRYP_AES_Encrypt+0x92>
    {
      /* Set the Key */
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	4619      	mov	r1, r3
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f000 fa45 	bl	8003b2a <CRYP_SetKey>
    }
  }
  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2202      	movs	r2, #2
 80036a4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f042 0201 	orr.w	r2, r2, #1
 80036b4:	601a      	str	r2, [r3, #0]

  incount = hcryp->CrypInCount;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036ba:	81fb      	strh	r3, [r7, #14]
  outcount = hcryp->CrypOutCount;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80036c2:	81bb      	strh	r3, [r7, #12]
  while ((incount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 80036c4:	e00a      	b.n	80036dc <CRYP_AES_Encrypt+0xce>
  {
    /* Write plain Ddta and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 80036c6:	6839      	ldr	r1, [r7, #0]
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f000 f976 	bl	80039ba <CRYP_AES_ProcessData>
    incount = hcryp->CrypInCount;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036d2:	81fb      	strh	r3, [r7, #14]
    outcount = hcryp->CrypOutCount;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80036da:	81bb      	strh	r3, [r7, #12]
  while ((incount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80036e2:	089b      	lsrs	r3, r3, #2
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	89fa      	ldrh	r2, [r7, #14]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d207      	bcs.n	80036fc <CRYP_AES_Encrypt+0xee>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80036f2:	089b      	lsrs	r3, r3, #2
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	89ba      	ldrh	r2, [r7, #12]
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d3e4      	bcc.n	80036c6 <CRYP_AES_Encrypt+0xb8>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f022 0201 	bic.w	r2, r2, #1
 800370a:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Return function status */
  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <CRYP_AES_Decrypt>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout Specify Timeout value
  * @retval HAL status
*/
static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b084      	sub	sp, #16
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
 8003726:	6039      	str	r1, [r7, #0]
  uint16_t incount;  /* Temporary CrypInCount Value */
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8003728:	2301      	movs	r3, #1
 800372a:	60bb      	str	r3, [r7, #8]

  if ((hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) || (hcryp->Init.KeyIVConfigSkip == CRYP_IVCONFIG_ONCE))
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003730:	2b01      	cmp	r3, #1
 8003732:	d003      	beq.n	800373c <CRYP_AES_Decrypt+0x1e>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003738:	2b04      	cmp	r3, #4
 800373a:	d109      	bne.n	8003750 <CRYP_AES_Decrypt+0x32>
  {
    if (hcryp->KeyIVConfig == 1U)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003740:	2b01      	cmp	r3, #1
 8003742:	d102      	bne.n	800374a <CRYP_AES_Decrypt+0x2c>
    {
      /* If the Key and IV configuration has to be done only once
         and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 8003744:	2300      	movs	r3, #0
 8003746:	60bb      	str	r3, [r7, #8]
 8003748:	e002      	b.n	8003750 <CRYP_AES_Decrypt+0x32>
    else
    {
      /* If the Key and IV configuration has to be done only once
         and if it has not been done already, do it and set KeyIVConfig
         to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2201      	movs	r2, #1
 800374e:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (DoKeyIVConfig == 1U)
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	2b01      	cmp	r3, #1
 8003754:	f040 8086 	bne.w	8003864 <CRYP_AES_Decrypt+0x146>
  {
    /*  Key preparation for ECB/CBC */
    if (hcryp->Init.Algorithm != CRYP_AES_CTR)   /*ECB or CBC*/
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	695b      	ldr	r3, [r3, #20]
 800375c:	2b40      	cmp	r3, #64	; 0x40
 800375e:	d05d      	beq.n	800381c <CRYP_AES_Decrypt+0xfe>
    {
      if (hcryp->AutoKeyDerivation == DISABLE)/*Mode 2 Key preparation*/
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003766:	2b00      	cmp	r3, #0
 8003768:	d149      	bne.n	80037fe <CRYP_AES_Decrypt+0xe0>
      {
        /* Set key preparation for decryption operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f023 0218 	bic.w	r2, r3, #24
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f042 0208 	orr.w	r2, r2, #8
 800377c:	601a      	str	r2, [r3, #0]

        /*  Set the Key*/
        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	4619      	mov	r1, r3
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	f000 f9d0 	bl	8003b2a <CRYP_SetKey>

        /* Enable CRYP */
        __HAL_CRYP_ENABLE(hcryp);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f042 0201 	orr.w	r2, r2, #1
 8003798:	601a      	str	r2, [r3, #0]

        /* Wait for CCF flag to be raised */
        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 800379a:	6839      	ldr	r1, [r7, #0]
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f000 ff51 	bl	8004644 <CRYP_WaitOnCCFlag>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d017      	beq.n	80037d8 <CRYP_AES_Decrypt+0xba>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f022 0201 	bic.w	r2, r2, #1
 80037b6:	601a      	str	r2, [r3, #0]

          /* Change state & error code*/
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037bc:	f043 0210 	orr.w	r2, r3, #16
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	655a      	str	r2, [r3, #84]	; 0x54
          hcryp->State = HAL_CRYP_STATE_READY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e0ec      	b.n	80039b2 <CRYP_AES_Decrypt+0x294>
        }
        /* Clear CCF Flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80037e6:	601a      	str	r2, [r3, #0]

        /* Return to decryption operating mode(Mode 3)*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f023 0218 	bic.w	r2, r3, #24
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f042 0210 	orr.w	r2, r2, #16
 80037fa:	601a      	str	r2, [r3, #0]
 80037fc:	e014      	b.n	8003828 <CRYP_AES_Decrypt+0x10a>
      }
      else /*Mode 4 : decryption & Key preparation*/
      {
        /*  Set the Key*/
        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	4619      	mov	r1, r3
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f000 f990 	bl	8003b2a <CRYP_SetKey>

        /* Set decryption & Key preparation operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f042 0218 	orr.w	r2, r2, #24
 8003818:	601a      	str	r2, [r3, #0]
 800381a:	e005      	b.n	8003828 <CRYP_AES_Decrypt+0x10a>
      }
    }
    else  /*Algorithm CTR */
    {
      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	4619      	mov	r1, r3
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f000 f981 	bl	8003b2a <CRYP_SetKey>
    }

    /* Set IV */
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	695b      	ldr	r3, [r3, #20]
 800382c:	2b00      	cmp	r3, #0
 800382e:	f000 8085 	beq.w	800393c <CRYP_AES_Decrypt+0x21e>
    {
      /* Set the Initialization Vector*/
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	691a      	ldr	r2, [r3, #16]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	6812      	ldr	r2, [r2, #0]
 800383c:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	691a      	ldr	r2, [r3, #16]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	6852      	ldr	r2, [r2, #4]
 8003848:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	691a      	ldr	r2, [r3, #16]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6892      	ldr	r2, [r2, #8]
 8003854:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	691a      	ldr	r2, [r3, #16]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68d2      	ldr	r2, [r2, #12]
 8003860:	621a      	str	r2, [r3, #32]
 8003862:	e06b      	b.n	800393c <CRYP_AES_Decrypt+0x21e>
    }
  } /* if (DoKeyIVConfig == 1U) */
  else /* if (dokeyivconfig == 0U) */
  {
    /* interleave mode Key configuration  */
    if (hcryp->Init.KeyIVConfigSkip == CRYP_IVCONFIG_ONCE)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003868:	2b04      	cmp	r3, #4
 800386a:	d167      	bne.n	800393c <CRYP_AES_Decrypt+0x21e>
    {
      /*  Key preparation for ECB/CBC */
      if (hcryp->Init.Algorithm != CRYP_AES_CTR)   /*ECB or CBC*/
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	695b      	ldr	r3, [r3, #20]
 8003870:	2b40      	cmp	r3, #64	; 0x40
 8003872:	d05d      	beq.n	8003930 <CRYP_AES_Decrypt+0x212>
      {
        if (hcryp->AutoKeyDerivation == DISABLE)/*Mode 2 Key preparation*/
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800387a:	2b00      	cmp	r3, #0
 800387c:	d149      	bne.n	8003912 <CRYP_AES_Decrypt+0x1f4>
        {
          /* Set key preparation for decryption operating mode*/
          MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f023 0218 	bic.w	r2, r3, #24
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f042 0208 	orr.w	r2, r2, #8
 8003890:	601a      	str	r2, [r3, #0]
          
          /*  Set the Key*/
          CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	4619      	mov	r1, r3
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f000 f946 	bl	8003b2a <CRYP_SetKey>
          
          /* Enable CRYP */
          __HAL_CRYP_ENABLE(hcryp);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f042 0201 	orr.w	r2, r2, #1
 80038ac:	601a      	str	r2, [r3, #0]
          
          /* Wait for CCF flag to be raised */
          if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 80038ae:	6839      	ldr	r1, [r7, #0]
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	f000 fec7 	bl	8004644 <CRYP_WaitOnCCFlag>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d017      	beq.n	80038ec <CRYP_AES_Decrypt+0x1ce>
          {
            /* Disable the CRYP peripheral clock */
            __HAL_CRYP_DISABLE(hcryp);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f022 0201 	bic.w	r2, r2, #1
 80038ca:	601a      	str	r2, [r3, #0]
            
            /* Change state & error code*/
            hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038d0:	f043 0210 	orr.w	r2, r3, #16
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	655a      	str	r2, [r3, #84]	; 0x54
            hcryp->State = HAL_CRYP_STATE_READY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2201      	movs	r2, #1
 80038dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            
            /* Process unlocked */
            __HAL_UNLOCK(hcryp);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e062      	b.n	80039b2 <CRYP_AES_Decrypt+0x294>
          }
          /* Clear CCF Flag */
          __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80038fa:	601a      	str	r2, [r3, #0]
          
          /* Return to decryption operating mode(Mode 3)*/
          MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f023 0218 	bic.w	r2, r3, #24
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f042 0210 	orr.w	r2, r2, #16
 800390e:	601a      	str	r2, [r3, #0]
 8003910:	e014      	b.n	800393c <CRYP_AES_Decrypt+0x21e>
        }
        else /*Mode 4 : decryption & Key preparation*/
        {
          /*  Set the Key*/
          CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	4619      	mov	r1, r3
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	f000 f906 	bl	8003b2a <CRYP_SetKey>
          
          /* Set decryption & Key preparation operating mode*/
          MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f042 0218 	orr.w	r2, r2, #24
 800392c:	601a      	str	r2, [r3, #0]
 800392e:	e005      	b.n	800393c <CRYP_AES_Decrypt+0x21e>
        }
      }
      else  /*Algorithm CTR */
      {
        /*  Set the Key*/
        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	4619      	mov	r1, r3
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f8f7 	bl	8003b2a <CRYP_SetKey>
      }
    }
  }
 
  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2202      	movs	r2, #2
 8003940:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f042 0201 	orr.w	r2, r2, #1
 8003950:	601a      	str	r2, [r3, #0]

  incount = hcryp->CrypInCount;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003956:	81fb      	strh	r3, [r7, #14]
  outcount = hcryp->CrypOutCount;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800395e:	81bb      	strh	r3, [r7, #12]
  while ((incount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8003960:	e00a      	b.n	8003978 <CRYP_AES_Decrypt+0x25a>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8003962:	6839      	ldr	r1, [r7, #0]
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 f828 	bl	80039ba <CRYP_AES_ProcessData>
    incount = hcryp->CrypInCount;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800396e:	81fb      	strh	r3, [r7, #14]
    outcount = hcryp->CrypOutCount;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003976:	81bb      	strh	r3, [r7, #12]
  while ((incount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 800397e:	089b      	lsrs	r3, r3, #2
 8003980:	b29b      	uxth	r3, r3
 8003982:	89fa      	ldrh	r2, [r7, #14]
 8003984:	429a      	cmp	r2, r3
 8003986:	d207      	bcs.n	8003998 <CRYP_AES_Decrypt+0x27a>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 800398e:	089b      	lsrs	r3, r3, #2
 8003990:	b29b      	uxth	r3, r3
 8003992:	89ba      	ldrh	r2, [r7, #12]
 8003994:	429a      	cmp	r2, r3
 8003996:	d3e4      	bcc.n	8003962 <CRYP_AES_Decrypt+0x244>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f022 0201 	bic.w	r2, r2, #1
 80039a6:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Return function status */
  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3710      	adds	r7, #16
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}

080039ba <CRYP_AES_ProcessData>:
  *         the configuration information for CRYP module
  * @param  Timeout Specify Timeout value
  * @retval None
  */
static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b088      	sub	sp, #32
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
 80039c2:	6039      	str	r1, [r7, #0]

  uint32_t temp[4];  /* Temporary CrypOutBuff */
  uint32_t i;

  /* Write the input block in the IN FIFO */
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	441a      	add	r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	6812      	ldr	r2, [r2, #0]
 80039d8:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039de:	b29b      	uxth	r3, r3
 80039e0:	3301      	adds	r3, #1
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039f0:	b29b      	uxth	r3, r3
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	441a      	add	r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	6812      	ldr	r2, [r2, #0]
 80039fc:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	3301      	adds	r3, #1
 8003a06:	b29a      	uxth	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	441a      	add	r2, r3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	6812      	ldr	r2, [r2, #0]
 8003a20:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	3301      	adds	r3, #1
 8003a2a:	b29a      	uxth	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	441a      	add	r2, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	6812      	ldr	r2, [r2, #0]
 8003a44:	609a      	str	r2, [r3, #8]
  hcryp->CrypInCount++;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Wait for CCF flag to be raised */
  if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 8003a54:	6839      	ldr	r1, [r7, #0]
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f000 fdf4 	bl	8004644 <CRYP_WaitOnCCFlag>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d018      	beq.n	8003a94 <CRYP_AES_ProcessData+0xda>
  {
    /* Disable the CRYP peripheral clock */
    __HAL_CRYP_DISABLE(hcryp);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f022 0201 	bic.w	r2, r2, #1
 8003a70:	601a      	str	r2, [r3, #0]

    /* Change state */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a76:	f043 0210 	orr.w	r2, r3, #16
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	655a      	str	r2, [r3, #84]	; 0x54
    hcryp->State = HAL_CRYP_STATE_READY;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2201      	movs	r2, #1
 8003a82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Process unlocked */
    __HAL_UNLOCK(hcryp);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /*Call registered error callback*/
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f7ff fdb4 	bl	80035fc <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /* Clear CCF Flag */
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003aa2:	601a      	str	r2, [r3, #0]

  /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer*/
  for (i = 0U; i < 4U; i++)
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	61fb      	str	r3, [r7, #28]
 8003aa8:	e00b      	b.n	8003ac2 <CRYP_AES_ProcessData+0x108>
  {
    temp[i] = hcryp->Instance->DOUTR;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68da      	ldr	r2, [r3, #12]
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	3320      	adds	r3, #32
 8003ab6:	443b      	add	r3, r7
 8003ab8:	f843 2c14 	str.w	r2, [r3, #-20]
  for (i = 0U; i < 4U; i++)
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	3301      	adds	r3, #1
 8003ac0:	61fb      	str	r3, [r7, #28]
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	2b03      	cmp	r3, #3
 8003ac6:	d9f0      	bls.n	8003aaa <CRYP_AES_ProcessData+0xf0>
  }
  i= 0U;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	61fb      	str	r3, [r7, #28]
  while((hcryp->CrypOutCount < ((hcryp->Size + 3U)/4U)) && (i<4U))
 8003acc:	e01a      	b.n	8003b04 <CRYP_AES_ProcessData+0x14a>
  {
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	441a      	add	r2, r3
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	3320      	adds	r3, #32
 8003ae4:	443b      	add	r3, r7
 8003ae6:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8003aea:	6013      	str	r3, [r2, #0]
    hcryp->CrypOutCount++;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	3301      	adds	r3, #1
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    i++;
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	3301      	adds	r3, #1
 8003b02:	61fb      	str	r3, [r7, #28]
  while((hcryp->CrypOutCount < ((hcryp->Size + 3U)/4U)) && (i<4U))
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8003b14:	3303      	adds	r3, #3
 8003b16:	089b      	lsrs	r3, r3, #2
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d202      	bcs.n	8003b22 <CRYP_AES_ProcessData+0x168>
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	2b03      	cmp	r3, #3
 8003b20:	d9d5      	bls.n	8003ace <CRYP_AES_ProcessData+0x114>
  }
}
 8003b22:	bf00      	nop
 8003b24:	3720      	adds	r7, #32
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <CRYP_SetKey>:
  * @note   If pKey is NULL, the Key registers are not written. This configuration
  *         occurs when the key is written out of HAL scope.
  * @retval None
  */
static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
{
 8003b2a:	b480      	push	{r7}
 8003b2c:	b083      	sub	sp, #12
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
 8003b32:	6039      	str	r1, [r7, #0]
  if (hcryp->Init.pKey != NULL)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d050      	beq.n	8003bde <CRYP_SetKey+0xb4>
  {
    switch (KeySize)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d034      	beq.n	8003bac <CRYP_SetKey+0x82>
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003b48:	d14b      	bne.n	8003be2 <CRYP_SetKey+0xb8>
    {
      case CRYP_KEYSIZE_256B:
        hcryp->Instance->KEYR7 = *(uint32_t *)(hcryp->Init.pKey);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	68da      	ldr	r2, [r3, #12]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	6812      	ldr	r2, [r2, #0]
 8003b54:	63da      	str	r2, [r3, #60]	; 0x3c
        hcryp->Instance->KEYR6 = *(uint32_t *)(hcryp->Init.pKey + 1U);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	68da      	ldr	r2, [r3, #12]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6852      	ldr	r2, [r2, #4]
 8003b60:	639a      	str	r2, [r3, #56]	; 0x38
        hcryp->Instance->KEYR5 = *(uint32_t *)(hcryp->Init.pKey + 2U);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	68da      	ldr	r2, [r3, #12]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	6892      	ldr	r2, [r2, #8]
 8003b6c:	635a      	str	r2, [r3, #52]	; 0x34
        hcryp->Instance->KEYR4 = *(uint32_t *)(hcryp->Init.pKey + 3U);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	68da      	ldr	r2, [r3, #12]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	68d2      	ldr	r2, [r2, #12]
 8003b78:	631a      	str	r2, [r3, #48]	; 0x30
        hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey + 4U);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	68da      	ldr	r2, [r3, #12]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	6912      	ldr	r2, [r2, #16]
 8003b84:	61da      	str	r2, [r3, #28]
        hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 5U);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	68da      	ldr	r2, [r3, #12]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	6952      	ldr	r2, [r2, #20]
 8003b90:	619a      	str	r2, [r3, #24]
        hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 6U);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	68da      	ldr	r2, [r3, #12]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	6992      	ldr	r2, [r2, #24]
 8003b9c:	615a      	str	r2, [r3, #20]
        hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 7U);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	68da      	ldr	r2, [r3, #12]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	69d2      	ldr	r2, [r2, #28]
 8003ba8:	611a      	str	r2, [r3, #16]
        break;
 8003baa:	e01b      	b.n	8003be4 <CRYP_SetKey+0xba>
      case CRYP_KEYSIZE_128B:
        hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	68da      	ldr	r2, [r3, #12]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	6812      	ldr	r2, [r2, #0]
 8003bb6:	61da      	str	r2, [r3, #28]
        hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 1U);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	68da      	ldr	r2, [r3, #12]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	6852      	ldr	r2, [r2, #4]
 8003bc2:	619a      	str	r2, [r3, #24]
        hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 2U);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	68da      	ldr	r2, [r3, #12]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	6892      	ldr	r2, [r2, #8]
 8003bce:	615a      	str	r2, [r3, #20]
        hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 3U);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	68da      	ldr	r2, [r3, #12]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68d2      	ldr	r2, [r2, #12]
 8003bda:	611a      	str	r2, [r3, #16]

        break;
 8003bdc:	e002      	b.n	8003be4 <CRYP_SetKey+0xba>
      default:
        break;
    }
  }
 8003bde:	bf00      	nop
 8003be0:	e000      	b.n	8003be4 <CRYP_SetKey+0xba>
        break;
 8003be2:	bf00      	nop
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bc80      	pop	{r7}
 8003bec:	4770      	bx	lr

08003bee <CRYP_AESGCM_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AESGCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b08e      	sub	sp, #56	; 0x38
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
 8003bf6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t wordsize = ((uint32_t)hcryp->Size / 4U) ;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8003bfe:	089b      	lsrs	r3, r3, #2
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t temp[4];  /* Temporary CrypOutBuff */
  uint32_t index;
  uint32_t lastwordsize;
  uint32_t incount;  /* Temporary CrypInCount Value */
  uint32_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8003c04:	2301      	movs	r3, #1
 8003c06:	623b      	str	r3, [r7, #32]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d118      	bne.n	8003c42 <CRYP_AESGCM_Process+0x54>
  {
    if (hcryp->KeyIVConfig == 1U)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d10a      	bne.n	8003c2e <CRYP_AESGCM_Process+0x40>
    {
      /* If the Key and IV configuration has to be done only once
         and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	623b      	str	r3, [r7, #32]
      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	f8b2 2042 	ldrh.w	r2, [r2, #66]	; 0x42
 8003c26:	441a      	add	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c2c:	e00f      	b.n	8003c4e <CRYP_AESGCM_Process+0x60>
    else
    {
      /* If the Key and IV configuration has to be done only once
         and if it has not been done already, do it and set KeyIVConfig
         to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2201      	movs	r2, #1
 8003c32:	659a      	str	r2, [r3, #88]	; 0x58
      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c40:	e005      	b.n	8003c4e <CRYP_AESGCM_Process+0x60>
    }
  }
  else
  {
    hcryp->SizesSum = hcryp->Size;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8003c48:	461a      	mov	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  if (DoKeyIVConfig == 1U)
 8003c4e:	6a3b      	ldr	r3, [r7, #32]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d16d      	bne.n	8003d30 <CRYP_AESGCM_Process+0x142>
  {

    /*  Reset CrypHeaderCount */
    hcryp->CrypHeaderCount = 0U;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	879a      	strh	r2, [r3, #60]	; 0x3c

    /****************************** Init phase **********************************/

    CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8003c68:	601a      	str	r2, [r3, #0]

    /* Set the key */
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	4619      	mov	r1, r3
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f7ff ff5a 	bl	8003b2a <CRYP_SetKey>

    /* Set the initialization vector and the counter : Initial Counter Block (ICB)*/
    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	691a      	ldr	r2, [r3, #16]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	6812      	ldr	r2, [r2, #0]
 8003c80:	62da      	str	r2, [r3, #44]	; 0x2c
    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	691a      	ldr	r2, [r3, #16]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	6852      	ldr	r2, [r2, #4]
 8003c8c:	629a      	str	r2, [r3, #40]	; 0x28
    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	691a      	ldr	r2, [r3, #16]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	6892      	ldr	r2, [r2, #8]
 8003c98:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	691a      	ldr	r2, [r3, #16]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68d2      	ldr	r2, [r2, #12]
 8003ca4:	621a      	str	r2, [r3, #32]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f042 0201 	orr.w	r2, r2, #1
 8003cb4:	601a      	str	r2, [r3, #0]

    /* just wait for hash computation */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 8003cb6:	6839      	ldr	r1, [r7, #0]
 8003cb8:	6878      	ldr	r0, [r7, #4]
 8003cba:	f000 fcc3 	bl	8004644 <CRYP_WaitOnCCFlag>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d00f      	beq.n	8003ce4 <CRYP_AESGCM_Process+0xf6>
    {
      /* Change state */
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cc8:	f043 0210 	orr.w	r2, r3, #16
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	655a      	str	r2, [r3, #84]	; 0x54
      hcryp->State = HAL_CRYP_STATE_READY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process unlocked & return error */
      __HAL_UNLOCK(hcryp);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e128      	b.n	8003f36 <CRYP_AESGCM_Process+0x348>
    }
    /* Clear CCF flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003cf2:	601a      	str	r2, [r3, #0]

    /************************ Header phase *************************************/

    if (CRYP_GCMCCM_SetHeaderPhase(hcryp,  Timeout) != HAL_OK)
 8003cf4:	6839      	ldr	r1, [r7, #0]
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f000 face 	bl	8004298 <CRYP_GCMCCM_SetHeaderPhase>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d001      	beq.n	8003d06 <CRYP_AESGCM_Process+0x118>
    {
      return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e117      	b.n	8003f36 <CRYP_AESGCM_Process+0x348>
    }

    /*************************Payload phase ************************************/

    /* Set the phase */
    hcryp->Phase = CRYP_PHASE_PROCESS;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2202      	movs	r2, #2
 8003d0a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Select payload phase once the header phase is performed */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_PAYLOAD);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d1e:	601a      	str	r2, [r3, #0]

    /* Set to 0 the number of non-valid bytes using NPBLB register*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003d2e:	601a      	str	r2, [r3, #0]

  } /* if (DoKeyIVConfig == 1U) */

  if ((hcryp->Size % 16U) != 0U)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8003d36:	f003 030f 	and.w	r3, r3, #15
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d003      	beq.n	8003d48 <CRYP_AESGCM_Process+0x15a>
  {
    /* recalculate  wordsize */
    wordsize = ((wordsize / 4U) * 4U) ;
 8003d40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d42:	f023 0303 	bic.w	r3, r3, #3
 8003d46:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d48:	f7ff f9ae 	bl	80030a8 <HAL_GetTick>
 8003d4c:	61f8      	str	r0, [r7, #28]

  /* Write input data and get output Data */
  incount = hcryp->CrypInCount;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	62bb      	str	r3, [r7, #40]	; 0x28
  outcount = hcryp->CrypOutCount;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	627b      	str	r3, [r7, #36]	; 0x24
  while ((incount < wordsize) && (outcount < wordsize))
 8003d60:	e033      	b.n	8003dca <CRYP_AESGCM_Process+0x1dc>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8003d62:	6839      	ldr	r1, [r7, #0]
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f7ff fe28 	bl	80039ba <CRYP_AES_ProcessData>

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d70:	d022      	beq.n	8003db8 <CRYP_AESGCM_Process+0x1ca>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003d72:	f7ff f999 	bl	80030a8 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	69fb      	ldr	r3, [r7, #28]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	683a      	ldr	r2, [r7, #0]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d302      	bcc.n	8003d88 <CRYP_AESGCM_Process+0x19a>
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d117      	bne.n	8003db8 <CRYP_AESGCM_Process+0x1ca>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f022 0201 	bic.w	r2, r2, #1
 8003d96:	601a      	str	r2, [r3, #0]

        /* Change state & error code */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d9c:	f043 0210 	orr.w	r2, r3, #16
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	655a      	str	r2, [r3, #84]	; 0x54
        hcryp->State = HAL_CRYP_STATE_READY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e0be      	b.n	8003f36 <CRYP_AESGCM_Process+0x348>
      }
    }
    incount = hcryp->CrypInCount;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	62bb      	str	r3, [r7, #40]	; 0x28
    outcount = hcryp->CrypOutCount;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	627b      	str	r3, [r7, #36]	; 0x24
  while ((incount < wordsize) && (outcount < wordsize))
 8003dca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003dcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d203      	bcs.n	8003dda <CRYP_AESGCM_Process+0x1ec>
 8003dd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d3c3      	bcc.n	8003d62 <CRYP_AESGCM_Process+0x174>
  }

  if ((hcryp->Size % 16U) != 0U)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8003de0:	f003 030f 	and.w	r3, r3, #15
 8003de4:	b29b      	uxth	r3, r3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	f000 80a4 	beq.w	8003f34 <CRYP_AESGCM_Process+0x346>
  {
    /* Compute the number of padding bytes in last block of payload */
    npblb = ((((uint32_t)hcryp->Size / 16U) + 1U) * 16U) - ((uint32_t)hcryp->Size);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8003df2:	091b      	lsrs	r3, r3, #4
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	3301      	adds	r3, #1
 8003df8:	011b      	lsls	r3, r3, #4
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	f8b2 2042 	ldrh.w	r2, [r2, #66]	; 0x42
 8003e00:	1a9b      	subs	r3, r3, r2
 8003e02:	61bb      	str	r3, [r7, #24]

    /*  Set Npblb in case of AES GCM payload encryption to get right tag*/
    if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 0318 	and.w	r3, r3, #24
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d10a      	bne.n	8003e28 <CRYP_AESGCM_Process+0x23a>
    {
      /* Set to 0 the number of non-valid bytes using NPBLB register*/
      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003e1c:	69bb      	ldr	r3, [r7, #24]
 8003e1e:	051a      	lsls	r2, r3, #20
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	430a      	orrs	r2, r1
 8003e26:	601a      	str	r2, [r3, #0]
    }
    /* Number of valid words (lastwordsize) in last block */
    if ((npblb % 4U) == 0U)
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	f003 0303 	and.w	r3, r3, #3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d105      	bne.n	8003e3e <CRYP_AESGCM_Process+0x250>
    {
      lastwordsize = (16U - npblb) / 4U;
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	f1c3 0310 	rsb	r3, r3, #16
 8003e38:	089b      	lsrs	r3, r3, #2
 8003e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e3c:	e005      	b.n	8003e4a <CRYP_AESGCM_Process+0x25c>
    }
    else
    {
      lastwordsize = ((16U - npblb) / 4U) + 1U;
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	f1c3 0310 	rsb	r3, r3, #16
 8003e44:	089b      	lsrs	r3, r3, #2
 8003e46:	3301      	adds	r3, #1
 8003e48:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /*  last block optionally pad the data with zeros*/
    for (index = 0U; index < lastwordsize; index ++)
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	633b      	str	r3, [r7, #48]	; 0x30
 8003e4e:	e014      	b.n	8003e7a <CRYP_AESGCM_Process+0x28c>
    {
      /* Write the last Input block in the IN FIFO */
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	441a      	add	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	6812      	ldr	r2, [r2, #0]
 8003e64:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	3301      	adds	r3, #1
 8003e6e:	b29a      	uxth	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	87da      	strh	r2, [r3, #62]	; 0x3e
    for (index = 0U; index < lastwordsize; index ++)
 8003e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e76:	3301      	adds	r3, #1
 8003e78:	633b      	str	r3, [r7, #48]	; 0x30
 8003e7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d3e6      	bcc.n	8003e50 <CRYP_AESGCM_Process+0x262>
    }
    while (index < 4U)
 8003e82:	e006      	b.n	8003e92 <CRYP_AESGCM_Process+0x2a4>
    {
      /* pad the data with zeros to have a complete block */
      hcryp->Instance->DINR  = 0U;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	609a      	str	r2, [r3, #8]
      index++;
 8003e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e8e:	3301      	adds	r3, #1
 8003e90:	633b      	str	r3, [r7, #48]	; 0x30
    while (index < 4U)
 8003e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e94:	2b03      	cmp	r3, #3
 8003e96:	d9f5      	bls.n	8003e84 <CRYP_AESGCM_Process+0x296>
    }
    /* Wait for CCF flag to be raised */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 8003e98:	6839      	ldr	r1, [r7, #0]
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 fbd2 	bl	8004644 <CRYP_WaitOnCCFlag>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00a      	beq.n	8003ebc <CRYP_AESGCM_Process+0x2ce>
    {
      hcryp->State = HAL_CRYP_STATE_READY;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      __HAL_UNLOCK(hcryp);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
      /*Call registered error callback*/
      hcryp->ErrorCallback(hcryp);
#else
      /*Call legacy weak error callback*/
      HAL_CRYP_ErrorCallback(hcryp);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f7ff fba0 	bl	80035fc <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
    }

    /* Clear CCF Flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003eca:	601a      	str	r2, [r3, #0]

    /*Read the output block from the output FIFO */
    for (index = 0U; index < 4U; index++)
 8003ecc:	2300      	movs	r3, #0
 8003ece:	633b      	str	r3, [r7, #48]	; 0x30
 8003ed0:	e00b      	b.n	8003eea <CRYP_AESGCM_Process+0x2fc>
    {
      /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer */
      temp[index] = hcryp->Instance->DOUTR;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	68da      	ldr	r2, [r3, #12]
 8003ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	3338      	adds	r3, #56	; 0x38
 8003ede:	443b      	add	r3, r7
 8003ee0:	f843 2c30 	str.w	r2, [r3, #-48]
    for (index = 0U; index < 4U; index++)
 8003ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	633b      	str	r3, [r7, #48]	; 0x30
 8003eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eec:	2b03      	cmp	r3, #3
 8003eee:	d9f0      	bls.n	8003ed2 <CRYP_AESGCM_Process+0x2e4>
    }
    for (index = 0U; index < lastwordsize; index++)
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	633b      	str	r3, [r7, #48]	; 0x30
 8003ef4:	e01a      	b.n	8003f2c <CRYP_AESGCM_Process+0x33e>
    {
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp[index];
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	441a      	add	r2, r3
 8003f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	3338      	adds	r3, #56	; 0x38
 8003f0c:	443b      	add	r3, r7
 8003f0e:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8003f12:	6013      	str	r3, [r2, #0]
      hcryp->CrypOutCount++;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	b29a      	uxth	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    for (index = 0U; index < lastwordsize; index++)
 8003f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f28:	3301      	adds	r3, #1
 8003f2a:	633b      	str	r3, [r7, #48]	; 0x30
 8003f2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d3e0      	bcc.n	8003ef6 <CRYP_AESGCM_Process+0x308>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3738      	adds	r7, #56	; 0x38
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <CRYP_AESCCM_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AESCCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b08e      	sub	sp, #56	; 0x38
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
 8003f46:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t wordsize = ((uint32_t)hcryp->Size / 4U) ;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8003f4e:	089b      	lsrs	r3, r3, #2
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t npblb;
  uint32_t lastwordsize;
  uint32_t temp[4] ;  /* Temporary CrypOutBuff */
  uint32_t incount;  /* Temporary CrypInCount Value */
  uint32_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8003f54:	2301      	movs	r3, #1
 8003f56:	623b      	str	r3, [r7, #32]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d118      	bne.n	8003f92 <CRYP_AESCCM_Process+0x54>
  {
    if (hcryp->KeyIVConfig == 1U)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d10a      	bne.n	8003f7e <CRYP_AESCCM_Process+0x40>
    {
      /* If the Key and IV configuration has to be done only once
         and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	623b      	str	r3, [r7, #32]
      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	f8b2 2042 	ldrh.w	r2, [r2, #66]	; 0x42
 8003f76:	441a      	add	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f7c:	e00f      	b.n	8003f9e <CRYP_AESCCM_Process+0x60>
    else
    {
      /* If the Key and IV configuration has to be done only once
         and if it has not been done already, do it and set KeyIVConfig
         to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2201      	movs	r2, #1
 8003f82:	659a      	str	r2, [r3, #88]	; 0x58
      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f90:	e005      	b.n	8003f9e <CRYP_AESCCM_Process+0x60>
    }
  }
  else
  {
    hcryp->SizesSum = hcryp->Size;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8003f98:	461a      	mov	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  if (DoKeyIVConfig == 1U)
 8003f9e:	6a3b      	ldr	r3, [r7, #32]
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d16d      	bne.n	8004080 <CRYP_AESCCM_Process+0x142>
  {
    /*  Reset CrypHeaderCount */
    hcryp->CrypHeaderCount = 0U;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	879a      	strh	r2, [r3, #60]	; 0x3c

    /********************** Init phase ******************************************/

    CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8003fb8:	601a      	str	r2, [r3, #0]

    /* Set the key */
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f7ff fdb2 	bl	8003b2a <CRYP_SetKey>

    /* Set the initialization vector (IV) with B0 */
    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.B0);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6a1a      	ldr	r2, [r3, #32]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	6812      	ldr	r2, [r2, #0]
 8003fd0:	62da      	str	r2, [r3, #44]	; 0x2c
    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.B0 + 1U);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a1a      	ldr	r2, [r3, #32]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	6852      	ldr	r2, [r2, #4]
 8003fdc:	629a      	str	r2, [r3, #40]	; 0x28
    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.B0 + 2U);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a1a      	ldr	r2, [r3, #32]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	6892      	ldr	r2, [r2, #8]
 8003fe8:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.B0 + 3U);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a1a      	ldr	r2, [r3, #32]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	68d2      	ldr	r2, [r2, #12]
 8003ff4:	621a      	str	r2, [r3, #32]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f042 0201 	orr.w	r2, r2, #1
 8004004:	601a      	str	r2, [r3, #0]

    /* just wait for hash computation */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 8004006:	6839      	ldr	r1, [r7, #0]
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f000 fb1b 	bl	8004644 <CRYP_WaitOnCCFlag>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00f      	beq.n	8004034 <CRYP_AESCCM_Process+0xf6>
    {
      /* Change state */
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004018:	f043 0210 	orr.w	r2, r3, #16
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	655a      	str	r2, [r3, #84]	; 0x54
      hcryp->State = HAL_CRYP_STATE_READY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process unlocked & return error */
      __HAL_UNLOCK(hcryp);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e12d      	b.n	8004290 <CRYP_AESCCM_Process+0x352>
    }
    /* Clear CCF flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004042:	601a      	str	r2, [r3, #0]

    /************************ Header phase *************************************/
    /* Header block(B1) : associated data length expressed in bytes concatenated
    with Associated Data (A)*/
    if (CRYP_GCMCCM_SetHeaderPhase(hcryp,  Timeout) != HAL_OK)
 8004044:	6839      	ldr	r1, [r7, #0]
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f000 f926 	bl	8004298 <CRYP_GCMCCM_SetHeaderPhase>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <CRYP_AESCCM_Process+0x118>
    {
      return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e11c      	b.n	8004290 <CRYP_AESCCM_Process+0x352>
    }

    /*************************Payload phase ************************************/

    /* Set the phase */
    hcryp->Phase = CRYP_PHASE_PROCESS;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2202      	movs	r2, #2
 800405a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Select payload phase once the header phase is performed */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_PAYLOAD);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800406e:	601a      	str	r2, [r3, #0]

    /* Set to 0 the number of non-valid bytes using NPBLB register*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800407e:	601a      	str	r2, [r3, #0]

  } /* if (DoKeyIVConfig == 1U) */

  if ((hcryp->Size % 16U) != 0U)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8004086:	f003 030f 	and.w	r3, r3, #15
 800408a:	b29b      	uxth	r3, r3
 800408c:	2b00      	cmp	r3, #0
 800408e:	d003      	beq.n	8004098 <CRYP_AESCCM_Process+0x15a>
  {
    /* recalculate  wordsize */
    wordsize = ((wordsize / 4U) * 4U) ;
 8004090:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004092:	f023 0303 	bic.w	r3, r3, #3
 8004096:	637b      	str	r3, [r7, #52]	; 0x34
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8004098:	f7ff f806 	bl	80030a8 <HAL_GetTick>
 800409c:	61f8      	str	r0, [r7, #28]

  /* Write input data and get output data */
  incount = hcryp->CrypInCount;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	62bb      	str	r3, [r7, #40]	; 0x28
  outcount = hcryp->CrypOutCount;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	627b      	str	r3, [r7, #36]	; 0x24
  while ((incount < wordsize) && (outcount < wordsize))
 80040b0:	e033      	b.n	800411a <CRYP_AESCCM_Process+0x1dc>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 80040b2:	6839      	ldr	r1, [r7, #0]
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f7ff fc80 	bl	80039ba <CRYP_AES_ProcessData>

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040c0:	d022      	beq.n	8004108 <CRYP_AESCCM_Process+0x1ca>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) ||(Timeout == 0U))
 80040c2:	f7fe fff1 	bl	80030a8 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	683a      	ldr	r2, [r7, #0]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d302      	bcc.n	80040d8 <CRYP_AESCCM_Process+0x19a>
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d117      	bne.n	8004108 <CRYP_AESCCM_Process+0x1ca>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 0201 	bic.w	r2, r2, #1
 80040e6:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ec:	f043 0210 	orr.w	r2, r3, #16
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	655a      	str	r2, [r3, #84]	; 0x54
        hcryp->State = HAL_CRYP_STATE_READY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e0c3      	b.n	8004290 <CRYP_AESCCM_Process+0x352>
      }
    }
    incount = hcryp->CrypInCount;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800410c:	b29b      	uxth	r3, r3
 800410e:	62bb      	str	r3, [r7, #40]	; 0x28
    outcount = hcryp->CrypOutCount;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004116:	b29b      	uxth	r3, r3
 8004118:	627b      	str	r3, [r7, #36]	; 0x24
  while ((incount < wordsize) && (outcount < wordsize))
 800411a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800411c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800411e:	429a      	cmp	r2, r3
 8004120:	d203      	bcs.n	800412a <CRYP_AESCCM_Process+0x1ec>
 8004122:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004124:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004126:	429a      	cmp	r2, r3
 8004128:	d3c3      	bcc.n	80040b2 <CRYP_AESCCM_Process+0x174>
  }

  if ((hcryp->Size % 16U) != 0U)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8004130:	f003 030f 	and.w	r3, r3, #15
 8004134:	b29b      	uxth	r3, r3
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 80a9 	beq.w	800428e <CRYP_AESCCM_Process+0x350>
  {
    /* Compute the number of padding bytes in last block of payload */
    npblb = ((((uint32_t)hcryp->Size / 16U) + 1U) * 16U) - ((uint32_t)hcryp->Size);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8004142:	091b      	lsrs	r3, r3, #4
 8004144:	b29b      	uxth	r3, r3
 8004146:	3301      	adds	r3, #1
 8004148:	011b      	lsls	r3, r3, #4
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	f8b2 2042 	ldrh.w	r2, [r2, #66]	; 0x42
 8004150:	1a9b      	subs	r3, r3, r2
 8004152:	61bb      	str	r3, [r7, #24]

    if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_DECRYPT)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0318 	and.w	r3, r3, #24
 800415e:	2b10      	cmp	r3, #16
 8004160:	d10a      	bne.n	8004178 <CRYP_AESCCM_Process+0x23a>
    {
      /* Set Npblb in case of AES CCM payload decryption to get right tag  */
      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	051a      	lsls	r2, r3, #20
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	430a      	orrs	r2, r1
 8004176:	601a      	str	r2, [r3, #0]

    }
    /* Number of valid words (lastwordsize) in last block */
    if ((npblb % 4U) == 0U)
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	f003 0303 	and.w	r3, r3, #3
 800417e:	2b00      	cmp	r3, #0
 8004180:	d105      	bne.n	800418e <CRYP_AESCCM_Process+0x250>
    {
      lastwordsize = (16U - npblb) / 4U;
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	f1c3 0310 	rsb	r3, r3, #16
 8004188:	089b      	lsrs	r3, r3, #2
 800418a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800418c:	e005      	b.n	800419a <CRYP_AESCCM_Process+0x25c>
    }
    else
    {
      lastwordsize = ((16U - npblb) / 4U) + 1U;
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	f1c3 0310 	rsb	r3, r3, #16
 8004194:	089b      	lsrs	r3, r3, #2
 8004196:	3301      	adds	r3, #1
 8004198:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    /* Write the last input block in the IN FIFO */
    for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter ++)
 800419a:	2300      	movs	r3, #0
 800419c:	633b      	str	r3, [r7, #48]	; 0x30
 800419e:	e014      	b.n	80041ca <CRYP_AESCCM_Process+0x28c>
    {
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	441a      	add	r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	6812      	ldr	r2, [r2, #0]
 80041b4:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	3301      	adds	r3, #1
 80041be:	b29a      	uxth	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	87da      	strh	r2, [r3, #62]	; 0x3e
    for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter ++)
 80041c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c6:	3301      	adds	r3, #1
 80041c8:	633b      	str	r3, [r7, #48]	; 0x30
 80041ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d3e6      	bcc.n	80041a0 <CRYP_AESCCM_Process+0x262>
    }

    /* Pad the data with zeros to have a complete block */
    while (loopcounter < 4U)
 80041d2:	e006      	b.n	80041e2 <CRYP_AESCCM_Process+0x2a4>
    {
      hcryp->Instance->DINR  = 0U;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2200      	movs	r2, #0
 80041da:	609a      	str	r2, [r3, #8]
      loopcounter++;
 80041dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041de:	3301      	adds	r3, #1
 80041e0:	633b      	str	r3, [r7, #48]	; 0x30
    while (loopcounter < 4U)
 80041e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041e4:	2b03      	cmp	r3, #3
 80041e6:	d9f5      	bls.n	80041d4 <CRYP_AESCCM_Process+0x296>
    }
    /* just wait for hash computation */
    if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 80041e8:	6839      	ldr	r1, [r7, #0]
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 fa2a 	bl	8004644 <CRYP_WaitOnCCFlag>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d00f      	beq.n	8004216 <CRYP_AESCCM_Process+0x2d8>
    {
      /* Change state */
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041fa:	f043 0210 	orr.w	r2, r3, #16
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	655a      	str	r2, [r3, #84]	; 0x54
      hcryp->State = HAL_CRYP_STATE_READY;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2201      	movs	r2, #1
 8004206:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process unlocked & return error */
      __HAL_UNLOCK(hcryp);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e03c      	b.n	8004290 <CRYP_AESCCM_Process+0x352>
    }
    /* Clear CCF flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004224:	601a      	str	r2, [r3, #0]

    for (loopcounter = 0U; loopcounter < 4U; loopcounter++)
 8004226:	2300      	movs	r3, #0
 8004228:	633b      	str	r3, [r7, #48]	; 0x30
 800422a:	e00b      	b.n	8004244 <CRYP_AESCCM_Process+0x306>
    {
      /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer */
      temp[loopcounter] = hcryp->Instance->DOUTR;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	68da      	ldr	r2, [r3, #12]
 8004232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	3338      	adds	r3, #56	; 0x38
 8004238:	443b      	add	r3, r7
 800423a:	f843 2c30 	str.w	r2, [r3, #-48]
    for (loopcounter = 0U; loopcounter < 4U; loopcounter++)
 800423e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004240:	3301      	adds	r3, #1
 8004242:	633b      	str	r3, [r7, #48]	; 0x30
 8004244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004246:	2b03      	cmp	r3, #3
 8004248:	d9f0      	bls.n	800422c <CRYP_AESCCM_Process+0x2ee>
    }
    for (loopcounter = 0U; loopcounter<lastwordsize; loopcounter++)
 800424a:	2300      	movs	r3, #0
 800424c:	633b      	str	r3, [r7, #48]	; 0x30
 800424e:	e01a      	b.n	8004286 <CRYP_AESCCM_Process+0x348>
    {
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[loopcounter];
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800425a:	b29b      	uxth	r3, r3
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	441a      	add	r2, r3
 8004260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	3338      	adds	r3, #56	; 0x38
 8004266:	443b      	add	r3, r7
 8004268:	f853 3c30 	ldr.w	r3, [r3, #-48]
 800426c:	6013      	str	r3, [r2, #0]
      hcryp->CrypOutCount++;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004274:	b29b      	uxth	r3, r3
 8004276:	3301      	adds	r3, #1
 8004278:	b29a      	uxth	r2, r3
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    for (loopcounter = 0U; loopcounter<lastwordsize; loopcounter++)
 8004280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004282:	3301      	adds	r3, #1
 8004284:	633b      	str	r3, [r7, #48]	; 0x30
 8004286:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800428a:	429a      	cmp	r2, r3
 800428c:	d3e0      	bcc.n	8004250 <CRYP_AESCCM_Process+0x312>
    }
  }

  /* Return function status */
  return HAL_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	3738      	adds	r7, #56	; 0x38
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <CRYP_GCMCCM_SetHeaderPhase>:
  *         the configuration information for CRYP module(Header & HeaderSize)
  * @param  Timeout Timeout value
  * @retval state
  */
static HAL_StatusTypeDef CRYP_GCMCCM_SetHeaderPhase(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8004298:	b5b0      	push	{r4, r5, r7, lr}
 800429a:	b092      	sub	sp, #72	; 0x48
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
  uint32_t loopcounter;
  uint32_t size_in_bytes;
  uint32_t tmp;
  uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U,  /* 32-bit data type */
 80042a2:	4b8c      	ldr	r3, [pc, #560]	; (80044d4 <CRYP_GCMCCM_SetHeaderPhase+0x23c>)
 80042a4:	f107 040c 	add.w	r4, r7, #12
 80042a8:	461d      	mov	r5, r3
 80042aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80042ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80042ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80042b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80042b2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80042b6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                       0x0U, 0x0000FF00U, 0x0000FFFFU, 0xFF00FFFFU,  /* 16-bit data type */
                       0x0U, 0x000000FFU, 0x0000FFFFU, 0x00FFFFFFU}; /*  8-bit data type */

  /***************************** Header phase for GCM/GMAC or CCM *********************************/
  if (hcryp->Init.HeaderWidthUnit == CRYP_HEADERWIDTHUNIT_WORD)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d104      	bne.n	80042cc <CRYP_GCMCCM_SetHeaderPhase+0x34>
  {
    size_in_bytes = hcryp->Init.HeaderSize * 4U;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	69db      	ldr	r3, [r3, #28]
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	643b      	str	r3, [r7, #64]	; 0x40
 80042ca:	e002      	b.n	80042d2 <CRYP_GCMCCM_SetHeaderPhase+0x3a>
  }
  else
  {
    size_in_bytes = hcryp->Init.HeaderSize;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	69db      	ldr	r3, [r3, #28]
 80042d0:	643b      	str	r3, [r7, #64]	; 0x40
  }

  if ((size_in_bytes != 0U))
 80042d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	f000 8192 	beq.w	80045fe <CRYP_GCMCCM_SetHeaderPhase+0x366>
  {
    /* Select header phase */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80042ec:	601a      	str	r2, [r3, #0]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f042 0201 	orr.w	r2, r2, #1
 80042fc:	601a      	str	r2, [r3, #0]

    /* If size_in_bytes is a multiple of blocks (a multiple of four 32-bits words ) */
    if ((size_in_bytes % 16U) == 0U)
 80042fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004300:	f003 030f 	and.w	r3, r3, #15
 8004304:	2b00      	cmp	r3, #0
 8004306:	d17a      	bne.n	80043fe <CRYP_GCMCCM_SetHeaderPhase+0x166>
    {
      /*  No padding */
      for (loopcounter = 0U; (loopcounter < (size_in_bytes / 4U)); loopcounter += 4U)
 8004308:	2300      	movs	r3, #0
 800430a:	647b      	str	r3, [r7, #68]	; 0x44
 800430c:	e071      	b.n	80043f2 <CRYP_GCMCCM_SetHeaderPhase+0x15a>
      {
        /* Write the input block in the data input register */
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	699a      	ldr	r2, [r3, #24]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004316:	b29b      	uxth	r3, r3
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	441a      	add	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6812      	ldr	r2, [r2, #0]
 8004322:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004328:	b29b      	uxth	r3, r3
 800432a:	3301      	adds	r3, #1
 800432c:	b29a      	uxth	r2, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	879a      	strh	r2, [r3, #60]	; 0x3c
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	699a      	ldr	r2, [r3, #24]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800433a:	b29b      	uxth	r3, r3
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	441a      	add	r2, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	6812      	ldr	r2, [r2, #0]
 8004346:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800434c:	b29b      	uxth	r3, r3
 800434e:	3301      	adds	r3, #1
 8004350:	b29a      	uxth	r2, r3
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	879a      	strh	r2, [r3, #60]	; 0x3c
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	699a      	ldr	r2, [r3, #24]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800435e:	b29b      	uxth	r3, r3
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	441a      	add	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6812      	ldr	r2, [r2, #0]
 800436a:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004370:	b29b      	uxth	r3, r3
 8004372:	3301      	adds	r3, #1
 8004374:	b29a      	uxth	r2, r3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	879a      	strh	r2, [r3, #60]	; 0x3c
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	699a      	ldr	r2, [r3, #24]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004382:	b29b      	uxth	r3, r3
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	441a      	add	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	6812      	ldr	r2, [r2, #0]
 800438e:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004394:	b29b      	uxth	r3, r3
 8004396:	3301      	adds	r3, #1
 8004398:	b29a      	uxth	r2, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	879a      	strh	r2, [r3, #60]	; 0x3c

        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 800439e:	6839      	ldr	r1, [r7, #0]
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f000 f94f 	bl	8004644 <CRYP_WaitOnCCFlag>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d017      	beq.n	80043dc <CRYP_GCMCCM_SetHeaderPhase+0x144>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f022 0201 	bic.w	r2, r2, #1
 80043ba:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c0:	f043 0210 	orr.w	r2, r3, #16
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	655a      	str	r2, [r3, #84]	; 0x54
          hcryp->State = HAL_CRYP_STATE_READY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e12e      	b.n	800463a <CRYP_GCMCCM_SetHeaderPhase+0x3a2>
        }
        /* Clear CCF flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80043ea:	601a      	str	r2, [r3, #0]
      for (loopcounter = 0U; (loopcounter < (size_in_bytes / 4U)); loopcounter += 4U)
 80043ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043ee:	3304      	adds	r3, #4
 80043f0:	647b      	str	r3, [r7, #68]	; 0x44
 80043f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043f4:	089b      	lsrs	r3, r3, #2
 80043f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d388      	bcc.n	800430e <CRYP_GCMCCM_SetHeaderPhase+0x76>
 80043fc:	e11c      	b.n	8004638 <CRYP_GCMCCM_SetHeaderPhase+0x3a0>
      }
    }
    else
    {
      /* Write header block in the IN FIFO without last block */
      for (loopcounter = 0U; (loopcounter < ((size_in_bytes / 16U) * 4U)); loopcounter += 4U)
 80043fe:	2300      	movs	r3, #0
 8004400:	647b      	str	r3, [r7, #68]	; 0x44
 8004402:	e074      	b.n	80044ee <CRYP_GCMCCM_SetHeaderPhase+0x256>
      {
        /* Write the input block in the data input register */
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	699a      	ldr	r2, [r3, #24]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800440c:	b29b      	uxth	r3, r3
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	441a      	add	r2, r3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	6812      	ldr	r2, [r2, #0]
 8004418:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800441e:	b29b      	uxth	r3, r3
 8004420:	3301      	adds	r3, #1
 8004422:	b29a      	uxth	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	879a      	strh	r2, [r3, #60]	; 0x3c
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	699a      	ldr	r2, [r3, #24]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004430:	b29b      	uxth	r3, r3
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	441a      	add	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	6812      	ldr	r2, [r2, #0]
 800443c:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004442:	b29b      	uxth	r3, r3
 8004444:	3301      	adds	r3, #1
 8004446:	b29a      	uxth	r2, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	879a      	strh	r2, [r3, #60]	; 0x3c
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	699a      	ldr	r2, [r3, #24]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004454:	b29b      	uxth	r3, r3
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	441a      	add	r2, r3
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	6812      	ldr	r2, [r2, #0]
 8004460:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004466:	b29b      	uxth	r3, r3
 8004468:	3301      	adds	r3, #1
 800446a:	b29a      	uxth	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	879a      	strh	r2, [r3, #60]	; 0x3c
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	699a      	ldr	r2, [r3, #24]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004478:	b29b      	uxth	r3, r3
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	441a      	add	r2, r3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	6812      	ldr	r2, [r2, #0]
 8004484:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800448a:	b29b      	uxth	r3, r3
 800448c:	3301      	adds	r3, #1
 800448e:	b29a      	uxth	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	879a      	strh	r2, [r3, #60]	; 0x3c

        if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 8004494:	6839      	ldr	r1, [r7, #0]
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f8d4 	bl	8004644 <CRYP_WaitOnCCFlag>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d01a      	beq.n	80044d8 <CRYP_GCMCCM_SetHeaderPhase+0x240>
        {
          /* Disable the CRYP peripheral clock */
          __HAL_CRYP_DISABLE(hcryp);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f022 0201 	bic.w	r2, r2, #1
 80044b0:	601a      	str	r2, [r3, #0]

          /* Change state */
          hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044b6:	f043 0210 	orr.w	r2, r3, #16
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	655a      	str	r2, [r3, #84]	; 0x54
          hcryp->State = HAL_CRYP_STATE_READY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hcryp);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e0b3      	b.n	800463a <CRYP_GCMCCM_SetHeaderPhase+0x3a2>
 80044d2:	bf00      	nop
 80044d4:	0800a4dc 	.word	0x0800a4dc
        }
        /* Clear CCF flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80044e6:	601a      	str	r2, [r3, #0]
      for (loopcounter = 0U; (loopcounter < ((size_in_bytes / 16U) * 4U)); loopcounter += 4U)
 80044e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044ea:	3304      	adds	r3, #4
 80044ec:	647b      	str	r3, [r7, #68]	; 0x44
 80044ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044f0:	091b      	lsrs	r3, r3, #4
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d384      	bcc.n	8004404 <CRYP_GCMCCM_SetHeaderPhase+0x16c>
      }
      /* Write last complete words */
      for (loopcounter = 0U; (loopcounter < ((size_in_bytes / 4U) % 4U)); loopcounter++)
 80044fa:	2300      	movs	r3, #0
 80044fc:	647b      	str	r3, [r7, #68]	; 0x44
 80044fe:	e014      	b.n	800452a <CRYP_GCMCCM_SetHeaderPhase+0x292>
      {
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	699a      	ldr	r2, [r3, #24]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004508:	b29b      	uxth	r3, r3
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	441a      	add	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	6812      	ldr	r2, [r2, #0]
 8004514:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800451a:	b29b      	uxth	r3, r3
 800451c:	3301      	adds	r3, #1
 800451e:	b29a      	uxth	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	879a      	strh	r2, [r3, #60]	; 0x3c
      for (loopcounter = 0U; (loopcounter < ((size_in_bytes / 4U) % 4U)); loopcounter++)
 8004524:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004526:	3301      	adds	r3, #1
 8004528:	647b      	str	r3, [r7, #68]	; 0x44
 800452a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800452c:	089b      	lsrs	r3, r3, #2
 800452e:	f003 0303 	and.w	r3, r3, #3
 8004532:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004534:	429a      	cmp	r2, r3
 8004536:	d3e3      	bcc.n	8004500 <CRYP_GCMCCM_SetHeaderPhase+0x268>
      }
      /* If the header size is a multiple of words */
      if ((size_in_bytes % 4U) == 0U)
 8004538:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800453a:	f003 0303 	and.w	r3, r3, #3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10b      	bne.n	800455a <CRYP_GCMCCM_SetHeaderPhase+0x2c2>
      {
        /* Pad the data with zeros to have a complete block */
        while (loopcounter < 4U)
 8004542:	e006      	b.n	8004552 <CRYP_GCMCCM_SetHeaderPhase+0x2ba>
        {
          hcryp->Instance->DINR = 0x0U;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	2200      	movs	r2, #0
 800454a:	609a      	str	r2, [r3, #8]
          loopcounter++;
 800454c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800454e:	3301      	adds	r3, #1
 8004550:	647b      	str	r3, [r7, #68]	; 0x44
        while (loopcounter < 4U)
 8004552:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004554:	2b03      	cmp	r3, #3
 8004556:	d9f5      	bls.n	8004544 <CRYP_GCMCCM_SetHeaderPhase+0x2ac>
 8004558:	e029      	b.n	80045ae <CRYP_GCMCCM_SetHeaderPhase+0x316>
        }
      }
      else
      {
         /* Enter last bytes, padded with zeros */
         tmp =  *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	699a      	ldr	r2, [r3, #24]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004562:	b29b      	uxth	r3, r3
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	4413      	add	r3, r2
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	63fb      	str	r3, [r7, #60]	; 0x3c
         tmp &= mask[(hcryp->Init.DataType * 2U) + (size_in_bytes % 4U)];
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	005a      	lsls	r2, r3, #1
 8004572:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004574:	f003 0303 	and.w	r3, r3, #3
 8004578:	4413      	add	r3, r2
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	3348      	adds	r3, #72	; 0x48
 800457e:	443b      	add	r3, r7
 8004580:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8004584:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004586:	4013      	ands	r3, r2
 8004588:	63fb      	str	r3, [r7, #60]	; 0x3c
         hcryp->Instance->DINR = tmp;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004590:	609a      	str	r2, [r3, #8]
         loopcounter++;
 8004592:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004594:	3301      	adds	r3, #1
 8004596:	647b      	str	r3, [r7, #68]	; 0x44
         /* Pad the data with zeros to have a complete block */
         while (loopcounter < 4U)
 8004598:	e006      	b.n	80045a8 <CRYP_GCMCCM_SetHeaderPhase+0x310>
         {
           hcryp->Instance->DINR = 0x0U;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	2200      	movs	r2, #0
 80045a0:	609a      	str	r2, [r3, #8]
           loopcounter++;
 80045a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045a4:	3301      	adds	r3, #1
 80045a6:	647b      	str	r3, [r7, #68]	; 0x44
         while (loopcounter < 4U)
 80045a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045aa:	2b03      	cmp	r3, #3
 80045ac:	d9f5      	bls.n	800459a <CRYP_GCMCCM_SetHeaderPhase+0x302>
         }
      }

      if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK)
 80045ae:	6839      	ldr	r1, [r7, #0]
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f000 f847 	bl	8004644 <CRYP_WaitOnCCFlag>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d017      	beq.n	80045ec <CRYP_GCMCCM_SetHeaderPhase+0x354>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f022 0201 	bic.w	r2, r2, #1
 80045ca:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045d0:	f043 0210 	orr.w	r2, r3, #16
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	655a      	str	r2, [r3, #84]	; 0x54
        hcryp->State = HAL_CRYP_STATE_READY;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e026      	b.n	800463a <CRYP_GCMCCM_SetHeaderPhase+0x3a2>
      }
      /* Clear CCF flag */
      __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80045fa:	601a      	str	r2, [r3, #0]
 80045fc:	e01c      	b.n	8004638 <CRYP_GCMCCM_SetHeaderPhase+0x3a0>
    }
  }
  else
  {
    /*Workaround 1: only AES, before re-enabling the peripheral, datatype can be configured.*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE, hcryp->Init.DataType);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f023 0106 	bic.w	r1, r3, #6
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685a      	ldr	r2, [r3, #4]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	430a      	orrs	r2, r1
 8004612:	601a      	str	r2, [r3, #0]

    /* Select header phase */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004626:	601a      	str	r2, [r3, #0]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f042 0201 	orr.w	r2, r2, #1
 8004636:	601a      	str	r2, [r3, #0]
  }
  /* Return function status */
  return HAL_OK;
 8004638:	2300      	movs	r3, #0
}
 800463a:	4618      	mov	r0, r3
 800463c:	3748      	adds	r7, #72	; 0x48
 800463e:	46bd      	mov	sp, r7
 8004640:	bdb0      	pop	{r4, r5, r7, pc}
 8004642:	bf00      	nop

08004644 <CRYP_WaitOnCCFlag>:
  * @param  Timeout Timeout duration.
  * @note   This function can only be used in thread mode.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnCCFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b084      	sub	sp, #16
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 800464e:	f7fe fd2b 	bl	80030a8 <HAL_GetTick>
 8004652:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 8004654:	e010      	b.n	8004678 <CRYP_WaitOnCCFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800465c:	d00c      	beq.n	8004678 <CRYP_WaitOnCCFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800465e:	f7fe fd23 	bl	80030a8 <HAL_GetTick>
 8004662:	4602      	mov	r2, r0
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	1ad3      	subs	r3, r2, r3
 8004668:	683a      	ldr	r2, [r7, #0]
 800466a:	429a      	cmp	r2, r3
 800466c:	d302      	bcc.n	8004674 <CRYP_WaitOnCCFlag+0x30>
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d101      	bne.n	8004678 <CRYP_WaitOnCCFlag+0x34>
      {
        return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e007      	b.n	8004688 <CRYP_WaitOnCCFlag+0x44>
  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f003 0301 	and.w	r3, r3, #1
 8004682:	2b00      	cmp	r3, #0
 8004684:	d0e7      	beq.n	8004656 <CRYP_WaitOnCCFlag+0x12>
      }
    }
  }
  return HAL_OK;
 8004686:	2300      	movs	r3, #0
}
 8004688:	4618      	mov	r0, r3
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d101      	bne.n	80046a2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e08e      	b.n	80047c0 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	461a      	mov	r2, r3
 80046a8:	4b47      	ldr	r3, [pc, #284]	; (80047c8 <HAL_DMA_Init+0x138>)
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d80f      	bhi.n	80046ce <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	461a      	mov	r2, r3
 80046b4:	4b45      	ldr	r3, [pc, #276]	; (80047cc <HAL_DMA_Init+0x13c>)
 80046b6:	4413      	add	r3, r2
 80046b8:	4a45      	ldr	r2, [pc, #276]	; (80047d0 <HAL_DMA_Init+0x140>)
 80046ba:	fba2 2303 	umull	r2, r3, r2, r3
 80046be:	091b      	lsrs	r3, r3, #4
 80046c0:	009a      	lsls	r2, r3, #2
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4a42      	ldr	r2, [pc, #264]	; (80047d4 <HAL_DMA_Init+0x144>)
 80046ca:	641a      	str	r2, [r3, #64]	; 0x40
 80046cc:	e00e      	b.n	80046ec <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	461a      	mov	r2, r3
 80046d4:	4b40      	ldr	r3, [pc, #256]	; (80047d8 <HAL_DMA_Init+0x148>)
 80046d6:	4413      	add	r3, r2
 80046d8:	4a3d      	ldr	r2, [pc, #244]	; (80047d0 <HAL_DMA_Init+0x140>)
 80046da:	fba2 2303 	umull	r2, r3, r2, r3
 80046de:	091b      	lsrs	r3, r3, #4
 80046e0:	009a      	lsls	r2, r3, #2
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4a3c      	ldr	r2, [pc, #240]	; (80047dc <HAL_DMA_Init+0x14c>)
 80046ea:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2202      	movs	r2, #2
 80046f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	6812      	ldr	r2, [r2, #0]
 80046fe:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004706:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	6819      	ldr	r1, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	689a      	ldr	r2, [r3, #8]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	431a      	orrs	r2, r3
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	691b      	ldr	r3, [r3, #16]
 800471c:	431a      	orrs	r2, r3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	431a      	orrs	r2, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	699b      	ldr	r3, [r3, #24]
 8004728:	431a      	orrs	r2, r3
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	69db      	ldr	r3, [r3, #28]
 800472e:	431a      	orrs	r2, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6a1b      	ldr	r3, [r3, #32]
 8004734:	431a      	orrs	r2, r3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	430a      	orrs	r2, r1
 800473c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f000 fabc 	bl	8004cbc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800474c:	d102      	bne.n	8004754 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	685a      	ldr	r2, [r3, #4]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800475c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004760:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800476a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d010      	beq.n	8004796 <HAL_DMA_Init+0x106>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	2b04      	cmp	r3, #4
 800477a:	d80c      	bhi.n	8004796 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	f000 fae5 	bl	8004d4c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004786:	2200      	movs	r2, #0
 8004788:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004792:	605a      	str	r2, [r3, #4]
 8004794:	e008      	b.n	80047a8 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3708      	adds	r7, #8
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	40020407 	.word	0x40020407
 80047cc:	bffdfff8 	.word	0xbffdfff8
 80047d0:	cccccccd 	.word	0xcccccccd
 80047d4:	40020000 	.word	0x40020000
 80047d8:	bffdfbf8 	.word	0xbffdfbf8
 80047dc:	40020400 	.word	0x40020400

080047e0 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b086      	sub	sp, #24
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	607a      	str	r2, [r7, #4]
 80047ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047ee:	2300      	movs	r3, #0
 80047f0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d101      	bne.n	8004800 <HAL_DMA_Start_IT+0x20>
 80047fc:	2302      	movs	r3, #2
 80047fe:	e069      	b.n	80048d4 <HAL_DMA_Start_IT+0xf4>
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800480e:	b2db      	uxtb	r3, r3
 8004810:	2b01      	cmp	r3, #1
 8004812:	d155      	bne.n	80048c0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2202      	movs	r2, #2
 8004818:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2200      	movs	r2, #0
 8004820:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f022 0201 	bic.w	r2, r2, #1
 8004830:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	68b9      	ldr	r1, [r7, #8]
 8004838:	68f8      	ldr	r0, [r7, #12]
 800483a:	f000 fa02 	bl	8004c42 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004842:	2b00      	cmp	r3, #0
 8004844:	d008      	beq.n	8004858 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f042 020e 	orr.w	r2, r2, #14
 8004854:	601a      	str	r2, [r3, #0]
 8004856:	e00f      	b.n	8004878 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f022 0204 	bic.w	r2, r2, #4
 8004866:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f042 020a 	orr.w	r2, r2, #10
 8004876:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d007      	beq.n	8004896 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004890:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004894:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800489a:	2b00      	cmp	r3, #0
 800489c:	d007      	beq.n	80048ae <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048ac:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f042 0201 	orr.w	r2, r2, #1
 80048bc:	601a      	str	r2, [r3, #0]
 80048be:	e008      	b.n	80048d2 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2280      	movs	r2, #128	; 0x80
 80048c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80048d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3718      	adds	r7, #24
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80048dc:	b480      	push	{r7}
 80048de:	b083      	sub	sp, #12
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d101      	bne.n	80048ee <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e04f      	b.n	800498e <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d008      	beq.n	800490c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2204      	movs	r2, #4
 80048fe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e040      	b.n	800498e <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f022 020e 	bic.w	r2, r2, #14
 800491a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004926:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800492a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f022 0201 	bic.w	r2, r2, #1
 800493a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004940:	f003 021c 	and.w	r2, r3, #28
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004948:	2101      	movs	r1, #1
 800494a:	fa01 f202 	lsl.w	r2, r1, r2
 800494e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004958:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00c      	beq.n	800497c <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800496c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004970:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800497a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 800498c:	2300      	movs	r3, #0
}
 800498e:	4618      	mov	r0, r3
 8004990:	370c      	adds	r7, #12
 8004992:	46bd      	mov	sp, r7
 8004994:	bc80      	pop	{r7}
 8004996:	4770      	bx	lr

08004998 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049a0:	2300      	movs	r3, #0
 80049a2:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d005      	beq.n	80049bc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2204      	movs	r2, #4
 80049b4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	73fb      	strb	r3, [r7, #15]
 80049ba:	e047      	b.n	8004a4c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f022 020e 	bic.w	r2, r2, #14
 80049ca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f022 0201 	bic.w	r2, r2, #1
 80049da:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049f0:	f003 021c 	and.w	r2, r3, #28
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f8:	2101      	movs	r1, #1
 80049fa:	fa01 f202 	lsl.w	r2, r1, r2
 80049fe:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004a08:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00c      	beq.n	8004a2c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a20:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004a2a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d003      	beq.n	8004a4c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	4798      	blx	r3
    }
  }
  return status;
 8004a4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3710      	adds	r7, #16
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
	...

08004a58 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b084      	sub	sp, #16
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a74:	f003 031c 	and.w	r3, r3, #28
 8004a78:	2204      	movs	r2, #4
 8004a7a:	409a      	lsls	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	4013      	ands	r3, r2
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d027      	beq.n	8004ad4 <HAL_DMA_IRQHandler+0x7c>
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	f003 0304 	and.w	r3, r3, #4
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d022      	beq.n	8004ad4 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 0320 	and.w	r3, r3, #32
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d107      	bne.n	8004aac <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f022 0204 	bic.w	r2, r2, #4
 8004aaa:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ab0:	f003 021c 	and.w	r2, r3, #28
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab8:	2104      	movs	r1, #4
 8004aba:	fa01 f202 	lsl.w	r2, r1, r2
 8004abe:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	f000 8081 	beq.w	8004bcc <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004ad2:	e07b      	b.n	8004bcc <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ad8:	f003 031c 	and.w	r3, r3, #28
 8004adc:	2202      	movs	r2, #2
 8004ade:	409a      	lsls	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d03d      	beq.n	8004b64 <HAL_DMA_IRQHandler+0x10c>
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	f003 0302 	and.w	r3, r3, #2
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d038      	beq.n	8004b64 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0320 	and.w	r3, r3, #32
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d10b      	bne.n	8004b18 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f022 020a 	bic.w	r2, r2, #10
 8004b0e:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	4b2e      	ldr	r3, [pc, #184]	; (8004bd8 <HAL_DMA_IRQHandler+0x180>)
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d909      	bls.n	8004b38 <HAL_DMA_IRQHandler+0xe0>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b28:	f003 031c 	and.w	r3, r3, #28
 8004b2c:	4a2b      	ldr	r2, [pc, #172]	; (8004bdc <HAL_DMA_IRQHandler+0x184>)
 8004b2e:	2102      	movs	r1, #2
 8004b30:	fa01 f303 	lsl.w	r3, r1, r3
 8004b34:	6053      	str	r3, [r2, #4]
 8004b36:	e008      	b.n	8004b4a <HAL_DMA_IRQHandler+0xf2>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b3c:	f003 031c 	and.w	r3, r3, #28
 8004b40:	4a27      	ldr	r2, [pc, #156]	; (8004be0 <HAL_DMA_IRQHandler+0x188>)
 8004b42:	2102      	movs	r1, #2
 8004b44:	fa01 f303 	lsl.w	r3, r1, r3
 8004b48:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d038      	beq.n	8004bcc <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004b62:	e033      	b.n	8004bcc <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b68:	f003 031c 	and.w	r3, r3, #28
 8004b6c:	2208      	movs	r2, #8
 8004b6e:	409a      	lsls	r2, r3
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	4013      	ands	r3, r2
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d02a      	beq.n	8004bce <HAL_DMA_IRQHandler+0x176>
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	f003 0308 	and.w	r3, r3, #8
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d025      	beq.n	8004bce <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f022 020e 	bic.w	r2, r2, #14
 8004b90:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b96:	f003 021c 	and.w	r2, r3, #28
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9e:	2101      	movs	r1, #1
 8004ba0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ba4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d004      	beq.n	8004bce <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004bcc:	bf00      	nop
 8004bce:	bf00      	nop
}
 8004bd0:	3710      	adds	r7, #16
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	40020080 	.word	0x40020080
 8004bdc:	40020400 	.word	0x40020400
 8004be0:	40020000 	.word	0x40020000

08004be4 <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b085      	sub	sp, #20
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d103      	bne.n	8004c00 <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	72fb      	strb	r3, [r7, #11]
    return status;
 8004bfc:	7afb      	ldrb	r3, [r7, #11]
 8004bfe:	e01b      	b.n	8004c38 <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	f003 0310 	and.w	r3, r3, #16
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d00d      	beq.n	8004c2e <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d004      	beq.n	8004c26 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c22:	60fb      	str	r3, [r7, #12]
 8004c24:	e003      	b.n	8004c2e <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004c2c:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	601a      	str	r2, [r3, #0]

  return status;
 8004c36:	7afb      	ldrb	r3, [r7, #11]
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3714      	adds	r7, #20
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bc80      	pop	{r7}
 8004c40:	4770      	bx	lr

08004c42 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c42:	b480      	push	{r7}
 8004c44:	b085      	sub	sp, #20
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	60f8      	str	r0, [r7, #12]
 8004c4a:	60b9      	str	r1, [r7, #8]
 8004c4c:	607a      	str	r2, [r7, #4]
 8004c4e:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004c58:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d004      	beq.n	8004c6c <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004c6a:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c70:	f003 021c 	and.w	r2, r3, #28
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c78:	2101      	movs	r1, #1
 8004c7a:	fa01 f202 	lsl.w	r2, r1, r2
 8004c7e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	683a      	ldr	r2, [r7, #0]
 8004c86:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	2b10      	cmp	r3, #16
 8004c8e:	d108      	bne.n	8004ca2 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	68ba      	ldr	r2, [r7, #8]
 8004c9e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004ca0:	e007      	b.n	8004cb2 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	68ba      	ldr	r2, [r7, #8]
 8004ca8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	60da      	str	r2, [r3, #12]
}
 8004cb2:	bf00      	nop
 8004cb4:	3714      	adds	r7, #20
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bc80      	pop	{r7}
 8004cba:	4770      	bx	lr

08004cbc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b085      	sub	sp, #20
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	461a      	mov	r2, r3
 8004cca:	4b1c      	ldr	r3, [pc, #112]	; (8004d3c <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d813      	bhi.n	8004cf8 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cd4:	089b      	lsrs	r3, r3, #2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004cdc:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	3b08      	subs	r3, #8
 8004cec:	4a14      	ldr	r2, [pc, #80]	; (8004d40 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004cee:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf2:	091b      	lsrs	r3, r3, #4
 8004cf4:	60fb      	str	r3, [r7, #12]
 8004cf6:	e011      	b.n	8004d1c <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cfc:	089b      	lsrs	r3, r3, #2
 8004cfe:	009a      	lsls	r2, r3, #2
 8004d00:	4b10      	ldr	r3, [pc, #64]	; (8004d44 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8004d02:	4413      	add	r3, r2
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	3b08      	subs	r3, #8
 8004d10:	4a0b      	ldr	r2, [pc, #44]	; (8004d40 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004d12:	fba2 2303 	umull	r2, r3, r2, r3
 8004d16:	091b      	lsrs	r3, r3, #4
 8004d18:	3307      	adds	r3, #7
 8004d1a:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a0a      	ldr	r2, [pc, #40]	; (8004d48 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8004d20:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f003 031f 	and.w	r3, r3, #31
 8004d28:	2201      	movs	r2, #1
 8004d2a:	409a      	lsls	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004d30:	bf00      	nop
 8004d32:	3714      	adds	r7, #20
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bc80      	pop	{r7}
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	40020407 	.word	0x40020407
 8004d40:	cccccccd 	.word	0xcccccccd
 8004d44:	4002081c 	.word	0x4002081c
 8004d48:	40020880 	.word	0x40020880

08004d4c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b085      	sub	sp, #20
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d5c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004d5e:	68fa      	ldr	r2, [r7, #12]
 8004d60:	4b0a      	ldr	r3, [pc, #40]	; (8004d8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004d62:	4413      	add	r3, r2
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	461a      	mov	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4a08      	ldr	r2, [pc, #32]	; (8004d90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004d70:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	3b01      	subs	r3, #1
 8004d76:	f003 0303 	and.w	r3, r3, #3
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	409a      	lsls	r2, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004d82:	bf00      	nop
 8004d84:	3714      	adds	r7, #20
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bc80      	pop	{r7}
 8004d8a:	4770      	bx	lr
 8004d8c:	1000823f 	.word	0x1000823f
 8004d90:	40020940 	.word	0x40020940

08004d94 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b087      	sub	sp, #28
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
 8004d9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004da2:	e140      	b.n	8005026 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	2101      	movs	r1, #1
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	fa01 f303 	lsl.w	r3, r1, r3
 8004db0:	4013      	ands	r3, r2
 8004db2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	f000 8132 	beq.w	8005020 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	f003 0303 	and.w	r3, r3, #3
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d005      	beq.n	8004dd4 <HAL_GPIO_Init+0x40>
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	f003 0303 	and.w	r3, r3, #3
 8004dd0:	2b02      	cmp	r3, #2
 8004dd2:	d130      	bne.n	8004e36 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	005b      	lsls	r3, r3, #1
 8004dde:	2203      	movs	r2, #3
 8004de0:	fa02 f303 	lsl.w	r3, r2, r3
 8004de4:	43db      	mvns	r3, r3
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	4013      	ands	r3, r2
 8004dea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	68da      	ldr	r2, [r3, #12]
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	005b      	lsls	r3, r3, #1
 8004df4:	fa02 f303 	lsl.w	r3, r2, r3
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	693a      	ldr	r2, [r7, #16]
 8004e02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e12:	43db      	mvns	r3, r3
 8004e14:	693a      	ldr	r2, [r7, #16]
 8004e16:	4013      	ands	r3, r2
 8004e18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	091b      	lsrs	r3, r3, #4
 8004e20:	f003 0201 	and.w	r2, r3, #1
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2a:	693a      	ldr	r2, [r7, #16]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	693a      	ldr	r2, [r7, #16]
 8004e34:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	f003 0303 	and.w	r3, r3, #3
 8004e3e:	2b03      	cmp	r3, #3
 8004e40:	d017      	beq.n	8004e72 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	005b      	lsls	r3, r3, #1
 8004e4c:	2203      	movs	r2, #3
 8004e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e52:	43db      	mvns	r3, r3
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	4013      	ands	r3, r2
 8004e58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	689a      	ldr	r2, [r3, #8]
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	fa02 f303 	lsl.w	r3, r2, r3
 8004e66:	693a      	ldr	r2, [r7, #16]
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	693a      	ldr	r2, [r7, #16]
 8004e70:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f003 0303 	and.w	r3, r3, #3
 8004e7a:	2b02      	cmp	r3, #2
 8004e7c:	d123      	bne.n	8004ec6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	08da      	lsrs	r2, r3, #3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	3208      	adds	r2, #8
 8004e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	f003 0307 	and.w	r3, r3, #7
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	220f      	movs	r2, #15
 8004e96:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9a:	43db      	mvns	r3, r3
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	691a      	ldr	r2, [r3, #16]
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	f003 0307 	and.w	r3, r3, #7
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb2:	693a      	ldr	r2, [r7, #16]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	08da      	lsrs	r2, r3, #3
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	3208      	adds	r2, #8
 8004ec0:	6939      	ldr	r1, [r7, #16]
 8004ec2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	005b      	lsls	r3, r3, #1
 8004ed0:	2203      	movs	r2, #3
 8004ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed6:	43db      	mvns	r3, r3
 8004ed8:	693a      	ldr	r2, [r7, #16]
 8004eda:	4013      	ands	r3, r2
 8004edc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f003 0203 	and.w	r2, r3, #3
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	fa02 f303 	lsl.w	r3, r2, r3
 8004eee:	693a      	ldr	r2, [r7, #16]
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	693a      	ldr	r2, [r7, #16]
 8004ef8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	f000 808c 	beq.w	8005020 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004f08:	4a4e      	ldr	r2, [pc, #312]	; (8005044 <HAL_GPIO_Init+0x2b0>)
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	089b      	lsrs	r3, r3, #2
 8004f0e:	3302      	adds	r3, #2
 8004f10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	f003 0303 	and.w	r3, r3, #3
 8004f1c:	009b      	lsls	r3, r3, #2
 8004f1e:	2207      	movs	r2, #7
 8004f20:	fa02 f303 	lsl.w	r3, r2, r3
 8004f24:	43db      	mvns	r3, r3
 8004f26:	693a      	ldr	r2, [r7, #16]
 8004f28:	4013      	ands	r3, r2
 8004f2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004f32:	d00d      	beq.n	8004f50 <HAL_GPIO_Init+0x1bc>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a44      	ldr	r2, [pc, #272]	; (8005048 <HAL_GPIO_Init+0x2b4>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d007      	beq.n	8004f4c <HAL_GPIO_Init+0x1b8>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a43      	ldr	r2, [pc, #268]	; (800504c <HAL_GPIO_Init+0x2b8>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d101      	bne.n	8004f48 <HAL_GPIO_Init+0x1b4>
 8004f44:	2302      	movs	r3, #2
 8004f46:	e004      	b.n	8004f52 <HAL_GPIO_Init+0x1be>
 8004f48:	2307      	movs	r3, #7
 8004f4a:	e002      	b.n	8004f52 <HAL_GPIO_Init+0x1be>
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e000      	b.n	8004f52 <HAL_GPIO_Init+0x1be>
 8004f50:	2300      	movs	r3, #0
 8004f52:	697a      	ldr	r2, [r7, #20]
 8004f54:	f002 0203 	and.w	r2, r2, #3
 8004f58:	0092      	lsls	r2, r2, #2
 8004f5a:	4093      	lsls	r3, r2
 8004f5c:	693a      	ldr	r2, [r7, #16]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004f62:	4938      	ldr	r1, [pc, #224]	; (8005044 <HAL_GPIO_Init+0x2b0>)
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	089b      	lsrs	r3, r3, #2
 8004f68:	3302      	adds	r3, #2
 8004f6a:	693a      	ldr	r2, [r7, #16]
 8004f6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004f70:	4b37      	ldr	r3, [pc, #220]	; (8005050 <HAL_GPIO_Init+0x2bc>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	43db      	mvns	r3, r3
 8004f7a:	693a      	ldr	r2, [r7, #16]
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d003      	beq.n	8004f94 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8004f8c:	693a      	ldr	r2, [r7, #16]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004f94:	4a2e      	ldr	r2, [pc, #184]	; (8005050 <HAL_GPIO_Init+0x2bc>)
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004f9a:	4b2d      	ldr	r3, [pc, #180]	; (8005050 <HAL_GPIO_Init+0x2bc>)
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	43db      	mvns	r3, r3
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d003      	beq.n	8004fbe <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8004fb6:	693a      	ldr	r2, [r7, #16]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004fbe:	4a24      	ldr	r2, [pc, #144]	; (8005050 <HAL_GPIO_Init+0x2bc>)
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8004fc4:	4b22      	ldr	r3, [pc, #136]	; (8005050 <HAL_GPIO_Init+0x2bc>)
 8004fc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004fca:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	43db      	mvns	r3, r3
 8004fd0:	693a      	ldr	r2, [r7, #16]
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d003      	beq.n	8004fea <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8004fea:	4a19      	ldr	r2, [pc, #100]	; (8005050 <HAL_GPIO_Init+0x2bc>)
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8004ff2:	4b17      	ldr	r3, [pc, #92]	; (8005050 <HAL_GPIO_Init+0x2bc>)
 8004ff4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ff8:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	43db      	mvns	r3, r3
 8004ffe:	693a      	ldr	r2, [r7, #16]
 8005000:	4013      	ands	r3, r2
 8005002:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800500c:	2b00      	cmp	r3, #0
 800500e:	d003      	beq.n	8005018 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005010:	693a      	ldr	r2, [r7, #16]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	4313      	orrs	r3, r2
 8005016:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8005018:	4a0d      	ldr	r2, [pc, #52]	; (8005050 <HAL_GPIO_Init+0x2bc>)
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	3301      	adds	r3, #1
 8005024:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	fa22 f303 	lsr.w	r3, r2, r3
 8005030:	2b00      	cmp	r3, #0
 8005032:	f47f aeb7 	bne.w	8004da4 <HAL_GPIO_Init+0x10>
  }
}
 8005036:	bf00      	nop
 8005038:	bf00      	nop
 800503a:	371c      	adds	r7, #28
 800503c:	46bd      	mov	sp, r7
 800503e:	bc80      	pop	{r7}
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	40010000 	.word	0x40010000
 8005048:	48000400 	.word	0x48000400
 800504c:	48000800 	.word	0x48000800
 8005050:	58000800 	.word	0x58000800

08005054 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	460b      	mov	r3, r1
 800505e:	807b      	strh	r3, [r7, #2]
 8005060:	4613      	mov	r3, r2
 8005062:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005064:	787b      	ldrb	r3, [r7, #1]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d003      	beq.n	8005072 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800506a:	887a      	ldrh	r2, [r7, #2]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005070:	e002      	b.n	8005078 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005072:	887a      	ldrh	r2, [r7, #2]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005078:	bf00      	nop
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	bc80      	pop	{r7}
 8005080:	4770      	bx	lr
	...

08005084 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b082      	sub	sp, #8
 8005088:	af00      	add	r7, sp, #0
 800508a:	4603      	mov	r3, r0
 800508c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800508e:	4b08      	ldr	r3, [pc, #32]	; (80050b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005090:	68da      	ldr	r2, [r3, #12]
 8005092:	88fb      	ldrh	r3, [r7, #6]
 8005094:	4013      	ands	r3, r2
 8005096:	2b00      	cmp	r3, #0
 8005098:	d006      	beq.n	80050a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800509a:	4a05      	ldr	r2, [pc, #20]	; (80050b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800509c:	88fb      	ldrh	r3, [r7, #6]
 800509e:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80050a0:	88fb      	ldrh	r3, [r7, #6]
 80050a2:	4618      	mov	r0, r3
 80050a4:	f7fb fdf2 	bl	8000c8c <HAL_GPIO_EXTI_Callback>
  }
}
 80050a8:	bf00      	nop
 80050aa:	3708      	adds	r7, #8
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	58000800 	.word	0x58000800

080050b4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80050b8:	4b04      	ldr	r3, [pc, #16]	; (80050cc <HAL_PWR_EnableBkUpAccess+0x18>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a03      	ldr	r2, [pc, #12]	; (80050cc <HAL_PWR_EnableBkUpAccess+0x18>)
 80050be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050c2:	6013      	str	r3, [r2, #0]
}
 80050c4:	bf00      	nop
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bc80      	pop	{r7}
 80050ca:	4770      	bx	lr
 80050cc:	58000400 	.word	0x58000400

080050d0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80050d0:	b480      	push	{r7}
 80050d2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80050d4:	4b03      	ldr	r3, [pc, #12]	; (80050e4 <HAL_PWREx_GetVoltageRange+0x14>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80050dc:	4618      	mov	r0, r3
 80050de:	46bd      	mov	sp, r7
 80050e0:	bc80      	pop	{r7}
 80050e2:	4770      	bx	lr
 80050e4:	58000400 	.word	0x58000400

080050e8 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 80050e8:	b480      	push	{r7}
 80050ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80050ec:	4b06      	ldr	r3, [pc, #24]	; (8005108 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050f8:	d101      	bne.n	80050fe <LL_PWR_IsEnabledBkUpAccess+0x16>
 80050fa:	2301      	movs	r3, #1
 80050fc:	e000      	b.n	8005100 <LL_PWR_IsEnabledBkUpAccess+0x18>
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	46bd      	mov	sp, r7
 8005104:	bc80      	pop	{r7}
 8005106:	4770      	bx	lr
 8005108:	58000400 	.word	0x58000400

0800510c <LL_RCC_HSE_EnableTcxo>:
{
 800510c:	b480      	push	{r7}
 800510e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005110:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800511a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800511e:	6013      	str	r3, [r2, #0]
}
 8005120:	bf00      	nop
 8005122:	46bd      	mov	sp, r7
 8005124:	bc80      	pop	{r7}
 8005126:	4770      	bx	lr

08005128 <LL_RCC_HSE_DisableTcxo>:
{
 8005128:	b480      	push	{r7}
 800512a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800512c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005136:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800513a:	6013      	str	r3, [r2, #0]
}
 800513c:	bf00      	nop
 800513e:	46bd      	mov	sp, r7
 8005140:	bc80      	pop	{r7}
 8005142:	4770      	bx	lr

08005144 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005144:	b480      	push	{r7}
 8005146:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005148:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005152:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005156:	d101      	bne.n	800515c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005158:	2301      	movs	r3, #1
 800515a:	e000      	b.n	800515e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	46bd      	mov	sp, r7
 8005162:	bc80      	pop	{r7}
 8005164:	4770      	bx	lr

08005166 <LL_RCC_HSE_Enable>:
{
 8005166:	b480      	push	{r7}
 8005168:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800516a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005174:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005178:	6013      	str	r3, [r2, #0]
}
 800517a:	bf00      	nop
 800517c:	46bd      	mov	sp, r7
 800517e:	bc80      	pop	{r7}
 8005180:	4770      	bx	lr

08005182 <LL_RCC_HSE_Disable>:
{
 8005182:	b480      	push	{r7}
 8005184:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005186:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005190:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005194:	6013      	str	r3, [r2, #0]
}
 8005196:	bf00      	nop
 8005198:	46bd      	mov	sp, r7
 800519a:	bc80      	pop	{r7}
 800519c:	4770      	bx	lr

0800519e <LL_RCC_HSE_IsReady>:
{
 800519e:	b480      	push	{r7}
 80051a0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80051a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051ac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80051b0:	d101      	bne.n	80051b6 <LL_RCC_HSE_IsReady+0x18>
 80051b2:	2301      	movs	r3, #1
 80051b4:	e000      	b.n	80051b8 <LL_RCC_HSE_IsReady+0x1a>
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bc80      	pop	{r7}
 80051be:	4770      	bx	lr

080051c0 <LL_RCC_HSI_Enable>:
{
 80051c0:	b480      	push	{r7}
 80051c2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80051c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80051ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051d2:	6013      	str	r3, [r2, #0]
}
 80051d4:	bf00      	nop
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bc80      	pop	{r7}
 80051da:	4770      	bx	lr

080051dc <LL_RCC_HSI_Disable>:
{
 80051dc:	b480      	push	{r7}
 80051de:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80051e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80051ea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051ee:	6013      	str	r3, [r2, #0]
}
 80051f0:	bf00      	nop
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bc80      	pop	{r7}
 80051f6:	4770      	bx	lr

080051f8 <LL_RCC_HSI_IsReady>:
{
 80051f8:	b480      	push	{r7}
 80051fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80051fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005206:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800520a:	d101      	bne.n	8005210 <LL_RCC_HSI_IsReady+0x18>
 800520c:	2301      	movs	r3, #1
 800520e:	e000      	b.n	8005212 <LL_RCC_HSI_IsReady+0x1a>
 8005210:	2300      	movs	r3, #0
}
 8005212:	4618      	mov	r0, r3
 8005214:	46bd      	mov	sp, r7
 8005216:	bc80      	pop	{r7}
 8005218:	4770      	bx	lr

0800521a <LL_RCC_HSI_SetCalibTrimming>:
{
 800521a:	b480      	push	{r7}
 800521c:	b083      	sub	sp, #12
 800521e:	af00      	add	r7, sp, #0
 8005220:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005222:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	061b      	lsls	r3, r3, #24
 8005230:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005234:	4313      	orrs	r3, r2
 8005236:	604b      	str	r3, [r1, #4]
}
 8005238:	bf00      	nop
 800523a:	370c      	adds	r7, #12
 800523c:	46bd      	mov	sp, r7
 800523e:	bc80      	pop	{r7}
 8005240:	4770      	bx	lr

08005242 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8005242:	b480      	push	{r7}
 8005244:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005246:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800524a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800524e:	f003 0302 	and.w	r3, r3, #2
 8005252:	2b02      	cmp	r3, #2
 8005254:	d101      	bne.n	800525a <LL_RCC_LSE_IsReady+0x18>
 8005256:	2301      	movs	r3, #1
 8005258:	e000      	b.n	800525c <LL_RCC_LSE_IsReady+0x1a>
 800525a:	2300      	movs	r3, #0
}
 800525c:	4618      	mov	r0, r3
 800525e:	46bd      	mov	sp, r7
 8005260:	bc80      	pop	{r7}
 8005262:	4770      	bx	lr

08005264 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8005264:	b480      	push	{r7}
 8005266:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005268:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800526c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005270:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005274:	f043 0301 	orr.w	r3, r3, #1
 8005278:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800527c:	bf00      	nop
 800527e:	46bd      	mov	sp, r7
 8005280:	bc80      	pop	{r7}
 8005282:	4770      	bx	lr

08005284 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8005284:	b480      	push	{r7}
 8005286:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005288:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800528c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005290:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005294:	f023 0301 	bic.w	r3, r3, #1
 8005298:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800529c:	bf00      	nop
 800529e:	46bd      	mov	sp, r7
 80052a0:	bc80      	pop	{r7}
 80052a2:	4770      	bx	lr

080052a4 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 80052a4:	b480      	push	{r7}
 80052a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80052a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052b0:	f003 0302 	and.w	r3, r3, #2
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d101      	bne.n	80052bc <LL_RCC_LSI_IsReady+0x18>
 80052b8:	2301      	movs	r3, #1
 80052ba:	e000      	b.n	80052be <LL_RCC_LSI_IsReady+0x1a>
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bc80      	pop	{r7}
 80052c4:	4770      	bx	lr

080052c6 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80052c6:	b480      	push	{r7}
 80052c8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80052ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80052d4:	f043 0301 	orr.w	r3, r3, #1
 80052d8:	6013      	str	r3, [r2, #0]
}
 80052da:	bf00      	nop
 80052dc:	46bd      	mov	sp, r7
 80052de:	bc80      	pop	{r7}
 80052e0:	4770      	bx	lr

080052e2 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80052e2:	b480      	push	{r7}
 80052e4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80052e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80052f0:	f023 0301 	bic.w	r3, r3, #1
 80052f4:	6013      	str	r3, [r2, #0]
}
 80052f6:	bf00      	nop
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bc80      	pop	{r7}
 80052fc:	4770      	bx	lr

080052fe <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80052fe:	b480      	push	{r7}
 8005300:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005302:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0302 	and.w	r3, r3, #2
 800530c:	2b02      	cmp	r3, #2
 800530e:	d101      	bne.n	8005314 <LL_RCC_MSI_IsReady+0x16>
 8005310:	2301      	movs	r3, #1
 8005312:	e000      	b.n	8005316 <LL_RCC_MSI_IsReady+0x18>
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	46bd      	mov	sp, r7
 800531a:	bc80      	pop	{r7}
 800531c:	4770      	bx	lr

0800531e <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 800531e:	b480      	push	{r7}
 8005320:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005322:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 0308 	and.w	r3, r3, #8
 800532c:	2b08      	cmp	r3, #8
 800532e:	d101      	bne.n	8005334 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005330:	2301      	movs	r3, #1
 8005332:	e000      	b.n	8005336 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8005334:	2300      	movs	r3, #0
}
 8005336:	4618      	mov	r0, r3
 8005338:	46bd      	mov	sp, r7
 800533a:	bc80      	pop	{r7}
 800533c:	4770      	bx	lr

0800533e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800533e:	b480      	push	{r7}
 8005340:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8005342:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800534c:	4618      	mov	r0, r3
 800534e:	46bd      	mov	sp, r7
 8005350:	bc80      	pop	{r7}
 8005352:	4770      	bx	lr

08005354 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8005354:	b480      	push	{r7}
 8005356:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005358:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800535c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005360:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8005364:	4618      	mov	r0, r3
 8005366:	46bd      	mov	sp, r7
 8005368:	bc80      	pop	{r7}
 800536a:	4770      	bx	lr

0800536c <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005374:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	021b      	lsls	r3, r3, #8
 8005382:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005386:	4313      	orrs	r3, r2
 8005388:	604b      	str	r3, [r1, #4]
}
 800538a:	bf00      	nop
 800538c:	370c      	adds	r7, #12
 800538e:	46bd      	mov	sp, r7
 8005390:	bc80      	pop	{r7}
 8005392:	4770      	bx	lr

08005394 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8005394:	b480      	push	{r7}
 8005396:	b083      	sub	sp, #12
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800539c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	f023 0203 	bic.w	r2, r3, #3
 80053a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	608b      	str	r3, [r1, #8]
}
 80053b0:	bf00      	nop
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bc80      	pop	{r7}
 80053b8:	4770      	bx	lr

080053ba <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80053ba:	b480      	push	{r7}
 80053bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80053be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	f003 030c 	and.w	r3, r3, #12
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bc80      	pop	{r7}
 80053ce:	4770      	bx	lr

080053d0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80053d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053e2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	608b      	str	r3, [r1, #8]
}
 80053ec:	bf00      	nop
 80053ee:	370c      	adds	r7, #12
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bc80      	pop	{r7}
 80053f4:	4770      	bx	lr

080053f6 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b083      	sub	sp, #12
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80053fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005402:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005406:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800540a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4313      	orrs	r3, r2
 8005412:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005416:	bf00      	nop
 8005418:	370c      	adds	r7, #12
 800541a:	46bd      	mov	sp, r7
 800541c:	bc80      	pop	{r7}
 800541e:	4770      	bx	lr

08005420 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8005420:	b480      	push	{r7}
 8005422:	b083      	sub	sp, #12
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005428:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800542c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005430:	f023 020f 	bic.w	r2, r3, #15
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	091b      	lsrs	r3, r3, #4
 8005438:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800543c:	4313      	orrs	r3, r2
 800543e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005442:	bf00      	nop
 8005444:	370c      	adds	r7, #12
 8005446:	46bd      	mov	sp, r7
 8005448:	bc80      	pop	{r7}
 800544a:	4770      	bx	lr

0800544c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800544c:	b480      	push	{r7}
 800544e:	b083      	sub	sp, #12
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005454:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800545e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	4313      	orrs	r3, r2
 8005466:	608b      	str	r3, [r1, #8]
}
 8005468:	bf00      	nop
 800546a:	370c      	adds	r7, #12
 800546c:	46bd      	mov	sp, r7
 800546e:	bc80      	pop	{r7}
 8005470:	4770      	bx	lr

08005472 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8005472:	b480      	push	{r7}
 8005474:	b083      	sub	sp, #12
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800547a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005484:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	4313      	orrs	r3, r2
 800548c:	608b      	str	r3, [r1, #8]
}
 800548e:	bf00      	nop
 8005490:	370c      	adds	r7, #12
 8005492:	46bd      	mov	sp, r7
 8005494:	bc80      	pop	{r7}
 8005496:	4770      	bx	lr

08005498 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8005498:	b480      	push	{r7}
 800549a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800549c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bc80      	pop	{r7}
 80054ac:	4770      	bx	lr

080054ae <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 80054ae:	b480      	push	{r7}
 80054b0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80054b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054b6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80054ba:	011b      	lsls	r3, r3, #4
 80054bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bc80      	pop	{r7}
 80054c6:	4770      	bx	lr

080054c8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80054c8:	b480      	push	{r7}
 80054ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80054cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	46bd      	mov	sp, r7
 80054da:	bc80      	pop	{r7}
 80054dc:	4770      	bx	lr

080054de <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80054de:	b480      	push	{r7}
 80054e0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80054e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bc80      	pop	{r7}
 80054f2:	4770      	bx	lr

080054f4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80054f4:	b480      	push	{r7}
 80054f6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80054f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005502:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005506:	6013      	str	r3, [r2, #0]
}
 8005508:	bf00      	nop
 800550a:	46bd      	mov	sp, r7
 800550c:	bc80      	pop	{r7}
 800550e:	4770      	bx	lr

08005510 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005510:	b480      	push	{r7}
 8005512:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005514:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800551e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005522:	6013      	str	r3, [r2, #0]
}
 8005524:	bf00      	nop
 8005526:	46bd      	mov	sp, r7
 8005528:	bc80      	pop	{r7}
 800552a:	4770      	bx	lr

0800552c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800552c:	b480      	push	{r7}
 800552e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005530:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800553a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800553e:	d101      	bne.n	8005544 <LL_RCC_PLL_IsReady+0x18>
 8005540:	2301      	movs	r3, #1
 8005542:	e000      	b.n	8005546 <LL_RCC_PLL_IsReady+0x1a>
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	46bd      	mov	sp, r7
 800554a:	bc80      	pop	{r7}
 800554c:	4770      	bx	lr

0800554e <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800554e:	b480      	push	{r7}
 8005550:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005552:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005556:	68db      	ldr	r3, [r3, #12]
 8005558:	0a1b      	lsrs	r3, r3, #8
 800555a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800555e:	4618      	mov	r0, r3
 8005560:	46bd      	mov	sp, r7
 8005562:	bc80      	pop	{r7}
 8005564:	4770      	bx	lr

08005566 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005566:	b480      	push	{r7}
 8005568:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800556a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8005574:	4618      	mov	r0, r3
 8005576:	46bd      	mov	sp, r7
 8005578:	bc80      	pop	{r7}
 800557a:	4770      	bx	lr

0800557c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800557c:	b480      	push	{r7}
 800557e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005580:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800558a:	4618      	mov	r0, r3
 800558c:	46bd      	mov	sp, r7
 800558e:	bc80      	pop	{r7}
 8005590:	4770      	bx	lr

08005592 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005592:	b480      	push	{r7}
 8005594:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005596:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	f003 0303 	and.w	r3, r3, #3
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bc80      	pop	{r7}
 80055a6:	4770      	bx	lr

080055a8 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80055a8:	b480      	push	{r7}
 80055aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80055ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055ba:	d101      	bne.n	80055c0 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80055bc:	2301      	movs	r3, #1
 80055be:	e000      	b.n	80055c2 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bc80      	pop	{r7}
 80055c8:	4770      	bx	lr

080055ca <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80055ca:	b480      	push	{r7}
 80055cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80055ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055d2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80055d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055da:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80055de:	d101      	bne.n	80055e4 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80055e0:	2301      	movs	r3, #1
 80055e2:	e000      	b.n	80055e6 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80055e4:	2300      	movs	r3, #0
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bc80      	pop	{r7}
 80055ec:	4770      	bx	lr

080055ee <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80055ee:	b480      	push	{r7}
 80055f0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80055f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055f6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80055fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005602:	d101      	bne.n	8005608 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8005604:	2301      	movs	r3, #1
 8005606:	e000      	b.n	800560a <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8005608:	2300      	movs	r3, #0
}
 800560a:	4618      	mov	r0, r3
 800560c:	46bd      	mov	sp, r7
 800560e:	bc80      	pop	{r7}
 8005610:	4770      	bx	lr

08005612 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8005612:	b480      	push	{r7}
 8005614:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005616:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005620:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005624:	d101      	bne.n	800562a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8005626:	2301      	movs	r3, #1
 8005628:	e000      	b.n	800562c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800562a:	2300      	movs	r3, #0
}
 800562c:	4618      	mov	r0, r3
 800562e:	46bd      	mov	sp, r7
 8005630:	bc80      	pop	{r7}
 8005632:	4770      	bx	lr

08005634 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8005634:	b480      	push	{r7}
 8005636:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8005638:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005642:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005646:	d101      	bne.n	800564c <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8005648:	2301      	movs	r3, #1
 800564a:	e000      	b.n	800564e <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800564c:	2300      	movs	r3, #0
}
 800564e:	4618      	mov	r0, r3
 8005650:	46bd      	mov	sp, r7
 8005652:	bc80      	pop	{r7}
 8005654:	4770      	bx	lr
	...

08005658 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b088      	sub	sp, #32
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d101      	bne.n	800566a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e36f      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800566a:	f7ff fea6 	bl	80053ba <LL_RCC_GetSysClkSource>
 800566e:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005670:	f7ff ff8f 	bl	8005592 <LL_RCC_PLL_GetMainSource>
 8005674:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0320 	and.w	r3, r3, #32
 800567e:	2b00      	cmp	r3, #0
 8005680:	f000 80c4 	beq.w	800580c <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005684:	69fb      	ldr	r3, [r7, #28]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d005      	beq.n	8005696 <HAL_RCC_OscConfig+0x3e>
 800568a:	69fb      	ldr	r3, [r7, #28]
 800568c:	2b0c      	cmp	r3, #12
 800568e:	d176      	bne.n	800577e <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	2b01      	cmp	r3, #1
 8005694:	d173      	bne.n	800577e <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6a1b      	ldr	r3, [r3, #32]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d101      	bne.n	80056a2 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e353      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80056a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 0308 	and.w	r3, r3, #8
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d005      	beq.n	80056c0 <HAL_RCC_OscConfig+0x68>
 80056b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80056be:	e006      	b.n	80056ce <HAL_RCC_OscConfig+0x76>
 80056c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056c8:	091b      	lsrs	r3, r3, #4
 80056ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d222      	bcs.n	8005718 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d6:	4618      	mov	r0, r3
 80056d8:	f000 fda2 	bl	8006220 <RCC_SetFlashLatencyFromMSIRange>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d001      	beq.n	80056e6 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	e331      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80056e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80056f0:	f043 0308 	orr.w	r3, r3, #8
 80056f4:	6013      	str	r3, [r2, #0]
 80056f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005704:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005708:	4313      	orrs	r3, r2
 800570a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005710:	4618      	mov	r0, r3
 8005712:	f7ff fe2b 	bl	800536c <LL_RCC_MSI_SetCalibTrimming>
 8005716:	e021      	b.n	800575c <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005718:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005722:	f043 0308 	orr.w	r3, r3, #8
 8005726:	6013      	str	r3, [r2, #0]
 8005728:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005736:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800573a:	4313      	orrs	r3, r2
 800573c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005742:	4618      	mov	r0, r3
 8005744:	f7ff fe12 	bl	800536c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800574c:	4618      	mov	r0, r3
 800574e:	f000 fd67 	bl	8006220 <RCC_SetFlashLatencyFromMSIRange>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d001      	beq.n	800575c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e2f6      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800575c:	f000 fce0 	bl	8006120 <HAL_RCC_GetHCLKFreq>
 8005760:	4603      	mov	r3, r0
 8005762:	4aa7      	ldr	r2, [pc, #668]	; (8005a00 <HAL_RCC_OscConfig+0x3a8>)
 8005764:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8005766:	4ba7      	ldr	r3, [pc, #668]	; (8005a04 <HAL_RCC_OscConfig+0x3ac>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4618      	mov	r0, r3
 800576c:	f7fb fc12 	bl	8000f94 <HAL_InitTick>
 8005770:	4603      	mov	r3, r0
 8005772:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8005774:	7cfb      	ldrb	r3, [r7, #19]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d047      	beq.n	800580a <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 800577a:	7cfb      	ldrb	r3, [r7, #19]
 800577c:	e2e5      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a1b      	ldr	r3, [r3, #32]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d02c      	beq.n	80057e0 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005786:	f7ff fd9e 	bl	80052c6 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800578a:	f7fd fc8d 	bl	80030a8 <HAL_GetTick>
 800578e:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8005790:	e008      	b.n	80057a4 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005792:	f7fd fc89 	bl	80030a8 <HAL_GetTick>
 8005796:	4602      	mov	r2, r0
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	2b02      	cmp	r3, #2
 800579e:	d901      	bls.n	80057a4 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	e2d2      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 80057a4:	f7ff fdab 	bl	80052fe <LL_RCC_MSI_IsReady>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d0f1      	beq.n	8005792 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80057ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80057b8:	f043 0308 	orr.w	r3, r3, #8
 80057bc:	6013      	str	r3, [r2, #0]
 80057be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80057d0:	4313      	orrs	r3, r2
 80057d2:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057d8:	4618      	mov	r0, r3
 80057da:	f7ff fdc7 	bl	800536c <LL_RCC_MSI_SetCalibTrimming>
 80057de:	e015      	b.n	800580c <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80057e0:	f7ff fd7f 	bl	80052e2 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80057e4:	f7fd fc60 	bl	80030a8 <HAL_GetTick>
 80057e8:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80057ea:	e008      	b.n	80057fe <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80057ec:	f7fd fc5c 	bl	80030a8 <HAL_GetTick>
 80057f0:	4602      	mov	r2, r0
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	1ad3      	subs	r3, r2, r3
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	d901      	bls.n	80057fe <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80057fa:	2303      	movs	r3, #3
 80057fc:	e2a5      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 80057fe:	f7ff fd7e 	bl	80052fe <LL_RCC_MSI_IsReady>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d1f1      	bne.n	80057ec <HAL_RCC_OscConfig+0x194>
 8005808:	e000      	b.n	800580c <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800580a:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f003 0301 	and.w	r3, r3, #1
 8005814:	2b00      	cmp	r3, #0
 8005816:	d058      	beq.n	80058ca <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	2b08      	cmp	r3, #8
 800581c:	d005      	beq.n	800582a <HAL_RCC_OscConfig+0x1d2>
 800581e:	69fb      	ldr	r3, [r7, #28]
 8005820:	2b0c      	cmp	r3, #12
 8005822:	d108      	bne.n	8005836 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005824:	69bb      	ldr	r3, [r7, #24]
 8005826:	2b03      	cmp	r3, #3
 8005828:	d105      	bne.n	8005836 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d14b      	bne.n	80058ca <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e289      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8005836:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005848:	4313      	orrs	r3, r2
 800584a:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005854:	d102      	bne.n	800585c <HAL_RCC_OscConfig+0x204>
 8005856:	f7ff fc86 	bl	8005166 <LL_RCC_HSE_Enable>
 800585a:	e00d      	b.n	8005878 <HAL_RCC_OscConfig+0x220>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8005864:	d104      	bne.n	8005870 <HAL_RCC_OscConfig+0x218>
 8005866:	f7ff fc51 	bl	800510c <LL_RCC_HSE_EnableTcxo>
 800586a:	f7ff fc7c 	bl	8005166 <LL_RCC_HSE_Enable>
 800586e:	e003      	b.n	8005878 <HAL_RCC_OscConfig+0x220>
 8005870:	f7ff fc87 	bl	8005182 <LL_RCC_HSE_Disable>
 8005874:	f7ff fc58 	bl	8005128 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d012      	beq.n	80058a6 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005880:	f7fd fc12 	bl	80030a8 <HAL_GetTick>
 8005884:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8005886:	e008      	b.n	800589a <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005888:	f7fd fc0e 	bl	80030a8 <HAL_GetTick>
 800588c:	4602      	mov	r2, r0
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	1ad3      	subs	r3, r2, r3
 8005892:	2b64      	cmp	r3, #100	; 0x64
 8005894:	d901      	bls.n	800589a <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e257      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 800589a:	f7ff fc80 	bl	800519e <LL_RCC_HSE_IsReady>
 800589e:	4603      	mov	r3, r0
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d0f1      	beq.n	8005888 <HAL_RCC_OscConfig+0x230>
 80058a4:	e011      	b.n	80058ca <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058a6:	f7fd fbff 	bl	80030a8 <HAL_GetTick>
 80058aa:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80058ac:	e008      	b.n	80058c0 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058ae:	f7fd fbfb 	bl	80030a8 <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	2b64      	cmp	r3, #100	; 0x64
 80058ba:	d901      	bls.n	80058c0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e244      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 80058c0:	f7ff fc6d 	bl	800519e <LL_RCC_HSE_IsReady>
 80058c4:	4603      	mov	r3, r0
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d1f1      	bne.n	80058ae <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 0302 	and.w	r3, r3, #2
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d046      	beq.n	8005964 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80058d6:	69fb      	ldr	r3, [r7, #28]
 80058d8:	2b04      	cmp	r3, #4
 80058da:	d005      	beq.n	80058e8 <HAL_RCC_OscConfig+0x290>
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	2b0c      	cmp	r3, #12
 80058e0:	d10e      	bne.n	8005900 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	2b02      	cmp	r3, #2
 80058e6:	d10b      	bne.n	8005900 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d101      	bne.n	80058f4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e22a      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	695b      	ldr	r3, [r3, #20]
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7ff fc8e 	bl	800521a <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80058fe:	e031      	b.n	8005964 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	691b      	ldr	r3, [r3, #16]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d019      	beq.n	800593c <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005908:	f7ff fc5a 	bl	80051c0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800590c:	f7fd fbcc 	bl	80030a8 <HAL_GetTick>
 8005910:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8005912:	e008      	b.n	8005926 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005914:	f7fd fbc8 	bl	80030a8 <HAL_GetTick>
 8005918:	4602      	mov	r2, r0
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	2b02      	cmp	r3, #2
 8005920:	d901      	bls.n	8005926 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8005922:	2303      	movs	r3, #3
 8005924:	e211      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8005926:	f7ff fc67 	bl	80051f8 <LL_RCC_HSI_IsReady>
 800592a:	4603      	mov	r3, r0
 800592c:	2b00      	cmp	r3, #0
 800592e:	d0f1      	beq.n	8005914 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	695b      	ldr	r3, [r3, #20]
 8005934:	4618      	mov	r0, r3
 8005936:	f7ff fc70 	bl	800521a <LL_RCC_HSI_SetCalibTrimming>
 800593a:	e013      	b.n	8005964 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800593c:	f7ff fc4e 	bl	80051dc <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005940:	f7fd fbb2 	bl	80030a8 <HAL_GetTick>
 8005944:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8005946:	e008      	b.n	800595a <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005948:	f7fd fbae 	bl	80030a8 <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	2b02      	cmp	r3, #2
 8005954:	d901      	bls.n	800595a <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	e1f7      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 800595a:	f7ff fc4d 	bl	80051f8 <LL_RCC_HSI_IsReady>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d1f1      	bne.n	8005948 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0308 	and.w	r3, r3, #8
 800596c:	2b00      	cmp	r3, #0
 800596e:	d06e      	beq.n	8005a4e <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	699b      	ldr	r3, [r3, #24]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d056      	beq.n	8005a26 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8005978:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800597c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005980:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	69da      	ldr	r2, [r3, #28]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f003 0310 	and.w	r3, r3, #16
 800598c:	429a      	cmp	r2, r3
 800598e:	d031      	beq.n	80059f4 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f003 0302 	and.w	r3, r3, #2
 8005996:	2b00      	cmp	r3, #0
 8005998:	d006      	beq.n	80059a8 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d101      	bne.n	80059a8 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e1d0      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f003 0301 	and.w	r3, r3, #1
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d013      	beq.n	80059da <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 80059b2:	f7ff fc67 	bl	8005284 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80059b6:	f7fd fb77 	bl	80030a8 <HAL_GetTick>
 80059ba:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80059bc:	e008      	b.n	80059d0 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059be:	f7fd fb73 	bl	80030a8 <HAL_GetTick>
 80059c2:	4602      	mov	r2, r0
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	1ad3      	subs	r3, r2, r3
 80059c8:	2b11      	cmp	r3, #17
 80059ca:	d901      	bls.n	80059d0 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 80059cc:	2303      	movs	r3, #3
 80059ce:	e1bc      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 80059d0:	f7ff fc68 	bl	80052a4 <LL_RCC_LSI_IsReady>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1f1      	bne.n	80059be <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80059da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80059e2:	f023 0210 	bic.w	r2, r3, #16
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	69db      	ldr	r3, [r3, #28]
 80059ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80059ee:	4313      	orrs	r3, r2
 80059f0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059f4:	f7ff fc36 	bl	8005264 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059f8:	f7fd fb56 	bl	80030a8 <HAL_GetTick>
 80059fc:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80059fe:	e00c      	b.n	8005a1a <HAL_RCC_OscConfig+0x3c2>
 8005a00:	20000108 	.word	0x20000108
 8005a04:	2000010c 	.word	0x2000010c
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a08:	f7fd fb4e 	bl	80030a8 <HAL_GetTick>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	1ad3      	subs	r3, r2, r3
 8005a12:	2b11      	cmp	r3, #17
 8005a14:	d901      	bls.n	8005a1a <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8005a16:	2303      	movs	r3, #3
 8005a18:	e197      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8005a1a:	f7ff fc43 	bl	80052a4 <LL_RCC_LSI_IsReady>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d0f1      	beq.n	8005a08 <HAL_RCC_OscConfig+0x3b0>
 8005a24:	e013      	b.n	8005a4e <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a26:	f7ff fc2d 	bl	8005284 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a2a:	f7fd fb3d 	bl	80030a8 <HAL_GetTick>
 8005a2e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8005a30:	e008      	b.n	8005a44 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a32:	f7fd fb39 	bl	80030a8 <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	2b11      	cmp	r3, #17
 8005a3e:	d901      	bls.n	8005a44 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e182      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8005a44:	f7ff fc2e 	bl	80052a4 <LL_RCC_LSI_IsReady>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d1f1      	bne.n	8005a32 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 0304 	and.w	r3, r3, #4
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f000 80d8 	beq.w	8005c0c <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8005a5c:	f7ff fb44 	bl	80050e8 <LL_PWR_IsEnabledBkUpAccess>
 8005a60:	4603      	mov	r3, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d113      	bne.n	8005a8e <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8005a66:	f7ff fb25 	bl	80050b4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a6a:	f7fd fb1d 	bl	80030a8 <HAL_GetTick>
 8005a6e:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8005a70:	e008      	b.n	8005a84 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a72:	f7fd fb19 	bl	80030a8 <HAL_GetTick>
 8005a76:	4602      	mov	r2, r0
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	2b02      	cmp	r3, #2
 8005a7e:	d901      	bls.n	8005a84 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8005a80:	2303      	movs	r3, #3
 8005a82:	e162      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8005a84:	f7ff fb30 	bl	80050e8 <LL_PWR_IsEnabledBkUpAccess>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d0f1      	beq.n	8005a72 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d07b      	beq.n	8005b8e <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	2b85      	cmp	r3, #133	; 0x85
 8005a9c:	d003      	beq.n	8005aa6 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	68db      	ldr	r3, [r3, #12]
 8005aa2:	2b05      	cmp	r3, #5
 8005aa4:	d109      	bne.n	8005aba <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005aa6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005aae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ab2:	f043 0304 	orr.w	r3, r3, #4
 8005ab6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005aba:	f7fd faf5 	bl	80030a8 <HAL_GetTick>
 8005abe:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005ac0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ac4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ac8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005acc:	f043 0301 	orr.w	r3, r3, #1
 8005ad0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8005ad4:	e00a      	b.n	8005aec <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ad6:	f7fd fae7 	bl	80030a8 <HAL_GetTick>
 8005ada:	4602      	mov	r2, r0
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	1ad3      	subs	r3, r2, r3
 8005ae0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d901      	bls.n	8005aec <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e12e      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8005aec:	f7ff fba9 	bl	8005242 <LL_RCC_LSE_IsReady>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d0ef      	beq.n	8005ad6 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	2b81      	cmp	r3, #129	; 0x81
 8005afc:	d003      	beq.n	8005b06 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	2b85      	cmp	r3, #133	; 0x85
 8005b04:	d121      	bne.n	8005b4a <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b06:	f7fd facf 	bl	80030a8 <HAL_GetTick>
 8005b0a:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005b0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005b20:	e00a      	b.n	8005b38 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b22:	f7fd fac1 	bl	80030a8 <HAL_GetTick>
 8005b26:	4602      	mov	r2, r0
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d901      	bls.n	8005b38 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8005b34:	2303      	movs	r3, #3
 8005b36:	e108      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005b38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d0ec      	beq.n	8005b22 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8005b48:	e060      	b.n	8005c0c <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b4a:	f7fd faad 	bl	80030a8 <HAL_GetTick>
 8005b4e:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005b50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b58:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005b64:	e00a      	b.n	8005b7c <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b66:	f7fd fa9f 	bl	80030a8 <HAL_GetTick>
 8005b6a:	4602      	mov	r2, r0
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	1ad3      	subs	r3, r2, r3
 8005b70:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d901      	bls.n	8005b7c <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8005b78:	2303      	movs	r3, #3
 8005b7a:	e0e6      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005b7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d1ec      	bne.n	8005b66 <HAL_RCC_OscConfig+0x50e>
 8005b8c:	e03e      	b.n	8005c0c <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b8e:	f7fd fa8b 	bl	80030a8 <HAL_GetTick>
 8005b92:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005b94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b9c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ba0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ba4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005ba8:	e00a      	b.n	8005bc0 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005baa:	f7fd fa7d 	bl	80030a8 <HAL_GetTick>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d901      	bls.n	8005bc0 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	e0c4      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005bc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d1ec      	bne.n	8005baa <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bd0:	f7fd fa6a 	bl	80030a8 <HAL_GetTick>
 8005bd4:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005bd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bde:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005be2:	f023 0301 	bic.w	r3, r3, #1
 8005be6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8005bea:	e00a      	b.n	8005c02 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bec:	f7fd fa5c 	bl	80030a8 <HAL_GetTick>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d901      	bls.n	8005c02 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8005bfe:	2303      	movs	r3, #3
 8005c00:	e0a3      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8005c02:	f7ff fb1e 	bl	8005242 <LL_RCC_LSE_IsReady>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d1ef      	bne.n	8005bec <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	f000 8099 	beq.w	8005d48 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	2b0c      	cmp	r3, #12
 8005c1a:	d06c      	beq.n	8005cf6 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	d14b      	bne.n	8005cbc <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c24:	f7ff fc74 	bl	8005510 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c28:	f7fd fa3e 	bl	80030a8 <HAL_GetTick>
 8005c2c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8005c2e:	e008      	b.n	8005c42 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c30:	f7fd fa3a 	bl	80030a8 <HAL_GetTick>
 8005c34:	4602      	mov	r2, r0
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	1ad3      	subs	r3, r2, r3
 8005c3a:	2b0a      	cmp	r3, #10
 8005c3c:	d901      	bls.n	8005c42 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e083      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8005c42:	f7ff fc73 	bl	800552c <LL_RCC_PLL_IsReady>
 8005c46:	4603      	mov	r3, r0
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d1f1      	bne.n	8005c30 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c50:	68da      	ldr	r2, [r3, #12]
 8005c52:	4b40      	ldr	r3, [pc, #256]	; (8005d54 <HAL_RCC_OscConfig+0x6fc>)
 8005c54:	4013      	ands	r3, r2
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005c5e:	4311      	orrs	r1, r2
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c64:	0212      	lsls	r2, r2, #8
 8005c66:	4311      	orrs	r1, r2
 8005c68:	687a      	ldr	r2, [r7, #4]
 8005c6a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005c6c:	4311      	orrs	r1, r2
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005c72:	4311      	orrs	r1, r2
 8005c74:	687a      	ldr	r2, [r7, #4]
 8005c76:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c82:	f7ff fc37 	bl	80054f4 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005c86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c94:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c96:	f7fd fa07 	bl	80030a8 <HAL_GetTick>
 8005c9a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8005c9c:	e008      	b.n	8005cb0 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c9e:	f7fd fa03 	bl	80030a8 <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	2b0a      	cmp	r3, #10
 8005caa:	d901      	bls.n	8005cb0 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8005cac:	2303      	movs	r3, #3
 8005cae:	e04c      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8005cb0:	f7ff fc3c 	bl	800552c <LL_RCC_PLL_IsReady>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d0f1      	beq.n	8005c9e <HAL_RCC_OscConfig+0x646>
 8005cba:	e045      	b.n	8005d48 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cbc:	f7ff fc28 	bl	8005510 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc0:	f7fd f9f2 	bl	80030a8 <HAL_GetTick>
 8005cc4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8005cc6:	e008      	b.n	8005cda <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cc8:	f7fd f9ee 	bl	80030a8 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b0a      	cmp	r3, #10
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e037      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8005cda:	f7ff fc27 	bl	800552c <LL_RCC_PLL_IsReady>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d1f1      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8005ce4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ce8:	68da      	ldr	r2, [r3, #12]
 8005cea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005cee:	4b1a      	ldr	r3, [pc, #104]	; (8005d58 <HAL_RCC_OscConfig+0x700>)
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	60cb      	str	r3, [r1, #12]
 8005cf4:	e028      	b.n	8005d48 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d101      	bne.n	8005d02 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e023      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005d02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	f003 0203 	and.w	r2, r3, #3
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d115      	bne.n	8005d44 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d10e      	bne.n	8005d44 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d30:	021b      	lsls	r3, r3, #8
 8005d32:	429a      	cmp	r2, r3
 8005d34:	d106      	bne.n	8005d44 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d001      	beq.n	8005d48 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8005d44:	2301      	movs	r3, #1
 8005d46:	e000      	b.n	8005d4a <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8005d48:	2300      	movs	r3, #0
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3720      	adds	r7, #32
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	11c1808c 	.word	0x11c1808c
 8005d58:	eefefffc 	.word	0xeefefffc

08005d5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d101      	bne.n	8005d70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e12c      	b.n	8005fca <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d70:	4b98      	ldr	r3, [pc, #608]	; (8005fd4 <HAL_RCC_ClockConfig+0x278>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f003 0307 	and.w	r3, r3, #7
 8005d78:	683a      	ldr	r2, [r7, #0]
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d91b      	bls.n	8005db6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d7e:	4b95      	ldr	r3, [pc, #596]	; (8005fd4 <HAL_RCC_ClockConfig+0x278>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f023 0207 	bic.w	r2, r3, #7
 8005d86:	4993      	ldr	r1, [pc, #588]	; (8005fd4 <HAL_RCC_ClockConfig+0x278>)
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d8e:	f7fd f98b 	bl	80030a8 <HAL_GetTick>
 8005d92:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d94:	e008      	b.n	8005da8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005d96:	f7fd f987 	bl	80030a8 <HAL_GetTick>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	2b02      	cmp	r3, #2
 8005da2:	d901      	bls.n	8005da8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8005da4:	2303      	movs	r3, #3
 8005da6:	e110      	b.n	8005fca <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005da8:	4b8a      	ldr	r3, [pc, #552]	; (8005fd4 <HAL_RCC_ClockConfig+0x278>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 0307 	and.w	r3, r3, #7
 8005db0:	683a      	ldr	r2, [r7, #0]
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d1ef      	bne.n	8005d96 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f003 0302 	and.w	r3, r3, #2
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d016      	beq.n	8005df0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f7ff fb02 	bl	80053d0 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005dcc:	f7fd f96c 	bl	80030a8 <HAL_GetTick>
 8005dd0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005dd2:	e008      	b.n	8005de6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005dd4:	f7fd f968 	bl	80030a8 <HAL_GetTick>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	1ad3      	subs	r3, r2, r3
 8005dde:	2b02      	cmp	r3, #2
 8005de0:	d901      	bls.n	8005de6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8005de2:	2303      	movs	r3, #3
 8005de4:	e0f1      	b.n	8005fca <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005de6:	f7ff fbdf 	bl	80055a8 <LL_RCC_IsActiveFlag_HPRE>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d0f1      	beq.n	8005dd4 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0320 	and.w	r3, r3, #32
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d016      	beq.n	8005e2a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	695b      	ldr	r3, [r3, #20]
 8005e00:	4618      	mov	r0, r3
 8005e02:	f7ff faf8 	bl	80053f6 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005e06:	f7fd f94f 	bl	80030a8 <HAL_GetTick>
 8005e0a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005e0c:	e008      	b.n	8005e20 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005e0e:	f7fd f94b 	bl	80030a8 <HAL_GetTick>
 8005e12:	4602      	mov	r2, r0
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	1ad3      	subs	r3, r2, r3
 8005e18:	2b02      	cmp	r3, #2
 8005e1a:	d901      	bls.n	8005e20 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8005e1c:	2303      	movs	r3, #3
 8005e1e:	e0d4      	b.n	8005fca <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005e20:	f7ff fbd3 	bl	80055ca <LL_RCC_IsActiveFlag_C2HPRE>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d0f1      	beq.n	8005e0e <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d016      	beq.n	8005e64 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	699b      	ldr	r3, [r3, #24]
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f7ff faf0 	bl	8005420 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005e40:	f7fd f932 	bl	80030a8 <HAL_GetTick>
 8005e44:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005e46:	e008      	b.n	8005e5a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005e48:	f7fd f92e 	bl	80030a8 <HAL_GetTick>
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	1ad3      	subs	r3, r2, r3
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	d901      	bls.n	8005e5a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	e0b7      	b.n	8005fca <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005e5a:	f7ff fbc8 	bl	80055ee <LL_RCC_IsActiveFlag_SHDHPRE>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d0f1      	beq.n	8005e48 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 0304 	and.w	r3, r3, #4
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d016      	beq.n	8005e9e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	4618      	mov	r0, r3
 8005e76:	f7ff fae9 	bl	800544c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005e7a:	f7fd f915 	bl	80030a8 <HAL_GetTick>
 8005e7e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005e80:	e008      	b.n	8005e94 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005e82:	f7fd f911 	bl	80030a8 <HAL_GetTick>
 8005e86:	4602      	mov	r2, r0
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d901      	bls.n	8005e94 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	e09a      	b.n	8005fca <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005e94:	f7ff fbbd 	bl	8005612 <LL_RCC_IsActiveFlag_PPRE1>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d0f1      	beq.n	8005e82 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 0308 	and.w	r3, r3, #8
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d017      	beq.n	8005eda <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	00db      	lsls	r3, r3, #3
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f7ff fade 	bl	8005472 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005eb6:	f7fd f8f7 	bl	80030a8 <HAL_GetTick>
 8005eba:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005ebc:	e008      	b.n	8005ed0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005ebe:	f7fd f8f3 	bl	80030a8 <HAL_GetTick>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d901      	bls.n	8005ed0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	e07c      	b.n	8005fca <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005ed0:	f7ff fbb0 	bl	8005634 <LL_RCC_IsActiveFlag_PPRE2>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d0f1      	beq.n	8005ebe <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 0301 	and.w	r3, r3, #1
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d043      	beq.n	8005f6e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	2b02      	cmp	r3, #2
 8005eec:	d106      	bne.n	8005efc <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8005eee:	f7ff f956 	bl	800519e <LL_RCC_HSE_IsReady>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d11e      	bne.n	8005f36 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e066      	b.n	8005fca <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	2b03      	cmp	r3, #3
 8005f02:	d106      	bne.n	8005f12 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8005f04:	f7ff fb12 	bl	800552c <LL_RCC_PLL_IsReady>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d113      	bne.n	8005f36 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e05b      	b.n	8005fca <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d106      	bne.n	8005f28 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8005f1a:	f7ff f9f0 	bl	80052fe <LL_RCC_MSI_IsReady>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d108      	bne.n	8005f36 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e050      	b.n	8005fca <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005f28:	f7ff f966 	bl	80051f8 <LL_RCC_HSI_IsReady>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d101      	bne.n	8005f36 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e049      	b.n	8005fca <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f7ff fa2a 	bl	8005394 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f40:	f7fd f8b2 	bl	80030a8 <HAL_GetTick>
 8005f44:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f46:	e00a      	b.n	8005f5e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f48:	f7fd f8ae 	bl	80030a8 <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d901      	bls.n	8005f5e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8005f5a:	2303      	movs	r3, #3
 8005f5c:	e035      	b.n	8005fca <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f5e:	f7ff fa2c 	bl	80053ba <LL_RCC_GetSysClkSource>
 8005f62:	4602      	mov	r2, r0
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d1ec      	bne.n	8005f48 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f6e:	4b19      	ldr	r3, [pc, #100]	; (8005fd4 <HAL_RCC_ClockConfig+0x278>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f003 0307 	and.w	r3, r3, #7
 8005f76:	683a      	ldr	r2, [r7, #0]
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d21b      	bcs.n	8005fb4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f7c:	4b15      	ldr	r3, [pc, #84]	; (8005fd4 <HAL_RCC_ClockConfig+0x278>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f023 0207 	bic.w	r2, r3, #7
 8005f84:	4913      	ldr	r1, [pc, #76]	; (8005fd4 <HAL_RCC_ClockConfig+0x278>)
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f8c:	f7fd f88c 	bl	80030a8 <HAL_GetTick>
 8005f90:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f92:	e008      	b.n	8005fa6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005f94:	f7fd f888 	bl	80030a8 <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	2b02      	cmp	r3, #2
 8005fa0:	d901      	bls.n	8005fa6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8005fa2:	2303      	movs	r3, #3
 8005fa4:	e011      	b.n	8005fca <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fa6:	4b0b      	ldr	r3, [pc, #44]	; (8005fd4 <HAL_RCC_ClockConfig+0x278>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 0307 	and.w	r3, r3, #7
 8005fae:	683a      	ldr	r2, [r7, #0]
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d1ef      	bne.n	8005f94 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005fb4:	f000 f8b4 	bl	8006120 <HAL_RCC_GetHCLKFreq>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	4a07      	ldr	r2, [pc, #28]	; (8005fd8 <HAL_RCC_ClockConfig+0x27c>)
 8005fbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8005fbe:	4b07      	ldr	r3, [pc, #28]	; (8005fdc <HAL_RCC_ClockConfig+0x280>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f7fa ffe6 	bl	8000f94 <HAL_InitTick>
 8005fc8:	4603      	mov	r3, r0
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3710      	adds	r7, #16
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	bf00      	nop
 8005fd4:	58004000 	.word	0x58004000
 8005fd8:	20000108 	.word	0x20000108
 8005fdc:	2000010c 	.word	0x2000010c

08005fe0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005fe0:	b590      	push	{r4, r7, lr}
 8005fe2:	b087      	sub	sp, #28
 8005fe4:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8005fea:	2300      	movs	r3, #0
 8005fec:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fee:	f7ff f9e4 	bl	80053ba <LL_RCC_GetSysClkSource>
 8005ff2:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ff4:	f7ff facd 	bl	8005592 <LL_RCC_PLL_GetMainSource>
 8005ff8:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d005      	beq.n	800600c <HAL_RCC_GetSysClockFreq+0x2c>
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	2b0c      	cmp	r3, #12
 8006004:	d139      	bne.n	800607a <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2b01      	cmp	r3, #1
 800600a:	d136      	bne.n	800607a <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800600c:	f7ff f987 	bl	800531e <LL_RCC_MSI_IsEnabledRangeSelect>
 8006010:	4603      	mov	r3, r0
 8006012:	2b00      	cmp	r3, #0
 8006014:	d115      	bne.n	8006042 <HAL_RCC_GetSysClockFreq+0x62>
 8006016:	f7ff f982 	bl	800531e <LL_RCC_MSI_IsEnabledRangeSelect>
 800601a:	4603      	mov	r3, r0
 800601c:	2b01      	cmp	r3, #1
 800601e:	d106      	bne.n	800602e <HAL_RCC_GetSysClockFreq+0x4e>
 8006020:	f7ff f98d 	bl	800533e <LL_RCC_MSI_GetRange>
 8006024:	4603      	mov	r3, r0
 8006026:	0a1b      	lsrs	r3, r3, #8
 8006028:	f003 030f 	and.w	r3, r3, #15
 800602c:	e005      	b.n	800603a <HAL_RCC_GetSysClockFreq+0x5a>
 800602e:	f7ff f991 	bl	8005354 <LL_RCC_MSI_GetRangeAfterStandby>
 8006032:	4603      	mov	r3, r0
 8006034:	0a1b      	lsrs	r3, r3, #8
 8006036:	f003 030f 	and.w	r3, r3, #15
 800603a:	4a36      	ldr	r2, [pc, #216]	; (8006114 <HAL_RCC_GetSysClockFreq+0x134>)
 800603c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006040:	e014      	b.n	800606c <HAL_RCC_GetSysClockFreq+0x8c>
 8006042:	f7ff f96c 	bl	800531e <LL_RCC_MSI_IsEnabledRangeSelect>
 8006046:	4603      	mov	r3, r0
 8006048:	2b01      	cmp	r3, #1
 800604a:	d106      	bne.n	800605a <HAL_RCC_GetSysClockFreq+0x7a>
 800604c:	f7ff f977 	bl	800533e <LL_RCC_MSI_GetRange>
 8006050:	4603      	mov	r3, r0
 8006052:	091b      	lsrs	r3, r3, #4
 8006054:	f003 030f 	and.w	r3, r3, #15
 8006058:	e005      	b.n	8006066 <HAL_RCC_GetSysClockFreq+0x86>
 800605a:	f7ff f97b 	bl	8005354 <LL_RCC_MSI_GetRangeAfterStandby>
 800605e:	4603      	mov	r3, r0
 8006060:	091b      	lsrs	r3, r3, #4
 8006062:	f003 030f 	and.w	r3, r3, #15
 8006066:	4a2b      	ldr	r2, [pc, #172]	; (8006114 <HAL_RCC_GetSysClockFreq+0x134>)
 8006068:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800606c:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d115      	bne.n	80060a0 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006078:	e012      	b.n	80060a0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	2b04      	cmp	r3, #4
 800607e:	d102      	bne.n	8006086 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006080:	4b25      	ldr	r3, [pc, #148]	; (8006118 <HAL_RCC_GetSysClockFreq+0x138>)
 8006082:	617b      	str	r3, [r7, #20]
 8006084:	e00c      	b.n	80060a0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	2b08      	cmp	r3, #8
 800608a:	d109      	bne.n	80060a0 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800608c:	f7ff f85a 	bl	8005144 <LL_RCC_HSE_IsEnabledDiv2>
 8006090:	4603      	mov	r3, r0
 8006092:	2b01      	cmp	r3, #1
 8006094:	d102      	bne.n	800609c <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006096:	4b20      	ldr	r3, [pc, #128]	; (8006118 <HAL_RCC_GetSysClockFreq+0x138>)
 8006098:	617b      	str	r3, [r7, #20]
 800609a:	e001      	b.n	80060a0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800609c:	4b1f      	ldr	r3, [pc, #124]	; (800611c <HAL_RCC_GetSysClockFreq+0x13c>)
 800609e:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80060a0:	f7ff f98b 	bl	80053ba <LL_RCC_GetSysClkSource>
 80060a4:	4603      	mov	r3, r0
 80060a6:	2b0c      	cmp	r3, #12
 80060a8:	d12f      	bne.n	800610a <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80060aa:	f7ff fa72 	bl	8005592 <LL_RCC_PLL_GetMainSource>
 80060ae:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2b02      	cmp	r3, #2
 80060b4:	d003      	beq.n	80060be <HAL_RCC_GetSysClockFreq+0xde>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2b03      	cmp	r3, #3
 80060ba:	d003      	beq.n	80060c4 <HAL_RCC_GetSysClockFreq+0xe4>
 80060bc:	e00d      	b.n	80060da <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80060be:	4b16      	ldr	r3, [pc, #88]	; (8006118 <HAL_RCC_GetSysClockFreq+0x138>)
 80060c0:	60fb      	str	r3, [r7, #12]
        break;
 80060c2:	e00d      	b.n	80060e0 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80060c4:	f7ff f83e 	bl	8005144 <LL_RCC_HSE_IsEnabledDiv2>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d102      	bne.n	80060d4 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80060ce:	4b12      	ldr	r3, [pc, #72]	; (8006118 <HAL_RCC_GetSysClockFreq+0x138>)
 80060d0:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80060d2:	e005      	b.n	80060e0 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80060d4:	4b11      	ldr	r3, [pc, #68]	; (800611c <HAL_RCC_GetSysClockFreq+0x13c>)
 80060d6:	60fb      	str	r3, [r7, #12]
        break;
 80060d8:	e002      	b.n	80060e0 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	60fb      	str	r3, [r7, #12]
        break;
 80060de:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80060e0:	f7ff fa35 	bl	800554e <LL_RCC_PLL_GetN>
 80060e4:	4602      	mov	r2, r0
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	fb03 f402 	mul.w	r4, r3, r2
 80060ec:	f7ff fa46 	bl	800557c <LL_RCC_PLL_GetDivider>
 80060f0:	4603      	mov	r3, r0
 80060f2:	091b      	lsrs	r3, r3, #4
 80060f4:	3301      	adds	r3, #1
 80060f6:	fbb4 f4f3 	udiv	r4, r4, r3
 80060fa:	f7ff fa34 	bl	8005566 <LL_RCC_PLL_GetR>
 80060fe:	4603      	mov	r3, r0
 8006100:	0f5b      	lsrs	r3, r3, #29
 8006102:	3301      	adds	r3, #1
 8006104:	fbb4 f3f3 	udiv	r3, r4, r3
 8006108:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800610a:	697b      	ldr	r3, [r7, #20]
}
 800610c:	4618      	mov	r0, r3
 800610e:	371c      	adds	r7, #28
 8006110:	46bd      	mov	sp, r7
 8006112:	bd90      	pop	{r4, r7, pc}
 8006114:	0800a5a8 	.word	0x0800a5a8
 8006118:	00f42400 	.word	0x00f42400
 800611c:	01e84800 	.word	0x01e84800

08006120 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006120:	b598      	push	{r3, r4, r7, lr}
 8006122:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006124:	f7ff ff5c 	bl	8005fe0 <HAL_RCC_GetSysClockFreq>
 8006128:	4604      	mov	r4, r0
 800612a:	f7ff f9b5 	bl	8005498 <LL_RCC_GetAHBPrescaler>
 800612e:	4603      	mov	r3, r0
 8006130:	091b      	lsrs	r3, r3, #4
 8006132:	f003 030f 	and.w	r3, r3, #15
 8006136:	4a03      	ldr	r2, [pc, #12]	; (8006144 <HAL_RCC_GetHCLKFreq+0x24>)
 8006138:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800613c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006140:	4618      	mov	r0, r3
 8006142:	bd98      	pop	{r3, r4, r7, pc}
 8006144:	0800a548 	.word	0x0800a548

08006148 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006148:	b598      	push	{r3, r4, r7, lr}
 800614a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800614c:	f7ff ffe8 	bl	8006120 <HAL_RCC_GetHCLKFreq>
 8006150:	4604      	mov	r4, r0
 8006152:	f7ff f9b9 	bl	80054c8 <LL_RCC_GetAPB1Prescaler>
 8006156:	4603      	mov	r3, r0
 8006158:	0a1b      	lsrs	r3, r3, #8
 800615a:	4a03      	ldr	r2, [pc, #12]	; (8006168 <HAL_RCC_GetPCLK1Freq+0x20>)
 800615c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006160:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006164:	4618      	mov	r0, r3
 8006166:	bd98      	pop	{r3, r4, r7, pc}
 8006168:	0800a588 	.word	0x0800a588

0800616c <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800616c:	b598      	push	{r3, r4, r7, lr}
 800616e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006170:	f7ff ffd6 	bl	8006120 <HAL_RCC_GetHCLKFreq>
 8006174:	4604      	mov	r4, r0
 8006176:	f7ff f9b2 	bl	80054de <LL_RCC_GetAPB2Prescaler>
 800617a:	4603      	mov	r3, r0
 800617c:	0adb      	lsrs	r3, r3, #11
 800617e:	4a03      	ldr	r2, [pc, #12]	; (800618c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006184:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006188:	4618      	mov	r0, r3
 800618a:	bd98      	pop	{r3, r4, r7, pc}
 800618c:	0800a588 	.word	0x0800a588

08006190 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer to the Flash Latency variable.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006190:	b480      	push	{r7}
 8006192:	b085      	sub	sp, #20
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  uint32_t regvalue;

  /* Check the parameters */
  if ((RCC_ClkInitStruct != NULL) && (pFLatency != NULL))
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d038      	beq.n	8006212 <HAL_RCC_GetClockConfig+0x82>
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d035      	beq.n	8006212 <HAL_RCC_GetClockConfig+0x82>
  {
    /* Set all possible values for the Clock type parameter --------------------*/
    RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 \
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	224f      	movs	r2, #79	; 0x4f
 80061aa:	601a      	str	r2, [r3, #0]
                                    | RCC_CLOCKTYPE_PCLK2  | RCC_CLOCKTYPE_HCLK3);
#if defined(DUAL_CORE)
    RCC_ClkInitStruct->ClockType |= RCC_CLOCKTYPE_HCLK2;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f043 0220 	orr.w	r2, r3, #32
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	601a      	str	r2, [r3, #0]
#endif  /* DUAL_CORE */

    /* Get Clock Configuration Register */
    regvalue = RCC->CFGR;
 80061b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	60fb      	str	r3, [r7, #12]

    /* Get the SYSCLK configuration --------------------------------------------*/
    RCC_ClkInitStruct->SYSCLKSource = (regvalue & RCC_CFGR_SWS);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f003 020c 	and.w	r2, r3, #12
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	605a      	str	r2, [r3, #4]

    /* Get the HCLK configuration ----------------------------------------------*/
    RCC_ClkInitStruct->AHBCLKDivider = (regvalue & RCC_CFGR_HPRE);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	609a      	str	r2, [r3, #8]

    /* Get the APB1 configuration ----------------------------------------------*/
    RCC_ClkInitStruct->APB1CLKDivider = (regvalue & RCC_CFGR_PPRE1);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	60da      	str	r2, [r3, #12]

    /* Get the APB2 configuration ----------------------------------------------*/
    RCC_ClkInitStruct->APB2CLKDivider = (regvalue & RCC_CFGR_PPRE2);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	611a      	str	r2, [r3, #16]

    /* Get Extended Clock Recovery Register */
    regvalue = RCC->EXTCFGR;
 80061e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061ec:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80061f0:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
    /* Get the AHBCLK2Divider configuration ------------------------------------*/
    RCC_ClkInitStruct->AHBCLK2Divider =  (regvalue & RCC_EXTCFGR_C2HPRE);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	615a      	str	r2, [r3, #20]
#endif  /* DUAL_CORE */

    /* Get the AHBCLK3Divider configuration ------------------------------------*/
    RCC_ClkInitStruct->AHBCLK3Divider = ((regvalue & RCC_EXTCFGR_SHDHPRE) << 4);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	011b      	lsls	r3, r3, #4
 8006200:	b2da      	uxtb	r2, r3
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	619a      	str	r2, [r3, #24]

    /* Get the Flash Wait State (Latency) configuration ------------------------*/
    *pFLatency = __HAL_FLASH_GET_LATENCY();
 8006206:	4b05      	ldr	r3, [pc, #20]	; (800621c <HAL_RCC_GetClockConfig+0x8c>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 0207 	and.w	r2, r3, #7
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	601a      	str	r2, [r3, #0]
  }
}
 8006212:	bf00      	nop
 8006214:	3714      	adds	r7, #20
 8006216:	46bd      	mov	sp, r7
 8006218:	bc80      	pop	{r7}
 800621a:	4770      	bx	lr
 800621c:	58004000 	.word	0x58004000

08006220 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006220:	b590      	push	{r4, r7, lr}
 8006222:	b085      	sub	sp, #20
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	091b      	lsrs	r3, r3, #4
 800622c:	f003 030f 	and.w	r3, r3, #15
 8006230:	4a10      	ldr	r2, [pc, #64]	; (8006274 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8006232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006236:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006238:	f7ff f939 	bl	80054ae <LL_RCC_GetAHB3Prescaler>
 800623c:	4603      	mov	r3, r0
 800623e:	091b      	lsrs	r3, r3, #4
 8006240:	f003 030f 	and.w	r3, r3, #15
 8006244:	4a0c      	ldr	r2, [pc, #48]	; (8006278 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8006246:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800624a:	68fa      	ldr	r2, [r7, #12]
 800624c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006250:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	4a09      	ldr	r2, [pc, #36]	; (800627c <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8006256:	fba2 2303 	umull	r2, r3, r2, r3
 800625a:	0c9c      	lsrs	r4, r3, #18
 800625c:	f7fe ff38 	bl	80050d0 <HAL_PWREx_GetVoltageRange>
 8006260:	4603      	mov	r3, r0
 8006262:	4619      	mov	r1, r3
 8006264:	4620      	mov	r0, r4
 8006266:	f000 f80b 	bl	8006280 <RCC_SetFlashLatency>
 800626a:	4603      	mov	r3, r0
}
 800626c:	4618      	mov	r0, r3
 800626e:	3714      	adds	r7, #20
 8006270:	46bd      	mov	sp, r7
 8006272:	bd90      	pop	{r4, r7, pc}
 8006274:	0800a5a8 	.word	0x0800a5a8
 8006278:	0800a548 	.word	0x0800a548
 800627c:	431bde83 	.word	0x431bde83

08006280 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b08e      	sub	sp, #56	; 0x38
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800628a:	4a3a      	ldr	r2, [pc, #232]	; (8006374 <RCC_SetFlashLatency+0xf4>)
 800628c:	f107 0320 	add.w	r3, r7, #32
 8006290:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006294:	6018      	str	r0, [r3, #0]
 8006296:	3304      	adds	r3, #4
 8006298:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800629a:	4a37      	ldr	r2, [pc, #220]	; (8006378 <RCC_SetFlashLatency+0xf8>)
 800629c:	f107 0318 	add.w	r3, r7, #24
 80062a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80062a4:	6018      	str	r0, [r3, #0]
 80062a6:	3304      	adds	r3, #4
 80062a8:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80062aa:	4a34      	ldr	r2, [pc, #208]	; (800637c <RCC_SetFlashLatency+0xfc>)
 80062ac:	f107 030c 	add.w	r3, r7, #12
 80062b0:	ca07      	ldmia	r2, {r0, r1, r2}
 80062b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80062b6:	2300      	movs	r3, #0
 80062b8:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062c0:	d11b      	bne.n	80062fa <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80062c2:	2300      	movs	r3, #0
 80062c4:	633b      	str	r3, [r7, #48]	; 0x30
 80062c6:	e014      	b.n	80062f2 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80062c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ca:	005b      	lsls	r3, r3, #1
 80062cc:	3338      	adds	r3, #56	; 0x38
 80062ce:	443b      	add	r3, r7
 80062d0:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80062d4:	461a      	mov	r2, r3
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4293      	cmp	r3, r2
 80062da:	d807      	bhi.n	80062ec <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80062dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062de:	009b      	lsls	r3, r3, #2
 80062e0:	3338      	adds	r3, #56	; 0x38
 80062e2:	443b      	add	r3, r7
 80062e4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80062e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80062ea:	e021      	b.n	8006330 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80062ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ee:	3301      	adds	r3, #1
 80062f0:	633b      	str	r3, [r7, #48]	; 0x30
 80062f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f4:	2b02      	cmp	r3, #2
 80062f6:	d9e7      	bls.n	80062c8 <RCC_SetFlashLatency+0x48>
 80062f8:	e01a      	b.n	8006330 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80062fa:	2300      	movs	r3, #0
 80062fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80062fe:	e014      	b.n	800632a <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006302:	005b      	lsls	r3, r3, #1
 8006304:	3338      	adds	r3, #56	; 0x38
 8006306:	443b      	add	r3, r7
 8006308:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800630c:	461a      	mov	r2, r3
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4293      	cmp	r3, r2
 8006312:	d807      	bhi.n	8006324 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	3338      	adds	r3, #56	; 0x38
 800631a:	443b      	add	r3, r7
 800631c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006320:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006322:	e005      	b.n	8006330 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006326:	3301      	adds	r3, #1
 8006328:	62fb      	str	r3, [r7, #44]	; 0x2c
 800632a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800632c:	2b02      	cmp	r3, #2
 800632e:	d9e7      	bls.n	8006300 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006330:	4b13      	ldr	r3, [pc, #76]	; (8006380 <RCC_SetFlashLatency+0x100>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f023 0207 	bic.w	r2, r3, #7
 8006338:	4911      	ldr	r1, [pc, #68]	; (8006380 <RCC_SetFlashLatency+0x100>)
 800633a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800633c:	4313      	orrs	r3, r2
 800633e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006340:	f7fc feb2 	bl	80030a8 <HAL_GetTick>
 8006344:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006346:	e008      	b.n	800635a <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006348:	f7fc feae 	bl	80030a8 <HAL_GetTick>
 800634c:	4602      	mov	r2, r0
 800634e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006350:	1ad3      	subs	r3, r2, r3
 8006352:	2b02      	cmp	r3, #2
 8006354:	d901      	bls.n	800635a <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e007      	b.n	800636a <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800635a:	4b09      	ldr	r3, [pc, #36]	; (8006380 <RCC_SetFlashLatency+0x100>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 0307 	and.w	r3, r3, #7
 8006362:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006364:	429a      	cmp	r2, r3
 8006366:	d1ef      	bne.n	8006348 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8006368:	2300      	movs	r3, #0
}
 800636a:	4618      	mov	r0, r3
 800636c:	3738      	adds	r7, #56	; 0x38
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	0800a50c 	.word	0x0800a50c
 8006378:	0800a514 	.word	0x0800a514
 800637c:	0800a51c 	.word	0x0800a51c
 8006380:	58004000 	.word	0x58004000

08006384 <LL_RCC_LSE_IsReady>:
{
 8006384:	b480      	push	{r7}
 8006386:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006388:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800638c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006390:	f003 0302 	and.w	r3, r3, #2
 8006394:	2b02      	cmp	r3, #2
 8006396:	d101      	bne.n	800639c <LL_RCC_LSE_IsReady+0x18>
 8006398:	2301      	movs	r3, #1
 800639a:	e000      	b.n	800639e <LL_RCC_LSE_IsReady+0x1a>
 800639c:	2300      	movs	r3, #0
}
 800639e:	4618      	mov	r0, r3
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bc80      	pop	{r7}
 80063a4:	4770      	bx	lr

080063a6 <LL_RCC_SetUSARTClockSource>:
{
 80063a6:	b480      	push	{r7}
 80063a8:	b083      	sub	sp, #12
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80063ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	0c1b      	lsrs	r3, r3, #16
 80063ba:	43db      	mvns	r3, r3
 80063bc:	401a      	ands	r2, r3
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80063c6:	4313      	orrs	r3, r2
 80063c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80063cc:	bf00      	nop
 80063ce:	370c      	adds	r7, #12
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bc80      	pop	{r7}
 80063d4:	4770      	bx	lr

080063d6 <LL_RCC_SetI2SClockSource>:
{
 80063d6:	b480      	push	{r7}
 80063d8:	b083      	sub	sp, #12
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 80063de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063e6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80063ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	4313      	orrs	r3, r2
 80063f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80063f6:	bf00      	nop
 80063f8:	370c      	adds	r7, #12
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bc80      	pop	{r7}
 80063fe:	4770      	bx	lr

08006400 <LL_RCC_SetLPUARTClockSource>:
{
 8006400:	b480      	push	{r7}
 8006402:	b083      	sub	sp, #12
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006408:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800640c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006410:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006414:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	4313      	orrs	r3, r2
 800641c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006420:	bf00      	nop
 8006422:	370c      	adds	r7, #12
 8006424:	46bd      	mov	sp, r7
 8006426:	bc80      	pop	{r7}
 8006428:	4770      	bx	lr

0800642a <LL_RCC_SetI2CClockSource>:
{
 800642a:	b480      	push	{r7}
 800642c:	b083      	sub	sp, #12
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006432:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006436:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	091b      	lsrs	r3, r3, #4
 800643e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006442:	43db      	mvns	r3, r3
 8006444:	401a      	ands	r2, r3
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	011b      	lsls	r3, r3, #4
 800644a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800644e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006452:	4313      	orrs	r3, r2
 8006454:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006458:	bf00      	nop
 800645a:	370c      	adds	r7, #12
 800645c:	46bd      	mov	sp, r7
 800645e:	bc80      	pop	{r7}
 8006460:	4770      	bx	lr

08006462 <LL_RCC_SetLPTIMClockSource>:
{
 8006462:	b480      	push	{r7}
 8006464:	b083      	sub	sp, #12
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800646a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800646e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	0c1b      	lsrs	r3, r3, #16
 8006476:	041b      	lsls	r3, r3, #16
 8006478:	43db      	mvns	r3, r3
 800647a:	401a      	ands	r2, r3
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	041b      	lsls	r3, r3, #16
 8006480:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006484:	4313      	orrs	r3, r2
 8006486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800648a:	bf00      	nop
 800648c:	370c      	adds	r7, #12
 800648e:	46bd      	mov	sp, r7
 8006490:	bc80      	pop	{r7}
 8006492:	4770      	bx	lr

08006494 <LL_RCC_SetRNGClockSource>:
{
 8006494:	b480      	push	{r7}
 8006496:	b083      	sub	sp, #12
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800649c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064a4:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80064a8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80064b4:	bf00      	nop
 80064b6:	370c      	adds	r7, #12
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bc80      	pop	{r7}
 80064bc:	4770      	bx	lr

080064be <LL_RCC_SetADCClockSource>:
{
 80064be:	b480      	push	{r7}
 80064c0:	b083      	sub	sp, #12
 80064c2:	af00      	add	r7, sp, #0
 80064c4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80064c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064ce:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80064d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4313      	orrs	r3, r2
 80064da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80064de:	bf00      	nop
 80064e0:	370c      	adds	r7, #12
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bc80      	pop	{r7}
 80064e6:	4770      	bx	lr

080064e8 <LL_RCC_SetRTCClockSource>:
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80064f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80064fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4313      	orrs	r3, r2
 8006504:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006508:	bf00      	nop
 800650a:	370c      	adds	r7, #12
 800650c:	46bd      	mov	sp, r7
 800650e:	bc80      	pop	{r7}
 8006510:	4770      	bx	lr

08006512 <LL_RCC_GetRTCClockSource>:
{
 8006512:	b480      	push	{r7}
 8006514:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006516:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800651a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800651e:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8006522:	4618      	mov	r0, r3
 8006524:	46bd      	mov	sp, r7
 8006526:	bc80      	pop	{r7}
 8006528:	4770      	bx	lr

0800652a <LL_RCC_ForceBackupDomainReset>:
{
 800652a:	b480      	push	{r7}
 800652c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800652e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006536:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800653a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800653e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006542:	bf00      	nop
 8006544:	46bd      	mov	sp, r7
 8006546:	bc80      	pop	{r7}
 8006548:	4770      	bx	lr

0800654a <LL_RCC_ReleaseBackupDomainReset>:
{
 800654a:	b480      	push	{r7}
 800654c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800654e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006552:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006556:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800655a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800655e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006562:	bf00      	nop
 8006564:	46bd      	mov	sp, r7
 8006566:	bc80      	pop	{r7}
 8006568:	4770      	bx	lr
	...

0800656c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b086      	sub	sp, #24
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8006574:	2300      	movs	r3, #0
 8006576:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8006578:	2300      	movs	r3, #0
 800657a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800657c:	2300      	movs	r3, #0
 800657e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d058      	beq.n	800663e <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800658c:	f7fe fd92 	bl	80050b4 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006590:	f7fc fd8a 	bl	80030a8 <HAL_GetTick>
 8006594:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006596:	e009      	b.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006598:	f7fc fd86 	bl	80030a8 <HAL_GetTick>
 800659c:	4602      	mov	r2, r0
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	1ad3      	subs	r3, r2, r3
 80065a2:	2b02      	cmp	r3, #2
 80065a4:	d902      	bls.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80065a6:	2303      	movs	r3, #3
 80065a8:	74fb      	strb	r3, [r7, #19]
        break;
 80065aa:	e006      	b.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80065ac:	4b7b      	ldr	r3, [pc, #492]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065b8:	d1ee      	bne.n	8006598 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80065ba:	7cfb      	ldrb	r3, [r7, #19]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d13c      	bne.n	800663a <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80065c0:	f7ff ffa7 	bl	8006512 <LL_RCC_GetRTCClockSource>
 80065c4:	4602      	mov	r2, r0
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d00f      	beq.n	80065ee <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80065ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065da:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80065dc:	f7ff ffa5 	bl	800652a <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 80065e0:	f7ff ffb3 	bl	800654a <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80065e4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	f003 0302 	and.w	r3, r3, #2
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d014      	beq.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065f8:	f7fc fd56 	bl	80030a8 <HAL_GetTick>
 80065fc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 80065fe:	e00b      	b.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006600:	f7fc fd52 	bl	80030a8 <HAL_GetTick>
 8006604:	4602      	mov	r2, r0
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	1ad3      	subs	r3, r2, r3
 800660a:	f241 3288 	movw	r2, #5000	; 0x1388
 800660e:	4293      	cmp	r3, r2
 8006610:	d902      	bls.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8006612:	2303      	movs	r3, #3
 8006614:	74fb      	strb	r3, [r7, #19]
            break;
 8006616:	e004      	b.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8006618:	f7ff feb4 	bl	8006384 <LL_RCC_LSE_IsReady>
 800661c:	4603      	mov	r3, r0
 800661e:	2b01      	cmp	r3, #1
 8006620:	d1ee      	bne.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8006622:	7cfb      	ldrb	r3, [r7, #19]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d105      	bne.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800662c:	4618      	mov	r0, r3
 800662e:	f7ff ff5b 	bl	80064e8 <LL_RCC_SetRTCClockSource>
 8006632:	e004      	b.n	800663e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006634:	7cfb      	ldrb	r3, [r7, #19]
 8006636:	74bb      	strb	r3, [r7, #18]
 8006638:	e001      	b.n	800663e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800663a:	7cfb      	ldrb	r3, [r7, #19]
 800663c:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f003 0301 	and.w	r3, r3, #1
 8006646:	2b00      	cmp	r3, #0
 8006648:	d004      	beq.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	4618      	mov	r0, r3
 8006650:	f7ff fea9 	bl	80063a6 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 0302 	and.w	r3, r3, #2
 800665c:	2b00      	cmp	r3, #0
 800665e:	d004      	beq.n	800666a <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	4618      	mov	r0, r3
 8006666:	f7ff fe9e 	bl	80063a6 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0320 	and.w	r3, r3, #32
 8006672:	2b00      	cmp	r3, #0
 8006674:	d004      	beq.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	691b      	ldr	r3, [r3, #16]
 800667a:	4618      	mov	r0, r3
 800667c:	f7ff fec0 	bl	8006400 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006688:	2b00      	cmp	r3, #0
 800668a:	d004      	beq.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6a1b      	ldr	r3, [r3, #32]
 8006690:	4618      	mov	r0, r3
 8006692:	f7ff fee6 	bl	8006462 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d004      	beq.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a6:	4618      	mov	r0, r3
 80066a8:	f7ff fedb 	bl	8006462 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d004      	beq.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066bc:	4618      	mov	r0, r3
 80066be:	f7ff fed0 	bl	8006462 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d004      	beq.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	695b      	ldr	r3, [r3, #20]
 80066d2:	4618      	mov	r0, r3
 80066d4:	f7ff fea9 	bl	800642a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d004      	beq.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	699b      	ldr	r3, [r3, #24]
 80066e8:	4618      	mov	r0, r3
 80066ea:	f7ff fe9e 	bl	800642a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d004      	beq.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	69db      	ldr	r3, [r3, #28]
 80066fe:	4618      	mov	r0, r3
 8006700:	f7ff fe93 	bl	800642a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f003 0310 	and.w	r3, r3, #16
 800670c:	2b00      	cmp	r3, #0
 800670e:	d011      	beq.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	4618      	mov	r0, r3
 8006716:	f7ff fe5e 	bl	80063d6 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	68db      	ldr	r3, [r3, #12]
 800671e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006722:	d107      	bne.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8006724:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006728:	68db      	ldr	r3, [r3, #12]
 800672a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800672e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006732:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800673c:	2b00      	cmp	r3, #0
 800673e:	d010      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006744:	4618      	mov	r0, r3
 8006746:	f7ff fea5 	bl	8006494 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800674e:	2b00      	cmp	r3, #0
 8006750:	d107      	bne.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8006752:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006756:	68db      	ldr	r3, [r3, #12]
 8006758:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800675c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006760:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800676a:	2b00      	cmp	r3, #0
 800676c:	d011      	beq.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006772:	4618      	mov	r0, r3
 8006774:	f7ff fea3 	bl	80064be <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800677c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006780:	d107      	bne.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006782:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006786:	68db      	ldr	r3, [r3, #12]
 8006788:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800678c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006790:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8006792:	7cbb      	ldrb	r3, [r7, #18]
}
 8006794:	4618      	mov	r0, r3
 8006796:	3718      	adds	r7, #24
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}
 800679c:	58000400 	.word	0x58000400

080067a0 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80067a8:	4b06      	ldr	r3, [pc, #24]	; (80067c4 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80067b0:	4904      	ldr	r1, [pc, #16]	; (80067c4 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4313      	orrs	r3, r2
 80067b6:	608b      	str	r3, [r1, #8]
}
 80067b8:	bf00      	nop
 80067ba:	370c      	adds	r7, #12
 80067bc:	46bd      	mov	sp, r7
 80067be:	bc80      	pop	{r7}
 80067c0:	4770      	bx	lr
 80067c2:	bf00      	nop
 80067c4:	58000400 	.word	0x58000400

080067c8 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 80067c8:	b480      	push	{r7}
 80067ca:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80067cc:	4b05      	ldr	r3, [pc, #20]	; (80067e4 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 80067ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067d2:	4a04      	ldr	r2, [pc, #16]	; (80067e4 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 80067d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80067dc:	bf00      	nop
 80067de:	46bd      	mov	sp, r7
 80067e0:	bc80      	pop	{r7}
 80067e2:	4770      	bx	lr
 80067e4:	58000400 	.word	0x58000400

080067e8 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 80067e8:	b480      	push	{r7}
 80067ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80067ec:	4b05      	ldr	r3, [pc, #20]	; (8006804 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80067ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067f2:	4a04      	ldr	r2, [pc, #16]	; (8006804 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80067f4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80067f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80067fc:	bf00      	nop
 80067fe:	46bd      	mov	sp, r7
 8006800:	bc80      	pop	{r7}
 8006802:	4770      	bx	lr
 8006804:	58000400 	.word	0x58000400

08006808 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 8006808:	b480      	push	{r7}
 800680a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 800680c:	4b03      	ldr	r3, [pc, #12]	; (800681c <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800680e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006812:	619a      	str	r2, [r3, #24]
}
 8006814:	bf00      	nop
 8006816:	46bd      	mov	sp, r7
 8006818:	bc80      	pop	{r7}
 800681a:	4770      	bx	lr
 800681c:	58000400 	.word	0x58000400

08006820 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 8006820:	b480      	push	{r7}
 8006822:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8006824:	4b06      	ldr	r3, [pc, #24]	; (8006840 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8006826:	695b      	ldr	r3, [r3, #20]
 8006828:	f003 0302 	and.w	r3, r3, #2
 800682c:	2b02      	cmp	r3, #2
 800682e:	d101      	bne.n	8006834 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8006830:	2301      	movs	r3, #1
 8006832:	e000      	b.n	8006836 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8006834:	2300      	movs	r3, #0
}
 8006836:	4618      	mov	r0, r3
 8006838:	46bd      	mov	sp, r7
 800683a:	bc80      	pop	{r7}
 800683c:	4770      	bx	lr
 800683e:	bf00      	nop
 8006840:	58000400 	.word	0x58000400

08006844 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 8006844:	b480      	push	{r7}
 8006846:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8006848:	4b06      	ldr	r3, [pc, #24]	; (8006864 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800684a:	695b      	ldr	r3, [r3, #20]
 800684c:	f003 0304 	and.w	r3, r3, #4
 8006850:	2b04      	cmp	r3, #4
 8006852:	d101      	bne.n	8006858 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8006854:	2301      	movs	r3, #1
 8006856:	e000      	b.n	800685a <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8006858:	2300      	movs	r3, #0
}
 800685a:	4618      	mov	r0, r3
 800685c:	46bd      	mov	sp, r7
 800685e:	bc80      	pop	{r7}
 8006860:	4770      	bx	lr
 8006862:	bf00      	nop
 8006864:	58000400 	.word	0x58000400

08006868 <LL_RCC_RF_DisableReset>:
{
 8006868:	b480      	push	{r7}
 800686a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800686c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006870:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006874:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006878:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800687c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006880:	bf00      	nop
 8006882:	46bd      	mov	sp, r7
 8006884:	bc80      	pop	{r7}
 8006886:	4770      	bx	lr

08006888 <LL_RCC_IsRFUnderReset>:
{
 8006888:	b480      	push	{r7}
 800688a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 800688c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006890:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006894:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006898:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800689c:	d101      	bne.n	80068a2 <LL_RCC_IsRFUnderReset+0x1a>
 800689e:	2301      	movs	r3, #1
 80068a0:	e000      	b.n	80068a4 <LL_RCC_IsRFUnderReset+0x1c>
 80068a2:	2300      	movs	r3, #0
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bc80      	pop	{r7}
 80068aa:	4770      	bx	lr

080068ac <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b083      	sub	sp, #12
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80068b4:	4b06      	ldr	r3, [pc, #24]	; (80068d0 <LL_EXTI_EnableIT_32_63+0x24>)
 80068b6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80068ba:	4905      	ldr	r1, [pc, #20]	; (80068d0 <LL_EXTI_EnableIT_32_63+0x24>)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	4313      	orrs	r3, r2
 80068c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80068c4:	bf00      	nop
 80068c6:	370c      	adds	r7, #12
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bc80      	pop	{r7}
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	58000800 	.word	0x58000800

080068d4 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d103      	bne.n	80068ea <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	73fb      	strb	r3, [r7, #15]
    return status;
 80068e6:	7bfb      	ldrb	r3, [r7, #15]
 80068e8:	e052      	b.n	8006990 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 80068ea:	2300      	movs	r3, #0
 80068ec:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	799b      	ldrb	r3, [r3, #6]
 80068f2:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 80068f4:	7bbb      	ldrb	r3, [r7, #14]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d002      	beq.n	8006900 <HAL_SUBGHZ_Init+0x2c>
 80068fa:	7bbb      	ldrb	r3, [r7, #14]
 80068fc:	2b03      	cmp	r3, #3
 80068fe:	d109      	bne.n	8006914 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f7fa fc4e 	bl	80011a8 <HAL_SUBGHZ_MspInit>
#if defined(CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 800690c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006910:	f7ff ffcc 	bl	80068ac <LL_EXTI_EnableIT_32_63>
#endif /* CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8006914:	7bbb      	ldrb	r3, [r7, #14]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d126      	bne.n	8006968 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2202      	movs	r2, #2
 800691e:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8006920:	f7ff ffa2 	bl	8006868 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006924:	4b1c      	ldr	r3, [pc, #112]	; (8006998 <HAL_SUBGHZ_Init+0xc4>)
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	4613      	mov	r3, r2
 800692a:	00db      	lsls	r3, r3, #3
 800692c:	1a9b      	subs	r3, r3, r2
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	0cdb      	lsrs	r3, r3, #19
 8006932:	2264      	movs	r2, #100	; 0x64
 8006934:	fb02 f303 	mul.w	r3, r2, r3
 8006938:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d105      	bne.n	800694c <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	609a      	str	r2, [r3, #8]
        break;
 800694a:	e007      	b.n	800695c <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	3b01      	subs	r3, #1
 8006950:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8006952:	f7ff ff99 	bl	8006888 <LL_RCC_IsRFUnderReset>
 8006956:	4603      	mov	r3, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d1ee      	bne.n	800693a <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800695c:	f7ff ff34 	bl	80067c8 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8006960:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006964:	f7ff ff1c 	bl	80067a0 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8006968:	f7ff ff4e 	bl	8006808 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 800696c:	7bfb      	ldrb	r3, [r7, #15]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d10a      	bne.n	8006988 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4618      	mov	r0, r3
 8006978:	f000 fab6 	bl	8006ee8 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	719a      	strb	r2, [r3, #6]

  return status;
 800698e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006990:	4618      	mov	r0, r3
 8006992:	3710      	adds	r7, #16
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}
 8006998:	20000108 	.word	0x20000108

0800699c <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b086      	sub	sp, #24
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	60f8      	str	r0, [r7, #12]
 80069a4:	607a      	str	r2, [r7, #4]
 80069a6:	461a      	mov	r2, r3
 80069a8:	460b      	mov	r3, r1
 80069aa:	817b      	strh	r3, [r7, #10]
 80069ac:	4613      	mov	r3, r2
 80069ae:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	799b      	ldrb	r3, [r3, #6]
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d14a      	bne.n	8006a50 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	795b      	ldrb	r3, [r3, #5]
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d101      	bne.n	80069c6 <HAL_SUBGHZ_WriteRegisters+0x2a>
 80069c2:	2302      	movs	r3, #2
 80069c4:	e045      	b.n	8006a52 <HAL_SUBGHZ_WriteRegisters+0xb6>
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2201      	movs	r2, #1
 80069ca:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2202      	movs	r2, #2
 80069d0:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80069d2:	68f8      	ldr	r0, [r7, #12]
 80069d4:	f000 fb56 	bl	8007084 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80069d8:	f7ff ff06 	bl	80067e8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 80069dc:	210d      	movs	r1, #13
 80069de:	68f8      	ldr	r0, [r7, #12]
 80069e0:	f000 faa2 	bl	8006f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 80069e4:	897b      	ldrh	r3, [r7, #10]
 80069e6:	0a1b      	lsrs	r3, r3, #8
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	4619      	mov	r1, r3
 80069ee:	68f8      	ldr	r0, [r7, #12]
 80069f0:	f000 fa9a 	bl	8006f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 80069f4:	897b      	ldrh	r3, [r7, #10]
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	4619      	mov	r1, r3
 80069fa:	68f8      	ldr	r0, [r7, #12]
 80069fc:	f000 fa94 	bl	8006f28 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006a00:	2300      	movs	r3, #0
 8006a02:	82bb      	strh	r3, [r7, #20]
 8006a04:	e00a      	b.n	8006a1c <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006a06:	8abb      	ldrh	r3, [r7, #20]
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	4413      	add	r3, r2
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	4619      	mov	r1, r3
 8006a10:	68f8      	ldr	r0, [r7, #12]
 8006a12:	f000 fa89 	bl	8006f28 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006a16:	8abb      	ldrh	r3, [r7, #20]
 8006a18:	3301      	adds	r3, #1
 8006a1a:	82bb      	strh	r3, [r7, #20]
 8006a1c:	8aba      	ldrh	r2, [r7, #20]
 8006a1e:	893b      	ldrh	r3, [r7, #8]
 8006a20:	429a      	cmp	r2, r3
 8006a22:	d3f0      	bcc.n	8006a06 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006a24:	f7ff fed0 	bl	80067c8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006a28:	68f8      	ldr	r0, [r7, #12]
 8006a2a:	f000 fb4f 	bl	80070cc <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d002      	beq.n	8006a3c <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	75fb      	strb	r3, [r7, #23]
 8006a3a:	e001      	b.n	8006a40 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2201      	movs	r2, #1
 8006a44:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	715a      	strb	r2, [r3, #5]

    return status;
 8006a4c:	7dfb      	ldrb	r3, [r7, #23]
 8006a4e:	e000      	b.n	8006a52 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8006a50:	2302      	movs	r3, #2
  }
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3718      	adds	r7, #24
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}

08006a5a <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8006a5a:	b580      	push	{r7, lr}
 8006a5c:	b088      	sub	sp, #32
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	60f8      	str	r0, [r7, #12]
 8006a62:	607a      	str	r2, [r7, #4]
 8006a64:	461a      	mov	r2, r3
 8006a66:	460b      	mov	r3, r1
 8006a68:	817b      	strh	r3, [r7, #10]
 8006a6a:	4613      	mov	r3, r2
 8006a6c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	799b      	ldrb	r3, [r3, #6]
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d14a      	bne.n	8006b12 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	795b      	ldrb	r3, [r3, #5]
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d101      	bne.n	8006a88 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8006a84:	2302      	movs	r3, #2
 8006a86:	e045      	b.n	8006b14 <HAL_SUBGHZ_ReadRegisters+0xba>
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006a8e:	68f8      	ldr	r0, [r7, #12]
 8006a90:	f000 faf8 	bl	8007084 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006a94:	f7ff fea8 	bl	80067e8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8006a98:	211d      	movs	r1, #29
 8006a9a:	68f8      	ldr	r0, [r7, #12]
 8006a9c:	f000 fa44 	bl	8006f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006aa0:	897b      	ldrh	r3, [r7, #10]
 8006aa2:	0a1b      	lsrs	r3, r3, #8
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	68f8      	ldr	r0, [r7, #12]
 8006aac:	f000 fa3c 	bl	8006f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8006ab0:	897b      	ldrh	r3, [r7, #10]
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	4619      	mov	r1, r3
 8006ab6:	68f8      	ldr	r0, [r7, #12]
 8006ab8:	f000 fa36 	bl	8006f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8006abc:	2100      	movs	r1, #0
 8006abe:	68f8      	ldr	r0, [r7, #12]
 8006ac0:	f000 fa32 	bl	8006f28 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	82fb      	strh	r3, [r7, #22]
 8006ac8:	e009      	b.n	8006ade <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006aca:	69b9      	ldr	r1, [r7, #24]
 8006acc:	68f8      	ldr	r0, [r7, #12]
 8006ace:	f000 fa81 	bl	8006fd4 <SUBGHZSPI_Receive>
      pData++;
 8006ad2:	69bb      	ldr	r3, [r7, #24]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8006ad8:	8afb      	ldrh	r3, [r7, #22]
 8006ada:	3301      	adds	r3, #1
 8006adc:	82fb      	strh	r3, [r7, #22]
 8006ade:	8afa      	ldrh	r2, [r7, #22]
 8006ae0:	893b      	ldrh	r3, [r7, #8]
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d3f1      	bcc.n	8006aca <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006ae6:	f7ff fe6f 	bl	80067c8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006aea:	68f8      	ldr	r0, [r7, #12]
 8006aec:	f000 faee 	bl	80070cc <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d002      	beq.n	8006afe <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	77fb      	strb	r3, [r7, #31]
 8006afc:	e001      	b.n	8006b02 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8006afe:	2300      	movs	r3, #0
 8006b00:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2201      	movs	r2, #1
 8006b06:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	715a      	strb	r2, [r3, #5]

    return status;
 8006b0e:	7ffb      	ldrb	r3, [r7, #31]
 8006b10:	e000      	b.n	8006b14 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8006b12:	2302      	movs	r3, #2
  }
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3720      	adds	r7, #32
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}

08006b1c <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b086      	sub	sp, #24
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	607a      	str	r2, [r7, #4]
 8006b26:	461a      	mov	r2, r3
 8006b28:	460b      	mov	r3, r1
 8006b2a:	72fb      	strb	r3, [r7, #11]
 8006b2c:	4613      	mov	r3, r2
 8006b2e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	799b      	ldrb	r3, [r3, #6]
 8006b34:	b2db      	uxtb	r3, r3
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d14a      	bne.n	8006bd0 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	795b      	ldrb	r3, [r3, #5]
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	d101      	bne.n	8006b46 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8006b42:	2302      	movs	r3, #2
 8006b44:	e045      	b.n	8006bd2 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006b4c:	68f8      	ldr	r0, [r7, #12]
 8006b4e:	f000 fa99 	bl	8007084 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8006b52:	7afb      	ldrb	r3, [r7, #11]
 8006b54:	2b84      	cmp	r3, #132	; 0x84
 8006b56:	d002      	beq.n	8006b5e <HAL_SUBGHZ_ExecSetCmd+0x42>
 8006b58:	7afb      	ldrb	r3, [r7, #11]
 8006b5a:	2b94      	cmp	r3, #148	; 0x94
 8006b5c:	d103      	bne.n	8006b66 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2201      	movs	r2, #1
 8006b62:	711a      	strb	r2, [r3, #4]
 8006b64:	e002      	b.n	8006b6c <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006b6c:	f7ff fe3c 	bl	80067e8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006b70:	7afb      	ldrb	r3, [r7, #11]
 8006b72:	4619      	mov	r1, r3
 8006b74:	68f8      	ldr	r0, [r7, #12]
 8006b76:	f000 f9d7 	bl	8006f28 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	82bb      	strh	r3, [r7, #20]
 8006b7e:	e00a      	b.n	8006b96 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006b80:	8abb      	ldrh	r3, [r7, #20]
 8006b82:	687a      	ldr	r2, [r7, #4]
 8006b84:	4413      	add	r3, r2
 8006b86:	781b      	ldrb	r3, [r3, #0]
 8006b88:	4619      	mov	r1, r3
 8006b8a:	68f8      	ldr	r0, [r7, #12]
 8006b8c:	f000 f9cc 	bl	8006f28 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006b90:	8abb      	ldrh	r3, [r7, #20]
 8006b92:	3301      	adds	r3, #1
 8006b94:	82bb      	strh	r3, [r7, #20]
 8006b96:	8aba      	ldrh	r2, [r7, #20]
 8006b98:	893b      	ldrh	r3, [r7, #8]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d3f0      	bcc.n	8006b80 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006b9e:	f7ff fe13 	bl	80067c8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8006ba2:	7afb      	ldrb	r3, [r7, #11]
 8006ba4:	2b84      	cmp	r3, #132	; 0x84
 8006ba6:	d002      	beq.n	8006bae <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006ba8:	68f8      	ldr	r0, [r7, #12]
 8006baa:	f000 fa8f 	bl	80070cc <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d002      	beq.n	8006bbc <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	75fb      	strb	r3, [r7, #23]
 8006bba:	e001      	b.n	8006bc0 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	715a      	strb	r2, [r3, #5]

    return status;
 8006bcc:	7dfb      	ldrb	r3, [r7, #23]
 8006bce:	e000      	b.n	8006bd2 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8006bd0:	2302      	movs	r3, #2
  }
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3718      	adds	r7, #24
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}

08006bda <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8006bda:	b580      	push	{r7, lr}
 8006bdc:	b088      	sub	sp, #32
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	60f8      	str	r0, [r7, #12]
 8006be2:	607a      	str	r2, [r7, #4]
 8006be4:	461a      	mov	r2, r3
 8006be6:	460b      	mov	r3, r1
 8006be8:	72fb      	strb	r3, [r7, #11]
 8006bea:	4613      	mov	r3, r2
 8006bec:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	799b      	ldrb	r3, [r3, #6]
 8006bf6:	b2db      	uxtb	r3, r3
 8006bf8:	2b01      	cmp	r3, #1
 8006bfa:	d13d      	bne.n	8006c78 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	795b      	ldrb	r3, [r3, #5]
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d101      	bne.n	8006c08 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8006c04:	2302      	movs	r3, #2
 8006c06:	e038      	b.n	8006c7a <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006c0e:	68f8      	ldr	r0, [r7, #12]
 8006c10:	f000 fa38 	bl	8007084 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006c14:	f7ff fde8 	bl	80067e8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006c18:	7afb      	ldrb	r3, [r7, #11]
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	68f8      	ldr	r0, [r7, #12]
 8006c1e:	f000 f983 	bl	8006f28 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8006c22:	2100      	movs	r1, #0
 8006c24:	68f8      	ldr	r0, [r7, #12]
 8006c26:	f000 f97f 	bl	8006f28 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	82fb      	strh	r3, [r7, #22]
 8006c2e:	e009      	b.n	8006c44 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006c30:	69b9      	ldr	r1, [r7, #24]
 8006c32:	68f8      	ldr	r0, [r7, #12]
 8006c34:	f000 f9ce 	bl	8006fd4 <SUBGHZSPI_Receive>
      pData++;
 8006c38:	69bb      	ldr	r3, [r7, #24]
 8006c3a:	3301      	adds	r3, #1
 8006c3c:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8006c3e:	8afb      	ldrh	r3, [r7, #22]
 8006c40:	3301      	adds	r3, #1
 8006c42:	82fb      	strh	r3, [r7, #22]
 8006c44:	8afa      	ldrh	r2, [r7, #22]
 8006c46:	893b      	ldrh	r3, [r7, #8]
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d3f1      	bcc.n	8006c30 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006c4c:	f7ff fdbc 	bl	80067c8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006c50:	68f8      	ldr	r0, [r7, #12]
 8006c52:	f000 fa3b 	bl	80070cc <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d002      	beq.n	8006c64 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	77fb      	strb	r3, [r7, #31]
 8006c62:	e001      	b.n	8006c68 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8006c64:	2300      	movs	r3, #0
 8006c66:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2200      	movs	r2, #0
 8006c72:	715a      	strb	r2, [r3, #5]

    return status;
 8006c74:	7ffb      	ldrb	r3, [r7, #31]
 8006c76:	e000      	b.n	8006c7a <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006c78:	2302      	movs	r3, #2
  }
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3720      	adds	r7, #32
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}

08006c82 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8006c82:	b580      	push	{r7, lr}
 8006c84:	b086      	sub	sp, #24
 8006c86:	af00      	add	r7, sp, #0
 8006c88:	60f8      	str	r0, [r7, #12]
 8006c8a:	607a      	str	r2, [r7, #4]
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	460b      	mov	r3, r1
 8006c90:	72fb      	strb	r3, [r7, #11]
 8006c92:	4613      	mov	r3, r2
 8006c94:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	799b      	ldrb	r3, [r3, #6]
 8006c9a:	b2db      	uxtb	r3, r3
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	d13e      	bne.n	8006d1e <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	795b      	ldrb	r3, [r3, #5]
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d101      	bne.n	8006cac <HAL_SUBGHZ_WriteBuffer+0x2a>
 8006ca8:	2302      	movs	r3, #2
 8006caa:	e039      	b.n	8006d20 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006cb2:	68f8      	ldr	r0, [r7, #12]
 8006cb4:	f000 f9e6 	bl	8007084 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006cb8:	f7ff fd96 	bl	80067e8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8006cbc:	210e      	movs	r1, #14
 8006cbe:	68f8      	ldr	r0, [r7, #12]
 8006cc0:	f000 f932 	bl	8006f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8006cc4:	7afb      	ldrb	r3, [r7, #11]
 8006cc6:	4619      	mov	r1, r3
 8006cc8:	68f8      	ldr	r0, [r7, #12]
 8006cca:	f000 f92d 	bl	8006f28 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006cce:	2300      	movs	r3, #0
 8006cd0:	82bb      	strh	r3, [r7, #20]
 8006cd2:	e00a      	b.n	8006cea <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006cd4:	8abb      	ldrh	r3, [r7, #20]
 8006cd6:	687a      	ldr	r2, [r7, #4]
 8006cd8:	4413      	add	r3, r2
 8006cda:	781b      	ldrb	r3, [r3, #0]
 8006cdc:	4619      	mov	r1, r3
 8006cde:	68f8      	ldr	r0, [r7, #12]
 8006ce0:	f000 f922 	bl	8006f28 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006ce4:	8abb      	ldrh	r3, [r7, #20]
 8006ce6:	3301      	adds	r3, #1
 8006ce8:	82bb      	strh	r3, [r7, #20]
 8006cea:	8aba      	ldrh	r2, [r7, #20]
 8006cec:	893b      	ldrh	r3, [r7, #8]
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	d3f0      	bcc.n	8006cd4 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006cf2:	f7ff fd69 	bl	80067c8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006cf6:	68f8      	ldr	r0, [r7, #12]
 8006cf8:	f000 f9e8 	bl	80070cc <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d002      	beq.n	8006d0a <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8006d04:	2301      	movs	r3, #1
 8006d06:	75fb      	strb	r3, [r7, #23]
 8006d08:	e001      	b.n	8006d0e <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2201      	movs	r2, #1
 8006d12:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2200      	movs	r2, #0
 8006d18:	715a      	strb	r2, [r3, #5]

    return status;
 8006d1a:	7dfb      	ldrb	r3, [r7, #23]
 8006d1c:	e000      	b.n	8006d20 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006d1e:	2302      	movs	r3, #2
  }
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3718      	adds	r7, #24
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}

08006d28 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b088      	sub	sp, #32
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	60f8      	str	r0, [r7, #12]
 8006d30:	607a      	str	r2, [r7, #4]
 8006d32:	461a      	mov	r2, r3
 8006d34:	460b      	mov	r3, r1
 8006d36:	72fb      	strb	r3, [r7, #11]
 8006d38:	4613      	mov	r3, r2
 8006d3a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	799b      	ldrb	r3, [r3, #6]
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d141      	bne.n	8006dce <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	795b      	ldrb	r3, [r3, #5]
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	d101      	bne.n	8006d56 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8006d52:	2302      	movs	r3, #2
 8006d54:	e03c      	b.n	8006dd0 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2201      	movs	r2, #1
 8006d5a:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006d5c:	68f8      	ldr	r0, [r7, #12]
 8006d5e:	f000 f991 	bl	8007084 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006d62:	f7ff fd41 	bl	80067e8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8006d66:	211e      	movs	r1, #30
 8006d68:	68f8      	ldr	r0, [r7, #12]
 8006d6a:	f000 f8dd 	bl	8006f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8006d6e:	7afb      	ldrb	r3, [r7, #11]
 8006d70:	4619      	mov	r1, r3
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f000 f8d8 	bl	8006f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8006d78:	2100      	movs	r1, #0
 8006d7a:	68f8      	ldr	r0, [r7, #12]
 8006d7c:	f000 f8d4 	bl	8006f28 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006d80:	2300      	movs	r3, #0
 8006d82:	82fb      	strh	r3, [r7, #22]
 8006d84:	e009      	b.n	8006d9a <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006d86:	69b9      	ldr	r1, [r7, #24]
 8006d88:	68f8      	ldr	r0, [r7, #12]
 8006d8a:	f000 f923 	bl	8006fd4 <SUBGHZSPI_Receive>
      pData++;
 8006d8e:	69bb      	ldr	r3, [r7, #24]
 8006d90:	3301      	adds	r3, #1
 8006d92:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8006d94:	8afb      	ldrh	r3, [r7, #22]
 8006d96:	3301      	adds	r3, #1
 8006d98:	82fb      	strh	r3, [r7, #22]
 8006d9a:	8afa      	ldrh	r2, [r7, #22]
 8006d9c:	893b      	ldrh	r3, [r7, #8]
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	d3f1      	bcc.n	8006d86 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006da2:	f7ff fd11 	bl	80067c8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006da6:	68f8      	ldr	r0, [r7, #12]
 8006da8:	f000 f990 	bl	80070cc <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d002      	beq.n	8006dba <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8006db4:	2301      	movs	r3, #1
 8006db6:	77fb      	strb	r3, [r7, #31]
 8006db8:	e001      	b.n	8006dbe <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8006dba:	2300      	movs	r3, #0
 8006dbc:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	715a      	strb	r2, [r3, #5]

    return status;
 8006dca:	7ffb      	ldrb	r3, [r7, #31]
 8006dcc:	e000      	b.n	8006dd0 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8006dce:	2302      	movs	r3, #2
  }
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3720      	adds	r7, #32
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}

08006dd8 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b084      	sub	sp, #16
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8006de0:	2300      	movs	r3, #0
 8006de2:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8006de4:	f107 020c 	add.w	r2, r7, #12
 8006de8:	2302      	movs	r3, #2
 8006dea:	2112      	movs	r1, #18
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	f7ff fef4 	bl	8006bda <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8006df2:	7b3b      	ldrb	r3, [r7, #12]
 8006df4:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8006df6:	89fb      	ldrh	r3, [r7, #14]
 8006df8:	021b      	lsls	r3, r3, #8
 8006dfa:	b21a      	sxth	r2, r3
 8006dfc:	7b7b      	ldrb	r3, [r7, #13]
 8006dfe:	b21b      	sxth	r3, r3
 8006e00:	4313      	orrs	r3, r2
 8006e02:	b21b      	sxth	r3, r3
 8006e04:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8006e06:	f107 020c 	add.w	r2, r7, #12
 8006e0a:	2302      	movs	r3, #2
 8006e0c:	2102      	movs	r1, #2
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f7ff fe84 	bl	8006b1c <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8006e14:	89fb      	ldrh	r3, [r7, #14]
 8006e16:	f003 0301 	and.w	r3, r3, #1
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d002      	beq.n	8006e24 <HAL_SUBGHZ_IRQHandler+0x4c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f7fc f84e 	bl	8002ec0 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8006e24:	89fb      	ldrh	r3, [r7, #14]
 8006e26:	085b      	lsrs	r3, r3, #1
 8006e28:	f003 0301 	and.w	r3, r3, #1
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d002      	beq.n	8006e36 <HAL_SUBGHZ_IRQHandler+0x5e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f7fc f853 	bl	8002edc <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8006e36:	89fb      	ldrh	r3, [r7, #14]
 8006e38:	089b      	lsrs	r3, r3, #2
 8006e3a:	f003 0301 	and.w	r3, r3, #1
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d002      	beq.n	8006e48 <HAL_SUBGHZ_IRQHandler+0x70>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f7fc f8a2 	bl	8002f8c <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8006e48:	89fb      	ldrh	r3, [r7, #14]
 8006e4a:	08db      	lsrs	r3, r3, #3
 8006e4c:	f003 0301 	and.w	r3, r3, #1
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d002      	beq.n	8006e5a <HAL_SUBGHZ_IRQHandler+0x82>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8006e54:	6878      	ldr	r0, [r7, #4]
 8006e56:	f7fc f8a7 	bl	8002fa8 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8006e5a:	89fb      	ldrh	r3, [r7, #14]
 8006e5c:	091b      	lsrs	r3, r3, #4
 8006e5e:	f003 0301 	and.w	r3, r3, #1
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d002      	beq.n	8006e6c <HAL_SUBGHZ_IRQHandler+0x94>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f7fc f8ac 	bl	8002fc4 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8006e6c:	89fb      	ldrh	r3, [r7, #14]
 8006e6e:	095b      	lsrs	r3, r3, #5
 8006e70:	f003 0301 	and.w	r3, r3, #1
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d002      	beq.n	8006e7e <HAL_SUBGHZ_IRQHandler+0xa6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f7fc f879 	bl	8002f70 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8006e7e:	89fb      	ldrh	r3, [r7, #14]
 8006e80:	099b      	lsrs	r3, r3, #6
 8006e82:	f003 0301 	and.w	r3, r3, #1
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d002      	beq.n	8006e90 <HAL_SUBGHZ_IRQHandler+0xb8>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f7fc f834 	bl	8002ef8 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8006e90:	89fb      	ldrh	r3, [r7, #14]
 8006e92:	09db      	lsrs	r3, r3, #7
 8006e94:	f003 0301 	and.w	r3, r3, #1
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d00e      	beq.n	8006eba <HAL_SUBGHZ_IRQHandler+0xe2>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8006e9c:	89fb      	ldrh	r3, [r7, #14]
 8006e9e:	0a1b      	lsrs	r3, r3, #8
 8006ea0:	f003 0301 	and.w	r3, r3, #1
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d004      	beq.n	8006eb2 <HAL_SUBGHZ_IRQHandler+0xda>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8006ea8:	2101      	movs	r1, #1
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f7fc f832 	bl	8002f14 <HAL_SUBGHZ_CADStatusCallback>
 8006eb0:	e003      	b.n	8006eba <HAL_SUBGHZ_IRQHandler+0xe2>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8006eb2:	2100      	movs	r1, #0
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f7fc f82d 	bl	8002f14 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8006eba:	89fb      	ldrh	r3, [r7, #14]
 8006ebc:	0a5b      	lsrs	r3, r3, #9
 8006ebe:	f003 0301 	and.w	r3, r3, #1
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d002      	beq.n	8006ecc <HAL_SUBGHZ_IRQHandler+0xf4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f7fc f842 	bl	8002f50 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8006ecc:	89fb      	ldrh	r3, [r7, #14]
 8006ece:	0b9b      	lsrs	r3, r3, #14
 8006ed0:	f003 0301 	and.w	r3, r3, #1
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d002      	beq.n	8006ede <HAL_SUBGHZ_IRQHandler+0x106>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8006ed8:	6878      	ldr	r0, [r7, #4]
 8006eda:	f7fc f881 	bl	8002fe0 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8006ede:	bf00      	nop
 8006ee0:	3710      	adds	r7, #16
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}
	...

08006ee8 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b083      	sub	sp, #12
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8006ef0:	4b0c      	ldr	r3, [pc, #48]	; (8006f24 <SUBGHZSPI_Init+0x3c>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a0b      	ldr	r2, [pc, #44]	; (8006f24 <SUBGHZSPI_Init+0x3c>)
 8006ef6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006efa:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8006efc:	4a09      	ldr	r2, [pc, #36]	; (8006f24 <SUBGHZSPI_Init+0x3c>)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8006f04:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8006f06:	4b07      	ldr	r3, [pc, #28]	; (8006f24 <SUBGHZSPI_Init+0x3c>)
 8006f08:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8006f0c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8006f0e:	4b05      	ldr	r3, [pc, #20]	; (8006f24 <SUBGHZSPI_Init+0x3c>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a04      	ldr	r2, [pc, #16]	; (8006f24 <SUBGHZSPI_Init+0x3c>)
 8006f14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f18:	6013      	str	r3, [r2, #0]
}
 8006f1a:	bf00      	nop
 8006f1c:	370c      	adds	r7, #12
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bc80      	pop	{r7}
 8006f22:	4770      	bx	lr
 8006f24:	58010000 	.word	0x58010000

08006f28 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b087      	sub	sp, #28
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	460b      	mov	r3, r1
 8006f32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8006f34:	2300      	movs	r3, #0
 8006f36:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006f38:	4b23      	ldr	r3, [pc, #140]	; (8006fc8 <SUBGHZSPI_Transmit+0xa0>)
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	4613      	mov	r3, r2
 8006f3e:	00db      	lsls	r3, r3, #3
 8006f40:	1a9b      	subs	r3, r3, r2
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	0cdb      	lsrs	r3, r3, #19
 8006f46:	2264      	movs	r2, #100	; 0x64
 8006f48:	fb02 f303 	mul.w	r3, r2, r3
 8006f4c:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d105      	bne.n	8006f60 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	609a      	str	r2, [r3, #8]
      break;
 8006f5e:	e008      	b.n	8006f72 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	3b01      	subs	r3, #1
 8006f64:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8006f66:	4b19      	ldr	r3, [pc, #100]	; (8006fcc <SUBGHZSPI_Transmit+0xa4>)
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	f003 0302 	and.w	r3, r3, #2
 8006f6e:	2b02      	cmp	r3, #2
 8006f70:	d1ed      	bne.n	8006f4e <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8006f72:	4b17      	ldr	r3, [pc, #92]	; (8006fd0 <SUBGHZSPI_Transmit+0xa8>)
 8006f74:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	78fa      	ldrb	r2, [r7, #3]
 8006f7a:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006f7c:	4b12      	ldr	r3, [pc, #72]	; (8006fc8 <SUBGHZSPI_Transmit+0xa0>)
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	4613      	mov	r3, r2
 8006f82:	00db      	lsls	r3, r3, #3
 8006f84:	1a9b      	subs	r3, r3, r2
 8006f86:	009b      	lsls	r3, r3, #2
 8006f88:	0cdb      	lsrs	r3, r3, #19
 8006f8a:	2264      	movs	r2, #100	; 0x64
 8006f8c:	fb02 f303 	mul.w	r3, r2, r3
 8006f90:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d105      	bne.n	8006fa4 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8006f98:	2301      	movs	r3, #1
 8006f9a:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	609a      	str	r2, [r3, #8]
      break;
 8006fa2:	e008      	b.n	8006fb6 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	3b01      	subs	r3, #1
 8006fa8:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8006faa:	4b08      	ldr	r3, [pc, #32]	; (8006fcc <SUBGHZSPI_Transmit+0xa4>)
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	f003 0301 	and.w	r3, r3, #1
 8006fb2:	2b01      	cmp	r3, #1
 8006fb4:	d1ed      	bne.n	8006f92 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8006fb6:	4b05      	ldr	r3, [pc, #20]	; (8006fcc <SUBGHZSPI_Transmit+0xa4>)
 8006fb8:	68db      	ldr	r3, [r3, #12]

  return status;
 8006fba:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	371c      	adds	r7, #28
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bc80      	pop	{r7}
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	20000108 	.word	0x20000108
 8006fcc:	58010000 	.word	0x58010000
 8006fd0:	5801000c 	.word	0x5801000c

08006fd4 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b087      	sub	sp, #28
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
 8006fdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006fe2:	4b25      	ldr	r3, [pc, #148]	; (8007078 <SUBGHZSPI_Receive+0xa4>)
 8006fe4:	681a      	ldr	r2, [r3, #0]
 8006fe6:	4613      	mov	r3, r2
 8006fe8:	00db      	lsls	r3, r3, #3
 8006fea:	1a9b      	subs	r3, r3, r2
 8006fec:	009b      	lsls	r3, r3, #2
 8006fee:	0cdb      	lsrs	r3, r3, #19
 8006ff0:	2264      	movs	r2, #100	; 0x64
 8006ff2:	fb02 f303 	mul.w	r3, r2, r3
 8006ff6:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d105      	bne.n	800700a <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2201      	movs	r2, #1
 8007006:	609a      	str	r2, [r3, #8]
      break;
 8007008:	e008      	b.n	800701c <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	3b01      	subs	r3, #1
 800700e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007010:	4b1a      	ldr	r3, [pc, #104]	; (800707c <SUBGHZSPI_Receive+0xa8>)
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	f003 0302 	and.w	r3, r3, #2
 8007018:	2b02      	cmp	r3, #2
 800701a:	d1ed      	bne.n	8006ff8 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800701c:	4b18      	ldr	r3, [pc, #96]	; (8007080 <SUBGHZSPI_Receive+0xac>)
 800701e:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	22ff      	movs	r2, #255	; 0xff
 8007024:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007026:	4b14      	ldr	r3, [pc, #80]	; (8007078 <SUBGHZSPI_Receive+0xa4>)
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	4613      	mov	r3, r2
 800702c:	00db      	lsls	r3, r3, #3
 800702e:	1a9b      	subs	r3, r3, r2
 8007030:	009b      	lsls	r3, r3, #2
 8007032:	0cdb      	lsrs	r3, r3, #19
 8007034:	2264      	movs	r2, #100	; 0x64
 8007036:	fb02 f303 	mul.w	r3, r2, r3
 800703a:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d105      	bne.n	800704e <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2201      	movs	r2, #1
 800704a:	609a      	str	r2, [r3, #8]
      break;
 800704c:	e008      	b.n	8007060 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	3b01      	subs	r3, #1
 8007052:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007054:	4b09      	ldr	r3, [pc, #36]	; (800707c <SUBGHZSPI_Receive+0xa8>)
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	f003 0301 	and.w	r3, r3, #1
 800705c:	2b01      	cmp	r3, #1
 800705e:	d1ed      	bne.n	800703c <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8007060:	4b06      	ldr	r3, [pc, #24]	; (800707c <SUBGHZSPI_Receive+0xa8>)
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	b2da      	uxtb	r2, r3
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	701a      	strb	r2, [r3, #0]

  return status;
 800706a:	7dfb      	ldrb	r3, [r7, #23]
}
 800706c:	4618      	mov	r0, r3
 800706e:	371c      	adds	r7, #28
 8007070:	46bd      	mov	sp, r7
 8007072:	bc80      	pop	{r7}
 8007074:	4770      	bx	lr
 8007076:	bf00      	nop
 8007078:	20000108 	.word	0x20000108
 800707c:	58010000 	.word	0x58010000
 8007080:	5801000c 	.word	0x5801000c

08007084 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b084      	sub	sp, #16
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	791b      	ldrb	r3, [r3, #4]
 8007090:	2b01      	cmp	r3, #1
 8007092:	d111      	bne.n	80070b8 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8007094:	4b0c      	ldr	r3, [pc, #48]	; (80070c8 <SUBGHZ_CheckDeviceReady+0x44>)
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	4613      	mov	r3, r2
 800709a:	005b      	lsls	r3, r3, #1
 800709c:	4413      	add	r3, r2
 800709e:	00db      	lsls	r3, r3, #3
 80070a0:	0c1b      	lsrs	r3, r3, #16
 80070a2:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80070a4:	f7ff fba0 	bl	80067e8 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	3b01      	subs	r3, #1
 80070ac:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d1f9      	bne.n	80070a8 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80070b4:	f7ff fb88 	bl	80067c8 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f000 f807 	bl	80070cc <SUBGHZ_WaitOnBusy>
 80070be:	4603      	mov	r3, r0
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3710      	adds	r7, #16
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bd80      	pop	{r7, pc}
 80070c8:	20000108 	.word	0x20000108

080070cc <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b086      	sub	sp, #24
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 80070d4:	2300      	movs	r3, #0
 80070d6:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 80070d8:	4b12      	ldr	r3, [pc, #72]	; (8007124 <SUBGHZ_WaitOnBusy+0x58>)
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	4613      	mov	r3, r2
 80070de:	005b      	lsls	r3, r3, #1
 80070e0:	4413      	add	r3, r2
 80070e2:	00db      	lsls	r3, r3, #3
 80070e4:	0d1b      	lsrs	r3, r3, #20
 80070e6:	2264      	movs	r2, #100	; 0x64
 80070e8:	fb02 f303 	mul.w	r3, r2, r3
 80070ec:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 80070ee:	f7ff fba9 	bl	8006844 <LL_PWR_IsActiveFlag_RFBUSYMS>
 80070f2:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d105      	bne.n	8007106 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 80070fa:	2301      	movs	r3, #1
 80070fc:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2202      	movs	r2, #2
 8007102:	609a      	str	r2, [r3, #8]
      break;
 8007104:	e009      	b.n	800711a <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	3b01      	subs	r3, #1
 800710a:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800710c:	f7ff fb88 	bl	8006820 <LL_PWR_IsActiveFlag_RFBUSYS>
 8007110:	4602      	mov	r2, r0
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	4013      	ands	r3, r2
 8007116:	2b01      	cmp	r3, #1
 8007118:	d0e9      	beq.n	80070ee <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800711a:	7dfb      	ldrb	r3, [r7, #23]
}
 800711c:	4618      	mov	r0, r3
 800711e:	3718      	adds	r7, #24
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}
 8007124:	20000108 	.word	0x20000108

08007128 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b082      	sub	sp, #8
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d101      	bne.n	800713a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007136:	2301      	movs	r3, #1
 8007138:	e049      	b.n	80071ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007140:	b2db      	uxtb	r3, r3
 8007142:	2b00      	cmp	r3, #0
 8007144:	d106      	bne.n	8007154 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f000 f841 	bl	80071d6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2202      	movs	r2, #2
 8007158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	3304      	adds	r3, #4
 8007164:	4619      	mov	r1, r3
 8007166:	4610      	mov	r0, r2
 8007168:	f000 f9ce 	bl	8007508 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2201      	movs	r2, #1
 8007198:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2201      	movs	r2, #1
 80071a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2201      	movs	r2, #1
 80071a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2201      	movs	r2, #1
 80071b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2201      	movs	r2, #1
 80071b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2201      	movs	r2, #1
 80071c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80071cc:	2300      	movs	r3, #0
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	3708      	adds	r7, #8
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bd80      	pop	{r7, pc}

080071d6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80071d6:	b480      	push	{r7}
 80071d8:	b083      	sub	sp, #12
 80071da:	af00      	add	r7, sp, #0
 80071dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80071de:	bf00      	nop
 80071e0:	370c      	adds	r7, #12
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bc80      	pop	{r7}
 80071e6:	4770      	bx	lr

080071e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b085      	sub	sp, #20
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071f6:	b2db      	uxtb	r3, r3
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	d001      	beq.n	8007200 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80071fc:	2301      	movs	r3, #1
 80071fe:	e036      	b.n	800726e <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2202      	movs	r2, #2
 8007204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	68da      	ldr	r2, [r3, #12]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f042 0201 	orr.w	r2, r2, #1
 8007216:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a16      	ldr	r2, [pc, #88]	; (8007278 <HAL_TIM_Base_Start_IT+0x90>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d004      	beq.n	800722c <HAL_TIM_Base_Start_IT+0x44>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800722a:	d115      	bne.n	8007258 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	689a      	ldr	r2, [r3, #8]
 8007232:	4b12      	ldr	r3, [pc, #72]	; (800727c <HAL_TIM_Base_Start_IT+0x94>)
 8007234:	4013      	ands	r3, r2
 8007236:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2b06      	cmp	r3, #6
 800723c:	d015      	beq.n	800726a <HAL_TIM_Base_Start_IT+0x82>
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007244:	d011      	beq.n	800726a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f042 0201 	orr.w	r2, r2, #1
 8007254:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007256:	e008      	b.n	800726a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f042 0201 	orr.w	r2, r2, #1
 8007266:	601a      	str	r2, [r3, #0]
 8007268:	e000      	b.n	800726c <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800726a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800726c:	2300      	movs	r3, #0
}
 800726e:	4618      	mov	r0, r3
 8007270:	3714      	adds	r7, #20
 8007272:	46bd      	mov	sp, r7
 8007274:	bc80      	pop	{r7}
 8007276:	4770      	bx	lr
 8007278:	40012c00 	.word	0x40012c00
 800727c:	00010007 	.word	0x00010007

08007280 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b082      	sub	sp, #8
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	691b      	ldr	r3, [r3, #16]
 800728e:	f003 0302 	and.w	r3, r3, #2
 8007292:	2b02      	cmp	r3, #2
 8007294:	d122      	bne.n	80072dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	68db      	ldr	r3, [r3, #12]
 800729c:	f003 0302 	and.w	r3, r3, #2
 80072a0:	2b02      	cmp	r3, #2
 80072a2:	d11b      	bne.n	80072dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f06f 0202 	mvn.w	r2, #2
 80072ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2201      	movs	r2, #1
 80072b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	699b      	ldr	r3, [r3, #24]
 80072ba:	f003 0303 	and.w	r3, r3, #3
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d003      	beq.n	80072ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f000 f904 	bl	80074d0 <HAL_TIM_IC_CaptureCallback>
 80072c8:	e005      	b.n	80072d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 f8f7 	bl	80074be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 f906 	bl	80074e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2200      	movs	r2, #0
 80072da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	691b      	ldr	r3, [r3, #16]
 80072e2:	f003 0304 	and.w	r3, r3, #4
 80072e6:	2b04      	cmp	r3, #4
 80072e8:	d122      	bne.n	8007330 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	f003 0304 	and.w	r3, r3, #4
 80072f4:	2b04      	cmp	r3, #4
 80072f6:	d11b      	bne.n	8007330 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f06f 0204 	mvn.w	r2, #4
 8007300:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2202      	movs	r2, #2
 8007306:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	699b      	ldr	r3, [r3, #24]
 800730e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007312:	2b00      	cmp	r3, #0
 8007314:	d003      	beq.n	800731e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f8da 	bl	80074d0 <HAL_TIM_IC_CaptureCallback>
 800731c:	e005      	b.n	800732a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f000 f8cd 	bl	80074be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 f8dc 	bl	80074e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	f003 0308 	and.w	r3, r3, #8
 800733a:	2b08      	cmp	r3, #8
 800733c:	d122      	bne.n	8007384 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	f003 0308 	and.w	r3, r3, #8
 8007348:	2b08      	cmp	r3, #8
 800734a:	d11b      	bne.n	8007384 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f06f 0208 	mvn.w	r2, #8
 8007354:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2204      	movs	r2, #4
 800735a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	69db      	ldr	r3, [r3, #28]
 8007362:	f003 0303 	and.w	r3, r3, #3
 8007366:	2b00      	cmp	r3, #0
 8007368:	d003      	beq.n	8007372 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 f8b0 	bl	80074d0 <HAL_TIM_IC_CaptureCallback>
 8007370:	e005      	b.n	800737e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f000 f8a3 	bl	80074be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 f8b2 	bl	80074e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2200      	movs	r2, #0
 8007382:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	691b      	ldr	r3, [r3, #16]
 800738a:	f003 0310 	and.w	r3, r3, #16
 800738e:	2b10      	cmp	r3, #16
 8007390:	d122      	bne.n	80073d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	68db      	ldr	r3, [r3, #12]
 8007398:	f003 0310 	and.w	r3, r3, #16
 800739c:	2b10      	cmp	r3, #16
 800739e:	d11b      	bne.n	80073d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f06f 0210 	mvn.w	r2, #16
 80073a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2208      	movs	r2, #8
 80073ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	69db      	ldr	r3, [r3, #28]
 80073b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d003      	beq.n	80073c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 f886 	bl	80074d0 <HAL_TIM_IC_CaptureCallback>
 80073c4:	e005      	b.n	80073d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f000 f879 	bl	80074be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f000 f888 	bl	80074e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	f003 0301 	and.w	r3, r3, #1
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	d10e      	bne.n	8007404 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	68db      	ldr	r3, [r3, #12]
 80073ec:	f003 0301 	and.w	r3, r3, #1
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d107      	bne.n	8007404 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f06f 0201 	mvn.w	r2, #1
 80073fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f7f9 fd92 	bl	8000f28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	691b      	ldr	r3, [r3, #16]
 800740a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800740e:	2b80      	cmp	r3, #128	; 0x80
 8007410:	d10e      	bne.n	8007430 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	68db      	ldr	r3, [r3, #12]
 8007418:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800741c:	2b80      	cmp	r3, #128	; 0x80
 800741e:	d107      	bne.n	8007430 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f000 f8d7 	bl	80075de <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	691b      	ldr	r3, [r3, #16]
 8007436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800743a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800743e:	d10e      	bne.n	800745e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	68db      	ldr	r3, [r3, #12]
 8007446:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800744a:	2b80      	cmp	r3, #128	; 0x80
 800744c:	d107      	bne.n	800745e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007456:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f000 f8c9 	bl	80075f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	691b      	ldr	r3, [r3, #16]
 8007464:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007468:	2b40      	cmp	r3, #64	; 0x40
 800746a:	d10e      	bne.n	800748a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007476:	2b40      	cmp	r3, #64	; 0x40
 8007478:	d107      	bne.n	800748a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007482:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 f835 	bl	80074f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	691b      	ldr	r3, [r3, #16]
 8007490:	f003 0320 	and.w	r3, r3, #32
 8007494:	2b20      	cmp	r3, #32
 8007496:	d10e      	bne.n	80074b6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68db      	ldr	r3, [r3, #12]
 800749e:	f003 0320 	and.w	r3, r3, #32
 80074a2:	2b20      	cmp	r3, #32
 80074a4:	d107      	bne.n	80074b6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f06f 0220 	mvn.w	r2, #32
 80074ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 f88b 	bl	80075cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80074b6:	bf00      	nop
 80074b8:	3708      	adds	r7, #8
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}

080074be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80074be:	b480      	push	{r7}
 80074c0:	b083      	sub	sp, #12
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80074c6:	bf00      	nop
 80074c8:	370c      	adds	r7, #12
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bc80      	pop	{r7}
 80074ce:	4770      	bx	lr

080074d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80074d8:	bf00      	nop
 80074da:	370c      	adds	r7, #12
 80074dc:	46bd      	mov	sp, r7
 80074de:	bc80      	pop	{r7}
 80074e0:	4770      	bx	lr

080074e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80074e2:	b480      	push	{r7}
 80074e4:	b083      	sub	sp, #12
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80074ea:	bf00      	nop
 80074ec:	370c      	adds	r7, #12
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bc80      	pop	{r7}
 80074f2:	4770      	bx	lr

080074f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80074f4:	b480      	push	{r7}
 80074f6:	b083      	sub	sp, #12
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80074fc:	bf00      	nop
 80074fe:	370c      	adds	r7, #12
 8007500:	46bd      	mov	sp, r7
 8007502:	bc80      	pop	{r7}
 8007504:	4770      	bx	lr
	...

08007508 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007508:	b480      	push	{r7}
 800750a:	b085      	sub	sp, #20
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
 8007510:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	4a29      	ldr	r2, [pc, #164]	; (80075c0 <TIM_Base_SetConfig+0xb8>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d003      	beq.n	8007528 <TIM_Base_SetConfig+0x20>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007526:	d108      	bne.n	800753a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800752e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	68fa      	ldr	r2, [r7, #12]
 8007536:	4313      	orrs	r3, r2
 8007538:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	4a20      	ldr	r2, [pc, #128]	; (80075c0 <TIM_Base_SetConfig+0xb8>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d00b      	beq.n	800755a <TIM_Base_SetConfig+0x52>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007548:	d007      	beq.n	800755a <TIM_Base_SetConfig+0x52>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	4a1d      	ldr	r2, [pc, #116]	; (80075c4 <TIM_Base_SetConfig+0xbc>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d003      	beq.n	800755a <TIM_Base_SetConfig+0x52>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	4a1c      	ldr	r2, [pc, #112]	; (80075c8 <TIM_Base_SetConfig+0xc0>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d108      	bne.n	800756c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007560:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	68db      	ldr	r3, [r3, #12]
 8007566:	68fa      	ldr	r2, [r7, #12]
 8007568:	4313      	orrs	r3, r2
 800756a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	695b      	ldr	r3, [r3, #20]
 8007576:	4313      	orrs	r3, r2
 8007578:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	68fa      	ldr	r2, [r7, #12]
 800757e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	689a      	ldr	r2, [r3, #8]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	4a0b      	ldr	r2, [pc, #44]	; (80075c0 <TIM_Base_SetConfig+0xb8>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d007      	beq.n	80075a8 <TIM_Base_SetConfig+0xa0>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	4a0a      	ldr	r2, [pc, #40]	; (80075c4 <TIM_Base_SetConfig+0xbc>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d003      	beq.n	80075a8 <TIM_Base_SetConfig+0xa0>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	4a09      	ldr	r2, [pc, #36]	; (80075c8 <TIM_Base_SetConfig+0xc0>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d103      	bne.n	80075b0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	691a      	ldr	r2, [r3, #16]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2201      	movs	r2, #1
 80075b4:	615a      	str	r2, [r3, #20]
}
 80075b6:	bf00      	nop
 80075b8:	3714      	adds	r7, #20
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bc80      	pop	{r7}
 80075be:	4770      	bx	lr
 80075c0:	40012c00 	.word	0x40012c00
 80075c4:	40014400 	.word	0x40014400
 80075c8:	40014800 	.word	0x40014800

080075cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80075d4:	bf00      	nop
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	bc80      	pop	{r7}
 80075dc:	4770      	bx	lr

080075de <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80075de:	b480      	push	{r7}
 80075e0:	b083      	sub	sp, #12
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80075e6:	bf00      	nop
 80075e8:	370c      	adds	r7, #12
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bc80      	pop	{r7}
 80075ee:	4770      	bx	lr

080075f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b083      	sub	sp, #12
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80075f8:	bf00      	nop
 80075fa:	370c      	adds	r7, #12
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bc80      	pop	{r7}
 8007600:	4770      	bx	lr

08007602 <LL_RCC_GetUSARTClockSource>:
{
 8007602:	b480      	push	{r7}
 8007604:	b083      	sub	sp, #12
 8007606:	af00      	add	r7, sp, #0
 8007608:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800760a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800760e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	401a      	ands	r2, r3
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	041b      	lsls	r3, r3, #16
 800761a:	4313      	orrs	r3, r2
}
 800761c:	4618      	mov	r0, r3
 800761e:	370c      	adds	r7, #12
 8007620:	46bd      	mov	sp, r7
 8007622:	bc80      	pop	{r7}
 8007624:	4770      	bx	lr

08007626 <LL_RCC_GetLPUARTClockSource>:
{
 8007626:	b480      	push	{r7}
 8007628:	b083      	sub	sp, #12
 800762a:	af00      	add	r7, sp, #0
 800762c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800762e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007632:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4013      	ands	r3, r2
}
 800763a:	4618      	mov	r0, r3
 800763c:	370c      	adds	r7, #12
 800763e:	46bd      	mov	sp, r7
 8007640:	bc80      	pop	{r7}
 8007642:	4770      	bx	lr

08007644 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b082      	sub	sp, #8
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d101      	bne.n	8007656 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	e042      	b.n	80076dc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800765c:	2b00      	cmp	r3, #0
 800765e:	d106      	bne.n	800766e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2200      	movs	r2, #0
 8007664:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f7fa fa87 	bl	8001b7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2224      	movs	r2, #36	; 0x24
 8007672:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	681a      	ldr	r2, [r3, #0]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f022 0201 	bic.w	r2, r2, #1
 8007684:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 fbfa 	bl	8007e80 <UART_SetConfig>
 800768c:	4603      	mov	r3, r0
 800768e:	2b01      	cmp	r3, #1
 8007690:	d101      	bne.n	8007696 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007692:	2301      	movs	r3, #1
 8007694:	e022      	b.n	80076dc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800769a:	2b00      	cmp	r3, #0
 800769c:	d002      	beq.n	80076a4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f000 fe62 	bl	8008368 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	685a      	ldr	r2, [r3, #4]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80076b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	689a      	ldr	r2, [r3, #8]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80076c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f042 0201 	orr.w	r2, r2, #1
 80076d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 fee8 	bl	80084aa <UART_CheckIdleState>
 80076da:	4603      	mov	r3, r0
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3708      	adds	r7, #8
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b08a      	sub	sp, #40	; 0x28
 80076e8:	af02      	add	r7, sp, #8
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	60b9      	str	r1, [r7, #8]
 80076ee:	603b      	str	r3, [r7, #0]
 80076f0:	4613      	mov	r3, r2
 80076f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076fa:	2b20      	cmp	r3, #32
 80076fc:	d173      	bne.n	80077e6 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d002      	beq.n	800770a <HAL_UART_Transmit+0x26>
 8007704:	88fb      	ldrh	r3, [r7, #6]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d101      	bne.n	800770e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800770a:	2301      	movs	r3, #1
 800770c:	e06c      	b.n	80077e8 <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	2200      	movs	r2, #0
 8007712:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2221      	movs	r2, #33	; 0x21
 800771a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800771e:	f7fb fcc3 	bl	80030a8 <HAL_GetTick>
 8007722:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	88fa      	ldrh	r2, [r7, #6]
 8007728:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	88fa      	ldrh	r2, [r7, #6]
 8007730:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	689b      	ldr	r3, [r3, #8]
 8007738:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800773c:	d108      	bne.n	8007750 <HAL_UART_Transmit+0x6c>
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	691b      	ldr	r3, [r3, #16]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d104      	bne.n	8007750 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007746:	2300      	movs	r3, #0
 8007748:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	61bb      	str	r3, [r7, #24]
 800774e:	e003      	b.n	8007758 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007754:	2300      	movs	r3, #0
 8007756:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007758:	e02c      	b.n	80077b4 <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	9300      	str	r3, [sp, #0]
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	2200      	movs	r2, #0
 8007762:	2180      	movs	r1, #128	; 0x80
 8007764:	68f8      	ldr	r0, [r7, #12]
 8007766:	f000 feee 	bl	8008546 <UART_WaitOnFlagUntilTimeout>
 800776a:	4603      	mov	r3, r0
 800776c:	2b00      	cmp	r3, #0
 800776e:	d001      	beq.n	8007774 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8007770:	2303      	movs	r3, #3
 8007772:	e039      	b.n	80077e8 <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 8007774:	69fb      	ldr	r3, [r7, #28]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d10b      	bne.n	8007792 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800777a:	69bb      	ldr	r3, [r7, #24]
 800777c:	881b      	ldrh	r3, [r3, #0]
 800777e:	461a      	mov	r2, r3
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007788:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800778a:	69bb      	ldr	r3, [r7, #24]
 800778c:	3302      	adds	r3, #2
 800778e:	61bb      	str	r3, [r7, #24]
 8007790:	e007      	b.n	80077a2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007792:	69fb      	ldr	r3, [r7, #28]
 8007794:	781a      	ldrb	r2, [r3, #0]
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800779c:	69fb      	ldr	r3, [r7, #28]
 800779e:	3301      	adds	r3, #1
 80077a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80077a8:	b29b      	uxth	r3, r3
 80077aa:	3b01      	subs	r3, #1
 80077ac:	b29a      	uxth	r2, r3
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d1cc      	bne.n	800775a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	9300      	str	r3, [sp, #0]
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	2200      	movs	r2, #0
 80077c8:	2140      	movs	r1, #64	; 0x40
 80077ca:	68f8      	ldr	r0, [r7, #12]
 80077cc:	f000 febb 	bl	8008546 <UART_WaitOnFlagUntilTimeout>
 80077d0:	4603      	mov	r3, r0
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d001      	beq.n	80077da <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 80077d6:	2303      	movs	r3, #3
 80077d8:	e006      	b.n	80077e8 <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2220      	movs	r2, #32
 80077de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80077e2:	2300      	movs	r3, #0
 80077e4:	e000      	b.n	80077e8 <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 80077e6:	2302      	movs	r3, #2
  }
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3720      	adds	r7, #32
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}

080077f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b0ba      	sub	sp, #232	; 0xe8
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	69db      	ldr	r3, [r3, #28]
 80077fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	689b      	ldr	r3, [r3, #8]
 8007812:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007816:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800781a:	f640 030f 	movw	r3, #2063	; 0x80f
 800781e:	4013      	ands	r3, r2
 8007820:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007824:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007828:	2b00      	cmp	r3, #0
 800782a:	d11b      	bne.n	8007864 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800782c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007830:	f003 0320 	and.w	r3, r3, #32
 8007834:	2b00      	cmp	r3, #0
 8007836:	d015      	beq.n	8007864 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007838:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800783c:	f003 0320 	and.w	r3, r3, #32
 8007840:	2b00      	cmp	r3, #0
 8007842:	d105      	bne.n	8007850 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007844:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007848:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800784c:	2b00      	cmp	r3, #0
 800784e:	d009      	beq.n	8007864 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007854:	2b00      	cmp	r3, #0
 8007856:	f000 82e3 	beq.w	8007e20 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	4798      	blx	r3
      }
      return;
 8007862:	e2dd      	b.n	8007e20 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007864:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007868:	2b00      	cmp	r3, #0
 800786a:	f000 8123 	beq.w	8007ab4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800786e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007872:	4b8d      	ldr	r3, [pc, #564]	; (8007aa8 <HAL_UART_IRQHandler+0x2b8>)
 8007874:	4013      	ands	r3, r2
 8007876:	2b00      	cmp	r3, #0
 8007878:	d106      	bne.n	8007888 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800787a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800787e:	4b8b      	ldr	r3, [pc, #556]	; (8007aac <HAL_UART_IRQHandler+0x2bc>)
 8007880:	4013      	ands	r3, r2
 8007882:	2b00      	cmp	r3, #0
 8007884:	f000 8116 	beq.w	8007ab4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800788c:	f003 0301 	and.w	r3, r3, #1
 8007890:	2b00      	cmp	r3, #0
 8007892:	d011      	beq.n	80078b8 <HAL_UART_IRQHandler+0xc8>
 8007894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007898:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800789c:	2b00      	cmp	r3, #0
 800789e:	d00b      	beq.n	80078b8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	2201      	movs	r2, #1
 80078a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078ae:	f043 0201 	orr.w	r2, r3, #1
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078bc:	f003 0302 	and.w	r3, r3, #2
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d011      	beq.n	80078e8 <HAL_UART_IRQHandler+0xf8>
 80078c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078c8:	f003 0301 	and.w	r3, r3, #1
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d00b      	beq.n	80078e8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	2202      	movs	r2, #2
 80078d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078de:	f043 0204 	orr.w	r2, r3, #4
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078ec:	f003 0304 	and.w	r3, r3, #4
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d011      	beq.n	8007918 <HAL_UART_IRQHandler+0x128>
 80078f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078f8:	f003 0301 	and.w	r3, r3, #1
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d00b      	beq.n	8007918 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	2204      	movs	r2, #4
 8007906:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800790e:	f043 0202 	orr.w	r2, r3, #2
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800791c:	f003 0308 	and.w	r3, r3, #8
 8007920:	2b00      	cmp	r3, #0
 8007922:	d017      	beq.n	8007954 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007928:	f003 0320 	and.w	r3, r3, #32
 800792c:	2b00      	cmp	r3, #0
 800792e:	d105      	bne.n	800793c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007930:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007934:	4b5c      	ldr	r3, [pc, #368]	; (8007aa8 <HAL_UART_IRQHandler+0x2b8>)
 8007936:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007938:	2b00      	cmp	r3, #0
 800793a:	d00b      	beq.n	8007954 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	2208      	movs	r2, #8
 8007942:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800794a:	f043 0208 	orr.w	r2, r3, #8
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007954:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007958:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800795c:	2b00      	cmp	r3, #0
 800795e:	d012      	beq.n	8007986 <HAL_UART_IRQHandler+0x196>
 8007960:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007964:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007968:	2b00      	cmp	r3, #0
 800796a:	d00c      	beq.n	8007986 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007974:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800797c:	f043 0220 	orr.w	r2, r3, #32
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800798c:	2b00      	cmp	r3, #0
 800798e:	f000 8249 	beq.w	8007e24 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007996:	f003 0320 	and.w	r3, r3, #32
 800799a:	2b00      	cmp	r3, #0
 800799c:	d013      	beq.n	80079c6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800799e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079a2:	f003 0320 	and.w	r3, r3, #32
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d105      	bne.n	80079b6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80079aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80079ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d007      	beq.n	80079c6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d003      	beq.n	80079c6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079da:	2b40      	cmp	r3, #64	; 0x40
 80079dc:	d005      	beq.n	80079ea <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80079de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80079e2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d054      	beq.n	8007a94 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f000 ff5a 	bl	80088a4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	689b      	ldr	r3, [r3, #8]
 80079f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079fa:	2b40      	cmp	r3, #64	; 0x40
 80079fc:	d146      	bne.n	8007a8c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	3308      	adds	r3, #8
 8007a04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007a0c:	e853 3f00 	ldrex	r3, [r3]
 8007a10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007a14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007a18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	3308      	adds	r3, #8
 8007a26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007a2a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007a2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007a36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007a3a:	e841 2300 	strex	r3, r2, [r1]
 8007a3e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007a42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d1d9      	bne.n	80079fe <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d017      	beq.n	8007a84 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a5a:	4a15      	ldr	r2, [pc, #84]	; (8007ab0 <HAL_UART_IRQHandler+0x2c0>)
 8007a5c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a64:	4618      	mov	r0, r3
 8007a66:	f7fc ff97 	bl	8004998 <HAL_DMA_Abort_IT>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d019      	beq.n	8007aa4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a78:	687a      	ldr	r2, [r7, #4]
 8007a7a:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8007a7e:	4610      	mov	r0, r2
 8007a80:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a82:	e00f      	b.n	8007aa4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f000 f9f2 	bl	8007e6e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a8a:	e00b      	b.n	8007aa4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f000 f9ee 	bl	8007e6e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a92:	e007      	b.n	8007aa4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	f000 f9ea 	bl	8007e6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8007aa2:	e1bf      	b.n	8007e24 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007aa4:	bf00      	nop
    return;
 8007aa6:	e1bd      	b.n	8007e24 <HAL_UART_IRQHandler+0x634>
 8007aa8:	10000001 	.word	0x10000001
 8007aac:	04000120 	.word	0x04000120
 8007ab0:	08008b59 	.word	0x08008b59

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	f040 8153 	bne.w	8007d64 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ac2:	f003 0310 	and.w	r3, r3, #16
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	f000 814c 	beq.w	8007d64 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ad0:	f003 0310 	and.w	r3, r3, #16
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	f000 8145 	beq.w	8007d64 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	2210      	movs	r2, #16
 8007ae0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aec:	2b40      	cmp	r3, #64	; 0x40
 8007aee:	f040 80bb 	bne.w	8007c68 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007b00:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	f000 818f 	beq.w	8007e28 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007b10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007b14:	429a      	cmp	r2, r3
 8007b16:	f080 8187 	bcs.w	8007e28 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007b20:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f003 0320 	and.w	r3, r3, #32
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	f040 8087 	bne.w	8007c46 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b40:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007b44:	e853 3f00 	ldrex	r3, [r3]
 8007b48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007b4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007b50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b54:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	461a      	mov	r2, r3
 8007b5e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007b62:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007b66:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b6a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007b6e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007b72:	e841 2300 	strex	r3, r2, [r1]
 8007b76:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007b7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1da      	bne.n	8007b38 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	3308      	adds	r3, #8
 8007b88:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007b8c:	e853 3f00 	ldrex	r3, [r3]
 8007b90:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007b92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007b94:	f023 0301 	bic.w	r3, r3, #1
 8007b98:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	3308      	adds	r3, #8
 8007ba2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007ba6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007baa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007bae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007bb2:	e841 2300 	strex	r3, r2, [r1]
 8007bb6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007bb8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d1e1      	bne.n	8007b82 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	3308      	adds	r3, #8
 8007bc4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007bc8:	e853 3f00 	ldrex	r3, [r3]
 8007bcc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007bce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007bd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bd4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	3308      	adds	r3, #8
 8007bde:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007be2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007be4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007be6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007be8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007bea:	e841 2300 	strex	r3, r2, [r1]
 8007bee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007bf0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d1e3      	bne.n	8007bbe <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2220      	movs	r2, #32
 8007bfa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c0c:	e853 3f00 	ldrex	r3, [r3]
 8007c10:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007c12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c14:	f023 0310 	bic.w	r3, r3, #16
 8007c18:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	461a      	mov	r2, r3
 8007c22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007c26:	65bb      	str	r3, [r7, #88]	; 0x58
 8007c28:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c2a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007c2c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007c2e:	e841 2300 	strex	r3, r2, [r1]
 8007c32:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007c34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d1e4      	bne.n	8007c04 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c40:	4618      	mov	r0, r3
 8007c42:	f7fc fe4b 	bl	80048dc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2202      	movs	r2, #2
 8007c4a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	1ad3      	subs	r3, r2, r3
 8007c5c:	b29b      	uxth	r3, r3
 8007c5e:	4619      	mov	r1, r3
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f7fa f87f 	bl	8001d64 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007c66:	e0df      	b.n	8007e28 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	1ad3      	subs	r3, r2, r3
 8007c78:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	f000 80d1 	beq.w	8007e2c <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8007c8a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	f000 80cc 	beq.w	8007e2c <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c9c:	e853 3f00 	ldrex	r3, [r3]
 8007ca0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007ca2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ca4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007ca8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	461a      	mov	r2, r3
 8007cb2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007cb6:	647b      	str	r3, [r7, #68]	; 0x44
 8007cb8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007cbc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007cbe:	e841 2300 	strex	r3, r2, [r1]
 8007cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007cc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d1e4      	bne.n	8007c94 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	3308      	adds	r3, #8
 8007cd0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cd4:	e853 3f00 	ldrex	r3, [r3]
 8007cd8:	623b      	str	r3, [r7, #32]
   return(result);
 8007cda:	6a3b      	ldr	r3, [r7, #32]
 8007cdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ce0:	f023 0301 	bic.w	r3, r3, #1
 8007ce4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	3308      	adds	r3, #8
 8007cee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007cf2:	633a      	str	r2, [r7, #48]	; 0x30
 8007cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cf6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007cf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cfa:	e841 2300 	strex	r3, r2, [r1]
 8007cfe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d1e1      	bne.n	8007cca <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2220      	movs	r2, #32
 8007d0a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2200      	movs	r2, #0
 8007d12:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2200      	movs	r2, #0
 8007d18:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	e853 3f00 	ldrex	r3, [r3]
 8007d26:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	f023 0310 	bic.w	r3, r3, #16
 8007d2e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	461a      	mov	r2, r3
 8007d38:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007d3c:	61fb      	str	r3, [r7, #28]
 8007d3e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d40:	69b9      	ldr	r1, [r7, #24]
 8007d42:	69fa      	ldr	r2, [r7, #28]
 8007d44:	e841 2300 	strex	r3, r2, [r1]
 8007d48:	617b      	str	r3, [r7, #20]
   return(result);
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d1e4      	bne.n	8007d1a <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2202      	movs	r2, #2
 8007d54:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007d56:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007d5a:	4619      	mov	r1, r3
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f7fa f801 	bl	8001d64 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007d62:	e063      	b.n	8007e2c <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007d64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d00e      	beq.n	8007d8e <HAL_UART_IRQHandler+0x59e>
 8007d70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d74:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d008      	beq.n	8007d8e <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007d84:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f000 ff27 	bl	8008bda <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d8c:	e051      	b.n	8007e32 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d014      	beq.n	8007dc4 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007d9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d105      	bne.n	8007db2 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007da6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007daa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d008      	beq.n	8007dc4 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d03a      	beq.n	8007e30 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	4798      	blx	r3
    }
    return;
 8007dc2:	e035      	b.n	8007e30 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007dc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d009      	beq.n	8007de4 <HAL_UART_IRQHandler+0x5f4>
 8007dd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d003      	beq.n	8007de4 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f000 fed1 	bl	8008b84 <UART_EndTransmit_IT>
    return;
 8007de2:	e026      	b.n	8007e32 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007de4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007de8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d009      	beq.n	8007e04 <HAL_UART_IRQHandler+0x614>
 8007df0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007df4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d003      	beq.n	8007e04 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f000 fefe 	bl	8008bfe <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007e02:	e016      	b.n	8007e32 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007e04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d010      	beq.n	8007e32 <HAL_UART_IRQHandler+0x642>
 8007e10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	da0c      	bge.n	8007e32 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007e18:	6878      	ldr	r0, [r7, #4]
 8007e1a:	f000 fee7 	bl	8008bec <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007e1e:	e008      	b.n	8007e32 <HAL_UART_IRQHandler+0x642>
      return;
 8007e20:	bf00      	nop
 8007e22:	e006      	b.n	8007e32 <HAL_UART_IRQHandler+0x642>
    return;
 8007e24:	bf00      	nop
 8007e26:	e004      	b.n	8007e32 <HAL_UART_IRQHandler+0x642>
      return;
 8007e28:	bf00      	nop
 8007e2a:	e002      	b.n	8007e32 <HAL_UART_IRQHandler+0x642>
      return;
 8007e2c:	bf00      	nop
 8007e2e:	e000      	b.n	8007e32 <HAL_UART_IRQHandler+0x642>
    return;
 8007e30:	bf00      	nop
  }
}
 8007e32:	37e8      	adds	r7, #232	; 0xe8
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}

08007e38 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e38:	b480      	push	{r7}
 8007e3a:	b083      	sub	sp, #12
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007e40:	bf00      	nop
 8007e42:	370c      	adds	r7, #12
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bc80      	pop	{r7}
 8007e48:	4770      	bx	lr

08007e4a <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e4a:	b480      	push	{r7}
 8007e4c:	b083      	sub	sp, #12
 8007e4e:	af00      	add	r7, sp, #0
 8007e50:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007e52:	bf00      	nop
 8007e54:	370c      	adds	r7, #12
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bc80      	pop	{r7}
 8007e5a:	4770      	bx	lr

08007e5c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b083      	sub	sp, #12
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007e64:	bf00      	nop
 8007e66:	370c      	adds	r7, #12
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bc80      	pop	{r7}
 8007e6c:	4770      	bx	lr

08007e6e <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007e6e:	b480      	push	{r7}
 8007e70:	b083      	sub	sp, #12
 8007e72:	af00      	add	r7, sp, #0
 8007e74:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007e76:	bf00      	nop
 8007e78:	370c      	adds	r7, #12
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	bc80      	pop	{r7}
 8007e7e:	4770      	bx	lr

08007e80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e84:	b08c      	sub	sp, #48	; 0x30
 8007e86:	af00      	add	r7, sp, #0
 8007e88:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	689a      	ldr	r2, [r3, #8]
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	691b      	ldr	r3, [r3, #16]
 8007e98:	431a      	orrs	r2, r3
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	695b      	ldr	r3, [r3, #20]
 8007e9e:	431a      	orrs	r2, r3
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	69db      	ldr	r3, [r3, #28]
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	4b94      	ldr	r3, [pc, #592]	; (8008100 <UART_SetConfig+0x280>)
 8007eb0:	4013      	ands	r3, r2
 8007eb2:	697a      	ldr	r2, [r7, #20]
 8007eb4:	6812      	ldr	r2, [r2, #0]
 8007eb6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007eb8:	430b      	orrs	r3, r1
 8007eba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	68da      	ldr	r2, [r3, #12]
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	430a      	orrs	r2, r1
 8007ed0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	699b      	ldr	r3, [r3, #24]
 8007ed6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	4a89      	ldr	r2, [pc, #548]	; (8008104 <UART_SetConfig+0x284>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d004      	beq.n	8007eec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	6a1b      	ldr	r3, [r3, #32]
 8007ee6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007ef6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007efa:	697a      	ldr	r2, [r7, #20]
 8007efc:	6812      	ldr	r2, [r2, #0]
 8007efe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007f00:	430b      	orrs	r3, r1
 8007f02:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f0a:	f023 010f 	bic.w	r1, r3, #15
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	430a      	orrs	r2, r1
 8007f18:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a7a      	ldr	r2, [pc, #488]	; (8008108 <UART_SetConfig+0x288>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d127      	bne.n	8007f74 <UART_SetConfig+0xf4>
 8007f24:	2003      	movs	r0, #3
 8007f26:	f7ff fb6c 	bl	8007602 <LL_RCC_GetUSARTClockSource>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8007f30:	2b03      	cmp	r3, #3
 8007f32:	d81b      	bhi.n	8007f6c <UART_SetConfig+0xec>
 8007f34:	a201      	add	r2, pc, #4	; (adr r2, 8007f3c <UART_SetConfig+0xbc>)
 8007f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f3a:	bf00      	nop
 8007f3c:	08007f4d 	.word	0x08007f4d
 8007f40:	08007f5d 	.word	0x08007f5d
 8007f44:	08007f55 	.word	0x08007f55
 8007f48:	08007f65 	.word	0x08007f65
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f52:	e080      	b.n	8008056 <UART_SetConfig+0x1d6>
 8007f54:	2302      	movs	r3, #2
 8007f56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f5a:	e07c      	b.n	8008056 <UART_SetConfig+0x1d6>
 8007f5c:	2304      	movs	r3, #4
 8007f5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f62:	e078      	b.n	8008056 <UART_SetConfig+0x1d6>
 8007f64:	2308      	movs	r3, #8
 8007f66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f6a:	e074      	b.n	8008056 <UART_SetConfig+0x1d6>
 8007f6c:	2310      	movs	r3, #16
 8007f6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f72:	e070      	b.n	8008056 <UART_SetConfig+0x1d6>
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a64      	ldr	r2, [pc, #400]	; (800810c <UART_SetConfig+0x28c>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d138      	bne.n	8007ff0 <UART_SetConfig+0x170>
 8007f7e:	200c      	movs	r0, #12
 8007f80:	f7ff fb3f 	bl	8007602 <LL_RCC_GetUSARTClockSource>
 8007f84:	4603      	mov	r3, r0
 8007f86:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8007f8a:	2b0c      	cmp	r3, #12
 8007f8c:	d82c      	bhi.n	8007fe8 <UART_SetConfig+0x168>
 8007f8e:	a201      	add	r2, pc, #4	; (adr r2, 8007f94 <UART_SetConfig+0x114>)
 8007f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f94:	08007fc9 	.word	0x08007fc9
 8007f98:	08007fe9 	.word	0x08007fe9
 8007f9c:	08007fe9 	.word	0x08007fe9
 8007fa0:	08007fe9 	.word	0x08007fe9
 8007fa4:	08007fd9 	.word	0x08007fd9
 8007fa8:	08007fe9 	.word	0x08007fe9
 8007fac:	08007fe9 	.word	0x08007fe9
 8007fb0:	08007fe9 	.word	0x08007fe9
 8007fb4:	08007fd1 	.word	0x08007fd1
 8007fb8:	08007fe9 	.word	0x08007fe9
 8007fbc:	08007fe9 	.word	0x08007fe9
 8007fc0:	08007fe9 	.word	0x08007fe9
 8007fc4:	08007fe1 	.word	0x08007fe1
 8007fc8:	2300      	movs	r3, #0
 8007fca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fce:	e042      	b.n	8008056 <UART_SetConfig+0x1d6>
 8007fd0:	2302      	movs	r3, #2
 8007fd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fd6:	e03e      	b.n	8008056 <UART_SetConfig+0x1d6>
 8007fd8:	2304      	movs	r3, #4
 8007fda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fde:	e03a      	b.n	8008056 <UART_SetConfig+0x1d6>
 8007fe0:	2308      	movs	r3, #8
 8007fe2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fe6:	e036      	b.n	8008056 <UART_SetConfig+0x1d6>
 8007fe8:	2310      	movs	r3, #16
 8007fea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fee:	e032      	b.n	8008056 <UART_SetConfig+0x1d6>
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a43      	ldr	r2, [pc, #268]	; (8008104 <UART_SetConfig+0x284>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d12a      	bne.n	8008050 <UART_SetConfig+0x1d0>
 8007ffa:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007ffe:	f7ff fb12 	bl	8007626 <LL_RCC_GetLPUARTClockSource>
 8008002:	4603      	mov	r3, r0
 8008004:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008008:	d01a      	beq.n	8008040 <UART_SetConfig+0x1c0>
 800800a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800800e:	d81b      	bhi.n	8008048 <UART_SetConfig+0x1c8>
 8008010:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008014:	d00c      	beq.n	8008030 <UART_SetConfig+0x1b0>
 8008016:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800801a:	d815      	bhi.n	8008048 <UART_SetConfig+0x1c8>
 800801c:	2b00      	cmp	r3, #0
 800801e:	d003      	beq.n	8008028 <UART_SetConfig+0x1a8>
 8008020:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008024:	d008      	beq.n	8008038 <UART_SetConfig+0x1b8>
 8008026:	e00f      	b.n	8008048 <UART_SetConfig+0x1c8>
 8008028:	2300      	movs	r3, #0
 800802a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800802e:	e012      	b.n	8008056 <UART_SetConfig+0x1d6>
 8008030:	2302      	movs	r3, #2
 8008032:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008036:	e00e      	b.n	8008056 <UART_SetConfig+0x1d6>
 8008038:	2304      	movs	r3, #4
 800803a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800803e:	e00a      	b.n	8008056 <UART_SetConfig+0x1d6>
 8008040:	2308      	movs	r3, #8
 8008042:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008046:	e006      	b.n	8008056 <UART_SetConfig+0x1d6>
 8008048:	2310      	movs	r3, #16
 800804a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800804e:	e002      	b.n	8008056 <UART_SetConfig+0x1d6>
 8008050:	2310      	movs	r3, #16
 8008052:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4a2a      	ldr	r2, [pc, #168]	; (8008104 <UART_SetConfig+0x284>)
 800805c:	4293      	cmp	r3, r2
 800805e:	f040 80a4 	bne.w	80081aa <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008062:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008066:	2b08      	cmp	r3, #8
 8008068:	d823      	bhi.n	80080b2 <UART_SetConfig+0x232>
 800806a:	a201      	add	r2, pc, #4	; (adr r2, 8008070 <UART_SetConfig+0x1f0>)
 800806c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008070:	08008095 	.word	0x08008095
 8008074:	080080b3 	.word	0x080080b3
 8008078:	0800809d 	.word	0x0800809d
 800807c:	080080b3 	.word	0x080080b3
 8008080:	080080a3 	.word	0x080080a3
 8008084:	080080b3 	.word	0x080080b3
 8008088:	080080b3 	.word	0x080080b3
 800808c:	080080b3 	.word	0x080080b3
 8008090:	080080ab 	.word	0x080080ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008094:	f7fe f858 	bl	8006148 <HAL_RCC_GetPCLK1Freq>
 8008098:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800809a:	e010      	b.n	80080be <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800809c:	4b1c      	ldr	r3, [pc, #112]	; (8008110 <UART_SetConfig+0x290>)
 800809e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80080a0:	e00d      	b.n	80080be <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080a2:	f7fd ff9d 	bl	8005fe0 <HAL_RCC_GetSysClockFreq>
 80080a6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80080a8:	e009      	b.n	80080be <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80080ae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80080b0:	e005      	b.n	80080be <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 80080b2:	2300      	movs	r3, #0
 80080b4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80080b6:	2301      	movs	r3, #1
 80080b8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80080bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80080be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	f000 8137 	beq.w	8008334 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ca:	4a12      	ldr	r2, [pc, #72]	; (8008114 <UART_SetConfig+0x294>)
 80080cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080d0:	461a      	mov	r2, r3
 80080d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80080d8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80080da:	697b      	ldr	r3, [r7, #20]
 80080dc:	685a      	ldr	r2, [r3, #4]
 80080de:	4613      	mov	r3, r2
 80080e0:	005b      	lsls	r3, r3, #1
 80080e2:	4413      	add	r3, r2
 80080e4:	69ba      	ldr	r2, [r7, #24]
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d305      	bcc.n	80080f6 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	685b      	ldr	r3, [r3, #4]
 80080ee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80080f0:	69ba      	ldr	r2, [r7, #24]
 80080f2:	429a      	cmp	r2, r3
 80080f4:	d910      	bls.n	8008118 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80080fc:	e11a      	b.n	8008334 <UART_SetConfig+0x4b4>
 80080fe:	bf00      	nop
 8008100:	cfff69f3 	.word	0xcfff69f3
 8008104:	40008000 	.word	0x40008000
 8008108:	40013800 	.word	0x40013800
 800810c:	40004400 	.word	0x40004400
 8008110:	00f42400 	.word	0x00f42400
 8008114:	0800a5e8 	.word	0x0800a5e8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800811a:	2200      	movs	r2, #0
 800811c:	60bb      	str	r3, [r7, #8]
 800811e:	60fa      	str	r2, [r7, #12]
 8008120:	697b      	ldr	r3, [r7, #20]
 8008122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008124:	4a8e      	ldr	r2, [pc, #568]	; (8008360 <UART_SetConfig+0x4e0>)
 8008126:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800812a:	b29b      	uxth	r3, r3
 800812c:	2200      	movs	r2, #0
 800812e:	603b      	str	r3, [r7, #0]
 8008130:	607a      	str	r2, [r7, #4]
 8008132:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008136:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800813a:	f7f8 f879 	bl	8000230 <__aeabi_uldivmod>
 800813e:	4602      	mov	r2, r0
 8008140:	460b      	mov	r3, r1
 8008142:	4610      	mov	r0, r2
 8008144:	4619      	mov	r1, r3
 8008146:	f04f 0200 	mov.w	r2, #0
 800814a:	f04f 0300 	mov.w	r3, #0
 800814e:	020b      	lsls	r3, r1, #8
 8008150:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008154:	0202      	lsls	r2, r0, #8
 8008156:	6979      	ldr	r1, [r7, #20]
 8008158:	6849      	ldr	r1, [r1, #4]
 800815a:	0849      	lsrs	r1, r1, #1
 800815c:	2000      	movs	r0, #0
 800815e:	460c      	mov	r4, r1
 8008160:	4605      	mov	r5, r0
 8008162:	eb12 0804 	adds.w	r8, r2, r4
 8008166:	eb43 0905 	adc.w	r9, r3, r5
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	2200      	movs	r2, #0
 8008170:	469a      	mov	sl, r3
 8008172:	4693      	mov	fp, r2
 8008174:	4652      	mov	r2, sl
 8008176:	465b      	mov	r3, fp
 8008178:	4640      	mov	r0, r8
 800817a:	4649      	mov	r1, r9
 800817c:	f7f8 f858 	bl	8000230 <__aeabi_uldivmod>
 8008180:	4602      	mov	r2, r0
 8008182:	460b      	mov	r3, r1
 8008184:	4613      	mov	r3, r2
 8008186:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008188:	6a3b      	ldr	r3, [r7, #32]
 800818a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800818e:	d308      	bcc.n	80081a2 <UART_SetConfig+0x322>
 8008190:	6a3b      	ldr	r3, [r7, #32]
 8008192:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008196:	d204      	bcs.n	80081a2 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	6a3a      	ldr	r2, [r7, #32]
 800819e:	60da      	str	r2, [r3, #12]
 80081a0:	e0c8      	b.n	8008334 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 80081a2:	2301      	movs	r3, #1
 80081a4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80081a8:	e0c4      	b.n	8008334 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80081aa:	697b      	ldr	r3, [r7, #20]
 80081ac:	69db      	ldr	r3, [r3, #28]
 80081ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80081b2:	d167      	bne.n	8008284 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 80081b4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80081b8:	2b08      	cmp	r3, #8
 80081ba:	d828      	bhi.n	800820e <UART_SetConfig+0x38e>
 80081bc:	a201      	add	r2, pc, #4	; (adr r2, 80081c4 <UART_SetConfig+0x344>)
 80081be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081c2:	bf00      	nop
 80081c4:	080081e9 	.word	0x080081e9
 80081c8:	080081f1 	.word	0x080081f1
 80081cc:	080081f9 	.word	0x080081f9
 80081d0:	0800820f 	.word	0x0800820f
 80081d4:	080081ff 	.word	0x080081ff
 80081d8:	0800820f 	.word	0x0800820f
 80081dc:	0800820f 	.word	0x0800820f
 80081e0:	0800820f 	.word	0x0800820f
 80081e4:	08008207 	.word	0x08008207
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081e8:	f7fd ffae 	bl	8006148 <HAL_RCC_GetPCLK1Freq>
 80081ec:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80081ee:	e014      	b.n	800821a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081f0:	f7fd ffbc 	bl	800616c <HAL_RCC_GetPCLK2Freq>
 80081f4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80081f6:	e010      	b.n	800821a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80081f8:	4b5a      	ldr	r3, [pc, #360]	; (8008364 <UART_SetConfig+0x4e4>)
 80081fa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80081fc:	e00d      	b.n	800821a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80081fe:	f7fd feef 	bl	8005fe0 <HAL_RCC_GetSysClockFreq>
 8008202:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008204:	e009      	b.n	800821a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008206:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800820a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800820c:	e005      	b.n	800821a <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 800820e:	2300      	movs	r3, #0
 8008210:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008212:	2301      	movs	r3, #1
 8008214:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008218:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800821a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800821c:	2b00      	cmp	r3, #0
 800821e:	f000 8089 	beq.w	8008334 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008226:	4a4e      	ldr	r2, [pc, #312]	; (8008360 <UART_SetConfig+0x4e0>)
 8008228:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800822c:	461a      	mov	r2, r3
 800822e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008230:	fbb3 f3f2 	udiv	r3, r3, r2
 8008234:	005a      	lsls	r2, r3, #1
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	085b      	lsrs	r3, r3, #1
 800823c:	441a      	add	r2, r3
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	685b      	ldr	r3, [r3, #4]
 8008242:	fbb2 f3f3 	udiv	r3, r2, r3
 8008246:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008248:	6a3b      	ldr	r3, [r7, #32]
 800824a:	2b0f      	cmp	r3, #15
 800824c:	d916      	bls.n	800827c <UART_SetConfig+0x3fc>
 800824e:	6a3b      	ldr	r3, [r7, #32]
 8008250:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008254:	d212      	bcs.n	800827c <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008256:	6a3b      	ldr	r3, [r7, #32]
 8008258:	b29b      	uxth	r3, r3
 800825a:	f023 030f 	bic.w	r3, r3, #15
 800825e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008260:	6a3b      	ldr	r3, [r7, #32]
 8008262:	085b      	lsrs	r3, r3, #1
 8008264:	b29b      	uxth	r3, r3
 8008266:	f003 0307 	and.w	r3, r3, #7
 800826a:	b29a      	uxth	r2, r3
 800826c:	8bfb      	ldrh	r3, [r7, #30]
 800826e:	4313      	orrs	r3, r2
 8008270:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	8bfa      	ldrh	r2, [r7, #30]
 8008278:	60da      	str	r2, [r3, #12]
 800827a:	e05b      	b.n	8008334 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800827c:	2301      	movs	r3, #1
 800827e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008282:	e057      	b.n	8008334 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008284:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008288:	2b08      	cmp	r3, #8
 800828a:	d828      	bhi.n	80082de <UART_SetConfig+0x45e>
 800828c:	a201      	add	r2, pc, #4	; (adr r2, 8008294 <UART_SetConfig+0x414>)
 800828e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008292:	bf00      	nop
 8008294:	080082b9 	.word	0x080082b9
 8008298:	080082c1 	.word	0x080082c1
 800829c:	080082c9 	.word	0x080082c9
 80082a0:	080082df 	.word	0x080082df
 80082a4:	080082cf 	.word	0x080082cf
 80082a8:	080082df 	.word	0x080082df
 80082ac:	080082df 	.word	0x080082df
 80082b0:	080082df 	.word	0x080082df
 80082b4:	080082d7 	.word	0x080082d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80082b8:	f7fd ff46 	bl	8006148 <HAL_RCC_GetPCLK1Freq>
 80082bc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80082be:	e014      	b.n	80082ea <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80082c0:	f7fd ff54 	bl	800616c <HAL_RCC_GetPCLK2Freq>
 80082c4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80082c6:	e010      	b.n	80082ea <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80082c8:	4b26      	ldr	r3, [pc, #152]	; (8008364 <UART_SetConfig+0x4e4>)
 80082ca:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80082cc:	e00d      	b.n	80082ea <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80082ce:	f7fd fe87 	bl	8005fe0 <HAL_RCC_GetSysClockFreq>
 80082d2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80082d4:	e009      	b.n	80082ea <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80082d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082da:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80082dc:	e005      	b.n	80082ea <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 80082de:	2300      	movs	r3, #0
 80082e0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80082e8:	bf00      	nop
    }

    if (pclk != 0U)
 80082ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d021      	beq.n	8008334 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f4:	4a1a      	ldr	r2, [pc, #104]	; (8008360 <UART_SetConfig+0x4e0>)
 80082f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80082fa:	461a      	mov	r2, r3
 80082fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082fe:	fbb3 f2f2 	udiv	r2, r3, r2
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	085b      	lsrs	r3, r3, #1
 8008308:	441a      	add	r2, r3
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	685b      	ldr	r3, [r3, #4]
 800830e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008312:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008314:	6a3b      	ldr	r3, [r7, #32]
 8008316:	2b0f      	cmp	r3, #15
 8008318:	d909      	bls.n	800832e <UART_SetConfig+0x4ae>
 800831a:	6a3b      	ldr	r3, [r7, #32]
 800831c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008320:	d205      	bcs.n	800832e <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008322:	6a3b      	ldr	r3, [r7, #32]
 8008324:	b29a      	uxth	r2, r3
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	60da      	str	r2, [r3, #12]
 800832c:	e002      	b.n	8008334 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	2201      	movs	r2, #1
 8008338:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	2201      	movs	r2, #1
 8008340:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	2200      	movs	r2, #0
 8008348:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	2200      	movs	r2, #0
 800834e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8008350:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008354:	4618      	mov	r0, r3
 8008356:	3730      	adds	r7, #48	; 0x30
 8008358:	46bd      	mov	sp, r7
 800835a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800835e:	bf00      	nop
 8008360:	0800a5e8 	.word	0x0800a5e8
 8008364:	00f42400 	.word	0x00f42400

08008368 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008368:	b480      	push	{r7}
 800836a:	b083      	sub	sp, #12
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008374:	f003 0301 	and.w	r3, r3, #1
 8008378:	2b00      	cmp	r3, #0
 800837a:	d00a      	beq.n	8008392 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	685b      	ldr	r3, [r3, #4]
 8008382:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	430a      	orrs	r2, r1
 8008390:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008396:	f003 0302 	and.w	r3, r3, #2
 800839a:	2b00      	cmp	r3, #0
 800839c:	d00a      	beq.n	80083b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	430a      	orrs	r2, r1
 80083b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083b8:	f003 0304 	and.w	r3, r3, #4
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d00a      	beq.n	80083d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	430a      	orrs	r2, r1
 80083d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083da:	f003 0308 	and.w	r3, r3, #8
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d00a      	beq.n	80083f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	430a      	orrs	r2, r1
 80083f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083fc:	f003 0310 	and.w	r3, r3, #16
 8008400:	2b00      	cmp	r3, #0
 8008402:	d00a      	beq.n	800841a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	689b      	ldr	r3, [r3, #8]
 800840a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	430a      	orrs	r2, r1
 8008418:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800841e:	f003 0320 	and.w	r3, r3, #32
 8008422:	2b00      	cmp	r3, #0
 8008424:	d00a      	beq.n	800843c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	689b      	ldr	r3, [r3, #8]
 800842c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	430a      	orrs	r2, r1
 800843a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008444:	2b00      	cmp	r3, #0
 8008446:	d01a      	beq.n	800847e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	430a      	orrs	r2, r1
 800845c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008462:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008466:	d10a      	bne.n	800847e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	685b      	ldr	r3, [r3, #4]
 800846e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	430a      	orrs	r2, r1
 800847c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008482:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008486:	2b00      	cmp	r3, #0
 8008488:	d00a      	beq.n	80084a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	430a      	orrs	r2, r1
 800849e:	605a      	str	r2, [r3, #4]
  }
}
 80084a0:	bf00      	nop
 80084a2:	370c      	adds	r7, #12
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bc80      	pop	{r7}
 80084a8:	4770      	bx	lr

080084aa <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80084aa:	b580      	push	{r7, lr}
 80084ac:	b086      	sub	sp, #24
 80084ae:	af02      	add	r7, sp, #8
 80084b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2200      	movs	r2, #0
 80084b6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80084ba:	f7fa fdf5 	bl	80030a8 <HAL_GetTick>
 80084be:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f003 0308 	and.w	r3, r3, #8
 80084ca:	2b08      	cmp	r3, #8
 80084cc:	d10e      	bne.n	80084ec <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80084ce:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80084d2:	9300      	str	r3, [sp, #0]
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2200      	movs	r2, #0
 80084d8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f000 f832 	bl	8008546 <UART_WaitOnFlagUntilTimeout>
 80084e2:	4603      	mov	r3, r0
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d001      	beq.n	80084ec <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084e8:	2303      	movs	r3, #3
 80084ea:	e028      	b.n	800853e <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f003 0304 	and.w	r3, r3, #4
 80084f6:	2b04      	cmp	r3, #4
 80084f8:	d10e      	bne.n	8008518 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80084fa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80084fe:	9300      	str	r3, [sp, #0]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2200      	movs	r2, #0
 8008504:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f000 f81c 	bl	8008546 <UART_WaitOnFlagUntilTimeout>
 800850e:	4603      	mov	r3, r0
 8008510:	2b00      	cmp	r3, #0
 8008512:	d001      	beq.n	8008518 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008514:	2303      	movs	r3, #3
 8008516:	e012      	b.n	800853e <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2220      	movs	r2, #32
 800851c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2220      	movs	r2, #32
 8008524:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2200      	movs	r2, #0
 800852c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2200      	movs	r2, #0
 8008532:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2200      	movs	r2, #0
 8008538:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800853c:	2300      	movs	r3, #0
}
 800853e:	4618      	mov	r0, r3
 8008540:	3710      	adds	r7, #16
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}

08008546 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008546:	b580      	push	{r7, lr}
 8008548:	b09c      	sub	sp, #112	; 0x70
 800854a:	af00      	add	r7, sp, #0
 800854c:	60f8      	str	r0, [r7, #12]
 800854e:	60b9      	str	r1, [r7, #8]
 8008550:	603b      	str	r3, [r7, #0]
 8008552:	4613      	mov	r3, r2
 8008554:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008556:	e0a9      	b.n	80086ac <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008558:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800855a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800855e:	f000 80a5 	beq.w	80086ac <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008562:	f7fa fda1 	bl	80030a8 <HAL_GetTick>
 8008566:	4602      	mov	r2, r0
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	1ad3      	subs	r3, r2, r3
 800856c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800856e:	429a      	cmp	r2, r3
 8008570:	d302      	bcc.n	8008578 <UART_WaitOnFlagUntilTimeout+0x32>
 8008572:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008574:	2b00      	cmp	r3, #0
 8008576:	d140      	bne.n	80085fa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800857e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008580:	e853 3f00 	ldrex	r3, [r3]
 8008584:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008586:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008588:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800858c:	667b      	str	r3, [r7, #100]	; 0x64
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	461a      	mov	r2, r3
 8008594:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008596:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008598:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800859c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800859e:	e841 2300 	strex	r3, r2, [r1]
 80085a2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80085a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d1e6      	bne.n	8008578 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	3308      	adds	r3, #8
 80085b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085b4:	e853 3f00 	ldrex	r3, [r3]
 80085b8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80085ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085bc:	f023 0301 	bic.w	r3, r3, #1
 80085c0:	663b      	str	r3, [r7, #96]	; 0x60
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	3308      	adds	r3, #8
 80085c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80085ca:	64ba      	str	r2, [r7, #72]	; 0x48
 80085cc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80085d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80085d2:	e841 2300 	strex	r3, r2, [r1]
 80085d6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80085d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d1e5      	bne.n	80085aa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2220      	movs	r2, #32
 80085e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2220      	movs	r2, #32
 80085ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2200      	movs	r2, #0
 80085f2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

        return HAL_TIMEOUT;
 80085f6:	2303      	movs	r3, #3
 80085f8:	e069      	b.n	80086ce <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f003 0304 	and.w	r3, r3, #4
 8008604:	2b00      	cmp	r3, #0
 8008606:	d051      	beq.n	80086ac <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	69db      	ldr	r3, [r3, #28]
 800860e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008612:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008616:	d149      	bne.n	80086ac <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008620:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800862a:	e853 3f00 	ldrex	r3, [r3]
 800862e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008632:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008636:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	461a      	mov	r2, r3
 800863e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008640:	637b      	str	r3, [r7, #52]	; 0x34
 8008642:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008644:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008646:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008648:	e841 2300 	strex	r3, r2, [r1]
 800864c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800864e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008650:	2b00      	cmp	r3, #0
 8008652:	d1e6      	bne.n	8008622 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	3308      	adds	r3, #8
 800865a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	e853 3f00 	ldrex	r3, [r3]
 8008662:	613b      	str	r3, [r7, #16]
   return(result);
 8008664:	693b      	ldr	r3, [r7, #16]
 8008666:	f023 0301 	bic.w	r3, r3, #1
 800866a:	66bb      	str	r3, [r7, #104]	; 0x68
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	3308      	adds	r3, #8
 8008672:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008674:	623a      	str	r2, [r7, #32]
 8008676:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008678:	69f9      	ldr	r1, [r7, #28]
 800867a:	6a3a      	ldr	r2, [r7, #32]
 800867c:	e841 2300 	strex	r3, r2, [r1]
 8008680:	61bb      	str	r3, [r7, #24]
   return(result);
 8008682:	69bb      	ldr	r3, [r7, #24]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d1e5      	bne.n	8008654 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2220      	movs	r2, #32
 800868c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2220      	movs	r2, #32
 8008694:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2220      	movs	r2, #32
 800869c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2200      	movs	r2, #0
 80086a4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80086a8:	2303      	movs	r3, #3
 80086aa:	e010      	b.n	80086ce <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	69da      	ldr	r2, [r3, #28]
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	4013      	ands	r3, r2
 80086b6:	68ba      	ldr	r2, [r7, #8]
 80086b8:	429a      	cmp	r2, r3
 80086ba:	bf0c      	ite	eq
 80086bc:	2301      	moveq	r3, #1
 80086be:	2300      	movne	r3, #0
 80086c0:	b2db      	uxtb	r3, r3
 80086c2:	461a      	mov	r2, r3
 80086c4:	79fb      	ldrb	r3, [r7, #7]
 80086c6:	429a      	cmp	r2, r3
 80086c8:	f43f af46 	beq.w	8008558 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80086cc:	2300      	movs	r3, #0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3770      	adds	r7, #112	; 0x70
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd80      	pop	{r7, pc}
	...

080086d8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b096      	sub	sp, #88	; 0x58
 80086dc:	af00      	add	r7, sp, #0
 80086de:	60f8      	str	r0, [r7, #12]
 80086e0:	60b9      	str	r1, [r7, #8]
 80086e2:	4613      	mov	r3, r2
 80086e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	68ba      	ldr	r2, [r7, #8]
 80086ea:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	88fa      	ldrh	r2, [r7, #6]
 80086f0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2200      	movs	r2, #0
 80086f8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	2222      	movs	r2, #34	; 0x22
 8008700:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  if (huart->hdmarx != NULL)
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800870a:	2b00      	cmp	r3, #0
 800870c:	d02d      	beq.n	800876a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008714:	4a40      	ldr	r2, [pc, #256]	; (8008818 <UART_Start_Receive_DMA+0x140>)
 8008716:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800871e:	4a3f      	ldr	r2, [pc, #252]	; (800881c <UART_Start_Receive_DMA+0x144>)
 8008720:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008728:	4a3d      	ldr	r2, [pc, #244]	; (8008820 <UART_Start_Receive_DMA+0x148>)
 800872a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008732:	2200      	movs	r2, #0
 8008734:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	3324      	adds	r3, #36	; 0x24
 8008742:	4619      	mov	r1, r3
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008748:	461a      	mov	r2, r3
 800874a:	88fb      	ldrh	r3, [r7, #6]
 800874c:	f7fc f848 	bl	80047e0 <HAL_DMA_Start_IT>
 8008750:	4603      	mov	r3, r0
 8008752:	2b00      	cmp	r3, #0
 8008754:	d009      	beq.n	800876a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2210      	movs	r2, #16
 800875a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	2220      	movs	r2, #32
 8008762:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      return HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	e051      	b.n	800880e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	691b      	ldr	r3, [r3, #16]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d018      	beq.n	80087a4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008778:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800877a:	e853 3f00 	ldrex	r3, [r3]
 800877e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008782:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008786:	657b      	str	r3, [r7, #84]	; 0x54
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	461a      	mov	r2, r3
 800878e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008790:	64bb      	str	r3, [r7, #72]	; 0x48
 8008792:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008794:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008796:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008798:	e841 2300 	strex	r3, r2, [r1]
 800879c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800879e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d1e6      	bne.n	8008772 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	3308      	adds	r3, #8
 80087aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ae:	e853 3f00 	ldrex	r3, [r3]
 80087b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80087b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b6:	f043 0301 	orr.w	r3, r3, #1
 80087ba:	653b      	str	r3, [r7, #80]	; 0x50
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	3308      	adds	r3, #8
 80087c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80087c4:	637a      	str	r2, [r7, #52]	; 0x34
 80087c6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80087ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80087cc:	e841 2300 	strex	r3, r2, [r1]
 80087d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80087d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d1e5      	bne.n	80087a4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	3308      	adds	r3, #8
 80087de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	e853 3f00 	ldrex	r3, [r3]
 80087e6:	613b      	str	r3, [r7, #16]
   return(result);
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	3308      	adds	r3, #8
 80087f6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80087f8:	623a      	str	r2, [r7, #32]
 80087fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fc:	69f9      	ldr	r1, [r7, #28]
 80087fe:	6a3a      	ldr	r2, [r7, #32]
 8008800:	e841 2300 	strex	r3, r2, [r1]
 8008804:	61bb      	str	r3, [r7, #24]
   return(result);
 8008806:	69bb      	ldr	r3, [r7, #24]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d1e5      	bne.n	80087d8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800880c:	2300      	movs	r3, #0
}
 800880e:	4618      	mov	r0, r3
 8008810:	3758      	adds	r7, #88	; 0x58
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}
 8008816:	bf00      	nop
 8008818:	0800896f 	.word	0x0800896f
 800881c:	08008a9b 	.word	0x08008a9b
 8008820:	08008ad9 	.word	0x08008ad9

08008824 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008824:	b480      	push	{r7}
 8008826:	b08f      	sub	sp, #60	; 0x3c
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008832:	6a3b      	ldr	r3, [r7, #32]
 8008834:	e853 3f00 	ldrex	r3, [r3]
 8008838:	61fb      	str	r3, [r7, #28]
   return(result);
 800883a:	69fb      	ldr	r3, [r7, #28]
 800883c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008840:	637b      	str	r3, [r7, #52]	; 0x34
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	461a      	mov	r2, r3
 8008848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800884a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800884c:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800884e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008850:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008852:	e841 2300 	strex	r3, r2, [r1]
 8008856:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800885a:	2b00      	cmp	r3, #0
 800885c:	d1e6      	bne.n	800882c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	3308      	adds	r3, #8
 8008864:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	e853 3f00 	ldrex	r3, [r3]
 800886c:	60bb      	str	r3, [r7, #8]
   return(result);
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008874:	633b      	str	r3, [r7, #48]	; 0x30
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	3308      	adds	r3, #8
 800887c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800887e:	61ba      	str	r2, [r7, #24]
 8008880:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008882:	6979      	ldr	r1, [r7, #20]
 8008884:	69ba      	ldr	r2, [r7, #24]
 8008886:	e841 2300 	strex	r3, r2, [r1]
 800888a:	613b      	str	r3, [r7, #16]
   return(result);
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d1e5      	bne.n	800885e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2220      	movs	r2, #32
 8008896:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 800889a:	bf00      	nop
 800889c:	373c      	adds	r7, #60	; 0x3c
 800889e:	46bd      	mov	sp, r7
 80088a0:	bc80      	pop	{r7}
 80088a2:	4770      	bx	lr

080088a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b095      	sub	sp, #84	; 0x54
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088b4:	e853 3f00 	ldrex	r3, [r3]
 80088b8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80088ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80088c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	461a      	mov	r2, r3
 80088c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088ca:	643b      	str	r3, [r7, #64]	; 0x40
 80088cc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80088d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80088d2:	e841 2300 	strex	r3, r2, [r1]
 80088d6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80088d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d1e6      	bne.n	80088ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	3308      	adds	r3, #8
 80088e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e6:	6a3b      	ldr	r3, [r7, #32]
 80088e8:	e853 3f00 	ldrex	r3, [r3]
 80088ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80088ee:	69fb      	ldr	r3, [r7, #28]
 80088f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80088f4:	f023 0301 	bic.w	r3, r3, #1
 80088f8:	64bb      	str	r3, [r7, #72]	; 0x48
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	3308      	adds	r3, #8
 8008900:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008902:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008904:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008906:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008908:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800890a:	e841 2300 	strex	r3, r2, [r1]
 800890e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008912:	2b00      	cmp	r3, #0
 8008914:	d1e3      	bne.n	80088de <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800891a:	2b01      	cmp	r3, #1
 800891c:	d118      	bne.n	8008950 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	e853 3f00 	ldrex	r3, [r3]
 800892a:	60bb      	str	r3, [r7, #8]
   return(result);
 800892c:	68bb      	ldr	r3, [r7, #8]
 800892e:	f023 0310 	bic.w	r3, r3, #16
 8008932:	647b      	str	r3, [r7, #68]	; 0x44
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	461a      	mov	r2, r3
 800893a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800893c:	61bb      	str	r3, [r7, #24]
 800893e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008940:	6979      	ldr	r1, [r7, #20]
 8008942:	69ba      	ldr	r2, [r7, #24]
 8008944:	e841 2300 	strex	r3, r2, [r1]
 8008948:	613b      	str	r3, [r7, #16]
   return(result);
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d1e6      	bne.n	800891e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2220      	movs	r2, #32
 8008954:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2200      	movs	r2, #0
 800895c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2200      	movs	r2, #0
 8008962:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008964:	bf00      	nop
 8008966:	3754      	adds	r7, #84	; 0x54
 8008968:	46bd      	mov	sp, r7
 800896a:	bc80      	pop	{r7}
 800896c:	4770      	bx	lr

0800896e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800896e:	b580      	push	{r7, lr}
 8008970:	b09c      	sub	sp, #112	; 0x70
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800897a:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f003 0320 	and.w	r3, r3, #32
 8008986:	2b00      	cmp	r3, #0
 8008988:	d171      	bne.n	8008a6e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800898a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800898c:	2200      	movs	r2, #0
 800898e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008992:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008998:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800899a:	e853 3f00 	ldrex	r3, [r3]
 800899e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80089a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089a6:	66bb      	str	r3, [r7, #104]	; 0x68
 80089a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	461a      	mov	r2, r3
 80089ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80089b0:	65bb      	str	r3, [r7, #88]	; 0x58
 80089b2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089b4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80089b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80089b8:	e841 2300 	strex	r3, r2, [r1]
 80089bc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80089be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d1e6      	bne.n	8008992 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	3308      	adds	r3, #8
 80089ca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089ce:	e853 3f00 	ldrex	r3, [r3]
 80089d2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80089d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089d6:	f023 0301 	bic.w	r3, r3, #1
 80089da:	667b      	str	r3, [r7, #100]	; 0x64
 80089dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	3308      	adds	r3, #8
 80089e2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80089e4:	647a      	str	r2, [r7, #68]	; 0x44
 80089e6:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80089ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80089ec:	e841 2300 	strex	r3, r2, [r1]
 80089f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80089f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d1e5      	bne.n	80089c4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	3308      	adds	r3, #8
 80089fe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a02:	e853 3f00 	ldrex	r3, [r3]
 8008a06:	623b      	str	r3, [r7, #32]
   return(result);
 8008a08:	6a3b      	ldr	r3, [r7, #32]
 8008a0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a0e:	663b      	str	r3, [r7, #96]	; 0x60
 8008a10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	3308      	adds	r3, #8
 8008a16:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008a18:	633a      	str	r2, [r7, #48]	; 0x30
 8008a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a1c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008a1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008a20:	e841 2300 	strex	r3, r2, [r1]
 8008a24:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d1e5      	bne.n	80089f8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008a2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a2e:	2220      	movs	r2, #32
 8008a30:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d118      	bne.n	8008a6e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	e853 3f00 	ldrex	r3, [r3]
 8008a48:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	f023 0310 	bic.w	r3, r3, #16
 8008a50:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008a52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	461a      	mov	r2, r3
 8008a58:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a5a:	61fb      	str	r3, [r7, #28]
 8008a5c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a5e:	69b9      	ldr	r1, [r7, #24]
 8008a60:	69fa      	ldr	r2, [r7, #28]
 8008a62:	e841 2300 	strex	r3, r2, [r1]
 8008a66:	617b      	str	r3, [r7, #20]
   return(result);
 8008a68:	697b      	ldr	r3, [r7, #20]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d1e6      	bne.n	8008a3c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a70:	2200      	movs	r2, #0
 8008a72:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a78:	2b01      	cmp	r3, #1
 8008a7a:	d107      	bne.n	8008a8c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008a82:	4619      	mov	r1, r3
 8008a84:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008a86:	f7f9 f96d 	bl	8001d64 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a8a:	e002      	b.n	8008a92 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008a8c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008a8e:	f7ff f9dc 	bl	8007e4a <HAL_UART_RxCpltCallback>
}
 8008a92:	bf00      	nop
 8008a94:	3770      	adds	r7, #112	; 0x70
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}

08008a9a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008a9a:	b580      	push	{r7, lr}
 8008a9c:	b084      	sub	sp, #16
 8008a9e:	af00      	add	r7, sp, #0
 8008aa0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aa6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ab2:	2b01      	cmp	r3, #1
 8008ab4:	d109      	bne.n	8008aca <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008abc:	085b      	lsrs	r3, r3, #1
 8008abe:	b29b      	uxth	r3, r3
 8008ac0:	4619      	mov	r1, r3
 8008ac2:	68f8      	ldr	r0, [r7, #12]
 8008ac4:	f7f9 f94e 	bl	8001d64 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008ac8:	e002      	b.n	8008ad0 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8008aca:	68f8      	ldr	r0, [r7, #12]
 8008acc:	f7ff f9c6 	bl	8007e5c <HAL_UART_RxHalfCpltCallback>
}
 8008ad0:	bf00      	nop
 8008ad2:	3710      	adds	r7, #16
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}

08008ad8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b086      	sub	sp, #24
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ae4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008aec:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008af4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	689b      	ldr	r3, [r3, #8]
 8008afc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b00:	2b80      	cmp	r3, #128	; 0x80
 8008b02:	d109      	bne.n	8008b18 <UART_DMAError+0x40>
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	2b21      	cmp	r3, #33	; 0x21
 8008b08:	d106      	bne.n	8008b18 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008b0a:	697b      	ldr	r3, [r7, #20]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8008b12:	6978      	ldr	r0, [r7, #20]
 8008b14:	f7ff fe86 	bl	8008824 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	689b      	ldr	r3, [r3, #8]
 8008b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b22:	2b40      	cmp	r3, #64	; 0x40
 8008b24:	d109      	bne.n	8008b3a <UART_DMAError+0x62>
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2b22      	cmp	r3, #34	; 0x22
 8008b2a:	d106      	bne.n	8008b3a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008b2c:	697b      	ldr	r3, [r7, #20]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8008b34:	6978      	ldr	r0, [r7, #20]
 8008b36:	f7ff feb5 	bl	80088a4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b40:	f043 0210 	orr.w	r2, r3, #16
 8008b44:	697b      	ldr	r3, [r7, #20]
 8008b46:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b4a:	6978      	ldr	r0, [r7, #20]
 8008b4c:	f7ff f98f 	bl	8007e6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b50:	bf00      	nop
 8008b52:	3718      	adds	r7, #24
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bd80      	pop	{r7, pc}

08008b58 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b64:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2200      	movs	r2, #0
 8008b72:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b76:	68f8      	ldr	r0, [r7, #12]
 8008b78:	f7ff f979 	bl	8007e6e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b7c:	bf00      	nop
 8008b7e:	3710      	adds	r7, #16
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}

08008b84 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b088      	sub	sp, #32
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	e853 3f00 	ldrex	r3, [r3]
 8008b98:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ba0:	61fb      	str	r3, [r7, #28]
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	461a      	mov	r2, r3
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	61bb      	str	r3, [r7, #24]
 8008bac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bae:	6979      	ldr	r1, [r7, #20]
 8008bb0:	69ba      	ldr	r2, [r7, #24]
 8008bb2:	e841 2300 	strex	r3, r2, [r1]
 8008bb6:	613b      	str	r3, [r7, #16]
   return(result);
 8008bb8:	693b      	ldr	r3, [r7, #16]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d1e6      	bne.n	8008b8c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2220      	movs	r2, #32
 8008bc2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2200      	movs	r2, #0
 8008bca:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f7ff f933 	bl	8007e38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008bd2:	bf00      	nop
 8008bd4:	3720      	adds	r7, #32
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}

08008bda <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008bda:	b480      	push	{r7}
 8008bdc:	b083      	sub	sp, #12
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008be2:	bf00      	nop
 8008be4:	370c      	adds	r7, #12
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bc80      	pop	{r7}
 8008bea:	4770      	bx	lr

08008bec <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008bec:	b480      	push	{r7}
 8008bee:	b083      	sub	sp, #12
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008bf4:	bf00      	nop
 8008bf6:	370c      	adds	r7, #12
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bc80      	pop	{r7}
 8008bfc:	4770      	bx	lr

08008bfe <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008bfe:	b480      	push	{r7}
 8008c00:	b083      	sub	sp, #12
 8008c02:	af00      	add	r7, sp, #0
 8008c04:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008c06:	bf00      	nop
 8008c08:	370c      	adds	r7, #12
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bc80      	pop	{r7}
 8008c0e:	4770      	bx	lr

08008c10 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b085      	sub	sp, #20
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008c1e:	2b01      	cmp	r3, #1
 8008c20:	d101      	bne.n	8008c26 <HAL_UARTEx_DisableFifoMode+0x16>
 8008c22:	2302      	movs	r3, #2
 8008c24:	e027      	b.n	8008c76 <HAL_UARTEx_DisableFifoMode+0x66>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2201      	movs	r2, #1
 8008c2a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2224      	movs	r2, #36	; 0x24
 8008c32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	681a      	ldr	r2, [r3, #0]
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f022 0201 	bic.w	r2, r2, #1
 8008c4c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008c54:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	68fa      	ldr	r2, [r7, #12]
 8008c62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2220      	movs	r2, #32
 8008c68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008c74:	2300      	movs	r3, #0
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3714      	adds	r7, #20
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bc80      	pop	{r7}
 8008c7e:	4770      	bx	lr

08008c80 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b084      	sub	sp, #16
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
 8008c88:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d101      	bne.n	8008c98 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008c94:	2302      	movs	r3, #2
 8008c96:	e02d      	b.n	8008cf4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2201      	movs	r2, #1
 8008c9c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2224      	movs	r2, #36	; 0x24
 8008ca4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	681a      	ldr	r2, [r3, #0]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f022 0201 	bic.w	r2, r2, #1
 8008cbe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	689b      	ldr	r3, [r3, #8]
 8008cc6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	683a      	ldr	r2, [r7, #0]
 8008cd0:	430a      	orrs	r2, r1
 8008cd2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f000 f8a3 	bl	8008e20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	68fa      	ldr	r2, [r7, #12]
 8008ce0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2220      	movs	r2, #32
 8008ce6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2200      	movs	r2, #0
 8008cee:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008cf2:	2300      	movs	r3, #0
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	3710      	adds	r7, #16
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}

08008cfc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b084      	sub	sp, #16
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
 8008d04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008d0c:	2b01      	cmp	r3, #1
 8008d0e:	d101      	bne.n	8008d14 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008d10:	2302      	movs	r3, #2
 8008d12:	e02d      	b.n	8008d70 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2201      	movs	r2, #1
 8008d18:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2224      	movs	r2, #36	; 0x24
 8008d20:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	681a      	ldr	r2, [r3, #0]
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f022 0201 	bic.w	r2, r2, #1
 8008d3a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	689b      	ldr	r3, [r3, #8]
 8008d42:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	683a      	ldr	r2, [r7, #0]
 8008d4c:	430a      	orrs	r2, r1
 8008d4e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f000 f865 	bl	8008e20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	68fa      	ldr	r2, [r7, #12]
 8008d5c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2220      	movs	r2, #32
 8008d62:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008d6e:	2300      	movs	r3, #0
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	3710      	adds	r7, #16
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b08c      	sub	sp, #48	; 0x30
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	60f8      	str	r0, [r7, #12]
 8008d80:	60b9      	str	r1, [r7, #8]
 8008d82:	4613      	mov	r3, r2
 8008d84:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008d8c:	2b20      	cmp	r3, #32
 8008d8e:	d142      	bne.n	8008e16 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d002      	beq.n	8008d9c <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8008d96:	88fb      	ldrh	r3, [r7, #6]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d101      	bne.n	8008da0 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	e03b      	b.n	8008e18 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	2201      	movs	r2, #1
 8008da4:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	2200      	movs	r2, #0
 8008daa:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008dac:	88fb      	ldrh	r3, [r7, #6]
 8008dae:	461a      	mov	r2, r3
 8008db0:	68b9      	ldr	r1, [r7, #8]
 8008db2:	68f8      	ldr	r0, [r7, #12]
 8008db4:	f7ff fc90 	bl	80086d8 <UART_Start_Receive_DMA>
 8008db8:	4603      	mov	r3, r0
 8008dba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008dbe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d124      	bne.n	8008e10 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008dca:	2b01      	cmp	r3, #1
 8008dcc:	d11d      	bne.n	8008e0a <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	2210      	movs	r2, #16
 8008dd4:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ddc:	69bb      	ldr	r3, [r7, #24]
 8008dde:	e853 3f00 	ldrex	r3, [r3]
 8008de2:	617b      	str	r3, [r7, #20]
   return(result);
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	f043 0310 	orr.w	r3, r3, #16
 8008dea:	62bb      	str	r3, [r7, #40]	; 0x28
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	461a      	mov	r2, r3
 8008df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008df4:	627b      	str	r3, [r7, #36]	; 0x24
 8008df6:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df8:	6a39      	ldr	r1, [r7, #32]
 8008dfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dfc:	e841 2300 	strex	r3, r2, [r1]
 8008e00:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e02:	69fb      	ldr	r3, [r7, #28]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d1e6      	bne.n	8008dd6 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8008e08:	e002      	b.n	8008e10 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8008e10:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e14:	e000      	b.n	8008e18 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008e16:	2302      	movs	r3, #2
  }
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	3730      	adds	r7, #48	; 0x30
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}

08008e20 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008e20:	b480      	push	{r7}
 8008e22:	b085      	sub	sp, #20
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d108      	bne.n	8008e42 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2201      	movs	r2, #1
 8008e34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2201      	movs	r2, #1
 8008e3c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008e40:	e031      	b.n	8008ea6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008e42:	2308      	movs	r3, #8
 8008e44:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008e46:	2308      	movs	r3, #8
 8008e48:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	689b      	ldr	r3, [r3, #8]
 8008e50:	0e5b      	lsrs	r3, r3, #25
 8008e52:	b2db      	uxtb	r3, r3
 8008e54:	f003 0307 	and.w	r3, r3, #7
 8008e58:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	689b      	ldr	r3, [r3, #8]
 8008e60:	0f5b      	lsrs	r3, r3, #29
 8008e62:	b2db      	uxtb	r3, r3
 8008e64:	f003 0307 	and.w	r3, r3, #7
 8008e68:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e6a:	7bbb      	ldrb	r3, [r7, #14]
 8008e6c:	7b3a      	ldrb	r2, [r7, #12]
 8008e6e:	4910      	ldr	r1, [pc, #64]	; (8008eb0 <UARTEx_SetNbDataToProcess+0x90>)
 8008e70:	5c8a      	ldrb	r2, [r1, r2]
 8008e72:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008e76:	7b3a      	ldrb	r2, [r7, #12]
 8008e78:	490e      	ldr	r1, [pc, #56]	; (8008eb4 <UARTEx_SetNbDataToProcess+0x94>)
 8008e7a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e7c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e80:	b29a      	uxth	r2, r3
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e88:	7bfb      	ldrb	r3, [r7, #15]
 8008e8a:	7b7a      	ldrb	r2, [r7, #13]
 8008e8c:	4908      	ldr	r1, [pc, #32]	; (8008eb0 <UARTEx_SetNbDataToProcess+0x90>)
 8008e8e:	5c8a      	ldrb	r2, [r1, r2]
 8008e90:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008e94:	7b7a      	ldrb	r2, [r7, #13]
 8008e96:	4907      	ldr	r1, [pc, #28]	; (8008eb4 <UARTEx_SetNbDataToProcess+0x94>)
 8008e98:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e9a:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e9e:	b29a      	uxth	r2, r3
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008ea6:	bf00      	nop
 8008ea8:	3714      	adds	r7, #20
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bc80      	pop	{r7}
 8008eae:	4770      	bx	lr
 8008eb0:	0800a600 	.word	0x0800a600
 8008eb4:	0800a608 	.word	0x0800a608

08008eb8 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b085      	sub	sp, #20
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
 8008ec0:	460b      	mov	r3, r1
 8008ec2:	70fb      	strb	r3, [r7, #3]
 8008ec4:	4613      	mov	r3, r2
 8008ec6:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	60fb      	str	r3, [r7, #12]
  while( size-- )
 8008ecc:	e004      	b.n	8008ed8 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	1c5a      	adds	r2, r3, #1
 8008ed2:	60fa      	str	r2, [r7, #12]
 8008ed4:	78fa      	ldrb	r2, [r7, #3]
 8008ed6:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8008ed8:	883b      	ldrh	r3, [r7, #0]
 8008eda:	1e5a      	subs	r2, r3, #1
 8008edc:	803a      	strh	r2, [r7, #0]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d1f5      	bne.n	8008ece <UTIL_MEM_set_8+0x16>
  }
}
 8008ee2:	bf00      	nop
 8008ee4:	bf00      	nop
 8008ee6:	3714      	adds	r7, #20
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bc80      	pop	{r7}
 8008eec:	4770      	bx	lr
	...

08008ef0 <__errno>:
 8008ef0:	4b01      	ldr	r3, [pc, #4]	; (8008ef8 <__errno+0x8>)
 8008ef2:	6818      	ldr	r0, [r3, #0]
 8008ef4:	4770      	bx	lr
 8008ef6:	bf00      	nop
 8008ef8:	20000114 	.word	0x20000114

08008efc <__libc_init_array>:
 8008efc:	b570      	push	{r4, r5, r6, lr}
 8008efe:	4d0d      	ldr	r5, [pc, #52]	; (8008f34 <__libc_init_array+0x38>)
 8008f00:	4c0d      	ldr	r4, [pc, #52]	; (8008f38 <__libc_init_array+0x3c>)
 8008f02:	1b64      	subs	r4, r4, r5
 8008f04:	10a4      	asrs	r4, r4, #2
 8008f06:	2600      	movs	r6, #0
 8008f08:	42a6      	cmp	r6, r4
 8008f0a:	d109      	bne.n	8008f20 <__libc_init_array+0x24>
 8008f0c:	4d0b      	ldr	r5, [pc, #44]	; (8008f3c <__libc_init_array+0x40>)
 8008f0e:	4c0c      	ldr	r4, [pc, #48]	; (8008f40 <__libc_init_array+0x44>)
 8008f10:	f001 fa24 	bl	800a35c <_init>
 8008f14:	1b64      	subs	r4, r4, r5
 8008f16:	10a4      	asrs	r4, r4, #2
 8008f18:	2600      	movs	r6, #0
 8008f1a:	42a6      	cmp	r6, r4
 8008f1c:	d105      	bne.n	8008f2a <__libc_init_array+0x2e>
 8008f1e:	bd70      	pop	{r4, r5, r6, pc}
 8008f20:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f24:	4798      	blx	r3
 8008f26:	3601      	adds	r6, #1
 8008f28:	e7ee      	b.n	8008f08 <__libc_init_array+0xc>
 8008f2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f2e:	4798      	blx	r3
 8008f30:	3601      	adds	r6, #1
 8008f32:	e7f2      	b.n	8008f1a <__libc_init_array+0x1e>
 8008f34:	0800a6b0 	.word	0x0800a6b0
 8008f38:	0800a6b0 	.word	0x0800a6b0
 8008f3c:	0800a6b0 	.word	0x0800a6b0
 8008f40:	0800a6b4 	.word	0x0800a6b4

08008f44 <memcpy>:
 8008f44:	440a      	add	r2, r1
 8008f46:	4291      	cmp	r1, r2
 8008f48:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f4c:	d100      	bne.n	8008f50 <memcpy+0xc>
 8008f4e:	4770      	bx	lr
 8008f50:	b510      	push	{r4, lr}
 8008f52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f5a:	4291      	cmp	r1, r2
 8008f5c:	d1f9      	bne.n	8008f52 <memcpy+0xe>
 8008f5e:	bd10      	pop	{r4, pc}

08008f60 <memset>:
 8008f60:	4402      	add	r2, r0
 8008f62:	4603      	mov	r3, r0
 8008f64:	4293      	cmp	r3, r2
 8008f66:	d100      	bne.n	8008f6a <memset+0xa>
 8008f68:	4770      	bx	lr
 8008f6a:	f803 1b01 	strb.w	r1, [r3], #1
 8008f6e:	e7f9      	b.n	8008f64 <memset+0x4>

08008f70 <iprintf>:
 8008f70:	b40f      	push	{r0, r1, r2, r3}
 8008f72:	4b0a      	ldr	r3, [pc, #40]	; (8008f9c <iprintf+0x2c>)
 8008f74:	b513      	push	{r0, r1, r4, lr}
 8008f76:	681c      	ldr	r4, [r3, #0]
 8008f78:	b124      	cbz	r4, 8008f84 <iprintf+0x14>
 8008f7a:	69a3      	ldr	r3, [r4, #24]
 8008f7c:	b913      	cbnz	r3, 8008f84 <iprintf+0x14>
 8008f7e:	4620      	mov	r0, r4
 8008f80:	f000 faa6 	bl	80094d0 <__sinit>
 8008f84:	ab05      	add	r3, sp, #20
 8008f86:	9a04      	ldr	r2, [sp, #16]
 8008f88:	68a1      	ldr	r1, [r4, #8]
 8008f8a:	9301      	str	r3, [sp, #4]
 8008f8c:	4620      	mov	r0, r4
 8008f8e:	f000 fe07 	bl	8009ba0 <_vfiprintf_r>
 8008f92:	b002      	add	sp, #8
 8008f94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f98:	b004      	add	sp, #16
 8008f9a:	4770      	bx	lr
 8008f9c:	20000114 	.word	0x20000114

08008fa0 <_puts_r>:
 8008fa0:	b570      	push	{r4, r5, r6, lr}
 8008fa2:	460e      	mov	r6, r1
 8008fa4:	4605      	mov	r5, r0
 8008fa6:	b118      	cbz	r0, 8008fb0 <_puts_r+0x10>
 8008fa8:	6983      	ldr	r3, [r0, #24]
 8008faa:	b90b      	cbnz	r3, 8008fb0 <_puts_r+0x10>
 8008fac:	f000 fa90 	bl	80094d0 <__sinit>
 8008fb0:	69ab      	ldr	r3, [r5, #24]
 8008fb2:	68ac      	ldr	r4, [r5, #8]
 8008fb4:	b913      	cbnz	r3, 8008fbc <_puts_r+0x1c>
 8008fb6:	4628      	mov	r0, r5
 8008fb8:	f000 fa8a 	bl	80094d0 <__sinit>
 8008fbc:	4b2c      	ldr	r3, [pc, #176]	; (8009070 <_puts_r+0xd0>)
 8008fbe:	429c      	cmp	r4, r3
 8008fc0:	d120      	bne.n	8009004 <_puts_r+0x64>
 8008fc2:	686c      	ldr	r4, [r5, #4]
 8008fc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008fc6:	07db      	lsls	r3, r3, #31
 8008fc8:	d405      	bmi.n	8008fd6 <_puts_r+0x36>
 8008fca:	89a3      	ldrh	r3, [r4, #12]
 8008fcc:	0598      	lsls	r0, r3, #22
 8008fce:	d402      	bmi.n	8008fd6 <_puts_r+0x36>
 8008fd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fd2:	f000 fb1b 	bl	800960c <__retarget_lock_acquire_recursive>
 8008fd6:	89a3      	ldrh	r3, [r4, #12]
 8008fd8:	0719      	lsls	r1, r3, #28
 8008fda:	d51d      	bpl.n	8009018 <_puts_r+0x78>
 8008fdc:	6923      	ldr	r3, [r4, #16]
 8008fde:	b1db      	cbz	r3, 8009018 <_puts_r+0x78>
 8008fe0:	3e01      	subs	r6, #1
 8008fe2:	68a3      	ldr	r3, [r4, #8]
 8008fe4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008fe8:	3b01      	subs	r3, #1
 8008fea:	60a3      	str	r3, [r4, #8]
 8008fec:	bb39      	cbnz	r1, 800903e <_puts_r+0x9e>
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	da38      	bge.n	8009064 <_puts_r+0xc4>
 8008ff2:	4622      	mov	r2, r4
 8008ff4:	210a      	movs	r1, #10
 8008ff6:	4628      	mov	r0, r5
 8008ff8:	f000 f894 	bl	8009124 <__swbuf_r>
 8008ffc:	3001      	adds	r0, #1
 8008ffe:	d011      	beq.n	8009024 <_puts_r+0x84>
 8009000:	250a      	movs	r5, #10
 8009002:	e011      	b.n	8009028 <_puts_r+0x88>
 8009004:	4b1b      	ldr	r3, [pc, #108]	; (8009074 <_puts_r+0xd4>)
 8009006:	429c      	cmp	r4, r3
 8009008:	d101      	bne.n	800900e <_puts_r+0x6e>
 800900a:	68ac      	ldr	r4, [r5, #8]
 800900c:	e7da      	b.n	8008fc4 <_puts_r+0x24>
 800900e:	4b1a      	ldr	r3, [pc, #104]	; (8009078 <_puts_r+0xd8>)
 8009010:	429c      	cmp	r4, r3
 8009012:	bf08      	it	eq
 8009014:	68ec      	ldreq	r4, [r5, #12]
 8009016:	e7d5      	b.n	8008fc4 <_puts_r+0x24>
 8009018:	4621      	mov	r1, r4
 800901a:	4628      	mov	r0, r5
 800901c:	f000 f8d4 	bl	80091c8 <__swsetup_r>
 8009020:	2800      	cmp	r0, #0
 8009022:	d0dd      	beq.n	8008fe0 <_puts_r+0x40>
 8009024:	f04f 35ff 	mov.w	r5, #4294967295
 8009028:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800902a:	07da      	lsls	r2, r3, #31
 800902c:	d405      	bmi.n	800903a <_puts_r+0x9a>
 800902e:	89a3      	ldrh	r3, [r4, #12]
 8009030:	059b      	lsls	r3, r3, #22
 8009032:	d402      	bmi.n	800903a <_puts_r+0x9a>
 8009034:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009036:	f000 faea 	bl	800960e <__retarget_lock_release_recursive>
 800903a:	4628      	mov	r0, r5
 800903c:	bd70      	pop	{r4, r5, r6, pc}
 800903e:	2b00      	cmp	r3, #0
 8009040:	da04      	bge.n	800904c <_puts_r+0xac>
 8009042:	69a2      	ldr	r2, [r4, #24]
 8009044:	429a      	cmp	r2, r3
 8009046:	dc06      	bgt.n	8009056 <_puts_r+0xb6>
 8009048:	290a      	cmp	r1, #10
 800904a:	d004      	beq.n	8009056 <_puts_r+0xb6>
 800904c:	6823      	ldr	r3, [r4, #0]
 800904e:	1c5a      	adds	r2, r3, #1
 8009050:	6022      	str	r2, [r4, #0]
 8009052:	7019      	strb	r1, [r3, #0]
 8009054:	e7c5      	b.n	8008fe2 <_puts_r+0x42>
 8009056:	4622      	mov	r2, r4
 8009058:	4628      	mov	r0, r5
 800905a:	f000 f863 	bl	8009124 <__swbuf_r>
 800905e:	3001      	adds	r0, #1
 8009060:	d1bf      	bne.n	8008fe2 <_puts_r+0x42>
 8009062:	e7df      	b.n	8009024 <_puts_r+0x84>
 8009064:	6823      	ldr	r3, [r4, #0]
 8009066:	250a      	movs	r5, #10
 8009068:	1c5a      	adds	r2, r3, #1
 800906a:	6022      	str	r2, [r4, #0]
 800906c:	701d      	strb	r5, [r3, #0]
 800906e:	e7db      	b.n	8009028 <_puts_r+0x88>
 8009070:	0800a634 	.word	0x0800a634
 8009074:	0800a654 	.word	0x0800a654
 8009078:	0800a614 	.word	0x0800a614

0800907c <puts>:
 800907c:	4b02      	ldr	r3, [pc, #8]	; (8009088 <puts+0xc>)
 800907e:	4601      	mov	r1, r0
 8009080:	6818      	ldr	r0, [r3, #0]
 8009082:	f7ff bf8d 	b.w	8008fa0 <_puts_r>
 8009086:	bf00      	nop
 8009088:	20000114 	.word	0x20000114

0800908c <siprintf>:
 800908c:	b40e      	push	{r1, r2, r3}
 800908e:	b500      	push	{lr}
 8009090:	b09c      	sub	sp, #112	; 0x70
 8009092:	ab1d      	add	r3, sp, #116	; 0x74
 8009094:	9002      	str	r0, [sp, #8]
 8009096:	9006      	str	r0, [sp, #24]
 8009098:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800909c:	4809      	ldr	r0, [pc, #36]	; (80090c4 <siprintf+0x38>)
 800909e:	9107      	str	r1, [sp, #28]
 80090a0:	9104      	str	r1, [sp, #16]
 80090a2:	4909      	ldr	r1, [pc, #36]	; (80090c8 <siprintf+0x3c>)
 80090a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80090a8:	9105      	str	r1, [sp, #20]
 80090aa:	6800      	ldr	r0, [r0, #0]
 80090ac:	9301      	str	r3, [sp, #4]
 80090ae:	a902      	add	r1, sp, #8
 80090b0:	f000 fc4e 	bl	8009950 <_svfiprintf_r>
 80090b4:	9b02      	ldr	r3, [sp, #8]
 80090b6:	2200      	movs	r2, #0
 80090b8:	701a      	strb	r2, [r3, #0]
 80090ba:	b01c      	add	sp, #112	; 0x70
 80090bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80090c0:	b003      	add	sp, #12
 80090c2:	4770      	bx	lr
 80090c4:	20000114 	.word	0x20000114
 80090c8:	ffff0208 	.word	0xffff0208

080090cc <strcat>:
 80090cc:	b510      	push	{r4, lr}
 80090ce:	4602      	mov	r2, r0
 80090d0:	7814      	ldrb	r4, [r2, #0]
 80090d2:	4613      	mov	r3, r2
 80090d4:	3201      	adds	r2, #1
 80090d6:	2c00      	cmp	r4, #0
 80090d8:	d1fa      	bne.n	80090d0 <strcat+0x4>
 80090da:	3b01      	subs	r3, #1
 80090dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80090e0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80090e4:	2a00      	cmp	r2, #0
 80090e6:	d1f9      	bne.n	80090dc <strcat+0x10>
 80090e8:	bd10      	pop	{r4, pc}

080090ea <strcpy>:
 80090ea:	4603      	mov	r3, r0
 80090ec:	f811 2b01 	ldrb.w	r2, [r1], #1
 80090f0:	f803 2b01 	strb.w	r2, [r3], #1
 80090f4:	2a00      	cmp	r2, #0
 80090f6:	d1f9      	bne.n	80090ec <strcpy+0x2>
 80090f8:	4770      	bx	lr

080090fa <strncmp>:
 80090fa:	b510      	push	{r4, lr}
 80090fc:	4603      	mov	r3, r0
 80090fe:	b172      	cbz	r2, 800911e <strncmp+0x24>
 8009100:	3901      	subs	r1, #1
 8009102:	1884      	adds	r4, r0, r2
 8009104:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009108:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800910c:	4290      	cmp	r0, r2
 800910e:	d101      	bne.n	8009114 <strncmp+0x1a>
 8009110:	42a3      	cmp	r3, r4
 8009112:	d101      	bne.n	8009118 <strncmp+0x1e>
 8009114:	1a80      	subs	r0, r0, r2
 8009116:	bd10      	pop	{r4, pc}
 8009118:	2800      	cmp	r0, #0
 800911a:	d1f3      	bne.n	8009104 <strncmp+0xa>
 800911c:	e7fa      	b.n	8009114 <strncmp+0x1a>
 800911e:	4610      	mov	r0, r2
 8009120:	e7f9      	b.n	8009116 <strncmp+0x1c>
	...

08009124 <__swbuf_r>:
 8009124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009126:	460e      	mov	r6, r1
 8009128:	4614      	mov	r4, r2
 800912a:	4605      	mov	r5, r0
 800912c:	b118      	cbz	r0, 8009136 <__swbuf_r+0x12>
 800912e:	6983      	ldr	r3, [r0, #24]
 8009130:	b90b      	cbnz	r3, 8009136 <__swbuf_r+0x12>
 8009132:	f000 f9cd 	bl	80094d0 <__sinit>
 8009136:	4b21      	ldr	r3, [pc, #132]	; (80091bc <__swbuf_r+0x98>)
 8009138:	429c      	cmp	r4, r3
 800913a:	d12b      	bne.n	8009194 <__swbuf_r+0x70>
 800913c:	686c      	ldr	r4, [r5, #4]
 800913e:	69a3      	ldr	r3, [r4, #24]
 8009140:	60a3      	str	r3, [r4, #8]
 8009142:	89a3      	ldrh	r3, [r4, #12]
 8009144:	071a      	lsls	r2, r3, #28
 8009146:	d52f      	bpl.n	80091a8 <__swbuf_r+0x84>
 8009148:	6923      	ldr	r3, [r4, #16]
 800914a:	b36b      	cbz	r3, 80091a8 <__swbuf_r+0x84>
 800914c:	6923      	ldr	r3, [r4, #16]
 800914e:	6820      	ldr	r0, [r4, #0]
 8009150:	1ac0      	subs	r0, r0, r3
 8009152:	6963      	ldr	r3, [r4, #20]
 8009154:	b2f6      	uxtb	r6, r6
 8009156:	4283      	cmp	r3, r0
 8009158:	4637      	mov	r7, r6
 800915a:	dc04      	bgt.n	8009166 <__swbuf_r+0x42>
 800915c:	4621      	mov	r1, r4
 800915e:	4628      	mov	r0, r5
 8009160:	f000 f922 	bl	80093a8 <_fflush_r>
 8009164:	bb30      	cbnz	r0, 80091b4 <__swbuf_r+0x90>
 8009166:	68a3      	ldr	r3, [r4, #8]
 8009168:	3b01      	subs	r3, #1
 800916a:	60a3      	str	r3, [r4, #8]
 800916c:	6823      	ldr	r3, [r4, #0]
 800916e:	1c5a      	adds	r2, r3, #1
 8009170:	6022      	str	r2, [r4, #0]
 8009172:	701e      	strb	r6, [r3, #0]
 8009174:	6963      	ldr	r3, [r4, #20]
 8009176:	3001      	adds	r0, #1
 8009178:	4283      	cmp	r3, r0
 800917a:	d004      	beq.n	8009186 <__swbuf_r+0x62>
 800917c:	89a3      	ldrh	r3, [r4, #12]
 800917e:	07db      	lsls	r3, r3, #31
 8009180:	d506      	bpl.n	8009190 <__swbuf_r+0x6c>
 8009182:	2e0a      	cmp	r6, #10
 8009184:	d104      	bne.n	8009190 <__swbuf_r+0x6c>
 8009186:	4621      	mov	r1, r4
 8009188:	4628      	mov	r0, r5
 800918a:	f000 f90d 	bl	80093a8 <_fflush_r>
 800918e:	b988      	cbnz	r0, 80091b4 <__swbuf_r+0x90>
 8009190:	4638      	mov	r0, r7
 8009192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009194:	4b0a      	ldr	r3, [pc, #40]	; (80091c0 <__swbuf_r+0x9c>)
 8009196:	429c      	cmp	r4, r3
 8009198:	d101      	bne.n	800919e <__swbuf_r+0x7a>
 800919a:	68ac      	ldr	r4, [r5, #8]
 800919c:	e7cf      	b.n	800913e <__swbuf_r+0x1a>
 800919e:	4b09      	ldr	r3, [pc, #36]	; (80091c4 <__swbuf_r+0xa0>)
 80091a0:	429c      	cmp	r4, r3
 80091a2:	bf08      	it	eq
 80091a4:	68ec      	ldreq	r4, [r5, #12]
 80091a6:	e7ca      	b.n	800913e <__swbuf_r+0x1a>
 80091a8:	4621      	mov	r1, r4
 80091aa:	4628      	mov	r0, r5
 80091ac:	f000 f80c 	bl	80091c8 <__swsetup_r>
 80091b0:	2800      	cmp	r0, #0
 80091b2:	d0cb      	beq.n	800914c <__swbuf_r+0x28>
 80091b4:	f04f 37ff 	mov.w	r7, #4294967295
 80091b8:	e7ea      	b.n	8009190 <__swbuf_r+0x6c>
 80091ba:	bf00      	nop
 80091bc:	0800a634 	.word	0x0800a634
 80091c0:	0800a654 	.word	0x0800a654
 80091c4:	0800a614 	.word	0x0800a614

080091c8 <__swsetup_r>:
 80091c8:	4b32      	ldr	r3, [pc, #200]	; (8009294 <__swsetup_r+0xcc>)
 80091ca:	b570      	push	{r4, r5, r6, lr}
 80091cc:	681d      	ldr	r5, [r3, #0]
 80091ce:	4606      	mov	r6, r0
 80091d0:	460c      	mov	r4, r1
 80091d2:	b125      	cbz	r5, 80091de <__swsetup_r+0x16>
 80091d4:	69ab      	ldr	r3, [r5, #24]
 80091d6:	b913      	cbnz	r3, 80091de <__swsetup_r+0x16>
 80091d8:	4628      	mov	r0, r5
 80091da:	f000 f979 	bl	80094d0 <__sinit>
 80091de:	4b2e      	ldr	r3, [pc, #184]	; (8009298 <__swsetup_r+0xd0>)
 80091e0:	429c      	cmp	r4, r3
 80091e2:	d10f      	bne.n	8009204 <__swsetup_r+0x3c>
 80091e4:	686c      	ldr	r4, [r5, #4]
 80091e6:	89a3      	ldrh	r3, [r4, #12]
 80091e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091ec:	0719      	lsls	r1, r3, #28
 80091ee:	d42c      	bmi.n	800924a <__swsetup_r+0x82>
 80091f0:	06dd      	lsls	r5, r3, #27
 80091f2:	d411      	bmi.n	8009218 <__swsetup_r+0x50>
 80091f4:	2309      	movs	r3, #9
 80091f6:	6033      	str	r3, [r6, #0]
 80091f8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80091fc:	81a3      	strh	r3, [r4, #12]
 80091fe:	f04f 30ff 	mov.w	r0, #4294967295
 8009202:	e03e      	b.n	8009282 <__swsetup_r+0xba>
 8009204:	4b25      	ldr	r3, [pc, #148]	; (800929c <__swsetup_r+0xd4>)
 8009206:	429c      	cmp	r4, r3
 8009208:	d101      	bne.n	800920e <__swsetup_r+0x46>
 800920a:	68ac      	ldr	r4, [r5, #8]
 800920c:	e7eb      	b.n	80091e6 <__swsetup_r+0x1e>
 800920e:	4b24      	ldr	r3, [pc, #144]	; (80092a0 <__swsetup_r+0xd8>)
 8009210:	429c      	cmp	r4, r3
 8009212:	bf08      	it	eq
 8009214:	68ec      	ldreq	r4, [r5, #12]
 8009216:	e7e6      	b.n	80091e6 <__swsetup_r+0x1e>
 8009218:	0758      	lsls	r0, r3, #29
 800921a:	d512      	bpl.n	8009242 <__swsetup_r+0x7a>
 800921c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800921e:	b141      	cbz	r1, 8009232 <__swsetup_r+0x6a>
 8009220:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009224:	4299      	cmp	r1, r3
 8009226:	d002      	beq.n	800922e <__swsetup_r+0x66>
 8009228:	4630      	mov	r0, r6
 800922a:	f000 fa57 	bl	80096dc <_free_r>
 800922e:	2300      	movs	r3, #0
 8009230:	6363      	str	r3, [r4, #52]	; 0x34
 8009232:	89a3      	ldrh	r3, [r4, #12]
 8009234:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009238:	81a3      	strh	r3, [r4, #12]
 800923a:	2300      	movs	r3, #0
 800923c:	6063      	str	r3, [r4, #4]
 800923e:	6923      	ldr	r3, [r4, #16]
 8009240:	6023      	str	r3, [r4, #0]
 8009242:	89a3      	ldrh	r3, [r4, #12]
 8009244:	f043 0308 	orr.w	r3, r3, #8
 8009248:	81a3      	strh	r3, [r4, #12]
 800924a:	6923      	ldr	r3, [r4, #16]
 800924c:	b94b      	cbnz	r3, 8009262 <__swsetup_r+0x9a>
 800924e:	89a3      	ldrh	r3, [r4, #12]
 8009250:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009254:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009258:	d003      	beq.n	8009262 <__swsetup_r+0x9a>
 800925a:	4621      	mov	r1, r4
 800925c:	4630      	mov	r0, r6
 800925e:	f000 f9fd 	bl	800965c <__smakebuf_r>
 8009262:	89a0      	ldrh	r0, [r4, #12]
 8009264:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009268:	f010 0301 	ands.w	r3, r0, #1
 800926c:	d00a      	beq.n	8009284 <__swsetup_r+0xbc>
 800926e:	2300      	movs	r3, #0
 8009270:	60a3      	str	r3, [r4, #8]
 8009272:	6963      	ldr	r3, [r4, #20]
 8009274:	425b      	negs	r3, r3
 8009276:	61a3      	str	r3, [r4, #24]
 8009278:	6923      	ldr	r3, [r4, #16]
 800927a:	b943      	cbnz	r3, 800928e <__swsetup_r+0xc6>
 800927c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009280:	d1ba      	bne.n	80091f8 <__swsetup_r+0x30>
 8009282:	bd70      	pop	{r4, r5, r6, pc}
 8009284:	0781      	lsls	r1, r0, #30
 8009286:	bf58      	it	pl
 8009288:	6963      	ldrpl	r3, [r4, #20]
 800928a:	60a3      	str	r3, [r4, #8]
 800928c:	e7f4      	b.n	8009278 <__swsetup_r+0xb0>
 800928e:	2000      	movs	r0, #0
 8009290:	e7f7      	b.n	8009282 <__swsetup_r+0xba>
 8009292:	bf00      	nop
 8009294:	20000114 	.word	0x20000114
 8009298:	0800a634 	.word	0x0800a634
 800929c:	0800a654 	.word	0x0800a654
 80092a0:	0800a614 	.word	0x0800a614

080092a4 <__sflush_r>:
 80092a4:	898a      	ldrh	r2, [r1, #12]
 80092a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092a8:	4605      	mov	r5, r0
 80092aa:	0710      	lsls	r0, r2, #28
 80092ac:	460c      	mov	r4, r1
 80092ae:	d457      	bmi.n	8009360 <__sflush_r+0xbc>
 80092b0:	684b      	ldr	r3, [r1, #4]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	dc04      	bgt.n	80092c0 <__sflush_r+0x1c>
 80092b6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	dc01      	bgt.n	80092c0 <__sflush_r+0x1c>
 80092bc:	2000      	movs	r0, #0
 80092be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092c2:	2e00      	cmp	r6, #0
 80092c4:	d0fa      	beq.n	80092bc <__sflush_r+0x18>
 80092c6:	2300      	movs	r3, #0
 80092c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80092cc:	682f      	ldr	r7, [r5, #0]
 80092ce:	602b      	str	r3, [r5, #0]
 80092d0:	d032      	beq.n	8009338 <__sflush_r+0x94>
 80092d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80092d4:	89a3      	ldrh	r3, [r4, #12]
 80092d6:	075a      	lsls	r2, r3, #29
 80092d8:	d505      	bpl.n	80092e6 <__sflush_r+0x42>
 80092da:	6863      	ldr	r3, [r4, #4]
 80092dc:	1ac0      	subs	r0, r0, r3
 80092de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80092e0:	b10b      	cbz	r3, 80092e6 <__sflush_r+0x42>
 80092e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80092e4:	1ac0      	subs	r0, r0, r3
 80092e6:	2300      	movs	r3, #0
 80092e8:	4602      	mov	r2, r0
 80092ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80092ec:	6a21      	ldr	r1, [r4, #32]
 80092ee:	4628      	mov	r0, r5
 80092f0:	47b0      	blx	r6
 80092f2:	1c43      	adds	r3, r0, #1
 80092f4:	89a3      	ldrh	r3, [r4, #12]
 80092f6:	d106      	bne.n	8009306 <__sflush_r+0x62>
 80092f8:	6829      	ldr	r1, [r5, #0]
 80092fa:	291d      	cmp	r1, #29
 80092fc:	d82c      	bhi.n	8009358 <__sflush_r+0xb4>
 80092fe:	4a29      	ldr	r2, [pc, #164]	; (80093a4 <__sflush_r+0x100>)
 8009300:	40ca      	lsrs	r2, r1
 8009302:	07d6      	lsls	r6, r2, #31
 8009304:	d528      	bpl.n	8009358 <__sflush_r+0xb4>
 8009306:	2200      	movs	r2, #0
 8009308:	6062      	str	r2, [r4, #4]
 800930a:	04d9      	lsls	r1, r3, #19
 800930c:	6922      	ldr	r2, [r4, #16]
 800930e:	6022      	str	r2, [r4, #0]
 8009310:	d504      	bpl.n	800931c <__sflush_r+0x78>
 8009312:	1c42      	adds	r2, r0, #1
 8009314:	d101      	bne.n	800931a <__sflush_r+0x76>
 8009316:	682b      	ldr	r3, [r5, #0]
 8009318:	b903      	cbnz	r3, 800931c <__sflush_r+0x78>
 800931a:	6560      	str	r0, [r4, #84]	; 0x54
 800931c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800931e:	602f      	str	r7, [r5, #0]
 8009320:	2900      	cmp	r1, #0
 8009322:	d0cb      	beq.n	80092bc <__sflush_r+0x18>
 8009324:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009328:	4299      	cmp	r1, r3
 800932a:	d002      	beq.n	8009332 <__sflush_r+0x8e>
 800932c:	4628      	mov	r0, r5
 800932e:	f000 f9d5 	bl	80096dc <_free_r>
 8009332:	2000      	movs	r0, #0
 8009334:	6360      	str	r0, [r4, #52]	; 0x34
 8009336:	e7c2      	b.n	80092be <__sflush_r+0x1a>
 8009338:	6a21      	ldr	r1, [r4, #32]
 800933a:	2301      	movs	r3, #1
 800933c:	4628      	mov	r0, r5
 800933e:	47b0      	blx	r6
 8009340:	1c41      	adds	r1, r0, #1
 8009342:	d1c7      	bne.n	80092d4 <__sflush_r+0x30>
 8009344:	682b      	ldr	r3, [r5, #0]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d0c4      	beq.n	80092d4 <__sflush_r+0x30>
 800934a:	2b1d      	cmp	r3, #29
 800934c:	d001      	beq.n	8009352 <__sflush_r+0xae>
 800934e:	2b16      	cmp	r3, #22
 8009350:	d101      	bne.n	8009356 <__sflush_r+0xb2>
 8009352:	602f      	str	r7, [r5, #0]
 8009354:	e7b2      	b.n	80092bc <__sflush_r+0x18>
 8009356:	89a3      	ldrh	r3, [r4, #12]
 8009358:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800935c:	81a3      	strh	r3, [r4, #12]
 800935e:	e7ae      	b.n	80092be <__sflush_r+0x1a>
 8009360:	690f      	ldr	r7, [r1, #16]
 8009362:	2f00      	cmp	r7, #0
 8009364:	d0aa      	beq.n	80092bc <__sflush_r+0x18>
 8009366:	0793      	lsls	r3, r2, #30
 8009368:	680e      	ldr	r6, [r1, #0]
 800936a:	bf08      	it	eq
 800936c:	694b      	ldreq	r3, [r1, #20]
 800936e:	600f      	str	r7, [r1, #0]
 8009370:	bf18      	it	ne
 8009372:	2300      	movne	r3, #0
 8009374:	1bf6      	subs	r6, r6, r7
 8009376:	608b      	str	r3, [r1, #8]
 8009378:	2e00      	cmp	r6, #0
 800937a:	dd9f      	ble.n	80092bc <__sflush_r+0x18>
 800937c:	6a21      	ldr	r1, [r4, #32]
 800937e:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009382:	4633      	mov	r3, r6
 8009384:	463a      	mov	r2, r7
 8009386:	4628      	mov	r0, r5
 8009388:	47e0      	blx	ip
 800938a:	2800      	cmp	r0, #0
 800938c:	dc06      	bgt.n	800939c <__sflush_r+0xf8>
 800938e:	89a3      	ldrh	r3, [r4, #12]
 8009390:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009394:	81a3      	strh	r3, [r4, #12]
 8009396:	f04f 30ff 	mov.w	r0, #4294967295
 800939a:	e790      	b.n	80092be <__sflush_r+0x1a>
 800939c:	4407      	add	r7, r0
 800939e:	1a36      	subs	r6, r6, r0
 80093a0:	e7ea      	b.n	8009378 <__sflush_r+0xd4>
 80093a2:	bf00      	nop
 80093a4:	20400001 	.word	0x20400001

080093a8 <_fflush_r>:
 80093a8:	b538      	push	{r3, r4, r5, lr}
 80093aa:	690b      	ldr	r3, [r1, #16]
 80093ac:	4605      	mov	r5, r0
 80093ae:	460c      	mov	r4, r1
 80093b0:	b913      	cbnz	r3, 80093b8 <_fflush_r+0x10>
 80093b2:	2500      	movs	r5, #0
 80093b4:	4628      	mov	r0, r5
 80093b6:	bd38      	pop	{r3, r4, r5, pc}
 80093b8:	b118      	cbz	r0, 80093c2 <_fflush_r+0x1a>
 80093ba:	6983      	ldr	r3, [r0, #24]
 80093bc:	b90b      	cbnz	r3, 80093c2 <_fflush_r+0x1a>
 80093be:	f000 f887 	bl	80094d0 <__sinit>
 80093c2:	4b14      	ldr	r3, [pc, #80]	; (8009414 <_fflush_r+0x6c>)
 80093c4:	429c      	cmp	r4, r3
 80093c6:	d11b      	bne.n	8009400 <_fflush_r+0x58>
 80093c8:	686c      	ldr	r4, [r5, #4]
 80093ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d0ef      	beq.n	80093b2 <_fflush_r+0xa>
 80093d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80093d4:	07d0      	lsls	r0, r2, #31
 80093d6:	d404      	bmi.n	80093e2 <_fflush_r+0x3a>
 80093d8:	0599      	lsls	r1, r3, #22
 80093da:	d402      	bmi.n	80093e2 <_fflush_r+0x3a>
 80093dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093de:	f000 f915 	bl	800960c <__retarget_lock_acquire_recursive>
 80093e2:	4628      	mov	r0, r5
 80093e4:	4621      	mov	r1, r4
 80093e6:	f7ff ff5d 	bl	80092a4 <__sflush_r>
 80093ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80093ec:	07da      	lsls	r2, r3, #31
 80093ee:	4605      	mov	r5, r0
 80093f0:	d4e0      	bmi.n	80093b4 <_fflush_r+0xc>
 80093f2:	89a3      	ldrh	r3, [r4, #12]
 80093f4:	059b      	lsls	r3, r3, #22
 80093f6:	d4dd      	bmi.n	80093b4 <_fflush_r+0xc>
 80093f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093fa:	f000 f908 	bl	800960e <__retarget_lock_release_recursive>
 80093fe:	e7d9      	b.n	80093b4 <_fflush_r+0xc>
 8009400:	4b05      	ldr	r3, [pc, #20]	; (8009418 <_fflush_r+0x70>)
 8009402:	429c      	cmp	r4, r3
 8009404:	d101      	bne.n	800940a <_fflush_r+0x62>
 8009406:	68ac      	ldr	r4, [r5, #8]
 8009408:	e7df      	b.n	80093ca <_fflush_r+0x22>
 800940a:	4b04      	ldr	r3, [pc, #16]	; (800941c <_fflush_r+0x74>)
 800940c:	429c      	cmp	r4, r3
 800940e:	bf08      	it	eq
 8009410:	68ec      	ldreq	r4, [r5, #12]
 8009412:	e7da      	b.n	80093ca <_fflush_r+0x22>
 8009414:	0800a634 	.word	0x0800a634
 8009418:	0800a654 	.word	0x0800a654
 800941c:	0800a614 	.word	0x0800a614

08009420 <std>:
 8009420:	2300      	movs	r3, #0
 8009422:	b510      	push	{r4, lr}
 8009424:	4604      	mov	r4, r0
 8009426:	e9c0 3300 	strd	r3, r3, [r0]
 800942a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800942e:	6083      	str	r3, [r0, #8]
 8009430:	8181      	strh	r1, [r0, #12]
 8009432:	6643      	str	r3, [r0, #100]	; 0x64
 8009434:	81c2      	strh	r2, [r0, #14]
 8009436:	6183      	str	r3, [r0, #24]
 8009438:	4619      	mov	r1, r3
 800943a:	2208      	movs	r2, #8
 800943c:	305c      	adds	r0, #92	; 0x5c
 800943e:	f7ff fd8f 	bl	8008f60 <memset>
 8009442:	4b05      	ldr	r3, [pc, #20]	; (8009458 <std+0x38>)
 8009444:	6263      	str	r3, [r4, #36]	; 0x24
 8009446:	4b05      	ldr	r3, [pc, #20]	; (800945c <std+0x3c>)
 8009448:	62a3      	str	r3, [r4, #40]	; 0x28
 800944a:	4b05      	ldr	r3, [pc, #20]	; (8009460 <std+0x40>)
 800944c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800944e:	4b05      	ldr	r3, [pc, #20]	; (8009464 <std+0x44>)
 8009450:	6224      	str	r4, [r4, #32]
 8009452:	6323      	str	r3, [r4, #48]	; 0x30
 8009454:	bd10      	pop	{r4, pc}
 8009456:	bf00      	nop
 8009458:	0800a149 	.word	0x0800a149
 800945c:	0800a16b 	.word	0x0800a16b
 8009460:	0800a1a3 	.word	0x0800a1a3
 8009464:	0800a1c7 	.word	0x0800a1c7

08009468 <_cleanup_r>:
 8009468:	4901      	ldr	r1, [pc, #4]	; (8009470 <_cleanup_r+0x8>)
 800946a:	f000 b8af 	b.w	80095cc <_fwalk_reent>
 800946e:	bf00      	nop
 8009470:	080093a9 	.word	0x080093a9

08009474 <__sfmoreglue>:
 8009474:	b570      	push	{r4, r5, r6, lr}
 8009476:	2268      	movs	r2, #104	; 0x68
 8009478:	1e4d      	subs	r5, r1, #1
 800947a:	4355      	muls	r5, r2
 800947c:	460e      	mov	r6, r1
 800947e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009482:	f000 f995 	bl	80097b0 <_malloc_r>
 8009486:	4604      	mov	r4, r0
 8009488:	b140      	cbz	r0, 800949c <__sfmoreglue+0x28>
 800948a:	2100      	movs	r1, #0
 800948c:	e9c0 1600 	strd	r1, r6, [r0]
 8009490:	300c      	adds	r0, #12
 8009492:	60a0      	str	r0, [r4, #8]
 8009494:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009498:	f7ff fd62 	bl	8008f60 <memset>
 800949c:	4620      	mov	r0, r4
 800949e:	bd70      	pop	{r4, r5, r6, pc}

080094a0 <__sfp_lock_acquire>:
 80094a0:	4801      	ldr	r0, [pc, #4]	; (80094a8 <__sfp_lock_acquire+0x8>)
 80094a2:	f000 b8b3 	b.w	800960c <__retarget_lock_acquire_recursive>
 80094a6:	bf00      	nop
 80094a8:	20000955 	.word	0x20000955

080094ac <__sfp_lock_release>:
 80094ac:	4801      	ldr	r0, [pc, #4]	; (80094b4 <__sfp_lock_release+0x8>)
 80094ae:	f000 b8ae 	b.w	800960e <__retarget_lock_release_recursive>
 80094b2:	bf00      	nop
 80094b4:	20000955 	.word	0x20000955

080094b8 <__sinit_lock_acquire>:
 80094b8:	4801      	ldr	r0, [pc, #4]	; (80094c0 <__sinit_lock_acquire+0x8>)
 80094ba:	f000 b8a7 	b.w	800960c <__retarget_lock_acquire_recursive>
 80094be:	bf00      	nop
 80094c0:	20000956 	.word	0x20000956

080094c4 <__sinit_lock_release>:
 80094c4:	4801      	ldr	r0, [pc, #4]	; (80094cc <__sinit_lock_release+0x8>)
 80094c6:	f000 b8a2 	b.w	800960e <__retarget_lock_release_recursive>
 80094ca:	bf00      	nop
 80094cc:	20000956 	.word	0x20000956

080094d0 <__sinit>:
 80094d0:	b510      	push	{r4, lr}
 80094d2:	4604      	mov	r4, r0
 80094d4:	f7ff fff0 	bl	80094b8 <__sinit_lock_acquire>
 80094d8:	69a3      	ldr	r3, [r4, #24]
 80094da:	b11b      	cbz	r3, 80094e4 <__sinit+0x14>
 80094dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094e0:	f7ff bff0 	b.w	80094c4 <__sinit_lock_release>
 80094e4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80094e8:	6523      	str	r3, [r4, #80]	; 0x50
 80094ea:	4b13      	ldr	r3, [pc, #76]	; (8009538 <__sinit+0x68>)
 80094ec:	4a13      	ldr	r2, [pc, #76]	; (800953c <__sinit+0x6c>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	62a2      	str	r2, [r4, #40]	; 0x28
 80094f2:	42a3      	cmp	r3, r4
 80094f4:	bf04      	itt	eq
 80094f6:	2301      	moveq	r3, #1
 80094f8:	61a3      	streq	r3, [r4, #24]
 80094fa:	4620      	mov	r0, r4
 80094fc:	f000 f820 	bl	8009540 <__sfp>
 8009500:	6060      	str	r0, [r4, #4]
 8009502:	4620      	mov	r0, r4
 8009504:	f000 f81c 	bl	8009540 <__sfp>
 8009508:	60a0      	str	r0, [r4, #8]
 800950a:	4620      	mov	r0, r4
 800950c:	f000 f818 	bl	8009540 <__sfp>
 8009510:	2200      	movs	r2, #0
 8009512:	60e0      	str	r0, [r4, #12]
 8009514:	2104      	movs	r1, #4
 8009516:	6860      	ldr	r0, [r4, #4]
 8009518:	f7ff ff82 	bl	8009420 <std>
 800951c:	68a0      	ldr	r0, [r4, #8]
 800951e:	2201      	movs	r2, #1
 8009520:	2109      	movs	r1, #9
 8009522:	f7ff ff7d 	bl	8009420 <std>
 8009526:	68e0      	ldr	r0, [r4, #12]
 8009528:	2202      	movs	r2, #2
 800952a:	2112      	movs	r1, #18
 800952c:	f7ff ff78 	bl	8009420 <std>
 8009530:	2301      	movs	r3, #1
 8009532:	61a3      	str	r3, [r4, #24]
 8009534:	e7d2      	b.n	80094dc <__sinit+0xc>
 8009536:	bf00      	nop
 8009538:	0800a610 	.word	0x0800a610
 800953c:	08009469 	.word	0x08009469

08009540 <__sfp>:
 8009540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009542:	4607      	mov	r7, r0
 8009544:	f7ff ffac 	bl	80094a0 <__sfp_lock_acquire>
 8009548:	4b1e      	ldr	r3, [pc, #120]	; (80095c4 <__sfp+0x84>)
 800954a:	681e      	ldr	r6, [r3, #0]
 800954c:	69b3      	ldr	r3, [r6, #24]
 800954e:	b913      	cbnz	r3, 8009556 <__sfp+0x16>
 8009550:	4630      	mov	r0, r6
 8009552:	f7ff ffbd 	bl	80094d0 <__sinit>
 8009556:	3648      	adds	r6, #72	; 0x48
 8009558:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800955c:	3b01      	subs	r3, #1
 800955e:	d503      	bpl.n	8009568 <__sfp+0x28>
 8009560:	6833      	ldr	r3, [r6, #0]
 8009562:	b30b      	cbz	r3, 80095a8 <__sfp+0x68>
 8009564:	6836      	ldr	r6, [r6, #0]
 8009566:	e7f7      	b.n	8009558 <__sfp+0x18>
 8009568:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800956c:	b9d5      	cbnz	r5, 80095a4 <__sfp+0x64>
 800956e:	4b16      	ldr	r3, [pc, #88]	; (80095c8 <__sfp+0x88>)
 8009570:	60e3      	str	r3, [r4, #12]
 8009572:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009576:	6665      	str	r5, [r4, #100]	; 0x64
 8009578:	f000 f847 	bl	800960a <__retarget_lock_init_recursive>
 800957c:	f7ff ff96 	bl	80094ac <__sfp_lock_release>
 8009580:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009584:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009588:	6025      	str	r5, [r4, #0]
 800958a:	61a5      	str	r5, [r4, #24]
 800958c:	2208      	movs	r2, #8
 800958e:	4629      	mov	r1, r5
 8009590:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009594:	f7ff fce4 	bl	8008f60 <memset>
 8009598:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800959c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80095a0:	4620      	mov	r0, r4
 80095a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095a4:	3468      	adds	r4, #104	; 0x68
 80095a6:	e7d9      	b.n	800955c <__sfp+0x1c>
 80095a8:	2104      	movs	r1, #4
 80095aa:	4638      	mov	r0, r7
 80095ac:	f7ff ff62 	bl	8009474 <__sfmoreglue>
 80095b0:	4604      	mov	r4, r0
 80095b2:	6030      	str	r0, [r6, #0]
 80095b4:	2800      	cmp	r0, #0
 80095b6:	d1d5      	bne.n	8009564 <__sfp+0x24>
 80095b8:	f7ff ff78 	bl	80094ac <__sfp_lock_release>
 80095bc:	230c      	movs	r3, #12
 80095be:	603b      	str	r3, [r7, #0]
 80095c0:	e7ee      	b.n	80095a0 <__sfp+0x60>
 80095c2:	bf00      	nop
 80095c4:	0800a610 	.word	0x0800a610
 80095c8:	ffff0001 	.word	0xffff0001

080095cc <_fwalk_reent>:
 80095cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095d0:	4606      	mov	r6, r0
 80095d2:	4688      	mov	r8, r1
 80095d4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80095d8:	2700      	movs	r7, #0
 80095da:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80095de:	f1b9 0901 	subs.w	r9, r9, #1
 80095e2:	d505      	bpl.n	80095f0 <_fwalk_reent+0x24>
 80095e4:	6824      	ldr	r4, [r4, #0]
 80095e6:	2c00      	cmp	r4, #0
 80095e8:	d1f7      	bne.n	80095da <_fwalk_reent+0xe>
 80095ea:	4638      	mov	r0, r7
 80095ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095f0:	89ab      	ldrh	r3, [r5, #12]
 80095f2:	2b01      	cmp	r3, #1
 80095f4:	d907      	bls.n	8009606 <_fwalk_reent+0x3a>
 80095f6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80095fa:	3301      	adds	r3, #1
 80095fc:	d003      	beq.n	8009606 <_fwalk_reent+0x3a>
 80095fe:	4629      	mov	r1, r5
 8009600:	4630      	mov	r0, r6
 8009602:	47c0      	blx	r8
 8009604:	4307      	orrs	r7, r0
 8009606:	3568      	adds	r5, #104	; 0x68
 8009608:	e7e9      	b.n	80095de <_fwalk_reent+0x12>

0800960a <__retarget_lock_init_recursive>:
 800960a:	4770      	bx	lr

0800960c <__retarget_lock_acquire_recursive>:
 800960c:	4770      	bx	lr

0800960e <__retarget_lock_release_recursive>:
 800960e:	4770      	bx	lr

08009610 <__swhatbuf_r>:
 8009610:	b570      	push	{r4, r5, r6, lr}
 8009612:	460e      	mov	r6, r1
 8009614:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009618:	2900      	cmp	r1, #0
 800961a:	b096      	sub	sp, #88	; 0x58
 800961c:	4614      	mov	r4, r2
 800961e:	461d      	mov	r5, r3
 8009620:	da08      	bge.n	8009634 <__swhatbuf_r+0x24>
 8009622:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009626:	2200      	movs	r2, #0
 8009628:	602a      	str	r2, [r5, #0]
 800962a:	061a      	lsls	r2, r3, #24
 800962c:	d410      	bmi.n	8009650 <__swhatbuf_r+0x40>
 800962e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009632:	e00e      	b.n	8009652 <__swhatbuf_r+0x42>
 8009634:	466a      	mov	r2, sp
 8009636:	f000 fded 	bl	800a214 <_fstat_r>
 800963a:	2800      	cmp	r0, #0
 800963c:	dbf1      	blt.n	8009622 <__swhatbuf_r+0x12>
 800963e:	9a01      	ldr	r2, [sp, #4]
 8009640:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009644:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009648:	425a      	negs	r2, r3
 800964a:	415a      	adcs	r2, r3
 800964c:	602a      	str	r2, [r5, #0]
 800964e:	e7ee      	b.n	800962e <__swhatbuf_r+0x1e>
 8009650:	2340      	movs	r3, #64	; 0x40
 8009652:	2000      	movs	r0, #0
 8009654:	6023      	str	r3, [r4, #0]
 8009656:	b016      	add	sp, #88	; 0x58
 8009658:	bd70      	pop	{r4, r5, r6, pc}
	...

0800965c <__smakebuf_r>:
 800965c:	898b      	ldrh	r3, [r1, #12]
 800965e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009660:	079d      	lsls	r5, r3, #30
 8009662:	4606      	mov	r6, r0
 8009664:	460c      	mov	r4, r1
 8009666:	d507      	bpl.n	8009678 <__smakebuf_r+0x1c>
 8009668:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800966c:	6023      	str	r3, [r4, #0]
 800966e:	6123      	str	r3, [r4, #16]
 8009670:	2301      	movs	r3, #1
 8009672:	6163      	str	r3, [r4, #20]
 8009674:	b002      	add	sp, #8
 8009676:	bd70      	pop	{r4, r5, r6, pc}
 8009678:	ab01      	add	r3, sp, #4
 800967a:	466a      	mov	r2, sp
 800967c:	f7ff ffc8 	bl	8009610 <__swhatbuf_r>
 8009680:	9900      	ldr	r1, [sp, #0]
 8009682:	4605      	mov	r5, r0
 8009684:	4630      	mov	r0, r6
 8009686:	f000 f893 	bl	80097b0 <_malloc_r>
 800968a:	b948      	cbnz	r0, 80096a0 <__smakebuf_r+0x44>
 800968c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009690:	059a      	lsls	r2, r3, #22
 8009692:	d4ef      	bmi.n	8009674 <__smakebuf_r+0x18>
 8009694:	f023 0303 	bic.w	r3, r3, #3
 8009698:	f043 0302 	orr.w	r3, r3, #2
 800969c:	81a3      	strh	r3, [r4, #12]
 800969e:	e7e3      	b.n	8009668 <__smakebuf_r+0xc>
 80096a0:	4b0d      	ldr	r3, [pc, #52]	; (80096d8 <__smakebuf_r+0x7c>)
 80096a2:	62b3      	str	r3, [r6, #40]	; 0x28
 80096a4:	89a3      	ldrh	r3, [r4, #12]
 80096a6:	6020      	str	r0, [r4, #0]
 80096a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096ac:	81a3      	strh	r3, [r4, #12]
 80096ae:	9b00      	ldr	r3, [sp, #0]
 80096b0:	6163      	str	r3, [r4, #20]
 80096b2:	9b01      	ldr	r3, [sp, #4]
 80096b4:	6120      	str	r0, [r4, #16]
 80096b6:	b15b      	cbz	r3, 80096d0 <__smakebuf_r+0x74>
 80096b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096bc:	4630      	mov	r0, r6
 80096be:	f000 fdbb 	bl	800a238 <_isatty_r>
 80096c2:	b128      	cbz	r0, 80096d0 <__smakebuf_r+0x74>
 80096c4:	89a3      	ldrh	r3, [r4, #12]
 80096c6:	f023 0303 	bic.w	r3, r3, #3
 80096ca:	f043 0301 	orr.w	r3, r3, #1
 80096ce:	81a3      	strh	r3, [r4, #12]
 80096d0:	89a0      	ldrh	r0, [r4, #12]
 80096d2:	4305      	orrs	r5, r0
 80096d4:	81a5      	strh	r5, [r4, #12]
 80096d6:	e7cd      	b.n	8009674 <__smakebuf_r+0x18>
 80096d8:	08009469 	.word	0x08009469

080096dc <_free_r>:
 80096dc:	b538      	push	{r3, r4, r5, lr}
 80096de:	4605      	mov	r5, r0
 80096e0:	2900      	cmp	r1, #0
 80096e2:	d041      	beq.n	8009768 <_free_r+0x8c>
 80096e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096e8:	1f0c      	subs	r4, r1, #4
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	bfb8      	it	lt
 80096ee:	18e4      	addlt	r4, r4, r3
 80096f0:	f000 fdde 	bl	800a2b0 <__malloc_lock>
 80096f4:	4a1d      	ldr	r2, [pc, #116]	; (800976c <_free_r+0x90>)
 80096f6:	6813      	ldr	r3, [r2, #0]
 80096f8:	b933      	cbnz	r3, 8009708 <_free_r+0x2c>
 80096fa:	6063      	str	r3, [r4, #4]
 80096fc:	6014      	str	r4, [r2, #0]
 80096fe:	4628      	mov	r0, r5
 8009700:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009704:	f000 bdda 	b.w	800a2bc <__malloc_unlock>
 8009708:	42a3      	cmp	r3, r4
 800970a:	d908      	bls.n	800971e <_free_r+0x42>
 800970c:	6820      	ldr	r0, [r4, #0]
 800970e:	1821      	adds	r1, r4, r0
 8009710:	428b      	cmp	r3, r1
 8009712:	bf01      	itttt	eq
 8009714:	6819      	ldreq	r1, [r3, #0]
 8009716:	685b      	ldreq	r3, [r3, #4]
 8009718:	1809      	addeq	r1, r1, r0
 800971a:	6021      	streq	r1, [r4, #0]
 800971c:	e7ed      	b.n	80096fa <_free_r+0x1e>
 800971e:	461a      	mov	r2, r3
 8009720:	685b      	ldr	r3, [r3, #4]
 8009722:	b10b      	cbz	r3, 8009728 <_free_r+0x4c>
 8009724:	42a3      	cmp	r3, r4
 8009726:	d9fa      	bls.n	800971e <_free_r+0x42>
 8009728:	6811      	ldr	r1, [r2, #0]
 800972a:	1850      	adds	r0, r2, r1
 800972c:	42a0      	cmp	r0, r4
 800972e:	d10b      	bne.n	8009748 <_free_r+0x6c>
 8009730:	6820      	ldr	r0, [r4, #0]
 8009732:	4401      	add	r1, r0
 8009734:	1850      	adds	r0, r2, r1
 8009736:	4283      	cmp	r3, r0
 8009738:	6011      	str	r1, [r2, #0]
 800973a:	d1e0      	bne.n	80096fe <_free_r+0x22>
 800973c:	6818      	ldr	r0, [r3, #0]
 800973e:	685b      	ldr	r3, [r3, #4]
 8009740:	6053      	str	r3, [r2, #4]
 8009742:	4401      	add	r1, r0
 8009744:	6011      	str	r1, [r2, #0]
 8009746:	e7da      	b.n	80096fe <_free_r+0x22>
 8009748:	d902      	bls.n	8009750 <_free_r+0x74>
 800974a:	230c      	movs	r3, #12
 800974c:	602b      	str	r3, [r5, #0]
 800974e:	e7d6      	b.n	80096fe <_free_r+0x22>
 8009750:	6820      	ldr	r0, [r4, #0]
 8009752:	1821      	adds	r1, r4, r0
 8009754:	428b      	cmp	r3, r1
 8009756:	bf04      	itt	eq
 8009758:	6819      	ldreq	r1, [r3, #0]
 800975a:	685b      	ldreq	r3, [r3, #4]
 800975c:	6063      	str	r3, [r4, #4]
 800975e:	bf04      	itt	eq
 8009760:	1809      	addeq	r1, r1, r0
 8009762:	6021      	streq	r1, [r4, #0]
 8009764:	6054      	str	r4, [r2, #4]
 8009766:	e7ca      	b.n	80096fe <_free_r+0x22>
 8009768:	bd38      	pop	{r3, r4, r5, pc}
 800976a:	bf00      	nop
 800976c:	20000958 	.word	0x20000958

08009770 <sbrk_aligned>:
 8009770:	b570      	push	{r4, r5, r6, lr}
 8009772:	4e0e      	ldr	r6, [pc, #56]	; (80097ac <sbrk_aligned+0x3c>)
 8009774:	460c      	mov	r4, r1
 8009776:	6831      	ldr	r1, [r6, #0]
 8009778:	4605      	mov	r5, r0
 800977a:	b911      	cbnz	r1, 8009782 <sbrk_aligned+0x12>
 800977c:	f000 fcd4 	bl	800a128 <_sbrk_r>
 8009780:	6030      	str	r0, [r6, #0]
 8009782:	4621      	mov	r1, r4
 8009784:	4628      	mov	r0, r5
 8009786:	f000 fccf 	bl	800a128 <_sbrk_r>
 800978a:	1c43      	adds	r3, r0, #1
 800978c:	d00a      	beq.n	80097a4 <sbrk_aligned+0x34>
 800978e:	1cc4      	adds	r4, r0, #3
 8009790:	f024 0403 	bic.w	r4, r4, #3
 8009794:	42a0      	cmp	r0, r4
 8009796:	d007      	beq.n	80097a8 <sbrk_aligned+0x38>
 8009798:	1a21      	subs	r1, r4, r0
 800979a:	4628      	mov	r0, r5
 800979c:	f000 fcc4 	bl	800a128 <_sbrk_r>
 80097a0:	3001      	adds	r0, #1
 80097a2:	d101      	bne.n	80097a8 <sbrk_aligned+0x38>
 80097a4:	f04f 34ff 	mov.w	r4, #4294967295
 80097a8:	4620      	mov	r0, r4
 80097aa:	bd70      	pop	{r4, r5, r6, pc}
 80097ac:	2000095c 	.word	0x2000095c

080097b0 <_malloc_r>:
 80097b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097b4:	1ccd      	adds	r5, r1, #3
 80097b6:	f025 0503 	bic.w	r5, r5, #3
 80097ba:	3508      	adds	r5, #8
 80097bc:	2d0c      	cmp	r5, #12
 80097be:	bf38      	it	cc
 80097c0:	250c      	movcc	r5, #12
 80097c2:	2d00      	cmp	r5, #0
 80097c4:	4607      	mov	r7, r0
 80097c6:	db01      	blt.n	80097cc <_malloc_r+0x1c>
 80097c8:	42a9      	cmp	r1, r5
 80097ca:	d905      	bls.n	80097d8 <_malloc_r+0x28>
 80097cc:	230c      	movs	r3, #12
 80097ce:	603b      	str	r3, [r7, #0]
 80097d0:	2600      	movs	r6, #0
 80097d2:	4630      	mov	r0, r6
 80097d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097d8:	4e2e      	ldr	r6, [pc, #184]	; (8009894 <_malloc_r+0xe4>)
 80097da:	f000 fd69 	bl	800a2b0 <__malloc_lock>
 80097de:	6833      	ldr	r3, [r6, #0]
 80097e0:	461c      	mov	r4, r3
 80097e2:	bb34      	cbnz	r4, 8009832 <_malloc_r+0x82>
 80097e4:	4629      	mov	r1, r5
 80097e6:	4638      	mov	r0, r7
 80097e8:	f7ff ffc2 	bl	8009770 <sbrk_aligned>
 80097ec:	1c43      	adds	r3, r0, #1
 80097ee:	4604      	mov	r4, r0
 80097f0:	d14d      	bne.n	800988e <_malloc_r+0xde>
 80097f2:	6834      	ldr	r4, [r6, #0]
 80097f4:	4626      	mov	r6, r4
 80097f6:	2e00      	cmp	r6, #0
 80097f8:	d140      	bne.n	800987c <_malloc_r+0xcc>
 80097fa:	6823      	ldr	r3, [r4, #0]
 80097fc:	4631      	mov	r1, r6
 80097fe:	4638      	mov	r0, r7
 8009800:	eb04 0803 	add.w	r8, r4, r3
 8009804:	f000 fc90 	bl	800a128 <_sbrk_r>
 8009808:	4580      	cmp	r8, r0
 800980a:	d13a      	bne.n	8009882 <_malloc_r+0xd2>
 800980c:	6821      	ldr	r1, [r4, #0]
 800980e:	3503      	adds	r5, #3
 8009810:	1a6d      	subs	r5, r5, r1
 8009812:	f025 0503 	bic.w	r5, r5, #3
 8009816:	3508      	adds	r5, #8
 8009818:	2d0c      	cmp	r5, #12
 800981a:	bf38      	it	cc
 800981c:	250c      	movcc	r5, #12
 800981e:	4629      	mov	r1, r5
 8009820:	4638      	mov	r0, r7
 8009822:	f7ff ffa5 	bl	8009770 <sbrk_aligned>
 8009826:	3001      	adds	r0, #1
 8009828:	d02b      	beq.n	8009882 <_malloc_r+0xd2>
 800982a:	6823      	ldr	r3, [r4, #0]
 800982c:	442b      	add	r3, r5
 800982e:	6023      	str	r3, [r4, #0]
 8009830:	e00e      	b.n	8009850 <_malloc_r+0xa0>
 8009832:	6822      	ldr	r2, [r4, #0]
 8009834:	1b52      	subs	r2, r2, r5
 8009836:	d41e      	bmi.n	8009876 <_malloc_r+0xc6>
 8009838:	2a0b      	cmp	r2, #11
 800983a:	d916      	bls.n	800986a <_malloc_r+0xba>
 800983c:	1961      	adds	r1, r4, r5
 800983e:	42a3      	cmp	r3, r4
 8009840:	6025      	str	r5, [r4, #0]
 8009842:	bf18      	it	ne
 8009844:	6059      	strne	r1, [r3, #4]
 8009846:	6863      	ldr	r3, [r4, #4]
 8009848:	bf08      	it	eq
 800984a:	6031      	streq	r1, [r6, #0]
 800984c:	5162      	str	r2, [r4, r5]
 800984e:	604b      	str	r3, [r1, #4]
 8009850:	4638      	mov	r0, r7
 8009852:	f104 060b 	add.w	r6, r4, #11
 8009856:	f000 fd31 	bl	800a2bc <__malloc_unlock>
 800985a:	f026 0607 	bic.w	r6, r6, #7
 800985e:	1d23      	adds	r3, r4, #4
 8009860:	1af2      	subs	r2, r6, r3
 8009862:	d0b6      	beq.n	80097d2 <_malloc_r+0x22>
 8009864:	1b9b      	subs	r3, r3, r6
 8009866:	50a3      	str	r3, [r4, r2]
 8009868:	e7b3      	b.n	80097d2 <_malloc_r+0x22>
 800986a:	6862      	ldr	r2, [r4, #4]
 800986c:	42a3      	cmp	r3, r4
 800986e:	bf0c      	ite	eq
 8009870:	6032      	streq	r2, [r6, #0]
 8009872:	605a      	strne	r2, [r3, #4]
 8009874:	e7ec      	b.n	8009850 <_malloc_r+0xa0>
 8009876:	4623      	mov	r3, r4
 8009878:	6864      	ldr	r4, [r4, #4]
 800987a:	e7b2      	b.n	80097e2 <_malloc_r+0x32>
 800987c:	4634      	mov	r4, r6
 800987e:	6876      	ldr	r6, [r6, #4]
 8009880:	e7b9      	b.n	80097f6 <_malloc_r+0x46>
 8009882:	230c      	movs	r3, #12
 8009884:	603b      	str	r3, [r7, #0]
 8009886:	4638      	mov	r0, r7
 8009888:	f000 fd18 	bl	800a2bc <__malloc_unlock>
 800988c:	e7a1      	b.n	80097d2 <_malloc_r+0x22>
 800988e:	6025      	str	r5, [r4, #0]
 8009890:	e7de      	b.n	8009850 <_malloc_r+0xa0>
 8009892:	bf00      	nop
 8009894:	20000958 	.word	0x20000958

08009898 <__ssputs_r>:
 8009898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800989c:	688e      	ldr	r6, [r1, #8]
 800989e:	429e      	cmp	r6, r3
 80098a0:	4682      	mov	sl, r0
 80098a2:	460c      	mov	r4, r1
 80098a4:	4690      	mov	r8, r2
 80098a6:	461f      	mov	r7, r3
 80098a8:	d838      	bhi.n	800991c <__ssputs_r+0x84>
 80098aa:	898a      	ldrh	r2, [r1, #12]
 80098ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80098b0:	d032      	beq.n	8009918 <__ssputs_r+0x80>
 80098b2:	6825      	ldr	r5, [r4, #0]
 80098b4:	6909      	ldr	r1, [r1, #16]
 80098b6:	eba5 0901 	sub.w	r9, r5, r1
 80098ba:	6965      	ldr	r5, [r4, #20]
 80098bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80098c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80098c4:	3301      	adds	r3, #1
 80098c6:	444b      	add	r3, r9
 80098c8:	106d      	asrs	r5, r5, #1
 80098ca:	429d      	cmp	r5, r3
 80098cc:	bf38      	it	cc
 80098ce:	461d      	movcc	r5, r3
 80098d0:	0553      	lsls	r3, r2, #21
 80098d2:	d531      	bpl.n	8009938 <__ssputs_r+0xa0>
 80098d4:	4629      	mov	r1, r5
 80098d6:	f7ff ff6b 	bl	80097b0 <_malloc_r>
 80098da:	4606      	mov	r6, r0
 80098dc:	b950      	cbnz	r0, 80098f4 <__ssputs_r+0x5c>
 80098de:	230c      	movs	r3, #12
 80098e0:	f8ca 3000 	str.w	r3, [sl]
 80098e4:	89a3      	ldrh	r3, [r4, #12]
 80098e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098ea:	81a3      	strh	r3, [r4, #12]
 80098ec:	f04f 30ff 	mov.w	r0, #4294967295
 80098f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098f4:	6921      	ldr	r1, [r4, #16]
 80098f6:	464a      	mov	r2, r9
 80098f8:	f7ff fb24 	bl	8008f44 <memcpy>
 80098fc:	89a3      	ldrh	r3, [r4, #12]
 80098fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009902:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009906:	81a3      	strh	r3, [r4, #12]
 8009908:	6126      	str	r6, [r4, #16]
 800990a:	6165      	str	r5, [r4, #20]
 800990c:	444e      	add	r6, r9
 800990e:	eba5 0509 	sub.w	r5, r5, r9
 8009912:	6026      	str	r6, [r4, #0]
 8009914:	60a5      	str	r5, [r4, #8]
 8009916:	463e      	mov	r6, r7
 8009918:	42be      	cmp	r6, r7
 800991a:	d900      	bls.n	800991e <__ssputs_r+0x86>
 800991c:	463e      	mov	r6, r7
 800991e:	6820      	ldr	r0, [r4, #0]
 8009920:	4632      	mov	r2, r6
 8009922:	4641      	mov	r1, r8
 8009924:	f000 fcaa 	bl	800a27c <memmove>
 8009928:	68a3      	ldr	r3, [r4, #8]
 800992a:	1b9b      	subs	r3, r3, r6
 800992c:	60a3      	str	r3, [r4, #8]
 800992e:	6823      	ldr	r3, [r4, #0]
 8009930:	4433      	add	r3, r6
 8009932:	6023      	str	r3, [r4, #0]
 8009934:	2000      	movs	r0, #0
 8009936:	e7db      	b.n	80098f0 <__ssputs_r+0x58>
 8009938:	462a      	mov	r2, r5
 800993a:	f000 fcc5 	bl	800a2c8 <_realloc_r>
 800993e:	4606      	mov	r6, r0
 8009940:	2800      	cmp	r0, #0
 8009942:	d1e1      	bne.n	8009908 <__ssputs_r+0x70>
 8009944:	6921      	ldr	r1, [r4, #16]
 8009946:	4650      	mov	r0, sl
 8009948:	f7ff fec8 	bl	80096dc <_free_r>
 800994c:	e7c7      	b.n	80098de <__ssputs_r+0x46>
	...

08009950 <_svfiprintf_r>:
 8009950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009954:	4698      	mov	r8, r3
 8009956:	898b      	ldrh	r3, [r1, #12]
 8009958:	061b      	lsls	r3, r3, #24
 800995a:	b09d      	sub	sp, #116	; 0x74
 800995c:	4607      	mov	r7, r0
 800995e:	460d      	mov	r5, r1
 8009960:	4614      	mov	r4, r2
 8009962:	d50e      	bpl.n	8009982 <_svfiprintf_r+0x32>
 8009964:	690b      	ldr	r3, [r1, #16]
 8009966:	b963      	cbnz	r3, 8009982 <_svfiprintf_r+0x32>
 8009968:	2140      	movs	r1, #64	; 0x40
 800996a:	f7ff ff21 	bl	80097b0 <_malloc_r>
 800996e:	6028      	str	r0, [r5, #0]
 8009970:	6128      	str	r0, [r5, #16]
 8009972:	b920      	cbnz	r0, 800997e <_svfiprintf_r+0x2e>
 8009974:	230c      	movs	r3, #12
 8009976:	603b      	str	r3, [r7, #0]
 8009978:	f04f 30ff 	mov.w	r0, #4294967295
 800997c:	e0d1      	b.n	8009b22 <_svfiprintf_r+0x1d2>
 800997e:	2340      	movs	r3, #64	; 0x40
 8009980:	616b      	str	r3, [r5, #20]
 8009982:	2300      	movs	r3, #0
 8009984:	9309      	str	r3, [sp, #36]	; 0x24
 8009986:	2320      	movs	r3, #32
 8009988:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800998c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009990:	2330      	movs	r3, #48	; 0x30
 8009992:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009b3c <_svfiprintf_r+0x1ec>
 8009996:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800999a:	f04f 0901 	mov.w	r9, #1
 800999e:	4623      	mov	r3, r4
 80099a0:	469a      	mov	sl, r3
 80099a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099a6:	b10a      	cbz	r2, 80099ac <_svfiprintf_r+0x5c>
 80099a8:	2a25      	cmp	r2, #37	; 0x25
 80099aa:	d1f9      	bne.n	80099a0 <_svfiprintf_r+0x50>
 80099ac:	ebba 0b04 	subs.w	fp, sl, r4
 80099b0:	d00b      	beq.n	80099ca <_svfiprintf_r+0x7a>
 80099b2:	465b      	mov	r3, fp
 80099b4:	4622      	mov	r2, r4
 80099b6:	4629      	mov	r1, r5
 80099b8:	4638      	mov	r0, r7
 80099ba:	f7ff ff6d 	bl	8009898 <__ssputs_r>
 80099be:	3001      	adds	r0, #1
 80099c0:	f000 80aa 	beq.w	8009b18 <_svfiprintf_r+0x1c8>
 80099c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80099c6:	445a      	add	r2, fp
 80099c8:	9209      	str	r2, [sp, #36]	; 0x24
 80099ca:	f89a 3000 	ldrb.w	r3, [sl]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	f000 80a2 	beq.w	8009b18 <_svfiprintf_r+0x1c8>
 80099d4:	2300      	movs	r3, #0
 80099d6:	f04f 32ff 	mov.w	r2, #4294967295
 80099da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099de:	f10a 0a01 	add.w	sl, sl, #1
 80099e2:	9304      	str	r3, [sp, #16]
 80099e4:	9307      	str	r3, [sp, #28]
 80099e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80099ea:	931a      	str	r3, [sp, #104]	; 0x68
 80099ec:	4654      	mov	r4, sl
 80099ee:	2205      	movs	r2, #5
 80099f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099f4:	4851      	ldr	r0, [pc, #324]	; (8009b3c <_svfiprintf_r+0x1ec>)
 80099f6:	f7f6 fbcb 	bl	8000190 <memchr>
 80099fa:	9a04      	ldr	r2, [sp, #16]
 80099fc:	b9d8      	cbnz	r0, 8009a36 <_svfiprintf_r+0xe6>
 80099fe:	06d0      	lsls	r0, r2, #27
 8009a00:	bf44      	itt	mi
 8009a02:	2320      	movmi	r3, #32
 8009a04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a08:	0711      	lsls	r1, r2, #28
 8009a0a:	bf44      	itt	mi
 8009a0c:	232b      	movmi	r3, #43	; 0x2b
 8009a0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a12:	f89a 3000 	ldrb.w	r3, [sl]
 8009a16:	2b2a      	cmp	r3, #42	; 0x2a
 8009a18:	d015      	beq.n	8009a46 <_svfiprintf_r+0xf6>
 8009a1a:	9a07      	ldr	r2, [sp, #28]
 8009a1c:	4654      	mov	r4, sl
 8009a1e:	2000      	movs	r0, #0
 8009a20:	f04f 0c0a 	mov.w	ip, #10
 8009a24:	4621      	mov	r1, r4
 8009a26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a2a:	3b30      	subs	r3, #48	; 0x30
 8009a2c:	2b09      	cmp	r3, #9
 8009a2e:	d94e      	bls.n	8009ace <_svfiprintf_r+0x17e>
 8009a30:	b1b0      	cbz	r0, 8009a60 <_svfiprintf_r+0x110>
 8009a32:	9207      	str	r2, [sp, #28]
 8009a34:	e014      	b.n	8009a60 <_svfiprintf_r+0x110>
 8009a36:	eba0 0308 	sub.w	r3, r0, r8
 8009a3a:	fa09 f303 	lsl.w	r3, r9, r3
 8009a3e:	4313      	orrs	r3, r2
 8009a40:	9304      	str	r3, [sp, #16]
 8009a42:	46a2      	mov	sl, r4
 8009a44:	e7d2      	b.n	80099ec <_svfiprintf_r+0x9c>
 8009a46:	9b03      	ldr	r3, [sp, #12]
 8009a48:	1d19      	adds	r1, r3, #4
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	9103      	str	r1, [sp, #12]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	bfbb      	ittet	lt
 8009a52:	425b      	neglt	r3, r3
 8009a54:	f042 0202 	orrlt.w	r2, r2, #2
 8009a58:	9307      	strge	r3, [sp, #28]
 8009a5a:	9307      	strlt	r3, [sp, #28]
 8009a5c:	bfb8      	it	lt
 8009a5e:	9204      	strlt	r2, [sp, #16]
 8009a60:	7823      	ldrb	r3, [r4, #0]
 8009a62:	2b2e      	cmp	r3, #46	; 0x2e
 8009a64:	d10c      	bne.n	8009a80 <_svfiprintf_r+0x130>
 8009a66:	7863      	ldrb	r3, [r4, #1]
 8009a68:	2b2a      	cmp	r3, #42	; 0x2a
 8009a6a:	d135      	bne.n	8009ad8 <_svfiprintf_r+0x188>
 8009a6c:	9b03      	ldr	r3, [sp, #12]
 8009a6e:	1d1a      	adds	r2, r3, #4
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	9203      	str	r2, [sp, #12]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	bfb8      	it	lt
 8009a78:	f04f 33ff 	movlt.w	r3, #4294967295
 8009a7c:	3402      	adds	r4, #2
 8009a7e:	9305      	str	r3, [sp, #20]
 8009a80:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8009b40 <_svfiprintf_r+0x1f0>
 8009a84:	7821      	ldrb	r1, [r4, #0]
 8009a86:	2203      	movs	r2, #3
 8009a88:	4650      	mov	r0, sl
 8009a8a:	f7f6 fb81 	bl	8000190 <memchr>
 8009a8e:	b140      	cbz	r0, 8009aa2 <_svfiprintf_r+0x152>
 8009a90:	2340      	movs	r3, #64	; 0x40
 8009a92:	eba0 000a 	sub.w	r0, r0, sl
 8009a96:	fa03 f000 	lsl.w	r0, r3, r0
 8009a9a:	9b04      	ldr	r3, [sp, #16]
 8009a9c:	4303      	orrs	r3, r0
 8009a9e:	3401      	adds	r4, #1
 8009aa0:	9304      	str	r3, [sp, #16]
 8009aa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009aa6:	4827      	ldr	r0, [pc, #156]	; (8009b44 <_svfiprintf_r+0x1f4>)
 8009aa8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009aac:	2206      	movs	r2, #6
 8009aae:	f7f6 fb6f 	bl	8000190 <memchr>
 8009ab2:	2800      	cmp	r0, #0
 8009ab4:	d038      	beq.n	8009b28 <_svfiprintf_r+0x1d8>
 8009ab6:	4b24      	ldr	r3, [pc, #144]	; (8009b48 <_svfiprintf_r+0x1f8>)
 8009ab8:	bb1b      	cbnz	r3, 8009b02 <_svfiprintf_r+0x1b2>
 8009aba:	9b03      	ldr	r3, [sp, #12]
 8009abc:	3307      	adds	r3, #7
 8009abe:	f023 0307 	bic.w	r3, r3, #7
 8009ac2:	3308      	adds	r3, #8
 8009ac4:	9303      	str	r3, [sp, #12]
 8009ac6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ac8:	4433      	add	r3, r6
 8009aca:	9309      	str	r3, [sp, #36]	; 0x24
 8009acc:	e767      	b.n	800999e <_svfiprintf_r+0x4e>
 8009ace:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ad2:	460c      	mov	r4, r1
 8009ad4:	2001      	movs	r0, #1
 8009ad6:	e7a5      	b.n	8009a24 <_svfiprintf_r+0xd4>
 8009ad8:	2300      	movs	r3, #0
 8009ada:	3401      	adds	r4, #1
 8009adc:	9305      	str	r3, [sp, #20]
 8009ade:	4619      	mov	r1, r3
 8009ae0:	f04f 0c0a 	mov.w	ip, #10
 8009ae4:	4620      	mov	r0, r4
 8009ae6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009aea:	3a30      	subs	r2, #48	; 0x30
 8009aec:	2a09      	cmp	r2, #9
 8009aee:	d903      	bls.n	8009af8 <_svfiprintf_r+0x1a8>
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d0c5      	beq.n	8009a80 <_svfiprintf_r+0x130>
 8009af4:	9105      	str	r1, [sp, #20]
 8009af6:	e7c3      	b.n	8009a80 <_svfiprintf_r+0x130>
 8009af8:	fb0c 2101 	mla	r1, ip, r1, r2
 8009afc:	4604      	mov	r4, r0
 8009afe:	2301      	movs	r3, #1
 8009b00:	e7f0      	b.n	8009ae4 <_svfiprintf_r+0x194>
 8009b02:	ab03      	add	r3, sp, #12
 8009b04:	9300      	str	r3, [sp, #0]
 8009b06:	462a      	mov	r2, r5
 8009b08:	4b10      	ldr	r3, [pc, #64]	; (8009b4c <_svfiprintf_r+0x1fc>)
 8009b0a:	a904      	add	r1, sp, #16
 8009b0c:	4638      	mov	r0, r7
 8009b0e:	f3af 8000 	nop.w
 8009b12:	1c42      	adds	r2, r0, #1
 8009b14:	4606      	mov	r6, r0
 8009b16:	d1d6      	bne.n	8009ac6 <_svfiprintf_r+0x176>
 8009b18:	89ab      	ldrh	r3, [r5, #12]
 8009b1a:	065b      	lsls	r3, r3, #25
 8009b1c:	f53f af2c 	bmi.w	8009978 <_svfiprintf_r+0x28>
 8009b20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b22:	b01d      	add	sp, #116	; 0x74
 8009b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b28:	ab03      	add	r3, sp, #12
 8009b2a:	9300      	str	r3, [sp, #0]
 8009b2c:	462a      	mov	r2, r5
 8009b2e:	4b07      	ldr	r3, [pc, #28]	; (8009b4c <_svfiprintf_r+0x1fc>)
 8009b30:	a904      	add	r1, sp, #16
 8009b32:	4638      	mov	r0, r7
 8009b34:	f000 f9d2 	bl	8009edc <_printf_i>
 8009b38:	e7eb      	b.n	8009b12 <_svfiprintf_r+0x1c2>
 8009b3a:	bf00      	nop
 8009b3c:	0800a674 	.word	0x0800a674
 8009b40:	0800a67a 	.word	0x0800a67a
 8009b44:	0800a67e 	.word	0x0800a67e
 8009b48:	00000000 	.word	0x00000000
 8009b4c:	08009899 	.word	0x08009899

08009b50 <__sfputc_r>:
 8009b50:	6893      	ldr	r3, [r2, #8]
 8009b52:	3b01      	subs	r3, #1
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	b410      	push	{r4}
 8009b58:	6093      	str	r3, [r2, #8]
 8009b5a:	da07      	bge.n	8009b6c <__sfputc_r+0x1c>
 8009b5c:	6994      	ldr	r4, [r2, #24]
 8009b5e:	42a3      	cmp	r3, r4
 8009b60:	db01      	blt.n	8009b66 <__sfputc_r+0x16>
 8009b62:	290a      	cmp	r1, #10
 8009b64:	d102      	bne.n	8009b6c <__sfputc_r+0x1c>
 8009b66:	bc10      	pop	{r4}
 8009b68:	f7ff badc 	b.w	8009124 <__swbuf_r>
 8009b6c:	6813      	ldr	r3, [r2, #0]
 8009b6e:	1c58      	adds	r0, r3, #1
 8009b70:	6010      	str	r0, [r2, #0]
 8009b72:	7019      	strb	r1, [r3, #0]
 8009b74:	4608      	mov	r0, r1
 8009b76:	bc10      	pop	{r4}
 8009b78:	4770      	bx	lr

08009b7a <__sfputs_r>:
 8009b7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b7c:	4606      	mov	r6, r0
 8009b7e:	460f      	mov	r7, r1
 8009b80:	4614      	mov	r4, r2
 8009b82:	18d5      	adds	r5, r2, r3
 8009b84:	42ac      	cmp	r4, r5
 8009b86:	d101      	bne.n	8009b8c <__sfputs_r+0x12>
 8009b88:	2000      	movs	r0, #0
 8009b8a:	e007      	b.n	8009b9c <__sfputs_r+0x22>
 8009b8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b90:	463a      	mov	r2, r7
 8009b92:	4630      	mov	r0, r6
 8009b94:	f7ff ffdc 	bl	8009b50 <__sfputc_r>
 8009b98:	1c43      	adds	r3, r0, #1
 8009b9a:	d1f3      	bne.n	8009b84 <__sfputs_r+0xa>
 8009b9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ba0 <_vfiprintf_r>:
 8009ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ba4:	460d      	mov	r5, r1
 8009ba6:	b09d      	sub	sp, #116	; 0x74
 8009ba8:	4614      	mov	r4, r2
 8009baa:	4698      	mov	r8, r3
 8009bac:	4606      	mov	r6, r0
 8009bae:	b118      	cbz	r0, 8009bb8 <_vfiprintf_r+0x18>
 8009bb0:	6983      	ldr	r3, [r0, #24]
 8009bb2:	b90b      	cbnz	r3, 8009bb8 <_vfiprintf_r+0x18>
 8009bb4:	f7ff fc8c 	bl	80094d0 <__sinit>
 8009bb8:	4b89      	ldr	r3, [pc, #548]	; (8009de0 <_vfiprintf_r+0x240>)
 8009bba:	429d      	cmp	r5, r3
 8009bbc:	d11b      	bne.n	8009bf6 <_vfiprintf_r+0x56>
 8009bbe:	6875      	ldr	r5, [r6, #4]
 8009bc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bc2:	07d9      	lsls	r1, r3, #31
 8009bc4:	d405      	bmi.n	8009bd2 <_vfiprintf_r+0x32>
 8009bc6:	89ab      	ldrh	r3, [r5, #12]
 8009bc8:	059a      	lsls	r2, r3, #22
 8009bca:	d402      	bmi.n	8009bd2 <_vfiprintf_r+0x32>
 8009bcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009bce:	f7ff fd1d 	bl	800960c <__retarget_lock_acquire_recursive>
 8009bd2:	89ab      	ldrh	r3, [r5, #12]
 8009bd4:	071b      	lsls	r3, r3, #28
 8009bd6:	d501      	bpl.n	8009bdc <_vfiprintf_r+0x3c>
 8009bd8:	692b      	ldr	r3, [r5, #16]
 8009bda:	b9eb      	cbnz	r3, 8009c18 <_vfiprintf_r+0x78>
 8009bdc:	4629      	mov	r1, r5
 8009bde:	4630      	mov	r0, r6
 8009be0:	f7ff faf2 	bl	80091c8 <__swsetup_r>
 8009be4:	b1c0      	cbz	r0, 8009c18 <_vfiprintf_r+0x78>
 8009be6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009be8:	07dc      	lsls	r4, r3, #31
 8009bea:	d50e      	bpl.n	8009c0a <_vfiprintf_r+0x6a>
 8009bec:	f04f 30ff 	mov.w	r0, #4294967295
 8009bf0:	b01d      	add	sp, #116	; 0x74
 8009bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bf6:	4b7b      	ldr	r3, [pc, #492]	; (8009de4 <_vfiprintf_r+0x244>)
 8009bf8:	429d      	cmp	r5, r3
 8009bfa:	d101      	bne.n	8009c00 <_vfiprintf_r+0x60>
 8009bfc:	68b5      	ldr	r5, [r6, #8]
 8009bfe:	e7df      	b.n	8009bc0 <_vfiprintf_r+0x20>
 8009c00:	4b79      	ldr	r3, [pc, #484]	; (8009de8 <_vfiprintf_r+0x248>)
 8009c02:	429d      	cmp	r5, r3
 8009c04:	bf08      	it	eq
 8009c06:	68f5      	ldreq	r5, [r6, #12]
 8009c08:	e7da      	b.n	8009bc0 <_vfiprintf_r+0x20>
 8009c0a:	89ab      	ldrh	r3, [r5, #12]
 8009c0c:	0598      	lsls	r0, r3, #22
 8009c0e:	d4ed      	bmi.n	8009bec <_vfiprintf_r+0x4c>
 8009c10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c12:	f7ff fcfc 	bl	800960e <__retarget_lock_release_recursive>
 8009c16:	e7e9      	b.n	8009bec <_vfiprintf_r+0x4c>
 8009c18:	2300      	movs	r3, #0
 8009c1a:	9309      	str	r3, [sp, #36]	; 0x24
 8009c1c:	2320      	movs	r3, #32
 8009c1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c22:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c26:	2330      	movs	r3, #48	; 0x30
 8009c28:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009dec <_vfiprintf_r+0x24c>
 8009c2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009c30:	f04f 0901 	mov.w	r9, #1
 8009c34:	4623      	mov	r3, r4
 8009c36:	469a      	mov	sl, r3
 8009c38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c3c:	b10a      	cbz	r2, 8009c42 <_vfiprintf_r+0xa2>
 8009c3e:	2a25      	cmp	r2, #37	; 0x25
 8009c40:	d1f9      	bne.n	8009c36 <_vfiprintf_r+0x96>
 8009c42:	ebba 0b04 	subs.w	fp, sl, r4
 8009c46:	d00b      	beq.n	8009c60 <_vfiprintf_r+0xc0>
 8009c48:	465b      	mov	r3, fp
 8009c4a:	4622      	mov	r2, r4
 8009c4c:	4629      	mov	r1, r5
 8009c4e:	4630      	mov	r0, r6
 8009c50:	f7ff ff93 	bl	8009b7a <__sfputs_r>
 8009c54:	3001      	adds	r0, #1
 8009c56:	f000 80aa 	beq.w	8009dae <_vfiprintf_r+0x20e>
 8009c5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c5c:	445a      	add	r2, fp
 8009c5e:	9209      	str	r2, [sp, #36]	; 0x24
 8009c60:	f89a 3000 	ldrb.w	r3, [sl]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	f000 80a2 	beq.w	8009dae <_vfiprintf_r+0x20e>
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c74:	f10a 0a01 	add.w	sl, sl, #1
 8009c78:	9304      	str	r3, [sp, #16]
 8009c7a:	9307      	str	r3, [sp, #28]
 8009c7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c80:	931a      	str	r3, [sp, #104]	; 0x68
 8009c82:	4654      	mov	r4, sl
 8009c84:	2205      	movs	r2, #5
 8009c86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c8a:	4858      	ldr	r0, [pc, #352]	; (8009dec <_vfiprintf_r+0x24c>)
 8009c8c:	f7f6 fa80 	bl	8000190 <memchr>
 8009c90:	9a04      	ldr	r2, [sp, #16]
 8009c92:	b9d8      	cbnz	r0, 8009ccc <_vfiprintf_r+0x12c>
 8009c94:	06d1      	lsls	r1, r2, #27
 8009c96:	bf44      	itt	mi
 8009c98:	2320      	movmi	r3, #32
 8009c9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c9e:	0713      	lsls	r3, r2, #28
 8009ca0:	bf44      	itt	mi
 8009ca2:	232b      	movmi	r3, #43	; 0x2b
 8009ca4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ca8:	f89a 3000 	ldrb.w	r3, [sl]
 8009cac:	2b2a      	cmp	r3, #42	; 0x2a
 8009cae:	d015      	beq.n	8009cdc <_vfiprintf_r+0x13c>
 8009cb0:	9a07      	ldr	r2, [sp, #28]
 8009cb2:	4654      	mov	r4, sl
 8009cb4:	2000      	movs	r0, #0
 8009cb6:	f04f 0c0a 	mov.w	ip, #10
 8009cba:	4621      	mov	r1, r4
 8009cbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cc0:	3b30      	subs	r3, #48	; 0x30
 8009cc2:	2b09      	cmp	r3, #9
 8009cc4:	d94e      	bls.n	8009d64 <_vfiprintf_r+0x1c4>
 8009cc6:	b1b0      	cbz	r0, 8009cf6 <_vfiprintf_r+0x156>
 8009cc8:	9207      	str	r2, [sp, #28]
 8009cca:	e014      	b.n	8009cf6 <_vfiprintf_r+0x156>
 8009ccc:	eba0 0308 	sub.w	r3, r0, r8
 8009cd0:	fa09 f303 	lsl.w	r3, r9, r3
 8009cd4:	4313      	orrs	r3, r2
 8009cd6:	9304      	str	r3, [sp, #16]
 8009cd8:	46a2      	mov	sl, r4
 8009cda:	e7d2      	b.n	8009c82 <_vfiprintf_r+0xe2>
 8009cdc:	9b03      	ldr	r3, [sp, #12]
 8009cde:	1d19      	adds	r1, r3, #4
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	9103      	str	r1, [sp, #12]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	bfbb      	ittet	lt
 8009ce8:	425b      	neglt	r3, r3
 8009cea:	f042 0202 	orrlt.w	r2, r2, #2
 8009cee:	9307      	strge	r3, [sp, #28]
 8009cf0:	9307      	strlt	r3, [sp, #28]
 8009cf2:	bfb8      	it	lt
 8009cf4:	9204      	strlt	r2, [sp, #16]
 8009cf6:	7823      	ldrb	r3, [r4, #0]
 8009cf8:	2b2e      	cmp	r3, #46	; 0x2e
 8009cfa:	d10c      	bne.n	8009d16 <_vfiprintf_r+0x176>
 8009cfc:	7863      	ldrb	r3, [r4, #1]
 8009cfe:	2b2a      	cmp	r3, #42	; 0x2a
 8009d00:	d135      	bne.n	8009d6e <_vfiprintf_r+0x1ce>
 8009d02:	9b03      	ldr	r3, [sp, #12]
 8009d04:	1d1a      	adds	r2, r3, #4
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	9203      	str	r2, [sp, #12]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	bfb8      	it	lt
 8009d0e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009d12:	3402      	adds	r4, #2
 8009d14:	9305      	str	r3, [sp, #20]
 8009d16:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8009df0 <_vfiprintf_r+0x250>
 8009d1a:	7821      	ldrb	r1, [r4, #0]
 8009d1c:	2203      	movs	r2, #3
 8009d1e:	4650      	mov	r0, sl
 8009d20:	f7f6 fa36 	bl	8000190 <memchr>
 8009d24:	b140      	cbz	r0, 8009d38 <_vfiprintf_r+0x198>
 8009d26:	2340      	movs	r3, #64	; 0x40
 8009d28:	eba0 000a 	sub.w	r0, r0, sl
 8009d2c:	fa03 f000 	lsl.w	r0, r3, r0
 8009d30:	9b04      	ldr	r3, [sp, #16]
 8009d32:	4303      	orrs	r3, r0
 8009d34:	3401      	adds	r4, #1
 8009d36:	9304      	str	r3, [sp, #16]
 8009d38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d3c:	482d      	ldr	r0, [pc, #180]	; (8009df4 <_vfiprintf_r+0x254>)
 8009d3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d42:	2206      	movs	r2, #6
 8009d44:	f7f6 fa24 	bl	8000190 <memchr>
 8009d48:	2800      	cmp	r0, #0
 8009d4a:	d03f      	beq.n	8009dcc <_vfiprintf_r+0x22c>
 8009d4c:	4b2a      	ldr	r3, [pc, #168]	; (8009df8 <_vfiprintf_r+0x258>)
 8009d4e:	bb1b      	cbnz	r3, 8009d98 <_vfiprintf_r+0x1f8>
 8009d50:	9b03      	ldr	r3, [sp, #12]
 8009d52:	3307      	adds	r3, #7
 8009d54:	f023 0307 	bic.w	r3, r3, #7
 8009d58:	3308      	adds	r3, #8
 8009d5a:	9303      	str	r3, [sp, #12]
 8009d5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d5e:	443b      	add	r3, r7
 8009d60:	9309      	str	r3, [sp, #36]	; 0x24
 8009d62:	e767      	b.n	8009c34 <_vfiprintf_r+0x94>
 8009d64:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d68:	460c      	mov	r4, r1
 8009d6a:	2001      	movs	r0, #1
 8009d6c:	e7a5      	b.n	8009cba <_vfiprintf_r+0x11a>
 8009d6e:	2300      	movs	r3, #0
 8009d70:	3401      	adds	r4, #1
 8009d72:	9305      	str	r3, [sp, #20]
 8009d74:	4619      	mov	r1, r3
 8009d76:	f04f 0c0a 	mov.w	ip, #10
 8009d7a:	4620      	mov	r0, r4
 8009d7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d80:	3a30      	subs	r2, #48	; 0x30
 8009d82:	2a09      	cmp	r2, #9
 8009d84:	d903      	bls.n	8009d8e <_vfiprintf_r+0x1ee>
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d0c5      	beq.n	8009d16 <_vfiprintf_r+0x176>
 8009d8a:	9105      	str	r1, [sp, #20]
 8009d8c:	e7c3      	b.n	8009d16 <_vfiprintf_r+0x176>
 8009d8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d92:	4604      	mov	r4, r0
 8009d94:	2301      	movs	r3, #1
 8009d96:	e7f0      	b.n	8009d7a <_vfiprintf_r+0x1da>
 8009d98:	ab03      	add	r3, sp, #12
 8009d9a:	9300      	str	r3, [sp, #0]
 8009d9c:	462a      	mov	r2, r5
 8009d9e:	4b17      	ldr	r3, [pc, #92]	; (8009dfc <_vfiprintf_r+0x25c>)
 8009da0:	a904      	add	r1, sp, #16
 8009da2:	4630      	mov	r0, r6
 8009da4:	f3af 8000 	nop.w
 8009da8:	4607      	mov	r7, r0
 8009daa:	1c78      	adds	r0, r7, #1
 8009dac:	d1d6      	bne.n	8009d5c <_vfiprintf_r+0x1bc>
 8009dae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009db0:	07d9      	lsls	r1, r3, #31
 8009db2:	d405      	bmi.n	8009dc0 <_vfiprintf_r+0x220>
 8009db4:	89ab      	ldrh	r3, [r5, #12]
 8009db6:	059a      	lsls	r2, r3, #22
 8009db8:	d402      	bmi.n	8009dc0 <_vfiprintf_r+0x220>
 8009dba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009dbc:	f7ff fc27 	bl	800960e <__retarget_lock_release_recursive>
 8009dc0:	89ab      	ldrh	r3, [r5, #12]
 8009dc2:	065b      	lsls	r3, r3, #25
 8009dc4:	f53f af12 	bmi.w	8009bec <_vfiprintf_r+0x4c>
 8009dc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009dca:	e711      	b.n	8009bf0 <_vfiprintf_r+0x50>
 8009dcc:	ab03      	add	r3, sp, #12
 8009dce:	9300      	str	r3, [sp, #0]
 8009dd0:	462a      	mov	r2, r5
 8009dd2:	4b0a      	ldr	r3, [pc, #40]	; (8009dfc <_vfiprintf_r+0x25c>)
 8009dd4:	a904      	add	r1, sp, #16
 8009dd6:	4630      	mov	r0, r6
 8009dd8:	f000 f880 	bl	8009edc <_printf_i>
 8009ddc:	e7e4      	b.n	8009da8 <_vfiprintf_r+0x208>
 8009dde:	bf00      	nop
 8009de0:	0800a634 	.word	0x0800a634
 8009de4:	0800a654 	.word	0x0800a654
 8009de8:	0800a614 	.word	0x0800a614
 8009dec:	0800a674 	.word	0x0800a674
 8009df0:	0800a67a 	.word	0x0800a67a
 8009df4:	0800a67e 	.word	0x0800a67e
 8009df8:	00000000 	.word	0x00000000
 8009dfc:	08009b7b 	.word	0x08009b7b

08009e00 <_printf_common>:
 8009e00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e04:	4616      	mov	r6, r2
 8009e06:	4699      	mov	r9, r3
 8009e08:	688a      	ldr	r2, [r1, #8]
 8009e0a:	690b      	ldr	r3, [r1, #16]
 8009e0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009e10:	4293      	cmp	r3, r2
 8009e12:	bfb8      	it	lt
 8009e14:	4613      	movlt	r3, r2
 8009e16:	6033      	str	r3, [r6, #0]
 8009e18:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009e1c:	4607      	mov	r7, r0
 8009e1e:	460c      	mov	r4, r1
 8009e20:	b10a      	cbz	r2, 8009e26 <_printf_common+0x26>
 8009e22:	3301      	adds	r3, #1
 8009e24:	6033      	str	r3, [r6, #0]
 8009e26:	6823      	ldr	r3, [r4, #0]
 8009e28:	0699      	lsls	r1, r3, #26
 8009e2a:	bf42      	ittt	mi
 8009e2c:	6833      	ldrmi	r3, [r6, #0]
 8009e2e:	3302      	addmi	r3, #2
 8009e30:	6033      	strmi	r3, [r6, #0]
 8009e32:	6825      	ldr	r5, [r4, #0]
 8009e34:	f015 0506 	ands.w	r5, r5, #6
 8009e38:	d106      	bne.n	8009e48 <_printf_common+0x48>
 8009e3a:	f104 0a19 	add.w	sl, r4, #25
 8009e3e:	68e3      	ldr	r3, [r4, #12]
 8009e40:	6832      	ldr	r2, [r6, #0]
 8009e42:	1a9b      	subs	r3, r3, r2
 8009e44:	42ab      	cmp	r3, r5
 8009e46:	dc26      	bgt.n	8009e96 <_printf_common+0x96>
 8009e48:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009e4c:	1e13      	subs	r3, r2, #0
 8009e4e:	6822      	ldr	r2, [r4, #0]
 8009e50:	bf18      	it	ne
 8009e52:	2301      	movne	r3, #1
 8009e54:	0692      	lsls	r2, r2, #26
 8009e56:	d42b      	bmi.n	8009eb0 <_printf_common+0xb0>
 8009e58:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e5c:	4649      	mov	r1, r9
 8009e5e:	4638      	mov	r0, r7
 8009e60:	47c0      	blx	r8
 8009e62:	3001      	adds	r0, #1
 8009e64:	d01e      	beq.n	8009ea4 <_printf_common+0xa4>
 8009e66:	6823      	ldr	r3, [r4, #0]
 8009e68:	68e5      	ldr	r5, [r4, #12]
 8009e6a:	6832      	ldr	r2, [r6, #0]
 8009e6c:	f003 0306 	and.w	r3, r3, #6
 8009e70:	2b04      	cmp	r3, #4
 8009e72:	bf08      	it	eq
 8009e74:	1aad      	subeq	r5, r5, r2
 8009e76:	68a3      	ldr	r3, [r4, #8]
 8009e78:	6922      	ldr	r2, [r4, #16]
 8009e7a:	bf0c      	ite	eq
 8009e7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e80:	2500      	movne	r5, #0
 8009e82:	4293      	cmp	r3, r2
 8009e84:	bfc4      	itt	gt
 8009e86:	1a9b      	subgt	r3, r3, r2
 8009e88:	18ed      	addgt	r5, r5, r3
 8009e8a:	2600      	movs	r6, #0
 8009e8c:	341a      	adds	r4, #26
 8009e8e:	42b5      	cmp	r5, r6
 8009e90:	d11a      	bne.n	8009ec8 <_printf_common+0xc8>
 8009e92:	2000      	movs	r0, #0
 8009e94:	e008      	b.n	8009ea8 <_printf_common+0xa8>
 8009e96:	2301      	movs	r3, #1
 8009e98:	4652      	mov	r2, sl
 8009e9a:	4649      	mov	r1, r9
 8009e9c:	4638      	mov	r0, r7
 8009e9e:	47c0      	blx	r8
 8009ea0:	3001      	adds	r0, #1
 8009ea2:	d103      	bne.n	8009eac <_printf_common+0xac>
 8009ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009eac:	3501      	adds	r5, #1
 8009eae:	e7c6      	b.n	8009e3e <_printf_common+0x3e>
 8009eb0:	18e1      	adds	r1, r4, r3
 8009eb2:	1c5a      	adds	r2, r3, #1
 8009eb4:	2030      	movs	r0, #48	; 0x30
 8009eb6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009eba:	4422      	add	r2, r4
 8009ebc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ec0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009ec4:	3302      	adds	r3, #2
 8009ec6:	e7c7      	b.n	8009e58 <_printf_common+0x58>
 8009ec8:	2301      	movs	r3, #1
 8009eca:	4622      	mov	r2, r4
 8009ecc:	4649      	mov	r1, r9
 8009ece:	4638      	mov	r0, r7
 8009ed0:	47c0      	blx	r8
 8009ed2:	3001      	adds	r0, #1
 8009ed4:	d0e6      	beq.n	8009ea4 <_printf_common+0xa4>
 8009ed6:	3601      	adds	r6, #1
 8009ed8:	e7d9      	b.n	8009e8e <_printf_common+0x8e>
	...

08009edc <_printf_i>:
 8009edc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ee0:	7e0f      	ldrb	r7, [r1, #24]
 8009ee2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009ee4:	2f78      	cmp	r7, #120	; 0x78
 8009ee6:	4691      	mov	r9, r2
 8009ee8:	4680      	mov	r8, r0
 8009eea:	460c      	mov	r4, r1
 8009eec:	469a      	mov	sl, r3
 8009eee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009ef2:	d807      	bhi.n	8009f04 <_printf_i+0x28>
 8009ef4:	2f62      	cmp	r7, #98	; 0x62
 8009ef6:	d80a      	bhi.n	8009f0e <_printf_i+0x32>
 8009ef8:	2f00      	cmp	r7, #0
 8009efa:	f000 80d8 	beq.w	800a0ae <_printf_i+0x1d2>
 8009efe:	2f58      	cmp	r7, #88	; 0x58
 8009f00:	f000 80a3 	beq.w	800a04a <_printf_i+0x16e>
 8009f04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009f0c:	e03a      	b.n	8009f84 <_printf_i+0xa8>
 8009f0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009f12:	2b15      	cmp	r3, #21
 8009f14:	d8f6      	bhi.n	8009f04 <_printf_i+0x28>
 8009f16:	a101      	add	r1, pc, #4	; (adr r1, 8009f1c <_printf_i+0x40>)
 8009f18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f1c:	08009f75 	.word	0x08009f75
 8009f20:	08009f89 	.word	0x08009f89
 8009f24:	08009f05 	.word	0x08009f05
 8009f28:	08009f05 	.word	0x08009f05
 8009f2c:	08009f05 	.word	0x08009f05
 8009f30:	08009f05 	.word	0x08009f05
 8009f34:	08009f89 	.word	0x08009f89
 8009f38:	08009f05 	.word	0x08009f05
 8009f3c:	08009f05 	.word	0x08009f05
 8009f40:	08009f05 	.word	0x08009f05
 8009f44:	08009f05 	.word	0x08009f05
 8009f48:	0800a095 	.word	0x0800a095
 8009f4c:	08009fb9 	.word	0x08009fb9
 8009f50:	0800a077 	.word	0x0800a077
 8009f54:	08009f05 	.word	0x08009f05
 8009f58:	08009f05 	.word	0x08009f05
 8009f5c:	0800a0b7 	.word	0x0800a0b7
 8009f60:	08009f05 	.word	0x08009f05
 8009f64:	08009fb9 	.word	0x08009fb9
 8009f68:	08009f05 	.word	0x08009f05
 8009f6c:	08009f05 	.word	0x08009f05
 8009f70:	0800a07f 	.word	0x0800a07f
 8009f74:	682b      	ldr	r3, [r5, #0]
 8009f76:	1d1a      	adds	r2, r3, #4
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	602a      	str	r2, [r5, #0]
 8009f7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f84:	2301      	movs	r3, #1
 8009f86:	e0a3      	b.n	800a0d0 <_printf_i+0x1f4>
 8009f88:	6820      	ldr	r0, [r4, #0]
 8009f8a:	6829      	ldr	r1, [r5, #0]
 8009f8c:	0606      	lsls	r6, r0, #24
 8009f8e:	f101 0304 	add.w	r3, r1, #4
 8009f92:	d50a      	bpl.n	8009faa <_printf_i+0xce>
 8009f94:	680e      	ldr	r6, [r1, #0]
 8009f96:	602b      	str	r3, [r5, #0]
 8009f98:	2e00      	cmp	r6, #0
 8009f9a:	da03      	bge.n	8009fa4 <_printf_i+0xc8>
 8009f9c:	232d      	movs	r3, #45	; 0x2d
 8009f9e:	4276      	negs	r6, r6
 8009fa0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fa4:	485e      	ldr	r0, [pc, #376]	; (800a120 <_printf_i+0x244>)
 8009fa6:	230a      	movs	r3, #10
 8009fa8:	e019      	b.n	8009fde <_printf_i+0x102>
 8009faa:	680e      	ldr	r6, [r1, #0]
 8009fac:	602b      	str	r3, [r5, #0]
 8009fae:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009fb2:	bf18      	it	ne
 8009fb4:	b236      	sxthne	r6, r6
 8009fb6:	e7ef      	b.n	8009f98 <_printf_i+0xbc>
 8009fb8:	682b      	ldr	r3, [r5, #0]
 8009fba:	6820      	ldr	r0, [r4, #0]
 8009fbc:	1d19      	adds	r1, r3, #4
 8009fbe:	6029      	str	r1, [r5, #0]
 8009fc0:	0601      	lsls	r1, r0, #24
 8009fc2:	d501      	bpl.n	8009fc8 <_printf_i+0xec>
 8009fc4:	681e      	ldr	r6, [r3, #0]
 8009fc6:	e002      	b.n	8009fce <_printf_i+0xf2>
 8009fc8:	0646      	lsls	r6, r0, #25
 8009fca:	d5fb      	bpl.n	8009fc4 <_printf_i+0xe8>
 8009fcc:	881e      	ldrh	r6, [r3, #0]
 8009fce:	4854      	ldr	r0, [pc, #336]	; (800a120 <_printf_i+0x244>)
 8009fd0:	2f6f      	cmp	r7, #111	; 0x6f
 8009fd2:	bf0c      	ite	eq
 8009fd4:	2308      	moveq	r3, #8
 8009fd6:	230a      	movne	r3, #10
 8009fd8:	2100      	movs	r1, #0
 8009fda:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009fde:	6865      	ldr	r5, [r4, #4]
 8009fe0:	60a5      	str	r5, [r4, #8]
 8009fe2:	2d00      	cmp	r5, #0
 8009fe4:	bfa2      	ittt	ge
 8009fe6:	6821      	ldrge	r1, [r4, #0]
 8009fe8:	f021 0104 	bicge.w	r1, r1, #4
 8009fec:	6021      	strge	r1, [r4, #0]
 8009fee:	b90e      	cbnz	r6, 8009ff4 <_printf_i+0x118>
 8009ff0:	2d00      	cmp	r5, #0
 8009ff2:	d04d      	beq.n	800a090 <_printf_i+0x1b4>
 8009ff4:	4615      	mov	r5, r2
 8009ff6:	fbb6 f1f3 	udiv	r1, r6, r3
 8009ffa:	fb03 6711 	mls	r7, r3, r1, r6
 8009ffe:	5dc7      	ldrb	r7, [r0, r7]
 800a000:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a004:	4637      	mov	r7, r6
 800a006:	42bb      	cmp	r3, r7
 800a008:	460e      	mov	r6, r1
 800a00a:	d9f4      	bls.n	8009ff6 <_printf_i+0x11a>
 800a00c:	2b08      	cmp	r3, #8
 800a00e:	d10b      	bne.n	800a028 <_printf_i+0x14c>
 800a010:	6823      	ldr	r3, [r4, #0]
 800a012:	07de      	lsls	r6, r3, #31
 800a014:	d508      	bpl.n	800a028 <_printf_i+0x14c>
 800a016:	6923      	ldr	r3, [r4, #16]
 800a018:	6861      	ldr	r1, [r4, #4]
 800a01a:	4299      	cmp	r1, r3
 800a01c:	bfde      	ittt	le
 800a01e:	2330      	movle	r3, #48	; 0x30
 800a020:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a024:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a028:	1b52      	subs	r2, r2, r5
 800a02a:	6122      	str	r2, [r4, #16]
 800a02c:	f8cd a000 	str.w	sl, [sp]
 800a030:	464b      	mov	r3, r9
 800a032:	aa03      	add	r2, sp, #12
 800a034:	4621      	mov	r1, r4
 800a036:	4640      	mov	r0, r8
 800a038:	f7ff fee2 	bl	8009e00 <_printf_common>
 800a03c:	3001      	adds	r0, #1
 800a03e:	d14c      	bne.n	800a0da <_printf_i+0x1fe>
 800a040:	f04f 30ff 	mov.w	r0, #4294967295
 800a044:	b004      	add	sp, #16
 800a046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a04a:	4835      	ldr	r0, [pc, #212]	; (800a120 <_printf_i+0x244>)
 800a04c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a050:	6829      	ldr	r1, [r5, #0]
 800a052:	6823      	ldr	r3, [r4, #0]
 800a054:	f851 6b04 	ldr.w	r6, [r1], #4
 800a058:	6029      	str	r1, [r5, #0]
 800a05a:	061d      	lsls	r5, r3, #24
 800a05c:	d514      	bpl.n	800a088 <_printf_i+0x1ac>
 800a05e:	07df      	lsls	r7, r3, #31
 800a060:	bf44      	itt	mi
 800a062:	f043 0320 	orrmi.w	r3, r3, #32
 800a066:	6023      	strmi	r3, [r4, #0]
 800a068:	b91e      	cbnz	r6, 800a072 <_printf_i+0x196>
 800a06a:	6823      	ldr	r3, [r4, #0]
 800a06c:	f023 0320 	bic.w	r3, r3, #32
 800a070:	6023      	str	r3, [r4, #0]
 800a072:	2310      	movs	r3, #16
 800a074:	e7b0      	b.n	8009fd8 <_printf_i+0xfc>
 800a076:	6823      	ldr	r3, [r4, #0]
 800a078:	f043 0320 	orr.w	r3, r3, #32
 800a07c:	6023      	str	r3, [r4, #0]
 800a07e:	2378      	movs	r3, #120	; 0x78
 800a080:	4828      	ldr	r0, [pc, #160]	; (800a124 <_printf_i+0x248>)
 800a082:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a086:	e7e3      	b.n	800a050 <_printf_i+0x174>
 800a088:	0659      	lsls	r1, r3, #25
 800a08a:	bf48      	it	mi
 800a08c:	b2b6      	uxthmi	r6, r6
 800a08e:	e7e6      	b.n	800a05e <_printf_i+0x182>
 800a090:	4615      	mov	r5, r2
 800a092:	e7bb      	b.n	800a00c <_printf_i+0x130>
 800a094:	682b      	ldr	r3, [r5, #0]
 800a096:	6826      	ldr	r6, [r4, #0]
 800a098:	6961      	ldr	r1, [r4, #20]
 800a09a:	1d18      	adds	r0, r3, #4
 800a09c:	6028      	str	r0, [r5, #0]
 800a09e:	0635      	lsls	r5, r6, #24
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	d501      	bpl.n	800a0a8 <_printf_i+0x1cc>
 800a0a4:	6019      	str	r1, [r3, #0]
 800a0a6:	e002      	b.n	800a0ae <_printf_i+0x1d2>
 800a0a8:	0670      	lsls	r0, r6, #25
 800a0aa:	d5fb      	bpl.n	800a0a4 <_printf_i+0x1c8>
 800a0ac:	8019      	strh	r1, [r3, #0]
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	6123      	str	r3, [r4, #16]
 800a0b2:	4615      	mov	r5, r2
 800a0b4:	e7ba      	b.n	800a02c <_printf_i+0x150>
 800a0b6:	682b      	ldr	r3, [r5, #0]
 800a0b8:	1d1a      	adds	r2, r3, #4
 800a0ba:	602a      	str	r2, [r5, #0]
 800a0bc:	681d      	ldr	r5, [r3, #0]
 800a0be:	6862      	ldr	r2, [r4, #4]
 800a0c0:	2100      	movs	r1, #0
 800a0c2:	4628      	mov	r0, r5
 800a0c4:	f7f6 f864 	bl	8000190 <memchr>
 800a0c8:	b108      	cbz	r0, 800a0ce <_printf_i+0x1f2>
 800a0ca:	1b40      	subs	r0, r0, r5
 800a0cc:	6060      	str	r0, [r4, #4]
 800a0ce:	6863      	ldr	r3, [r4, #4]
 800a0d0:	6123      	str	r3, [r4, #16]
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0d8:	e7a8      	b.n	800a02c <_printf_i+0x150>
 800a0da:	6923      	ldr	r3, [r4, #16]
 800a0dc:	462a      	mov	r2, r5
 800a0de:	4649      	mov	r1, r9
 800a0e0:	4640      	mov	r0, r8
 800a0e2:	47d0      	blx	sl
 800a0e4:	3001      	adds	r0, #1
 800a0e6:	d0ab      	beq.n	800a040 <_printf_i+0x164>
 800a0e8:	6823      	ldr	r3, [r4, #0]
 800a0ea:	079b      	lsls	r3, r3, #30
 800a0ec:	d413      	bmi.n	800a116 <_printf_i+0x23a>
 800a0ee:	68e0      	ldr	r0, [r4, #12]
 800a0f0:	9b03      	ldr	r3, [sp, #12]
 800a0f2:	4298      	cmp	r0, r3
 800a0f4:	bfb8      	it	lt
 800a0f6:	4618      	movlt	r0, r3
 800a0f8:	e7a4      	b.n	800a044 <_printf_i+0x168>
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	4632      	mov	r2, r6
 800a0fe:	4649      	mov	r1, r9
 800a100:	4640      	mov	r0, r8
 800a102:	47d0      	blx	sl
 800a104:	3001      	adds	r0, #1
 800a106:	d09b      	beq.n	800a040 <_printf_i+0x164>
 800a108:	3501      	adds	r5, #1
 800a10a:	68e3      	ldr	r3, [r4, #12]
 800a10c:	9903      	ldr	r1, [sp, #12]
 800a10e:	1a5b      	subs	r3, r3, r1
 800a110:	42ab      	cmp	r3, r5
 800a112:	dcf2      	bgt.n	800a0fa <_printf_i+0x21e>
 800a114:	e7eb      	b.n	800a0ee <_printf_i+0x212>
 800a116:	2500      	movs	r5, #0
 800a118:	f104 0619 	add.w	r6, r4, #25
 800a11c:	e7f5      	b.n	800a10a <_printf_i+0x22e>
 800a11e:	bf00      	nop
 800a120:	0800a685 	.word	0x0800a685
 800a124:	0800a696 	.word	0x0800a696

0800a128 <_sbrk_r>:
 800a128:	b538      	push	{r3, r4, r5, lr}
 800a12a:	4d06      	ldr	r5, [pc, #24]	; (800a144 <_sbrk_r+0x1c>)
 800a12c:	2300      	movs	r3, #0
 800a12e:	4604      	mov	r4, r0
 800a130:	4608      	mov	r0, r1
 800a132:	602b      	str	r3, [r5, #0]
 800a134:	f7f7 fc06 	bl	8001944 <_sbrk>
 800a138:	1c43      	adds	r3, r0, #1
 800a13a:	d102      	bne.n	800a142 <_sbrk_r+0x1a>
 800a13c:	682b      	ldr	r3, [r5, #0]
 800a13e:	b103      	cbz	r3, 800a142 <_sbrk_r+0x1a>
 800a140:	6023      	str	r3, [r4, #0]
 800a142:	bd38      	pop	{r3, r4, r5, pc}
 800a144:	20000960 	.word	0x20000960

0800a148 <__sread>:
 800a148:	b510      	push	{r4, lr}
 800a14a:	460c      	mov	r4, r1
 800a14c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a150:	f000 f8ea 	bl	800a328 <_read_r>
 800a154:	2800      	cmp	r0, #0
 800a156:	bfab      	itete	ge
 800a158:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a15a:	89a3      	ldrhlt	r3, [r4, #12]
 800a15c:	181b      	addge	r3, r3, r0
 800a15e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a162:	bfac      	ite	ge
 800a164:	6563      	strge	r3, [r4, #84]	; 0x54
 800a166:	81a3      	strhlt	r3, [r4, #12]
 800a168:	bd10      	pop	{r4, pc}

0800a16a <__swrite>:
 800a16a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a16e:	461f      	mov	r7, r3
 800a170:	898b      	ldrh	r3, [r1, #12]
 800a172:	05db      	lsls	r3, r3, #23
 800a174:	4605      	mov	r5, r0
 800a176:	460c      	mov	r4, r1
 800a178:	4616      	mov	r6, r2
 800a17a:	d505      	bpl.n	800a188 <__swrite+0x1e>
 800a17c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a180:	2302      	movs	r3, #2
 800a182:	2200      	movs	r2, #0
 800a184:	f000 f868 	bl	800a258 <_lseek_r>
 800a188:	89a3      	ldrh	r3, [r4, #12]
 800a18a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a18e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a192:	81a3      	strh	r3, [r4, #12]
 800a194:	4632      	mov	r2, r6
 800a196:	463b      	mov	r3, r7
 800a198:	4628      	mov	r0, r5
 800a19a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a19e:	f000 b817 	b.w	800a1d0 <_write_r>

0800a1a2 <__sseek>:
 800a1a2:	b510      	push	{r4, lr}
 800a1a4:	460c      	mov	r4, r1
 800a1a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1aa:	f000 f855 	bl	800a258 <_lseek_r>
 800a1ae:	1c43      	adds	r3, r0, #1
 800a1b0:	89a3      	ldrh	r3, [r4, #12]
 800a1b2:	bf15      	itete	ne
 800a1b4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a1b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a1ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a1be:	81a3      	strheq	r3, [r4, #12]
 800a1c0:	bf18      	it	ne
 800a1c2:	81a3      	strhne	r3, [r4, #12]
 800a1c4:	bd10      	pop	{r4, pc}

0800a1c6 <__sclose>:
 800a1c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1ca:	f000 b813 	b.w	800a1f4 <_close_r>
	...

0800a1d0 <_write_r>:
 800a1d0:	b538      	push	{r3, r4, r5, lr}
 800a1d2:	4d07      	ldr	r5, [pc, #28]	; (800a1f0 <_write_r+0x20>)
 800a1d4:	4604      	mov	r4, r0
 800a1d6:	4608      	mov	r0, r1
 800a1d8:	4611      	mov	r1, r2
 800a1da:	2200      	movs	r2, #0
 800a1dc:	602a      	str	r2, [r5, #0]
 800a1de:	461a      	mov	r2, r3
 800a1e0:	f7f6 f9d2 	bl	8000588 <_write>
 800a1e4:	1c43      	adds	r3, r0, #1
 800a1e6:	d102      	bne.n	800a1ee <_write_r+0x1e>
 800a1e8:	682b      	ldr	r3, [r5, #0]
 800a1ea:	b103      	cbz	r3, 800a1ee <_write_r+0x1e>
 800a1ec:	6023      	str	r3, [r4, #0]
 800a1ee:	bd38      	pop	{r3, r4, r5, pc}
 800a1f0:	20000960 	.word	0x20000960

0800a1f4 <_close_r>:
 800a1f4:	b538      	push	{r3, r4, r5, lr}
 800a1f6:	4d06      	ldr	r5, [pc, #24]	; (800a210 <_close_r+0x1c>)
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	4604      	mov	r4, r0
 800a1fc:	4608      	mov	r0, r1
 800a1fe:	602b      	str	r3, [r5, #0]
 800a200:	f7f7 fb6f 	bl	80018e2 <_close>
 800a204:	1c43      	adds	r3, r0, #1
 800a206:	d102      	bne.n	800a20e <_close_r+0x1a>
 800a208:	682b      	ldr	r3, [r5, #0]
 800a20a:	b103      	cbz	r3, 800a20e <_close_r+0x1a>
 800a20c:	6023      	str	r3, [r4, #0]
 800a20e:	bd38      	pop	{r3, r4, r5, pc}
 800a210:	20000960 	.word	0x20000960

0800a214 <_fstat_r>:
 800a214:	b538      	push	{r3, r4, r5, lr}
 800a216:	4d07      	ldr	r5, [pc, #28]	; (800a234 <_fstat_r+0x20>)
 800a218:	2300      	movs	r3, #0
 800a21a:	4604      	mov	r4, r0
 800a21c:	4608      	mov	r0, r1
 800a21e:	4611      	mov	r1, r2
 800a220:	602b      	str	r3, [r5, #0]
 800a222:	f7f7 fb69 	bl	80018f8 <_fstat>
 800a226:	1c43      	adds	r3, r0, #1
 800a228:	d102      	bne.n	800a230 <_fstat_r+0x1c>
 800a22a:	682b      	ldr	r3, [r5, #0]
 800a22c:	b103      	cbz	r3, 800a230 <_fstat_r+0x1c>
 800a22e:	6023      	str	r3, [r4, #0]
 800a230:	bd38      	pop	{r3, r4, r5, pc}
 800a232:	bf00      	nop
 800a234:	20000960 	.word	0x20000960

0800a238 <_isatty_r>:
 800a238:	b538      	push	{r3, r4, r5, lr}
 800a23a:	4d06      	ldr	r5, [pc, #24]	; (800a254 <_isatty_r+0x1c>)
 800a23c:	2300      	movs	r3, #0
 800a23e:	4604      	mov	r4, r0
 800a240:	4608      	mov	r0, r1
 800a242:	602b      	str	r3, [r5, #0]
 800a244:	f7f7 fb67 	bl	8001916 <_isatty>
 800a248:	1c43      	adds	r3, r0, #1
 800a24a:	d102      	bne.n	800a252 <_isatty_r+0x1a>
 800a24c:	682b      	ldr	r3, [r5, #0]
 800a24e:	b103      	cbz	r3, 800a252 <_isatty_r+0x1a>
 800a250:	6023      	str	r3, [r4, #0]
 800a252:	bd38      	pop	{r3, r4, r5, pc}
 800a254:	20000960 	.word	0x20000960

0800a258 <_lseek_r>:
 800a258:	b538      	push	{r3, r4, r5, lr}
 800a25a:	4d07      	ldr	r5, [pc, #28]	; (800a278 <_lseek_r+0x20>)
 800a25c:	4604      	mov	r4, r0
 800a25e:	4608      	mov	r0, r1
 800a260:	4611      	mov	r1, r2
 800a262:	2200      	movs	r2, #0
 800a264:	602a      	str	r2, [r5, #0]
 800a266:	461a      	mov	r2, r3
 800a268:	f7f7 fb5f 	bl	800192a <_lseek>
 800a26c:	1c43      	adds	r3, r0, #1
 800a26e:	d102      	bne.n	800a276 <_lseek_r+0x1e>
 800a270:	682b      	ldr	r3, [r5, #0]
 800a272:	b103      	cbz	r3, 800a276 <_lseek_r+0x1e>
 800a274:	6023      	str	r3, [r4, #0]
 800a276:	bd38      	pop	{r3, r4, r5, pc}
 800a278:	20000960 	.word	0x20000960

0800a27c <memmove>:
 800a27c:	4288      	cmp	r0, r1
 800a27e:	b510      	push	{r4, lr}
 800a280:	eb01 0402 	add.w	r4, r1, r2
 800a284:	d902      	bls.n	800a28c <memmove+0x10>
 800a286:	4284      	cmp	r4, r0
 800a288:	4623      	mov	r3, r4
 800a28a:	d807      	bhi.n	800a29c <memmove+0x20>
 800a28c:	1e43      	subs	r3, r0, #1
 800a28e:	42a1      	cmp	r1, r4
 800a290:	d008      	beq.n	800a2a4 <memmove+0x28>
 800a292:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a296:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a29a:	e7f8      	b.n	800a28e <memmove+0x12>
 800a29c:	4402      	add	r2, r0
 800a29e:	4601      	mov	r1, r0
 800a2a0:	428a      	cmp	r2, r1
 800a2a2:	d100      	bne.n	800a2a6 <memmove+0x2a>
 800a2a4:	bd10      	pop	{r4, pc}
 800a2a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a2aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a2ae:	e7f7      	b.n	800a2a0 <memmove+0x24>

0800a2b0 <__malloc_lock>:
 800a2b0:	4801      	ldr	r0, [pc, #4]	; (800a2b8 <__malloc_lock+0x8>)
 800a2b2:	f7ff b9ab 	b.w	800960c <__retarget_lock_acquire_recursive>
 800a2b6:	bf00      	nop
 800a2b8:	20000954 	.word	0x20000954

0800a2bc <__malloc_unlock>:
 800a2bc:	4801      	ldr	r0, [pc, #4]	; (800a2c4 <__malloc_unlock+0x8>)
 800a2be:	f7ff b9a6 	b.w	800960e <__retarget_lock_release_recursive>
 800a2c2:	bf00      	nop
 800a2c4:	20000954 	.word	0x20000954

0800a2c8 <_realloc_r>:
 800a2c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2cc:	4680      	mov	r8, r0
 800a2ce:	4614      	mov	r4, r2
 800a2d0:	460e      	mov	r6, r1
 800a2d2:	b921      	cbnz	r1, 800a2de <_realloc_r+0x16>
 800a2d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2d8:	4611      	mov	r1, r2
 800a2da:	f7ff ba69 	b.w	80097b0 <_malloc_r>
 800a2de:	b92a      	cbnz	r2, 800a2ec <_realloc_r+0x24>
 800a2e0:	f7ff f9fc 	bl	80096dc <_free_r>
 800a2e4:	4625      	mov	r5, r4
 800a2e6:	4628      	mov	r0, r5
 800a2e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2ec:	f000 f82e 	bl	800a34c <_malloc_usable_size_r>
 800a2f0:	4284      	cmp	r4, r0
 800a2f2:	4607      	mov	r7, r0
 800a2f4:	d802      	bhi.n	800a2fc <_realloc_r+0x34>
 800a2f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a2fa:	d812      	bhi.n	800a322 <_realloc_r+0x5a>
 800a2fc:	4621      	mov	r1, r4
 800a2fe:	4640      	mov	r0, r8
 800a300:	f7ff fa56 	bl	80097b0 <_malloc_r>
 800a304:	4605      	mov	r5, r0
 800a306:	2800      	cmp	r0, #0
 800a308:	d0ed      	beq.n	800a2e6 <_realloc_r+0x1e>
 800a30a:	42bc      	cmp	r4, r7
 800a30c:	4622      	mov	r2, r4
 800a30e:	4631      	mov	r1, r6
 800a310:	bf28      	it	cs
 800a312:	463a      	movcs	r2, r7
 800a314:	f7fe fe16 	bl	8008f44 <memcpy>
 800a318:	4631      	mov	r1, r6
 800a31a:	4640      	mov	r0, r8
 800a31c:	f7ff f9de 	bl	80096dc <_free_r>
 800a320:	e7e1      	b.n	800a2e6 <_realloc_r+0x1e>
 800a322:	4635      	mov	r5, r6
 800a324:	e7df      	b.n	800a2e6 <_realloc_r+0x1e>
	...

0800a328 <_read_r>:
 800a328:	b538      	push	{r3, r4, r5, lr}
 800a32a:	4d07      	ldr	r5, [pc, #28]	; (800a348 <_read_r+0x20>)
 800a32c:	4604      	mov	r4, r0
 800a32e:	4608      	mov	r0, r1
 800a330:	4611      	mov	r1, r2
 800a332:	2200      	movs	r2, #0
 800a334:	602a      	str	r2, [r5, #0]
 800a336:	461a      	mov	r2, r3
 800a338:	f7f7 fab6 	bl	80018a8 <_read>
 800a33c:	1c43      	adds	r3, r0, #1
 800a33e:	d102      	bne.n	800a346 <_read_r+0x1e>
 800a340:	682b      	ldr	r3, [r5, #0]
 800a342:	b103      	cbz	r3, 800a346 <_read_r+0x1e>
 800a344:	6023      	str	r3, [r4, #0]
 800a346:	bd38      	pop	{r3, r4, r5, pc}
 800a348:	20000960 	.word	0x20000960

0800a34c <_malloc_usable_size_r>:
 800a34c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a350:	1f18      	subs	r0, r3, #4
 800a352:	2b00      	cmp	r3, #0
 800a354:	bfbc      	itt	lt
 800a356:	580b      	ldrlt	r3, [r1, r0]
 800a358:	18c0      	addlt	r0, r0, r3
 800a35a:	4770      	bx	lr

0800a35c <_init>:
 800a35c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a35e:	bf00      	nop
 800a360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a362:	bc08      	pop	{r3}
 800a364:	469e      	mov	lr, r3
 800a366:	4770      	bx	lr

0800a368 <_fini>:
 800a368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a36a:	bf00      	nop
 800a36c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a36e:	bc08      	pop	{r3}
 800a370:	469e      	mov	lr, r3
 800a372:	4770      	bx	lr
