<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>scramble_sequence_1bit_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>scramble_sequence_1bit</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Dec 25 05:00:30 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6b2ba50d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6b2ba50d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>scramble_sequence_1bit_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Dec 25 05:00:30 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6b2ba50d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>scramble_sequence_1bit</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Dec 25 05:00:30 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:8c09039b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>scramble_sequence_1bit_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Dec 25 05:00:30 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:8c09039b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">30</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>markP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">30</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>scramble</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>scamble_sequence.srcs/sources_1/new/scramble_sequence.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/scramble_sequence_1bit_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>scamble_sequence.srcs/sources_1/new/scramble_sequence.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/scramble_sequence_1bit_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>scramble_sequence_1bit_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">scramble_sequence_1bit_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>scramble_sequence_1bit_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e1e1e3_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297687b2_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122d0a89_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecad1a6_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f436c2b_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265d7bec_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a23ce92_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ec93d6_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9c1089_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13697d08_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1258e0ad_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1b71ef_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b0b3a3_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d37d64f_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c10d55c_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c09fc00_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c0a8_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1adae70_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a9595b_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b1e305_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580cbfeb_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2494d09_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efd82fe_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef4b85e_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e035db_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394c1720_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dac9378_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1d35a8_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2024c68c_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61347451_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302c9de7_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68487b5c_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15fa5681_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b3787a_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe68699_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@623a4b9_ARCHIVE_LOCATION">d:/FPGA/Vivaldo Project/PUCCH-FORMAT-0/Cyclic_Shift_Gen/scamble_sequence_1bit</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a7bd764e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7af5610f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6dba0e0e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
