
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/Users/CHA HANNA/Desktop/vivado-library-master/ip/Pmods/PmodESP32_v1_0/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CHA HANNA/Desktop/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_dvi2rgb_0_0

Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 436.168 ; gain = 226.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/CHA HANNA/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/CHA HANNA/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (2#1) [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_1' [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_xlconstant_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_1' (3#1) [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_xlconstant_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (4#1) [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_dvi2rgb_0_0' [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dvi2rgb_0_0' (5#1) [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_dvi2rgb_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dvi2rgb_0' of module 'design_1_dvi2rgb_0_0' requires 20 connections, but only 18 given [C:/Users/CHA HANNA/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:111]
INFO: [Synth 8-638] synthesizing module 'design_1_grayToRGB_0_0' [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_grayToRGB_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_grayToRGB_0_0' (6#1) [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_grayToRGB_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_main_0_0' [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_main_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_main_0_0' (7#1) [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_main_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rgb2vga_0_0' [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_rgb2vga_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rgb2vga_0_0' (8#1) [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_rgb2vga_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rgbtogray_0_0' [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_rgbtogray_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rgbtogray_0_0' (9#1) [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/realtime/design_1_rgbtogray_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (10#1) [C:/Users/CHA HANNA/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (11#1) [C:/Users/CHA HANNA/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 474.293 ; gain = 264.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 474.293 ; gain = 264.691
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [C:/Users/CHA HANNA/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:106]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_dvi2rgb_0_0' instantiated as 'design_1_i/dvi2rgb_0' [C:/Users/CHA HANNA/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:111]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_grayToRGB_0_0' instantiated as 'design_1_i/grayToRGB_0' [C:/Users/CHA HANNA/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:130]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_main_0_0' instantiated as 'design_1_i/main_0' [C:/Users/CHA HANNA/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:133]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rgb2vga_0_0' instantiated as 'design_1_i/rgb2vga_0' [C:/Users/CHA HANNA/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:138]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rgbtogray_0_0' instantiated as 'design_1_i/rgbtogray_0' [C:/Users/CHA HANNA/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:149]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/GND' [C:/Users/CHA HANNA/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:102]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_1' instantiated as 'design_1_i/Vcc' [C:/Users/CHA HANNA/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1.v:104]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc] for cell 'design_1_i/dvi2rgb_0'
Finished Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc] for cell 'design_1_i/dvi2rgb_0'
Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_2/design_1_rgb2vga_0_0_in_context.xdc] for cell 'design_1_i/rgb2vga_0'
Finished Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_2/design_1_rgb2vga_0_0_in_context.xdc] for cell 'design_1_i/rgb2vga_0'
Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_3/design_1_main_0_0_in_context.xdc] for cell 'design_1_i/main_0'
Finished Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_3/design_1_main_0_0_in_context.xdc] for cell 'design_1_i/main_0'
Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_4/design_1_rgbtogray_0_0_in_context.xdc] for cell 'design_1_i/rgbtogray_0'
Finished Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_4/design_1_rgbtogray_0_0_in_context.xdc] for cell 'design_1_i/rgbtogray_0'
Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_5/design_1_grayToRGB_0_0_in_context.xdc] for cell 'design_1_i/grayToRGB_0'
Finished Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_5/design_1_grayToRGB_0_0_in_context.xdc] for cell 'design_1_i/grayToRGB_0'
Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_6/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/GND'
Finished Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_6/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/GND'
Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_7/design_1_xlconstant_0_1_in_context.xdc] for cell 'design_1_i/Vcc'
Finished Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_7/design_1_xlconstant_0_1_in_context.xdc] for cell 'design_1_i/Vcc'
Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_8/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_8/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.srcs/constrs_1/new/ZYBO.xdc]
Finished Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.srcs/constrs_1/new/ZYBO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/CHA HANNA/project_3/project_3.srcs/constrs_1/new/ZYBO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 716.055 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 716.055 ; gain = 506.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 716.055 ; gain = 506.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_n. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Clk_n. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_p. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Clk_p. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[0]. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[0]. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[1]. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[1]. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[2]. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[2]. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[0]. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[0]. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[1]. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[1]. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[2]. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[2]. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp/design_1_dvi2rgb_0_0_in_context.xdc}, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for clk125. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_8/design_1_clk_wiz_0_1_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk125. (constraint file  {C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/.Xil/Vivado-8360-DESKTOP-JA03JIB/dcp_8/design_1_clk_wiz_0_1_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Vcc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/grayToRGB_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/main_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2vga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgbtogray_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 716.055 ; gain = 506.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 716.055 ; gain = 506.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 716.055 ; gain = 506.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/dvi2rgb_0/PixelClk' to pin 'design_1_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 718.590 ; gain = 508.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 718.590 ; gain = 508.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 728.215 ; gain = 518.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 728.215 ; gain = 518.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 728.215 ; gain = 518.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 728.215 ; gain = 518.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 728.215 ; gain = 518.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 728.215 ; gain = 518.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 728.215 ; gain = 518.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_xlconstant_0_0 |         1|
|2     |design_1_xlconstant_0_1 |         1|
|3     |design_1_clk_wiz_0_1    |         1|
|4     |design_1_dvi2rgb_0_0    |         1|
|5     |design_1_grayToRGB_0_0  |         1|
|6     |design_1_main_0_0       |         1|
|7     |design_1_rgb2vga_0_0    |         1|
|8     |design_1_rgbtogray_0_0  |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_dvi2rgb_0_0    |     1|
|3     |design_1_grayToRGB_0_0  |     1|
|4     |design_1_main_0_0       |     1|
|5     |design_1_rgb2vga_0_0    |     1|
|6     |design_1_rgbtogray_0_0  |     1|
|7     |design_1_xlconstant_0_0 |     1|
|8     |design_1_xlconstant_0_1 |     1|
|9     |IBUF                    |     1|
|10    |IOBUF                   |     2|
|11    |OBUF                    |    20|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   119|
|2     |  design_1_i |design_1 |    96|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 728.215 ; gain = 518.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 728.215 ; gain = 120.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 728.215 ; gain = 518.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 741.988 ; gain = 377.008
INFO: [Common 17-1381] The checkpoint 'C:/Users/CHA HANNA/project_3/project_3.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 741.988 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 24 14:19:23 2020...
