// Seed: 2630407421
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output tri  id_2
);
  assign id_2 = 1;
  assign id_2 = id_1;
  assign module_1.id_27 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input wand id_2,
    input uwire void id_3,
    input tri1 id_4,
    output supply1 id_5,
    output wand id_6,
    input wor id_7,
    input uwire id_8,
    output supply1 id_9,
    output tri id_10,
    input wor id_11,
    input tri0 id_12,
    input supply1 id_13,
    input wor id_14,
    output wor id_15,
    input supply1 id_16,
    input wire id_17,
    output supply0 id_18,
    input wand id_19,
    input wor id_20,
    input tri id_21,
    output uwire id_22
);
  wire [-1 : (  1  )] id_24, id_25;
  parameter id_26 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5
  );
  logic id_27;
  assign id_27 = -1;
  wire [1 : -1] id_28;
endmodule
