vhdl xil_defaultlib  \
"../../../bd/mb_bram_ddr3/ip/mb_bram_ddr3_microblaze_0_0/sim/mb_bram_ddr3_microblaze_0_0.vhd" \
"../../../bd/mb_bram_ddr3/ip/mb_bram_ddr3_microblaze_0_axi_intc_0/sim/mb_bram_ddr3_microblaze_0_axi_intc_0.vhd" \
"../../../bd/mb_bram_ddr3/ip/mb_bram_ddr3_mdm_1_0/sim/mb_bram_ddr3_mdm_1_0.vhd" \
"../../../bd/mb_bram_ddr3/ip/mb_bram_ddr3_rst_mig_7series_0_83M_0/sim/mb_bram_ddr3_rst_mig_7series_0_83M_0.vhd" \
"../../../bd/mb_bram_ddr3/ip/mb_bram_ddr3_axi_uartlite_0_0/sim/mb_bram_ddr3_axi_uartlite_0_0.vhd" \
"../../../bd/mb_bram_ddr3/ip/mb_bram_ddr3_axi_timer_0_0/sim/mb_bram_ddr3_axi_timer_0_0.vhd" \
"../../../bd/mb_bram_ddr3/ip/mb_bram_ddr3_axi_gpio_0_0/sim/mb_bram_ddr3_axi_gpio_0_0.vhd" \
"../../../bd/mb_bram_ddr3/ip/mb_bram_ddr3_axi_gpio_1_0/sim/mb_bram_ddr3_axi_gpio_1_0.vhd" \
"../../../bd/mb_bram_ddr3/ip/mb_bram_ddr3_axi_gpio_0_1/sim/mb_bram_ddr3_axi_gpio_0_1.vhd" \

nosort
