INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zh07104/Desktop/lab_10/lab_10.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zh07104/Desktop/lab_10/lab_10.srcs/sources_1/new/lab_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zh07104/Desktop/lab_10/lab_10.srcs/sources_1/new/pixel_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zh07104/Desktop/lab_10/lab_10.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zh07104/Desktop/lab_10/lab_10.srcs/sources_1/new/v_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zh07104/Desktop/lab_10/lab_10.srcs/sources_1/new/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zh07104/Desktop/lab_10/lab_10.srcs/sim_1/new/test_hcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
