#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  9 18:15:33 2021
# Process ID: 5396
# Current directory: C:/Users/jensming/Desktop/myLab6.xpr/myLab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2368 C:\Users\jensming\Desktop\myLab6.xpr\myLab6\myLab6.xpr
# Log file: C:/Users/jensming/Desktop/myLab6.xpr/myLab6/vivado.log
# Journal file: C:/Users/jensming/Desktop/myLab6.xpr/myLab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/.Xil/Vivado-2580-104PC20/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 722.961 ; gain = 98.363
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab6_SMtestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab6_SMtestbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sim_1/new/lab6_SMtestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_SMtestbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xelab -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_SMtestbench_behav xil_defaultlib.lab6_SMtestbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_SMtestbench_behav xil_defaultlib.lab6_SMtestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.lab6_SMtestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab6_SMtestbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab6_SMtestbench_behav -key {Behavioral:sim_1:Functional:lab6_SMtestbench} -tclbatch {lab6_SMtestbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lab6_SMtestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab6_SMtestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 815.582 ; gain = 24.387
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab6_SMtestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab6_SMtestbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sim_1/new/lab6_SMtestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_SMtestbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xelab -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_SMtestbench_behav xil_defaultlib.lab6_SMtestbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_SMtestbench_behav xil_defaultlib.lab6_SMtestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.lab6_SMtestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab6_SMtestbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 855.961 ; gain = 0.000
run 1000 ns
run 1000 ns
close_sim
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
close_sim -force
INFO: [Simtcl 6-16] Simulation closed
set_property top lab6_toptestbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sim_1/imports/myLab6/lab6_toptestbench_behav.wcfg]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab6_toptestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab6_toptestbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/Incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/TimeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/TurkeyCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TurkeyCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/m2_1x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sim_1/new/lab6_toptestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_toptestbench
INFO: [VRFC 10-311] analyzing module show_7segDisplay
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xelab -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_toptestbench_behav xil_defaultlib.lab6_toptestbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_toptestbench_behav xil_defaultlib.lab6_toptestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'o' [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v:54]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'o' [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.TurkeyCounter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.Incrementer
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.TimeCounter
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.show_7segDisplay
Compiling module xil_defaultlib.lab6_toptestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab6_toptestbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim/xsim.dir/lab6_toptestbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim/xsim.dir/lab6_toptestbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov  9 18:19:49 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  9 18:19:49 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 864.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab6_toptestbench_behav -key {Behavioral:sim_1:Functional:lab6_toptestbench} -tclbatch {lab6_toptestbench.tcl} -view {C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sim_1/imports/myLab6/lab6_toptestbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sim_1/imports/myLab6/lab6_toptestbench_behav.wcfg
source lab6_toptestbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab6_toptestbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 867.797 ; gain = 3.512
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 867.797 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab6_toptestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab6_toptestbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/Incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/TimeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/TurkeyCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TurkeyCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/m2_1x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sim_1/new/lab6_toptestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_toptestbench
INFO: [VRFC 10-311] analyzing module show_7segDisplay
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xelab -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_toptestbench_behav xil_defaultlib.lab6_toptestbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_toptestbench_behav xil_defaultlib.lab6_toptestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'o' [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v:54]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'o' [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.TurkeyCounter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.Incrementer
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.TimeCounter
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.show_7segDisplay
Compiling module xil_defaultlib.lab6_toptestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab6_toptestbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 867.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 867.797 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 867.797 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab6_toptestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab6_toptestbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/Incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/TimeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/TurkeyCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TurkeyCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/m2_1x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sim_1/new/lab6_toptestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_toptestbench
INFO: [VRFC 10-311] analyzing module show_7segDisplay
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 877.539 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xelab -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_toptestbench_behav xil_defaultlib.lab6_toptestbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_toptestbench_behav xil_defaultlib.lab6_toptestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'o' [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v:54]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'o' [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.TurkeyCounter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.Incrementer
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.TimeCounter
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.show_7segDisplay
Compiling module xil_defaultlib.lab6_toptestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab6_toptestbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 877.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 877.539 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 877.539 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab6_toptestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab6_toptestbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xelab -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_toptestbench_behav xil_defaultlib.lab6_toptestbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_toptestbench_behav xil_defaultlib.lab6_toptestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'o' [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v:54]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'o' [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 921.848 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab6_toptestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab6_toptestbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xelab -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_toptestbench_behav xil_defaultlib.lab6_toptestbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_toptestbench_behav xil_defaultlib.lab6_toptestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'o' [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v:54]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'o' [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 921.848 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab6_toptestbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab6_toptestbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/EightBitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/Incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/TimeCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimeCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/TurkeyCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TurkeyCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/m2_1x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/imports/Desktop/myLab3.xpr/myLab3/myLab3.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sim_1/new/lab6_toptestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_toptestbench
INFO: [VRFC 10-311] analyzing module show_7segDisplay
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.sim/sim_1/behav/xsim'
"xelab -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_toptestbench_behav xil_defaultlib.lab6_toptestbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9aa9d6390f734edca502e5c48d1ed479 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab6_toptestbench_behav xil_defaultlib.lab6_toptestbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'o' [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v:54]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'o' [C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sources_1/new/top_module.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.TurkeyCounter
Compiling module xil_defaultlib.m4_1
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.EightBitAdder
Compiling module xil_defaultlib.Incrementer
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.TimeCounter
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.show_7segDisplay
Compiling module xil_defaultlib.lab6_toptestbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab6_toptestbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 921.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 921.848 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 921.848 ; gain = 0.000
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
save_wave_config {C:/Users/jensming/Desktop/myLab6.xpr/myLab6/myLab6.srcs/sim_1/imports/myLab6/lab6_toptestbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
archive_project C:/Users/jensming/Desktop/myLab6.xpr/myLab6.xpr.zip -temp_dir C:/Users/jensming/Desktop/myLab6.xpr/myLab6/.Xil/Vivado-5396-104PC19 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/jensming/Desktop/myLab6.xpr/myLab6/.Xil/Vivado-5396-104PC19' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
