Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: STAGE_EXE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "STAGE_EXE.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "STAGE_EXE"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : STAGE_EXE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/COA/cpu301/srcA_mux.vhd" in Library work.
Architecture rtl of Entity srca_mux is up to date.
Compiling vhdl file "C:/COA/cpu301/srcB_mux.vhd" in Library work.
Architecture rtl of Entity srcb_mux is up to date.
Compiling vhdl file "C:/COA/cpu301/ALU.vhd" in Library work.
Architecture rtl of Entity alu is up to date.
Compiling vhdl file "C:/COA/cpu301/exememregs.vhd" in Library work.
Architecture rtl of Entity exe_mem_regs is up to date.
Compiling vhdl file "C:/COA/cpu301/stageexe.vhd" in Library work.
Entity <stage_exe> compiled.
Entity <STAGE_EXE> (Architecture <STRUCTRAL>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <STAGE_EXE> in library <work> (architecture <STRUCTRAL>).

Analyzing hierarchy for entity <srcA_mux> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <srcB_mux> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <EXE_MEM_REGS> in library <work> (architecture <rtl>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <STAGE_EXE> in library <work> (Architecture <STRUCTRAL>).
Entity <STAGE_EXE> analyzed. Unit <STAGE_EXE> generated.

Analyzing Entity <srcA_mux> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "C:/COA/cpu301/srcA_mux.vhd" line 46: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <id_ex>, <ex_mem>, <mem_wb>
Entity <srcA_mux> analyzed. Unit <srcA_mux> generated.

Analyzing Entity <srcB_mux> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "C:/COA/cpu301/srcB_mux.vhd" line 47: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <id_ex>, <immediate>, <ex_mem>, <mem_wb>
Entity <srcB_mux> analyzed. Unit <srcB_mux> generated.

Analyzing Entity <ALU> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "C:/COA/cpu301/ALU.vhd" line 43: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <srcA>
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <EXE_MEM_REGS> in library <work> (Architecture <rtl>).
Entity <EXE_MEM_REGS> analyzed. Unit <EXE_MEM_REGS> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <srcA_mux>.
    Related source file is "C:/COA/cpu301/srcA_mux.vhd".
    Found 4-bit comparator equal for signal <srcA$cmp_eq0001> created at line 48.
    Found 4-bit comparator equal for signal <srcA$cmp_eq0002> created at line 50.
    Summary:
	inferred   2 Comparator(s).
Unit <srcA_mux> synthesized.


Synthesizing Unit <srcB_mux>.
    Related source file is "C:/COA/cpu301/srcB_mux.vhd".
    Found 4-bit comparator equal for signal <srcB$cmp_eq0002> created at line 51.
    Found 4-bit comparator equal for signal <srcB$cmp_eq0003> created at line 53.
    Summary:
	inferred   2 Comparator(s).
Unit <srcB_mux> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/COA/cpu301/ALU.vhd".
    Found 16-bit addsub for signal <result$addsub0000>.
    Found 16-bit shifter logical left for signal <result$shift0002> created at line 61.
    Found 16-bit shifter arithmetic right for signal <result$shift0003> created at line 69.
    Found 16-bit xor2 for signal <result$xor0000> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <EXE_MEM_REGS>.
    Related source file is "C:/COA/cpu301/exememregs.vhd".
    Found 16-bit register for signal <ALU_out>.
    Found 16-bit register for signal <Mem_data>.
    Found 2-bit register for signal <Mem_op>.
    Found 4-bit register for signal <Reg_des>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <EXE_MEM_REGS> synthesized.


Synthesizing Unit <STAGE_EXE>.
    Related source file is "C:/COA/cpu301/stageexe.vhd".
Unit <STAGE_EXE> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 4
 16-bit register                                       : 2
 2-bit register                                        : 1
 4-bit register                                        : 1
# Comparators                                          : 4
 4-bit comparator equal                                : 4
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 38
 Flip-Flops                                            : 38
# Comparators                                          : 4
 4-bit comparator equal                                : 4
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: result_shift0001<15>.

Optimizing unit <STAGE_EXE> ...

Optimizing unit <srcB_mux> ...

Optimizing unit <ALU> ...

Optimizing unit <EXE_MEM_REGS> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block STAGE_EXE, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : STAGE_EXE.ngr
Top Level Output File Name         : STAGE_EXE
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 146

Cell Usage :
# BELS                             : 460
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 20
#      LUT3                        : 94
#      LUT4                        : 281
#      MUXCY                       : 15
#      MUXF5                       : 32
#      XORCY                       : 16
# FlipFlops/Latches                : 38
#      FDC                         : 38
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 145
#      IBUF                        : 107
#      OBUF                        : 38
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      224  out of   8672     2%  
 Number of 4 input LUTs:                396  out of  17344     2%  
 Number of IOs:                         146
 Number of bonded IOBs:                 146  out of    250    58%  
    IOB Flip Flops:                      38
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 38    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+-------------------------------+-------+
Control Signal                                         | Buffer(FF name)               | Load  |
-------------------------------------------------------+-------------------------------+-------+
Exe_mem_regs_c/Rst_inv(Exe_mem_regs_c/Rst_inv1_INV_0:O)| NONE(Exe_mem_regs_c/ALU_out_0)| 38    |
-------------------------------------------------------+-------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 18.813ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 157394 / 38
-------------------------------------------------------------------------
Offset:              18.813ns (Levels of Logic = 13)
  Source:            ALU_src_b<1> (PAD)
  Destination:       Exe_mem_regs_c/ALU_out_3 (FF)
  Destination Clock: Clk rising

  Data Path: ALU_src_b<1> to Exe_mem_regs_c/ALU_out_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  ALU_src_b_1_IBUF (ALU_src_b_1_IBUF)
     LUT4:I0->O            1   0.704   0.595  Src_b_mux_c/srcB_cmp_eq0003426 (Src_b_mux_c/srcB_cmp_eq0003426)
     LUT2:I0->O            2   0.704   0.526  Src_b_mux_c/srcB_cmp_eq0003454 (Src_b_mux_c/srcB_cmp_eq0003)
     LUT4:I1->O           16   0.704   1.069  Src_b_mux_c/srcB<0>31 (Src_b_mux_c/N9)
     LUT4:I2->O            1   0.704   0.595  Src_b_mux_c/srcB<13>7 (Src_b_mux_c/srcB<13>7)
     LUT4:I0->O            5   0.704   0.808  Src_b_mux_c/srcB<13>18 (Op_b<13>)
     LUT4:I0->O            2   0.704   0.622  ALU_c/result_or00034 (ALU_c/result_or00034)
     LUT3:I0->O           21   0.704   1.303  ALU_c/result_or000323 (ALU_c/result_or0003)
     LUT4:I0->O           17   0.704   1.055  ALU_c/result<10>4 (ALU_c/N8)
     LUT4:I3->O            1   0.704   0.499  ALU_c/result<3>77 (ALU_c/result<3>77)
     LUT4:I1->O            1   0.704   0.499  ALU_c/result<3>79_SW0 (N150)
     LUT4:I1->O            1   0.704   0.424  ALU_c/result<3>79 (ALU_c/result<3>79)
     LUT4:I3->O            1   0.704   0.000  ALU_c/result<3>193 (ALU_res<3>)
     FDC:D                     0.308          Exe_mem_regs_c/ALU_out_3
    ----------------------------------------
    Total                     18.813ns (9.974ns logic, 8.839ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            Exe_mem_regs_c/ALU_out_15 (FF)
  Destination:       ALU_out_q<15> (PAD)
  Source Clock:      Clk rising

  Data Path: Exe_mem_regs_c/ALU_out_15 to ALU_out_q<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  Exe_mem_regs_c/ALU_out_15 (Exe_mem_regs_c/ALU_out_15)
     OBUF:I->O                 3.272          ALU_out_q_15_OBUF (ALU_out_q<15>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.00 secs
 
--> 

Total memory usage is 269272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

