

================================================================
== Vivado HLS Report for 'readCompare'
================================================================
* Date:           Sun Apr 14 22:29:23 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.693|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2019|  2019|  2019|  2019|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+------+------+----------+-----------+-----------+------+----------+
        |            |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+------+------+----------+-----------+-----------+------+----------+
        |- readAdj2  |  2017|  2017|        65|         63|          1|    32|    yes   |
        +------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 63, depth = 65


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 1
  Pipeline-0 : II = 63, D = 65, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	67  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	2  / true
67 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_out_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str35, [1 x i8]* @p_str36, [1 x i8]* @p_str37, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str38, [1 x i8]* @p_str39)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_in_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str29, [1 x i8]* @p_str30, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str31, [1 x i8]* @p_str32)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%adj2_data_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %adj2_data_V)"   --->   Operation 70 'read' 'adj2_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.60ns)   --->   "br label %1" [intersect.cc:20]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %i_1, %._crit_edge2.31 ]"   --->   Operation 72 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.75ns)   --->   "%exitcond1 = icmp eq i6 %i, -32" [intersect.cc:20]   --->   Operation 73 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.71ns)   --->   "%i_1 = add i6 %i, 1" [intersect.cc:20]   --->   Operation 75 'add' 'i_1' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %66, label %2" [intersect.cc:20]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2)" [intersect.cc:20]   --->   Operation 77 'specregionbegin' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.45ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %i_in_stream_V)" [../hlslib/include/hlslib/Stream.h:223->../hlslib/include/hlslib/Stream.h:263->intersect.cc:22]   --->   Operation 78 'read' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = trunc i1024 %adj2_data_V_read to i32" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 79 'trunc' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.98ns)   --->   "%tmp_s = icmp eq i32 %tmp_1, %tmp" [intersect.cc:25]   --->   Operation 80 'icmp' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.60ns)   --->   "br label %._crit_edge.0" [intersect.cc:28]   --->   Operation 81 'br' <Predicate = (!exitcond1 & tmp_s)> <Delay = 0.60>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 32, i32 63)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 82 'partselect' 'p_Result_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.98ns)   --->   "%tmp_1_6 = icmp eq i32 %tmp_1, %p_Result_1" [intersect.cc:25]   --->   Operation 83 'icmp' 'tmp_1_6' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 64, i32 95)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 84 'partselect' 'p_Result_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.98ns)   --->   "%tmp_2 = icmp eq i32 %tmp_1, %p_Result_2" [intersect.cc:25]   --->   Operation 85 'icmp' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_3 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 96, i32 127)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 86 'partselect' 'p_Result_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.98ns)   --->   "%tmp_3 = icmp eq i32 %tmp_1, %p_Result_3" [intersect.cc:25]   --->   Operation 87 'icmp' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 128, i32 159)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 88 'partselect' 'p_Result_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.98ns)   --->   "%tmp_4 = icmp eq i32 %tmp_1, %p_Result_4" [intersect.cc:25]   --->   Operation 89 'icmp' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_5 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 160, i32 191)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 90 'partselect' 'p_Result_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.98ns)   --->   "%tmp_5_7 = icmp eq i32 %tmp_1, %p_Result_5" [intersect.cc:25]   --->   Operation 91 'icmp' 'tmp_5_7' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_6 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 192, i32 223)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 92 'partselect' 'p_Result_6' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.98ns)   --->   "%tmp_6 = icmp eq i32 %tmp_1, %p_Result_6" [intersect.cc:25]   --->   Operation 93 'icmp' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 224, i32 255)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 94 'partselect' 'p_Result_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.98ns)   --->   "%tmp_7 = icmp eq i32 %tmp_1, %p_Result_7" [intersect.cc:25]   --->   Operation 95 'icmp' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_8 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 256, i32 287)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 96 'partselect' 'p_Result_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.98ns)   --->   "%tmp_8 = icmp eq i32 %tmp_1, %p_Result_8" [intersect.cc:25]   --->   Operation 97 'icmp' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_9 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 288, i32 319)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 98 'partselect' 'p_Result_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.98ns)   --->   "%tmp_9 = icmp eq i32 %tmp_1, %p_Result_9" [intersect.cc:25]   --->   Operation 99 'icmp' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 320, i32 351)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 100 'partselect' 'p_Result_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.98ns)   --->   "%tmp_s_8 = icmp eq i32 %tmp_1, %p_Result_s" [intersect.cc:25]   --->   Operation 101 'icmp' 'tmp_s_8' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_10 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 352, i32 383)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 102 'partselect' 'p_Result_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.98ns)   --->   "%tmp_10 = icmp eq i32 %tmp_1, %p_Result_10" [intersect.cc:25]   --->   Operation 103 'icmp' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_11 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 384, i32 415)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 104 'partselect' 'p_Result_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.98ns)   --->   "%tmp_11 = icmp eq i32 %tmp_1, %p_Result_11" [intersect.cc:25]   --->   Operation 105 'icmp' 'tmp_11' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_12 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 416, i32 447)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 106 'partselect' 'p_Result_12' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.98ns)   --->   "%tmp_12 = icmp eq i32 %tmp_1, %p_Result_12" [intersect.cc:25]   --->   Operation 107 'icmp' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 448, i32 479)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 108 'partselect' 'p_Result_13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.98ns)   --->   "%tmp_13 = icmp eq i32 %tmp_1, %p_Result_13" [intersect.cc:25]   --->   Operation 109 'icmp' 'tmp_13' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_14 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 480, i32 511)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 110 'partselect' 'p_Result_14' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.98ns)   --->   "%tmp_14 = icmp eq i32 %tmp_1, %p_Result_14" [intersect.cc:25]   --->   Operation 111 'icmp' 'tmp_14' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_15 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 512, i32 543)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 112 'partselect' 'p_Result_15' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.98ns)   --->   "%tmp_15 = icmp eq i32 %tmp_1, %p_Result_15" [intersect.cc:25]   --->   Operation 113 'icmp' 'tmp_15' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_16 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 544, i32 575)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 114 'partselect' 'p_Result_16' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.98ns)   --->   "%tmp_16 = icmp eq i32 %tmp_1, %p_Result_16" [intersect.cc:25]   --->   Operation 115 'icmp' 'tmp_16' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_17 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 576, i32 607)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 116 'partselect' 'p_Result_17' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.98ns)   --->   "%tmp_17 = icmp eq i32 %tmp_1, %p_Result_17" [intersect.cc:25]   --->   Operation 117 'icmp' 'tmp_17' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_18 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 608, i32 639)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 118 'partselect' 'p_Result_18' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.98ns)   --->   "%tmp_18 = icmp eq i32 %tmp_1, %p_Result_18" [intersect.cc:25]   --->   Operation 119 'icmp' 'tmp_18' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_19 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 640, i32 671)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 120 'partselect' 'p_Result_19' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.98ns)   --->   "%tmp_19 = icmp eq i32 %tmp_1, %p_Result_19" [intersect.cc:25]   --->   Operation 121 'icmp' 'tmp_19' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_20 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 672, i32 703)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 122 'partselect' 'p_Result_20' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.98ns)   --->   "%tmp_20 = icmp eq i32 %tmp_1, %p_Result_20" [intersect.cc:25]   --->   Operation 123 'icmp' 'tmp_20' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_21 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 704, i32 735)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 124 'partselect' 'p_Result_21' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.98ns)   --->   "%tmp_21 = icmp eq i32 %tmp_1, %p_Result_21" [intersect.cc:25]   --->   Operation 125 'icmp' 'tmp_21' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_22 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 736, i32 767)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 126 'partselect' 'p_Result_22' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.98ns)   --->   "%tmp_22 = icmp eq i32 %tmp_1, %p_Result_22" [intersect.cc:25]   --->   Operation 127 'icmp' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_23 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 768, i32 799)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 128 'partselect' 'p_Result_23' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.98ns)   --->   "%tmp_23 = icmp eq i32 %tmp_1, %p_Result_23" [intersect.cc:25]   --->   Operation 129 'icmp' 'tmp_23' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_24 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 800, i32 831)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 130 'partselect' 'p_Result_24' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.98ns)   --->   "%tmp_24 = icmp eq i32 %tmp_1, %p_Result_24" [intersect.cc:25]   --->   Operation 131 'icmp' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_25 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 832, i32 863)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 132 'partselect' 'p_Result_25' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.98ns)   --->   "%tmp_25 = icmp eq i32 %tmp_1, %p_Result_25" [intersect.cc:25]   --->   Operation 133 'icmp' 'tmp_25' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_26 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 864, i32 895)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 134 'partselect' 'p_Result_26' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.98ns)   --->   "%tmp_26 = icmp eq i32 %tmp_1, %p_Result_26" [intersect.cc:25]   --->   Operation 135 'icmp' 'tmp_26' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_27 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 896, i32 927)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 136 'partselect' 'p_Result_27' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.98ns)   --->   "%tmp_27 = icmp eq i32 %tmp_1, %p_Result_27" [intersect.cc:25]   --->   Operation 137 'icmp' 'tmp_27' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_28 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 928, i32 959)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 138 'partselect' 'p_Result_28' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.98ns)   --->   "%tmp_28 = icmp eq i32 %tmp_1, %p_Result_28" [intersect.cc:25]   --->   Operation 139 'icmp' 'tmp_28' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_29 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 960, i32 991)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 140 'partselect' 'p_Result_29' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.98ns)   --->   "%tmp_29 = icmp eq i32 %tmp_1, %p_Result_29" [intersect.cc:25]   --->   Operation 141 'icmp' 'tmp_29' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_30 = call i32 @_ssdm_op_PartSelect.i32.i1024.i32.i32(i1024 %adj2_data_V_read, i32 992, i32 1023)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:25]   --->   Operation 142 'partselect' 'p_Result_30' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.98ns)   --->   "%tmp_30 = icmp eq i32 %tmp_1, %p_Result_30" [intersect.cc:25]   --->   Operation 143 'icmp' 'tmp_30' <Predicate = (!exitcond1)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %tmp_30, label %._crit_edge2.31.critedge, label %._crit_edge.31" [intersect.cc:25]   --->   Operation 144 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_5)" [intersect.cc:31]   --->   Operation 145 'specregionend' 'empty_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "br label %1" [intersect.cc:20]   --->   Operation 146 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [intersect.cc:20]   --->   Operation 147 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [intersect.cc:21]   --->   Operation 148 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.60ns)   --->   "br i1 %tmp_s, label %3, label %._crit_edge.0" [intersect.cc:25]   --->   Operation 149 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_4 : Operation 150 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 150 'write' <Predicate = (!exitcond1 & tmp_s)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%flag_1 = phi i1 [ true, %3 ], [ false, %2 ]"   --->   Operation 151 'phi' 'flag_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %flag_1, label %._crit_edge2.0, label %4" [intersect.cc:29]   --->   Operation 152 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.60ns)   --->   "br i1 %tmp_1_6, label %5, label %._crit_edge.1" [intersect.cc:25]   --->   Operation 153 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_4 : Operation 154 [1/1] (0.60ns)   --->   "br label %._crit_edge.1" [intersect.cc:28]   --->   Operation 154 'br' <Predicate = (!exitcond1 & tmp_1_6)> <Delay = 0.60>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 155 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 155 'write' <Predicate = (!exitcond1 & !flag_1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "br label %._crit_edge2.0" [intersect.cc:29]   --->   Operation 156 'br' <Predicate = (!exitcond1 & !flag_1)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%flag_1_1 = phi i1 [ true, %5 ], [ %flag_1, %._crit_edge2.0 ]"   --->   Operation 157 'phi' 'flag_1_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %flag_1_1, label %._crit_edge2.1, label %6" [intersect.cc:29]   --->   Operation 158 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.60ns)   --->   "br i1 %tmp_2, label %7, label %._crit_edge.2" [intersect.cc:25]   --->   Operation 159 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_5 : Operation 160 [1/1] (0.60ns)   --->   "br label %._crit_edge.2" [intersect.cc:28]   --->   Operation 160 'br' <Predicate = (!exitcond1 & tmp_2)> <Delay = 0.60>

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 161 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 161 'write' <Predicate = (!exitcond1 & tmp_1_6)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%flag_1_2 = phi i1 [ true, %7 ], [ %flag_1_1, %._crit_edge2.1 ]"   --->   Operation 162 'phi' 'flag_1_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %flag_1_2, label %._crit_edge2.2, label %8" [intersect.cc:29]   --->   Operation 163 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.60ns)   --->   "br i1 %tmp_3, label %9, label %._crit_edge.3" [intersect.cc:25]   --->   Operation 164 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_6 : Operation 165 [1/1] (0.60ns)   --->   "br label %._crit_edge.3" [intersect.cc:28]   --->   Operation 165 'br' <Predicate = (!exitcond1 & tmp_3)> <Delay = 0.60>

State 7 <SV = 6> <Delay = 1.45>
ST_7 : Operation 166 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 166 'write' <Predicate = (!exitcond1 & !flag_1_1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge2.1" [intersect.cc:29]   --->   Operation 167 'br' <Predicate = (!exitcond1 & !flag_1_1)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%flag_1_3 = phi i1 [ true, %9 ], [ %flag_1_2, %._crit_edge2.2 ]"   --->   Operation 168 'phi' 'flag_1_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %flag_1_3, label %._crit_edge2.3, label %10" [intersect.cc:29]   --->   Operation 169 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.60ns)   --->   "br i1 %tmp_4, label %11, label %._crit_edge.4" [intersect.cc:25]   --->   Operation 170 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_7 : Operation 171 [1/1] (0.60ns)   --->   "br label %._crit_edge.4" [intersect.cc:28]   --->   Operation 171 'br' <Predicate = (!exitcond1 & tmp_4)> <Delay = 0.60>

State 8 <SV = 7> <Delay = 1.45>
ST_8 : Operation 172 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 172 'write' <Predicate = (!exitcond1 & tmp_2)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%flag_1_4 = phi i1 [ true, %11 ], [ %flag_1_3, %._crit_edge2.3 ]"   --->   Operation 173 'phi' 'flag_1_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %flag_1_4, label %._crit_edge2.4, label %12" [intersect.cc:29]   --->   Operation 174 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.60ns)   --->   "br i1 %tmp_5_7, label %13, label %._crit_edge.5" [intersect.cc:25]   --->   Operation 175 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_8 : Operation 176 [1/1] (0.60ns)   --->   "br label %._crit_edge.5" [intersect.cc:28]   --->   Operation 176 'br' <Predicate = (!exitcond1 & tmp_5_7)> <Delay = 0.60>

State 9 <SV = 8> <Delay = 1.45>
ST_9 : Operation 177 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 177 'write' <Predicate = (!exitcond1 & !flag_1_2)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "br label %._crit_edge2.2" [intersect.cc:29]   --->   Operation 178 'br' <Predicate = (!exitcond1 & !flag_1_2)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%flag_1_5 = phi i1 [ true, %13 ], [ %flag_1_4, %._crit_edge2.4 ]"   --->   Operation 179 'phi' 'flag_1_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %flag_1_5, label %._crit_edge2.5, label %14" [intersect.cc:29]   --->   Operation 180 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.60ns)   --->   "br i1 %tmp_6, label %15, label %._crit_edge.6" [intersect.cc:25]   --->   Operation 181 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_9 : Operation 182 [1/1] (0.60ns)   --->   "br label %._crit_edge.6" [intersect.cc:28]   --->   Operation 182 'br' <Predicate = (!exitcond1 & tmp_6)> <Delay = 0.60>

State 10 <SV = 9> <Delay = 1.45>
ST_10 : Operation 183 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 183 'write' <Predicate = (!exitcond1 & tmp_3)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%flag_1_6 = phi i1 [ true, %15 ], [ %flag_1_5, %._crit_edge2.5 ]"   --->   Operation 184 'phi' 'flag_1_6' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %flag_1_6, label %._crit_edge2.6, label %16" [intersect.cc:29]   --->   Operation 185 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.60ns)   --->   "br i1 %tmp_7, label %17, label %._crit_edge.7" [intersect.cc:25]   --->   Operation 186 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_10 : Operation 187 [1/1] (0.60ns)   --->   "br label %._crit_edge.7" [intersect.cc:28]   --->   Operation 187 'br' <Predicate = (!exitcond1 & tmp_7)> <Delay = 0.60>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 188 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 188 'write' <Predicate = (!exitcond1 & !flag_1_3)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "br label %._crit_edge2.3" [intersect.cc:29]   --->   Operation 189 'br' <Predicate = (!exitcond1 & !flag_1_3)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%flag_1_7 = phi i1 [ true, %17 ], [ %flag_1_6, %._crit_edge2.6 ]"   --->   Operation 190 'phi' 'flag_1_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %flag_1_7, label %._crit_edge2.7, label %18" [intersect.cc:29]   --->   Operation 191 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.60ns)   --->   "br i1 %tmp_8, label %19, label %._crit_edge.8" [intersect.cc:25]   --->   Operation 192 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_11 : Operation 193 [1/1] (0.60ns)   --->   "br label %._crit_edge.8" [intersect.cc:28]   --->   Operation 193 'br' <Predicate = (!exitcond1 & tmp_8)> <Delay = 0.60>

State 12 <SV = 11> <Delay = 1.45>
ST_12 : Operation 194 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 194 'write' <Predicate = (!exitcond1 & tmp_4)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%flag_1_8 = phi i1 [ true, %19 ], [ %flag_1_7, %._crit_edge2.7 ]"   --->   Operation 195 'phi' 'flag_1_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %flag_1_8, label %._crit_edge2.8, label %20" [intersect.cc:29]   --->   Operation 196 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.60ns)   --->   "br i1 %tmp_9, label %21, label %._crit_edge.9" [intersect.cc:25]   --->   Operation 197 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_12 : Operation 198 [1/1] (0.60ns)   --->   "br label %._crit_edge.9" [intersect.cc:28]   --->   Operation 198 'br' <Predicate = (!exitcond1 & tmp_9)> <Delay = 0.60>

State 13 <SV = 12> <Delay = 1.45>
ST_13 : Operation 199 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 199 'write' <Predicate = (!exitcond1 & !flag_1_4)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "br label %._crit_edge2.4" [intersect.cc:29]   --->   Operation 200 'br' <Predicate = (!exitcond1 & !flag_1_4)> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%flag_1_9 = phi i1 [ true, %21 ], [ %flag_1_8, %._crit_edge2.8 ]"   --->   Operation 201 'phi' 'flag_1_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %flag_1_9, label %._crit_edge2.9, label %22" [intersect.cc:29]   --->   Operation 202 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.60ns)   --->   "br i1 %tmp_s_8, label %23, label %._crit_edge.10" [intersect.cc:25]   --->   Operation 203 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_13 : Operation 204 [1/1] (0.60ns)   --->   "br label %._crit_edge.10" [intersect.cc:28]   --->   Operation 204 'br' <Predicate = (!exitcond1 & tmp_s_8)> <Delay = 0.60>

State 14 <SV = 13> <Delay = 1.45>
ST_14 : Operation 205 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 205 'write' <Predicate = (!exitcond1 & tmp_5_7)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%flag_1_s = phi i1 [ true, %23 ], [ %flag_1_9, %._crit_edge2.9 ]"   --->   Operation 206 'phi' 'flag_1_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "br i1 %flag_1_s, label %._crit_edge2.10, label %24" [intersect.cc:29]   --->   Operation 207 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.60ns)   --->   "br i1 %tmp_10, label %25, label %._crit_edge.11" [intersect.cc:25]   --->   Operation 208 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_14 : Operation 209 [1/1] (0.60ns)   --->   "br label %._crit_edge.11" [intersect.cc:28]   --->   Operation 209 'br' <Predicate = (!exitcond1 & tmp_10)> <Delay = 0.60>

State 15 <SV = 14> <Delay = 1.45>
ST_15 : Operation 210 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 210 'write' <Predicate = (!exitcond1 & !flag_1_5)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "br label %._crit_edge2.5" [intersect.cc:29]   --->   Operation 211 'br' <Predicate = (!exitcond1 & !flag_1_5)> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%flag_1_10 = phi i1 [ true, %25 ], [ %flag_1_s, %._crit_edge2.10 ]"   --->   Operation 212 'phi' 'flag_1_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %flag_1_10, label %._crit_edge2.11, label %26" [intersect.cc:29]   --->   Operation 213 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.60ns)   --->   "br i1 %tmp_11, label %27, label %._crit_edge.12" [intersect.cc:25]   --->   Operation 214 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_15 : Operation 215 [1/1] (0.60ns)   --->   "br label %._crit_edge.12" [intersect.cc:28]   --->   Operation 215 'br' <Predicate = (!exitcond1 & tmp_11)> <Delay = 0.60>

State 16 <SV = 15> <Delay = 1.45>
ST_16 : Operation 216 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 216 'write' <Predicate = (!exitcond1 & tmp_6)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%flag_1_11 = phi i1 [ true, %27 ], [ %flag_1_10, %._crit_edge2.11 ]"   --->   Operation 217 'phi' 'flag_1_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %flag_1_11, label %._crit_edge2.12, label %28" [intersect.cc:29]   --->   Operation 218 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.60ns)   --->   "br i1 %tmp_12, label %29, label %._crit_edge.13" [intersect.cc:25]   --->   Operation 219 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_16 : Operation 220 [1/1] (0.60ns)   --->   "br label %._crit_edge.13" [intersect.cc:28]   --->   Operation 220 'br' <Predicate = (!exitcond1 & tmp_12)> <Delay = 0.60>

State 17 <SV = 16> <Delay = 1.45>
ST_17 : Operation 221 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 221 'write' <Predicate = (!exitcond1 & !flag_1_6)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "br label %._crit_edge2.6" [intersect.cc:29]   --->   Operation 222 'br' <Predicate = (!exitcond1 & !flag_1_6)> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%flag_1_12 = phi i1 [ true, %29 ], [ %flag_1_11, %._crit_edge2.12 ]"   --->   Operation 223 'phi' 'flag_1_12' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %flag_1_12, label %._crit_edge2.13, label %30" [intersect.cc:29]   --->   Operation 224 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.60ns)   --->   "br i1 %tmp_13, label %31, label %._crit_edge.14" [intersect.cc:25]   --->   Operation 225 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_17 : Operation 226 [1/1] (0.60ns)   --->   "br label %._crit_edge.14" [intersect.cc:28]   --->   Operation 226 'br' <Predicate = (!exitcond1 & tmp_13)> <Delay = 0.60>

State 18 <SV = 17> <Delay = 1.45>
ST_18 : Operation 227 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 227 'write' <Predicate = (!exitcond1 & tmp_7)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%flag_1_13 = phi i1 [ true, %31 ], [ %flag_1_12, %._crit_edge2.13 ]"   --->   Operation 228 'phi' 'flag_1_13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "br i1 %flag_1_13, label %._crit_edge2.14, label %32" [intersect.cc:29]   --->   Operation 229 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.60ns)   --->   "br i1 %tmp_14, label %33, label %._crit_edge.15" [intersect.cc:25]   --->   Operation 230 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_18 : Operation 231 [1/1] (0.60ns)   --->   "br label %._crit_edge.15" [intersect.cc:28]   --->   Operation 231 'br' <Predicate = (!exitcond1 & tmp_14)> <Delay = 0.60>

State 19 <SV = 18> <Delay = 1.45>
ST_19 : Operation 232 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 232 'write' <Predicate = (!exitcond1 & !flag_1_7)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "br label %._crit_edge2.7" [intersect.cc:29]   --->   Operation 233 'br' <Predicate = (!exitcond1 & !flag_1_7)> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%flag_1_14 = phi i1 [ true, %33 ], [ %flag_1_13, %._crit_edge2.14 ]"   --->   Operation 234 'phi' 'flag_1_14' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %flag_1_14, label %._crit_edge2.15, label %34" [intersect.cc:29]   --->   Operation 235 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.60ns)   --->   "br i1 %tmp_15, label %35, label %._crit_edge.16" [intersect.cc:25]   --->   Operation 236 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_19 : Operation 237 [1/1] (0.60ns)   --->   "br label %._crit_edge.16" [intersect.cc:28]   --->   Operation 237 'br' <Predicate = (!exitcond1 & tmp_15)> <Delay = 0.60>

State 20 <SV = 19> <Delay = 1.45>
ST_20 : Operation 238 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 238 'write' <Predicate = (!exitcond1 & tmp_8)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%flag_1_15 = phi i1 [ true, %35 ], [ %flag_1_14, %._crit_edge2.15 ]"   --->   Operation 239 'phi' 'flag_1_15' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "br i1 %flag_1_15, label %._crit_edge2.16, label %36" [intersect.cc:29]   --->   Operation 240 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_20 : Operation 241 [1/1] (0.60ns)   --->   "br i1 %tmp_16, label %37, label %._crit_edge.17" [intersect.cc:25]   --->   Operation 241 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_20 : Operation 242 [1/1] (0.60ns)   --->   "br label %._crit_edge.17" [intersect.cc:28]   --->   Operation 242 'br' <Predicate = (!exitcond1 & tmp_16)> <Delay = 0.60>

State 21 <SV = 20> <Delay = 1.45>
ST_21 : Operation 243 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 243 'write' <Predicate = (!exitcond1 & !flag_1_8)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "br label %._crit_edge2.8" [intersect.cc:29]   --->   Operation 244 'br' <Predicate = (!exitcond1 & !flag_1_8)> <Delay = 0.00>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%flag_1_16 = phi i1 [ true, %37 ], [ %flag_1_15, %._crit_edge2.16 ]"   --->   Operation 245 'phi' 'flag_1_16' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %flag_1_16, label %._crit_edge2.17, label %38" [intersect.cc:29]   --->   Operation 246 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (0.60ns)   --->   "br i1 %tmp_17, label %39, label %._crit_edge.18" [intersect.cc:25]   --->   Operation 247 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_21 : Operation 248 [1/1] (0.60ns)   --->   "br label %._crit_edge.18" [intersect.cc:28]   --->   Operation 248 'br' <Predicate = (!exitcond1 & tmp_17)> <Delay = 0.60>

State 22 <SV = 21> <Delay = 1.45>
ST_22 : Operation 249 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 249 'write' <Predicate = (!exitcond1 & tmp_9)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%flag_1_17 = phi i1 [ true, %39 ], [ %flag_1_16, %._crit_edge2.17 ]"   --->   Operation 250 'phi' 'flag_1_17' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "br i1 %flag_1_17, label %._crit_edge2.18, label %40" [intersect.cc:29]   --->   Operation 251 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_22 : Operation 252 [1/1] (0.60ns)   --->   "br i1 %tmp_18, label %41, label %._crit_edge.19" [intersect.cc:25]   --->   Operation 252 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_22 : Operation 253 [1/1] (0.60ns)   --->   "br label %._crit_edge.19" [intersect.cc:28]   --->   Operation 253 'br' <Predicate = (!exitcond1 & tmp_18)> <Delay = 0.60>

State 23 <SV = 22> <Delay = 1.45>
ST_23 : Operation 254 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 254 'write' <Predicate = (!exitcond1 & !flag_1_9)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "br label %._crit_edge2.9" [intersect.cc:29]   --->   Operation 255 'br' <Predicate = (!exitcond1 & !flag_1_9)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%flag_1_18 = phi i1 [ true, %41 ], [ %flag_1_17, %._crit_edge2.18 ]"   --->   Operation 256 'phi' 'flag_1_18' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %flag_1_18, label %._crit_edge2.19, label %42" [intersect.cc:29]   --->   Operation 257 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.60ns)   --->   "br i1 %tmp_19, label %43, label %._crit_edge.20" [intersect.cc:25]   --->   Operation 258 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_23 : Operation 259 [1/1] (0.60ns)   --->   "br label %._crit_edge.20" [intersect.cc:28]   --->   Operation 259 'br' <Predicate = (!exitcond1 & tmp_19)> <Delay = 0.60>

State 24 <SV = 23> <Delay = 1.45>
ST_24 : Operation 260 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 260 'write' <Predicate = (!exitcond1 & tmp_s_8)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_24 : Operation 261 [1/1] (0.00ns)   --->   "%flag_1_19 = phi i1 [ true, %43 ], [ %flag_1_18, %._crit_edge2.19 ]"   --->   Operation 261 'phi' 'flag_1_19' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_24 : Operation 262 [1/1] (0.00ns)   --->   "br i1 %flag_1_19, label %._crit_edge2.20, label %44" [intersect.cc:29]   --->   Operation 262 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_24 : Operation 263 [1/1] (0.60ns)   --->   "br i1 %tmp_20, label %45, label %._crit_edge.21" [intersect.cc:25]   --->   Operation 263 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_24 : Operation 264 [1/1] (0.60ns)   --->   "br label %._crit_edge.21" [intersect.cc:28]   --->   Operation 264 'br' <Predicate = (!exitcond1 & tmp_20)> <Delay = 0.60>

State 25 <SV = 24> <Delay = 1.45>
ST_25 : Operation 265 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 265 'write' <Predicate = (!exitcond1 & !flag_1_s)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_25 : Operation 266 [1/1] (0.00ns)   --->   "br label %._crit_edge2.10" [intersect.cc:29]   --->   Operation 266 'br' <Predicate = (!exitcond1 & !flag_1_s)> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%flag_1_20 = phi i1 [ true, %45 ], [ %flag_1_19, %._crit_edge2.20 ]"   --->   Operation 267 'phi' 'flag_1_20' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %flag_1_20, label %._crit_edge2.21, label %46" [intersect.cc:29]   --->   Operation 268 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (0.60ns)   --->   "br i1 %tmp_21, label %47, label %._crit_edge.22" [intersect.cc:25]   --->   Operation 269 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_25 : Operation 270 [1/1] (0.60ns)   --->   "br label %._crit_edge.22" [intersect.cc:28]   --->   Operation 270 'br' <Predicate = (!exitcond1 & tmp_21)> <Delay = 0.60>

State 26 <SV = 25> <Delay = 1.45>
ST_26 : Operation 271 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 271 'write' <Predicate = (!exitcond1 & tmp_10)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%flag_1_21 = phi i1 [ true, %47 ], [ %flag_1_20, %._crit_edge2.21 ]"   --->   Operation 272 'phi' 'flag_1_21' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (0.00ns)   --->   "br i1 %flag_1_21, label %._crit_edge2.22, label %48" [intersect.cc:29]   --->   Operation 273 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_26 : Operation 274 [1/1] (0.60ns)   --->   "br i1 %tmp_22, label %49, label %._crit_edge.23" [intersect.cc:25]   --->   Operation 274 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_26 : Operation 275 [1/1] (0.60ns)   --->   "br label %._crit_edge.23" [intersect.cc:28]   --->   Operation 275 'br' <Predicate = (!exitcond1 & tmp_22)> <Delay = 0.60>

State 27 <SV = 26> <Delay = 1.45>
ST_27 : Operation 276 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 276 'write' <Predicate = (!exitcond1 & !flag_1_10)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_27 : Operation 277 [1/1] (0.00ns)   --->   "br label %._crit_edge2.11" [intersect.cc:29]   --->   Operation 277 'br' <Predicate = (!exitcond1 & !flag_1_10)> <Delay = 0.00>
ST_27 : Operation 278 [1/1] (0.00ns)   --->   "%flag_1_22 = phi i1 [ true, %49 ], [ %flag_1_21, %._crit_edge2.22 ]"   --->   Operation 278 'phi' 'flag_1_22' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_27 : Operation 279 [1/1] (0.00ns)   --->   "br i1 %flag_1_22, label %._crit_edge2.23, label %50" [intersect.cc:29]   --->   Operation 279 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_27 : Operation 280 [1/1] (0.60ns)   --->   "br i1 %tmp_23, label %51, label %._crit_edge.24" [intersect.cc:25]   --->   Operation 280 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_27 : Operation 281 [1/1] (0.60ns)   --->   "br label %._crit_edge.24" [intersect.cc:28]   --->   Operation 281 'br' <Predicate = (!exitcond1 & tmp_23)> <Delay = 0.60>

State 28 <SV = 27> <Delay = 1.45>
ST_28 : Operation 282 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 282 'write' <Predicate = (!exitcond1 & tmp_11)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_28 : Operation 283 [1/1] (0.00ns)   --->   "%flag_1_23 = phi i1 [ true, %51 ], [ %flag_1_22, %._crit_edge2.23 ]"   --->   Operation 283 'phi' 'flag_1_23' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_28 : Operation 284 [1/1] (0.00ns)   --->   "br i1 %flag_1_23, label %._crit_edge2.24, label %52" [intersect.cc:29]   --->   Operation 284 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_28 : Operation 285 [1/1] (0.60ns)   --->   "br i1 %tmp_24, label %53, label %._crit_edge.25" [intersect.cc:25]   --->   Operation 285 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_28 : Operation 286 [1/1] (0.60ns)   --->   "br label %._crit_edge.25" [intersect.cc:28]   --->   Operation 286 'br' <Predicate = (!exitcond1 & tmp_24)> <Delay = 0.60>

State 29 <SV = 28> <Delay = 1.45>
ST_29 : Operation 287 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 287 'write' <Predicate = (!exitcond1 & !flag_1_11)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_29 : Operation 288 [1/1] (0.00ns)   --->   "br label %._crit_edge2.12" [intersect.cc:29]   --->   Operation 288 'br' <Predicate = (!exitcond1 & !flag_1_11)> <Delay = 0.00>
ST_29 : Operation 289 [1/1] (0.00ns)   --->   "%flag_1_24 = phi i1 [ true, %53 ], [ %flag_1_23, %._crit_edge2.24 ]"   --->   Operation 289 'phi' 'flag_1_24' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_29 : Operation 290 [1/1] (0.00ns)   --->   "br i1 %flag_1_24, label %._crit_edge2.25, label %54" [intersect.cc:29]   --->   Operation 290 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_29 : Operation 291 [1/1] (0.60ns)   --->   "br i1 %tmp_25, label %55, label %._crit_edge.26" [intersect.cc:25]   --->   Operation 291 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_29 : Operation 292 [1/1] (0.60ns)   --->   "br label %._crit_edge.26" [intersect.cc:28]   --->   Operation 292 'br' <Predicate = (!exitcond1 & tmp_25)> <Delay = 0.60>

State 30 <SV = 29> <Delay = 1.45>
ST_30 : Operation 293 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 293 'write' <Predicate = (!exitcond1 & tmp_12)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_30 : Operation 294 [1/1] (0.00ns)   --->   "%flag_1_25 = phi i1 [ true, %55 ], [ %flag_1_24, %._crit_edge2.25 ]"   --->   Operation 294 'phi' 'flag_1_25' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_30 : Operation 295 [1/1] (0.00ns)   --->   "br i1 %flag_1_25, label %._crit_edge2.26, label %56" [intersect.cc:29]   --->   Operation 295 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_30 : Operation 296 [1/1] (0.60ns)   --->   "br i1 %tmp_26, label %57, label %._crit_edge.27" [intersect.cc:25]   --->   Operation 296 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_30 : Operation 297 [1/1] (0.60ns)   --->   "br label %._crit_edge.27" [intersect.cc:28]   --->   Operation 297 'br' <Predicate = (!exitcond1 & tmp_26)> <Delay = 0.60>

State 31 <SV = 30> <Delay = 1.45>
ST_31 : Operation 298 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 298 'write' <Predicate = (!exitcond1 & !flag_1_12)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_31 : Operation 299 [1/1] (0.00ns)   --->   "br label %._crit_edge2.13" [intersect.cc:29]   --->   Operation 299 'br' <Predicate = (!exitcond1 & !flag_1_12)> <Delay = 0.00>
ST_31 : Operation 300 [1/1] (0.00ns)   --->   "%flag_1_26 = phi i1 [ true, %57 ], [ %flag_1_25, %._crit_edge2.26 ]"   --->   Operation 300 'phi' 'flag_1_26' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_31 : Operation 301 [1/1] (0.00ns)   --->   "br i1 %flag_1_26, label %._crit_edge2.27, label %58" [intersect.cc:29]   --->   Operation 301 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_31 : Operation 302 [1/1] (0.60ns)   --->   "br i1 %tmp_27, label %59, label %._crit_edge.28" [intersect.cc:25]   --->   Operation 302 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_31 : Operation 303 [1/1] (0.60ns)   --->   "br label %._crit_edge.28" [intersect.cc:28]   --->   Operation 303 'br' <Predicate = (!exitcond1 & tmp_27)> <Delay = 0.60>

State 32 <SV = 31> <Delay = 1.45>
ST_32 : Operation 304 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 304 'write' <Predicate = (!exitcond1 & tmp_13)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_32 : Operation 305 [1/1] (0.00ns)   --->   "%flag_1_27 = phi i1 [ true, %59 ], [ %flag_1_26, %._crit_edge2.27 ]"   --->   Operation 305 'phi' 'flag_1_27' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_32 : Operation 306 [1/1] (0.00ns)   --->   "br i1 %flag_1_27, label %._crit_edge2.28, label %60" [intersect.cc:29]   --->   Operation 306 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_32 : Operation 307 [1/1] (0.60ns)   --->   "br i1 %tmp_28, label %61, label %._crit_edge.29" [intersect.cc:25]   --->   Operation 307 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_32 : Operation 308 [1/1] (0.60ns)   --->   "br label %._crit_edge.29" [intersect.cc:28]   --->   Operation 308 'br' <Predicate = (!exitcond1 & tmp_28)> <Delay = 0.60>

State 33 <SV = 32> <Delay = 1.45>
ST_33 : Operation 309 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 309 'write' <Predicate = (!exitcond1 & !flag_1_13)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_33 : Operation 310 [1/1] (0.00ns)   --->   "br label %._crit_edge2.14" [intersect.cc:29]   --->   Operation 310 'br' <Predicate = (!exitcond1 & !flag_1_13)> <Delay = 0.00>
ST_33 : Operation 311 [1/1] (0.00ns)   --->   "%flag_1_28 = phi i1 [ true, %61 ], [ %flag_1_27, %._crit_edge2.28 ]"   --->   Operation 311 'phi' 'flag_1_28' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_33 : Operation 312 [1/1] (0.00ns)   --->   "br i1 %flag_1_28, label %._crit_edge2.29, label %62" [intersect.cc:29]   --->   Operation 312 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_33 : Operation 313 [1/1] (0.60ns)   --->   "br i1 %tmp_29, label %63, label %._crit_edge.30" [intersect.cc:25]   --->   Operation 313 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_33 : Operation 314 [1/1] (0.60ns)   --->   "br label %._crit_edge.30" [intersect.cc:28]   --->   Operation 314 'br' <Predicate = (!exitcond1 & tmp_29)> <Delay = 0.60>

State 34 <SV = 33> <Delay = 1.45>
ST_34 : Operation 315 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 315 'write' <Predicate = (!exitcond1 & tmp_14)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_34 : Operation 316 [1/1] (0.00ns)   --->   "%flag_1_29 = phi i1 [ true, %63 ], [ %flag_1_28, %._crit_edge2.29 ]"   --->   Operation 316 'phi' 'flag_1_29' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 317 [1/1] (0.00ns)   --->   "br i1 %flag_1_29, label %._crit_edge2.30, label %64" [intersect.cc:29]   --->   Operation 317 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_34 : Operation 318 [1/1] (0.00ns)   --->   "br i1 %flag_1_29, label %._crit_edge2.31, label %65" [intersect.cc:29]   --->   Operation 318 'br' <Predicate = (!exitcond1 & !tmp_30)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 1.45>
ST_35 : Operation 319 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 319 'write' <Predicate = (!exitcond1 & !flag_1_14)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_35 : Operation 320 [1/1] (0.00ns)   --->   "br label %._crit_edge2.15" [intersect.cc:29]   --->   Operation 320 'br' <Predicate = (!exitcond1 & !flag_1_14)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 1.45>
ST_36 : Operation 321 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 321 'write' <Predicate = (!exitcond1 & tmp_15)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 37 <SV = 36> <Delay = 1.45>
ST_37 : Operation 322 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 322 'write' <Predicate = (!exitcond1 & !flag_1_15)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_37 : Operation 323 [1/1] (0.00ns)   --->   "br label %._crit_edge2.16" [intersect.cc:29]   --->   Operation 323 'br' <Predicate = (!exitcond1 & !flag_1_15)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 1.45>
ST_38 : Operation 324 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 324 'write' <Predicate = (!exitcond1 & tmp_16)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 39 <SV = 38> <Delay = 1.45>
ST_39 : Operation 325 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 325 'write' <Predicate = (!exitcond1 & !flag_1_16)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_39 : Operation 326 [1/1] (0.00ns)   --->   "br label %._crit_edge2.17" [intersect.cc:29]   --->   Operation 326 'br' <Predicate = (!exitcond1 & !flag_1_16)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 1.45>
ST_40 : Operation 327 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 327 'write' <Predicate = (!exitcond1 & tmp_17)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 41 <SV = 40> <Delay = 1.45>
ST_41 : Operation 328 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 328 'write' <Predicate = (!exitcond1 & !flag_1_17)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_41 : Operation 329 [1/1] (0.00ns)   --->   "br label %._crit_edge2.18" [intersect.cc:29]   --->   Operation 329 'br' <Predicate = (!exitcond1 & !flag_1_17)> <Delay = 0.00>

State 42 <SV = 41> <Delay = 1.45>
ST_42 : Operation 330 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 330 'write' <Predicate = (!exitcond1 & tmp_18)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 43 <SV = 42> <Delay = 1.45>
ST_43 : Operation 331 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 331 'write' <Predicate = (!exitcond1 & !flag_1_18)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_43 : Operation 332 [1/1] (0.00ns)   --->   "br label %._crit_edge2.19" [intersect.cc:29]   --->   Operation 332 'br' <Predicate = (!exitcond1 & !flag_1_18)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 1.45>
ST_44 : Operation 333 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 333 'write' <Predicate = (!exitcond1 & tmp_19)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 45 <SV = 44> <Delay = 1.45>
ST_45 : Operation 334 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 334 'write' <Predicate = (!exitcond1 & !flag_1_19)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_45 : Operation 335 [1/1] (0.00ns)   --->   "br label %._crit_edge2.20" [intersect.cc:29]   --->   Operation 335 'br' <Predicate = (!exitcond1 & !flag_1_19)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 1.45>
ST_46 : Operation 336 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 336 'write' <Predicate = (!exitcond1 & tmp_20)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 47 <SV = 46> <Delay = 1.45>
ST_47 : Operation 337 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 337 'write' <Predicate = (!exitcond1 & !flag_1_20)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_47 : Operation 338 [1/1] (0.00ns)   --->   "br label %._crit_edge2.21" [intersect.cc:29]   --->   Operation 338 'br' <Predicate = (!exitcond1 & !flag_1_20)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 1.45>
ST_48 : Operation 339 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 339 'write' <Predicate = (!exitcond1 & tmp_21)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 49 <SV = 48> <Delay = 1.45>
ST_49 : Operation 340 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 340 'write' <Predicate = (!exitcond1 & !flag_1_21)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_49 : Operation 341 [1/1] (0.00ns)   --->   "br label %._crit_edge2.22" [intersect.cc:29]   --->   Operation 341 'br' <Predicate = (!exitcond1 & !flag_1_21)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 1.45>
ST_50 : Operation 342 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 342 'write' <Predicate = (!exitcond1 & tmp_22)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 51 <SV = 50> <Delay = 1.45>
ST_51 : Operation 343 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 343 'write' <Predicate = (!exitcond1 & !flag_1_22)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_51 : Operation 344 [1/1] (0.00ns)   --->   "br label %._crit_edge2.23" [intersect.cc:29]   --->   Operation 344 'br' <Predicate = (!exitcond1 & !flag_1_22)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 1.45>
ST_52 : Operation 345 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 345 'write' <Predicate = (!exitcond1 & tmp_23)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 53 <SV = 52> <Delay = 1.45>
ST_53 : Operation 346 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 346 'write' <Predicate = (!exitcond1 & !flag_1_23)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_53 : Operation 347 [1/1] (0.00ns)   --->   "br label %._crit_edge2.24" [intersect.cc:29]   --->   Operation 347 'br' <Predicate = (!exitcond1 & !flag_1_23)> <Delay = 0.00>

State 54 <SV = 53> <Delay = 1.45>
ST_54 : Operation 348 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 348 'write' <Predicate = (!exitcond1 & tmp_24)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 55 <SV = 54> <Delay = 1.45>
ST_55 : Operation 349 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 349 'write' <Predicate = (!exitcond1 & !flag_1_24)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_55 : Operation 350 [1/1] (0.00ns)   --->   "br label %._crit_edge2.25" [intersect.cc:29]   --->   Operation 350 'br' <Predicate = (!exitcond1 & !flag_1_24)> <Delay = 0.00>

State 56 <SV = 55> <Delay = 1.45>
ST_56 : Operation 351 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 351 'write' <Predicate = (!exitcond1 & tmp_25)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 57 <SV = 56> <Delay = 1.45>
ST_57 : Operation 352 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 352 'write' <Predicate = (!exitcond1 & !flag_1_25)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_57 : Operation 353 [1/1] (0.00ns)   --->   "br label %._crit_edge2.26" [intersect.cc:29]   --->   Operation 353 'br' <Predicate = (!exitcond1 & !flag_1_25)> <Delay = 0.00>

State 58 <SV = 57> <Delay = 1.45>
ST_58 : Operation 354 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 354 'write' <Predicate = (!exitcond1 & tmp_26)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 59 <SV = 58> <Delay = 1.45>
ST_59 : Operation 355 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 355 'write' <Predicate = (!exitcond1 & !flag_1_26)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_59 : Operation 356 [1/1] (0.00ns)   --->   "br label %._crit_edge2.27" [intersect.cc:29]   --->   Operation 356 'br' <Predicate = (!exitcond1 & !flag_1_26)> <Delay = 0.00>

State 60 <SV = 59> <Delay = 1.45>
ST_60 : Operation 357 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 357 'write' <Predicate = (!exitcond1 & tmp_27)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 61 <SV = 60> <Delay = 1.45>
ST_61 : Operation 358 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 358 'write' <Predicate = (!exitcond1 & !flag_1_27)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_61 : Operation 359 [1/1] (0.00ns)   --->   "br label %._crit_edge2.28" [intersect.cc:29]   --->   Operation 359 'br' <Predicate = (!exitcond1 & !flag_1_27)> <Delay = 0.00>

State 62 <SV = 61> <Delay = 1.45>
ST_62 : Operation 360 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 360 'write' <Predicate = (!exitcond1 & tmp_28)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 63 <SV = 62> <Delay = 1.45>
ST_63 : Operation 361 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 361 'write' <Predicate = (!exitcond1 & !flag_1_28)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_63 : Operation 362 [1/1] (0.00ns)   --->   "br label %._crit_edge2.29" [intersect.cc:29]   --->   Operation 362 'br' <Predicate = (!exitcond1 & !flag_1_28)> <Delay = 0.00>

State 64 <SV = 63> <Delay = 1.45>
ST_64 : Operation 363 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 363 'write' <Predicate = (!exitcond1 & tmp_29)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

State 65 <SV = 64> <Delay = 1.45>
ST_65 : Operation 364 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 364 'write' <Predicate = (!flag_1_29)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_65 : Operation 365 [1/1] (0.00ns)   --->   "br label %._crit_edge2.30" [intersect.cc:29]   --->   Operation 365 'br' <Predicate = (!flag_1_29)> <Delay = 0.00>

State 66 <SV = 65> <Delay = 1.45>
ST_66 : Operation 366 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 -1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29]   --->   Operation 366 'write' <Predicate = (!flag_1_29 & !tmp_30)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_66 : Operation 367 [1/1] (0.00ns)   --->   "br label %._crit_edge2.31" [intersect.cc:29]   --->   Operation 367 'br' <Predicate = (!flag_1_29 & !tmp_30)> <Delay = 0.00>
ST_66 : Operation 368 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %i_out_stream_V, i32 %tmp_1)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27]   --->   Operation 368 'write' <Predicate = (tmp_30)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_66 : Operation 369 [1/1] (0.00ns)   --->   "br label %._crit_edge2.31"   --->   Operation 369 'br' <Predicate = (tmp_30)> <Delay = 0.00>

State 67 <SV = 2> <Delay = 0.00>
ST_67 : Operation 370 [1/1] (0.00ns)   --->   "ret void" [intersect.cc:32]   --->   Operation 370 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.417ns.

 <State 1>: 0.605ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', intersect.cc:20) [9]  (0.605 ns)

 <State 2>: 0.755ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', intersect.cc:20) [9]  (0 ns)
	'icmp' operation ('exitcond1', intersect.cc:20) [10]  (0.755 ns)

 <State 3>: 2.69ns
The critical path consists of the following:
	fifo read on port 'i_in_stream_V' (../hlslib/include/hlslib/Stream.h:223->../hlslib/include/hlslib/Stream.h:263->intersect.cc:22) [18]  (1.46 ns)
	'icmp' operation ('tmp_16', intersect.cc:25) [241]  (0.986 ns)
	blocking operation 0.249 ns on control path)

 <State 4>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [23]  (1.46 ns)

 <State 5>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [29]  (1.46 ns)

 <State 6>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [36]  (1.46 ns)

 <State 7>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [42]  (1.46 ns)

 <State 8>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [49]  (1.46 ns)

 <State 9>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [55]  (1.46 ns)

 <State 10>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [62]  (1.46 ns)

 <State 11>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [68]  (1.46 ns)

 <State 12>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [75]  (1.46 ns)

 <State 13>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [81]  (1.46 ns)

 <State 14>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [88]  (1.46 ns)

 <State 15>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [94]  (1.46 ns)

 <State 16>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [101]  (1.46 ns)

 <State 17>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [107]  (1.46 ns)

 <State 18>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [114]  (1.46 ns)

 <State 19>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [120]  (1.46 ns)

 <State 20>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [127]  (1.46 ns)

 <State 21>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [133]  (1.46 ns)

 <State 22>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [140]  (1.46 ns)

 <State 23>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [146]  (1.46 ns)

 <State 24>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [153]  (1.46 ns)

 <State 25>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [159]  (1.46 ns)

 <State 26>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [166]  (1.46 ns)

 <State 27>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [172]  (1.46 ns)

 <State 28>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [179]  (1.46 ns)

 <State 29>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [185]  (1.46 ns)

 <State 30>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [192]  (1.46 ns)

 <State 31>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [198]  (1.46 ns)

 <State 32>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [205]  (1.46 ns)

 <State 33>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [211]  (1.46 ns)

 <State 34>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [218]  (1.46 ns)

 <State 35>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [224]  (1.46 ns)

 <State 36>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [231]  (1.46 ns)

 <State 37>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [237]  (1.46 ns)

 <State 38>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [244]  (1.46 ns)

 <State 39>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [250]  (1.46 ns)

 <State 40>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [257]  (1.46 ns)

 <State 41>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [263]  (1.46 ns)

 <State 42>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [270]  (1.46 ns)

 <State 43>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [276]  (1.46 ns)

 <State 44>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [283]  (1.46 ns)

 <State 45>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [289]  (1.46 ns)

 <State 46>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [296]  (1.46 ns)

 <State 47>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [302]  (1.46 ns)

 <State 48>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [309]  (1.46 ns)

 <State 49>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [315]  (1.46 ns)

 <State 50>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [322]  (1.46 ns)

 <State 51>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [328]  (1.46 ns)

 <State 52>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [335]  (1.46 ns)

 <State 53>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [341]  (1.46 ns)

 <State 54>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [348]  (1.46 ns)

 <State 55>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [354]  (1.46 ns)

 <State 56>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [361]  (1.46 ns)

 <State 57>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [367]  (1.46 ns)

 <State 58>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [374]  (1.46 ns)

 <State 59>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [380]  (1.46 ns)

 <State 60>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [387]  (1.46 ns)

 <State 61>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [393]  (1.46 ns)

 <State 62>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [400]  (1.46 ns)

 <State 63>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [406]  (1.46 ns)

 <State 64>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:27) [413]  (1.46 ns)

 <State 65>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [419]  (1.46 ns)

 <State 66>: 1.46ns
The critical path consists of the following:
	fifo write on port 'i_out_stream_V' (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:29) [428]  (1.46 ns)

 <State 67>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
