<stg><name>sigmoid<ap_fixed,ap_fixed<16,6,5,3,0>,sigmoid_config9></name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_34:0  %data_V_read_1 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %data_V_read)

]]></Node>
<StgValue><ssdm name="data_V_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_34:4  %tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %data_V_read_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="8">
<![CDATA[
hls_label_34:5  %sext_ln166 = sext i8 %tmp_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln166"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_34:6  %xor_ln167 = xor i10 %sext_ln166, -512

]]></Node>
<StgValue><ssdm name="xor_ln167"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="10">
<![CDATA[
hls_label_34:7  %zext_ln170 = zext i10 %xor_ln167 to i64

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_34:8  %sigmoid_table1_addr = getelementptr [1024 x i10]* @sigmoid_table1, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="sigmoid_table1_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10">
<![CDATA[
hls_label_34:9  %p_Val2_s = load i10* %sigmoid_table1_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_34:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_34:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln156"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_34:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10">
<![CDATA[
hls_label_34:9  %p_Val2_s = load i10* %sigmoid_table1_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="10">
<![CDATA[
hls_label_34:10  %zext_ln703 = zext i10 %p_Val2_s to i16

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_34:11  call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_V, i16 %zext_ln703)

]]></Node>
<StgValue><ssdm name="write_ln170"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0">
<![CDATA[
hls_label_34:12  ret void

]]></Node>
<StgValue><ssdm name="ret_ln172"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
