// Seed: 1473770170
module module_0 (
    output wire id_0,
    output supply0 id_1,
    output uwire id_2
    , id_9,
    input tri0 id_3,
    output tri id_4,
    input wand id_5,
    output tri0 id_6,
    input uwire id_7
);
  assign id_0 = id_7;
  wire id_10;
  wire id_11, id_12;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply1 id_3,
    output tri id_4,
    input wor id_5,
    input tri1 id_6,
    output tri id_7,
    input supply0 id_8,
    output supply0 id_9,
    input wor id_10,
    output wire id_11,
    input wand id_12,
    output tri id_13,
    input uwire id_14,
    output uwire id_15,
    input wor id_16,
    input wor id_17,
    output wand id_18
);
  assign id_13.id_8 = id_10;
  module_0(
      id_4, id_18, id_7, id_5, id_0, id_3, id_4, id_14
  );
endmodule
