12:19:57 INFO  : Registering command handlers for SDK TCF services
12:19:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Project6_test\Project6_test\Project6_test.sdk\temp_xsdb_launch_script.tcl
12:20:01 INFO  : XSCT server has started successfully.
12:20:01 INFO  : Successfully done setting XSCT server connection channel  
12:20:09 INFO  : Successfully done setting SDK workspace  
12:20:09 INFO  : Processing command line option -hwspec C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf.
13:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
13:59:38 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
13:59:56 INFO  : 'fpga -state' command is executed.
13:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
13:59:56 INFO  : 'jtag frequency' command is executed.
13:59:56 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:59:56 INFO  : Context for 'APU' is selected.
13:59:56 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:59:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:56 INFO  : Context for 'APU' is selected.
13:59:56 INFO  : 'stop' command is executed.
13:59:56 INFO  : 'ps7_init' command is executed.
13:59:56 INFO  : 'ps7_post_config' command is executed.
13:59:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:59:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:57 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:57 INFO  : Memory regions updated for context APU
13:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:57 INFO  : 'con' command is executed.
13:59:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

13:59:57 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:01:02 INFO  : Disconnected from the channel tcfchan#1.
14:01:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:01:03 INFO  : 'fpga -state' command is executed.
14:01:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:01:03 INFO  : 'jtag frequency' command is executed.
14:01:03 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:03 INFO  : Context for 'APU' is selected.
14:01:05 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:01:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:05 INFO  : Context for 'APU' is selected.
14:01:05 INFO  : 'stop' command is executed.
14:01:05 INFO  : 'ps7_init' command is executed.
14:01:05 INFO  : 'ps7_post_config' command is executed.
14:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:05 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:05 INFO  : Memory regions updated for context APU
14:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:06 INFO  : 'con' command is executed.
14:01:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:01:06 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:11:21 INFO  : Disconnected from the channel tcfchan#2.
14:11:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:11:22 INFO  : 'fpga -state' command is executed.
14:11:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:22 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:11:22 INFO  : 'jtag frequency' command is executed.
14:11:22 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:22 INFO  : Context for 'APU' is selected.
14:11:24 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:11:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:24 INFO  : Context for 'APU' is selected.
14:11:24 INFO  : 'stop' command is executed.
14:11:25 INFO  : 'ps7_init' command is executed.
14:11:25 INFO  : 'ps7_post_config' command is executed.
14:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:25 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:25 INFO  : Memory regions updated for context APU
14:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:25 INFO  : 'con' command is executed.
14:11:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:11:25 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:12:06 INFO  : Disconnected from the channel tcfchan#3.
14:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:12:07 INFO  : 'fpga -state' command is executed.
14:12:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:12:07 INFO  : 'jtag frequency' command is executed.
14:12:07 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:07 INFO  : Context for 'APU' is selected.
14:12:09 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:09 INFO  : Context for 'APU' is selected.
14:12:09 INFO  : 'stop' command is executed.
14:12:10 INFO  : 'ps7_init' command is executed.
14:12:10 INFO  : 'ps7_post_config' command is executed.
14:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:10 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:10 INFO  : Memory regions updated for context APU
14:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:10 INFO  : 'con' command is executed.
14:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:12:10 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:24:06 INFO  : Disconnected from the channel tcfchan#4.
14:24:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:24:07 INFO  : 'fpga -state' command is executed.
14:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:07 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:24:07 INFO  : 'jtag frequency' command is executed.
14:24:07 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:07 INFO  : Context for 'APU' is selected.
14:24:09 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:24:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:09 INFO  : Context for 'APU' is selected.
14:24:09 INFO  : 'stop' command is executed.
14:24:10 INFO  : 'ps7_init' command is executed.
14:24:10 INFO  : 'ps7_post_config' command is executed.
14:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:10 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:10 INFO  : Memory regions updated for context APU
14:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:10 INFO  : 'con' command is executed.
14:24:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:24:10 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:39:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619030337385,  Project:1619021623829
14:39:11 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:39:15 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:39:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:39:21 INFO  : 
14:39:21 INFO  : Updating hardware inferred compiler options for vga_test2.
14:39:41 INFO  : Clearing existing target manager status.
14:39:41 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:39:41 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:39:42 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:39:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:39:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:40:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:40:59 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:41:04 INFO  : Disconnected from the channel tcfchan#5.
14:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:41:05 INFO  : 'fpga -state' command is executed.
14:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:41:05 INFO  : 'jtag frequency' command is executed.
14:41:05 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:05 INFO  : Context for 'APU' is selected.
14:41:05 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:05 INFO  : Context for 'APU' is selected.
14:41:05 INFO  : 'stop' command is executed.
14:41:07 INFO  : 'ps7_init' command is executed.
14:41:07 INFO  : 'ps7_post_config' command is executed.
14:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:09 ERROR : Memory write error at 0x100000. AP transaction timeout
14:41:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

14:41:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:41:16 INFO  : 'fpga -state' command is executed.
14:41:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:41:16 INFO  : 'jtag frequency' command is executed.
14:41:16 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:16 INFO  : Context for 'APU' is selected.
14:41:16 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:41:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:16 INFO  : Context for 'APU' is selected.
14:41:16 INFO  : 'stop' command is executed.
14:41:16 ERROR : AP transaction error, DAP status f0000021
14:41:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:41:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:41:29 INFO  : 'fpga -state' command is executed.
14:41:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:41:33 INFO  : 'jtag frequency' command is executed.
14:41:33 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:33 INFO  : Context for 'APU' is selected.
14:41:33 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:33 INFO  : Context for 'APU' is selected.
14:41:33 INFO  : 'stop' command is executed.
14:41:33 INFO  : 'ps7_init' command is executed.
14:41:33 INFO  : 'ps7_post_config' command is executed.
14:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:34 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:34 INFO  : Memory regions updated for context APU
14:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:34 INFO  : 'con' command is executed.
14:41:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:41:34 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:43:22 INFO  : Disconnected from the channel tcfchan#6.
14:43:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:43:23 INFO  : 'fpga -state' command is executed.
14:43:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:24 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:43:24 INFO  : 'jtag frequency' command is executed.
14:43:24 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:24 INFO  : Context for 'APU' is selected.
14:43:26 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:43:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:26 INFO  : Context for 'APU' is selected.
14:43:27 INFO  : 'stop' command is executed.
14:43:28 INFO  : 'ps7_init' command is executed.
14:43:28 INFO  : 'ps7_post_config' command is executed.
14:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:30 ERROR : Memory write error at 0x100000. AP transaction timeout
14:43:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

14:45:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:45:08 INFO  : 'fpga -state' command is executed.
14:45:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:09 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:45:09 INFO  : 'jtag frequency' command is executed.
14:45:09 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:09 INFO  : Context for 'APU' is selected.
14:45:09 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:09 INFO  : Context for 'APU' is selected.
14:45:09 INFO  : 'stop' command is executed.
14:45:09 ERROR : AP transaction error, DAP status f0000021
14:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:45:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:45:15 INFO  : 'fpga -state' command is executed.
14:45:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:16 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:45:16 INFO  : 'jtag frequency' command is executed.
14:45:16 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:16 INFO  : Context for 'APU' is selected.
14:45:16 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:16 INFO  : Context for 'APU' is selected.
14:45:17 INFO  : 'stop' command is executed.
14:45:17 ERROR : AP transaction error, DAP status f0000021
14:45:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:45:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:45:21 INFO  : 'fpga -state' command is executed.
14:45:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:23 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:45:23 INFO  : 'jtag frequency' command is executed.
14:45:23 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:23 INFO  : Context for 'APU' is selected.
14:45:23 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:23 INFO  : Context for 'APU' is selected.
14:45:23 INFO  : 'stop' command is executed.
14:45:23 ERROR : AP transaction error, DAP status f0000021
14:45:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:45:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:45:29 INFO  : 'fpga -state' command is executed.
14:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:45:32 INFO  : 'jtag frequency' command is executed.
14:45:32 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:32 INFO  : Context for 'APU' is selected.
14:45:32 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:32 INFO  : Context for 'APU' is selected.
14:45:32 INFO  : 'stop' command is executed.
14:45:32 ERROR : AP transaction error, DAP status f0000021
14:45:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:46:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:46:33 INFO  : 'fpga -state' command is executed.
14:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:46:35 INFO  : 'jtag frequency' command is executed.
14:46:35 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:35 INFO  : Context for 'APU' is selected.
14:46:35 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:46:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:35 INFO  : Context for 'APU' is selected.
14:46:36 INFO  : 'stop' command is executed.
14:46:36 INFO  : 'ps7_init' command is executed.
14:46:36 INFO  : 'ps7_post_config' command is executed.
14:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:36 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:36 INFO  : Memory regions updated for context APU
14:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:36 INFO  : 'con' command is executed.
14:46:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:46:36 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:46:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:47:00 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:47:06 INFO  : Disconnected from the channel tcfchan#7.
14:47:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:47:07 INFO  : 'fpga -state' command is executed.
14:47:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:08 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:47:08 INFO  : 'jtag frequency' command is executed.
14:47:08 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:08 INFO  : Context for 'APU' is selected.
14:47:08 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:47:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:08 INFO  : Context for 'APU' is selected.
14:47:08 INFO  : 'stop' command is executed.
14:47:08 INFO  : 'ps7_init' command is executed.
14:47:08 INFO  : 'ps7_post_config' command is executed.
14:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:08 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:09 INFO  : Memory regions updated for context APU
14:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:09 INFO  : 'con' command is executed.
14:47:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:47:09 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:04:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619031829209,  Project:1619030337385
15:04:36 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:04:40 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:04:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:04:45 INFO  : 
15:04:46 INFO  : Updating hardware inferred compiler options for vga_test2.
15:04:46 INFO  : Clearing existing target manager status.
15:04:46 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
15:04:46 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
15:04:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:04:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:06:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:06:10 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:17 INFO  : Disconnected from the channel tcfchan#8.
15:06:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:06:18 INFO  : 'fpga -state' command is executed.
15:06:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:18 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:06:18 INFO  : 'jtag frequency' command is executed.
15:06:18 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:18 INFO  : Context for 'APU' is selected.
15:06:18 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:06:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:18 INFO  : Context for 'APU' is selected.
15:06:18 INFO  : 'stop' command is executed.
15:06:19 INFO  : 'ps7_init' command is executed.
15:06:19 INFO  : 'ps7_post_config' command is executed.
15:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:19 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:19 INFO  : Memory regions updated for context APU
15:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:19 INFO  : 'con' command is executed.
15:06:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:06:19 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:13:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:13:47 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:13:55 INFO  : Disconnected from the channel tcfchan#9.
15:13:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:13:56 INFO  : 'fpga -state' command is executed.
15:13:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:56 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:13:56 INFO  : 'jtag frequency' command is executed.
15:13:56 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:56 INFO  : Context for 'APU' is selected.
15:13:56 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:13:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:56 INFO  : Context for 'APU' is selected.
15:13:56 INFO  : 'stop' command is executed.
15:13:57 INFO  : 'ps7_init' command is executed.
15:13:57 INFO  : 'ps7_post_config' command is executed.
15:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:57 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:57 INFO  : Memory regions updated for context APU
15:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:57 INFO  : 'con' command is executed.
15:13:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:13:57 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
09:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:14:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:14:15 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:20:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619097549859,  Project:1619031829209
09:20:48 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:20:51 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:20:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:21:00 INFO  : 
09:21:00 INFO  : Updating hardware inferred compiler options for vga_test2.
09:21:00 INFO  : Clearing existing target manager status.
09:21:00 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
09:21:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:21:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:28:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:28:31 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:28:37 INFO  : Disconnected from the channel tcfchan#10.
09:28:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
09:28:39 INFO  : 'fpga -state' command is executed.
09:28:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:39 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
09:28:39 INFO  : 'jtag frequency' command is executed.
09:28:39 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:28:39 INFO  : Context for 'APU' is selected.
09:28:39 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:28:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:28:39 INFO  : Context for 'APU' is selected.
09:28:39 INFO  : 'stop' command is executed.
09:28:39 INFO  : 'ps7_init' command is executed.
09:28:39 INFO  : 'ps7_post_config' command is executed.
09:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:39 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:28:39 INFO  : 'configparams force-mem-access 0' command is executed.
09:28:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

09:28:39 INFO  : Memory regions updated for context APU
09:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:28:40 INFO  : 'con' command is executed.
09:28:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

09:28:40 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:03:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:03:40 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:03:49 INFO  : Disconnected from the channel tcfchan#11.
10:03:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:03:50 INFO  : 'fpga -state' command is executed.
10:03:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:03:51 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:03:51 INFO  : 'jtag frequency' command is executed.
10:03:51 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:03:51 INFO  : Context for 'APU' is selected.
10:03:51 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:03:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:03:51 INFO  : Context for 'APU' is selected.
10:03:51 INFO  : 'stop' command is executed.
10:03:51 INFO  : 'ps7_init' command is executed.
10:03:51 INFO  : 'ps7_post_config' command is executed.
10:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:51 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:03:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:03:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:03:51 INFO  : Memory regions updated for context APU
10:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:03:51 INFO  : 'con' command is executed.
10:03:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:03:51 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:07:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:07:33 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:07:41 INFO  : Disconnected from the channel tcfchan#12.
10:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:07:42 INFO  : 'fpga -state' command is executed.
10:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:07:42 INFO  : 'jtag frequency' command is executed.
10:07:42 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:07:42 INFO  : Context for 'APU' is selected.
10:07:42 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:07:42 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:42 INFO  : Context for 'APU' is selected.
10:07:42 INFO  : 'stop' command is executed.
10:07:43 INFO  : 'ps7_init' command is executed.
10:07:43 INFO  : 'ps7_post_config' command is executed.
10:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:43 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:43 INFO  : Memory regions updated for context APU
10:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:43 INFO  : 'con' command is executed.
10:07:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:07:43 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:08:04 INFO  : Disconnected from the channel tcfchan#13.
10:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:08:05 INFO  : 'fpga -state' command is executed.
10:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:05 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:08:05 INFO  : 'jtag frequency' command is executed.
10:08:05 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:08:05 INFO  : Context for 'APU' is selected.
10:08:05 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:08:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:05 INFO  : Context for 'APU' is selected.
10:08:05 INFO  : 'stop' command is executed.
10:08:06 INFO  : 'ps7_init' command is executed.
10:08:06 INFO  : 'ps7_post_config' command is executed.
10:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:06 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:06 INFO  : Memory regions updated for context APU
10:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:06 INFO  : 'con' command is executed.
10:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:08:06 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:14:33 INFO  : Disconnected from the channel tcfchan#14.
10:14:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:14:35 INFO  : 'fpga -state' command is executed.
10:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:35 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:14:35 INFO  : 'jtag frequency' command is executed.
10:14:35 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:14:35 INFO  : Context for 'APU' is selected.
10:14:35 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:14:35 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:35 INFO  : Context for 'APU' is selected.
10:14:35 INFO  : 'stop' command is executed.
10:14:35 INFO  : 'ps7_init' command is executed.
10:14:35 INFO  : 'ps7_post_config' command is executed.
10:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:35 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:14:35 INFO  : 'configparams force-mem-access 0' command is executed.
10:14:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:14:36 INFO  : Memory regions updated for context APU
10:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:36 INFO  : 'con' command is executed.
10:14:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:14:36 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:14:45 INFO  : Disconnected from the channel tcfchan#15.
10:14:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:14:46 INFO  : 'fpga -state' command is executed.
10:14:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:47 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:14:47 INFO  : 'jtag frequency' command is executed.
10:14:47 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:14:47 INFO  : Context for 'APU' is selected.
10:14:47 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:14:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:47 INFO  : Context for 'APU' is selected.
10:14:47 INFO  : 'stop' command is executed.
10:14:48 INFO  : 'ps7_init' command is executed.
10:14:48 INFO  : 'ps7_post_config' command is executed.
10:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:51 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
10:14:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

10:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:15:04 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:15:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:15:10 INFO  : 'fpga -state' command is executed.
10:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:15:10 INFO  : 'jtag frequency' command is executed.
10:15:10 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:15:10 INFO  : Context for 'APU' is selected.
10:15:10 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:15:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:10 INFO  : Context for 'APU' is selected.
10:15:10 INFO  : 'stop' command is executed.
10:15:10 INFO  : 'ps7_init' command is executed.
10:15:10 INFO  : 'ps7_post_config' command is executed.
10:15:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:11 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:11 INFO  : Memory regions updated for context APU
10:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:11 INFO  : 'con' command is executed.
10:15:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:15:11 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:15:25 INFO  : Disconnected from the channel tcfchan#16.
10:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:15:26 INFO  : 'fpga -state' command is executed.
10:15:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:26 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:15:26 INFO  : 'jtag frequency' command is executed.
10:15:26 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:15:26 INFO  : Context for 'APU' is selected.
10:15:26 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:15:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:26 INFO  : Context for 'APU' is selected.
10:15:27 INFO  : 'stop' command is executed.
10:15:28 INFO  : 'ps7_init' command is executed.
10:15:28 INFO  : 'ps7_post_config' command is executed.
10:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:30 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
10:15:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

10:15:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:15:45 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:15:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:15:48 INFO  : 'fpga -state' command is executed.
10:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:48 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:15:48 INFO  : 'jtag frequency' command is executed.
10:15:48 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:15:48 INFO  : Context for 'APU' is selected.
10:15:48 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:15:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:49 INFO  : Context for 'APU' is selected.
10:15:49 INFO  : 'stop' command is executed.
10:15:49 INFO  : 'ps7_init' command is executed.
10:15:49 INFO  : 'ps7_post_config' command is executed.
10:15:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:15:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:51 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:15:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:51 INFO  : Memory regions updated for context APU
10:15:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:15:51 INFO  : 'con' command is executed.
10:15:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:15:51 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:16:14 INFO  : Disconnected from the channel tcfchan#17.
10:16:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:16:15 INFO  : 'fpga -state' command is executed.
10:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:16:15 INFO  : 'jtag frequency' command is executed.
10:16:15 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:16:16 INFO  : Context for 'APU' is selected.
10:16:16 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:16:16 INFO  : Context for 'APU' is selected.
10:16:16 INFO  : 'stop' command is executed.
10:16:16 INFO  : 'ps7_init' command is executed.
10:16:16 INFO  : 'ps7_post_config' command is executed.
10:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:16 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:16:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:16:16 INFO  : Memory regions updated for context APU
10:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:16 INFO  : 'con' command is executed.
10:16:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:16:16 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:16:30 INFO  : Disconnected from the channel tcfchan#18.
10:16:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:16:31 INFO  : 'fpga -state' command is executed.
10:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:31 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:16:31 INFO  : 'jtag frequency' command is executed.
10:16:31 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:16:31 INFO  : Context for 'APU' is selected.
10:16:31 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:16:31 INFO  : Context for 'APU' is selected.
10:16:32 INFO  : 'stop' command is executed.
10:16:32 INFO  : 'ps7_init' command is executed.
10:16:32 INFO  : 'ps7_post_config' command is executed.
10:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:32 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:16:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:16:32 INFO  : Memory regions updated for context APU
10:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:32 INFO  : 'con' command is executed.
10:16:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:16:32 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:18:14 INFO  : Disconnected from the channel tcfchan#19.
10:18:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:18:15 INFO  : 'fpga -state' command is executed.
10:18:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:15 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:18:15 INFO  : 'jtag frequency' command is executed.
10:18:15 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:18:15 INFO  : Context for 'APU' is selected.
10:18:15 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:18:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:15 INFO  : Context for 'APU' is selected.
10:18:15 INFO  : 'stop' command is executed.
10:18:17 INFO  : 'ps7_init' command is executed.
10:18:17 INFO  : 'ps7_post_config' command is executed.
10:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:19 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
10:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

10:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:18:35 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:18:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:18:38 INFO  : 'fpga -state' command is executed.
10:18:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:38 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
10:18:38 INFO  : 'jtag frequency' command is executed.
10:18:38 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:18:38 INFO  : Context for 'APU' is selected.
10:18:38 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:18:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:38 INFO  : Context for 'APU' is selected.
10:18:38 INFO  : 'stop' command is executed.
10:18:38 INFO  : 'ps7_init' command is executed.
10:18:38 INFO  : 'ps7_post_config' command is executed.
10:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:39 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:18:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:39 INFO  : Memory regions updated for context APU
10:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:18:39 INFO  : 'con' command is executed.
10:18:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

10:18:39 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
10:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:32:59 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:33:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:33:15 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:33:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
10:33:27 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:24:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619104950269,  Project:1619097549859
11:24:02 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:24:05 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:24:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:24:11 INFO  : 
11:24:11 INFO  : Updating hardware inferred compiler options for vga_test2.
11:24:11 INFO  : Clearing existing target manager status.
11:24:11 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
11:24:12 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
11:24:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:24:13 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:59:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
13:59:48 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:03:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:03:31 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:03:39 INFO  : Disconnected from the channel tcfchan#20.
14:03:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:03:40 INFO  : 'fpga -state' command is executed.
14:03:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:41 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:03:41 INFO  : 'jtag frequency' command is executed.
14:03:41 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:41 INFO  : Context for 'APU' is selected.
14:03:41 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:03:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:41 INFO  : Context for 'APU' is selected.
14:03:41 INFO  : 'stop' command is executed.
14:03:42 INFO  : 'ps7_init' command is executed.
14:03:42 INFO  : 'ps7_post_config' command is executed.
14:03:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:45 ERROR : Memory write error at 0x100000. AP transaction timeout
14:03:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

14:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:03:55 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:05:01 INFO  : 'fpga -state' command is executed.
14:05:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:05:01 INFO  : 'jtag frequency' command is executed.
14:05:01 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:05:01 INFO  : Context for 'APU' is selected.
14:05:01 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:05:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:01 INFO  : Context for 'APU' is selected.
14:05:01 INFO  : 'stop' command is executed.
14:05:02 INFO  : 'ps7_init' command is executed.
14:05:02 INFO  : 'ps7_post_config' command is executed.
14:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:02 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:02 INFO  : Memory regions updated for context APU
14:05:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:02 INFO  : 'con' command is executed.
14:05:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:05:02 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:05:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:05:10 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:05:17 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:06:42 INFO  : Disconnected from the channel tcfchan#21.
14:06:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:06:43 INFO  : 'fpga -state' command is executed.
14:06:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:06:44 INFO  : 'jtag frequency' command is executed.
14:06:44 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:06:44 INFO  : Context for 'APU' is selected.
14:06:44 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:06:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:44 INFO  : Context for 'APU' is selected.
14:06:44 INFO  : 'stop' command is executed.
14:06:45 INFO  : 'ps7_init' command is executed.
14:06:45 INFO  : 'ps7_post_config' command is executed.
14:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:48 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
14:06:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
----------------End of Script----------------

14:07:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:07:09 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:19:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619115568296,  Project:1619104950269
14:19:47 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:19:49 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:19:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:19:55 INFO  : 
14:19:55 INFO  : Updating hardware inferred compiler options for vga_test2.
14:19:55 INFO  : Clearing existing target manager status.
14:19:55 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:19:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:19:57 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:20:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:20:29 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619116245663,  Project:1619115568296
14:31:07 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:31:10 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:31:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:31:16 INFO  : 
14:31:16 INFO  : Updating hardware inferred compiler options for vga_test2.
14:31:16 INFO  : Clearing existing target manager status.
14:31:16 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:31:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:31:18 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:31:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:31:48 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:31:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:32:01 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:32:07 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:32:13 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:32:33 INFO  : 'fpga -state' command is executed.
14:32:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:33 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:32:33 INFO  : 'jtag frequency' command is executed.
14:32:33 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:33 INFO  : Context for 'APU' is selected.
14:32:33 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:32:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:33 INFO  : Context for 'APU' is selected.
14:32:34 INFO  : 'stop' command is executed.
14:32:34 INFO  : 'ps7_init' command is executed.
14:32:34 INFO  : 'ps7_post_config' command is executed.
14:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:34 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:34 INFO  : Memory regions updated for context APU
14:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:34 INFO  : 'con' command is executed.
14:32:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:32:34 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:53:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619117407327,  Project:1619116245663
14:53:18 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:53:48 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:53:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:53:54 INFO  : 
14:53:55 INFO  : Updating hardware inferred compiler options for vga_test2.
14:53:55 INFO  : Clearing existing target manager status.
14:53:55 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:53:55 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:53:58 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:53:59 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:04:53 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:02 INFO  : Disconnected from the channel tcfchan#22.
15:05:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:05:03 INFO  : 'fpga -state' command is executed.
15:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:05:03 INFO  : 'jtag frequency' command is executed.
15:05:03 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:03 INFO  : Context for 'APU' is selected.
15:05:03 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:05:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:03 INFO  : Context for 'APU' is selected.
15:05:03 INFO  : 'stop' command is executed.
15:05:04 INFO  : 'ps7_init' command is executed.
15:05:04 INFO  : 'ps7_post_config' command is executed.
15:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:04 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:04 INFO  : Memory regions updated for context APU
15:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:04 INFO  : 'con' command is executed.
15:05:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:05:04 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:05:24 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:05:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:05:37 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:06:57 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:10:02 INFO  : Disconnected from the channel tcfchan#23.
15:10:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:10:03 INFO  : 'fpga -state' command is executed.
15:10:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:10:03 INFO  : 'jtag frequency' command is executed.
15:10:03 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:03 INFO  : Context for 'APU' is selected.
15:10:03 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:03 INFO  : Context for 'APU' is selected.
15:10:03 INFO  : 'stop' command is executed.
15:10:03 INFO  : 'ps7_init' command is executed.
15:10:03 INFO  : 'ps7_post_config' command is executed.
15:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:04 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:04 INFO  : Memory regions updated for context APU
15:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:04 INFO  : 'con' command is executed.
15:10:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:10:04 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
15:10:16 INFO  : Disconnected from the channel tcfchan#24.
15:10:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
15:10:17 INFO  : 'fpga -state' command is executed.
15:10:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
15:10:17 INFO  : 'jtag frequency' command is executed.
15:10:17 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:17 INFO  : Context for 'APU' is selected.
15:10:17 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:10:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:17 INFO  : Context for 'APU' is selected.
15:10:17 INFO  : 'stop' command is executed.
15:10:17 INFO  : 'ps7_init' command is executed.
15:10:17 INFO  : 'ps7_post_config' command is executed.
15:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:18 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:18 INFO  : Memory regions updated for context APU
15:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:18 INFO  : 'con' command is executed.
15:10:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

15:10:18 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
16:58:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619125101922,  Project:1619117407327
16:58:42 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:58:44 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:58:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:58:52 INFO  : 
16:58:53 INFO  : Updating hardware inferred compiler options for vga_test2.
16:58:53 INFO  : Clearing existing target manager status.
16:58:53 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
16:58:53 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
16:58:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:58:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
16:59:34 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619125743922,  Project:1619125101922
17:09:15 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:09:17 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:09:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:09:23 INFO  : 
17:09:23 INFO  : Updating hardware inferred compiler options for vga_test2.
17:09:24 INFO  : Clearing existing target manager status.
17:09:24 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
17:09:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:09:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:09:57 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:18:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619126239414,  Project:1619125743922
17:18:22 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:18:40 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:18:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:18:45 INFO  : 
17:18:46 INFO  : Updating hardware inferred compiler options for vga_test2.
17:18:49 INFO  : Clearing existing target manager status.
17:18:49 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
17:18:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:18:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:19:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:19:16 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:19:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:19:21 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:19:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:19:25 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:41:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619127680031,  Project:1619126239414
17:41:40 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:41:52 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:41:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:41:57 INFO  : 
17:41:58 INFO  : Updating hardware inferred compiler options for vga_test2.
17:41:58 INFO  : Clearing existing target manager status.
17:41:58 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
17:41:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:42:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:42:01 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:42:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
17:42:30 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:01:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1619200148888,  Project:1619127680031
14:01:08 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:01:09 INFO  : Copied contents of C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:01:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:01:17 INFO  : 
14:01:18 INFO  : Updating hardware inferred compiler options for vga_test2.
14:04:04 INFO  : Clearing existing target manager status.
14:04:04 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:04:05 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:04:05 INFO  : Closing and re-opening the MSS file of ther project vga_test2_bsp
14:04:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:04:07 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:11:40 INFO  : Disconnected from the channel tcfchan#25.
14:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:11:41 INFO  : 'fpga -state' command is executed.
14:11:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:11:49 INFO  : 'jtag frequency' command is executed.
14:11:49 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:49 INFO  : Context for 'APU' is selected.
14:11:49 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:11:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:49 INFO  : Context for 'APU' is selected.
14:11:49 INFO  : 'stop' command is executed.
14:11:49 INFO  : 'ps7_init' command is executed.
14:11:49 INFO  : 'ps7_post_config' command is executed.
14:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:50 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:50 INFO  : Memory regions updated for context APU
14:11:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:50 INFO  : 'con' command is executed.
14:11:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:11:50 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:12:08 INFO  : Disconnected from the channel tcfchan#26.
14:12:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:12:09 INFO  : 'fpga -state' command is executed.
14:12:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:12:10 INFO  : 'jtag frequency' command is executed.
14:12:10 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:10 INFO  : Context for 'APU' is selected.
14:12:10 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:12:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:10 INFO  : Context for 'APU' is selected.
14:12:10 INFO  : 'stop' command is executed.
14:12:11 INFO  : 'ps7_init' command is executed.
14:12:11 INFO  : 'ps7_post_config' command is executed.
14:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:11 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:11 INFO  : Memory regions updated for context APU
14:12:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:11 INFO  : 'con' command is executed.
14:12:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:12:11 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:14:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:14:11 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:14:15 INFO  : Disconnected from the channel tcfchan#27.
14:14:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:14:16 INFO  : 'fpga -state' command is executed.
14:14:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:17 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:14:17 INFO  : 'jtag frequency' command is executed.
14:14:17 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:17 INFO  : Context for 'APU' is selected.
14:14:17 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:17 INFO  : Context for 'APU' is selected.
14:14:17 INFO  : 'stop' command is executed.
14:14:17 INFO  : 'ps7_init' command is executed.
14:14:17 INFO  : 'ps7_post_config' command is executed.
14:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:17 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:17 INFO  : Memory regions updated for context APU
14:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:18 INFO  : 'con' command is executed.
14:14:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:14:18 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:14:34 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:15:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:15:53 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:16:00 INFO  : Disconnected from the channel tcfchan#28.
14:16:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:16:01 INFO  : 'fpga -state' command is executed.
14:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:01 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:16:01 INFO  : 'jtag frequency' command is executed.
14:16:01 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:01 INFO  : Context for 'APU' is selected.
14:16:01 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:01 INFO  : Context for 'APU' is selected.
14:16:01 INFO  : 'stop' command is executed.
14:16:02 INFO  : 'ps7_init' command is executed.
14:16:02 INFO  : 'ps7_post_config' command is executed.
14:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:02 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:02 INFO  : Memory regions updated for context APU
14:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:02 INFO  : 'con' command is executed.
14:16:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:16:02 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:16:18 INFO  : Disconnected from the channel tcfchan#29.
14:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:16:19 INFO  : 'fpga -state' command is executed.
14:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:19 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:16:19 INFO  : 'jtag frequency' command is executed.
14:16:19 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:19 INFO  : Context for 'APU' is selected.
14:16:19 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:19 INFO  : Context for 'APU' is selected.
14:16:19 INFO  : 'stop' command is executed.
14:16:20 INFO  : 'ps7_init' command is executed.
14:16:20 INFO  : 'ps7_post_config' command is executed.
14:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:20 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:20 INFO  : Memory regions updated for context APU
14:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:20 INFO  : 'con' command is executed.
14:16:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:16:20 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:16:51 INFO  : Disconnected from the channel tcfchan#30.
14:16:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:16:52 INFO  : 'fpga -state' command is executed.
14:16:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:16:52 INFO  : 'jtag frequency' command is executed.
14:16:52 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:52 INFO  : Context for 'APU' is selected.
14:16:52 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:16:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:52 INFO  : Context for 'APU' is selected.
14:16:52 INFO  : 'stop' command is executed.
14:16:52 INFO  : 'ps7_init' command is executed.
14:16:52 INFO  : 'ps7_post_config' command is executed.
14:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:53 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:53 INFO  : Memory regions updated for context APU
14:16:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:53 INFO  : 'con' command is executed.
14:16:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:16:53 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:17:30 INFO  : Disconnected from the channel tcfchan#31.
14:17:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:17:32 INFO  : 'fpga -state' command is executed.
14:17:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:17:32 INFO  : 'jtag frequency' command is executed.
14:17:32 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:32 INFO  : Context for 'APU' is selected.
14:17:32 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:17:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:32 INFO  : Context for 'APU' is selected.
14:17:32 INFO  : 'stop' command is executed.
14:17:32 INFO  : 'ps7_init' command is executed.
14:17:32 INFO  : 'ps7_post_config' command is executed.
14:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:33 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:33 INFO  : Memory regions updated for context APU
14:17:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:33 INFO  : 'con' command is executed.
14:17:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:17:33 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:17:56 INFO  : Disconnected from the channel tcfchan#32.
14:17:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:17:57 INFO  : 'fpga -state' command is executed.
14:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:57 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:17:57 INFO  : 'jtag frequency' command is executed.
14:17:57 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:57 INFO  : Context for 'APU' is selected.
14:17:57 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:17:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:57 INFO  : Context for 'APU' is selected.
14:17:58 INFO  : 'stop' command is executed.
14:17:58 INFO  : 'ps7_init' command is executed.
14:17:58 INFO  : 'ps7_post_config' command is executed.
14:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:58 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:58 INFO  : Memory regions updated for context APU
14:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:58 INFO  : 'con' command is executed.
14:17:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:17:58 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:18:41 INFO  : Disconnected from the channel tcfchan#33.
14:18:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:18:42 INFO  : 'fpga -state' command is executed.
14:18:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:42 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:18:42 INFO  : 'jtag frequency' command is executed.
14:18:42 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:42 INFO  : Context for 'APU' is selected.
14:18:42 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:18:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:42 INFO  : Context for 'APU' is selected.
14:18:42 INFO  : 'stop' command is executed.
14:18:42 INFO  : 'ps7_init' command is executed.
14:18:42 INFO  : 'ps7_post_config' command is executed.
14:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:43 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:43 INFO  : Memory regions updated for context APU
14:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:43 INFO  : 'con' command is executed.
14:18:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:18:43 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:19:09 INFO  : Disconnected from the channel tcfchan#34.
14:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:19:11 INFO  : 'fpga -state' command is executed.
14:19:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:11 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:19:11 INFO  : 'jtag frequency' command is executed.
14:19:11 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:11 INFO  : Context for 'APU' is selected.
14:19:11 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:19:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:11 INFO  : Context for 'APU' is selected.
14:19:11 INFO  : 'stop' command is executed.
14:19:11 INFO  : 'ps7_init' command is executed.
14:19:11 INFO  : 'ps7_post_config' command is executed.
14:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:11 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:11 INFO  : Memory regions updated for context APU
14:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:12 INFO  : 'con' command is executed.
14:19:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:19:12 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:20:57 INFO  : Disconnected from the channel tcfchan#35.
14:20:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:20:58 INFO  : 'fpga -state' command is executed.
14:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:59 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:20:59 INFO  : 'jtag frequency' command is executed.
14:20:59 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:59 INFO  : Context for 'APU' is selected.
14:20:59 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:20:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:59 INFO  : Context for 'APU' is selected.
14:20:59 INFO  : 'stop' command is executed.
14:20:59 INFO  : 'ps7_init' command is executed.
14:20:59 INFO  : 'ps7_post_config' command is executed.
14:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:59 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:59 INFO  : Memory regions updated for context APU
14:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:00 INFO  : 'con' command is executed.
14:21:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:21:00 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:21:50 INFO  : Disconnected from the channel tcfchan#36.
14:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:21:51 INFO  : 'fpga -state' command is executed.
14:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:52 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:21:52 INFO  : 'jtag frequency' command is executed.
14:21:52 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:52 INFO  : Context for 'APU' is selected.
14:21:52 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:52 INFO  : Context for 'APU' is selected.
14:21:52 INFO  : 'stop' command is executed.
14:21:52 INFO  : 'ps7_init' command is executed.
14:21:52 INFO  : 'ps7_post_config' command is executed.
14:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:52 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:52 INFO  : Memory regions updated for context APU
14:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:53 INFO  : 'con' command is executed.
14:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:21:53 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:22:30 INFO  : Disconnected from the channel tcfchan#37.
14:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:22:32 INFO  : 'fpga -state' command is executed.
14:22:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:32 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:22:32 INFO  : 'jtag frequency' command is executed.
14:22:32 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:32 INFO  : Context for 'APU' is selected.
14:22:32 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:22:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:32 INFO  : Context for 'APU' is selected.
14:22:32 INFO  : 'stop' command is executed.
14:22:32 INFO  : 'ps7_init' command is executed.
14:22:32 INFO  : 'ps7_post_config' command is executed.
14:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:32 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:33 INFO  : Memory regions updated for context APU
14:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:33 INFO  : 'con' command is executed.
14:22:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:22:33 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:22:48 INFO  : Disconnected from the channel tcfchan#38.
14:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:22:49 INFO  : 'fpga -state' command is executed.
14:22:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:49 INFO  : Jtag cable 'Digilent Cora Z7 - 7010 210370AD5263A' is selected.
14:22:49 INFO  : 'jtag frequency' command is executed.
14:22:49 INFO  : Sourcing of 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:49 INFO  : Context for 'APU' is selected.
14:22:49 INFO  : Hardware design information is loaded from 'C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:22:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:49 INFO  : Context for 'APU' is selected.
14:22:49 INFO  : 'stop' command is executed.
14:22:50 INFO  : 'ps7_init' command is executed.
14:22:50 INFO  : 'ps7_post_config' command is executed.
14:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:50 INFO  : The application 'C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
loadhw -hw C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
dow C:/Project6_test/Project6_test/Project6_test.sdk/vga_test2/Debug/vga_test2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:50 INFO  : Memory regions updated for context APU
14:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:50 INFO  : 'con' command is executed.
14:22:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A"} -index 0
con
----------------End of Script----------------

14:22:50 INFO  : Launch script is exported to file 'C:\Project6_test\Project6_test\Project6_test.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vga_test2.elf_on_local.tcl'
14:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7010 210370AD5263A" && level==0} -index 1' command is executed.
14:41:37 INFO  : FPGA configured successfully with bitstream "C:/Project6_test/Project6_test/Project6_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
