#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec 18 23:36:45 2021
# Process ID: 7584
# Current directory: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1
# Command line: vivado -log kv260_phigent_heimdallr_v_frmbuf_wr_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source kv260_phigent_heimdallr_v_frmbuf_wr_0_0.tcl
# Log file: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.vds
# Journal file: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source kv260_phigent_heimdallr_v_frmbuf_wr_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/hw_platform/ipcache'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:vcu:1.2'. The one found in IP location '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/hw_platform/iprepo/ip/vcu_v1_2' will take precedence over the same IP in the Xilinx installed IP.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'liyunzhi' on host 'liyunzhi-ThinkPad-X1' (Linux_x86_64 version 5.4.0-91-generic) on Sat Dec 18 23:37:12 CST 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1'
Sourcing Tcl script '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project kv260_phigent_heimdallr_v_frmbuf_wr_0_0 
INFO: [HLS 200-10] Creating and opening project '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0'.
INFO: [HLS 200-1510] Running: set_top v_frmbuf_wr 
INFO: [HLS 200-1510] Running: open_solution prj 
INFO: [HLS 200-10] Creating and opening solution '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2lv-c 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/v_frmbuf_wr_config.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/v_frmbuf_wr_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls -I /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 3.333 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_flush_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=false 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix kv260_phigent_heimdallr_v_frmbuf_wr_0_0_ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 200.679 MB.
INFO: [HLS 200-10] Analyzing design file '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' ... 
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_core.h:598:9
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_core.h:699:9
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_haar.h:192:43
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:53:55
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:54:9
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:54:31
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:57:55
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:58:9
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:58:31
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:94:33
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:96:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:97:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:98:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:99:38
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:105:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:106:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:107:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:108:23
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:115:34
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:116:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:118:34
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:119:38
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:119:9
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:238:38
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_core.h:598:9
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_core.h:699:9
WARNING: [HLS 207-4610] the argument to '__builtin_assume' has side effects that will be discarded: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_io.h:162:23
WARNING: [HLS 207-4610] the argument to '__builtin_assume' has side effects that will be discarded: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_io.h:228:23
WARNING: [HLS 207-5301] unused parameter 'p0': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:116:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:116:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:116:87
WARNING: [HLS 207-5301] unused parameter 'p0': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:130:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:130:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:130:87
WARNING: [HLS 207-5301] unused parameter 'p0': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:144:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:144:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:144:87
WARNING: [HLS 207-5301] unused parameter 'p0': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:174:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:174:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:174:87
WARNING: [HLS 207-5301] unused parameter 'val': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:183:44
WARNING: [HLS 207-5301] unused parameter 'p0': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:183:65
WARNING: [HLS 207-5301] unused parameter 'p1': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:183:75
WARNING: [HLS 207-5301] unused parameter 'p2': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:183:85
WARNING: [HLS 207-5301] unused parameter 'src': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:192:31
WARNING: [HLS 207-5301] unused parameter 'p0': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:192:65
WARNING: [HLS 207-5301] unused parameter 'p1': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:192:75
WARNING: [HLS 207-5301] unused parameter 'p2': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:192:85
WARNING: [HLS 207-5301] unused parameter 'val': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:201:44
WARNING: [HLS 207-5301] unused parameter 'p2': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:201:85
WARNING: [HLS 207-5301] unused parameter 'p0': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:215:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:215:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:215:87
WARNING: [HLS 207-5301] unused parameter 'p0': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:226:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:226:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:226:87
WARNING: [HLS 207-5301] unused parameter 'p0': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:237:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:237:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:237:87
WARNING: [HLS 207-5301] unused parameter 'p1': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:248:78
WARNING: [HLS 207-5301] unused parameter 'p2': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:248:89
WARNING: [HLS 207-5301] unused parameter 'p0': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:261:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:261:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:261:87
WARNING: [HLS 207-5301] unused parameter 'p1': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:289:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:289:87
WARNING: [HLS 207-5301] unused parameter 'sqsum': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_arithm.h:319:54
WARNING: [HLS 207-5301] unused parameter 'cast': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_imgproc.h:278:27
WARNING: [HLS 207-5541] unknown HLS pragma ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_imgproc.h:1157:9
WARNING: [HLS 207-5301] unused parameter 'flags': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_undistort.h:163:39
WARNING: [HLS 207-4610] the argument to '__builtin_assume' has side effects that will be discarded: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_undistort.h:380:35
WARNING: [HLS 207-5301] unused parameter 'x': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_undistort.h:435:24
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_video_haar.h:192:43
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:53:55
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:54:9
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:54:31
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:57:55
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:58:9
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:58:31
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:94:33
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:96:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:97:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:98:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:99:38
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:105:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:106:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:107:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:108:23
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:115:34
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:116:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:118:34
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:119:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:238:38
WARNING: [HLS 207-5301] unused parameter 'WidthInPix': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:280:32
WARNING: [HLS 207-5301] unused parameter 'StrideInBytes': /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:282:32
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 62.1 seconds. CPU system time: 1.75 seconds. Elapsed time: 62.88 seconds; current allocated memory: 208.195 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'STREAM_PLANES::STREAM_PLANES()' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h:191:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'STREAM_PLANES::STREAM_PLANES()' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h:191:9)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>&)' into 'hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<48, ap_uint<8> >(ap_uint<48>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<48, ap_uint<8> >(hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<6, ap_uint<8> >, 0>::write(hls::Scalar<6, ap_uint<8> > const&)' into 'hls::stream<hls::Scalar<6, ap_uint<8> >, 0>::operator<<(hls::Scalar<6, ap_uint<8> > const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<6, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:186:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:262:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<6, ap_uint<8> >, 0>::operator<<(hls::Scalar<6, ap_uint<8> > const&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:255:17)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<48, ap_uint<8> >(hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:241:21)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<48, ap_uint<8> >(hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:240:21)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<48, ap_uint<8> >(hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:239:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:222:32)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:203:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<6, ap_uint<8> >, 0>::read(hls::Scalar<6, ap_uint<8> >&)' into 'hls::stream<hls::Scalar<6, ap_uint<8> >, 0>::operator>>(hls::Scalar<6, ap_uint<8> >&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'hls::stream<ap_uint<128>, 0>::operator<<(ap_uint<128> const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<6, ap_uint<8> >::Scalar()' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<8> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:288:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::operator<<(ap_uint<128> const&)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<8> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:500:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::operator<<(ap_uint<128> const&)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<8> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:497:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<6, ap_uint<8> >, 0>::operator>>(hls::Scalar<6, ap_uint<8> >&)' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<8> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:488:64)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read(ap_uint<128>&)' into 'hls::stream<ap_uint<128>, 0>::operator>>(ap_uint<128>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::operator>>(ap_uint<128>&)' into 'Bytes2AXIMMvideo(STREAM_PLANES&, ap_uint<128>*&, ap_uint<128>*&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:1001:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::operator>>(ap_uint<128>&)' into 'Bytes2AXIMMvideo(STREAM_PLANES&, ap_uint<128>*&, ap_uint<128>*&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:1012:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<6, ap_uint<8> >, 0>::stream()' into 'FrmbufWrHlsDataFlow(hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>&, HW_STRUCT_REG&, unsigned short&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&)' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:47:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:186:21)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:288:21)
INFO: [HLS 214-241] Aggregating maxi variable 'frm_buffer2' with non-compact mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'frm_buffer' with non-compact mode in 128-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_998_1'(/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:998:20) has been inferred on port 'mm_video'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:998:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_1008_2'(/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:1008:32) has been inferred on port 'mm_video'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:1008:32)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i48.s_class.hls::Scalars' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<48>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<6, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<8> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'MultiPixStream2Bytes(hls::stream<hls::Scalar<6, ap_uint<8> >, 0>&, STREAM_PLANES&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.23 seconds. CPU system time: 0.4 seconds. Elapsed time: 6.73 seconds; current allocated memory: 208.805 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.808 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 217.434 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 228.499 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_483_1' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:476) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:185) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_486_2' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:476) in function 'MultiPixStream2Bytes' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_489_3' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:475) in function 'MultiPixStream2Bytes' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_232_1' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:232) in function 'AXIvideo2MultiPixStream' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_234_2' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:234) in function 'AXIvideo2MultiPixStream' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:288) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:186) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'img' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:47) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'FrmbufWrHlsDataFlow' (/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/.autopilot/db/v_frmbuf_wr.cpp:47:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'AXIvideo2MultiPixStream'
	 'MultiPixStream2Bytes'
	 'Bytes2AXIMMvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 262.184 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 380.329 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_frmbuf_wr' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 380.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 380.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 380.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 380.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 381.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 381.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 381.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 381.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 382.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 382.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_483_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_483_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 10, loop 'VITIS_LOOP_483_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 383.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 383.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 384.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 384.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_998_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_998_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 384.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 384.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1008_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1008_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 385.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln998) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 385.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 386.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FrmbufWrHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_frm_buffer_c_channel (from entry_proc_U0 to Bytes2AXIMMvideo_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_frm_buffer2_c_channel (from entry_proc_U0 to Bytes2AXIMMvideo_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO stride_c_channel (from entry_proc_U0 to Bytes2AXIMMvideo_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 387.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 387.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 387.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 387.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 388.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 388.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 388.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 389.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 390.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 391.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_483_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_483_1' pipeline 'VITIS_LOOP_483_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_483_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 394.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 397.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1' pipeline 'VITIS_LOOP_998_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1/m_axi_mm_video_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1/m_axi_mm_video_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1/m_axi_mm_video_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1/m_axi_mm_video_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1/m_axi_mm_video_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1/m_axi_mm_video_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1/m_axi_mm_video_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1/m_axi_mm_video_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1/m_axi_mm_video_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1/m_axi_mm_video_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1/m_axi_mm_video_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1/m_axi_mm_video_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1/m_axi_mm_video_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 399.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2' pipeline 'VITIS_LOOP_1008_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2/m_axi_mm_video_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2/m_axi_mm_video_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2/m_axi_mm_video_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2/m_axi_mm_video_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2/m_axi_mm_video_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2/m_axi_mm_video_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2/m_axi_mm_video_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2/m_axi_mm_video_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2/m_axi_mm_video_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2/m_axi_mm_video_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2/m_axi_mm_video_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2/m_axi_mm_video_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2/m_axi_mm_video_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 400.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_12ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 404.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FrmbufWrHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FrmbufWrHlsDataFlow/m_axi_mm_video_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FrmbufWrHlsDataFlow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 407.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/mm_video' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/stride' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/video_format' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/frm_buffer2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_frmbuf_wr' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'width', 'height', 'stride', 'video_format', 'frm_buffer', 'frm_buffer2' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_3ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_frmbuf_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 409.235 MB.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer_c_channel_U(kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer2_c_channel_U(kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'WidthInBytes_c9_channel_U(kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stride_c_channel_U(kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'video_format_c11_channel_U(kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_U(kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c10_U(kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane0_U(kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w128_d480_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane1_U(kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w128_d480_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'WidthInBytes_c_U(kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w15_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c_U(kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'video_format_c_U(kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_BYTES_PER_PIXEL' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MEMORY2LIVE' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 413.781 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.63 seconds; current allocated memory: 419.830 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_frmbuf_wr with prefix kv260_phigent_heimdallr_v_frmbuf_wr_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_frmbuf_wr with prefix kv260_phigent_heimdallr_v_frmbuf_wr_0_0_.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 82.88 seconds. CPU system time: 2.49 seconds. Elapsed time: 84.54 seconds; current allocated memory: 419.816 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -vendor xilinx.com -library ip -version 2.2 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Dec 18 23:39:03 2021...
INFO: [HLS 200-802] Generated output file kv260_phigent_heimdallr_v_frmbuf_wr_0_0/prj/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 27.26 seconds. CPU system time: 1.37 seconds. Elapsed time: 26.96 seconds; current allocated memory: 422.851 MB.
INFO: [HLS 200-112] Total CPU user time: 114.91 seconds. Total CPU system time: 4.73 seconds. Total elapsed time: 115.27 seconds; peak allocated memory: 419.830 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Dec 18 23:39:07 2021...
compile_c: Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 2546.160 ; gain = 0.000 ; free physical = 2205 ; free virtual = 5539
Command: synth_design -top kv260_phigent_heimdallr_v_frmbuf_wr_0_0 -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8956
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.910 ; gain = 46.746 ; free physical = 151 ; free virtual = 3479
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/synth/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr.v:12]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_BYTES_PER_PIXEL' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_BYTES_PER_PIXEL.v:6]
INFO: [Synth 8-3876] $readmem data file './kv260_phigent_heimdallr_v_frmbuf_wr_0_0_BYTES_PER_PIXEL.dat' is read successfully [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_BYTES_PER_PIXEL.v:22]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_BYTES_PER_PIXEL' (1#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_BYTES_PER_PIXEL.v:6]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MEMORY2LIVE' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MEMORY2LIVE.v:6]
INFO: [Synth 8-3876] $readmem data file './kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MEMORY2LIVE.dat' is read successfully [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MEMORY2LIVE.v:22]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MEMORY2LIVE' (2#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MEMORY2LIVE.v:6]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_entry_proc' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_entry_proc' (3#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init' (4#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (5#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (6#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (7#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_reg_unsigned_short_s' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_reg_unsigned_short_s' (8#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream' (9#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MultiPixStream2Bytes' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_483_1' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_483_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_483_1' (10#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_483_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MultiPixStream2Bytes' (11#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_Bytes2AXIMMvideo' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_Bytes2AXIMMvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1' (12#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_998_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2' (13#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1008_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0' (14#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1' (15#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_Bytes2AXIMMvideo' (16#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_Bytes2AXIMMvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w32_d3_S' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w32_d3_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w32_d3_S_shiftReg' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w32_d3_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w32_d3_S_shiftReg' (17#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w32_d3_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w32_d3_S' (18#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w32_d3_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w15_d2_S' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w15_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w15_d2_S_shiftReg' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w15_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w15_d2_S_shiftReg' (19#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w15_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w15_d2_S' (20#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w15_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w16_d3_S' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w16_d3_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w16_d3_S_shiftReg' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w16_d3_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w16_d3_S_shiftReg' (21#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w16_d3_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w16_d3_S' (22#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w16_d3_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w6_d2_S' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w6_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w6_d2_S_shiftReg' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w6_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w6_d2_S_shiftReg' (23#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w6_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w6_d2_S' (24#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w6_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w48_d2_S' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w48_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w48_d2_S_shiftReg' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w48_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w48_d2_S_shiftReg' (25#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w48_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w48_d2_S' (26#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w48_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w12_d2_S' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w12_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w12_d2_S_shiftReg' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w12_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w12_d2_S_shiftReg' (27#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w12_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w12_d2_S' (28#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w12_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w128_d480_B' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w128_d480_B.v:51]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w128_d480_B_ram' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w128_d480_B.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w128_d480_B_ram' (29#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w128_d480_B.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w128_d480_B' (30#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w128_d480_B.v:51]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow' (31#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_CTRL_s_axi' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_CTRL_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_CTRL_s_axi.v:242]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_CTRL_s_axi' (32#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_write' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:1672]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_fifo' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_fifo' (33#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:324]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice' (34#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized0' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized0' (34#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_buffer' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:591]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_buffer' (35#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:539]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized1' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized1' (35#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized2' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized2' (35#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_write' (36#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:1672]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_read' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:941]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_buffer__parameterized0' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:591]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_buffer__parameterized0' (36#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:539]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:324]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0' (36#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized3' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized3' (36#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_read' (37#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:941]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_throttle' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:719]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:324]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1' (37#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized4' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized4' (37#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized5' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_fifo__parameterized5' (37#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_throttle' (38#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:719]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi' (39#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mul_12ns_3ns_15_1_1' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mul_12ns_3ns_15_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mul_12ns_3ns_15_1_1' (40#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mul_12ns_3ns_15_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_regslice_both' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_regslice_both' (41#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_regslice_both__parameterized0' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_regslice_both__parameterized0' (41#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_regslice_both__parameterized1' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_regslice_both__parameterized1' (41#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr' (42#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/hdl/verilog/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr.v:12]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_AWID' of module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/synth/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_AWUSER' of module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/synth/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_WID' of module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/synth/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_WUSER' of module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/synth/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_ARID' of module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/synth/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_ARUSER' of module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/synth/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_RID' of module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/synth/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_RUSER' of module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/synth/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_BID' of module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/synth/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_BUSER' of module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/synth/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.v:269]
WARNING: [Synth 8-7023] instance 'inst' of module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr' has 74 connections declared, but only 64 given [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/synth/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.v:269]
INFO: [Synth 8-6155] done synthesizing module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0' (43#1) [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/synth/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2853.457 ; gain = 151.293 ; free physical = 1637 ; free virtual = 3350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2868.301 ; gain = 166.137 ; free physical = 1506 ; free virtual = 3281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2868.301 ; gain = 166.137 ; free physical = 1506 ; free virtual = 3281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2868.301 ; gain = 0.000 ; free physical = 1500 ; free virtual = 3310
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3098.488 ; gain = 24.750 ; free physical = 2576 ; free virtual = 4530
Finished Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.gen/sources_1/bd/kv260_phigent_heimdallr/ip/kv260_phigent_heimdallr_v_frmbuf_wr_0_0/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.488 ; gain = 0.000 ; free physical = 2569 ; free virtual = 4524
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3106.426 ; gain = 7.938 ; free physical = 2519 ; free virtual = 4475
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3106.426 ; gain = 404.262 ; free physical = 2264 ; free virtual = 4290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3106.426 ; gain = 404.262 ; free physical = 2264 ; free virtual = 4290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3106.426 ; gain = 404.262 ; free physical = 2263 ; free virtual = 4289
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mm_video_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 3106.426 ; gain = 404.262 ; free physical = 3182 ; free virtual = 5700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 9     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 11    
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	              220 Bit    Registers := 1     
	              145 Bit    Registers := 1     
	              144 Bit    Registers := 3     
	              131 Bit    Registers := 3     
	              130 Bit    Registers := 2     
	              128 Bit    Registers := 6     
	               64 Bit    Registers := 6     
	               48 Bit    Registers := 9     
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 19    
	               28 Bit    Registers := 2     
	               20 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 6     
	               12 Bit    Registers := 24    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 79    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 210   
+---RAMs : 
	              59K Bit	(479 X 128 bit)          RAMs := 2     
	              32K Bit	(256 X 131 bit)          RAMs := 1     
	               9K Bit	(64 X 144 bit)          RAMs := 1     
+---Muxes : 
	   3 Input  220 Bit        Muxes := 1     
	   2 Input  220 Bit        Muxes := 1     
	 221 Input  220 Bit        Muxes := 1     
	   2 Input  144 Bit        Muxes := 1     
	   2 Input  131 Bit        Muxes := 1     
	   2 Input  130 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 1     
	   2 Input  117 Bit        Muxes := 1     
	   2 Input  115 Bit        Muxes := 1     
	   2 Input  113 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 6     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 18    
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 58    
	   4 Input    8 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 11    
	   2 Input    5 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 18    
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 72    
	   3 Input    2 Bit        Muxes := 12    
	   5 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 236   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16ns_12ns_32ns_32_4_1_U95/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_mac_muladd_16ns_12ns_32ns_32_4_1_DSP48_0_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 3106.426 ; gain = 404.262 ; free physical = 1800 ; free virtual = 4462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------------------------------------+------------+---------------+----------------+
|Module Name                                             | RTL Object | Depth x Width | Implemented As | 
+--------------------------------------------------------+------------+---------------+----------------+
|kv260_phigent_heimdallr_v_frmbuf_wr_0_0_BYTES_PER_PIXEL | p_0_out    | 64x3          | LUT            | 
|kv260_phigent_heimdallr_v_frmbuf_wr_0_0_MEMORY2LIVE     | p_0_out    | 64x3          | LUT            | 
|kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr     | p_0_out    | 64x3          | LUT            | 
|kv260_phigent_heimdallr_v_frmbuf_wr_0_0_v_frmbuf_wr     | p_0_out    | 64x3          | LUT            | 
+--------------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------+--------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                         | RTL Object                                                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------+--------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/grp_FrmbufWrHlsDataFlow_fu_154 | bytePlanes_plane0_U/U_kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w128_d480_B_ram/mem_reg | 479 x 128(READ_FIRST)  | W |   | 479 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|inst/grp_FrmbufWrHlsDataFlow_fu_154 | bytePlanes_plane1_U/U_kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w128_d480_B_ram/mem_reg | 479 x 128(READ_FIRST)  | W |   | 479 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|inst/mm_video_m_axi_U               | bus_write/buff_wdata/mem_reg                                                               | 64 x 144(READ_FIRST)   | W |   | 64 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
+------------------------------------+--------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below)
+---------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                              | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|kv260_phigent_heimdallr_v_frmbuf_wr_0_0_Bytes2AXIMMvideo | (C+(A2*B2)')' | 27     | 18     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
+---------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 3414.770 ; gain = 712.605 ; free physical = 1591 ; free virtual = 4270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 3496.543 ; gain = 794.379 ; free physical = 989 ; free virtual = 3593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------+--------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                         | RTL Object                                                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------+--------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/grp_FrmbufWrHlsDataFlow_fu_154 | bytePlanes_plane0_U/U_kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w128_d480_B_ram/mem_reg | 479 x 128(READ_FIRST)  | W |   | 479 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|inst/grp_FrmbufWrHlsDataFlow_fu_154 | bytePlanes_plane1_U/U_kv260_phigent_heimdallr_v_frmbuf_wr_0_0_fifo_w128_d480_B_ram/mem_reg | 479 x 128(READ_FIRST)  | W |   | 479 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|inst/mm_video_m_axi_U               | bus_write/buff_wdata/mem_reg                                                               | 64 x 144(READ_FIRST)   | W |   | 64 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
+------------------------------------+--------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/mm_video_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/mm_video_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 3504.551 ; gain = 802.387 ; free physical = 721 ; free virtual = 3329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 3504.551 ; gain = 802.387 ; free physical = 515 ; free virtual = 3130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 3504.551 ; gain = 802.387 ; free physical = 513 ; free virtual = 3128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3504.551 ; gain = 802.387 ; free physical = 445 ; free virtual = 3073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3504.551 ; gain = 802.387 ; free physical = 440 ; free virtual = 3068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3504.551 ; gain = 802.387 ; free physical = 435 ; free virtual = 3051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3504.551 ; gain = 802.387 ; free physical = 432 ; free virtual = 3047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[104]   | 8      | 8          | 0      | 32      | 16     | 8      | 0      | 
|dsrl__3     | mem_reg[104]   | 64     | 64         | 0      | 256     | 128    | 64     | 0      | 
|dsrl__4     | mem_reg[2]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[104]   | 2      | 2          | 0      | 8       | 4      | 2      | 0      | 
|dsrl__6     | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[3]     | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[15]    | 145    | 145        | 145    | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    49|
|2     |DSP_ALU         |     1|
|3     |DSP_A_B_DATA    |     1|
|4     |DSP_C_DATA      |     1|
|5     |DSP_MULTIPLIER  |     1|
|6     |DSP_M_DATA      |     1|
|7     |DSP_OUTPUT      |     1|
|8     |DSP_PREADD      |     1|
|9     |DSP_PREADD_DATA |     1|
|10    |LUT1            |    48|
|11    |LUT2            |   206|
|12    |LUT3            |   738|
|13    |LUT4            |   511|
|14    |LUT5            |   302|
|15    |LUT6            |   649|
|16    |MUXF7           |    88|
|17    |MUXF8           |    44|
|18    |RAMB36E2        |     6|
|20    |SRL16E          |   252|
|21    |SRLC32E         |   176|
|22    |FDRE            |  3331|
|23    |FDSE            |    36|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3504.551 ; gain = 802.387 ; free physical = 429 ; free virtual = 3045
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 3504.551 ; gain = 564.262 ; free physical = 457 ; free virtual = 3072
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3504.559 ; gain = 802.387 ; free physical = 457 ; free virtual = 3072
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3504.559 ; gain = 0.000 ; free physical = 706 ; free virtual = 3323
INFO: [Netlist 29-17] Analyzing 182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3553.410 ; gain = 0.000 ; free physical = 2090 ; free virtual = 4704
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 

Synth Design complete, checksum: 4145600
INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:45 . Memory (MB): peak = 3553.410 ; gain = 1007.250 ; free physical = 1717 ; free virtual = 4332
INFO: [Common 17-1381] The checkpoint '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kv260_phigent_heimdallr_v_frmbuf_wr_0_0, cache-ID = 85084d9177e70e7b
INFO: [Common 17-1381] The checkpoint '/home/liyunzhi/phigent_new/kv260_phigent_heimdallr/prj/prj.runs/kv260_phigent_heimdallr_v_frmbuf_wr_0_0_synth_1/kv260_phigent_heimdallr_v_frmbuf_wr_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kv260_phigent_heimdallr_v_frmbuf_wr_0_0_utilization_synth.rpt -pb kv260_phigent_heimdallr_v_frmbuf_wr_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 18 23:40:58 2021...
