\hypertarget{classVerilogVisitor}{}\doxysection{Verilog\+Visitor Class Reference}
\label{classVerilogVisitor}\index{VerilogVisitor@{VerilogVisitor}}


Inheritance diagram for Verilog\+Visitor\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=233pt]{classVerilogVisitor__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for Verilog\+Visitor\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=233pt]{classVerilogVisitor__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classVerilogVisitor_a07962458227ef299f00697f477d49feb}\label{classVerilogVisitor_a07962458227ef299f00697f477d49feb}} 
void {\bfseries handle} (const slang\+::syntax\+::\+Module\+Header\+Syntax \&syntax)
\item 
\mbox{\Hypertarget{classVerilogVisitor_ae92acaef72a67a094a6aafe2395d622a}\label{classVerilogVisitor_ae92acaef72a67a094a6aafe2395d622a}} 
void {\bfseries handle} (const slang\+::syntax\+::\+Implicit\+Ansi\+Port\+Syntax \&syntax)
\item 
\mbox{\Hypertarget{classVerilogVisitor_ad36e9138af963d839abfb07fd34be7e4}\label{classVerilogVisitor_ad36e9138af963d839abfb07fd34be7e4}} 
void {\bfseries handle} (const slang\+::syntax\+::\+Variable\+Port\+Header\+Syntax \&syntax)
\item 
\mbox{\Hypertarget{classVerilogVisitor_afe647d430d8dd72df218c163fcbf66cc}\label{classVerilogVisitor_afe647d430d8dd72df218c163fcbf66cc}} 
void {\bfseries handle} (const slang\+::syntax\+::\+Range\+Select\+Syntax \&syntax)
\item 
\mbox{\Hypertarget{classVerilogVisitor_a5d7391e20942c91248bf811348ef96bf}\label{classVerilogVisitor_a5d7391e20942c91248bf811348ef96bf}} 
void {\bfseries handle} (const slang\+::syntax\+::\+Literal\+Expression\+Syntax \&syntax)
\end{DoxyCompactItemize}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classVerilogVisitor_af0aaa97482d98e4bba26d40990f8577b}\label{classVerilogVisitor_af0aaa97482d98e4bba26d40990f8577b}} 
std\+::shared\+\_\+ptr$<$ \mbox{\hyperlink{classBLLibrary}{BLLibrary}} $>$ {\bfseries library}
\end{DoxyCompactItemize}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
src/parsers/systemverilog/Verilog\+Visitor.\+h\item 
src/parsers/systemverilog/Verilog\+Visitor.\+cpp\end{DoxyCompactItemize}
