# (C) Copyright 2024 Axelera AI B.V.
# All Rights Reserved
# *** Axelera AI Confidential ***

package:
  name: europa_asic_top_light
  description: "Fake LPDDR, APU, SOC_MGMT, SOC_PERIPH, SYS_SPM, L2, DCD, PVE0, PCIe"
  authors:
    - "Stephane gros <stephane.gros@axelera.ai>"

dependencies:
  europa_asic_pkg: { path: "pkg" }
  axe_tcl:         { path: "hw/ip/tech_cell_library/default/rtl" }
  cc_lib:          { path: "hw/ip/common_cell_library/default/rtl"}
  europa_noc_top: { path: "../../blocks/noc/noc_top/rtl" }
  europa_pve: { path: "../../blocks/pve/rtl" }
  europa_l2: { path: "../../blocks/l2/rtl" }
  europa_lpddr: { path: "../../blocks/lpddr/rtl" }
  europa_dcd: { path: "../../blocks/dcd/rtl" }
  europa_apu: { path: "../../blocks/apu/rtl" }
  europa_pcie: { path: "../../blocks/pcie/rtl" }
  europa_soc_mgmt: { path: "../../blocks/soc_mgmt/rtl" }
  europa_soc_periph: { path: "../../blocks/soc_periph/rtl" }
  europa_sys_spm: { path: "../../blocks/sys_spm/rtl" }
  europa_ddr_west_clock_gen: { path: "" }
  europa_stubs: { path: "" }

# Source files grouped in levels.
# Files in level 0 have no dependencies on files in this package.
# Files in level 1 only depend on files in level 0, files in level 2 on files in levels 1 and 0, etc.
# Files within a level are ordered alphabetically.
sources:
  - target: rtl
    files:
      # Level 0
      - ../../rtl/generated/europa_io.sv
      - ../../rtl/generated/aipu.sv
      - ../../rtl/generated/europa.sv
