// Seed: 935347565
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input tri id_2,
    input wand id_3,
    output wire id_4
    , id_25,
    input wor id_5,
    input supply0 id_6,
    input wor id_7,
    input wor id_8,
    input uwire id_9,
    output uwire id_10,
    output uwire id_11,
    input supply0 id_12,
    input tri id_13,
    output tri id_14,
    input supply1 id_15,
    input wire id_16,
    input supply1 id_17,
    input wand id_18,
    output supply1 id_19,
    output supply0 id_20,
    output supply1 id_21,
    input tri id_22,
    input wor id_23
);
  wire id_26;
  integer id_27;
  wire id_28;
  wire id_29;
  ;
  localparam id_30 = 1;
  assign id_27 = 1 == -1;
endmodule
module module_1 #(
    parameter id_30 = 32'd71
) (
    output tri1 id_0,
    output logic id_1,
    input wand id_2,
    input wire id_3,
    input uwire id_4,
    input tri0 id_5,
    input uwire id_6,
    output supply1 id_7,
    output wire id_8,
    output wire id_9,
    output wire id_10,
    input supply0 id_11,
    output logic id_12,
    output uwire id_13,
    input tri0 id_14,
    output tri id_15,
    input wand id_16,
    input wor id_17,
    input supply0 id_18,
    input wor id_19,
    input tri id_20,
    input wire id_21,
    output logic id_22,
    output supply0 id_23,
    input uwire id_24,
    input supply0 id_25,
    input wor id_26,
    input tri id_27,
    input tri id_28,
    output wor id_29,
    input supply0 _id_30,
    input supply0 id_31,
    output wand id_32,
    input tri1 id_33,
    input wire id_34,
    input wire id_35
    , id_38,
    output wor id_36
);
  wire id_39;
  logic [id_30 : -1  ||  -1 'h0] id_40;
  ;
  wire id_41, id_42;
  module_0 modCall_1 (
      id_36,
      id_7,
      id_17,
      id_34,
      id_13,
      id_33,
      id_21,
      id_11,
      id_25,
      id_16,
      id_0,
      id_36,
      id_28,
      id_33,
      id_15,
      id_21,
      id_21,
      id_11,
      id_6,
      id_9,
      id_0,
      id_10,
      id_34,
      id_4
  );
  assign modCall_1.id_19 = 0;
  initial begin : LABEL_0
    id_1  <= id_42;
    id_22 <= -1;
    id_12 = id_6;
  end
endmodule
