// Seed: 1275170375
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_10 = 0;
  parameter id_9 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd81,
    parameter id_2 = 32'd95
) (
    input wire _id_0,
    input supply0 void id_1,
    input wire _id_2,
    input wor id_3,
    input wand id_4,
    input supply0 id_5,
    input wire id_6,
    input wor id_7,
    input uwire id_8,
    input uwire id_9,
    output wand id_10,
    input tri0 id_11,
    output wire id_12
);
  reg  id_14 [id_0 : id_2];
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  always_comb id_14 = -1;
endmodule
