ENOMEM	,	V_50
HDMI_TOTAL_H_TOTAL	,	F_27
hdmi_phy	,	V_18
DRM_MODE_FLAG_INTERLACE	,	V_40
drm_bridge	,	V_1
HDMI_TOTAL_V_TOTAL	,	F_28
hdmi_platform_config	,	V_7
HDMI_FRAME_CTRL_VSYNC_LOW	,	V_46
drm_device	,	V_3
HDMI_ACTIVE_HSYNC_START	,	F_29
dev	,	V_4
msm_hdmi_set_mode	,	F_17
REG_HDMI_ACTIVE_VSYNC	,	V_38
msm_hdmi_bridge_funcs	,	V_54
frame_ctrl	,	V_29
regulator_disable	,	F_12
hdmi_bridge	,	V_5
msm_hdmi_power_on	,	F_2
adjusted_mode	,	V_24
fail	,	V_51
msm_hdmi_phy_powerdown	,	F_23
HDMI_ACTIVE_VSYNC_END	,	F_32
HDMI_FRAME_CTRL_INTERLACED_EN	,	V_47
to_hdmi_bridge	,	F_3
bridge	,	V_2
msm_hdmi_bridge_post_disable	,	F_21
GFP_KERNEL	,	V_49
HDMI_VSYNC_TOTAL_F2_V_TOTAL	,	F_33
hend	,	V_26
hdisplay	,	V_32
REG_HDMI_ACTIVE_HSYNC	,	V_37
pwr_clk_cnt	,	V_14
flags	,	V_39
vstart	,	V_27
REG_HDMI_VSYNC_TOTAL_F2	,	V_41
HDMI_VSYNC_ACTIVE_F2_START	,	F_34
power_off	,	F_9
pwr_regs	,	V_12
msm_hdmi_bridge_disable	,	F_20
REG_HDMI_VSYNC_ACTIVE_F2	,	V_42
clk_prepare_enable	,	F_8
msm_hdmi_hdcp_off	,	F_22
"power up"	,	L_6
"failed to disable pwr regulator: %s (%d)\n"	,	L_5
msm_hdmi_phy_powerup	,	F_16
i	,	V_9
uint32_t	,	T_1
HDMI_ACTIVE_VSYNC_START	,	F_31
REG_HDMI_FRAME_CTRL	,	V_48
msm_hdmi_hdcp_on	,	F_18
power_on	,	V_20
DRM_MODE_FLAG_NVSYNC	,	V_45
"power down"	,	L_7
vtotal	,	V_33
HDMI_ACTIVE_HSYNC_END	,	F_30
config	,	V_8
pwr_clks	,	V_16
ERR_PTR	,	F_39
phy	,	V_19
mdelay	,	F_10
vsync_start	,	V_34
DBG	,	F_6
HDMI_VSYNC_ACTIVE_F2_END	,	F_35
mode	,	V_23
pixclock	,	V_15
vend	,	V_28
hsync_start	,	V_31
msm_hdmi_bridge_destroy	,	F_1
ret	,	V_10
pwr_reg_names	,	V_13
HDMI_FRAME_CTRL_HSYNC_LOW	,	V_44
drm_display_mode	,	V_22
drm_bridge_attach	,	F_38
DRM_MODE_FLAG_NHSYNC	,	V_43
hdmi	,	V_6
"frame_ctrl=%08x"	,	L_9
"pixclock: %lu"	,	L_2
pwr_reg_cnt	,	V_11
clk_set_rate	,	F_7
msm_hdmi_bridge_enable	,	F_19
devm_kzalloc	,	F_37
"htotal=%d, vtotal=%d, hstart=%d, hend=%d, vstart=%d, vend=%d"	,	L_8
hdmi_write	,	F_26
msm_hdmi_audio_update	,	F_15
"failed to set pixel clk: %s (%d)\n"	,	L_3
dev_err	,	F_5
msm_hdmi_bridge_init	,	F_36
hdcp_ctrl	,	V_21
htotal	,	V_30
"failed to enable pwr clk: %s (%d)\n"	,	L_4
"failed to enable pwr regulator: %s (%d)\n"	,	L_1
msm_hdmi_phy_resource_enable	,	F_14
vdisplay	,	V_35
msm_hdmi_phy_resource_disable	,	F_24
clk_disable_unprepare	,	F_11
msm_hdmi_bridge_pre_enable	,	F_13
msm_hdmi_bridge_mode_set	,	F_25
hstart	,	V_25
regulator_enable	,	F_4
funcs	,	V_53
REG_HDMI_TOTAL	,	V_36
pwr_clk_names	,	V_17
base	,	V_52
