{
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 21.1,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_and/k6_N10_40nm": {
        "test_name": "operators/binary_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 4.9,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 21.4,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_and/no_arch": {
        "test_name": "operators/binary_and/no_arch",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_equal.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 23.1,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_equal/k6_N10_40nm": {
        "test_name": "operators/binary_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_equal.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5.1,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_equal.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 20.1,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_equal/no_arch": {
        "test_name": "operators/binary_equal/no_arch",
        "input_blif": "binary_equal.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4.2,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_and.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 23.2,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_and.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_and.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 24.7,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_and/no_arch": {
        "test_name": "operators/binary_logical_and/no_arch",
        "input_blif": "binary_logical_and.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 22.2,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5.1,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 20.3,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_equal/no_arch": {
        "test_name": "operators/binary_logical_equal/no_arch",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 3.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 24.2,
        "techmap_time(ms)": 3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5.1,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 21.8,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "test_name": "operators/binary_logical_greater_equal_than/no_arch",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 3.9,
        "techmap_time(ms)": 3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 23.8,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 23.1,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_greater_than/no_arch": {
        "test_name": "operators/binary_logical_greater_than/no_arch",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 3.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 18.6,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5.1,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 21.2,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "test_name": "operators/binary_logical_less_equal_than/no_arch",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4.1,
        "techmap_time(ms)": 3.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 23,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 19.5,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_less_than/no_arch": {
        "test_name": "operators/binary_logical_less_than/no_arch",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 4.4,
        "techmap_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 21.4,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.3,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 20.3,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_not_equal/no_arch": {
        "test_name": "operators/binary_logical_not_equal/no_arch",
        "input_blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4.4,
        "techmap_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 20.6,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 4.4,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 18.9,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_or/no_arch": {
        "test_name": "operators/binary_logical_or/no_arch",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 18.4,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/k6_N10_40nm": {
        "test_name": "operators/binary_nand/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 4.4,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 20.2,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/no_arch": {
        "test_name": "operators/binary_nand/no_arch",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 3.9,
        "techmap_time(ms)": 3.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 24.8,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_N10_40nm": {
        "test_name": "operators/binary_nor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.3,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 22.7,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/no_arch": {
        "test_name": "operators/binary_nor/no_arch",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4.2,
        "techmap_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_not_equal.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 24.3,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_not_equal.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_not_equal.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 21.1,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_not_equal/no_arch": {
        "test_name": "operators/binary_not_equal/no_arch",
        "input_blif": "binary_not_equal.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4.3,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 22.6,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_or/k6_N10_40nm": {
        "test_name": "operators/binary_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5.5,
        "techmap_time(ms)": 2.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 19.5,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_or/no_arch": {
        "test_name": "operators/binary_or/no_arch",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4.3,
        "techmap_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 21.1,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 18.8,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xnor/no_arch": {
        "test_name": "operators/binary_xnor/no_arch",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 4.2,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 23,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/k6_N10_40nm": {
        "test_name": "operators/binary_xor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.3,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 22.7,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_xor/no_arch": {
        "test_name": "operators/binary_xor/no_arch",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4.1,
        "techmap_time(ms)": 3.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 19.5,
        "techmap_time(ms)": 2.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/clog2/k6_N10_40nm": {
        "test_name": "operators/clog2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 4.1,
        "techmap_time(ms)": 2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "test_name": "operators/clog2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 20,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/clog2/no_arch": {
        "test_name": "operators/clog2/no_arch",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.5,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 35.9,
        "techmap_time(ms)": 14.8,
        "Pi": 24,
        "Po": 72,
        "logic element": 122,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 122
    },
    "operators/concat/k6_N10_40nm": {
        "test_name": "operators/concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 19.2,
        "techmap_time(ms)": 14,
        "Pi": 24,
        "Po": 72,
        "logic element": 122,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 127,
        "Total Node": 122
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 38.3,
        "techmap_time(ms)": 15.6,
        "Pi": 24,
        "Po": 72,
        "logic element": 122,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 127,
        "Total Node": 122
    },
    "operators/concat/no_arch": {
        "test_name": "operators/concat/no_arch",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 20.5,
        "techmap_time(ms)": 15.5,
        "Pi": 24,
        "Po": 72,
        "logic element": 122,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 122,
        "Total Node": 122
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 29.2,
        "techmap_time(ms)": 6.7,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 26
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 12.6,
        "techmap_time(ms)": 7.9,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 101,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 101,
        "Total Node": 110
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 29.1,
        "techmap_time(ms)": 6.7,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 26
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "test_name": "operators/eightbit_arithmetic_power/no_arch",
        "input_blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 11.7,
        "techmap_time(ms)": 8.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 101,
        "latch": 8,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 101,
        "Total Node": 110
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 25.1,
        "techmap_time(ms)": 3,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.8,
        "techmap_time(ms)": 2.9,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 22.7,
        "techmap_time(ms)": 3,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/no_arch": {
        "test_name": "operators/minuscolon_6_bit/no_arch",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.6,
        "techmap_time(ms)": 2.7,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 25.7,
        "techmap_time(ms)": 2.9,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5.7,
        "techmap_time(ms)": 3,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 22.2,
        "techmap_time(ms)": 2.9,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/no_arch": {
        "test_name": "operators/pluscolon_6_bit/no_arch",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 6.6,
        "exec_time(ms)": 3.9,
        "techmap_time(ms)": 3,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 25.7,
        "techmap_time(ms)": 4.3,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 7.1,
        "techmap_time(ms)": 4.3,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 21.4,
        "techmap_time(ms)": 4.4,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/no_arch": {
        "test_name": "operators/pluscolon_8_bit/no_arch",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 6.6,
        "exec_time(ms)": 5.4,
        "techmap_time(ms)": 4.4,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 24.5,
        "techmap_time(ms)": 1.5,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 5.1,
        "exec_time(ms)": 5.5,
        "techmap_time(ms)": 1.9,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 19.3,
        "techmap_time(ms)": 1.9,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asl_int_wide/no_arch",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 2.4,
        "techmap_time(ms)": 1.2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 24.6,
        "techmap_time(ms)": 2.1,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 1.6,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 5.5,
        "exec_time(ms)": 22.8,
        "techmap_time(ms)": 2.1,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asr_int_wide/no_arch",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 2.2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 25.7,
        "techmap_time(ms)": 2.1,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 5.1,
        "exec_time(ms)": 5.6,
        "techmap_time(ms)": 1.9,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 22.8,
        "techmap_time(ms)": 2.1,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sl_int_wide/no_arch",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 2.2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 24.8,
        "techmap_time(ms)": 2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 5.1,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 1.7,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 23.8,
        "techmap_time(ms)": 3.2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sr_int_wide/no_arch",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 3.5,
        "techmap_time(ms)": 1.8,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 17.9,
        "techmap_time(ms)": 0.5,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.3,
        "techmap_time(ms)": 0.3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 18.5,
        "techmap_time(ms)": 0.4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asl_indexed/no_arch",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 1.1,
        "techmap_time(ms)": 0.5,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 16.1,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 0.3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 20.2,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asl_wire/no_arch": {
        "test_name": "operators/signed_1bit_asl_wire/no_arch",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 5.5,
        "exec_time(ms)": 24.2,
        "techmap_time(ms)": 3.4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 0.4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 17.6,
        "techmap_time(ms)": 0.4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asr_indexed/no_arch",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 1,
        "techmap_time(ms)": 0.5,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 19.7,
        "techmap_time(ms)": 1.2,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 0.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 16.6,
        "techmap_time(ms)": 0.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_asr_wire/no_arch": {
        "test_name": "operators/signed_1bit_asr_wire/no_arch",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 0.8,
        "techmap_time(ms)": 0.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 18.9,
        "techmap_time(ms)": 0.4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 0.5,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 19.3,
        "techmap_time(ms)": 0.4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sl_indexed/no_arch",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 1,
        "techmap_time(ms)": 0.4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 20.3,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 3.1,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 18.7,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sl_wire/no_arch": {
        "test_name": "operators/signed_1bit_sl_wire/no_arch",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 1,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 22.2,
        "techmap_time(ms)": 0.5,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 0.5,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 16.8,
        "techmap_time(ms)": 0.4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sr_indexed/no_arch",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 1,
        "techmap_time(ms)": 0.4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 17.1,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 18.3,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_1bit_sr_wire/no_arch": {
        "test_name": "operators/signed_1bit_sr_wire/no_arch",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 0.6,
        "techmap_time(ms)": 0.2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 20.1,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 5.1,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 20.6,
        "techmap_time(ms)": 0.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asl_wide/no_arch": {
        "test_name": "operators/signed_2bits_asl_wide/no_arch",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 1.2,
        "techmap_time(ms)": 0.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 21.5,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 3.1,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 5.5,
        "exec_time(ms)": 14.9,
        "techmap_time(ms)": 0.4,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_asr_wide/no_arch": {
        "test_name": "operators/signed_2bits_asr_wide/no_arch",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 1,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 23.6,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 3.5,
        "techmap_time(ms)": 0.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 19.9,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sl_wide/no_arch": {
        "test_name": "operators/signed_2bits_sl_wide/no_arch",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 1.2,
        "techmap_time(ms)": 0.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 17.8,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 19.9,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_2bits_sr_wide/no_arch": {
        "test_name": "operators/signed_2bits_sr_wide/no_arch",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 1.2,
        "techmap_time(ms)": 0.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 25.2,
        "techmap_time(ms)": 3.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 7.2,
        "techmap_time(ms)": 2.6,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 23,
        "techmap_time(ms)": 3.3,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/no_arch",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 5.6,
        "techmap_time(ms)": 3.1,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 26.7,
        "techmap_time(ms)": 3.5,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 8,
        "techmap_time(ms)": 3.3,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 25.8,
        "techmap_time(ms)": 3.3,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/no_arch",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 6.8,
        "techmap_time(ms)": 3.8,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 27.2,
        "techmap_time(ms)": 2.7,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 8,
        "techmap_time(ms)": 3.3,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 23.9,
        "techmap_time(ms)": 3.1,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/no_arch",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 6.2,
        "techmap_time(ms)": 3.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 23.7,
        "techmap_time(ms)": 2.9,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 8.4,
        "techmap_time(ms)": 3.5,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 22.9,
        "techmap_time(ms)": 3.1,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/no_arch",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 5.9,
        "techmap_time(ms)": 3.1,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 27.1,
        "techmap_time(ms)": 3.7,
        "Po": 128,
        "logic element": 128,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 10.4,
        "techmap_time(ms)": 3.9,
        "Po": 128,
        "logic element": 128,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 29,
        "techmap_time(ms)": 4.1,
        "Po": 128,
        "logic element": 128,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "operators/signed_to_unsigned/no_arch": {
        "test_name": "operators/signed_to_unsigned/no_arch",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 5.1,
        "exec_time(ms)": 9.6,
        "techmap_time(ms)": 4.8,
        "Po": 128,
        "logic element": 128,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 23.7,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5.4,
        "techmap_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 22,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_indexed/no_arch": {
        "test_name": "operators/signed_variable_asl_indexed/no_arch",
        "input_blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 49.4,
        "techmap_time(ms)": 14.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 36.4,
        "techmap_time(ms)": 15.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 60.2,
        "techmap_time(ms)": 17.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_int_wide/no_arch",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 39.7,
        "techmap_time(ms)": 16.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.8,
        "exec_time(ms)": 158.9,
        "techmap_time(ms)": 56.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.5,
        "exec_time(ms)": 149,
        "techmap_time(ms)": 53.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.8,
        "exec_time(ms)": 169.1,
        "techmap_time(ms)": 59.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_ultra_wide/no_arch",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19,
        "exec_time(ms)": 149.4,
        "techmap_time(ms)": 60.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 23.9,
        "techmap_time(ms)": 2.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.7,
        "techmap_time(ms)": 2.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 22.7,
        "techmap_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asl_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_wide/no_arch",
        "input_blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.5,
        "techmap_time(ms)": 2.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 21.1,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5,
        "techmap_time(ms)": 2.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 19.2,
        "techmap_time(ms)": 1.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_wire/no_arch": {
        "test_name": "operators/signed_variable_asl_wire/no_arch",
        "input_blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.6,
        "techmap_time(ms)": 2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_indexed.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 18.7,
        "techmap_time(ms)": 2.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_indexed.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_indexed.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 19.1,
        "techmap_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_indexed/no_arch": {
        "test_name": "operators/signed_variable_asr_indexed/no_arch",
        "input_blif": "signed_variable_asr_indexed.blif",
        "max_rss(MiB)": 6.6,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 58.5,
        "techmap_time(ms)": 16.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 40.8,
        "techmap_time(ms)": 16.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 49.7,
        "techmap_time(ms)": 15.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_int_wide/no_arch",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 42.6,
        "techmap_time(ms)": 17.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 170.8,
        "techmap_time(ms)": 60,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.3,
        "exec_time(ms)": 144.6,
        "techmap_time(ms)": 61.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 20,
        "exec_time(ms)": 155.1,
        "techmap_time(ms)": 57.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_ultra_wide/no_arch",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19,
        "exec_time(ms)": 140.3,
        "techmap_time(ms)": 58.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wide.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 27.1,
        "techmap_time(ms)": 3,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_wide.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 4.7,
        "techmap_time(ms)": 2.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wide.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 21.7,
        "techmap_time(ms)": 2.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asr_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_wide/no_arch",
        "input_blif": "signed_variable_asr_wide.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 3.7,
        "techmap_time(ms)": 2.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wire.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 22.7,
        "techmap_time(ms)": 2.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_wire.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 4.8,
        "techmap_time(ms)": 2.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wire.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 16.3,
        "techmap_time(ms)": 1.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_wire/no_arch": {
        "test_name": "operators/signed_variable_asr_wire/no_arch",
        "input_blif": "signed_variable_asr_wire.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.3,
        "techmap_time(ms)": 1.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 22.5,
        "techmap_time(ms)": 2.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 4.9,
        "techmap_time(ms)": 2.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 22.2,
        "techmap_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_indexed/no_arch": {
        "test_name": "operators/signed_variable_sl_indexed/no_arch",
        "input_blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 58.4,
        "techmap_time(ms)": 16.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 36.6,
        "techmap_time(ms)": 14.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 57.1,
        "techmap_time(ms)": 17.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_int_wide/no_arch",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 36.8,
        "techmap_time(ms)": 14.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.5,
        "exec_time(ms)": 168.2,
        "techmap_time(ms)": 62.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 18.8,
        "exec_time(ms)": 153.6,
        "techmap_time(ms)": 58,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.3,
        "exec_time(ms)": 171.5,
        "techmap_time(ms)": 57.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_ultra_wide/no_arch",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 152.2,
        "techmap_time(ms)": 61.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 22.3,
        "techmap_time(ms)": 2.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.4,
        "techmap_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 23.1,
        "techmap_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sl_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_wide/no_arch",
        "input_blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.8,
        "techmap_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 24,
        "techmap_time(ms)": 2.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 3.7,
        "techmap_time(ms)": 1.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 22.3,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_wire/no_arch": {
        "test_name": "operators/signed_variable_sl_wire/no_arch",
        "input_blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 18.5,
        "techmap_time(ms)": 2,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 4.1,
        "techmap_time(ms)": 2,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 22.5,
        "techmap_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_indexed/no_arch": {
        "test_name": "operators/signed_variable_sr_indexed/no_arch",
        "input_blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 2.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 59.5,
        "techmap_time(ms)": 16.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 35.7,
        "techmap_time(ms)": 13.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 59.3,
        "techmap_time(ms)": 17.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_int_wide/no_arch",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 42,
        "techmap_time(ms)": 17.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.3,
        "exec_time(ms)": 171.4,
        "techmap_time(ms)": 59.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 18.9,
        "exec_time(ms)": 150.5,
        "techmap_time(ms)": 59.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 159.4,
        "techmap_time(ms)": 53.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_ultra_wide/no_arch",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 18.5,
        "exec_time(ms)": 158.7,
        "techmap_time(ms)": 62.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 22.5,
        "techmap_time(ms)": 2.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 3.9,
        "techmap_time(ms)": 2,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 22.8,
        "techmap_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sr_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_wide/no_arch",
        "input_blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 3.5,
        "techmap_time(ms)": 2.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 19.2,
        "techmap_time(ms)": 1.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 4.6,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 21.7,
        "techmap_time(ms)": 2.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_wire/no_arch": {
        "test_name": "operators/signed_variable_sr_wire/no_arch",
        "input_blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 25.4,
        "techmap_time(ms)": 2.6,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5.3,
        "techmap_time(ms)": 2.6,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 18.7,
        "techmap_time(ms)": 2.3,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/no_arch": {
        "test_name": "operators/specifyBlock/no_arch",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 3.7,
        "techmap_time(ms)": 3,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 20.1,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_N10_40nm": {
        "test_name": "operators/specparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 4.1,
        "techmap_time(ms)": 2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "test_name": "operators/specparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 23.1,
        "techmap_time(ms)": 2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/no_arch": {
        "test_name": "operators/specparam/no_arch",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 2.4,
        "techmap_time(ms)": 1.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 33.2,
        "techmap_time(ms)": 5.6,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 12.4,
        "techmap_time(ms)": 5,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 29.9,
        "techmap_time(ms)": 5.8,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat/no_arch": {
        "test_name": "operators/string_test_concat/no_arch",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 11.9,
        "techmap_time(ms)": 5.4,
        "Po": 241,
        "logic element": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 29.2,
        "techmap_time(ms)": 5.4,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 12.9,
        "techmap_time(ms)": 5.3,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 6.2,
        "exec_time(ms)": 31.1,
        "techmap_time(ms)": 5.7,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test_concat_replicate/no_arch": {
        "test_name": "operators/string_test_concat_replicate/no_arch",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 10.4,
        "techmap_time(ms)": 4.2,
        "Po": 241,
        "logic element": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 24.1,
        "techmap_time(ms)": 3.2,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test/k6_N10_40nm": {
        "test_name": "operators/string_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 14.1,
        "techmap_time(ms)": 5.6,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 25.5,
        "techmap_time(ms)": 5.5,
        "Po": 241,
        "logic element": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/string_test/no_arch": {
        "test_name": "operators/string_test/no_arch",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 5.5,
        "exec_time(ms)": 12.5,
        "techmap_time(ms)": 5.7,
        "Po": 241,
        "logic element": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 241,
        "Total Node": 241
    },
    "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_div.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 28.9,
        "techmap_time(ms)": 5.6,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 33,
        "latch": 8,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 28,
        "Average Path": 5,
        "Estimated LUTs": 33,
        "Total Node": 61
    },
    "operators/twobits_arithmetic_div/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_div.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 11.8,
        "techmap_time(ms)": 6.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 159,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 159,
        "Total Node": 168
    },
    "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_div.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 25.6,
        "techmap_time(ms)": 5.6,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 159,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 159,
        "Total Node": 168
    },
    "operators/twobits_arithmetic_div/no_arch": {
        "test_name": "operators/twobits_arithmetic_div/no_arch",
        "input_blif": "twobits_arithmetic_div.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 9.4,
        "techmap_time(ms)": 5.9,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 159,
        "latch": 8,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 159,
        "Total Node": 168
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 26.7,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 9,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 6.1,
        "techmap_time(ms)": 3.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 21.4,
        "techmap_time(ms)": 3.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "test_name": "operators/twobits_arithmetic_minus/no_arch",
        "input_blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_mod.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 24.1,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 13,
        "latch": 3,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 22
    },
    "operators/twobits_arithmetic_mod/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_mod.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 7,
        "techmap_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 47,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 47,
        "Total Node": 51
    },
    "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_mod.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 22.2,
        "techmap_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 47,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 47,
        "Total Node": 51
    },
    "operators/twobits_arithmetic_mod/no_arch": {
        "test_name": "operators/twobits_arithmetic_mod/no_arch",
        "input_blif": "twobits_arithmetic_mod.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 5.9,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 47,
        "latch": 3,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 47,
        "Total Node": 51
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 23.4,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 9,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 6.9,
        "techmap_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 18,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 23
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 21.2,
        "techmap_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 9,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "test_name": "operators/twobits_arithmetic_multiply/no_arch",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 5.5,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 18,
        "latch": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 23
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 26.2,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 7,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 6.9,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 20.6,
        "techmap_time(ms)": 2.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "test_name": "operators/twobits_arithmetic_plus/no_arch",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 5.4,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_power.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 24,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 21,
        "Total Node": 28
    },
    "operators/twobits_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_power.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 7.9,
        "techmap_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 59,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 59,
        "Total Node": 64
    },
    "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_power.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 24.4,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 21,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 21,
        "Total Node": 28
    },
    "operators/twobits_arithmetic_power/no_arch": {
        "test_name": "operators/twobits_arithmetic_power/no_arch",
        "input_blif": "twobits_arithmetic_power.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 6.7,
        "techmap_time(ms)": 4.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 59,
        "latch": 4,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 59,
        "Total Node": 64
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 26.2,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 9,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 6.7,
        "techmap_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 23.3,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "test_name": "operators/twobits_arithmetic_uminus/no_arch",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4.9,
        "techmap_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 16
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 24.1,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.9,
        "techmap_time(ms)": 3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 22.1,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_equal_than/no_arch",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 4.6,
        "techmap_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 24.1,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 5,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 23.7,
        "techmap_time(ms)": 3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_than/no_arch",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4.3,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 22.9,
        "techmap_time(ms)": 3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.5,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 22.8,
        "techmap_time(ms)": 2.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_less_equal_than/no_arch",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 4.7,
        "techmap_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 1,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 14
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 21.8,
        "techmap_time(ms)": 2.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 4.9,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 18.9,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/twobits_logical_less_than/no_arch": {
        "test_name": "operators/twobits_logical_less_than/no_arch",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4.5,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 8,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 21.4,
        "techmap_time(ms)": 0.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 0.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 19.1,
        "techmap_time(ms)": 0.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "test_name": "operators/unary_bitwise_bufnode/no_arch",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 0.8,
        "techmap_time(ms)": 0.3,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 25.7,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 19.5,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/unary_bitwise_not/no_arch": {
        "test_name": "operators/unary_bitwise_not/no_arch",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 3.5,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 23,
        "techmap_time(ms)": 1.8,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 5.1,
        "exec_time(ms)": 5.9,
        "techmap_time(ms)": 2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 19.1,
        "techmap_time(ms)": 1.9,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/no_arch",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 2.1,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 25.1,
        "techmap_time(ms)": 2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 5.8,
        "techmap_time(ms)": 2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 19.8,
        "techmap_time(ms)": 1.2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/no_arch",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 2.1,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 23.3,
        "techmap_time(ms)": 2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 5.8,
        "techmap_time(ms)": 2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 23.3,
        "techmap_time(ms)": 2.1,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/no_arch",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 3.6,
        "techmap_time(ms)": 2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 24.7,
        "techmap_time(ms)": 1.9,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 5.5,
        "techmap_time(ms)": 1.9,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 17,
        "techmap_time(ms)": 1.9,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/no_arch",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 3.8,
        "techmap_time(ms)": 2,
        "Pi": 16,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 16.7,
        "techmap_time(ms)": 0.5,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.3,
        "techmap_time(ms)": 0.3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 19.7,
        "techmap_time(ms)": 0.5,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_indexed/no_arch",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 1,
        "techmap_time(ms)": 0.4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 15.9,
        "techmap_time(ms)": 0.3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 0.3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 23.3,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_wire/no_arch",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 19.6,
        "techmap_time(ms)": 0.4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 0.4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 18.3,
        "techmap_time(ms)": 0.5,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_indexed/no_arch",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 1,
        "techmap_time(ms)": 0.4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 21.5,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 0.3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 19.6,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_asr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_wire/no_arch",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 22.5,
        "techmap_time(ms)": 0.5,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 3.2,
        "techmap_time(ms)": 0.5,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 20,
        "techmap_time(ms)": 0.5,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_indexed/no_arch",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 1.1,
        "techmap_time(ms)": 0.5,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 21.9,
        "techmap_time(ms)": 0.5,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 16.8,
        "techmap_time(ms)": 0.3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_wire/no_arch",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 20.1,
        "techmap_time(ms)": 0.5,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 0.4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 17.7,
        "techmap_time(ms)": 0.4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_indexed/no_arch",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 1.1,
        "techmap_time(ms)": 0.5,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 18.9,
        "techmap_time(ms)": 0.3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 0.3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 18.5,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_1bit_sr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_wire/no_arch",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.4,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 19.9,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 5.1,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 0.4,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 19.5,
        "techmap_time(ms)": 0.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asl_wide/no_arch",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 1.1,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 22.4,
        "techmap_time(ms)": 0.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 3.2,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 18.3,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_asr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asr_wide/no_arch",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 0.7,
        "techmap_time(ms)": 0.3,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 20.5,
        "techmap_time(ms)": 0.4,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 16.1,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sl_wide/no_arch",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 4.6,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 0.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 5.7,
        "exec_time(ms)": 22.1,
        "techmap_time(ms)": 0.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 3.1,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 19.9,
        "techmap_time(ms)": 0.4,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_2bits_sr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sr_wide/no_arch",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 4.7,
        "exec_time(ms)": 1.1,
        "techmap_time(ms)": 0.5,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 24.5,
        "techmap_time(ms)": 3.3,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 8.2,
        "techmap_time(ms)": 3.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 23.7,
        "techmap_time(ms)": 3.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 6.3,
        "techmap_time(ms)": 3.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 26.9,
        "techmap_time(ms)": 3.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 8.1,
        "techmap_time(ms)": 3.3,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 26,
        "techmap_time(ms)": 3,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 6.4,
        "techmap_time(ms)": 3.5,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 22.3,
        "techmap_time(ms)": 3.2,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 8.6,
        "techmap_time(ms)": 3.3,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 23.8,
        "techmap_time(ms)": 3.2,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 5.8,
        "techmap_time(ms)": 3.2,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 25.4,
        "techmap_time(ms)": 3.2,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 8.5,
        "techmap_time(ms)": 3.3,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 23.5,
        "techmap_time(ms)": 3.2,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 6.5,
        "techmap_time(ms)": 3.3,
        "Pi": 1,
        "Po": 65,
        "logic element": 65,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 65,
        "Total Node": 65
    },
    "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 21.1,
        "techmap_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 22.1,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asl_indexed/no_arch",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 2.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 56.1,
        "techmap_time(ms)": 17.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 40.7,
        "techmap_time(ms)": 16,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 55.2,
        "techmap_time(ms)": 15.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_int_wide/no_arch",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 39.9,
        "techmap_time(ms)": 17.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 172.3,
        "techmap_time(ms)": 58.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.4,
        "exec_time(ms)": 145.4,
        "techmap_time(ms)": 57.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.8,
        "exec_time(ms)": 166.2,
        "techmap_time(ms)": 56.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.1,
        "exec_time(ms)": 147.6,
        "techmap_time(ms)": 58.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 24.2,
        "techmap_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.6,
        "techmap_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 22.6,
        "techmap_time(ms)": 2.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wide/no_arch",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 3.6,
        "techmap_time(ms)": 2.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 23.1,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4.5,
        "techmap_time(ms)": 2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 21,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wire/no_arch",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 1.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 23.4,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 4.7,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 21.8,
        "techmap_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asr_indexed/no_arch",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 2.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 57.4,
        "techmap_time(ms)": 15.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 38.2,
        "techmap_time(ms)": 15.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 56.7,
        "techmap_time(ms)": 16.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_int_wide/no_arch",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 32.7,
        "techmap_time(ms)": 15,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 166.9,
        "techmap_time(ms)": 58.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.3,
        "exec_time(ms)": 154.9,
        "techmap_time(ms)": 59.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 20,
        "exec_time(ms)": 163.4,
        "techmap_time(ms)": 53.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.1,
        "exec_time(ms)": 148.8,
        "techmap_time(ms)": 57,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 22.8,
        "techmap_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.3,
        "techmap_time(ms)": 2.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 22.8,
        "techmap_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wide/no_arch",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.7,
        "techmap_time(ms)": 2.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 22.4,
        "techmap_time(ms)": 2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 4.7,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 21.6,
        "techmap_time(ms)": 2.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wire/no_arch",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 2.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 23.4,
        "techmap_time(ms)": 2.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 5,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 22.5,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sl_indexed/no_arch",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 2.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 61.2,
        "techmap_time(ms)": 16.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 37.9,
        "techmap_time(ms)": 16,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 57.2,
        "techmap_time(ms)": 15.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_int_wide/no_arch",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 39.5,
        "techmap_time(ms)": 16.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.3,
        "exec_time(ms)": 181.1,
        "techmap_time(ms)": 62.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 18.9,
        "exec_time(ms)": 155.7,
        "techmap_time(ms)": 59.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.3,
        "exec_time(ms)": 151.2,
        "techmap_time(ms)": 57.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 18.7,
        "exec_time(ms)": 147.5,
        "techmap_time(ms)": 54.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 26.7,
        "techmap_time(ms)": 3.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.1,
        "techmap_time(ms)": 2.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 22.4,
        "techmap_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wide/no_arch",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.8,
        "techmap_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 23.3,
        "techmap_time(ms)": 2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 4.8,
        "techmap_time(ms)": 2.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 19.8,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wire/no_arch",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 2.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 21.1,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 4.8,
        "techmap_time(ms)": 2.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 23.4,
        "techmap_time(ms)": 1.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sr_indexed/no_arch",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.1,
        "techmap_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 60,
        "techmap_time(ms)": 17,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 39.4,
        "techmap_time(ms)": 15.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 50.8,
        "techmap_time(ms)": 15.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "generic logic size": 6,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_int_wide/no_arch",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 41.3,
        "techmap_time(ms)": 17.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1056,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 1056,
        "Total Node": 1056
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.4,
        "exec_time(ms)": 148.1,
        "techmap_time(ms)": 59.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 18.9,
        "exec_time(ms)": 140.8,
        "techmap_time(ms)": 54.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 19.3,
        "exec_time(ms)": 153.5,
        "techmap_time(ms)": 58.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 18.6,
        "exec_time(ms)": 119.9,
        "techmap_time(ms)": 62.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4290,
        "Longest Path": 68,
        "Average Path": 6,
        "Estimated LUTs": 4290,
        "Total Node": 4290
    },
    "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 23.1,
        "techmap_time(ms)": 2.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 5.5,
        "techmap_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 24.3,
        "techmap_time(ms)": 2.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wide/no_arch",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 3.8,
        "techmap_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 20.5,
        "techmap_time(ms)": 1.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 4.7,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 16.8,
        "techmap_time(ms)": 2.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wire/no_arch",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 2.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
