Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  9 23:45:38 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.464        0.000                      0                 1076        0.156        0.000                      0                 1076        4.500        0.000                       0                   501  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 5.000}      10.000          100.000         
virtual_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.355        0.000                      0                  549        0.156        0.000                      0                  549        4.500        0.000                       0                   501  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                  7.658        0.000                      0                    1        0.286        0.000                      0                    1  
clk            virtual_clock        0.464        0.000                      0                   30        2.919        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      3.732        0.000                      0                  496        0.552        0.000                      0                  496  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[4][21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 2.493ns (44.820%)  route 3.069ns (55.180%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[7][3]_rep__0/Q
                         net (fo=84, routed)          2.206     7.301    fir_filter_i4/r_coeff_reg[7][3]_rep__0_n_0
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.124     7.425 r  fir_filter_i4/r_mult_reg[4]0__25_i_3/O
                         net (fo=1, routed)           0.000     7.425    fir_filter_i4/r_mult_reg[4]0__25_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.068 r  fir_filter_i4/r_mult_reg[4]0__25/O[3]
                         net (fo=1, routed)           0.864     8.932    fir_filter_i4/r_mult_reg[4]0__25_n_4
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.307     9.239 r  fir_filter_i4/r_mult_reg[4]0__31_i_1/O
                         net (fo=1, routed)           0.000     9.239    fir_filter_i4/r_mult_reg[4]0__31_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.640 r  fir_filter_i4/r_mult_reg[4]0__31/CO[3]
                         net (fo=1, routed)           0.000     9.640    fir_filter_i4/r_mult_reg[4]0__31_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  fir_filter_i4/r_mult_reg[4]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.754    fir_filter_i4/r_mult_reg[4]0__32_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  fir_filter_i4/r_mult_reg[4]0__33/CO[3]
                         net (fo=1, routed)           0.000     9.868    fir_filter_i4/r_mult_reg[4]0__33_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.202 r  fir_filter_i4/r_mult_reg[4]0__34/O[1]
                         net (fo=1, routed)           0.000    10.202    fir_filter_i4/r_mult_reg[4]0__34_n_6
    SLICE_X9Y13          FDCE                                         r  fir_filter_i4/r_mult_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  fir_filter_i4/r_mult_reg[4][21]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X9Y13          FDCE (Setup_fdce_C_D)        0.062    14.558    fir_filter_i4/r_mult_reg[4][21]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[2][21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 2.520ns (44.677%)  route 3.120ns (55.323%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.628     4.634    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456     5.090 r  fir_filter_i4/r_coeff_reg[7][3]_rep/Q
                         net (fo=84, routed)          2.157     7.247    fir_filter_i4/r_coeff_reg[7][3]_rep_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I1_O)        0.124     7.371 r  fir_filter_i4/r_mult_reg[2]0__19_i_7/O
                         net (fo=1, routed)           0.000     7.371    fir_filter_i4/r_mult_reg[2]0__19_i_7_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.921 r  fir_filter_i4/r_mult_reg[2]0__19/CO[3]
                         net (fo=1, routed)           0.000     7.921    fir_filter_i4/r_mult_reg[2]0__19_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.160 r  fir_filter_i4/r_mult_reg[2]0__20/O[2]
                         net (fo=3, routed)           0.964     9.123    fir_filter_i4/r_mult_reg[2]0__20_n_5
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.302     9.425 r  fir_filter_i4/r_mult_reg[2]0__32_i_2/O
                         net (fo=1, routed)           0.000     9.425    fir_filter_i4/r_mult_reg[2]0__32_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.826 r  fir_filter_i4/r_mult_reg[2]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.826    fir_filter_i4/r_mult_reg[2]0__32_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  fir_filter_i4/r_mult_reg[2]0__33/CO[3]
                         net (fo=1, routed)           0.000     9.940    fir_filter_i4/r_mult_reg[2]0__33_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.274 r  fir_filter_i4/r_mult_reg[2]0__34/O[1]
                         net (fo=1, routed)           0.000    10.274    fir_filter_i4/r_mult_reg[2]0__34_n_6
    SLICE_X4Y20          FDCE                                         r  fir_filter_i4/r_mult_reg[2][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.506    14.270    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  fir_filter_i4/r_mult_reg[2][21]/C
                         clock pessimism              0.335    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X4Y20          FDCE (Setup_fdce_C_D)        0.062    14.632    fir_filter_i4/r_mult_reg[2][21]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[4][20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 2.382ns (43.697%)  route 3.069ns (56.303%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[7][3]_rep__0/Q
                         net (fo=84, routed)          2.206     7.301    fir_filter_i4/r_coeff_reg[7][3]_rep__0_n_0
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.124     7.425 r  fir_filter_i4/r_mult_reg[4]0__25_i_3/O
                         net (fo=1, routed)           0.000     7.425    fir_filter_i4/r_mult_reg[4]0__25_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.068 r  fir_filter_i4/r_mult_reg[4]0__25/O[3]
                         net (fo=1, routed)           0.864     8.932    fir_filter_i4/r_mult_reg[4]0__25_n_4
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.307     9.239 r  fir_filter_i4/r_mult_reg[4]0__31_i_1/O
                         net (fo=1, routed)           0.000     9.239    fir_filter_i4/r_mult_reg[4]0__31_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.640 r  fir_filter_i4/r_mult_reg[4]0__31/CO[3]
                         net (fo=1, routed)           0.000     9.640    fir_filter_i4/r_mult_reg[4]0__31_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  fir_filter_i4/r_mult_reg[4]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.754    fir_filter_i4/r_mult_reg[4]0__32_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.868 r  fir_filter_i4/r_mult_reg[4]0__33/CO[3]
                         net (fo=1, routed)           0.000     9.868    fir_filter_i4/r_mult_reg[4]0__33_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.091 r  fir_filter_i4/r_mult_reg[4]0__34/O[0]
                         net (fo=1, routed)           0.000    10.091    fir_filter_i4/r_mult_reg[4]0__34_n_7
    SLICE_X9Y13          FDCE                                         r  fir_filter_i4/r_mult_reg[4][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y13          FDCE                                         r  fir_filter_i4/r_mult_reg[4][20]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X9Y13          FDCE (Setup_fdce_C_D)        0.062    14.558    fir_filter_i4/r_mult_reg[4][20]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[2][20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 2.409ns (43.566%)  route 3.120ns (56.434%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.628     4.634    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456     5.090 r  fir_filter_i4/r_coeff_reg[7][3]_rep/Q
                         net (fo=84, routed)          2.157     7.247    fir_filter_i4/r_coeff_reg[7][3]_rep_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I1_O)        0.124     7.371 r  fir_filter_i4/r_mult_reg[2]0__19_i_7/O
                         net (fo=1, routed)           0.000     7.371    fir_filter_i4/r_mult_reg[2]0__19_i_7_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.921 r  fir_filter_i4/r_mult_reg[2]0__19/CO[3]
                         net (fo=1, routed)           0.000     7.921    fir_filter_i4/r_mult_reg[2]0__19_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.160 r  fir_filter_i4/r_mult_reg[2]0__20/O[2]
                         net (fo=3, routed)           0.964     9.123    fir_filter_i4/r_mult_reg[2]0__20_n_5
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.302     9.425 r  fir_filter_i4/r_mult_reg[2]0__32_i_2/O
                         net (fo=1, routed)           0.000     9.425    fir_filter_i4/r_mult_reg[2]0__32_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.826 r  fir_filter_i4/r_mult_reg[2]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.826    fir_filter_i4/r_mult_reg[2]0__32_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  fir_filter_i4/r_mult_reg[2]0__33/CO[3]
                         net (fo=1, routed)           0.000     9.940    fir_filter_i4/r_mult_reg[2]0__33_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.163 r  fir_filter_i4/r_mult_reg[2]0__34/O[0]
                         net (fo=1, routed)           0.000    10.163    fir_filter_i4/r_mult_reg[2]0__34_n_7
    SLICE_X4Y20          FDCE                                         r  fir_filter_i4/r_mult_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.506    14.270    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  fir_filter_i4/r_mult_reg[2][20]/C
                         clock pessimism              0.335    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X4Y20          FDCE (Setup_fdce_C_D)        0.062    14.632    fir_filter_i4/r_mult_reg[2][20]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[4][17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 2.379ns (43.666%)  route 3.069ns (56.334%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[7][3]_rep__0/Q
                         net (fo=84, routed)          2.206     7.301    fir_filter_i4/r_coeff_reg[7][3]_rep__0_n_0
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.124     7.425 r  fir_filter_i4/r_mult_reg[4]0__25_i_3/O
                         net (fo=1, routed)           0.000     7.425    fir_filter_i4/r_mult_reg[4]0__25_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.068 r  fir_filter_i4/r_mult_reg[4]0__25/O[3]
                         net (fo=1, routed)           0.864     8.932    fir_filter_i4/r_mult_reg[4]0__25_n_4
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.307     9.239 r  fir_filter_i4/r_mult_reg[4]0__31_i_1/O
                         net (fo=1, routed)           0.000     9.239    fir_filter_i4/r_mult_reg[4]0__31_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.640 r  fir_filter_i4/r_mult_reg[4]0__31/CO[3]
                         net (fo=1, routed)           0.000     9.640    fir_filter_i4/r_mult_reg[4]0__31_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  fir_filter_i4/r_mult_reg[4]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.754    fir_filter_i4/r_mult_reg[4]0__32_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.088 r  fir_filter_i4/r_mult_reg[4]0__33/O[1]
                         net (fo=1, routed)           0.000    10.088    fir_filter_i4/r_mult_reg[4]0__33_n_6
    SLICE_X9Y12          FDCE                                         r  fir_filter_i4/r_mult_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.446    14.210    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y12          FDCE                                         r  fir_filter_i4/r_mult_reg[4][17]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X9Y12          FDCE (Setup_fdce_C_D)        0.062    14.559    fir_filter_i4/r_mult_reg[4][17]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[2][17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 2.406ns (43.536%)  route 3.120ns (56.464%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.628     4.634    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456     5.090 r  fir_filter_i4/r_coeff_reg[7][3]_rep/Q
                         net (fo=84, routed)          2.157     7.247    fir_filter_i4/r_coeff_reg[7][3]_rep_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I1_O)        0.124     7.371 r  fir_filter_i4/r_mult_reg[2]0__19_i_7/O
                         net (fo=1, routed)           0.000     7.371    fir_filter_i4/r_mult_reg[2]0__19_i_7_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.921 r  fir_filter_i4/r_mult_reg[2]0__19/CO[3]
                         net (fo=1, routed)           0.000     7.921    fir_filter_i4/r_mult_reg[2]0__19_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.160 r  fir_filter_i4/r_mult_reg[2]0__20/O[2]
                         net (fo=3, routed)           0.964     9.123    fir_filter_i4/r_mult_reg[2]0__20_n_5
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.302     9.425 r  fir_filter_i4/r_mult_reg[2]0__32_i_2/O
                         net (fo=1, routed)           0.000     9.425    fir_filter_i4/r_mult_reg[2]0__32_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.826 r  fir_filter_i4/r_mult_reg[2]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.826    fir_filter_i4/r_mult_reg[2]0__32_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.160 r  fir_filter_i4/r_mult_reg[2]0__33/O[1]
                         net (fo=1, routed)           0.000    10.160    fir_filter_i4/r_mult_reg[2]0__33_n_6
    SLICE_X4Y19          FDCE                                         r  fir_filter_i4/r_mult_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.506    14.270    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  fir_filter_i4/r_mult_reg[2][17]/C
                         clock pessimism              0.335    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.062    14.632    fir_filter_i4/r_mult_reg[2][17]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[4][19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 2.358ns (43.448%)  route 3.069ns (56.552%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[7][3]_rep__0/Q
                         net (fo=84, routed)          2.206     7.301    fir_filter_i4/r_coeff_reg[7][3]_rep__0_n_0
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.124     7.425 r  fir_filter_i4/r_mult_reg[4]0__25_i_3/O
                         net (fo=1, routed)           0.000     7.425    fir_filter_i4/r_mult_reg[4]0__25_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.068 r  fir_filter_i4/r_mult_reg[4]0__25/O[3]
                         net (fo=1, routed)           0.864     8.932    fir_filter_i4/r_mult_reg[4]0__25_n_4
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.307     9.239 r  fir_filter_i4/r_mult_reg[4]0__31_i_1/O
                         net (fo=1, routed)           0.000     9.239    fir_filter_i4/r_mult_reg[4]0__31_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.640 r  fir_filter_i4/r_mult_reg[4]0__31/CO[3]
                         net (fo=1, routed)           0.000     9.640    fir_filter_i4/r_mult_reg[4]0__31_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  fir_filter_i4/r_mult_reg[4]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.754    fir_filter_i4/r_mult_reg[4]0__32_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.067 r  fir_filter_i4/r_mult_reg[4]0__33/O[3]
                         net (fo=1, routed)           0.000    10.067    fir_filter_i4/r_mult_reg[4]0__33_n_4
    SLICE_X9Y12          FDCE                                         r  fir_filter_i4/r_mult_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.446    14.210    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y12          FDCE                                         r  fir_filter_i4/r_mult_reg[4][19]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X9Y12          FDCE (Setup_fdce_C_D)        0.062    14.559    fir_filter_i4/r_mult_reg[4][19]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[2][19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 2.385ns (43.320%)  route 3.120ns (56.680%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.628     4.634    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456     5.090 r  fir_filter_i4/r_coeff_reg[7][3]_rep/Q
                         net (fo=84, routed)          2.157     7.247    fir_filter_i4/r_coeff_reg[7][3]_rep_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I1_O)        0.124     7.371 r  fir_filter_i4/r_mult_reg[2]0__19_i_7/O
                         net (fo=1, routed)           0.000     7.371    fir_filter_i4/r_mult_reg[2]0__19_i_7_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.921 r  fir_filter_i4/r_mult_reg[2]0__19/CO[3]
                         net (fo=1, routed)           0.000     7.921    fir_filter_i4/r_mult_reg[2]0__19_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.160 r  fir_filter_i4/r_mult_reg[2]0__20/O[2]
                         net (fo=3, routed)           0.964     9.123    fir_filter_i4/r_mult_reg[2]0__20_n_5
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.302     9.425 r  fir_filter_i4/r_mult_reg[2]0__32_i_2/O
                         net (fo=1, routed)           0.000     9.425    fir_filter_i4/r_mult_reg[2]0__32_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.826 r  fir_filter_i4/r_mult_reg[2]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.826    fir_filter_i4/r_mult_reg[2]0__32_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.139 r  fir_filter_i4/r_mult_reg[2]0__33/O[3]
                         net (fo=1, routed)           0.000    10.139    fir_filter_i4/r_mult_reg[2]0__33_n_4
    SLICE_X4Y19          FDCE                                         r  fir_filter_i4/r_mult_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.506    14.270    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  fir_filter_i4/r_mult_reg[2][19]/C
                         clock pessimism              0.335    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.062    14.632    fir_filter_i4/r_mult_reg[2][19]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[4][18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.284ns (42.666%)  route 3.069ns (57.334%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.634     4.640    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.456     5.096 r  fir_filter_i4/r_coeff_reg[7][3]_rep__0/Q
                         net (fo=84, routed)          2.206     7.301    fir_filter_i4/r_coeff_reg[7][3]_rep__0_n_0
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.124     7.425 r  fir_filter_i4/r_mult_reg[4]0__25_i_3/O
                         net (fo=1, routed)           0.000     7.425    fir_filter_i4/r_mult_reg[4]0__25_i_3_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.068 r  fir_filter_i4/r_mult_reg[4]0__25/O[3]
                         net (fo=1, routed)           0.864     8.932    fir_filter_i4/r_mult_reg[4]0__25_n_4
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.307     9.239 r  fir_filter_i4/r_mult_reg[4]0__31_i_1/O
                         net (fo=1, routed)           0.000     9.239    fir_filter_i4/r_mult_reg[4]0__31_i_1_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.640 r  fir_filter_i4/r_mult_reg[4]0__31/CO[3]
                         net (fo=1, routed)           0.000     9.640    fir_filter_i4/r_mult_reg[4]0__31_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  fir_filter_i4/r_mult_reg[4]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.754    fir_filter_i4/r_mult_reg[4]0__32_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.993 r  fir_filter_i4/r_mult_reg[4]0__33/O[2]
                         net (fo=1, routed)           0.000     9.993    fir_filter_i4/r_mult_reg[4]0__33_n_5
    SLICE_X9Y12          FDCE                                         r  fir_filter_i4/r_mult_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.446    14.210    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y12          FDCE                                         r  fir_filter_i4/r_mult_reg[4][18]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X9Y12          FDCE (Setup_fdce_C_D)        0.062    14.559    fir_filter_i4/r_mult_reg[4][18]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[7][3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[2][18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 2.311ns (42.548%)  route 3.120ns (57.452%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.628     4.634    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  fir_filter_i4/r_coeff_reg[7][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.456     5.090 r  fir_filter_i4/r_coeff_reg[7][3]_rep/Q
                         net (fo=84, routed)          2.157     7.247    fir_filter_i4/r_coeff_reg[7][3]_rep_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I1_O)        0.124     7.371 r  fir_filter_i4/r_mult_reg[2]0__19_i_7/O
                         net (fo=1, routed)           0.000     7.371    fir_filter_i4/r_mult_reg[2]0__19_i_7_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.921 r  fir_filter_i4/r_mult_reg[2]0__19/CO[3]
                         net (fo=1, routed)           0.000     7.921    fir_filter_i4/r_mult_reg[2]0__19_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.160 r  fir_filter_i4/r_mult_reg[2]0__20/O[2]
                         net (fo=3, routed)           0.964     9.123    fir_filter_i4/r_mult_reg[2]0__20_n_5
    SLICE_X4Y18          LUT4 (Prop_lut4_I0_O)        0.302     9.425 r  fir_filter_i4/r_mult_reg[2]0__32_i_2/O
                         net (fo=1, routed)           0.000     9.425    fir_filter_i4/r_mult_reg[2]0__32_i_2_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.826 r  fir_filter_i4/r_mult_reg[2]0__32/CO[3]
                         net (fo=1, routed)           0.000     9.826    fir_filter_i4/r_mult_reg[2]0__32_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.065 r  fir_filter_i4/r_mult_reg[2]0__33/O[2]
                         net (fo=1, routed)           0.000    10.065    fir_filter_i4/r_mult_reg[2]0__33_n_5
    SLICE_X4Y19          FDCE                                         r  fir_filter_i4/r_mult_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.506    14.270    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  fir_filter_i4/r_mult_reg[2][18]/C
                         clock pessimism              0.335    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)        0.062    14.632    fir_filter_i4/r_mult_reg[2][18]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  4.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[5][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.589     1.416    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  fir_filter_i4/p_data_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  fir_filter_i4/p_data_reg[5][11]/Q
                         net (fo=5, routed)           0.128     1.684    fir_filter_i4/p_data_reg[5][11]
    SLICE_X3Y13          FDCE                                         r  fir_filter_i4/p_data_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.861     1.934    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  fir_filter_i4/p_data_reg[6][11]/C
                         clock pessimism             -0.480     1.454    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.075     1.529    fir_filter_i4/p_data_reg[6][11]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.541%)  route 0.127ns (47.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.560     1.387    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/p_data_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.141     1.528 r  fir_filter_i4/p_data_reg[1][6]/Q
                         net (fo=3, routed)           0.127     1.655    fir_filter_i4/p_data_reg[1][6]
    SLICE_X9Y17          FDCE                                         r  fir_filter_i4/p_data_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.828     1.901    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y17          FDCE                                         r  fir_filter_i4/p_data_reg[2][6]/C
                         clock pessimism             -0.480     1.421    
    SLICE_X9Y17          FDCE (Hold_fdce_C_D)         0.072     1.493    fir_filter_i4/p_data_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[6][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.594     1.421    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  fir_filter_i4/p_data_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.562 r  fir_filter_i4/p_data_reg[6][8]/Q
                         net (fo=3, routed)           0.111     1.673    fir_filter_i4/p_data_reg[6][8]
    SLICE_X0Y8           FDCE                                         r  fir_filter_i4/p_data_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  fir_filter_i4/p_data_reg[7][8]/C
                         clock pessimism             -0.501     1.437    
    SLICE_X0Y8           FDCE (Hold_fdce_C_D)         0.066     1.503    fir_filter_i4/p_data_reg[7][8]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.993%)  route 0.120ns (46.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.594     1.421    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  fir_filter_i4/p_data_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.141     1.562 r  fir_filter_i4/p_data_reg[6][7]/Q
                         net (fo=3, routed)           0.120     1.682    fir_filter_i4/p_data_reg[6][7]
    SLICE_X0Y7           FDCE                                         r  fir_filter_i4/p_data_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  fir_filter_i4/p_data_reg[7][7]/C
                         clock pessimism             -0.501     1.437    
    SLICE_X0Y7           FDCE (Hold_fdce_C_D)         0.070     1.507    fir_filter_i4/p_data_reg[7][7]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[6][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.035%)  route 0.120ns (45.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.594     1.421    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  fir_filter_i4/p_data_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.141     1.562 r  fir_filter_i4/p_data_reg[6][6]/Q
                         net (fo=3, routed)           0.120     1.682    fir_filter_i4/p_data_reg[6][6]
    SLICE_X0Y7           FDCE                                         r  fir_filter_i4/p_data_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.865     1.938    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  fir_filter_i4/p_data_reg[7][6]/C
                         clock pessimism             -0.501     1.437    
    SLICE_X0Y7           FDCE (Hold_fdce_C_D)         0.066     1.503    fir_filter_i4/p_data_reg[7][6]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.561     1.388    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  fir_filter_i4/p_data_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     1.529 r  fir_filter_i4/p_data_reg[2][2]/Q
                         net (fo=5, routed)           0.122     1.651    fir_filter_i4/p_data_reg[2][2]
    SLICE_X8Y15          FDCE                                         r  fir_filter_i4/p_data_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.830     1.903    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y15          FDCE                                         r  fir_filter_i4/p_data_reg[3][2]/C
                         clock pessimism             -0.500     1.403    
    SLICE_X8Y15          FDCE (Hold_fdce_C_D)         0.064     1.467    fir_filter_i4/p_data_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.561     1.388    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  fir_filter_i4/p_data_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141     1.529 r  fir_filter_i4/p_data_reg[1][3]/Q
                         net (fo=3, routed)           0.122     1.651    fir_filter_i4/p_data_reg[1][3]
    SLICE_X9Y16          FDCE                                         r  fir_filter_i4/p_data_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.829     1.902    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  fir_filter_i4/p_data_reg[2][3]/C
                         clock pessimism             -0.514     1.388    
    SLICE_X9Y16          FDCE (Hold_fdce_C_D)         0.072     1.460    fir_filter_i4/p_data_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 fir_filter_i4/r_mult_reg[6][19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_add_st0_reg[3][19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.250ns (73.313%)  route 0.091ns (26.687%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.592     1.419    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  fir_filter_i4/r_mult_reg[6][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.560 r  fir_filter_i4/r_mult_reg[6][19]/Q
                         net (fo=2, routed)           0.091     1.651    fir_filter_i4/r_mult_reg[6][19]
    SLICE_X2Y12          LUT2 (Prop_lut2_I0_O)        0.045     1.696 r  fir_filter_i4/r_add_st0[3][19]_i_2/O
                         net (fo=1, routed)           0.000     1.696    fir_filter_i4/r_add_st0[3][19]_i_2_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.760 r  fir_filter_i4/r_add_st0_reg[3][19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.760    fir_filter_i4/r_add_st0_reg[3][19]_i_1_n_4
    SLICE_X2Y12          FDCE                                         r  fir_filter_i4/r_add_st0_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.862     1.935    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  fir_filter_i4/r_add_st0_reg[3][19]/C
                         clock pessimism             -0.503     1.432    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.134     1.566    fir_filter_i4/r_add_st0_reg[3][19]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[5][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[6][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.789%)  route 0.142ns (50.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.591     1.418    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  fir_filter_i4/p_data_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  fir_filter_i4/p_data_reg[5][9]/Q
                         net (fo=5, routed)           0.142     1.701    fir_filter_i4/p_data_reg[5][9]
    SLICE_X4Y10          FDCE                                         r  fir_filter_i4/p_data_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.862     1.935    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  fir_filter_i4/p_data_reg[6][9]/C
                         clock pessimism             -0.504     1.431    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.075     1.506    fir_filter_i4/p_data_reg[6][9]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 fir_filter_i4/r_mult_reg[6][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_add_st0_reg[3][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.593     1.420    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  fir_filter_i4/r_mult_reg[6][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.561 r  fir_filter_i4/r_mult_reg[6][11]/Q
                         net (fo=2, routed)           0.092     1.653    fir_filter_i4/r_mult_reg[6][11]
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.698 r  fir_filter_i4/r_add_st0[3][11]_i_2/O
                         net (fo=1, routed)           0.000     1.698    fir_filter_i4/r_add_st0[3][11]_i_2_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.762 r  fir_filter_i4/r_add_st0_reg[3][11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.762    fir_filter_i4/r_add_st0_reg[3][11]_i_1_n_4
    SLICE_X2Y10          FDCE                                         r  fir_filter_i4/r_add_st0_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.864     1.937    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X2Y10          FDCE                                         r  fir_filter_i4/r_add_st0_reg[3][11]/C
                         clock pessimism             -0.504     1.433    
    SLICE_X2Y10          FDCE (Hold_fdce_C_D)         0.134     1.567    fir_filter_i4/r_add_st0_reg[3][11]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y14    fir_filter_i4/p_data_reg[3][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y18    fir_filter_i4/p_data_reg[3][10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y17    fir_filter_i4/p_data_reg[3][11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y18    fir_filter_i4/p_data_reg[3][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y19    fir_filter_i4/p_data_reg[3][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y15    fir_filter_i4/p_data_reg[3][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y16    fir_filter_i4/p_data_reg[3][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y15    fir_filter_i4/p_data_reg[3][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y16    fir_filter_i4/p_data_reg[3][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y16    fir_filter_i4/p_data_reg[4][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y16    fir_filter_i4/p_data_reg[4][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y18    fir_filter_i4/r_add_st1_reg[0][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y18    fir_filter_i4/r_add_st1_reg[0][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y19    fir_filter_i4/r_add_st1_reg[0][16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y19    fir_filter_i4/r_add_st1_reg[0][17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y15    fir_filter_i4/p_data_reg[3][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y16    fir_filter_i4/p_data_reg[3][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y15    fir_filter_i4/p_data_reg[3][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y16    fir_filter_i4/p_data_reg[3][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y16    fir_filter_i4/p_data_reg[4][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y16    fir_filter_i4/p_data_reg[4][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y9     fir_filter_i4/p_data_reg[4][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y15    fir_filter_i4/r_coeff_reg[7][3]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y15    fir_filter_i4/r_mult_reg[2][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y16    fir_filter_i4/r_mult_reg[3][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.055ns (15.911%)  route 5.575ns (84.089%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           5.575     6.506    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.630 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     6.630    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.520    14.284    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    14.284    
                         clock uncertainty           -0.025    14.259    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.029    14.288    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  7.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.210ns (8.988%)  route 2.131ns (91.012%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           2.131     2.297    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     2.342 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     2.342    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.025     1.965    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.091     2.056    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 3.203ns (65.774%)  route 1.666ns (34.226%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.636     4.642    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.419     5.061 r  fir_filter_i4/o_data_reg[6]/Q
                         net (fo=1, routed)           1.666     6.727    sine_out_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.784     9.511 r  sine_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.511    sine_out[6]
    W16                                                               r  sine_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 3.190ns (65.716%)  route 1.664ns (34.284%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.636     4.642    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  fir_filter_i4/o_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.419     5.061 r  fir_filter_i4/o_data_reg[5]/Q
                         net (fo=1, routed)           1.664     6.725    sine_out_OBUF[5]
    W17                  OBUF (Prop_obuf_I_O)         2.771     9.497 r  sine_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.497    sine_out[5]
    W17                                                               r  sine_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 3.086ns (64.353%)  route 1.709ns (35.647%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.618     4.624    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  dds_sine_i3/o_sine_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.080 r  dds_sine_i3/o_sine_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.709     6.789    lopt_9
    K17                  OBUF (Prop_obuf_I_O)         2.630     9.419 r  sine_in_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.419    sine_in[5]
    K17                                                               r  sine_in[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 3.054ns (64.394%)  route 1.688ns (35.606%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.638     4.644    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.456     5.100 r  fir_filter_i4/o_data_reg[1]/Q
                         net (fo=1, routed)           1.688     6.788    sine_out_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598     9.386 r  sine_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.386    sine_out[1]
    W14                                                               r  sine_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 3.070ns (64.740%)  route 1.672ns (35.260%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.637     4.643    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.456     5.099 r  fir_filter_i4/o_data_reg[4]/Q
                         net (fo=1, routed)           1.672     6.771    sine_out_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.385 r  sine_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.385    sine_out[4]
    V15                                                               r  sine_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 3.065ns (64.655%)  route 1.676ns (35.345%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.636     4.642    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.098 r  fir_filter_i4/o_data_reg[8]/Q
                         net (fo=1, routed)           1.676     6.774    sine_out_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.383 r  sine_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.383    sine_out[8]
    V16                                                               r  sine_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 3.063ns (64.692%)  route 1.672ns (35.308%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.638     4.644    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.456     5.100 r  fir_filter_i4/o_data_reg[0]/Q
                         net (fo=1, routed)           1.672     6.772    sine_out_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.607     9.379 r  sine_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.379    sine_out[0]
    U15                                                               r  sine_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.379    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 dds_sine_i3/o_sine_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 3.080ns (64.814%)  route 1.672ns (35.186%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.618     4.624    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.456     5.080 r  dds_sine_i3/o_sine_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.672     6.752    lopt_10
    L17                  OBUF (Prop_obuf_I_O)         2.624     9.376 r  sine_in_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.376    sine_in[6]
    L17                                                               r  sine_in[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 3.045ns (64.330%)  route 1.688ns (35.670%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.633     4.639    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.456     5.095 r  fir_filter_i4/o_data_reg[9]/Q
                         net (fo=1, routed)           1.688     6.783    sine_out_OBUF[9]
    U18                  OBUF (Prop_obuf_I_O)         2.589     9.372 r  sine_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.372    sine_out[9]
    U18                                                               r  sine_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 3.055ns (64.598%)  route 1.674ns (35.402%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.637     4.643    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.456     5.099 r  fir_filter_i4/o_data_reg[3]/Q
                         net (fo=1, routed)           1.674     6.773    sine_out_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.371 r  sine_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.371    sine_out[3]
    W15                                                               r  sine_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  0.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.919ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.248ns (81.348%)  route 0.286ns (18.652%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.837    lopt_7
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.944 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.944    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.925ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 1.252ns (81.394%)  route 0.286ns (18.606%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.839    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.950 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.950    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.928ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 1.254ns (81.428%)  route 0.286ns (18.572%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.840    lopt_12
    R19                  OBUF (Prop_obuf_I_O)         1.113     2.953 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.953    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.930ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 1.254ns (81.418%)  route 0.286ns (18.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.588     1.415    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  dds_sine_i3/o_sine_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.842    lopt_1
    N19                  OBUF (Prop_obuf_I_O)         1.113     2.955 r  sine_in_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.955    sine_in[10]
    N19                                                               r  sine_in[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.931ns  (arrival time - required time)
  Source:                 fir_filter_i4/o_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 1.257ns (81.650%)  route 0.283ns (18.350%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.589     1.416    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     1.557 r  fir_filter_i4/o_data_reg[13]/Q
                         net (fo=1, routed)           0.283     1.839    sine_out_OBUF[13]
    W19                  OBUF (Prop_obuf_I_O)         1.116     2.956 r  sine_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.956    sine_out[13]
    W19                                                               r  sine_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.932ns  (arrival time - required time)
  Source:                 fir_filter_i4/o_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[14]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 1.260ns (81.680%)  route 0.283ns (18.320%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.588     1.415    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  fir_filter_i4/o_data_reg[14]/Q
                         net (fo=1, routed)           0.283     1.838    sine_out_OBUF[14]
    W18                  OBUF (Prop_obuf_I_O)         1.119     2.957 r  sine_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.957    sine_out[14]
    W18                                                               r  sine_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.939ns  (arrival time - required time)
  Source:                 fir_filter_i4/o_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[11]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 1.260ns (81.491%)  route 0.286ns (18.509%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.591     1.418    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.559 r  fir_filter_i4/o_data_reg[11]/Q
                         net (fo=1, routed)           0.286     1.845    sine_out_OBUF[11]
    T18                  OBUF (Prop_obuf_I_O)         1.119     2.964 r  sine_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.964    sine_out[11]
    T18                                                               r  sine_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.940ns  (arrival time - required time)
  Source:                 fir_filter_i4/o_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 1.259ns (81.480%)  route 0.286ns (18.520%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.593     1.420    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.561 r  fir_filter_i4/o_data_reg[7]/Q
                         net (fo=1, routed)           0.286     1.847    sine_out_OBUF[7]
    V17                  OBUF (Prop_obuf_I_O)         1.118     2.965 r  sine_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.965    sine_out[7]
    V17                                                               r  sine_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.943ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.270ns (81.613%)  route 0.286ns (18.387%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.839    lopt_11
    M19                  OBUF (Prop_obuf_I_O)         1.129     2.968 r  sine_in_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.968    sine_in[7]
    M19                                                               r  sine_in[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.948ns  (arrival time - required time)
  Source:                 fir_filter_i4/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 1.265ns (81.551%)  route 0.286ns (18.449%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.595     1.422    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y6           FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDCE (Prop_fdce_C_Q)         0.141     1.563 r  fir_filter_i4/o_data_reg[2]/Q
                         net (fo=1, routed)           0.286     1.849    sine_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         1.124     2.973 r  sine_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.973    sine_out[2]
    W13                                                               r  sine_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  2.948    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.114ns  (logic 1.058ns (10.463%)  route 9.056ns (89.537%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         5.895    10.114    dds_sine_i3/r_start_phase_reg[31]_0
    SLICE_X8Y22          FDCE                                         f  dds_sine_i3/o_sine_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.436    14.200    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  dds_sine_i3/o_sine_reg[3]/C
                         clock pessimism              0.000    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X8Y22          FDCE (Recov_fdce_C_CLR)     -0.319    13.846    dds_sine_i3/o_sine_reg[3]
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                         -10.114    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.114ns  (logic 1.058ns (10.463%)  route 9.056ns (89.537%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 14.200 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         5.895    10.114    fir_filter_i4/rstb
    SLICE_X8Y22          FDCE                                         f  fir_filter_i4/p_data_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.436    14.200    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y22          FDCE                                         r  fir_filter_i4/p_data_reg[0][3]/C
                         clock pessimism              0.000    14.200    
                         clock uncertainty           -0.035    14.165    
    SLICE_X8Y22          FDCE (Recov_fdce_C_CLR)     -0.319    13.846    fir_filter_i4/p_data_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                         -10.114    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 1.058ns (10.651%)  route 8.878ns (89.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         5.717     9.936    fir_filter_i4/rstb
    SLICE_X11Y17         FDCE                                         f  fir_filter_i4/p_data_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.443    14.207    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y17         FDCE                                         r  fir_filter_i4/p_data_reg[1][6]/C
                         clock pessimism              0.000    14.207    
                         clock uncertainty           -0.035    14.172    
    SLICE_X11Y17         FDCE (Recov_fdce_C_CLR)     -0.405    13.767    fir_filter_i4/p_data_reg[1][6]
  -------------------------------------------------------------------
                         required time                         13.767    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.980ns  (logic 1.058ns (10.603%)  route 8.922ns (89.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         5.761     9.980    fir_filter_i4/rstb
    SLICE_X12Y17         FDCE                                         f  fir_filter_i4/r_mult_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.442    14.206    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/r_mult_reg[1][10]/C
                         clock pessimism              0.000    14.206    
                         clock uncertainty           -0.035    14.171    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.319    13.852    fir_filter_i4/r_mult_reg[1][10]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[1][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.980ns  (logic 1.058ns (10.603%)  route 8.922ns (89.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         5.761     9.980    fir_filter_i4/rstb
    SLICE_X12Y17         FDCE                                         f  fir_filter_i4/r_mult_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.442    14.206    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/r_mult_reg[1][11]/C
                         clock pessimism              0.000    14.206    
                         clock uncertainty           -0.035    14.171    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.319    13.852    fir_filter_i4/r_mult_reg[1][11]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[1][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.980ns  (logic 1.058ns (10.603%)  route 8.922ns (89.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         5.761     9.980    fir_filter_i4/rstb
    SLICE_X12Y17         FDCE                                         f  fir_filter_i4/r_mult_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.442    14.206    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/r_mult_reg[1][8]/C
                         clock pessimism              0.000    14.206    
                         clock uncertainty           -0.035    14.171    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.319    13.852    fir_filter_i4/r_mult_reg[1][8]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[1][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.980ns  (logic 1.058ns (10.603%)  route 8.922ns (89.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         5.761     9.980    fir_filter_i4/rstb
    SLICE_X12Y17         FDCE                                         f  fir_filter_i4/r_mult_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.442    14.206    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y17         FDCE                                         r  fir_filter_i4/r_mult_reg[1][9]/C
                         clock pessimism              0.000    14.206    
                         clock uncertainty           -0.035    14.171    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.319    13.852    fir_filter_i4/r_mult_reg[1][9]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.976ns  (logic 1.058ns (10.608%)  route 8.917ns (89.392%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         5.756     9.976    dds_sine_i3/r_start_phase_reg[31]_0
    SLICE_X8Y21          FDCE                                         f  dds_sine_i3/o_sine_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.438    14.202    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]/C
                         clock pessimism              0.000    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X8Y21          FDCE (Recov_fdce_C_CLR)     -0.319    13.848    dds_sine_i3/o_sine_reg[1]
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.976ns  (logic 1.058ns (10.608%)  route 8.917ns (89.392%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         5.756     9.976    fir_filter_i4/rstb
    SLICE_X8Y21          FDCE                                         f  fir_filter_i4/p_data_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.438    14.202    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  fir_filter_i4/p_data_reg[0][1]/C
                         clock pessimism              0.000    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X8Y21          FDCE (Recov_fdce_C_CLR)     -0.319    13.848    fir_filter_i4/p_data_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[2][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.980ns  (logic 1.058ns (10.603%)  route 8.922ns (89.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.161     4.095    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         5.761     9.980    fir_filter_i4/rstb
    SLICE_X12Y14         FDCE                                         f  fir_filter_i4/p_data_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y14         FDCE                                         r  fir_filter_i4/p_data_reg[2][0]/C
                         clock pessimism              0.000    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X12Y14         FDCE (Recov_fdce_C_CLR)     -0.319    13.855    fir_filter_i4/p_data_reg[2][0]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  3.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.208ns (8.557%)  route 2.227ns (91.443%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.215     1.378    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         1.012     2.435    dds_sine_i3/r_start_phase_reg[31]_0
    SLICE_X0Y2           FDCE                                         f  dds_sine_i3/r_start_phase_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.035     1.975    
    SLICE_X0Y2           FDCE (Remov_fdce_C_CLR)     -0.092     1.883    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_add_st0_reg[0][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.208ns (8.440%)  route 2.261ns (91.560%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.215     1.378    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         1.046     2.469    fir_filter_i4/rstb
    SLICE_X11Y20         FDCE                                         f  fir_filter_i4/r_add_st0_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.825     1.898    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/r_add_st0_reg[0][4]/C
                         clock pessimism              0.000     1.898    
                         clock uncertainty            0.035     1.933    
    SLICE_X11Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.841    fir_filter_i4/r_add_st0_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_add_st0_reg[0][5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.208ns (8.440%)  route 2.261ns (91.560%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.215     1.378    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         1.046     2.469    fir_filter_i4/rstb
    SLICE_X11Y20         FDCE                                         f  fir_filter_i4/r_add_st0_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.825     1.898    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/r_add_st0_reg[0][5]/C
                         clock pessimism              0.000     1.898    
                         clock uncertainty            0.035     1.933    
    SLICE_X11Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.841    fir_filter_i4/r_add_st0_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_add_st0_reg[0][6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.208ns (8.440%)  route 2.261ns (91.560%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.215     1.378    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         1.046     2.469    fir_filter_i4/rstb
    SLICE_X11Y20         FDCE                                         f  fir_filter_i4/r_add_st0_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.825     1.898    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/r_add_st0_reg[0][6]/C
                         clock pessimism              0.000     1.898    
                         clock uncertainty            0.035     1.933    
    SLICE_X11Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.841    fir_filter_i4/r_add_st0_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_add_st0_reg[0][7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.208ns (8.440%)  route 2.261ns (91.560%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.215     1.378    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         1.046     2.469    fir_filter_i4/rstb
    SLICE_X11Y20         FDCE                                         f  fir_filter_i4/r_add_st0_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.825     1.898    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  fir_filter_i4/r_add_st0_reg[0][7]/C
                         clock pessimism              0.000     1.898    
                         clock uncertainty            0.035     1.933    
    SLICE_X11Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.841    fir_filter_i4/r_add_st0_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[1][16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.208ns (8.276%)  route 2.310ns (91.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.215     1.378    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         1.095     2.518    fir_filter_i4/rstb
    SLICE_X12Y19         FDCE                                         f  fir_filter_i4/r_mult_reg[1][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.826     1.899    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  fir_filter_i4/r_mult_reg[1][16]/C
                         clock pessimism              0.000     1.899    
                         clock uncertainty            0.035     1.934    
    SLICE_X12Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.867    fir_filter_i4/r_mult_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[1][17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.208ns (8.276%)  route 2.310ns (91.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.215     1.378    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         1.095     2.518    fir_filter_i4/rstb
    SLICE_X12Y19         FDCE                                         f  fir_filter_i4/r_mult_reg[1][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.826     1.899    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  fir_filter_i4/r_mult_reg[1][17]/C
                         clock pessimism              0.000     1.899    
                         clock uncertainty            0.035     1.934    
    SLICE_X12Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.867    fir_filter_i4/r_mult_reg[1][17]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[1][18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.208ns (8.276%)  route 2.310ns (91.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.215     1.378    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         1.095     2.518    fir_filter_i4/rstb
    SLICE_X12Y19         FDCE                                         f  fir_filter_i4/r_mult_reg[1][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.826     1.899    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  fir_filter_i4/r_mult_reg[1][18]/C
                         clock pessimism              0.000     1.899    
                         clock uncertainty            0.035     1.934    
    SLICE_X12Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.867    fir_filter_i4/r_mult_reg[1][18]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/r_mult_reg[1][19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.208ns (8.276%)  route 2.310ns (91.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.215     1.378    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         1.095     2.518    fir_filter_i4/rstb
    SLICE_X12Y19         FDCE                                         f  fir_filter_i4/r_mult_reg[1][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.826     1.899    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  fir_filter_i4/r_mult_reg[1][19]/C
                         clock pessimism              0.000     1.899    
                         clock uncertainty            0.035     1.934    
    SLICE_X12Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.867    fir_filter_i4/r_mult_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.208ns (8.109%)  route 2.362ns (91.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.215     1.378    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.423 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=496, routed)         1.147     2.570    fir_filter_i4/rstb
    SLICE_X0Y3           FDCE                                         f  fir_filter_i4/o_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X0Y3           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.688    





