#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-V' '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '+vcs+vcdpluson' '-debug_pp' 'lfsr_tb_basic.sv' 'verilog-lfsr/rtl/lfsr.v' './lib/FreePDK45/FreePDK45/osu_soc/lib/files/gscl45nm.v' '-o' 'syn_simv' '+define+SYNTHESIS'  -static_dbgen_only -daidir=$1 2>&1
