// Seed: 560594089
module module_0 (
    output tri   id_0,
    output uwire id_1,
    output tri1  id_2
    , id_5,
    output tri0  id_3
);
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input wire id_2,
    input uwire id_3,
    output logic id_4,
    output tri1 id_5,
    output wand id_6,
    output wire id_7,
    input supply1 id_8,
    input wor id_9,
    output tri0 id_10,
    input tri1 id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_1,
      id_5
  );
  assign id_1 = 1'b0, id_4 = -1'b0;
  always id_4 = id_11;
  assign id_10 = -1;
  assign id_5  = id_3;
  wire id_14;
endmodule
