


ARM Macro Assembler    Page 1 Program Title for Listing Header Goes Here


    1 00000000                 TTL              Program Title for Listing Heade
r Goes Here
    2 00000000         ;*******************************************************
                       *********
    3 00000000         ;This program implements a division algorithm as an asse
                       mbly subroutine.
    4 00000000         ;Name:  Vaania Khan
    5 00000000         ;Date:  2026-02-11
    6 00000000         ;Class:  CMPE-250
    7 00000000         ;Section:  01, Thursday 2:00 PM
    8 00000000         ;-------------------------------------------------------
                       --------
    9 00000000         ;Keil Simulator Template for KL05
   10 00000000         ;R. W. Melton
   11 00000000         ;August 21, 2025
   12 00000000         ;*******************************************************
                       *********
   13 00000000         ;Assembler directives
   14 00000000                 THUMB
   16 00000000         ;*******************************************************
                       *********
   17 00000000         ;EQUates
   18 00000000 00000019 
                       MAX_DATA
                               EQU              25
   19 00000000         ;Standard data masks
   20 00000000 000000FF 
                       BYTE_MASK
                               EQU              0xFF
   21 00000000 0000000F 
                       NIBBLE_MASK
                               EQU              0x0F
   22 00000000         ;Standard data sizes (in bits)
   23 00000000 00000008 
                       BYTE_BITS
                               EQU              8
   24 00000000 00000004 
                       NIBBLE_BITS
                               EQU              4
   25 00000000         ;Architecture data sizes (in bytes)
   26 00000000 00000004 
                       WORD_SIZE
                               EQU              4           ;Cortex-M0+
   27 00000000 00000002 
                       HALFWORD_SIZE
                               EQU              2           ;Cortex-M0+
   28 00000000         ;Architecture data masks
   29 00000000 0000FFFF 
                       HALFWORD_MASK
                               EQU              0xFFFF
   30 00000000         ;Return                 
   31 00000000 00000001 
                       RET_ADDR_T_MASK
                               EQU              1           ;Bit 0 of ret. addr
                                                            . must be
   32 00000000         ;set for BX, BLX, or POP
   33 00000000         ;mask in thumb mode
   34 00000000         ;-------------------------------------------------------
                       --------



ARM Macro Assembler    Page 2 Program Title for Listing Header Goes Here


   35 00000000         ;Vectors
   36 00000000 000000C0 
                       VECTOR_TABLE_SIZE
                               EQU              0x000000C0  ;KL05
   37 00000000 00000004 
                       VECTOR_SIZE
                               EQU              4           ;Bytes per vector
   38 00000000         ;-------------------------------------------------------
                       --------
   39 00000000         ;CPU CONTROL:  Control register
   40 00000000         ;31-2:(reserved)
   41 00000000         ;   1:SPSEL=current stack pointer select
   42 00000000         ;           0=MSP (main stack pointer) (reset value)
   43 00000000         ;           1=PSP (process stack pointer)
   44 00000000         ;   0:nPRIV=not privileged
   45 00000000         ;        0=privileged (Freescale/NXP "supervisor") (rese
                       t value)
   46 00000000         ;        1=not privileged (Freescale/NXP "user")
   47 00000000 00000002 
                       CONTROL_SPSEL_MASK
                               EQU              2
   48 00000000 00000001 
                       CONTROL_SPSEL_SHIFT
                               EQU              1
   49 00000000 00000001 
                       CONTROL_nPRIV_MASK
                               EQU              1
   50 00000000 00000000 
                       CONTROL_nPRIV_SHIFT
                               EQU              0
   51 00000000         ;-------------------------------------------------------
                       --------
   52 00000000         ;CPU PRIMASK:  Interrupt mask register
   53 00000000         ;31-1:(reserved)
   54 00000000         ;   0:PM=prioritizable interrupt mask:
   55 00000000         ;        0=all interrupts unmasked (reset value)
   56 00000000         ;          (value after CPSIE I instruction)
   57 00000000         ;        1=prioritizable interrrupts masked
   58 00000000         ;          (value after CPSID I instruction)
   59 00000000 00000001 
                       PRIMASK_PM_MASK
                               EQU              1
   60 00000000 00000000 
                       PRIMASK_PM_SHIFT
                               EQU              0
   61 00000000         ;-------------------------------------------------------
                       --------
   62 00000000         ;CPU PSR:  Program status register
   63 00000000         ;Combined APSR, EPSR, and IPSR
   64 00000000         ;-------------------------------------------------------
                       ---
   65 00000000         ;CPU APSR:  Application Program Status Register
   66 00000000         ;31  :N=negative flag
   67 00000000         ;30  :Z=zero flag
   68 00000000         ;29  :C=carry flag
   69 00000000         ;28  :V=overflow flag
   70 00000000         ;27-0:(reserved)
   71 00000000 F0000000 
                       APSR_MASK



ARM Macro Assembler    Page 3 Program Title for Listing Header Goes Here


                               EQU              0xF0000000
   72 00000000 0000001C 
                       APSR_SHIFT
                               EQU              28
   73 00000000 80000000 
                       APSR_N_MASK
                               EQU              0x80000000
   74 00000000 0000001F 
                       APSR_N_SHIFT
                               EQU              31
   75 00000000 40000000 
                       APSR_Z_MASK
                               EQU              0x40000000
   76 00000000 0000001E 
                       APSR_Z_SHIFT
                               EQU              30
   77 00000000 20000000 
                       APSR_C_MASK
                               EQU              0x20000000
   78 00000000 0000001D 
                       APSR_C_SHIFT
                               EQU              29
   79 00000000 10000000 
                       APSR_V_MASK
                               EQU              0x10000000
   80 00000000 0000001C 
                       APSR_V_SHIFT
                               EQU              28
   81 00000000         ;-------------------------------------------------------
                       ---
   82 00000000         ;CPU EPSR
   83 00000000         ;31-25:(reserved)
   84 00000000         ;   24:T=Thumb state bit
   85 00000000         ;23- 0:(reserved)
   86 00000000 01000000 
                       EPSR_MASK
                               EQU              0x01000000
   87 00000000 00000018 
                       EPSR_SHIFT
                               EQU              24
   88 00000000 01000000 
                       EPSR_T_MASK
                               EQU              0x01000000
   89 00000000 00000018 
                       EPSR_T_SHIFT
                               EQU              24
   90 00000000         ;-------------------------------------------------------
                       ---
   91 00000000         ;CPU IPSR
   92 00000000         ;31-6:(reserved)
   93 00000000         ; 5-0:Exception number=number of current exception
   94 00000000         ;      0=thread mode
   95 00000000         ;      1:(reserved)
   96 00000000         ;      2=NMI
   97 00000000         ;      3=hard fault
   98 00000000         ;      4-10:(reserved)
   99 00000000         ;     11=SVCall
  100 00000000         ;     12-13:(reserved)
  101 00000000         ;     14=PendSV



ARM Macro Assembler    Page 4 Program Title for Listing Header Goes Here


  102 00000000         ;     15=SysTick
  103 00000000         ;     16=IRQ0
  104 00000000         ;     16-47:IRQ(Exception number - 16)
  105 00000000         ;     47=IRQ31
  106 00000000         ;     48-63:(reserved)
  107 00000000 0000003F 
                       IPSR_MASK
                               EQU              0x0000003F
  108 00000000 00000000 
                       IPSR_SHIFT
                               EQU              0
  109 00000000 0000003F 
                       IPSR_EXCEPTION_MASK
                               EQU              0x0000003F
  110 00000000 00000000 
                       IPSR_EXCEPTION_SHIFT
                               EQU              0
  111 00000000         ;-------------------------------------------------------
                       ---
  112 00000000 80000000 
                       PSR_N_MASK
                               EQU              APSR_N_MASK
  113 00000000 0000001F 
                       PSR_N_SHIFT
                               EQU              APSR_N_SHIFT
  114 00000000 40000000 
                       PSR_Z_MASK
                               EQU              APSR_Z_MASK
  115 00000000 0000001E 
                       PSR_Z_SHIFT
                               EQU              APSR_Z_SHIFT
  116 00000000 20000000 
                       PSR_C_MASK
                               EQU              APSR_C_MASK
  117 00000000 0000001D 
                       PSR_C_SHIFT
                               EQU              APSR_C_SHIFT
  118 00000000 10000000 
                       PSR_V_MASK
                               EQU              APSR_V_MASK
  119 00000000 0000001C 
                       PSR_V_SHIFT
                               EQU              APSR_V_SHIFT
  120 00000000 01000000 
                       PSR_T_MASK
                               EQU              EPSR_T_MASK
  121 00000000 00000018 
                       PSR_T_SHIFT
                               EQU              EPSR_T_SHIFT
  122 00000000 0000003F 
                       PSR_EXCEPTION_MASK
                               EQU              IPSR_EXCEPTION_MASK
  123 00000000 00000000 
                       PSR_EXCEPTION_SHIFT
                               EQU              IPSR_EXCEPTION_SHIFT
  124 00000000         ;-------------------------------------------------------
                       ---
  125 00000000         ;Stack
  126 00000000 00000100 



ARM Macro Assembler    Page 5 Program Title for Listing Header Goes Here


                       SSTACK_SIZE
                               EQU              0x00000100
  127 00000000         ;*******************************************************
                       *********
  128 00000000         ;Program
  129 00000000         ;Linker requires Reset_Handler
  130 00000000                 AREA             MyCode,CODE,READONLY
  131 00000000                 ENTRY
  132 00000000                 EXPORT           Reset_Handler
  133 00000000                 IMPORT           InitData
  134 00000000                 IMPORT           LoadData
  135 00000000                 IMPORT           TestData
  136 00000000                 EXPORT           P
  137 00000000                 EXPORT           Q
  138 00000000                 EXPORT           Results
  139 00000000         Reset_Handler
                               PROC             {}
  140 00000000         main
  141 00000000         ;-------------------------------------------------------
                       --------
  142 00000000         ;Initialize registers
  143 00000000 F7FF FFFE       BL               RegInit
  144 00000004         ;>>>>> begin main program code <<<<<
  145 00000004         
  146 00000004         ; Call to subroutines in given library
  147 00000004         ;BL InitData
  148 00000004         MainLoop                             ;BL LoadData
  149 00000004         
  150 00000004         ;   BCS Quit  ; If carry flag set, quit     
  151 00000004         
  152 00000004 491E            LDR              R1, =P
  153 00000006 481F            LDR              R0, =Q
  154 00000008 6809            LDR              R1, [R1, #0]
  155 0000000A 6800            LDR              R0, [R0, #0]
  156 0000000C         
  157 0000000C F7FF FFFE       BL               DIVU
  158 00000010         
  159 00000010 D204            BCS              DIVU_Error
  160 00000012         
  161 00000012 4B1B            LDR              R3, =P
  162 00000014 4A1B            LDR              R2, =Q
  163 00000016         
  164 00000016 6010            STR              R0, [R2, #0]
  165 00000018 6019            STR              R1, [R3, #0]
  166 0000001A         
  167 0000001A         ;BL TestData
  168 0000001A         
  169 0000001A E7F3            B                MainLoop
  170 0000001C         
  171 0000001C         DIVU_Error
  172 0000001C 4A1C            LDR              R2, =0xFFFFFFFF
  173 0000001E F382 8800       MSR              APSR_nzcvq, R2
  174 00000022 BC0C            POP              {R2, R3}
  175 00000024 4770            BX               LR
  176 00000026                 ENDP
  177 00000026         
  178 00000026         Quit
  179 00000026 4770            BX               LR
  180 00000028                 ENDP



ARM Macro Assembler    Page 6 Program Title for Listing Header Goes Here


  181 00000028         
  182 00000028         
  183 00000028         ;>>>>>   end main program code <<<<<
  184 00000028         ;Stay here
  185 00000028 E7FE            B                .
  186 0000002A                 ENDP                         ;main
  187 0000002A         ;-------------------------------------------------------
                       --------
  188 0000002A         RegInit PROC             {}
  189 0000002A         ;*******************************************************
                       *************
  190 0000002A         ;Initializes register n to value 0xnnnnnnnn, for n in {0
                       x1-0xC,0xE}.
  191 0000002A         ;Initializes R0 to 0x05250821.
  192 0000002A         ;Initializes APSR.NZCV to 2_1111.
  193 0000002A         ;*******************************************************
                       *************
  194 0000002A         ;Put return on stack
  195 0000002A B500            PUSH             {LR}
  196 0000002C         ;Initialize registers
  197 0000002C 4919            LDR              R1,=0x11111111
  198 0000002E 184A            ADDS             R2,R1,R1
  199 00000030 1853            ADDS             R3,R2,R1
  200 00000032 185C            ADDS             R4,R3,R1
  201 00000034 1865            ADDS             R5,R4,R1
  202 00000036 186E            ADDS             R6,R5,R1
  203 00000038 1877            ADDS             R7,R6,R1
  204 0000003A 4688            MOV              R8,R1
  205 0000003C 44B8            ADD              R8,R8,R7
  206 0000003E 4689            MOV              R9,R1
  207 00000040 44C1            ADD              R9,R9,R8
  208 00000042 468A            MOV              R10,R1
  209 00000044 44CA            ADD              R10,R10,R9
  210 00000046 468B            MOV              R11,R1
  211 00000048 44D3            ADD              R11,R11,R10
  212 0000004A 468C            MOV              R12,R1
  213 0000004C 44DC            ADD              R12,R12,R11
  214 0000004E 4696            MOV              R14,R2
  215 00000050 44E6            ADD              R14,R14,R12
  216 00000052 4608            MOV              R0,R1
  217 00000054 4470            ADD              R0,R0,R14
  218 00000056 F380 8800       MSR              APSR,R0
  219 0000005A 480F            LDR              R0,=0x05250821
  220 0000005C BD00            POP              {PC}
  221 0000005E                 ENDP                         ;RegInit
  222 0000005E         ;-------------------------------------------------------
                       --------
  223 0000005E         ;>>>>> begin subroutine code <<<<<
  224 0000005E         DIVU    PROC             {}
  225 0000005E         
  226 0000005E B40C            PUSH             {R2, R3}
  227 00000060         
  228 00000060 2800            CMP              R0, #0
  229 00000062 D0DB            BEQ              DIVU_Error
  230 00000064         
  231 00000064 0002            MOVS             R2, R0
  232 00000066 000B            MOVS             R3, R1
  233 00000068         
  234 00000068 4283            CMP              R3, R0



ARM Macro Assembler    Page 7 Program Title for Listing Header Goes Here


  235 0000006A D3FE            BLO              divu_done
  236 0000006C         
  237 0000006C 1A9B            SUBS             R3, R3, R2
  238 0000006E 1C52            ADDS             R2, R2, #1
  239 00000070         
  240 00000070                 ENDP
  241 00000070         
  242 00000070         divu_done
                               PROC             {}
  243 00000070 4610            MOV              R0, R2
  244 00000072 4619            MOV              R1, R3
  245 00000074 2200            MOVS             R2, #0
  246 00000076         
  247 00000076 F382 8800       MSR              APSR_nzcvq, R2 ; move value fro
                                                            m R2 to APSR regist
                                                            er
  248 0000007A BC0C            POP              {R2, R3}
  249 0000007C 4770            BX               LR
  250 0000007E                 ENDP
  251 0000007E         ;>>>>>   end subroutine code <<<<<
  252 0000007E 00 00           ALIGN
  253 00000080         ;*******************************************************
                       *********
  254 00000080         ;Vector Table Mapped to Address 0 at Reset
  255 00000080         ;Linker requires __Vectors to be exported
  256 00000080 00000000 
              00000000 
              00000000 
              00000000 
              FFFFFFFF 
              11111111 
              05250821         AREA             RESET, DATA, READONLY
  257 00000000                 EXPORT           __Vectors
  258 00000000                 EXPORT           __Vectors_End
  259 00000000                 EXPORT           __Vectors_Size
  260 00000000         __Vectors
  261 00000000         ;ARM core vectors
  262 00000000 00000000        DCD              __initial_sp ;00:end of stack
  263 00000004 00000000        DCD              Reset_Handler ;reset vector
  264 00000008 00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 



ARM Macro Assembler    Page 8 Program Title for Listing Header Goes Here


              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00               SPACE            (VECTOR_TABLE_SIZE - (2 * VECTO
R_SIZE))
  265 000000C0         __Vectors_End
  266 000000C0 000000C0 
                       __Vectors_Size
                               EQU              __Vectors_End - __Vectors
  267 000000C0                 ALIGN
  268 000000C0         ;*******************************************************
                       *********
  269 000000C0         ;Constants
  270 000000C0                 AREA             MyConst,DATA,READONLY
  271 00000000         ;>>>>> begin constants here <<<<<
  272 00000000         ;>>>>>   end constants here <<<<<
  273 00000000         ;*******************************************************
                       *********
  274 00000000                 AREA             |.ARM.__at_0x1FFFFC00|,DATA,REA
DWRITE,ALIGN=3
  275 00000000                 EXPORT           __initial_sp



ARM Macro Assembler    Page 9 Program Title for Listing Header Goes Here


  276 00000000         ;Allocate system stack
  277 00000000                 IF               :LNOT::DEF:SSTACK_SIZE
  279                          ENDIF
  280 00000000 00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 



ARM Macro Assembler    Page 10 Program Title for Listing Header Goes Here


              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00       Stack_Mem
                               SPACE            SSTACK_SIZE
  281 00000100         __initial_sp
  282 00000100         ;*******************************************************
                       *********
  283 00000100         ;Variables
  284 00000100                 AREA             MyData,DATA,READWRITE
  285 00000000         ;>>>>> begin variables here <<<<<
  286 00000000 00 00 00 
              00       P       SPACE            4
  287 00000004 00 00 00 
              00       Q       SPACE            4
  288 00000008 00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 



ARM Macro Assembler    Page 11 Program Title for Listing Header Goes Here


              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00    Results SPACE            (2 * MAX_DATA * 4)
  289 000000D0         
  290 000000D0         ;>>>>>   end variables here <<<<<
  291 000000D0                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M0+ --apcs=inter
work --depend=.\exercise04.d -o.\exercise04.o -I.\RTE\_Target_1 -IC:\Keil_v5\AR
M\PACK\Keil\Kinetis_KLxx_DFP\1.14.0\Device\Include -IC:\Keil_v5\ARM\CMSIS\Inclu
de --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 524" --prede
fine="MKL05Z32xxx4 SETA 1" --list=.\exercise04.lst Exercise04.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

DIVU 0000005E

Symbol: DIVU
   Definitions
      At line 224 in file Exercise04.s
   Uses
      At line 157 in file Exercise04.s
Comment: DIVU used once
DIVU_Error 0000001C

Symbol: DIVU_Error
   Definitions
      At line 171 in file Exercise04.s
   Uses
      At line 159 in file Exercise04.s
      At line 229 in file Exercise04.s

MainLoop 00000004

Symbol: MainLoop
   Definitions
      At line 148 in file Exercise04.s
   Uses
      At line 169 in file Exercise04.s
Comment: MainLoop used once
MyCode 00000000

Symbol: MyCode
   Definitions
      At line 130 in file Exercise04.s
   Uses
      None
Comment: MyCode unused
Quit 00000026

Symbol: Quit
   Definitions
      At line 178 in file Exercise04.s
   Uses
      None
Comment: Quit unused
RegInit 0000002A

Symbol: RegInit
   Definitions
      At line 188 in file Exercise04.s
   Uses
      At line 143 in file Exercise04.s
Comment: RegInit used once
Reset_Handler 00000000

Symbol: Reset_Handler
   Definitions
      At line 139 in file Exercise04.s
   Uses
      At line 132 in file Exercise04.s
      At line 263 in file Exercise04.s

divu_done 00000070



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols


Symbol: divu_done
   Definitions
      At line 242 in file Exercise04.s
   Uses
      At line 235 in file Exercise04.s
Comment: divu_done used once
main 00000000

Symbol: main
   Definitions
      At line 140 in file Exercise04.s
   Uses
      None
Comment: main unused
9 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

RESET 00000000

Symbol: RESET
   Definitions
      At line 256 in file Exercise04.s
   Uses
      None
Comment: RESET unused
__Vectors 00000000

Symbol: __Vectors
   Definitions
      At line 260 in file Exercise04.s
   Uses
      At line 257 in file Exercise04.s
      At line 266 in file Exercise04.s

__Vectors_End 000000C0

Symbol: __Vectors_End
   Definitions
      At line 265 in file Exercise04.s
   Uses
      At line 258 in file Exercise04.s
      At line 266 in file Exercise04.s

3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

MyConst 00000000

Symbol: MyConst
   Definitions
      At line 270 in file Exercise04.s
   Uses
      None
Comment: MyConst unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.ARM.__at_0x1FFFFC00 00000000

Symbol: .ARM.__at_0x1FFFFC00
   Definitions
      At line 274 in file Exercise04.s
   Uses
      None
Comment: .ARM.__at_0x1FFFFC00 unused
Stack_Mem 00000000

Symbol: Stack_Mem
   Definitions
      At line 280 in file Exercise04.s
   Uses
      None
Comment: Stack_Mem unused
__initial_sp 00000100

Symbol: __initial_sp
   Definitions
      At line 281 in file Exercise04.s
   Uses
      At line 262 in file Exercise04.s
      At line 275 in file Exercise04.s

3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

MyData 00000000

Symbol: MyData
   Definitions
      At line 284 in file Exercise04.s
   Uses
      None
Comment: MyData unused
P 00000000

Symbol: P
   Definitions
      At line 286 in file Exercise04.s
   Uses
      At line 136 in file Exercise04.s
      At line 152 in file Exercise04.s
      At line 161 in file Exercise04.s

Q 00000004

Symbol: Q
   Definitions
      At line 287 in file Exercise04.s
   Uses
      At line 137 in file Exercise04.s
      At line 153 in file Exercise04.s
      At line 162 in file Exercise04.s

Results 00000008

Symbol: Results
   Definitions
      At line 288 in file Exercise04.s
   Uses
      At line 138 in file Exercise04.s
Comment: Results used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

APSR_C_MASK 20000000

Symbol: APSR_C_MASK
   Definitions
      At line 77 in file Exercise04.s
   Uses
      At line 116 in file Exercise04.s
Comment: APSR_C_MASK used once
APSR_C_SHIFT 0000001D

Symbol: APSR_C_SHIFT
   Definitions
      At line 78 in file Exercise04.s
   Uses
      At line 117 in file Exercise04.s
Comment: APSR_C_SHIFT used once
APSR_MASK F0000000

Symbol: APSR_MASK
   Definitions
      At line 71 in file Exercise04.s
   Uses
      None
Comment: APSR_MASK unused
APSR_N_MASK 80000000

Symbol: APSR_N_MASK
   Definitions
      At line 73 in file Exercise04.s
   Uses
      At line 112 in file Exercise04.s
Comment: APSR_N_MASK used once
APSR_N_SHIFT 0000001F

Symbol: APSR_N_SHIFT
   Definitions
      At line 74 in file Exercise04.s
   Uses
      At line 113 in file Exercise04.s
Comment: APSR_N_SHIFT used once
APSR_SHIFT 0000001C

Symbol: APSR_SHIFT
   Definitions
      At line 72 in file Exercise04.s
   Uses
      None
Comment: APSR_SHIFT unused
APSR_V_MASK 10000000

Symbol: APSR_V_MASK
   Definitions
      At line 79 in file Exercise04.s
   Uses
      At line 118 in file Exercise04.s
Comment: APSR_V_MASK used once
APSR_V_SHIFT 0000001C

Symbol: APSR_V_SHIFT



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 80 in file Exercise04.s
   Uses
      At line 119 in file Exercise04.s
Comment: APSR_V_SHIFT used once
APSR_Z_MASK 40000000

Symbol: APSR_Z_MASK
   Definitions
      At line 75 in file Exercise04.s
   Uses
      At line 114 in file Exercise04.s
Comment: APSR_Z_MASK used once
APSR_Z_SHIFT 0000001E

Symbol: APSR_Z_SHIFT
   Definitions
      At line 76 in file Exercise04.s
   Uses
      At line 115 in file Exercise04.s
Comment: APSR_Z_SHIFT used once
BYTE_BITS 00000008

Symbol: BYTE_BITS
   Definitions
      At line 23 in file Exercise04.s
   Uses
      None
Comment: BYTE_BITS unused
BYTE_MASK 000000FF

Symbol: BYTE_MASK
   Definitions
      At line 20 in file Exercise04.s
   Uses
      None
Comment: BYTE_MASK unused
CONTROL_SPSEL_MASK 00000002

Symbol: CONTROL_SPSEL_MASK
   Definitions
      At line 47 in file Exercise04.s
   Uses
      None
Comment: CONTROL_SPSEL_MASK unused
CONTROL_SPSEL_SHIFT 00000001

Symbol: CONTROL_SPSEL_SHIFT
   Definitions
      At line 48 in file Exercise04.s
   Uses
      None
Comment: CONTROL_SPSEL_SHIFT unused
CONTROL_nPRIV_MASK 00000001

Symbol: CONTROL_nPRIV_MASK
   Definitions
      At line 49 in file Exercise04.s
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      None
Comment: CONTROL_nPRIV_MASK unused
CONTROL_nPRIV_SHIFT 00000000

Symbol: CONTROL_nPRIV_SHIFT
   Definitions
      At line 50 in file Exercise04.s
   Uses
      None
Comment: CONTROL_nPRIV_SHIFT unused
EPSR_MASK 01000000

Symbol: EPSR_MASK
   Definitions
      At line 86 in file Exercise04.s
   Uses
      None
Comment: EPSR_MASK unused
EPSR_SHIFT 00000018

Symbol: EPSR_SHIFT
   Definitions
      At line 87 in file Exercise04.s
   Uses
      None
Comment: EPSR_SHIFT unused
EPSR_T_MASK 01000000

Symbol: EPSR_T_MASK
   Definitions
      At line 88 in file Exercise04.s
   Uses
      At line 120 in file Exercise04.s
Comment: EPSR_T_MASK used once
EPSR_T_SHIFT 00000018

Symbol: EPSR_T_SHIFT
   Definitions
      At line 89 in file Exercise04.s
   Uses
      At line 121 in file Exercise04.s
Comment: EPSR_T_SHIFT used once
HALFWORD_MASK 0000FFFF

Symbol: HALFWORD_MASK
   Definitions
      At line 29 in file Exercise04.s
   Uses
      None
Comment: HALFWORD_MASK unused
HALFWORD_SIZE 00000002

Symbol: HALFWORD_SIZE
   Definitions
      At line 27 in file Exercise04.s
   Uses
      None
Comment: HALFWORD_SIZE unused
IPSR_EXCEPTION_MASK 0000003F



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: IPSR_EXCEPTION_MASK
   Definitions
      At line 109 in file Exercise04.s
   Uses
      At line 122 in file Exercise04.s
Comment: IPSR_EXCEPTION_MASK used once
IPSR_EXCEPTION_SHIFT 00000000

Symbol: IPSR_EXCEPTION_SHIFT
   Definitions
      At line 110 in file Exercise04.s
   Uses
      At line 123 in file Exercise04.s
Comment: IPSR_EXCEPTION_SHIFT used once
IPSR_MASK 0000003F

Symbol: IPSR_MASK
   Definitions
      At line 107 in file Exercise04.s
   Uses
      None
Comment: IPSR_MASK unused
IPSR_SHIFT 00000000

Symbol: IPSR_SHIFT
   Definitions
      At line 108 in file Exercise04.s
   Uses
      None
Comment: IPSR_SHIFT unused
MAX_DATA 00000019

Symbol: MAX_DATA
   Definitions
      At line 18 in file Exercise04.s
   Uses
      At line 288 in file Exercise04.s
Comment: MAX_DATA used once
NIBBLE_BITS 00000004

Symbol: NIBBLE_BITS
   Definitions
      At line 24 in file Exercise04.s
   Uses
      None
Comment: NIBBLE_BITS unused
NIBBLE_MASK 0000000F

Symbol: NIBBLE_MASK
   Definitions
      At line 21 in file Exercise04.s
   Uses
      None
Comment: NIBBLE_MASK unused
PRIMASK_PM_MASK 00000001

Symbol: PRIMASK_PM_MASK
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 59 in file Exercise04.s
   Uses
      None
Comment: PRIMASK_PM_MASK unused
PRIMASK_PM_SHIFT 00000000

Symbol: PRIMASK_PM_SHIFT
   Definitions
      At line 60 in file Exercise04.s
   Uses
      None
Comment: PRIMASK_PM_SHIFT unused
PSR_C_MASK 20000000

Symbol: PSR_C_MASK
   Definitions
      At line 116 in file Exercise04.s
   Uses
      None
Comment: PSR_C_MASK unused
PSR_C_SHIFT 0000001D

Symbol: PSR_C_SHIFT
   Definitions
      At line 117 in file Exercise04.s
   Uses
      None
Comment: PSR_C_SHIFT unused
PSR_EXCEPTION_MASK 0000003F

Symbol: PSR_EXCEPTION_MASK
   Definitions
      At line 122 in file Exercise04.s
   Uses
      None
Comment: PSR_EXCEPTION_MASK unused
PSR_EXCEPTION_SHIFT 00000000

Symbol: PSR_EXCEPTION_SHIFT
   Definitions
      At line 123 in file Exercise04.s
   Uses
      None
Comment: PSR_EXCEPTION_SHIFT unused
PSR_N_MASK 80000000

Symbol: PSR_N_MASK
   Definitions
      At line 112 in file Exercise04.s
   Uses
      None
Comment: PSR_N_MASK unused
PSR_N_SHIFT 0000001F

Symbol: PSR_N_SHIFT
   Definitions
      At line 113 in file Exercise04.s
   Uses
      None



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Comment: PSR_N_SHIFT unused
PSR_T_MASK 01000000

Symbol: PSR_T_MASK
   Definitions
      At line 120 in file Exercise04.s
   Uses
      None
Comment: PSR_T_MASK unused
PSR_T_SHIFT 00000018

Symbol: PSR_T_SHIFT
   Definitions
      At line 121 in file Exercise04.s
   Uses
      None
Comment: PSR_T_SHIFT unused
PSR_V_MASK 10000000

Symbol: PSR_V_MASK
   Definitions
      At line 118 in file Exercise04.s
   Uses
      None
Comment: PSR_V_MASK unused
PSR_V_SHIFT 0000001C

Symbol: PSR_V_SHIFT
   Definitions
      At line 119 in file Exercise04.s
   Uses
      None
Comment: PSR_V_SHIFT unused
PSR_Z_MASK 40000000

Symbol: PSR_Z_MASK
   Definitions
      At line 114 in file Exercise04.s
   Uses
      None
Comment: PSR_Z_MASK unused
PSR_Z_SHIFT 0000001E

Symbol: PSR_Z_SHIFT
   Definitions
      At line 115 in file Exercise04.s
   Uses
      None
Comment: PSR_Z_SHIFT unused
RET_ADDR_T_MASK 00000001

Symbol: RET_ADDR_T_MASK
   Definitions
      At line 31 in file Exercise04.s
   Uses
      None
Comment: RET_ADDR_T_MASK unused
SSTACK_SIZE 00000100




ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

Symbol: SSTACK_SIZE
   Definitions
      At line 126 in file Exercise04.s
   Uses
      At line 280 in file Exercise04.s
Comment: SSTACK_SIZE used once
VECTOR_SIZE 00000004

Symbol: VECTOR_SIZE
   Definitions
      At line 37 in file Exercise04.s
   Uses
      At line 264 in file Exercise04.s
Comment: VECTOR_SIZE used once
VECTOR_TABLE_SIZE 000000C0

Symbol: VECTOR_TABLE_SIZE
   Definitions
      At line 36 in file Exercise04.s
   Uses
      At line 264 in file Exercise04.s
Comment: VECTOR_TABLE_SIZE used once
WORD_SIZE 00000004

Symbol: WORD_SIZE
   Definitions
      At line 26 in file Exercise04.s
   Uses
      None
Comment: WORD_SIZE unused
__Vectors_Size 000000C0

Symbol: __Vectors_Size
   Definitions
      At line 266 in file Exercise04.s
   Uses
      At line 259 in file Exercise04.s
Comment: __Vectors_Size used once
49 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

InitData 00000000

Symbol: InitData
   Definitions
      At line 133 in file Exercise04.s
   Uses
      None
Comment: InitData unused
LoadData 00000000

Symbol: LoadData
   Definitions
      At line 134 in file Exercise04.s
   Uses
      None
Comment: LoadData unused
TestData 00000000

Symbol: TestData
   Definitions
      At line 135 in file Exercise04.s
   Uses
      None
Comment: TestData unused
3 symbols
407 symbols in table
