{"blogid": "126685714", "writerAge": "码龄4年", "writerBlogNum": "103", "writerCollect": "1351", "writerComment": "143", "writerFan": "2783", "writerGrade": "5级", "writerIntegral": "2463", "writerName": "在路上，正出发", "writerProfileAdress": "writer_image\\profile_126685714.jpg", "writerRankTotal": "7138", "writerRankWeekly": "2336", "writerThumb": "317", "writerVisitNum": "167968", "blog_read_count": "462", "blog_time": "已于 2022-09-07 16:58:00 修改", "blog_title": "Verilog 代码题练手 （2-1）", "content": "<div class=\"article_content clearfix\" id=\"article_content\">\n<link href=\"style.css\" rel=\"stylesheet\"/>\n<div class=\"htmledit_views\" id=\"content_views\">\n<hr/>\n<hr/>\n<p style=\"text-align:center;\"><img alt=\"\" src=\"image\\35ac1331ccd34a3d92038f6c3c1ca35f.png\"/></p>\n<hr/>\n<hr/>\n<h1 id=\"%E5%BC%95%E8%A8%80\">引言</h1>\n<p>本篇博客做一个异步FIFO的设计。给出设计代码、TEST_BENCH、仿真结果，以及板级验证。</p>\n<p>验证平台：A-7系列开发板（FPGA：xc7a35tfgg484-2）</p>\n<p>开发环境：Vivado 2018.3</p>\n<p><strong>本篇博文主要是FIFO的分析、设计、仿真。后续一篇利用设计好的FIFO，进行实际应用以及板级调试。</strong></p>\n<p><strong>下一篇：<a class=\"link-info\" href=\"https://blog.csdn.net/qq_43045275/article/details/126722599\" title=\"Verilog 代码题练手 （2-2）\">Verilog 代码题练手 （2-2）</a></strong></p>\n<hr/>\n<p></p>\n<p id=\"main-toc\"><strong>目录</strong></p>\n<p id=\"%E5%BC%95%E8%A8%80-toc\" style=\"margin-left:0px;\"><a href=\"#%E5%BC%95%E8%A8%80\">引言</a></p>\n<p id=\"%E8%AE%BE%E8%AE%A1%E8%AF%B4%E6%98%8E-toc\" style=\"margin-left:0px;\"><a href=\"#%E8%AE%BE%E8%AE%A1%E8%AF%B4%E6%98%8E\">设计说明</a></p>\n</div>\n</div>"}