/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [22:0] _03_;
  wire [10:0] _04_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [23:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [19:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_71z;
  wire celloutsig_0_86z;
  wire [2:0] celloutsig_0_87z;
  wire [20:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z[0] ? in_data[99] : in_data[189];
  assign celloutsig_1_18z = ~(in_data[108] | celloutsig_1_7z);
  assign celloutsig_0_9z = ~(celloutsig_0_4z | celloutsig_0_5z);
  assign celloutsig_0_10z = ~(_00_ | in_data[46]);
  assign celloutsig_1_19z = ~celloutsig_1_11z[5];
  assign celloutsig_0_12z = ~celloutsig_0_11z;
  assign celloutsig_0_18z = ~celloutsig_0_0z[2];
  assign celloutsig_0_14z = ~celloutsig_0_2z;
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_4z) & (celloutsig_0_4z | celloutsig_0_3z));
  assign celloutsig_0_17z = _01_ | ~(_02_);
  assign celloutsig_0_23z = celloutsig_0_19z ^ celloutsig_0_11z;
  always_ff @(negedge celloutsig_1_11z[5], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 23'h000000;
    else _03_ <= { celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_39z };
  reg [10:0] _17_;
  always_ff @(negedge celloutsig_1_11z[5], negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 11'h000;
    else _17_ <= { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z };
  assign { _00_, _04_[9], _01_, _04_[7:5], _02_, _04_[3:0] } = _17_;
  assign celloutsig_1_0z = in_data[132:130] / { 1'h1, in_data[123:122] };
  assign celloutsig_0_13z = { celloutsig_0_1z[8:4], celloutsig_0_4z, celloutsig_0_11z, _00_, _04_[9], _01_, _04_[7:5], _02_, _04_[3:0], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_9z } / { 1'h1, _01_, _04_[7:5], _02_, _04_[3], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_24z = celloutsig_0_8z[15:8] / { 1'h1, celloutsig_0_13z[11:7], celloutsig_0_21z, celloutsig_0_5z };
  assign celloutsig_0_26z = { _02_, _04_[3], celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_15z } / { 1'h1, in_data[76:59], celloutsig_0_9z };
  assign celloutsig_0_31z = { celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_14z } / { 1'h1, celloutsig_0_15z[6], celloutsig_0_21z };
  assign celloutsig_0_4z = { in_data[78:70], celloutsig_0_3z } == { in_data[87:82], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_15z[2:1], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_17z, _00_, _04_[9], _01_, _04_[7:5], _02_, _04_[3:0], celloutsig_0_9z, _00_, _04_[9], _01_, _04_[7:5], _02_, _04_[3:0] } == { _00_, _04_[9], _01_, _04_[7:5], _02_, _04_[3:0], celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_18z };
  assign celloutsig_0_21z = { celloutsig_0_16z[14:2], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_14z } == { celloutsig_0_13z[6:4], celloutsig_0_1z, celloutsig_0_19z };
  assign celloutsig_0_25z = { celloutsig_0_16z[5:3], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_11z } == { celloutsig_0_8z[6:4], celloutsig_0_24z, celloutsig_0_12z };
  assign celloutsig_0_2z = celloutsig_0_1z[9:2] >= celloutsig_0_1z[8:1];
  assign celloutsig_0_11z = celloutsig_0_1z[11:3] <= { celloutsig_0_1z[9:6], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_7z = ! in_data[107:99];
  assign celloutsig_0_3z = in_data[75:65] || { in_data[24:17], celloutsig_0_0z };
  assign celloutsig_0_28z = celloutsig_0_13z[20:18] || celloutsig_0_26z[14:12];
  assign celloutsig_1_4z = celloutsig_1_2z[1] & ~(in_data[169]);
  assign celloutsig_1_8z = { in_data[183:178], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z } % { 1'h1, in_data[111:103], celloutsig_1_6z };
  assign celloutsig_1_11z = { celloutsig_1_8z[4:0], celloutsig_1_7z } % { 1'h1, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_8z = { _00_, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, _00_, _04_[9], _01_, _04_[7:5], _02_, _04_[3:0], celloutsig_0_4z, celloutsig_0_6z } % { 1'h1, in_data[44:43], celloutsig_0_0z, _00_, _04_[9], _01_, _04_[7:5], _02_, _04_[3:0], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_5z = celloutsig_1_0z[0] ? { celloutsig_1_2z[3:2], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } : in_data[110:96];
  assign celloutsig_0_1z = in_data[4] ? in_data[30:19] : in_data[83:72];
  assign celloutsig_0_66z = - _03_[14:11];
  assign celloutsig_0_15z = - { _04_[3:1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_29z = - in_data[59:52];
  assign celloutsig_0_0z = ~ in_data[77:75];
  assign celloutsig_0_71z = ~ { celloutsig_0_34z[1:0], celloutsig_0_36z, celloutsig_0_3z };
  assign celloutsig_0_20z = | { celloutsig_0_8z[20:4], celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_36z = celloutsig_0_31z[1] & in_data[26];
  assign celloutsig_0_16z = { celloutsig_0_15z[7:3], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_10z } >> { celloutsig_0_8z[20:14], celloutsig_0_1z };
  assign celloutsig_0_34z = celloutsig_0_13z[13:8] ~^ { celloutsig_0_24z[7:3], celloutsig_0_2z };
  assign celloutsig_0_87z = { celloutsig_0_71z[1:0], celloutsig_0_25z } ~^ { celloutsig_0_16z[18], celloutsig_0_6z, celloutsig_0_20z };
  assign celloutsig_1_2z = in_data[172:169] ~^ in_data[137:134];
  assign celloutsig_1_6z = celloutsig_1_5z[8:5] ^ { celloutsig_1_5z[5:3], celloutsig_1_1z };
  assign celloutsig_0_35z = ~((celloutsig_0_16z[2] & celloutsig_0_18z) | (celloutsig_0_0z[2] & _04_[7]));
  assign celloutsig_0_38z = ~((celloutsig_0_12z & celloutsig_0_26z[16]) | (celloutsig_0_31z[1] & celloutsig_0_1z[9]));
  assign celloutsig_0_39z = ~((celloutsig_0_35z & celloutsig_0_9z) | (celloutsig_0_28z & celloutsig_0_38z));
  assign celloutsig_0_6z = ~((celloutsig_0_2z & celloutsig_0_4z) | (celloutsig_0_3z & celloutsig_0_5z));
  assign celloutsig_0_86z = ~((celloutsig_0_66z[1] & celloutsig_0_3z) | (celloutsig_0_0z[0] & celloutsig_0_29z[0]));
  assign celloutsig_1_3z = ~((celloutsig_1_1z & in_data[125]) | (celloutsig_1_0z[2] & celloutsig_1_1z));
  assign { _04_[10], _04_[8], _04_[4] } = { _00_, _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
